Timing Analyzer report for top
Thu Jul  8 22:41:36 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk_15'
 14. Slow 1200mV 85C Model Setup: 'clk_4'
 15. Slow 1200mV 85C Model Setup: 'clkGlb'
 16. Slow 1200mV 85C Model Setup: 'clk_25M'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'clk_25M'
 19. Slow 1200mV 85C Model Hold: 'clk_4'
 20. Slow 1200mV 85C Model Hold: 'clkGlb'
 21. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Hold: 'clk_15'
 23. Slow 1200mV 85C Model Recovery: 'clk_4'
 24. Slow 1200mV 85C Model Recovery: 'clk_15'
 25. Slow 1200mV 85C Model Recovery: 'clk_25M'
 26. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 28. Slow 1200mV 85C Model Removal: 'clk_4'
 29. Slow 1200mV 85C Model Removal: 'clk_15'
 30. Slow 1200mV 85C Model Removal: 'clk_25M'
 31. Slow 1200mV 85C Model Metastability Summary
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'clk_15'
 39. Slow 1200mV 0C Model Setup: 'clk_4'
 40. Slow 1200mV 0C Model Setup: 'clkGlb'
 41. Slow 1200mV 0C Model Setup: 'clk_25M'
 42. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Hold: 'clk_25M'
 44. Slow 1200mV 0C Model Hold: 'clk_4'
 45. Slow 1200mV 0C Model Hold: 'clkGlb'
 46. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Hold: 'clk_15'
 48. Slow 1200mV 0C Model Recovery: 'clk_4'
 49. Slow 1200mV 0C Model Recovery: 'clk_15'
 50. Slow 1200mV 0C Model Recovery: 'clk_25M'
 51. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Removal: 'clk_4'
 54. Slow 1200mV 0C Model Removal: 'clk_15'
 55. Slow 1200mV 0C Model Removal: 'clk_25M'
 56. Slow 1200mV 0C Model Metastability Summary
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'clk_15'
 63. Fast 1200mV 0C Model Setup: 'clk_4'
 64. Fast 1200mV 0C Model Setup: 'clkGlb'
 65. Fast 1200mV 0C Model Setup: 'clk_25M'
 66. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 67. Fast 1200mV 0C Model Hold: 'clk_25M'
 68. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Hold: 'clk_4'
 70. Fast 1200mV 0C Model Hold: 'clkGlb'
 71. Fast 1200mV 0C Model Hold: 'clk_15'
 72. Fast 1200mV 0C Model Recovery: 'clk_4'
 73. Fast 1200mV 0C Model Recovery: 'clk_15'
 74. Fast 1200mV 0C Model Recovery: 'clk_25M'
 75. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 76. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 77. Fast 1200mV 0C Model Removal: 'clk_4'
 78. Fast 1200mV 0C Model Removal: 'clk_15'
 79. Fast 1200mV 0C Model Removal: 'clk_25M'
 80. Fast 1200mV 0C Model Metastability Summary
 81. Multicorner Timing Analysis Summary
 82. Board Trace Model Assignments
 83. Input Transition Times
 84. Signal Integrity Metrics (Slow 1200mv 0c Model)
 85. Signal Integrity Metrics (Slow 1200mv 85c Model)
 86. Signal Integrity Metrics (Fast 1200mv 0c Model)
 87. Setup Transfers
 88. Hold Transfers
 89. Recovery Transfers
 90. Removal Transfers
 91. Report TCCS
 92. Report RSKM
 93. Unconstrained Paths Summary
 94. Clock Status Summary
 95. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.61        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.2%      ;
;     Processor 3            ;  13.7%      ;
;     Processor 4            ;   9.7%      ;
;     Processors 5-6         ;   5.2%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top.sdc       ; OK     ; Thu Jul  8 22:41:32 2021 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                        ;
+---------------------+------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                    ;
+---------------------+------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck }                                    ;
; clk_4               ; Base ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PLL_0_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; clk_15              ; Base ; 60.000  ; 16.67 MHz ; 0.000 ; 30.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PLL_0_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; clk_25M             ; Base ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PLL_0_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; clkGlb              ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkGlb }                                                 ;
+---------------------+------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 29.32 MHz  ; 29.32 MHz       ; clk_15              ;      ;
; 37.37 MHz  ; 37.37 MHz       ; clk_4               ;      ;
; 63.34 MHz  ; 63.34 MHz       ; altera_reserved_tck ;      ;
; 90.96 MHz  ; 90.96 MHz       ; clk_25M             ;      ;
; 206.27 MHz ; 206.27 MHz      ; clkGlb              ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_15              ; -1.288 ; -5.038        ;
; clk_4               ; 3.513  ; 0.000         ;
; clkGlb              ; 5.696  ; 0.000         ;
; clk_25M             ; 17.708 ; 0.000         ;
; altera_reserved_tck ; 42.106 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Hold Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_25M             ; -0.331 ; -0.331        ;
; clk_4               ; 0.401  ; 0.000         ;
; clkGlb              ; 0.402  ; 0.000         ;
; altera_reserved_tck ; 0.403  ; 0.000         ;
; clk_15              ; 0.403  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_4               ; 8.224  ; 0.000         ;
; clk_15              ; 12.972 ; 0.000         ;
; clk_25M             ; 30.586 ; 0.000         ;
; altera_reserved_tck ; 95.896 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.033 ; 0.000         ;
; clk_4               ; 3.813 ; 0.000         ;
; clk_15              ; 3.913 ; 0.000         ;
; clk_25M             ; 6.078 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clkGlb              ; 9.758  ; 0.000              ;
; clk_25M             ; 19.711 ; 0.000              ;
; clk_15              ; 29.709 ; 0.000              ;
; altera_reserved_tck ; 49.484 ; 0.000              ;
; clk_4               ; 99.711 ; 0.000              ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_15'                                                                 ;
+--------+--------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------+--------------+-------------+--------------+------------+------------+
; -1.288 ; keycode_1[5] ; HEX3[2] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 6.879      ;
; -1.281 ; keycode_1[6] ; HEX3[2] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 6.872      ;
; -1.133 ; keycode_1[7] ; HEX3[2] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 6.724      ;
; -0.962 ; keycode_0[1] ; HEX0[1] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 6.551      ;
; -0.961 ; keycode_1[4] ; HEX3[2] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 6.552      ;
; -0.960 ; keycode_0[0] ; HEX0[1] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 6.549      ;
; -0.814 ; keycode_0[3] ; HEX0[1] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 6.403      ;
; -0.770 ; keycode_0[0] ; HEX0[5] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 6.359      ;
; -0.765 ; keycode_0[1] ; HEX0[5] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 6.354      ;
; -0.735 ; keycode_0[4] ; HEX1[5] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 6.298      ;
; -0.724 ; keycode_0[7] ; HEX1[5] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 6.287      ;
; -0.625 ; keycode_0[2] ; HEX0[1] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 6.214      ;
; -0.612 ; keycode_0[3] ; HEX0[5] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 6.201      ;
; -0.580 ; keycode_0[5] ; HEX1[5] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 6.143      ;
; -0.478 ; vb_key[4]    ; HEX5[1] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 6.067      ;
; -0.437 ; vb_key[7]    ; HEX5[1] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 6.026      ;
; -0.425 ; keycode_0[2] ; HEX0[5] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 6.014      ;
; -0.414 ; keycode_0[6] ; HEX1[6] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 5.977      ;
; -0.409 ; keycode_0[6] ; HEX1[5] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 5.972      ;
; -0.357 ; keycode_0[4] ; HEX1[6] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 5.920      ;
; -0.323 ; vb_key[5]    ; HEX5[1] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.912      ;
; -0.263 ; keycode_0[3] ; HEX0[3] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.852      ;
; -0.250 ; keycode_0[0] ; HEX0[3] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.839      ;
; -0.245 ; keycode_0[5] ; HEX1[6] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 5.808      ;
; -0.090 ; vb_key[6]    ; HEX5[1] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.679      ;
; -0.083 ; keycode_0[7] ; HEX1[6] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 5.646      ;
; -0.081 ; keycode_0[1] ; HEX0[3] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.670      ;
; -0.050 ; keycode_1[7] ; HEX3[4] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.641      ;
; -0.044 ; keycode_1[5] ; HEX3[5] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.635      ;
; -0.042 ; keycode_1[5] ; HEX3[4] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.633      ;
; -0.032 ; keycode_0[3] ; HEX0[0] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.621      ;
; -0.013 ; keycode_1[6] ; HEX3[5] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.604      ;
; -0.010 ; keycode_1[7] ; HEX3[5] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.601      ;
; -0.001 ; keycode_1[6] ; HEX3[6] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.592      ;
; -0.001 ; keycode_0[3] ; HEX0[4] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.590      ;
; 0.001  ; keycode_1[7] ; HEX3[6] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.590      ;
; 0.011  ; keycode_1[5] ; HEX3[6] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.580      ;
; 0.020  ; keycode_0[0] ; HEX0[4] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.569      ;
; 0.022  ; keycode_1[5] ; HEX3[1] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.569      ;
; 0.024  ; keycode_1[7] ; HEX3[3] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.567      ;
; 0.035  ; keycode_1[5] ; HEX3[3] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.556      ;
; 0.041  ; keycode_0[0] ; HEX0[0] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.548      ;
; 0.053  ; keycode_1[5] ; HEX3[0] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.538      ;
; 0.060  ; keycode_0[3] ; HEX0[2] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.529      ;
; 0.067  ; keycode_0[0] ; HEX0[2] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.522      ;
; 0.068  ; keycode_1[7] ; HEX3[1] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.523      ;
; 0.073  ; keycode_1[4] ; HEX3[3] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.518      ;
; 0.077  ; keycode_1[6] ; HEX3[1] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.514      ;
; 0.080  ; keycode_0[2] ; HEX0[3] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.509      ;
; 0.147  ; vb_key[6]    ; HEX5[3] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.442      ;
; 0.171  ; vb_key[6]    ; HEX5[5] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.418      ;
; 0.190  ; keycode_0[1] ; HEX0[0] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.399      ;
; 0.191  ; keycode_1[6] ; HEX3[4] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.400      ;
; 0.192  ; vb_key[6]    ; HEX5[6] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.397      ;
; 0.233  ; vb_key[6]    ; HEX5[4] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.356      ;
; 0.268  ; keycode_0[1] ; HEX0[2] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.321      ;
; 0.287  ; keycode_0[0] ; HEX0[6] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.302      ;
; 0.295  ; keycode_0[7] ; HEX1[4] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 5.268      ;
; 0.298  ; keycode_0[1] ; HEX0[4] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.291      ;
; 0.298  ; vb_key[4]    ; HEX5[3] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.291      ;
; 0.303  ; keycode_0[5] ; HEX1[4] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 5.260      ;
; 0.313  ; keycode_0[2] ; HEX0[0] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.276      ;
; 0.315  ; keycode_0[3] ; HEX0[6] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.274      ;
; 0.345  ; vb_key[4]    ; HEX5[6] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.244      ;
; 0.348  ; keycode_0[1] ; HEX0[6] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.241      ;
; 0.350  ; keycode_0[7] ; HEX1[0] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 5.213      ;
; 0.357  ; keycode_1[6] ; HEX3[3] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.234      ;
; 0.370  ; keycode_0[2] ; HEX0[2] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.219      ;
; 0.374  ; keycode_1[4] ; HEX3[0] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.217      ;
; 0.399  ; keycode_0[4] ; HEX1[4] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 5.164      ;
; 0.413  ; vb_key[3]    ; HEX4[1] ; clk_4        ; clk_15      ; 20.000       ; -4.393     ; 5.174      ;
; 0.420  ; keycode_0[2] ; HEX0[4] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.169      ;
; 0.428  ; vb_key[3]    ; HEX4[0] ; clk_4        ; clk_15      ; 20.000       ; -4.393     ; 5.159      ;
; 0.436  ; vb_key[3]    ; HEX4[3] ; clk_4        ; clk_15      ; 20.000       ; -4.393     ; 5.151      ;
; 0.436  ; keycode_0[7] ; HEX1[2] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 5.127      ;
; 0.439  ; keycode_0[4] ; HEX1[2] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 5.124      ;
; 0.440  ; vb_key[4]    ; HEX5[4] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.149      ;
; 0.443  ; keycode_0[4] ; HEX1[0] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 5.120      ;
; 0.451  ; vb_key[3]    ; HEX4[2] ; clk_4        ; clk_15      ; 20.000       ; -4.393     ; 5.136      ;
; 0.457  ; vb_key[4]    ; HEX5[5] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.132      ;
; 0.458  ; vb_key[2]    ; HEX4[1] ; clk_4        ; clk_15      ; 20.000       ; -4.393     ; 5.129      ;
; 0.469  ; vb_key[7]    ; HEX5[3] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.120      ;
; 0.469  ; vb_key[0]    ; HEX4[3] ; clk_4        ; clk_15      ; 20.000       ; -4.393     ; 5.118      ;
; 0.471  ; vb_key[6]    ; HEX5[2] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.118      ;
; 0.479  ; vb_key[2]    ; HEX4[2] ; clk_4        ; clk_15      ; 20.000       ; -4.393     ; 5.108      ;
; 0.490  ; keycode_1[4] ; HEX3[6] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.101      ;
; 0.494  ; vb_key[7]    ; HEX5[5] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.095      ;
; 0.498  ; vb_key[7]    ; HEX5[6] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.091      ;
; 0.503  ; vb_key[7]    ; HEX5[4] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.086      ;
; 0.505  ; keycode_1[4] ; HEX3[1] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.086      ;
; 0.519  ; keycode_1[4] ; HEX3[4] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.072      ;
; 0.519  ; vb_key[5]    ; HEX5[3] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.070      ;
; 0.520  ; keycode_1[4] ; HEX3[5] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.071      ;
; 0.540  ; vb_key[0]    ; HEX4[0] ; clk_4        ; clk_15      ; 20.000       ; -4.393     ; 5.047      ;
; 0.545  ; vb_key[5]    ; HEX5[5] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.044      ;
; 0.548  ; vb_key[5]    ; HEX5[6] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.041      ;
; 0.553  ; vb_key[5]    ; HEX5[4] ; clk_4        ; clk_15      ; 20.000       ; -4.391     ; 5.036      ;
; 0.569  ; keycode_0[5] ; HEX1[0] ; clk_4        ; clk_15      ; 20.000       ; -4.417     ; 4.994      ;
; 0.579  ; vb_key[1]    ; HEX4[1] ; clk_4        ; clk_15      ; 20.000       ; -4.393     ; 5.008      ;
; 0.584  ; keycode_1[6] ; HEX3[0] ; clk_4        ; clk_15      ; 20.000       ; -4.389     ; 5.007      ;
+--------+--------------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_4'                                                                                      ;
+-------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 3.513 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[2] ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 10.713     ;
; 3.636 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[2] ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 10.590     ;
; 3.778 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[1] ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 10.448     ;
; 3.890 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[1] ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 10.336     ;
; 3.948 ; SW[1]     ; boy:boy|cpu:cpu|cb[2]           ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 10.278     ;
; 4.023 ; SW[1]     ; boy:boy|cpu:cpu|cb[1]           ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 10.203     ;
; 4.071 ; SW[2]     ; boy:boy|cpu:cpu|cb[2]           ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 10.155     ;
; 4.090 ; SW[1]     ; boy:boy|cpu:cpu|opcode[3]       ; clk_15       ; clk_4       ; 20.000       ; 4.209      ; 10.137     ;
; 4.093 ; SW[1]     ; boy:boy|cpu:cpu|opcode[7]       ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 10.132     ;
; 4.135 ; SW[2]     ; boy:boy|cpu:cpu|cb[1]           ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 10.091     ;
; 4.182 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[1]      ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 10.044     ;
; 4.192 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[10]     ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 10.034     ;
; 4.199 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[2]      ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 10.027     ;
; 4.203 ; SW[2]     ; boy:boy|cpu:cpu|opcode[3]       ; clk_15       ; clk_4       ; 20.000       ; 4.209      ; 10.024     ;
; 4.207 ; SW[1]     ; boy:boy|cpu:cpu|opcode[2]       ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 10.019     ;
; 4.230 ; SW[2]     ; boy:boy|cpu:cpu|opcode[7]       ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 9.995      ;
; 4.294 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[1]      ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.932      ;
; 4.301 ; SW[1]     ; boy:boy|cpu:cpu|opcode[1]       ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.925      ;
; 4.315 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[10]     ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.911      ;
; 4.322 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[2]      ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.904      ;
; 4.330 ; SW[2]     ; boy:boy|cpu:cpu|opcode[2]       ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.896      ;
; 4.335 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[11]     ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.891      ;
; 4.361 ; SW[1]     ; boy:boy|cpu:cpu|opcode[5]       ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 9.864      ;
; 4.389 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[15]     ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.837      ;
; 4.413 ; SW[2]     ; boy:boy|cpu:cpu|opcode[1]       ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.813      ;
; 4.448 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[11]     ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.778      ;
; 4.484 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[9]      ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.742      ;
; 4.494 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[7]      ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 9.731      ;
; 4.498 ; SW[2]     ; boy:boy|cpu:cpu|opcode[5]       ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 9.727      ;
; 4.526 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[15]     ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.700      ;
; 4.581 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[3]      ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.645      ;
; 4.596 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[9]      ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.630      ;
; 4.603 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[3] ; clk_15       ; clk_4       ; 20.000       ; 4.209      ; 9.624      ;
; 4.613 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[7] ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.613      ;
; 4.631 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[7]      ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 9.594      ;
; 4.661 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[13]     ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.565      ;
; 4.663 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[5]      ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.563      ;
; 4.694 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[3]      ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.532      ;
; 4.716 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[3] ; clk_15       ; clk_4       ; 20.000       ; 4.209      ; 9.511      ;
; 4.722 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[5] ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 9.503      ;
; 4.750 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[7] ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.476      ;
; 4.798 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[13]     ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.428      ;
; 4.800 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[5]      ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.426      ;
; 4.859 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[5] ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 9.366      ;
; 4.863 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[14]     ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.363      ;
; 4.864 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[6]      ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.362      ;
; 4.916 ; SW[1]     ; boy:boy|cpu:cpu|opcode[4]       ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 9.309      ;
; 4.948 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[14]     ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.278      ;
; 4.949 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[6]      ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.277      ;
; 5.010 ; SW[2]     ; boy:boy|cpu:cpu|opcode[4]       ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 9.215      ;
; 5.039 ; SW[1]     ; boy:boy|cpu:cpu|cb[7]           ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.187      ;
; 5.138 ; SW[1]     ; boy:boy|cpu:cpu|opcode[6]       ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 9.087      ;
; 5.176 ; SW[2]     ; boy:boy|cpu:cpu|cb[7]           ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 9.050      ;
; 5.223 ; SW[2]     ; boy:boy|cpu:cpu|opcode[6]       ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 9.002      ;
; 5.308 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[4]      ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 8.917      ;
; 5.310 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[12]     ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 8.915      ;
; 5.402 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[4]      ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 8.823      ;
; 5.404 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[12]     ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 8.821      ;
; 5.415 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[8]      ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 8.810      ;
; 5.415 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[0]      ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 8.810      ;
; 5.422 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~56   ; clk_15       ; clk_4       ; 20.000       ; 4.152      ; 8.748      ;
; 5.422 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~58   ; clk_15       ; clk_4       ; 20.000       ; 4.152      ; 8.748      ;
; 5.422 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~59   ; clk_15       ; clk_4       ; 20.000       ; 4.152      ; 8.748      ;
; 5.422 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~57   ; clk_15       ; clk_4       ; 20.000       ; 4.152      ; 8.748      ;
; 5.422 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~60   ; clk_15       ; clk_4       ; 20.000       ; 4.152      ; 8.748      ;
; 5.449 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~8    ; clk_15       ; clk_4       ; 20.000       ; 4.159      ; 8.728      ;
; 5.449 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~13   ; clk_15       ; clk_4       ; 20.000       ; 4.159      ; 8.728      ;
; 5.449 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~14   ; clk_15       ; clk_4       ; 20.000       ; 4.159      ; 8.728      ;
; 5.449 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~10   ; clk_15       ; clk_4       ; 20.000       ; 4.159      ; 8.728      ;
; 5.449 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~11   ; clk_15       ; clk_4       ; 20.000       ; 4.159      ; 8.728      ;
; 5.449 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~9    ; clk_15       ; clk_4       ; 20.000       ; 4.159      ; 8.728      ;
; 5.449 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~12   ; clk_15       ; clk_4       ; 20.000       ; 4.159      ; 8.728      ;
; 5.449 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~15   ; clk_15       ; clk_4       ; 20.000       ; 4.159      ; 8.728      ;
; 5.450 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~24   ; clk_15       ; clk_4       ; 20.000       ; 4.160      ; 8.728      ;
; 5.450 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~29   ; clk_15       ; clk_4       ; 20.000       ; 4.160      ; 8.728      ;
; 5.450 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~30   ; clk_15       ; clk_4       ; 20.000       ; 4.160      ; 8.728      ;
; 5.450 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~26   ; clk_15       ; clk_4       ; 20.000       ; 4.160      ; 8.728      ;
; 5.450 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~27   ; clk_15       ; clk_4       ; 20.000       ; 4.160      ; 8.728      ;
; 5.450 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~25   ; clk_15       ; clk_4       ; 20.000       ; 4.160      ; 8.728      ;
; 5.450 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~28   ; clk_15       ; clk_4       ; 20.000       ; 4.160      ; 8.728      ;
; 5.450 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~31   ; clk_15       ; clk_4       ; 20.000       ; 4.160      ; 8.728      ;
; 5.528 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~40   ; clk_15       ; clk_4       ; 20.000       ; 4.152      ; 8.642      ;
; 5.528 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~42   ; clk_15       ; clk_4       ; 20.000       ; 4.152      ; 8.642      ;
; 5.528 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~43   ; clk_15       ; clk_4       ; 20.000       ; 4.152      ; 8.642      ;
; 5.528 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~41   ; clk_15       ; clk_4       ; 20.000       ; 4.152      ; 8.642      ;
; 5.528 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~44   ; clk_15       ; clk_4       ; 20.000       ; 4.152      ; 8.642      ;
; 5.538 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[8]      ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 8.687      ;
; 5.538 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[0]      ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 8.687      ;
; 5.595 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[0] ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 8.631      ;
; 5.606 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[4] ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 8.619      ;
; 5.697 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[6] ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 8.529      ;
; 5.697 ; SW[1]     ; boy:boy|cpu:cpu|cb[6]           ; clk_15       ; clk_4       ; 20.000       ; 4.208      ; 8.529      ;
; 5.700 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[4] ; clk_15       ; clk_4       ; 20.000       ; 4.207      ; 8.525      ;
; 5.714 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~32   ; clk_15       ; clk_4       ; 20.000       ; 4.151      ; 8.455      ;
; 5.714 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~37   ; clk_15       ; clk_4       ; 20.000       ; 4.151      ; 8.455      ;
; 5.714 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~38   ; clk_15       ; clk_4       ; 20.000       ; 4.151      ; 8.455      ;
; 5.714 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~34   ; clk_15       ; clk_4       ; 20.000       ; 4.151      ; 8.455      ;
; 5.714 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~35   ; clk_15       ; clk_4       ; 20.000       ; 4.151      ; 8.455      ;
; 5.714 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~33   ; clk_15       ; clk_4       ; 20.000       ; 4.151      ; 8.455      ;
; 5.714 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~36   ; clk_15       ; clk_4       ; 20.000       ; 4.151      ; 8.455      ;
+-------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkGlb'                                                                                                                                                     ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.696  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[1]              ; clk_15       ; clkGlb      ; 20.000       ; 2.947      ; 7.269      ;
; 5.696  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|rdy                  ; clk_15       ; clkGlb      ; 20.000       ; 2.947      ; 7.269      ;
; 5.696  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[5]              ; clk_15       ; clkGlb      ; 20.000       ; 2.947      ; 7.269      ;
; 5.696  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[7]              ; clk_15       ; clkGlb      ; 20.000       ; 2.947      ; 7.269      ;
; 5.696  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[3]              ; clk_15       ; clkGlb      ; 20.000       ; 2.947      ; 7.269      ;
; 5.696  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[0]              ; clk_15       ; clkGlb      ; 20.000       ; 2.947      ; 7.269      ;
; 5.696  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[4]              ; clk_15       ; clkGlb      ; 20.000       ; 2.947      ; 7.269      ;
; 5.696  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[2]              ; clk_15       ; clkGlb      ; 20.000       ; 2.947      ; 7.269      ;
; 5.696  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[6]              ; clk_15       ; clkGlb      ; 20.000       ; 2.947      ; 7.269      ;
; 6.191  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clk_15       ; clkGlb      ; 20.000       ; 2.900      ; 6.727      ;
; 6.192  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clk_15       ; clkGlb      ; 20.000       ; 2.900      ; 6.726      ;
; 6.192  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clk_15       ; clkGlb      ; 20.000       ; 2.900      ; 6.726      ;
; 6.192  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; clk_15       ; clkGlb      ; 20.000       ; 2.900      ; 6.726      ;
; 6.193  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clk_15       ; clkGlb      ; 20.000       ; 2.900      ; 6.725      ;
; 6.494  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clk_15       ; clkGlb      ; 20.000       ; 2.930      ; 6.454      ;
; 6.507  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clk_15       ; clkGlb      ; 20.000       ; 2.901      ; 6.412      ;
; 6.508  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; clk_15       ; clkGlb      ; 20.000       ; 2.901      ; 6.411      ;
; 6.508  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clk_15       ; clkGlb      ; 20.000       ; 2.901      ; 6.411      ;
; 6.727  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clk_15       ; clkGlb      ; 20.000       ; 2.930      ; 6.221      ;
; 6.727  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clk_15       ; clkGlb      ; 20.000       ; 2.930      ; 6.221      ;
; 6.897  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clk_15       ; clkGlb      ; 20.000       ; 2.930      ; 6.051      ;
; 7.103  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clk_15       ; clkGlb      ; 20.000       ; 2.930      ; 5.845      ;
; 7.840  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clk_15       ; clkGlb      ; 20.000       ; 2.930      ; 5.108      ;
; 7.866  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clk_15       ; clkGlb      ; 20.000       ; 2.930      ; 5.082      ;
; 15.152 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 20.000       ; -0.080     ; 4.766      ;
; 15.165 ; uart:uart_inst|receiver:uart_rx|bitpos[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 20.000       ; -0.049     ; 4.784      ;
; 15.167 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.768      ;
; 15.167 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.768      ;
; 15.167 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.768      ;
; 15.167 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[0]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.768      ;
; 15.167 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.768      ;
; 15.167 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[7]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.768      ;
; 15.167 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.768      ;
; 15.167 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.768      ;
; 15.167 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|rdy                  ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.768      ;
; 15.311 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 20.000       ; -0.079     ; 4.608      ;
; 15.382 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 20.000       ; -0.080     ; 4.536      ;
; 15.382 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 20.000       ; -0.080     ; 4.536      ;
; 15.398 ; uart:uart_inst|receiver:uart_rx|bitpos[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 20.000       ; -0.049     ; 4.551      ;
; 15.398 ; uart:uart_inst|receiver:uart_rx|bitpos[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 20.000       ; -0.049     ; 4.551      ;
; 15.442 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.494      ;
; 15.442 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.494      ;
; 15.442 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.494      ;
; 15.442 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[0]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.494      ;
; 15.442 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.494      ;
; 15.442 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[7]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.494      ;
; 15.442 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.494      ;
; 15.442 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.494      ;
; 15.442 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|rdy                  ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.494      ;
; 15.526 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 20.000       ; -0.079     ; 4.393      ;
; 15.534 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 20.000       ; -0.079     ; 4.385      ;
; 15.534 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 20.000       ; -0.079     ; 4.385      ;
; 15.580 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.356      ;
; 15.580 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.356      ;
; 15.580 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.356      ;
; 15.580 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[0]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.356      ;
; 15.580 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.356      ;
; 15.580 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[7]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.356      ;
; 15.580 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.356      ;
; 15.580 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.356      ;
; 15.580 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|rdy                  ; clkGlb       ; clkGlb      ; 20.000       ; -0.062     ; 4.356      ;
; 15.725 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 20.000       ; -0.079     ; 4.194      ;
; 15.749 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 20.000       ; -0.079     ; 4.170      ;
; 15.749 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 20.000       ; -0.079     ; 4.170      ;
; 15.809 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.109     ; 4.080      ;
; 15.809 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.109     ; 4.080      ;
; 15.809 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.109     ; 4.080      ;
; 15.809 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.109     ; 4.080      ;
; 15.820 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.109     ; 4.069      ;
; 15.820 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.109     ; 4.069      ;
; 15.820 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.109     ; 4.069      ;
; 15.820 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.109     ; 4.069      ;
; 15.918 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.017      ;
; 15.918 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.017      ;
; 15.918 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.017      ;
; 15.918 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[0]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.017      ;
; 15.918 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.017      ;
; 15.918 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[7]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.017      ;
; 15.918 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.017      ;
; 15.918 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.017      ;
; 15.918 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|rdy                  ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.017      ;
; 15.921 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.014      ;
; 15.921 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.014      ;
; 15.921 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.014      ;
; 15.921 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[0]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.014      ;
; 15.921 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.014      ;
; 15.921 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[7]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.014      ;
; 15.921 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.014      ;
; 15.921 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.014      ;
; 15.921 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|rdy                  ; clkGlb       ; clkGlb      ; 20.000       ; -0.063     ; 4.014      ;
; 15.948 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 20.000       ; -0.079     ; 3.971      ;
; 15.948 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 20.000       ; -0.079     ; 3.971      ;
; 15.961 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clkGlb       ; clkGlb      ; 20.000       ; -0.109     ; 3.928      ;
; 15.987 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 20.000       ; -0.109     ; 3.902      ;
; 16.001 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]    ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.109     ; 3.888      ;
; 16.001 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]    ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.109     ; 3.888      ;
; 16.001 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]    ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.109     ; 3.888      ;
; 16.001 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]    ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.109     ; 3.888      ;
; 16.008 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; clkGlb       ; clkGlb      ; 20.000       ; -0.109     ; 3.881      ;
; 16.100 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 20.000       ; -0.110     ; 3.788      ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_25M'                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.708 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 4.546      ; 6.876      ;
; 17.739 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 4.556      ; 6.855      ;
; 17.934 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 4.552      ; 6.656      ;
; 17.964 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 4.549      ; 6.623      ;
; 18.202 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 4.554      ; 6.390      ;
; 18.219 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 4.543      ; 6.362      ;
; 18.613 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                                                                            ; clk_4        ; clk_25M     ; 20.000       ; 4.190      ; 5.575      ;
; 18.613 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 4.190      ; 5.575      ;
; 18.613 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 4.190      ; 5.575      ;
; 18.613 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 4.190      ; 5.575      ;
; 18.613 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 4.190      ; 5.575      ;
; 18.613 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 4.190      ; 5.575      ;
; 18.613 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 4.190      ; 5.575      ;
; 18.613 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 4.190      ; 5.575      ;
; 18.613 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 4.190      ; 5.575      ;
; 18.613 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 4.190      ; 5.575      ;
; 18.613 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 4.190      ; 5.575      ;
; 18.613 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                                                                            ; clk_4        ; clk_25M     ; 20.000       ; 4.190      ; 5.575      ;
; 18.613 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                                                                            ; clk_4        ; clk_25M     ; 20.000       ; 4.190      ; 5.575      ;
; 18.613 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                                                                            ; clk_4        ; clk_25M     ; 20.000       ; 4.190      ; 5.575      ;
; 18.613 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                                                                            ; clk_4        ; clk_25M     ; 20.000       ; 4.190      ; 5.575      ;
; 19.762 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_pclk_last                                                                              ; clk_4        ; clk_25M     ; 20.000       ; 4.191      ; 4.427      ;
; 29.006 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.424     ; 10.568     ;
; 29.268 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[5]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.406     ; 10.324     ;
; 29.400 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.407     ; 10.191     ;
; 29.597 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.427     ; 9.974      ;
; 29.628 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[5]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.415     ; 9.955      ;
; 29.652 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.415     ; 9.931      ;
; 29.660 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[1]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.428     ; 9.910      ;
; 29.661 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.159      ; 10.536     ;
; 29.686 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.169      ; 10.521     ;
; 29.785 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.418     ; 9.795      ;
; 29.863 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[5]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.409     ; 9.726      ;
; 29.878 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.418     ; 9.702      ;
; 29.924 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.165      ; 10.279     ;
; 29.954 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.162      ; 10.246     ;
; 30.005 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.410     ; 9.583      ;
; 30.022 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.428     ; 9.548      ;
; 30.029 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.420     ; 9.549      ;
; 30.042 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.435     ; 9.521      ;
; 30.075 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[1]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.420     ; 9.503      ;
; 30.127 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[6]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.418     ; 9.453      ;
; 30.145 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.280      ; 10.173     ;
; 30.162 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.287      ; 10.163     ;
; 30.192 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.167      ; 10.013     ;
; 30.201 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[3]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.428     ; 9.369      ;
; 30.209 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.156      ; 9.985      ;
; 30.230 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.437     ; 9.331      ;
; 30.243 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[5]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.418     ; 9.337      ;
; 30.253 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.418     ; 9.327      ;
; 30.256 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.280      ; 10.062     ;
; 30.273 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.287      ; 10.052     ;
; 30.275 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[1]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.431     ; 9.292      ;
; 30.290 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.285      ; 10.033     ;
; 30.297 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.282      ; 10.023     ;
; 30.298 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[3]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.438     ; 9.262      ;
; 30.314 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.289      ; 10.013     ;
; 30.344 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.421     ; 9.233      ;
; 30.355 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.287      ; 9.970      ;
; 30.378 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.274      ; 9.934      ;
; 30.412 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.277      ; 9.903      ;
; 30.427 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.280      ; 9.891      ;
; 30.430 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.283      ; 9.891      ;
; 30.436 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.418     ; 9.144      ;
; 30.444 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.287      ; 9.881      ;
; 30.449 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.280      ; 9.869      ;
; 30.459 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.279      ; 9.858      ;
; 30.466 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.287      ; 9.859      ;
; 30.476 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.285      ; 9.847      ;
; 30.489 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.274      ; 9.823      ;
; 30.493 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.421     ; 9.084      ;
; 30.494 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.280      ; 9.824      ;
; 30.497 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.276      ; 9.817      ;
; 30.501 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.285      ; 9.822      ;
; 30.511 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.287      ; 9.814      ;
; 30.539 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.277      ; 9.776      ;
; 30.606 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.280      ; 9.712      ;
; 30.623 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.287      ; 9.702      ;
; 30.624 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.420     ; 8.954      ;
; 30.625 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.283      ; 9.696      ;
; 30.637 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.431     ; 8.930      ;
; 30.639 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.426     ; 8.933      ;
; 30.639 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.285      ; 9.684      ;
; 30.642 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.280      ; 9.676      ;
; 30.644 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.423     ; 8.931      ;
; 30.655 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.433     ; 8.910      ;
; 30.659 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.287      ; 9.666      ;
; 30.660 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.274      ; 9.652      ;
; 30.672 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.285      ; 9.651      ;
; 30.682 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.274      ; 9.630      ;
; 30.688 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[6]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.421     ; 8.889      ;
; 30.690 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[1]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.423     ; 8.885      ;
; 30.694 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.285      ; 9.629      ;
; 30.699 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[1]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.439     ; 8.860      ;
; 30.710 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.277      ; 9.605      ;
; 30.727 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.274      ; 9.585      ;
; 30.732 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.277      ; 9.583      ;
; 30.735 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[5]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.426     ; 8.837      ;
; 30.737 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.442     ; 8.819      ;
; 30.755 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[0]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.407     ; 8.836      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.106 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 8.061      ;
; 43.445 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 6.726      ;
; 44.677 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.515      ;
; 44.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 5.277      ;
; 44.913 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 5.273      ;
; 45.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 4.837      ;
; 45.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 4.820      ;
; 45.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 4.721      ;
; 45.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.710      ;
; 45.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 4.649      ;
; 45.641 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 4.538      ;
; 45.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 4.459      ;
; 45.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 4.437      ;
; 45.757 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 4.416      ;
; 45.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 4.344      ;
; 45.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 4.267      ;
; 46.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 4.158      ;
; 46.065 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 4.103      ;
; 46.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 4.020      ;
; 46.286 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.893      ;
; 46.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.867      ;
; 46.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 3.817      ;
; 46.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 3.786      ;
; 46.470 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.708      ;
; 46.500 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 3.671      ;
; 46.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 3.675      ;
; 46.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.643      ;
; 46.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 3.609      ;
; 46.590 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 3.575      ;
; 46.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.572      ;
; 46.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.468      ;
; 46.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.463      ;
; 46.749 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.418      ;
; 46.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 3.302      ;
; 46.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.218      ;
; 46.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.213      ;
; 47.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.086      ;
; 47.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.621      ;
; 47.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.449      ;
; 47.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.209      ;
; 48.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.135      ;
; 48.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.085      ;
; 89.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a54~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 10.675     ;
; 89.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 10.397     ;
; 89.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a51~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 10.349     ;
; 89.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a43~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 10.222     ;
; 89.989 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a40~portb_we_reg                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.338     ; 9.691      ;
; 90.075 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a39~portb_we_reg                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.428     ; 9.515      ;
; 90.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a19~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 10.053     ;
; 90.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a38~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 9.979      ;
; 90.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a33~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 9.959      ;
; 90.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a40~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 9.925      ;
; 90.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a40~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 9.910      ;
; 90.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a54~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 9.789      ;
; 90.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a27~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 9.772      ;
; 90.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a24~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 9.739      ;
; 90.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a17~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 9.721      ;
; 90.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a54~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 9.706      ;
; 90.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a39~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 9.652      ;
; 90.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a35~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 9.618      ;
; 90.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a45~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 9.597      ;
; 90.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a56~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.208      ; 9.615      ;
; 90.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a12~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.204      ; 9.600      ;
; 90.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a45~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 9.582      ;
; 90.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.160      ; 9.511      ;
; 90.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a51~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 9.463      ;
; 90.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a16~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 9.429      ;
; 90.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 9.428      ;
; 90.823 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.392     ; 8.803      ;
; 90.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a43~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 9.336      ;
; 90.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a51~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 9.380      ;
; 90.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.231      ; 9.366      ;
; 90.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a54~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 9.326      ;
; 90.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a43~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.134      ; 9.253      ;
; 90.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a47~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 9.308      ;
; 90.966 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a35~portb_we_reg                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.386     ; 8.666      ;
; 90.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.214      ; 9.296      ;
; 91.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a61~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.219      ; 9.271      ;
; 91.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a8~portb_we_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 9.251      ;
; 91.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 9.230      ;
; 91.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a53~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 9.199      ;
; 91.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a59~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.235      ; 9.255      ;
; 91.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a14~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.234      ; 9.251      ;
; 91.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a3~portb_we_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 9.213      ;
; 91.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a19~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 9.167      ;
; 91.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a62~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 9.158      ;
; 91.100 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a47~portb_we_reg                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 8.578      ;
; 91.117 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a7~portb_we_reg                                                                                                                                                                                               ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.440     ; 8.461      ;
; 91.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a38~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 9.093      ;
; 91.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a25~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 9.089      ;
; 91.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a19~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 9.084      ;
; 91.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a33~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 9.073      ;
; 91.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 9.068      ;
; 91.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 9.048      ;
; 91.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a40~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 9.006      ;
; 91.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a38~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 9.010      ;
; 91.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 8.698      ;
; 91.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 8.698      ;
; 91.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 8.698      ;
; 91.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 8.698      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_25M'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.331 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]          ; vga_mixer:vga_mixer_instant|gb_pclk_last                                                                              ; clk_4        ; clk_25M     ; 0.000        ; 4.386      ; 4.261      ;
; 0.376  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.435      ; 1.033      ;
; 0.380  ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.435      ; 1.037      ;
; 0.391  ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.432      ; 1.045      ;
; 0.395  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.435      ; 1.052      ;
; 0.398  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.438      ; 1.058      ;
; 0.400  ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.435      ; 1.057      ;
; 0.401  ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.435      ; 1.058      ;
; 0.403  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs            ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs                                                                  ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_grid     ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_grid                                                           ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_grid     ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_grid                                                           ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.669      ;
; 0.404  ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.429      ; 1.055      ;
; 0.404  ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.435      ; 1.061      ;
; 0.408  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.674      ;
; 0.408  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.674      ;
; 0.409  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.440      ; 1.071      ;
; 0.409  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.432      ; 1.063      ;
; 0.412  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.442      ; 1.076      ;
; 0.412  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.429      ; 1.063      ;
; 0.413  ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.440      ; 1.075      ;
; 0.416  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.440      ; 1.078      ;
; 0.418  ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.440      ; 1.080      ;
; 0.422  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.442      ; 1.086      ;
; 0.423  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.442      ; 1.087      ;
; 0.423  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.429      ; 1.074      ;
; 0.429  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.432      ; 1.083      ;
; 0.431  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.440      ; 1.093      ;
; 0.435  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.701      ;
; 0.436  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.432      ; 1.090      ;
; 0.436  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.702      ;
; 0.437  ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.435      ; 1.094      ;
; 0.440  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.438      ; 1.100      ;
; 0.442  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[7] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[7]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.708      ;
; 0.442  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[10]   ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[10]                                                         ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.708      ;
; 0.444  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.440      ; 1.106      ;
; 0.444  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.438      ; 1.104      ;
; 0.444  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.710      ;
; 0.445  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.440      ; 1.107      ;
; 0.447  ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.442      ; 1.111      ;
; 0.448  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.429      ; 1.099      ;
; 0.450  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.429      ; 1.101      ;
; 0.452  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.718      ;
; 0.453  ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.442      ; 1.117      ;
; 0.453  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.719      ;
; 0.464  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.438      ; 1.124      ;
; 0.464  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.429      ; 1.115      ;
; 0.465  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.442      ; 1.129      ;
; 0.465  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.432      ; 1.119      ;
; 0.641  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[5] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[5]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.907      ;
; 0.641  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[3] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[3]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.907      ;
; 0.642  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[7] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[7]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.908      ;
; 0.645  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[1] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[1]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.911      ;
; 0.646  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[6] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[6]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.912      ;
; 0.647  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[4] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[4]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.913      ;
; 0.647  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[2] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[2]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.913      ;
; 0.656  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.922      ;
; 0.656  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[7]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[7]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.922      ;
; 0.656  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.922      ;
; 0.658  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.924      ;
; 0.658  ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.924      ;
; 0.658  ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.924      ;
; 0.658  ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.924      ;
; 0.658  ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.924      ;
; 0.658  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[6] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[6]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.924      ;
; 0.658  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.924      ;
; 0.658  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[2]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[2]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.924      ;
; 0.659  ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                      ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[5] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[5]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[4] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[4]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[1] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[1]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.925      ;
; 0.661  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[10]   ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[10]                                                         ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.927      ;
; 0.662  ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.928      ;
; 0.662  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.928      ;
; 0.662  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[2] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[2]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.928      ;
; 0.662  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.928      ;
; 0.662  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.928      ;
; 0.666  ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                      ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.932      ;
; 0.669  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[6]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[6]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.935      ;
; 0.671  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.937      ;
; 0.672  ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.438      ; 1.332      ;
; 0.674  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.940      ;
; 0.680  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.946      ;
; 0.680  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.946      ;
; 0.681  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.947      ;
; 0.681  ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.947      ;
; 0.683  ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.949      ;
; 0.684  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[0]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[0]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.950      ;
; 0.685  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[0] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[0]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 0.951      ;
; 0.693  ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.442      ; 1.357      ;
; 0.694  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.442      ; 1.358      ;
; 0.694  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.432      ; 1.348      ;
; 0.705  ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.432      ; 1.359      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_4'                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; boy:boy|sound:sound|regs[22][7]                          ; boy:boy|sound:sound|regs[22][7]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; boy:boy|ppu:ppu|vram_addr_obj[0]                         ; boy:boy|ppu:ppu|vram_addr_obj[0]                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; boy:boy|ppu:ppu|h_pix_render[7]                          ; boy:boy|ppu:ppu|h_pix_render[7]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; boy:boy|ppu:ppu|h_pix_render[6]                          ; boy:boy|ppu:ppu|h_pix_render[6]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; boy:boy|ppu:ppu|h_pix_render[5]                          ; boy:boy|ppu:ppu|h_pix_render[5]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; boy:boy|ppu:ppu|h_pix_render[4]                          ; boy:boy|ppu:ppu|h_pix_render[4]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; boy:boy|ppu:ppu|h_pix_render[3]                          ; boy:boy|ppu:ppu|h_pix_render[3]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; boy:boy|ppu:ppu|obj_valid_list[4]                        ; boy:boy|ppu:ppu|obj_valid_list[4]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|obj_valid_list[3]                        ; boy:boy|ppu:ppu|obj_valid_list[3]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|oam_visible_count[0]                     ; boy:boy|ppu:ppu|oam_visible_count[0]                                                          ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|obj_valid_list[9]                        ; boy:boy|ppu:ppu|obj_valid_list[9]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|obj_valid_list[0]                        ; boy:boy|ppu:ppu|obj_valid_list[0]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|obj_valid_list[6]                        ; boy:boy|ppu:ppu|obj_valid_list[6]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|obj_valid_list[8]                        ; boy:boy|ppu:ppu|obj_valid_list[8]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|obj_valid_list[7]                        ; boy:boy|ppu:ppu|obj_valid_list[7]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|obj_valid_list[2]                        ; boy:boy|ppu:ppu|obj_valid_list[2]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|oam_visible_count[2]                     ; boy:boy|ppu:ppu|oam_visible_count[2]                                                          ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|oam_visible_count[1]                     ; boy:boy|ppu:ppu|oam_visible_count[1]                                                          ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|oam_visible_count[3]                     ; boy:boy|ppu:ppu|oam_visible_count[3]                                                          ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|obj_valid_list[1]                        ; boy:boy|ppu:ppu|obj_valid_list[1]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mbc5:mbc5|ram_en                                         ; mbc5:mbc5|ram_en                                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|sound:sound|clk_div:freq_div|o                   ; boy:boy|sound:sound|clk_div:freq_div|o                                                        ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|sound:sound|clk_div:freq_div|counter[1]          ; boy:boy|sound:sound|clk_div:freq_div|counter[1]                                               ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|vs                                       ; boy:boy|ppu:ppu|vs                                                                            ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|h_drop[1]                                ; boy:boy|ppu:ppu|h_drop[1]                                                                     ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|h_drop[0]                                ; boy:boy|ppu:ppu|h_drop[0]                                                                     ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|vram_addr_bg[0]                          ; boy:boy|ppu:ppu|vram_addr_bg[0]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|pf_empty.PF_FIN                          ; boy:boy|ppu:ppu|pf_empty.PF_FIN                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|pf_empty.PF_EMPTY                        ; boy:boy|ppu:ppu|pf_empty.PF_EMPTY                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|pf_empty.PF_HALF                         ; boy:boy|ppu:ppu|pf_empty.PF_HALF                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|pf_empty.PF_INITB                        ; boy:boy|ppu:ppu|pf_empty.PF_INITB                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|dma:dma|dma_wr                                   ; boy:boy|dma:dma|dma_wr                                                                        ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|dma:dma|dma_a[8]                                 ; boy:boy|dma:dma|dma_a[8]                                                                      ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|dma:dma|state.DMA_DELAY                          ; boy:boy|dma:dma|state.DMA_DELAY                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|brom_disable                                     ; boy:boy|brom_disable                                                                          ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|reg_if[4]                                        ; boy:boy|reg_if[4]                                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|timer:timer|write_block                          ; boy:boy|timer:timer|write_block                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|timer:timer|int_tim_req                          ; boy:boy|timer:timer|int_tim_req                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|cpu:cpu|int_dispatch                             ; boy:boy|cpu:cpu|int_dispatch                                                                  ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|cpu:cpu|wr                                       ; boy:boy|cpu:cpu|wr                                                                            ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|int_vblank_req                           ; boy:boy|ppu:ppu|int_vblank_req                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|sound:sound|clk_div:frame_div|o                  ; boy:boy|sound:sound|clk_div:frame_div|o                                                       ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|dma:dma|cpu_mem_disable                          ; boy:boy|dma:dma|cpu_mem_disable                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|pf_empty.PF_INITA                        ; boy:boy|ppu:ppu|pf_empty.PF_INITA                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|ppu:ppu|window_triggered                         ; boy:boy|ppu:ppu|window_triggered                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; boy:boy|cpu:cpu|ct_state[1]                              ; boy:boy|cpu:cpu|ct_state[1]                                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; boy:boy|ppu:ppu|obj_valid_list[5]                        ; boy:boy|ppu:ppu|obj_valid_list[5]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; boy:boy|ppu:ppu|oam_rd_addr_int[1]                       ; boy:boy|ppu:ppu|oam_rd_addr_int[1]                                                            ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2_keyboard:ps2_inst|r_ptr[1]                           ; ps2_keyboard:ps2_inst|r_ptr[1]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2_keyboard:ps2_inst|r_ptr[0]                           ; ps2_keyboard:ps2_inst|r_ptr[0]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2_keyboard:ps2_inst|r_ptr[2]                           ; ps2_keyboard:ps2_inst|r_ptr[2]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; boy:boy|sound:sound|sound_noise:sound_ch4|clk_div        ; boy:boy|sound:sound|sound_noise:sound_ch4|clk_div                                             ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; boy:boy|cpu:cpu|control:control|wake_by_int              ; boy:boy|cpu:cpu|control:control|wake_by_int                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; boy:boy|cpu:cpu|ex_state[1]                              ; boy:boy|cpu:cpu|ex_state[1]                                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; boy:boy|cpu:cpu|alu_carry_out_ex                         ; boy:boy|cpu:cpu|alu_carry_out_ex                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; boy:boy|cpu:cpu|flags[0]                                 ; boy:boy|cpu:cpu|flags[0]                                                                      ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; resetGen:rst_0|cnt[1]                                    ; resetGen:rst_0|cnt[1]                                                                         ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; ps2_keyboard:ps2_inst|overflow                           ; ps2_keyboard:ps2_inst|overflow                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2_keyboard:ps2_inst|w_ptr[2]                           ; ps2_keyboard:ps2_inst|w_ptr[2]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2_keyboard:ps2_inst|w_ptr[1]                           ; ps2_keyboard:ps2_inst|w_ptr[1]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2_keyboard:ps2_inst|w_ptr[0]                           ; ps2_keyboard:ps2_inst|w_ptr[0]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2_keyboard:ps2_inst|buffer[8]                          ; ps2_keyboard:ps2_inst|buffer[8]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2_keyboard:ps2_inst|buffer[9]                          ; ps2_keyboard:ps2_inst|buffer[9]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2_keyboard:ps2_inst|buffer[7]                          ; ps2_keyboard:ps2_inst|buffer[7]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2_keyboard:ps2_inst|buffer[3]                          ; ps2_keyboard:ps2_inst|buffer[3]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2_keyboard:ps2_inst|buffer[5]                          ; ps2_keyboard:ps2_inst|buffer[5]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2_keyboard:ps2_inst|buffer[1]                          ; ps2_keyboard:ps2_inst|buffer[1]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2_keyboard:ps2_inst|buffer[6]                          ; ps2_keyboard:ps2_inst|buffer[6]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2_keyboard:ps2_inst|buffer[4]                          ; ps2_keyboard:ps2_inst|buffer[4]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2_keyboard:ps2_inst|buffer[2]                          ; ps2_keyboard:ps2_inst|buffer[2]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2_keyboard:ps2_inst|buffer[0]                          ; ps2_keyboard:ps2_inst|buffer[0]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2_keyboard:ps2_inst|count[1]                           ; ps2_keyboard:ps2_inst|count[1]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; boy:boy|ppu:ppu|r_state.S_OAMRDA                         ; boy:boy|ppu:ppu|r_state.S_OAMRDA                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; boy:boy|sound:sound|clk_div:freq_div|counter[0]          ; boy:boy|sound:sound|clk_div:freq_div|counter[0]                                               ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; boy:boy|cpu:cpu|ct_state[0]                              ; boy:boy|cpu:cpu|ct_state[0]                                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; boy:boy|cpu:cpu|ex_state[0]                              ; boy:boy|cpu:cpu|ex_state[0]                                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; resetGen:rst_0|cnt[0]                                    ; resetGen:rst_0|cnt[0]                                                                         ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; ps2_keyboard:ps2_inst|count[0]                           ; ps2_keyboard:ps2_inst|count[0]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.674      ;
; 0.427 ; boy:boy|ppu:ppu|h_count[8]                               ; boy:boy|ppu:ppu|h_count[8]                                                                    ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; boy:boy|sound:sound|sound_noise:sound_ch4|clk_divider[4] ; boy:boy|sound:sound|sound_noise:sound_ch4|clk_divider[4]                                      ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; resetGen:rst_0|cnt[0]                                    ; resetGen:rst_0|rst                                                                            ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; boy:boy|sound:sound|clk_div:freq_div|counter[1]          ; boy:boy|sound:sound|clk_div:freq_div|o                                                        ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.696      ;
; 0.431 ; ps2_keyboard:ps2_inst|overflow                           ; clrn                                                                                          ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 0.696      ;
; 0.437 ; boy:boy|ppu:ppu|reg_ly[1]                                ; boy:boy|ppu:ppu|reg_ly_last[1]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; boy:boy|ppu:ppu|reg_ly[2]                                ; boy:boy|ppu:ppu|reg_ly_last[2]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; boy:boy|ppu:ppu|reg_ly[6]                                ; boy:boy|ppu:ppu|reg_ly_last[6]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; resetGen:rst_0|cnt[1]                                    ; resetGen:rst_0|cnt[0]                                                                         ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; boy:boy|sound:sound|clk_div:freq_div|counter[1]          ; boy:boy|sound:sound|clk_div:freq_div|counter[0]                                               ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; resetGen:rst_0|cnt[0]                                    ; resetGen:rst_0|cnt[1]                                                                         ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.704      ;
; 0.441 ; boy:boy|sound:sound|clk_div:frame_div|counter[14]        ; boy:boy|sound:sound|clk_div:frame_div|counter[14]                                             ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.708      ;
; 0.442 ; boy:boy|ppu:ppu|r_state.S_OFRD0A                         ; boy:boy|ppu:ppu|r_state.S_OFRD0B                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.082      ; 0.710      ;
; 0.443 ; boy:boy|cpu:cpu|ex_state[0]                              ; boy:boy|cpu:cpu|ex_state[1]                                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.709      ;
; 0.449 ; boy:boy|ppu:ppu|r_state.S_OAMRDB                         ; boy:boy|ppu:ppu|r_state.S_OFRD0A                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; boy:boy|ppu:ppu|h_pix_output[7]                          ; boy:boy|ppu:ppu|h_pix_output[7]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; boy:boy|ppu:ppu|r_state.S_OFRD1B                         ; boy:boy|ppu:ppu|r_state.S_OWB                                                                 ; clk_4        ; clk_4       ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; mbc5:mbc5|rom_bank[0]                                    ; Cart:Cart_rom|altsyncram:altsyncram_component|altsyncram_uaa1:auto_generated|address_reg_a[1] ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; boy:boy|ppu:ppu|pf_data[45]                              ; boy:boy|ppu:ppu|pf_data[49]                                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.082      ; 0.719      ;
; 0.453 ; boy:boy|cpu:cpu|control:control|stop                     ; boy:boy|cpu:cpu|wake_delay                                                                    ; clk_4        ; clk_4       ; 0.000        ; 0.081      ; 0.720      ;
; 0.455 ; boy:boy|ppu:ppu|r_state.00000                            ; boy:boy|ppu:ppu|reg_stat[1]                                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.080      ; 0.721      ;
; 0.456 ; boy:boy|ppu:ppu|v_count[7]                               ; boy:boy|ppu:ppu|v_count[7]                                                                    ; clk_4        ; clk_4       ; 0.000        ; 0.082      ; 0.724      ;
+-------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkGlb'                                                                                                                                                      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; resetGen:pll|cnt[1]                                  ; resetGen:pll|cnt[1]                                  ; clkGlb       ; clkGlb      ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; uart:uart_inst|receiver:uart_rx|sample[1]            ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; uart:uart_inst|receiver:uart_rx|sample[3]            ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_inst|receiver:uart_rx|sample[2]            ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_inst|receiver:uart_rx|sample[0]            ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; resetGen:pll|cnt[0]                                  ; resetGen:pll|cnt[0]                                  ; clkGlb       ; clkGlb      ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 0.674      ;
; 0.410 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 0.674      ;
; 0.427 ; resetGen:pll|cnt[0]                                  ; resetGen:pll|rst                                     ; clkGlb       ; clkGlb      ; 0.000        ; 0.081      ; 0.694      ;
; 0.436 ; resetGen:pll|cnt[1]                                  ; resetGen:pll|cnt[0]                                  ; clkGlb       ; clkGlb      ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; resetGen:pll|cnt[0]                                  ; resetGen:pll|cnt[1]                                  ; clkGlb       ; clkGlb      ; 0.000        ; 0.081      ; 0.703      ;
; 0.576 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 0.842      ;
; 0.608 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 0.874      ;
; 0.624 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 0.889      ;
; 0.653 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 0.919      ;
; 0.672 ; resetGen:pll|cnt[1]                                  ; resetGen:pll|rst                                     ; clkGlb       ; clkGlb      ; 0.000        ; 0.081      ; 0.939      ;
; 0.679 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 0.945      ;
; 0.694 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 0.958      ;
; 0.696 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 0.960      ;
; 0.735 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 1.000      ;
; 0.823 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 1.087      ;
; 0.847 ; uart:uart_inst|receiver:uart_rx|sample[0]            ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.113      ;
; 0.852 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 1.116      ;
; 0.940 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 1.204      ;
; 0.983 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.249      ;
; 0.984 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.049      ; 1.219      ;
; 0.985 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.049      ; 1.220      ;
; 0.986 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.049      ; 1.221      ;
; 0.988 ; uart:uart_inst|receiver:uart_rx|sample[3]            ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 1.253      ;
; 0.990 ; uart:uart_inst|receiver:uart_rx|sample[3]            ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 1.255      ;
; 0.995 ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 1.259      ;
; 0.999 ; uart:uart_inst|receiver:uart_rx|sample[3]            ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.265      ;
; 1.000 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.266      ;
; 1.002 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.268      ;
; 1.038 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.304      ;
; 1.039 ; uart:uart_inst|receiver:uart_rx|sample[0]            ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 1.304      ;
; 1.043 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 1.307      ;
; 1.062 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.328      ;
; 1.089 ; uart:uart_inst|receiver:uart_rx|sample[0]            ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 1.354      ;
; 1.163 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.429      ;
; 1.164 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.430      ;
; 1.188 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.454      ;
; 1.188 ; uart:uart_inst|receiver:uart_rx|sample[2]            ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 1.453      ;
; 1.193 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.049      ; 1.428      ;
; 1.213 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.479      ;
; 1.270 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.536      ;
; 1.271 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.537      ;
; 1.295 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.561      ;
; 1.312 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.578      ;
; 1.348 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.080      ; 1.614      ;
; 1.372 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.077      ; 1.635      ;
; 1.376 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.077      ; 1.639      ;
; 1.376 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.077      ; 1.639      ;
; 1.381 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.049      ; 1.616      ;
; 1.382 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.049      ; 1.617      ;
; 1.383 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.049      ; 1.618      ;
; 1.411 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 1.676      ;
; 1.425 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.048      ; 1.659      ;
; 1.426 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.048      ; 1.660      ;
; 1.427 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.048      ; 1.661      ;
; 1.428 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.048      ; 1.662      ;
; 1.430 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 1.695      ;
; 1.431 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.048      ; 1.665      ;
; 1.446 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 1.711      ;
; 1.454 ; uart:uart_inst|receiver:uart_rx|sample[1]            ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 1.719      ;
; 1.467 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 1.732      ;
; 1.482 ; uart:uart_inst|receiver:uart_rx|sample[1]            ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 1.747      ;
; 1.545 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.077      ; 1.808      ;
; 1.548 ; uart:uart_inst|receiver:uart_rx|sample[2]            ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 1.813      ;
; 1.559 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.077      ; 1.822      ;
; 1.590 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 1.854      ;
; 1.593 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 1.857      ;
; 1.601 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.077      ; 1.864      ;
; 1.607 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.077      ; 1.870      ;
; 1.610 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.077      ; 1.873      ;
; 1.614 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.077      ; 1.877      ;
; 1.659 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.077      ; 1.922      ;
; 1.703 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.077      ; 1.966      ;
; 1.713 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 0.000        ; 0.079      ; 1.978      ;
; 1.734 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.077      ; 1.997      ;
; 1.748 ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 0.000        ; 0.127      ; 2.061      ;
; 1.763 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 2.027      ;
; 1.767 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 2.031      ;
; 1.780 ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 0.000        ; 0.127      ; 2.093      ;
; 1.792 ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 0.000        ; 0.127      ; 2.105      ;
; 1.800 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.077      ; 2.063      ;
; 1.804 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 2.068      ;
; 1.806 ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 0.000        ; 0.127      ; 2.119      ;
; 1.820 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.078      ; 2.084      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.412 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.382      ; 1.016      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.687      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.382      ; 1.032      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                               ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                               ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.382      ; 1.035      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                                        ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.382      ; 1.036      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.382      ; 1.037      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.699      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a5~portb_address_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.376      ; 1.035      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a5~portb_address_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.376      ; 1.036      ;
; 0.443 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.443 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.443 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.708      ;
; 0.444 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a5~portb_address_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.376      ; 1.042      ;
; 0.444 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.445 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.710      ;
; 0.445 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.710      ;
; 0.445 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.710      ;
; 0.448 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_datain_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.396      ; 1.066      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                        ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a5~portb_address_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.376      ; 1.050      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a5~portb_address_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.376      ; 1.051      ;
; 0.453 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                        ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a5~portb_address_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.376      ; 1.051      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a26~portb_datain_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.385      ; 1.061      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.722      ;
; 0.457 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                          ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.724      ;
; 0.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.724      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_15'                                                                              ;
+-------+-------------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-----------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; a_bclk            ; a_bclk          ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; a_state[1]        ; a_state[1]      ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; a_state[0]        ; a_state[0]      ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.674      ;
; 0.427 ; a_sr[12]          ; a_sr[13]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; a_sr[23]          ; a_sr[24]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; a_sr[13]          ; a_sr[14]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; a_sr[26]          ; a_sr[27]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; a_sr[22]          ; a_sr[23]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; a_sr[9]           ; a_sr[10]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; a_sr[8]           ; a_sr[9]         ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; a_sr[20]          ; a_sr[21]        ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; a_sr[28]          ; a_sr[29]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; a_sr[16]          ; a_sr[17]        ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; a_sr[15]          ; a_sr[16]        ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; a_sr[6]           ; a_sr[7]         ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; a_sr[11]          ; a_sr[12]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 0.698      ;
; 0.432 ; a_sr[19]          ; a_sr[20]        ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; a_sr[18]          ; a_sr[19]        ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; a_sr[17]          ; a_sr[18]        ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.698      ;
; 0.458 ; a_state[0]        ; a_bclk          ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.724      ;
; 0.458 ; a_state[0]        ; a_state[1]      ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.724      ;
; 0.554 ; a_sr[25]          ; a_sr[26]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; a_sr[10]          ; a_sr[11]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 0.821      ;
; 0.556 ; a_sr[29]          ; a_sr[30]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 0.823      ;
; 0.557 ; a_sr[24]          ; a_sr[25]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 0.824      ;
; 0.582 ; a_bitcounter[1]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.848      ;
; 0.591 ; boy:boy|right[10] ; a_sr[10]        ; clk_4        ; clk_15      ; 0.000        ; 0.187      ; 0.984      ;
; 0.642 ; a_bitcounter[3]   ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.908      ;
; 0.666 ; a_bitcounter[1]   ; a_bitcounter[1] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.932      ;
; 0.669 ; a_bitcounter[0]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.935      ;
; 0.676 ; boy:boy|right[8]  ; a_sr[8]         ; clk_4        ; clk_15      ; 0.000        ; 0.187      ; 1.069      ;
; 0.679 ; boy:boy|right[14] ; a_sr[14]        ; clk_4        ; clk_15      ; 0.000        ; 0.187      ; 1.072      ;
; 0.684 ; a_sr[27]          ; a_sr[28]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 0.951      ;
; 0.692 ; a_bitcounter[0]   ; a_bitcounter[0] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.958      ;
; 0.710 ; a_state[1]        ; a_bclk          ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 0.976      ;
; 0.718 ; boy:boy|right[9]  ; a_sr[9]         ; clk_4        ; clk_15      ; 0.000        ; 0.187      ; 1.111      ;
; 0.720 ; boy:boy|right[11] ; a_sr[11]        ; clk_4        ; clk_15      ; 0.000        ; 0.187      ; 1.113      ;
; 0.721 ; boy:boy|right[13] ; a_sr[13]        ; clk_4        ; clk_15      ; 0.000        ; 0.187      ; 1.114      ;
; 0.806 ; a_bitcounter[4]   ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.072      ;
; 0.807 ; a_bitcounter[2]   ; a_bitcounter[2] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.073      ;
; 0.831 ; boy:boy|right[12] ; a_sr[12]        ; clk_4        ; clk_15      ; 0.000        ; 0.187      ; 1.224      ;
; 0.885 ; boy:boy|left[12]  ; a_sr[28]        ; clk_4        ; clk_15      ; 0.000        ; 0.190      ; 1.281      ;
; 0.946 ; boy:boy|left[13]  ; a_sr[29]        ; clk_4        ; clk_15      ; 0.000        ; 0.190      ; 1.342      ;
; 0.958 ; a_bitcounter[3]   ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.224      ;
; 0.964 ; boy:boy|left[10]  ; a_sr[26]        ; clk_4        ; clk_15      ; 0.000        ; 0.190      ; 1.360      ;
; 0.982 ; a_bitcounter[1]   ; a_bitcounter[2] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.248      ;
; 0.988 ; a_bitcounter[5]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.254      ;
; 0.996 ; a_bitcounter[0]   ; a_bitcounter[1] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.262      ;
; 1.001 ; a_bitcounter[0]   ; a_bitcounter[2] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.267      ;
; 1.019 ; boy:boy|left[9]   ; a_sr[25]        ; clk_4        ; clk_15      ; 0.000        ; 0.190      ; 1.415      ;
; 1.057 ; a_bitcounter[3]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.323      ;
; 1.100 ; a_bitcounter[4]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.366      ;
; 1.103 ; a_bitcounter[1]   ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.369      ;
; 1.106 ; a_bitcounter[1]   ; a_sr[6]         ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.373      ;
; 1.106 ; a_bitcounter[1]   ; a_sr[19]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.373      ;
; 1.107 ; a_bitcounter[1]   ; a_sr[17]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.374      ;
; 1.108 ; a_bitcounter[1]   ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.374      ;
; 1.109 ; a_bitcounter[1]   ; a_sr[15]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.376      ;
; 1.113 ; a_bitcounter[1]   ; a_sr[16]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.380      ;
; 1.114 ; boy:boy|left[11]  ; a_sr[27]        ; clk_4        ; clk_15      ; 0.000        ; 0.190      ; 1.510      ;
; 1.116 ; a_bitcounter[1]   ; a_sr[20]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.383      ;
; 1.117 ; a_bitcounter[1]   ; a_sr[21]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.384      ;
; 1.117 ; a_bitcounter[1]   ; a_sr[18]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.384      ;
; 1.120 ; boy:boy|left[8]   ; a_sr[24]        ; clk_4        ; clk_15      ; 0.000        ; 0.190      ; 1.516      ;
; 1.122 ; a_bitcounter[0]   ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.388      ;
; 1.126 ; boy:boy|left[6]   ; a_sr[22]        ; clk_4        ; clk_15      ; 0.000        ; 0.190      ; 1.522      ;
; 1.127 ; a_bitcounter[0]   ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.393      ;
; 1.133 ; boy:boy|left[7]   ; a_sr[23]        ; clk_4        ; clk_15      ; 0.000        ; 0.190      ; 1.529      ;
; 1.136 ; a_bitcounter[2]   ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.402      ;
; 1.139 ; a_bitcounter[0]   ; a_sr[31]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.406      ;
; 1.141 ; a_bitcounter[2]   ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.407      ;
; 1.187 ; boy:boy|left[14]  ; a_sr[30]        ; clk_4        ; clk_15      ; 0.000        ; 0.190      ; 1.583      ;
; 1.206 ; a_bitcounter[1]   ; a_sr[31]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.473      ;
; 1.214 ; a_sr[14]          ; a_sr[15]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.481      ;
; 1.225 ; a_sr[30]          ; a_sr[31]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.492      ;
; 1.225 ; a_bitcounter[0]   ; a_sr[19]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.492      ;
; 1.226 ; a_bitcounter[0]   ; a_sr[17]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.493      ;
; 1.227 ; a_bitcounter[0]   ; a_sr[15]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.494      ;
; 1.229 ; a_bitcounter[0]   ; a_sr[16]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.496      ;
; 1.231 ; a_bitcounter[0]   ; a_sr[20]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.498      ;
; 1.232 ; a_bitcounter[0]   ; a_sr[21]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.499      ;
; 1.232 ; a_bitcounter[0]   ; a_sr[18]        ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.499      ;
; 1.265 ; a_sr[7]           ; a_sr[8]         ; clk_15       ; clk_15      ; 0.000        ; 0.128      ; 1.579      ;
; 1.271 ; a_bitcounter[0]   ; a_sr[6]         ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.538      ;
; 1.411 ; a_bitcounter[2]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.677      ;
; 1.416 ; boy:boy|right[6]  ; a_sr[6]         ; clk_4        ; clk_15      ; 0.000        ; 0.165      ; 1.787      ;
; 1.420 ; a_state[0]        ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.686      ;
; 1.420 ; a_state[0]        ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.686      ;
; 1.420 ; a_state[0]        ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.686      ;
; 1.420 ; a_state[0]        ; a_bitcounter[2] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.686      ;
; 1.420 ; a_state[0]        ; a_bitcounter[1] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.686      ;
; 1.420 ; a_state[0]        ; a_bitcounter[0] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.686      ;
; 1.476 ; boy:boy|right[7]  ; a_sr[7]         ; clk_4        ; clk_15      ; 0.000        ; 0.163      ; 1.845      ;
; 1.666 ; a_bitcounter[1]   ; a_lrck          ; clk_15       ; clk_15      ; 0.000        ; 0.081      ; 1.933      ;
; 1.691 ; a_state[1]        ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.957      ;
; 1.691 ; a_state[1]        ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.957      ;
; 1.691 ; a_state[1]        ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.957      ;
; 1.691 ; a_state[1]        ; a_bitcounter[2] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.957      ;
; 1.691 ; a_state[1]        ; a_bitcounter[1] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.957      ;
; 1.691 ; a_state[1]        ; a_bitcounter[0] ; clk_15       ; clk_15      ; 0.000        ; 0.080      ; 1.957      ;
+-------+-------------------+-----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_4'                                                                                                                                        ;
+---------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.224   ; PB                            ; PB_syn_t                                                       ; clk_15       ; clk_4       ; 20.000       ; 4.213      ; 6.007      ;
; 8.224   ; PB                            ; PB_syn                                                         ; clk_15       ; clk_4       ; 20.000       ; 4.213      ; 6.007      ;
; 191.568 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[1]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.088     ; 8.342      ;
; 191.568 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[0]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.088     ; 8.342      ;
; 191.570 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_bank[1]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.099     ; 8.329      ;
; 191.570 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_bank[0]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.099     ; 8.329      ;
; 191.878 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[3]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.079     ; 8.041      ;
; 191.878 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[2]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.079     ; 8.041      ;
; 191.878 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_en                                               ; clk_4        ; clk_4       ; 200.000      ; -0.079     ; 8.041      ;
; 193.260 ; resetGen:rst_0|rst            ; mbc5:mbc5|vb_wr_last                                           ; clk_4        ; clk_4       ; 200.000      ; -0.073     ; 6.665      ;
; 193.688 ; PB_syn                        ; mbc5:mbc5|rom_bank[1]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.110     ; 6.200      ;
; 193.688 ; PB_syn                        ; mbc5:mbc5|rom_bank[0]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.110     ; 6.200      ;
; 193.709 ; PB_syn                        ; mbc5:mbc5|ram_bank[1]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.121     ; 6.168      ;
; 193.709 ; PB_syn                        ; mbc5:mbc5|ram_bank[0]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.121     ; 6.168      ;
; 193.992 ; PB_syn                        ; mbc5:mbc5|rom_bank[3]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.101     ; 5.905      ;
; 193.992 ; PB_syn                        ; mbc5:mbc5|rom_bank[2]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.101     ; 5.905      ;
; 193.992 ; PB_syn                        ; mbc5:mbc5|ram_en                                               ; clk_4        ; clk_4       ; 200.000      ; -0.101     ; 5.905      ;
; 195.132 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[0]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.470     ; 4.396      ;
; 195.132 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[4]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.470     ; 4.396      ;
; 195.132 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[5]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.470     ; 4.396      ;
; 195.132 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[6]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.470     ; 4.396      ;
; 195.132 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[7]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.470     ; 4.396      ;
; 195.133 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[1]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.467     ; 4.398      ;
; 195.133 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[2]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.467     ; 4.398      ;
; 195.133 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[3]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.467     ; 4.398      ;
; 195.136 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[8]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.488     ; 4.374      ;
; 195.136 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[9]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.488     ; 4.374      ;
; 195.136 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[10]~_emulated ; clk_4        ; clk_4       ; 200.000      ; -0.488     ; 4.374      ;
; 195.424 ; PB_syn                        ; mbc5:mbc5|vb_wr_last                                           ; clk_4        ; clk_4       ; 200.000      ; -0.095     ; 4.479      ;
+---------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_15'                                                                            ;
+--------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+
; 12.972 ; resetGen:rst_0|rst ; a_state[0]      ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 6.842      ;
; 12.972 ; resetGen:rst_0|rst ; a_state[1]      ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 6.842      ;
; 12.972 ; resetGen:rst_0|rst ; a_bitcounter[0] ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 6.842      ;
; 12.972 ; resetGen:rst_0|rst ; a_bitcounter[1] ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 6.842      ;
; 12.972 ; resetGen:rst_0|rst ; a_bitcounter[2] ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 6.842      ;
; 12.972 ; resetGen:rst_0|rst ; a_bitcounter[3] ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 6.842      ;
; 12.972 ; resetGen:rst_0|rst ; a_bitcounter[4] ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 6.842      ;
; 12.972 ; resetGen:rst_0|rst ; a_bitcounter[5] ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 6.842      ;
; 15.136 ; PB_syn             ; a_state[0]      ; clk_4        ; clk_15      ; 20.000       ; -0.206     ; 4.656      ;
; 15.136 ; PB_syn             ; a_state[1]      ; clk_4        ; clk_15      ; 20.000       ; -0.206     ; 4.656      ;
; 15.136 ; PB_syn             ; a_bitcounter[0] ; clk_4        ; clk_15      ; 20.000       ; -0.206     ; 4.656      ;
; 15.136 ; PB_syn             ; a_bitcounter[1] ; clk_4        ; clk_15      ; 20.000       ; -0.206     ; 4.656      ;
; 15.136 ; PB_syn             ; a_bitcounter[2] ; clk_4        ; clk_15      ; 20.000       ; -0.206     ; 4.656      ;
; 15.136 ; PB_syn             ; a_bitcounter[3] ; clk_4        ; clk_15      ; 20.000       ; -0.206     ; 4.656      ;
; 15.136 ; PB_syn             ; a_bitcounter[4] ; clk_4        ; clk_15      ; 20.000       ; -0.206     ; 4.656      ;
; 15.136 ; PB_syn             ; a_bitcounter[5] ; clk_4        ; clk_15      ; 20.000       ; -0.206     ; 4.656      ;
+--------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_25M'                                                                                                                           ;
+--------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 30.586 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]      ; clk_4        ; clk_25M     ; 40.000       ; -0.194     ; 9.218      ;
; 30.586 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; clk_4        ; clk_25M     ; 40.000       ; -0.194     ; 9.218      ;
; 30.586 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; clk_4        ; clk_25M     ; 40.000       ; -0.194     ; 9.218      ;
; 30.586 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_grid     ; clk_4        ; clk_25M     ; 40.000       ; -0.194     ; 9.218      ;
; 30.586 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[0] ; clk_4        ; clk_25M     ; 40.000       ; -0.194     ; 9.218      ;
; 30.586 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[1] ; clk_4        ; clk_25M     ; 40.000       ; -0.194     ; 9.218      ;
; 30.586 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[2] ; clk_4        ; clk_25M     ; 40.000       ; -0.194     ; 9.218      ;
; 30.586 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3] ; clk_4        ; clk_25M     ; 40.000       ; -0.194     ; 9.218      ;
; 30.586 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[4] ; clk_4        ; clk_25M     ; 40.000       ; -0.194     ; 9.218      ;
; 30.586 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[5] ; clk_4        ; clk_25M     ; 40.000       ; -0.194     ; 9.218      ;
; 30.586 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[6] ; clk_4        ; clk_25M     ; 40.000       ; -0.194     ; 9.218      ;
; 30.586 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[7] ; clk_4        ; clk_25M     ; 40.000       ; -0.194     ; 9.218      ;
; 30.595 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs            ; clk_4        ; clk_25M     ; 40.000       ; -0.196     ; 9.207      ;
; 30.603 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[0]    ; clk_4        ; clk_25M     ; 40.000       ; -0.199     ; 9.196      ;
; 30.603 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]    ; clk_4        ; clk_25M     ; 40.000       ; -0.199     ; 9.196      ;
; 30.603 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[2]    ; clk_4        ; clk_25M     ; 40.000       ; -0.199     ; 9.196      ;
; 30.603 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[6]    ; clk_4        ; clk_25M     ; 40.000       ; -0.199     ; 9.196      ;
; 30.603 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[9]    ; clk_4        ; clk_25M     ; 40.000       ; -0.199     ; 9.196      ;
; 30.603 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[5]    ; clk_4        ; clk_25M     ; 40.000       ; -0.199     ; 9.196      ;
; 30.603 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[8]    ; clk_4        ; clk_25M     ; 40.000       ; -0.199     ; 9.196      ;
; 30.603 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]    ; clk_4        ; clk_25M     ; 40.000       ; -0.199     ; 9.196      ;
; 30.603 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[4]    ; clk_4        ; clk_25M     ; 40.000       ; -0.199     ; 9.196      ;
; 30.603 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[7]    ; clk_4        ; clk_25M     ; 40.000       ; -0.199     ; 9.196      ;
; 30.603 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[10]   ; clk_4        ; clk_25M     ; 40.000       ; -0.199     ; 9.196      ;
; 30.633 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.168      ;
; 30.633 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.168      ;
; 30.633 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.168      ;
; 30.633 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.168      ;
; 30.633 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.168      ;
; 30.633 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.168      ;
; 30.633 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.168      ;
; 30.633 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.168      ;
; 30.633 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.168      ;
; 30.633 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.168      ;
; 30.633 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.168      ;
; 30.633 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.168      ;
; 30.633 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.168      ;
; 30.633 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.168      ;
; 30.633 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.168      ;
; 30.635 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.166      ;
; 30.635 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.166      ;
; 30.635 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.166      ;
; 30.635 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.166      ;
; 30.635 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.166      ;
; 30.635 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.166      ;
; 30.635 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.166      ;
; 30.635 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.166      ;
; 30.635 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[9]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.166      ;
; 30.635 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[10]   ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.166      ;
; 30.635 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.166      ;
; 30.635 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|hs            ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 9.166      ;
; 30.639 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0] ; clk_4        ; clk_25M     ; 40.000       ; -0.198     ; 9.161      ;
; 30.639 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[1] ; clk_4        ; clk_25M     ; 40.000       ; -0.198     ; 9.161      ;
; 30.639 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[2] ; clk_4        ; clk_25M     ; 40.000       ; -0.198     ; 9.161      ;
; 30.639 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[3] ; clk_4        ; clk_25M     ; 40.000       ; -0.198     ; 9.161      ;
; 30.639 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[4] ; clk_4        ; clk_25M     ; 40.000       ; -0.198     ; 9.161      ;
; 30.639 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[5] ; clk_4        ; clk_25M     ; 40.000       ; -0.198     ; 9.161      ;
; 30.639 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[6] ; clk_4        ; clk_25M     ; 40.000       ; -0.198     ; 9.161      ;
; 30.639 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[7] ; clk_4        ; clk_25M     ; 40.000       ; -0.198     ; 9.161      ;
; 30.734 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_pclk_last                        ; clk_4        ; clk_25M     ; 40.000       ; -0.196     ; 9.068      ;
; 30.734 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_vs_last                          ; clk_4        ; clk_25M     ; 40.000       ; -0.196     ; 9.068      ;
; 30.734 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]      ; clk_4        ; clk_25M     ; 40.000       ; -0.196     ; 9.068      ;
; 30.734 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]      ; clk_4        ; clk_25M     ; 40.000       ; -0.196     ; 9.068      ;
; 30.734 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; clk_4        ; clk_25M     ; 40.000       ; -0.196     ; 9.068      ;
; 32.700 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]      ; clk_4        ; clk_25M     ; 40.000       ; -0.216     ; 7.082      ;
; 32.700 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; clk_4        ; clk_25M     ; 40.000       ; -0.216     ; 7.082      ;
; 32.700 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; clk_4        ; clk_25M     ; 40.000       ; -0.216     ; 7.082      ;
; 32.700 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_grid     ; clk_4        ; clk_25M     ; 40.000       ; -0.216     ; 7.082      ;
; 32.700 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[0] ; clk_4        ; clk_25M     ; 40.000       ; -0.216     ; 7.082      ;
; 32.700 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[1] ; clk_4        ; clk_25M     ; 40.000       ; -0.216     ; 7.082      ;
; 32.700 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[2] ; clk_4        ; clk_25M     ; 40.000       ; -0.216     ; 7.082      ;
; 32.700 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3] ; clk_4        ; clk_25M     ; 40.000       ; -0.216     ; 7.082      ;
; 32.700 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[4] ; clk_4        ; clk_25M     ; 40.000       ; -0.216     ; 7.082      ;
; 32.700 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[5] ; clk_4        ; clk_25M     ; 40.000       ; -0.216     ; 7.082      ;
; 32.700 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[6] ; clk_4        ; clk_25M     ; 40.000       ; -0.216     ; 7.082      ;
; 32.700 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[7] ; clk_4        ; clk_25M     ; 40.000       ; -0.216     ; 7.082      ;
; 32.709 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs            ; clk_4        ; clk_25M     ; 40.000       ; -0.218     ; 7.071      ;
; 32.717 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[0]    ; clk_4        ; clk_25M     ; 40.000       ; -0.221     ; 7.060      ;
; 32.717 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]    ; clk_4        ; clk_25M     ; 40.000       ; -0.221     ; 7.060      ;
; 32.717 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[2]    ; clk_4        ; clk_25M     ; 40.000       ; -0.221     ; 7.060      ;
; 32.717 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[6]    ; clk_4        ; clk_25M     ; 40.000       ; -0.221     ; 7.060      ;
; 32.717 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[9]    ; clk_4        ; clk_25M     ; 40.000       ; -0.221     ; 7.060      ;
; 32.717 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[5]    ; clk_4        ; clk_25M     ; 40.000       ; -0.221     ; 7.060      ;
; 32.717 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[8]    ; clk_4        ; clk_25M     ; 40.000       ; -0.221     ; 7.060      ;
; 32.717 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]    ; clk_4        ; clk_25M     ; 40.000       ; -0.221     ; 7.060      ;
; 32.717 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[4]    ; clk_4        ; clk_25M     ; 40.000       ; -0.221     ; 7.060      ;
; 32.717 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[7]    ; clk_4        ; clk_25M     ; 40.000       ; -0.221     ; 7.060      ;
; 32.717 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[10]   ; clk_4        ; clk_25M     ; 40.000       ; -0.221     ; 7.060      ;
; 32.747 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.219     ; 7.032      ;
; 32.747 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.219     ; 7.032      ;
; 32.747 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.219     ; 7.032      ;
; 32.747 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.219     ; 7.032      ;
; 32.747 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.219     ; 7.032      ;
; 32.747 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.219     ; 7.032      ;
; 32.747 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.219     ; 7.032      ;
; 32.747 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.219     ; 7.032      ;
; 32.747 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.219     ; 7.032      ;
; 32.747 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.219     ; 7.032      ;
; 32.747 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.219     ; 7.032      ;
; 32.747 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.219     ; 7.032      ;
+--------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.008      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 3.918      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 3.918      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 3.918      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 3.918      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 3.918      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 3.918      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 3.918      ;
; 96.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 3.754      ;
; 96.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 3.754      ;
; 96.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 3.754      ;
; 96.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 3.754      ;
; 96.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 3.754      ;
; 96.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 3.754      ;
; 96.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 3.754      ;
; 96.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.506      ;
; 96.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.506      ;
; 96.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.506      ;
; 96.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.506      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 3.438      ;
; 96.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.342      ;
; 96.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.342      ;
; 96.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.342      ;
; 96.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.341      ;
; 96.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.341      ;
; 96.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.341      ;
; 96.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.341      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.170      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.170      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.170      ;
; 96.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.997      ;
; 96.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.997      ;
; 96.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.997      ;
; 96.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.997      ;
; 96.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.997      ;
; 96.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.997      ;
; 96.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.997      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.836      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.836      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.836      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.836      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.836      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.836      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.836      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.732      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.732      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.732      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.732      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.732      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.732      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.732      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.732      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.732      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.732      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.732      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.732      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.732      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.732      ;
; 97.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 2.645      ;
; 97.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 2.645      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.603      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.603      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.603      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.603      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.603      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.603      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.603      ;
; 97.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.611      ;
; 97.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.611      ;
; 97.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.611      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.298      ;
; 1.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.298      ;
; 1.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.298      ;
; 1.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.490      ;
; 1.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.490      ;
; 1.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.490      ;
; 1.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.708      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 1.766      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 1.766      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 1.766      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.785      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.785      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.785      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.785      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.785      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.785      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.785      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.785      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.782      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.782      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.782      ;
; 1.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.808      ;
; 1.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.808      ;
; 1.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.808      ;
; 1.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.808      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 1.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.108      ;
; 1.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.108      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.267      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.267      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.267      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.267      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.267      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.267      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.267      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.267      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.267      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.267      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.267      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.267      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.267      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.267      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.267      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.291      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.284      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.284      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.284      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.284      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.284      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.284      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.284      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.284      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.284      ;
; 2.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.319      ;
; 2.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.289      ;
; 2.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.290      ;
; 2.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.290      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.301      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.301      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.301      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.301      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.301      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.301      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.301      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.301      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.309      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.309      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.309      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.309      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.309      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_4'                                                                                                                                       ;
+-------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.813 ; PB_syn                        ; mbc5:mbc5|vb_wr_last                                           ; clk_4        ; clk_4       ; 0.000        ; 0.116      ; 4.115      ;
; 4.244 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[0]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.244     ; 4.186      ;
; 4.244 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[1]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.241     ; 4.189      ;
; 4.244 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[2]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.241     ; 4.189      ;
; 4.244 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[3]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.241     ; 4.189      ;
; 4.244 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[4]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.244     ; 4.186      ;
; 4.244 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[5]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.244     ; 4.186      ;
; 4.244 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[6]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.244     ; 4.186      ;
; 4.244 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[7]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.244     ; 4.186      ;
; 4.244 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[8]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.263     ; 4.167      ;
; 4.244 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[9]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.263     ; 4.167      ;
; 4.244 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[10]~_emulated ; clk_4        ; clk_4       ; 0.000        ; -0.263     ; 4.167      ;
; 5.192 ; PB_syn                        ; mbc5:mbc5|rom_bank[3]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.109      ; 5.487      ;
; 5.192 ; PB_syn                        ; mbc5:mbc5|rom_bank[2]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.109      ; 5.487      ;
; 5.192 ; PB_syn                        ; mbc5:mbc5|ram_en                                               ; clk_4        ; clk_4       ; 0.000        ; 0.109      ; 5.487      ;
; 5.508 ; PB_syn                        ; mbc5:mbc5|ram_bank[1]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.088      ; 5.782      ;
; 5.508 ; PB_syn                        ; mbc5:mbc5|ram_bank[0]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.088      ; 5.782      ;
; 5.510 ; PB_syn                        ; mbc5:mbc5|rom_bank[1]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.099      ; 5.795      ;
; 5.510 ; PB_syn                        ; mbc5:mbc5|rom_bank[0]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.099      ; 5.795      ;
; 5.781 ; PB                            ; PB_syn_t                                                       ; clk_15       ; clk_4       ; 0.000        ; 4.409      ; 5.376      ;
; 5.781 ; PB                            ; PB_syn                                                         ; clk_15       ; clk_4       ; 0.000        ; 4.409      ; 5.376      ;
; 5.930 ; resetGen:rst_0|rst            ; mbc5:mbc5|vb_wr_last                                           ; clk_4        ; clk_4       ; 0.000        ; 0.137      ; 6.253      ;
; 7.342 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[3]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.130      ; 7.658      ;
; 7.342 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[2]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.130      ; 7.658      ;
; 7.342 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_en                                               ; clk_4        ; clk_4       ; 0.000        ; 0.130      ; 7.658      ;
; 7.639 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_bank[1]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.109      ; 7.934      ;
; 7.639 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_bank[0]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.109      ; 7.934      ;
; 7.658 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[1]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.120      ; 7.964      ;
; 7.658 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[0]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.120      ; 7.964      ;
+-------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_15'                                                                            ;
+-------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+
; 3.913 ; PB_syn             ; a_state[0]      ; clk_4        ; clk_15      ; 0.000        ; 0.185      ; 4.304      ;
; 3.913 ; PB_syn             ; a_state[1]      ; clk_4        ; clk_15      ; 0.000        ; 0.185      ; 4.304      ;
; 3.913 ; PB_syn             ; a_bitcounter[0] ; clk_4        ; clk_15      ; 0.000        ; 0.185      ; 4.304      ;
; 3.913 ; PB_syn             ; a_bitcounter[1] ; clk_4        ; clk_15      ; 0.000        ; 0.185      ; 4.304      ;
; 3.913 ; PB_syn             ; a_bitcounter[2] ; clk_4        ; clk_15      ; 0.000        ; 0.185      ; 4.304      ;
; 3.913 ; PB_syn             ; a_bitcounter[3] ; clk_4        ; clk_15      ; 0.000        ; 0.185      ; 4.304      ;
; 3.913 ; PB_syn             ; a_bitcounter[4] ; clk_4        ; clk_15      ; 0.000        ; 0.185      ; 4.304      ;
; 3.913 ; PB_syn             ; a_bitcounter[5] ; clk_4        ; clk_15      ; 0.000        ; 0.185      ; 4.304      ;
; 6.030 ; resetGen:rst_0|rst ; a_state[0]      ; clk_4        ; clk_15      ; 0.000        ; 0.206      ; 6.442      ;
; 6.030 ; resetGen:rst_0|rst ; a_state[1]      ; clk_4        ; clk_15      ; 0.000        ; 0.206      ; 6.442      ;
; 6.030 ; resetGen:rst_0|rst ; a_bitcounter[0] ; clk_4        ; clk_15      ; 0.000        ; 0.206      ; 6.442      ;
; 6.030 ; resetGen:rst_0|rst ; a_bitcounter[1] ; clk_4        ; clk_15      ; 0.000        ; 0.206      ; 6.442      ;
; 6.030 ; resetGen:rst_0|rst ; a_bitcounter[2] ; clk_4        ; clk_15      ; 0.000        ; 0.206      ; 6.442      ;
; 6.030 ; resetGen:rst_0|rst ; a_bitcounter[3] ; clk_4        ; clk_15      ; 0.000        ; 0.206      ; 6.442      ;
; 6.030 ; resetGen:rst_0|rst ; a_bitcounter[4] ; clk_4        ; clk_15      ; 0.000        ; 0.206      ; 6.442      ;
; 6.030 ; resetGen:rst_0|rst ; a_bitcounter[5] ; clk_4        ; clk_15      ; 0.000        ; 0.206      ; 6.442      ;
+-------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_25M'                                                                                                                           ;
+-------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.078 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_pclk_last                        ; clk_4        ; clk_25M     ; 0.000        ; 0.173      ; 6.457      ;
; 6.078 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_vs_last                          ; clk_4        ; clk_25M     ; 0.000        ; 0.173      ; 6.457      ;
; 6.078 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]      ; clk_4        ; clk_25M     ; 0.000        ; 0.173      ; 6.457      ;
; 6.078 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]      ; clk_4        ; clk_25M     ; 0.000        ; 0.173      ; 6.457      ;
; 6.078 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; clk_4        ; clk_25M     ; 0.000        ; 0.173      ; 6.457      ;
; 6.135 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.513      ;
; 6.135 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.513      ;
; 6.135 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.513      ;
; 6.135 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.513      ;
; 6.135 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.513      ;
; 6.135 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.513      ;
; 6.135 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.513      ;
; 6.135 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.513      ;
; 6.135 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.513      ;
; 6.135 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.513      ;
; 6.135 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.513      ;
; 6.135 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.513      ;
; 6.135 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.513      ;
; 6.135 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.513      ;
; 6.135 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.513      ;
; 6.137 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0] ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 6.514      ;
; 6.137 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[1] ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 6.514      ;
; 6.137 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[2] ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 6.514      ;
; 6.137 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[3] ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 6.514      ;
; 6.137 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[4] ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 6.514      ;
; 6.137 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[5] ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 6.514      ;
; 6.137 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[6] ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 6.514      ;
; 6.137 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[7] ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 6.514      ;
; 6.138 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]    ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.516      ;
; 6.138 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]    ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.516      ;
; 6.138 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]    ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.516      ;
; 6.138 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]    ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.516      ;
; 6.138 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]    ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.516      ;
; 6.138 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]    ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.516      ;
; 6.138 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]    ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.516      ;
; 6.138 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]    ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.516      ;
; 6.138 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[9]    ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.516      ;
; 6.138 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[10]   ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.516      ;
; 6.138 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]    ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.516      ;
; 6.138 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|hs            ; clk_4        ; clk_25M     ; 0.000        ; 0.172      ; 6.516      ;
; 6.163 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[0]    ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 6.539      ;
; 6.163 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]    ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 6.539      ;
; 6.163 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[2]    ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 6.539      ;
; 6.163 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[6]    ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 6.539      ;
; 6.163 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[9]    ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 6.539      ;
; 6.163 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[5]    ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 6.539      ;
; 6.163 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[8]    ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 6.539      ;
; 6.163 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]    ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 6.539      ;
; 6.163 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[4]    ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 6.539      ;
; 6.163 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[7]    ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 6.539      ;
; 6.163 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[10]   ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 6.539      ;
; 6.169 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs            ; clk_4        ; clk_25M     ; 0.000        ; 0.173      ; 6.548      ;
; 6.182 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]      ; clk_4        ; clk_25M     ; 0.000        ; 0.175      ; 6.563      ;
; 6.182 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; clk_4        ; clk_25M     ; 0.000        ; 0.175      ; 6.563      ;
; 6.182 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; clk_4        ; clk_25M     ; 0.000        ; 0.175      ; 6.563      ;
; 6.182 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_grid     ; clk_4        ; clk_25M     ; 0.000        ; 0.175      ; 6.563      ;
; 6.182 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[0] ; clk_4        ; clk_25M     ; 0.000        ; 0.175      ; 6.563      ;
; 6.182 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[1] ; clk_4        ; clk_25M     ; 0.000        ; 0.175      ; 6.563      ;
; 6.182 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[2] ; clk_4        ; clk_25M     ; 0.000        ; 0.175      ; 6.563      ;
; 6.182 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3] ; clk_4        ; clk_25M     ; 0.000        ; 0.175      ; 6.563      ;
; 6.182 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[4] ; clk_4        ; clk_25M     ; 0.000        ; 0.175      ; 6.563      ;
; 6.182 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[5] ; clk_4        ; clk_25M     ; 0.000        ; 0.175      ; 6.563      ;
; 6.182 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[6] ; clk_4        ; clk_25M     ; 0.000        ; 0.175      ; 6.563      ;
; 6.182 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[7] ; clk_4        ; clk_25M     ; 0.000        ; 0.175      ; 6.563      ;
; 8.228 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_pclk_last                        ; clk_4        ; clk_25M     ; 0.000        ; 0.194      ; 8.628      ;
; 8.228 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_vs_last                          ; clk_4        ; clk_25M     ; 0.000        ; 0.194      ; 8.628      ;
; 8.228 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]      ; clk_4        ; clk_25M     ; 0.000        ; 0.194      ; 8.628      ;
; 8.228 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]      ; clk_4        ; clk_25M     ; 0.000        ; 0.194      ; 8.628      ;
; 8.228 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; clk_4        ; clk_25M     ; 0.000        ; 0.194      ; 8.628      ;
; 8.285 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.684      ;
; 8.285 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.684      ;
; 8.285 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.684      ;
; 8.285 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.684      ;
; 8.285 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.684      ;
; 8.285 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.684      ;
; 8.285 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.684      ;
; 8.285 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.684      ;
; 8.285 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.684      ;
; 8.285 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.684      ;
; 8.285 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.684      ;
; 8.285 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.684      ;
; 8.285 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.684      ;
; 8.285 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.684      ;
; 8.285 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.684      ;
; 8.287 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0] ; clk_4        ; clk_25M     ; 0.000        ; 0.192      ; 8.685      ;
; 8.287 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[1] ; clk_4        ; clk_25M     ; 0.000        ; 0.192      ; 8.685      ;
; 8.287 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[2] ; clk_4        ; clk_25M     ; 0.000        ; 0.192      ; 8.685      ;
; 8.287 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[3] ; clk_4        ; clk_25M     ; 0.000        ; 0.192      ; 8.685      ;
; 8.287 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[4] ; clk_4        ; clk_25M     ; 0.000        ; 0.192      ; 8.685      ;
; 8.287 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[5] ; clk_4        ; clk_25M     ; 0.000        ; 0.192      ; 8.685      ;
; 8.287 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[6] ; clk_4        ; clk_25M     ; 0.000        ; 0.192      ; 8.685      ;
; 8.287 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[7] ; clk_4        ; clk_25M     ; 0.000        ; 0.192      ; 8.685      ;
; 8.288 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]    ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.687      ;
; 8.288 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]    ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.687      ;
; 8.288 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]    ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.687      ;
; 8.288 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]    ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.687      ;
; 8.288 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]    ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.687      ;
; 8.288 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]    ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.687      ;
; 8.288 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]    ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.687      ;
; 8.288 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]    ; clk_4        ; clk_25M     ; 0.000        ; 0.193      ; 8.687      ;
+-------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 214.129 ns




+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 30.84 MHz  ; 30.84 MHz       ; clk_15              ;      ;
; 40.32 MHz  ; 40.32 MHz       ; clk_4               ;      ;
; 69.04 MHz  ; 69.04 MHz       ; altera_reserved_tck ;      ;
; 98.9 MHz   ; 98.9 MHz        ; clk_25M             ;      ;
; 225.53 MHz ; 225.53 MHz      ; clkGlb              ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_15              ; -0.031 ; -0.031        ;
; clk_4               ; 3.807  ; 0.000         ;
; clkGlb              ; 6.007  ; 0.000         ;
; clk_25M             ; 17.883 ; 0.000         ;
; altera_reserved_tck ; 42.758 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_25M             ; -0.305 ; -0.305        ;
; clk_4               ; 0.352  ; 0.000         ;
; clkGlb              ; 0.353  ; 0.000         ;
; altera_reserved_tck ; 0.354  ; 0.000         ;
; clk_15              ; 0.354  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_4               ; 8.454  ; 0.000         ;
; clk_15              ; 13.569 ; 0.000         ;
; clk_25M             ; 31.408 ; 0.000         ;
; altera_reserved_tck ; 96.302 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.932 ; 0.000         ;
; clk_4               ; 3.396 ; 0.000         ;
; clk_15              ; 3.483 ; 0.000         ;
; clk_25M             ; 5.492 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clkGlb              ; 9.778  ; 0.000             ;
; clk_25M             ; 19.711 ; 0.000             ;
; clk_15              ; 29.710 ; 0.000             ;
; altera_reserved_tck ; 49.397 ; 0.000             ;
; clk_4               ; 99.694 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_15'                                                                  ;
+--------+--------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------+--------------+-------------+--------------+------------+------------+
; -0.031 ; keycode_1[6] ; HEX3[2] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 6.140      ;
; 0.033  ; keycode_1[5] ; HEX3[2] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 6.076      ;
; 0.153  ; keycode_1[7] ; HEX3[2] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 5.956      ;
; 0.235  ; keycode_1[4] ; HEX3[2] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 5.874      ;
; 0.279  ; keycode_0[0] ; HEX0[1] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 5.825      ;
; 0.292  ; keycode_0[1] ; HEX0[1] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 5.812      ;
; 0.410  ; keycode_0[3] ; HEX0[1] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 5.694      ;
; 0.477  ; keycode_0[7] ; HEX1[5] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 5.603      ;
; 0.493  ; keycode_0[0] ; HEX0[5] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 5.611      ;
; 0.498  ; keycode_0[1] ; HEX0[5] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 5.606      ;
; 0.513  ; keycode_0[4] ; HEX1[5] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 5.567      ;
; 0.611  ; keycode_0[2] ; HEX0[1] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 5.493      ;
; 0.628  ; keycode_0[3] ; HEX0[5] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 5.476      ;
; 0.651  ; keycode_0[5] ; HEX1[5] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 5.429      ;
; 0.697  ; vb_key[4]    ; HEX5[1] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 5.409      ;
; 0.746  ; vb_key[7]    ; HEX5[1] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 5.360      ;
; 0.778  ; keycode_0[6] ; HEX1[5] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 5.302      ;
; 0.784  ; keycode_0[2] ; HEX0[5] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 5.320      ;
; 0.808  ; keycode_0[4] ; HEX1[6] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 5.272      ;
; 0.808  ; keycode_0[6] ; HEX1[6] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 5.272      ;
; 0.809  ; keycode_0[3] ; HEX0[3] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 5.295      ;
; 0.821  ; keycode_0[0] ; HEX0[3] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 5.283      ;
; 0.841  ; vb_key[5]    ; HEX5[1] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 5.265      ;
; 0.957  ; keycode_0[5] ; HEX1[6] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 5.123      ;
; 0.998  ; keycode_1[5] ; HEX3[5] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 5.111      ;
; 0.999  ; keycode_0[1] ; HEX0[3] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 5.105      ;
; 1.022  ; keycode_1[7] ; HEX3[4] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 5.087      ;
; 1.024  ; keycode_1[5] ; HEX3[4] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 5.085      ;
; 1.032  ; keycode_0[3] ; HEX0[0] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 5.072      ;
; 1.048  ; keycode_1[5] ; HEX3[6] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 5.061      ;
; 1.059  ; keycode_1[7] ; HEX3[5] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 5.050      ;
; 1.060  ; keycode_1[6] ; HEX3[5] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 5.049      ;
; 1.061  ; keycode_1[5] ; HEX3[1] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 5.048      ;
; 1.061  ; vb_key[6]    ; HEX5[1] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 5.045      ;
; 1.069  ; keycode_0[3] ; HEX0[4] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 5.035      ;
; 1.070  ; keycode_1[7] ; HEX3[6] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 5.039      ;
; 1.074  ; keycode_1[6] ; HEX3[6] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 5.035      ;
; 1.078  ; keycode_1[5] ; HEX3[3] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 5.031      ;
; 1.080  ; keycode_0[7] ; HEX1[6] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 5.000      ;
; 1.088  ; keycode_0[0] ; HEX0[4] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 5.016      ;
; 1.098  ; keycode_1[7] ; HEX3[3] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 5.011      ;
; 1.108  ; keycode_0[3] ; HEX0[2] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 4.996      ;
; 1.110  ; keycode_0[0] ; HEX0[0] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 4.994      ;
; 1.113  ; keycode_0[2] ; HEX0[3] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 4.991      ;
; 1.115  ; keycode_1[5] ; HEX3[0] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 4.994      ;
; 1.115  ; keycode_0[0] ; HEX0[2] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 4.989      ;
; 1.135  ; keycode_1[7] ; HEX3[1] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 4.974      ;
; 1.142  ; keycode_1[4] ; HEX3[3] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 4.967      ;
; 1.145  ; keycode_1[6] ; HEX3[1] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 4.964      ;
; 1.206  ; vb_key[6]    ; HEX5[5] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.900      ;
; 1.209  ; vb_key[6]    ; HEX5[3] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.897      ;
; 1.222  ; keycode_0[1] ; HEX0[0] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 4.882      ;
; 1.238  ; keycode_1[6] ; HEX3[4] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 4.871      ;
; 1.246  ; vb_key[6]    ; HEX5[6] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.860      ;
; 1.279  ; vb_key[6]    ; HEX5[4] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.827      ;
; 1.306  ; keycode_0[0] ; HEX0[6] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 4.798      ;
; 1.321  ; keycode_0[3] ; HEX0[6] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 4.783      ;
; 1.322  ; keycode_0[7] ; HEX1[4] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 4.758      ;
; 1.327  ; keycode_0[1] ; HEX0[4] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 4.777      ;
; 1.329  ; keycode_0[1] ; HEX0[2] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 4.775      ;
; 1.329  ; keycode_0[5] ; HEX1[4] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 4.751      ;
; 1.338  ; keycode_0[2] ; HEX0[0] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 4.766      ;
; 1.347  ; vb_key[4]    ; HEX5[3] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.759      ;
; 1.363  ; keycode_0[1] ; HEX0[6] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 4.741      ;
; 1.372  ; keycode_1[4] ; HEX3[0] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 4.737      ;
; 1.384  ; keycode_0[2] ; HEX0[2] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 4.720      ;
; 1.385  ; vb_key[4]    ; HEX5[6] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.721      ;
; 1.392  ; keycode_0[4] ; HEX1[4] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 4.688      ;
; 1.397  ; keycode_0[7] ; HEX1[0] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 4.683      ;
; 1.399  ; keycode_1[6] ; HEX3[3] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 4.710      ;
; 1.441  ; keycode_0[2] ; HEX0[4] ; clk_4        ; clk_15      ; 20.000       ; -3.876     ; 4.663      ;
; 1.446  ; vb_key[4]    ; HEX5[5] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.660      ;
; 1.448  ; vb_key[3]    ; HEX4[1] ; clk_4        ; clk_15      ; 20.000       ; -3.877     ; 4.655      ;
; 1.449  ; keycode_0[4] ; HEX1[2] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 4.631      ;
; 1.450  ; keycode_0[7] ; HEX1[2] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 4.630      ;
; 1.451  ; vb_key[3]    ; HEX4[3] ; clk_4        ; clk_15      ; 20.000       ; -3.877     ; 4.652      ;
; 1.460  ; vb_key[3]    ; HEX4[0] ; clk_4        ; clk_15      ; 20.000       ; -3.877     ; 4.643      ;
; 1.467  ; vb_key[3]    ; HEX4[2] ; clk_4        ; clk_15      ; 20.000       ; -3.877     ; 4.636      ;
; 1.474  ; vb_key[4]    ; HEX5[4] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.632      ;
; 1.474  ; keycode_0[4] ; HEX1[0] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 4.606      ;
; 1.483  ; vb_key[0]    ; HEX4[3] ; clk_4        ; clk_15      ; 20.000       ; -3.877     ; 4.620      ;
; 1.495  ; vb_key[7]    ; HEX5[5] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.611      ;
; 1.496  ; vb_key[2]    ; HEX4[2] ; clk_4        ; clk_15      ; 20.000       ; -3.877     ; 4.607      ;
; 1.497  ; vb_key[7]    ; HEX5[3] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.609      ;
; 1.502  ; keycode_1[4] ; HEX3[6] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 4.607      ;
; 1.510  ; vb_key[6]    ; HEX5[2] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.596      ;
; 1.517  ; keycode_1[4] ; HEX3[4] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 4.592      ;
; 1.519  ; keycode_1[4] ; HEX3[1] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 4.590      ;
; 1.519  ; vb_key[7]    ; HEX5[4] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.587      ;
; 1.521  ; keycode_1[4] ; HEX3[5] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 4.588      ;
; 1.521  ; vb_key[7]    ; HEX5[6] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.585      ;
; 1.529  ; vb_key[2]    ; HEX4[1] ; clk_4        ; clk_15      ; 20.000       ; -3.877     ; 4.574      ;
; 1.534  ; vb_key[5]    ; HEX5[5] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.572      ;
; 1.538  ; vb_key[5]    ; HEX5[3] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.568      ;
; 1.560  ; vb_key[5]    ; HEX5[4] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.546      ;
; 1.562  ; vb_key[5]    ; HEX5[6] ; clk_4        ; clk_15      ; 20.000       ; -3.874     ; 4.544      ;
; 1.563  ; vb_key[0]    ; HEX4[0] ; clk_4        ; clk_15      ; 20.000       ; -3.877     ; 4.540      ;
; 1.583  ; keycode_0[5] ; HEX1[0] ; clk_4        ; clk_15      ; 20.000       ; -3.900     ; 4.497      ;
; 1.585  ; keycode_1[6] ; HEX3[0] ; clk_4        ; clk_15      ; 20.000       ; -3.871     ; 4.524      ;
; 1.587  ; vb_key[1]    ; HEX4[1] ; clk_4        ; clk_15      ; 20.000       ; -3.877     ; 4.516      ;
+--------+--------------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_4'                                                                                       ;
+-------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 3.807 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[2] ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.927      ;
; 3.886 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[2] ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.848      ;
; 4.044 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[1] ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.690      ;
; 4.123 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[1] ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.611      ;
; 4.210 ; SW[1]     ; boy:boy|cpu:cpu|cb[2]           ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.524      ;
; 4.261 ; SW[1]     ; boy:boy|cpu:cpu|cb[1]           ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.473      ;
; 4.289 ; SW[2]     ; boy:boy|cpu:cpu|cb[2]           ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.445      ;
; 4.340 ; SW[2]     ; boy:boy|cpu:cpu|cb[1]           ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.394      ;
; 4.376 ; SW[1]     ; boy:boy|cpu:cpu|opcode[7]       ; clk_15       ; clk_4       ; 20.000       ; 3.713      ; 9.356      ;
; 4.378 ; SW[1]     ; boy:boy|cpu:cpu|opcode[3]       ; clk_15       ; clk_4       ; 20.000       ; 3.716      ; 9.357      ;
; 4.448 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[1]      ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.286      ;
; 4.453 ; SW[1]     ; boy:boy|cpu:cpu|opcode[2]       ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.281      ;
; 4.457 ; SW[2]     ; boy:boy|cpu:cpu|opcode[3]       ; clk_15       ; clk_4       ; 20.000       ; 3.716      ; 9.278      ;
; 4.469 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[10]     ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.265      ;
; 4.475 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[2]      ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.259      ;
; 4.502 ; SW[2]     ; boy:boy|cpu:cpu|opcode[7]       ; clk_15       ; clk_4       ; 20.000       ; 3.713      ; 9.230      ;
; 4.521 ; SW[1]     ; boy:boy|cpu:cpu|opcode[1]       ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.213      ;
; 4.527 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[1]      ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.207      ;
; 4.532 ; SW[2]     ; boy:boy|cpu:cpu|opcode[2]       ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.202      ;
; 4.548 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[10]     ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.186      ;
; 4.554 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[2]      ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.180      ;
; 4.597 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[11]     ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.137      ;
; 4.600 ; SW[2]     ; boy:boy|cpu:cpu|opcode[1]       ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.134      ;
; 4.642 ; SW[1]     ; boy:boy|cpu:cpu|opcode[5]       ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 9.091      ;
; 4.665 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[15]     ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.069      ;
; 4.676 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[11]     ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.058      ;
; 4.698 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[9]      ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 9.036      ;
; 4.744 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[7]      ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 8.989      ;
; 4.765 ; SW[2]     ; boy:boy|cpu:cpu|opcode[5]       ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 8.968      ;
; 4.777 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[9]      ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.957      ;
; 4.790 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[3]      ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.944      ;
; 4.791 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[15]     ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.943      ;
; 4.842 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[3] ; clk_15       ; clk_4       ; 20.000       ; 3.716      ; 8.893      ;
; 4.869 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[3]      ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.865      ;
; 4.870 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[7]      ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 8.863      ;
; 4.874 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[7] ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.860      ;
; 4.921 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[3] ; clk_15       ; clk_4       ; 20.000       ; 3.716      ; 8.814      ;
; 4.924 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[13]     ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.810      ;
; 4.926 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[5]      ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.808      ;
; 4.976 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[5] ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 8.757      ;
; 5.000 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[7] ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.734      ;
; 5.043 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[14]     ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.691      ;
; 5.045 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[6]      ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.689      ;
; 5.047 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[13]     ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.687      ;
; 5.049 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[5]      ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.685      ;
; 5.099 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[5] ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 8.634      ;
; 5.148 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[14]     ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.586      ;
; 5.150 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[6]      ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.584      ;
; 5.184 ; SW[1]     ; boy:boy|cpu:cpu|opcode[4]       ; clk_15       ; clk_4       ; 20.000       ; 3.713      ; 8.548      ;
; 5.261 ; SW[1]     ; boy:boy|cpu:cpu|cb[7]           ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.473      ;
; 5.289 ; SW[2]     ; boy:boy|cpu:cpu|opcode[4]       ; clk_15       ; clk_4       ; 20.000       ; 3.713      ; 8.443      ;
; 5.303 ; SW[1]     ; boy:boy|cpu:cpu|opcode[6]       ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 8.430      ;
; 5.387 ; SW[2]     ; boy:boy|cpu:cpu|cb[7]           ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 8.347      ;
; 5.408 ; SW[2]     ; boy:boy|cpu:cpu|opcode[6]       ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 8.325      ;
; 5.609 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[8]      ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 8.124      ;
; 5.609 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[0]      ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 8.124      ;
; 5.611 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[4]      ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 8.122      ;
; 5.613 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[12]     ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 8.120      ;
; 5.688 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[8]      ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 8.045      ;
; 5.688 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[0]      ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 8.045      ;
; 5.716 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[4]      ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 8.017      ;
; 5.718 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[12]     ; clk_15       ; clk_4       ; 20.000       ; 3.714      ; 8.015      ;
; 5.795 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[0] ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 7.939      ;
; 5.797 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~56   ; clk_15       ; clk_4       ; 20.000       ; 3.656      ; 7.878      ;
; 5.797 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~58   ; clk_15       ; clk_4       ; 20.000       ; 3.656      ; 7.878      ;
; 5.797 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~59   ; clk_15       ; clk_4       ; 20.000       ; 3.656      ; 7.878      ;
; 5.797 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~57   ; clk_15       ; clk_4       ; 20.000       ; 3.656      ; 7.878      ;
; 5.797 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~60   ; clk_15       ; clk_4       ; 20.000       ; 3.656      ; 7.878      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~24   ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~29   ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~30   ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~26   ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~27   ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~25   ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~28   ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~31   ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~8    ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~13   ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~14   ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~10   ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~11   ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~9    ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~12   ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.822 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~15   ; clk_15       ; clk_4       ; 20.000       ; 3.664      ; 7.861      ;
; 5.828 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[6] ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 7.906      ;
; 5.828 ; SW[1]     ; boy:boy|cpu:cpu|cb[6]           ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 7.906      ;
; 5.829 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[4] ; clk_15       ; clk_4       ; 20.000       ; 3.713      ; 7.903      ;
; 5.874 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[0] ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 7.860      ;
; 5.888 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~40   ; clk_15       ; clk_4       ; 20.000       ; 3.656      ; 7.787      ;
; 5.888 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~42   ; clk_15       ; clk_4       ; 20.000       ; 3.656      ; 7.787      ;
; 5.888 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~43   ; clk_15       ; clk_4       ; 20.000       ; 3.656      ; 7.787      ;
; 5.888 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~41   ; clk_15       ; clk_4       ; 20.000       ; 3.656      ; 7.787      ;
; 5.888 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~44   ; clk_15       ; clk_4       ; 20.000       ; 3.656      ; 7.787      ;
; 5.933 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[6] ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 7.801      ;
; 5.933 ; SW[2]     ; boy:boy|cpu:cpu|cb[6]           ; clk_15       ; clk_4       ; 20.000       ; 3.715      ; 7.801      ;
; 5.934 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[4] ; clk_15       ; clk_4       ; 20.000       ; 3.713      ; 7.798      ;
; 6.055 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~32   ; clk_15       ; clk_4       ; 20.000       ; 3.655      ; 7.619      ;
; 6.055 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~37   ; clk_15       ; clk_4       ; 20.000       ; 3.655      ; 7.619      ;
; 6.055 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~38   ; clk_15       ; clk_4       ; 20.000       ; 3.655      ; 7.619      ;
; 6.055 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~34   ; clk_15       ; clk_4       ; 20.000       ; 3.655      ; 7.619      ;
+-------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkGlb'                                                                                                                                                      ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.007  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[1]              ; clk_15       ; clkGlb      ; 20.000       ; 2.673      ; 6.685      ;
; 6.007  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|rdy                  ; clk_15       ; clkGlb      ; 20.000       ; 2.673      ; 6.685      ;
; 6.007  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[5]              ; clk_15       ; clkGlb      ; 20.000       ; 2.673      ; 6.685      ;
; 6.007  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[7]              ; clk_15       ; clkGlb      ; 20.000       ; 2.673      ; 6.685      ;
; 6.007  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[3]              ; clk_15       ; clkGlb      ; 20.000       ; 2.673      ; 6.685      ;
; 6.007  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[0]              ; clk_15       ; clkGlb      ; 20.000       ; 2.673      ; 6.685      ;
; 6.007  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[4]              ; clk_15       ; clkGlb      ; 20.000       ; 2.673      ; 6.685      ;
; 6.007  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[2]              ; clk_15       ; clkGlb      ; 20.000       ; 2.673      ; 6.685      ;
; 6.007  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[6]              ; clk_15       ; clkGlb      ; 20.000       ; 2.673      ; 6.685      ;
; 6.670  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clk_15       ; clkGlb      ; 20.000       ; 2.626      ; 5.975      ;
; 6.671  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clk_15       ; clkGlb      ; 20.000       ; 2.626      ; 5.974      ;
; 6.671  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clk_15       ; clkGlb      ; 20.000       ; 2.626      ; 5.974      ;
; 6.671  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; clk_15       ; clkGlb      ; 20.000       ; 2.626      ; 5.974      ;
; 6.672  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clk_15       ; clkGlb      ; 20.000       ; 2.626      ; 5.973      ;
; 6.797  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clk_15       ; clkGlb      ; 20.000       ; 2.658      ; 5.880      ;
; 6.950  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; clk_15       ; clkGlb      ; 20.000       ; 2.627      ; 5.696      ;
; 6.950  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clk_15       ; clkGlb      ; 20.000       ; 2.627      ; 5.696      ;
; 6.950  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clk_15       ; clkGlb      ; 20.000       ; 2.627      ; 5.696      ;
; 7.025  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clk_15       ; clkGlb      ; 20.000       ; 2.657      ; 5.651      ;
; 7.025  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clk_15       ; clkGlb      ; 20.000       ; 2.657      ; 5.651      ;
; 7.150  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clk_15       ; clkGlb      ; 20.000       ; 2.657      ; 5.526      ;
; 7.353  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clk_15       ; clkGlb      ; 20.000       ; 2.658      ; 5.324      ;
; 8.057  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clk_15       ; clkGlb      ; 20.000       ; 2.657      ; 4.619      ;
; 8.082  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clk_15       ; clkGlb      ; 20.000       ; 2.657      ; 4.594      ;
; 15.566 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 4.362      ;
; 15.570 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 4.373      ;
; 15.570 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 4.373      ;
; 15.570 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 4.373      ;
; 15.570 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[0]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 4.373      ;
; 15.570 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 4.373      ;
; 15.570 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[7]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 4.373      ;
; 15.570 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 4.373      ;
; 15.570 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 4.373      ;
; 15.570 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|rdy                  ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 4.373      ;
; 15.599 ; uart:uart_inst|receiver:uart_rx|bitpos[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 20.000       ; -0.039     ; 4.361      ;
; 15.701 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 20.000       ; -0.070     ; 4.228      ;
; 15.765 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 20.000       ; -0.072     ; 4.162      ;
; 15.765 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 20.000       ; -0.072     ; 4.162      ;
; 15.789 ; uart:uart_inst|receiver:uart_rx|bitpos[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 20.000       ; -0.040     ; 4.170      ;
; 15.789 ; uart:uart_inst|receiver:uart_rx|bitpos[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 20.000       ; -0.040     ; 4.170      ;
; 15.877 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 4.067      ;
; 15.877 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 4.067      ;
; 15.877 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 4.067      ;
; 15.877 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[0]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 4.067      ;
; 15.877 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 4.067      ;
; 15.877 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[7]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 4.067      ;
; 15.877 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 4.067      ;
; 15.877 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 4.067      ;
; 15.877 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|rdy                  ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 4.067      ;
; 15.888 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 20.000       ; -0.070     ; 4.041      ;
; 15.891 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 4.037      ;
; 15.891 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 4.037      ;
; 15.970 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 3.974      ;
; 15.970 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 3.974      ;
; 15.970 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 3.974      ;
; 15.970 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[0]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 3.974      ;
; 15.970 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 3.974      ;
; 15.970 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[7]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 3.974      ;
; 15.970 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 3.974      ;
; 15.970 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 3.974      ;
; 15.970 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|rdy                  ; clkGlb       ; clkGlb      ; 20.000       ; -0.055     ; 3.974      ;
; 16.053 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 20.000       ; -0.070     ; 3.876      ;
; 16.078 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 3.850      ;
; 16.078 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 3.850      ;
; 16.151 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.102     ; 3.746      ;
; 16.151 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.102     ; 3.746      ;
; 16.151 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.102     ; 3.746      ;
; 16.151 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.102     ; 3.746      ;
; 16.163 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.102     ; 3.734      ;
; 16.163 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.102     ; 3.734      ;
; 16.163 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.102     ; 3.734      ;
; 16.163 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.102     ; 3.734      ;
; 16.232 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.711      ;
; 16.232 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.711      ;
; 16.232 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.711      ;
; 16.232 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[0]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.711      ;
; 16.232 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.711      ;
; 16.232 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[7]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.711      ;
; 16.232 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.711      ;
; 16.232 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.711      ;
; 16.232 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|rdy                  ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.711      ;
; 16.244 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.699      ;
; 16.244 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.699      ;
; 16.244 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.699      ;
; 16.244 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[0]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.699      ;
; 16.244 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.699      ;
; 16.244 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[7]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.699      ;
; 16.244 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.699      ;
; 16.244 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.699      ;
; 16.244 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|rdy                  ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.699      ;
; 16.281 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 3.647      ;
; 16.281 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 3.647      ;
; 16.304 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clkGlb       ; clkGlb      ; 20.000       ; -0.102     ; 3.593      ;
; 16.317 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]    ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.102     ; 3.580      ;
; 16.317 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]    ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.102     ; 3.580      ;
; 16.317 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]    ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.102     ; 3.580      ;
; 16.317 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]    ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.102     ; 3.580      ;
; 16.332 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 20.000       ; -0.102     ; 3.565      ;
; 16.398 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]    ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.545      ;
; 16.398 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]    ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.056     ; 3.545      ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_25M'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.883 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 4.009      ; 6.156      ;
; 17.912 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 4.020      ; 6.138      ;
; 18.084 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 4.016      ; 5.962      ;
; 18.110 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 4.012      ; 5.932      ;
; 18.340 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 4.018      ; 5.708      ;
; 18.356 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 4.006      ; 5.680      ;
; 18.730 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                                                                            ; clk_4        ; clk_25M     ; 20.000       ; 3.697      ; 4.966      ;
; 18.730 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 3.697      ; 4.966      ;
; 18.730 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 3.697      ; 4.966      ;
; 18.730 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 3.697      ; 4.966      ;
; 18.730 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 3.697      ; 4.966      ;
; 18.730 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 3.697      ; 4.966      ;
; 18.730 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 3.697      ; 4.966      ;
; 18.730 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 3.697      ; 4.966      ;
; 18.730 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 3.697      ; 4.966      ;
; 18.730 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 3.697      ; 4.966      ;
; 18.730 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 3.697      ; 4.966      ;
; 18.730 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                                                                            ; clk_4        ; clk_25M     ; 20.000       ; 3.697      ; 4.966      ;
; 18.730 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                                                                            ; clk_4        ; clk_25M     ; 20.000       ; 3.697      ; 4.966      ;
; 18.730 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                                                                            ; clk_4        ; clk_25M     ; 20.000       ; 3.697      ; 4.966      ;
; 18.730 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                                                                            ; clk_4        ; clk_25M     ; 20.000       ; 3.697      ; 4.966      ;
; 19.803 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_pclk_last                                                                              ; clk_4        ; clk_25M     ; 20.000       ; 3.698      ; 3.894      ;
; 29.889 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.377     ; 9.733      ;
; 30.178 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[5]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.358     ; 9.463      ;
; 30.211 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.360     ; 9.428      ;
; 30.399 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.380     ; 9.220      ;
; 30.458 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.367     ; 9.174      ;
; 30.460 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[5]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.367     ; 9.172      ;
; 30.488 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.137      ; 9.679      ;
; 30.505 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[1]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.381     ; 9.113      ;
; 30.517 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.148      ; 9.661      ;
; 30.557 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.371     ; 9.071      ;
; 30.688 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[5]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.361     ; 8.950      ;
; 30.689 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.144      ; 9.485      ;
; 30.715 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.140      ; 9.455      ;
; 30.718 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.371     ; 8.910      ;
; 30.721 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.363     ; 8.915      ;
; 30.837 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.389     ; 8.773      ;
; 30.840 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.381     ; 8.778      ;
; 30.856 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[6]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.371     ; 8.772      ;
; 30.882 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.373     ; 8.744      ;
; 30.933 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[3]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.381     ; 8.685      ;
; 30.943 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.146      ; 9.233      ;
; 30.959 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.134      ; 9.205      ;
; 30.968 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.370     ; 8.661      ;
; 30.970 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[5]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.370     ; 8.659      ;
; 30.990 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[1]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.373     ; 8.636      ;
; 30.990 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.244      ; 9.284      ;
; 31.008 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.252      ; 9.274      ;
; 31.015 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[1]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.384     ; 8.600      ;
; 31.043 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.391     ; 8.565      ;
; 31.067 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.374     ; 8.558      ;
; 31.090 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.246      ; 9.186      ;
; 31.108 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.254      ; 9.176      ;
; 31.113 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.244      ; 9.161      ;
; 31.131 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.250      ; 9.149      ;
; 31.131 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.252      ; 9.151      ;
; 31.158 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.372     ; 8.469      ;
; 31.171 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[3]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.392     ; 8.436      ;
; 31.193 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.252      ; 9.089      ;
; 31.203 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.238      ; 9.065      ;
; 31.224 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.243      ; 9.049      ;
; 31.228 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.374     ; 8.397      ;
; 31.232 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.241      ; 9.039      ;
; 31.244 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.250      ; 9.036      ;
; 31.252 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.248      ; 9.026      ;
; 31.262 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.244      ; 9.012      ;
; 31.280 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.252      ; 9.002      ;
; 31.298 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.244      ; 8.976      ;
; 31.303 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.240      ; 8.967      ;
; 31.316 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.252      ; 8.966      ;
; 31.326 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.238      ; 8.942      ;
; 31.327 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.244      ; 8.947      ;
; 31.342 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.250      ; 8.938      ;
; 31.345 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.252      ; 8.937      ;
; 31.350 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.384     ; 8.265      ;
; 31.364 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.374     ; 8.261      ;
; 31.366 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[6]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.374     ; 8.259      ;
; 31.371 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.241      ; 8.900      ;
; 31.389 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.387     ; 8.223      ;
; 31.392 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.376     ; 8.231      ;
; 31.409 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.379     ; 8.211      ;
; 31.416 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[5]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.379     ; 8.204      ;
; 31.439 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.250      ; 8.841      ;
; 31.443 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[3]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.384     ; 8.172      ;
; 31.448 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.244      ; 8.826      ;
; 31.455 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[1]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.393     ; 8.151      ;
; 31.458 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.248      ; 8.820      ;
; 31.464 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.244      ; 8.810      ;
; 31.466 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.252      ; 8.816      ;
; 31.475 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.238      ; 8.793      ;
; 31.482 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.252      ; 8.800      ;
; 31.491 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.250      ; 8.789      ;
; 31.500 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[1]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.376     ; 8.123      ;
; 31.505 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.383     ; 8.111      ;
; 31.511 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.238      ; 8.757      ;
; 31.520 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.241      ; 8.751      ;
; 31.536 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[0]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.360     ; 8.103      ;
; 31.537 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.396     ; 8.066      ;
; 31.539 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[6]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.360     ; 8.100      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.758 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 7.491      ;
; 43.973 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 6.277      ;
; 45.112 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 5.162      ;
; 45.356 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 4.914      ;
; 45.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 4.890      ;
; 45.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 4.492      ;
; 45.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 4.460      ;
; 45.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 4.375      ;
; 45.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 4.354      ;
; 45.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 4.305      ;
; 46.054 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.206      ;
; 46.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 4.126      ;
; 46.164 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 4.090      ;
; 46.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 4.091      ;
; 46.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.012      ;
; 46.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 3.928      ;
; 46.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.870      ;
; 46.414 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.837      ;
; 46.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.741      ;
; 46.703 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.557      ;
; 46.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.518      ;
; 46.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.521      ;
; 46.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 3.503      ;
; 46.816 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 3.438      ;
; 46.864 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.397      ;
; 46.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 3.382      ;
; 46.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.360      ;
; 46.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 3.332      ;
; 46.940 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.308      ;
; 46.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.265      ;
; 47.048 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.202      ;
; 47.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 3.157      ;
; 47.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.109      ;
; 47.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.090      ;
; 47.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.877      ;
; 47.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.868      ;
; 47.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.780      ;
; 47.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.345      ;
; 48.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.199      ;
; 48.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 1.986      ;
; 48.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 1.911      ;
; 48.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.866      ;
; 90.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a54~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.176      ; 9.837      ;
; 90.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 9.580      ;
; 90.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a51~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 9.536      ;
; 90.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a43~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 9.424      ;
; 90.784 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a39~portb_we_reg                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.382     ; 8.853      ;
; 90.787 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a40~portb_we_reg                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.289     ; 8.943      ;
; 90.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a40~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.117      ; 9.250      ;
; 90.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a19~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 9.261      ;
; 91.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a38~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 9.196      ;
; 91.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a33~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 9.177      ;
; 91.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a40~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.134      ; 9.152      ;
; 91.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a54~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 9.110      ;
; 91.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a54~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 9.029      ;
; 91.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a17~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 8.954      ;
; 91.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a27~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 8.974      ;
; 91.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a45~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.152      ; 8.943      ;
; 91.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a24~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 8.932      ;
; 91.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 8.853      ;
; 91.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a39~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 8.890      ;
; 91.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a35~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 8.860      ;
; 91.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a45~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 8.845      ;
; 91.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a12~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 8.847      ;
; 91.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a56~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 8.849      ;
; 91.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a51~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 8.809      ;
; 91.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 8.772      ;
; 91.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a43~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.106      ; 8.697      ;
; 91.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a51~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 8.728      ;
; 91.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a16~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.131      ; 8.684      ;
; 91.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a43~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 8.616      ;
; 91.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a54~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 8.673      ;
; 91.575 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.349     ; 8.095      ;
; 91.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.207      ; 8.641      ;
; 91.654 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a35~portb_we_reg                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.344     ; 8.021      ;
; 91.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a19~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 8.534      ;
; 91.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a47~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 8.566      ;
; 91.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a62~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 8.518      ;
; 91.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 8.562      ;
; 91.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a61~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 8.538      ;
; 91.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a8~portb_we_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 8.521      ;
; 91.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a38~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 8.469      ;
; 91.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 8.497      ;
; 91.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a53~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 8.466      ;
; 91.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a33~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.133      ; 8.450      ;
; 91.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a59~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 8.521      ;
; 91.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a19~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.142      ; 8.453      ;
; 91.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a3~portb_we_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 8.479      ;
; 91.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a14~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.208      ; 8.509      ;
; 91.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a40~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.121      ; 8.391      ;
; 91.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a33~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 8.458      ;
; 91.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 8.416      ;
; 91.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a38~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 8.388      ;
; 91.812 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a7~portb_we_reg                                                                                                                                                                                               ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 7.813      ;
; 91.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a33~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.137      ; 8.369      ;
; 91.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a41~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.113      ; 8.344      ;
; 91.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a40~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.117      ; 8.346      ;
; 91.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a46~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 8.345      ;
; 91.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a47~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 8.340      ;
; 91.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a51~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 8.372      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_25M'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.305 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]          ; vga_mixer:vga_mixer_instant|gb_pclk_last                                                                              ; clk_4        ; clk_25M     ; 0.000        ; 3.870      ; 3.756      ;
; 0.354  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs            ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs                                                                  ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.355  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_grid     ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_grid                                                           ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_grid     ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_grid                                                           ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.597      ;
; 0.366  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.608      ;
; 0.366  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.608      ;
; 0.378  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.389      ; 0.968      ;
; 0.380  ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.389      ; 0.970      ;
; 0.385  ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.385      ; 0.971      ;
; 0.391  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.392      ; 0.984      ;
; 0.394  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.389      ; 0.984      ;
; 0.394  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.636      ;
; 0.395  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.637      ;
; 0.398  ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.382      ; 0.981      ;
; 0.400  ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.389      ; 0.990      ;
; 0.400  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[7] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[7]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.642      ;
; 0.400  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[10]   ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[10]                                                         ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.642      ;
; 0.401  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.394      ; 0.996      ;
; 0.401  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.385      ; 0.987      ;
; 0.402  ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.389      ; 0.992      ;
; 0.403  ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.389      ; 0.993      ;
; 0.405  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.396      ; 1.002      ;
; 0.405  ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.394      ; 1.000      ;
; 0.405  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.382      ; 0.988      ;
; 0.406  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.648      ;
; 0.408  ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.394      ; 1.003      ;
; 0.409  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.394      ; 1.004      ;
; 0.413  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.396      ; 1.010      ;
; 0.414  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.396      ; 1.011      ;
; 0.415  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.382      ; 0.998      ;
; 0.417  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.659      ;
; 0.418  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.660      ;
; 0.420  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.394      ; 1.015      ;
; 0.425  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.385      ; 1.011      ;
; 0.427  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.385      ; 1.013      ;
; 0.432  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.392      ; 1.025      ;
; 0.433  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.394      ; 1.028      ;
; 0.433  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.392      ; 1.026      ;
; 0.435  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.394      ; 1.030      ;
; 0.435  ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.389      ; 1.025      ;
; 0.438  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.382      ; 1.021      ;
; 0.440  ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.396      ; 1.037      ;
; 0.442  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.382      ; 1.025      ;
; 0.444  ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.396      ; 1.041      ;
; 0.455  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.392      ; 1.048      ;
; 0.455  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.385      ; 1.041      ;
; 0.456  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.396      ; 1.053      ;
; 0.459  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.382      ; 1.042      ;
; 0.587  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[5] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[5]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.829      ;
; 0.587  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[3] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[3]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.829      ;
; 0.588  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[7] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[7]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.830      ;
; 0.591  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[6] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[6]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.833      ;
; 0.591  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[1] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[1]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.833      ;
; 0.592  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[4] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[4]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.834      ;
; 0.592  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[2] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[2]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.834      ;
; 0.600  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.843      ;
; 0.600  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.843      ;
; 0.600  ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.843      ;
; 0.600  ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.843      ;
; 0.600  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[7]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[7]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.601  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.843      ;
; 0.601  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[2]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[2]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.843      ;
; 0.602  ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                      ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.845      ;
; 0.602  ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.845      ;
; 0.602  ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.845      ;
; 0.602  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[6] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[6]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.844      ;
; 0.602  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[4] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[4]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.844      ;
; 0.603  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.846      ;
; 0.603  ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.846      ;
; 0.604  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[5] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[5]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.846      ;
; 0.604  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.846      ;
; 0.604  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[1] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[1]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.846      ;
; 0.604  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[10]   ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[10]                                                         ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.846      ;
; 0.604  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.846      ;
; 0.605  ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.848      ;
; 0.605  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.848      ;
; 0.606  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[2] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[2]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.848      ;
; 0.606  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.848      ;
; 0.606  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.848      ;
; 0.607  ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                      ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.850      ;
; 0.612  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[6]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[6]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.854      ;
; 0.614  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.856      ;
; 0.620  ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.863      ;
; 0.621  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.863      ;
; 0.622  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.865      ;
; 0.623  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.865      ;
; 0.624  ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.867      ;
; 0.626  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[0]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[0]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.868      ;
; 0.626  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.868      ;
; 0.627  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[0] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[0]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.869      ;
; 0.652  ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.392      ; 1.245      ;
; 0.657  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.899      ;
; 0.666  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.908      ;
; 0.668  ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.385      ; 1.254      ;
; 0.669  ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.396      ; 1.266      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_4'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.352 ; boy:boy|ppu:ppu|vram_addr_obj[0]                         ; boy:boy|ppu:ppu|vram_addr_obj[0]                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|obj_valid_list[0]                        ; boy:boy|ppu:ppu|obj_valid_list[0]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|oam_visible_count[2]                     ; boy:boy|ppu:ppu|oam_visible_count[2]                                                          ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|oam_visible_count[1]                     ; boy:boy|ppu:ppu|oam_visible_count[1]                                                          ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|oam_visible_count[3]                     ; boy:boy|ppu:ppu|oam_visible_count[3]                                                          ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|obj_valid_list[1]                        ; boy:boy|ppu:ppu|obj_valid_list[1]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|oam_rd_addr_int[1]                       ; boy:boy|ppu:ppu|oam_rd_addr_int[1]                                                            ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|sound:sound|regs[22][7]                          ; boy:boy|sound:sound|regs[22][7]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|sound:sound|clk_div:freq_div|o                   ; boy:boy|sound:sound|clk_div:freq_div|o                                                        ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|sound:sound|clk_div:freq_div|counter[1]          ; boy:boy|sound:sound|clk_div:freq_div|counter[1]                                               ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|vs                                       ; boy:boy|ppu:ppu|vs                                                                            ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|h_drop[1]                                ; boy:boy|ppu:ppu|h_drop[1]                                                                     ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|h_drop[0]                                ; boy:boy|ppu:ppu|h_drop[0]                                                                     ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|pf_empty.PF_FIN                          ; boy:boy|ppu:ppu|pf_empty.PF_FIN                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|pf_empty.PF_EMPTY                        ; boy:boy|ppu:ppu|pf_empty.PF_EMPTY                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|pf_empty.PF_HALF                         ; boy:boy|ppu:ppu|pf_empty.PF_HALF                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|pf_empty.PF_INITB                        ; boy:boy|ppu:ppu|pf_empty.PF_INITB                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|reg_if[4]                                        ; boy:boy|reg_if[4]                                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|cpu:cpu|ex_state[1]                              ; boy:boy|cpu:cpu|ex_state[1]                                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|sound:sound|clk_div:frame_div|o                  ; boy:boy|sound:sound|clk_div:frame_div|o                                                       ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|h_pix_render[7]                          ; boy:boy|ppu:ppu|h_pix_render[7]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|h_pix_render[6]                          ; boy:boy|ppu:ppu|h_pix_render[6]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|h_pix_render[5]                          ; boy:boy|ppu:ppu|h_pix_render[5]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|h_pix_render[4]                          ; boy:boy|ppu:ppu|h_pix_render[4]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|h_pix_render[3]                          ; boy:boy|ppu:ppu|h_pix_render[3]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|pf_empty.PF_INITA                        ; boy:boy|ppu:ppu|pf_empty.PF_INITA                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; boy:boy|ppu:ppu|window_triggered                         ; boy:boy|ppu:ppu|window_triggered                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; boy:boy|ppu:ppu|obj_valid_list[3]                        ; boy:boy|ppu:ppu|obj_valid_list[3]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|ppu:ppu|oam_visible_count[0]                     ; boy:boy|ppu:ppu|oam_visible_count[0]                                                          ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|ppu:ppu|obj_valid_list[9]                        ; boy:boy|ppu:ppu|obj_valid_list[9]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|ppu:ppu|obj_valid_list[5]                        ; boy:boy|ppu:ppu|obj_valid_list[5]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|ppu:ppu|obj_valid_list[6]                        ; boy:boy|ppu:ppu|obj_valid_list[6]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|ppu:ppu|obj_valid_list[8]                        ; boy:boy|ppu:ppu|obj_valid_list[8]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|ppu:ppu|obj_valid_list[7]                        ; boy:boy|ppu:ppu|obj_valid_list[7]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|ppu:ppu|obj_valid_list[2]                        ; boy:boy|ppu:ppu|obj_valid_list[2]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2_keyboard:ps2_inst|r_ptr[1]                           ; ps2_keyboard:ps2_inst|r_ptr[1]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2_keyboard:ps2_inst|r_ptr[0]                           ; ps2_keyboard:ps2_inst|r_ptr[0]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2_keyboard:ps2_inst|r_ptr[2]                           ; ps2_keyboard:ps2_inst|r_ptr[2]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mbc5:mbc5|ram_en                                         ; mbc5:mbc5|ram_en                                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|sound:sound|sound_noise:sound_ch4|clk_div        ; boy:boy|sound:sound|sound_noise:sound_ch4|clk_div                                             ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|ppu:ppu|vram_addr_bg[0]                          ; boy:boy|ppu:ppu|vram_addr_bg[0]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|dma:dma|dma_wr                                   ; boy:boy|dma:dma|dma_wr                                                                        ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|dma:dma|dma_a[8]                                 ; boy:boy|dma:dma|dma_a[8]                                                                      ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|dma:dma|state.DMA_DELAY                          ; boy:boy|dma:dma|state.DMA_DELAY                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|brom_disable                                     ; boy:boy|brom_disable                                                                          ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|timer:timer|write_block                          ; boy:boy|timer:timer|write_block                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|timer:timer|int_tim_req                          ; boy:boy|timer:timer|int_tim_req                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|cpu:cpu|control:control|wake_by_int              ; boy:boy|cpu:cpu|control:control|wake_by_int                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|cpu:cpu|int_dispatch                             ; boy:boy|cpu:cpu|int_dispatch                                                                  ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|cpu:cpu|wr                                       ; boy:boy|cpu:cpu|wr                                                                            ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|cpu:cpu|alu_carry_out_ex                         ; boy:boy|cpu:cpu|alu_carry_out_ex                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|cpu:cpu|flags[0]                                 ; boy:boy|cpu:cpu|flags[0]                                                                      ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|ppu:ppu|int_vblank_req                           ; boy:boy|ppu:ppu|int_vblank_req                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|ppu:ppu|obj_valid_list[4]                        ; boy:boy|ppu:ppu|obj_valid_list[4]                                                             ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|dma:dma|cpu_mem_disable                          ; boy:boy|dma:dma|cpu_mem_disable                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; boy:boy|cpu:cpu|ct_state[1]                              ; boy:boy|cpu:cpu|ct_state[1]                                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; resetGen:rst_0|cnt[1]                                    ; resetGen:rst_0|cnt[1]                                                                         ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.597      ;
; 0.356 ; ps2_keyboard:ps2_inst|overflow                           ; ps2_keyboard:ps2_inst|overflow                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ps2_keyboard:ps2_inst|w_ptr[2]                           ; ps2_keyboard:ps2_inst|w_ptr[2]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ps2_keyboard:ps2_inst|w_ptr[1]                           ; ps2_keyboard:ps2_inst|w_ptr[1]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ps2_keyboard:ps2_inst|w_ptr[0]                           ; ps2_keyboard:ps2_inst|w_ptr[0]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ps2_keyboard:ps2_inst|buffer[8]                          ; ps2_keyboard:ps2_inst|buffer[8]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ps2_keyboard:ps2_inst|buffer[9]                          ; ps2_keyboard:ps2_inst|buffer[9]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ps2_keyboard:ps2_inst|buffer[7]                          ; ps2_keyboard:ps2_inst|buffer[7]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ps2_keyboard:ps2_inst|buffer[3]                          ; ps2_keyboard:ps2_inst|buffer[3]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ps2_keyboard:ps2_inst|buffer[5]                          ; ps2_keyboard:ps2_inst|buffer[5]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ps2_keyboard:ps2_inst|buffer[1]                          ; ps2_keyboard:ps2_inst|buffer[1]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ps2_keyboard:ps2_inst|buffer[6]                          ; ps2_keyboard:ps2_inst|buffer[6]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ps2_keyboard:ps2_inst|buffer[4]                          ; ps2_keyboard:ps2_inst|buffer[4]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ps2_keyboard:ps2_inst|buffer[2]                          ; ps2_keyboard:ps2_inst|buffer[2]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ps2_keyboard:ps2_inst|buffer[0]                          ; ps2_keyboard:ps2_inst|buffer[0]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ps2_keyboard:ps2_inst|count[1]                           ; ps2_keyboard:ps2_inst|count[1]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.597      ;
; 0.364 ; boy:boy|sound:sound|clk_div:freq_div|counter[0]          ; boy:boy|sound:sound|clk_div:freq_div|counter[0]                                               ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; boy:boy|cpu:cpu|ex_state[0]                              ; boy:boy|cpu:cpu|ex_state[0]                                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; boy:boy|ppu:ppu|r_state.S_OAMRDA                         ; boy:boy|ppu:ppu|r_state.S_OAMRDA                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; boy:boy|cpu:cpu|ct_state[0]                              ; boy:boy|cpu:cpu|ct_state[0]                                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; resetGen:rst_0|cnt[0]                                    ; resetGen:rst_0|cnt[0]                                                                         ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.608      ;
; 0.367 ; ps2_keyboard:ps2_inst|count[0]                           ; ps2_keyboard:ps2_inst|count[0]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.608      ;
; 0.385 ; boy:boy|ppu:ppu|h_count[8]                               ; boy:boy|ppu:ppu|h_count[8]                                                                    ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.629      ;
; 0.386 ; boy:boy|sound:sound|sound_noise:sound_ch4|clk_divider[4] ; boy:boy|sound:sound|sound_noise:sound_ch4|clk_divider[4]                                      ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.630      ;
; 0.387 ; resetGen:rst_0|cnt[0]                                    ; resetGen:rst_0|rst                                                                            ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; boy:boy|sound:sound|clk_div:freq_div|counter[1]          ; boy:boy|sound:sound|clk_div:freq_div|o                                                        ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.632      ;
; 0.398 ; ps2_keyboard:ps2_inst|overflow                           ; clrn                                                                                          ; clk_4        ; clk_4       ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; boy:boy|cpu:cpu|ex_state[0]                              ; boy:boy|cpu:cpu|ex_state[1]                                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.642      ;
; 0.399 ; boy:boy|sound:sound|clk_div:frame_div|counter[14]        ; boy:boy|sound:sound|clk_div:frame_div|counter[14]                                             ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.642      ;
; 0.403 ; boy:boy|ppu:ppu|reg_ly[1]                                ; boy:boy|ppu:ppu|reg_ly_last[1]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; boy:boy|ppu:ppu|reg_ly[6]                                ; boy:boy|ppu:ppu|reg_ly_last[6]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; resetGen:rst_0|cnt[1]                                    ; resetGen:rst_0|cnt[0]                                                                         ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; resetGen:rst_0|cnt[0]                                    ; resetGen:rst_0|cnt[1]                                                                         ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; boy:boy|sound:sound|clk_div:freq_div|counter[1]          ; boy:boy|sound:sound|clk_div:freq_div|counter[0]                                               ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.648      ;
; 0.405 ; boy:boy|ppu:ppu|reg_ly[2]                                ; boy:boy|ppu:ppu|reg_ly_last[2]                                                                ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; mbc5:mbc5|rom_bank[0]                                    ; Cart:Cart_rom|altsyncram:altsyncram_component|altsyncram_uaa1:auto_generated|address_reg_a[1] ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.649      ;
; 0.406 ; boy:boy|ppu:ppu|h_pix_output[7]                          ; boy:boy|ppu:ppu|h_pix_output[7]                                                               ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.650      ;
; 0.409 ; boy:boy|ppu:ppu|r_state.S_OFRD0A                         ; boy:boy|ppu:ppu|r_state.S_OFRD0B                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.074      ; 0.654      ;
; 0.412 ; boy:boy|ppu:ppu|v_count[7]                               ; boy:boy|ppu:ppu|v_count[7]                                                                    ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.656      ;
; 0.414 ; boy:boy|ppu:ppu|r_state.S_OAMRDB                         ; boy:boy|ppu:ppu|r_state.S_OFRD0A                                                              ; clk_4        ; clk_4       ; 0.000        ; 0.074      ; 0.659      ;
; 0.415 ; boy:boy|ppu:ppu|r_state.S_OFRD1B                         ; boy:boy|ppu:ppu|r_state.S_OWB                                                                 ; clk_4        ; clk_4       ; 0.000        ; 0.074      ; 0.660      ;
; 0.417 ; boy:boy|ppu:ppu|pf_data[45]                              ; boy:boy|ppu:ppu|pf_data[49]                                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.661      ;
; 0.418 ; boy:boy|ppu:ppu|r_state.00000                            ; boy:boy|ppu:ppu|reg_stat[1]                                                                   ; clk_4        ; clk_4       ; 0.000        ; 0.073      ; 0.662      ;
; 0.418 ; boy:boy|cpu:cpu|control:control|stop                     ; boy:boy|cpu:cpu|wake_delay                                                                    ; clk_4        ; clk_4       ; 0.000        ; 0.072      ; 0.661      ;
+-------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkGlb'                                                                                                                                                       ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; resetGen:pll|cnt[1]                                  ; resetGen:pll|cnt[1]                                  ; clkGlb       ; clkGlb      ; 0.000        ; 0.073      ; 0.597      ;
; 0.355 ; uart:uart_inst|receiver:uart_rx|sample[3]            ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_inst|receiver:uart_rx|sample[2]            ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_inst|receiver:uart_rx|sample[0]            ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_inst|receiver:uart_rx|sample[1]            ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 0.597      ;
; 0.364 ; resetGen:pll|cnt[0]                                  ; resetGen:pll|cnt[0]                                  ; clkGlb       ; clkGlb      ; 0.000        ; 0.073      ; 0.608      ;
; 0.366 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 0.608      ;
; 0.386 ; resetGen:pll|cnt[0]                                  ; resetGen:pll|rst                                     ; clkGlb       ; clkGlb      ; 0.000        ; 0.073      ; 0.630      ;
; 0.401 ; resetGen:pll|cnt[1]                                  ; resetGen:pll|cnt[0]                                  ; clkGlb       ; clkGlb      ; 0.000        ; 0.073      ; 0.645      ;
; 0.402 ; resetGen:pll|cnt[0]                                  ; resetGen:pll|cnt[1]                                  ; clkGlb       ; clkGlb      ; 0.000        ; 0.073      ; 0.646      ;
; 0.521 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 0.763      ;
; 0.522 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 0.764      ;
; 0.563 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 0.000        ; 0.072      ; 0.806      ;
; 0.569 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 0.811      ;
; 0.597 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 0.839      ;
; 0.614 ; resetGen:pll|cnt[1]                                  ; resetGen:pll|rst                                     ; clkGlb       ; clkGlb      ; 0.000        ; 0.073      ; 0.858      ;
; 0.621 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 0.863      ;
; 0.634 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 0.875      ;
; 0.635 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 0.876      ;
; 0.676 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 0.917      ;
; 0.741 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 0.982      ;
; 0.785 ; uart:uart_inst|receiver:uart_rx|sample[0]            ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.072      ; 1.028      ;
; 0.789 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 1.030      ;
; 0.850 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 1.091      ;
; 0.888 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.130      ;
; 0.908 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 1.119      ;
; 0.910 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 1.121      ;
; 0.910 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 1.121      ;
; 0.911 ; uart:uart_inst|receiver:uart_rx|sample[3]            ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.153      ;
; 0.914 ; uart:uart_inst|receiver:uart_rx|sample[3]            ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.156      ;
; 0.914 ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 1.155      ;
; 0.919 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.161      ;
; 0.921 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.163      ;
; 0.925 ; uart:uart_inst|receiver:uart_rx|sample[3]            ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.072      ; 1.168      ;
; 0.952 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.194      ;
; 0.956 ; uart:uart_inst|receiver:uart_rx|sample[0]            ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.198      ;
; 0.960 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 1.201      ;
; 0.970 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.212      ;
; 1.002 ; uart:uart_inst|receiver:uart_rx|sample[0]            ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.244      ;
; 1.065 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.307      ;
; 1.065 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.307      ;
; 1.083 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.325      ;
; 1.090 ; uart:uart_inst|receiver:uart_rx|sample[2]            ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.332      ;
; 1.111 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 1.322      ;
; 1.124 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.072      ; 1.367      ;
; 1.164 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.406      ;
; 1.164 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.406      ;
; 1.182 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.424      ;
; 1.188 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.430      ;
; 1.220 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.462      ;
; 1.247 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.069      ; 1.487      ;
; 1.251 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.069      ; 1.491      ;
; 1.256 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.069      ; 1.496      ;
; 1.273 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.515      ;
; 1.285 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 1.495      ;
; 1.286 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 1.496      ;
; 1.287 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 1.497      ;
; 1.296 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 1.537      ;
; 1.314 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.556      ;
; 1.320 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.562      ;
; 1.322 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.038      ; 1.531      ;
; 1.323 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.038      ; 1.532      ;
; 1.324 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.038      ; 1.533      ;
; 1.325 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.038      ; 1.534      ;
; 1.329 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.038      ; 1.538      ;
; 1.345 ; uart:uart_inst|receiver:uart_rx|sample[1]            ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 1.586      ;
; 1.367 ; uart:uart_inst|receiver:uart_rx|sample[1]            ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 1.608      ;
; 1.391 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.069      ; 1.631      ;
; 1.401 ; uart:uart_inst|receiver:uart_rx|sample[2]            ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.071      ; 1.643      ;
; 1.434 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.069      ; 1.674      ;
; 1.462 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 1.703      ;
; 1.465 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 1.706      ;
; 1.471 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.069      ; 1.711      ;
; 1.474 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.069      ; 1.714      ;
; 1.475 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.069      ; 1.715      ;
; 1.482 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.069      ; 1.722      ;
; 1.528 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.069      ; 1.768      ;
; 1.553 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.069      ; 1.793      ;
; 1.558 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.069      ; 1.798      ;
; 1.564 ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 0.000        ; 0.119      ; 1.854      ;
; 1.581 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 1.822      ;
; 1.590 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 1.831      ;
; 1.592 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 1.833      ;
; 1.596 ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 0.000        ; 0.119      ; 1.886      ;
; 1.602 ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 0.000        ; 0.119      ; 1.892      ;
; 1.618 ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 0.000        ; 0.119      ; 1.908      ;
; 1.630 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 1.871      ;
; 1.635 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.069      ; 1.875      ;
; 1.645 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.070      ; 1.886      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.623      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.632      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.636      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.636      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                               ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                               ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                        ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.650      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.653      ;
; 0.411 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.338      ; 0.950      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.653      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.656      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                          ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.663      ;
; 0.422 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.338      ; 0.961      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.666      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.666      ;
; 0.426 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.338      ; 0.965      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.428 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                                        ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.338      ; 0.967      ;
; 0.428 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|address_reg_b[2]                                                                                                                                                                                                          ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.671      ;
; 0.429 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.338      ; 0.968      ;
; 0.429 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a5~portb_address_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.333      ; 0.963      ;
; 0.431 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                          ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.673      ;
; 0.431 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|address_reg_b[2]                                                                                                                                                                                                          ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.674      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_15'                                                                               ;
+-------+-------------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-----------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; a_bclk            ; a_bclk          ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; a_state[1]        ; a_state[1]      ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; a_state[0]        ; a_state[0]      ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.608      ;
; 0.394 ; a_sr[23]          ; a_sr[24]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; a_sr[12]          ; a_sr[13]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; a_sr[13]          ; a_sr[14]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; a_sr[9]           ; a_sr[10]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; a_sr[8]           ; a_sr[9]         ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; a_sr[26]          ; a_sr[27]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; a_sr[22]          ; a_sr[23]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; a_sr[20]          ; a_sr[21]        ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; a_sr[28]          ; a_sr[29]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; a_sr[11]          ; a_sr[12]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; a_sr[16]          ; a_sr[17]        ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; a_sr[15]          ; a_sr[16]        ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; a_sr[6]           ; a_sr[7]         ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; a_sr[19]          ; a_sr[20]        ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; a_sr[17]          ; a_sr[18]        ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; a_sr[18]          ; a_sr[19]        ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.642      ;
; 0.414 ; a_state[0]        ; a_bclk          ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.657      ;
; 0.414 ; a_state[0]        ; a_state[1]      ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.657      ;
; 0.507 ; a_sr[25]          ; a_sr[26]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 0.751      ;
; 0.508 ; a_sr[10]          ; a_sr[11]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 0.752      ;
; 0.510 ; a_sr[29]          ; a_sr[30]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 0.754      ;
; 0.510 ; a_sr[24]          ; a_sr[25]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 0.754      ;
; 0.534 ; a_bitcounter[1]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.777      ;
; 0.559 ; boy:boy|right[10] ; a_sr[10]        ; clk_4        ; clk_15      ; 0.000        ; 0.163      ; 0.913      ;
; 0.585 ; a_bitcounter[3]   ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.828      ;
; 0.607 ; a_bitcounter[1]   ; a_bitcounter[1] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.850      ;
; 0.612 ; a_bitcounter[0]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.855      ;
; 0.623 ; a_sr[27]          ; a_sr[28]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 0.867      ;
; 0.632 ; a_bitcounter[0]   ; a_bitcounter[0] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.875      ;
; 0.636 ; boy:boy|right[8]  ; a_sr[8]         ; clk_4        ; clk_15      ; 0.000        ; 0.163      ; 0.990      ;
; 0.639 ; boy:boy|right[14] ; a_sr[14]        ; clk_4        ; clk_15      ; 0.000        ; 0.163      ; 0.993      ;
; 0.649 ; a_state[1]        ; a_bclk          ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.892      ;
; 0.673 ; boy:boy|right[11] ; a_sr[11]        ; clk_4        ; clk_15      ; 0.000        ; 0.163      ; 1.027      ;
; 0.677 ; boy:boy|right[9]  ; a_sr[9]         ; clk_4        ; clk_15      ; 0.000        ; 0.163      ; 1.031      ;
; 0.680 ; boy:boy|right[13] ; a_sr[13]        ; clk_4        ; clk_15      ; 0.000        ; 0.163      ; 1.034      ;
; 0.746 ; a_bitcounter[4]   ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.989      ;
; 0.749 ; a_bitcounter[2]   ; a_bitcounter[2] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.992      ;
; 0.773 ; boy:boy|right[12] ; a_sr[12]        ; clk_4        ; clk_15      ; 0.000        ; 0.163      ; 1.127      ;
; 0.831 ; boy:boy|left[12]  ; a_sr[28]        ; clk_4        ; clk_15      ; 0.000        ; 0.169      ; 1.191      ;
; 0.870 ; a_bitcounter[3]   ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.113      ;
; 0.888 ; boy:boy|left[13]  ; a_sr[29]        ; clk_4        ; clk_15      ; 0.000        ; 0.169      ; 1.248      ;
; 0.892 ; a_bitcounter[1]   ; a_bitcounter[2] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.135      ;
; 0.899 ; a_bitcounter[0]   ; a_bitcounter[1] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.142      ;
; 0.902 ; a_bitcounter[5]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.145      ;
; 0.903 ; boy:boy|left[10]  ; a_sr[26]        ; clk_4        ; clk_15      ; 0.000        ; 0.169      ; 1.263      ;
; 0.910 ; a_bitcounter[0]   ; a_bitcounter[2] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.153      ;
; 0.943 ; boy:boy|left[9]   ; a_sr[25]        ; clk_4        ; clk_15      ; 0.000        ; 0.169      ; 1.303      ;
; 0.955 ; a_bitcounter[3]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.198      ;
; 0.991 ; a_bitcounter[1]   ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.234      ;
; 1.002 ; a_bitcounter[1]   ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.245      ;
; 1.003 ; a_bitcounter[4]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.246      ;
; 1.009 ; a_bitcounter[0]   ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.252      ;
; 1.019 ; a_bitcounter[1]   ; a_sr[6]         ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.263      ;
; 1.020 ; a_bitcounter[0]   ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.263      ;
; 1.025 ; a_bitcounter[1]   ; a_sr[19]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.269      ;
; 1.026 ; a_bitcounter[1]   ; a_sr[17]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.270      ;
; 1.028 ; a_bitcounter[1]   ; a_sr[15]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.272      ;
; 1.031 ; a_bitcounter[1]   ; a_sr[16]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.275      ;
; 1.034 ; a_bitcounter[1]   ; a_sr[20]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.278      ;
; 1.034 ; a_bitcounter[2]   ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.277      ;
; 1.035 ; a_bitcounter[1]   ; a_sr[21]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.279      ;
; 1.036 ; a_bitcounter[1]   ; a_sr[18]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.280      ;
; 1.038 ; boy:boy|left[11]  ; a_sr[27]        ; clk_4        ; clk_15      ; 0.000        ; 0.169      ; 1.398      ;
; 1.043 ; boy:boy|left[8]   ; a_sr[24]        ; clk_4        ; clk_15      ; 0.000        ; 0.169      ; 1.403      ;
; 1.049 ; a_bitcounter[2]   ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.292      ;
; 1.052 ; boy:boy|left[6]   ; a_sr[22]        ; clk_4        ; clk_15      ; 0.000        ; 0.169      ; 1.412      ;
; 1.054 ; boy:boy|left[7]   ; a_sr[23]        ; clk_4        ; clk_15      ; 0.000        ; 0.169      ; 1.414      ;
; 1.054 ; a_bitcounter[0]   ; a_sr[31]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.298      ;
; 1.101 ; boy:boy|left[14]  ; a_sr[30]        ; clk_4        ; clk_15      ; 0.000        ; 0.169      ; 1.461      ;
; 1.111 ; a_sr[14]          ; a_sr[15]        ; clk_15       ; clk_15      ; 0.000        ; 0.070      ; 1.352      ;
; 1.115 ; a_bitcounter[1]   ; a_sr[31]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.359      ;
; 1.118 ; a_sr[30]          ; a_sr[31]        ; clk_15       ; clk_15      ; 0.000        ; 0.070      ; 1.359      ;
; 1.130 ; a_bitcounter[0]   ; a_sr[19]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.374      ;
; 1.131 ; a_bitcounter[0]   ; a_sr[17]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.375      ;
; 1.132 ; a_bitcounter[0]   ; a_sr[15]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.376      ;
; 1.135 ; a_bitcounter[0]   ; a_sr[16]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.379      ;
; 1.137 ; a_bitcounter[0]   ; a_sr[21]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.381      ;
; 1.137 ; a_bitcounter[0]   ; a_sr[20]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.381      ;
; 1.138 ; a_bitcounter[0]   ; a_sr[18]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.382      ;
; 1.151 ; a_sr[7]           ; a_sr[8]         ; clk_15       ; clk_15      ; 0.000        ; 0.117      ; 1.439      ;
; 1.166 ; a_bitcounter[0]   ; a_sr[6]         ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.410      ;
; 1.294 ; a_bitcounter[2]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.537      ;
; 1.300 ; boy:boy|right[6]  ; a_sr[6]         ; clk_4        ; clk_15      ; 0.000        ; 0.142      ; 1.633      ;
; 1.302 ; a_state[0]        ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.545      ;
; 1.302 ; a_state[0]        ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.545      ;
; 1.302 ; a_state[0]        ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.545      ;
; 1.302 ; a_state[0]        ; a_bitcounter[2] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.545      ;
; 1.302 ; a_state[0]        ; a_bitcounter[1] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.545      ;
; 1.302 ; a_state[0]        ; a_bitcounter[0] ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 1.545      ;
; 1.345 ; boy:boy|right[7]  ; a_sr[7]         ; clk_4        ; clk_15      ; 0.000        ; 0.139      ; 1.675      ;
; 1.515 ; a_sr[21]          ; a_sr[22]        ; clk_15       ; clk_15      ; 0.000        ; 0.117      ; 1.803      ;
; 1.528 ; a_bitcounter[1]   ; a_lrck          ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.772      ;
; 1.538 ; a_bitcounter[3]   ; a_sr[6]         ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.782      ;
; 1.549 ; a_bitcounter[3]   ; a_sr[21]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.793      ;
; 1.549 ; a_bitcounter[3]   ; a_sr[18]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.793      ;
; 1.550 ; a_bitcounter[3]   ; a_sr[20]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.794      ;
; 1.550 ; a_bitcounter[3]   ; a_sr[31]        ; clk_15       ; clk_15      ; 0.000        ; 0.073      ; 1.794      ;
+-------+-------------------+-----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_4'                                                                                                                                         ;
+---------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.454   ; PB                            ; PB_syn_t                                                       ; clk_15       ; clk_4       ; 20.000       ; 3.720      ; 5.285      ;
; 8.454   ; PB                            ; PB_syn                                                         ; clk_15       ; clk_4       ; 20.000       ; 3.720      ; 5.285      ;
; 192.246 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[1]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.079     ; 7.674      ;
; 192.246 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[0]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.079     ; 7.674      ;
; 192.251 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_bank[1]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.090     ; 7.658      ;
; 192.251 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_bank[0]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.090     ; 7.658      ;
; 192.569 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[3]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.069     ; 7.361      ;
; 192.569 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[2]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.069     ; 7.361      ;
; 192.569 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_en                                               ; clk_4        ; clk_4       ; 200.000      ; -0.069     ; 7.361      ;
; 193.856 ; resetGen:rst_0|rst            ; mbc5:mbc5|vb_wr_last                                           ; clk_4        ; clk_4       ; 200.000      ; -0.063     ; 6.080      ;
; 194.143 ; PB_syn                        ; mbc5:mbc5|rom_bank[1]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.100     ; 5.756      ;
; 194.143 ; PB_syn                        ; mbc5:mbc5|rom_bank[0]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.100     ; 5.756      ;
; 194.148 ; PB_syn                        ; mbc5:mbc5|ram_bank[1]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.111     ; 5.740      ;
; 194.148 ; PB_syn                        ; mbc5:mbc5|ram_bank[0]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.111     ; 5.740      ;
; 194.466 ; PB_syn                        ; mbc5:mbc5|rom_bank[3]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.090     ; 5.443      ;
; 194.466 ; PB_syn                        ; mbc5:mbc5|rom_bank[2]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.090     ; 5.443      ;
; 194.466 ; PB_syn                        ; mbc5:mbc5|ram_en                                               ; clk_4        ; clk_4       ; 200.000      ; -0.090     ; 5.443      ;
; 195.613 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[0]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.422     ; 3.964      ;
; 195.613 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[1]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.419     ; 3.967      ;
; 195.613 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[2]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.419     ; 3.967      ;
; 195.613 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[3]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.419     ; 3.967      ;
; 195.613 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[4]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.422     ; 3.964      ;
; 195.613 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[5]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.422     ; 3.964      ;
; 195.613 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[6]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.422     ; 3.964      ;
; 195.613 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[7]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.422     ; 3.964      ;
; 195.613 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[8]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.441     ; 3.945      ;
; 195.613 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[9]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.441     ; 3.945      ;
; 195.613 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[10]~_emulated ; clk_4        ; clk_4       ; 200.000      ; -0.441     ; 3.945      ;
; 195.753 ; PB_syn                        ; mbc5:mbc5|vb_wr_last                                           ; clk_4        ; clk_4       ; 200.000      ; -0.084     ; 4.162      ;
+---------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_15'                                                                             ;
+--------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+
; 13.569 ; resetGen:rst_0|rst ; a_state[0]      ; clk_4        ; clk_15      ; 20.000       ; -0.163     ; 6.267      ;
; 13.569 ; resetGen:rst_0|rst ; a_state[1]      ; clk_4        ; clk_15      ; 20.000       ; -0.163     ; 6.267      ;
; 13.569 ; resetGen:rst_0|rst ; a_bitcounter[0] ; clk_4        ; clk_15      ; 20.000       ; -0.163     ; 6.267      ;
; 13.569 ; resetGen:rst_0|rst ; a_bitcounter[1] ; clk_4        ; clk_15      ; 20.000       ; -0.163     ; 6.267      ;
; 13.569 ; resetGen:rst_0|rst ; a_bitcounter[2] ; clk_4        ; clk_15      ; 20.000       ; -0.163     ; 6.267      ;
; 13.569 ; resetGen:rst_0|rst ; a_bitcounter[3] ; clk_4        ; clk_15      ; 20.000       ; -0.163     ; 6.267      ;
; 13.569 ; resetGen:rst_0|rst ; a_bitcounter[4] ; clk_4        ; clk_15      ; 20.000       ; -0.163     ; 6.267      ;
; 13.569 ; resetGen:rst_0|rst ; a_bitcounter[5] ; clk_4        ; clk_15      ; 20.000       ; -0.163     ; 6.267      ;
; 15.466 ; PB_syn             ; a_state[0]      ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 4.349      ;
; 15.466 ; PB_syn             ; a_state[1]      ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 4.349      ;
; 15.466 ; PB_syn             ; a_bitcounter[0] ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 4.349      ;
; 15.466 ; PB_syn             ; a_bitcounter[1] ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 4.349      ;
; 15.466 ; PB_syn             ; a_bitcounter[2] ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 4.349      ;
; 15.466 ; PB_syn             ; a_bitcounter[3] ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 4.349      ;
; 15.466 ; PB_syn             ; a_bitcounter[4] ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 4.349      ;
; 15.466 ; PB_syn             ; a_bitcounter[5] ; clk_4        ; clk_15      ; 20.000       ; -0.184     ; 4.349      ;
+--------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_25M'                                                                                                                            ;
+--------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 31.408 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]      ; clk_4        ; clk_25M     ; 40.000       ; -0.171     ; 8.420      ;
; 31.408 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; clk_4        ; clk_25M     ; 40.000       ; -0.171     ; 8.420      ;
; 31.408 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; clk_4        ; clk_25M     ; 40.000       ; -0.171     ; 8.420      ;
; 31.408 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_grid     ; clk_4        ; clk_25M     ; 40.000       ; -0.171     ; 8.420      ;
; 31.408 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[0] ; clk_4        ; clk_25M     ; 40.000       ; -0.171     ; 8.420      ;
; 31.408 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[1] ; clk_4        ; clk_25M     ; 40.000       ; -0.171     ; 8.420      ;
; 31.408 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[2] ; clk_4        ; clk_25M     ; 40.000       ; -0.171     ; 8.420      ;
; 31.408 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3] ; clk_4        ; clk_25M     ; 40.000       ; -0.171     ; 8.420      ;
; 31.408 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[4] ; clk_4        ; clk_25M     ; 40.000       ; -0.171     ; 8.420      ;
; 31.408 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[5] ; clk_4        ; clk_25M     ; 40.000       ; -0.171     ; 8.420      ;
; 31.408 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[6] ; clk_4        ; clk_25M     ; 40.000       ; -0.171     ; 8.420      ;
; 31.408 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[7] ; clk_4        ; clk_25M     ; 40.000       ; -0.171     ; 8.420      ;
; 31.423 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs            ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.402      ;
; 31.429 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[0]    ; clk_4        ; clk_25M     ; 40.000       ; -0.176     ; 8.394      ;
; 31.429 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]    ; clk_4        ; clk_25M     ; 40.000       ; -0.176     ; 8.394      ;
; 31.429 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[2]    ; clk_4        ; clk_25M     ; 40.000       ; -0.176     ; 8.394      ;
; 31.429 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[6]    ; clk_4        ; clk_25M     ; 40.000       ; -0.176     ; 8.394      ;
; 31.429 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[9]    ; clk_4        ; clk_25M     ; 40.000       ; -0.176     ; 8.394      ;
; 31.429 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[5]    ; clk_4        ; clk_25M     ; 40.000       ; -0.176     ; 8.394      ;
; 31.429 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[8]    ; clk_4        ; clk_25M     ; 40.000       ; -0.176     ; 8.394      ;
; 31.429 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]    ; clk_4        ; clk_25M     ; 40.000       ; -0.176     ; 8.394      ;
; 31.429 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[4]    ; clk_4        ; clk_25M     ; 40.000       ; -0.176     ; 8.394      ;
; 31.429 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[7]    ; clk_4        ; clk_25M     ; 40.000       ; -0.176     ; 8.394      ;
; 31.429 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[10]   ; clk_4        ; clk_25M     ; 40.000       ; -0.176     ; 8.394      ;
; 31.455 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]    ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.370      ;
; 31.455 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]    ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.370      ;
; 31.455 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]    ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.370      ;
; 31.455 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]    ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.370      ;
; 31.455 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]    ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.370      ;
; 31.455 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]    ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.370      ;
; 31.455 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]    ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.370      ;
; 31.455 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]    ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.370      ;
; 31.455 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[9]    ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.370      ;
; 31.455 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[10]   ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.370      ;
; 31.455 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]    ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.370      ;
; 31.455 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|hs            ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.370      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0] ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[1] ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[2] ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[3] ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[4] ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[5] ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[6] ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.457 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[7] ; clk_4        ; clk_25M     ; 40.000       ; -0.175     ; 8.367      ;
; 31.517 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_pclk_last                        ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.308      ;
; 31.517 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_vs_last                          ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.308      ;
; 31.517 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]      ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.308      ;
; 31.517 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]      ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.308      ;
; 31.517 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; clk_4        ; clk_25M     ; 40.000       ; -0.174     ; 8.308      ;
; 33.305 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]      ; clk_4        ; clk_25M     ; 40.000       ; -0.192     ; 6.502      ;
; 33.305 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; clk_4        ; clk_25M     ; 40.000       ; -0.192     ; 6.502      ;
; 33.305 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; clk_4        ; clk_25M     ; 40.000       ; -0.192     ; 6.502      ;
; 33.305 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_grid     ; clk_4        ; clk_25M     ; 40.000       ; -0.192     ; 6.502      ;
; 33.305 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[0] ; clk_4        ; clk_25M     ; 40.000       ; -0.192     ; 6.502      ;
; 33.305 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[1] ; clk_4        ; clk_25M     ; 40.000       ; -0.192     ; 6.502      ;
; 33.305 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[2] ; clk_4        ; clk_25M     ; 40.000       ; -0.192     ; 6.502      ;
; 33.305 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3] ; clk_4        ; clk_25M     ; 40.000       ; -0.192     ; 6.502      ;
; 33.305 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[4] ; clk_4        ; clk_25M     ; 40.000       ; -0.192     ; 6.502      ;
; 33.305 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[5] ; clk_4        ; clk_25M     ; 40.000       ; -0.192     ; 6.502      ;
; 33.305 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[6] ; clk_4        ; clk_25M     ; 40.000       ; -0.192     ; 6.502      ;
; 33.305 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[7] ; clk_4        ; clk_25M     ; 40.000       ; -0.192     ; 6.502      ;
; 33.320 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs            ; clk_4        ; clk_25M     ; 40.000       ; -0.195     ; 6.484      ;
; 33.326 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[0]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 6.476      ;
; 33.326 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 6.476      ;
; 33.326 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[2]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 6.476      ;
; 33.326 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[6]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 6.476      ;
; 33.326 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[9]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 6.476      ;
; 33.326 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[5]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 6.476      ;
; 33.326 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[8]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 6.476      ;
; 33.326 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 6.476      ;
; 33.326 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[4]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 6.476      ;
; 33.326 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[7]    ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 6.476      ;
; 33.326 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[10]   ; clk_4        ; clk_25M     ; 40.000       ; -0.197     ; 6.476      ;
; 33.352 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]    ; clk_4        ; clk_25M     ; 40.000       ; -0.195     ; 6.452      ;
; 33.352 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]    ; clk_4        ; clk_25M     ; 40.000       ; -0.195     ; 6.452      ;
; 33.352 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]    ; clk_4        ; clk_25M     ; 40.000       ; -0.195     ; 6.452      ;
; 33.352 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]    ; clk_4        ; clk_25M     ; 40.000       ; -0.195     ; 6.452      ;
; 33.352 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]    ; clk_4        ; clk_25M     ; 40.000       ; -0.195     ; 6.452      ;
; 33.352 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]    ; clk_4        ; clk_25M     ; 40.000       ; -0.195     ; 6.452      ;
; 33.352 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]    ; clk_4        ; clk_25M     ; 40.000       ; -0.195     ; 6.452      ;
; 33.352 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]    ; clk_4        ; clk_25M     ; 40.000       ; -0.195     ; 6.452      ;
; 33.352 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[9]    ; clk_4        ; clk_25M     ; 40.000       ; -0.195     ; 6.452      ;
; 33.352 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[10]   ; clk_4        ; clk_25M     ; 40.000       ; -0.195     ; 6.452      ;
; 33.352 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]    ; clk_4        ; clk_25M     ; 40.000       ; -0.195     ; 6.452      ;
; 33.352 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|hs            ; clk_4        ; clk_25M     ; 40.000       ; -0.195     ; 6.452      ;
+--------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.611      ;
; 96.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.574      ;
; 96.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.574      ;
; 96.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.574      ;
; 96.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.574      ;
; 96.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.574      ;
; 96.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.574      ;
; 96.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.574      ;
; 96.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.454      ;
; 96.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.454      ;
; 96.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.454      ;
; 96.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.454      ;
; 96.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.454      ;
; 96.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.454      ;
; 96.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.454      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 3.159      ;
; 96.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.205      ;
; 96.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.205      ;
; 96.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.205      ;
; 96.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.205      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.082      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.082      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.082      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.082      ;
; 96.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.023      ;
; 96.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.023      ;
; 96.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.023      ;
; 97.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.900      ;
; 97.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.900      ;
; 97.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.900      ;
; 97.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.711      ;
; 97.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.711      ;
; 97.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.711      ;
; 97.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.711      ;
; 97.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.711      ;
; 97.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.711      ;
; 97.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.711      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.497      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.497      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.497      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.497      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.497      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.497      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.497      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.497      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.497      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.497      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.497      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.497      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.497      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.497      ;
; 97.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.554      ;
; 97.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.554      ;
; 97.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.554      ;
; 97.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.554      ;
; 97.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.554      ;
; 97.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.554      ;
; 97.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.554      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.427      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.427      ;
; 97.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.391      ;
; 97.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.391      ;
; 97.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.391      ;
; 97.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.391      ;
; 97.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.391      ;
; 97.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.391      ;
; 97.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.391      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.391      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.391      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.391      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.174      ;
; 0.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.174      ;
; 0.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.174      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.363      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.363      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.363      ;
; 1.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.566      ;
; 1.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.620      ;
; 1.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.620      ;
; 1.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.620      ;
; 1.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.631      ;
; 1.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.631      ;
; 1.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.631      ;
; 1.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.631      ;
; 1.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.631      ;
; 1.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.631      ;
; 1.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.631      ;
; 1.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.631      ;
; 1.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.633      ;
; 1.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.633      ;
; 1.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.633      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.658      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.658      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.658      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.658      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.893      ;
; 1.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.937      ;
; 1.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.937      ;
; 1.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.086      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.070      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.062      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.062      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.062      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.062      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.062      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.062      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.062      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.062      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.062      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.062      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.062      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.062      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.062      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.062      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.062      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.065      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.065      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.065      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.065      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.065      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.065      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.065      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.065      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.065      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.081      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.081      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.083      ;
; 1.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.086      ;
; 1.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.086      ;
; 1.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.086      ;
; 1.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.086      ;
; 1.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.086      ;
; 1.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.086      ;
; 1.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.086      ;
; 1.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.086      ;
; 1.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.097      ;
; 1.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.097      ;
; 1.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.097      ;
; 1.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.097      ;
; 1.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.097      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_4'                                                                                                                                        ;
+-------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.396 ; PB_syn                        ; mbc5:mbc5|vb_wr_last                                           ; clk_4        ; clk_4       ; 0.000        ; 0.103      ; 3.670      ;
; 3.817 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[0]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.221     ; 3.767      ;
; 3.817 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[1]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.218     ; 3.770      ;
; 3.817 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[2]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.218     ; 3.770      ;
; 3.817 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[3]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.218     ; 3.770      ;
; 3.817 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[4]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.221     ; 3.767      ;
; 3.817 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[5]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.221     ; 3.767      ;
; 3.817 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[6]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.221     ; 3.767      ;
; 3.817 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[7]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.221     ; 3.767      ;
; 3.819 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[8]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.241     ; 3.749      ;
; 3.819 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[9]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.241     ; 3.749      ;
; 3.819 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[10]~_emulated ; clk_4        ; clk_4       ; 0.000        ; -0.241     ; 3.749      ;
; 4.674 ; PB_syn                        ; mbc5:mbc5|rom_bank[3]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.096      ; 4.941      ;
; 4.674 ; PB_syn                        ; mbc5:mbc5|rom_bank[2]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.096      ; 4.941      ;
; 4.674 ; PB_syn                        ; mbc5:mbc5|ram_en                                               ; clk_4        ; clk_4       ; 0.000        ; 0.096      ; 4.941      ;
; 4.936 ; PB_syn                        ; mbc5:mbc5|ram_bank[1]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.074      ; 5.181      ;
; 4.936 ; PB_syn                        ; mbc5:mbc5|ram_bank[0]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.074      ; 5.181      ;
; 4.949 ; PB_syn                        ; mbc5:mbc5|rom_bank[1]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.086      ; 5.206      ;
; 4.949 ; PB_syn                        ; mbc5:mbc5|rom_bank[0]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.086      ; 5.206      ;
; 5.446 ; resetGen:rst_0|rst            ; mbc5:mbc5|vb_wr_last                                           ; clk_4        ; clk_4       ; 0.000        ; 0.124      ; 5.741      ;
; 5.774 ; PB                            ; PB_syn_t                                                       ; clk_15       ; clk_4       ; 0.000        ; 3.893      ; 4.838      ;
; 5.774 ; PB                            ; PB_syn                                                         ; clk_15       ; clk_4       ; 0.000        ; 3.893      ; 4.838      ;
; 6.724 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[3]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.117      ; 7.012      ;
; 6.724 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[2]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.117      ; 7.012      ;
; 6.724 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_en                                               ; clk_4        ; clk_4       ; 0.000        ; 0.117      ; 7.012      ;
; 6.986 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_bank[1]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.095      ; 7.252      ;
; 6.986 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_bank[0]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.095      ; 7.252      ;
; 6.999 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[1]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.107      ; 7.277      ;
; 6.999 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[0]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.107      ; 7.277      ;
+-------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_15'                                                                             ;
+-------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+
; 3.483 ; PB_syn             ; a_state[0]      ; clk_4        ; clk_15      ; 0.000        ; 0.162      ; 3.836      ;
; 3.483 ; PB_syn             ; a_state[1]      ; clk_4        ; clk_15      ; 0.000        ; 0.162      ; 3.836      ;
; 3.483 ; PB_syn             ; a_bitcounter[0] ; clk_4        ; clk_15      ; 0.000        ; 0.162      ; 3.836      ;
; 3.483 ; PB_syn             ; a_bitcounter[1] ; clk_4        ; clk_15      ; 0.000        ; 0.162      ; 3.836      ;
; 3.483 ; PB_syn             ; a_bitcounter[2] ; clk_4        ; clk_15      ; 0.000        ; 0.162      ; 3.836      ;
; 3.483 ; PB_syn             ; a_bitcounter[3] ; clk_4        ; clk_15      ; 0.000        ; 0.162      ; 3.836      ;
; 3.483 ; PB_syn             ; a_bitcounter[4] ; clk_4        ; clk_15      ; 0.000        ; 0.162      ; 3.836      ;
; 3.483 ; PB_syn             ; a_bitcounter[5] ; clk_4        ; clk_15      ; 0.000        ; 0.162      ; 3.836      ;
; 5.533 ; resetGen:rst_0|rst ; a_state[0]      ; clk_4        ; clk_15      ; 0.000        ; 0.183      ; 5.907      ;
; 5.533 ; resetGen:rst_0|rst ; a_state[1]      ; clk_4        ; clk_15      ; 0.000        ; 0.183      ; 5.907      ;
; 5.533 ; resetGen:rst_0|rst ; a_bitcounter[0] ; clk_4        ; clk_15      ; 0.000        ; 0.183      ; 5.907      ;
; 5.533 ; resetGen:rst_0|rst ; a_bitcounter[1] ; clk_4        ; clk_15      ; 0.000        ; 0.183      ; 5.907      ;
; 5.533 ; resetGen:rst_0|rst ; a_bitcounter[2] ; clk_4        ; clk_15      ; 0.000        ; 0.183      ; 5.907      ;
; 5.533 ; resetGen:rst_0|rst ; a_bitcounter[3] ; clk_4        ; clk_15      ; 0.000        ; 0.183      ; 5.907      ;
; 5.533 ; resetGen:rst_0|rst ; a_bitcounter[4] ; clk_4        ; clk_15      ; 0.000        ; 0.183      ; 5.907      ;
; 5.533 ; resetGen:rst_0|rst ; a_bitcounter[5] ; clk_4        ; clk_15      ; 0.000        ; 0.183      ; 5.907      ;
+-------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_25M'                                                                                                                            ;
+-------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.492 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_pclk_last                        ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.833      ;
; 5.492 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_vs_last                          ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.833      ;
; 5.492 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]      ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.833      ;
; 5.492 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]      ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.833      ;
; 5.492 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.833      ;
; 5.569 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.910      ;
; 5.569 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.910      ;
; 5.569 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.910      ;
; 5.569 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.910      ;
; 5.569 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.910      ;
; 5.569 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.910      ;
; 5.569 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.910      ;
; 5.569 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.910      ;
; 5.569 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.910      ;
; 5.569 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.910      ;
; 5.569 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.910      ;
; 5.569 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.910      ;
; 5.569 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.910      ;
; 5.569 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.910      ;
; 5.569 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.910      ;
; 5.571 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0] ; clk_4        ; clk_25M     ; 0.000        ; 0.149      ; 5.911      ;
; 5.571 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[1] ; clk_4        ; clk_25M     ; 0.000        ; 0.149      ; 5.911      ;
; 5.571 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[2] ; clk_4        ; clk_25M     ; 0.000        ; 0.149      ; 5.911      ;
; 5.571 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[3] ; clk_4        ; clk_25M     ; 0.000        ; 0.149      ; 5.911      ;
; 5.571 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[4] ; clk_4        ; clk_25M     ; 0.000        ; 0.149      ; 5.911      ;
; 5.571 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[5] ; clk_4        ; clk_25M     ; 0.000        ; 0.149      ; 5.911      ;
; 5.571 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[6] ; clk_4        ; clk_25M     ; 0.000        ; 0.149      ; 5.911      ;
; 5.571 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[7] ; clk_4        ; clk_25M     ; 0.000        ; 0.149      ; 5.911      ;
; 5.575 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]    ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.916      ;
; 5.575 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]    ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.916      ;
; 5.575 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]    ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.916      ;
; 5.575 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]    ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.916      ;
; 5.575 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]    ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.916      ;
; 5.575 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]    ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.916      ;
; 5.575 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]    ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.916      ;
; 5.575 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]    ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.916      ;
; 5.575 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[9]    ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.916      ;
; 5.575 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[10]   ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.916      ;
; 5.575 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]    ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.916      ;
; 5.575 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|hs            ; clk_4        ; clk_25M     ; 0.000        ; 0.150      ; 5.916      ;
; 5.600 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[0]    ; clk_4        ; clk_25M     ; 0.000        ; 0.148      ; 5.939      ;
; 5.600 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]    ; clk_4        ; clk_25M     ; 0.000        ; 0.148      ; 5.939      ;
; 5.600 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[2]    ; clk_4        ; clk_25M     ; 0.000        ; 0.148      ; 5.939      ;
; 5.600 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[6]    ; clk_4        ; clk_25M     ; 0.000        ; 0.148      ; 5.939      ;
; 5.600 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[9]    ; clk_4        ; clk_25M     ; 0.000        ; 0.148      ; 5.939      ;
; 5.600 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[5]    ; clk_4        ; clk_25M     ; 0.000        ; 0.148      ; 5.939      ;
; 5.600 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[8]    ; clk_4        ; clk_25M     ; 0.000        ; 0.148      ; 5.939      ;
; 5.600 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]    ; clk_4        ; clk_25M     ; 0.000        ; 0.148      ; 5.939      ;
; 5.600 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[4]    ; clk_4        ; clk_25M     ; 0.000        ; 0.148      ; 5.939      ;
; 5.600 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[7]    ; clk_4        ; clk_25M     ; 0.000        ; 0.148      ; 5.939      ;
; 5.600 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[10]   ; clk_4        ; clk_25M     ; 0.000        ; 0.148      ; 5.939      ;
; 5.607 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs            ; clk_4        ; clk_25M     ; 0.000        ; 0.151      ; 5.949      ;
; 5.614 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]      ; clk_4        ; clk_25M     ; 0.000        ; 0.153      ; 5.958      ;
; 5.614 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; clk_4        ; clk_25M     ; 0.000        ; 0.153      ; 5.958      ;
; 5.614 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; clk_4        ; clk_25M     ; 0.000        ; 0.153      ; 5.958      ;
; 5.614 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_grid     ; clk_4        ; clk_25M     ; 0.000        ; 0.153      ; 5.958      ;
; 5.614 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[0] ; clk_4        ; clk_25M     ; 0.000        ; 0.153      ; 5.958      ;
; 5.614 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[1] ; clk_4        ; clk_25M     ; 0.000        ; 0.153      ; 5.958      ;
; 5.614 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[2] ; clk_4        ; clk_25M     ; 0.000        ; 0.153      ; 5.958      ;
; 5.614 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3] ; clk_4        ; clk_25M     ; 0.000        ; 0.153      ; 5.958      ;
; 5.614 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[4] ; clk_4        ; clk_25M     ; 0.000        ; 0.153      ; 5.958      ;
; 5.614 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[5] ; clk_4        ; clk_25M     ; 0.000        ; 0.153      ; 5.958      ;
; 5.614 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[6] ; clk_4        ; clk_25M     ; 0.000        ; 0.153      ; 5.958      ;
; 5.614 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[7] ; clk_4        ; clk_25M     ; 0.000        ; 0.153      ; 5.958      ;
; 7.542 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_pclk_last                        ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.904      ;
; 7.542 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_vs_last                          ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.904      ;
; 7.542 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]      ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.904      ;
; 7.542 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]      ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.904      ;
; 7.542 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.904      ;
; 7.619 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.981      ;
; 7.619 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.981      ;
; 7.619 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.981      ;
; 7.619 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.981      ;
; 7.619 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.981      ;
; 7.619 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.981      ;
; 7.619 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.981      ;
; 7.619 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.981      ;
; 7.619 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.981      ;
; 7.619 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.981      ;
; 7.619 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.981      ;
; 7.619 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.981      ;
; 7.619 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.981      ;
; 7.619 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.981      ;
; 7.619 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.981      ;
; 7.621 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0] ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 7.982      ;
; 7.621 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[1] ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 7.982      ;
; 7.621 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[2] ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 7.982      ;
; 7.621 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[3] ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 7.982      ;
; 7.621 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[4] ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 7.982      ;
; 7.621 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[5] ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 7.982      ;
; 7.621 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[6] ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 7.982      ;
; 7.621 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[7] ; clk_4        ; clk_25M     ; 0.000        ; 0.170      ; 7.982      ;
; 7.625 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]    ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.987      ;
; 7.625 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]    ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.987      ;
; 7.625 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]    ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.987      ;
; 7.625 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]    ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.987      ;
; 7.625 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]    ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.987      ;
; 7.625 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]    ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.987      ;
; 7.625 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]    ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.987      ;
; 7.625 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]    ; clk_4        ; clk_25M     ; 0.000        ; 0.171      ; 7.987      ;
+-------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 214.554 ns




+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_15              ; 3.697  ; 0.000         ;
; clk_4               ; 6.606  ; 0.000         ;
; clkGlb              ; 7.489  ; 0.000         ;
; clk_25M             ; 18.855 ; 0.000         ;
; altera_reserved_tck ; 46.172 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_25M             ; -0.181 ; -0.181        ;
; altera_reserved_tck ; 0.178  ; 0.000         ;
; clk_4               ; 0.179  ; 0.000         ;
; clkGlb              ; 0.181  ; 0.000         ;
; clk_15              ; 0.181  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_4               ; 8.780  ; 0.000         ;
; clk_15              ; 16.340 ; 0.000         ;
; clk_25M             ; 35.070 ; 0.000         ;
; altera_reserved_tck ; 97.770 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.506 ; 0.000         ;
; clk_4               ; 1.800 ; 0.000         ;
; clk_15              ; 1.834 ; 0.000         ;
; clk_25M             ; 2.913 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clkGlb              ; 9.439  ; 0.000             ;
; clk_25M             ; 19.751 ; 0.000             ;
; clk_15              ; 29.781 ; 0.000             ;
; altera_reserved_tck ; 49.283 ; 0.000             ;
; clk_4               ; 99.750 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_15'                                                                 ;
+-------+--------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------+--------------+-------------+--------------+------------+------------+
; 3.697 ; keycode_1[6] ; HEX3[2] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 3.923      ;
; 3.702 ; keycode_1[5] ; HEX3[2] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 3.918      ;
; 3.779 ; keycode_1[7] ; HEX3[2] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 3.841      ;
; 3.877 ; keycode_1[4] ; HEX3[2] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 3.743      ;
; 3.878 ; keycode_0[0] ; HEX0[1] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 3.734      ;
; 3.879 ; keycode_0[1] ; HEX0[1] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 3.733      ;
; 3.953 ; keycode_0[3] ; HEX0[1] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 3.659      ;
; 3.997 ; keycode_0[0] ; HEX0[5] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 3.615      ;
; 3.998 ; keycode_0[4] ; HEX1[5] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 3.594      ;
; 3.998 ; keycode_0[1] ; HEX0[5] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 3.614      ;
; 4.013 ; keycode_0[7] ; HEX1[5] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 3.579      ;
; 4.049 ; keycode_0[2] ; HEX0[1] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 3.563      ;
; 4.072 ; keycode_0[3] ; HEX0[5] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 3.540      ;
; 4.072 ; keycode_0[5] ; HEX1[5] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 3.520      ;
; 4.156 ; keycode_0[6] ; HEX1[5] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 3.436      ;
; 4.161 ; vb_key[4]    ; HEX5[1] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 3.457      ;
; 4.168 ; keycode_0[2] ; HEX0[5] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 3.444      ;
; 4.182 ; keycode_0[6] ; HEX1[6] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 3.410      ;
; 4.186 ; vb_key[7]    ; HEX5[1] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 3.432      ;
; 4.214 ; keycode_0[4] ; HEX1[6] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 3.378      ;
; 4.239 ; vb_key[5]    ; HEX5[1] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 3.379      ;
; 4.268 ; keycode_0[5] ; HEX1[6] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 3.324      ;
; 4.347 ; keycode_0[7] ; HEX1[6] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 3.245      ;
; 4.354 ; vb_key[6]    ; HEX5[1] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 3.264      ;
; 4.465 ; keycode_0[0] ; HEX0[3] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 3.147      ;
; 4.472 ; keycode_0[3] ; HEX0[3] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 3.140      ;
; 4.548 ; keycode_0[1] ; HEX0[3] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 3.064      ;
; 4.577 ; keycode_0[3] ; HEX0[0] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 3.035      ;
; 4.582 ; keycode_1[5] ; HEX3[5] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 3.038      ;
; 4.585 ; keycode_0[0] ; HEX0[0] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 3.027      ;
; 4.608 ; keycode_0[0] ; HEX0[4] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 3.004      ;
; 4.626 ; keycode_0[2] ; HEX0[3] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 2.986      ;
; 4.627 ; keycode_1[6] ; HEX3[5] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.993      ;
; 4.631 ; keycode_1[5] ; HEX3[1] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.989      ;
; 4.634 ; keycode_1[5] ; HEX3[6] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.986      ;
; 4.634 ; keycode_1[7] ; HEX3[5] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.986      ;
; 4.638 ; keycode_0[3] ; HEX0[2] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 2.974      ;
; 4.647 ; keycode_1[6] ; HEX3[1] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.973      ;
; 4.650 ; keycode_1[7] ; HEX3[1] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.970      ;
; 4.653 ; keycode_1[5] ; HEX3[0] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.967      ;
; 4.660 ; keycode_1[5] ; HEX3[4] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.960      ;
; 4.660 ; keycode_1[7] ; HEX3[6] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.960      ;
; 4.661 ; keycode_1[5] ; HEX3[3] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.959      ;
; 4.662 ; keycode_1[7] ; HEX3[4] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.958      ;
; 4.663 ; keycode_0[3] ; HEX0[4] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 2.949      ;
; 4.669 ; keycode_1[6] ; HEX3[6] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.951      ;
; 4.670 ; keycode_0[1] ; HEX0[0] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 2.942      ;
; 4.685 ; keycode_0[0] ; HEX0[2] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 2.927      ;
; 4.695 ; vb_key[6]    ; HEX5[6] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 2.923      ;
; 4.700 ; keycode_1[7] ; HEX3[3] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.920      ;
; 4.703 ; vb_key[6]    ; HEX5[3] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 2.915      ;
; 4.708 ; keycode_1[4] ; HEX3[3] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.912      ;
; 4.711 ; keycode_0[1] ; HEX0[2] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 2.901      ;
; 4.721 ; keycode_1[6] ; HEX3[4] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.899      ;
; 4.733 ; vb_key[6]    ; HEX5[4] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 2.885      ;
; 4.749 ; keycode_0[2] ; HEX0[0] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 2.863      ;
; 4.766 ; keycode_0[4] ; HEX1[4] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 2.826      ;
; 4.791 ; keycode_0[2] ; HEX0[2] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 2.821      ;
; 4.791 ; keycode_1[4] ; HEX3[0] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.829      ;
; 4.792 ; vb_key[4]    ; HEX5[3] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 2.826      ;
; 4.799 ; keycode_0[3] ; HEX0[6] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 2.813      ;
; 4.800 ; keycode_0[7] ; HEX1[4] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 2.792      ;
; 4.801 ; keycode_0[0] ; HEX0[6] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 2.811      ;
; 4.803 ; keycode_0[5] ; HEX1[4] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 2.789      ;
; 4.804 ; vb_key[6]    ; HEX5[5] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 2.814      ;
; 4.811 ; vb_key[4]    ; HEX5[6] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 2.807      ;
; 4.815 ; keycode_0[4] ; HEX1[0] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 2.777      ;
; 4.815 ; keycode_0[1] ; HEX0[4] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 2.797      ;
; 4.817 ; keycode_0[7] ; HEX1[0] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 2.775      ;
; 4.819 ; keycode_0[1] ; HEX0[6] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 2.793      ;
; 4.822 ; vb_key[4]    ; HEX5[4] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 2.796      ;
; 4.829 ; vb_key[3]    ; HEX4[1] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.791      ;
; 4.833 ; keycode_0[2] ; HEX0[4] ; clk_4        ; clk_15      ; 20.000       ; -2.368     ; 2.779      ;
; 4.844 ; vb_key[2]    ; HEX4[1] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.776      ;
; 4.849 ; keycode_1[6] ; HEX3[3] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.771      ;
; 4.856 ; keycode_1[4] ; HEX3[4] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.764      ;
; 4.857 ; vb_key[7]    ; HEX5[3] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 2.761      ;
; 4.858 ; vb_key[3]    ; HEX4[2] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.762      ;
; 4.858 ; keycode_1[4] ; HEX3[5] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.762      ;
; 4.859 ; vb_key[7]    ; HEX5[6] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 2.759      ;
; 4.870 ; vb_key[5]    ; HEX5[3] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 2.748      ;
; 4.872 ; vb_key[5]    ; HEX5[6] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 2.746      ;
; 4.874 ; vb_key[4]    ; HEX5[5] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 2.744      ;
; 4.875 ; vb_key[2]    ; HEX4[2] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.745      ;
; 4.876 ; keycode_0[7] ; HEX1[2] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 2.716      ;
; 4.893 ; vb_key[3]    ; HEX4[0] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.727      ;
; 4.898 ; keycode_0[5] ; HEX1[0] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 2.694      ;
; 4.899 ; vb_key[3]    ; HEX4[3] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.721      ;
; 4.904 ; keycode_1[4] ; HEX3[6] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.716      ;
; 4.905 ; vb_key[0]    ; HEX4[3] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.715      ;
; 4.907 ; keycode_1[4] ; HEX3[1] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.713      ;
; 4.909 ; keycode_0[6] ; HEX1[4] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 2.683      ;
; 4.917 ; vb_key[0]    ; HEX4[0] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.703      ;
; 4.919 ; keycode_1[6] ; HEX3[0] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.701      ;
; 4.923 ; keycode_0[4] ; HEX1[2] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 2.669      ;
; 4.930 ; vb_key[1]    ; HEX4[1] ; clk_4        ; clk_15      ; 20.000       ; -2.360     ; 2.690      ;
; 4.935 ; keycode_0[5] ; HEX1[2] ; clk_4        ; clk_15      ; 20.000       ; -2.388     ; 2.657      ;
; 4.939 ; vb_key[7]    ; HEX5[4] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 2.679      ;
; 4.939 ; vb_key[7]    ; HEX5[5] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 2.679      ;
; 4.951 ; vb_key[5]    ; HEX5[5] ; clk_4        ; clk_15      ; 20.000       ; -2.362     ; 2.667      ;
+-------+--------------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_4'                                                                                       ;
+-------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 6.606 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[2] ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.673      ;
; 6.623 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[2] ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.656      ;
; 6.750 ; SW[1]     ; boy:boy|cpu:cpu|opcode[7]       ; clk_15       ; clk_4       ; 20.000       ; 2.270      ; 5.527      ;
; 6.754 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[1] ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.525      ;
; 6.771 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[1] ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.508      ;
; 6.793 ; SW[2]     ; boy:boy|cpu:cpu|cb[2]           ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.486      ;
; 6.807 ; SW[2]     ; boy:boy|cpu:cpu|opcode[7]       ; clk_15       ; clk_4       ; 20.000       ; 2.270      ; 5.470      ;
; 6.810 ; SW[1]     ; boy:boy|cpu:cpu|cb[2]           ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.469      ;
; 6.835 ; SW[2]     ; boy:boy|cpu:cpu|cb[1]           ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.444      ;
; 6.852 ; SW[1]     ; boy:boy|cpu:cpu|cb[1]           ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.427      ;
; 6.876 ; SW[1]     ; boy:boy|cpu:cpu|opcode[3]       ; clk_15       ; clk_4       ; 20.000       ; 2.274      ; 5.405      ;
; 6.883 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[15]     ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.397      ;
; 6.888 ; SW[2]     ; boy:boy|cpu:cpu|opcode[3]       ; clk_15       ; clk_4       ; 20.000       ; 2.274      ; 5.393      ;
; 6.910 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[10]     ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.370      ;
; 6.916 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[2]      ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.364      ;
; 6.920 ; SW[2]     ; boy:boy|cpu:cpu|opcode[2]       ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.359      ;
; 6.927 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[1]      ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.353      ;
; 6.927 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[10]     ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.353      ;
; 6.933 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[2]      ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.347      ;
; 6.937 ; SW[1]     ; boy:boy|cpu:cpu|opcode[2]       ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.342      ;
; 6.938 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[7]      ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.341      ;
; 6.939 ; SW[1]     ; boy:boy|cpu:cpu|opcode[5]       ; clk_15       ; clk_4       ; 20.000       ; 2.271      ; 5.339      ;
; 6.940 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[15]     ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.340      ;
; 6.944 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[1]      ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.336      ;
; 6.976 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[11]     ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.304      ;
; 6.988 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[11]     ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.292      ;
; 6.991 ; SW[2]     ; boy:boy|cpu:cpu|opcode[1]       ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.288      ;
; 6.995 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[7]      ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.284      ;
; 6.996 ; SW[2]     ; boy:boy|cpu:cpu|opcode[5]       ; clk_15       ; clk_4       ; 20.000       ; 2.271      ; 5.282      ;
; 7.005 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[7] ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.274      ;
; 7.008 ; SW[1]     ; boy:boy|cpu:cpu|opcode[1]       ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.271      ;
; 7.062 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[7] ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.217      ;
; 7.069 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[13]     ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.211      ;
; 7.071 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[5]      ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.209      ;
; 7.075 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[9]      ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.205      ;
; 7.092 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[9]      ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.188      ;
; 7.097 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[14]     ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.183      ;
; 7.099 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[6]      ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.181      ;
; 7.111 ; SW[1]     ; boy:boy|cpu:cpu|imm_reg[3]      ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.169      ;
; 7.112 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[5] ; clk_15       ; clk_4       ; 20.000       ; 2.271      ; 5.166      ;
; 7.117 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[14]     ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.163      ;
; 7.119 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[6]      ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.161      ;
; 7.120 ; SW[1]     ; boy:boy|cpu:cpu|db_rd_buffer[3] ; clk_15       ; clk_4       ; 20.000       ; 2.274      ; 5.161      ;
; 7.123 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[3]      ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.157      ;
; 7.126 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[13]     ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.154      ;
; 7.128 ; SW[2]     ; boy:boy|cpu:cpu|imm_reg[5]      ; clk_15       ; clk_4       ; 20.000       ; 2.273      ; 5.152      ;
; 7.132 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[3] ; clk_15       ; clk_4       ; 20.000       ; 2.274      ; 5.149      ;
; 7.169 ; SW[2]     ; boy:boy|cpu:cpu|db_rd_buffer[5] ; clk_15       ; clk_4       ; 20.000       ; 2.271      ; 5.109      ;
; 7.176 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~56   ; clk_15       ; clk_4       ; 20.000       ; 2.217      ; 5.048      ;
; 7.176 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~58   ; clk_15       ; clk_4       ; 20.000       ; 2.217      ; 5.048      ;
; 7.176 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~59   ; clk_15       ; clk_4       ; 20.000       ; 2.217      ; 5.048      ;
; 7.176 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~57   ; clk_15       ; clk_4       ; 20.000       ; 2.217      ; 5.048      ;
; 7.176 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~60   ; clk_15       ; clk_4       ; 20.000       ; 2.217      ; 5.048      ;
; 7.185 ; SW[1]     ; boy:boy|cpu:cpu|opcode[4]       ; clk_15       ; clk_4       ; 20.000       ; 2.270      ; 5.092      ;
; 7.187 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~24   ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.044      ;
; 7.187 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~29   ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.044      ;
; 7.187 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~30   ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.044      ;
; 7.187 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~26   ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.044      ;
; 7.187 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~27   ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.044      ;
; 7.187 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~25   ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.044      ;
; 7.187 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~28   ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.044      ;
; 7.187 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~31   ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.044      ;
; 7.190 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~8    ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.041      ;
; 7.190 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~13   ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.041      ;
; 7.190 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~14   ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.041      ;
; 7.190 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~10   ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.041      ;
; 7.190 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~11   ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.041      ;
; 7.190 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~9    ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.041      ;
; 7.190 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~12   ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.041      ;
; 7.190 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~15   ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 5.041      ;
; 7.205 ; SW[2]     ; boy:boy|cpu:cpu|opcode[4]       ; clk_15       ; clk_4       ; 20.000       ; 2.270      ; 5.072      ;
; 7.231 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~40   ; clk_15       ; clk_4       ; 20.000       ; 2.217      ; 4.993      ;
; 7.231 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~42   ; clk_15       ; clk_4       ; 20.000       ; 2.217      ; 4.993      ;
; 7.231 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~43   ; clk_15       ; clk_4       ; 20.000       ; 2.217      ; 4.993      ;
; 7.231 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~41   ; clk_15       ; clk_4       ; 20.000       ; 2.217      ; 4.993      ;
; 7.231 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~44   ; clk_15       ; clk_4       ; 20.000       ; 2.217      ; 4.993      ;
; 7.233 ; SW[1]     ; boy:boy|cpu:cpu|cb[7]           ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 5.046      ;
; 7.249 ; SW[1]     ; boy:boy|cpu:cpu|opcode[6]       ; clk_15       ; clk_4       ; 20.000       ; 2.271      ; 5.029      ;
; 7.269 ; SW[2]     ; boy:boy|cpu:cpu|opcode[6]       ; clk_15       ; clk_4       ; 20.000       ; 2.271      ; 5.009      ;
; 7.290 ; SW[2]     ; boy:boy|cpu:cpu|cb[7]           ; clk_15       ; clk_4       ; 20.000       ; 2.272      ; 4.989      ;
; 7.334 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~32   ; clk_15       ; clk_4       ; 20.000       ; 2.216      ; 4.889      ;
; 7.334 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~37   ; clk_15       ; clk_4       ; 20.000       ; 2.216      ; 4.889      ;
; 7.334 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~38   ; clk_15       ; clk_4       ; 20.000       ; 2.216      ; 4.889      ;
; 7.334 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~34   ; clk_15       ; clk_4       ; 20.000       ; 2.216      ; 4.889      ;
; 7.334 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~35   ; clk_15       ; clk_4       ; 20.000       ; 2.216      ; 4.889      ;
; 7.334 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~33   ; clk_15       ; clk_4       ; 20.000       ; 2.216      ; 4.889      ;
; 7.334 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~36   ; clk_15       ; clk_4       ; 20.000       ; 2.216      ; 4.889      ;
; 7.334 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~39   ; clk_15       ; clk_4       ; 20.000       ; 2.216      ; 4.889      ;
; 7.361 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~0    ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 4.870      ;
; 7.361 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~5    ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 4.870      ;
; 7.361 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~6    ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 4.870      ;
; 7.361 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~2    ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 4.870      ;
; 7.361 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~3    ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 4.870      ;
; 7.361 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~1    ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 4.870      ;
; 7.361 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~4    ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 4.870      ;
; 7.361 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~7    ; clk_15       ; clk_4       ; 20.000       ; 2.224      ; 4.870      ;
; 7.367 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~48   ; clk_15       ; clk_4       ; 20.000       ; 2.216      ; 4.856      ;
; 7.367 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~53   ; clk_15       ; clk_4       ; 20.000       ; 2.216      ; 4.856      ;
; 7.367 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~54   ; clk_15       ; clk_4       ; 20.000       ; 2.216      ; 4.856      ;
; 7.367 ; PS2_DAT   ; ps2_keyboard:ps2_inst|fifo~50   ; clk_15       ; clk_4       ; 20.000       ; 2.216      ; 4.856      ;
+-------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkGlb'                                                                                                                                                      ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.489  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[1]              ; clk_15       ; clkGlb      ; 20.000       ; 1.560      ; 4.078      ;
; 7.489  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|rdy                  ; clk_15       ; clkGlb      ; 20.000       ; 1.560      ; 4.078      ;
; 7.489  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[5]              ; clk_15       ; clkGlb      ; 20.000       ; 1.560      ; 4.078      ;
; 7.489  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[7]              ; clk_15       ; clkGlb      ; 20.000       ; 1.560      ; 4.078      ;
; 7.489  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[3]              ; clk_15       ; clkGlb      ; 20.000       ; 1.560      ; 4.078      ;
; 7.489  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[0]              ; clk_15       ; clkGlb      ; 20.000       ; 1.560      ; 4.078      ;
; 7.489  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[4]              ; clk_15       ; clkGlb      ; 20.000       ; 1.560      ; 4.078      ;
; 7.489  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[2]              ; clk_15       ; clkGlb      ; 20.000       ; 1.560      ; 4.078      ;
; 7.489  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|data[6]              ; clk_15       ; clkGlb      ; 20.000       ; 1.560      ; 4.078      ;
; 7.538  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clk_15       ; clkGlb      ; 20.000       ; 1.514      ; 3.983      ;
; 7.538  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clk_15       ; clkGlb      ; 20.000       ; 1.514      ; 3.983      ;
; 7.538  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; clk_15       ; clkGlb      ; 20.000       ; 1.514      ; 3.983      ;
; 7.539  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clk_15       ; clkGlb      ; 20.000       ; 1.514      ; 3.982      ;
; 7.539  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clk_15       ; clkGlb      ; 20.000       ; 1.514      ; 3.982      ;
; 7.694  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clk_15       ; clkGlb      ; 20.000       ; 1.515      ; 3.828      ;
; 7.694  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clk_15       ; clkGlb      ; 20.000       ; 1.515      ; 3.828      ;
; 7.695  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; clk_15       ; clkGlb      ; 20.000       ; 1.515      ; 3.827      ;
; 7.865  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clk_15       ; clkGlb      ; 20.000       ; 1.546      ; 3.688      ;
; 7.960  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clk_15       ; clkGlb      ; 20.000       ; 1.544      ; 3.591      ;
; 7.960  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clk_15       ; clkGlb      ; 20.000       ; 1.544      ; 3.591      ;
; 8.079  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clk_15       ; clkGlb      ; 20.000       ; 1.544      ; 3.472      ;
; 8.165  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clk_15       ; clkGlb      ; 20.000       ; 1.546      ; 3.388      ;
; 8.469  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clk_15       ; clkGlb      ; 20.000       ; 1.544      ; 3.082      ;
; 8.486  ; ur_rx                                               ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clk_15       ; clkGlb      ; 20.000       ; 1.544      ; 3.065      ;
; 17.523 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.438      ;
; 17.523 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.438      ;
; 17.523 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.438      ;
; 17.523 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[0]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.438      ;
; 17.523 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.438      ;
; 17.523 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[7]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.438      ;
; 17.523 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.438      ;
; 17.523 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.438      ;
; 17.523 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|rdy                  ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.438      ;
; 17.606 ; uart:uart_inst|receiver:uart_rx|bitpos[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 20.000       ; -0.008     ; 2.373      ;
; 17.646 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 20.000       ; -0.040     ; 2.301      ;
; 17.677 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.285      ;
; 17.677 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.285      ;
; 17.677 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.285      ;
; 17.677 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[0]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.285      ;
; 17.677 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.285      ;
; 17.677 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[7]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.285      ;
; 17.677 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.285      ;
; 17.677 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.285      ;
; 17.677 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|rdy                  ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.285      ;
; 17.701 ; uart:uart_inst|receiver:uart_rx|bitpos[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 20.000       ; -0.010     ; 2.276      ;
; 17.701 ; uart:uart_inst|receiver:uart_rx|bitpos[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 20.000       ; -0.010     ; 2.276      ;
; 17.724 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 20.000       ; -0.039     ; 2.224      ;
; 17.740 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.222      ;
; 17.740 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.222      ;
; 17.740 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.222      ;
; 17.740 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[0]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.222      ;
; 17.740 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.222      ;
; 17.740 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[7]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.222      ;
; 17.740 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.222      ;
; 17.740 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.222      ;
; 17.740 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|rdy                  ; clkGlb       ; clkGlb      ; 20.000       ; -0.025     ; 2.222      ;
; 17.741 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 20.000       ; -0.042     ; 2.204      ;
; 17.741 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 20.000       ; -0.042     ; 2.204      ;
; 17.819 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 20.000       ; -0.041     ; 2.127      ;
; 17.819 ; uart:uart_inst|receiver:uart_rx|sample[0]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 20.000       ; -0.041     ; 2.127      ;
; 17.829 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 20.000       ; -0.039     ; 2.119      ;
; 17.889 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 20.000       ; -0.039     ; 2.059      ;
; 17.921 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 1.995      ;
; 17.921 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 1.995      ;
; 17.921 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 1.995      ;
; 17.921 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 1.995      ;
; 17.924 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 20.000       ; -0.041     ; 2.022      ;
; 17.924 ; uart:uart_inst|receiver:uart_rx|sample[2]           ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 20.000       ; -0.041     ; 2.022      ;
; 17.924 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 1.992      ;
; 17.924 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 1.992      ;
; 17.924 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 1.992      ;
; 17.924 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 1.992      ;
; 17.937 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.024      ;
; 17.937 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.024      ;
; 17.937 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.024      ;
; 17.937 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[0]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.024      ;
; 17.937 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.024      ;
; 17.937 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[7]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.024      ;
; 17.937 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.024      ;
; 17.937 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.024      ;
; 17.937 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]    ; uart:uart_inst|receiver:uart_rx|rdy                  ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.024      ;
; 17.940 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[6]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.021      ;
; 17.940 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[2]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.021      ;
; 17.940 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.021      ;
; 17.940 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[0]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.021      ;
; 17.940 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.021      ;
; 17.940 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[7]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.021      ;
; 17.940 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.021      ;
; 17.940 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.021      ;
; 17.940 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]    ; uart:uart_inst|receiver:uart_rx|rdy                  ; clkGlb       ; clkGlb      ; 20.000       ; -0.026     ; 2.021      ;
; 17.968 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 1.948      ;
; 17.969 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 1.947      ;
; 17.974 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 1.942      ;
; 18.004 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 20.000       ; -0.041     ; 1.942      ;
; 18.004 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 20.000       ; -0.041     ; 1.942      ;
; 18.007 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; clkGlb       ; clkGlb      ; 20.000       ; -0.072     ; 1.908      ;
; 18.007 ; uart:uart_inst|receiver:uart_rx|sample[1]           ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 20.000       ; -0.072     ; 1.908      ;
; 18.011 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]    ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 1.905      ;
; 18.011 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]    ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 1.905      ;
; 18.011 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]    ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 20.000       ; -0.071     ; 1.905      ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_25M'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.855 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 2.432      ; 3.586      ;
; 18.867 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 2.443      ; 3.585      ;
; 18.980 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 2.438      ; 3.467      ;
; 18.991 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 2.435      ; 3.453      ;
; 19.081 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 2.441      ; 3.369      ;
; 19.085 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_we_reg       ; clk_4        ; clk_25M     ; 20.000       ; 2.429      ; 3.353      ;
; 19.308 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                                                                            ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.940      ;
; 19.308 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.940      ;
; 19.308 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.940      ;
; 19.308 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.940      ;
; 19.308 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.940      ;
; 19.308 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.940      ;
; 19.308 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.940      ;
; 19.308 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.940      ;
; 19.308 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.940      ;
; 19.308 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.940      ;
; 19.308 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                                                                             ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.940      ;
; 19.308 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                                                                            ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.940      ;
; 19.308 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                                                                            ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.940      ;
; 19.308 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                                                                            ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.940      ;
; 19.308 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                                                                            ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.940      ;
; 19.833 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; vga_mixer:vga_mixer_instant|gb_pclk_last                                                                              ; clk_4        ; clk_25M     ; 20.000       ; 2.261      ; 2.415      ;
; 34.599 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.072      ; 5.482      ;
; 34.609 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.083      ; 5.483      ;
; 34.642 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.220     ; 5.125      ;
; 34.739 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.078      ; 5.348      ;
; 34.754 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.075      ; 5.330      ;
; 34.783 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.199     ; 5.005      ;
; 34.812 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[5]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.199     ; 4.976      ;
; 34.847 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.081      ; 5.243      ;
; 34.850 ; resetGen:rst_0|rst                                                                                                    ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_we_reg       ; clk_4        ; clk_25M     ; 40.000       ; 0.069      ; 5.228      ;
; 34.896 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.210     ; 4.881      ;
; 34.913 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[5]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.210     ; 4.864      ;
; 34.957 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[1]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.224     ; 4.806      ;
; 34.958 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.224     ; 4.805      ;
; 34.997 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.214     ; 4.776      ;
; 35.059 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.214     ; 4.714      ;
; 35.099 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.203     ; 4.685      ;
; 35.128 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[5]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.203     ; 4.656      ;
; 35.131 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.224     ; 4.632      ;
; 35.140 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.215     ; 4.632      ;
; 35.157 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.132      ; 4.984      ;
; 35.166 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[6]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.214     ; 4.607      ;
; 35.175 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.140      ; 4.974      ;
; 35.177 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.138      ; 4.970      ;
; 35.182 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.233     ; 4.572      ;
; 35.190 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[1]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.215     ; 4.582      ;
; 35.193 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.135      ; 4.951      ;
; 35.195 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[3]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.224     ; 4.568      ;
; 35.211 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.143      ; 4.941      ;
; 35.212 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.214     ; 4.561      ;
; 35.213 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.141      ; 4.937      ;
; 35.217 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.129      ; 4.921      ;
; 35.221 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.135      ; 4.923      ;
; 35.229 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[5]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.214     ; 4.544      ;
; 35.253 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.132      ; 4.888      ;
; 35.257 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.138      ; 4.890      ;
; 35.260 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.126      ; 4.875      ;
; 35.273 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[1]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.228     ; 4.486      ;
; 35.290 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.132      ; 4.851      ;
; 35.296 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.129      ; 4.842      ;
; 35.303 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.235     ; 4.449      ;
; 35.304 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[3]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.233     ; 4.450      ;
; 35.308 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.140      ; 4.841      ;
; 35.312 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.132      ; 4.829      ;
; 35.313 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.218     ; 4.456      ;
; 35.316 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.138      ; 4.831      ;
; 35.322 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.212     ; 4.453      ;
; 35.326 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.132      ; 4.815      ;
; 35.330 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.140      ; 4.819      ;
; 35.344 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.140      ; 4.805      ;
; 35.352 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.138      ; 4.795      ;
; 35.356 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.129      ; 4.782      ;
; 35.360 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.135      ; 4.784      ;
; 35.375 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_r[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.218     ; 4.394      ;
; 35.376 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.132      ; 4.765      ;
; 35.392 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.129      ; 4.746      ;
; 35.393 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.126      ; 4.742      ;
; 35.394 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.140      ; 4.755      ;
; 35.396 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.135      ; 4.748      ;
; 35.404 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.132      ; 4.737      ;
; 35.415 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.126      ; 4.720      ;
; 35.416 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.135      ; 4.728      ;
; 35.418 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.135      ; 4.726      ;
; 35.422 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.140      ; 4.727      ;
; 35.423 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.138      ; 4.724      ;
; 35.429 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.126      ; 4.706      ;
; 35.433 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.223     ; 4.331      ;
; 35.434 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.143      ; 4.718      ;
; 35.436 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.143      ; 4.716      ;
; 35.436 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.141      ; 4.714      ;
; 35.438 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.141      ; 4.712      ;
; 35.443 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.214     ; 4.330      ;
; 35.447 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[2]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.228     ; 4.312      ;
; 35.450 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.129      ; 4.688      ;
; 35.456 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_b[4]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.219     ; 4.312      ;
; 35.464 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.135      ; 4.680      ;
; 35.472 ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_mixer:vga_mixer_instant|vga_g[1]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.237     ; 4.278      ;
; 35.475 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]                                                          ; vga_mixer:vga_mixer_instant|vga_g[7]                                                                                  ; clk_25M      ; clk_25M     ; 40.000       ; -0.046     ; 4.466      ;
; 35.476 ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[4]                                                          ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_25M      ; clk_25M     ; 40.000       ; 0.132      ; 4.665      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.172 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 4.267      ;
; 46.986 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 3.451      ;
; 47.558 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 2.902      ;
; 47.744 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 2.715      ;
; 47.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 2.581      ;
; 48.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.367      ;
; 48.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 2.354      ;
; 48.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.324      ;
; 48.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.259      ;
; 48.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.258      ;
; 48.207 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.237      ;
; 48.221 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.227      ;
; 48.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.172      ;
; 48.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 2.149      ;
; 48.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.147      ;
; 48.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.103      ;
; 48.398 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 2.041      ;
; 48.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 2.028      ;
; 48.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.959      ;
; 48.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.894      ;
; 48.548 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.900      ;
; 48.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.888      ;
; 48.596 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.847      ;
; 48.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.844      ;
; 48.609 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.837      ;
; 48.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.822      ;
; 48.641 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.796      ;
; 48.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.793      ;
; 48.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.782      ;
; 48.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.744      ;
; 48.707 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.732      ;
; 48.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.726      ;
; 48.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.664      ;
; 48.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.649      ;
; 48.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.628      ;
; 48.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.627      ;
; 48.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.532      ;
; 49.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.287      ;
; 49.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.207      ;
; 49.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.115      ;
; 49.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.057      ;
; 49.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.006      ;
; 94.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a54~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 5.521      ;
; 94.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a43~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.048      ; 5.360      ;
; 94.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 5.359      ;
; 94.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a40~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.048      ; 5.295      ;
; 94.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a51~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 5.334      ;
; 94.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a33~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.076      ; 5.273      ;
; 94.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a38~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.088      ; 5.282      ;
; 94.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a19~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 5.239      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a27~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 5.222      ;
; 94.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a40~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.058      ; 5.181      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a24~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 5.201      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a54~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 5.199      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a54~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 5.158      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a12~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 5.145      ;
; 94.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a56~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 5.146      ;
; 94.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a45~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.081      ; 5.111      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a17~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.067      ; 5.084      ;
; 95.019 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a40~portb_we_reg                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 4.840      ;
; 95.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a43~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.038      ; 5.038      ;
; 95.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a39~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 5.099      ;
; 95.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a35~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 5.083      ;
; 95.061 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a39~portb_we_reg                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.237     ; 4.709      ;
; 95.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 5.037      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a43~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.040      ; 4.997      ;
; 95.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a51~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 5.012      ;
; 95.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 4.996      ;
; 95.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a45~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 4.997      ;
; 95.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a51~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 4.971      ;
; 95.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a33~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.066      ; 4.951      ;
; 95.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a38~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.078      ; 4.960      ;
; 95.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a16~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.054      ; 4.927      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 4.973      ;
; 95.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a19~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.063      ; 4.917      ;
; 95.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a61~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.112      ; 4.962      ;
; 95.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a54~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 4.945      ;
; 95.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a33~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.068      ; 4.910      ;
; 95.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a38~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 4.919      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.127      ; 4.952      ;
; 95.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a8~portb_we_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 4.934      ;
; 95.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a27~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 4.900      ;
; 95.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a59~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.129      ; 4.942      ;
; 95.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a19~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.065      ; 4.876      ;
; 95.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a24~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 4.879      ;
; 95.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a62~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 4.871      ;
; 95.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a14~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.129      ; 4.916      ;
; 95.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a47~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 4.874      ;
; 95.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a40~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.050      ; 4.829      ;
; 95.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a27~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 4.859      ;
; 95.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.054      ; 4.824      ;
; 95.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a25~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.066      ; 4.834      ;
; 95.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a24~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.075      ; 4.838      ;
; 95.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ram_block3a40~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.046      ; 4.804      ;
; 95.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a12~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 4.823      ;
; 95.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a56~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 4.824      ;
; 95.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a43~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.046      ; 4.784      ;
; 95.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 4.823      ;
; 95.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ram_block3a53~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 4.791      ;
; 95.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a61~portb_we_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.065      ; 4.774      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_25M'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.181 ; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]          ; vga_mixer:vga_mixer_instant|gb_pclk_last                                                                              ; clk_4        ; clk_25M     ; 0.000        ; 2.366      ; 2.289      ;
; 0.162  ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.220      ; 0.486      ;
; 0.162  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.223      ; 0.489      ;
; 0.163  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.226      ; 0.493      ;
; 0.164  ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.223      ; 0.491      ;
; 0.170  ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.223      ; 0.497      ;
; 0.170  ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.223      ; 0.497      ;
; 0.171  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.229      ; 0.504      ;
; 0.171  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.223      ; 0.498      ;
; 0.172  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.220      ; 0.496      ;
; 0.174  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.231      ; 0.509      ;
; 0.174  ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.229      ; 0.507      ;
; 0.175  ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.229      ; 0.508      ;
; 0.175  ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.223      ; 0.502      ;
; 0.177  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.229      ; 0.510      ;
; 0.177  ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.216      ; 0.497      ;
; 0.180  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.231      ; 0.515      ;
; 0.180  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.220      ; 0.504      ;
; 0.181  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs            ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs                                                                  ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.231      ; 0.516      ;
; 0.181  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.216      ; 0.501      ;
; 0.181  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_grid     ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_grid                                                           ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.226      ; 0.512      ;
; 0.182  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_grid     ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_grid                                                           ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.307      ;
; 0.184  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.229      ; 0.517      ;
; 0.184  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.220      ; 0.508      ;
; 0.185  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.226      ; 0.515      ;
; 0.186  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.216      ; 0.506      ;
; 0.187  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.229      ; 0.520      ;
; 0.188  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.229      ; 0.521      ;
; 0.188  ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a4~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.223      ; 0.515      ;
; 0.188  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.314      ;
; 0.189  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.314      ;
; 0.190  ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.231      ; 0.525      ;
; 0.191  ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.231      ; 0.526      ;
; 0.191  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.226      ; 0.521      ;
; 0.196  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.321      ;
; 0.197  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.322      ;
; 0.198  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.216      ; 0.518      ;
; 0.198  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.220      ; 0.522      ;
; 0.198  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[7] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[7]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.324      ;
; 0.199  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.216      ; 0.519      ;
; 0.199  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[10]   ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[10]                                                         ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.324      ;
; 0.199  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.325      ;
; 0.200  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a2~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.216      ; 0.520      ;
; 0.200  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.326      ;
; 0.201  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a1~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.231      ; 0.536      ;
; 0.203  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.329      ;
; 0.291  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[7] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[7]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.417      ;
; 0.292  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[5] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[5]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.418      ;
; 0.293  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[6] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[6]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.419      ;
; 0.293  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[3] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[3]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.419      ;
; 0.293  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[1] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[1]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.419      ;
; 0.294  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[4] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[4]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.420      ;
; 0.294  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[2] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[2]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.420      ;
; 0.300  ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[6] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[6]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[4] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[4]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[1] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[1]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[10]   ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[10]                                                         ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[7]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[7]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.301  ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                      ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[5] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[5]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[2] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[2]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[2]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[2]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.302  ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.427      ;
; 0.303  ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.226      ; 0.633      ;
; 0.303  ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.220      ; 0.627      ;
; 0.304  ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                      ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.429      ;
; 0.305  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.431      ;
; 0.307  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[6]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[6]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.432      ;
; 0.309  ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a5~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.226      ; 0.639      ;
; 0.309  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.434      ;
; 0.310  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.436      ;
; 0.311  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.437      ;
; 0.312  ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                                                                             ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.437      ;
; 0.312  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[0] ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[0]                                                       ; clk_25M      ; clk_25M     ; 0.000        ; 0.042      ; 0.438      ;
; 0.313  ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.220      ; 0.637      ;
; 0.313  ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.438      ;
; 0.313  ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                                                                            ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.438      ;
; 0.313  ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[0]    ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[0]                                                          ; clk_25M      ; clk_25M     ; 0.000        ; 0.041      ; 0.438      ;
; 0.320  ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25M      ; clk_25M     ; 0.000        ; 0.220      ; 0.644      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.178 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.199      ; 0.481      ;
; 0.181 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.185 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.199      ; 0.488      ;
; 0.185 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.199      ; 0.488      ;
; 0.187 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                                        ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.199      ; 0.490      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                               ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                               ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_datain_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.209      ; 0.502      ;
; 0.189 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.199      ; 0.492      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a5~portb_address_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.487      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a5~portb_address_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.490      ;
; 0.194 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a5~portb_address_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.491      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a26~portb_datain_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.197      ; 0.499      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.199      ; 0.502      ;
; 0.199 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                        ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a5~portb_address_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.496      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a5~portb_address_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.497      ;
; 0.200 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ram_block3a5~portb_address_reg0                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.497      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.331      ;
; 0.205 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.331      ;
; 0.205 ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.331      ;
; 0.205 ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.331      ;
; 0.207 ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                         ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ram_block3a56~portb_address_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.199      ; 0.510      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.333      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_4'                                                                                                                                                                ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; boy:boy|ppu:ppu|vram_addr_obj[0]                         ; boy:boy|ppu:ppu|vram_addr_obj[0]                         ; clk_4        ; clk_4       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; boy:boy|ppu:ppu|obj_valid_list[4]                        ; boy:boy|ppu:ppu|obj_valid_list[4]                        ; clk_4        ; clk_4       ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; boy:boy|sound:sound|regs[22][7]                          ; boy:boy|sound:sound|regs[22][7]                          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mbc5:mbc5|ram_en                                         ; mbc5:mbc5|ram_en                                         ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|sound:sound|clk_div:freq_div|o                   ; boy:boy|sound:sound|clk_div:freq_div|o                   ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|sound:sound|clk_div:freq_div|counter[1]          ; boy:boy|sound:sound|clk_div:freq_div|counter[1]          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|sound:sound|sound_noise:sound_ch4|clk_div        ; boy:boy|sound:sound|sound_noise:sound_ch4|clk_div        ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|vs                                       ; boy:boy|ppu:ppu|vs                                       ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|h_drop[1]                                ; boy:boy|ppu:ppu|h_drop[1]                                ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|h_drop[0]                                ; boy:boy|ppu:ppu|h_drop[0]                                ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|vram_addr_bg[0]                          ; boy:boy|ppu:ppu|vram_addr_bg[0]                          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|pf_empty.PF_FIN                          ; boy:boy|ppu:ppu|pf_empty.PF_FIN                          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|pf_empty.PF_EMPTY                        ; boy:boy|ppu:ppu|pf_empty.PF_EMPTY                        ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|pf_empty.PF_HALF                         ; boy:boy|ppu:ppu|pf_empty.PF_HALF                         ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|pf_empty.PF_INITB                        ; boy:boy|ppu:ppu|pf_empty.PF_INITB                        ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|dma:dma|dma_wr                                   ; boy:boy|dma:dma|dma_wr                                   ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|dma:dma|dma_a[8]                                 ; boy:boy|dma:dma|dma_a[8]                                 ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|dma:dma|state.DMA_DELAY                          ; boy:boy|dma:dma|state.DMA_DELAY                          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|brom_disable                                     ; boy:boy|brom_disable                                     ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|reg_if[4]                                        ; boy:boy|reg_if[4]                                        ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|timer:timer|write_block                          ; boy:boy|timer:timer|write_block                          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|timer:timer|int_tim_req                          ; boy:boy|timer:timer|int_tim_req                          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|int_vblank_req                           ; boy:boy|ppu:ppu|int_vblank_req                           ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|sound:sound|clk_div:frame_div|o                  ; boy:boy|sound:sound|clk_div:frame_div|o                  ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|h_pix_render[7]                          ; boy:boy|ppu:ppu|h_pix_render[7]                          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|h_pix_render[6]                          ; boy:boy|ppu:ppu|h_pix_render[6]                          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|h_pix_render[5]                          ; boy:boy|ppu:ppu|h_pix_render[5]                          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|h_pix_render[4]                          ; boy:boy|ppu:ppu|h_pix_render[4]                          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|h_pix_render[3]                          ; boy:boy|ppu:ppu|h_pix_render[3]                          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|dma:dma|cpu_mem_disable                          ; boy:boy|dma:dma|cpu_mem_disable                          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|pf_empty.PF_INITA                        ; boy:boy|ppu:ppu|pf_empty.PF_INITA                        ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; boy:boy|ppu:ppu|window_triggered                         ; boy:boy|ppu:ppu|window_triggered                         ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; boy:boy|ppu:ppu|oam_visible_count[0]                     ; boy:boy|ppu:ppu|oam_visible_count[0]                     ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|ppu:ppu|obj_valid_list[9]                        ; boy:boy|ppu:ppu|obj_valid_list[9]                        ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|ppu:ppu|obj_valid_list[0]                        ; boy:boy|ppu:ppu|obj_valid_list[0]                        ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|ppu:ppu|obj_valid_list[5]                        ; boy:boy|ppu:ppu|obj_valid_list[5]                        ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|ppu:ppu|obj_valid_list[6]                        ; boy:boy|ppu:ppu|obj_valid_list[6]                        ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|ppu:ppu|obj_valid_list[8]                        ; boy:boy|ppu:ppu|obj_valid_list[8]                        ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|ppu:ppu|obj_valid_list[7]                        ; boy:boy|ppu:ppu|obj_valid_list[7]                        ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|ppu:ppu|obj_valid_list[2]                        ; boy:boy|ppu:ppu|obj_valid_list[2]                        ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|ppu:ppu|oam_visible_count[2]                     ; boy:boy|ppu:ppu|oam_visible_count[2]                     ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|ppu:ppu|oam_visible_count[1]                     ; boy:boy|ppu:ppu|oam_visible_count[1]                     ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|ppu:ppu|oam_visible_count[3]                     ; boy:boy|ppu:ppu|oam_visible_count[3]                     ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|ppu:ppu|obj_valid_list[1]                        ; boy:boy|ppu:ppu|obj_valid_list[1]                        ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|ppu:ppu|oam_rd_addr_int[1]                       ; boy:boy|ppu:ppu|oam_rd_addr_int[1]                       ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2_keyboard:ps2_inst|r_ptr[1]                           ; ps2_keyboard:ps2_inst|r_ptr[1]                           ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2_keyboard:ps2_inst|r_ptr[0]                           ; ps2_keyboard:ps2_inst|r_ptr[0]                           ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2_keyboard:ps2_inst|r_ptr[2]                           ; ps2_keyboard:ps2_inst|r_ptr[2]                           ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|cpu:cpu|ex_state[1]                              ; boy:boy|cpu:cpu|ex_state[1]                              ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|cpu:cpu|int_dispatch                             ; boy:boy|cpu:cpu|int_dispatch                             ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|cpu:cpu|wr                                       ; boy:boy|cpu:cpu|wr                                       ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|cpu:cpu|alu_carry_out_ex                         ; boy:boy|cpu:cpu|alu_carry_out_ex                         ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|cpu:cpu|flags[0]                                 ; boy:boy|cpu:cpu|flags[0]                                 ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; boy:boy|cpu:cpu|ct_state[1]                              ; boy:boy|cpu:cpu|ct_state[1]                              ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; resetGen:rst_0|cnt[1]                                    ; resetGen:rst_0|cnt[1]                                    ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; boy:boy|ppu:ppu|obj_valid_list[3]                        ; boy:boy|ppu:ppu|obj_valid_list[3]                        ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:ps2_inst|overflow                           ; ps2_keyboard:ps2_inst|overflow                           ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:ps2_inst|w_ptr[2]                           ; ps2_keyboard:ps2_inst|w_ptr[2]                           ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:ps2_inst|w_ptr[1]                           ; ps2_keyboard:ps2_inst|w_ptr[1]                           ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:ps2_inst|w_ptr[0]                           ; ps2_keyboard:ps2_inst|w_ptr[0]                           ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:ps2_inst|buffer[8]                          ; ps2_keyboard:ps2_inst|buffer[8]                          ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:ps2_inst|buffer[9]                          ; ps2_keyboard:ps2_inst|buffer[9]                          ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:ps2_inst|buffer[7]                          ; ps2_keyboard:ps2_inst|buffer[7]                          ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:ps2_inst|buffer[3]                          ; ps2_keyboard:ps2_inst|buffer[3]                          ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:ps2_inst|buffer[5]                          ; ps2_keyboard:ps2_inst|buffer[5]                          ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:ps2_inst|buffer[1]                          ; ps2_keyboard:ps2_inst|buffer[1]                          ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:ps2_inst|buffer[6]                          ; ps2_keyboard:ps2_inst|buffer[6]                          ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:ps2_inst|buffer[4]                          ; ps2_keyboard:ps2_inst|buffer[4]                          ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:ps2_inst|buffer[2]                          ; ps2_keyboard:ps2_inst|buffer[2]                          ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:ps2_inst|buffer[0]                          ; ps2_keyboard:ps2_inst|buffer[0]                          ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:ps2_inst|count[1]                           ; ps2_keyboard:ps2_inst|count[1]                           ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; boy:boy|cpu:cpu|control:control|wake_by_int              ; boy:boy|cpu:cpu|control:control|wake_by_int              ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; boy:boy|sound:sound|clk_div:freq_div|counter[0]          ; boy:boy|sound:sound|clk_div:freq_div|counter[0]          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; boy:boy|ppu:ppu|r_state.S_OAMRDA                         ; boy:boy|ppu:ppu|r_state.S_OAMRDA                         ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; boy:boy|cpu:cpu|ex_state[0]                              ; boy:boy|cpu:cpu|ex_state[0]                              ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; boy:boy|cpu:cpu|ct_state[0]                              ; boy:boy|cpu:cpu|ct_state[0]                              ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; resetGen:rst_0|cnt[0]                                    ; resetGen:rst_0|cnt[0]                                    ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; ps2_keyboard:ps2_inst|count[0]                           ; ps2_keyboard:ps2_inst|count[0]                           ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ps2_keyboard:ps2_inst|overflow                           ; clrn                                                     ; clk_4        ; clk_4       ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; boy:boy|sound:sound|sound_noise:sound_ch4|clk_divider[4] ; boy:boy|sound:sound|sound_noise:sound_ch4|clk_divider[4] ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; boy:boy|ppu:ppu|h_count[8]                               ; boy:boy|ppu:ppu|h_count[8]                               ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.318      ;
; 0.192 ; boy:boy|ppu:ppu|reg_ly[1]                                ; boy:boy|ppu:ppu|reg_ly_last[1]                           ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; boy:boy|ppu:ppu|reg_ly[6]                                ; boy:boy|ppu:ppu|reg_ly_last[6]                           ; clk_4        ; clk_4       ; 0.000        ; 0.044      ; 0.320      ;
; 0.192 ; resetGen:rst_0|cnt[0]                                    ; resetGen:rst_0|cnt[1]                                    ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; boy:boy|sound:sound|clk_div:freq_div|counter[1]          ; boy:boy|sound:sound|clk_div:freq_div|counter[0]          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.319      ;
; 0.193 ; boy:boy|ppu:ppu|reg_ly[2]                                ; boy:boy|ppu:ppu|reg_ly_last[2]                           ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; boy:boy|sound:sound|clk_div:freq_div|counter[1]          ; boy:boy|sound:sound|clk_div:freq_div|o                   ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; resetGen:rst_0|cnt[1]                                    ; resetGen:rst_0|cnt[0]                                    ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; boy:boy|ppu:ppu|r_state.S_OFRD0A                         ; boy:boy|ppu:ppu|r_state.S_OFRD0B                         ; clk_4        ; clk_4       ; 0.000        ; 0.044      ; 0.322      ;
; 0.196 ; resetGen:rst_0|cnt[0]                                    ; resetGen:rst_0|rst                                       ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; boy:boy|ppu:ppu|r_state.S_OAMRDB                         ; boy:boy|ppu:ppu|r_state.S_OFRD0A                         ; clk_4        ; clk_4       ; 0.000        ; 0.044      ; 0.325      ;
; 0.197 ; boy:boy|ppu:ppu|r_state.S_OFRD1B                         ; boy:boy|ppu:ppu|r_state.S_OWB                            ; clk_4        ; clk_4       ; 0.000        ; 0.044      ; 0.325      ;
; 0.197 ; boy:boy|sound:sound|clk_div:frame_div|counter[14]        ; boy:boy|sound:sound|clk_div:frame_div|counter[14]        ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.324      ;
; 0.200 ; boy:boy|ppu:ppu|pf_data[45]                              ; boy:boy|ppu:ppu|pf_data[49]                              ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.327      ;
; 0.200 ; boy:boy|cpu:cpu|ex_state[0]                              ; boy:boy|cpu:cpu|ex_state[1]                              ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; boy:boy|cpu:cpu|control:control|stop                     ; boy:boy|cpu:cpu|wake_delay                               ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.328      ;
; 0.203 ; boy:boy|ppu:ppu|r_state.00000                            ; boy:boy|ppu:ppu|reg_stat[1]                              ; clk_4        ; clk_4       ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; boy:boy|ppu:ppu|current_tile_data_0[4]                   ; boy:boy|ppu:ppu|pf_data[30]                              ; clk_4        ; clk_4       ; 0.000        ; 0.044      ; 0.331      ;
; 0.203 ; boy:boy|ppu:ppu|h_pix_output[7]                          ; boy:boy|ppu:ppu|h_pix_output[7]                          ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.330      ;
; 0.204 ; boy:boy|ppu:ppu|current_tile_data_1[1]                   ; boy:boy|ppu:ppu|pf_data[11]                              ; clk_4        ; clk_4       ; 0.000        ; 0.043      ; 0.331      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkGlb'                                                                                                                                                       ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; resetGen:pll|cnt[1]                                  ; resetGen:pll|cnt[1]                                  ; clkGlb       ; clkGlb      ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; uart:uart_inst|receiver:uart_rx|sample[3]            ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_inst|receiver:uart_rx|sample[2]            ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_inst|receiver:uart_rx|sample[0]            ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; uart:uart_inst|receiver:uart_rx|sample[1]            ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.038      ; 0.307      ;
; 0.188 ; resetGen:pll|cnt[0]                                  ; resetGen:pll|cnt[0]                                  ; clkGlb       ; clkGlb      ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; resetGen:pll|cnt[0]                                  ; resetGen:pll|cnt[1]                                  ; clkGlb       ; clkGlb      ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; resetGen:pll|cnt[1]                                  ; resetGen:pll|cnt[0]                                  ; clkGlb       ; clkGlb      ; 0.000        ; 0.042      ; 0.319      ;
; 0.195 ; resetGen:pll|cnt[0]                                  ; resetGen:pll|rst                                     ; clkGlb       ; clkGlb      ; 0.000        ; 0.042      ; 0.321      ;
; 0.266 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.390      ;
; 0.266 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.390      ;
; 0.273 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; clkGlb       ; clkGlb      ; 0.000        ; 0.042      ; 0.399      ;
; 0.273 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 0.000        ; 0.041      ; 0.398      ;
; 0.300 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.424      ;
; 0.306 ; resetGen:pll|cnt[1]                                  ; resetGen:pll|rst                                     ; clkGlb       ; clkGlb      ; 0.000        ; 0.042      ; 0.432      ;
; 0.312 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.436      ;
; 0.324 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.447      ;
; 0.326 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.449      ;
; 0.333 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.456      ;
; 0.376 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.499      ;
; 0.377 ; uart:uart_inst|receiver:uart_rx|sample[0]            ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.042      ; 0.503      ;
; 0.387 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.510      ;
; 0.432 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.555      ;
; 0.443 ; uart:uart_inst|receiver:uart_rx|sample[3]            ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.041      ; 0.568      ;
; 0.444 ; uart:uart_inst|receiver:uart_rx|sample[3]            ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.042      ; 0.570      ;
; 0.445 ; uart:uart_inst|receiver:uart_rx|sample[3]            ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.041      ; 0.570      ;
; 0.449 ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.572      ;
; 0.455 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.579      ;
; 0.456 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.580      ;
; 0.459 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.583      ;
; 0.470 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.594      ;
; 0.471 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.594      ;
; 0.473 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.010      ; 0.567      ;
; 0.473 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.010      ; 0.567      ;
; 0.473 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.010      ; 0.567      ;
; 0.474 ; uart:uart_inst|receiver:uart_rx|sample[0]            ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.041      ; 0.599      ;
; 0.484 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.608      ;
; 0.499 ; uart:uart_inst|receiver:uart_rx|sample[0]            ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.041      ; 0.624      ;
; 0.532 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.656      ;
; 0.533 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.657      ;
; 0.544 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.042      ; 0.670      ;
; 0.546 ; uart:uart_inst|receiver:uart_rx|sample[2]            ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.041      ; 0.671      ;
; 0.547 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[0]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.671      ;
; 0.574 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_DATA  ; uart:uart_inst|receiver:uart_rx|bitpos[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.010      ; 0.668      ;
; 0.583 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.707      ;
; 0.584 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.708      ;
; 0.598 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[1]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.722      ;
; 0.614 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[3]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.738      ;
; 0.615 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.037      ; 0.736      ;
; 0.626 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.041      ; 0.751      ;
; 0.645 ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[2]     ; uart:uart_inst|baud_rate_gen:uart_baud|rx_acc[4]     ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.769      ;
; 0.651 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.037      ; 0.772      ;
; 0.659 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.037      ; 0.780      ;
; 0.660 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.008      ; 0.752      ;
; 0.662 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.008      ; 0.754      ;
; 0.662 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[0]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.008      ; 0.754      ;
; 0.664 ; uart:uart_inst|receiver:uart_rx|sample[1]            ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.787      ;
; 0.671 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.041      ; 0.796      ;
; 0.675 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.798      ;
; 0.676 ; uart:uart_inst|receiver:uart_rx|sample[1]            ; uart:uart_inst|receiver:uart_rx|sample[3]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.799      ;
; 0.680 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.006      ; 0.770      ;
; 0.681 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.006      ; 0.771      ;
; 0.682 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.006      ; 0.772      ;
; 0.683 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.006      ; 0.773      ;
; 0.686 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.006      ; 0.776      ;
; 0.688 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.041      ; 0.813      ;
; 0.690 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.037      ; 0.811      ;
; 0.708 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.037      ; 0.829      ;
; 0.722 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.845      ;
; 0.722 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[7]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.037      ; 0.843      ;
; 0.724 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.847      ;
; 0.728 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; uart:uart_inst|receiver:uart_rx|sample[2]            ; uart:uart_inst|receiver:uart_rx|sample[0]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.041      ; 0.853      ;
; 0.728 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.037      ; 0.849      ;
; 0.733 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.037      ; 0.854      ;
; 0.750 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.037      ; 0.871      ;
; 0.779 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.037      ; 0.900      ;
; 0.790 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_STOP  ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.913      ;
; 0.796 ; uart:uart_inst|receiver:uart_rx|bitpos[1]            ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.037      ; 0.917      ;
; 0.819 ; uart:uart_inst|receiver:uart_rx|scratch[5]           ; uart:uart_inst|receiver:uart_rx|data[5]              ; clkGlb       ; clkGlb      ; 0.000        ; 0.087      ; 0.990      ;
; 0.825 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[2]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.948      ;
; 0.831 ; uart:uart_inst|receiver:uart_rx|bitpos[0]            ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.954      ;
; 0.834 ; uart:uart_inst|receiver:uart_rx|scratch[4]           ; uart:uart_inst|receiver:uart_rx|data[4]              ; clkGlb       ; clkGlb      ; 0.000        ; 0.087      ; 1.005      ;
; 0.834 ; uart:uart_inst|receiver:uart_rx|scratch[1]           ; uart:uart_inst|receiver:uart_rx|data[1]              ; clkGlb       ; clkGlb      ; 0.000        ; 0.087      ; 1.005      ;
; 0.834 ; uart:uart_inst|receiver:uart_rx|bitpos[2]            ; uart:uart_inst|receiver:uart_rx|scratch[6]           ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.957      ;
; 0.840 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|sample[2]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.039      ; 0.963      ;
; 0.843 ; uart:uart_inst|receiver:uart_rx|state.RX_STATE_START ; uart:uart_inst|receiver:uart_rx|sample[1]            ; clkGlb       ; clkGlb      ; 0.000        ; 0.040      ; 0.967      ;
; 0.845 ; uart:uart_inst|receiver:uart_rx|scratch[3]           ; uart:uart_inst|receiver:uart_rx|data[3]              ; clkGlb       ; clkGlb      ; 0.000        ; 0.087      ; 1.016      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_15'                                                                               ;
+-------+-------------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-----------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; a_bclk            ; a_bclk          ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; a_state[1]        ; a_state[1]      ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.307      ;
; 0.186 ; a_sr[12]          ; a_sr[13]        ; clk_15       ; clk_15      ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; a_sr[23]          ; a_sr[24]        ; clk_15       ; clk_15      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; a_sr[22]          ; a_sr[23]        ; clk_15       ; clk_15      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; a_sr[13]          ; a_sr[14]        ; clk_15       ; clk_15      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; a_sr[9]           ; a_sr[10]        ; clk_15       ; clk_15      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; a_sr[8]           ; a_sr[9]         ; clk_15       ; clk_15      ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; a_sr[26]          ; a_sr[27]        ; clk_15       ; clk_15      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; a_state[0]        ; a_state[0]      ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; a_sr[28]          ; a_sr[29]        ; clk_15       ; clk_15      ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; a_sr[11]          ; a_sr[12]        ; clk_15       ; clk_15      ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; a_sr[20]          ; a_sr[21]        ; clk_15       ; clk_15      ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; a_sr[16]          ; a_sr[17]        ; clk_15       ; clk_15      ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; a_sr[15]          ; a_sr[16]        ; clk_15       ; clk_15      ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; a_sr[6]           ; a_sr[7]         ; clk_15       ; clk_15      ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; a_sr[19]          ; a_sr[20]        ; clk_15       ; clk_15      ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; a_sr[17]          ; a_sr[18]        ; clk_15       ; clk_15      ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; a_sr[18]          ; a_sr[19]        ; clk_15       ; clk_15      ; 0.000        ; 0.041      ; 0.317      ;
; 0.207 ; a_state[0]        ; a_state[1]      ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.333      ;
; 0.208 ; a_state[0]        ; a_bclk          ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.334      ;
; 0.237 ; boy:boy|right[10] ; a_sr[10]        ; clk_4        ; clk_15      ; 0.000        ; 0.100      ; 0.441      ;
; 0.245 ; a_sr[25]          ; a_sr[26]        ; clk_15       ; clk_15      ; 0.000        ; 0.043      ; 0.372      ;
; 0.246 ; a_sr[10]          ; a_sr[11]        ; clk_15       ; clk_15      ; 0.000        ; 0.043      ; 0.373      ;
; 0.248 ; a_sr[29]          ; a_sr[30]        ; clk_15       ; clk_15      ; 0.000        ; 0.043      ; 0.375      ;
; 0.248 ; a_sr[24]          ; a_sr[25]        ; clk_15       ; clk_15      ; 0.000        ; 0.043      ; 0.375      ;
; 0.263 ; a_bitcounter[1]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.389      ;
; 0.279 ; boy:boy|right[8]  ; a_sr[8]         ; clk_4        ; clk_15      ; 0.000        ; 0.100      ; 0.483      ;
; 0.282 ; boy:boy|right[14] ; a_sr[14]        ; clk_4        ; clk_15      ; 0.000        ; 0.100      ; 0.486      ;
; 0.292 ; a_bitcounter[3]   ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.418      ;
; 0.295 ; boy:boy|right[9]  ; a_sr[9]         ; clk_4        ; clk_15      ; 0.000        ; 0.100      ; 0.499      ;
; 0.296 ; boy:boy|right[11] ; a_sr[11]        ; clk_4        ; clk_15      ; 0.000        ; 0.100      ; 0.500      ;
; 0.297 ; boy:boy|right[13] ; a_sr[13]        ; clk_4        ; clk_15      ; 0.000        ; 0.100      ; 0.501      ;
; 0.305 ; a_bitcounter[1]   ; a_bitcounter[1] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; a_bitcounter[0]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.432      ;
; 0.309 ; a_sr[27]          ; a_sr[28]        ; clk_15       ; clk_15      ; 0.000        ; 0.043      ; 0.436      ;
; 0.317 ; a_bitcounter[0]   ; a_bitcounter[0] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.443      ;
; 0.327 ; a_state[1]        ; a_bclk          ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.453      ;
; 0.348 ; boy:boy|right[12] ; a_sr[12]        ; clk_4        ; clk_15      ; 0.000        ; 0.100      ; 0.552      ;
; 0.360 ; a_bitcounter[2]   ; a_bitcounter[2] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.486      ;
; 0.361 ; a_bitcounter[4]   ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.487      ;
; 0.385 ; boy:boy|left[12]  ; a_sr[28]        ; clk_4        ; clk_15      ; 0.000        ; 0.104      ; 0.593      ;
; 0.405 ; boy:boy|left[13]  ; a_sr[29]        ; clk_4        ; clk_15      ; 0.000        ; 0.104      ; 0.613      ;
; 0.425 ; boy:boy|left[10]  ; a_sr[26]        ; clk_4        ; clk_15      ; 0.000        ; 0.104      ; 0.633      ;
; 0.440 ; a_bitcounter[3]   ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.566      ;
; 0.445 ; a_bitcounter[5]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.571      ;
; 0.446 ; boy:boy|left[9]   ; a_sr[25]        ; clk_4        ; clk_15      ; 0.000        ; 0.104      ; 0.654      ;
; 0.453 ; a_bitcounter[1]   ; a_bitcounter[2] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.579      ;
; 0.464 ; a_bitcounter[0]   ; a_bitcounter[1] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.590      ;
; 0.467 ; a_bitcounter[0]   ; a_bitcounter[2] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.593      ;
; 0.503 ; a_bitcounter[3]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.629      ;
; 0.507 ; a_bitcounter[1]   ; a_sr[19]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.633      ;
; 0.509 ; a_bitcounter[1]   ; a_sr[17]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.635      ;
; 0.510 ; a_bitcounter[1]   ; a_sr[15]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.636      ;
; 0.514 ; a_bitcounter[1]   ; a_sr[16]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; a_bitcounter[1]   ; a_sr[6]         ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; a_bitcounter[1]   ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.642      ;
; 0.517 ; a_bitcounter[1]   ; a_sr[20]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.643      ;
; 0.518 ; a_bitcounter[1]   ; a_sr[21]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; a_bitcounter[4]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.644      ;
; 0.519 ; a_bitcounter[1]   ; a_sr[18]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.645      ;
; 0.519 ; a_bitcounter[1]   ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.645      ;
; 0.519 ; a_bitcounter[2]   ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.645      ;
; 0.521 ; boy:boy|left[11]  ; a_sr[27]        ; clk_4        ; clk_15      ; 0.000        ; 0.104      ; 0.729      ;
; 0.522 ; boy:boy|left[6]   ; a_sr[22]        ; clk_4        ; clk_15      ; 0.000        ; 0.104      ; 0.730      ;
; 0.522 ; a_bitcounter[2]   ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.648      ;
; 0.524 ; a_bitcounter[0]   ; a_sr[31]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; boy:boy|left[8]   ; a_sr[24]        ; clk_4        ; clk_15      ; 0.000        ; 0.104      ; 0.733      ;
; 0.529 ; boy:boy|left[7]   ; a_sr[23]        ; clk_4        ; clk_15      ; 0.000        ; 0.104      ; 0.737      ;
; 0.530 ; a_bitcounter[0]   ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.656      ;
; 0.533 ; a_bitcounter[0]   ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.659      ;
; 0.553 ; boy:boy|left[14]  ; a_sr[30]        ; clk_4        ; clk_15      ; 0.000        ; 0.104      ; 0.761      ;
; 0.562 ; a_bitcounter[1]   ; a_sr[31]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.688      ;
; 0.564 ; a_bitcounter[0]   ; a_sr[19]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.690      ;
; 0.565 ; a_bitcounter[0]   ; a_sr[17]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.691      ;
; 0.566 ; a_bitcounter[0]   ; a_sr[15]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.692      ;
; 0.569 ; a_sr[7]           ; a_sr[8]         ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.725      ;
; 0.569 ; a_bitcounter[0]   ; a_sr[16]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.695      ;
; 0.571 ; a_bitcounter[0]   ; a_sr[20]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.697      ;
; 0.572 ; a_bitcounter[0]   ; a_sr[21]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.698      ;
; 0.572 ; a_bitcounter[0]   ; a_sr[18]        ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.698      ;
; 0.577 ; a_sr[14]          ; a_sr[15]        ; clk_15       ; clk_15      ; 0.000        ; 0.041      ; 0.702      ;
; 0.578 ; a_sr[30]          ; a_sr[31]        ; clk_15       ; clk_15      ; 0.000        ; 0.041      ; 0.703      ;
; 0.590 ; a_bitcounter[0]   ; a_sr[6]         ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.716      ;
; 0.649 ; boy:boy|right[6]  ; a_sr[6]         ; clk_4        ; clk_15      ; 0.000        ; 0.085      ; 0.838      ;
; 0.655 ; a_bitcounter[2]   ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.781      ;
; 0.664 ; boy:boy|right[7]  ; a_sr[7]         ; clk_4        ; clk_15      ; 0.000        ; 0.084      ; 0.852      ;
; 0.672 ; a_state[0]        ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.798      ;
; 0.672 ; a_state[0]        ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.798      ;
; 0.672 ; a_state[0]        ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.798      ;
; 0.672 ; a_state[0]        ; a_bitcounter[2] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.798      ;
; 0.672 ; a_state[0]        ; a_bitcounter[1] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.798      ;
; 0.672 ; a_state[0]        ; a_bitcounter[0] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.798      ;
; 0.766 ; a_bitcounter[1]   ; a_lrck          ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.892      ;
; 0.776 ; a_sr[21]          ; a_sr[22]        ; clk_15       ; clk_15      ; 0.000        ; 0.072      ; 0.932      ;
; 0.795 ; a_state[1]        ; a_bitcounter[5] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.921      ;
; 0.795 ; a_state[1]        ; a_bitcounter[4] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.921      ;
; 0.795 ; a_state[1]        ; a_bitcounter[3] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.921      ;
; 0.795 ; a_state[1]        ; a_bitcounter[2] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.921      ;
; 0.795 ; a_state[1]        ; a_bitcounter[1] ; clk_15       ; clk_15      ; 0.000        ; 0.042      ; 0.921      ;
+-------+-------------------+-----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_4'                                                                                                                                         ;
+---------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.780   ; PB                            ; PB_syn_t                                                       ; clk_15       ; clk_4       ; 20.000       ; 2.279      ; 3.506      ;
; 8.780   ; PB                            ; PB_syn                                                         ; clk_15       ; clk_4       ; 20.000       ; 2.279      ; 3.506      ;
; 195.600 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[1]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.045     ; 4.342      ;
; 195.600 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[0]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.045     ; 4.342      ;
; 195.601 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_bank[1]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.056     ; 4.330      ;
; 195.601 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_bank[0]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.056     ; 4.330      ;
; 195.806 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[3]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.034     ; 4.147      ;
; 195.806 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[2]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.034     ; 4.147      ;
; 195.806 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_en                                               ; clk_4        ; clk_4       ; 200.000      ; -0.034     ; 4.147      ;
; 196.495 ; resetGen:rst_0|rst            ; mbc5:mbc5|vb_wr_last                                           ; clk_4        ; clk_4       ; 200.000      ; -0.029     ; 3.463      ;
; 196.579 ; PB_syn                        ; mbc5:mbc5|rom_bank[1]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.069     ; 3.339      ;
; 196.579 ; PB_syn                        ; mbc5:mbc5|rom_bank[0]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.069     ; 3.339      ;
; 196.582 ; PB_syn                        ; mbc5:mbc5|ram_bank[1]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.080     ; 3.325      ;
; 196.582 ; PB_syn                        ; mbc5:mbc5|ram_bank[0]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.080     ; 3.325      ;
; 196.799 ; PB_syn                        ; mbc5:mbc5|rom_bank[3]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.058     ; 3.130      ;
; 196.799 ; PB_syn                        ; mbc5:mbc5|rom_bank[2]                                          ; clk_4        ; clk_4       ; 200.000      ; -0.058     ; 3.130      ;
; 196.799 ; PB_syn                        ; mbc5:mbc5|ram_en                                               ; clk_4        ; clk_4       ; 200.000      ; -0.058     ; 3.130      ;
; 197.434 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[0]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.197     ; 2.356      ;
; 197.434 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[1]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.193     ; 2.360      ;
; 197.434 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[2]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.193     ; 2.360      ;
; 197.434 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[3]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.193     ; 2.360      ;
; 197.434 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[4]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.197     ; 2.356      ;
; 197.434 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[5]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.197     ; 2.356      ;
; 197.434 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[6]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.197     ; 2.356      ;
; 197.434 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[7]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.197     ; 2.356      ;
; 197.436 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[8]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.217     ; 2.334      ;
; 197.436 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[9]~_emulated  ; clk_4        ; clk_4       ; 200.000      ; -0.217     ; 2.334      ;
; 197.436 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[10]~_emulated ; clk_4        ; clk_4       ; 200.000      ; -0.217     ; 2.334      ;
; 197.609 ; PB_syn                        ; mbc5:mbc5|vb_wr_last                                           ; clk_4        ; clk_4       ; 200.000      ; -0.053     ; 2.325      ;
+---------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_15'                                                                             ;
+--------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+
; 16.340 ; resetGen:rst_0|rst ; a_state[0]      ; clk_4        ; clk_15      ; 20.000       ; -0.087     ; 3.560      ;
; 16.340 ; resetGen:rst_0|rst ; a_state[1]      ; clk_4        ; clk_15      ; 20.000       ; -0.087     ; 3.560      ;
; 16.340 ; resetGen:rst_0|rst ; a_bitcounter[0] ; clk_4        ; clk_15      ; 20.000       ; -0.087     ; 3.560      ;
; 16.340 ; resetGen:rst_0|rst ; a_bitcounter[1] ; clk_4        ; clk_15      ; 20.000       ; -0.087     ; 3.560      ;
; 16.340 ; resetGen:rst_0|rst ; a_bitcounter[2] ; clk_4        ; clk_15      ; 20.000       ; -0.087     ; 3.560      ;
; 16.340 ; resetGen:rst_0|rst ; a_bitcounter[3] ; clk_4        ; clk_15      ; 20.000       ; -0.087     ; 3.560      ;
; 16.340 ; resetGen:rst_0|rst ; a_bitcounter[4] ; clk_4        ; clk_15      ; 20.000       ; -0.087     ; 3.560      ;
; 16.340 ; resetGen:rst_0|rst ; a_bitcounter[5] ; clk_4        ; clk_15      ; 20.000       ; -0.087     ; 3.560      ;
; 17.454 ; PB_syn             ; a_state[0]      ; clk_4        ; clk_15      ; 20.000       ; -0.111     ; 2.422      ;
; 17.454 ; PB_syn             ; a_state[1]      ; clk_4        ; clk_15      ; 20.000       ; -0.111     ; 2.422      ;
; 17.454 ; PB_syn             ; a_bitcounter[0] ; clk_4        ; clk_15      ; 20.000       ; -0.111     ; 2.422      ;
; 17.454 ; PB_syn             ; a_bitcounter[1] ; clk_4        ; clk_15      ; 20.000       ; -0.111     ; 2.422      ;
; 17.454 ; PB_syn             ; a_bitcounter[2] ; clk_4        ; clk_15      ; 20.000       ; -0.111     ; 2.422      ;
; 17.454 ; PB_syn             ; a_bitcounter[3] ; clk_4        ; clk_15      ; 20.000       ; -0.111     ; 2.422      ;
; 17.454 ; PB_syn             ; a_bitcounter[4] ; clk_4        ; clk_15      ; 20.000       ; -0.111     ; 2.422      ;
; 17.454 ; PB_syn             ; a_bitcounter[5] ; clk_4        ; clk_15      ; 20.000       ; -0.111     ; 2.422      ;
+--------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_25M'                                                                                                                            ;
+--------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 35.070 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs            ; clk_4        ; clk_25M     ; 40.000       ; -0.096     ; 4.821      ;
; 35.075 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]      ; clk_4        ; clk_25M     ; 40.000       ; -0.093     ; 4.819      ;
; 35.075 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; clk_4        ; clk_25M     ; 40.000       ; -0.093     ; 4.819      ;
; 35.075 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; clk_4        ; clk_25M     ; 40.000       ; -0.093     ; 4.819      ;
; 35.075 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_grid     ; clk_4        ; clk_25M     ; 40.000       ; -0.093     ; 4.819      ;
; 35.075 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[0] ; clk_4        ; clk_25M     ; 40.000       ; -0.093     ; 4.819      ;
; 35.075 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[1] ; clk_4        ; clk_25M     ; 40.000       ; -0.093     ; 4.819      ;
; 35.075 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[2] ; clk_4        ; clk_25M     ; 40.000       ; -0.093     ; 4.819      ;
; 35.075 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3] ; clk_4        ; clk_25M     ; 40.000       ; -0.093     ; 4.819      ;
; 35.075 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[4] ; clk_4        ; clk_25M     ; 40.000       ; -0.093     ; 4.819      ;
; 35.075 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[5] ; clk_4        ; clk_25M     ; 40.000       ; -0.093     ; 4.819      ;
; 35.075 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[6] ; clk_4        ; clk_25M     ; 40.000       ; -0.093     ; 4.819      ;
; 35.075 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[7] ; clk_4        ; clk_25M     ; 40.000       ; -0.093     ; 4.819      ;
; 35.076 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[0]    ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.812      ;
; 35.076 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]    ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.812      ;
; 35.076 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[2]    ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.812      ;
; 35.076 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[6]    ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.812      ;
; 35.076 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[9]    ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.812      ;
; 35.076 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[5]    ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.812      ;
; 35.076 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[8]    ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.812      ;
; 35.076 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]    ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.812      ;
; 35.076 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[4]    ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.812      ;
; 35.076 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[7]    ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.812      ;
; 35.076 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[10]   ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.812      ;
; 35.092 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]    ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.798      ;
; 35.092 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]    ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.798      ;
; 35.092 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]    ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.798      ;
; 35.092 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]    ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.798      ;
; 35.092 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]    ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.798      ;
; 35.092 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]    ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.798      ;
; 35.092 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]    ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.798      ;
; 35.092 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]    ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.798      ;
; 35.092 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[9]    ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.798      ;
; 35.092 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[10]   ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.798      ;
; 35.092 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]    ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.798      ;
; 35.092 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|hs            ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.798      ;
; 35.103 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0] ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.787      ;
; 35.103 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[1] ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.787      ;
; 35.103 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[2] ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.787      ;
; 35.103 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[3] ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.787      ;
; 35.103 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[4] ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.787      ;
; 35.103 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[5] ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.787      ;
; 35.103 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[6] ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.787      ;
; 35.103 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[7] ; clk_4        ; clk_25M     ; 40.000       ; -0.097     ; 4.787      ;
; 35.108 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.780      ;
; 35.108 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.780      ;
; 35.108 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.780      ;
; 35.108 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.780      ;
; 35.108 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.780      ;
; 35.108 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.780      ;
; 35.108 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.780      ;
; 35.108 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.780      ;
; 35.108 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.780      ;
; 35.108 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.780      ;
; 35.108 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.780      ;
; 35.108 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.780      ;
; 35.108 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.780      ;
; 35.108 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.780      ;
; 35.108 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                      ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.780      ;
; 35.150 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_pclk_last                        ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.738      ;
; 35.150 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_vs_last                          ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.738      ;
; 35.150 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]      ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.738      ;
; 35.150 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]      ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.738      ;
; 35.150 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; clk_4        ; clk_25M     ; 40.000       ; -0.099     ; 4.738      ;
; 36.049 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs            ; clk_4        ; clk_25M     ; 40.000       ; -0.120     ; 3.818      ;
; 36.054 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]      ; clk_4        ; clk_25M     ; 40.000       ; -0.117     ; 3.816      ;
; 36.054 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; clk_4        ; clk_25M     ; 40.000       ; -0.117     ; 3.816      ;
; 36.054 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; clk_4        ; clk_25M     ; 40.000       ; -0.117     ; 3.816      ;
; 36.054 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_grid     ; clk_4        ; clk_25M     ; 40.000       ; -0.117     ; 3.816      ;
; 36.054 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[0] ; clk_4        ; clk_25M     ; 40.000       ; -0.117     ; 3.816      ;
; 36.054 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[1] ; clk_4        ; clk_25M     ; 40.000       ; -0.117     ; 3.816      ;
; 36.054 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[2] ; clk_4        ; clk_25M     ; 40.000       ; -0.117     ; 3.816      ;
; 36.054 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3] ; clk_4        ; clk_25M     ; 40.000       ; -0.117     ; 3.816      ;
; 36.054 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[4] ; clk_4        ; clk_25M     ; 40.000       ; -0.117     ; 3.816      ;
; 36.054 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[5] ; clk_4        ; clk_25M     ; 40.000       ; -0.117     ; 3.816      ;
; 36.054 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[6] ; clk_4        ; clk_25M     ; 40.000       ; -0.117     ; 3.816      ;
; 36.054 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[7] ; clk_4        ; clk_25M     ; 40.000       ; -0.117     ; 3.816      ;
; 36.055 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[0]    ; clk_4        ; clk_25M     ; 40.000       ; -0.123     ; 3.809      ;
; 36.055 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]    ; clk_4        ; clk_25M     ; 40.000       ; -0.123     ; 3.809      ;
; 36.055 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[2]    ; clk_4        ; clk_25M     ; 40.000       ; -0.123     ; 3.809      ;
; 36.055 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[6]    ; clk_4        ; clk_25M     ; 40.000       ; -0.123     ; 3.809      ;
; 36.055 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[9]    ; clk_4        ; clk_25M     ; 40.000       ; -0.123     ; 3.809      ;
; 36.055 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[5]    ; clk_4        ; clk_25M     ; 40.000       ; -0.123     ; 3.809      ;
; 36.055 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[8]    ; clk_4        ; clk_25M     ; 40.000       ; -0.123     ; 3.809      ;
; 36.055 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]    ; clk_4        ; clk_25M     ; 40.000       ; -0.123     ; 3.809      ;
; 36.055 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[4]    ; clk_4        ; clk_25M     ; 40.000       ; -0.123     ; 3.809      ;
; 36.055 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[7]    ; clk_4        ; clk_25M     ; 40.000       ; -0.123     ; 3.809      ;
; 36.055 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[10]   ; clk_4        ; clk_25M     ; 40.000       ; -0.123     ; 3.809      ;
; 36.071 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]    ; clk_4        ; clk_25M     ; 40.000       ; -0.121     ; 3.795      ;
; 36.071 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]    ; clk_4        ; clk_25M     ; 40.000       ; -0.121     ; 3.795      ;
; 36.071 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]    ; clk_4        ; clk_25M     ; 40.000       ; -0.121     ; 3.795      ;
; 36.071 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]    ; clk_4        ; clk_25M     ; 40.000       ; -0.121     ; 3.795      ;
; 36.071 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]    ; clk_4        ; clk_25M     ; 40.000       ; -0.121     ; 3.795      ;
; 36.071 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]    ; clk_4        ; clk_25M     ; 40.000       ; -0.121     ; 3.795      ;
; 36.071 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]    ; clk_4        ; clk_25M     ; 40.000       ; -0.121     ; 3.795      ;
; 36.071 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]    ; clk_4        ; clk_25M     ; 40.000       ; -0.121     ; 3.795      ;
; 36.071 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[9]    ; clk_4        ; clk_25M     ; 40.000       ; -0.121     ; 3.795      ;
; 36.071 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[10]   ; clk_4        ; clk_25M     ; 40.000       ; -0.121     ; 3.795      ;
; 36.071 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]    ; clk_4        ; clk_25M     ; 40.000       ; -0.121     ; 3.795      ;
; 36.071 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|hs            ; clk_4        ; clk_25M     ; 40.000       ; -0.121     ; 3.795      ;
+--------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.163      ;
; 97.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.074      ;
; 97.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.074      ;
; 97.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.074      ;
; 97.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.074      ;
; 97.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.074      ;
; 97.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.074      ;
; 97.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.074      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.000      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.000      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.000      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.000      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.000      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.000      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.000      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.856      ;
; 98.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.833      ;
; 98.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.833      ;
; 98.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.833      ;
; 98.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.833      ;
; 98.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.755      ;
; 98.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.755      ;
; 98.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.755      ;
; 98.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.755      ;
; 98.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.745      ;
; 98.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.745      ;
; 98.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.745      ;
; 98.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.667      ;
; 98.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.667      ;
; 98.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.667      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.527      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.527      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.527      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.527      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.527      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.527      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.527      ;
; 98.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.446      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.446      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.446      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.446      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.446      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.446      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.446      ;
; 98.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.369      ;
; 98.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.369      ;
; 98.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.357      ;
; 98.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.357      ;
; 98.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.357      ;
; 98.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.357      ;
; 98.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.357      ;
; 98.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.357      ;
; 98.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.346      ;
; 98.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.335      ;
; 98.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.335      ;
; 98.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.335      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.632      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.632      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.632      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.710      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.710      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.710      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.811      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.854      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.854      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.854      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.841      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.841      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.841      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.841      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.841      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.841      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.841      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.841      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.850      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.850      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.850      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.850      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.851      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.851      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.851      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.992      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.008      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.008      ;
; 0.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.081      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.093      ;
; 0.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.081      ;
; 0.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.081      ;
; 0.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.081      ;
; 0.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.081      ;
; 0.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.081      ;
; 0.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.081      ;
; 0.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.081      ;
; 0.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.081      ;
; 0.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.081      ;
; 0.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.094      ;
; 0.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.094      ;
; 0.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.094      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.097      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.097      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.097      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.097      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.097      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.097      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.097      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.097      ;
; 0.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.097      ;
; 0.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.097      ;
; 0.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.097      ;
; 0.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.097      ;
; 0.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.097      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_4'                                                                                                                                        ;
+-------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.800 ; PB_syn                        ; mbc5:mbc5|vb_wr_last                                           ; clk_4        ; clk_4       ; 0.000        ; 0.061      ; 1.945      ;
; 2.141 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[1]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.074     ; 2.151      ;
; 2.141 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[2]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.074     ; 2.151      ;
; 2.141 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[3]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.074     ; 2.151      ;
; 2.142 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[0]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.078     ; 2.148      ;
; 2.142 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[4]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.078     ; 2.148      ;
; 2.142 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[5]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.078     ; 2.148      ;
; 2.142 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[6]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.078     ; 2.148      ;
; 2.142 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[7]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.078     ; 2.148      ;
; 2.142 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[8]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.099     ; 2.127      ;
; 2.142 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[9]~_emulated  ; clk_4        ; clk_4       ; 0.000        ; -0.099     ; 2.127      ;
; 2.142 ; boy:boy|sound:sound|ch3_start ; boy:boy|sound:sound|sound_wave:sound_ch3|divider[10]~_emulated ; clk_4        ; clk_4       ; 0.000        ; -0.099     ; 2.127      ;
; 2.462 ; PB_syn                        ; mbc5:mbc5|rom_bank[3]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.056      ; 2.602      ;
; 2.462 ; PB_syn                        ; mbc5:mbc5|rom_bank[2]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.056      ; 2.602      ;
; 2.462 ; PB_syn                        ; mbc5:mbc5|ram_en                                               ; clk_4        ; clk_4       ; 0.000        ; 0.056      ; 2.602      ;
; 2.653 ; PB_syn                        ; mbc5:mbc5|rom_bank[1]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.044      ; 2.781      ;
; 2.653 ; PB_syn                        ; mbc5:mbc5|rom_bank[0]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.044      ; 2.781      ;
; 2.660 ; PB_syn                        ; mbc5:mbc5|ram_bank[1]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.033      ; 2.777      ;
; 2.660 ; PB_syn                        ; mbc5:mbc5|ram_bank[0]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.033      ; 2.777      ;
; 3.004 ; resetGen:rst_0|rst            ; mbc5:mbc5|vb_wr_last                                           ; clk_4        ; clk_4       ; 0.000        ; 0.084      ; 3.172      ;
; 3.781 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[3]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 3.944      ;
; 3.781 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[2]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 3.944      ;
; 3.781 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_en                                               ; clk_4        ; clk_4       ; 0.000        ; 0.079      ; 3.944      ;
; 3.981 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[1]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.067      ; 4.132      ;
; 3.981 ; resetGen:rst_0|rst            ; mbc5:mbc5|rom_bank[0]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.067      ; 4.132      ;
; 3.988 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_bank[1]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.056      ; 4.128      ;
; 3.988 ; resetGen:rst_0|rst            ; mbc5:mbc5|ram_bank[0]                                          ; clk_4        ; clk_4       ; 0.000        ; 0.056      ; 4.128      ;
; 5.241 ; PB                            ; PB_syn_t                                                       ; clk_15       ; clk_4       ; 0.000        ; 2.384      ; 2.709      ;
; 5.241 ; PB                            ; PB_syn                                                         ; clk_15       ; clk_4       ; 0.000        ; 2.384      ; 2.709      ;
+-------+-------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_15'                                                                             ;
+-------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+
; 1.834 ; PB_syn             ; a_state[0]      ; clk_4        ; clk_15      ; 0.000        ; 0.100      ; 2.038      ;
; 1.834 ; PB_syn             ; a_state[1]      ; clk_4        ; clk_15      ; 0.000        ; 0.100      ; 2.038      ;
; 1.834 ; PB_syn             ; a_bitcounter[0] ; clk_4        ; clk_15      ; 0.000        ; 0.100      ; 2.038      ;
; 1.834 ; PB_syn             ; a_bitcounter[1] ; clk_4        ; clk_15      ; 0.000        ; 0.100      ; 2.038      ;
; 1.834 ; PB_syn             ; a_bitcounter[2] ; clk_4        ; clk_15      ; 0.000        ; 0.100      ; 2.038      ;
; 1.834 ; PB_syn             ; a_bitcounter[3] ; clk_4        ; clk_15      ; 0.000        ; 0.100      ; 2.038      ;
; 1.834 ; PB_syn             ; a_bitcounter[4] ; clk_4        ; clk_15      ; 0.000        ; 0.100      ; 2.038      ;
; 1.834 ; PB_syn             ; a_bitcounter[5] ; clk_4        ; clk_15      ; 0.000        ; 0.100      ; 2.038      ;
; 3.038 ; resetGen:rst_0|rst ; a_state[0]      ; clk_4        ; clk_15      ; 0.000        ; 0.123      ; 3.265      ;
; 3.038 ; resetGen:rst_0|rst ; a_state[1]      ; clk_4        ; clk_15      ; 0.000        ; 0.123      ; 3.265      ;
; 3.038 ; resetGen:rst_0|rst ; a_bitcounter[0] ; clk_4        ; clk_15      ; 0.000        ; 0.123      ; 3.265      ;
; 3.038 ; resetGen:rst_0|rst ; a_bitcounter[1] ; clk_4        ; clk_15      ; 0.000        ; 0.123      ; 3.265      ;
; 3.038 ; resetGen:rst_0|rst ; a_bitcounter[2] ; clk_4        ; clk_15      ; 0.000        ; 0.123      ; 3.265      ;
; 3.038 ; resetGen:rst_0|rst ; a_bitcounter[3] ; clk_4        ; clk_15      ; 0.000        ; 0.123      ; 3.265      ;
; 3.038 ; resetGen:rst_0|rst ; a_bitcounter[4] ; clk_4        ; clk_15      ; 0.000        ; 0.123      ; 3.265      ;
; 3.038 ; resetGen:rst_0|rst ; a_bitcounter[5] ; clk_4        ; clk_15      ; 0.000        ; 0.123      ; 3.265      ;
+-------+--------------------+-----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_25M'                                                                                                                            ;
+-------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.913 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_pclk_last                        ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.104      ;
; 2.913 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_vs_last                          ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.104      ;
; 2.913 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]      ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.104      ;
; 2.913 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]      ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.104      ;
; 2.913 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.104      ;
; 2.934 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.125      ;
; 2.934 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.125      ;
; 2.934 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.125      ;
; 2.934 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.125      ;
; 2.934 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.125      ;
; 2.934 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.125      ;
; 2.934 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.125      ;
; 2.934 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.125      ;
; 2.934 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.125      ;
; 2.934 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.125      ;
; 2.934 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.125      ;
; 2.934 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.125      ;
; 2.934 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.125      ;
; 2.934 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.125      ;
; 2.934 ; PB_syn             ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.125      ;
; 2.944 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0] ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.138      ;
; 2.944 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[1] ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.138      ;
; 2.944 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[2] ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.138      ;
; 2.944 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[3] ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.138      ;
; 2.944 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[4] ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.138      ;
; 2.944 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[5] ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.138      ;
; 2.944 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[6] ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.138      ;
; 2.944 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[7] ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.138      ;
; 2.953 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]    ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.147      ;
; 2.953 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]    ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.147      ;
; 2.953 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]    ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.147      ;
; 2.953 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]    ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.147      ;
; 2.953 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]    ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.147      ;
; 2.953 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]    ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.147      ;
; 2.953 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]    ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.147      ;
; 2.953 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]    ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.147      ;
; 2.953 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[9]    ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.147      ;
; 2.953 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[10]   ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.147      ;
; 2.953 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[0]    ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.147      ;
; 2.953 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|hs            ; clk_4        ; clk_25M     ; 0.000        ; 0.090      ; 3.147      ;
; 2.963 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[0]    ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.154      ;
; 2.963 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[1]    ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.154      ;
; 2.963 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[2]    ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.154      ;
; 2.963 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[6]    ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.154      ;
; 2.963 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[9]    ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.154      ;
; 2.963 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[5]    ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.154      ;
; 2.963 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[8]    ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.154      ;
; 2.963 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[3]    ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.154      ;
; 2.963 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[4]    ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.154      ;
; 2.963 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[7]    ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.154      ;
; 2.963 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_count[10]   ; clk_4        ; clk_25M     ; 0.000        ; 0.087      ; 3.154      ;
; 2.964 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs            ; clk_4        ; clk_25M     ; 0.000        ; 0.091      ; 3.159      ;
; 2.969 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[1]      ; clk_4        ; clk_25M     ; 0.000        ; 0.094      ; 3.167      ;
; 2.969 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]      ; clk_4        ; clk_25M     ; 0.000        ; 0.094      ; 3.167      ;
; 2.969 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[2]      ; clk_4        ; clk_25M     ; 0.000        ; 0.094      ; 3.167      ;
; 2.969 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_grid     ; clk_4        ; clk_25M     ; 0.000        ; 0.094      ; 3.167      ;
; 2.969 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[0] ; clk_4        ; clk_25M     ; 0.000        ; 0.094      ; 3.167      ;
; 2.969 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[1] ; clk_4        ; clk_25M     ; 0.000        ; 0.094      ; 3.167      ;
; 2.969 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[2] ; clk_4        ; clk_25M     ; 0.000        ; 0.094      ; 3.167      ;
; 2.969 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3] ; clk_4        ; clk_25M     ; 0.000        ; 0.094      ; 3.167      ;
; 2.969 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[4] ; clk_4        ; clk_25M     ; 0.000        ; 0.094      ; 3.167      ;
; 2.969 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[5] ; clk_4        ; clk_25M     ; 0.000        ; 0.094      ; 3.167      ;
; 2.969 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[6] ; clk_4        ; clk_25M     ; 0.000        ; 0.094      ; 3.167      ;
; 2.969 ; PB_syn             ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[7] ; clk_4        ; clk_25M     ; 0.000        ; 0.094      ; 3.167      ;
; 4.241 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_pclk_last                        ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.455      ;
; 4.241 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_vs_last                          ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.455      ;
; 4.241 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]      ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.455      ;
; 4.241 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[1]      ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.455      ;
; 4.241 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]      ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.455      ;
; 4.262 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[12]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.476      ;
; 4.262 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[0]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.476      ;
; 4.262 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[1]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.476      ;
; 4.262 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[2]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.476      ;
; 4.262 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[3]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.476      ;
; 4.262 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[4]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.476      ;
; 4.262 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[5]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.476      ;
; 4.262 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[6]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.476      ;
; 4.262 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[7]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.476      ;
; 4.262 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[8]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.476      ;
; 4.262 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[9]                       ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.476      ;
; 4.262 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[10]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.476      ;
; 4.262 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[11]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.476      ;
; 4.262 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[13]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.476      ;
; 4.262 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|gb_wr_addr[14]                      ; clk_4        ; clk_25M     ; 0.000        ; 0.110      ; 4.476      ;
; 4.272 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0] ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.489      ;
; 4.272 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[1] ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.489      ;
; 4.272 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[2] ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.489      ;
; 4.272 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[3] ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.489      ;
; 4.272 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[4] ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.489      ;
; 4.272 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[5] ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.489      ;
; 4.272 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[6] ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.489      ;
; 4.272 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[7] ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.489      ;
; 4.281 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[1]    ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.498      ;
; 4.281 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[2]    ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.498      ;
; 4.281 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[3]    ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.498      ;
; 4.281 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[4]    ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.498      ;
; 4.281 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[5]    ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.498      ;
; 4.281 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[6]    ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.498      ;
; 4.281 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[7]    ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.498      ;
; 4.281 ; resetGen:rst_0|rst ; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_count[8]    ; clk_4        ; clk_25M     ; 0.000        ; 0.113      ; 4.498      ;
+-------+--------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 216.983 ns




+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+----------------------+--------+--------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack     ; -1.288 ; -0.331 ; 8.224    ; 0.506   ; 9.439               ;
;  altera_reserved_tck ; 42.106 ; 0.178  ; 95.896   ; 0.506   ; 49.283              ;
;  clkGlb              ; 5.696  ; 0.181  ; N/A      ; N/A     ; 9.439               ;
;  clk_15              ; -1.288 ; 0.181  ; 12.972   ; 1.834   ; 29.709              ;
;  clk_25M             ; 17.708 ; -0.331 ; 30.586   ; 2.913   ; 19.711              ;
;  clk_4               ; 3.513  ; 0.179  ; 8.224    ; 1.800   ; 99.694              ;
; Design-wide TNS      ; -5.038 ; -0.331 ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  clkGlb              ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_15              ; -5.038 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  clk_25M             ; 0.000  ; -0.331 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_4               ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ur_tx               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VSYNC           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HSYNC           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_B         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_MCLK          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_BCLK          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_DACDATA       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_DACLRCK       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_SCL           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_BLUE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SCL             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_SDA           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SDA             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_SCL                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUDIO_SDA               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; VGA_SDA                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clkGlb                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PB                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_DAT                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ur_rx                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ur_tx               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.09 V              ; -0.00475 V          ; 0.139 V                              ; 0.265 V                              ; 5.71e-09 s                  ; 5.48e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.09 V             ; -0.00475 V         ; 0.139 V                             ; 0.265 V                             ; 5.71e-09 s                 ; 5.48e-09 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_B         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; AUDIO_MCLK          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; AUDIO_BCLK          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; AUDIO_DACDATA       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; AUDIO_DACLRCK       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; AUDIO_SCL           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_GREEN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LED_BLUE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SCL             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; AUDIO_SDA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.09 V              ; -0.00475 V          ; 0.139 V                              ; 0.265 V                              ; 5.71e-09 s                  ; 5.48e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.09 V             ; -0.00475 V         ; 0.139 V                             ; 0.265 V                             ; 5.71e-09 s                 ; 5.48e-09 s                 ; Yes                       ; Yes                       ;
; VGA_SDA             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.151 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.151 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ur_tx               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.00197 V          ; 0.052 V                              ; 0.154 V                              ; 6.94e-09 s                  ; 6.92e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.00197 V         ; 0.052 V                             ; 0.154 V                             ; 6.94e-09 s                 ; 6.92e-09 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_B         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; AUDIO_MCLK          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; AUDIO_BCLK          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; AUDIO_DACDATA       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; AUDIO_DACLRCK       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; AUDIO_SCL           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LED_BLUE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SCL             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; AUDIO_SDA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.00197 V          ; 0.052 V                              ; 0.154 V                              ; 6.94e-09 s                  ; 6.92e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.00197 V         ; 0.052 V                             ; 0.154 V                             ; 6.94e-09 s                 ; 6.92e-09 s                 ; Yes                       ; Yes                       ;
; VGA_SDA             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ur_tx               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_VSYNC           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_HSYNC           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_B         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; AUDIO_MCLK          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; AUDIO_BCLK          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; AUDIO_DACDATA       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; AUDIO_DACLRCK       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; AUDIO_SCL           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_RED             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LED_BLUE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SCL             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AUDIO_SDA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; VGA_SDA             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 13035      ; 0          ; 70       ; 0        ;
; clk_15              ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; clk_4               ; clk_4               ; 4495269    ; 5057       ; 5050     ; 0        ;
; clk_15              ; clk_4               ; 422        ; 0          ; 0        ; 0        ;
; clkGlb              ; clk_4               ; 16         ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; clk_15              ; 0          ; false path ; 0        ; 0        ;
; clk_4               ; clk_15              ; 242        ; 0          ; 0        ; 0        ;
; clk_15              ; clk_15              ; 290        ; 1          ; 0        ; 0        ;
; clk_25M             ; clk_15              ; 26         ; 1          ; 0        ; 0        ;
; clk_4               ; clk_25M             ; 100        ; 22         ; 0        ; 0        ;
; clk_25M             ; clk_25M             ; 171316     ; 0          ; 0        ; 0        ;
; clk_15              ; clkGlb              ; 28         ; 0          ; 0        ; 0        ;
; clkGlb              ; clkGlb              ; 542        ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 13035      ; 0          ; 70       ; 0        ;
; clk_15              ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; clk_4               ; clk_4               ; 4495269    ; 5057       ; 5050     ; 0        ;
; clk_15              ; clk_4               ; 422        ; 0          ; 0        ; 0        ;
; clkGlb              ; clk_4               ; 16         ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; clk_15              ; 0          ; false path ; 0        ; 0        ;
; clk_4               ; clk_15              ; 242        ; 0          ; 0        ; 0        ;
; clk_15              ; clk_15              ; 290        ; 1          ; 0        ; 0        ;
; clk_25M             ; clk_15              ; 26         ; 1          ; 0        ; 0        ;
; clk_4               ; clk_25M             ; 100        ; 22         ; 0        ; 0        ;
; clk_25M             ; clk_25M             ; 171316     ; 0          ; 0        ; 0        ;
; clk_15              ; clkGlb              ; 28         ; 0          ; 0        ; 0        ;
; clkGlb              ; clkGlb              ; 542        ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 234      ; 0        ; 0        ; 0        ;
; clk_4               ; clk_4               ; 27       ; 0        ; 0        ; 0        ;
; clk_15              ; clk_4               ; 2        ; 0        ; 0        ; 0        ;
; clk_4               ; clk_15              ; 16       ; 0        ; 0        ; 0        ;
; clk_4               ; clk_25M             ; 128      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 234      ; 0        ; 0        ; 0        ;
; clk_4               ; clk_4               ; 27       ; 0        ; 0        ; 0        ;
; clk_15              ; clk_4               ; 2        ; 0        ; 0        ; 0        ;
; clk_4               ; clk_15              ; 16       ; 0        ; 0        ; 0        ;
; clk_4               ; clk_25M             ; 128      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 12    ; 12   ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                  ;
+----------------------------------------------------------+---------------------+------+---------------+
; Target                                                   ; Clock               ; Type ; Status        ;
+----------------------------------------------------------+---------------------+------+---------------+
; PLL_0_inst|altpll_component|auto_generated|pll1|clk[0]   ; clk_4               ; Base ; Constrained   ;
; PLL_0_inst|altpll_component|auto_generated|pll1|clk[1]   ; clk_25M             ; Base ; Constrained   ;
; PLL_0_inst|altpll_component|auto_generated|pll1|clk[2]   ; clk_15              ; Base ; Constrained   ;
; altera_reserved_tck                                      ; altera_reserved_tck ; Base ; Constrained   ;
; boy:boy|sound:sound|ch1_start                            ;                     ; Base ; Unconstrained ;
; boy:boy|sound:sound|ch2_start                            ;                     ; Base ; Unconstrained ;
; boy:boy|sound:sound|ch3_start                            ;                     ; Base ; Unconstrained ;
; boy:boy|sound:sound|ch4_start                            ;                     ; Base ; Unconstrained ;
; boy:boy|sound:sound|clk_div:frame_div|o                  ;                     ; Base ; Unconstrained ;
; boy:boy|sound:sound|clk_div:freq_div|o                   ;                     ; Base ; Unconstrained ;
; boy:boy|sound:sound|sequencer_state[0]                   ;                     ; Base ; Unconstrained ;
; boy:boy|sound:sound|sound_noise:sound_ch4|clk_div        ;                     ; Base ; Unconstrained ;
; boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[0] ;                     ; Base ; Unconstrained ;
; boy:boy|sound:sound|sound_square:sound_ch1|octo_freq_out ;                     ; Base ; Unconstrained ;
; boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out ;                     ; Base ; Unconstrained ;
; boy:boy|sound:sound|sound_wave:sound_ch3|clk_pointer_inc ;                     ; Base ; Unconstrained ;
; clkGlb                                                   ; clkGlb              ; Base ; Constrained   ;
+----------------------------------------------------------+---------------------+------+---------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Jul  8 22:41:31 2021
Info: Command: quartus_sta VerilogBoy_DE2-115 -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 109 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'top.sdc'
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "clkGlb". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
    Info (332050): set_input_delay -clock {clk_25M} -max 10 [all_inputs] File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "altera_reserved_tdi". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "altera_reserved_tck". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "altera_reserved_tms". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "PS2_CLK". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "PS2_DAT". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "ur_rx". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_SCL". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "AUDIO_SDA". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_SDA". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 107
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_SCL". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
    Info (332050): set_output_delay -clock {clk_25M} -max 10 [all_outputs] File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "AUDIO_SDA". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_SDA". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "ur_tx". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_CLK". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_VSYNC". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_HSYNC". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_BLANK_B". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "AUDIO_MCLK". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "AUDIO_BCLK". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "AUDIO_DACDATA". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "AUDIO_DACLRCK". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "AUDIO_SCL". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "LED_RED". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "LED_GREEN". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "LED_BLUE". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX0[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX0[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX0[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX0[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX0[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX0[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX0[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX1[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX1[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX1[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX1[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX1[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX1[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX1[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX2[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX2[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX2[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX2[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX2[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX2[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX2[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX3[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX3[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX3[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX3[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX3[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX3[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX3[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX4[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX4[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX4[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX4[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX4[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX4[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX4[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX5[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX5[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX5[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX5[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX5[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX5[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX5[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port "altera_reserved_tdo". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 109
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "clkGlb". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
    Info (332050): set_input_delay -clock {clk_15} -max 10 [all_inputs] File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "altera_reserved_tdi". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "altera_reserved_tck". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "altera_reserved_tms". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "PS2_CLK". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "PS2_DAT". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "ur_rx". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_SCL". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "AUDIO_SDA". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_SDA". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port "SW[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 112
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_SCL". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
    Info (332050): set_output_delay -clock {clk_15} -max 10 [all_outputs] File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "AUDIO_SDA". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_SDA". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "ur_tx". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_CLK". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_VSYNC". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_HSYNC". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_BLANK_B". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_R[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_G[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_B[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "AUDIO_MCLK". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "AUDIO_BCLK". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "AUDIO_DACDATA". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "AUDIO_DACLRCK". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "AUDIO_SCL". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "LED_RED". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "LED_GREEN". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "LED_BLUE". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX0[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX0[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX0[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX0[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX0[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX0[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX0[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX1[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX1[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX1[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX1[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX1[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX1[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX1[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX2[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX2[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX2[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX2[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX2[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX2[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX2[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX3[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX3[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX3[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX3[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX3[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX3[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX3[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX4[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX4[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX4[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX4[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX4[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX4[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX4[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX5[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX5[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX5[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX5[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX5[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX5[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "HEX5[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332054): Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port "altera_reserved_tdo". Please use -add_delay option if you meant to add additional constraints. File: /home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc Line: 114
Warning (332060): Node: boy:boy|sound:sound|ch1_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[2]~5 is being clocked by boy:boy|sound:sound|ch1_start
Warning (332060): Node: boy:boy|sound:sound|ch2_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[2]~5 is being clocked by boy:boy|sound:sound|ch2_start
Warning (332060): Node: boy:boy|sound:sound|sequencer_state[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|enable~_emulated is being clocked by boy:boy|sound:sound|sequencer_state[0]
Warning (332060): Node: boy:boy|sound:sound|clk_div:frame_div|o was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sequencer_state[0] is being clocked by boy:boy|sound:sound|clk_div:frame_div|o
Warning (332060): Node: boy:boy|sound:sound|ch3_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch boy:boy|sound:sound|sound_wave:sound_ch3|divider[10]~1 is being clocked by boy:boy|sound:sound|ch3_start
Warning (332060): Node: boy:boy|sound:sound|sound_wave:sound_ch3|clk_pointer_inc was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_wave:sound_ch3|current_pointer[1] is being clocked by boy:boy|sound:sound|sound_wave:sound_ch3|clk_pointer_inc
Warning (332060): Node: boy:boy|sound:sound|ch4_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[2]~5 is being clocked by boy:boy|sound:sound|ch4_start
Warning (332060): Node: boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[0] is being clocked by boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[0]
Warning (332060): Node: boy:boy|sound:sound|sound_noise:sound_ch4|clk_div was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[8] is being clocked by boy:boy|sound:sound|sound_noise:sound_ch4|clk_div
Warning (332060): Node: boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_square:sound_ch2|duty_counter[2] is being clocked by boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out
Warning (332060): Node: boy:boy|sound:sound|clk_div:freq_div|o was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out is being clocked by boy:boy|sound:sound|clk_div:freq_div|o
Warning (332060): Node: boy:boy|sound:sound|sound_square:sound_ch1|octo_freq_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_square:sound_ch1|duty_counter[1] is being clocked by boy:boy|sound:sound|sound_square:sound_ch1|octo_freq_out
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst|altpll_component|auto_generated|pll1|clk[0] does not match the period requirement: 20.000
    Warning (332056): Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst|altpll_component|auto_generated|pll1|clk[1] does not match the period requirement: 20.000
    Warning (332056): Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst|altpll_component|auto_generated|pll1|clk[2] does not match the period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_15 (Rise) to clkGlb (Rise) (setup and hold)
    Critical Warning (332169): From clk_15 (Rise) to clk_4 (Rise) (setup and hold)
    Critical Warning (332169): From clk_25M (Rise) to clk_15 (Rise) (setup and hold)
    Critical Warning (332169): From clk_25M (Fall) to clk_15 (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.288              -5.038 clk_15 
    Info (332119):     3.513               0.000 clk_4 
    Info (332119):     5.696               0.000 clkGlb 
    Info (332119):    17.708               0.000 clk_25M 
    Info (332119):    42.106               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.331              -0.331 clk_25M 
    Info (332119):     0.401               0.000 clk_4 
    Info (332119):     0.402               0.000 clkGlb 
    Info (332119):     0.403               0.000 altera_reserved_tck 
    Info (332119):     0.403               0.000 clk_15 
Info (332146): Worst-case recovery slack is 8.224
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.224               0.000 clk_4 
    Info (332119):    12.972               0.000 clk_15 
    Info (332119):    30.586               0.000 clk_25M 
    Info (332119):    95.896               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.033
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.033               0.000 altera_reserved_tck 
    Info (332119):     3.813               0.000 clk_4 
    Info (332119):     3.913               0.000 clk_15 
    Info (332119):     6.078               0.000 clk_25M 
Info (332146): Worst-case minimum pulse width slack is 9.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.758               0.000 clkGlb 
    Info (332119):    19.711               0.000 clk_25M 
    Info (332119):    29.709               0.000 clk_15 
    Info (332119):    49.484               0.000 altera_reserved_tck 
    Info (332119):    99.711               0.000 clk_4 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 214.129 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: boy:boy|sound:sound|ch1_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[2]~5 is being clocked by boy:boy|sound:sound|ch1_start
Warning (332060): Node: boy:boy|sound:sound|ch2_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[2]~5 is being clocked by boy:boy|sound:sound|ch2_start
Warning (332060): Node: boy:boy|sound:sound|sequencer_state[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|enable~_emulated is being clocked by boy:boy|sound:sound|sequencer_state[0]
Warning (332060): Node: boy:boy|sound:sound|clk_div:frame_div|o was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sequencer_state[0] is being clocked by boy:boy|sound:sound|clk_div:frame_div|o
Warning (332060): Node: boy:boy|sound:sound|ch3_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch boy:boy|sound:sound|sound_wave:sound_ch3|divider[10]~1 is being clocked by boy:boy|sound:sound|ch3_start
Warning (332060): Node: boy:boy|sound:sound|sound_wave:sound_ch3|clk_pointer_inc was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_wave:sound_ch3|current_pointer[1] is being clocked by boy:boy|sound:sound|sound_wave:sound_ch3|clk_pointer_inc
Warning (332060): Node: boy:boy|sound:sound|ch4_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[2]~5 is being clocked by boy:boy|sound:sound|ch4_start
Warning (332060): Node: boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[0] is being clocked by boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[0]
Warning (332060): Node: boy:boy|sound:sound|sound_noise:sound_ch4|clk_div was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[8] is being clocked by boy:boy|sound:sound|sound_noise:sound_ch4|clk_div
Warning (332060): Node: boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_square:sound_ch2|duty_counter[2] is being clocked by boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out
Warning (332060): Node: boy:boy|sound:sound|clk_div:freq_div|o was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out is being clocked by boy:boy|sound:sound|clk_div:freq_div|o
Warning (332060): Node: boy:boy|sound:sound|sound_square:sound_ch1|octo_freq_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_square:sound_ch1|duty_counter[1] is being clocked by boy:boy|sound:sound|sound_square:sound_ch1|octo_freq_out
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst|altpll_component|auto_generated|pll1|clk[0] does not match the period requirement: 20.000
    Warning (332056): Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst|altpll_component|auto_generated|pll1|clk[1] does not match the period requirement: 20.000
    Warning (332056): Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst|altpll_component|auto_generated|pll1|clk[2] does not match the period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_15 (Rise) to clkGlb (Rise) (setup and hold)
    Critical Warning (332169): From clk_15 (Rise) to clk_4 (Rise) (setup and hold)
    Critical Warning (332169): From clk_25M (Rise) to clk_15 (Rise) (setup and hold)
    Critical Warning (332169): From clk_25M (Fall) to clk_15 (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.031              -0.031 clk_15 
    Info (332119):     3.807               0.000 clk_4 
    Info (332119):     6.007               0.000 clkGlb 
    Info (332119):    17.883               0.000 clk_25M 
    Info (332119):    42.758               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.305              -0.305 clk_25M 
    Info (332119):     0.352               0.000 clk_4 
    Info (332119):     0.353               0.000 clkGlb 
    Info (332119):     0.354               0.000 altera_reserved_tck 
    Info (332119):     0.354               0.000 clk_15 
Info (332146): Worst-case recovery slack is 8.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.454               0.000 clk_4 
    Info (332119):    13.569               0.000 clk_15 
    Info (332119):    31.408               0.000 clk_25M 
    Info (332119):    96.302               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.932
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.932               0.000 altera_reserved_tck 
    Info (332119):     3.396               0.000 clk_4 
    Info (332119):     3.483               0.000 clk_15 
    Info (332119):     5.492               0.000 clk_25M 
Info (332146): Worst-case minimum pulse width slack is 9.778
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.778               0.000 clkGlb 
    Info (332119):    19.711               0.000 clk_25M 
    Info (332119):    29.710               0.000 clk_15 
    Info (332119):    49.397               0.000 altera_reserved_tck 
    Info (332119):    99.694               0.000 clk_4 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 214.554 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: boy:boy|sound:sound|ch1_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[2]~5 is being clocked by boy:boy|sound:sound|ch1_start
Warning (332060): Node: boy:boy|sound:sound|ch2_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[2]~5 is being clocked by boy:boy|sound:sound|ch2_start
Warning (332060): Node: boy:boy|sound:sound|sequencer_state[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|enable~_emulated is being clocked by boy:boy|sound:sound|sequencer_state[0]
Warning (332060): Node: boy:boy|sound:sound|clk_div:frame_div|o was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sequencer_state[0] is being clocked by boy:boy|sound:sound|clk_div:frame_div|o
Warning (332060): Node: boy:boy|sound:sound|ch3_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch boy:boy|sound:sound|sound_wave:sound_ch3|divider[10]~1 is being clocked by boy:boy|sound:sound|ch3_start
Warning (332060): Node: boy:boy|sound:sound|sound_wave:sound_ch3|clk_pointer_inc was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_wave:sound_ch3|current_pointer[1] is being clocked by boy:boy|sound:sound|sound_wave:sound_ch3|clk_pointer_inc
Warning (332060): Node: boy:boy|sound:sound|ch4_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[2]~5 is being clocked by boy:boy|sound:sound|ch4_start
Warning (332060): Node: boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[0] is being clocked by boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[0]
Warning (332060): Node: boy:boy|sound:sound|sound_noise:sound_ch4|clk_div was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[8] is being clocked by boy:boy|sound:sound|sound_noise:sound_ch4|clk_div
Warning (332060): Node: boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_square:sound_ch2|duty_counter[2] is being clocked by boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out
Warning (332060): Node: boy:boy|sound:sound|clk_div:freq_div|o was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out is being clocked by boy:boy|sound:sound|clk_div:freq_div|o
Warning (332060): Node: boy:boy|sound:sound|sound_square:sound_ch1|octo_freq_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register boy:boy|sound:sound|sound_square:sound_ch1|duty_counter[1] is being clocked by boy:boy|sound:sound|sound_square:sound_ch1|octo_freq_out
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst|altpll_component|auto_generated|pll1|clk[0] does not match the period requirement: 20.000
    Warning (332056): Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst|altpll_component|auto_generated|pll1|clk[1] does not match the period requirement: 20.000
    Warning (332056): Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst|altpll_component|auto_generated|pll1|clk[2] does not match the period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_15 (Rise) to clkGlb (Rise) (setup and hold)
    Critical Warning (332169): From clk_15 (Rise) to clk_4 (Rise) (setup and hold)
    Critical Warning (332169): From clk_25M (Rise) to clk_15 (Rise) (setup and hold)
    Critical Warning (332169): From clk_25M (Fall) to clk_15 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.697               0.000 clk_15 
    Info (332119):     6.606               0.000 clk_4 
    Info (332119):     7.489               0.000 clkGlb 
    Info (332119):    18.855               0.000 clk_25M 
    Info (332119):    46.172               0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case hold slack is -0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.181              -0.181 clk_25M 
    Info (332119):     0.178               0.000 altera_reserved_tck 
    Info (332119):     0.179               0.000 clk_4 
    Info (332119):     0.181               0.000 clkGlb 
    Info (332119):     0.181               0.000 clk_15 
Info (332146): Worst-case recovery slack is 8.780
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.780               0.000 clk_4 
    Info (332119):    16.340               0.000 clk_15 
    Info (332119):    35.070               0.000 clk_25M 
    Info (332119):    97.770               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.506
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.506               0.000 altera_reserved_tck 
    Info (332119):     1.800               0.000 clk_4 
    Info (332119):     1.834               0.000 clk_15 
    Info (332119):     2.913               0.000 clk_25M 
Info (332146): Worst-case minimum pulse width slack is 9.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.439               0.000 clkGlb 
    Info (332119):    19.751               0.000 clk_25M 
    Info (332119):    29.781               0.000 clk_15 
    Info (332119):    49.283               0.000 altera_reserved_tck 
    Info (332119):    99.750               0.000 clk_4 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 216.983 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 278 warnings
    Info: Peak virtual memory: 804 megabytes
    Info: Processing ended: Thu Jul  8 22:41:36 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:07


