

================================================================
== Vivado HLS Report for 'get_exg_image'
================================================================
* Date:           Wed Mar 18 11:33:48 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 43.397 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2419201|  2419201| 0.121 sec | 0.121 sec |  2419201|  2419201|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- get_exg_image_label4  |  2419200|  2419200|        42|          -|          -|  57600|    no    |
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %veg_img_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %b_channel_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %g_channel_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %r_channel_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %max_b, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %max_g, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %max_r, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (3.63ns)   --->   "%max_r_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %max_r)" [./wd_stage_1.h:33]   --->   Operation 51 'read' 'max_r_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 1> <FIFO>
ST_1 : Operation 52 [1/1] (3.63ns)   --->   "%max_g_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %max_g)" [./wd_stage_1.h:33]   --->   Operation 52 'read' 'max_g_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 1> <FIFO>
ST_1 : Operation 53 [1/1] (3.63ns)   --->   "%max_b_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %max_b)" [./wd_stage_1.h:33]   --->   Operation 53 'read' 'max_b_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 1> <FIFO>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "br label %0" [./wd_stage_1.h:40]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.76>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%min_value_V_dc_0 = phi i28 [ 8386560, %entry ], [ %select_ln51, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv ]" [./wd_stage_1.h:51]   --->   Operation 55 'phi' 'min_value_V_dc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%max_value_V_dc_0 = phi i29 [ 0, %entry ], [ %select_ln50, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv ]" [./wd_stage_1.h:50]   --->   Operation 56 'phi' 'max_value_V_dc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%min_value_V_load_i = phi i56 [ 8386560, %entry ], [ %select_ln51_1, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv ]" [./wd_stage_1.h:51]   --->   Operation 57 'phi' 'min_value_V_load_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%max_value_V_load_i = phi i56 [ 0, %entry ], [ %select_ln50_1, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv ]" [./wd_stage_1.h:50]   --->   Operation 58 'phi' 'max_value_V_load_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%i_0_i = phi i16 [ 0, %entry ], [ %i, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv ]"   --->   Operation 59 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.42ns)   --->   "%icmp_ln40 = icmp eq i16 %i_0_i, -7936" [./wd_stage_1.h:40]   --->   Operation 60 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 57600, i64 57600, i64 57600)"   --->   Operation 61 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.07ns)   --->   "%i = add i16 %i_0_i, 1" [./wd_stage_1.h:40]   --->   Operation 62 'add' 'i' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %.exit, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv" [./wd_stage_1.h:40]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (3.63ns)   --->   "%tmp_V_7 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %r_channel_data_V)" [./wd_stage_1.h:42]   --->   Operation 64 'read' 'tmp_V_7' <Predicate = (!icmp_ln40)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 1> <FIFO>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1371 = zext i8 %tmp_V_7 to i32" [./wd_stage_1.h:42]   --->   Operation 65 'zext' 'zext_ln1371' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 66 [13/13] (4.13ns)   --->   "%sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read" [./wd_stage_1.h:42]   --->   Operation 66 'sdiv' 'sdiv_ln1371' <Predicate = (!icmp_ln40)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (3.63ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %g_channel_data_V)" [./wd_stage_1.h:43]   --->   Operation 67 'read' 'tmp_V' <Predicate = (!icmp_ln40)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 1> <FIFO>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1371_1 = zext i8 %tmp_V to i32" [./wd_stage_1.h:43]   --->   Operation 68 'zext' 'zext_ln1371_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 69 [13/13] (4.13ns)   --->   "%sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read" [./wd_stage_1.h:43]   --->   Operation 69 'sdiv' 'sdiv_ln1371_1' <Predicate = (!icmp_ln40)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (3.63ns)   --->   "%tmp_V_8 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %b_channel_data_V)" [./wd_stage_1.h:44]   --->   Operation 70 'read' 'tmp_V_8' <Predicate = (!icmp_ln40)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 1> <FIFO>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1371_2 = zext i8 %tmp_V_8 to i32" [./wd_stage_1.h:44]   --->   Operation 71 'zext' 'zext_ln1371_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 72 [13/13] (4.13ns)   --->   "%sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read" [./wd_stage_1.h:44]   --->   Operation 72 'sdiv' 'sdiv_ln1371_2' <Predicate = (!icmp_ln40)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i28* %min_value_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 73 'specinterface' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i28P(i28* %min_value_V_out, i28 %min_value_V_dc_0)" [./wd_stage_1.h:51]   --->   Operation 74 'write' <Predicate = (icmp_ln40)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 1> <FIFO>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i29* %max_value_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 75 'specinterface' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i29P(i29* %max_value_V_out, i29 %max_value_V_dc_0)" [./wd_stage_1.h:50]   --->   Operation 76 'write' <Predicate = (icmp_ln40)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 1> <FIFO>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 77 'ret' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 78 [12/13] (4.13ns)   --->   "%sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read" [./wd_stage_1.h:42]   --->   Operation 78 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [12/13] (4.13ns)   --->   "%sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read" [./wd_stage_1.h:43]   --->   Operation 79 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [12/13] (4.13ns)   --->   "%sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read" [./wd_stage_1.h:44]   --->   Operation 80 'sdiv' 'sdiv_ln1371_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 81 [11/13] (4.13ns)   --->   "%sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read" [./wd_stage_1.h:42]   --->   Operation 81 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [11/13] (4.13ns)   --->   "%sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read" [./wd_stage_1.h:43]   --->   Operation 82 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [11/13] (4.13ns)   --->   "%sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read" [./wd_stage_1.h:44]   --->   Operation 83 'sdiv' 'sdiv_ln1371_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 84 [10/13] (4.13ns)   --->   "%sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read" [./wd_stage_1.h:42]   --->   Operation 84 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [10/13] (4.13ns)   --->   "%sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read" [./wd_stage_1.h:43]   --->   Operation 85 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [10/13] (4.13ns)   --->   "%sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read" [./wd_stage_1.h:44]   --->   Operation 86 'sdiv' 'sdiv_ln1371_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 87 [9/13] (4.13ns)   --->   "%sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read" [./wd_stage_1.h:42]   --->   Operation 87 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [9/13] (4.13ns)   --->   "%sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read" [./wd_stage_1.h:43]   --->   Operation 88 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [9/13] (4.13ns)   --->   "%sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read" [./wd_stage_1.h:44]   --->   Operation 89 'sdiv' 'sdiv_ln1371_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 90 [8/13] (4.13ns)   --->   "%sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read" [./wd_stage_1.h:42]   --->   Operation 90 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [8/13] (4.13ns)   --->   "%sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read" [./wd_stage_1.h:43]   --->   Operation 91 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [8/13] (4.13ns)   --->   "%sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read" [./wd_stage_1.h:44]   --->   Operation 92 'sdiv' 'sdiv_ln1371_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 93 [7/13] (4.13ns)   --->   "%sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read" [./wd_stage_1.h:42]   --->   Operation 93 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [7/13] (4.13ns)   --->   "%sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read" [./wd_stage_1.h:43]   --->   Operation 94 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [7/13] (4.13ns)   --->   "%sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read" [./wd_stage_1.h:44]   --->   Operation 95 'sdiv' 'sdiv_ln1371_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 96 [6/13] (4.13ns)   --->   "%sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read" [./wd_stage_1.h:42]   --->   Operation 96 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [6/13] (4.13ns)   --->   "%sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read" [./wd_stage_1.h:43]   --->   Operation 97 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [6/13] (4.13ns)   --->   "%sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read" [./wd_stage_1.h:44]   --->   Operation 98 'sdiv' 'sdiv_ln1371_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 99 [5/13] (4.13ns)   --->   "%sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read" [./wd_stage_1.h:42]   --->   Operation 99 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [5/13] (4.13ns)   --->   "%sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read" [./wd_stage_1.h:43]   --->   Operation 100 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [5/13] (4.13ns)   --->   "%sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read" [./wd_stage_1.h:44]   --->   Operation 101 'sdiv' 'sdiv_ln1371_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 102 [4/13] (4.13ns)   --->   "%sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read" [./wd_stage_1.h:42]   --->   Operation 102 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [4/13] (4.13ns)   --->   "%sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read" [./wd_stage_1.h:43]   --->   Operation 103 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [4/13] (4.13ns)   --->   "%sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read" [./wd_stage_1.h:44]   --->   Operation 104 'sdiv' 'sdiv_ln1371_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 105 [3/13] (4.13ns)   --->   "%sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read" [./wd_stage_1.h:42]   --->   Operation 105 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [3/13] (4.13ns)   --->   "%sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read" [./wd_stage_1.h:43]   --->   Operation 106 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [3/13] (4.13ns)   --->   "%sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read" [./wd_stage_1.h:44]   --->   Operation 107 'sdiv' 'sdiv_ln1371_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 108 [2/13] (4.13ns)   --->   "%sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read" [./wd_stage_1.h:42]   --->   Operation 108 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [2/13] (4.13ns)   --->   "%sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read" [./wd_stage_1.h:43]   --->   Operation 109 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [2/13] (4.13ns)   --->   "%sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read" [./wd_stage_1.h:44]   --->   Operation 110 'sdiv' 'sdiv_ln1371_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 14.2>
ST_14 : Operation 111 [1/13] (4.13ns)   --->   "%sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read" [./wd_stage_1.h:42]   --->   Operation 111 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%ret_V = trunc i32 %sdiv_ln1371 to i9" [./wd_stage_1.h:42]   --->   Operation 112 'trunc' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/13] (4.13ns)   --->   "%sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read" [./wd_stage_1.h:43]   --->   Operation 113 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%ret_V_14 = trunc i32 %sdiv_ln1371_1 to i9" [./wd_stage_1.h:43]   --->   Operation 114 'trunc' 'ret_V_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%lhs_V = sext i9 %ret_V to i10" [./wd_stage_1.h:43]   --->   Operation 115 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%rhs_V = sext i9 %ret_V_14 to i10" [./wd_stage_1.h:43]   --->   Operation 116 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (1.82ns)   --->   "%ret_V_15 = add nsw i10 %rhs_V, %lhs_V" [./wd_stage_1.h:43]   --->   Operation 117 'add' 'ret_V_15' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/13] (4.13ns)   --->   "%sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read" [./wd_stage_1.h:44]   --->   Operation 118 'sdiv' 'sdiv_ln1371_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%ret_V_17 = trunc i32 %sdiv_ln1371_2 to i9" [./wd_stage_1.h:44]   --->   Operation 119 'trunc' 'ret_V_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i10 %ret_V_15 to i11" [./wd_stage_1.h:44]   --->   Operation 120 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i9 %ret_V_17 to i11" [./wd_stage_1.h:44]   --->   Operation 121 'sext' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (1.73ns)   --->   "%ret_V_19 = add nsw i11 %rhs_V_5, %lhs_V_4" [./wd_stage_1.h:44]   --->   Operation 122 'add' 'ret_V_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%denominator_V = call i19 @_ssdm_op_BitConcatenate.i19.i11.i8(i11 %ret_V_19, i8 0)" [./wd_stage_1.h:44]   --->   Operation 123 'bitconcatenate' 'denominator_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (1.88ns)   --->   "%icmp_ln1498 = icmp eq i11 %ret_V_19, 0" [./wd_stage_1.h:45]   --->   Operation 124 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/1] (0.73ns)   --->   "%denominator_V_1 = select i1 %icmp_ln1498, i19 256, i19 %denominator_V" [./wd_stage_1.h:45]   --->   Operation 125 'select' 'denominator_V_1' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %tmp_V, i16 0)" [./wd_stage_1.h:46]   --->   Operation 126 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i24 %shl_ln to i25" [./wd_stage_1.h:46]   --->   Operation 127 'zext' 'zext_ln1148' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i19 %denominator_V_1 to i25" [./wd_stage_1.h:46]   --->   Operation 128 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [29/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 129 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln1148_1 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %tmp_V_7, i16 0)" [./wd_stage_1.h:47]   --->   Operation 130 'bitconcatenate' 'shl_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1148_1 = zext i24 %shl_ln1148_1 to i25" [./wd_stage_1.h:47]   --->   Operation 131 'zext' 'zext_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [29/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 132 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln1148_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %tmp_V_8, i16 0)" [./wd_stage_1.h:48]   --->   Operation 133 'bitconcatenate' 'shl_ln1148_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1148_2 = zext i24 %shl_ln1148_2 to i25" [./wd_stage_1.h:48]   --->   Operation 134 'zext' 'zext_ln1148_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [29/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 135 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.94>
ST_15 : Operation 136 [28/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 136 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [28/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 137 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [28/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 138 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.94>
ST_16 : Operation 139 [27/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 139 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [27/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 140 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [27/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 141 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.94>
ST_17 : Operation 142 [26/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 142 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [26/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 143 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [26/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 144 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.94>
ST_18 : Operation 145 [25/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 145 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [25/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 146 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [25/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 147 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.94>
ST_19 : Operation 148 [24/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 148 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 149 [24/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 149 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [24/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 150 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.94>
ST_20 : Operation 151 [23/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 151 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 152 [23/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 152 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 153 [23/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 153 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.94>
ST_21 : Operation 154 [22/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 154 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 155 [22/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 155 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 156 [22/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 156 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.94>
ST_22 : Operation 157 [21/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 157 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 158 [21/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 158 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 159 [21/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 159 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.94>
ST_23 : Operation 160 [20/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 160 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 161 [20/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 161 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 162 [20/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 162 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.94>
ST_24 : Operation 163 [19/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 163 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 164 [19/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 164 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [19/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 165 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.94>
ST_25 : Operation 166 [18/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 166 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 167 [18/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 167 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [18/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 168 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.94>
ST_26 : Operation 169 [17/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 169 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 170 [17/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 170 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 171 [17/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 171 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.94>
ST_27 : Operation 172 [16/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 172 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 173 [16/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 173 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 174 [16/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 174 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.94>
ST_28 : Operation 175 [15/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 175 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 176 [15/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 176 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 177 [15/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 177 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.94>
ST_29 : Operation 178 [14/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 178 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 179 [14/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 179 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 180 [14/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 180 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.94>
ST_30 : Operation 181 [13/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 181 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 182 [13/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 182 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 183 [13/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 183 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.94>
ST_31 : Operation 184 [12/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 184 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 185 [12/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 185 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 186 [12/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 186 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.94>
ST_32 : Operation 187 [11/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 187 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 188 [11/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 188 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 189 [11/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 189 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.94>
ST_33 : Operation 190 [10/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 190 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 191 [10/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 191 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 192 [10/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 192 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.94>
ST_34 : Operation 193 [9/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 193 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 194 [9/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 194 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 195 [9/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 195 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.94>
ST_35 : Operation 196 [8/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 196 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 197 [8/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 197 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 198 [8/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 198 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.94>
ST_36 : Operation 199 [7/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 199 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 200 [7/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 200 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 201 [7/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 201 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.94>
ST_37 : Operation 202 [6/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 202 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 203 [6/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 203 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 204 [6/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 204 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.94>
ST_38 : Operation 205 [5/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 205 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 206 [5/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 206 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 207 [5/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 207 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.94>
ST_39 : Operation 208 [4/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 208 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 209 [4/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 209 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 210 [4/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 210 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.94>
ST_40 : Operation 211 [3/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 211 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 212 [3/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 212 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 213 [3/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 213 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.94>
ST_41 : Operation 214 [2/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 214 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 215 [2/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 215 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 216 [2/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 216 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 12.5>
ST_42 : Operation 217 [1/29] (3.94ns)   --->   "%sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148" [./wd_stage_1.h:46]   --->   Operation 217 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln7 = call i26 @_ssdm_op_BitConcatenate.i26.i25.i1(i25 %sdiv_ln1148, i1 false)" [./wd_stage_1.h:48]   --->   Operation 218 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i26 %shl_ln7 to i27" [./wd_stage_1.h:48]   --->   Operation 219 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 220 [1/29] (3.94ns)   --->   "%sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148" [./wd_stage_1.h:47]   --->   Operation 220 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i25 %sdiv_ln1148_1 to i27" [./wd_stage_1.h:48]   --->   Operation 221 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 222 [1/1] (2.37ns)   --->   "%sub_ln703 = sub i27 %sext_ln703, %sext_ln703_6" [./wd_stage_1.h:48]   --->   Operation 222 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 223 [1/29] (3.94ns)   --->   "%sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148" [./wd_stage_1.h:48]   --->   Operation 223 'sdiv' 'sdiv_ln1148_2' <Predicate = true> <Delay = 3.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 3.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i25 %sdiv_ln1148_2 to i27" [./wd_stage_1.h:48]   --->   Operation 224 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 225 [1/1] (2.40ns)   --->   "%tmp_V_9 = sub i27 %sub_ln703, %sext_ln703_7" [./wd_stage_1.h:48]   --->   Operation 225 'sub' 'tmp_V_9' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i27 %tmp_V_9 to i56" [./wd_stage_1.h:48]   --->   Operation 226 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i27 %tmp_V_9 to i26" [./wd_stage_1.h:48]   --->   Operation 227 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 228 [1/1] (2.45ns)   --->   "%icmp_ln935 = icmp eq i27 %sub_ln703, %sext_ln703_7" [./wd_stage_1.h:49]   --->   Operation 228 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 229 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %tmp_V_9, i32 26)" [./wd_stage_1.h:49]   --->   Operation 229 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 230 [1/1] (2.37ns)   --->   "%sub_ln939 = sub i26 0, %trunc_ln703" [./wd_stage_1.h:49]   --->   Operation 230 'sub' 'sub_ln939' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 231 [1/1] (0.76ns)   --->   "%tmp_V_10 = select i1 %p_Result_9, i26 %sub_ln939, i26 %trunc_ln703" [./wd_stage_1.h:49]   --->   Operation 231 'select' 'tmp_V_10' <Predicate = true> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 232 [1/1] (2.85ns)   --->   "%icmp_ln1495 = icmp slt i56 %max_value_V_load_i, %sext_ln703_8" [./wd_stage_1.h:50]   --->   Operation 232 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 2.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i27 %tmp_V_9 to i29" [./wd_stage_1.h:50]   --->   Operation 233 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 234 [1/1] (0.80ns)   --->   "%select_ln50 = select i1 %icmp_ln1495, i29 %sext_ln203, i29 %max_value_V_dc_0" [./wd_stage_1.h:50]   --->   Operation 234 'select' 'select_ln50' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 235 [1/1] (0.94ns)   --->   "%select_ln50_1 = select i1 %icmp_ln1495, i56 %sext_ln703_8, i56 %max_value_V_load_i" [./wd_stage_1.h:50]   --->   Operation 235 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 236 [1/1] (2.85ns)   --->   "%icmp_ln1494 = icmp sgt i56 %min_value_V_load_i, %sext_ln703_8" [./wd_stage_1.h:51]   --->   Operation 236 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i27 %tmp_V_9 to i28" [./wd_stage_1.h:51]   --->   Operation 237 'sext' 'sext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 238 [1/1] (0.83ns)   --->   "%select_ln51 = select i1 %icmp_ln1494, i28 %sext_ln203_1, i28 %min_value_V_dc_0" [./wd_stage_1.h:51]   --->   Operation 238 'select' 'select_ln51' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 239 [1/1] (0.94ns)   --->   "%select_ln51_1 = select i1 %icmp_ln1494, i56 %sext_ln703_8, i56 %min_value_V_load_i" [./wd_stage_1.h:51]   --->   Operation 239 'select' 'select_ln51_1' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 43 <SV = 42> <Delay = 43.3>
ST_43 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind" [./wd_stage_1.h:40]   --->   Operation 240 'specloopname' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln938 = zext i26 %tmp_V_10 to i32" [./wd_stage_1.h:49]   --->   Operation 241 'zext' 'zext_ln938' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln938_1 = zext i26 %tmp_V_10 to i56" [./wd_stage_1.h:49]   --->   Operation 242 'zext' 'zext_ln938_1' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_s = call i56 @llvm.part.select.i56(i56 %zext_ln938_1, i32 55, i32 0) nounwind" [./wd_stage_1.h:49]   --->   Operation 243 'partselect' 'p_Result_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_10 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 -1, i56 %p_Result_s)" [./wd_stage_1.h:49]   --->   Operation 244 'bitconcatenate' 'p_Result_10' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 245 [1/1] (4.06ns)   --->   "%tmp_i = call i64 @llvm.cttz.i64(i64 %p_Result_10, i1 true) nounwind" [./wd_stage_1.h:49]   --->   Operation 245 'cttz' 'tmp_i' <Predicate = (!icmp_ln935)> <Delay = 4.06> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 246 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp_i to i32" [./wd_stage_1.h:49]   --->   Operation 246 'trunc' 'l' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 247 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 56, %l" [./wd_stage_1.h:49]   --->   Operation 247 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 248 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [./wd_stage_1.h:49]   --->   Operation 248 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 249 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [./wd_stage_1.h:49]   --->   Operation 249 'partselect' 'tmp' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 250 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp, 0" [./wd_stage_1.h:49]   --->   Operation 250 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i6" [./wd_stage_1.h:49]   --->   Operation 251 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 252 [1/1] (1.82ns)   --->   "%sub_ln947 = sub i6 17, %trunc_ln947" [./wd_stage_1.h:49]   --->   Operation 252 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i6 %sub_ln947 to i56" [./wd_stage_1.h:49]   --->   Operation 253 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i56 -1, %zext_ln947" [./wd_stage_1.h:49]   --->   Operation 254 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_6 = and i56 %zext_ln938_1, %lshr_ln947" [./wd_stage_1.h:49]   --->   Operation 255 'and' 'p_Result_6' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 256 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i56 %p_Result_6, 0" [./wd_stage_1.h:49]   --->   Operation 256 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [./wd_stage_1.h:49]   --->   Operation 257 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [./wd_stage_1.h:49]   --->   Operation 258 'bitselect' 'tmp_45' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%xor_ln949 = xor i1 %tmp_45, true" [./wd_stage_1.h:49]   --->   Operation 259 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %zext_ln938_1, i32 %lsb_index)" [./wd_stage_1.h:49]   --->   Operation 260 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%and_ln949 = and i1 %p_Result_3, %xor_ln949" [./wd_stage_1.h:49]   --->   Operation 261 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%or_ln949 = or i1 %and_ln949, %a" [./wd_stage_1.h:49]   --->   Operation 262 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 263 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [./wd_stage_1.h:49]   --->   Operation 263 'bitconcatenate' 'or_ln_i' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_43 : Operation 264 [1/1] (2.47ns)   --->   "%icmp_ln954 = icmp sgt i32 %lsb_index, 0" [./wd_stage_1.h:49]   --->   Operation 264 'icmp' 'icmp_ln954' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 265 [1/1] (2.55ns)   --->   "%add_ln954 = add nsw i32 -25, %sub_ln944" [./wd_stage_1.h:49]   --->   Operation 265 'add' 'add_ln954' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln954 = lshr i32 %zext_ln938, %add_ln954" [./wd_stage_1.h:49]   --->   Operation 266 'lshr' 'lshr_ln954' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 267 [1/1] (2.55ns)   --->   "%sub_ln954 = sub i32 25, %sub_ln944" [./wd_stage_1.h:49]   --->   Operation 267 'sub' 'sub_ln954' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln954 = zext i32 %sub_ln954 to i56" [./wd_stage_1.h:49]   --->   Operation 268 'zext' 'zext_ln954' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln954 = shl i56 %zext_ln938_1, %zext_ln954" [./wd_stage_1.h:49]   --->   Operation 269 'shl' 'shl_ln954' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%trunc_ln954 = trunc i56 %shl_ln954 to i32" [./wd_stage_1.h:49]   --->   Operation 270 'trunc' 'trunc_ln954' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln954, i32 %lshr_ln954, i32 %trunc_ln954" [./wd_stage_1.h:49]   --->   Operation 271 'select' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 272 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_1 = add i32 %or_ln_i, %m" [./wd_stage_1.h:49]   --->   Operation 272 'add' 'm_1' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 273 [1/1] (0.00ns)   --->   "%m_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_1, i32 1, i32 31)" [./wd_stage_1.h:49]   --->   Operation 273 'partselect' 'm_4' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 274 [1/1] (0.00ns)   --->   "%m_5 = zext i31 %m_4 to i32" [./wd_stage_1.h:49]   --->   Operation 274 'zext' 'm_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_1, i32 25)" [./wd_stage_1.h:49]   --->   Operation 275 'bitselect' 'tmp_46' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 276 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_46, i8 127, i8 126" [./wd_stage_1.h:49]   --->   Operation 276 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i64 %tmp_i to i8" [./wd_stage_1.h:49]   --->   Operation 277 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 48, %trunc_ln943" [./wd_stage_1.h:49]   --->   Operation 278 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 279 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [./wd_stage_1.h:49]   --->   Operation 279 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_64_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_9, i8 %add_ln964)" [./wd_stage_1.h:49]   --->   Operation 280 'bitconcatenate' 'tmp_64_i' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 281 [1/1] (0.00ns)   --->   "%p_Result_11 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_5, i9 %tmp_64_i, i32 23, i32 31)" [./wd_stage_1.h:49]   --->   Operation 281 'partset' 'p_Result_11' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 282 [1/1] (0.69ns)   --->   "%reg_V = select i1 %icmp_ln935, i32 0, i32 %p_Result_11" [./wd_stage_1.h:49]   --->   Operation 282 'select' 'reg_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i32 %reg_V to i31" [./wd_stage_1.h:49]   --->   Operation 283 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 284 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [./wd_stage_1.h:49]   --->   Operation 284 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 285 [1/1] (0.00ns)   --->   "%p_Result_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)" [./wd_stage_1.h:49]   --->   Operation 285 'partselect' 'p_Result_i' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 286 [1/1] (0.00ns)   --->   "%exp_V = zext i8 %p_Result_i to i9" [./wd_stage_1.h:49]   --->   Operation 286 'zext' 'exp_V' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i32 %reg_V to i23" [./wd_stage_1.h:49]   --->   Operation 287 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_65_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [./wd_stage_1.h:49]   --->   Operation 288 'bitconcatenate' 'tmp_65_i' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 289 [1/1] (2.47ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln262, 0" [./wd_stage_1.h:49]   --->   Operation 289 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 290 [1/1] (1.82ns)   --->   "%sh_amt = sub i9 150, %exp_V" [./wd_stage_1.h:49]   --->   Operation 290 'sub' 'sh_amt' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%sext_ln281 = sext i9 %sh_amt to i24" [./wd_stage_1.h:49]   --->   Operation 291 'sext' 'sext_ln281' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 292 [1/1] (1.55ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_i, -106" [./wd_stage_1.h:49]   --->   Operation 292 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%zext_ln283 = zext i24 %tmp_65_i to i32" [./wd_stage_1.h:49]   --->   Operation 293 'zext' 'zext_ln283' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 294 [1/1] (1.66ns)   --->   "%icmp_ln284 = icmp sgt i9 %sh_amt, 0" [./wd_stage_1.h:49]   --->   Operation 294 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 295 [1/1] (1.66ns)   --->   "%icmp_ln285 = icmp slt i9 %sh_amt, 25" [./wd_stage_1.h:49]   --->   Operation 295 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 296 [1/1] (1.82ns)   --->   "%sh_amt_1 = sub i9 0, %sh_amt" [./wd_stage_1.h:49]   --->   Operation 296 'sub' 'sh_amt_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%zext_ln294 = zext i9 %sh_amt_1 to i32" [./wd_stage_1.h:49]   --->   Operation 297 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_48 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sh_amt_1, i32 5, i32 7)" [./wd_stage_1.h:49]   --->   Operation 298 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 299 [1/1] (1.13ns)   --->   "%icmp_ln295 = icmp slt i3 %tmp_48, 1" [./wd_stage_1.h:49]   --->   Operation 299 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%lshr_ln286 = lshr i24 %tmp_65_i, %sext_ln281" [./wd_stage_1.h:49]   --->   Operation 300 'lshr' 'lshr_ln286' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [./wd_stage_1.h:49]   --->   Operation 301 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%select_ln288 = select i1 %tmp_49, i32 -1, i32 0" [./wd_stage_1.h:49]   --->   Operation 302 'select' 'select_ln288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%shl_ln297 = shl i32 %zext_ln283, %zext_ln294" [./wd_stage_1.h:49]   --->   Operation 303 'shl' 'shl_ln297' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [./wd_stage_1.h:49]   --->   Operation 304 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [./wd_stage_1.h:49]   --->   Operation 305 'and' 'and_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 306 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln282 = select i1 %and_ln282, i24 %tmp_65_i, i24 0" [./wd_stage_1.h:49]   --->   Operation 306 'select' 'select_ln282' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 307 [1/1] (0.97ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [./wd_stage_1.h:49]   --->   Operation 307 'or' 'or_ln282' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [./wd_stage_1.h:49]   --->   Operation 308 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 309 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %icmp_ln284, %xor_ln282" [./wd_stage_1.h:49]   --->   Operation 309 'and' 'and_ln284' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285 = and i1 %and_ln284, %icmp_ln285" [./wd_stage_1.h:49]   --->   Operation 310 'and' 'and_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 311 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285 = select i1 %and_ln285, i24 %lshr_ln286, i24 %select_ln282" [./wd_stage_1.h:49]   --->   Operation 311 'select' 'select_ln285' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%zext_ln285 = zext i24 %select_ln285 to i32" [./wd_stage_1.h:49]   --->   Operation 312 'zext' 'zext_ln285' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [./wd_stage_1.h:49]   --->   Operation 313 'or' 'or_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%xor_ln284 = xor i1 %or_ln284, true" [./wd_stage_1.h:49]   --->   Operation 314 'xor' 'xor_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 315 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295 = and i1 %icmp_ln295, %xor_ln284" [./wd_stage_1.h:49]   --->   Operation 315 'and' 'and_ln295' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%select_ln295 = select i1 %and_ln295, i32 %shl_ln297, i32 %zext_ln285" [./wd_stage_1.h:49]   --->   Operation 316 'select' 'select_ln295' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 317 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln278 = select i1 %icmp_ln278, i32 0, i32 %select_ln295" [./wd_stage_1.h:49]   --->   Operation 317 'select' 'select_ln278' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%xor_ln285 = xor i1 %icmp_ln285, true" [./wd_stage_1.h:49]   --->   Operation 318 'xor' 'xor_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%and_ln285_1 = and i1 %and_ln284, %xor_ln285" [./wd_stage_1.h:49]   --->   Operation 319 'and' 'and_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 320 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln285_1 = select i1 %and_ln285_1, i32 %select_ln288, i32 %select_ln278" [./wd_stage_1.h:49]   --->   Operation 320 'select' 'select_ln285_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 321 [1/1] (2.55ns)   --->   "%sub_ln461 = sub i32 0, %select_ln285_1" [./wd_stage_1.h:49]   --->   Operation 321 'sub' 'sub_ln461' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 322 [1/1] (0.69ns)   --->   "%select_ln303 = select i1 %p_Result_12, i32 %sub_ln461, i32 %select_ln285_1" [./wd_stage_1.h:49]   --->   Operation 322 'select' 'select_ln303' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 323 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %veg_img_data_V, i32 %select_ln303)" [./wd_stage_1.h:49]   --->   Operation 323 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 1> <FIFO>
ST_43 : Operation 324 [1/1] (0.00ns)   --->   "br label %0" [./wd_stage_1.h:40]   --->   Operation 324 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'max_r' (./wd_stage_1.h:33) [17]  (3.63 ns)

 <State 2>: 7.77ns
The critical path consists of the following:
	fifo read on port 'r_channel_data_V' (./wd_stage_1.h:42) [33]  (3.63 ns)
	'sdiv' operation ('sdiv_ln1371', ./wd_stage_1.h:42) [35]  (4.13 ns)

 <State 3>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', ./wd_stage_1.h:42) [35]  (4.13 ns)

 <State 4>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', ./wd_stage_1.h:42) [35]  (4.13 ns)

 <State 5>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', ./wd_stage_1.h:42) [35]  (4.13 ns)

 <State 6>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', ./wd_stage_1.h:42) [35]  (4.13 ns)

 <State 7>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', ./wd_stage_1.h:42) [35]  (4.13 ns)

 <State 8>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', ./wd_stage_1.h:42) [35]  (4.13 ns)

 <State 9>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', ./wd_stage_1.h:42) [35]  (4.13 ns)

 <State 10>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', ./wd_stage_1.h:42) [35]  (4.13 ns)

 <State 11>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', ./wd_stage_1.h:42) [35]  (4.13 ns)

 <State 12>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', ./wd_stage_1.h:42) [35]  (4.13 ns)

 <State 13>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', ./wd_stage_1.h:42) [35]  (4.13 ns)

 <State 14>: 14.2ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', ./wd_stage_1.h:42) [35]  (4.13 ns)
	'add' operation ('ret.V', ./wd_stage_1.h:43) [43]  (1.82 ns)
	'add' operation ('ret.V', ./wd_stage_1.h:44) [50]  (1.73 ns)
	'icmp' operation ('icmp_ln1498', ./wd_stage_1.h:45) [52]  (1.88 ns)
	'select' operation ('denominator.V', ./wd_stage_1.h:45) [53]  (0.732 ns)
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 15>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 16>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 17>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 18>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 19>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 20>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 21>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 22>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 23>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 24>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 25>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 26>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 27>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 28>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 29>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 30>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 31>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 32>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 33>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 34>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 35>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 36>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 37>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 38>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 39>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 40>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 41>: 3.95ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)

 <State 42>: 12.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:46) [57]  (3.95 ns)
	'sub' operation ('sub_ln703', ./wd_stage_1.h:48) [64]  (2.37 ns)
	'sub' operation ('tmp.V', ./wd_stage_1.h:48) [69]  (2.4 ns)
	'icmp' operation ('icmp_ln1495', ./wd_stage_1.h:50) [159]  (2.86 ns)
	'select' operation ('select_ln50_1', ./wd_stage_1.h:50) [162]  (0.943 ns)

 <State 43>: 43.4ns
The critical path consists of the following:
	'cttz' operation ('tmp_i', ./wd_stage_1.h:49) [80]  (4.06 ns)
	'sub' operation ('sub_ln944', ./wd_stage_1.h:49) [82]  (2.55 ns)
	'add' operation ('lsb_index', ./wd_stage_1.h:49) [83]  (2.55 ns)
	'icmp' operation ('icmp_ln947', ./wd_stage_1.h:49) [85]  (2.47 ns)
	'and' operation ('a', ./wd_stage_1.h:49) [92]  (0 ns)
	'or' operation ('or_ln949', ./wd_stage_1.h:49) [97]  (0 ns)
	'add' operation ('m', ./wd_stage_1.h:49) [107]  (4.42 ns)
	'select' operation ('select_ln964', ./wd_stage_1.h:49) [111]  (1.25 ns)
	'add' operation ('add_ln964', ./wd_stage_1.h:49) [114]  (3.67 ns)
	'select' operation ('reg.V', ./wd_stage_1.h:49) [117]  (0.698 ns)
	'sub' operation ('sh_amt', ./wd_stage_1.h:49) [125]  (1.82 ns)
	'icmp' operation ('icmp_ln284', ./wd_stage_1.h:49) [129]  (1.66 ns)
	'and' operation ('and_ln284', ./wd_stage_1.h:49) [144]  (0.978 ns)
	'and' operation ('and_ln285', ./wd_stage_1.h:49) [145]  (0 ns)
	'select' operation ('select_ln285', ./wd_stage_1.h:49) [146]  (4.2 ns)
	'select' operation ('select_ln295', ./wd_stage_1.h:49) [151]  (0 ns)
	'select' operation ('select_ln278', ./wd_stage_1.h:49) [152]  (4.2 ns)
	'select' operation ('select_ln285_1', ./wd_stage_1.h:49) [155]  (0.993 ns)
	'sub' operation ('sub_ln461', ./wd_stage_1.h:49) [156]  (2.55 ns)
	'select' operation ('select_ln303', ./wd_stage_1.h:49) [157]  (0.698 ns)
	fifo write on port 'veg_img_data_V' (./wd_stage_1.h:49) [158]  (3.63 ns)
	blocking operation 0.978 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
