\doxysection{stm32f4xx\+\_\+ll\+\_\+rcc.\+h}
\hypertarget{stm32f4xx__ll__rcc_8h_source}{}\label{stm32f4xx__ll__rcc_8h_source}\index{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_rcc.h@{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_rcc.h}}
\mbox{\hyperlink{stm32f4xx__ll__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_LL\_RCC\_H}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_LL\_RCC\_H}}
\DoxyCodeLine{00021\ }
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00023\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00025\ }
\DoxyCodeLine{00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#if\ defined(RCC)}}
\DoxyCodeLine{00034\ }
\DoxyCodeLine{00039\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLSAIDIVR)}}
\DoxyCodeLine{00046\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ aRCC\_PLLSAIDIVRPrescTable[4]\ =\ \{2,\ 4,\ 8,\ 16\};}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLSAIDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00048\ }
\DoxyCodeLine{00052\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00053\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00062\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00075\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00076\ \{}
\DoxyCodeLine{00077\ \ \ uint32\_t\ SYSCLK\_Frequency;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00078\ \ \ uint32\_t\ HCLK\_Frequency;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00079\ \ \ uint32\_t\ PCLK1\_Frequency;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00080\ \ \ uint32\_t\ PCLK2\_Frequency;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00081\ \}\ LL\_RCC\_ClocksTypeDef;}
\DoxyCodeLine{00082\ }
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00091\ }
\DoxyCodeLine{00092\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSE\_VALUE)}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#define\ HSE\_VALUE\ \ \ \ 25000000U\ \ }}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSE\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00106\ }
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSI\_VALUE)}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#define\ HSI\_VALUE\ \ \ \ 16000000U\ \ }}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00110\ }
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#if\ !defined\ \ (LSE\_VALUE)}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\#define\ LSE\_VALUE\ \ \ \ 32768U\ \ \ \ \ }}
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LSE\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00114\ }
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#if\ !defined\ \ (LSI\_VALUE)}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#define\ LSI\_VALUE\ \ \ \ 32000U\ \ \ \ \ }}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00118\ }
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#if\ !defined\ \ (EXTERNAL\_CLOCK\_VALUE)}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#define\ EXTERNAL\_CLOCK\_VALUE\ \ \ \ 12288000U\ }}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ EXTERNAL\_CLOCK\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYC\ \ \ \ \ }}
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYC\ \ \ \ \ }}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYC\ \ \ \ \ }}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYC\ \ \ \ \ }}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYC\ \ \ \ \ }}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLI2SRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLI2SRDYC\ \ }}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLSAIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLSAIRDYC\ \ }}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_CSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_CSSC\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYF\ \ \ \ \ }}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYF\ \ \ \ \ }}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYF\ \ \ \ \ }}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYF\ \ \ \ \ }}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYF\ \ \ \ \ }}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLI2SRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLI2SRDYF\ \ }}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLSAIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLSAIRDYF\ \ }}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_CSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_CSSF\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_LPWRRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LPWRRSTF\ \ \ }}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_PINRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF\ \ \ \ }}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_PORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PORRSTF\ \ \ \ }}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_SFTRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_SFTRSTF\ \ \ \ }}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_IWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF\ \ \ }}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_WWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_WWDGRSTF\ \ \ }}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#if\ defined(RCC\_CSR\_BORRSTF)}}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_BORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_BORRSTF\ \ \ \ }}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CSR\_BORRSTF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLI2SRDYIE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLI2SRDYIE\ \ \ }}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLSAIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLSAIRDYIE\ \ \ }}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSI\ \ \ \ }}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSE\ \ \ \ }}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_PLL\ \ \ \ }}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_SW\_PLLR)}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_PLLR\ \ \ }}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_SW\_PLLR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSI\ \ \ \ RCC\_CFGR\_SWS\_HSI\ \ \ }}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSE\ \ \ \ RCC\_CFGR\_SWS\_HSE\ \ \ }}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLL\ \ \ \ RCC\_CFGR\_SWS\_PLL\ \ \ }}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLR\_SYSCLK\_SUPPORT)}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLLR\ \ \ RCC\_CFGR\_SWS\_PLLR\ \ }}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLR\_SYSCLK\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV1\ \ \ }}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV2\ \ \ }}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV4\ \ \ }}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV8\ \ \ }}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV16\ \ }}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV64\ \ }}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV128\ }}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_256\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV256\ }}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_512\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV512\ }}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV1\ \ }}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV2\ \ }}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV4\ \ }}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV8\ \ }}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV16\ }}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV1\ \ }}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV2\ \ }}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV4\ \ }}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV8\ \ }}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV16\ }}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1|0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1|(RCC\_CFGR\_MCO1\_0\ >>\ 16U))\ \ \ \ \ \ \ }}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1|(RCC\_CFGR\_MCO1\_1\ >>\ 16U))\ \ \ \ \ \ \ }}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1|((RCC\_CFGR\_MCO1\_1|RCC\_CFGR\_MCO1\_0)\ >>\ 16U))\ \ \ \ \ \ \ }}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO2)}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2|0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00269\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2SOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2|(RCC\_CFGR\_MCO2\_0\ >>\ 16U))\ \ \ \ \ \ \ }}
\DoxyCodeLine{00270\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2|(RCC\_CFGR\_MCO2\_1\ >>\ 16U))\ \ \ \ \ \ \ }}
\DoxyCodeLine{00271\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2|((RCC\_CFGR\_MCO2\_1|RCC\_CFGR\_MCO2\_0)\ >>\ 16U))\ \ \ \ \ \ \ }}
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCO2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00280\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1PRE|0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1PRE|(RCC\_CFGR\_MCO1PRE\_2\ >>\ 16U))\ \ \ \ \ \ \ }}
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1PRE|((RCC\_CFGR\_MCO1PRE\_2|RCC\_CFGR\_MCO1PRE\_0)\ >>\ 16U))\ \ \ \ \ \ \ }}
\DoxyCodeLine{00283\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1PRE|((RCC\_CFGR\_MCO1PRE\_2|RCC\_CFGR\_MCO1PRE\_1)\ >>\ 16U))\ \ \ \ \ \ \ }}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1PRE|(RCC\_CFGR\_MCO1PRE\ >>\ 16U))\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO2PRE)}}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2PRE|0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2PRE|(RCC\_CFGR\_MCO2PRE\_2\ >>\ 16U))\ \ \ \ \ \ \ }}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2PRE|((RCC\_CFGR\_MCO2PRE\_2|RCC\_CFGR\_MCO2PRE\_0)\ >>\ 16U))\ \ \ \ \ \ \ }}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2PRE|((RCC\_CFGR\_MCO2PRE\_2|RCC\_CFGR\_MCO2PRE\_1)\ >>\ 16U))\ \ \ \ \ \ \ }}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2PRE|(RCC\_CFGR\_MCO2PRE\ >>\ 16U))\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCO2PRE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_NOCLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_RTCPRE\_1\ \ \ \ \ \ \ }}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_RTCPRE\_2\ \ \ \ \ \ \ }}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_RTCPRE\_3\ \ \ \ \ \ \ }}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_RTCPRE\_4\ \ \ \ \ \ \ }}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00322\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PERIPH\_FREQUENCY\_NO\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PERIPH\_FREQUENCY\_NA\ \ \ \ \ \ \ \ \ 0xFFFFFFFFU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00344\ }
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#if\ defined(FMPI2C1)}}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#define\ LL\_RCC\_FMPI2C1\_CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00350\ \textcolor{preprocessor}{\#define\ LL\_RCC\_FMPI2C1\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ RCC\_DCKCFGR2\_FMPI2C1SEL\_0\ }}
\DoxyCodeLine{00351\ \textcolor{preprocessor}{\#define\ LL\_RCC\_FMPI2C1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_FMPI2C1SEL\_1\ }}
\DoxyCodeLine{00355\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMPI2C1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00356\ }
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{00361\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_PCLK1\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_LPTIM1SEL\_0\ \ \ \ }}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_LPTIM1SEL\_1\ \ \ \ }}
\DoxyCodeLine{00364\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR2\_LPTIM1SEL\_1\ |\ RCC\_DCKCFGR2\_LPTIM1SEL\_0)\ \ \ \ \ \ }}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00369\ }
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{00374\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1SRC)}}
\DoxyCodeLine{00375\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1SRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1SRC\ |\ (RCC\_DCKCFGR\_SAI1SRC\_0\ >>\ 16))\ \ \ }}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1SRC\ |\ (RCC\_DCKCFGR\_SAI1SRC\_1\ >>\ 16))\ \ \ }}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1SRC\ |\ (RCC\_DCKCFGR\_SAI1SRC\ >>\ 16))\ \ \ \ \ }}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI2SRC)}}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI2SRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI2SRC\ |\ (RCC\_DCKCFGR\_SAI2SRC\_0\ >>\ 16))\ \ \ }}
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI2SRC\ |\ (RCC\_DCKCFGR\_SAI2SRC\_1\ >>\ 16))\ \ \ }}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLLSRC\ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI2SRC\ |\ (RCC\_DCKCFGR\_SAI2SRC\ >>\ 16))\ \ \ \ \ }}
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI2SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00386\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1ASRC)}}
\DoxyCodeLine{00387\ \textcolor{preprocessor}{\#if\ defined(RCC\_SAI1A\_PLLSOURCE\_SUPPORT)}}
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ (RCC\_DCKCFGR\_SAI1ASRC\_0\ >>\ 16))\ }}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ (RCC\_DCKCFGR\_SAI1ASRC\_1\ >>\ 16))\ }}
\DoxyCodeLine{00391\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PLLSRC\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ (RCC\_DCKCFGR\_SAI1ASRC\ >>\ 16))\ \ \ }}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00393\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PLLSAI\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ (RCC\_DCKCFGR\_SAI1ASRC\_0\ >>\ 16))\ }}
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ (RCC\_DCKCFGR\_SAI1ASRC\_1\ >>\ 16))\ }}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_SAI1A\_PLLSOURCE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1ASRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1BSRC)}}
\DoxyCodeLine{00399\ \textcolor{preprocessor}{\#if\ defined(RCC\_SAI1B\_PLLSOURCE\_SUPPORT)}}
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00401\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ (RCC\_DCKCFGR\_SAI1BSRC\_0\ >>\ 16))\ }}
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ (RCC\_DCKCFGR\_SAI1BSRC\_1\ >>\ 16))\ }}
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PLLSRC\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ (RCC\_DCKCFGR\_SAI1BSRC\ >>\ 16))\ \ \ }}
\DoxyCodeLine{00404\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PLLSAI\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ (RCC\_DCKCFGR\_SAI1BSRC\_0\ >>\ 16))\ }}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ (RCC\_DCKCFGR\_SAI1BSRC\_1\ >>\ 16))\ }}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_SAI1B\_PLLSOURCE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1BSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00414\ }
\DoxyCodeLine{00415\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)\ ||\ defined(RCC\_DCKCFGR2\_SDIOSEL)}}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\_PLL48CLK\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)}}
\DoxyCodeLine{00421\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SDIOSEL\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_SDIOSEL\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ ||\ RCC\_DCKCFGR2\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00429\ }
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DSI\_CLKSOURCE\_PHY\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DSI\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_DSISEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00439\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00440\ }
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CEC\_CLKSOURCE\_HSI\_DIV488\ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CEC\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_CECSEL\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00451\ }
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_I2SSRC)}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLLI2S\ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ RCC\_CFGR\_I2SSRC\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2SSRC)}}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2SSRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2SSRC\ |\ (RCC\_DCKCFGR\_I2SSRC\_0\ >>\ 16))\ \ \ }}
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLLSRC\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2SSRC\ |\ (RCC\_DCKCFGR\_I2SSRC\_1\ >>\ 16))\ \ \ }}
\DoxyCodeLine{00463\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00464\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2S1SRC)}}
\DoxyCodeLine{00465\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S1SRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00466\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S1SRC\ |\ (RCC\_DCKCFGR\_I2S1SRC\_0\ >>\ 16))\ }}
\DoxyCodeLine{00467\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S1SRC\ |\ (RCC\_DCKCFGR\_I2S1SRC\_1\ >>\ 16))\ }}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLLSRC\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S1SRC\ |\ (RCC\_DCKCFGR\_I2S1SRC\ >>\ 16))\ \ \ }}
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2S1SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00470\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2S2SRC)}}
\DoxyCodeLine{00471\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S2SRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00472\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S2SRC\ |\ (RCC\_DCKCFGR\_I2S2SRC\_0\ >>\ 16))\ }}
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S2SRC\ |\ (RCC\_DCKCFGR\_I2S2SRC\_1\ >>\ 16))\ }}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\_PLLSRC\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S2SRC\ |\ (RCC\_DCKCFGR\_I2S2SRC\ >>\ 16))\ \ \ }}
\DoxyCodeLine{00475\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2S2SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00480\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{00484\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{00485\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00486\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ RCC\_DCKCFGR\_CK48MSEL\ \ \ \ \ \ \ }}
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00488\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ RCC\_DCKCFGR2\_CK48MSEL\ \ \ \ \ \ }}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00493\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)\ \&\&\ !defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{00494\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ RCC\_DCKCFGR2\_CK48MSEL\ \ \ \ \ \ }}
\DoxyCodeLine{00495\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ \&\&\ !RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLLSAI\ \ \ \ \ }}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)\ \&\&\ !defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLLI2S\ \ \ \ \ }}
\DoxyCodeLine{00511\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ \&\&\ !RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00515\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00516\ }
\DoxyCodeLine{00517\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB\_OTG\_HS)}}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLLSAI\ \ \ \ \ }}
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00525\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)\ \&\&\ !defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{00526\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLLI2S\ \ \ \ \ }}
\DoxyCodeLine{00527\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ \&\&\ !RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\_OTG\_HS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00532\ }
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00534\ }
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)\ ||\ defined(DFSDM2\_Channel0)}}
\DoxyCodeLine{00539\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\_I2S1\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_CKDFSDM1ASEL\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00540\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\_I2S2\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_CKDFSDM1ASEL\ |\ (RCC\_DCKCFGR\_CKDFSDM1ASEL\ <<\ 16))\ }}
\DoxyCodeLine{00541\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_Channel0)}}
\DoxyCodeLine{00542\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_AUDIO\_CLKSOURCE\_I2S1\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_CKDFSDM2ASEL\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_AUDIO\_CLKSOURCE\_I2S2\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_CKDFSDM2ASEL\ |\ (RCC\_DCKCFGR\_CKDFSDM2ASEL\ <<\ 16))\ }}
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00552\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\_PCLK2\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00553\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM1SEL\ \ \ \ }}
\DoxyCodeLine{00554\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_Channel0)}}
\DoxyCodeLine{00555\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_CLKSOURCE\_PCLK2\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00556\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM1SEL\ \ \ \ }}
\DoxyCodeLine{00557\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00561\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ ||\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00562\ }
\DoxyCodeLine{00563\ \textcolor{preprocessor}{\#if\ defined(FMPI2C1)}}
\DoxyCodeLine{00567\ \textcolor{preprocessor}{\#define\ LL\_RCC\_FMPI2C1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_FMPI2C1SEL\ \ }}
\DoxyCodeLine{00571\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMPI2C1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00572\ }
\DoxyCodeLine{00573\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SPDIFRX1\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00578\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SPDIFRX1\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ RCC\_DCKCFGR2\_SPDIFRXSEL\ }}
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00583\ }
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_LPTIM1SEL\ }}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00593\ }
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1ASRC)}}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SAI1ASRC\ }}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1ASRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00601\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1BSRC)}}
\DoxyCodeLine{00602\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SAI1BSRC\ }}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1BSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1SRC)}}
\DoxyCodeLine{00605\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SAI1SRC\ \ }}
\DoxyCodeLine{00606\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00607\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI2SRC)}}
\DoxyCodeLine{00608\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SAI2SRC\ \ }}
\DoxyCodeLine{00609\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI2SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00614\ }
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\#if\ defined(SDIO)}}
\DoxyCodeLine{00619\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)}}
\DoxyCodeLine{00620\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SDIOSEL\ \ \ }}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\#elif\ defined(RCC\_DCKCFGR2\_SDIOSEL)}}
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_SDIOSEL\ \ }}
\DoxyCodeLine{00623\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00624\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\ \ \ \ \ \ }}
\DoxyCodeLine{00625\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00630\ }
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_CK48MSEL\ \ }}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_CK48MSEL\ }}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00645\ }
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\ }}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\ \ \ \ \ \ \ }}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00659\ }
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB\_OTG\_HS)}}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\ }}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\ \ \ \ \ \ \ }}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\_OTG\_HS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00673\ }
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CEC\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_CECSEL\ }}
\DoxyCodeLine{00682\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00683\ }
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_I2SSRC)}}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_I2SSRC\ \ \ \ \ }}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2SSRC)}}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_I2SSRC\ \ }}
\DoxyCodeLine{00692\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00693\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2S1SRC)}}
\DoxyCodeLine{00694\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_I2S1SRC\ }}
\DoxyCodeLine{00695\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2S1SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2S2SRC)}}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_I2S2SRC\ }}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2S2SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)\ ||\ defined(DFSDM2\_Channel0)}}
\DoxyCodeLine{00707\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM1ASEL\ }}
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_Channel0)}}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_AUDIO\_CLKSOURCE\ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM2ASEL\ }}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM1SEL\ }}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_Channel0)}}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM1SEL\ }}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00725\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ ||\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00726\ }
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SPDIFRX1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_SPDIFRXSEL\ }}
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00736\ }
\DoxyCodeLine{00737\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{00741\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DSI\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_DSISEL\ }}
\DoxyCodeLine{00745\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00746\ }
\DoxyCodeLine{00747\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LTDC\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVR\ }}
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00756\ }
\DoxyCodeLine{00757\ }
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_0\ \ \ \ \ \ \ }}
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_1\ \ \ \ \ \ \ }}
\DoxyCodeLine{00764\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_TIMPRE)}}
\DoxyCodeLine{00773\ \textcolor{preprocessor}{\#define\ LL\_RCC\_TIM\_PRESCALER\_TWICE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\#define\ LL\_RCC\_TIM\_PRESCALER\_FOUR\_TIMES\ \ \ \ \ RCC\_DCKCFGR\_TIMPRE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_TIMPRE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00779\ }
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSI\ \ }}
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSE\ \ }}
\DoxyCodeLine{00785\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SSRC)}}
\DoxyCodeLine{00786\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SSOURCE\_PIN\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SSRC\ |\ 0x80U)\ \ }}
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00795\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00796\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00797\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2)\ }}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00800\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00801\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3)\ }}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00804\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00805\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }}
\DoxyCodeLine{00806\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00807\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00808\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00809\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4)\ }}
\DoxyCodeLine{00810\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00812\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }}
\DoxyCodeLine{00814\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00815\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00816\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00817\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3)\ }}
\DoxyCodeLine{00818\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00819\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00820\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }}
\DoxyCodeLine{00822\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00824\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5)\ }}
\DoxyCodeLine{00826\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_33\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_34\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_35\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_36\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_37\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_38\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_39\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00833\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_40\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3)\ }}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_41\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_42\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_43\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00837\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_44\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }}
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_45\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00839\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_46\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00840\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_47\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00841\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_48\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4)\ }}
\DoxyCodeLine{00842\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_49\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00843\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_50\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00844\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_51\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00845\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_52\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_53\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_54\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_55\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00849\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_56\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3)\ }}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_57\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00851\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_58\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00852\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_59\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00853\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_60\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }}
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_61\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_62\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_63\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00861\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLCFGR\_PLLR)}}
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_1|RCC\_PLLCFGR\_PLLR\_0)\ \ }}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_2|RCC\_PLLCFGR\_PLLR\_0)\ \ }}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_2|RCC\_PLLCFGR\_PLLR\_1)\ \ }}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00874\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLCFGR\_PLLR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00875\ }
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLDIVR)}}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00884\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_10\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_11\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_12\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_13\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_14\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_15\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00895\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00896\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_17\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_18\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00898\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_19\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_20\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_21\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_22\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_23\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_24\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_25\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_26\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_27\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_28\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_29\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_30\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_31\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00915\ }
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00920\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_0\ \ \ \ \ }}
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_1\ \ \ \ \ }}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_1\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ }}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_1|RCC\_PLLCFGR\_PLLQ\_0)\ }}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_0)\ }}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_1)\ }}
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_1|RCC\_PLLCFGR\_PLLQ\_0)\ }}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_0)\ }}
\DoxyCodeLine{00938\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_1)\ }}
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_1|RCC\_PLLCFGR\_PLLQ\_0)\ }}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_2)\ }}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_0)\ }}
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_1)\ }}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_1|RCC\_PLLCFGR\_PLLQ\_0)\ }}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SPREAD\_SELECT\_CENTER\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SPREAD\_SELECT\_DOWN\ \ \ \ \ \ \ \ \ \ RCC\_SSCGR\_SPREADSEL\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{00962\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }}
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00966\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00968\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3)\ }}
\DoxyCodeLine{00969\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }}
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00976\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4)\ }}
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00984\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3)\ }}
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00986\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{00987\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00992\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5)\ }}
\DoxyCodeLine{00993\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_33\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_34\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_35\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_36\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_37\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_38\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_39\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_40\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3)\ }}
\DoxyCodeLine{01001\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_41\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_42\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_43\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{01004\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_44\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }}
\DoxyCodeLine{01005\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_45\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{01006\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_46\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{01007\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_47\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{01008\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_48\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4)\ }}
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_49\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{01010\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_50\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{01011\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_51\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_52\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_53\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_54\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_55\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_56\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3)\ }}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_57\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_58\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_59\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_60\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_61\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_62\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }}
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_63\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }}
\DoxyCodeLine{01024\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_2\ \ \ \ \ \ }}
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_3\ \ \ \ \ \ }}
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_4\ \ \ \ \ \ }}
\DoxyCodeLine{01028\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_5\ \ \ \ \ \ }}
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_6\ \ \ \ \ \ }}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_7\ \ \ \ \ \ }}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_8\ \ \ \ \ \ }}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_9\ \ \ \ \ \ }}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_10\ \ \ \ \ }}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_11\ \ \ \ \ }}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_12\ \ \ \ \ }}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_13\ \ \ \ \ }}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_14\ \ \ \ \ }}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_15\ \ \ \ \ }}
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_16\ \ \ \ \ }}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_17\ \ \ \ \ }}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_18\ \ \ \ \ }}
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_19\ \ \ \ \ }}
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_20\ \ \ \ \ }}
\DoxyCodeLine{01044\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_21\ \ \ \ \ }}
\DoxyCodeLine{01045\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_22\ \ \ \ \ }}
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_23\ \ \ \ \ }}
\DoxyCodeLine{01047\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_24\ \ \ \ \ }}
\DoxyCodeLine{01048\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_25\ \ \ \ \ }}
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_26\ \ \ \ \ }}
\DoxyCodeLine{01050\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_27\ \ \ \ \ }}
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_28\ \ \ \ \ }}
\DoxyCodeLine{01052\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_29\ \ \ \ \ }}
\DoxyCodeLine{01053\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_30\ \ \ \ \ }}
\DoxyCodeLine{01054\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_31\ \ \ \ \ }}
\DoxyCodeLine{01055\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_32\ \ \ \ \ }}
\DoxyCodeLine{01056\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_33\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_33\ \ \ \ \ }}
\DoxyCodeLine{01057\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_34\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_34\ \ \ \ \ }}
\DoxyCodeLine{01058\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_35\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_35\ \ \ \ \ }}
\DoxyCodeLine{01059\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_36\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_36\ \ \ \ \ }}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_37\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_37\ \ \ \ \ }}
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_38\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_38\ \ \ \ \ }}
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_39\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_39\ \ \ \ \ }}
\DoxyCodeLine{01063\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_40\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_40\ \ \ \ \ }}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_41\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_41\ \ \ \ \ }}
\DoxyCodeLine{01065\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_42\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_42\ \ \ \ \ }}
\DoxyCodeLine{01066\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_43\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_43\ \ \ \ \ }}
\DoxyCodeLine{01067\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_44\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_44\ \ \ \ \ }}
\DoxyCodeLine{01068\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_45\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_45\ \ \ \ \ }}
\DoxyCodeLine{01069\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_46\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_46\ \ \ \ \ }}
\DoxyCodeLine{01070\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_47\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_47\ \ \ \ \ }}
\DoxyCodeLine{01071\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_48\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_48\ \ \ \ \ }}
\DoxyCodeLine{01072\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_49\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_49\ \ \ \ \ }}
\DoxyCodeLine{01073\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_50\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_50\ \ \ \ \ }}
\DoxyCodeLine{01074\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_51\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_51\ \ \ \ \ }}
\DoxyCodeLine{01075\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_52\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_52\ \ \ \ \ }}
\DoxyCodeLine{01076\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_53\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_53\ \ \ \ \ }}
\DoxyCodeLine{01077\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_54\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_54\ \ \ \ \ }}
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_55\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_55\ \ \ \ \ }}
\DoxyCodeLine{01079\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_56\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_56\ \ \ \ \ }}
\DoxyCodeLine{01080\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_57\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_57\ \ \ \ \ }}
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_58\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_58\ \ \ \ \ }}
\DoxyCodeLine{01082\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_59\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_59\ \ \ \ \ }}
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_60\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_60\ \ \ \ \ }}
\DoxyCodeLine{01084\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_61\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_61\ \ \ \ \ }}
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_62\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_62\ \ \ \ \ }}
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_63\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_63\ \ \ \ \ }}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01092\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)}}
\DoxyCodeLine{01096\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SQ\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01098\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01099\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01102\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01103\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01106\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01107\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01108\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01109\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01113\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01114\ }
\DoxyCodeLine{01115\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{01119\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01120\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLI2SDIVQ\_0\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01121\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01122\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01123\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01124\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01125\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01126\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01127\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01128\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_10\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01129\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_11\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01130\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_12\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01131\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_13\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01132\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_14\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01133\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_15\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01134\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_17\ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01136\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_18\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_19\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01138\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_20\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01139\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_21\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_22\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01141\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_23\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01142\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_24\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_25\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_26\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_27\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_28\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_29\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_30\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_31\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_32\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01154\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01155\ }
\DoxyCodeLine{01156\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVR)}}
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01161\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01162\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01164\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01166\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01167\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01169\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_10\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01170\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_11\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_12\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_13\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01173\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_14\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_15\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01176\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_17\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_18\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_19\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_20\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_21\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01181\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_22\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01182\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_23\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_24\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01184\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_25\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01185\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_26\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01186\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_27\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01187\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_28\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01188\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_29\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_30\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01190\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_31\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01194\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01195\ }
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01200\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SR\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01201\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SR\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SR\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01204\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SR\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SR\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01209\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SP)}}
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SP\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01214\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SP\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SP\_0\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01215\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SP\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SP\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01216\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SP\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SP\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SP\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01220\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01221\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01222\ }
\DoxyCodeLine{01223\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{01227\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIM)}}
\DoxyCodeLine{01228\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01229\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01230\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }}
\DoxyCodeLine{01231\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01232\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01233\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01234\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3)\ }}
\DoxyCodeLine{01235\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01236\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01237\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01238\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }}
\DoxyCodeLine{01239\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01240\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01241\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01242\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4)\ }}
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01244\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01246\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }}
\DoxyCodeLine{01247\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01248\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01250\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3)\ }}
\DoxyCodeLine{01251\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01252\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01253\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01254\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }}
\DoxyCodeLine{01255\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01256\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01257\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01258\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5)\ }}
\DoxyCodeLine{01259\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_33\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01260\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_34\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01261\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_35\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01262\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_36\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }}
\DoxyCodeLine{01263\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_37\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_38\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01265\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_39\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_40\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3)\ }}
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_41\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01268\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_42\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01269\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_43\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01270\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_44\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }}
\DoxyCodeLine{01271\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_45\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01272\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_46\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01273\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_47\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_48\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4)\ }}
\DoxyCodeLine{01275\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_49\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01276\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_50\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_51\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_52\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }}
\DoxyCodeLine{01279\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_53\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_54\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_55\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01282\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_56\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3)\ }}
\DoxyCodeLine{01283\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_57\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01284\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_58\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01285\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_59\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01286\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_60\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }}
\DoxyCodeLine{01287\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_61\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01288\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_62\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }}
\DoxyCodeLine{01289\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_63\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }}
\DoxyCodeLine{01290\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01291\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_2\ \ \ \ \ \ }}
\DoxyCodeLine{01292\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_3\ \ \ \ \ \ }}
\DoxyCodeLine{01293\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_4\ \ \ \ \ \ }}
\DoxyCodeLine{01294\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_5\ \ \ \ \ \ }}
\DoxyCodeLine{01295\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_6\ \ \ \ \ \ }}
\DoxyCodeLine{01296\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_7\ \ \ \ \ \ }}
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_8\ \ \ \ \ \ }}
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_9\ \ \ \ \ \ }}
\DoxyCodeLine{01299\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_10\ \ \ \ \ }}
\DoxyCodeLine{01300\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_11\ \ \ \ \ }}
\DoxyCodeLine{01301\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_12\ \ \ \ \ }}
\DoxyCodeLine{01302\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_13\ \ \ \ \ }}
\DoxyCodeLine{01303\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_14\ \ \ \ \ }}
\DoxyCodeLine{01304\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_15\ \ \ \ \ }}
\DoxyCodeLine{01305\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_16\ \ \ \ \ }}
\DoxyCodeLine{01306\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_17\ \ \ \ \ }}
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_18\ \ \ \ \ }}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_19\ \ \ \ \ }}
\DoxyCodeLine{01309\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_20\ \ \ \ \ }}
\DoxyCodeLine{01310\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_21\ \ \ \ \ }}
\DoxyCodeLine{01311\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_22\ \ \ \ \ }}
\DoxyCodeLine{01312\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_23\ \ \ \ \ }}
\DoxyCodeLine{01313\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_24\ \ \ \ \ }}
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_25\ \ \ \ \ }}
\DoxyCodeLine{01315\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_26\ \ \ \ \ }}
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_27\ \ \ \ \ }}
\DoxyCodeLine{01317\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_28\ \ \ \ \ }}
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_29\ \ \ \ \ }}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_30\ \ \ \ \ }}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_31\ \ \ \ \ }}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_32\ \ \ \ \ }}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_33\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_33\ \ \ \ \ }}
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_34\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_34\ \ \ \ \ }}
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_35\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_35\ \ \ \ \ }}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_36\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_36\ \ \ \ \ }}
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_37\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_37\ \ \ \ \ }}
\DoxyCodeLine{01327\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_38\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_38\ \ \ \ \ }}
\DoxyCodeLine{01328\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_39\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_39\ \ \ \ \ }}
\DoxyCodeLine{01329\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_40\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_40\ \ \ \ \ }}
\DoxyCodeLine{01330\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_41\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_41\ \ \ \ \ }}
\DoxyCodeLine{01331\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_42\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_42\ \ \ \ \ }}
\DoxyCodeLine{01332\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_43\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_43\ \ \ \ \ }}
\DoxyCodeLine{01333\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_44\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_44\ \ \ \ \ }}
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_45\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_45\ \ \ \ \ }}
\DoxyCodeLine{01335\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_46\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_46\ \ \ \ \ }}
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_47\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_47\ \ \ \ \ }}
\DoxyCodeLine{01337\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_48\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_48\ \ \ \ \ }}
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_49\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_49\ \ \ \ \ }}
\DoxyCodeLine{01339\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_50\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_50\ \ \ \ \ }}
\DoxyCodeLine{01340\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_51\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_51\ \ \ \ \ }}
\DoxyCodeLine{01341\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_52\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_52\ \ \ \ \ }}
\DoxyCodeLine{01342\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_53\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_53\ \ \ \ \ }}
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_54\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_54\ \ \ \ \ }}
\DoxyCodeLine{01344\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_55\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_55\ \ \ \ \ }}
\DoxyCodeLine{01345\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_56\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_56\ \ \ \ \ }}
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_57\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_57\ \ \ \ \ }}
\DoxyCodeLine{01347\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_58\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_58\ \ \ \ \ }}
\DoxyCodeLine{01348\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_59\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_59\ \ \ \ \ }}
\DoxyCodeLine{01349\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_60\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_60\ \ \ \ \ }}
\DoxyCodeLine{01350\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_61\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_61\ \ \ \ \ }}
\DoxyCodeLine{01351\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_62\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_62\ \ \ \ \ }}
\DoxyCodeLine{01352\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_63\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_63\ \ \ \ \ }}
\DoxyCodeLine{01353\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIQ\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01362\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01363\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIQ\_2\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01364\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01365\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01366\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01367\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIQ\_3\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01368\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01369\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01370\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01371\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01372\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01373\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01374\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01379\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLSAIDIVQ)}}
\DoxyCodeLine{01383\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01384\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVQ\_0\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01385\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01386\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01388\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01389\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01391\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01392\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_10\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01393\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_11\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01394\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_12\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01395\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_13\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01396\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_14\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01397\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_15\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01398\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01399\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_17\ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01400\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_18\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01401\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_19\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01402\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_20\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01403\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_21\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01404\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_22\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01405\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_23\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_24\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01407\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_25\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01408\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_26\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01409\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_27\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_28\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_29\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01412\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_30\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01413\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_31\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01414\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_32\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01418\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLSAIDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01419\ }
\DoxyCodeLine{01420\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIR)}}
\DoxyCodeLine{01424\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01425\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIR\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01426\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01427\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIR\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01428\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIR\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIR\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01429\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIR\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIR\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01433\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01434\ }
\DoxyCodeLine{01435\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLSAIDIVR)}}
\DoxyCodeLine{01439\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01440\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVR\_0\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01441\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVR\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVR\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01442\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVR\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVR\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVR\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01446\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLSAIDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01447\ }
\DoxyCodeLine{01448\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIP)}}
\DoxyCodeLine{01452\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIP\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01453\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIP\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIP\_0\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01454\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIP\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIP\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01455\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIP\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIP\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIP\_0)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01459\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01460\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01465\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01480\ \textcolor{preprocessor}{\#define\ LL\_RCC\_WriteReg(\_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(RCC-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{01481\ }
\DoxyCodeLine{01487\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ReadReg(\_\_REG\_\_)\ READ\_REG(RCC-\/>\_\_REG\_\_)}}
\DoxyCodeLine{01574\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLP\_\_)\ >>\ RCC\_PLLCFGR\_PLLP\_Pos\ )\ +\ 1U)\ *\ 2U))}}
\DoxyCodeLine{01576\ }
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLR\_SYSCLK\_SUPPORT)}}
\DoxyCodeLine{01656\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLRCLK\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01657\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))}}
\DoxyCodeLine{01658\ }
\DoxyCodeLine{01659\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLR\_SYSCLK\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01660\ }
\DoxyCodeLine{01749\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_48M\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLQ\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01750\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLQ\_\_)\ >>\ RCC\_PLLCFGR\_PLLQ\_Pos\ ))}}
\DoxyCodeLine{01751\ }
\DoxyCodeLine{01752\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{01831\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_DSI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01832\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))}}
\DoxyCodeLine{01833\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01834\ }
\DoxyCodeLine{01835\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLR\_I2S\_CLKSOURCE\_SUPPORT)}}
\DoxyCodeLine{01914\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_I2S\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01915\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))}}
\DoxyCodeLine{01916\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLR\_I2S\_CLKSOURCE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01917\ }
\DoxyCodeLine{01918\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}}
\DoxyCodeLine{01997\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_SPDIFRX\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01998\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))}}
\DoxyCodeLine{01999\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02000\ }
\DoxyCodeLine{02001\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLCFGR\_PLLR)}}
\DoxyCodeLine{02002\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{02115\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLDIVR)}}
\DoxyCodeLine{02116\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_,\ \_\_PLLDIVR\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))\ /\ ((\_\_PLLDIVR\_\_)\ >>\ RCC\_DCKCFGR\_PLLDIVR\_Pos\ ))}}
\DoxyCodeLine{02118\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02119\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))}}
\DoxyCodeLine{02121\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02122\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02123\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLCFGR\_PLLR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02124\ }
\DoxyCodeLine{02125\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{02247\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAIN\_\_,\ \_\_PLLSAIQ\_\_,\ \_\_PLLSAIDIVQ\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLSAIN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLSAIQ\_\_)\ >>\ RCC\_PLLSAICFGR\_PLLSAIQ\_Pos)\ *\ (((\_\_PLLSAIDIVQ\_\_)\ >>\ RCC\_DCKCFGR\_PLLSAIDIVQ\_Pos)\ +\ 1U)))}}
\DoxyCodeLine{02249\ }
\DoxyCodeLine{02250\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIP)}}
\DoxyCodeLine{02327\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI\_48M\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAIN\_\_,\ \_\_PLLSAIP\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLSAIN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAIP\_\_)\ >>\ RCC\_PLLSAICFGR\_PLLSAIP\_Pos)\ +\ 1U)\ *\ 2U))}}
\DoxyCodeLine{02329\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02330\ }
\DoxyCodeLine{02331\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{02417\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI\_LTDC\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAIN\_\_,\ \_\_PLLSAIR\_\_,\ \_\_PLLSAIDIVR\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLSAIN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLSAIR\_\_)\ >>\ RCC\_PLLSAICFGR\_PLLSAIR\_Pos)\ *\ (aRCC\_PLLSAIDIVRPrescTable[(\_\_PLLSAIDIVR\_\_)\ >>\ RCC\_DCKCFGR\_PLLSAIDIVR\_Pos])))}}
\DoxyCodeLine{02419\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02420\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02421\ }
\DoxyCodeLine{02422\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{02423\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVQ)\ ||\ defined(RCC\_DCKCFGR\_PLLI2SDIVR)}}
\DoxyCodeLine{02586\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{02587\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLI2S\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SQ\_R\_\_,\ \_\_PLLI2SDIVQ\_R\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLI2SN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02588\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLI2SQ\_R\_\_)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos)\ *\ (((\_\_PLLI2SDIVQ\_R\_\_)\ >>\ RCC\_DCKCFGR\_PLLI2SDIVQ\_Pos)\ +\ 1U)))}}
\DoxyCodeLine{02589\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02590\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLI2S\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SQ\_R\_\_,\ \_\_PLLI2SDIVQ\_R\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLI2SN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02591\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLI2SQ\_R\_\_)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)\ *\ ((\_\_PLLI2SDIVQ\_R\_\_)\ >>\ RCC\_DCKCFGR\_PLLI2SDIVR\_Pos)))}}
\DoxyCodeLine{02592\ }
\DoxyCodeLine{02593\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02594\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ ||\ RCC\_DCKCFGR\_PLLI2SDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02595\ }
\DoxyCodeLine{02596\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}}
\DoxyCodeLine{02673\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLI2S\_SPDIFRX\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SP\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLI2SN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02674\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLI2SP\_\_)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SP\_Pos)\ +\ 1U)\ *\ 2U))}}
\DoxyCodeLine{02675\ }
\DoxyCodeLine{02676\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02677\ }
\DoxyCodeLine{02758\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLI2S\_I2S\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SR\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLI2SN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02759\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SR\_\_)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos))}}
\DoxyCodeLine{02760\ }
\DoxyCodeLine{02761\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)\ \&\&\ !defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{02848\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLI2S\_48M\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SQ\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLI2SN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02849\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SQ\_\_)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos))}}
\DoxyCodeLine{02850\ }
\DoxyCodeLine{02851\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ \&\&\ !RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02852\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02853\ }
\DoxyCodeLine{02869\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_HCLK\_FREQ(\_\_SYSCLKFREQ\_\_,\ \_\_AHBPRESCALER\_\_)\ ((\_\_SYSCLKFREQ\_\_)\ >>\ AHBPrescTable[((\_\_AHBPRESCALER\_\_)\ \&\ RCC\_CFGR\_HPRE)\ >>\ \ RCC\_CFGR\_HPRE\_Pos])}}
\DoxyCodeLine{02870\ }
\DoxyCodeLine{02882\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PCLK1\_FREQ(\_\_HCLKFREQ\_\_,\ \_\_APB1PRESCALER\_\_)\ ((\_\_HCLKFREQ\_\_)\ >>\ APBPrescTable[(\_\_APB1PRESCALER\_\_)\ >>\ \ RCC\_CFGR\_PPRE1\_Pos])}}
\DoxyCodeLine{02883\ }
\DoxyCodeLine{02895\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PCLK2\_FREQ(\_\_HCLKFREQ\_\_,\ \_\_APB2PRESCALER\_\_)\ ((\_\_HCLKFREQ\_\_)\ >>\ APBPrescTable[(\_\_APB2PRESCALER\_\_)\ >>\ \ RCC\_CFGR\_PPRE2\_Pos])}}
\DoxyCodeLine{02896\ }
\DoxyCodeLine{02905\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02919\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_EnableCSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02920\ \{}
\DoxyCodeLine{02921\ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_CSSON);}
\DoxyCodeLine{02922\ \}}
\DoxyCodeLine{02923\ }
\DoxyCodeLine{02929\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_EnableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02930\ \{}
\DoxyCodeLine{02931\ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);}
\DoxyCodeLine{02932\ \}}
\DoxyCodeLine{02933\ }
\DoxyCodeLine{02939\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_DisableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02940\ \{}
\DoxyCodeLine{02941\ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);}
\DoxyCodeLine{02942\ \}}
\DoxyCodeLine{02943\ }
\DoxyCodeLine{02949\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02950\ \{}
\DoxyCodeLine{02951\ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);}
\DoxyCodeLine{02952\ \}}
\DoxyCodeLine{02953\ }
\DoxyCodeLine{02959\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02960\ \{}
\DoxyCodeLine{02961\ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);}
\DoxyCodeLine{02962\ \}}
\DoxyCodeLine{02963\ }
\DoxyCodeLine{02969\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_HSE\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02970\ \{}
\DoxyCodeLine{02971\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CR,\ RCC\_CR\_HSERDY)\ ==\ (RCC\_CR\_HSERDY));}
\DoxyCodeLine{02972\ \}}
\DoxyCodeLine{02973\ }
\DoxyCodeLine{02987\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02988\ \{}
\DoxyCodeLine{02989\ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSION);}
\DoxyCodeLine{02990\ \}}
\DoxyCodeLine{02991\ }
\DoxyCodeLine{02997\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02998\ \{}
\DoxyCodeLine{02999\ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSION);}
\DoxyCodeLine{03000\ \}}
\DoxyCodeLine{03001\ }
\DoxyCodeLine{03007\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_HSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03008\ \{}
\DoxyCodeLine{03009\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CR,\ RCC\_CR\_HSIRDY)\ ==\ (RCC\_CR\_HSIRDY));}
\DoxyCodeLine{03010\ \}}
\DoxyCodeLine{03011\ }
\DoxyCodeLine{03019\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_HSI\_GetCalibration(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03020\ \{}
\DoxyCodeLine{03021\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CR,\ RCC\_CR\_HSICAL)\ >>\ RCC\_CR\_HSICAL\_Pos);}
\DoxyCodeLine{03022\ \}}
\DoxyCodeLine{03023\ }
\DoxyCodeLine{03033\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_SetCalibTrimming(uint32\_t\ Value)}
\DoxyCodeLine{03034\ \{}
\DoxyCodeLine{03035\ \ \ MODIFY\_REG(RCC-\/>CR,\ RCC\_CR\_HSITRIM,\ Value\ <<\ RCC\_CR\_HSITRIM\_Pos);}
\DoxyCodeLine{03036\ \}}
\DoxyCodeLine{03037\ }
\DoxyCodeLine{03043\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_HSI\_GetCalibTrimming(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03044\ \{}
\DoxyCodeLine{03045\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CR,\ RCC\_CR\_HSITRIM)\ >>\ RCC\_CR\_HSITRIM\_Pos);}
\DoxyCodeLine{03046\ \}}
\DoxyCodeLine{03047\ }
\DoxyCodeLine{03061\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03062\ \{}
\DoxyCodeLine{03063\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);}
\DoxyCodeLine{03064\ \}}
\DoxyCodeLine{03065\ }
\DoxyCodeLine{03071\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03072\ \{}
\DoxyCodeLine{03073\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);}
\DoxyCodeLine{03074\ \}}
\DoxyCodeLine{03075\ }
\DoxyCodeLine{03081\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_EnableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03082\ \{}
\DoxyCodeLine{03083\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);}
\DoxyCodeLine{03084\ \}}
\DoxyCodeLine{03085\ }
\DoxyCodeLine{03091\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_DisableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03092\ \{}
\DoxyCodeLine{03093\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);}
\DoxyCodeLine{03094\ \}}
\DoxyCodeLine{03095\ }
\DoxyCodeLine{03101\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_LSE\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03102\ \{}
\DoxyCodeLine{03103\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSERDY)\ ==\ (RCC\_BDCR\_LSERDY));}
\DoxyCodeLine{03104\ \}}
\DoxyCodeLine{03105\ }
\DoxyCodeLine{03106\ \textcolor{preprocessor}{\#if\ defined(RCC\_BDCR\_LSEMOD)}}
\DoxyCodeLine{03113\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_EnableHighDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03114\ \{}
\DoxyCodeLine{03115\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEMOD);}
\DoxyCodeLine{03116\ \}}
\DoxyCodeLine{03117\ }
\DoxyCodeLine{03124\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_DisableHighDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03125\ \{}
\DoxyCodeLine{03126\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEMOD);}
\DoxyCodeLine{03127\ \}}
\DoxyCodeLine{03128\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_BDCR\_LSEMOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03129\ }
\DoxyCodeLine{03143\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03144\ \{}
\DoxyCodeLine{03145\ \ \ SET\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION);}
\DoxyCodeLine{03146\ \}}
\DoxyCodeLine{03147\ }
\DoxyCodeLine{03153\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03154\ \{}
\DoxyCodeLine{03155\ \ \ CLEAR\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION);}
\DoxyCodeLine{03156\ \}}
\DoxyCodeLine{03157\ }
\DoxyCodeLine{03163\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_LSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03164\ \{}
\DoxyCodeLine{03165\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSIRDY)\ ==\ (RCC\_CSR\_LSIRDY));}
\DoxyCodeLine{03166\ \}}
\DoxyCodeLine{03167\ }
\DoxyCodeLine{03188\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSysClkSource(uint32\_t\ Source)}
\DoxyCodeLine{03189\ \{}
\DoxyCodeLine{03190\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\_CFGR\_SW}},\ Source);}
\DoxyCodeLine{03191\ \}}
\DoxyCodeLine{03192\ }
\DoxyCodeLine{03204\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetSysClkSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03205\ \{}
\DoxyCodeLine{03206\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}}));}
\DoxyCodeLine{03207\ \}}
\DoxyCodeLine{03208\ }
\DoxyCodeLine{03224\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAHBPrescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{03225\ \{}
\DoxyCodeLine{03226\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}},\ Prescaler);}
\DoxyCodeLine{03227\ \}}
\DoxyCodeLine{03228\ }
\DoxyCodeLine{03240\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAPB1Prescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{03241\ \{}
\DoxyCodeLine{03242\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}},\ Prescaler);}
\DoxyCodeLine{03243\ \}}
\DoxyCodeLine{03244\ }
\DoxyCodeLine{03256\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAPB2Prescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{03257\ \{}
\DoxyCodeLine{03258\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}},\ Prescaler);}
\DoxyCodeLine{03259\ \}}
\DoxyCodeLine{03260\ }
\DoxyCodeLine{03275\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetAHBPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03276\ \{}
\DoxyCodeLine{03277\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}}));}
\DoxyCodeLine{03278\ \}}
\DoxyCodeLine{03279\ }
\DoxyCodeLine{03290\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetAPB1Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03291\ \{}
\DoxyCodeLine{03292\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}}));}
\DoxyCodeLine{03293\ \}}
\DoxyCodeLine{03294\ }
\DoxyCodeLine{03305\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetAPB2Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03306\ \{}
\DoxyCodeLine{03307\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}}));}
\DoxyCodeLine{03308\ \}}
\DoxyCodeLine{03309\ }
\DoxyCodeLine{03318\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO1EN)}}
\DoxyCodeLine{03324\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MCO1\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03325\ \{}
\DoxyCodeLine{03326\ \ \ SET\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b9ef1e8691a7701dd662207f6ebe45}{RCC\_CFGR\_MCO1EN}});}
\DoxyCodeLine{03327\ \}}
\DoxyCodeLine{03328\ }
\DoxyCodeLine{03334\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MCO1\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03335\ \{}
\DoxyCodeLine{03336\ \ \ CLEAR\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b9ef1e8691a7701dd662207f6ebe45}{RCC\_CFGR\_MCO1EN}});}
\DoxyCodeLine{03337\ \}}
\DoxyCodeLine{03338\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCO1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03339\ }
\DoxyCodeLine{03340\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO2EN)}}
\DoxyCodeLine{03346\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MCO2\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03347\ \{}
\DoxyCodeLine{03348\ \ \ SET\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ce755abd1e7d61821526edfb0c010a}{RCC\_CFGR\_MCO2EN}});}
\DoxyCodeLine{03349\ \}}
\DoxyCodeLine{03350\ }
\DoxyCodeLine{03356\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MCO2\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03357\ \{}
\DoxyCodeLine{03358\ \ \ CLEAR\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ce755abd1e7d61821526edfb0c010a}{RCC\_CFGR\_MCO2EN}});}
\DoxyCodeLine{03359\ \}}
\DoxyCodeLine{03360\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCO2EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03361\ }
\DoxyCodeLine{03390\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ConfigMCO(uint32\_t\ MCOxSource,\ uint32\_t\ MCOxPrescaler)}
\DoxyCodeLine{03391\ \{}
\DoxyCodeLine{03392\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ (MCOxSource\ \&\ 0xFFFF0000U)\ |\ (MCOxPrescaler\ \&\ 0xFFFF0000U),\ \ (MCOxSource\ <<\ 16U)\ |\ (MCOxPrescaler\ <<\ 16U));}
\DoxyCodeLine{03393\ \}}
\DoxyCodeLine{03394\ }
\DoxyCodeLine{03402\ \textcolor{preprocessor}{\#if\ defined(FMPI2C1)}}
\DoxyCodeLine{03412\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetFMPI2CClockSource(uint32\_t\ FMPI2CxSource)}
\DoxyCodeLine{03413\ \{}
\DoxyCodeLine{03414\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_FMPI2C1SEL,\ FMPI2CxSource);}
\DoxyCodeLine{03415\ \}}
\DoxyCodeLine{03416\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMPI2C1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03417\ }
\DoxyCodeLine{03418\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{03429\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetLPTIMClockSource(uint32\_t\ LPTIMxSource)}
\DoxyCodeLine{03430\ \{}
\DoxyCodeLine{03431\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_LPTIM1SEL,\ LPTIMxSource);}
\DoxyCodeLine{03432\ \}}
\DoxyCodeLine{03433\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03434\ }
\DoxyCodeLine{03435\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{03465\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSAIClockSource(uint32\_t\ SAIxSource)}
\DoxyCodeLine{03466\ \{}
\DoxyCodeLine{03467\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ (SAIxSource\ \&\ 0xFFFF0000U),\ (SAIxSource\ <<\ 16U));}
\DoxyCodeLine{03468\ \}}
\DoxyCodeLine{03469\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03470\ }
\DoxyCodeLine{03471\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)\ ||\ defined(RCC\_DCKCFGR2\_SDIOSEL)}}
\DoxyCodeLine{03481\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSDIOClockSource(uint32\_t\ SDIOxSource)}
\DoxyCodeLine{03482\ \{}
\DoxyCodeLine{03483\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)}}
\DoxyCodeLine{03484\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SDIOSEL,\ SDIOxSource);}
\DoxyCodeLine{03485\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03486\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SDIOSEL,\ SDIOxSource);}
\DoxyCodeLine{03487\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03488\ \}}
\DoxyCodeLine{03489\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ ||\ RCC\_DCKCFGR2\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03490\ }
\DoxyCodeLine{03491\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{03504\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetCK48MClockSource(uint32\_t\ CK48MxSource)}
\DoxyCodeLine{03505\ \{}
\DoxyCodeLine{03506\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{03507\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CK48MSEL,\ CK48MxSource);}
\DoxyCodeLine{03508\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03509\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CK48MSEL,\ CK48MxSource);}
\DoxyCodeLine{03510\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03511\ \}}
\DoxyCodeLine{03512\ }
\DoxyCodeLine{03513\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{03526\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetRNGClockSource(uint32\_t\ RNGxSource)}
\DoxyCodeLine{03527\ \{}
\DoxyCodeLine{03528\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{03529\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CK48MSEL,\ RNGxSource);}
\DoxyCodeLine{03530\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03531\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CK48MSEL,\ RNGxSource);}
\DoxyCodeLine{03532\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03533\ \}}
\DoxyCodeLine{03534\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03535\ }
\DoxyCodeLine{03536\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB\_OTG\_HS)}}
\DoxyCodeLine{03549\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetUSBClockSource(uint32\_t\ USBxSource)}
\DoxyCodeLine{03550\ \{}
\DoxyCodeLine{03551\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{03552\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CK48MSEL,\ USBxSource);}
\DoxyCodeLine{03553\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03554\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CK48MSEL,\ USBxSource);}
\DoxyCodeLine{03555\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03556\ \}}
\DoxyCodeLine{03557\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\_OTG\_HS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03558\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03559\ }
\DoxyCodeLine{03560\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{03569\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetCECClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03570\ \{}
\DoxyCodeLine{03571\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CECSEL,\ Source);}
\DoxyCodeLine{03572\ \}}
\DoxyCodeLine{03573\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03574\ }
\DoxyCodeLine{03594\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetI2SClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03595\ \{}
\DoxyCodeLine{03596\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_I2SSRC)}}
\DoxyCodeLine{03597\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_I2SSRC,\ Source);}
\DoxyCodeLine{03598\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03599\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ (Source\ \&\ 0xFFFF0000U),\ (Source\ <<\ 16U));}
\DoxyCodeLine{03600\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03601\ \}}
\DoxyCodeLine{03602\ }
\DoxyCodeLine{03603\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{03612\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetDSIClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03613\ \{}
\DoxyCodeLine{03614\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_DSISEL,\ Source);}
\DoxyCodeLine{03615\ \}}
\DoxyCodeLine{03616\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03617\ }
\DoxyCodeLine{03618\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{03632\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetDFSDMAudioClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03633\ \{}
\DoxyCodeLine{03634\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ (Source\ \&\ 0x0000FFFFU),\ (Source\ >>\ 16U));}
\DoxyCodeLine{03635\ \}}
\DoxyCodeLine{03636\ }
\DoxyCodeLine{03649\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetDFSDMClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03650\ \{}
\DoxyCodeLine{03651\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM1SEL,\ Source);}
\DoxyCodeLine{03652\ \}}
\DoxyCodeLine{03653\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03654\ }
\DoxyCodeLine{03655\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}}
\DoxyCodeLine{03666\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSPDIFRXClockSource(uint32\_t\ SPDIFRXxSource)}
\DoxyCodeLine{03667\ \{}
\DoxyCodeLine{03668\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SPDIFRXSEL,\ SPDIFRXxSource);}
\DoxyCodeLine{03669\ \}}
\DoxyCodeLine{03670\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03671\ }
\DoxyCodeLine{03672\ \textcolor{preprocessor}{\#if\ defined(FMPI2C1)}}
\DoxyCodeLine{03683\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetFMPI2CClockSource(uint32\_t\ FMPI2Cx)}
\DoxyCodeLine{03684\ \{}
\DoxyCodeLine{03685\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ FMPI2Cx));}
\DoxyCodeLine{03686\ \}}
\DoxyCodeLine{03687\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMPI2C1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03688\ }
\DoxyCodeLine{03689\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{03701\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetLPTIMClockSource(uint32\_t\ LPTIMx)}
\DoxyCodeLine{03702\ \{}
\DoxyCodeLine{03703\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_LPTIM1SEL));}
\DoxyCodeLine{03704\ \}}
\DoxyCodeLine{03705\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03706\ }
\DoxyCodeLine{03707\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{03743\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetSAIClockSource(uint32\_t\ SAIx)}
\DoxyCodeLine{03744\ \{}
\DoxyCodeLine{03745\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ SAIx)\ >>\ 16U\ |\ SAIx);}
\DoxyCodeLine{03746\ \}}
\DoxyCodeLine{03747\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03748\ }
\DoxyCodeLine{03749\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)\ ||\ defined(RCC\_DCKCFGR2\_SDIOSEL)}}
\DoxyCodeLine{03760\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetSDIOClockSource(uint32\_t\ SDIOx)}
\DoxyCodeLine{03761\ \{}
\DoxyCodeLine{03762\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)}}
\DoxyCodeLine{03763\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ SDIOx));}
\DoxyCodeLine{03764\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03765\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ SDIOx));}
\DoxyCodeLine{03766\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03767\ \}}
\DoxyCodeLine{03768\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ ||\ RCC\_DCKCFGR2\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03769\ }
\DoxyCodeLine{03770\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{03784\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetCK48MClockSource(uint32\_t\ CK48Mx)}
\DoxyCodeLine{03785\ \{}
\DoxyCodeLine{03786\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{03787\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ CK48Mx));}
\DoxyCodeLine{03788\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03789\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ CK48Mx));}
\DoxyCodeLine{03790\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03791\ \}}
\DoxyCodeLine{03792\ }
\DoxyCodeLine{03793\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{03807\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetRNGClockSource(uint32\_t\ RNGx)}
\DoxyCodeLine{03808\ \{}
\DoxyCodeLine{03809\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{03810\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RNGx));}
\DoxyCodeLine{03811\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03812\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ RNGx));}
\DoxyCodeLine{03813\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03814\ \}}
\DoxyCodeLine{03815\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03816\ }
\DoxyCodeLine{03817\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB\_OTG\_HS)}}
\DoxyCodeLine{03831\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetUSBClockSource(uint32\_t\ USBx)}
\DoxyCodeLine{03832\ \{}
\DoxyCodeLine{03833\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{03834\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ USBx));}
\DoxyCodeLine{03835\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03836\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ USBx));}
\DoxyCodeLine{03837\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03838\ \}}
\DoxyCodeLine{03839\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\_OTG\_HS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03840\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03841\ }
\DoxyCodeLine{03842\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{03852\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetCECClockSource(uint32\_t\ CECx)}
\DoxyCodeLine{03853\ \{}
\DoxyCodeLine{03854\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ CECx));}
\DoxyCodeLine{03855\ \}}
\DoxyCodeLine{03856\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03857\ }
\DoxyCodeLine{03879\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetI2SClockSource(uint32\_t\ I2Sx)}
\DoxyCodeLine{03880\ \{}
\DoxyCodeLine{03881\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_I2SSRC)}}
\DoxyCodeLine{03882\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ I2Sx));}
\DoxyCodeLine{03883\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03884\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ I2Sx)\ >>\ 16U\ |\ I2Sx);}
\DoxyCodeLine{03885\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03886\ \}}
\DoxyCodeLine{03887\ }
\DoxyCodeLine{03888\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{03904\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetDFSDMAudioClockSource(uint32\_t\ DFSDMx)}
\DoxyCodeLine{03905\ \{}
\DoxyCodeLine{03906\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ DFSDMx)\ <<\ 16U\ |\ DFSDMx);}
\DoxyCodeLine{03907\ \}}
\DoxyCodeLine{03908\ }
\DoxyCodeLine{03923\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetDFSDMClockSource(uint32\_t\ DFSDMx)}
\DoxyCodeLine{03924\ \{}
\DoxyCodeLine{03925\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ DFSDMx));}
\DoxyCodeLine{03926\ \}}
\DoxyCodeLine{03927\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03928\ }
\DoxyCodeLine{03929\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}}
\DoxyCodeLine{03941\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetSPDIFRXClockSource(uint32\_t\ SPDIFRXx)}
\DoxyCodeLine{03942\ \{}
\DoxyCodeLine{03943\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ SPDIFRXx));}
\DoxyCodeLine{03944\ \}}
\DoxyCodeLine{03945\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03946\ }
\DoxyCodeLine{03947\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{03957\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetDSIClockSource(uint32\_t\ DSIx)}
\DoxyCodeLine{03958\ \{}
\DoxyCodeLine{03959\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ DSIx));}
\DoxyCodeLine{03960\ \}}
\DoxyCodeLine{03961\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03962\ }
\DoxyCodeLine{03984\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetRTCClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03985\ \{}
\DoxyCodeLine{03986\ \ \ MODIFY\_REG(RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL,\ Source);}
\DoxyCodeLine{03987\ \}}
\DoxyCodeLine{03988\ }
\DoxyCodeLine{03998\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetRTCClockSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03999\ \{}
\DoxyCodeLine{04000\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL));}
\DoxyCodeLine{04001\ \}}
\DoxyCodeLine{04002\ }
\DoxyCodeLine{04008\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04009\ \{}
\DoxyCodeLine{04010\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN);}
\DoxyCodeLine{04011\ \}}
\DoxyCodeLine{04012\ }
\DoxyCodeLine{04018\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04019\ \{}
\DoxyCodeLine{04020\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN);}
\DoxyCodeLine{04021\ \}}
\DoxyCodeLine{04022\ }
\DoxyCodeLine{04028\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04029\ \{}
\DoxyCodeLine{04030\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN)\ ==\ (RCC\_BDCR\_RTCEN));}
\DoxyCodeLine{04031\ \}}
\DoxyCodeLine{04032\ }
\DoxyCodeLine{04038\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ForceBackupDomainReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04039\ \{}
\DoxyCodeLine{04040\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST);}
\DoxyCodeLine{04041\ \}}
\DoxyCodeLine{04042\ }
\DoxyCodeLine{04048\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ReleaseBackupDomainReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04049\ \{}
\DoxyCodeLine{04050\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST);}
\DoxyCodeLine{04051\ \}}
\DoxyCodeLine{04052\ }
\DoxyCodeLine{04090\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetRTC\_HSEPrescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{04091\ \{}
\DoxyCodeLine{04092\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_RTCPRE,\ Prescaler);}
\DoxyCodeLine{04093\ \}}
\DoxyCodeLine{04094\ }
\DoxyCodeLine{04131\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetRTC\_HSEPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04132\ \{}
\DoxyCodeLine{04133\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ RCC\_CFGR\_RTCPRE));}
\DoxyCodeLine{04134\ \}}
\DoxyCodeLine{04135\ }
\DoxyCodeLine{04140\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_TIMPRE)}}
\DoxyCodeLine{04153\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetTIMPrescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{04154\ \{}
\DoxyCodeLine{04155\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_TIMPRE,\ Prescaler);}
\DoxyCodeLine{04156\ \}}
\DoxyCodeLine{04157\ }
\DoxyCodeLine{04165\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetTIMPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04166\ \{}
\DoxyCodeLine{04167\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_TIMPRE));}
\DoxyCodeLine{04168\ \}}
\DoxyCodeLine{04169\ }
\DoxyCodeLine{04173\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_TIMPRE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04174\ }
\DoxyCodeLine{04184\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04185\ \{}
\DoxyCodeLine{04186\ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLON);}
\DoxyCodeLine{04187\ \}}
\DoxyCodeLine{04188\ }
\DoxyCodeLine{04195\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04196\ \{}
\DoxyCodeLine{04197\ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLON);}
\DoxyCodeLine{04198\ \}}
\DoxyCodeLine{04199\ }
\DoxyCodeLine{04205\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04206\ \{}
\DoxyCodeLine{04207\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLRDY)\ ==\ (RCC\_CR\_PLLRDY));}
\DoxyCodeLine{04208\ \}}
\DoxyCodeLine{04209\ }
\DoxyCodeLine{04304\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_SYS(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP\_R)}
\DoxyCodeLine{04305\ \{}
\DoxyCodeLine{04306\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN,}
\DoxyCodeLine{04307\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos);}
\DoxyCodeLine{04308\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLP,\ PLLP\_R);}
\DoxyCodeLine{04309\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLR\_SYSCLK\_SUPPORT)}}
\DoxyCodeLine{04310\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLR,\ PLLP\_R);}
\DoxyCodeLine{04311\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLR\_SYSCLK\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04312\ \}}
\DoxyCodeLine{04313\ }
\DoxyCodeLine{04410\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_48M(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ)}
\DoxyCodeLine{04411\ \{}
\DoxyCodeLine{04412\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ RCC\_PLLCFGR\_PLLQ,}
\DoxyCodeLine{04413\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos\ |\ PLLQ);}
\DoxyCodeLine{04414\ \}}
\DoxyCodeLine{04415\ }
\DoxyCodeLine{04416\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{04503\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_DSI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{04504\ \{}
\DoxyCodeLine{04505\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ RCC\_PLLCFGR\_PLLR,}
\DoxyCodeLine{04506\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos\ |\ PLLR);}
\DoxyCodeLine{04507\ \}}
\DoxyCodeLine{04508\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04509\ }
\DoxyCodeLine{04510\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLR\_I2S\_CLKSOURCE\_SUPPORT)}}
\DoxyCodeLine{04597\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_I2S(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{04598\ \{}
\DoxyCodeLine{04599\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ RCC\_PLLCFGR\_PLLR,}
\DoxyCodeLine{04600\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos\ |\ PLLR);}
\DoxyCodeLine{04601\ \}}
\DoxyCodeLine{04602\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLR\_I2S\_CLKSOURCE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04603\ }
\DoxyCodeLine{04604\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}}
\DoxyCodeLine{04691\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_SPDIFRX(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{04692\ \{}
\DoxyCodeLine{04693\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ RCC\_PLLCFGR\_PLLR,}
\DoxyCodeLine{04694\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos\ |\ PLLR);}
\DoxyCodeLine{04695\ \}}
\DoxyCodeLine{04696\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04697\ }
\DoxyCodeLine{04698\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLCFGR\_PLLR)}}
\DoxyCodeLine{04699\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{04821\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLDIVR)}}
\DoxyCodeLine{04822\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR,\ uint32\_t\ PLLDIVR)}
\DoxyCodeLine{04823\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04824\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{04825\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04826\ \{}
\DoxyCodeLine{04827\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ RCC\_PLLCFGR\_PLLR,}
\DoxyCodeLine{04828\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos\ |\ PLLR);}
\DoxyCodeLine{04829\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLDIVR)}}
\DoxyCodeLine{04830\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLDIVR,\ PLLDIVR);}
\DoxyCodeLine{04831\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04832\ \}}
\DoxyCodeLine{04833\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04834\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLCFGR\_PLLR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04835\ }
\DoxyCodeLine{04844\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_SetMainSource(uint32\_t\ PLLSource)}
\DoxyCodeLine{04845\ \{}
\DoxyCodeLine{04846\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ PLLSource);}
\DoxyCodeLine{04847\ \}}
\DoxyCodeLine{04848\ }
\DoxyCodeLine{04856\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetMainSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04857\ \{}
\DoxyCodeLine{04858\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC));}
\DoxyCodeLine{04859\ \}}
\DoxyCodeLine{04860\ }
\DoxyCodeLine{04868\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04869\ \{}
\DoxyCodeLine{04870\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLN)\ >>\ \ RCC\_PLLCFGR\_PLLN\_Pos);}
\DoxyCodeLine{04871\ \}}
\DoxyCodeLine{04872\ }
\DoxyCodeLine{04882\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04883\ \{}
\DoxyCodeLine{04884\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLP));}
\DoxyCodeLine{04885\ \}}
\DoxyCodeLine{04886\ }
\DoxyCodeLine{04907\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04908\ \{}
\DoxyCodeLine{04909\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLQ));}
\DoxyCodeLine{04910\ \}}
\DoxyCodeLine{04911\ }
\DoxyCodeLine{04912\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLCFGR\_PLLR)}}
\DoxyCodeLine{04925\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04926\ \{}
\DoxyCodeLine{04927\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLR));}
\DoxyCodeLine{04928\ \}}
\DoxyCodeLine{04929\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLCFGR\_PLLR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04930\ }
\DoxyCodeLine{04931\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLDIVR)}}
\DoxyCodeLine{04969\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetDIVR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04970\ \{}
\DoxyCodeLine{04971\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLDIVR));}
\DoxyCodeLine{04972\ \}}
\DoxyCodeLine{04973\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04974\ }
\DoxyCodeLine{05042\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05043\ \{}
\DoxyCodeLine{05044\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM));}
\DoxyCodeLine{05045\ \}}
\DoxyCodeLine{05046\ }
\DoxyCodeLine{05060\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigSpreadSpectrum(uint32\_t\ Mod,\ uint32\_t\ Inc,\ uint32\_t\ Sel)}
\DoxyCodeLine{05061\ \{}
\DoxyCodeLine{05062\ \ \ MODIFY\_REG(RCC-\/>SSCGR,\ RCC\_SSCGR\_MODPER\ |\ RCC\_SSCGR\_INCSTEP\ |\ RCC\_SSCGR\_SPREADSEL,\ Mod\ |\ (Inc\ <<\ RCC\_SSCGR\_INCSTEP\_Pos)\ |\ Sel);}
\DoxyCodeLine{05063\ \}}
\DoxyCodeLine{05064\ }
\DoxyCodeLine{05070\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetPeriodModulation(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05071\ \{}
\DoxyCodeLine{05072\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>SSCGR,\ RCC\_SSCGR\_MODPER));}
\DoxyCodeLine{05073\ \}}
\DoxyCodeLine{05074\ }
\DoxyCodeLine{05081\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetStepIncrementation(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05082\ \{}
\DoxyCodeLine{05083\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>SSCGR,\ RCC\_SSCGR\_INCSTEP)\ >>\ RCC\_SSCGR\_INCSTEP\_Pos);}
\DoxyCodeLine{05084\ \}}
\DoxyCodeLine{05085\ }
\DoxyCodeLine{05094\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetSpreadSelection(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05095\ \{}
\DoxyCodeLine{05096\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>SSCGR,\ RCC\_SSCGR\_SPREADSEL));}
\DoxyCodeLine{05097\ \}}
\DoxyCodeLine{05098\ }
\DoxyCodeLine{05104\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_SpreadSpectrum\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05105\ \{}
\DoxyCodeLine{05106\ \ \ SET\_BIT(RCC-\/>SSCGR,\ RCC\_SSCGR\_SSCGEN);}
\DoxyCodeLine{05107\ \}}
\DoxyCodeLine{05108\ }
\DoxyCodeLine{05114\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_SpreadSpectrum\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05115\ \{}
\DoxyCodeLine{05116\ \ \ CLEAR\_BIT(RCC-\/>SSCGR,\ RCC\_SSCGR\_SSCGEN);}
\DoxyCodeLine{05117\ \}}
\DoxyCodeLine{05118\ }
\DoxyCodeLine{05123\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{05133\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05134\ \{}
\DoxyCodeLine{05135\ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLI2SON);}
\DoxyCodeLine{05136\ \}}
\DoxyCodeLine{05137\ }
\DoxyCodeLine{05143\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05144\ \{}
\DoxyCodeLine{05145\ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLI2SON);}
\DoxyCodeLine{05146\ \}}
\DoxyCodeLine{05147\ }
\DoxyCodeLine{05153\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05154\ \{}
\DoxyCodeLine{05155\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLI2SRDY)\ ==\ (RCC\_CR\_PLLI2SRDY));}
\DoxyCodeLine{05156\ \}}
\DoxyCodeLine{05157\ }
\DoxyCodeLine{05158\ \textcolor{preprocessor}{\#if\ (defined(RCC\_DCKCFGR\_PLLI2SDIVQ)\ ||\ defined(RCC\_DCKCFGR\_PLLI2SDIVR))}}
\DoxyCodeLine{05337\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ\_R,\ uint32\_t\ PLLDIVQ\_R)}
\DoxyCodeLine{05338\ \{}
\DoxyCodeLine{05339\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&RCC-\/>PLLCFGR)\ +\ (Source\ \&\ 0x80U)));}
\DoxyCodeLine{05340\ \ \ MODIFY\_REG(*pReg,\ RCC\_PLLCFGR\_PLLSRC,\ (Source\ \&\ (\string~0x80U)));}
\DoxyCodeLine{05341\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{05342\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SM,\ PLLM);}
\DoxyCodeLine{05343\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05344\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ PLLM);}
\DoxyCodeLine{05345\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05346\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SN,\ PLLN\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos);}
\DoxyCodeLine{05347\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{05348\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SQ,\ PLLQ\_R);}
\DoxyCodeLine{05349\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLI2SDIVQ,\ PLLDIVQ\_R);}
\DoxyCodeLine{05350\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05351\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SR,\ PLLQ\_R);}
\DoxyCodeLine{05352\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLI2SDIVR,\ PLLDIVQ\_R);}
\DoxyCodeLine{05353\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05354\ \}}
\DoxyCodeLine{05355\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ \&\&\ RCC\_DCKCFGR\_PLLI2SDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05356\ }
\DoxyCodeLine{05357\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)\ \&\&\ !defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{05457\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_ConfigDomain\_48M(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ)}
\DoxyCodeLine{05458\ \{}
\DoxyCodeLine{05459\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&RCC-\/>PLLCFGR)\ +\ (Source\ \&\ 0x80U)));}
\DoxyCodeLine{05460\ \ \ MODIFY\_REG(*pReg,\ RCC\_PLLCFGR\_PLLSRC,\ (Source\ \&\ (\string~0x80U)));}
\DoxyCodeLine{05461\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{05462\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SM,\ PLLM);}
\DoxyCodeLine{05463\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05464\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ PLLM);}
\DoxyCodeLine{05465\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05466\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SN\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ,\ PLLN\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos\ |\ PLLQ);}
\DoxyCodeLine{05467\ \}}
\DoxyCodeLine{05468\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ \&\&\ !RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05469\ }
\DoxyCodeLine{05470\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}}
\DoxyCodeLine{05556\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_ConfigDomain\_SPDIFRX(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP)}
\DoxyCodeLine{05557\ \{}
\DoxyCodeLine{05558\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ Source);}
\DoxyCodeLine{05559\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{05560\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SM,\ PLLM);}
\DoxyCodeLine{05561\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05562\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ PLLM);}
\DoxyCodeLine{05563\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05564\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SN\ |\ RCC\_PLLI2SCFGR\_PLLI2SP,\ PLLN\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos\ |\ PLLP);}
\DoxyCodeLine{05565\ \}}
\DoxyCodeLine{05566\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05567\ }
\DoxyCodeLine{05661\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_ConfigDomain\_I2S(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{05662\ \{}
\DoxyCodeLine{05663\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&RCC-\/>PLLCFGR)\ +\ (Source\ \&\ 0x80U)));}
\DoxyCodeLine{05664\ \ \ MODIFY\_REG(*pReg,\ RCC\_PLLCFGR\_PLLSRC,\ (Source\ \&\ (\string~0x80U)));}
\DoxyCodeLine{05665\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{05666\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SM,\ PLLM);}
\DoxyCodeLine{05667\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05668\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ PLLM);}
\DoxyCodeLine{05669\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05670\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SN\ |\ RCC\_PLLI2SCFGR\_PLLI2SR,\ PLLN\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos\ |\ PLLR);}
\DoxyCodeLine{05671\ \}}
\DoxyCodeLine{05672\ }
\DoxyCodeLine{05680\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05681\ \{}
\DoxyCodeLine{05682\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SN)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos);}
\DoxyCodeLine{05683\ \}}
\DoxyCodeLine{05684\ }
\DoxyCodeLine{05685\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)}}
\DoxyCodeLine{05705\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05706\ \{}
\DoxyCodeLine{05707\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SQ));}
\DoxyCodeLine{05708\ \}}
\DoxyCodeLine{05709\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05710\ }
\DoxyCodeLine{05723\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05724\ \{}
\DoxyCodeLine{05725\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SR));}
\DoxyCodeLine{05726\ \}}
\DoxyCodeLine{05727\ }
\DoxyCodeLine{05728\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SP)}}
\DoxyCodeLine{05739\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05740\ \{}
\DoxyCodeLine{05741\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SP));}
\DoxyCodeLine{05742\ \}}
\DoxyCodeLine{05743\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05744\ }
\DoxyCodeLine{05745\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{05784\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetDIVQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05785\ \{}
\DoxyCodeLine{05786\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLI2SDIVQ));}
\DoxyCodeLine{05787\ \}}
\DoxyCodeLine{05788\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05789\ }
\DoxyCodeLine{05790\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVR)}}
\DoxyCodeLine{05828\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetDIVR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05829\ \{}
\DoxyCodeLine{05830\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLI2SDIVR));}
\DoxyCodeLine{05831\ \}}
\DoxyCodeLine{05832\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05833\ }
\DoxyCodeLine{05902\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05903\ \{}
\DoxyCodeLine{05904\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{05905\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SM));}
\DoxyCodeLine{05906\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05907\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM));}
\DoxyCodeLine{05908\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05909\ \}}
\DoxyCodeLine{05910\ }
\DoxyCodeLine{05922\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetMainSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05923\ \{}
\DoxyCodeLine{05924\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SSRC)}}
\DoxyCodeLine{05925\ \ \ uint32\_t\ pllsrc\ =\ READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC);}
\DoxyCodeLine{05926\ \ \ uint32\_t\ plli2sssrc0\ =\ READ\_BIT(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SSRC);}
\DoxyCodeLine{05927\ \ \ uint32\_t\ plli2sssrc1\ =\ READ\_BIT(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SSRC)\ >>\ 15U;}
\DoxyCodeLine{05928\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(pllsrc\ |\ plli2sssrc0\ |\ plli2sssrc1);}
\DoxyCodeLine{05929\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05930\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC));}
\DoxyCodeLine{05931\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05932\ \}}
\DoxyCodeLine{05933\ }
\DoxyCodeLine{05937\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05938\ }
\DoxyCodeLine{05939\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{05949\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05950\ \{}
\DoxyCodeLine{05951\ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLSAION);}
\DoxyCodeLine{05952\ \}}
\DoxyCodeLine{05953\ }
\DoxyCodeLine{05959\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05960\ \{}
\DoxyCodeLine{05961\ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLSAION);}
\DoxyCodeLine{05962\ \}}
\DoxyCodeLine{05963\ }
\DoxyCodeLine{05969\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05970\ \{}
\DoxyCodeLine{05971\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLSAIRDY)\ ==\ (RCC\_CR\_PLLSAIRDY));}
\DoxyCodeLine{05972\ \}}
\DoxyCodeLine{05973\ }
\DoxyCodeLine{06105\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ,\ uint32\_t\ PLLDIVQ)}
\DoxyCodeLine{06106\ \{}
\DoxyCodeLine{06107\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ Source);}
\DoxyCodeLine{06108\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIM)}}
\DoxyCodeLine{06109\ \ \ MODIFY\_REG(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIM,\ PLLM);}
\DoxyCodeLine{06110\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{06111\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ PLLM);}
\DoxyCodeLine{06112\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06113\ \ \ MODIFY\_REG(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIN\ |\ RCC\_PLLSAICFGR\_PLLSAIQ,\ PLLN\ <<\ RCC\_PLLSAICFGR\_PLLSAIN\_Pos\ |\ PLLQ);}
\DoxyCodeLine{06114\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLSAIDIVQ,\ PLLDIVQ);}
\DoxyCodeLine{06115\ \}}
\DoxyCodeLine{06116\ }
\DoxyCodeLine{06117\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIP)}}
\DoxyCodeLine{06203\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI\_ConfigDomain\_48M(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP)}
\DoxyCodeLine{06204\ \{}
\DoxyCodeLine{06205\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ Source);}
\DoxyCodeLine{06206\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIM)}}
\DoxyCodeLine{06207\ \ \ MODIFY\_REG(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIM,\ PLLM);}
\DoxyCodeLine{06208\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{06209\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ PLLM);}
\DoxyCodeLine{06210\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06211\ \ \ MODIFY\_REG(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIN\ |\ RCC\_PLLSAICFGR\_PLLSAIP,\ PLLN\ <<\ RCC\_PLLSAICFGR\_PLLSAIN\_Pos\ |\ PLLP);}
\DoxyCodeLine{06212\ \}}
\DoxyCodeLine{06213\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06214\ }
\DoxyCodeLine{06215\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{06310\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI\_ConfigDomain\_LTDC(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR,\ uint32\_t\ PLLDIVR)}
\DoxyCodeLine{06311\ \{}
\DoxyCodeLine{06312\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM,\ Source\ |\ PLLM);}
\DoxyCodeLine{06313\ \ \ MODIFY\_REG(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIN\ |\ RCC\_PLLSAICFGR\_PLLSAIR,\ PLLN\ <<\ RCC\_PLLSAICFGR\_PLLSAIN\_Pos\ |\ PLLR);}
\DoxyCodeLine{06314\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLSAIDIVR,\ PLLDIVR);}
\DoxyCodeLine{06315\ \}}
\DoxyCodeLine{06316\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06317\ }
\DoxyCodeLine{06386\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06387\ \{}
\DoxyCodeLine{06388\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIM)}}
\DoxyCodeLine{06389\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIM));}
\DoxyCodeLine{06390\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{06391\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM));}
\DoxyCodeLine{06392\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06393\ \}}
\DoxyCodeLine{06394\ }
\DoxyCodeLine{06402\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06403\ \{}
\DoxyCodeLine{06404\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIN)\ >>\ RCC\_PLLSAICFGR\_PLLSAIN\_Pos);}
\DoxyCodeLine{06405\ \}}
\DoxyCodeLine{06406\ }
\DoxyCodeLine{06426\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06427\ \{}
\DoxyCodeLine{06428\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIQ));}
\DoxyCodeLine{06429\ \}}
\DoxyCodeLine{06430\ }
\DoxyCodeLine{06431\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIR)}}
\DoxyCodeLine{06444\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06445\ \{}
\DoxyCodeLine{06446\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIR));}
\DoxyCodeLine{06447\ \}}
\DoxyCodeLine{06448\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06449\ }
\DoxyCodeLine{06450\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIP)}}
\DoxyCodeLine{06461\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06462\ \{}
\DoxyCodeLine{06463\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIP));}
\DoxyCodeLine{06464\ \}}
\DoxyCodeLine{06465\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06466\ }
\DoxyCodeLine{06505\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_GetDIVQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06506\ \{}
\DoxyCodeLine{06507\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLSAIDIVQ));}
\DoxyCodeLine{06508\ \}}
\DoxyCodeLine{06509\ }
\DoxyCodeLine{06510\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLSAIDIVR)}}
\DoxyCodeLine{06521\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_GetDIVR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06522\ \{}
\DoxyCodeLine{06523\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLSAIDIVR));}
\DoxyCodeLine{06524\ \}}
\DoxyCodeLine{06525\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLSAIDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06526\ }
\DoxyCodeLine{06530\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06531\ }
\DoxyCodeLine{06541\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06542\ \{}
\DoxyCodeLine{06543\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSIRDYC);}
\DoxyCodeLine{06544\ \}}
\DoxyCodeLine{06545\ }
\DoxyCodeLine{06551\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06552\ \{}
\DoxyCodeLine{06553\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSERDYC);}
\DoxyCodeLine{06554\ \}}
\DoxyCodeLine{06555\ }
\DoxyCodeLine{06561\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06562\ \{}
\DoxyCodeLine{06563\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSIRDYC);}
\DoxyCodeLine{06564\ \}}
\DoxyCodeLine{06565\ }
\DoxyCodeLine{06571\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06572\ \{}
\DoxyCodeLine{06573\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSERDYC);}
\DoxyCodeLine{06574\ \}}
\DoxyCodeLine{06575\ }
\DoxyCodeLine{06581\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06582\ \{}
\DoxyCodeLine{06583\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLRDYC);}
\DoxyCodeLine{06584\ \}}
\DoxyCodeLine{06585\ }
\DoxyCodeLine{06586\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{06592\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_PLLI2SRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06593\ \{}
\DoxyCodeLine{06594\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLI2SRDYC);}
\DoxyCodeLine{06595\ \}}
\DoxyCodeLine{06596\ }
\DoxyCodeLine{06597\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06598\ }
\DoxyCodeLine{06599\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{06605\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_PLLSAIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06606\ \{}
\DoxyCodeLine{06607\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLSAIRDYC);}
\DoxyCodeLine{06608\ \}}
\DoxyCodeLine{06609\ }
\DoxyCodeLine{06610\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06611\ }
\DoxyCodeLine{06617\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06618\ \{}
\DoxyCodeLine{06619\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_CSSC);}
\DoxyCodeLine{06620\ \}}
\DoxyCodeLine{06621\ }
\DoxyCodeLine{06627\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06628\ \{}
\DoxyCodeLine{06629\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSIRDYF)\ ==\ (RCC\_CIR\_LSIRDYF));}
\DoxyCodeLine{06630\ \}}
\DoxyCodeLine{06631\ }
\DoxyCodeLine{06637\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06638\ \{}
\DoxyCodeLine{06639\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSERDYF)\ ==\ (RCC\_CIR\_LSERDYF));}
\DoxyCodeLine{06640\ \}}
\DoxyCodeLine{06641\ }
\DoxyCodeLine{06647\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06648\ \{}
\DoxyCodeLine{06649\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSIRDYF)\ ==\ (RCC\_CIR\_HSIRDYF));}
\DoxyCodeLine{06650\ \}}
\DoxyCodeLine{06651\ }
\DoxyCodeLine{06657\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06658\ \{}
\DoxyCodeLine{06659\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSERDYF)\ ==\ (RCC\_CIR\_HSERDYF));}
\DoxyCodeLine{06660\ \}}
\DoxyCodeLine{06661\ }
\DoxyCodeLine{06667\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06668\ \{}
\DoxyCodeLine{06669\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLRDYF)\ ==\ (RCC\_CIR\_PLLRDYF));}
\DoxyCodeLine{06670\ \}}
\DoxyCodeLine{06671\ }
\DoxyCodeLine{06672\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{06678\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PLLI2SRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06679\ \{}
\DoxyCodeLine{06680\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLI2SRDYF)\ ==\ (RCC\_CIR\_PLLI2SRDYF));}
\DoxyCodeLine{06681\ \}}
\DoxyCodeLine{06682\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06683\ }
\DoxyCodeLine{06684\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{06690\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PLLSAIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06691\ \{}
\DoxyCodeLine{06692\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLSAIRDYF)\ ==\ (RCC\_CIR\_PLLSAIRDYF));}
\DoxyCodeLine{06693\ \}}
\DoxyCodeLine{06694\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06695\ }
\DoxyCodeLine{06701\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06702\ \{}
\DoxyCodeLine{06703\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_CSSF)\ ==\ (RCC\_CIR\_CSSF));}
\DoxyCodeLine{06704\ \}}
\DoxyCodeLine{06705\ }
\DoxyCodeLine{06711\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_IWDGRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06712\ \{}
\DoxyCodeLine{06713\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_IWDGRSTF)\ ==\ (RCC\_CSR\_IWDGRSTF));}
\DoxyCodeLine{06714\ \}}
\DoxyCodeLine{06715\ }
\DoxyCodeLine{06721\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LPWRRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06722\ \{}
\DoxyCodeLine{06723\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LPWRRSTF)\ ==\ (RCC\_CSR\_LPWRRSTF));}
\DoxyCodeLine{06724\ \}}
\DoxyCodeLine{06725\ }
\DoxyCodeLine{06731\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PINRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06732\ \{}
\DoxyCodeLine{06733\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_PINRSTF)\ ==\ (RCC\_CSR\_PINRSTF));}
\DoxyCodeLine{06734\ \}}
\DoxyCodeLine{06735\ }
\DoxyCodeLine{06741\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PORRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06742\ \{}
\DoxyCodeLine{06743\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_PORRSTF)\ ==\ (RCC\_CSR\_PORRSTF));}
\DoxyCodeLine{06744\ \}}
\DoxyCodeLine{06745\ }
\DoxyCodeLine{06751\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_SFTRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06752\ \{}
\DoxyCodeLine{06753\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_SFTRSTF)\ ==\ (RCC\_CSR\_SFTRSTF));}
\DoxyCodeLine{06754\ \}}
\DoxyCodeLine{06755\ }
\DoxyCodeLine{06761\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_WWDGRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06762\ \{}
\DoxyCodeLine{06763\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_WWDGRSTF)\ ==\ (RCC\_CSR\_WWDGRSTF));}
\DoxyCodeLine{06764\ \}}
\DoxyCodeLine{06765\ }
\DoxyCodeLine{06766\ \textcolor{preprocessor}{\#if\ defined(RCC\_CSR\_BORRSTF)}}
\DoxyCodeLine{06772\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_BORRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06773\ \{}
\DoxyCodeLine{06774\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_BORRSTF)\ ==\ (RCC\_CSR\_BORRSTF));}
\DoxyCodeLine{06775\ \}}
\DoxyCodeLine{06776\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CSR\_BORRSTF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06777\ }
\DoxyCodeLine{06783\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearResetFlags(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06784\ \{}
\DoxyCodeLine{06785\ \ \ SET\_BIT(RCC-\/>CSR,\ RCC\_CSR\_RMVF);}
\DoxyCodeLine{06786\ \}}
\DoxyCodeLine{06787\ }
\DoxyCodeLine{06801\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06802\ \{}
\DoxyCodeLine{06803\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSIRDYIE);}
\DoxyCodeLine{06804\ \}}
\DoxyCodeLine{06805\ }
\DoxyCodeLine{06811\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06812\ \{}
\DoxyCodeLine{06813\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSERDYIE);}
\DoxyCodeLine{06814\ \}}
\DoxyCodeLine{06815\ }
\DoxyCodeLine{06821\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06822\ \{}
\DoxyCodeLine{06823\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSIRDYIE);}
\DoxyCodeLine{06824\ \}}
\DoxyCodeLine{06825\ }
\DoxyCodeLine{06831\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06832\ \{}
\DoxyCodeLine{06833\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSERDYIE);}
\DoxyCodeLine{06834\ \}}
\DoxyCodeLine{06835\ }
\DoxyCodeLine{06841\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06842\ \{}
\DoxyCodeLine{06843\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLRDYIE);}
\DoxyCodeLine{06844\ \}}
\DoxyCodeLine{06845\ }
\DoxyCodeLine{06846\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{06852\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_PLLI2SRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06853\ \{}
\DoxyCodeLine{06854\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLI2SRDYIE);}
\DoxyCodeLine{06855\ \}}
\DoxyCodeLine{06856\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06857\ }
\DoxyCodeLine{06858\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{06864\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_PLLSAIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06865\ \{}
\DoxyCodeLine{06866\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLSAIRDYIE);}
\DoxyCodeLine{06867\ \}}
\DoxyCodeLine{06868\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06869\ }
\DoxyCodeLine{06875\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06876\ \{}
\DoxyCodeLine{06877\ \ \ CLEAR\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSIRDYIE);}
\DoxyCodeLine{06878\ \}}
\DoxyCodeLine{06879\ }
\DoxyCodeLine{06885\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06886\ \{}
\DoxyCodeLine{06887\ \ \ CLEAR\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSERDYIE);}
\DoxyCodeLine{06888\ \}}
\DoxyCodeLine{06889\ }
\DoxyCodeLine{06895\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06896\ \{}
\DoxyCodeLine{06897\ \ \ CLEAR\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSIRDYIE);}
\DoxyCodeLine{06898\ \}}
\DoxyCodeLine{06899\ }
\DoxyCodeLine{06905\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06906\ \{}
\DoxyCodeLine{06907\ \ \ CLEAR\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSERDYIE);}
\DoxyCodeLine{06908\ \}}
\DoxyCodeLine{06909\ }
\DoxyCodeLine{06915\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06916\ \{}
\DoxyCodeLine{06917\ \ \ CLEAR\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLRDYIE);}
\DoxyCodeLine{06918\ \}}
\DoxyCodeLine{06919\ }
\DoxyCodeLine{06920\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{06926\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_PLLI2SRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06927\ \{}
\DoxyCodeLine{06928\ \ \ CLEAR\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLI2SRDYIE);}
\DoxyCodeLine{06929\ \}}
\DoxyCodeLine{06930\ }
\DoxyCodeLine{06931\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06932\ }
\DoxyCodeLine{06933\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{06939\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_PLLSAIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06940\ \{}
\DoxyCodeLine{06941\ \ \ CLEAR\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLSAIRDYIE);}
\DoxyCodeLine{06942\ \}}
\DoxyCodeLine{06943\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06944\ }
\DoxyCodeLine{06950\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06951\ \{}
\DoxyCodeLine{06952\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSIRDYIE)\ ==\ (RCC\_CIR\_LSIRDYIE));}
\DoxyCodeLine{06953\ \}}
\DoxyCodeLine{06954\ }
\DoxyCodeLine{06960\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06961\ \{}
\DoxyCodeLine{06962\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSERDYIE)\ ==\ (RCC\_CIR\_LSERDYIE));}
\DoxyCodeLine{06963\ \}}
\DoxyCodeLine{06964\ }
\DoxyCodeLine{06970\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06971\ \{}
\DoxyCodeLine{06972\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSIRDYIE)\ ==\ (RCC\_CIR\_HSIRDYIE));}
\DoxyCodeLine{06973\ \}}
\DoxyCodeLine{06974\ }
\DoxyCodeLine{06980\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06981\ \{}
\DoxyCodeLine{06982\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSERDYIE)\ ==\ (RCC\_CIR\_HSERDYIE));}
\DoxyCodeLine{06983\ \}}
\DoxyCodeLine{06984\ }
\DoxyCodeLine{06990\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06991\ \{}
\DoxyCodeLine{06992\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLRDYIE)\ ==\ (RCC\_CIR\_PLLRDYIE));}
\DoxyCodeLine{06993\ \}}
\DoxyCodeLine{06994\ }
\DoxyCodeLine{06995\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{07001\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_PLLI2SRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{07002\ \{}
\DoxyCodeLine{07003\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLI2SRDYIE)\ ==\ (RCC\_CIR\_PLLI2SRDYIE));}
\DoxyCodeLine{07004\ \}}
\DoxyCodeLine{07005\ }
\DoxyCodeLine{07006\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07007\ }
\DoxyCodeLine{07008\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{07014\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_PLLSAIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{07015\ \{}
\DoxyCodeLine{07016\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLSAIRDYIE)\ ==\ (RCC\_CIR\_PLLSAIRDYIE));}
\DoxyCodeLine{07017\ \}}
\DoxyCodeLine{07018\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07019\ }
\DoxyCodeLine{07024\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{07028\ ErrorStatus\ LL\_RCC\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{07036\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_RCC\_GetSystemClocksFreq(LL\_RCC\_ClocksTypeDef\ *RCC\_Clocks);}
\DoxyCodeLine{07037\ \textcolor{preprocessor}{\#if\ defined(FMPI2C1)}}
\DoxyCodeLine{07038\ uint32\_t\ LL\_RCC\_GetFMPI2CClockFreq(uint32\_t\ FMPI2CxSource);}
\DoxyCodeLine{07039\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMPI2C1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07040\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{07041\ uint32\_t\ \ \ \ LL\_RCC\_GetLPTIMClockFreq(uint32\_t\ LPTIMxSource);}
\DoxyCodeLine{07042\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07043\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{07044\ uint32\_t\ \ \ \ LL\_RCC\_GetSAIClockFreq(uint32\_t\ SAIxSource);}
\DoxyCodeLine{07045\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07046\ \textcolor{preprocessor}{\#if\ defined(SDIO)}}
\DoxyCodeLine{07047\ uint32\_t\ \ \ \ LL\_RCC\_GetSDIOClockFreq(uint32\_t\ SDIOxSource);}
\DoxyCodeLine{07048\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07049\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{07050\ uint32\_t\ \ \ \ LL\_RCC\_GetRNGClockFreq(uint32\_t\ RNGxSource);}
\DoxyCodeLine{07051\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07052\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB\_OTG\_HS)}}
\DoxyCodeLine{07053\ uint32\_t\ \ \ \ LL\_RCC\_GetUSBClockFreq(uint32\_t\ USBxSource);}
\DoxyCodeLine{07054\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\_OTG\_HS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07055\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{07056\ uint32\_t\ \ \ \ LL\_RCC\_GetDFSDMClockFreq(uint32\_t\ DFSDMxSource);}
\DoxyCodeLine{07057\ uint32\_t\ \ \ \ LL\_RCC\_GetDFSDMAudioClockFreq(uint32\_t\ DFSDMxSource);}
\DoxyCodeLine{07058\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07059\ uint32\_t\ \ \ \ LL\_RCC\_GetI2SClockFreq(uint32\_t\ I2SxSource);}
\DoxyCodeLine{07060\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{07061\ uint32\_t\ \ \ \ LL\_RCC\_GetCECClockFreq(uint32\_t\ CECxSource);}
\DoxyCodeLine{07062\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07063\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{07064\ uint32\_t\ \ \ \ LL\_RCC\_GetLTDCClockFreq(uint32\_t\ LTDCxSource);}
\DoxyCodeLine{07065\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07066\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}}
\DoxyCodeLine{07067\ uint32\_t\ \ \ \ LL\_RCC\_GetSPDIFRXClockFreq(uint32\_t\ SPDIFRXxSource);}
\DoxyCodeLine{07068\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07069\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{07070\ uint32\_t\ \ \ \ LL\_RCC\_GetDSIClockFreq(uint32\_t\ DSIxSource);}
\DoxyCodeLine{07071\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07075\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07076\ }
\DoxyCodeLine{07085\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(RCC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07086\ }
\DoxyCodeLine{07091\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{07092\ \}}
\DoxyCodeLine{07093\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{07094\ }
\DoxyCodeLine{07095\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_LL\_RCC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07096\ }

\end{DoxyCode}
