# Solinst Driver
# 2013-11-19 18:28:22Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_location "MODIN1_0" 0 1 0 1
set_location "MODIN1_1" 0 1 0 0
set_location "MODIN5_0" 3 1 1 0
set_location "MODIN5_1" 3 1 1 2
set_location "Net_282" 0 2 1 2
set_io "\NEOMOTE_1:External_VRef(0)\" iocell 3 5
set_location "\NEOMOTE_1:I2C_0:I2C_FF\" i2ccell -1 -1 0
set_location "\NEOMOTE_1:I2C_0:I2C_IRQ\" interrupt -1 -1 0
set_io "\NEOMOTE_1:I2C_0_SCL(0)\" iocell 12 4
set_io "\NEOMOTE_1:I2C_0_SDA(0)\" iocell 12 5
set_io "\NEOMOTE_1:NEO_RTC_INT1(0)\" iocell 1 6
set_location "\NEOMOTE_1:NEO_RTC_INT1\" logicalport -1 -1 1
set_location "\NEOMOTE_1:Net_176\" 0 2 0 2
set_io "\NEOMOTE_1:RX_CTS_n(0)\" iocell 2 2
set_io "\NEOMOTE_1:RX_Pin(0)\" iocell 2 1
set_io "\NEOMOTE_1:RX_RTS_n(0)\" iocell 2 3
set_location "\NEOMOTE_1:RX_RTS_n\" logicalport -1 -1 2
set_io "\NEOMOTE_1:SD_Card_Power(0)\" iocell 2 0
set_io "\NEOMOTE_1:TX_CTS_n(0)\" iocell 2 5
set_io "\NEOMOTE_1:TX_Pin(0)\" iocell 2 4
set_io "\NEOMOTE_1:TX_RTS_n(0)\" iocell 2 6
set_io "\NEOMOTE_1:TimeN(0)\" iocell 2 7
set_location "\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\" 0 4 0 3
set_location "\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\" 0 1 1 1
set_location "\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\" 0 1 0 3
set_location "\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\" 0 0 1 1
set_location "\NEOMOTE_1:UART_MOTE:BUART:rx_last\" 0 0 1 3
set_location "\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\" 0 0 0 1
set_location "\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\" 0 1 0 2
set_location "\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\" 0 0 0 0
set_location "\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\" 0 0 1 0
set_location "\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\" 0 0 0 2
set_location "\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\" 0 0 1 2
set_location "\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\" 0 0 0 3
set_location "\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\" 0 1 1 3
set_location "\NEOMOTE_1:UART_MOTE:BUART:rx_status_5\" 0 1 1 0
set_location "\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\" 0 0 7
set_location "\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\" 0 1 2
set_location "\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\" 0 1 4
set_location "\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\" 0 3 2
set_location "\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\" 0 4 4
set_location "\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\" 0 5 2
set_location "\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\" 0 5 0 3
set_location "\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\" 0 2 0 3
set_location "\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\" 0 5 0 0
set_location "\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\" 0 5 0 2
set_location "\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\" 0 3 1 3
set_location "\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\" 0 5 0 1
set_location "\NEOMOTE_1:UART_MOTE:BUART:tx_status_2\" 0 4 1 2
set_location "\NEOMOTE_1:UART_MOTE:BUART:txn\" 0 3 1 0
set_location "\NEOMOTE_1:isr_RX\" interrupt -1 -1 1
set_location "\NEOMOTE_1:isr_RX_RTSn\" interrupt -1 -1 6
set_location "\NEOMOTE_1:isr_rtc_int1\" interrupt -1 -1 5
set_location "\emFile_1:Net_10\" 1 0 0 0
set_location "\emFile_1:Net_1\" 2 2 0 2
set_location "\emFile_1:Net_22\" 1 0 1 1
set_location "\emFile_1:SPI0:BSPIM:BitCounter\" 2 3 7
set_location "\emFile_1:SPI0:BSPIM:RxStsReg\" 2 0 4
set_location "\emFile_1:SPI0:BSPIM:TxStsReg\" 2 2 4
set_location "\emFile_1:SPI0:BSPIM:cnt_enable\" 1 0 0 1
set_location "\emFile_1:SPI0:BSPIM:ld_ident\" 2 2 0 1
set_location "\emFile_1:SPI0:BSPIM:load_cond\" 3 0 0 0
set_location "\emFile_1:SPI0:BSPIM:load_rx_data\" 2 2 0 3
set_location "\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\" 1 0 1 3
set_location "\emFile_1:SPI0:BSPIM:mosi_hs_reg\" 1 0 1 2
set_location "\emFile_1:SPI0:BSPIM:mosi_pre_reg\" 3 3 1 1
set_location "\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\" 3 3 0 0
set_location "\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\" 3 3 1 0
set_location "\emFile_1:SPI0:BSPIM:rx_status_6\" 3 0 0 2
set_location "\emFile_1:SPI0:BSPIM:sR8:Dp:u0\" 2 0 2
set_location "\emFile_1:SPI0:BSPIM:state_0\" 2 2 0 0
set_location "\emFile_1:SPI0:BSPIM:state_1\" 2 3 1 0
set_location "\emFile_1:SPI0:BSPIM:state_2\" 2 3 1 1
set_location "\emFile_1:SPI0:BSPIM:tx_status_0\" 2 3 1 2
set_location "\emFile_1:SPI0:BSPIM:tx_status_4\" 2 3 1 3
set_io "\emFile_1:SPI0_CS(0)\" iocell 6 0
set_io "\emFile_1:miso0(0)\" iocell 6 3
set_io "\emFile_1:mosi0(0)\" iocell 6 1
set_io "\emFile_1:sclk0(0)\" iocell 6 2
set_location "\uart_solinst:BUART:counter_load_not\" 3 2 0 1
set_location "\uart_solinst:BUART:rx_addr_match_status\" 2 1 0 1
set_location "\uart_solinst:BUART:rx_address_detected\" 1 1 0 0
set_location "\uart_solinst:BUART:rx_bitclk_enable\" 3 1 1 1
set_location "\uart_solinst:BUART:rx_counter_load\" 2 0 0 3
set_location "\uart_solinst:BUART:rx_last\" 1 3 1 1
set_location "\uart_solinst:BUART:rx_load_fifo\" 1 1 1 0
set_location "\uart_solinst:BUART:rx_load_fifo_split\" 2 1 1 0
set_location "\uart_solinst:BUART:rx_markspace_pre\" 2 0 0 1
set_location "\uart_solinst:BUART:rx_markspace_pre_split\" 2 0 1 0
set_location "\uart_solinst:BUART:rx_markspace_status\" 2 0 0 0
set_location "\uart_solinst:BUART:rx_parity_bit\" 1 3 0 1
set_location "\uart_solinst:BUART:rx_postpoll\" 3 1 1 3
set_location "\uart_solinst:BUART:rx_state_0\" 1 2 0 0
set_location "\uart_solinst:BUART:rx_state_2\" 1 3 0 0
set_location "\uart_solinst:BUART:rx_state_2_split\" 1 3 1 0
set_location "\uart_solinst:BUART:rx_state_2_split_1\" 2 3 0 0
set_location "\uart_solinst:BUART:rx_state_3\" 1 2 0 1
set_location "\uart_solinst:BUART:rx_state_3_split\" 1 2 1 0
set_location "\uart_solinst:BUART:rx_state_stop1_reg\" 1 3 1 2
set_location "\uart_solinst:BUART:rx_status_0\" 2 0 0 2
set_location "\uart_solinst:BUART:rx_status_3\" 2 1 1 1
set_location "\uart_solinst:BUART:rx_status_4\" 1 2 0 2
set_location "\uart_solinst:BUART:rx_status_5\" 1 3 0 2
set_location "\uart_solinst:BUART:rx_status_6\" 2 1 0 0
set_location "\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\" 2 2 6
set_location "\uart_solinst:BUART:sRX:RxBitCounter\" 3 1 7
set_location "\uart_solinst:BUART:sRX:RxShifter:u0\" 1 2 2
set_location "\uart_solinst:BUART:sRX:RxSts\" 2 1 4
set_location "\uart_solinst:BUART:sTX:TxShifter:u0\" 3 2 2
set_location "\uart_solinst:BUART:sTX:TxSts\" 3 2 4
set_location "\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\" 2 2 2
set_location "\uart_solinst:BUART:tx_bitclk\" 3 2 1 2
set_location "\uart_solinst:BUART:tx_bitclk_enable_pre\" 3 2 1 3
set_location "\uart_solinst:BUART:tx_state_0\" 3 2 0 3
set_location "\uart_solinst:BUART:tx_state_1\" 3 1 0 0
set_location "\uart_solinst:BUART:tx_state_2\" 3 1 0 1
set_location "\uart_solinst:BUART:tx_status_0\" 3 2 0 2
set_location "\uart_solinst:BUART:tx_status_2\" 3 2 1 1
set_location "\uart_solinst:BUART:txn\" 3 2 1 0
set_location "\uart_ultrasonic:BUART:counter_load_not\" 1 4 1 3
set_location "\uart_ultrasonic:BUART:pollcount_0\" 1 4 0 1
set_location "\uart_ultrasonic:BUART:pollcount_1\" 1 4 0 0
set_location "\uart_ultrasonic:BUART:rx_address_detected\" 0 5 1 0
set_location "\uart_ultrasonic:BUART:rx_bitclk_enable\" 1 4 1 1
set_location "\uart_ultrasonic:BUART:rx_counter_load\" 1 5 0 3
set_location "\uart_ultrasonic:BUART:rx_last\" 1 4 0 3
set_location "\uart_ultrasonic:BUART:rx_load_fifo\" 1 5 1 2
set_location "\uart_ultrasonic:BUART:rx_postpoll\" 1 4 0 2
set_location "\uart_ultrasonic:BUART:rx_state_0\" 1 5 1 0
set_location "\uart_ultrasonic:BUART:rx_state_2\" 1 5 0 0
set_location "\uart_ultrasonic:BUART:rx_state_3\" 1 5 0 1
set_location "\uart_ultrasonic:BUART:rx_state_stop1_reg\" 1 5 1 1
set_location "\uart_ultrasonic:BUART:rx_status_3\" 1 5 1 3
set_location "\uart_ultrasonic:BUART:rx_status_4\" 1 3 0 3
set_location "\uart_ultrasonic:BUART:rx_status_5\" 1 5 0 2
set_location "\uart_ultrasonic:BUART:sRX:RxBitCounter\" 1 5 7
set_location "\uart_ultrasonic:BUART:sRX:RxShifter:u0\" 1 4 2
set_location "\uart_ultrasonic:BUART:sRX:RxSts\" 1 2 4
set_location "\uart_ultrasonic:BUART:sTX:TxShifter:u0\" 0 4 2
set_location "\uart_ultrasonic:BUART:sTX:TxSts\" 1 4 4
set_location "\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\" 0 2 2
set_location "\uart_ultrasonic:BUART:tx_bitclk\" 0 4 0 1
set_location "\uart_ultrasonic:BUART:tx_bitclk_enable_pre\" 0 4 0 2
set_location "\uart_ultrasonic:BUART:tx_state_0\" 1 4 1 0
set_location "\uart_ultrasonic:BUART:tx_state_1\" 0 2 1 3
set_location "\uart_ultrasonic:BUART:tx_state_2\" 0 3 0 1
set_location "\uart_ultrasonic:BUART:tx_status_0\" 1 4 1 2
set_location "\uart_ultrasonic:BUART:tx_status_2\" 0 4 1 1
set_location "\uart_ultrasonic:BUART:txn\" 0 3 0 0
set_location "isr_byte_ultrasonic_rx" interrupt -1 -1 2
set_location "isr_solinst_byte_rx" interrupt -1 -1 3
set_io "solinst_power_pin(0)" iocell 12 3
set_io "uart_solinst_rx(0)" iocell 4 1
set_io "uart_solinst_tx(0)" iocell 4 0
set_io "ultrasonic_uart_rx(0)" iocell 0 1
set_io "ultrasonic_voltage_pin(0)" iocell 0 2
