
<html><head><title>Power-Aware Analog/RNM Blocks</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669060" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Power-Aware Analog/RNM Blocks" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Low-Power Mixed-Signal, Unified Power Format (UPF)," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669060" />
<meta name="NextFile" content="Specifying_Parameter_Values_for_Connect_Modules_on_Power_Supply_Nets.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Specifying_Power_Intent_on_Mixed-Signal_Blocks.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Power-Aware Analog/RNM Blocks" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />
<script type="text/javascript" src="styles/shCore1.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shCore.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushCpp.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushJava.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushXml.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushPython.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushPowerShell.js">/*<![CDATA[*//*]]>*/</script><link rel="stylesheet" href="styles/shCoreDefault.css" type="text/css" /><link rel="stylesheet" href="styles/shCoreMidnight.css" type="text/css" /><script type="text/javascript">/*<![CDATA[*/
SyntaxHighlighter.all();
/*]]>*/</script>
        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Specifying_Power_Intent_on_Mixed-Signal_Blocks.html" title="Specifying_Power_Intent_on_Mixed-Signal_Blocks">Specifying_Power_Intent_on_Mix ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Specifying_Parameter_Values_for_Connect_Modules_on_Power_Supply_Nets.html" title="Specifying_Parameter_Values_for_Connect_Modules_on_Power_Supply_Nets">Specifying_Parameter_Values_fo ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Power-Aware Analog/RNM Blocks</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="PowerAwareAnalog/RNMBlocks-poweraware"></span>Support for the IEEE 1801 standard is available on a mixed-signal network in which a low power-aware signal path is correctly interpreted between the digital and analog driver/receiver, and a low power-aware supply connection is correctly established to connect both analog and digital power supplies.</p>

<p>The&#160;<code>connect_supply_net</code>&#160;command in IEEE 1801 has been enhanced to support the connection of mixed signal network.</p>

<p><code>connect_supply_net net_name -ports&#160;{ port_list&#160;}</code></p>

<p>Signals in&#160;<code>port_list</code>&#160;with type&#160;<code>logic</code>&#160;and&#160;<code>supply_net_type</code>&#160;are handled by&#160;UPF and AMS-LPS processing ignores&#160;these signals automatically.</p>

<p>UPF supply nets can be connected to design supply nets such as electrical, wreal, and SV-Real Number Modeling (SV-RNM) nets using the&#160;<code>connect_supply_net</code>&#160;command. This is a unidirectional connection, where the voltage info of the UPF supply nets propagates to design supply nets; and, the power state info on the UPF supply nets are ignored. You can enable this feature using the&#160;<em>xrun</em>&#160;option,&#160;<code>-lpa_ams_uca</code>&#160;at the command line.</p>

<p>Additionally, the UPF supply nets and design supply nets can be bidirectionally connected using the&#160;<em>xrun</em>&#160;option,&#160;<code>-lps_ams_connect_supply</code>.&#160; The bidirectional connect module,&#160;<code>ER_bidir</code>&#160;is automatically inserted on the boundary of UPF and design. This allows the voltage info of the UPF supply nets to propagate to the design supply nets.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>For AMSD LP1801 Test Bench, you must not enable both <code>-lps_ams_connect_supply</code> and <code>-lps_ams_uca</code> in the same simulation. Cadence recommends you use the <code>-lps_ams_connect_supply</code> command instead of <code>-lps_ams_uca</code>.</p>
</div>
</div>

<p>In the bidirectional connection, the IEEE 1801 command&#160;<code>create_hdl2upf_vct</code>&#160;converts the analog voltage in the design&#160;to IEEE 1801-defined supply net value and state. Low power-aware connect modules are now aware of the dynamic power supply and convert the signals from logic to electrical accordingly. For example:</p>

<p><code>create_hdl2upf_vct VCTR2U -hdl_type {sv cds_rnm} -table { {Expression PowerNetState} ... }</code></p>

<p><code>connect_supply_net SUPPLY_NET -ports { powr_list } -vct VCTR2U</code></p>

<p>Here,&#160;<code>cds_rnm</code>&#160;is a reserved keyword to allow real number content in the&#160;<code>-table</code>&#160;argument. It indicates the mapping of real-valued expressions to the IEEE 1801 supply nets for lower power simulation.</p>

<p>The datatypes for SV-UDN can be real (<code>real</code>,&#160;<code>realtime</code>), logic (<code>bit</code>,&#160;<code>logic</code>,&#160;<code>reg</code>), integer (<code>int</code>) and&#160;<code>enum</code>. And,&#160;you need to specify the element of SV-UDN structure. For example:</p>

<p><code>create_hdl2upf_vct vct_name -hdl_type { sv UDN.RealElement }&#160;-table {{real_expression state_value}*}</code></p>

<p>The expression contains an operator and a value. Following operators are supported:</p>
<ul><li>Relational:<code>&#160;&gt;&#160;</code>,<code>&#160;&gt;=&#160;</code>,<code>&#160;&lt;&#160;</code>, and<code>&#160;&lt;=</code></li></ul><ul><li>Logical Equality:<code>&#160;==&#160;</code>and<code>&#160;!=</code></li></ul><ul><li>Case Equality:<code>&#160;===&#160;</code>and<code>&#160;!==</code></li></ul>
<p>The value can be a real number,&#160;<code>`wrealXState</code>, or<code>&#160;`wrealZState.</code>&#160;The case equality operators can contain only&#160;<code>`wrealXState</code>, or&#160;<code>`wrealZState</code>&#160;as values. Variables or parameters are not supported in HDL code.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>If there is no VCT specified for the conversion from Wreal to UPF supply voltage, the tool maps the <code>`</code><code>wrealZState</code>/<code>`</code><code>wrealXState</code> to &#8216;-1&#8217; microvolt.</p>
</div>
</div>

<p>Mappings with<code>&#160;==&#160;</code>and<code>&#160;===&#160;</code>take the highest priority, whereas mappings with&#160;<code>!=&#160;</code>and<code>&#160;!==&#160;</code>take the lowest priority. In addition, mappings with the greatest threshold for<code>&#160;&gt;&#160;</code>or<code>&#160;&gt;==&#160;</code>or lowest threshold for&#160;<code>&lt;</code>&#160;or&#160;<code>&lt;=</code>&#160;take the highest priority.</p>

<p>UPF supply nets must have state and voltage. The UPF state can be UNDETERMINED, PARTIAL_ON, FULL_ON, OFF.&#160;<br />wreal and electrical ports computed by RNM or Verilog-AMS or Spectre/SPICE model provide only the voltage and no UPF state. When such port drives a UPF supply net, a UPF VCT (Value Conversion Table) must be defined and set at the connection definition. The VCT creates the UPF states for the UPF supply net.<br />The following example illustrates that when an LDO instance is simulated (in Spectre or SPICE), the LDO output, named&#160;<code>vout11</code>&#160;in SPICE sub-circuit, drives a UPF supply net named&#160;<code>VDD11sn</code>:</p>
<div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="brush: java; gutter: false; theme: Confluence" data-theme="Confluence"># CREATE A UPF SUPPLY NET
create_supply_net VDD11sn
# DEFINE VALUE CONVERTION TABLE CONVERTING REAL VALUES INTO net_state_type UPF VALUES
create_hdl2upf_vct VCTR2U_VDD11 -hdl_type {sv cds_rnm} \-table { {&gt;=1.0 FULL_ON} {&gt;=0.5 PARTIAL_ON} {&lt;0.5 OFF} } 
# IT IMPORTANT TO ATTACHED THE VCT ONLY TO SUCH CONNECT STATEMENT BECAUSE IT TOUCHED A TRUE SPICE ELECTRICAL PORT
connect_supply_net VDD11sn -ports {I0_top_ana/LDO_SPICE/vout11} -vct VCTR2U_VDD11
# THE RESULT WILL BE THE FOLLOWING
# WHEN V(I0_top_ana/LDO_SPICE/vout11) &gt; 1.0 THEN the UPF VDD11sn WILL BE IN &#8220;FULL_ON&#8221; state.
# ELSE IF V(I0_top_ana/LDO_SPICE/vout11) &gt;=0.5 THEN the UPF VDD11sn WILL BE IN &#8220;PARTIAL_ON&#8221; state 
# ELSE IF V(I0_top_ana/LDO_SPICE/vout11) &lt;0.5 THEN the UPF VDD11sn WILL BE IN &#8220;OFF&#8221; state.</pre>
</div>
</div>

<p>Also, the power state info on the UPF supply nets can be converted to an analog voltage in design using the&#160;IEEE 1801 command,&#160;<code>create_upf2hdl_vct</code>, has also been enhanced to describe the mapping from the power net to the voltage gate value, as shown in the following example:</p>

<p><code>create_upf2hdl_vct VCTU2RGND -hdl_type {sv cds_rnm} -table {{OFF `wrealZstate} {UNDETERMINED `wrealXState} {FULL_ON 0}}</code></p>

<p><code>connect_supply_net GND -ports { powr_list } -vct VCTU2RGND</code></p>
<ul><li>If the power state is&#160;<code>OFF</code>, the simulator applies a value&#160;<code>`wrealZState</code>&#160;on the mixed-signal supply net;</li></ul><ul><li>If the power state is&#160;<code>UNDETERMINED</code>, the simulator applies a value&#160;<code>`wrealXState</code>&#160;on the mixed-signal supply net;</li></ul><ul><li>If the power state is&#160;<code>FULL_ON</code>, the simulator applies a value&#160;<code>0</code>&#160;on the mixed-signal supply net.</li></ul>
<p>For VCT definitions in UPF for SV-UDN connections, you need to specify the element of SV-UDN structure. For example:</p>

<p><code>create_hdl2upf_vct vct_name -hdl_type { sv UDN.RealElement } -table {{real_expression state_value}*}</code></p>

<p>The datatypes for SV-UDN can be real (real, realtime), logic (bit, logic, reg), integer (int) and enum. And, you can apply VCTs on multiple SV-UDN fields with same datatype. For example:</p>

<p><code>create_upf2hdl_vct VCTS2V -hdl_type {sv EEnet.V} \</code><br /><code>-table { {FULL_ON 1.5} {OFF 0.0} }</code><br /><code>create_upf2hdl_vct VCTS2I -hdl_type {sv EEnet.I} \</code><br /><code>-table { {FULL_ON 0.001} {OFF 0.0001} }</code><br /><code>create_upf2hdl_vct VCTS2R -hdl_type {sv EEnet.R} \</code><br /><code>-table { {FULL_ON 100} {OFF 50} }</code></p>

<p><code>connect_supply_net vdd -ports {i_ana2/vdd} -vct VCTS2V</code><br /><code>connect_supply_net vdd -ports {i_ana2/vdd} -vct VCTS2I</code><br /><code>connect_supply_net vdd -ports {i_ana2/vdd} -vct VCTS2R</code></p>

<p>If there is a supply connection specified in Verilog model, the tool applies a connection between the RTL and UPF signal.&#160;If the same port name exists in UPF and HDL models, a connection is established on the UPF supply port.</p>

<p>In the following example, tool applies a connection between UPF supply net&#160;<code>VDD</code>&#160;and HDL net&#160;<code>ipmu/VDD</code>.&#160;</p>
<div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">----------tb.upf-----------------------------------
load_upf top.upf -scope dut
create_supply_net VDD
connect_supply_net VDD -ports {dut/VDD}   // connecting to UPF
connect_supply_net VDD -ports {ipmu/VDD}  // connecting to HDL
----------top.upf---------------------------------
create_supply_port VDD
create_supply_net VDD
connect_supply_net VDD -ports {VDD}       // connecting to UPF
connect_supply_net VDD -ports {iainv/VDD} // connecting to HDL 
                                          // optimized away since the HDL signal  &#8220;iainv/VDD&#8221; is connecting to &#8220;ipmu/VDD&#8221; in HDL scope.
connect_supply_net VDD -ports {iwinv/VDD} // connecting to HDL
                                          // optimized away since the HDL signal  &#8220;iwinv/VDD&#8221; is connecting to &#8220;ipmu/VDD&#8221; in HDL scope.
-----------------tb.sv----------------------------
module tb();
 pmu  ipmu(VDD);
 top  dut(VDD);
endmodule;
----------------top.vams---------------------
module top(VDD);
 ainv  iainv(VDD);
 winv  iwinv(VDD);
endmodule</pre>
</div>
</div>

<p>Additionally, SV-UDN connections can be used in IEEE1801 power supply connection with Liberty model.&#160;The datatypes for SV-UDN can be real (real, realtime), logic (bit, logic, reg), integer (int) and enum.</p>

<p>As SV-UDN has multiple fields, you must specify multiple VCTs on same UDN net, to specify the value&#160;conversion for power state and voltage.</p>

<p>The following is an example of the HDL source, VCT definitions for the UPF supply nets, and the liberty&#160;model. The tool applies the supply connection on SV-UDN net automatically based on the UPF&#160;description. The specified VCT is used for value conversion of the specified field.</p>

<p><code>--------------------HDL Source Code----------------------</code><br /><code>module dut();</code><br /><code>ana1 i_ana1();</code><br /><code>endmodule</code></p>

<p><code>module ana1(vdd, vss);</code><br /><code>output wTsum vdd, vss;</code><br /><code>end</code><br /><code>endmodule</code></p>

<p><code>--------------------UPF Definition----------------------</code><br /><code>connect_supply_net vdd -ports {i_ana1/vdd} -vct VCTR2V</code><br /><code>connect_supply_net vdd -ports {i_ana1/vdd} -vct VCTR2S_VDD</code><br /><code>connect_supply_net vss -ports {i_ana1/vss} -vct VCTR2V</code><br /><code>connect_supply_net vss -ports {i_ana1/vss} -vct VCTR2S_VSS</code></p>

<p><code>--------------------Liberty Model----------------------</code><br /><code>library (&quot;AMSLPS_TEST&quot;) {</code><br /><code>cell (&quot;ana1&quot;) {</code><br /><code>pg_pin (vss) {</code><br /><code>pg_type : &quot;primary_ground&quot;;</code><br /><code>voltage_name : &quot;VSS&quot;;</code><br /><code>}</code><br /><code>pg_pin (vdd) {</code><br /><code>pg_type : &quot;primary_power&quot;;</code><br /><code>voltage_name : &quot;VDD&quot;;</code><br /><code>}</code><br /><code>}</code><br /><code>}</code><br /><code>--------------------Elaboration Result----------------------</code><br /><code>Liberty Verbose Information</code></p>

<p><code>ana1 : ana.lib:88</code><br /><code>&lt;PA&gt;: ./dut.sv:8</code><br /><code>Instances:</code><br /><code>tb.i_dut.i_ana1</code><br /><code>&lt;E&gt; vss &lt;primary_ground&gt; : vss &lt;VCTR2S_VSS&gt;</code><br /><code>&lt;E&gt; vss &lt;primary_ground&gt; : vss &lt;VCTR2V&gt;</code><br /><code>&lt;E&gt; vdd &lt;primary_power&gt; : vdd &lt;VCTR2S_VDD&gt;</code><br /><code>&lt;E&gt; vdd &lt;primary_power&gt; : vdd &lt;VCTR2V&gt;</code></p>

<p><code>Liberty / HDL Matching Information</code><br /><code>No mismatch found between Liberty pins and corresponding Verilog ports.</code></p>

<p><br /></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Specifying_Power_Intent_on_Mixed-Signal_Blocks.html" id="prev" title="Specifying_Power_Intent_on_Mixed-Signal_Blocks">Specifying_Power_Intent_on_Mix ...</a></em></b><b><em><a href="Specifying_Parameter_Values_for_Connect_Modules_on_Power_Supply_Nets.html" id="nex" title="Specifying_Parameter_Values_for_Connect_Modules_on_Power_Supply_Nets">Specifying_Parameter_Values_fo ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>