$date
	Mon Mar 19 18:37:20 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_full_adder $end
$var wire 3 ! cout [2:0] $end
$var wire 3 " diff [2:0] $end
$var reg 3 # a [2:0] $end
$var reg 3 $ b [2:0] $end
$var reg 3 % bin [2:0] $end
$scope module Fa $end
$var wire 3 & a [2:0] $end
$var wire 3 ' b [2:0] $end
$var wire 3 ( bin [2:0] $end
$var wire 3 ) cout [2:0] $end
$var wire 3 * diff [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5
b1 !
b1 )
b1 "
b1 *
b1 $
b1 '
#10
b10 !
b10 )
b10 "
b10 *
b10 $
b10 '
#15
b11 !
b11 )
b11 "
b11 *
b11 $
b11 '
#20
b100 !
b100 )
b100 "
b100 *
b100 $
b100 '
#25
b101 !
b101 )
b101 "
b101 *
b101 $
b101 '
#30
b110 !
b110 )
b110 "
b110 *
b110 $
b110 '
#35
b111 !
b111 )
b111 "
b111 *
b111 $
b111 '
#40
b0 !
b0 )
b1 "
b1 *
b0 $
b0 '
b1 #
b1 &
#45
b0 "
b0 *
b1 $
b1 '
#50
b10 !
b10 )
b11 "
b11 *
b10 $
b10 '
#55
b10 "
b10 *
b11 $
b11 '
#60
b100 !
b100 )
b101 "
b101 *
b100 $
b100 '
#65
b100 "
b100 *
b101 $
b101 '
#70
b110 !
b110 )
b111 "
b111 *
b110 $
b110 '
#75
b110 "
b110 *
b111 $
b111 '
#80
b0 !
b0 )
b10 "
b10 *
b0 $
b0 '
b10 #
b10 &
#85
b1 !
b1 )
b11 "
b11 *
b1 $
b1 '
#90
b0 !
b0 )
b0 "
b0 *
b10 $
b10 '
#95
b1 !
b1 )
b1 "
b1 *
b11 $
b11 '
#100
b100 !
b100 )
b110 "
b110 *
b100 $
b100 '
#105
b101 !
b101 )
b111 "
b111 *
b101 $
b101 '
#110
b100 !
b100 )
b100 "
b100 *
b110 $
b110 '
#115
b101 !
b101 )
b101 "
b101 *
b111 $
b111 '
#120
b0 !
b0 )
b11 "
b11 *
b0 $
b0 '
b11 #
b11 &
#125
b10 "
b10 *
b1 $
b1 '
#130
b1 "
b1 *
b10 $
b10 '
#135
b0 "
b0 *
b11 $
b11 '
#140
b100 !
b100 )
b111 "
b111 *
b100 $
b100 '
#145
b110 "
b110 *
b101 $
b101 '
#150
b101 "
b101 *
b110 $
b110 '
#155
b100 "
b100 *
b111 $
b111 '
#160
b0 !
b0 )
b0 $
b0 '
b100 #
b100 &
#165
b1 !
b1 )
b101 "
b101 *
b1 $
b1 '
#170
b10 !
b10 )
b110 "
b110 *
b10 $
b10 '
#175
b11 !
b11 )
b111 "
b111 *
b11 $
b11 '
#180
b0 !
b0 )
b0 "
b0 *
b100 $
b100 '
#185
b1 !
b1 )
b1 "
b1 *
b101 $
b101 '
#190
b10 !
b10 )
b10 "
b10 *
b110 $
b110 '
#195
b11 !
b11 )
b11 "
b11 *
b111 $
b111 '
#200
b0 !
b0 )
b101 "
b101 *
b0 $
b0 '
b101 #
b101 &
#205
b100 "
b100 *
b1 $
b1 '
#210
b10 !
b10 )
b111 "
b111 *
b10 $
b10 '
#215
b110 "
b110 *
b11 $
b11 '
#220
b0 !
b0 )
b1 "
b1 *
b100 $
b100 '
#225
b0 "
b0 *
b101 $
b101 '
#230
b10 !
b10 )
b11 "
b11 *
b110 $
b110 '
#235
b10 "
b10 *
b111 $
b111 '
#240
b0 !
b0 )
b110 "
b110 *
b0 $
b0 '
b110 #
b110 &
#245
b1 !
b1 )
b111 "
b111 *
b1 $
b1 '
#250
b0 !
b0 )
b100 "
b100 *
b10 $
b10 '
#255
b1 !
b1 )
b101 "
b101 *
b11 $
b11 '
#260
b0 !
b0 )
b10 "
b10 *
b100 $
b100 '
#265
b1 !
b1 )
b11 "
b11 *
b101 $
b101 '
#270
b0 !
b0 )
b0 "
b0 *
b110 $
b110 '
#275
b1 !
b1 )
b1 "
b1 *
b111 $
b111 '
#280
b0 !
b0 )
b111 "
b111 *
b0 $
b0 '
b111 #
b111 &
#285
b110 "
b110 *
b1 $
b1 '
#290
b101 "
b101 *
b10 $
b10 '
#295
b100 "
b100 *
b11 $
b11 '
#300
b11 "
b11 *
b100 $
b100 '
#305
b10 "
b10 *
b101 $
b101 '
#310
b1 "
b1 *
b110 $
b110 '
#315
b0 "
b0 *
b111 $
b111 '
