{"lab": {"id":  "cse30",
	 "name": "Analog CMOS VLSI Circuit Design",
	 "discipline_id": "cse",
	 "institute_id": "iiith",
	 "developers": [{"name": "Vijay Shankara", "email": "vijay.p@iiit.ac.in"}],
	 "hosting_info": [{"hosting_status": "hosted", "hosted_on": "institute", "hosted_url": "http://cse30-iiith.vlabs.ac.in/"}],
	 "integration_level": 4,
	 "assets": [{"asset_type": "image", "path": "https://github.com/Virtual-Labs/analog-cmos-vlsi-circuit-design-iiith.git"},
	 	    {"asset_type": "video", "path": "https://github.com/Virtual-Labs/analog-cmos-vlsi-circuit-design-iiith.git"}],
	 "overview": "This lab deals with Analog CMOS VLSI Circuit Design",
	 "sections" : [{"name": "Introduction"}, {"name": "Target Audience"}, {"name": "Courses Aligned"}, {"name": "Prerequisite S/W"}, {"name":    "Feedback"}, 
		       {"experiments": ["e98401", "e98400", "e98399", "e98398", "e98397", "e98396", "e98395", "e98394", "e98393",
                                        "e98392", "e98391", "e98390", "e98389", "e98387", "e98386"]}]
	}
}
