module imem(input [5:0] pc, output [10:0] o);
	logic [10:0] o;
	always_comb
		case(pc)
		// synopsys full_case parallel_case
		6'h00: o = 11'b0_0_00_000_00_00; // NOP
		6'h01: o = 11'b0_1_10_000_00_01; // ADD r2 <- r0, r1
		6'h02: o = 11'b0_1_00_111_01_00; // r0 <- r1
		6'h03: o = 11'b0_1_01_111_10_00; // r1 <- r2
		6'h04: o = 11'b0_1_10_000_00_01;
		6'h05: o = 11'b0_1_00_111_01_00;
		6'h06: o = 11'b0_1_01_111_10_00;
		6'h07: o = 11'b0_1_10_000_00_01;
		6'h08: o = 11'b0_1_00_111_01_00;
		6'h09: o = 11'b0_1_01_111_10_00;
		6'h0a: o = 11'b0_1_10_000_00_01;
		6'h0b: o = 11'b0_1_00_111_01_00;
		6'h0c: o = 11'b0_1_01_111_10_00;
		6'h0d: o = 11'b0_1_10_000_00_01;
		6'h0e: o = 11'b0_1_00_111_01_00;
		6'h0f: o = 11'b0_1_01_111_10_00;
		6'h10: o = 11'b0_1_10_000_00_01;
		6'h11: o = 11'b0_1_00_111_01_00;
		6'h12: o = 11'b0_1_01_111_10_00;
		6'h13: o = 11'b0_1_10_000_00_01;
		6'h14: o = 11'b0_1_00_111_01_00;
		6'h15: o = 11'b0_1_01_111_10_00;
		6'h16: o = 11'b0_1_10_000_00_01;
		6'h17: o = 11'b0_1_00_111_01_00;
		6'h18: o = 11'b0_1_01_111_10_00;
		6'h19: o = 11'b0_1_10_000_00_01;
		6'h1a: o = 11'b0_1_00_111_01_00;
		6'h1b: o = 11'b0_1_01_111_10_00;
		6'h1c: o = 11'b0_1_10_000_00_01;
		6'h1d: o = 11'b0_1_00_111_01_00;
		6'h1e: o = 11'b0_1_01_111_10_00;
		6'h1f: o = 11'b0_1_10_000_00_01;
		6'h20: o = 11'b1_0_00_000_00_00;
		default: o = 11'b0_0_00_000_00_00;
		endcase
endmodule
