FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+
 *
 * Copyright (C) 2015 Renesas Electronics Corp.
 */

#ifndef __DT_BINDINGS_CLOCK_R8A7793_CPG_MSSR_H__
#define __DT_BINDINGS_CLOCK_R8A7793_CPG_MSSR_H__

#include <dt-bindings/clock/renesas-cpg-mssr.h>

/* r8a7793 CPG Core Clocks */
#define R8A7793_CLK_Z			0
#define R8A7793_CLK_ZG			1
#define R8A7793_CLK_ZTR			2
#define R8A7793_CLK_ZTRD2		3
#define R8A7793_CLK_ZT			4
/* bench 13555.1.0 de0a75874962 */
/* bench 13555.1.1 00d9ed7824eb */
/* bench 13555.1.2 f18ddff7f670 */
/* bench 13555.1.3 9f5306c53391 */
/* bench 13555.1.4 b084a7b19440 */
/* bench 13555.1.5 273ffe6313b9 */
/* bench 13555.1.6 d46d456475d3 */
/* bench 13555.1.7 d500f833ddc4 */
#define R8A7793_CLK_ZX			5
#define R8A7793_CLK_ZS			6
#define R8A7793_CLK_HP			7
#define R8A7793_CLK_I			8
#define R8A7793_CLK_B			9
#define R8A7793_CLK_LB			10
#define R8A7793_CLK_P			11
/* bench 12381.3.0 004d5f165ffc */
/* bench 12381.3.1 1ddd03309ad1 */
/* bench 12381.3.2 8c7b42b70a13 */
/* bench 12381.3.3 18e39f918027 */
/* bench 12381.3.4 35045f64b5c6 */
/* bench 12381.3.5 8f4b1b58098d */
/* bench 12381.3.6 7f13dc5c816a */
/* bench 12381.3.7 640ef27c1107 */
/* bench 12381.3.8 0b52d7d9db59 */
/* bench 12381.3.9 5e66327d15ea */
#define R8A7793_CLK_M2			13
#define R8A7793_CLK_ADSP		14
#define R8A7793_CLK_ZB3			15
#define R8A7793_CLK_ZB3D2		16
#define R8A7793_CLK_DDR			17
#define R8A7793_CLK_SDH			18
#define R8A7793_CLK_SD0			19
#define R8A7793_CLK_SD2			20
#define R8A7793_CLK_SD3			21
#define R8A7793_CLK_MMC0		22
/* bench 2233.5.0 72e52a0166db */
#define R8A7793_CLK_SSP			24
#define R8A7793_CLK_SSPRS		25
#define R8A7793_CLK_QSPI		26
#define R8A7793_CLK_CP			27
#define R8A7793_CLK_RCAN		28
#define R8A7793_CLK_R			29
#define R8A7793_CLK_OSC			30

#endif /* __DT_BINDINGS_CLOCK_R8A7793_CPG_MSSR_H__ */
