{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648419768064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648419768072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 00:22:47 2022 " "Processing started: Mon Mar 28 00:22:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648419768072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419768072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Comp_9bit_prj -c Comp_9bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Comp_9bit_prj -c Comp_9bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419768072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648419768657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648419768657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_9bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_9bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_9bit-hierarchical_structure " "Found design unit 1: Comp_9bit-hierarchical_structure" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648419782044 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_9bit " "Found entity 1: Comp_9bit" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648419782044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419782044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_1bit-algorithm " "Found design unit 1: Comp_1bit-algorithm" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648419782044 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_1bit " "Found entity 1: Comp_1bit" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648419782044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419782044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Comp_9bit " "Elaborating entity \"Comp_9bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp_1bit Comp_1bit:Chip1 " "Elaborating entity \"Comp_1bit\" for hierarchy \"Comp_1bit:Chip1\"" {  } { { "Comp_9bit.vhd" "Chip1" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gt Comp_1bit.vhd(20) " "VHDL Process Statement warning at Comp_1bit.vhd(20): inferring latch(es) for signal or variable \"Gt\", which holds its previous value in one or more paths through the process" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 "|Comp_9bit|Comp_1bit:Chip1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Eq Comp_1bit.vhd(20) " "VHDL Process Statement warning at Comp_1bit.vhd(20): inferring latch(es) for signal or variable \"Eq\", which holds its previous value in one or more paths through the process" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 "|Comp_9bit|Comp_1bit:Chip1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Lt Comp_1bit.vhd(20) " "VHDL Process Statement warning at Comp_1bit.vhd(20): inferring latch(es) for signal or variable \"Lt\", which holds its previous value in one or more paths through the process" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 "|Comp_9bit|Comp_1bit:Chip1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Lt Comp_1bit.vhd(20) " "Inferred latch for \"Lt\" at Comp_1bit.vhd(20)" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 "|Comp_9bit|Comp_1bit:Chip1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Eq Comp_1bit.vhd(20) " "Inferred latch for \"Eq\" at Comp_1bit.vhd(20)" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 "|Comp_9bit|Comp_1bit:Chip1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gt Comp_1bit.vhd(20) " "Inferred latch for \"Gt\" at Comp_1bit.vhd(20)" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 "|Comp_9bit|Comp_1bit:Chip1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip9\|Gt " "Latch Comp_1bit:Chip9\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[8\] " "Ports ENA and PRE on the latch are fed by the same signal A\[8\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip9\|Lt " "Latch Comp_1bit:Chip9\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip9\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip9\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[8\] " "Ports ENA and PRE on the latch are fed by the same signal A\[8\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip8\|Gt " "Latch Comp_1bit:Chip8\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[7\] " "Ports ENA and PRE on the latch are fed by the same signal A\[7\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip8\|Lt " "Latch Comp_1bit:Chip8\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip8\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip8\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[7\] " "Ports ENA and PRE on the latch are fed by the same signal A\[7\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip7\|Gt " "Latch Comp_1bit:Chip7\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[6\] " "Ports ENA and PRE on the latch are fed by the same signal A\[6\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip7\|Lt " "Latch Comp_1bit:Chip7\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip7\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip7\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[6\] " "Ports ENA and PRE on the latch are fed by the same signal A\[6\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip6\|Gt " "Latch Comp_1bit:Chip6\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[5\] " "Ports ENA and PRE on the latch are fed by the same signal A\[5\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip6\|Lt " "Latch Comp_1bit:Chip6\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip6\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip6\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[5\] " "Ports ENA and PRE on the latch are fed by the same signal A\[5\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip5\|Gt " "Latch Comp_1bit:Chip5\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[4\] " "Ports ENA and PRE on the latch are fed by the same signal A\[4\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip5\|Lt " "Latch Comp_1bit:Chip5\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip5\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip5\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[4\] " "Ports ENA and PRE on the latch are fed by the same signal A\[4\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip4\|Gt " "Latch Comp_1bit:Chip4\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[3\] " "Ports ENA and PRE on the latch are fed by the same signal A\[3\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip4\|Lt " "Latch Comp_1bit:Chip4\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip4\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip4\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[3\] " "Ports ENA and PRE on the latch are fed by the same signal A\[3\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip3\|Gt " "Latch Comp_1bit:Chip3\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[2\] " "Ports ENA and PRE on the latch are fed by the same signal A\[2\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip3\|Lt " "Latch Comp_1bit:Chip3\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip3\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip3\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[2\] " "Ports ENA and PRE on the latch are fed by the same signal A\[2\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip2\|Gt " "Latch Comp_1bit:Chip2\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[1\] " "Ports ENA and PRE on the latch are fed by the same signal A\[1\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip2\|Lt " "Latch Comp_1bit:Chip2\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip2\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip2\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[1\] " "Ports ENA and PRE on the latch are fed by the same signal A\[1\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip1\|Gt " "Latch Comp_1bit:Chip1\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[0\] " "Ports ENA and PRE on the latch are fed by the same signal A\[0\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip1\|Lt " "Latch Comp_1bit:Chip1\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip1\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip1\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[0\] " "Ports ENA and PRE on the latch are fed by the same signal A\[0\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648419782844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648419783574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648419783574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648419783638 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648419783638 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648419783638 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648419783638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648419783678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 00:23:03 2022 " "Processing ended: Mon Mar 28 00:23:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648419783678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648419783678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648419783678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419783678 ""}
