Analysis & Synthesis report for lab3
Thu Mar 07 19:00:03 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |lab3|moo:mooo|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated
 16. Parameter Settings for User Entity Instance: vga_adapter:vga_u0
 17. Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_address_translator:user_input_translator
 18. Parameter Settings for User Entity Instance: vga_adapter:vga_u0|altsyncram:VideoMemory
 19. Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_pll:mypll|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_controller:controller
 21. Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_controller:controller|vga_address_translator:controller_translator
 22. Parameter Settings for User Entity Instance: debounce:enter
 23. altsyncram Parameter Settings by Entity Instance
 24. altpll Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "moo:mooo"
 26. Port Connectivity Checks: "lineDraw:centerLine"
 27. Port Connectivity Checks: "debounce:enter"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 07 19:00:03 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lab3                                        ;
; Top-level Entity Name              ; lab3                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 524                                         ;
;     Total combinational functions  ; 467                                         ;
;     Dedicated logic registers      ; 205                                         ;
; Total registers                    ; 205                                         ;
; Total pins                         ; 58                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 24,576                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; lab3               ; lab3               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; debounce.vhd                     ; yes             ; User VHDL File               ; U:/ENSC350/Lab3/debounce.vhd                                                 ;         ;
; VGAcore/vga_pll.v                ; yes             ; User Wizard-Generated File   ; U:/ENSC350/Lab3/VGAcore/vga_pll.v                                            ;         ;
; VGAcore/vga_controller.v         ; yes             ; User Verilog HDL File        ; U:/ENSC350/Lab3/VGAcore/vga_controller.v                                     ;         ;
; VGAcore/vga_address_translator.v ; yes             ; User Verilog HDL File        ; U:/ENSC350/Lab3/VGAcore/vga_address_translator.v                             ;         ;
; VGAcore/vga_adapter.v            ; yes             ; User Verilog HDL File        ; U:/ENSC350/Lab3/VGAcore/vga_adapter.v                                        ;         ;
; lab3.vhd                         ; yes             ; User VHDL File               ; U:/ENSC350/Lab3/lab3.vhd                                                     ;         ;
; pointDraw.vhd                    ; yes             ; User VHDL File               ; U:/ENSC350/Lab3/pointDraw.vhd                                                ;         ;
; lineDraw.vhd                     ; yes             ; User VHDL File               ; U:/ENSC350/Lab3/lineDraw.vhd                                                 ;         ;
; moo.vhd                          ; yes             ; User VHDL File               ; U:/ENSC350/Lab3/moo.vhd                                                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_9hg1.tdf           ; yes             ; Auto-Generated Megafunction  ; U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf                                       ;         ;
; db/decode_lsa.tdf                ; yes             ; Auto-Generated Megafunction  ; U:/ENSC350/Lab3/db/decode_lsa.tdf                                            ;         ;
; db/decode_e8a.tdf                ; yes             ; Auto-Generated Megafunction  ; U:/ENSC350/Lab3/db/decode_e8a.tdf                                            ;         ;
; db/mux_0nb.tdf                   ; yes             ; Auto-Generated Megafunction  ; U:/ENSC350/Lab3/db/mux_0nb.tdf                                               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 524            ;
;                                             ;                ;
; Total combinational functions               ; 467            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 126            ;
;     -- 3 input functions                    ; 273            ;
;     -- <=2 input functions                  ; 68             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 263            ;
;     -- arithmetic mode                      ; 204            ;
;                                             ;                ;
; Total registers                             ; 205            ;
;     -- Dedicated logic registers            ; 205            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 58             ;
; Total memory bits                           ; 24576          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 209            ;
; Total fan-out                               ; 2224           ;
; Average fan-out                             ; 2.81           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                               ; Entity Name            ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+------------------------+--------------+
; |lab3                                                ; 467 (37)            ; 205 (0)                   ; 24576       ; 0            ; 0       ; 0         ; 58   ; 0            ; |lab3                                                                                             ; lab3                   ; work         ;
;    |lineDraw:centerLine|                             ; 147 (147)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|lineDraw:centerLine                                                                         ; lineDraw               ; work         ;
;    |moo:mooo|                                        ; 247 (247)           ; 113 (113)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|moo:mooo                                                                                    ; moo                    ; work         ;
;    |pointDraw:point|                                 ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|pointDraw:point                                                                             ; pointDraw              ; work         ;
;    |vga_adapter:vga_u0|                              ; 21 (1)              ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|vga_adapter:vga_u0                                                                          ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                       ; 2 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|vga_adapter:vga_u0|altsyncram:VideoMemory                                                   ; altsyncram             ; work         ;
;          |altsyncram_9hg1:auto_generated|            ; 2 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated                    ; altsyncram_9hg1        ; work         ;
;             |decode_lsa:decode2|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|decode_lsa:decode2 ; decode_lsa             ; work         ;
;       |vga_address_translator:user_input_translator| ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|vga_adapter:vga_u0|vga_address_translator:user_input_translator                             ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|vga_adapter:vga_u0|vga_pll:mypll                                                            ; vga_pll                ; work         ;
;          |altpll:altpll_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|vga_adapter:vga_u0|vga_pll:mypll|altpll:altpll_component                                    ; altpll                 ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |lab3|moo:mooo|state                                                        ;
+----------------------+----------------------+--------------------+-------------+------------+
; Name                 ; state.horizontalLine ; state.verticalLine ; state.start ; state.idle ;
+----------------------+----------------------+--------------------+-------------+------------+
; state.idle           ; 0                    ; 0                  ; 0           ; 0          ;
; state.start          ; 0                    ; 0                  ; 1           ; 1          ;
; state.verticalLine   ; 0                    ; 1                  ; 0           ; 1          ;
; state.horizontalLine ; 1                    ; 0                  ; 0           ; 1          ;
+----------------------+----------------------+--------------------+-------------+------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; pointDraw:point|x[5]                                ; KEY[0]              ; yes                    ;
; state.lineState_236                                 ; GND                 ; yes                    ;
; state.triState_229                                  ; GND                 ; yes                    ;
; pointDraw:point|x[6]                                ; KEY[0]              ; yes                    ;
; pointDraw:point|x[7]                                ; KEY[0]              ; yes                    ;
; pointDraw:point|y[3]                                ; KEY[0]              ; yes                    ;
; pointDraw:point|y[4]                                ; KEY[0]              ; yes                    ;
; pointDraw:point|y[5]                                ; KEY[0]              ; yes                    ;
; pointDraw:point|y[6]                                ; KEY[0]              ; yes                    ;
; pointDraw:point|y[2]                                ; KEY[0]              ; yes                    ;
; pointDraw:point|y[1]                                ; KEY[0]              ; yes                    ;
; pointDraw:point|y[0]                                ; KEY[0]              ; yes                    ;
; pointDraw:point|x[0]                                ; KEY[0]              ; yes                    ;
; pointDraw:point|x[1]                                ; KEY[0]              ; yes                    ;
; pointDraw:point|x[2]                                ; KEY[0]              ; yes                    ;
; pointDraw:point|x[3]                                ; KEY[0]              ; yes                    ;
; pointDraw:point|x[4]                                ; KEY[0]              ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                       ;
+-------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                   ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------+----------------------------------------+
; moo:mooo|yEnd[7,8]                                                                              ; Stuck at GND due to stuck port data_in ;
; moo:mooo|xEnd[8]                                                                                ; Stuck at GND due to stuck port data_in ;
; moo:mooo|copyStartY[0,1]                                                                        ; Stuck at GND due to stuck port data_in ;
; moo:mooo|copyStartY[2..5]                                                                       ; Stuck at VCC due to stuck port data_in ;
; moo:mooo|copyStartY[6]                                                                          ; Stuck at GND due to stuck port data_in ;
; lineDraw:centerLine|yEnd[7,8]                                                                   ; Stuck at GND due to stuck port data_in ;
; lineDraw:centerLine|xEnd[8]                                                                     ; Stuck at GND due to stuck port data_in ;
; vga_adapter:vga_u0|vga_controller:controller|xCounter[0..9]                                     ; Stuck at GND due to stuck port clear   ;
; vga_adapter:vga_u0|vga_controller:controller|yCounter[0..9]                                     ; Stuck at GND due to stuck port clear   ;
; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                            ; Stuck at VCC due to stuck port data_in ;
; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                            ; Stuck at VCC due to stuck port data_in ;
; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                         ; Stuck at VCC due to stuck port data_in ;
; vga_adapter:vga_u0|vga_controller:controller|VGA_HS                                             ; Stuck at VCC due to stuck port data_in ;
; vga_adapter:vga_u0|vga_controller:controller|VGA_VS                                             ; Stuck at VCC due to stuck port data_in ;
; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK                                          ; Stuck at VCC due to stuck port data_in ;
; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|address_reg_b[0,1]     ; Stuck at GND due to stuck port data_in ;
; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|out_address_reg_b[0,1] ; Stuck at GND due to stuck port data_in ;
; moo:mooo|dy[8]                                                                                  ; Merged with moo:mooo|dy[7]             ;
; lineDraw:centerLine|dy[8]                                                                       ; Merged with lineDraw:centerLine|dy[7]  ;
; moo:mooo|absdy[8]                                                                               ; Stuck at GND due to stuck port data_in ;
; lineDraw:centerLine|absdy[8]                                                                    ; Stuck at GND due to stuck port data_in ;
; moo:mooo|d[0]                                                                                   ; Lost fanout                            ;
; lineDraw:centerLine|d[0]                                                                        ; Lost fanout                            ;
; Total Number of Removed Registers = 49                                                          ;                                        ;
+-------------------------------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                         ;
+----------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------------+
; Register name                                            ; Reason for Removal      ; Registers Removed due to This Register                                                         ;
+----------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------------+
; vga_adapter:vga_u0|vga_controller:controller|xCounter[9] ; Stuck at GND            ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1,                                          ;
;                                                          ; due to stuck port clear ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1,                                       ;
;                                                          ;                         ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS,                                           ;
;                                                          ;                         ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK,                                        ;
;                                                          ;                         ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|address_reg_b[1],     ;
;                                                          ;                         ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|address_reg_b[0],     ;
;                                                          ;                         ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|out_address_reg_b[1], ;
;                                                          ;                         ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|out_address_reg_b[0]  ;
; vga_adapter:vga_u0|vga_controller:controller|yCounter[9] ; Stuck at GND            ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1,                                          ;
;                                                          ; due to stuck port clear ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS                                            ;
+----------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 205   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 168   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |lab3|moo:mooo|inputY[0]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab3|moo:mooo|inputX[6]          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |lab3|lineDraw:centerLine|xInt[0] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |lab3|lineDraw:centerLine|yInt[3] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab3|moo:mooo|inputY[7]          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab3|moo:mooo|xInt[6]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab3|moo:mooo|yInt[5]            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab3|lineDraw:centerLine|d[1]    ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |lab3|moo:mooo|y[6]               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |lab3|moo:mooo|x[2]               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |lab3|moo:mooo|d[1]               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |lab3|moo:mooo|xInt               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab3|moo:mooo|yInt               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lab3|Selector2                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |lab3|moo:mooo|Selector0          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:vga_u0 ;
+-------------------------+----------------+----------------------+
; Parameter Name          ; Value          ; Type                 ;
+-------------------------+----------------+----------------------+
; BITS_PER_COLOUR_CHANNEL ; 1              ; Signed Integer       ;
; MONOCHROME              ; FALSE          ; String               ;
; RESOLUTION              ; 160x120        ; String               ;
; BACKGROUND_IMAGE        ; background.mif ; String               ;
; USING_DE1               ; FALSE          ; String               ;
+-------------------------+----------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_address_translator:user_input_translator ;
+----------------+---------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                              ;
+----------------+---------+-----------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                            ;
+----------------+---------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:vga_u0|altsyncram:VideoMemory ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 3                    ; Signed Integer             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer             ;
; NUMWORDS_A                         ; 19200                ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 3                    ; Signed Integer             ;
; WIDTHAD_B                          ; 15                   ; Signed Integer             ;
; NUMWORDS_B                         ; 19200                ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; background.mif       ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_9hg1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------------+
; Parameter Name                ; Value             ; Type                                              ;
+-------------------------------+-------------------+---------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                           ;
; PLL_TYPE                      ; FAST              ; Untyped                                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                                           ;
; LOCK_LOW                      ; 1                 ; Untyped                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                           ;
; SKIP_VCO                      ; OFF               ; Untyped                                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                           ;
; BANDWIDTH                     ; 0                 ; Untyped                                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                           ;
; VCO_MIN                       ; 0                 ; Untyped                                           ;
; VCO_MAX                       ; 0                 ; Untyped                                           ;
; VCO_CENTER                    ; 0                 ; Untyped                                           ;
; PFD_MIN                       ; 0                 ; Untyped                                           ;
; PFD_MAX                       ; 0                 ; Untyped                                           ;
; M_INITIAL                     ; 0                 ; Untyped                                           ;
; M                             ; 0                 ; Untyped                                           ;
; N                             ; 1                 ; Untyped                                           ;
; M2                            ; 1                 ; Untyped                                           ;
; N2                            ; 1                 ; Untyped                                           ;
; SS                            ; 1                 ; Untyped                                           ;
; C0_HIGH                       ; 0                 ; Untyped                                           ;
; C1_HIGH                       ; 0                 ; Untyped                                           ;
; C2_HIGH                       ; 0                 ; Untyped                                           ;
; C3_HIGH                       ; 0                 ; Untyped                                           ;
; C4_HIGH                       ; 0                 ; Untyped                                           ;
; C5_HIGH                       ; 0                 ; Untyped                                           ;
; C6_HIGH                       ; 0                 ; Untyped                                           ;
; C7_HIGH                       ; 0                 ; Untyped                                           ;
; C8_HIGH                       ; 0                 ; Untyped                                           ;
; C9_HIGH                       ; 0                 ; Untyped                                           ;
; C0_LOW                        ; 0                 ; Untyped                                           ;
; C1_LOW                        ; 0                 ; Untyped                                           ;
; C2_LOW                        ; 0                 ; Untyped                                           ;
; C3_LOW                        ; 0                 ; Untyped                                           ;
; C4_LOW                        ; 0                 ; Untyped                                           ;
; C5_LOW                        ; 0                 ; Untyped                                           ;
; C6_LOW                        ; 0                 ; Untyped                                           ;
; C7_LOW                        ; 0                 ; Untyped                                           ;
; C8_LOW                        ; 0                 ; Untyped                                           ;
; C9_LOW                        ; 0                 ; Untyped                                           ;
; C0_INITIAL                    ; 0                 ; Untyped                                           ;
; C1_INITIAL                    ; 0                 ; Untyped                                           ;
; C2_INITIAL                    ; 0                 ; Untyped                                           ;
; C3_INITIAL                    ; 0                 ; Untyped                                           ;
; C4_INITIAL                    ; 0                 ; Untyped                                           ;
; C5_INITIAL                    ; 0                 ; Untyped                                           ;
; C6_INITIAL                    ; 0                 ; Untyped                                           ;
; C7_INITIAL                    ; 0                 ; Untyped                                           ;
; C8_INITIAL                    ; 0                 ; Untyped                                           ;
; C9_INITIAL                    ; 0                 ; Untyped                                           ;
; C0_MODE                       ; BYPASS            ; Untyped                                           ;
; C1_MODE                       ; BYPASS            ; Untyped                                           ;
; C2_MODE                       ; BYPASS            ; Untyped                                           ;
; C3_MODE                       ; BYPASS            ; Untyped                                           ;
; C4_MODE                       ; BYPASS            ; Untyped                                           ;
; C5_MODE                       ; BYPASS            ; Untyped                                           ;
; C6_MODE                       ; BYPASS            ; Untyped                                           ;
; C7_MODE                       ; BYPASS            ; Untyped                                           ;
; C8_MODE                       ; BYPASS            ; Untyped                                           ;
; C9_MODE                       ; BYPASS            ; Untyped                                           ;
; C0_PH                         ; 0                 ; Untyped                                           ;
; C1_PH                         ; 0                 ; Untyped                                           ;
; C2_PH                         ; 0                 ; Untyped                                           ;
; C3_PH                         ; 0                 ; Untyped                                           ;
; C4_PH                         ; 0                 ; Untyped                                           ;
; C5_PH                         ; 0                 ; Untyped                                           ;
; C6_PH                         ; 0                 ; Untyped                                           ;
; C7_PH                         ; 0                 ; Untyped                                           ;
; C8_PH                         ; 0                 ; Untyped                                           ;
; C9_PH                         ; 0                 ; Untyped                                           ;
; L0_HIGH                       ; 1                 ; Untyped                                           ;
; L1_HIGH                       ; 1                 ; Untyped                                           ;
; G0_HIGH                       ; 1                 ; Untyped                                           ;
; G1_HIGH                       ; 1                 ; Untyped                                           ;
; G2_HIGH                       ; 1                 ; Untyped                                           ;
; G3_HIGH                       ; 1                 ; Untyped                                           ;
; E0_HIGH                       ; 1                 ; Untyped                                           ;
; E1_HIGH                       ; 1                 ; Untyped                                           ;
; E2_HIGH                       ; 1                 ; Untyped                                           ;
; E3_HIGH                       ; 1                 ; Untyped                                           ;
; L0_LOW                        ; 1                 ; Untyped                                           ;
; L1_LOW                        ; 1                 ; Untyped                                           ;
; G0_LOW                        ; 1                 ; Untyped                                           ;
; G1_LOW                        ; 1                 ; Untyped                                           ;
; G2_LOW                        ; 1                 ; Untyped                                           ;
; G3_LOW                        ; 1                 ; Untyped                                           ;
; E0_LOW                        ; 1                 ; Untyped                                           ;
; E1_LOW                        ; 1                 ; Untyped                                           ;
; E2_LOW                        ; 1                 ; Untyped                                           ;
; E3_LOW                        ; 1                 ; Untyped                                           ;
; L0_INITIAL                    ; 1                 ; Untyped                                           ;
; L1_INITIAL                    ; 1                 ; Untyped                                           ;
; G0_INITIAL                    ; 1                 ; Untyped                                           ;
; G1_INITIAL                    ; 1                 ; Untyped                                           ;
; G2_INITIAL                    ; 1                 ; Untyped                                           ;
; G3_INITIAL                    ; 1                 ; Untyped                                           ;
; E0_INITIAL                    ; 1                 ; Untyped                                           ;
; E1_INITIAL                    ; 1                 ; Untyped                                           ;
; E2_INITIAL                    ; 1                 ; Untyped                                           ;
; E3_INITIAL                    ; 1                 ; Untyped                                           ;
; L0_MODE                       ; BYPASS            ; Untyped                                           ;
; L1_MODE                       ; BYPASS            ; Untyped                                           ;
; G0_MODE                       ; BYPASS            ; Untyped                                           ;
; G1_MODE                       ; BYPASS            ; Untyped                                           ;
; G2_MODE                       ; BYPASS            ; Untyped                                           ;
; G3_MODE                       ; BYPASS            ; Untyped                                           ;
; E0_MODE                       ; BYPASS            ; Untyped                                           ;
; E1_MODE                       ; BYPASS            ; Untyped                                           ;
; E2_MODE                       ; BYPASS            ; Untyped                                           ;
; E3_MODE                       ; BYPASS            ; Untyped                                           ;
; L0_PH                         ; 0                 ; Untyped                                           ;
; L1_PH                         ; 0                 ; Untyped                                           ;
; G0_PH                         ; 0                 ; Untyped                                           ;
; G1_PH                         ; 0                 ; Untyped                                           ;
; G2_PH                         ; 0                 ; Untyped                                           ;
; G3_PH                         ; 0                 ; Untyped                                           ;
; E0_PH                         ; 0                 ; Untyped                                           ;
; E1_PH                         ; 0                 ; Untyped                                           ;
; E2_PH                         ; 0                 ; Untyped                                           ;
; E3_PH                         ; 0                 ; Untyped                                           ;
; M_PH                          ; 0                 ; Untyped                                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                    ;
+-------------------------------+-------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_controller:controller ;
+-------------------------+-------------+---------------------------------------------------+
; Parameter Name          ; Value       ; Type                                              ;
+-------------------------+-------------+---------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1           ; Signed Integer                                    ;
; MONOCHROME              ; FALSE       ; String                                            ;
; RESOLUTION              ; 160x120     ; String                                            ;
; USING_DE1               ; FALSE       ; String                                            ;
; C_VERT_NUM_PIXELS       ; 00111100000 ; Unsigned Binary                                   ;
; C_VERT_SYNC_START       ; 00111101101 ; Unsigned Binary                                   ;
; C_VERT_SYNC_END         ; 00111101110 ; Unsigned Binary                                   ;
; C_VERT_TOTAL_COUNT      ; 01000001101 ; Unsigned Binary                                   ;
; C_HORZ_NUM_PIXELS       ; 01010000000 ; Unsigned Binary                                   ;
; C_HORZ_SYNC_START       ; 01010010011 ; Unsigned Binary                                   ;
; C_HORZ_SYNC_END         ; 01011110010 ; Unsigned Binary                                   ;
; C_HORZ_TOTAL_COUNT      ; 01100100000 ; Unsigned Binary                                   ;
+-------------------------+-------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                        ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                      ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:enter ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; timeout_cycles ; 20    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; vga_adapter:vga_u0|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 3                                         ;
;     -- NUMWORDS_A                         ; 19200                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 3                                         ;
;     -- NUMWORDS_B                         ; 19200                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                             ;
+-------------------------------+----------------------------------------------------------+
; Name                          ; Value                                                    ;
+-------------------------------+----------------------------------------------------------+
; Number of entity instances    ; 1                                                        ;
; Entity Instance               ; vga_adapter:vga_u0|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                   ;
;     -- PLL_TYPE               ; FAST                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                        ;
+-------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "moo:mooo"                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; startx[8..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; startx[3..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; startx[6]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; startx[5]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; startx[4]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; starty[5..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; starty[8..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; starty[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; finished     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lineDraw:centerLine"                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; startx[8..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; startx[3..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; startx[6]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; startx[5]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; startx[4]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; starty[5..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; starty[8..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; starty[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; finished     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debounce:enter"                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; switch_debounced ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 58                          ;
; cycloneiii_ff         ; 205                         ;
;     ENA               ; 121                         ;
;     ENA SCLR          ; 15                          ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 2                           ;
;     plain             ; 35                          ;
; cycloneiii_lcell_comb ; 468                         ;
;     arith             ; 204                         ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 180                         ;
;     normal            ; 264                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 93                          ;
;         4 data inputs ; 126                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.66                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 07 18:59:51 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file tridraw.vhd
    Info (12022): Found design unit 1: triDraw-logic File: U:/ENSC350/Lab3/triDraw.vhd Line: 18
    Info (12023): Found entity 1: triDraw File: U:/ENSC350/Lab3/triDraw.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file triangle.vhd
    Info (12022): Found design unit 1: triangle-logic File: U:/ENSC350/Lab3/triangle.vhd Line: 18
    Info (12023): Found entity 1: triangle File: U:/ENSC350/Lab3/triangle.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pointdrawtb.vhd
    Info (12022): Found design unit 1: pointDrawTb-testBench File: U:/ENSC350/Lab3/pointDrawTb.vhd Line: 7
    Info (12023): Found entity 1: pointDrawTb File: U:/ENSC350/Lab3/pointDrawTb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: U:/ENSC350/Lab3/debounce.vhd Line: 16
    Info (12023): Found entity 1: debounce File: U:/ENSC350/Lab3/debounce.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file vgacore/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: U:/ENSC350/Lab3/VGAcore/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vgacore/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: U:/ENSC350/Lab3/VGAcore/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vgacore/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: U:/ENSC350/Lab3/VGAcore/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vgacore/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: U:/ENSC350/Lab3/VGAcore/vga_adapter.v Line: 78
Info (12021): Found 2 design units, including 1 entities, in source file lab3.vhd
    Info (12022): Found design unit 1: lab3-rtl File: U:/ENSC350/Lab3/lab3.vhd Line: 17
    Info (12023): Found entity 1: lab3 File: U:/ENSC350/Lab3/lab3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pointdraw.vhd
    Info (12022): Found design unit 1: pointDraw-logic File: U:/ENSC350/Lab3/pointDraw.vhd Line: 18
    Info (12023): Found entity 1: pointDraw File: U:/ENSC350/Lab3/pointDraw.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file linedraw.vhd
    Info (12022): Found design unit 1: lineDraw-logic File: U:/ENSC350/Lab3/lineDraw.vhd Line: 22
    Info (12023): Found entity 1: lineDraw File: U:/ENSC350/Lab3/lineDraw.vhd Line: 5
Warning (12019): Can't analyze file -- file lineDrawV2.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file moo.vhd
    Info (12022): Found design unit 1: moo-logic File: U:/ENSC350/Lab3/moo.vhd Line: 22
    Info (12023): Found entity 1: moo File: U:/ENSC350/Lab3/moo.vhd Line: 5
Info (12127): Elaborating entity "lab3" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at lab3.vhd(120): object "enterBut" assigned a value but never read File: U:/ENSC350/Lab3/lab3.vhd Line: 120
Warning (10036): Verilog HDL or VHDL warning at lab3.vhd(121): object "finishSig" assigned a value but never read File: U:/ENSC350/Lab3/lab3.vhd Line: 121
Warning (10540): VHDL Signal Declaration warning at lab3.vhd(122): used explicit default value for signal "centerX" because signal was never assigned a value File: U:/ENSC350/Lab3/lab3.vhd Line: 122
Warning (10540): VHDL Signal Declaration warning at lab3.vhd(123): used explicit default value for signal "centerY" because signal was never assigned a value File: U:/ENSC350/Lab3/lab3.vhd Line: 123
Warning (10541): VHDL Signal Declaration warning at lab3.vhd(124): used implicit default value for signal "placeHolder" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: U:/ENSC350/Lab3/lab3.vhd Line: 124
Critical Warning (10920): VHDL Incomplete Partial Association warning at lab3.vhd(164): port or argument "endX" has 1/9 unassociated elements File: U:/ENSC350/Lab3/lab3.vhd Line: 164
Critical Warning (10920): VHDL Incomplete Partial Association warning at lab3.vhd(164): port or argument "endY" has 2/9 unassociated elements File: U:/ENSC350/Lab3/lab3.vhd Line: 164
Critical Warning (10920): VHDL Incomplete Partial Association warning at lab3.vhd(170): port or argument "endX" has 1/9 unassociated elements File: U:/ENSC350/Lab3/lab3.vhd Line: 170
Critical Warning (10920): VHDL Incomplete Partial Association warning at lab3.vhd(170): port or argument "endY" has 2/9 unassociated elements File: U:/ENSC350/Lab3/lab3.vhd Line: 170
Warning (10492): VHDL Process Statement warning at lab3.vhd(185): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ENSC350/Lab3/lab3.vhd Line: 185
Warning (10492): VHDL Process Statement warning at lab3.vhd(187): signal "pointXout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ENSC350/Lab3/lab3.vhd Line: 187
Warning (10492): VHDL Process Statement warning at lab3.vhd(188): signal "pointYout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ENSC350/Lab3/lab3.vhd Line: 188
Warning (10492): VHDL Process Statement warning at lab3.vhd(189): signal "pointPlot" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ENSC350/Lab3/lab3.vhd Line: 189
Warning (10492): VHDL Process Statement warning at lab3.vhd(191): signal "lineXout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ENSC350/Lab3/lab3.vhd Line: 191
Warning (10492): VHDL Process Statement warning at lab3.vhd(192): signal "lineYout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ENSC350/Lab3/lab3.vhd Line: 192
Warning (10492): VHDL Process Statement warning at lab3.vhd(193): signal "linePlot" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ENSC350/Lab3/lab3.vhd Line: 193
Warning (10492): VHDL Process Statement warning at lab3.vhd(195): signal "triXout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ENSC350/Lab3/lab3.vhd Line: 195
Warning (10492): VHDL Process Statement warning at lab3.vhd(196): signal "triYout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ENSC350/Lab3/lab3.vhd Line: 196
Warning (10492): VHDL Process Statement warning at lab3.vhd(197): signal "triPlot" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ENSC350/Lab3/lab3.vhd Line: 197
Warning (10631): VHDL Process Statement warning at lab3.vhd(175): inferring latch(es) for signal or variable "state", which holds its previous value in one or more paths through the process File: U:/ENSC350/Lab3/lab3.vhd Line: 175
Info (10041): Inferred latch for "state.triState" at lab3.vhd(175) File: U:/ENSC350/Lab3/lab3.vhd Line: 175
Info (10041): Inferred latch for "state.lineState" at lab3.vhd(175) File: U:/ENSC350/Lab3/lab3.vhd Line: 175
Info (10041): Inferred latch for "state.pointState" at lab3.vhd(175) File: U:/ENSC350/Lab3/lab3.vhd Line: 175
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:vga_u0" File: U:/ENSC350/Lab3/lab3.vhd Line: 136
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:vga_u0|vga_address_translator:user_input_translator" File: U:/ENSC350/Lab3/VGAcore/vga_adapter.v Line: 196
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:vga_u0|altsyncram:VideoMemory" File: U:/ENSC350/Lab3/VGAcore/vga_adapter.v Line: 217
Info (12130): Elaborated megafunction instantiation "vga_adapter:vga_u0|altsyncram:VideoMemory" File: U:/ENSC350/Lab3/VGAcore/vga_adapter.v Line: 217
Info (12133): Instantiated megafunction "vga_adapter:vga_u0|altsyncram:VideoMemory" with the following parameter: File: U:/ENSC350/Lab3/VGAcore/vga_adapter.v Line: 217
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf
    Info (12023): Found entity 1: altsyncram_9hg1 File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_9hg1" for hierarchy "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: U:/ENSC350/Lab3/db/decode_lsa.tdf Line: 22
Info (12128): Elaborating entity "decode_lsa" for hierarchy "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|decode_lsa:decode2" File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: U:/ENSC350/Lab3/db/decode_e8a.tdf Line: 22
Info (12128): Elaborating entity "decode_e8a" for hierarchy "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|decode_e8a:rden_decode_b" File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf
    Info (12023): Found entity 1: mux_0nb File: U:/ENSC350/Lab3/db/mux_0nb.tdf Line: 22
Info (12128): Elaborating entity "mux_0nb" for hierarchy "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|mux_0nb:mux3" File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:vga_u0|vga_pll:mypll" File: U:/ENSC350/Lab3/VGAcore/vga_adapter.v Line: 235
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:vga_u0|vga_pll:mypll|altpll:altpll_component" File: U:/ENSC350/Lab3/VGAcore/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:vga_u0|vga_pll:mypll|altpll:altpll_component" File: U:/ENSC350/Lab3/VGAcore/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:vga_u0|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: U:/ENSC350/Lab3/VGAcore/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:vga_u0|vga_controller:controller" File: U:/ENSC350/Lab3/VGAcore/vga_adapter.v Line: 256
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:enter" File: U:/ENSC350/Lab3/lab3.vhd Line: 155
Info (12128): Elaborating entity "pointDraw" for hierarchy "pointDraw:point" File: U:/ENSC350/Lab3/lab3.vhd Line: 162
Warning (10492): VHDL Process Statement warning at pointDraw.vhd(25): signal "SW_X" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ENSC350/Lab3/pointDraw.vhd Line: 25
Warning (10492): VHDL Process Statement warning at pointDraw.vhd(26): signal "SW_Y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ENSC350/Lab3/pointDraw.vhd Line: 26
Warning (10631): VHDL Process Statement warning at pointDraw.vhd(22): inferring latch(es) for signal or variable "x", which holds its previous value in one or more paths through the process File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Warning (10631): VHDL Process Statement warning at pointDraw.vhd(22): inferring latch(es) for signal or variable "y", which holds its previous value in one or more paths through the process File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (10041): Inferred latch for "y[0]" at pointDraw.vhd(22) File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (10041): Inferred latch for "y[1]" at pointDraw.vhd(22) File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (10041): Inferred latch for "y[2]" at pointDraw.vhd(22) File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (10041): Inferred latch for "y[3]" at pointDraw.vhd(22) File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (10041): Inferred latch for "y[4]" at pointDraw.vhd(22) File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (10041): Inferred latch for "y[5]" at pointDraw.vhd(22) File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (10041): Inferred latch for "y[6]" at pointDraw.vhd(22) File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (10041): Inferred latch for "x[0]" at pointDraw.vhd(22) File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (10041): Inferred latch for "x[1]" at pointDraw.vhd(22) File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (10041): Inferred latch for "x[2]" at pointDraw.vhd(22) File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (10041): Inferred latch for "x[3]" at pointDraw.vhd(22) File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (10041): Inferred latch for "x[4]" at pointDraw.vhd(22) File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (10041): Inferred latch for "x[5]" at pointDraw.vhd(22) File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (10041): Inferred latch for "x[6]" at pointDraw.vhd(22) File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (10041): Inferred latch for "x[7]" at pointDraw.vhd(22) File: U:/ENSC350/Lab3/pointDraw.vhd Line: 22
Info (12128): Elaborating entity "lineDraw" for hierarchy "lineDraw:centerLine" File: U:/ENSC350/Lab3/lab3.vhd Line: 164
Info (12128): Elaborating entity "moo" for hierarchy "moo:mooo" File: U:/ENSC350/Lab3/lab3.vhd Line: 170
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ram_block1a3" File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 155
        Warning (14320): Synthesized away node "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ram_block1a4" File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 190
        Warning (14320): Synthesized away node "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ram_block1a5" File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 225
        Warning (14320): Synthesized away node "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ram_block1a6" File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 260
        Warning (14320): Synthesized away node "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ram_block1a7" File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 295
        Warning (14320): Synthesized away node "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ram_block1a8" File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 330
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ram_block1a3" File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 155
        Warning (14320): Synthesized away node "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ram_block1a4" File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 190
        Warning (14320): Synthesized away node "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ram_block1a5" File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 225
        Warning (14320): Synthesized away node "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ram_block1a6" File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 260
        Warning (14320): Synthesized away node "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ram_block1a7" File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 295
        Warning (14320): Synthesized away node "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ram_block1a8" File: U:/ENSC350/Lab3/db/altsyncram_9hg1.tdf Line: 330
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_HS" is stuck at VCC File: U:/ENSC350/Lab3/lab3.vhd Line: 10
    Warning (13410): Pin "VGA_VS" is stuck at VCC File: U:/ENSC350/Lab3/lab3.vhd Line: 11
    Warning (13410): Pin "VGA_BLANK" is stuck at VCC File: U:/ENSC350/Lab3/lab3.vhd Line: 12
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC File: U:/ENSC350/Lab3/lab3.vhd Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]" File: U:/ENSC350/Lab3/lab3.vhd Line: 7
Info (21057): Implemented 586 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 524 logic cells
    Info (21064): Implemented 3 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 4838 megabytes
    Info: Processing ended: Thu Mar 07 19:00:03 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:17


