// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sobel_filter_HH_
#define _sobel_filter_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "getVal.h"
#include "sobel_filter_mac_bkb.h"
#include "sobel_filter_x_op.h"
#include "sobel_filter_y_op.h"
#include "sobel_filter_AXILiteS_s_axi.h"
#include "sobel_filter_gmem0_m_axi.h"
#include "sobel_filter_gmem1_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM0_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM0_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM0_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM1_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM1_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct sobel_filter : public sc_module {
    // Port declarations 110
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem0_AWVALID;
    sc_in< sc_logic > m_axi_gmem0_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_ADDR_WIDTH> > m_axi_gmem0_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_AWID;
    sc_out< sc_lv<8> > m_axi_gmem0_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem0_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem0_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem0_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem0_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem0_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem0_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem0_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM0_AWUSER_WIDTH> > m_axi_gmem0_AWUSER;
    sc_out< sc_logic > m_axi_gmem0_WVALID;
    sc_in< sc_logic > m_axi_gmem0_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH> > m_axi_gmem0_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH/8> > m_axi_gmem0_WSTRB;
    sc_out< sc_logic > m_axi_gmem0_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_WID;
    sc_out< sc_uint<C_M_AXI_GMEM0_WUSER_WIDTH> > m_axi_gmem0_WUSER;
    sc_out< sc_logic > m_axi_gmem0_ARVALID;
    sc_in< sc_logic > m_axi_gmem0_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_ADDR_WIDTH> > m_axi_gmem0_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_ARID;
    sc_out< sc_lv<8> > m_axi_gmem0_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem0_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem0_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem0_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem0_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem0_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem0_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem0_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM0_ARUSER_WIDTH> > m_axi_gmem0_ARUSER;
    sc_in< sc_logic > m_axi_gmem0_RVALID;
    sc_out< sc_logic > m_axi_gmem0_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH> > m_axi_gmem0_RDATA;
    sc_in< sc_logic > m_axi_gmem0_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_RID;
    sc_in< sc_uint<C_M_AXI_GMEM0_RUSER_WIDTH> > m_axi_gmem0_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem0_RRESP;
    sc_in< sc_logic > m_axi_gmem0_BVALID;
    sc_out< sc_logic > m_axi_gmem0_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem0_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_BID;
    sc_in< sc_uint<C_M_AXI_GMEM0_BUSER_WIDTH> > m_axi_gmem0_BUSER;
    sc_out< sc_logic > m_axi_gmem1_AWVALID;
    sc_in< sc_logic > m_axi_gmem1_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_AWID;
    sc_out< sc_lv<8> > m_axi_gmem1_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_AWUSER_WIDTH> > m_axi_gmem1_AWUSER;
    sc_out< sc_logic > m_axi_gmem1_WVALID;
    sc_in< sc_logic > m_axi_gmem1_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH/8> > m_axi_gmem1_WSTRB;
    sc_out< sc_logic > m_axi_gmem1_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_WID;
    sc_out< sc_uint<C_M_AXI_GMEM1_WUSER_WIDTH> > m_axi_gmem1_WUSER;
    sc_out< sc_logic > m_axi_gmem1_ARVALID;
    sc_in< sc_logic > m_axi_gmem1_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_ARID;
    sc_out< sc_lv<8> > m_axi_gmem1_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_ARUSER_WIDTH> > m_axi_gmem1_ARUSER;
    sc_in< sc_logic > m_axi_gmem1_RVALID;
    sc_out< sc_logic > m_axi_gmem1_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_RDATA;
    sc_in< sc_logic > m_axi_gmem1_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_RID;
    sc_in< sc_uint<C_M_AXI_GMEM1_RUSER_WIDTH> > m_axi_gmem1_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem1_RRESP;
    sc_in< sc_logic > m_axi_gmem1_BVALID;
    sc_out< sc_logic > m_axi_gmem1_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem1_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_BID;
    sc_in< sc_uint<C_M_AXI_GMEM1_BUSER_WIDTH> > m_axi_gmem1_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<4> > ap_var_for_const9;
    sc_signal< sc_lv<32> > ap_var_for_const8;
    sc_signal< sc_lv<8> > ap_var_for_const7;


    // Module declarations
    sobel_filter(sc_module_name name);
    SC_HAS_PROCESS(sobel_filter);

    ~sobel_filter();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sobel_filter_x_op* x_op_U;
    sobel_filter_y_op* y_op_U;
    sobel_filter_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* sobel_filter_AXILiteS_s_axi_U;
    sobel_filter_gmem0_m_axi<0,8,32,5,16,16,16,16,C_M_AXI_GMEM0_ID_WIDTH,C_M_AXI_GMEM0_ADDR_WIDTH,C_M_AXI_GMEM0_DATA_WIDTH,C_M_AXI_GMEM0_AWUSER_WIDTH,C_M_AXI_GMEM0_ARUSER_WIDTH,C_M_AXI_GMEM0_WUSER_WIDTH,C_M_AXI_GMEM0_RUSER_WIDTH,C_M_AXI_GMEM0_BUSER_WIDTH,C_M_AXI_GMEM0_USER_VALUE,C_M_AXI_GMEM0_PROT_VALUE,C_M_AXI_GMEM0_CACHE_VALUE>* sobel_filter_gmem0_m_axi_U;
    sobel_filter_gmem1_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_GMEM1_ID_WIDTH,C_M_AXI_GMEM1_ADDR_WIDTH,C_M_AXI_GMEM1_DATA_WIDTH,C_M_AXI_GMEM1_AWUSER_WIDTH,C_M_AXI_GMEM1_ARUSER_WIDTH,C_M_AXI_GMEM1_WUSER_WIDTH,C_M_AXI_GMEM1_RUSER_WIDTH,C_M_AXI_GMEM1_BUSER_WIDTH,C_M_AXI_GMEM1_USER_VALUE,C_M_AXI_GMEM1_PROT_VALUE,C_M_AXI_GMEM1_CACHE_VALUE>* sobel_filter_gmem1_m_axi_U;
    getVal* grp_getVal_fu_484;
    sobel_filter_mac_bkb<1,1,3,8,32,32>* sobel_filter_mac_bkb_U6;
    sobel_filter_mac_bkb<1,1,3,8,32,32>* sobel_filter_mac_bkb_U7;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<56> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > inter_pix;
    sc_signal< sc_lv<32> > out_pix;
    sc_signal< sc_lv<4> > x_op_address0;
    sc_signal< sc_logic > x_op_ce0;
    sc_signal< sc_lv<3> > x_op_q0;
    sc_signal< sc_lv<4> > y_op_address0;
    sc_signal< sc_logic > y_op_ce0;
    sc_signal< sc_lv<3> > y_op_q0;
    sc_signal< sc_logic > gmem1_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > gmem1_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > gmem1_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > tmp_fu_528_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > exitcond4_fu_555_p2;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > gmem1_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<1> > exitcond3_fu_629_p2;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_logic > gmem1_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<1> > exitcond1_fu_908_p2;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<1> > exitcond_fu_924_p2;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > gmem0_AWREADY;
    sc_signal< sc_logic > gmem0_WREADY;
    sc_signal< sc_logic > gmem0_ARVALID;
    sc_signal< sc_logic > gmem0_ARREADY;
    sc_signal< sc_logic > gmem0_RVALID;
    sc_signal< sc_logic > gmem0_RREADY;
    sc_signal< sc_lv<8> > gmem0_RDATA;
    sc_signal< sc_logic > gmem0_RLAST;
    sc_signal< sc_lv<1> > gmem0_RID;
    sc_signal< sc_lv<1> > gmem0_RUSER;
    sc_signal< sc_lv<2> > gmem0_RRESP;
    sc_signal< sc_logic > gmem0_BVALID;
    sc_signal< sc_lv<2> > gmem0_BRESP;
    sc_signal< sc_lv<1> > gmem0_BID;
    sc_signal< sc_lv<1> > gmem0_BUSER;
    sc_signal< sc_logic > gmem1_AWVALID;
    sc_signal< sc_logic > gmem1_AWREADY;
    sc_signal< sc_lv<32> > gmem1_AWADDR;
    sc_signal< sc_lv<32> > gmem1_AWLEN;
    sc_signal< sc_logic > gmem1_WVALID;
    sc_signal< sc_logic > gmem1_WREADY;
    sc_signal< sc_lv<32> > gmem1_WDATA;
    sc_signal< sc_logic > gmem1_ARVALID;
    sc_signal< sc_logic > gmem1_ARREADY;
    sc_signal< sc_lv<32> > gmem1_ARADDR;
    sc_signal< sc_logic > gmem1_RVALID;
    sc_signal< sc_logic > gmem1_RREADY;
    sc_signal< sc_lv<32> > gmem1_RDATA;
    sc_signal< sc_logic > gmem1_RLAST;
    sc_signal< sc_lv<1> > gmem1_RID;
    sc_signal< sc_lv<1> > gmem1_RUSER;
    sc_signal< sc_lv<2> > gmem1_RRESP;
    sc_signal< sc_logic > gmem1_BVALID;
    sc_signal< sc_logic > gmem1_BREADY;
    sc_signal< sc_lv<2> > gmem1_BRESP;
    sc_signal< sc_lv<1> > gmem1_BID;
    sc_signal< sc_lv<1> > gmem1_BUSER;
    sc_signal< sc_lv<8> > grp_getVal_fu_484_ap_return;
    sc_signal< sc_lv<8> > reg_498;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > grp_getVal_fu_484_ap_idle;
    sc_signal< sc_logic > grp_getVal_fu_484_ap_ready;
    sc_signal< sc_logic > grp_getVal_fu_484_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<32> > inter_pix_read_reg_1106;
    sc_signal< sc_lv<30> > out_pix3_reg_1111;
    sc_signal< sc_lv<33> > tmp_25_cast_fu_515_p1;
    sc_signal< sc_lv<33> > tmp_25_cast_reg_1119;
    sc_signal< sc_logic > ap_sig_ioackin_gmem1_AWREADY;
    sc_signal< sc_lv<31> > tmp_25_cast1_fu_518_p1;
    sc_signal< sc_lv<31> > tmp_25_cast1_reg_1124;
    sc_signal< sc_lv<11> > i_1_fu_534_p2;
    sc_signal< sc_logic > ap_sig_ioackin_gmem1_WREADY;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< sc_lv<31> > out_pix4_sum6_fu_540_p2;
    sc_signal< sc_lv<31> > out_pix4_sum6_reg_1145;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<16> > i_2_fu_561_p2;
    sc_signal< bool > ap_block_state8_io;
    sc_signal< sc_lv<31> > out_pix4_sum1_fu_577_p2;
    sc_signal< sc_lv<31> > out_pix4_sum1_reg_1167;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > tmp_5_fu_567_p2;
    sc_signal< sc_lv<21> > i_3_fu_582_p2;
    sc_signal< sc_lv<21> > i_3_reg_1172;
    sc_signal< sc_lv<31> > out_pix4_sum2_fu_608_p2;
    sc_signal< sc_lv<31> > out_pix4_sum2_reg_1186;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<1> > tmp_8_fu_598_p2;
    sc_signal< sc_lv<21> > i_4_fu_613_p2;
    sc_signal< sc_lv<21> > i_4_reg_1191;
    sc_signal< sc_lv<23> > tmp_2_fu_659_p2;
    sc_signal< sc_lv<23> > tmp_2_reg_1205;
    sc_signal< sc_logic > ap_sig_ioackin_gmem1_ARREADY;
    sc_signal< bool > ap_block_state29_io;
    sc_signal< sc_lv<32> > gmem1_addr_4_reg_1216;
    sc_signal< sc_lv<23> > fullIndex_fu_685_p2;
    sc_signal< sc_lv<23> > fullIndex_reg_1226;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<1> > exitcond2_fu_679_p2;
    sc_signal< sc_lv<32> > fullIndex_cast_fu_690_p1;
    sc_signal< sc_lv<32> > fullIndex_cast_reg_1231;
    sc_signal< sc_lv<11> > i_5_fu_694_p2;
    sc_signal< sc_lv<2> > i_7_fu_706_p2;
    sc_signal< sc_lv<2> > i_7_reg_1244;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<2> > tmp_18_fu_712_p2;
    sc_signal< sc_lv<2> > tmp_18_reg_1249;
    sc_signal< sc_lv<1> > exitcond1_i_fu_700_p2;
    sc_signal< sc_lv<5> > tmp_35_fu_734_p2;
    sc_signal< sc_lv<5> > tmp_35_reg_1254;
    sc_signal< sc_lv<32> > gmem1_addr_5_reg_1259;
    sc_signal< sc_lv<11> > j_2_fu_758_p2;
    sc_signal< sc_lv<11> > j_2_reg_1265;
    sc_signal< sc_lv<2> > j_3_fu_770_p2;
    sc_signal< sc_lv<2> > j_3_reg_1273;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<2> > tmp_23_fu_776_p2;
    sc_signal< sc_lv<2> > tmp_23_reg_1278;
    sc_signal< sc_lv<1> > exitcond_i_fu_764_p2;
    sc_signal< sc_lv<5> > tmp_37_fu_786_p2;
    sc_signal< sc_lv<5> > tmp_37_reg_1283;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<3> > x_op_load_reg_1298;
    sc_signal< sc_lv<3> > y_op_load_reg_1303;
    sc_signal< sc_lv<32> > grp_fu_1090_p3;
    sc_signal< sc_lv<32> > x_weight_reg_1308;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<32> > grp_fu_1098_p3;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<8> > edge_val_1_i_fu_896_p3;
    sc_signal< sc_lv<8> > edge_val_1_i_reg_1318;
    sc_signal< sc_lv<21> > i_6_fu_914_p2;
    sc_signal< sc_lv<21> > i_6_reg_1326;
    sc_signal< bool > ap_block_state51;
    sc_signal< sc_lv<8> > val_fu_920_p1;
    sc_signal< sc_lv<8> > val_reg_1331;
    sc_signal< sc_lv<3> > j_1_fu_930_p2;
    sc_signal< bool > ap_block_state52_io;
    sc_signal< sc_logic > grp_getVal_fu_484_ap_start;
    sc_signal< sc_logic > grp_getVal_fu_484_m_axi_Y_AWVALID;
    sc_signal< sc_lv<32> > grp_getVal_fu_484_m_axi_Y_AWADDR;
    sc_signal< sc_lv<1> > grp_getVal_fu_484_m_axi_Y_AWID;
    sc_signal< sc_lv<32> > grp_getVal_fu_484_m_axi_Y_AWLEN;
    sc_signal< sc_lv<3> > grp_getVal_fu_484_m_axi_Y_AWSIZE;
    sc_signal< sc_lv<2> > grp_getVal_fu_484_m_axi_Y_AWBURST;
    sc_signal< sc_lv<2> > grp_getVal_fu_484_m_axi_Y_AWLOCK;
    sc_signal< sc_lv<4> > grp_getVal_fu_484_m_axi_Y_AWCACHE;
    sc_signal< sc_lv<3> > grp_getVal_fu_484_m_axi_Y_AWPROT;
    sc_signal< sc_lv<4> > grp_getVal_fu_484_m_axi_Y_AWQOS;
    sc_signal< sc_lv<4> > grp_getVal_fu_484_m_axi_Y_AWREGION;
    sc_signal< sc_lv<1> > grp_getVal_fu_484_m_axi_Y_AWUSER;
    sc_signal< sc_logic > grp_getVal_fu_484_m_axi_Y_WVALID;
    sc_signal< sc_lv<8> > grp_getVal_fu_484_m_axi_Y_WDATA;
    sc_signal< sc_lv<1> > grp_getVal_fu_484_m_axi_Y_WSTRB;
    sc_signal< sc_logic > grp_getVal_fu_484_m_axi_Y_WLAST;
    sc_signal< sc_lv<1> > grp_getVal_fu_484_m_axi_Y_WID;
    sc_signal< sc_lv<1> > grp_getVal_fu_484_m_axi_Y_WUSER;
    sc_signal< sc_logic > grp_getVal_fu_484_m_axi_Y_ARVALID;
    sc_signal< sc_lv<32> > grp_getVal_fu_484_m_axi_Y_ARADDR;
    sc_signal< sc_lv<1> > grp_getVal_fu_484_m_axi_Y_ARID;
    sc_signal< sc_lv<32> > grp_getVal_fu_484_m_axi_Y_ARLEN;
    sc_signal< sc_lv<3> > grp_getVal_fu_484_m_axi_Y_ARSIZE;
    sc_signal< sc_lv<2> > grp_getVal_fu_484_m_axi_Y_ARBURST;
    sc_signal< sc_lv<2> > grp_getVal_fu_484_m_axi_Y_ARLOCK;
    sc_signal< sc_lv<4> > grp_getVal_fu_484_m_axi_Y_ARCACHE;
    sc_signal< sc_lv<3> > grp_getVal_fu_484_m_axi_Y_ARPROT;
    sc_signal< sc_lv<4> > grp_getVal_fu_484_m_axi_Y_ARQOS;
    sc_signal< sc_lv<4> > grp_getVal_fu_484_m_axi_Y_ARREGION;
    sc_signal< sc_lv<1> > grp_getVal_fu_484_m_axi_Y_ARUSER;
    sc_signal< sc_logic > grp_getVal_fu_484_m_axi_Y_RREADY;
    sc_signal< sc_logic > grp_getVal_fu_484_m_axi_Y_BREADY;
    sc_signal< sc_lv<11> > i_reg_324;
    sc_signal< sc_lv<16> > i1_reg_335;
    sc_signal< sc_lv<21> > i2_reg_346;
    sc_signal< sc_lv<21> > i3_reg_357;
    sc_signal< sc_lv<11> > i4_reg_368;
    sc_signal< sc_lv<11> > j_reg_380;
    sc_signal< sc_lv<32> > y_weight_0_i_reg_392;
    sc_signal< sc_lv<32> > x_weight_0_i_reg_404;
    sc_signal< sc_lv<2> > i_0_i_reg_416;
    sc_signal< sc_lv<32> > y_weight_1_i_reg_427;
    sc_signal< sc_lv<32> > x_weight_1_i_reg_439;
    sc_signal< sc_lv<2> > j_0_i_reg_451;
    sc_signal< sc_lv<21> > i5_reg_462;
    sc_signal< sc_lv<3> > j6_reg_473;
    sc_signal< sc_logic > grp_getVal_fu_484_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_37_cast_fu_791_p1;
    sc_signal< sc_lv<64> > tmp_s_fu_512_p1;
    sc_signal< sc_lv<64> > out_pix4_sum6_cast_fu_545_p1;
    sc_signal< sc_lv<64> > out_pix4_sum1_cast_fu_588_p1;
    sc_signal< sc_lv<64> > out_pix4_sum2_cast_fu_619_p1;
    sc_signal< sc_lv<64> > tmp_1_fu_665_p1;
    sc_signal< sc_lv<64> > out_pix4_sum8_cast_fu_748_p1;
    sc_signal< sc_logic > ap_reg_ioackin_gmem1_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem1_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem1_ARREADY;
    sc_signal< sc_lv<32> > tmp_21_fu_904_p1;
    sc_signal< sc_lv<32> > fourWide_fu_178;
    sc_signal< sc_lv<32> > fourWide_1_fu_1079_p2;
    sc_signal< sc_lv<31> > tmp_6_cast_fu_573_p1;
    sc_signal< sc_lv<31> > tmp_9_cast_fu_604_p1;
    sc_signal< sc_lv<22> > p_shl_fu_635_p3;
    sc_signal< sc_lv<18> > p_shl1_fu_647_p3;
    sc_signal< sc_lv<23> > p_shl_cast_fu_643_p1;
    sc_signal< sc_lv<23> > p_shl1_cast_fu_655_p1;
    sc_signal< sc_lv<23> > j_cast5_fu_675_p1;
    sc_signal< sc_lv<4> > tmp_34_fu_722_p3;
    sc_signal< sc_lv<5> > p_shl5_cast_fu_730_p1;
    sc_signal< sc_lv<5> > tmp_19_cast_fu_718_p1;
    sc_signal< sc_lv<33> > tmp_22_cast_fu_740_p1;
    sc_signal< sc_lv<33> > out_pix4_sum8_fu_743_p2;
    sc_signal< sc_lv<5> > tmp_26_cast_fu_782_p1;
    sc_signal< sc_lv<8> > tmp_50_fu_816_p1;
    sc_signal< sc_lv<1> > tmp_10_fu_810_p2;
    sc_signal< sc_lv<8> > tmp_24_fu_820_p2;
    sc_signal< sc_lv<8> > tmp_51_fu_840_p1;
    sc_signal< sc_lv<1> > tmp_13_fu_834_p2;
    sc_signal< sc_lv<8> > tmp_30_fu_844_p2;
    sc_signal< sc_lv<8> > tmp_27_fu_826_p3;
    sc_signal< sc_lv<8> > tmp_31_fu_850_p3;
    sc_signal< sc_lv<8> > tmp_16_fu_858_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_870_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_876_p2;
    sc_signal< sc_lv<1> > tmp_33_fu_890_p2;
    sc_signal< sc_lv<8> > p_i_fu_882_p3;
    sc_signal< sc_lv<8> > edge_val_fu_864_p2;
    sc_signal< sc_lv<2> > tmp_7_fu_936_p1;
    sc_signal< sc_lv<5> > start_pos_fu_940_p3;
    sc_signal< sc_lv<5> > end_pos_fu_948_p2;
    sc_signal< sc_lv<6> > tmp_11_fu_960_p1;
    sc_signal< sc_lv<1> > tmp_9_fu_954_p2;
    sc_signal< sc_lv<6> > tmp_12_fu_964_p1;
    sc_signal< sc_lv<6> > tmp_15_fu_971_p2;
    sc_signal< sc_lv<6> > tmp_19_fu_977_p3;
    sc_signal< sc_lv<6> > tmp_25_fu_993_p3;
    sc_signal< sc_lv<6> > tmp_22_fu_985_p3;
    sc_signal< sc_lv<6> > tmp_26_fu_1001_p2;
    sc_signal< sc_lv<32> > tmp_14_fu_968_p1;
    sc_signal< sc_lv<32> > tmp_29_fu_1007_p1;
    sc_signal< sc_lv<32> > tmp_41_fu_1019_p2;
    sc_signal< sc_lv<32> > tmp_42_fu_1025_p4;
    sc_signal< sc_lv<32> > tmp_39_fu_1011_p1;
    sc_signal< sc_lv<32> > tmp_40_fu_1015_p1;
    sc_signal< sc_lv<32> > tmp_44_fu_1043_p2;
    sc_signal< sc_lv<32> > tmp_45_fu_1049_p2;
    sc_signal< sc_lv<32> > p_demorgan_fu_1055_p2;
    sc_signal< sc_lv<32> > tmp_46_fu_1061_p2;
    sc_signal< sc_lv<32> > tmp_43_fu_1035_p3;
    sc_signal< sc_lv<32> > tmp_47_fu_1067_p2;
    sc_signal< sc_lv<32> > tmp_48_fu_1073_p2;
    sc_signal< sc_lv<8> > grp_fu_1090_p1;
    sc_signal< sc_lv<8> > grp_fu_1098_p1;
    sc_signal< sc_lv<56> > ap_NS_fsm;
    sc_signal< sc_lv<12> > grp_fu_1090_p10;
    sc_signal< sc_lv<12> > grp_fu_1098_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<56> ap_ST_fsm_state1;
    static const sc_lv<56> ap_ST_fsm_state2;
    static const sc_lv<56> ap_ST_fsm_state3;
    static const sc_lv<56> ap_ST_fsm_state4;
    static const sc_lv<56> ap_ST_fsm_state5;
    static const sc_lv<56> ap_ST_fsm_state6;
    static const sc_lv<56> ap_ST_fsm_state7;
    static const sc_lv<56> ap_ST_fsm_state8;
    static const sc_lv<56> ap_ST_fsm_state9;
    static const sc_lv<56> ap_ST_fsm_state10;
    static const sc_lv<56> ap_ST_fsm_state11;
    static const sc_lv<56> ap_ST_fsm_state12;
    static const sc_lv<56> ap_ST_fsm_state13;
    static const sc_lv<56> ap_ST_fsm_state14;
    static const sc_lv<56> ap_ST_fsm_state15;
    static const sc_lv<56> ap_ST_fsm_state16;
    static const sc_lv<56> ap_ST_fsm_state17;
    static const sc_lv<56> ap_ST_fsm_state18;
    static const sc_lv<56> ap_ST_fsm_state19;
    static const sc_lv<56> ap_ST_fsm_state20;
    static const sc_lv<56> ap_ST_fsm_state21;
    static const sc_lv<56> ap_ST_fsm_state22;
    static const sc_lv<56> ap_ST_fsm_state23;
    static const sc_lv<56> ap_ST_fsm_state24;
    static const sc_lv<56> ap_ST_fsm_state25;
    static const sc_lv<56> ap_ST_fsm_state26;
    static const sc_lv<56> ap_ST_fsm_state27;
    static const sc_lv<56> ap_ST_fsm_state28;
    static const sc_lv<56> ap_ST_fsm_state29;
    static const sc_lv<56> ap_ST_fsm_state30;
    static const sc_lv<56> ap_ST_fsm_state31;
    static const sc_lv<56> ap_ST_fsm_state32;
    static const sc_lv<56> ap_ST_fsm_state33;
    static const sc_lv<56> ap_ST_fsm_state34;
    static const sc_lv<56> ap_ST_fsm_state35;
    static const sc_lv<56> ap_ST_fsm_state36;
    static const sc_lv<56> ap_ST_fsm_state37;
    static const sc_lv<56> ap_ST_fsm_state38;
    static const sc_lv<56> ap_ST_fsm_state39;
    static const sc_lv<56> ap_ST_fsm_state40;
    static const sc_lv<56> ap_ST_fsm_state41;
    static const sc_lv<56> ap_ST_fsm_state42;
    static const sc_lv<56> ap_ST_fsm_state43;
    static const sc_lv<56> ap_ST_fsm_state44;
    static const sc_lv<56> ap_ST_fsm_state45;
    static const sc_lv<56> ap_ST_fsm_state46;
    static const sc_lv<56> ap_ST_fsm_state47;
    static const sc_lv<56> ap_ST_fsm_state48;
    static const sc_lv<56> ap_ST_fsm_state49;
    static const sc_lv<56> ap_ST_fsm_state50;
    static const sc_lv<56> ap_ST_fsm_state51;
    static const sc_lv<56> ap_ST_fsm_state52;
    static const sc_lv<56> ap_ST_fsm_state53;
    static const sc_lv<56> ap_ST_fsm_state54;
    static const sc_lv<56> ap_ST_fsm_state55;
    static const sc_lv<56> ap_ST_fsm_state56;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_2B;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM0_USER_VALUE;
    static const int C_M_AXI_GMEM0_PROT_VALUE;
    static const int C_M_AXI_GMEM0_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM1_USER_VALUE;
    static const int C_M_AXI_GMEM1_PROT_VALUE;
    static const int C_M_AXI_GMEM1_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_23;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<16> ap_const_lv16_9C80;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<21> ap_const_lv21_77F;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_780;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_1FA400;
    static const sc_lv<11> ap_const_lv11_780;
    static const sc_lv<31> ap_const_lv31_1F9C80;
    static const sc_lv<16> ap_const_lv16_A400;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<21> ap_const_lv21_1FA400;
    static const sc_lv<21> ap_const_lv21_780;
    static const sc_lv<11> ap_const_lv11_437;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<11> ap_const_lv11_77F;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_37;
    static const sc_lv<8> ap_const_lv8_9B;
    static const sc_lv<21> ap_const_lv21_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_state29_io();
    void thread_ap_block_state3_io();
    void thread_ap_block_state51();
    void thread_ap_block_state52_io();
    void thread_ap_block_state8_io();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_gmem1_ARREADY();
    void thread_ap_sig_ioackin_gmem1_AWREADY();
    void thread_ap_sig_ioackin_gmem1_WREADY();
    void thread_edge_val_1_i_fu_896_p3();
    void thread_edge_val_fu_864_p2();
    void thread_end_pos_fu_948_p2();
    void thread_exitcond1_fu_908_p2();
    void thread_exitcond1_i_fu_700_p2();
    void thread_exitcond2_fu_679_p2();
    void thread_exitcond3_fu_629_p2();
    void thread_exitcond4_fu_555_p2();
    void thread_exitcond_fu_924_p2();
    void thread_exitcond_i_fu_764_p2();
    void thread_fourWide_1_fu_1079_p2();
    void thread_fullIndex_cast_fu_690_p1();
    void thread_fullIndex_fu_685_p2();
    void thread_gmem0_ARVALID();
    void thread_gmem0_RREADY();
    void thread_gmem1_ARADDR();
    void thread_gmem1_ARVALID();
    void thread_gmem1_AWADDR();
    void thread_gmem1_AWLEN();
    void thread_gmem1_AWVALID();
    void thread_gmem1_BREADY();
    void thread_gmem1_RREADY();
    void thread_gmem1_WDATA();
    void thread_gmem1_WVALID();
    void thread_gmem1_blk_n_AR();
    void thread_gmem1_blk_n_AW();
    void thread_gmem1_blk_n_B();
    void thread_gmem1_blk_n_R();
    void thread_gmem1_blk_n_W();
    void thread_grp_fu_1090_p1();
    void thread_grp_fu_1090_p10();
    void thread_grp_fu_1098_p1();
    void thread_grp_fu_1098_p10();
    void thread_grp_getVal_fu_484_ap_start();
    void thread_i_1_fu_534_p2();
    void thread_i_2_fu_561_p2();
    void thread_i_3_fu_582_p2();
    void thread_i_4_fu_613_p2();
    void thread_i_5_fu_694_p2();
    void thread_i_6_fu_914_p2();
    void thread_i_7_fu_706_p2();
    void thread_j_1_fu_930_p2();
    void thread_j_2_fu_758_p2();
    void thread_j_3_fu_770_p2();
    void thread_j_cast5_fu_675_p1();
    void thread_out_pix4_sum1_cast_fu_588_p1();
    void thread_out_pix4_sum1_fu_577_p2();
    void thread_out_pix4_sum2_cast_fu_619_p1();
    void thread_out_pix4_sum2_fu_608_p2();
    void thread_out_pix4_sum6_cast_fu_545_p1();
    void thread_out_pix4_sum6_fu_540_p2();
    void thread_out_pix4_sum8_cast_fu_748_p1();
    void thread_out_pix4_sum8_fu_743_p2();
    void thread_p_demorgan_fu_1055_p2();
    void thread_p_i_fu_882_p3();
    void thread_p_shl1_cast_fu_655_p1();
    void thread_p_shl1_fu_647_p3();
    void thread_p_shl5_cast_fu_730_p1();
    void thread_p_shl_cast_fu_643_p1();
    void thread_p_shl_fu_635_p3();
    void thread_start_pos_fu_940_p3();
    void thread_tmp_10_fu_810_p2();
    void thread_tmp_11_fu_960_p1();
    void thread_tmp_12_fu_964_p1();
    void thread_tmp_13_fu_834_p2();
    void thread_tmp_14_fu_968_p1();
    void thread_tmp_15_fu_971_p2();
    void thread_tmp_16_fu_858_p2();
    void thread_tmp_17_fu_870_p2();
    void thread_tmp_18_fu_712_p2();
    void thread_tmp_19_cast_fu_718_p1();
    void thread_tmp_19_fu_977_p3();
    void thread_tmp_1_fu_665_p1();
    void thread_tmp_20_fu_876_p2();
    void thread_tmp_21_fu_904_p1();
    void thread_tmp_22_cast_fu_740_p1();
    void thread_tmp_22_fu_985_p3();
    void thread_tmp_23_fu_776_p2();
    void thread_tmp_24_fu_820_p2();
    void thread_tmp_25_cast1_fu_518_p1();
    void thread_tmp_25_cast_fu_515_p1();
    void thread_tmp_25_fu_993_p3();
    void thread_tmp_26_cast_fu_782_p1();
    void thread_tmp_26_fu_1001_p2();
    void thread_tmp_27_fu_826_p3();
    void thread_tmp_29_fu_1007_p1();
    void thread_tmp_2_fu_659_p2();
    void thread_tmp_30_fu_844_p2();
    void thread_tmp_31_fu_850_p3();
    void thread_tmp_33_fu_890_p2();
    void thread_tmp_34_fu_722_p3();
    void thread_tmp_35_fu_734_p2();
    void thread_tmp_37_cast_fu_791_p1();
    void thread_tmp_37_fu_786_p2();
    void thread_tmp_39_fu_1011_p1();
    void thread_tmp_40_fu_1015_p1();
    void thread_tmp_41_fu_1019_p2();
    void thread_tmp_42_fu_1025_p4();
    void thread_tmp_43_fu_1035_p3();
    void thread_tmp_44_fu_1043_p2();
    void thread_tmp_45_fu_1049_p2();
    void thread_tmp_46_fu_1061_p2();
    void thread_tmp_47_fu_1067_p2();
    void thread_tmp_48_fu_1073_p2();
    void thread_tmp_50_fu_816_p1();
    void thread_tmp_51_fu_840_p1();
    void thread_tmp_5_fu_567_p2();
    void thread_tmp_6_cast_fu_573_p1();
    void thread_tmp_7_fu_936_p1();
    void thread_tmp_8_fu_598_p2();
    void thread_tmp_9_cast_fu_604_p1();
    void thread_tmp_9_fu_954_p2();
    void thread_tmp_fu_528_p2();
    void thread_tmp_s_fu_512_p1();
    void thread_val_fu_920_p1();
    void thread_x_op_address0();
    void thread_x_op_ce0();
    void thread_y_op_address0();
    void thread_y_op_ce0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
