## 👋 Hi, I'm Shubham Lonkar!
![Profile Picture](assets/img/head_shot.jpg)

Welcome to my GitHub Portfolio!  
I'm a graduate student and hardware engineer passionate about computer architecture, digital systems, and FPGA design.

---

## 🎓 Education

**Arizona State University**  
*MS in Computer Engineering (Electrical Engineering)*  
_Aug 2024 – May 2026_  
- **Coursework:** Computer Architecture, Hardware Security, Digital Systems and Circuits

**Bharati Vidyapeeth University**  
*BTech in Electronics and Telecommunication Engineering*  
_June 2018 – Aug 2022_  
- **Coursework:** Micro-processors and Micro-controllers, System-on-Chip, VLSI Design

---

## 🛠️ Skills

- **Programming & HDLs:** C, Verilog, SystemVerilog, Python
- **Technologies & Tools:** Intel Quartus, ModelSim, Xilinx/AMD Vivado, Synopsys DC, Cadence Virtuoso, Linux
- **Certifications:** SoC Design Using Xilinx FPGAs, Digital Design and Practical Applications

---

## 💼 Experience

**Graduate Student Researcher**  
*STAM Center, Arizona State University – Tempe, AZ*  
_Dec 2024 – Present_  
- Designing ML-based inference extensions for RISC-V systems  
- Python modeling for early-stage architecture and performance evaluation

**FPGA Engineer**  
*PENGUIN Studio – Remote*  
_May 2024 – July 2024_  
- Refactored client designs for EN 50221 compliance  
- Achieved 100% functional and attribute coverage via ModelSim simulations

**Design Engineer Trainee**  
*Manjeera Digital Systems – Hyderabad, India*  
_Oct 2022 – March 2024_  
- Developed and synthesized DSP blocks for Intel Stratix-10 MX FPGA  
- Integrated custom vector floating-point instructions  
- Enhanced pipeline and memory management for 800MHz clock speed  
- Optimized DMA IP for 20% higher throughput

---

## 🚀 Projects

### Physical Unclonable Functions (PUFs)  
*Arizona State University, Feb 2025 – March 2025*  
- Designed Arbiter and Ring Oscillator PUFs for FPGA-based hardware security  
- Deployed on Cyclone-V FPGA, optimized placement and routing  
- Analyzed CRPs for randomness and uniqueness

### Processor Design  
*SoC Design Using Xilinx FPGAs, July 2022 – Aug 2022*  
- Designed a 5-stage processor with a custom 29-bit ISA  
- RTL implementation and simulation using Vivado  
- Power and timing analysis

---

## 📫 Get in Touch

- [LinkedIn](https://www.linkedin.com/in/shubhamlonkar)  
- [Email](mailto:shubhamlonkar009@gmail.com)  
- [GitHub](https://github.com/shubham-lonkar)

---

> _Thanks for visiting my portfolio! Explore my repositories for code samples and project details. Let's connect and collaborate!_

![EEG Band Discovery](/assets/img/eeg_band_discovery.jpeg)

![Bike Study](/assets/img/bike_study.jpeg)

- [Data Science YouTube](https://www.youtube.com/channel/UCa9gErQ9AE5jT2DZLjXBIdA)
- [Data Science Blog](https://medium.com/@shawhin)
