digraph "CFG for '_Z5totalPfS_j' function" {
	label="CFG for '_Z5totalPfS_j' function";

	Node0x5e2e4d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = shl i32 %5, 1\l  %12 = mul i32 %11, %10\l  %13 = add i32 %12, %4\l  %14 = icmp ult i32 %4, %2\l  br i1 %14, label %15, label %19\l|{<s0>T|<s1>F}}"];
	Node0x5e2e4d0:s0 -> Node0x5e2f270;
	Node0x5e2e4d0:s1 -> Node0x5e30500;
	Node0x5e2f270 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%15:\l15:                                               \l  %16 = zext i32 %13 to i64\l  %17 = getelementptr inbounds float, float addrspace(1)* %0, i64 %16\l  %18 = load float, float addrspace(1)* %17, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  br label %19\l}"];
	Node0x5e2f270 -> Node0x5e30500;
	Node0x5e30500 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%19:\l19:                                               \l  %20 = phi contract float [ %18, %15 ], [ 0.000000e+00, %3 ]\l  %21 = add i32 %13, %10\l  %22 = icmp ult i32 %21, %2\l  br i1 %22, label %23, label %28\l|{<s0>T|<s1>F}}"];
	Node0x5e30500:s0 -> Node0x5e31c70;
	Node0x5e30500:s1 -> Node0x5e31d00;
	Node0x5e31c70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%23:\l23:                                               \l  %24 = zext i32 %21 to i64\l  %25 = getelementptr inbounds float, float addrspace(1)* %0, i64 %24\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %27 = fadd contract float %20, %26\l  br label %28\l}"];
	Node0x5e31c70 -> Node0x5e31d00;
	Node0x5e31d00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%28:\l28:                                               \l  %29 = phi float [ %27, %23 ], [ %20, %19 ]\l  %30 = getelementptr inbounds [2048 x float], [2048 x float] addrspace(3)*\l... @_ZZ5totalPfS_jE3sum, i32 0, i32 %4\l  store float %29, float addrspace(3)* %30, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %31 = icmp ult i16 %9, 2\l  br i1 %31, label %32, label %34\l|{<s0>T|<s1>F}}"];
	Node0x5e31d00:s0 -> Node0x5e32c20;
	Node0x5e31d00:s1 -> Node0x5e32cb0;
	Node0x5e32c20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%32:\l32:                                               \l  %33 = icmp eq i32 %4, 0\l  br i1 %33, label %47, label %51\l|{<s0>T|<s1>F}}"];
	Node0x5e32c20:s0 -> Node0x5e30740;
	Node0x5e32c20:s1 -> Node0x5e33000;
	Node0x5e32cb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%34:\l34:                                               \l  %35 = phi i32 [ %37, %44 ], [ %10, %28 ]\l  %36 = phi float [ %45, %44 ], [ %29, %28 ]\l  %37 = lshr i32 %35, 1\l  %38 = icmp ult i32 %4, %37\l  br i1 %38, label %39, label %44\l|{<s0>T|<s1>F}}"];
	Node0x5e32cb0:s0 -> Node0x5e334c0;
	Node0x5e32cb0:s1 -> Node0x5e33140;
	Node0x5e334c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%39:\l39:                                               \l  %40 = add nuw nsw i32 %37, %4\l  %41 = getelementptr inbounds [2048 x float], [2048 x float] addrspace(3)*\l... @_ZZ5totalPfS_jE3sum, i32 0, i32 %40\l  %42 = load float, float addrspace(3)* %41, align 4, !tbaa !7\l  %43 = fadd contract float %36, %42\l  store float %43, float addrspace(3)* %30, align 4, !tbaa !7\l  br label %44\l}"];
	Node0x5e334c0 -> Node0x5e33140;
	Node0x5e33140 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%44:\l44:                                               \l  %45 = phi float [ %43, %39 ], [ %36, %34 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %46 = icmp ult i32 %35, 4\l  br i1 %46, label %32, label %34, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x5e33140:s0 -> Node0x5e32c20;
	Node0x5e33140:s1 -> Node0x5e32cb0;
	Node0x5e30740 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%47:\l47:                                               \l  %48 = load float, float addrspace(3)* getelementptr inbounds ([2048 x\l... float], [2048 x float] addrspace(3)* @_ZZ5totalPfS_jE3sum, i32 0, i32 0),\l... align 16, !tbaa !7\l  %49 = zext i32 %5 to i64\l  %50 = getelementptr inbounds float, float addrspace(1)* %1, i64 %49\l  store float %48, float addrspace(1)* %50, align 4, !tbaa !7\l  br label %51\l}"];
	Node0x5e30740 -> Node0x5e33000;
	Node0x5e33000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%51:\l51:                                               \l  ret void\l}"];
}
