#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 27 21:20:13 2024
# Process ID: 26436
# Current directory: C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main
# Command line: vivado.exe -mode batch -source C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main\RFSoC_Main.tcl
# Log file: C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/vivado.log
# Journal file: C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main\vivado.jou
#-----------------------------------------------------------
source {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main\RFSoC_Main.tcl}
update_compile_order -fileset sources_1
open_bd_design {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd}
startgroup
make_bd_pins_external  [get_bd_pins EdgeCounter_0/input_sig]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins DAC_Controller_0/m00_axis]
endgroup
connect_bd_net [get_bd_pins EdgeCounter_0/rtio_clk] [get_bd_pins TimeController_0/rtio_clk]
connect_bd_net [get_bd_pins DAC_Controller_0/rtio_clk] [get_bd_pins EdgeCounter_0/rtio_clk]
connect_bd_net [get_bd_pins DAC_Controller_0/m00_axis_aclk] [get_bd_pins EdgeCounter_0/rtio_clk]
connect_bd_net [get_bd_ports rtio_clk] [get_bd_pins EdgeCounter_0/rtio_clk]
make_wrapper -files [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -top
add_files -norecurse c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv
update_compile_order -fileset sim_1
set_property top RFSoC_Main_blk_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RFSoC_Main_TB00 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
generate_target Simulation [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd]
export_ip_user_files -of_objects [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -directory C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.ip_user_files/sim_scripts -ip_user_files_dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.ip_user_files -ipstatic_source_dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.cache/compile_simlib/modelsim} {questa=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.cache/compile_simlib/questa} {riviera=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.cache/compile_simlib/riviera} {activehdl=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source RFSoC_Main_TB00.tcl
relaunch_sim
relaunch_sim
relaunch_sim
