Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Thu Jan 12 13:01:09 2017
| Host         : cpu06 running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx
| Design       : Top
| Device       : 7k160t-fbg676
| Speed File   : -3  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 70 register/latch pins with no clock driven by root clock pin: U0/count_reg[1]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: bze/m0/cnt_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: kbd/reading_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 296 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.110       -0.394                      7                 6695        0.111        0.000                      0                 6695        4.600        0.000                       0                  2828  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_100mhz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz         -0.110       -0.394                      7                 6695        0.111        0.000                      0                 6695        4.600        0.000                       0                  2828  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :            7  Failing Endpoints,  Worst Slack       -0.110ns,  Total Violation       -0.394ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.110ns  (required time - arrival time)
  Source:                 mem_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        10.099ns  (logic 4.477ns (44.333%)  route 5.622ns (55.667%))
  Logic Levels:           28  (CARRY4=17 LUT1=1 LUT3=5 LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 13.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.015ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.595     0.595 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.078     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.262     4.015    clk_IBUF_BUFG
    SLICE_X37Y68         FDSE                                         r  mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDSE (Prop_fdse_C_Q)         0.216     4.231 f  mem_addr_reg[4]/Q
                         net (fo=20, routed)          0.322     4.553    mem_addr_reg[4]
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.043     4.596 r  mem_in[7]_i_340/O
                         net (fo=1, routed)           0.000     4.596    mem_in[7]_i_340_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.783 r  mem_in_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.783    mem_in_reg[7]_i_221_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     4.890 f  mem_in_reg[7]_i_130/O[2]
                         net (fo=70, routed)          0.565     5.455    mem_addr_map_next4[7]
    SLICE_X32Y72         LUT3 (Prop_lut3_I0_O)        0.118     5.573 r  mem_in[7]_i_604/O
                         net (fo=1, routed)           0.183     5.756    mem_in[7]_i_604_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.018 r  mem_in_reg[7]_i_524/CO[3]
                         net (fo=1, routed)           0.000     6.018    mem_in_reg[7]_i_524_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.067 r  mem_in_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000     6.067    mem_in_reg[7]_i_455_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.194 r  mem_in_reg[7]_i_357/CO[0]
                         net (fo=26, routed)          0.322     6.516    mem_in_reg[7]_i_357_n_3
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.888 r  mem_in_reg[7]_i_355/CO[2]
                         net (fo=4, routed)           0.197     7.085    mem_in_reg[7]_i_355_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.365     7.450 r  mem_in_reg[7]_i_354/CO[2]
                         net (fo=4, routed)           0.175     7.625    mem_in_reg[7]_i_354_n_1
    SLICE_X35Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.369     7.994 r  mem_in_reg[7]_i_356/O[1]
                         net (fo=3, routed)           0.463     8.457    mem_in_reg[7]_i_356_n_6
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.119     8.576 r  mem_in[7]_i_663/O
                         net (fo=1, routed)           0.000     8.576    mem_in[7]_i_663_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.827 r  mem_in_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000     8.827    mem_in_reg[7]_i_581_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.931 r  mem_in_reg[7]_i_505/O[0]
                         net (fo=3, routed)           0.434     9.365    mem_in_reg[7]_i_505_n_7
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.120     9.485 r  mem_in[7]_i_502/O
                         net (fo=1, routed)           0.000     9.485    mem_in[7]_i_502_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     9.673 r  mem_in_reg[7]_i_406/CO[3]
                         net (fo=1, routed)           0.000     9.673    mem_in_reg[7]_i_406_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.780 f  mem_in_reg[7]_i_325/O[2]
                         net (fo=9, routed)           0.428    10.208    mem_in_reg[7]_i_325_n_5
    SLICE_X37Y83         LUT3 (Prop_lut3_I2_O)        0.118    10.326 r  mem_in[7]_i_319/O
                         net (fo=1, routed)           0.329    10.655    mem_in[7]_i_319_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245    10.900 r  mem_in_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    10.900    mem_in_reg[7]_i_198_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.950 r  mem_in_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.950    mem_in_reg[7]_i_119_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.000 r  mem_in_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.000    mem_in_reg[7]_i_41_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    11.152 r  mem_in_reg[7]_i_16/O[1]
                         net (fo=3, routed)           0.526    11.678    mem_in_reg[7]_i_16_n_6
    SLICE_X38Y78         LUT3 (Prop_lut3_I1_O)        0.121    11.799 r  mem_in[7]_i_57/O
                         net (fo=1, routed)           0.000    11.799    mem_in[7]_i_57_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.045 r  mem_in_reg[7]_i_18/CO[3]
                         net (fo=5, routed)           0.451    12.496    mem_in_reg[7]_i_18_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I3_O)        0.043    12.539 r  mem_in[7]_i_27/O
                         net (fo=3, routed)           0.192    12.731    mem_in[7]_i_27_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I5_O)        0.043    12.774 r  mem_in[7]_i_10/O
                         net (fo=32, routed)          0.380    13.154    mem_in[7]_i_10_n_0
    SLICE_X41Y83         MUXF8 (Prop_muxf8_S_O)       0.139    13.293 f  mem_in_reg[6]_i_3/O
                         net (fo=1, routed)           0.415    13.708    mem_in_reg[6]_i_3_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.123    13.831 r  mem_in[6]_i_2/O
                         net (fo=1, routed)           0.240    14.071    mem_in[6]_i_2_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I0_O)        0.043    14.114 r  mem_in[6]_i_1/O
                         net (fo=1, routed)           0.000    14.114    mem_in[6]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  mem_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.481    10.481 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.988    12.469    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.148    13.689    clk_IBUF_BUFG
    SLICE_X42Y83         FDRE                                         r  mem_in_reg[6]/C
                         clock pessimism              0.285    13.974    
                         clock uncertainty           -0.035    13.939    
    SLICE_X42Y83         FDRE (Setup_fdre_C_D)        0.065    14.004    mem_in_reg[6]
  -------------------------------------------------------------------
                         required time                         14.004    
                         arrival time                         -14.114    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 mem_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        10.016ns  (logic 4.477ns (44.699%)  route 5.539ns (55.301%))
  Logic Levels:           28  (CARRY4=17 LUT1=1 LUT3=5 LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.015ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.595     0.595 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.078     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.262     4.015    clk_IBUF_BUFG
    SLICE_X37Y68         FDSE                                         r  mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDSE (Prop_fdse_C_Q)         0.216     4.231 f  mem_addr_reg[4]/Q
                         net (fo=20, routed)          0.322     4.553    mem_addr_reg[4]
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.043     4.596 r  mem_in[7]_i_340/O
                         net (fo=1, routed)           0.000     4.596    mem_in[7]_i_340_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.783 r  mem_in_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.783    mem_in_reg[7]_i_221_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     4.890 f  mem_in_reg[7]_i_130/O[2]
                         net (fo=70, routed)          0.565     5.455    mem_addr_map_next4[7]
    SLICE_X32Y72         LUT3 (Prop_lut3_I0_O)        0.118     5.573 r  mem_in[7]_i_604/O
                         net (fo=1, routed)           0.183     5.756    mem_in[7]_i_604_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.018 r  mem_in_reg[7]_i_524/CO[3]
                         net (fo=1, routed)           0.000     6.018    mem_in_reg[7]_i_524_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.067 r  mem_in_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000     6.067    mem_in_reg[7]_i_455_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.194 r  mem_in_reg[7]_i_357/CO[0]
                         net (fo=26, routed)          0.322     6.516    mem_in_reg[7]_i_357_n_3
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.888 r  mem_in_reg[7]_i_355/CO[2]
                         net (fo=4, routed)           0.197     7.085    mem_in_reg[7]_i_355_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.365     7.450 r  mem_in_reg[7]_i_354/CO[2]
                         net (fo=4, routed)           0.175     7.625    mem_in_reg[7]_i_354_n_1
    SLICE_X35Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.369     7.994 r  mem_in_reg[7]_i_356/O[1]
                         net (fo=3, routed)           0.463     8.457    mem_in_reg[7]_i_356_n_6
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.119     8.576 r  mem_in[7]_i_663/O
                         net (fo=1, routed)           0.000     8.576    mem_in[7]_i_663_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.827 r  mem_in_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000     8.827    mem_in_reg[7]_i_581_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.931 r  mem_in_reg[7]_i_505/O[0]
                         net (fo=3, routed)           0.434     9.365    mem_in_reg[7]_i_505_n_7
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.120     9.485 r  mem_in[7]_i_502/O
                         net (fo=1, routed)           0.000     9.485    mem_in[7]_i_502_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     9.673 r  mem_in_reg[7]_i_406/CO[3]
                         net (fo=1, routed)           0.000     9.673    mem_in_reg[7]_i_406_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.780 f  mem_in_reg[7]_i_325/O[2]
                         net (fo=9, routed)           0.428    10.208    mem_in_reg[7]_i_325_n_5
    SLICE_X37Y83         LUT3 (Prop_lut3_I2_O)        0.118    10.326 r  mem_in[7]_i_319/O
                         net (fo=1, routed)           0.329    10.655    mem_in[7]_i_319_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245    10.900 r  mem_in_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    10.900    mem_in_reg[7]_i_198_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.950 r  mem_in_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.950    mem_in_reg[7]_i_119_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.000 r  mem_in_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.000    mem_in_reg[7]_i_41_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    11.152 r  mem_in_reg[7]_i_16/O[1]
                         net (fo=3, routed)           0.526    11.678    mem_in_reg[7]_i_16_n_6
    SLICE_X38Y78         LUT3 (Prop_lut3_I1_O)        0.121    11.799 r  mem_in[7]_i_57/O
                         net (fo=1, routed)           0.000    11.799    mem_in[7]_i_57_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.045 r  mem_in_reg[7]_i_18/CO[3]
                         net (fo=5, routed)           0.451    12.496    mem_in_reg[7]_i_18_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I3_O)        0.043    12.539 r  mem_in[7]_i_27/O
                         net (fo=3, routed)           0.192    12.731    mem_in[7]_i_27_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I5_O)        0.043    12.774 r  mem_in[7]_i_10/O
                         net (fo=32, routed)          0.364    13.138    mem_in[7]_i_10_n_0
    SLICE_X46Y81         MUXF8 (Prop_muxf8_S_O)       0.142    13.280 f  mem_in_reg[1]_i_6/O
                         net (fo=1, routed)           0.376    13.656    mem_in_reg[1]_i_6_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.120    13.776 r  mem_in[1]_i_2/O
                         net (fo=1, routed)           0.212    13.988    mem_in[1]_i_2_n_0
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.043    14.031 r  mem_in[1]_i_1/O
                         net (fo=1, routed)           0.000    14.031    mem_in[1]_i_1_n_0
    SLICE_X45Y81         FDRE                                         r  mem_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.481    10.481 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.988    12.469    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.145    13.686    clk_IBUF_BUFG
    SLICE_X45Y81         FDRE                                         r  mem_in_reg[1]/C
                         clock pessimism              0.285    13.971    
                         clock uncertainty           -0.035    13.936    
    SLICE_X45Y81         FDRE (Setup_fdre_C_D)        0.032    13.968    mem_in_reg[1]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                         -14.031    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 mem_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        10.015ns  (logic 4.477ns (44.705%)  route 5.538ns (55.295%))
  Logic Levels:           28  (CARRY4=17 LUT1=1 LUT3=5 LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.015ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.595     0.595 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.078     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.262     4.015    clk_IBUF_BUFG
    SLICE_X37Y68         FDSE                                         r  mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDSE (Prop_fdse_C_Q)         0.216     4.231 f  mem_addr_reg[4]/Q
                         net (fo=20, routed)          0.322     4.553    mem_addr_reg[4]
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.043     4.596 r  mem_in[7]_i_340/O
                         net (fo=1, routed)           0.000     4.596    mem_in[7]_i_340_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.783 r  mem_in_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.783    mem_in_reg[7]_i_221_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     4.890 f  mem_in_reg[7]_i_130/O[2]
                         net (fo=70, routed)          0.565     5.455    mem_addr_map_next4[7]
    SLICE_X32Y72         LUT3 (Prop_lut3_I0_O)        0.118     5.573 r  mem_in[7]_i_604/O
                         net (fo=1, routed)           0.183     5.756    mem_in[7]_i_604_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.018 r  mem_in_reg[7]_i_524/CO[3]
                         net (fo=1, routed)           0.000     6.018    mem_in_reg[7]_i_524_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.067 r  mem_in_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000     6.067    mem_in_reg[7]_i_455_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.194 r  mem_in_reg[7]_i_357/CO[0]
                         net (fo=26, routed)          0.322     6.516    mem_in_reg[7]_i_357_n_3
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.888 r  mem_in_reg[7]_i_355/CO[2]
                         net (fo=4, routed)           0.197     7.085    mem_in_reg[7]_i_355_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.365     7.450 r  mem_in_reg[7]_i_354/CO[2]
                         net (fo=4, routed)           0.175     7.625    mem_in_reg[7]_i_354_n_1
    SLICE_X35Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.369     7.994 r  mem_in_reg[7]_i_356/O[1]
                         net (fo=3, routed)           0.463     8.457    mem_in_reg[7]_i_356_n_6
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.119     8.576 r  mem_in[7]_i_663/O
                         net (fo=1, routed)           0.000     8.576    mem_in[7]_i_663_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.827 r  mem_in_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000     8.827    mem_in_reg[7]_i_581_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.931 r  mem_in_reg[7]_i_505/O[0]
                         net (fo=3, routed)           0.434     9.365    mem_in_reg[7]_i_505_n_7
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.120     9.485 r  mem_in[7]_i_502/O
                         net (fo=1, routed)           0.000     9.485    mem_in[7]_i_502_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     9.673 r  mem_in_reg[7]_i_406/CO[3]
                         net (fo=1, routed)           0.000     9.673    mem_in_reg[7]_i_406_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.780 f  mem_in_reg[7]_i_325/O[2]
                         net (fo=9, routed)           0.428    10.208    mem_in_reg[7]_i_325_n_5
    SLICE_X37Y83         LUT3 (Prop_lut3_I2_O)        0.118    10.326 r  mem_in[7]_i_319/O
                         net (fo=1, routed)           0.329    10.655    mem_in[7]_i_319_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245    10.900 r  mem_in_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    10.900    mem_in_reg[7]_i_198_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.950 r  mem_in_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.950    mem_in_reg[7]_i_119_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.000 r  mem_in_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.000    mem_in_reg[7]_i_41_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    11.152 r  mem_in_reg[7]_i_16/O[1]
                         net (fo=3, routed)           0.526    11.678    mem_in_reg[7]_i_16_n_6
    SLICE_X38Y78         LUT3 (Prop_lut3_I1_O)        0.121    11.799 r  mem_in[7]_i_57/O
                         net (fo=1, routed)           0.000    11.799    mem_in[7]_i_57_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.045 r  mem_in_reg[7]_i_18/CO[3]
                         net (fo=5, routed)           0.451    12.496    mem_in_reg[7]_i_18_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I3_O)        0.043    12.539 r  mem_in[7]_i_27/O
                         net (fo=3, routed)           0.192    12.731    mem_in[7]_i_27_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I5_O)        0.043    12.774 r  mem_in[7]_i_10/O
                         net (fo=32, routed)          0.373    13.147    mem_in[7]_i_10_n_0
    SLICE_X46Y82         MUXF8 (Prop_muxf8_S_O)       0.142    13.289 f  mem_in_reg[0]_i_4/O
                         net (fo=1, routed)           0.488    13.777    mem_in_reg[0]_i_4_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.120    13.897 r  mem_in[0]_i_2/O
                         net (fo=1, routed)           0.090    13.987    mem_in[0]_i_2_n_0
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.043    14.030 r  mem_in[0]_i_1/O
                         net (fo=1, routed)           0.000    14.030    mem_in[0]_i_1_n_0
    SLICE_X45Y80         FDRE                                         r  mem_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.481    10.481 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.988    12.469    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.145    13.686    clk_IBUF_BUFG
    SLICE_X45Y80         FDRE                                         r  mem_in_reg[0]/C
                         clock pessimism              0.285    13.971    
                         clock uncertainty           -0.035    13.936    
    SLICE_X45Y80         FDRE (Setup_fdre_C_D)        0.033    13.969    mem_in_reg[0]
  -------------------------------------------------------------------
                         required time                         13.969    
                         arrival time                         -14.030    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 mem_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        9.999ns  (logic 4.477ns (44.774%)  route 5.522ns (55.226%))
  Logic Levels:           28  (CARRY4=17 LUT1=1 LUT3=5 LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.015ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.595     0.595 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.078     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.262     4.015    clk_IBUF_BUFG
    SLICE_X37Y68         FDSE                                         r  mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDSE (Prop_fdse_C_Q)         0.216     4.231 f  mem_addr_reg[4]/Q
                         net (fo=20, routed)          0.322     4.553    mem_addr_reg[4]
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.043     4.596 r  mem_in[7]_i_340/O
                         net (fo=1, routed)           0.000     4.596    mem_in[7]_i_340_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.783 r  mem_in_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.783    mem_in_reg[7]_i_221_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     4.890 f  mem_in_reg[7]_i_130/O[2]
                         net (fo=70, routed)          0.565     5.455    mem_addr_map_next4[7]
    SLICE_X32Y72         LUT3 (Prop_lut3_I0_O)        0.118     5.573 r  mem_in[7]_i_604/O
                         net (fo=1, routed)           0.183     5.756    mem_in[7]_i_604_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.018 r  mem_in_reg[7]_i_524/CO[3]
                         net (fo=1, routed)           0.000     6.018    mem_in_reg[7]_i_524_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.067 r  mem_in_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000     6.067    mem_in_reg[7]_i_455_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.194 r  mem_in_reg[7]_i_357/CO[0]
                         net (fo=26, routed)          0.322     6.516    mem_in_reg[7]_i_357_n_3
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.888 r  mem_in_reg[7]_i_355/CO[2]
                         net (fo=4, routed)           0.197     7.085    mem_in_reg[7]_i_355_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.365     7.450 r  mem_in_reg[7]_i_354/CO[2]
                         net (fo=4, routed)           0.175     7.625    mem_in_reg[7]_i_354_n_1
    SLICE_X35Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.369     7.994 r  mem_in_reg[7]_i_356/O[1]
                         net (fo=3, routed)           0.463     8.457    mem_in_reg[7]_i_356_n_6
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.119     8.576 r  mem_in[7]_i_663/O
                         net (fo=1, routed)           0.000     8.576    mem_in[7]_i_663_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.827 r  mem_in_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000     8.827    mem_in_reg[7]_i_581_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.931 r  mem_in_reg[7]_i_505/O[0]
                         net (fo=3, routed)           0.434     9.365    mem_in_reg[7]_i_505_n_7
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.120     9.485 r  mem_in[7]_i_502/O
                         net (fo=1, routed)           0.000     9.485    mem_in[7]_i_502_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     9.673 r  mem_in_reg[7]_i_406/CO[3]
                         net (fo=1, routed)           0.000     9.673    mem_in_reg[7]_i_406_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.780 f  mem_in_reg[7]_i_325/O[2]
                         net (fo=9, routed)           0.428    10.208    mem_in_reg[7]_i_325_n_5
    SLICE_X37Y83         LUT3 (Prop_lut3_I2_O)        0.118    10.326 r  mem_in[7]_i_319/O
                         net (fo=1, routed)           0.329    10.655    mem_in[7]_i_319_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245    10.900 r  mem_in_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    10.900    mem_in_reg[7]_i_198_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.950 r  mem_in_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.950    mem_in_reg[7]_i_119_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.000 r  mem_in_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.000    mem_in_reg[7]_i_41_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    11.152 r  mem_in_reg[7]_i_16/O[1]
                         net (fo=3, routed)           0.526    11.678    mem_in_reg[7]_i_16_n_6
    SLICE_X38Y78         LUT3 (Prop_lut3_I1_O)        0.121    11.799 r  mem_in[7]_i_57/O
                         net (fo=1, routed)           0.000    11.799    mem_in[7]_i_57_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.045 r  mem_in_reg[7]_i_18/CO[3]
                         net (fo=5, routed)           0.451    12.496    mem_in_reg[7]_i_18_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I3_O)        0.043    12.539 r  mem_in[7]_i_27/O
                         net (fo=3, routed)           0.192    12.731    mem_in[7]_i_27_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I5_O)        0.043    12.774 r  mem_in[7]_i_10/O
                         net (fo=32, routed)          0.444    13.218    mem_in[7]_i_10_n_0
    SLICE_X42Y82         MUXF8 (Prop_muxf8_S_O)       0.142    13.360 f  mem_in_reg[7]_i_4/O
                         net (fo=1, routed)           0.402    13.762    mem_in_reg[7]_i_4_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I0_O)        0.120    13.882 r  mem_in[7]_i_3/O
                         net (fo=1, routed)           0.089    13.971    mem_in[7]_i_3_n_0
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.043    14.014 r  mem_in[7]_i_2/O
                         net (fo=1, routed)           0.000    14.014    mem_in[7]_i_2_n_0
    SLICE_X45Y81         FDRE                                         r  mem_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.481    10.481 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.988    12.469    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.145    13.686    clk_IBUF_BUFG
    SLICE_X45Y81         FDRE                                         r  mem_in_reg[7]/C
                         clock pessimism              0.285    13.971    
                         clock uncertainty           -0.035    13.936    
    SLICE_X45Y81         FDRE (Setup_fdre_C_D)        0.031    13.967    mem_in_reg[7]
  -------------------------------------------------------------------
                         required time                         13.967    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 mem_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        10.035ns  (logic 4.477ns (44.615%)  route 5.558ns (55.385%))
  Logic Levels:           28  (CARRY4=17 LUT1=1 LUT3=5 LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 13.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.015ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.595     0.595 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.078     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.262     4.015    clk_IBUF_BUFG
    SLICE_X37Y68         FDSE                                         r  mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDSE (Prop_fdse_C_Q)         0.216     4.231 f  mem_addr_reg[4]/Q
                         net (fo=20, routed)          0.322     4.553    mem_addr_reg[4]
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.043     4.596 r  mem_in[7]_i_340/O
                         net (fo=1, routed)           0.000     4.596    mem_in[7]_i_340_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.783 r  mem_in_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.783    mem_in_reg[7]_i_221_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     4.890 f  mem_in_reg[7]_i_130/O[2]
                         net (fo=70, routed)          0.565     5.455    mem_addr_map_next4[7]
    SLICE_X32Y72         LUT3 (Prop_lut3_I0_O)        0.118     5.573 r  mem_in[7]_i_604/O
                         net (fo=1, routed)           0.183     5.756    mem_in[7]_i_604_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.018 r  mem_in_reg[7]_i_524/CO[3]
                         net (fo=1, routed)           0.000     6.018    mem_in_reg[7]_i_524_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.067 r  mem_in_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000     6.067    mem_in_reg[7]_i_455_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.194 r  mem_in_reg[7]_i_357/CO[0]
                         net (fo=26, routed)          0.322     6.516    mem_in_reg[7]_i_357_n_3
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.888 r  mem_in_reg[7]_i_355/CO[2]
                         net (fo=4, routed)           0.197     7.085    mem_in_reg[7]_i_355_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.365     7.450 r  mem_in_reg[7]_i_354/CO[2]
                         net (fo=4, routed)           0.175     7.625    mem_in_reg[7]_i_354_n_1
    SLICE_X35Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.369     7.994 r  mem_in_reg[7]_i_356/O[1]
                         net (fo=3, routed)           0.463     8.457    mem_in_reg[7]_i_356_n_6
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.119     8.576 r  mem_in[7]_i_663/O
                         net (fo=1, routed)           0.000     8.576    mem_in[7]_i_663_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.827 r  mem_in_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000     8.827    mem_in_reg[7]_i_581_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.931 r  mem_in_reg[7]_i_505/O[0]
                         net (fo=3, routed)           0.434     9.365    mem_in_reg[7]_i_505_n_7
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.120     9.485 r  mem_in[7]_i_502/O
                         net (fo=1, routed)           0.000     9.485    mem_in[7]_i_502_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     9.673 r  mem_in_reg[7]_i_406/CO[3]
                         net (fo=1, routed)           0.000     9.673    mem_in_reg[7]_i_406_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.780 f  mem_in_reg[7]_i_325/O[2]
                         net (fo=9, routed)           0.428    10.208    mem_in_reg[7]_i_325_n_5
    SLICE_X37Y83         LUT3 (Prop_lut3_I2_O)        0.118    10.326 r  mem_in[7]_i_319/O
                         net (fo=1, routed)           0.329    10.655    mem_in[7]_i_319_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245    10.900 r  mem_in_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    10.900    mem_in_reg[7]_i_198_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.950 r  mem_in_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.950    mem_in_reg[7]_i_119_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.000 r  mem_in_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.000    mem_in_reg[7]_i_41_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    11.152 r  mem_in_reg[7]_i_16/O[1]
                         net (fo=3, routed)           0.526    11.678    mem_in_reg[7]_i_16_n_6
    SLICE_X38Y78         LUT3 (Prop_lut3_I1_O)        0.121    11.799 r  mem_in[7]_i_57/O
                         net (fo=1, routed)           0.000    11.799    mem_in[7]_i_57_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.045 r  mem_in_reg[7]_i_18/CO[3]
                         net (fo=5, routed)           0.451    12.496    mem_in_reg[7]_i_18_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I3_O)        0.043    12.539 r  mem_in[7]_i_27/O
                         net (fo=3, routed)           0.192    12.731    mem_in[7]_i_27_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I5_O)        0.043    12.774 r  mem_in[7]_i_10/O
                         net (fo=32, routed)          0.372    13.146    mem_in[7]_i_10_n_0
    SLICE_X43Y84         MUXF8 (Prop_muxf8_S_O)       0.139    13.285 f  mem_in_reg[2]_i_3/O
                         net (fo=1, routed)           0.502    13.787    mem_in_reg[2]_i_3_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.123    13.910 r  mem_in[2]_i_2/O
                         net (fo=1, routed)           0.097    14.007    mem_in[2]_i_2_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I0_O)        0.043    14.050 r  mem_in[2]_i_1/O
                         net (fo=1, routed)           0.000    14.050    mem_in[2]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  mem_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.481    10.481 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.988    12.469    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.148    13.689    clk_IBUF_BUFG
    SLICE_X42Y83         FDRE                                         r  mem_in_reg[2]/C
                         clock pessimism              0.285    13.974    
                         clock uncertainty           -0.035    13.939    
    SLICE_X42Y83         FDRE (Setup_fdre_C_D)        0.064    14.003    mem_in_reg[2]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                         -14.050    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.043ns  (required time - arrival time)
  Source:                 mem_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        10.026ns  (logic 4.504ns (44.921%)  route 5.522ns (55.079%))
  Logic Levels:           28  (CARRY4=17 LUT1=1 LUT3=5 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 13.683 - 10.000 ) 
    Source Clock Delay      (SCD):    4.015ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.595     0.595 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.078     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.262     4.015    clk_IBUF_BUFG
    SLICE_X37Y68         FDSE                                         r  mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDSE (Prop_fdse_C_Q)         0.216     4.231 f  mem_addr_reg[4]/Q
                         net (fo=20, routed)          0.322     4.553    mem_addr_reg[4]
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.043     4.596 r  mem_in[7]_i_340/O
                         net (fo=1, routed)           0.000     4.596    mem_in[7]_i_340_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.783 r  mem_in_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.783    mem_in_reg[7]_i_221_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     4.890 f  mem_in_reg[7]_i_130/O[2]
                         net (fo=70, routed)          0.565     5.455    mem_addr_map_next4[7]
    SLICE_X32Y72         LUT3 (Prop_lut3_I0_O)        0.118     5.573 r  mem_in[7]_i_604/O
                         net (fo=1, routed)           0.183     5.756    mem_in[7]_i_604_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.018 r  mem_in_reg[7]_i_524/CO[3]
                         net (fo=1, routed)           0.000     6.018    mem_in_reg[7]_i_524_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.067 r  mem_in_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000     6.067    mem_in_reg[7]_i_455_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.194 r  mem_in_reg[7]_i_357/CO[0]
                         net (fo=26, routed)          0.322     6.516    mem_in_reg[7]_i_357_n_3
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.888 r  mem_in_reg[7]_i_355/CO[2]
                         net (fo=4, routed)           0.197     7.085    mem_in_reg[7]_i_355_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.365     7.450 r  mem_in_reg[7]_i_354/CO[2]
                         net (fo=4, routed)           0.175     7.625    mem_in_reg[7]_i_354_n_1
    SLICE_X35Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.369     7.994 r  mem_in_reg[7]_i_356/O[1]
                         net (fo=3, routed)           0.463     8.457    mem_in_reg[7]_i_356_n_6
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.119     8.576 r  mem_in[7]_i_663/O
                         net (fo=1, routed)           0.000     8.576    mem_in[7]_i_663_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.827 r  mem_in_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000     8.827    mem_in_reg[7]_i_581_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.931 r  mem_in_reg[7]_i_505/O[0]
                         net (fo=3, routed)           0.434     9.365    mem_in_reg[7]_i_505_n_7
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.120     9.485 r  mem_in[7]_i_502/O
                         net (fo=1, routed)           0.000     9.485    mem_in[7]_i_502_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     9.673 r  mem_in_reg[7]_i_406/CO[3]
                         net (fo=1, routed)           0.000     9.673    mem_in_reg[7]_i_406_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.780 f  mem_in_reg[7]_i_325/O[2]
                         net (fo=9, routed)           0.428    10.208    mem_in_reg[7]_i_325_n_5
    SLICE_X37Y83         LUT3 (Prop_lut3_I2_O)        0.118    10.326 r  mem_in[7]_i_319/O
                         net (fo=1, routed)           0.329    10.655    mem_in[7]_i_319_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245    10.900 r  mem_in_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    10.900    mem_in_reg[7]_i_198_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.950 r  mem_in_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.950    mem_in_reg[7]_i_119_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.000 r  mem_in_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.000    mem_in_reg[7]_i_41_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    11.152 r  mem_in_reg[7]_i_16/O[1]
                         net (fo=3, routed)           0.526    11.678    mem_in_reg[7]_i_16_n_6
    SLICE_X38Y78         LUT3 (Prop_lut3_I1_O)        0.121    11.799 r  mem_in[7]_i_57/O
                         net (fo=1, routed)           0.000    11.799    mem_in[7]_i_57_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.045 r  mem_in_reg[7]_i_18/CO[3]
                         net (fo=5, routed)           0.438    12.483    mem_in_reg[7]_i_18_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I2_O)        0.043    12.526 r  mem_in[7]_i_28/O
                         net (fo=64, routed)          0.471    12.997    mem_addr_map_next[4]
    SLICE_X42Y79         MUXF7 (Prop_muxf7_S_O)       0.168    13.165 f  mem_in_reg[5]_i_7/O
                         net (fo=1, routed)           0.000    13.165    mem_in_reg[5]_i_7_n_0
    SLICE_X42Y79         MUXF8 (Prop_muxf8_I0_O)      0.044    13.209 f  mem_in_reg[5]_i_3/O
                         net (fo=1, routed)           0.575    13.783    mem_in_reg[5]_i_3_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.120    13.903 r  mem_in[5]_i_2/O
                         net (fo=1, routed)           0.095    13.999    mem_in[5]_i_2_n_0
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.043    14.042 r  mem_in[5]_i_1/O
                         net (fo=1, routed)           0.000    14.042    mem_in[5]_i_1_n_0
    SLICE_X44Y78         FDRE                                         r  mem_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.481    10.481 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.988    12.469    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.142    13.683    clk_IBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  mem_in_reg[5]/C
                         clock pessimism              0.285    13.968    
                         clock uncertainty           -0.035    13.933    
    SLICE_X44Y78         FDRE (Setup_fdre_C_D)        0.066    13.999    mem_in_reg[5]
  -------------------------------------------------------------------
                         required time                         13.999    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 mem_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        9.975ns  (logic 4.477ns (44.883%)  route 5.498ns (55.117%))
  Logic Levels:           28  (CARRY4=17 LUT1=1 LUT3=5 LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.015ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.595     0.595 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.078     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.262     4.015    clk_IBUF_BUFG
    SLICE_X37Y68         FDSE                                         r  mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDSE (Prop_fdse_C_Q)         0.216     4.231 f  mem_addr_reg[4]/Q
                         net (fo=20, routed)          0.322     4.553    mem_addr_reg[4]
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.043     4.596 r  mem_in[7]_i_340/O
                         net (fo=1, routed)           0.000     4.596    mem_in[7]_i_340_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.783 r  mem_in_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.783    mem_in_reg[7]_i_221_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     4.890 f  mem_in_reg[7]_i_130/O[2]
                         net (fo=70, routed)          0.565     5.455    mem_addr_map_next4[7]
    SLICE_X32Y72         LUT3 (Prop_lut3_I0_O)        0.118     5.573 r  mem_in[7]_i_604/O
                         net (fo=1, routed)           0.183     5.756    mem_in[7]_i_604_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.018 r  mem_in_reg[7]_i_524/CO[3]
                         net (fo=1, routed)           0.000     6.018    mem_in_reg[7]_i_524_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.067 r  mem_in_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000     6.067    mem_in_reg[7]_i_455_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.194 r  mem_in_reg[7]_i_357/CO[0]
                         net (fo=26, routed)          0.322     6.516    mem_in_reg[7]_i_357_n_3
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.888 r  mem_in_reg[7]_i_355/CO[2]
                         net (fo=4, routed)           0.197     7.085    mem_in_reg[7]_i_355_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.365     7.450 r  mem_in_reg[7]_i_354/CO[2]
                         net (fo=4, routed)           0.175     7.625    mem_in_reg[7]_i_354_n_1
    SLICE_X35Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.369     7.994 r  mem_in_reg[7]_i_356/O[1]
                         net (fo=3, routed)           0.463     8.457    mem_in_reg[7]_i_356_n_6
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.119     8.576 r  mem_in[7]_i_663/O
                         net (fo=1, routed)           0.000     8.576    mem_in[7]_i_663_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.827 r  mem_in_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000     8.827    mem_in_reg[7]_i_581_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.931 r  mem_in_reg[7]_i_505/O[0]
                         net (fo=3, routed)           0.434     9.365    mem_in_reg[7]_i_505_n_7
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.120     9.485 r  mem_in[7]_i_502/O
                         net (fo=1, routed)           0.000     9.485    mem_in[7]_i_502_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     9.673 r  mem_in_reg[7]_i_406/CO[3]
                         net (fo=1, routed)           0.000     9.673    mem_in_reg[7]_i_406_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.780 f  mem_in_reg[7]_i_325/O[2]
                         net (fo=9, routed)           0.428    10.208    mem_in_reg[7]_i_325_n_5
    SLICE_X37Y83         LUT3 (Prop_lut3_I2_O)        0.118    10.326 r  mem_in[7]_i_319/O
                         net (fo=1, routed)           0.329    10.655    mem_in[7]_i_319_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245    10.900 r  mem_in_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    10.900    mem_in_reg[7]_i_198_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.950 r  mem_in_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.950    mem_in_reg[7]_i_119_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.000 r  mem_in_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.000    mem_in_reg[7]_i_41_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    11.152 r  mem_in_reg[7]_i_16/O[1]
                         net (fo=3, routed)           0.526    11.678    mem_in_reg[7]_i_16_n_6
    SLICE_X38Y78         LUT3 (Prop_lut3_I1_O)        0.121    11.799 r  mem_in[7]_i_57/O
                         net (fo=1, routed)           0.000    11.799    mem_in[7]_i_57_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.045 r  mem_in_reg[7]_i_18/CO[3]
                         net (fo=5, routed)           0.451    12.496    mem_in_reg[7]_i_18_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I3_O)        0.043    12.539 r  mem_in[7]_i_27/O
                         net (fo=3, routed)           0.192    12.731    mem_in[7]_i_27_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I5_O)        0.043    12.774 r  mem_in[7]_i_10/O
                         net (fo=32, routed)          0.373    13.147    mem_in[7]_i_10_n_0
    SLICE_X39Y82         MUXF8 (Prop_muxf8_S_O)       0.139    13.286 f  mem_in_reg[3]_i_4/O
                         net (fo=1, routed)           0.447    13.733    mem_in_reg[3]_i_4_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.123    13.856 r  mem_in[3]_i_2/O
                         net (fo=1, routed)           0.091    13.947    mem_in[3]_i_2_n_0
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.043    13.990 r  mem_in[3]_i_1/O
                         net (fo=1, routed)           0.000    13.990    mem_in[3]_i_1_n_0
    SLICE_X45Y80         FDRE                                         r  mem_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.481    10.481 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.988    12.469    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.145    13.686    clk_IBUF_BUFG
    SLICE_X45Y80         FDRE                                         r  mem_in_reg[3]/C
                         clock pessimism              0.285    13.971    
                         clock uncertainty           -0.035    13.936    
    SLICE_X45Y80         FDRE (Setup_fdre_C_D)        0.032    13.968    mem_in_reg[3]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 mem_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        9.935ns  (logic 4.477ns (45.061%)  route 5.458ns (54.939%))
  Logic Levels:           28  (CARRY4=17 LUT1=1 LUT3=5 LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns = ( 13.684 - 10.000 ) 
    Source Clock Delay      (SCD):    4.015ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.595     0.595 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.078     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.262     4.015    clk_IBUF_BUFG
    SLICE_X37Y68         FDSE                                         r  mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDSE (Prop_fdse_C_Q)         0.216     4.231 f  mem_addr_reg[4]/Q
                         net (fo=20, routed)          0.322     4.553    mem_addr_reg[4]
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.043     4.596 r  mem_in[7]_i_340/O
                         net (fo=1, routed)           0.000     4.596    mem_in[7]_i_340_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.783 r  mem_in_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.783    mem_in_reg[7]_i_221_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     4.890 f  mem_in_reg[7]_i_130/O[2]
                         net (fo=70, routed)          0.565     5.455    mem_addr_map_next4[7]
    SLICE_X32Y72         LUT3 (Prop_lut3_I0_O)        0.118     5.573 r  mem_in[7]_i_604/O
                         net (fo=1, routed)           0.183     5.756    mem_in[7]_i_604_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.018 r  mem_in_reg[7]_i_524/CO[3]
                         net (fo=1, routed)           0.000     6.018    mem_in_reg[7]_i_524_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.067 r  mem_in_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000     6.067    mem_in_reg[7]_i_455_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.194 r  mem_in_reg[7]_i_357/CO[0]
                         net (fo=26, routed)          0.322     6.516    mem_in_reg[7]_i_357_n_3
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.888 r  mem_in_reg[7]_i_355/CO[2]
                         net (fo=4, routed)           0.197     7.085    mem_in_reg[7]_i_355_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.365     7.450 r  mem_in_reg[7]_i_354/CO[2]
                         net (fo=4, routed)           0.175     7.625    mem_in_reg[7]_i_354_n_1
    SLICE_X35Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.369     7.994 r  mem_in_reg[7]_i_356/O[1]
                         net (fo=3, routed)           0.463     8.457    mem_in_reg[7]_i_356_n_6
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.119     8.576 r  mem_in[7]_i_663/O
                         net (fo=1, routed)           0.000     8.576    mem_in[7]_i_663_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.827 r  mem_in_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000     8.827    mem_in_reg[7]_i_581_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.931 r  mem_in_reg[7]_i_505/O[0]
                         net (fo=3, routed)           0.434     9.365    mem_in_reg[7]_i_505_n_7
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.120     9.485 r  mem_in[7]_i_502/O
                         net (fo=1, routed)           0.000     9.485    mem_in[7]_i_502_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     9.673 r  mem_in_reg[7]_i_406/CO[3]
                         net (fo=1, routed)           0.000     9.673    mem_in_reg[7]_i_406_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.780 f  mem_in_reg[7]_i_325/O[2]
                         net (fo=9, routed)           0.428    10.208    mem_in_reg[7]_i_325_n_5
    SLICE_X37Y83         LUT3 (Prop_lut3_I2_O)        0.118    10.326 r  mem_in[7]_i_319/O
                         net (fo=1, routed)           0.329    10.655    mem_in[7]_i_319_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245    10.900 r  mem_in_reg[7]_i_198/CO[3]
                         net (fo=1, routed)           0.000    10.900    mem_in_reg[7]_i_198_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.950 r  mem_in_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.950    mem_in_reg[7]_i_119_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.000 r  mem_in_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.000    mem_in_reg[7]_i_41_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    11.152 r  mem_in_reg[7]_i_16/O[1]
                         net (fo=3, routed)           0.526    11.678    mem_in_reg[7]_i_16_n_6
    SLICE_X38Y78         LUT3 (Prop_lut3_I1_O)        0.121    11.799 r  mem_in[7]_i_57/O
                         net (fo=1, routed)           0.000    11.799    mem_in[7]_i_57_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.045 r  mem_in_reg[7]_i_18/CO[3]
                         net (fo=5, routed)           0.451    12.496    mem_in_reg[7]_i_18_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I3_O)        0.043    12.539 r  mem_in[7]_i_27/O
                         net (fo=3, routed)           0.192    12.731    mem_in[7]_i_27_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I5_O)        0.043    12.774 r  mem_in[7]_i_10/O
                         net (fo=32, routed)          0.367    13.141    mem_in[7]_i_10_n_0
    SLICE_X40Y78         MUXF8 (Prop_muxf8_S_O)       0.142    13.283 f  mem_in_reg[4]_i_4/O
                         net (fo=1, routed)           0.413    13.697    mem_in_reg[4]_i_4_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.120    13.817 r  mem_in[4]_i_2/O
                         net (fo=1, routed)           0.091    13.908    mem_in[4]_i_2_n_0
    SLICE_X43Y78         LUT3 (Prop_lut3_I0_O)        0.043    13.951 r  mem_in[4]_i_1/O
                         net (fo=1, routed)           0.000    13.951    mem_in[4]_i_1_n_0
    SLICE_X43Y78         FDRE                                         r  mem_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.481    10.481 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.988    12.469    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.143    13.684    clk_IBUF_BUFG
    SLICE_X43Y78         FDRE                                         r  mem_in_reg[4]/C
                         clock pessimism              0.285    13.969    
                         clock uncertainty           -0.035    13.934    
    SLICE_X43Y78         FDRE (Setup_fdre_C_D)        0.032    13.966    mem_in_reg[4]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 input_on_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            map_reg[159][1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 1.273ns (14.376%)  route 7.582ns (85.624%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 13.687 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.595     0.595 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.078     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.253     4.006    clk_IBUF_BUFG
    SLICE_X50Y82         FDRE                                         r  input_on_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.254     4.260 r  input_on_reg[0]/Q
                         net (fo=101, routed)         0.541     4.802    input_on_reg_n_0_[0]
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.043     4.845 r  g0_b12_i_107/O
                         net (fo=124, routed)         1.079     5.924    g0_b12_i_107_n_0
    SLICE_X18Y81         MUXF7 (Prop_muxf7_S_O)       0.168     6.092 r  g0_b12_i_45/O
                         net (fo=1, routed)           0.000     6.092    g0_b12_i_45_n_0
    SLICE_X18Y81         MUXF8 (Prop_muxf8_I0_O)      0.044     6.136 r  g0_b12_i_12/O
                         net (fo=1, routed)           0.999     7.135    g0_b12_i_12_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.120     7.255 r  g0_b12_i_3/O
                         net (fo=1, routed)           0.232     7.487    g0_b12_i_3_n_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I0_O)        0.043     7.530 r  g0_b12_i_1/O
                         net (fo=52, routed)          0.583     8.113    enemy_code_rep[4]_i_1_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I0_O)        0.043     8.156 r  enemy_code_rep[5]_i_133/O
                         net (fo=2, routed)           0.402     8.558    enemy_code_rep[5]_i_133_n_0
    SLICE_X51Y77         LUT4 (Prop_lut4_I2_O)        0.043     8.601 r  enemy_code_rep[5]_i_63/O
                         net (fo=1, routed)           0.000     8.601    enemy_code_rep[5]_i_63_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.852 r  enemy_code_reg_rep[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.852    enemy_code_reg_rep[5]_i_19_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.901 f  enemy_code_reg_rep[5]_i_9/CO[3]
                         net (fo=2, routed)           0.362     9.263    time_buffer1
    SLICE_X50Y78         LUT3 (Prop_lut3_I1_O)        0.043     9.306 f  enemy_code_rep[5]_i_4/O
                         net (fo=38, routed)          0.483     9.789    time_buffer0
    SLICE_X45Y77         LUT3 (Prop_lut3_I2_O)        0.043     9.832 f  map[113][3]_i_15/O
                         net (fo=74, routed)          0.384    10.216    map[113][3]_i_15_n_0
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.043    10.259 r  map[158][3]_i_17/O
                         net (fo=59, routed)          0.847    11.106    map[158][3]_i_17_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I3_O)        0.043    11.149 f  map[159][3]_i_8/O
                         net (fo=1, routed)           0.313    11.462    map[159][3]_i_8_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I4_O)        0.043    11.505 r  map[159][3]_i_2/O
                         net (fo=8, routed)           1.356    12.861    map[159][3]_i_2_n_0
    SLICE_X52Y92         FDSE                                         r  map_reg[159][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.481    10.481 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.988    12.469    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.146    13.687    clk_IBUF_BUFG
    SLICE_X52Y92         FDSE                                         r  map_reg[159][1]/C
                         clock pessimism              0.305    13.992    
                         clock uncertainty           -0.035    13.957    
    SLICE_X52Y92         FDSE (Setup_fdse_C_CE)      -0.194    13.763    map_reg[159][1]
  -------------------------------------------------------------------
                         required time                         13.763    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 input_on_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            map_reg[174][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 1.273ns (14.546%)  route 7.479ns (85.454%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 13.685 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.595     0.595 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.078     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.253     4.006    clk_IBUF_BUFG
    SLICE_X50Y82         FDRE                                         r  input_on_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.254     4.260 r  input_on_reg[0]/Q
                         net (fo=101, routed)         0.541     4.802    input_on_reg_n_0_[0]
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.043     4.845 r  g0_b12_i_107/O
                         net (fo=124, routed)         1.079     5.924    g0_b12_i_107_n_0
    SLICE_X18Y81         MUXF7 (Prop_muxf7_S_O)       0.168     6.092 r  g0_b12_i_45/O
                         net (fo=1, routed)           0.000     6.092    g0_b12_i_45_n_0
    SLICE_X18Y81         MUXF8 (Prop_muxf8_I0_O)      0.044     6.136 r  g0_b12_i_12/O
                         net (fo=1, routed)           0.999     7.135    g0_b12_i_12_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.120     7.255 r  g0_b12_i_3/O
                         net (fo=1, routed)           0.232     7.487    g0_b12_i_3_n_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I0_O)        0.043     7.530 r  g0_b12_i_1/O
                         net (fo=52, routed)          0.583     8.113    enemy_code_rep[4]_i_1_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I0_O)        0.043     8.156 r  enemy_code_rep[5]_i_133/O
                         net (fo=2, routed)           0.402     8.558    enemy_code_rep[5]_i_133_n_0
    SLICE_X51Y77         LUT4 (Prop_lut4_I2_O)        0.043     8.601 r  enemy_code_rep[5]_i_63/O
                         net (fo=1, routed)           0.000     8.601    enemy_code_rep[5]_i_63_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.852 r  enemy_code_reg_rep[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.852    enemy_code_reg_rep[5]_i_19_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.901 f  enemy_code_reg_rep[5]_i_9/CO[3]
                         net (fo=2, routed)           0.362     9.263    time_buffer1
    SLICE_X50Y78         LUT3 (Prop_lut3_I1_O)        0.043     9.306 f  enemy_code_rep[5]_i_4/O
                         net (fo=38, routed)          0.483     9.789    time_buffer0
    SLICE_X45Y77         LUT3 (Prop_lut3_I2_O)        0.043     9.832 f  map[113][3]_i_15/O
                         net (fo=74, routed)          0.384    10.216    map[113][3]_i_15_n_0
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.043    10.259 r  map[158][3]_i_17/O
                         net (fo=59, routed)          0.934    11.193    map[158][3]_i_17_n_0
    SLICE_X16Y69         LUT6 (Prop_lut6_I3_O)        0.043    11.236 f  map[174][3]_i_4/O
                         net (fo=5, routed)           0.322    11.558    map[174][3]_i_4_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I3_O)        0.043    11.601 r  map[174][3]_i_2/O
                         net (fo=4, routed)           1.156    12.758    map[174][3]_i_2_n_0
    SLICE_X48Y85         FDRE                                         r  map_reg[174][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.481    10.481 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.988    12.469    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.144    13.685    clk_IBUF_BUFG
    SLICE_X48Y85         FDRE                                         r  map_reg[174][2]/C
                         clock pessimism              0.285    13.970    
                         clock uncertainty           -0.035    13.935    
    SLICE_X48Y85         FDRE (Setup_fdre_C_CE)      -0.194    13.741    map_reg[174][2]
  -------------------------------------------------------------------
                         required time                         13.741    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 kbd/DOWNCOUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/DOWNCOUNTER_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.270%)  route 0.081ns (38.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.676     1.910    kbd/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  kbd/DOWNCOUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.100     2.010 r  kbd/DOWNCOUNTER_reg[3]/Q
                         net (fo=6, routed)           0.081     2.091    kbd/DOWNCOUNTER_reg__0[3]
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.028     2.119 r  kbd/DOWNCOUNTER[5]_i_1/O
                         net (fo=1, routed)           0.000     2.119    kbd/p_0_in[5]
    SLICE_X10Y21         FDRE                                         r  kbd/DOWNCOUNTER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.914     2.387    kbd/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  kbd/DOWNCOUNTER_reg[5]/C
                         clock pessimism             -0.466     1.921    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.087     2.008    kbd/DOWNCOUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tmp_target_floor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_floor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.100ns (53.068%)  route 0.088ns (46.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.603     1.837    clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  tmp_target_floor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.100     1.937 r  tmp_target_floor_reg[3]/Q
                         net (fo=2, routed)           0.088     2.025    tmp_target_floor_reg_n_0_[3]
    SLICE_X39Y54         FDRE                                         r  status_floor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.822     2.295    clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  status_floor_reg[3]/C
                         clock pessimism             -0.444     1.851    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.043     1.894    status_floor_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 kbd/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.985%)  route 0.100ns (50.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.672     1.906    kbd/clk_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  kbd/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.100     2.006 r  kbd/data_reg[2]/Q
                         net (fo=2, routed)           0.100     2.106    kbd/data_reg_n_0_[2]
    SLICE_X12Y24         FDRE                                         r  kbd/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.909     2.382    kbd/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  kbd/data_reg[1]/C
                         clock pessimism             -0.447     1.935    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.037     1.972    kbd/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 input_saved_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_tmp_on_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.075%)  route 0.078ns (37.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.655     1.889    clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  input_saved_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.100     1.989 r  input_saved_reg[4]/Q
                         net (fo=1, routed)           0.078     2.067    input_saved[4]
    SLICE_X31Y37         LUT2 (Prop_lut2_I0_O)        0.028     2.095 r  input_tmp_on[4]_i_1/O
                         net (fo=1, routed)           0.000     2.095    input_tmp_on[4]_i_1_n_0
    SLICE_X31Y37         FDRE                                         r  input_tmp_on_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.893     2.366    clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  input_tmp_on_reg[4]/C
                         clock pessimism             -0.466     1.900    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.060     1.960    input_tmp_on_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 input_saved_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_tmp_on_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.171ns (76.371%)  route 0.053ns (23.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.681     1.915    clk_IBUF_BUFG
    SLICE_X20Y37         FDRE                                         r  input_saved_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.107     2.022 r  input_saved_reg[1]/Q
                         net (fo=1, routed)           0.053     2.075    input_saved[1]
    SLICE_X20Y37         LUT2 (Prop_lut2_I0_O)        0.064     2.139 r  input_tmp_on[1]_i_1/O
                         net (fo=1, routed)           0.000     2.139    input_tmp_on[1]_i_1_n_0
    SLICE_X20Y37         FDRE                                         r  input_tmp_on_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.920     2.393    clk_IBUF_BUFG
    SLICE_X20Y37         FDRE                                         r  input_tmp_on_reg[1]/C
                         clock pessimism             -0.478     1.915    
    SLICE_X20Y37         FDRE (Hold_fdre_C_D)         0.087     2.002    input_tmp_on_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 input_saved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_tmp_on_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.856%)  route 0.082ns (39.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.654     1.888    clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  input_saved_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.100     1.988 r  input_saved_reg[0]/Q
                         net (fo=1, routed)           0.082     2.070    input_saved[0]
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.028     2.098 r  input_tmp_on[0]_i_1/O
                         net (fo=1, routed)           0.000     2.098    input_tmp_on[0]_i_1_n_0
    SLICE_X32Y37         FDRE                                         r  input_tmp_on_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.892     2.365    clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  input_tmp_on_reg[0]/C
                         clock pessimism             -0.466     1.899    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.060     1.959    input_tmp_on_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 tmp_target_floor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_floor_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.236%)  route 0.091ns (47.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.603     1.837    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  tmp_target_floor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.100     1.937 r  tmp_target_floor_reg[1]/Q
                         net (fo=2, routed)           0.091     2.028    tmp_target_floor_reg_n_0_[1]
    SLICE_X39Y54         FDRE                                         r  status_floor_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.822     2.295    clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  status_floor_reg[1]/C
                         clock pessimism             -0.444     1.851    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.038     1.889    status_floor_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 status_money_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            docker_reg[94][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.878%)  route 0.224ns (69.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.648     1.882    clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  status_money_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.100     1.982 r  status_money_reg[0]/Q
                         net (fo=5, routed)           0.224     2.206    display_money[0][0]
    SLICE_X55Y51         FDRE                                         r  docker_reg[94][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.813     2.286    clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  docker_reg[94][0]/C
                         clock pessimism             -0.267     2.019    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.040     2.059    docker_reg[94][0]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 status_key_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_key_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.855%)  route 0.124ns (49.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.596     1.830    clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  status_key_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.100     1.930 r  status_key_reg[0][2]/Q
                         net (fo=9, routed)           0.124     2.054    status_key_reg[0]__0__0[2]
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.028     2.082 r  status_key[0][3]_i_2/O
                         net (fo=1, routed)           0.000     2.082    p_0_in__0__0[3]
    SLICE_X62Y61         FDRE                                         r  status_key_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.814     2.287    clk_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  status_key_reg[0][3]/C
                         clock pessimism             -0.443     1.844    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.087     1.931    status_key_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 enemy_code_reg_rep[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_exp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.183ns (44.360%)  route 0.230ns (55.640%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.648     1.882    clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  enemy_code_reg_rep[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.100     1.982 r  enemy_code_reg_rep[0]__0/Q
                         net (fo=11, routed)          0.230     2.211    enemy_code__0[0]
    SLICE_X57Y49         LUT6 (Prop_lut6_I2_O)        0.028     2.239 r  status_exp[8]_i_6/O
                         net (fo=1, routed)           0.000     2.239    status_exp[8]_i_6_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.294 r  status_exp_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.294    status_exp_reg[8]_i_1_n_7
    SLICE_X57Y49         FDRE                                         r  status_exp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.885     2.358    clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  status_exp_reg[8]/C
                         clock pessimism             -0.287     2.071    
    SLICE_X57Y49         FDRE (Hold_fdre_C_D)         0.071     2.142    status_exp_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.814         10.000      8.186      RAMB36_X6Y2    data_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.814         10.000      8.186      RAMB36_X1Y14   data_reg_11_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.814         10.000      8.186      RAMB36_X6Y24   data_reg_12_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.814         10.000      8.186      RAMB36_X4Y6    data_reg_14_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.814         10.000      8.186      RAMB36_X4Y25   data_reg_15_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.814         10.000      8.186      RAMB36_X2Y27   data_reg_2_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.814         10.000      8.186      RAMB36_X3Y6    data_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.814         10.000      8.186      RAMB36_X1Y8    data_reg_5_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.814         10.000      8.186      RAMB36_X1Y17   data_reg_6_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.814         10.000      8.186      RAMB36_X5Y17   data_reg_7_8/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X32Y37   input_saved_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X31Y37   input_saved_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X37Y69   mem_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X73Y60   docker_reg[22][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X73Y60   docker_reg[22][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X72Y60   docker_reg[39][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X72Y60   docker_reg[39][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X71Y58   docker_reg[40][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X69Y60   docker_reg[52][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X69Y60   docker_reg[52][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X56Y146  U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X56Y146  U0/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X37Y69   mem_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X37Y69   mem_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X71Y29   animation_buffer_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X71Y29   animation_buffer_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         5.000       4.650      SLICE_X36Y69   mem_addr_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         5.000       4.650      SLICE_X37Y69   mem_addr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X37Y69   mem_addr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X70Y33   animation_buffer_reg[17]/C



