// Seed: 896298540
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
  assign id_10 = id_7;
  id_12(
      id_8, id_1, -1, 1, id_11
  );
  ;
endmodule
module module_1 (
    input logic id_0,
    output supply0 id_1,
    output logic id_2,
    id_16 = id_13 - id_0,
    input tri0 id_3,
    input wand void id_4,
    input wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input uwire id_8,
    input wire id_9,
    input supply1 id_10,
    input tri0 id_11,
    output tri0 id_12,
    input tri0 id_13,
    input tri0 id_14
);
  supply0 \id_17 ;
  module_0 modCall_1 (
      \id_17 ,
      id_16,
      id_16,
      id_16,
      \id_17 ,
      id_16,
      \id_17 ,
      \id_17 ,
      id_16,
      id_16
  );
  assign modCall_1.id_8 = 0;
  always id_2 <= id_0;
  tri0 id_18, id_19;
  assign id_18 = -1;
  always if (id_3 * \id_17 );
  assign id_16 = 1'b0;
endmodule
