<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_araddr[3]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_araddr[2]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_araddr[1]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_araddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_awaddr[3]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_awaddr[2]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_awaddr[1]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_awaddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_bresp[1]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_bresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[31]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[30]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[29]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[28]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[27]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[26]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[25]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[24]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[23]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[22]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[21]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[20]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[19]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[18]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[17]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[16]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[15]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[14]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[13]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[12]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[11]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[10]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[9]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[8]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[7]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[6]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[5]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[4]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[3]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[2]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[1]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rresp[1]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_rresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[31]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[30]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[29]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[28]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[27]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[26]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[25]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[24]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[23]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[22]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[21]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[20]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[19]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[18]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[17]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[16]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[15]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[14]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[13]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[12]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[11]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[10]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[9]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[8]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[7]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[6]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[5]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[4]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[3]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[2]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[1]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_aw_ctrl[1]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_aw_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_w_ctrl[1]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_w_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_b_ctrl[1]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_b_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_ar_ctrl[1]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_ar_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_r_ctrl[1]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axi_r_ctrl[0]"/>
      </nets>
    </probe>
    <bus_interfaces>
      <bus_interface name="SLOT_0_AXI" vlnv="xilinx.com:interface:aximm:1.0" connected_bus="core_top_0_interface_aximm" protocol="AXI4LITE">
        <port_maps>
          <port_map>
            <logical_port>ARADDR</logical_port>
            <physical_port probe_port_index="0" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_araddr[3:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="4"/>
          </port_map>
          <port_map>
            <logical_port>ARREADY</logical_port>
            <physical_port probe_port_index="9" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_ar_ctrl[1:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="1" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>ARVALID</logical_port>
            <physical_port probe_port_index="9" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_ar_ctrl[1:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>AWADDR</logical_port>
            <physical_port probe_port_index="1" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_awaddr[3:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="4"/>
          </port_map>
          <port_map>
            <logical_port>AWREADY</logical_port>
            <physical_port probe_port_index="6" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_aw_ctrl[1:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="1" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>AWVALID</logical_port>
            <physical_port probe_port_index="6" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_aw_ctrl[1:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>BREADY</logical_port>
            <physical_port probe_port_index="8" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_b_ctrl[1:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="1" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>BRESP</logical_port>
            <physical_port probe_port_index="2" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_bresp[1:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="2"/>
          </port_map>
          <port_map>
            <logical_port>BVALID</logical_port>
            <physical_port probe_port_index="8" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_b_ctrl[1:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>RDATA</logical_port>
            <physical_port probe_port_index="3" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_rdata[31:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="32"/>
          </port_map>
          <port_map>
            <logical_port>RREADY</logical_port>
            <physical_port probe_port_index="10" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_r_ctrl[1:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="1" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>RRESP</logical_port>
            <physical_port probe_port_index="4" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_rresp[1:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="2"/>
          </port_map>
          <port_map>
            <logical_port>RVALID</logical_port>
            <physical_port probe_port_index="10" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_r_ctrl[1:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>WDATA</logical_port>
            <physical_port probe_port_index="5" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_wdata[31:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="32"/>
          </port_map>
          <port_map>
            <logical_port>WREADY</logical_port>
            <physical_port probe_port_index="7" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_w_ctrl[1:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="1" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>WVALID</logical_port>
            <physical_port probe_port_index="7" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axi_w_ctrl[1:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
        </port_maps>
      </bus_interface>
    </bus_interfaces>
  </probeset>
</probeData>
