Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:23:06 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.433        0.000                      0                  982        0.159        0.000                      0                  982        3.000        0.000                       0                   424  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.433        0.000                      0                  982        0.159        0.000                      0                  982        3.000        0.000                       0                   424  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 fsm1/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 2.942ns (44.950%)  route 3.603ns (55.050%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y31         FDRE                                         r  fsm1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[9]/Q
                         net (fo=4, routed)           0.827     2.318    fsm1/fsm1_out[9]
    SLICE_X25Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=3, routed)           0.947     3.389    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.152     3.541 f  fsm1/B_write_en_INST_0_i_8/O
                         net (fo=3, routed)           0.653     4.194    fsm1/B_write_en_INST_0_i_8_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.332     4.526 r  fsm1/out[31]_i_2__0/O
                         net (fo=34, routed)          0.196     4.722    fsm0/incr0_left1
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.846 r  fsm0/out[31]_i_1/O
                         net (fo=160, routed)         0.980     5.826    mult0/BWrite00_write_en
    SLICE_X27Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.950 r  mult0/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.950    add1/S[1]
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.500 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.500    add1/out_carry_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.614 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.614    add1/out_carry__0_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.728 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.728    add1/out_carry__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.842 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.842    add1/out_carry__2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.956    add1/out_carry__3_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.070    add1/out_carry__4_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.184    add1/out_carry__5_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.518 r  add1/out_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.518    BWrite00/add1_out[29]
    SLICE_X27Y33         FDRE                                         r  BWrite00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=425, unset)          0.924     7.924    BWrite00/clk
    SLICE_X27Y33         FDRE                                         r  BWrite00/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y33         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 fsm1/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 2.921ns (44.773%)  route 3.603ns (55.227%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y31         FDRE                                         r  fsm1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[9]/Q
                         net (fo=4, routed)           0.827     2.318    fsm1/fsm1_out[9]
    SLICE_X25Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=3, routed)           0.947     3.389    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.152     3.541 f  fsm1/B_write_en_INST_0_i_8/O
                         net (fo=3, routed)           0.653     4.194    fsm1/B_write_en_INST_0_i_8_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.332     4.526 r  fsm1/out[31]_i_2__0/O
                         net (fo=34, routed)          0.196     4.722    fsm0/incr0_left1
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.846 r  fsm0/out[31]_i_1/O
                         net (fo=160, routed)         0.980     5.826    mult0/BWrite00_write_en
    SLICE_X27Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.950 r  mult0/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.950    add1/S[1]
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.500 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.500    add1/out_carry_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.614 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.614    add1/out_carry__0_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.728 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.728    add1/out_carry__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.842 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.842    add1/out_carry__2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.956    add1/out_carry__3_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.070    add1/out_carry__4_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.184    add1/out_carry__5_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.497 r  add1/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     7.497    BWrite00/add1_out[31]
    SLICE_X27Y33         FDRE                                         r  BWrite00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=425, unset)          0.924     7.924    BWrite00/clk
    SLICE_X27Y33         FDRE                                         r  BWrite00/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y33         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 fsm1/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 1.369ns (23.815%)  route 4.379ns (76.185%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y31         FDRE                                         r  fsm1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[9]/Q
                         net (fo=4, routed)           0.827     2.318    fsm1/fsm1_out[9]
    SLICE_X25Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=3, routed)           0.947     3.389    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.152     3.541 f  fsm1/B_write_en_INST_0_i_8/O
                         net (fo=3, routed)           0.653     4.194    fsm1/B_write_en_INST_0_i_8_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.332     4.526 r  fsm1/out[31]_i_2__0/O
                         net (fo=34, routed)          0.196     4.722    fsm0/incr0_left1
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.846 r  fsm0/out[31]_i_1/O
                         net (fo=160, routed)         1.091     5.937    B_k_j0/BWrite00_write_en
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.119     6.056 r  B_k_j0/out_tmp_reg_i_4/O
                         net (fo=1, routed)           0.665     6.721    mult0/I2[29]
    DSP48_X1Y10          DSP48E1                                      r  mult0/out_tmp_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=425, unset)          0.924     7.924    mult0/clk
    DSP48_X1Y10          DSP48E1                                      r  mult0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.658     7.231    mult0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 fsm1/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 2.847ns (44.139%)  route 3.603ns (55.861%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y31         FDRE                                         r  fsm1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[9]/Q
                         net (fo=4, routed)           0.827     2.318    fsm1/fsm1_out[9]
    SLICE_X25Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=3, routed)           0.947     3.389    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.152     3.541 f  fsm1/B_write_en_INST_0_i_8/O
                         net (fo=3, routed)           0.653     4.194    fsm1/B_write_en_INST_0_i_8_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.332     4.526 r  fsm1/out[31]_i_2__0/O
                         net (fo=34, routed)          0.196     4.722    fsm0/incr0_left1
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.846 r  fsm0/out[31]_i_1/O
                         net (fo=160, routed)         0.980     5.826    mult0/BWrite00_write_en
    SLICE_X27Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.950 r  mult0/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.950    add1/S[1]
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.500 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.500    add1/out_carry_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.614 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.614    add1/out_carry__0_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.728 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.728    add1/out_carry__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.842 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.842    add1/out_carry__2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.956    add1/out_carry__3_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.070    add1/out_carry__4_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.184    add1/out_carry__5_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.423 r  add1/out_carry__6/O[2]
                         net (fo=1, routed)           0.000     7.423    BWrite00/add1_out[30]
    SLICE_X27Y33         FDRE                                         r  BWrite00/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=425, unset)          0.924     7.924    BWrite00/clk
    SLICE_X27Y33         FDRE                                         r  BWrite00/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y33         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 fsm1/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.367ns (23.959%)  route 4.339ns (76.041%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y31         FDRE                                         r  fsm1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[9]/Q
                         net (fo=4, routed)           0.827     2.318    fsm1/fsm1_out[9]
    SLICE_X25Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=3, routed)           0.947     3.389    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.152     3.541 f  fsm1/B_write_en_INST_0_i_8/O
                         net (fo=3, routed)           0.653     4.194    fsm1/B_write_en_INST_0_i_8_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.332     4.526 r  fsm1/out[31]_i_2__0/O
                         net (fo=34, routed)          0.196     4.722    fsm0/incr0_left1
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.846 r  fsm0/out[31]_i_1/O
                         net (fo=160, routed)         1.037     5.884    ARead00/BWrite00_write_en
    SLICE_X20Y26         LUT2 (Prop_lut2_I1_O)        0.117     6.001 r  ARead00/out_tmp_reg_i_33/O
                         net (fo=2, routed)           0.678     6.679    mult0/I1[0]
    DSP48_X1Y12          DSP48E1                                      r  mult0/out_tmp0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=425, unset)          0.924     7.924    mult0/clk
    DSP48_X1Y12          DSP48E1                                      r  mult0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.674     7.215    mult0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.215    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 fsm1/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 2.831ns (44.001%)  route 3.603ns (55.999%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y31         FDRE                                         r  fsm1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[9]/Q
                         net (fo=4, routed)           0.827     2.318    fsm1/fsm1_out[9]
    SLICE_X25Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=3, routed)           0.947     3.389    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.152     3.541 f  fsm1/B_write_en_INST_0_i_8/O
                         net (fo=3, routed)           0.653     4.194    fsm1/B_write_en_INST_0_i_8_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.332     4.526 r  fsm1/out[31]_i_2__0/O
                         net (fo=34, routed)          0.196     4.722    fsm0/incr0_left1
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.846 r  fsm0/out[31]_i_1/O
                         net (fo=160, routed)         0.980     5.826    mult0/BWrite00_write_en
    SLICE_X27Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.950 r  mult0/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.950    add1/S[1]
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.500 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.500    add1/out_carry_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.614 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.614    add1/out_carry__0_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.728 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.728    add1/out_carry__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.842 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.842    add1/out_carry__2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.956    add1/out_carry__3_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.070    add1/out_carry__4_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.184    add1/out_carry__5_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.407 r  add1/out_carry__6/O[0]
                         net (fo=1, routed)           0.000     7.407    BWrite00/add1_out[28]
    SLICE_X27Y33         FDRE                                         r  BWrite00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=425, unset)          0.924     7.924    BWrite00/clk
    SLICE_X27Y33         FDRE                                         r  BWrite00/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y33         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 fsm1/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 2.828ns (43.974%)  route 3.603ns (56.026%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y31         FDRE                                         r  fsm1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[9]/Q
                         net (fo=4, routed)           0.827     2.318    fsm1/fsm1_out[9]
    SLICE_X25Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=3, routed)           0.947     3.389    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.152     3.541 f  fsm1/B_write_en_INST_0_i_8/O
                         net (fo=3, routed)           0.653     4.194    fsm1/B_write_en_INST_0_i_8_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.332     4.526 r  fsm1/out[31]_i_2__0/O
                         net (fo=34, routed)          0.196     4.722    fsm0/incr0_left1
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.846 r  fsm0/out[31]_i_1/O
                         net (fo=160, routed)         0.980     5.826    mult0/BWrite00_write_en
    SLICE_X27Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.950 r  mult0/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.950    add1/S[1]
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.500 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.500    add1/out_carry_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.614 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.614    add1/out_carry__0_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.728 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.728    add1/out_carry__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.842 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.842    add1/out_carry__2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.956    add1/out_carry__3_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.070    add1/out_carry__4_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.404 r  add1/out_carry__5/O[1]
                         net (fo=1, routed)           0.000     7.404    BWrite00/add1_out[25]
    SLICE_X27Y32         FDRE                                         r  BWrite00/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=425, unset)          0.924     7.924    BWrite00/clk
    SLICE_X27Y32         FDRE                                         r  BWrite00/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 fsm1/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.410ns  (logic 2.807ns (43.791%)  route 3.603ns (56.209%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y31         FDRE                                         r  fsm1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[9]/Q
                         net (fo=4, routed)           0.827     2.318    fsm1/fsm1_out[9]
    SLICE_X25Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=3, routed)           0.947     3.389    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.152     3.541 f  fsm1/B_write_en_INST_0_i_8/O
                         net (fo=3, routed)           0.653     4.194    fsm1/B_write_en_INST_0_i_8_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.332     4.526 r  fsm1/out[31]_i_2__0/O
                         net (fo=34, routed)          0.196     4.722    fsm0/incr0_left1
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.846 r  fsm0/out[31]_i_1/O
                         net (fo=160, routed)         0.980     5.826    mult0/BWrite00_write_en
    SLICE_X27Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.950 r  mult0/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.950    add1/S[1]
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.500 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.500    add1/out_carry_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.614 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.614    add1/out_carry__0_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.728 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.728    add1/out_carry__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.842 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.842    add1/out_carry__2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.956    add1/out_carry__3_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.070    add1/out_carry__4_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.383 r  add1/out_carry__5/O[3]
                         net (fo=1, routed)           0.000     7.383    BWrite00/add1_out[27]
    SLICE_X27Y32         FDRE                                         r  BWrite00/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=425, unset)          0.924     7.924    BWrite00/clk
    SLICE_X27Y32         FDRE                                         r  BWrite00/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 fsm1/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 1.367ns (24.093%)  route 4.307ns (75.907%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y31         FDRE                                         r  fsm1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[9]/Q
                         net (fo=4, routed)           0.827     2.318    fsm1/fsm1_out[9]
    SLICE_X25Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=3, routed)           0.947     3.389    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.152     3.541 f  fsm1/B_write_en_INST_0_i_8/O
                         net (fo=3, routed)           0.653     4.194    fsm1/B_write_en_INST_0_i_8_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.332     4.526 r  fsm1/out[31]_i_2__0/O
                         net (fo=34, routed)          0.196     4.722    fsm0/incr0_left1
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.846 r  fsm0/out[31]_i_1/O
                         net (fo=160, routed)         0.985     5.832    ARead00/BWrite00_write_en
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.117     5.949 r  ARead00/out_tmp_reg_i_29/O
                         net (fo=2, routed)           0.698     6.647    mult0/I1[4]
    DSP48_X1Y12          DSP48E1                                      r  mult0/out_tmp0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=425, unset)          0.924     7.924    mult0/clk
    DSP48_X1Y12          DSP48E1                                      r  mult0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.674     7.215    mult0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.215    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 fsm1/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.400ns (24.263%)  route 4.370ns (75.737%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y31         FDRE                                         r  fsm1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[9]/Q
                         net (fo=4, routed)           0.827     2.318    fsm1/fsm1_out[9]
    SLICE_X25Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=3, routed)           0.947     3.389    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.152     3.541 f  fsm1/B_write_en_INST_0_i_8/O
                         net (fo=3, routed)           0.653     4.194    fsm1/B_write_en_INST_0_i_8_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.332     4.526 r  fsm1/out[31]_i_2__0/O
                         net (fo=34, routed)          0.196     4.722    fsm0/incr0_left1
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.846 r  fsm0/out[31]_i_1/O
                         net (fo=160, routed)         1.224     6.071    B_k_j0/BWrite00_write_en
    SLICE_X21Y31         LUT2 (Prop_lut2_I1_O)        0.150     6.221 r  B_k_j0/out_tmp0_i_8/O
                         net (fo=1, routed)           0.522     6.743    mult0/I2[9]
    DSP48_X1Y12          DSP48E1                                      r  mult0/out_tmp0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=425, unset)          0.924     7.924    mult0/clk
    DSP48_X1Y12          DSP48E1                                      r  mult0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.570     7.319    mult0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.319    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  0.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.410     0.410    mult1/clk
    SLICE_X32Y30         FDRE                                         r  mult1/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.055     0.614    mult1/p_1_in[3]
    SLICE_X32Y30         FDRE                                         r  mult1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.432     0.432    mult1/clk
    SLICE_X32Y30         FDRE                                         r  mult1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.023     0.455    mult1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult1/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite10/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.410     0.410    mult1/clk
    SLICE_X33Y30         FDRE                                         r  mult1/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[6]/Q
                         net (fo=1, routed)           0.110     0.661    BWrite10/Q[6]
    SLICE_X33Y29         FDRE                                         r  BWrite10/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.432     0.432    BWrite10/clk
    SLICE_X33Y29         FDRE                                         r  BWrite10/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.070     0.502    BWrite10/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.410     0.410    mult0/clk
    SLICE_X21Y28         FDRE                                         r  mult0/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.052     0.590    mult0/p_1_in[8]
    SLICE_X21Y28         FDRE                                         r  mult0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.432     0.432    mult0/clk
    SLICE_X21Y28         FDRE                                         r  mult0/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.410     0.410    mult1/clk
    SLICE_X31Y32         FDRE                                         r  mult1/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.116     0.667    mult1/p_1_in[10]
    SLICE_X31Y32         FDRE                                         r  mult1/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.432     0.432    mult1/clk
    SLICE_X31Y32         FDRE                                         r  mult1/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y32         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.410     0.410    mult0/clk
    SLICE_X23Y29         FDRE                                         r  mult0/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.053     0.592    mult0/p_1_in[13]
    SLICE_X23Y29         FDRE                                         r  mult0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.432     0.432    mult0/clk
    SLICE_X23Y29         FDRE                                         r  mult0/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)        -0.007     0.425    mult0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult1/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite10/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.410     0.410    mult1/clk
    SLICE_X33Y30         FDRE                                         r  mult1/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[5]/Q
                         net (fo=1, routed)           0.113     0.664    BWrite10/Q[5]
    SLICE_X32Y29         FDRE                                         r  BWrite10/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.432     0.432    BWrite10/clk
    SLICE_X32Y29         FDRE                                         r  BWrite10/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.064     0.496    BWrite10/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.410     0.410    mult1/clk
    SLICE_X31Y32         FDRE                                         r  mult1/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.116     0.667    mult1/p_1_in[13]
    SLICE_X31Y32         FDRE                                         r  mult1/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.432     0.432    mult1/clk
    SLICE_X31Y32         FDRE                                         r  mult1/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y32         FDRE (Hold_fdre_C_D)         0.066     0.498    mult1/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.912%)  route 0.114ns (41.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.410     0.410    mult1/clk
    SLICE_X34Y31         FDRE                                         r  mult1/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult1/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.114     0.689    mult1/p_1_in[15]
    SLICE_X34Y31         FDRE                                         r  mult1/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.432     0.432    mult1/clk
    SLICE_X34Y31         FDRE                                         r  mult1/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.076     0.508    mult1/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.410     0.410    mult1/clk
    SLICE_X32Y32         FDRE                                         r  mult1/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult1/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.116     0.690    mult1/p_1_in[9]
    SLICE_X33Y30         FDRE                                         r  mult1/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.432     0.432    mult1/clk
    SLICE_X33Y30         FDRE                                         r  mult1/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.075     0.507    mult1/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.868%)  route 0.111ns (44.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.410     0.410    mult0/clk
    SLICE_X23Y29         FDRE                                         r  mult0/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.111     0.663    mult0/p_1_in[12]
    SLICE_X23Y29         FDRE                                         r  mult0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=425, unset)          0.432     0.432    mult0/clk
    SLICE_X23Y29         FDRE                                         r  mult0/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.046     0.478    mult0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y10   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y12   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y13   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y14   mult1/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X20Y26  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X20Y27  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X22Y30  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X20Y29  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X20Y27  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X21Y30  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y26  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y27  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X22Y30  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y29  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y27  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y30  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X19Y30  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y29  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y29  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X22Y29  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y26  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y27  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X22Y30  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y29  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y27  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y30  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X19Y30  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y29  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y29  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X22Y29  ARead00/out_reg[18]/C



