
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017156    0.001031    0.089735 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123963    0.213698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.214146 v fanout54/A (sg13g2_buf_8)
     8    0.039280    0.020280    0.057424    0.271570 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.021046    0.003133    0.274703 v _213_/A (sg13g2_nand3_1)
     2    0.010891    0.036505    0.037560    0.312263 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.036529    0.000722    0.312985 ^ _214_/B (sg13g2_xnor2_1)
     1    0.003208    0.024234    0.040760    0.353745 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.024234    0.000179    0.353924 v _300_/D (sg13g2_dfrbpq_1)
                                              0.353924   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017148    0.000818    0.089521 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239521   clock uncertainty
                                  0.000000    0.239521   clock reconvergence pessimism
                                 -0.023539    0.215982   library hold time
                                              0.215982   data required time
---------------------------------------------------------------------------------------------
                                              0.215982   data required time
                                             -0.353924   data arrival time
---------------------------------------------------------------------------------------------
                                              0.137942   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017156    0.001031    0.089735 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123963    0.213698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.214146 v fanout54/A (sg13g2_buf_8)
     8    0.039280    0.020280    0.057424    0.271570 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.021051    0.003143    0.274713 v _218_/A1 (sg13g2_o21ai_1)
     1    0.005748    0.036230    0.068333    0.343046 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.036235    0.000381    0.343427 ^ _219_/A (sg13g2_inv_1)
     1    0.002853    0.014686    0.021335    0.364762 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.014687    0.000172    0.364934 v _301_/D (sg13g2_dfrbpq_1)
                                              0.364934   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017156    0.001031    0.089735 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239735   clock uncertainty
                                  0.000000    0.239735   clock reconvergence pessimism
                                 -0.021332    0.218403   library hold time
                                              0.218403   data required time
---------------------------------------------------------------------------------------------
                                              0.218403   data required time
                                             -0.364934   data arrival time
---------------------------------------------------------------------------------------------
                                              0.146532   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017156    0.001031    0.089735 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123963    0.213698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.214146 v fanout54/A (sg13g2_buf_8)
     8    0.039280    0.020280    0.057424    0.271570 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.020718    0.002226    0.273796 v _195_/B (sg13g2_xor2_1)
     2    0.010007    0.031407    0.056240    0.330036 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.031418    0.000555    0.330591 v _196_/B (sg13g2_xor2_1)
     1    0.001968    0.016786    0.035839    0.366431 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.016786    0.000074    0.366505 v _295_/D (sg13g2_dfrbpq_2)
                                              0.366505   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017153    0.000969    0.089673 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.239673   clock uncertainty
                                  0.000000    0.239673   clock reconvergence pessimism
                                 -0.021818    0.217855   library hold time
                                              0.217855   data required time
---------------------------------------------------------------------------------------------
                                              0.217855   data required time
                                             -0.366505   data arrival time
---------------------------------------------------------------------------------------------
                                              0.148650   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017148    0.000818    0.089521 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009444    0.025885    0.119241    0.208763 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.025888    0.000291    0.209054 v output2/A (sg13g2_buf_2)
     1    0.050810    0.059284    0.088457    0.297511 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.059410    0.002238    0.299749 v sign (out)
                                              0.299749   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.299749   data arrival time
---------------------------------------------------------------------------------------------
                                              0.149749   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020462    0.030318    0.130731    0.219342 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030411    0.001452    0.220794 v fanout58/A (sg13g2_buf_8)
     7    0.049993    0.022923    0.059650    0.280444 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.023055    0.001270    0.281714 v _210_/B (sg13g2_xnor2_1)
     1    0.006228    0.034187    0.046543    0.328257 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.034188    0.000255    0.328511 v _211_/B (sg13g2_xnor2_1)
     1    0.002602    0.021383    0.038353    0.366864 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.021384    0.000163    0.367027 v _299_/D (sg13g2_dfrbpq_2)
                                              0.367027   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.238611   clock uncertainty
                                  0.000000    0.238611   clock reconvergence pessimism
                                 -0.022971    0.215640   library hold time
                                              0.215640   data required time
---------------------------------------------------------------------------------------------
                                              0.215640   data required time
                                             -0.367027   data arrival time
---------------------------------------------------------------------------------------------
                                              0.151388   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017143    0.000669    0.089372 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009553    0.026058    0.119353    0.208726 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026064    0.000396    0.209122 v fanout75/A (sg13g2_buf_8)
     6    0.043356    0.021081    0.056227    0.265349 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021806    0.003069    0.268418 v _191_/A (sg13g2_xnor2_1)
     2    0.010420    0.049994    0.063764    0.332182 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050007    0.000651    0.332833 v _192_/B (sg13g2_xnor2_1)
     1    0.001741    0.018886    0.039293    0.372126 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.018886    0.000067    0.372193 v _294_/D (sg13g2_dfrbpq_1)
                                              0.372193   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017143    0.000669    0.089372 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239372   clock uncertainty
                                  0.000000    0.239372   clock reconvergence pessimism
                                 -0.022304    0.217068   library hold time
                                              0.217068   data required time
---------------------------------------------------------------------------------------------
                                              0.217068   data required time
                                             -0.372193   data arrival time
---------------------------------------------------------------------------------------------
                                              0.155125   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017156    0.001031    0.089735 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123963    0.213698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.214146 v fanout54/A (sg13g2_buf_8)
     8    0.039280    0.020280    0.057424    0.271570 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.020453    0.001209    0.272778 v _202_/B (sg13g2_xor2_1)
     2    0.011955    0.035382    0.061621    0.334400 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.035406    0.000855    0.335254 v _204_/A (sg13g2_xor2_1)
     1    0.001776    0.016329    0.039484    0.374738 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.016329    0.000069    0.374807 v _297_/D (sg13g2_dfrbpq_2)
                                              0.374807   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.238595   clock uncertainty
                                  0.000000    0.238595   clock reconvergence pessimism
                                 -0.021803    0.216791   library hold time
                                              0.216791   data required time
---------------------------------------------------------------------------------------------
                                              0.216791   data required time
                                             -0.374807   data arrival time
---------------------------------------------------------------------------------------------
                                              0.158016   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208292 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208695 v fanout70/A (sg13g2_buf_8)
     5    0.031389    0.018316    0.053765    0.262459 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018339    0.000930    0.263389 v _199_/A (sg13g2_xnor2_1)
     2    0.011705    0.055239    0.066406    0.329795 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.055275    0.000770    0.330566 v _200_/B (sg13g2_xor2_1)
     1    0.003293    0.019044    0.047086    0.377652 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.019044    0.000217    0.377868 v _296_/D (sg13g2_dfrbpq_1)
                                              0.377868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239015   clock uncertainty
                                  0.000000    0.239015   clock reconvergence pessimism
                                 -0.022429    0.216586   library hold time
                                              0.216586   data required time
---------------------------------------------------------------------------------------------
                                              0.216586   data required time
                                             -0.377868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.161282   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017148    0.000818    0.089521 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009574    0.031482    0.121334    0.210856 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031484    0.000297    0.211152 ^ _127_/A (sg13g2_inv_1)
     1    0.007237    0.022204    0.028324    0.239476 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.022209    0.000261    0.239737 v output3/A (sg13g2_buf_2)
     1    0.050639    0.059055    0.086956    0.326693 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.059176    0.002191    0.328884 v signB (out)
                                              0.328884   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.328884   data arrival time
---------------------------------------------------------------------------------------------
                                              0.178884   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017156    0.001031    0.089735 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123963    0.213698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031773    0.000320    0.214018 v fanout55/A (sg13g2_buf_2)
     5    0.029386    0.039669    0.071409    0.285426 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.039960    0.002677    0.288104 v _206_/B (sg13g2_xnor2_1)
     2    0.011430    0.054930    0.066927    0.355030 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.054931    0.000372    0.355402 v _208_/A (sg13g2_xor2_1)
     1    0.002072    0.017070    0.045626    0.401028 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.017071    0.000078    0.401106 v _298_/D (sg13g2_dfrbpq_1)
                                              0.401106   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000316    0.088598 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238598   clock uncertainty
                                  0.000000    0.238598   clock reconvergence pessimism
                                 -0.021975    0.216623   library hold time
                                              0.216623   data required time
---------------------------------------------------------------------------------------------
                                              0.216623   data required time
                                             -0.401106   data arrival time
---------------------------------------------------------------------------------------------
                                              0.184483   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025710    0.002352    0.284160 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004700    0.017085    0.023985    0.308145 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.017104    0.000298    0.308443 v output11/A (sg13g2_buf_2)
     1    0.051792    0.059821    0.086336    0.394779 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.059902    0.001525    0.396305 v sine_out[16] (out)
                                              0.396305   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.396305   data arrival time
---------------------------------------------------------------------------------------------
                                              0.246305   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025487    0.001341    0.283149 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.007104    0.023595    0.030202    0.313351 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023617    0.000548    0.313900 v output12/A (sg13g2_buf_2)
     1    0.051795    0.059915    0.088819    0.402719 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.059995    0.001526    0.404244 v sine_out[17] (out)
                                              0.404244   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.404244   data arrival time
---------------------------------------------------------------------------------------------
                                              0.254244   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025378    0.000570    0.282378 ^ _281_/A (sg13g2_nor2_1)
     1    0.010209    0.029047    0.035499    0.317877 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.029158    0.001446    0.319323 v output35/A (sg13g2_buf_2)
     1    0.052290    0.060866    0.089873    0.409196 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.061194    0.003632    0.412828 v sine_out[8] (out)
                                              0.412828   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.412828   data arrival time
---------------------------------------------------------------------------------------------
                                              0.262828   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023828    0.003848    0.282656 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004956    0.031371    0.038301    0.320958 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.031374    0.000355    0.321312 v output15/A (sg13g2_buf_2)
     1    0.052856    0.061402    0.092417    0.413730 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.061503    0.001777    0.415507 v sine_out[1] (out)
                                              0.415507   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.415507   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265507   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025675    0.002217    0.284025 ^ _160_/A (sg13g2_nor2_1)
     1    0.011763    0.032313    0.038302    0.322327 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.032401    0.001371    0.323698 v output14/A (sg13g2_buf_2)
     1    0.051928    0.060173    0.092226    0.415924 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.060258    0.001581    0.417505 v sine_out[19] (out)
                                              0.417505   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.417505   data arrival time
---------------------------------------------------------------------------------------------
                                              0.267505   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017153    0.000969    0.089673 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.019231    0.033714    0.131417    0.221089 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033726    0.000586    0.221675 ^ fanout72/A (sg13g2_buf_8)
     7    0.042605    0.022409    0.054719    0.276394 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.025136    0.005716    0.282111 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006357    0.039186    0.051103    0.333214 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.039193    0.000403    0.333617 v output28/A (sg13g2_buf_2)
     1    0.056862    0.065693    0.096533    0.430150 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.066163    0.004507    0.434657 v sine_out[31] (out)
                                              0.434657   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.434657   data arrival time
---------------------------------------------------------------------------------------------
                                              0.284657   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033751    0.051531    0.145599    0.234194 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051560    0.001118    0.235312 ^ fanout66/A (sg13g2_buf_8)
     8    0.043065    0.023030    0.061128    0.296440 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027524    0.007679    0.304120 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003837    0.025256    0.040637    0.344756 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.025256    0.000280    0.345036 v output5/A (sg13g2_buf_2)
     1    0.051857    0.060000    0.089637    0.434673 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.060065    0.001324    0.435997 v sine_out[10] (out)
                                              0.435997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.435997   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285997   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033751    0.051531    0.145599    0.234194 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051560    0.001118    0.235312 ^ fanout66/A (sg13g2_buf_8)
     8    0.043065    0.023030    0.061128    0.296440 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.025980    0.005929    0.302369 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.005384    0.028085    0.044755    0.347125 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.028098    0.000344    0.347468 v output6/A (sg13g2_buf_2)
     1    0.052495    0.060982    0.090944    0.438412 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.061077    0.001702    0.440114 v sine_out[11] (out)
                                              0.440114   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.440114   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290114   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033751    0.051531    0.145599    0.234194 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051560    0.001118    0.235312 ^ fanout66/A (sg13g2_buf_8)
     8    0.043065    0.023030    0.061128    0.296440 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.024154    0.003191    0.299631 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.007513    0.032537    0.050411    0.350042 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.032551    0.000528    0.350570 v output36/A (sg13g2_buf_2)
     1    0.052134    0.060385    0.092436    0.443007 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.060471    0.001586    0.444592 v sine_out[9] (out)
                                              0.444592   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.444592   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294592   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033751    0.051531    0.145599    0.234194 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051560    0.001118    0.235312 ^ fanout66/A (sg13g2_buf_8)
     8    0.043065    0.023030    0.061128    0.296440 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027922    0.008085    0.304526 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006277    0.029860    0.048004    0.352530 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.029885    0.000468    0.352998 v output8/A (sg13g2_buf_2)
     1    0.051991    0.060202    0.091315    0.444313 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060288    0.001582    0.445895 v sine_out[13] (out)
                                              0.445895   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.445895   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295895   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025618    0.001982    0.283790 ^ fanout56/A (sg13g2_buf_8)
     8    0.035623    0.020464    0.051231    0.335021 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.021125    0.002850    0.337871 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004179    0.015339    0.022084    0.359955 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.015340    0.000164    0.360119 v output16/A (sg13g2_buf_2)
     1    0.052084    0.060094    0.085845    0.445964 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.060179    0.001580    0.447544 v sine_out[20] (out)
                                              0.447544   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.447544   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297544   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025618    0.001982    0.283790 ^ fanout56/A (sg13g2_buf_8)
     8    0.035623    0.020464    0.051231    0.335021 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.020898    0.002202    0.337223 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005730    0.018191    0.024480    0.361703 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.018209    0.000445    0.362148 v output13/A (sg13g2_buf_2)
     1    0.051825    0.059870    0.086769    0.448916 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.059952    0.001544    0.450460 v sine_out[18] (out)
                                              0.450460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.450460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300460   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025618    0.001982    0.283790 ^ fanout56/A (sg13g2_buf_8)
     8    0.035623    0.020464    0.051231    0.335021 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.020730    0.001615    0.336636 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.006175    0.019019    0.025223    0.361859 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.019032    0.000380    0.362239 v output18/A (sg13g2_buf_2)
     1    0.052022    0.060366    0.087193    0.449432 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.060454    0.001608    0.451040 v sine_out[22] (out)
                                              0.451040   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.451040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301040   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025618    0.001982    0.283790 ^ fanout56/A (sg13g2_buf_8)
     8    0.035623    0.020464    0.051231    0.335021 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.020902    0.002215    0.337236 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.006790    0.020248    0.026157    0.363394 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.020282    0.000644    0.364037 v output17/A (sg13g2_buf_2)
     1    0.052094    0.060456    0.087731    0.451768 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.060543    0.001596    0.453364 v sine_out[21] (out)
                                              0.453364   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.453364   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303364   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023925    0.004041    0.282849 ^ _130_/B (sg13g2_nor2_1)
     2    0.009484    0.025973    0.031465    0.314314 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.025987    0.000493    0.314807 v _284_/A (sg13g2_and2_1)
     1    0.006063    0.019608    0.050249    0.365056 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.019620    0.000436    0.365492 v output7/A (sg13g2_buf_2)
     1    0.052413    0.060857    0.086298    0.451790 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.061189    0.003654    0.455444 v sine_out[12] (out)
                                              0.455444   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.455444   data arrival time
---------------------------------------------------------------------------------------------
                                              0.305444   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023922    0.004034    0.282843 ^ _143_/A (sg13g2_nor2_1)
     2    0.007144    0.023819    0.030426    0.313269 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.023842    0.000435    0.313705 v _147_/A (sg13g2_nand2_1)
     2    0.007358    0.026623    0.029816    0.343520 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.026626    0.000233    0.343754 ^ _275_/B (sg13g2_nor2_1)
     1    0.005068    0.017792    0.024813    0.368566 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.017816    0.000499    0.369065 v output30/A (sg13g2_buf_2)
     1    0.052369    0.060420    0.086995    0.456060 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.060505    0.001590    0.457650 v sine_out[3] (out)
                                              0.457650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.457650   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307650   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025618    0.001982    0.283790 ^ fanout56/A (sg13g2_buf_8)
     8    0.035623    0.020464    0.051231    0.335021 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.021168    0.002959    0.337980 ^ _167_/A (sg13g2_nor2_1)
     1    0.007092    0.023209    0.029513    0.367493 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.023235    0.000464    0.367957 v output19/A (sg13g2_buf_2)
     1    0.052114    0.060599    0.087469    0.455426 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.060933    0.003654    0.459080 v sine_out[23] (out)
                                              0.459080   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.459080   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309080   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023925    0.004041    0.282849 ^ _130_/B (sg13g2_nor2_1)
     2    0.009484    0.025973    0.031465    0.314314 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.025998    0.000649    0.314963 v _136_/B (sg13g2_nand2b_2)
     4    0.016785    0.029425    0.031448    0.346411 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029434    0.000414    0.346825 ^ _278_/A (sg13g2_nor2_1)
     1    0.003038    0.017327    0.025246    0.372071 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.017327    0.000120    0.372191 v output33/A (sg13g2_buf_2)
     1    0.052582    0.060629    0.087073    0.459264 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.060704    0.001458    0.460722 v sine_out[6] (out)
                                              0.460722   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.460722   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310722   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023925    0.004041    0.282849 ^ _130_/B (sg13g2_nor2_1)
     2    0.009484    0.025973    0.031465    0.314314 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.025998    0.000649    0.314963 v _136_/B (sg13g2_nand2b_2)
     4    0.016785    0.029425    0.031448    0.346411 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029458    0.000778    0.347189 ^ _279_/A (sg13g2_nor2_1)
     1    0.004252    0.019538    0.027297    0.374486 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.019539    0.000277    0.374763 v output34/A (sg13g2_buf_2)
     1    0.052193    0.060632    0.086307    0.461071 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.060916    0.003377    0.464448 v sine_out[7] (out)
                                              0.464448   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.464448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314448   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023925    0.004041    0.282849 ^ _130_/B (sg13g2_nor2_1)
     2    0.009484    0.025973    0.031465    0.314314 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.025998    0.000649    0.314963 v _136_/B (sg13g2_nand2b_2)
     4    0.016785    0.029425    0.031448    0.346411 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029465    0.000851    0.347262 ^ _277_/A (sg13g2_nor2_1)
     1    0.004824    0.020575    0.028267    0.375529 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.020577    0.000307    0.375837 v output32/A (sg13g2_buf_2)
     1    0.051900    0.059980    0.087710    0.463547 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.060064    0.001568    0.465115 v sine_out[5] (out)
                                              0.465115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.465115   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315115   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020462    0.030318    0.130731    0.219342 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030411    0.001452    0.220794 v fanout58/A (sg13g2_buf_8)
     7    0.049993    0.022923    0.059650    0.280444 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.023202    0.001935    0.282379 v fanout56/A (sg13g2_buf_8)
     8    0.035008    0.018988    0.053057    0.335436 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.019662    0.002860    0.338296 v _175_/A (sg13g2_nand2_1)
     1    0.008225    0.027961    0.030282    0.368578 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.027979    0.000548    0.369126 ^ output22/A (sg13g2_buf_2)
     1    0.053238    0.074862    0.093190    0.462315 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.075164    0.003850    0.466166 ^ sine_out[26] (out)
                                              0.466166   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.466166   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316166   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023925    0.004041    0.282849 ^ _130_/B (sg13g2_nor2_1)
     2    0.009484    0.025973    0.031465    0.314314 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.025998    0.000649    0.314963 v _136_/B (sg13g2_nand2b_2)
     4    0.016785    0.029425    0.031448    0.346411 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029467    0.000871    0.347282 ^ _276_/A (sg13g2_nor2_1)
     1    0.005580    0.021942    0.029537    0.376819 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.021944    0.000370    0.377189 v output31/A (sg13g2_buf_2)
     1    0.051947    0.060046    0.088260    0.465449 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.060131    0.001576    0.467025 v sine_out[4] (out)
                                              0.467025   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.467025   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317025   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020462    0.030318    0.130731    0.219342 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030411    0.001452    0.220794 v fanout58/A (sg13g2_buf_8)
     7    0.049993    0.022923    0.059650    0.280444 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.023202    0.001935    0.282379 v fanout56/A (sg13g2_buf_8)
     8    0.035008    0.018988    0.053057    0.335436 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.019727    0.003013    0.338450 v _170_/A (sg13g2_nand2_1)
     1    0.009252    0.030499    0.032093    0.370543 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.030537    0.000845    0.371388 ^ output20/A (sg13g2_buf_2)
     1    0.052972    0.074538    0.093953    0.465341 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.074836    0.003819    0.469160 ^ sine_out[24] (out)
                                              0.469160   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.469160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319160   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020462    0.030318    0.130731    0.219342 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030411    0.001452    0.220794 v fanout58/A (sg13g2_buf_8)
     7    0.049993    0.022923    0.059650    0.280444 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.023202    0.001935    0.282379 v fanout56/A (sg13g2_buf_8)
     8    0.035008    0.018988    0.053057    0.335436 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.019804    0.003190    0.338626 v _172_/A (sg13g2_nand2_1)
     1    0.009305    0.030638    0.032242    0.370868 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.030665    0.000714    0.371582 ^ output21/A (sg13g2_buf_2)
     1    0.053337    0.074992    0.094448    0.466030 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.075264    0.003663    0.469692 ^ sine_out[25] (out)
                                              0.469692   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.469692   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319692   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023376    0.002838    0.281647 ^ _255_/A (sg13g2_nor4_1)
     1    0.003988    0.024141    0.029457    0.311103 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.024141    0.000158    0.311261 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007885    0.056781    0.054644    0.365905 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.056808    0.000946    0.366851 ^ output4/A (sg13g2_buf_2)
     1    0.052950    0.074437    0.104056    0.470907 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.074748    0.003897    0.474804 ^ sine_out[0] (out)
                                              0.474804   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.474804   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324804   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023922    0.004034    0.282843 ^ _143_/A (sg13g2_nor2_1)
     2    0.007144    0.023819    0.030426    0.313269 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.023841    0.000415    0.313685 v _144_/B (sg13g2_nand2_1)
     2    0.007257    0.028347    0.032562    0.346247 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028360    0.000219    0.346466 ^ _212_/B (sg13g2_nor2_1)
     2    0.011730    0.031542    0.036615    0.383080 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.031561    0.000639    0.383719 v output26/A (sg13g2_buf_2)
     1    0.052971    0.061223    0.092743    0.476462 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.061303    0.001519    0.477981 v sine_out[2] (out)
                                              0.477981   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477981   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327981   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023922    0.004034    0.282843 ^ _143_/A (sg13g2_nor2_1)
     2    0.007144    0.023819    0.030426    0.313269 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.023842    0.000435    0.313705 v _147_/A (sg13g2_nand2_1)
     2    0.007358    0.026623    0.029816    0.343520 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.026626    0.000224    0.343745 ^ _149_/B (sg13g2_nand2_1)
     1    0.007157    0.036608    0.045006    0.388750 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.036647    0.000950    0.389701 v output10/A (sg13g2_buf_2)
     1    0.051849    0.060152    0.093811    0.483511 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.060234    0.001544    0.485055 v sine_out[15] (out)
                                              0.485055   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.485055   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335055   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020462    0.030318    0.130731    0.219342 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030411    0.001452    0.220794 v fanout58/A (sg13g2_buf_8)
     7    0.049993    0.022923    0.059650    0.280444 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022942    0.000481    0.280925 v fanout57/A (sg13g2_buf_1)
     4    0.019502    0.047167    0.067622    0.348547 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.047366    0.002514    0.351061 v _176_/B1 (sg13g2_o21ai_1)
     1    0.005235    0.029577    0.036586    0.387647 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.029589    0.000382    0.388029 ^ output23/A (sg13g2_buf_2)
     1    0.054551    0.076559    0.094953    0.482981 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.076875    0.003983    0.486964 ^ sine_out[27] (out)
                                              0.486964   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.486964   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336964   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020462    0.030318    0.130731    0.219342 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030411    0.001452    0.220794 v fanout58/A (sg13g2_buf_8)
     7    0.049993    0.022923    0.059650    0.280444 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022942    0.000481    0.280925 v fanout57/A (sg13g2_buf_1)
     4    0.019502    0.047167    0.067622    0.348547 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.047274    0.001866    0.350413 v _180_/A (sg13g2_nand2_1)
     1    0.007272    0.030750    0.035400    0.385813 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.030775    0.000678    0.386491 ^ output24/A (sg13g2_buf_2)
     1    0.055791    0.078342    0.095029    0.481520 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.079099    0.006188    0.487708 ^ sine_out[28] (out)
                                              0.487708   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.487708   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337708   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033751    0.051531    0.145599    0.234194 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051562    0.001157    0.235351 ^ fanout68/A (sg13g2_buf_8)
     6    0.039313    0.022756    0.062428    0.297780 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022950    0.001662    0.299441 ^ fanout67/A (sg13g2_buf_8)
     8    0.037979    0.021004    0.051042    0.350483 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.021623    0.002843    0.353326 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.002922    0.027234    0.040209    0.393535 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.027234    0.000117    0.393652 v output29/A (sg13g2_buf_2)
     1    0.055650    0.064682    0.091015    0.484667 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.065150    0.004460    0.489127 v sine_out[32] (out)
                                              0.489127   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.489127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339127   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023922    0.004034    0.282843 ^ _143_/A (sg13g2_nor2_1)
     2    0.007144    0.023819    0.030426    0.313269 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.023841    0.000415    0.313685 v _144_/B (sg13g2_nand2_1)
     2    0.007257    0.028347    0.032562    0.346247 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028360    0.000223    0.346470 ^ _145_/B (sg13g2_nand2_1)
     1    0.009213    0.044422    0.051609    0.398079 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.044439    0.000706    0.398785 v output9/A (sg13g2_buf_2)
     1    0.051871    0.060281    0.096948    0.495733 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.060348    0.001333    0.497066 v sine_out[14] (out)
                                              0.497066   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.497066   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347066   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007027    0.025377    0.116539    0.205978 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025378    0.000193    0.206171 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010221    0.039500    0.263729    0.469900 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039500    0.000430    0.470331 ^ fanout76/A (sg13g2_buf_8)
     8    0.047666    0.024582    0.058956    0.529286 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025821    0.004084    0.533370 ^ _128_/A (sg13g2_inv_2)
     5    0.026026    0.033174    0.035346    0.568716 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.033192    0.000647    0.569363 v _293_/D (sg13g2_dfrbpq_1)
                                              0.569363   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239439   clock uncertainty
                                  0.000000    0.239439   clock reconvergence pessimism
                                 -0.025609    0.213830   library hold time
                                              0.213830   data required time
---------------------------------------------------------------------------------------------
                                              0.213830   data required time
                                             -0.569363   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355533   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033751    0.051531    0.145599    0.234194 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051562    0.001157    0.235351 ^ fanout68/A (sg13g2_buf_8)
     6    0.039313    0.022756    0.062428    0.297780 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022950    0.001662    0.299441 ^ fanout67/A (sg13g2_buf_8)
     8    0.037979    0.021004    0.051042    0.350483 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.021200    0.001343    0.351826 ^ _183_/A (sg13g2_and2_1)
     2    0.008007    0.029332    0.061875    0.413701 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.029341    0.000470    0.414171 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004489    0.021496    0.045332    0.459503 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.021497    0.000296    0.459799 v output25/A (sg13g2_buf_2)
     1    0.055409    0.063963    0.088943    0.548742 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.064366    0.004127    0.552870 v sine_out[29] (out)
                                              0.552870   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.552870   data arrival time
---------------------------------------------------------------------------------------------
                                              0.402870   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033751    0.051531    0.145599    0.234194 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051562    0.001157    0.235351 ^ fanout68/A (sg13g2_buf_8)
     6    0.039313    0.022756    0.062428    0.297780 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022950    0.001662    0.299441 ^ fanout67/A (sg13g2_buf_8)
     8    0.037979    0.021004    0.051042    0.350483 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.021200    0.001343    0.351826 ^ _183_/A (sg13g2_and2_1)
     2    0.008007    0.029332    0.061875    0.413701 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.029341    0.000478    0.414179 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.007852    0.028206    0.053174    0.467353 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.028224    0.000569    0.467922 v output27/A (sg13g2_buf_2)
     1    0.056787    0.065444    0.093872    0.561793 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.065558    0.002239    0.564033 v sine_out[30] (out)
                                              0.564033   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.564033   data arrival time
---------------------------------------------------------------------------------------------
                                              0.414033   slack (MET)



