<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Reinforcement Learning based Illumination Controller (RLIC): FLEXSPI Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Reinforcement Learning based Illumination Controller (RLIC)
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">FLEXSPI Register Masks<div class="ingroups"><a class="el" href="group__Mapping__Information.html">Mapping Information</a> &raquo; <a class="el" href="group__edma__request.html">Edma_request</a> &raquo; <a class="el" href="group__iomuxc__pads.html">Iomuxc_pads</a> &raquo; <a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLEXSPI__Peripheral__Access__Layer.html">FLEXSPI Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for FLEXSPI Register Masks:</div>
<div class="dyncontent">
<div class="center"><img src="group__FLEXSPI__Register__Masks.png" border="0" usemap="#agroup____FLEXSPI____Register____Masks" alt=""/></div>
<map name="agroup____FLEXSPI____Register____Masks" id="agroup____FLEXSPI____Register____Masks">
<area shape="rect" href="group__FLEXSPI__Peripheral__Access__Layer.html" title=" " alt="" coords="5,5,149,45"/>
<area shape="rect" title=" " alt="" coords="197,13,376,38"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga379109fc27b12b39ab0d81919d1d2d31"><td class="memItemLeft" align="right" valign="top"><a id="ga379109fc27b12b39ab0d81919d1d2d31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBRXBUFCR0_COUNT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga379109fc27b12b39ab0d81919d1d2d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga868405d8edcfa0dd30012b5f58a74eab"><td class="memItemLeft" align="right" valign="top"><a id="ga868405d8edcfa0dd30012b5f58a74eab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR0_COUNT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga868405d8edcfa0dd30012b5f58a74eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e74d4368f4abef3e89fe44f8209981"><td class="memItemLeft" align="right" valign="top"><a id="ga65e74d4368f4abef3e89fe44f8209981"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR1_COUNT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga65e74d4368f4abef3e89fe44f8209981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc5ce66c24ed4bd7cc37df1a55963e7"><td class="memItemLeft" align="right" valign="top"><a id="ga4fc5ce66c24ed4bd7cc37df1a55963e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_COUNT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4fc5ce66c24ed4bd7cc37df1a55963e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebe6d508694256bb4f74a869a5d7308"><td class="memItemLeft" align="right" valign="top"><a id="gacebe6d508694256bb4f74a869a5d7308"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_DLLCR_COUNT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacebe6d508694256bb4f74a869a5d7308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00bac5e87dea172cfc88fc8f4d28b02"><td class="memItemLeft" align="right" valign="top"><a id="gaf00bac5e87dea172cfc88fc8f4d28b02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_RFDR_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:gaf00bac5e87dea172cfc88fc8f4d28b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga211f8175ca36e1fb64c0b372b6d64373"><td class="memItemLeft" align="right" valign="top"><a id="ga211f8175ca36e1fb64c0b372b6d64373"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_TFDR_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga211f8175ca36e1fb64c0b372b6d64373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef7f26a0a049913752d6f8ac9e11a07"><td class="memItemLeft" align="right" valign="top"><a id="ga0ef7f26a0a049913752d6f8ac9e11a07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUT_COUNT</b>&#160;&#160;&#160;(64U)</td></tr>
<tr class="separator:ga0ef7f26a0a049913752d6f8ac9e11a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MCR0 - Module Control Register 0</h2></td></tr>
<tr class="memitem:gaf5992f8f8a2b19652ea4c2621e38369f"><td class="memItemLeft" align="right" valign="top"><a id="gaf5992f8f8a2b19652ea4c2621e38369f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_SWRESET_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaf5992f8f8a2b19652ea4c2621e38369f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace718ba43bf5a27cedee484c3473059e"><td class="memItemLeft" align="right" valign="top"><a id="gace718ba43bf5a27cedee484c3473059e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_SWRESET_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gace718ba43bf5a27cedee484c3473059e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566cc9ef86295023266659cd3c1c6f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga566cc9ef86295023266659cd3c1c6f1a">FLEXSPI_MCR0_SWRESET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_SWRESET_SHIFT)) &amp; FLEXSPI_MCR0_SWRESET_MASK)</td></tr>
<tr class="separator:ga566cc9ef86295023266659cd3c1c6f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d27ac73adb0f24736dde41922208d88"><td class="memItemLeft" align="right" valign="top"><a id="ga6d27ac73adb0f24736dde41922208d88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_MDIS_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga6d27ac73adb0f24736dde41922208d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb32a948890924f6ad0202a7c99b714"><td class="memItemLeft" align="right" valign="top"><a id="gafeb32a948890924f6ad0202a7c99b714"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_MDIS_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gafeb32a948890924f6ad0202a7c99b714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b3134a4c8a45b287cd370b3426d4ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gab2b3134a4c8a45b287cd370b3426d4ad">FLEXSPI_MCR0_MDIS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_MDIS_SHIFT)) &amp; FLEXSPI_MCR0_MDIS_MASK)</td></tr>
<tr class="separator:gab2b3134a4c8a45b287cd370b3426d4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909eb6756bf3ab4a31eab561b6a0b838"><td class="memItemLeft" align="right" valign="top"><a id="ga909eb6756bf3ab4a31eab561b6a0b838"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_RXCLKSRC_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga909eb6756bf3ab4a31eab561b6a0b838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94340dec38f4e06cd9eb494f7612249e"><td class="memItemLeft" align="right" valign="top"><a id="ga94340dec38f4e06cd9eb494f7612249e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_RXCLKSRC_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga94340dec38f4e06cd9eb494f7612249e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab565195de2ba50e8e5ddceb2e5eb6dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gab565195de2ba50e8e5ddceb2e5eb6dae">FLEXSPI_MCR0_RXCLKSRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_RXCLKSRC_SHIFT)) &amp; FLEXSPI_MCR0_RXCLKSRC_MASK)</td></tr>
<tr class="separator:gab565195de2ba50e8e5ddceb2e5eb6dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30387b03baae63054bc8a5a235d2777a"><td class="memItemLeft" align="right" valign="top"><a id="ga30387b03baae63054bc8a5a235d2777a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_ARDFEN_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga30387b03baae63054bc8a5a235d2777a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ee4fb90f560e4035ec1ce82505550c"><td class="memItemLeft" align="right" valign="top"><a id="gad9ee4fb90f560e4035ec1ce82505550c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_ARDFEN_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad9ee4fb90f560e4035ec1ce82505550c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ce0e3b8d6b282071cb7c606a9a17ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaf3ce0e3b8d6b282071cb7c606a9a17ec">FLEXSPI_MCR0_ARDFEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_ARDFEN_SHIFT)) &amp; FLEXSPI_MCR0_ARDFEN_MASK)</td></tr>
<tr class="separator:gaf3ce0e3b8d6b282071cb7c606a9a17ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159de5f29754368e904d3d274599011f"><td class="memItemLeft" align="right" valign="top"><a id="ga159de5f29754368e904d3d274599011f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_ATDFEN_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga159de5f29754368e904d3d274599011f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29d564ff8fb6105916e2a6603b4b707"><td class="memItemLeft" align="right" valign="top"><a id="gac29d564ff8fb6105916e2a6603b4b707"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_ATDFEN_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gac29d564ff8fb6105916e2a6603b4b707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c6ab93f8c3bff34ac0165157ff27816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga4c6ab93f8c3bff34ac0165157ff27816">FLEXSPI_MCR0_ATDFEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_ATDFEN_SHIFT)) &amp; FLEXSPI_MCR0_ATDFEN_MASK)</td></tr>
<tr class="separator:ga4c6ab93f8c3bff34ac0165157ff27816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf377cda00239a99df8165fa1141312e"><td class="memItemLeft" align="right" valign="top"><a id="gabf377cda00239a99df8165fa1141312e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_SERCLKDIV_MASK</b>&#160;&#160;&#160;(0x700U)</td></tr>
<tr class="separator:gabf377cda00239a99df8165fa1141312e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59864098bc856d6e0313fbb5d6c208d"><td class="memItemLeft" align="right" valign="top"><a id="gad59864098bc856d6e0313fbb5d6c208d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_SERCLKDIV_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad59864098bc856d6e0313fbb5d6c208d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fe8f9865448ed5c2b5d4072a07315f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga85fe8f9865448ed5c2b5d4072a07315f">FLEXSPI_MCR0_SERCLKDIV</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_SERCLKDIV_SHIFT)) &amp; FLEXSPI_MCR0_SERCLKDIV_MASK)</td></tr>
<tr class="separator:ga85fe8f9865448ed5c2b5d4072a07315f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1242a17332aa3bf872e1ab3f4d92cdc8"><td class="memItemLeft" align="right" valign="top"><a id="ga1242a17332aa3bf872e1ab3f4d92cdc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_HSEN_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga1242a17332aa3bf872e1ab3f4d92cdc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ffd374de9dbd35a12b1a218f181a76"><td class="memItemLeft" align="right" valign="top"><a id="gae1ffd374de9dbd35a12b1a218f181a76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_HSEN_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gae1ffd374de9dbd35a12b1a218f181a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc50b2dbc3f32cd2dddc1d100f765b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gadc50b2dbc3f32cd2dddc1d100f765b9e">FLEXSPI_MCR0_HSEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_HSEN_SHIFT)) &amp; FLEXSPI_MCR0_HSEN_MASK)</td></tr>
<tr class="separator:gadc50b2dbc3f32cd2dddc1d100f765b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47499658c1503ca737468c65adea9015"><td class="memItemLeft" align="right" valign="top"><a id="ga47499658c1503ca737468c65adea9015"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_DOZEEN_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga47499658c1503ca737468c65adea9015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38008847289526a838a905003f58646a"><td class="memItemLeft" align="right" valign="top"><a id="ga38008847289526a838a905003f58646a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_DOZEEN_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga38008847289526a838a905003f58646a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa510bec64720ad647d99cd81edc1a05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaa510bec64720ad647d99cd81edc1a05a">FLEXSPI_MCR0_DOZEEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_DOZEEN_SHIFT)) &amp; FLEXSPI_MCR0_DOZEEN_MASK)</td></tr>
<tr class="separator:gaa510bec64720ad647d99cd81edc1a05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b2f468f793109f419e1781066a4ef7"><td class="memItemLeft" align="right" valign="top"><a id="ga04b2f468f793109f419e1781066a4ef7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_COMBINATIONEN_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga04b2f468f793109f419e1781066a4ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57db200d72a68e8ce385e65f0042288e"><td class="memItemLeft" align="right" valign="top"><a id="ga57db200d72a68e8ce385e65f0042288e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_COMBINATIONEN_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga57db200d72a68e8ce385e65f0042288e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e58119a0cce95900fc2226527b64b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga9e58119a0cce95900fc2226527b64b18">FLEXSPI_MCR0_COMBINATIONEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_COMBINATIONEN_SHIFT)) &amp; FLEXSPI_MCR0_COMBINATIONEN_MASK)</td></tr>
<tr class="separator:ga9e58119a0cce95900fc2226527b64b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c181e1fa171aef026aad89d31416b86"><td class="memItemLeft" align="right" valign="top"><a id="ga2c181e1fa171aef026aad89d31416b86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_SCKFREERUNEN_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:ga2c181e1fa171aef026aad89d31416b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7f21af98ec8d3b3f718734484f7c60"><td class="memItemLeft" align="right" valign="top"><a id="ga0b7f21af98ec8d3b3f718734484f7c60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_SCKFREERUNEN_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga0b7f21af98ec8d3b3f718734484f7c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa55860c821c01e330925e4bbf15b0460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaa55860c821c01e330925e4bbf15b0460">FLEXSPI_MCR0_SCKFREERUNEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_SCKFREERUNEN_SHIFT)) &amp; FLEXSPI_MCR0_SCKFREERUNEN_MASK)</td></tr>
<tr class="separator:gaa55860c821c01e330925e4bbf15b0460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d6e5cc2926fb90f1fd682254e9716e"><td class="memItemLeft" align="right" valign="top"><a id="ga25d6e5cc2926fb90f1fd682254e9716e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_IPGRANTWAIT_MASK</b>&#160;&#160;&#160;(0xFF0000U)</td></tr>
<tr class="separator:ga25d6e5cc2926fb90f1fd682254e9716e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a2ec5d51449fecf5ac6894441c1bf7a"><td class="memItemLeft" align="right" valign="top"><a id="ga7a2ec5d51449fecf5ac6894441c1bf7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_IPGRANTWAIT_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga7a2ec5d51449fecf5ac6894441c1bf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d10a849658aa4edcb3f2b6647eb1ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga51d10a849658aa4edcb3f2b6647eb1ef">FLEXSPI_MCR0_IPGRANTWAIT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_IPGRANTWAIT_SHIFT)) &amp; FLEXSPI_MCR0_IPGRANTWAIT_MASK)</td></tr>
<tr class="separator:ga51d10a849658aa4edcb3f2b6647eb1ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e5ce053157a52026b895b241880ad2"><td class="memItemLeft" align="right" valign="top"><a id="ga61e5ce053157a52026b895b241880ad2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_AHBGRANTWAIT_MASK</b>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:ga61e5ce053157a52026b895b241880ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebc41fcebfd170c749a783466cd2d0b"><td class="memItemLeft" align="right" valign="top"><a id="ga1ebc41fcebfd170c749a783466cd2d0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR0_AHBGRANTWAIT_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga1ebc41fcebfd170c749a783466cd2d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dda6b9ff6670c3da2ef9d8d8f543083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga5dda6b9ff6670c3da2ef9d8d8f543083">FLEXSPI_MCR0_AHBGRANTWAIT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_AHBGRANTWAIT_SHIFT)) &amp; FLEXSPI_MCR0_AHBGRANTWAIT_MASK)</td></tr>
<tr class="separator:ga5dda6b9ff6670c3da2ef9d8d8f543083"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MCR1 - Module Control Register 1</h2></td></tr>
<tr class="memitem:ga616e2e27d7dc5a478b4970092b9a36df"><td class="memItemLeft" align="right" valign="top"><a id="ga616e2e27d7dc5a478b4970092b9a36df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR1_AHBBUSWAIT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga616e2e27d7dc5a478b4970092b9a36df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a8504065a423ed09d9a1a75465fdac"><td class="memItemLeft" align="right" valign="top"><a id="ga95a8504065a423ed09d9a1a75465fdac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR1_AHBBUSWAIT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga95a8504065a423ed09d9a1a75465fdac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1138c638e9bcc05d13018a94266a8201"><td class="memItemLeft" align="right" valign="top"><a id="ga1138c638e9bcc05d13018a94266a8201"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR1_AHBBUSWAIT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR1_AHBBUSWAIT_SHIFT)) &amp; FLEXSPI_MCR1_AHBBUSWAIT_MASK)</td></tr>
<tr class="separator:ga1138c638e9bcc05d13018a94266a8201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44d74c57193666eee702d79b341851dc"><td class="memItemLeft" align="right" valign="top"><a id="ga44d74c57193666eee702d79b341851dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR1_SEQWAIT_MASK</b>&#160;&#160;&#160;(0xFFFF0000U)</td></tr>
<tr class="separator:ga44d74c57193666eee702d79b341851dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f74ed5b89d5610d3c5c05f80afae787"><td class="memItemLeft" align="right" valign="top"><a id="ga0f74ed5b89d5610d3c5c05f80afae787"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR1_SEQWAIT_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0f74ed5b89d5610d3c5c05f80afae787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00da3dcb937c5878d737e744520c82f"><td class="memItemLeft" align="right" valign="top"><a id="gae00da3dcb937c5878d737e744520c82f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR1_SEQWAIT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR1_SEQWAIT_SHIFT)) &amp; FLEXSPI_MCR1_SEQWAIT_MASK)</td></tr>
<tr class="separator:gae00da3dcb937c5878d737e744520c82f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MCR2 - Module Control Register 2</h2></td></tr>
<tr class="memitem:gaa020a7707a510d6fd09f823c3f1342fa"><td class="memItemLeft" align="right" valign="top"><a id="gaa020a7707a510d6fd09f823c3f1342fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR2_CLRAHBBUFOPT_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:gaa020a7707a510d6fd09f823c3f1342fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89b5c7bb38c81df1f1f6901b5915781"><td class="memItemLeft" align="right" valign="top"><a id="gac89b5c7bb38c81df1f1f6901b5915781"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR2_CLRAHBBUFOPT_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gac89b5c7bb38c81df1f1f6901b5915781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga604edf231dd00ae7df43f716811915b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga604edf231dd00ae7df43f716811915b0">FLEXSPI_MCR2_CLRAHBBUFOPT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR2_CLRAHBBUFOPT_SHIFT)) &amp; FLEXSPI_MCR2_CLRAHBBUFOPT_MASK)</td></tr>
<tr class="separator:ga604edf231dd00ae7df43f716811915b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5acd4962824d611e594fa5a817f95cf6"><td class="memItemLeft" align="right" valign="top"><a id="ga5acd4962824d611e594fa5a817f95cf6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR2_CLRLEARNPHASE_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:ga5acd4962824d611e594fa5a817f95cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b553aaa93d8f73474a5b75ebf7d651f"><td class="memItemLeft" align="right" valign="top"><a id="ga0b553aaa93d8f73474a5b75ebf7d651f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR2_CLRLEARNPHASE_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga0b553aaa93d8f73474a5b75ebf7d651f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga298b45a5ee20af50d232d002a3afc82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga298b45a5ee20af50d232d002a3afc82d">FLEXSPI_MCR2_CLRLEARNPHASE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR2_CLRLEARNPHASE_SHIFT)) &amp; FLEXSPI_MCR2_CLRLEARNPHASE_MASK)</td></tr>
<tr class="separator:ga298b45a5ee20af50d232d002a3afc82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08e2ab7816bfe10461bf71256b18a7f"><td class="memItemLeft" align="right" valign="top"><a id="gac08e2ab7816bfe10461bf71256b18a7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR2_SAMEDEVICEEN_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:gac08e2ab7816bfe10461bf71256b18a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a449404b6bc9f578873f4f0f8eb2b99"><td class="memItemLeft" align="right" valign="top"><a id="ga2a449404b6bc9f578873f4f0f8eb2b99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR2_SAMEDEVICEEN_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga2a449404b6bc9f578873f4f0f8eb2b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f27527870b37f476847473a77f2ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga27f27527870b37f476847473a77f2ee9">FLEXSPI_MCR2_SAMEDEVICEEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR2_SAMEDEVICEEN_SHIFT)) &amp; FLEXSPI_MCR2_SAMEDEVICEEN_MASK)</td></tr>
<tr class="separator:ga27f27527870b37f476847473a77f2ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421a7dd50a6598f797f18a4831ae0edc"><td class="memItemLeft" align="right" valign="top"><a id="ga421a7dd50a6598f797f18a4831ae0edc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR2_SCKBDIFFOPT_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga421a7dd50a6598f797f18a4831ae0edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e2623f46a829fb6dfcb49dad469bcc"><td class="memItemLeft" align="right" valign="top"><a id="ga86e2623f46a829fb6dfcb49dad469bcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR2_SCKBDIFFOPT_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga86e2623f46a829fb6dfcb49dad469bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d06d04860adbf02de06664737dc246c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga8d06d04860adbf02de06664737dc246c">FLEXSPI_MCR2_SCKBDIFFOPT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR2_SCKBDIFFOPT_SHIFT)) &amp; FLEXSPI_MCR2_SCKBDIFFOPT_MASK)</td></tr>
<tr class="separator:ga8d06d04860adbf02de06664737dc246c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7823f1f698c0670e88861e754504534a"><td class="memItemLeft" align="right" valign="top"><a id="ga7823f1f698c0670e88861e754504534a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR2_RESUMEWAIT_MASK</b>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:ga7823f1f698c0670e88861e754504534a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a7ef06fb65740b78a68dea6dfe94b9b"><td class="memItemLeft" align="right" valign="top"><a id="ga4a7ef06fb65740b78a68dea6dfe94b9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_MCR2_RESUMEWAIT_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga4a7ef06fb65740b78a68dea6dfe94b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae186b20245c48f8d008a701298563ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaae186b20245c48f8d008a701298563ac">FLEXSPI_MCR2_RESUMEWAIT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR2_RESUMEWAIT_SHIFT)) &amp; FLEXSPI_MCR2_RESUMEWAIT_MASK)</td></tr>
<tr class="separator:gaae186b20245c48f8d008a701298563ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">AHBCR - AHB Bus Control Register</h2></td></tr>
<tr class="memitem:ga267da1f9c14cadfc6ae98c994331f320"><td class="memItemLeft" align="right" valign="top"><a id="ga267da1f9c14cadfc6ae98c994331f320"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBCR_APAREN_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga267da1f9c14cadfc6ae98c994331f320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga925a4307c8ef48cd2fb97b1296e3b2a6"><td class="memItemLeft" align="right" valign="top"><a id="ga925a4307c8ef48cd2fb97b1296e3b2a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBCR_APAREN_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga925a4307c8ef48cd2fb97b1296e3b2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2240f916ea442163f012b371f342920f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga2240f916ea442163f012b371f342920f">FLEXSPI_AHBCR_APAREN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBCR_APAREN_SHIFT)) &amp; FLEXSPI_AHBCR_APAREN_MASK)</td></tr>
<tr class="separator:ga2240f916ea442163f012b371f342920f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad981d043224f4ebcbe929931e703446b"><td class="memItemLeft" align="right" valign="top"><a id="gad981d043224f4ebcbe929931e703446b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBCR_CACHABLEEN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gad981d043224f4ebcbe929931e703446b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59072b2c737649da375bf3e0a6493bb"><td class="memItemLeft" align="right" valign="top"><a id="gac59072b2c737649da375bf3e0a6493bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBCR_CACHABLEEN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac59072b2c737649da375bf3e0a6493bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91c2ea1b298ad02dbf1d2f061e0d893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gac91c2ea1b298ad02dbf1d2f061e0d893">FLEXSPI_AHBCR_CACHABLEEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBCR_CACHABLEEN_SHIFT)) &amp; FLEXSPI_AHBCR_CACHABLEEN_MASK)</td></tr>
<tr class="separator:gac91c2ea1b298ad02dbf1d2f061e0d893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd270103e0d62e038dad98406d4406f"><td class="memItemLeft" align="right" valign="top"><a id="ga5fd270103e0d62e038dad98406d4406f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBCR_BUFFERABLEEN_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga5fd270103e0d62e038dad98406d4406f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e7639b940e1bcce15568ef344fb0fb"><td class="memItemLeft" align="right" valign="top"><a id="gaf1e7639b940e1bcce15568ef344fb0fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBCR_BUFFERABLEEN_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf1e7639b940e1bcce15568ef344fb0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66704088b0e7c9bbc7692b4ba03e10e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga66704088b0e7c9bbc7692b4ba03e10e8">FLEXSPI_AHBCR_BUFFERABLEEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBCR_BUFFERABLEEN_SHIFT)) &amp; FLEXSPI_AHBCR_BUFFERABLEEN_MASK)</td></tr>
<tr class="separator:ga66704088b0e7c9bbc7692b4ba03e10e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3904500c72bbbeaf6924bfc5c1124dbc"><td class="memItemLeft" align="right" valign="top"><a id="ga3904500c72bbbeaf6924bfc5c1124dbc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBCR_PREFETCHEN_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga3904500c72bbbeaf6924bfc5c1124dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb818a9d9b9f250016123538e1ee9b6"><td class="memItemLeft" align="right" valign="top"><a id="ga4fb818a9d9b9f250016123538e1ee9b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBCR_PREFETCHEN_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga4fb818a9d9b9f250016123538e1ee9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cc6d2cc1ccfd9c82ad1acaf82bfad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga17cc6d2cc1ccfd9c82ad1acaf82bfad1">FLEXSPI_AHBCR_PREFETCHEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBCR_PREFETCHEN_SHIFT)) &amp; FLEXSPI_AHBCR_PREFETCHEN_MASK)</td></tr>
<tr class="separator:ga17cc6d2cc1ccfd9c82ad1acaf82bfad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf76bb2c23cdde929af300ead7d21c5c"><td class="memItemLeft" align="right" valign="top"><a id="gabf76bb2c23cdde929af300ead7d21c5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBCR_READADDROPT_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gabf76bb2c23cdde929af300ead7d21c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b9ca74f4432f08fbc7f72ee321fb3f"><td class="memItemLeft" align="right" valign="top"><a id="ga23b9ca74f4432f08fbc7f72ee321fb3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBCR_READADDROPT_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga23b9ca74f4432f08fbc7f72ee321fb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78600f553f1ca983bec24ab0a0e3422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gae78600f553f1ca983bec24ab0a0e3422">FLEXSPI_AHBCR_READADDROPT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBCR_READADDROPT_SHIFT)) &amp; FLEXSPI_AHBCR_READADDROPT_MASK)</td></tr>
<tr class="separator:gae78600f553f1ca983bec24ab0a0e3422"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">INTEN - Interrupt Enable Register</h2></td></tr>
<tr class="memitem:ga855cf71269e68f23aa6d4274f43027e9"><td class="memItemLeft" align="right" valign="top"><a id="ga855cf71269e68f23aa6d4274f43027e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_IPCMDDONEEN_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga855cf71269e68f23aa6d4274f43027e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91cf21b20d1f1a8d4b565dd70e9d9cf4"><td class="memItemLeft" align="right" valign="top"><a id="ga91cf21b20d1f1a8d4b565dd70e9d9cf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_IPCMDDONEEN_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga91cf21b20d1f1a8d4b565dd70e9d9cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87a198ff82233792961713649adde333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga87a198ff82233792961713649adde333">FLEXSPI_INTEN_IPCMDDONEEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_IPCMDDONEEN_SHIFT)) &amp; FLEXSPI_INTEN_IPCMDDONEEN_MASK)</td></tr>
<tr class="separator:ga87a198ff82233792961713649adde333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5adc9c0ece4edfc090e2581d2b55e84a"><td class="memItemLeft" align="right" valign="top"><a id="ga5adc9c0ece4edfc090e2581d2b55e84a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_IPCMDGEEN_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga5adc9c0ece4edfc090e2581d2b55e84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe18156008d6e457089d8b0ae2651de3"><td class="memItemLeft" align="right" valign="top"><a id="gabe18156008d6e457089d8b0ae2651de3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_IPCMDGEEN_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabe18156008d6e457089d8b0ae2651de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99146719383aaf21015dc4c04cf4c426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga99146719383aaf21015dc4c04cf4c426">FLEXSPI_INTEN_IPCMDGEEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_IPCMDGEEN_SHIFT)) &amp; FLEXSPI_INTEN_IPCMDGEEN_MASK)</td></tr>
<tr class="separator:ga99146719383aaf21015dc4c04cf4c426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabe2eba52e1f5a474328e3c5bf933dea"><td class="memItemLeft" align="right" valign="top"><a id="gaabe2eba52e1f5a474328e3c5bf933dea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_AHBCMDGEEN_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gaabe2eba52e1f5a474328e3c5bf933dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25e5d47cb398bf5ada37cdfeef0c5086"><td class="memItemLeft" align="right" valign="top"><a id="ga25e5d47cb398bf5ada37cdfeef0c5086"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_AHBCMDGEEN_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga25e5d47cb398bf5ada37cdfeef0c5086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa928fd9ffaaba4d5fc6d303327e9eedc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaa928fd9ffaaba4d5fc6d303327e9eedc">FLEXSPI_INTEN_AHBCMDGEEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_AHBCMDGEEN_SHIFT)) &amp; FLEXSPI_INTEN_AHBCMDGEEN_MASK)</td></tr>
<tr class="separator:gaa928fd9ffaaba4d5fc6d303327e9eedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742d2fc05aaf4076226e11426ff9adcb"><td class="memItemLeft" align="right" valign="top"><a id="ga742d2fc05aaf4076226e11426ff9adcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_IPCMDERREN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga742d2fc05aaf4076226e11426ff9adcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1bd879912991bbbd5a977c823425a1a"><td class="memItemLeft" align="right" valign="top"><a id="gac1bd879912991bbbd5a977c823425a1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_IPCMDERREN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac1bd879912991bbbd5a977c823425a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2972c68b4670dbc56b20428de91fcbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gac2972c68b4670dbc56b20428de91fcbb">FLEXSPI_INTEN_IPCMDERREN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_IPCMDERREN_SHIFT)) &amp; FLEXSPI_INTEN_IPCMDERREN_MASK)</td></tr>
<tr class="separator:gac2972c68b4670dbc56b20428de91fcbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78ca41441c09e0f72908a18900edcdf"><td class="memItemLeft" align="right" valign="top"><a id="gae78ca41441c09e0f72908a18900edcdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_AHBCMDERREN_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gae78ca41441c09e0f72908a18900edcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9b2fc1f181783b585428506e2f00a6"><td class="memItemLeft" align="right" valign="top"><a id="gaec9b2fc1f181783b585428506e2f00a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_AHBCMDERREN_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaec9b2fc1f181783b585428506e2f00a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b934aec9a6f80c408f12c988b65153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga57b934aec9a6f80c408f12c988b65153">FLEXSPI_INTEN_AHBCMDERREN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_AHBCMDERREN_SHIFT)) &amp; FLEXSPI_INTEN_AHBCMDERREN_MASK)</td></tr>
<tr class="separator:ga57b934aec9a6f80c408f12c988b65153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42fc4847cde99900adf639d78ccf981e"><td class="memItemLeft" align="right" valign="top"><a id="ga42fc4847cde99900adf639d78ccf981e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_IPRXWAEN_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga42fc4847cde99900adf639d78ccf981e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a91e4ad29dd6f93a5995e6f233bd98"><td class="memItemLeft" align="right" valign="top"><a id="gae6a91e4ad29dd6f93a5995e6f233bd98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_IPRXWAEN_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae6a91e4ad29dd6f93a5995e6f233bd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9e8df9a38028be53d8da97616c98ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gafb9e8df9a38028be53d8da97616c98ad">FLEXSPI_INTEN_IPRXWAEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_IPRXWAEN_SHIFT)) &amp; FLEXSPI_INTEN_IPRXWAEN_MASK)</td></tr>
<tr class="separator:gafb9e8df9a38028be53d8da97616c98ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5605fcad08bad2c66d3c7385653f7f"><td class="memItemLeft" align="right" valign="top"><a id="ga9b5605fcad08bad2c66d3c7385653f7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_IPTXWEEN_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga9b5605fcad08bad2c66d3c7385653f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8351d66c479ecd7cc3209872de77ac6"><td class="memItemLeft" align="right" valign="top"><a id="gae8351d66c479ecd7cc3209872de77ac6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_IPTXWEEN_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gae8351d66c479ecd7cc3209872de77ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926bffda0a149b9a4d9d76a8fb7c020b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga926bffda0a149b9a4d9d76a8fb7c020b">FLEXSPI_INTEN_IPTXWEEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_IPTXWEEN_SHIFT)) &amp; FLEXSPI_INTEN_IPTXWEEN_MASK)</td></tr>
<tr class="separator:ga926bffda0a149b9a4d9d76a8fb7c020b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a58053114c4d380295b0f7b69d4323"><td class="memItemLeft" align="right" valign="top"><a id="ga37a58053114c4d380295b0f7b69d4323"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_SCKSTOPBYRDEN_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga37a58053114c4d380295b0f7b69d4323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbf82d18117866f89583b5df264fee6"><td class="memItemLeft" align="right" valign="top"><a id="ga8fbf82d18117866f89583b5df264fee6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_SCKSTOPBYRDEN_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8fbf82d18117866f89583b5df264fee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0c17774db830e692757937faadaafd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga3d0c17774db830e692757937faadaafd">FLEXSPI_INTEN_SCKSTOPBYRDEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_SCKSTOPBYRDEN_SHIFT)) &amp; FLEXSPI_INTEN_SCKSTOPBYRDEN_MASK)</td></tr>
<tr class="separator:ga3d0c17774db830e692757937faadaafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3306e6a7466a227b9235b202c7345e3"><td class="memItemLeft" align="right" valign="top"><a id="gac3306e6a7466a227b9235b202c7345e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_SCKSTOPBYWREN_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:gac3306e6a7466a227b9235b202c7345e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3e215a17741146be14d6d5a70ba0e1"><td class="memItemLeft" align="right" valign="top"><a id="gaae3e215a17741146be14d6d5a70ba0e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_SCKSTOPBYWREN_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaae3e215a17741146be14d6d5a70ba0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781415b07a63b43ae999ab1f954d6bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga781415b07a63b43ae999ab1f954d6bf6">FLEXSPI_INTEN_SCKSTOPBYWREN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_SCKSTOPBYWREN_SHIFT)) &amp; FLEXSPI_INTEN_SCKSTOPBYWREN_MASK)</td></tr>
<tr class="separator:ga781415b07a63b43ae999ab1f954d6bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9be7537f77d521f7497abc59a8fafc"><td class="memItemLeft" align="right" valign="top"><a id="gabe9be7537f77d521f7497abc59a8fafc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_AHBBUSTIMEOUTEN_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:gabe9be7537f77d521f7497abc59a8fafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef34e212ce5436a6c1be2b7054dc215"><td class="memItemLeft" align="right" valign="top"><a id="gaaef34e212ce5436a6c1be2b7054dc215"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_AHBBUSTIMEOUTEN_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaaef34e212ce5436a6c1be2b7054dc215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e72329a8c26756de4166e432bcbfe3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga0e72329a8c26756de4166e432bcbfe3c">FLEXSPI_INTEN_AHBBUSTIMEOUTEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_AHBBUSTIMEOUTEN_SHIFT)) &amp; FLEXSPI_INTEN_AHBBUSTIMEOUTEN_MASK)</td></tr>
<tr class="separator:ga0e72329a8c26756de4166e432bcbfe3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b92c21d87545c0e7289ad3d4892bb61"><td class="memItemLeft" align="right" valign="top"><a id="ga7b92c21d87545c0e7289ad3d4892bb61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_SEQTIMEOUTEN_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga7b92c21d87545c0e7289ad3d4892bb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00fcaeb9148bbbdf3e59783d8d92b0f"><td class="memItemLeft" align="right" valign="top"><a id="gad00fcaeb9148bbbdf3e59783d8d92b0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTEN_SEQTIMEOUTEN_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gad00fcaeb9148bbbdf3e59783d8d92b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa813acd249888e620dcd6ae3d2b811f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaaa813acd249888e620dcd6ae3d2b811f">FLEXSPI_INTEN_SEQTIMEOUTEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_SEQTIMEOUTEN_SHIFT)) &amp; FLEXSPI_INTEN_SEQTIMEOUTEN_MASK)</td></tr>
<tr class="separator:gaaa813acd249888e620dcd6ae3d2b811f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f100123beb49165b0e1061b43c57f80"><td class="memItemLeft" align="right" valign="top"><a id="ga5f100123beb49165b0e1061b43c57f80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_CMPIE_MASK</b>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:ga5f100123beb49165b0e1061b43c57f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd94ba333bffb2f8521c180313c1308"><td class="memItemLeft" align="right" valign="top"><a id="gaecd94ba333bffb2f8521c180313c1308"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_CMPIE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaecd94ba333bffb2f8521c180313c1308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ae6f4422858ed263df67b4524e34f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga55ae6f4422858ed263df67b4524e34f4">PWM_INTEN_CMPIE</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_CMPIE_SHIFT)) &amp; PWM_INTEN_CMPIE_MASK)</td></tr>
<tr class="separator:ga55ae6f4422858ed263df67b4524e34f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085301d03e0306a199ba405a1cc27fd3"><td class="memItemLeft" align="right" valign="top"><a id="ga085301d03e0306a199ba405a1cc27fd3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_CX0IE_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga085301d03e0306a199ba405a1cc27fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac480ecc0eab0f53d66d7b3f30fb5c2dc"><td class="memItemLeft" align="right" valign="top"><a id="gac480ecc0eab0f53d66d7b3f30fb5c2dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_CX0IE_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac480ecc0eab0f53d66d7b3f30fb5c2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab719c6437646c24b01867a7f73d77bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gab719c6437646c24b01867a7f73d77bc5">PWM_INTEN_CX0IE</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_CX0IE_SHIFT)) &amp; PWM_INTEN_CX0IE_MASK)</td></tr>
<tr class="separator:gab719c6437646c24b01867a7f73d77bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1060d910de581f3c773409dd963ce2"><td class="memItemLeft" align="right" valign="top"><a id="ga1e1060d910de581f3c773409dd963ce2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_CX1IE_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga1e1060d910de581f3c773409dd963ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab74d58920e86c23038041bb6fb9fc7bb"><td class="memItemLeft" align="right" valign="top"><a id="gab74d58920e86c23038041bb6fb9fc7bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_CX1IE_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab74d58920e86c23038041bb6fb9fc7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eebcdd4ff02e4f85cbfa74dfc2f7dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga6eebcdd4ff02e4f85cbfa74dfc2f7dc4">PWM_INTEN_CX1IE</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_CX1IE_SHIFT)) &amp; PWM_INTEN_CX1IE_MASK)</td></tr>
<tr class="separator:ga6eebcdd4ff02e4f85cbfa74dfc2f7dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga534a1928f889c6e89566a8f3ed4c8403"><td class="memItemLeft" align="right" valign="top"><a id="ga534a1928f889c6e89566a8f3ed4c8403"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_CB0IE_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga534a1928f889c6e89566a8f3ed4c8403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb04793d244c5f83d481e63444ec896f"><td class="memItemLeft" align="right" valign="top"><a id="gadb04793d244c5f83d481e63444ec896f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_CB0IE_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadb04793d244c5f83d481e63444ec896f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841c857ddc8d9917a873ab36df733aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga841c857ddc8d9917a873ab36df733aad">PWM_INTEN_CB0IE</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_CB0IE_SHIFT)) &amp; PWM_INTEN_CB0IE_MASK)</td></tr>
<tr class="separator:ga841c857ddc8d9917a873ab36df733aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53cef7aabd53a9c88598345d93c55b60"><td class="memItemLeft" align="right" valign="top"><a id="ga53cef7aabd53a9c88598345d93c55b60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_CB1IE_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga53cef7aabd53a9c88598345d93c55b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c070ca1b042ade624f531ea9b80764"><td class="memItemLeft" align="right" valign="top"><a id="ga22c070ca1b042ade624f531ea9b80764"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_CB1IE_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga22c070ca1b042ade624f531ea9b80764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc802ea1b147c539c168a995aec1acef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gabc802ea1b147c539c168a995aec1acef">PWM_INTEN_CB1IE</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_CB1IE_SHIFT)) &amp; PWM_INTEN_CB1IE_MASK)</td></tr>
<tr class="separator:gabc802ea1b147c539c168a995aec1acef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c28898ef0302a9dee36ae769db79108"><td class="memItemLeft" align="right" valign="top"><a id="ga8c28898ef0302a9dee36ae769db79108"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_CA0IE_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ga8c28898ef0302a9dee36ae769db79108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08fe8480f6928be7158351440c0bf6e6"><td class="memItemLeft" align="right" valign="top"><a id="ga08fe8480f6928be7158351440c0bf6e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_CA0IE_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga08fe8480f6928be7158351440c0bf6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d58f54046a7a0e4a46459e41613e92c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga2d58f54046a7a0e4a46459e41613e92c">PWM_INTEN_CA0IE</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_CA0IE_SHIFT)) &amp; PWM_INTEN_CA0IE_MASK)</td></tr>
<tr class="separator:ga2d58f54046a7a0e4a46459e41613e92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722ea01606ec374af37ec09782272000"><td class="memItemLeft" align="right" valign="top"><a id="ga722ea01606ec374af37ec09782272000"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_CA1IE_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga722ea01606ec374af37ec09782272000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4fd1e705856f993473ef12546d10c24"><td class="memItemLeft" align="right" valign="top"><a id="gac4fd1e705856f993473ef12546d10c24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_CA1IE_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gac4fd1e705856f993473ef12546d10c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83156ab8fed07dfbeec05579c0d9511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gab83156ab8fed07dfbeec05579c0d9511">PWM_INTEN_CA1IE</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_CA1IE_SHIFT)) &amp; PWM_INTEN_CA1IE_MASK)</td></tr>
<tr class="separator:gab83156ab8fed07dfbeec05579c0d9511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b46c518be8448e6feb381e1af7402dc"><td class="memItemLeft" align="right" valign="top"><a id="ga7b46c518be8448e6feb381e1af7402dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_RIE_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga7b46c518be8448e6feb381e1af7402dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef6d83cee1aefc3d8a2be50031b5040"><td class="memItemLeft" align="right" valign="top"><a id="gacef6d83cee1aefc3d8a2be50031b5040"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_RIE_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gacef6d83cee1aefc3d8a2be50031b5040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784c9099b0eef9e3923727a80ef24f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga784c9099b0eef9e3923727a80ef24f48">PWM_INTEN_RIE</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_RIE_SHIFT)) &amp; PWM_INTEN_RIE_MASK)</td></tr>
<tr class="separator:ga784c9099b0eef9e3923727a80ef24f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d65555eb00bb6ce2b21ad70557f1dfb"><td class="memItemLeft" align="right" valign="top"><a id="ga8d65555eb00bb6ce2b21ad70557f1dfb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_REIE_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga8d65555eb00bb6ce2b21ad70557f1dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8245638dcf0d2cd6c0bc53c8cf561f"><td class="memItemLeft" align="right" valign="top"><a id="gaab8245638dcf0d2cd6c0bc53c8cf561f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_INTEN_REIE_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaab8245638dcf0d2cd6c0bc53c8cf561f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99658d3fee5cc16a9a3b537917efe87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga99658d3fee5cc16a9a3b537917efe87a">PWM_INTEN_REIE</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_REIE_SHIFT)) &amp; PWM_INTEN_REIE_MASK)</td></tr>
<tr class="separator:ga99658d3fee5cc16a9a3b537917efe87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfa0481696c2b390c7ada51ba9f2845"><td class="memItemLeft" align="right" valign="top"><a id="gadcfa0481696c2b390c7ada51ba9f2845"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_IPCMDDONEEN_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gadcfa0481696c2b390c7ada51ba9f2845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d805ddc72a5072eef5058ac64707c1"><td class="memItemLeft" align="right" valign="top"><a id="ga85d805ddc72a5072eef5058ac64707c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_IPCMDDONEEN_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga85d805ddc72a5072eef5058ac64707c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f843629cbd0576287391dcaca1146c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga42f843629cbd0576287391dcaca1146c">SEMC_INTEN_IPCMDDONEEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_IPCMDDONEEN_SHIFT)) &amp; SEMC_INTEN_IPCMDDONEEN_MASK)</td></tr>
<tr class="separator:ga42f843629cbd0576287391dcaca1146c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9659ed4f6c82ec14653f821d593f034"><td class="memItemLeft" align="right" valign="top"><a id="gaf9659ed4f6c82ec14653f821d593f034"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_IPCMDERREN_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaf9659ed4f6c82ec14653f821d593f034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982016aec6a9e4b17eb8e37c68e16648"><td class="memItemLeft" align="right" valign="top"><a id="ga982016aec6a9e4b17eb8e37c68e16648"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_IPCMDERREN_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga982016aec6a9e4b17eb8e37c68e16648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac561d1149dadca10889e765edbe86b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gac561d1149dadca10889e765edbe86b39">SEMC_INTEN_IPCMDERREN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_IPCMDERREN_SHIFT)) &amp; SEMC_INTEN_IPCMDERREN_MASK)</td></tr>
<tr class="separator:gac561d1149dadca10889e765edbe86b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03a439518d3224ffefca505098c658f"><td class="memItemLeft" align="right" valign="top"><a id="gab03a439518d3224ffefca505098c658f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_AXICMDERREN_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gab03a439518d3224ffefca505098c658f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e786d134a68286335a8fd8f39e4a1fb"><td class="memItemLeft" align="right" valign="top"><a id="ga2e786d134a68286335a8fd8f39e4a1fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_AXICMDERREN_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2e786d134a68286335a8fd8f39e4a1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65759368d22b0a7ab4c9c6ab0da15109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga65759368d22b0a7ab4c9c6ab0da15109">SEMC_INTEN_AXICMDERREN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_AXICMDERREN_SHIFT)) &amp; SEMC_INTEN_AXICMDERREN_MASK)</td></tr>
<tr class="separator:ga65759368d22b0a7ab4c9c6ab0da15109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga432a3c7232b1ca9182438f933f4ee3dc"><td class="memItemLeft" align="right" valign="top"><a id="ga432a3c7232b1ca9182438f933f4ee3dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_AXIBUSERREN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga432a3c7232b1ca9182438f933f4ee3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae151cfcafc3b2181507c8559b09a9300"><td class="memItemLeft" align="right" valign="top"><a id="gae151cfcafc3b2181507c8559b09a9300"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_AXIBUSERREN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae151cfcafc3b2181507c8559b09a9300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b68764a13e627f3f2e48acc2d5b06c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga0b68764a13e627f3f2e48acc2d5b06c6">SEMC_INTEN_AXIBUSERREN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_AXIBUSERREN_SHIFT)) &amp; SEMC_INTEN_AXIBUSERREN_MASK)</td></tr>
<tr class="separator:ga0b68764a13e627f3f2e48acc2d5b06c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf0adf71ff4a97489880df9f23d6f635"><td class="memItemLeft" align="right" valign="top"><a id="gabf0adf71ff4a97489880df9f23d6f635"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_NDPAGEENDEN_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gabf0adf71ff4a97489880df9f23d6f635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b383d07fef68d2df77c1e348c4e742"><td class="memItemLeft" align="right" valign="top"><a id="ga33b383d07fef68d2df77c1e348c4e742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_NDPAGEENDEN_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga33b383d07fef68d2df77c1e348c4e742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa561725677a487ec5f392dc9e1566168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaa561725677a487ec5f392dc9e1566168">SEMC_INTEN_NDPAGEENDEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_NDPAGEENDEN_SHIFT)) &amp; SEMC_INTEN_NDPAGEENDEN_MASK)</td></tr>
<tr class="separator:gaa561725677a487ec5f392dc9e1566168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7af94b34d9ae796ab7208fa7eef4a9"><td class="memItemLeft" align="right" valign="top"><a id="gadd7af94b34d9ae796ab7208fa7eef4a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_NDNOPENDEN_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gadd7af94b34d9ae796ab7208fa7eef4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae263e20b8cf73f6690c1bc4865cf38ef"><td class="memItemLeft" align="right" valign="top"><a id="gae263e20b8cf73f6690c1bc4865cf38ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_NDNOPENDEN_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae263e20b8cf73f6690c1bc4865cf38ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a877d71425fe5ee7a460e1126b8da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaa3a877d71425fe5ee7a460e1126b8da2">SEMC_INTEN_NDNOPENDEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_NDNOPENDEN_SHIFT)) &amp; SEMC_INTEN_NDNOPENDEN_MASK)</td></tr>
<tr class="separator:gaa3a877d71425fe5ee7a460e1126b8da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">INTR - Interrupt Register</h2></td></tr>
<tr class="memitem:ga95cfa8be735a98fc3196292f3dd722e3"><td class="memItemLeft" align="right" valign="top"><a id="ga95cfa8be735a98fc3196292f3dd722e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_IPCMDDONE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga95cfa8be735a98fc3196292f3dd722e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8c04e3a5e92f6116c26910a9594c2a3"><td class="memItemLeft" align="right" valign="top"><a id="gad8c04e3a5e92f6116c26910a9594c2a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_IPCMDDONE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad8c04e3a5e92f6116c26910a9594c2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2311c0988618743fe63c3f5ea53507ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga2311c0988618743fe63c3f5ea53507ca">FLEXSPI_INTR_IPCMDDONE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_IPCMDDONE_SHIFT)) &amp; FLEXSPI_INTR_IPCMDDONE_MASK)</td></tr>
<tr class="separator:ga2311c0988618743fe63c3f5ea53507ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276bb8a77ef1951072afa4daf9ff6694"><td class="memItemLeft" align="right" valign="top"><a id="ga276bb8a77ef1951072afa4daf9ff6694"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_IPCMDGE_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga276bb8a77ef1951072afa4daf9ff6694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346c3c7782f0ffd6524c8c5cc8a68c1e"><td class="memItemLeft" align="right" valign="top"><a id="ga346c3c7782f0ffd6524c8c5cc8a68c1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_IPCMDGE_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga346c3c7782f0ffd6524c8c5cc8a68c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4873e24108a1105fabf5f87b62caff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga3e4873e24108a1105fabf5f87b62caff">FLEXSPI_INTR_IPCMDGE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_IPCMDGE_SHIFT)) &amp; FLEXSPI_INTR_IPCMDGE_MASK)</td></tr>
<tr class="separator:ga3e4873e24108a1105fabf5f87b62caff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59647f82de4f658ab73b9b1ca0cae25d"><td class="memItemLeft" align="right" valign="top"><a id="ga59647f82de4f658ab73b9b1ca0cae25d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_AHBCMDGE_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga59647f82de4f658ab73b9b1ca0cae25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466db1f865ffc547864ca3997d622a60"><td class="memItemLeft" align="right" valign="top"><a id="ga466db1f865ffc547864ca3997d622a60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_AHBCMDGE_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga466db1f865ffc547864ca3997d622a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8ac13e6e9d70819f57b92201aed900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga2d8ac13e6e9d70819f57b92201aed900">FLEXSPI_INTR_AHBCMDGE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_AHBCMDGE_SHIFT)) &amp; FLEXSPI_INTR_AHBCMDGE_MASK)</td></tr>
<tr class="separator:ga2d8ac13e6e9d70819f57b92201aed900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78d14c7a2dbc6e63fb2d798810a8ac8e"><td class="memItemLeft" align="right" valign="top"><a id="ga78d14c7a2dbc6e63fb2d798810a8ac8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_IPCMDERR_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga78d14c7a2dbc6e63fb2d798810a8ac8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9f1d113f90a9f68e1d88d19e4dd8e9"><td class="memItemLeft" align="right" valign="top"><a id="ga6c9f1d113f90a9f68e1d88d19e4dd8e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_IPCMDERR_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga6c9f1d113f90a9f68e1d88d19e4dd8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b82987033ce9257275b80aa09a63f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga99b82987033ce9257275b80aa09a63f5">FLEXSPI_INTR_IPCMDERR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_IPCMDERR_SHIFT)) &amp; FLEXSPI_INTR_IPCMDERR_MASK)</td></tr>
<tr class="separator:ga99b82987033ce9257275b80aa09a63f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32848bfc1833a64c3017f344c4bd3b42"><td class="memItemLeft" align="right" valign="top"><a id="ga32848bfc1833a64c3017f344c4bd3b42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_AHBCMDERR_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga32848bfc1833a64c3017f344c4bd3b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1776a68e11742e6a6240a466e5088fd"><td class="memItemLeft" align="right" valign="top"><a id="gaf1776a68e11742e6a6240a466e5088fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_AHBCMDERR_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf1776a68e11742e6a6240a466e5088fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ccbeeaf0c2777354d9c1739eb597dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga9ccbeeaf0c2777354d9c1739eb597dee">FLEXSPI_INTR_AHBCMDERR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_AHBCMDERR_SHIFT)) &amp; FLEXSPI_INTR_AHBCMDERR_MASK)</td></tr>
<tr class="separator:ga9ccbeeaf0c2777354d9c1739eb597dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf1b886a48116ae8726b4b800572490c"><td class="memItemLeft" align="right" valign="top"><a id="gabf1b886a48116ae8726b4b800572490c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_IPRXWA_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gabf1b886a48116ae8726b4b800572490c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad698b1ee13177b5d22c46a444a013f"><td class="memItemLeft" align="right" valign="top"><a id="ga4ad698b1ee13177b5d22c46a444a013f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_IPRXWA_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga4ad698b1ee13177b5d22c46a444a013f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7080218ffda56f6a7d5effff29c84d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga7080218ffda56f6a7d5effff29c84d9e">FLEXSPI_INTR_IPRXWA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_IPRXWA_SHIFT)) &amp; FLEXSPI_INTR_IPRXWA_MASK)</td></tr>
<tr class="separator:ga7080218ffda56f6a7d5effff29c84d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f485d8af2efeb5e28d4ccac8e2dc57d"><td class="memItemLeft" align="right" valign="top"><a id="ga8f485d8af2efeb5e28d4ccac8e2dc57d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_IPTXWE_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga8f485d8af2efeb5e28d4ccac8e2dc57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80129d9bbfa0f122a94435f1b962db7"><td class="memItemLeft" align="right" valign="top"><a id="gad80129d9bbfa0f122a94435f1b962db7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_IPTXWE_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad80129d9bbfa0f122a94435f1b962db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f5085c1de8c9bef340b5c225af2fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga94f5085c1de8c9bef340b5c225af2fcc">FLEXSPI_INTR_IPTXWE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_IPTXWE_SHIFT)) &amp; FLEXSPI_INTR_IPTXWE_MASK)</td></tr>
<tr class="separator:ga94f5085c1de8c9bef340b5c225af2fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1916a11358e6ee7a0b571358a8e596"><td class="memItemLeft" align="right" valign="top"><a id="ga3f1916a11358e6ee7a0b571358a8e596"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_SCKSTOPBYRD_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga3f1916a11358e6ee7a0b571358a8e596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba3485ab609c4fbf5c6bab7ec381081"><td class="memItemLeft" align="right" valign="top"><a id="ga2ba3485ab609c4fbf5c6bab7ec381081"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_SCKSTOPBYRD_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2ba3485ab609c4fbf5c6bab7ec381081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786290f23ecf8f8f107b7ff0d117b987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga786290f23ecf8f8f107b7ff0d117b987">FLEXSPI_INTR_SCKSTOPBYRD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_SCKSTOPBYRD_SHIFT)) &amp; FLEXSPI_INTR_SCKSTOPBYRD_MASK)</td></tr>
<tr class="separator:ga786290f23ecf8f8f107b7ff0d117b987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae280cfc02d6d1d799a059bc082ea1e63"><td class="memItemLeft" align="right" valign="top"><a id="gae280cfc02d6d1d799a059bc082ea1e63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_SCKSTOPBYWR_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:gae280cfc02d6d1d799a059bc082ea1e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86910637eed23557ada7bcca4862c0f0"><td class="memItemLeft" align="right" valign="top"><a id="ga86910637eed23557ada7bcca4862c0f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_SCKSTOPBYWR_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga86910637eed23557ada7bcca4862c0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5352d4a7a01c45909ed936b100e2a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaa5352d4a7a01c45909ed936b100e2a89">FLEXSPI_INTR_SCKSTOPBYWR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_SCKSTOPBYWR_SHIFT)) &amp; FLEXSPI_INTR_SCKSTOPBYWR_MASK)</td></tr>
<tr class="separator:gaa5352d4a7a01c45909ed936b100e2a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a2757f9f989512b2d35960b306f826"><td class="memItemLeft" align="right" valign="top"><a id="ga69a2757f9f989512b2d35960b306f826"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_AHBBUSTIMEOUT_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ga69a2757f9f989512b2d35960b306f826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0371ddf2c47d4ad5fc139b52dd66cc"><td class="memItemLeft" align="right" valign="top"><a id="ga0a0371ddf2c47d4ad5fc139b52dd66cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_AHBBUSTIMEOUT_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0a0371ddf2c47d4ad5fc139b52dd66cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4ad88a8d5219e430611922f3edb8ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga7c4ad88a8d5219e430611922f3edb8ea">FLEXSPI_INTR_AHBBUSTIMEOUT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_AHBBUSTIMEOUT_SHIFT)) &amp; FLEXSPI_INTR_AHBBUSTIMEOUT_MASK)</td></tr>
<tr class="separator:ga7c4ad88a8d5219e430611922f3edb8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118b2b0538960d97007b5fdded7842a6"><td class="memItemLeft" align="right" valign="top"><a id="ga118b2b0538960d97007b5fdded7842a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_SEQTIMEOUT_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga118b2b0538960d97007b5fdded7842a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f5eafa7589d39c655dea2ce8c21bbd"><td class="memItemLeft" align="right" valign="top"><a id="ga34f5eafa7589d39c655dea2ce8c21bbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_INTR_SEQTIMEOUT_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga34f5eafa7589d39c655dea2ce8c21bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5902ee610e01f4c562068135017da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga7b5902ee610e01f4c562068135017da2">FLEXSPI_INTR_SEQTIMEOUT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_SEQTIMEOUT_SHIFT)) &amp; FLEXSPI_INTR_SEQTIMEOUT_MASK)</td></tr>
<tr class="separator:ga7b5902ee610e01f4c562068135017da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">LUTKEY - LUT Key Register</h2></td></tr>
<tr class="memitem:gaabef15ab9ed62e78aa4469d4dc7ad44b"><td class="memItemLeft" align="right" valign="top"><a id="gaabef15ab9ed62e78aa4469d4dc7ad44b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUTKEY_KEY_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gaabef15ab9ed62e78aa4469d4dc7ad44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e5ed5923d1406967ae2bb0cfd038b7"><td class="memItemLeft" align="right" valign="top"><a id="gae2e5ed5923d1406967ae2bb0cfd038b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUTKEY_KEY_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae2e5ed5923d1406967ae2bb0cfd038b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55177e9e3fe168db019ad1f01804007a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga55177e9e3fe168db019ad1f01804007a">FLEXSPI_LUTKEY_KEY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUTKEY_KEY_SHIFT)) &amp; FLEXSPI_LUTKEY_KEY_MASK)</td></tr>
<tr class="separator:ga55177e9e3fe168db019ad1f01804007a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">LUTCR - LUT Control Register</h2></td></tr>
<tr class="memitem:ga0db331bed07e38272f2d1d8f68b93484"><td class="memItemLeft" align="right" valign="top"><a id="ga0db331bed07e38272f2d1d8f68b93484"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUTCR_LOCK_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga0db331bed07e38272f2d1d8f68b93484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe452496a7da8401db0f6485f5324cc"><td class="memItemLeft" align="right" valign="top"><a id="ga1fe452496a7da8401db0f6485f5324cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUTCR_LOCK_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1fe452496a7da8401db0f6485f5324cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6795d0922e31c360a78ef955696c0a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga6795d0922e31c360a78ef955696c0a19">FLEXSPI_LUTCR_LOCK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUTCR_LOCK_SHIFT)) &amp; FLEXSPI_LUTCR_LOCK_MASK)</td></tr>
<tr class="separator:ga6795d0922e31c360a78ef955696c0a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba2429b3d6210c8dc5cbec0489af85e5"><td class="memItemLeft" align="right" valign="top"><a id="gaba2429b3d6210c8dc5cbec0489af85e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUTCR_UNLOCK_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaba2429b3d6210c8dc5cbec0489af85e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57be85fb7598eb47f5ffa80f34436669"><td class="memItemLeft" align="right" valign="top"><a id="ga57be85fb7598eb47f5ffa80f34436669"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUTCR_UNLOCK_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga57be85fb7598eb47f5ffa80f34436669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ee5c74c5a92f96be1b9dcbcbff6ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gad0ee5c74c5a92f96be1b9dcbcbff6ee3">FLEXSPI_LUTCR_UNLOCK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUTCR_UNLOCK_SHIFT)) &amp; FLEXSPI_LUTCR_UNLOCK_MASK)</td></tr>
<tr class="separator:gad0ee5c74c5a92f96be1b9dcbcbff6ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">AHBRXBUFCR0 - AHB RX Buffer 0 Control Register 0..AHB RX Buffer 3 Control Register 0</h2></td></tr>
<tr class="memitem:ga8163f3536e809fe68c63edf634bb6f63"><td class="memItemLeft" align="right" valign="top"><a id="ga8163f3536e809fe68c63edf634bb6f63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBRXBUFCR0_BUFSZ_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga8163f3536e809fe68c63edf634bb6f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc583d898772fa1136166807911292e"><td class="memItemLeft" align="right" valign="top"><a id="ga3fc583d898772fa1136166807911292e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBRXBUFCR0_BUFSZ_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3fc583d898772fa1136166807911292e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac488a32f38998a994c841fdcbdaed444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gac488a32f38998a994c841fdcbdaed444">FLEXSPI_AHBRXBUFCR0_BUFSZ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBRXBUFCR0_BUFSZ_SHIFT)) &amp; FLEXSPI_AHBRXBUFCR0_BUFSZ_MASK)</td></tr>
<tr class="separator:gac488a32f38998a994c841fdcbdaed444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb4af58fe9964c7b173a873e9b28186"><td class="memItemLeft" align="right" valign="top"><a id="gabeb4af58fe9964c7b173a873e9b28186"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBRXBUFCR0_MSTRID_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:gabeb4af58fe9964c7b173a873e9b28186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf963d07137dec1d1d724065b844bd92b"><td class="memItemLeft" align="right" valign="top"><a id="gaf963d07137dec1d1d724065b844bd92b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBRXBUFCR0_MSTRID_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf963d07137dec1d1d724065b844bd92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad747d6677d8071fd43cb28443bc34ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gad747d6677d8071fd43cb28443bc34ec7">FLEXSPI_AHBRXBUFCR0_MSTRID</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBRXBUFCR0_MSTRID_SHIFT)) &amp; FLEXSPI_AHBRXBUFCR0_MSTRID_MASK)</td></tr>
<tr class="separator:gad747d6677d8071fd43cb28443bc34ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc4aba41479ea87e0a235cffb857830"><td class="memItemLeft" align="right" valign="top"><a id="ga9cc4aba41479ea87e0a235cffb857830"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBRXBUFCR0_PRIORITY_MASK</b>&#160;&#160;&#160;(0x3000000U)</td></tr>
<tr class="separator:ga9cc4aba41479ea87e0a235cffb857830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d863ca76a50b750377afbef997a1008"><td class="memItemLeft" align="right" valign="top"><a id="ga2d863ca76a50b750377afbef997a1008"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBRXBUFCR0_PRIORITY_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga2d863ca76a50b750377afbef997a1008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca30f7337d184d9b44c9e8eeb4c163ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaca30f7337d184d9b44c9e8eeb4c163ac">FLEXSPI_AHBRXBUFCR0_PRIORITY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBRXBUFCR0_PRIORITY_SHIFT)) &amp; FLEXSPI_AHBRXBUFCR0_PRIORITY_MASK)</td></tr>
<tr class="separator:gaca30f7337d184d9b44c9e8eeb4c163ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fe3974ee0b8ac8676e4922034e625f"><td class="memItemLeft" align="right" valign="top"><a id="gad7fe3974ee0b8ac8676e4922034e625f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBRXBUFCR0_PREFETCHEN_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gad7fe3974ee0b8ac8676e4922034e625f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f0b749a5186820154e0d8721348c6de"><td class="memItemLeft" align="right" valign="top"><a id="ga6f0b749a5186820154e0d8721348c6de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBRXBUFCR0_PREFETCHEN_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga6f0b749a5186820154e0d8721348c6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4790fc68cc56019b7bd1a17ad22244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga8e4790fc68cc56019b7bd1a17ad22244">FLEXSPI_AHBRXBUFCR0_PREFETCHEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBRXBUFCR0_PREFETCHEN_SHIFT)) &amp; FLEXSPI_AHBRXBUFCR0_PREFETCHEN_MASK)</td></tr>
<tr class="separator:ga8e4790fc68cc56019b7bd1a17ad22244"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">FLSHCR0 - Flash Control Register 0</h2></td></tr>
<tr class="memitem:gaa076aa261d065e74496b7b2675449441"><td class="memItemLeft" align="right" valign="top"><a id="gaa076aa261d065e74496b7b2675449441"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR0_FLSHSZ_MASK</b>&#160;&#160;&#160;(0x7FFFFFU)</td></tr>
<tr class="separator:gaa076aa261d065e74496b7b2675449441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9be72f69d8e1b43051c2efe0b0d6aec"><td class="memItemLeft" align="right" valign="top"><a id="gab9be72f69d8e1b43051c2efe0b0d6aec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR0_FLSHSZ_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab9be72f69d8e1b43051c2efe0b0d6aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa401bddcb298ef08c3d4d5cac8995a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga2fa401bddcb298ef08c3d4d5cac8995a">FLEXSPI_FLSHCR0_FLSHSZ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR0_FLSHSZ_SHIFT)) &amp; FLEXSPI_FLSHCR0_FLSHSZ_MASK)</td></tr>
<tr class="separator:ga2fa401bddcb298ef08c3d4d5cac8995a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">FLSHCR1 - Flash Control Register 1</h2></td></tr>
<tr class="memitem:ga6d179c7852216d54317dc52ec4aaac7f"><td class="memItemLeft" align="right" valign="top"><a id="ga6d179c7852216d54317dc52ec4aaac7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR1_TCSS_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga6d179c7852216d54317dc52ec4aaac7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2d7b714829e2dc439b79713270a2bb"><td class="memItemLeft" align="right" valign="top"><a id="ga1e2d7b714829e2dc439b79713270a2bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR1_TCSS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1e2d7b714829e2dc439b79713270a2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9002edd6cb8f202394c1d1d6088b4c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga9002edd6cb8f202394c1d1d6088b4c70">FLEXSPI_FLSHCR1_TCSS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR1_TCSS_SHIFT)) &amp; FLEXSPI_FLSHCR1_TCSS_MASK)</td></tr>
<tr class="separator:ga9002edd6cb8f202394c1d1d6088b4c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6995f12403d2df710ab392c0d3f7df6f"><td class="memItemLeft" align="right" valign="top"><a id="ga6995f12403d2df710ab392c0d3f7df6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR1_TCSH_MASK</b>&#160;&#160;&#160;(0x3E0U)</td></tr>
<tr class="separator:ga6995f12403d2df710ab392c0d3f7df6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38fcf351f999e6c94b46f492aa0db55d"><td class="memItemLeft" align="right" valign="top"><a id="ga38fcf351f999e6c94b46f492aa0db55d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR1_TCSH_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga38fcf351f999e6c94b46f492aa0db55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663e774058481e3c9e328fe15de8bf55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga663e774058481e3c9e328fe15de8bf55">FLEXSPI_FLSHCR1_TCSH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR1_TCSH_SHIFT)) &amp; FLEXSPI_FLSHCR1_TCSH_MASK)</td></tr>
<tr class="separator:ga663e774058481e3c9e328fe15de8bf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac70391809912f4fe0e7bdb5d93de8d"><td class="memItemLeft" align="right" valign="top"><a id="ga2ac70391809912f4fe0e7bdb5d93de8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR1_WA_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ga2ac70391809912f4fe0e7bdb5d93de8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4e85952a59b7083410f5aac34b545d2"><td class="memItemLeft" align="right" valign="top"><a id="gaf4e85952a59b7083410f5aac34b545d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR1_WA_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf4e85952a59b7083410f5aac34b545d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee43149ccc06336c290900daa4dbd31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gabee43149ccc06336c290900daa4dbd31">FLEXSPI_FLSHCR1_WA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR1_WA_SHIFT)) &amp; FLEXSPI_FLSHCR1_WA_MASK)</td></tr>
<tr class="separator:gabee43149ccc06336c290900daa4dbd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2a48cfc87acf25adfdbf606f62730e"><td class="memItemLeft" align="right" valign="top"><a id="ga5f2a48cfc87acf25adfdbf606f62730e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR1_CAS_MASK</b>&#160;&#160;&#160;(0x7800U)</td></tr>
<tr class="separator:ga5f2a48cfc87acf25adfdbf606f62730e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108638ccd6a12b61ec0ec2620080d121"><td class="memItemLeft" align="right" valign="top"><a id="ga108638ccd6a12b61ec0ec2620080d121"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR1_CAS_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga108638ccd6a12b61ec0ec2620080d121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ded499213b50ea151ea986d69122fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga2ded499213b50ea151ea986d69122fa3">FLEXSPI_FLSHCR1_CAS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR1_CAS_SHIFT)) &amp; FLEXSPI_FLSHCR1_CAS_MASK)</td></tr>
<tr class="separator:ga2ded499213b50ea151ea986d69122fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d3dcb0e999de76f05b88c817ab5184"><td class="memItemLeft" align="right" valign="top"><a id="gac8d3dcb0e999de76f05b88c817ab5184"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR1_CSINTERVALUNIT_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:gac8d3dcb0e999de76f05b88c817ab5184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe44c6df09d65bef1ea4f2af8e687ffb"><td class="memItemLeft" align="right" valign="top"><a id="gafe44c6df09d65bef1ea4f2af8e687ffb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR1_CSINTERVALUNIT_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gafe44c6df09d65bef1ea4f2af8e687ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf01e7c64dff79a2096f00dd7883495bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaf01e7c64dff79a2096f00dd7883495bc">FLEXSPI_FLSHCR1_CSINTERVALUNIT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR1_CSINTERVALUNIT_SHIFT)) &amp; FLEXSPI_FLSHCR1_CSINTERVALUNIT_MASK)</td></tr>
<tr class="separator:gaf01e7c64dff79a2096f00dd7883495bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0477804d65651c8a906d0c63decb136b"><td class="memItemLeft" align="right" valign="top"><a id="ga0477804d65651c8a906d0c63decb136b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR1_CSINTERVAL_MASK</b>&#160;&#160;&#160;(0xFFFF0000U)</td></tr>
<tr class="separator:ga0477804d65651c8a906d0c63decb136b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73f09424e3f61326ade6e4122afd9bf6"><td class="memItemLeft" align="right" valign="top"><a id="ga73f09424e3f61326ade6e4122afd9bf6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR1_CSINTERVAL_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga73f09424e3f61326ade6e4122afd9bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53c78c61e81b45c55e7ea9e2d091f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gae53c78c61e81b45c55e7ea9e2d091f7c">FLEXSPI_FLSHCR1_CSINTERVAL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR1_CSINTERVAL_SHIFT)) &amp; FLEXSPI_FLSHCR1_CSINTERVAL_MASK)</td></tr>
<tr class="separator:gae53c78c61e81b45c55e7ea9e2d091f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">FLSHCR2 - Flash Control Register 2</h2></td></tr>
<tr class="memitem:ga932419eb85331cd71608a7fabb6bb5fc"><td class="memItemLeft" align="right" valign="top"><a id="ga932419eb85331cd71608a7fabb6bb5fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_ARDSEQID_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga932419eb85331cd71608a7fabb6bb5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2d9d912b5e7020ba613aaaf4716fca"><td class="memItemLeft" align="right" valign="top"><a id="gaeb2d9d912b5e7020ba613aaaf4716fca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_ARDSEQID_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeb2d9d912b5e7020ba613aaaf4716fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f5f68fe76dfa832f362b5db681b8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga59f5f68fe76dfa832f362b5db681b8dc">FLEXSPI_FLSHCR2_ARDSEQID</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR2_ARDSEQID_SHIFT)) &amp; FLEXSPI_FLSHCR2_ARDSEQID_MASK)</td></tr>
<tr class="separator:ga59f5f68fe76dfa832f362b5db681b8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c0feb773e2f083c66bae184bbcb50a"><td class="memItemLeft" align="right" valign="top"><a id="gab3c0feb773e2f083c66bae184bbcb50a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_ARDSEQNUM_MASK</b>&#160;&#160;&#160;(0xE0U)</td></tr>
<tr class="separator:gab3c0feb773e2f083c66bae184bbcb50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5b19f7be20946183c0a6a82903300f"><td class="memItemLeft" align="right" valign="top"><a id="ga8c5b19f7be20946183c0a6a82903300f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_ARDSEQNUM_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga8c5b19f7be20946183c0a6a82903300f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga596cdcfbffe929308b1568059cc1332b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga596cdcfbffe929308b1568059cc1332b">FLEXSPI_FLSHCR2_ARDSEQNUM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR2_ARDSEQNUM_SHIFT)) &amp; FLEXSPI_FLSHCR2_ARDSEQNUM_MASK)</td></tr>
<tr class="separator:ga596cdcfbffe929308b1568059cc1332b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0bf74ce32c74737f323622dd7213b78"><td class="memItemLeft" align="right" valign="top"><a id="gaf0bf74ce32c74737f323622dd7213b78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_AWRSEQID_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:gaf0bf74ce32c74737f323622dd7213b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf794f5e42c425f85abeb22a858172d7d"><td class="memItemLeft" align="right" valign="top"><a id="gaf794f5e42c425f85abeb22a858172d7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_AWRSEQID_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf794f5e42c425f85abeb22a858172d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb3f705b2fe9f66da536f7a676b7457c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaeb3f705b2fe9f66da536f7a676b7457c">FLEXSPI_FLSHCR2_AWRSEQID</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR2_AWRSEQID_SHIFT)) &amp; FLEXSPI_FLSHCR2_AWRSEQID_MASK)</td></tr>
<tr class="separator:gaeb3f705b2fe9f66da536f7a676b7457c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a6e548abf89a1eeee0b902734a56a83"><td class="memItemLeft" align="right" valign="top"><a id="ga6a6e548abf89a1eeee0b902734a56a83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_AWRSEQNUM_MASK</b>&#160;&#160;&#160;(0xE000U)</td></tr>
<tr class="separator:ga6a6e548abf89a1eeee0b902734a56a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43cd5effefe4fb364fabb0ba301c1950"><td class="memItemLeft" align="right" valign="top"><a id="ga43cd5effefe4fb364fabb0ba301c1950"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_AWRSEQNUM_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga43cd5effefe4fb364fabb0ba301c1950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ae895e87426380ca7021162d9340e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gad1ae895e87426380ca7021162d9340e7">FLEXSPI_FLSHCR2_AWRSEQNUM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR2_AWRSEQNUM_SHIFT)) &amp; FLEXSPI_FLSHCR2_AWRSEQNUM_MASK)</td></tr>
<tr class="separator:gad1ae895e87426380ca7021162d9340e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5b1e08d112e4d1080b11804d81b0a3f"><td class="memItemLeft" align="right" valign="top"><a id="gad5b1e08d112e4d1080b11804d81b0a3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_AWRWAIT_MASK</b>&#160;&#160;&#160;(0xFFF0000U)</td></tr>
<tr class="separator:gad5b1e08d112e4d1080b11804d81b0a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0d376a8245c0f6f91b95ee595ca555"><td class="memItemLeft" align="right" valign="top"><a id="gaac0d376a8245c0f6f91b95ee595ca555"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_AWRWAIT_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaac0d376a8245c0f6f91b95ee595ca555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa78aec2e03f8d75db025ea30831cb0"><td class="memItemLeft" align="right" valign="top"><a id="ga2fa78aec2e03f8d75db025ea30831cb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_AWRWAIT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR2_AWRWAIT_SHIFT)) &amp; FLEXSPI_FLSHCR2_AWRWAIT_MASK)</td></tr>
<tr class="separator:ga2fa78aec2e03f8d75db025ea30831cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab788526f4698df5c4bbee7406bf2a35b"><td class="memItemLeft" align="right" valign="top"><a id="gab788526f4698df5c4bbee7406bf2a35b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_AWRWAITUNIT_MASK</b>&#160;&#160;&#160;(0x70000000U)</td></tr>
<tr class="separator:gab788526f4698df5c4bbee7406bf2a35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83868fd14aeafedf0f68032ba3a59adf"><td class="memItemLeft" align="right" valign="top"><a id="ga83868fd14aeafedf0f68032ba3a59adf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_AWRWAITUNIT_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga83868fd14aeafedf0f68032ba3a59adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga358d2ccabd4efa7a6bdace206ff02acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga358d2ccabd4efa7a6bdace206ff02acd">FLEXSPI_FLSHCR2_AWRWAITUNIT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR2_AWRWAITUNIT_SHIFT)) &amp; FLEXSPI_FLSHCR2_AWRWAITUNIT_MASK)</td></tr>
<tr class="separator:ga358d2ccabd4efa7a6bdace206ff02acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543bca5abc9eadfafcd5d2e809b6dde5"><td class="memItemLeft" align="right" valign="top"><a id="ga543bca5abc9eadfafcd5d2e809b6dde5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_CLRINSTRPTR_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga543bca5abc9eadfafcd5d2e809b6dde5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c6a83caf63c9daaf4d9472797e8a1b9"><td class="memItemLeft" align="right" valign="top"><a id="ga1c6a83caf63c9daaf4d9472797e8a1b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR2_CLRINSTRPTR_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga1c6a83caf63c9daaf4d9472797e8a1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d1d964b4fc9a3dfe7fd6db26fbfbe46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga5d1d964b4fc9a3dfe7fd6db26fbfbe46">FLEXSPI_FLSHCR2_CLRINSTRPTR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR2_CLRINSTRPTR_SHIFT)) &amp; FLEXSPI_FLSHCR2_CLRINSTRPTR_MASK)</td></tr>
<tr class="separator:ga5d1d964b4fc9a3dfe7fd6db26fbfbe46"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">FLSHCR4 - Flash Control Register 4</h2></td></tr>
<tr class="memitem:gabd5d02bf41ac0e92784e2e75612ef5a4"><td class="memItemLeft" align="right" valign="top"><a id="gabd5d02bf41ac0e92784e2e75612ef5a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR4_WMOPT1_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gabd5d02bf41ac0e92784e2e75612ef5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b596aedbfe290c3dde7666d25a13800"><td class="memItemLeft" align="right" valign="top"><a id="ga9b596aedbfe290c3dde7666d25a13800"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR4_WMOPT1_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9b596aedbfe290c3dde7666d25a13800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e32b5c81a495eee5dad5fecf36dead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga00e32b5c81a495eee5dad5fecf36dead">FLEXSPI_FLSHCR4_WMOPT1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR4_WMOPT1_SHIFT)) &amp; FLEXSPI_FLSHCR4_WMOPT1_MASK)</td></tr>
<tr class="separator:ga00e32b5c81a495eee5dad5fecf36dead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e62082d8d403e54182c6dcf5b9bcf49"><td class="memItemLeft" align="right" valign="top"><a id="ga4e62082d8d403e54182c6dcf5b9bcf49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR4_WMENA_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga4e62082d8d403e54182c6dcf5b9bcf49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4f7ab3559f9259a649c3a590e9457b"><td class="memItemLeft" align="right" valign="top"><a id="ga3f4f7ab3559f9259a649c3a590e9457b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR4_WMENA_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3f4f7ab3559f9259a649c3a590e9457b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d9966feadb5d08173d00f8dc043bd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga70d9966feadb5d08173d00f8dc043bd7">FLEXSPI_FLSHCR4_WMENA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR4_WMENA_SHIFT)) &amp; FLEXSPI_FLSHCR4_WMENA_MASK)</td></tr>
<tr class="separator:ga70d9966feadb5d08173d00f8dc043bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54c2b130f02120a7df0ac33427aa507"><td class="memItemLeft" align="right" valign="top"><a id="gad54c2b130f02120a7df0ac33427aa507"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR4_WMENB_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gad54c2b130f02120a7df0ac33427aa507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1110e2a2097a416693f5b80b39df4620"><td class="memItemLeft" align="right" valign="top"><a id="ga1110e2a2097a416693f5b80b39df4620"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_FLSHCR4_WMENB_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1110e2a2097a416693f5b80b39df4620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018259fec5651848dee3510f6f60ea0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga018259fec5651848dee3510f6f60ea0c">FLEXSPI_FLSHCR4_WMENB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR4_WMENB_SHIFT)) &amp; FLEXSPI_FLSHCR4_WMENB_MASK)</td></tr>
<tr class="separator:ga018259fec5651848dee3510f6f60ea0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IPCR0 - IP Control Register 0</h2></td></tr>
<tr class="memitem:ga56d96f9f219c0f2bca75be03075157a2"><td class="memItemLeft" align="right" valign="top"><a id="ga56d96f9f219c0f2bca75be03075157a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPCR0_SFAR_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga56d96f9f219c0f2bca75be03075157a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439a5cea298e18e1d6967c320327017c"><td class="memItemLeft" align="right" valign="top"><a id="ga439a5cea298e18e1d6967c320327017c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPCR0_SFAR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga439a5cea298e18e1d6967c320327017c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06931abac08fe6f974171fbf50752dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga06931abac08fe6f974171fbf50752dd8">FLEXSPI_IPCR0_SFAR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPCR0_SFAR_SHIFT)) &amp; FLEXSPI_IPCR0_SFAR_MASK)</td></tr>
<tr class="separator:ga06931abac08fe6f974171fbf50752dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IPCR1 - IP Control Register 1</h2></td></tr>
<tr class="memitem:gae94bc4afcb7ba964cf919f48a26bf589"><td class="memItemLeft" align="right" valign="top"><a id="gae94bc4afcb7ba964cf919f48a26bf589"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPCR1_IDATSZ_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gae94bc4afcb7ba964cf919f48a26bf589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e84ddc34cedb6294169173129260685"><td class="memItemLeft" align="right" valign="top"><a id="ga8e84ddc34cedb6294169173129260685"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPCR1_IDATSZ_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8e84ddc34cedb6294169173129260685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ebec8de78e4d5630a01b587d894663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga61ebec8de78e4d5630a01b587d894663">FLEXSPI_IPCR1_IDATSZ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPCR1_IDATSZ_SHIFT)) &amp; FLEXSPI_IPCR1_IDATSZ_MASK)</td></tr>
<tr class="separator:ga61ebec8de78e4d5630a01b587d894663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd0f43b71a56c69be814e36747d8acd8"><td class="memItemLeft" align="right" valign="top"><a id="gabd0f43b71a56c69be814e36747d8acd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPCR1_ISEQID_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:gabd0f43b71a56c69be814e36747d8acd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa859607855c223f466bfb739d663d676"><td class="memItemLeft" align="right" valign="top"><a id="gaa859607855c223f466bfb739d663d676"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPCR1_ISEQID_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaa859607855c223f466bfb739d663d676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95694879fc609add63cf8ef04298f04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga95694879fc609add63cf8ef04298f04b">FLEXSPI_IPCR1_ISEQID</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPCR1_ISEQID_SHIFT)) &amp; FLEXSPI_IPCR1_ISEQID_MASK)</td></tr>
<tr class="separator:ga95694879fc609add63cf8ef04298f04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef71d67e376c606b0d96b0a3ed47f4c"><td class="memItemLeft" align="right" valign="top"><a id="gadef71d67e376c606b0d96b0a3ed47f4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPCR1_ISEQNUM_MASK</b>&#160;&#160;&#160;(0x7000000U)</td></tr>
<tr class="separator:gadef71d67e376c606b0d96b0a3ed47f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f60ba5b15f3442fb33061770717f46"><td class="memItemLeft" align="right" valign="top"><a id="gad0f60ba5b15f3442fb33061770717f46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPCR1_ISEQNUM_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gad0f60ba5b15f3442fb33061770717f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77cc041a2313e7e77dbd31da89d15e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga77cc041a2313e7e77dbd31da89d15e1b">FLEXSPI_IPCR1_ISEQNUM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPCR1_ISEQNUM_SHIFT)) &amp; FLEXSPI_IPCR1_ISEQNUM_MASK)</td></tr>
<tr class="separator:ga77cc041a2313e7e77dbd31da89d15e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb5112638773111099f4ca24c283358b"><td class="memItemLeft" align="right" valign="top"><a id="gacb5112638773111099f4ca24c283358b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPCR1_IPAREN_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gacb5112638773111099f4ca24c283358b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c431add7816be85507725f538900451"><td class="memItemLeft" align="right" valign="top"><a id="ga0c431add7816be85507725f538900451"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPCR1_IPAREN_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga0c431add7816be85507725f538900451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0dd01584fafaffd500e8fdb1f5c29a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gad0dd01584fafaffd500e8fdb1f5c29a5">FLEXSPI_IPCR1_IPAREN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPCR1_IPAREN_SHIFT)) &amp; FLEXSPI_IPCR1_IPAREN_MASK)</td></tr>
<tr class="separator:gad0dd01584fafaffd500e8fdb1f5c29a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IPCMD - IP Command Register</h2></td></tr>
<tr class="memitem:ga23db66863ef650ddf5eba6ff569fae75"><td class="memItemLeft" align="right" valign="top"><a id="ga23db66863ef650ddf5eba6ff569fae75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPCMD_TRG_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga23db66863ef650ddf5eba6ff569fae75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833777ae011736345b6a6e72b84f357a"><td class="memItemLeft" align="right" valign="top"><a id="ga833777ae011736345b6a6e72b84f357a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPCMD_TRG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga833777ae011736345b6a6e72b84f357a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3f14a6cb8ce3949a70d72bda7f891b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga0b3f14a6cb8ce3949a70d72bda7f891b">FLEXSPI_IPCMD_TRG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPCMD_TRG_SHIFT)) &amp; FLEXSPI_IPCMD_TRG_MASK)</td></tr>
<tr class="separator:ga0b3f14a6cb8ce3949a70d72bda7f891b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558358ec02e66f6dd637bfd1ed8dee5c"><td class="memItemLeft" align="right" valign="top"><a id="ga558358ec02e66f6dd637bfd1ed8dee5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCMD_CMD_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga558358ec02e66f6dd637bfd1ed8dee5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac516094c06b93a8e9254962110190650"><td class="memItemLeft" align="right" valign="top"><a id="gac516094c06b93a8e9254962110190650"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCMD_CMD_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac516094c06b93a8e9254962110190650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d4e4cc77277675230925ff81388e91"><td class="memItemLeft" align="right" valign="top"><a id="ga77d4e4cc77277675230925ff81388e91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCMD_CMD</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCMD_CMD_SHIFT)) &amp; SEMC_IPCMD_CMD_MASK)</td></tr>
<tr class="separator:ga77d4e4cc77277675230925ff81388e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e04fa7d32dfe402fdb8d0f5df802bb0"><td class="memItemLeft" align="right" valign="top"><a id="ga1e04fa7d32dfe402fdb8d0f5df802bb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCMD_KEY_MASK</b>&#160;&#160;&#160;(0xFFFF0000U)</td></tr>
<tr class="separator:ga1e04fa7d32dfe402fdb8d0f5df802bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff09f2850f0c0fd1a8ae145ef26e31c"><td class="memItemLeft" align="right" valign="top"><a id="ga2ff09f2850f0c0fd1a8ae145ef26e31c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCMD_KEY_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga2ff09f2850f0c0fd1a8ae145ef26e31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d2e44c9932255229351a7698f1ff1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gab6d2e44c9932255229351a7698f1ff1f">SEMC_IPCMD_KEY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCMD_KEY_SHIFT)) &amp; SEMC_IPCMD_KEY_MASK)</td></tr>
<tr class="separator:gab6d2e44c9932255229351a7698f1ff1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IPRXFCR - IP RX FIFO Control Register</h2></td></tr>
<tr class="memitem:ga796b6a9a2898ad0f4f0a2efa84869784"><td class="memItemLeft" align="right" valign="top"><a id="ga796b6a9a2898ad0f4f0a2efa84869784"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPRXFCR_CLRIPRXF_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga796b6a9a2898ad0f4f0a2efa84869784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4e015e18174dc1d4f00d1bdd3314f6"><td class="memItemLeft" align="right" valign="top"><a id="ga8e4e015e18174dc1d4f00d1bdd3314f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPRXFCR_CLRIPRXF_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8e4e015e18174dc1d4f00d1bdd3314f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabed0f80567969a9efe2d50fd31aa80e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaabed0f80567969a9efe2d50fd31aa80e">FLEXSPI_IPRXFCR_CLRIPRXF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPRXFCR_CLRIPRXF_SHIFT)) &amp; FLEXSPI_IPRXFCR_CLRIPRXF_MASK)</td></tr>
<tr class="separator:gaabed0f80567969a9efe2d50fd31aa80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08aa8033789603463635a52f377e2f17"><td class="memItemLeft" align="right" valign="top"><a id="ga08aa8033789603463635a52f377e2f17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPRXFCR_RXDMAEN_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga08aa8033789603463635a52f377e2f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9511004d9e2ca28bd7e2dcce848c3b0a"><td class="memItemLeft" align="right" valign="top"><a id="ga9511004d9e2ca28bd7e2dcce848c3b0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPRXFCR_RXDMAEN_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9511004d9e2ca28bd7e2dcce848c3b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf665062eccb25d9173dcb8522af0b55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaf665062eccb25d9173dcb8522af0b55c">FLEXSPI_IPRXFCR_RXDMAEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPRXFCR_RXDMAEN_SHIFT)) &amp; FLEXSPI_IPRXFCR_RXDMAEN_MASK)</td></tr>
<tr class="separator:gaf665062eccb25d9173dcb8522af0b55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055ff5abb1f6f0934ab1d722932e40a1"><td class="memItemLeft" align="right" valign="top"><a id="ga055ff5abb1f6f0934ab1d722932e40a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPRXFCR_RXWMRK_MASK</b>&#160;&#160;&#160;(0x3CU)</td></tr>
<tr class="separator:ga055ff5abb1f6f0934ab1d722932e40a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffadfa03006c39eeaee8566f17e83ec3"><td class="memItemLeft" align="right" valign="top"><a id="gaffadfa03006c39eeaee8566f17e83ec3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPRXFCR_RXWMRK_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaffadfa03006c39eeaee8566f17e83ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb476395650a4cde51ab795b8ac4f27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga9cb476395650a4cde51ab795b8ac4f27">FLEXSPI_IPRXFCR_RXWMRK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPRXFCR_RXWMRK_SHIFT)) &amp; FLEXSPI_IPRXFCR_RXWMRK_MASK)</td></tr>
<tr class="separator:ga9cb476395650a4cde51ab795b8ac4f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IPTXFCR - IP TX FIFO Control Register</h2></td></tr>
<tr class="memitem:ga68c442900886a7ec1c6a5d0e38a96e11"><td class="memItemLeft" align="right" valign="top"><a id="ga68c442900886a7ec1c6a5d0e38a96e11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPTXFCR_CLRIPTXF_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga68c442900886a7ec1c6a5d0e38a96e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab980ce11187545fa24c074ca7296240e"><td class="memItemLeft" align="right" valign="top"><a id="gab980ce11187545fa24c074ca7296240e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPTXFCR_CLRIPTXF_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab980ce11187545fa24c074ca7296240e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0eeba1a923803cf2406e623068f61a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gae0eeba1a923803cf2406e623068f61a6">FLEXSPI_IPTXFCR_CLRIPTXF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPTXFCR_CLRIPTXF_SHIFT)) &amp; FLEXSPI_IPTXFCR_CLRIPTXF_MASK)</td></tr>
<tr class="separator:gae0eeba1a923803cf2406e623068f61a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4876d453e83ace5382a522bd1fce7532"><td class="memItemLeft" align="right" valign="top"><a id="ga4876d453e83ace5382a522bd1fce7532"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPTXFCR_TXDMAEN_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga4876d453e83ace5382a522bd1fce7532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af18bb8c0261a211879c6a31ca86b4e"><td class="memItemLeft" align="right" valign="top"><a id="ga3af18bb8c0261a211879c6a31ca86b4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPTXFCR_TXDMAEN_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3af18bb8c0261a211879c6a31ca86b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c31973323e1e909f98fac6ead4baad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga2c31973323e1e909f98fac6ead4baad6">FLEXSPI_IPTXFCR_TXDMAEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPTXFCR_TXDMAEN_SHIFT)) &amp; FLEXSPI_IPTXFCR_TXDMAEN_MASK)</td></tr>
<tr class="separator:ga2c31973323e1e909f98fac6ead4baad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea518d06002eb23c6fbe5980dfd50ff"><td class="memItemLeft" align="right" valign="top"><a id="gaeea518d06002eb23c6fbe5980dfd50ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPTXFCR_TXWMRK_MASK</b>&#160;&#160;&#160;(0x3CU)</td></tr>
<tr class="separator:gaeea518d06002eb23c6fbe5980dfd50ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebab0270ee9729267de99b4af935813"><td class="memItemLeft" align="right" valign="top"><a id="ga0ebab0270ee9729267de99b4af935813"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPTXFCR_TXWMRK_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0ebab0270ee9729267de99b4af935813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f4d11cd483a0f529a64342240cb664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga97f4d11cd483a0f529a64342240cb664">FLEXSPI_IPTXFCR_TXWMRK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPTXFCR_TXWMRK_SHIFT)) &amp; FLEXSPI_IPTXFCR_TXWMRK_MASK)</td></tr>
<tr class="separator:ga97f4d11cd483a0f529a64342240cb664"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DLLCR - DLL Control Register 0</h2></td></tr>
<tr class="memitem:gabab6c6c162230f40ae16b6411ee7cca0"><td class="memItemLeft" align="right" valign="top"><a id="gabab6c6c162230f40ae16b6411ee7cca0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_DLLCR_DLLEN_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gabab6c6c162230f40ae16b6411ee7cca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2666cc52595757f78aa3eebb475e771b"><td class="memItemLeft" align="right" valign="top"><a id="ga2666cc52595757f78aa3eebb475e771b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_DLLCR_DLLEN_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2666cc52595757f78aa3eebb475e771b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97927e6db034451199ac5587ea2fe36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gad97927e6db034451199ac5587ea2fe36">FLEXSPI_DLLCR_DLLEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_DLLCR_DLLEN_SHIFT)) &amp; FLEXSPI_DLLCR_DLLEN_MASK)</td></tr>
<tr class="separator:gad97927e6db034451199ac5587ea2fe36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e6f7501046baa66731f165b8a11b69"><td class="memItemLeft" align="right" valign="top"><a id="gac8e6f7501046baa66731f165b8a11b69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_DLLCR_DLLRESET_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gac8e6f7501046baa66731f165b8a11b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71212998c7b098b9abe3e06010dc75b"><td class="memItemLeft" align="right" valign="top"><a id="gaf71212998c7b098b9abe3e06010dc75b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_DLLCR_DLLRESET_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf71212998c7b098b9abe3e06010dc75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce4cc2b282298ad8eaa8f7d342b5e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga3ce4cc2b282298ad8eaa8f7d342b5e31">FLEXSPI_DLLCR_DLLRESET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_DLLCR_DLLRESET_SHIFT)) &amp; FLEXSPI_DLLCR_DLLRESET_MASK)</td></tr>
<tr class="separator:ga3ce4cc2b282298ad8eaa8f7d342b5e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1582b791e30feb71de4e0c09be0104f8"><td class="memItemLeft" align="right" valign="top"><a id="ga1582b791e30feb71de4e0c09be0104f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_DLLCR_SLVDLYTARGET_MASK</b>&#160;&#160;&#160;(0x78U)</td></tr>
<tr class="separator:ga1582b791e30feb71de4e0c09be0104f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9375c7a278f145ecf59df3a00adf694c"><td class="memItemLeft" align="right" valign="top"><a id="ga9375c7a278f145ecf59df3a00adf694c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_DLLCR_SLVDLYTARGET_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga9375c7a278f145ecf59df3a00adf694c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga927f1fb6bd615d1f053ae9833a506a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga927f1fb6bd615d1f053ae9833a506a75">FLEXSPI_DLLCR_SLVDLYTARGET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_DLLCR_SLVDLYTARGET_SHIFT)) &amp; FLEXSPI_DLLCR_SLVDLYTARGET_MASK)</td></tr>
<tr class="separator:ga927f1fb6bd615d1f053ae9833a506a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad677a7fa385750857f2572ef804aea31"><td class="memItemLeft" align="right" valign="top"><a id="gad677a7fa385750857f2572ef804aea31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_DLLCR_OVRDEN_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:gad677a7fa385750857f2572ef804aea31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e0ac68d43a1eb7f3ae850471ed83a85"><td class="memItemLeft" align="right" valign="top"><a id="ga6e0ac68d43a1eb7f3ae850471ed83a85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_DLLCR_OVRDEN_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga6e0ac68d43a1eb7f3ae850471ed83a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82430974fd14ddf00fc6a0bb05f4e25e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga82430974fd14ddf00fc6a0bb05f4e25e">FLEXSPI_DLLCR_OVRDEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_DLLCR_OVRDEN_SHIFT)) &amp; FLEXSPI_DLLCR_OVRDEN_MASK)</td></tr>
<tr class="separator:ga82430974fd14ddf00fc6a0bb05f4e25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c884e97112d3f8cebff94f995c9380a"><td class="memItemLeft" align="right" valign="top"><a id="ga4c884e97112d3f8cebff94f995c9380a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_DLLCR_OVRDVAL_MASK</b>&#160;&#160;&#160;(0x7E00U)</td></tr>
<tr class="separator:ga4c884e97112d3f8cebff94f995c9380a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3cc09da8b34d6652f0d182afb0ceb1"><td class="memItemLeft" align="right" valign="top"><a id="ga7d3cc09da8b34d6652f0d182afb0ceb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_DLLCR_OVRDVAL_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7d3cc09da8b34d6652f0d182afb0ceb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f414cb3078b44b4e4f4460cfb88113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga34f414cb3078b44b4e4f4460cfb88113">FLEXSPI_DLLCR_OVRDVAL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_DLLCR_OVRDVAL_SHIFT)) &amp; FLEXSPI_DLLCR_OVRDVAL_MASK)</td></tr>
<tr class="separator:ga34f414cb3078b44b4e4f4460cfb88113"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">STS0 - Status Register 0</h2></td></tr>
<tr class="memitem:gad8faa9c8a248364224b9f9d3da6cef8c"><td class="memItemLeft" align="right" valign="top"><a id="gad8faa9c8a248364224b9f9d3da6cef8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS0_SEQIDLE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gad8faa9c8a248364224b9f9d3da6cef8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011d166390a9aa113161cf123f9c5231"><td class="memItemLeft" align="right" valign="top"><a id="ga011d166390a9aa113161cf123f9c5231"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS0_SEQIDLE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga011d166390a9aa113161cf123f9c5231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a332aa456b0fb2126167708bc914960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga3a332aa456b0fb2126167708bc914960">FLEXSPI_STS0_SEQIDLE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS0_SEQIDLE_SHIFT)) &amp; FLEXSPI_STS0_SEQIDLE_MASK)</td></tr>
<tr class="separator:ga3a332aa456b0fb2126167708bc914960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3cdad324058fb13b2cf8380810e575"><td class="memItemLeft" align="right" valign="top"><a id="ga8a3cdad324058fb13b2cf8380810e575"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS0_ARBIDLE_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga8a3cdad324058fb13b2cf8380810e575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b26d7e6acf9c47c96d1f3312db0229d"><td class="memItemLeft" align="right" valign="top"><a id="ga1b26d7e6acf9c47c96d1f3312db0229d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS0_ARBIDLE_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga1b26d7e6acf9c47c96d1f3312db0229d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga493c6dfb8d57d3fe1a0bac3b54dc3094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga493c6dfb8d57d3fe1a0bac3b54dc3094">FLEXSPI_STS0_ARBIDLE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS0_ARBIDLE_SHIFT)) &amp; FLEXSPI_STS0_ARBIDLE_MASK)</td></tr>
<tr class="separator:ga493c6dfb8d57d3fe1a0bac3b54dc3094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9a64b0906af236c138ee39ba6b665e"><td class="memItemLeft" align="right" valign="top"><a id="gaec9a64b0906af236c138ee39ba6b665e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS0_ARBCMDSRC_MASK</b>&#160;&#160;&#160;(0xCU)</td></tr>
<tr class="separator:gaec9a64b0906af236c138ee39ba6b665e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2021403fffd0a7435c489cac6300ece9"><td class="memItemLeft" align="right" valign="top"><a id="ga2021403fffd0a7435c489cac6300ece9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS0_ARBCMDSRC_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2021403fffd0a7435c489cac6300ece9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c1e1383aba1596b7721795ab93df11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga1c1e1383aba1596b7721795ab93df11e">FLEXSPI_STS0_ARBCMDSRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS0_ARBCMDSRC_SHIFT)) &amp; FLEXSPI_STS0_ARBCMDSRC_MASK)</td></tr>
<tr class="separator:ga1c1e1383aba1596b7721795ab93df11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d573e7c3cbd70e647b74c2fe06f7652"><td class="memItemLeft" align="right" valign="top"><a id="ga9d573e7c3cbd70e647b74c2fe06f7652"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_STS0_IDLE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga9d573e7c3cbd70e647b74c2fe06f7652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86beeca6bf5b063cb8b4a24cd7d3a995"><td class="memItemLeft" align="right" valign="top"><a id="ga86beeca6bf5b063cb8b4a24cd7d3a995"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_STS0_IDLE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga86beeca6bf5b063cb8b4a24cd7d3a995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cee9b47be59adbc9ed0a4e082f666b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga4cee9b47be59adbc9ed0a4e082f666b9">SEMC_STS0_IDLE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_STS0_IDLE_SHIFT)) &amp; SEMC_STS0_IDLE_MASK)</td></tr>
<tr class="separator:ga4cee9b47be59adbc9ed0a4e082f666b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee02d7070bf4122fed76cb9eb29225d"><td class="memItemLeft" align="right" valign="top"><a id="ga4ee02d7070bf4122fed76cb9eb29225d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_STS0_NARDY_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga4ee02d7070bf4122fed76cb9eb29225d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87782523cce6aea348a98330761f7407"><td class="memItemLeft" align="right" valign="top"><a id="ga87782523cce6aea348a98330761f7407"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_STS0_NARDY_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga87782523cce6aea348a98330761f7407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10dca55599558ebb2aae9212e8c0d7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga10dca55599558ebb2aae9212e8c0d7a1">SEMC_STS0_NARDY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_STS0_NARDY_SHIFT)) &amp; SEMC_STS0_NARDY_MASK)</td></tr>
<tr class="separator:ga10dca55599558ebb2aae9212e8c0d7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">STS1 - Status Register 1</h2></td></tr>
<tr class="memitem:gaa19909d6936e7c6a0c3f66c14330f2a6"><td class="memItemLeft" align="right" valign="top"><a id="gaa19909d6936e7c6a0c3f66c14330f2a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS1_AHBCMDERRID_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gaa19909d6936e7c6a0c3f66c14330f2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128950caea39658237b0f861d1280a53"><td class="memItemLeft" align="right" valign="top"><a id="ga128950caea39658237b0f861d1280a53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS1_AHBCMDERRID_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga128950caea39658237b0f861d1280a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eeffd7e522e87c772026f907e721ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaa9eeffd7e522e87c772026f907e721ef">FLEXSPI_STS1_AHBCMDERRID</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS1_AHBCMDERRID_SHIFT)) &amp; FLEXSPI_STS1_AHBCMDERRID_MASK)</td></tr>
<tr class="separator:gaa9eeffd7e522e87c772026f907e721ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga097147f8413700653915755112f8348d"><td class="memItemLeft" align="right" valign="top"><a id="ga097147f8413700653915755112f8348d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS1_AHBCMDERRCODE_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:ga097147f8413700653915755112f8348d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf280c52cb394074fb53dc0d6609da863"><td class="memItemLeft" align="right" valign="top"><a id="gaf280c52cb394074fb53dc0d6609da863"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS1_AHBCMDERRCODE_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf280c52cb394074fb53dc0d6609da863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd2b2da843932fec87e71f07e9ead78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga5bd2b2da843932fec87e71f07e9ead78">FLEXSPI_STS1_AHBCMDERRCODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS1_AHBCMDERRCODE_SHIFT)) &amp; FLEXSPI_STS1_AHBCMDERRCODE_MASK)</td></tr>
<tr class="separator:ga5bd2b2da843932fec87e71f07e9ead78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c57de7e0a583982f8ad2263a525a165"><td class="memItemLeft" align="right" valign="top"><a id="ga4c57de7e0a583982f8ad2263a525a165"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS1_IPCMDERRID_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:ga4c57de7e0a583982f8ad2263a525a165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf6f3d1c0ed16a0e543019bca952a61b"><td class="memItemLeft" align="right" valign="top"><a id="gaaf6f3d1c0ed16a0e543019bca952a61b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS1_IPCMDERRID_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaaf6f3d1c0ed16a0e543019bca952a61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab81b86f382cd355382a7777e87a1b8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gab81b86f382cd355382a7777e87a1b8a1">FLEXSPI_STS1_IPCMDERRID</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS1_IPCMDERRID_SHIFT)) &amp; FLEXSPI_STS1_IPCMDERRID_MASK)</td></tr>
<tr class="separator:gab81b86f382cd355382a7777e87a1b8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58daac87608975bef3b8b138ec8fbcbd"><td class="memItemLeft" align="right" valign="top"><a id="ga58daac87608975bef3b8b138ec8fbcbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS1_IPCMDERRCODE_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:ga58daac87608975bef3b8b138ec8fbcbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5135e95915be6af5ce05d07216a3ae5e"><td class="memItemLeft" align="right" valign="top"><a id="ga5135e95915be6af5ce05d07216a3ae5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS1_IPCMDERRCODE_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga5135e95915be6af5ce05d07216a3ae5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c08673966e89864d5bf1362231b885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gae4c08673966e89864d5bf1362231b885">FLEXSPI_STS1_IPCMDERRCODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS1_IPCMDERRCODE_SHIFT)) &amp; FLEXSPI_STS1_IPCMDERRCODE_MASK)</td></tr>
<tr class="separator:gae4c08673966e89864d5bf1362231b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">STS2 - Status Register 2</h2></td></tr>
<tr class="memitem:gadf9226b66452a6a0e2c5a7c14bb502da"><td class="memItemLeft" align="right" valign="top"><a id="gadf9226b66452a6a0e2c5a7c14bb502da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_ASLVLOCK_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gadf9226b66452a6a0e2c5a7c14bb502da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27b10c5b9a8da70b78a0b14a5d014d3"><td class="memItemLeft" align="right" valign="top"><a id="gae27b10c5b9a8da70b78a0b14a5d014d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_ASLVLOCK_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae27b10c5b9a8da70b78a0b14a5d014d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8834b9027684661e1a801e315971b1cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga8834b9027684661e1a801e315971b1cc">FLEXSPI_STS2_ASLVLOCK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_ASLVLOCK_SHIFT)) &amp; FLEXSPI_STS2_ASLVLOCK_MASK)</td></tr>
<tr class="separator:ga8834b9027684661e1a801e315971b1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2dc48ac79202aafe8ad00da2e41f0f"><td class="memItemLeft" align="right" valign="top"><a id="gadc2dc48ac79202aafe8ad00da2e41f0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_AREFLOCK_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gadc2dc48ac79202aafe8ad00da2e41f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85726e6a27d4a20cdab84710e9789f6"><td class="memItemLeft" align="right" valign="top"><a id="gae85726e6a27d4a20cdab84710e9789f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_AREFLOCK_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae85726e6a27d4a20cdab84710e9789f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e7586be2ef5b6f0f4db6a7a33221a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga61e7586be2ef5b6f0f4db6a7a33221a9">FLEXSPI_STS2_AREFLOCK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_AREFLOCK_SHIFT)) &amp; FLEXSPI_STS2_AREFLOCK_MASK)</td></tr>
<tr class="separator:ga61e7586be2ef5b6f0f4db6a7a33221a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974037c11bfae2e43c5883259df07b37"><td class="memItemLeft" align="right" valign="top"><a id="ga974037c11bfae2e43c5883259df07b37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_ASLVSEL_MASK</b>&#160;&#160;&#160;(0xFCU)</td></tr>
<tr class="separator:ga974037c11bfae2e43c5883259df07b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87915da38ddf5caf78f8759ab6a845c"><td class="memItemLeft" align="right" valign="top"><a id="gac87915da38ddf5caf78f8759ab6a845c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_ASLVSEL_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac87915da38ddf5caf78f8759ab6a845c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac78f2a1687e41007fce07aa3b0f05b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gac78f2a1687e41007fce07aa3b0f05b00">FLEXSPI_STS2_ASLVSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_ASLVSEL_SHIFT)) &amp; FLEXSPI_STS2_ASLVSEL_MASK)</td></tr>
<tr class="separator:gac78f2a1687e41007fce07aa3b0f05b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7f48ca2ecfe9dce44b3cf02cc813f3"><td class="memItemLeft" align="right" valign="top"><a id="gabf7f48ca2ecfe9dce44b3cf02cc813f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_AREFSEL_MASK</b>&#160;&#160;&#160;(0x3F00U)</td></tr>
<tr class="separator:gabf7f48ca2ecfe9dce44b3cf02cc813f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe09fb4d6d4a5c4c07706d60f69e6c16"><td class="memItemLeft" align="right" valign="top"><a id="gafe09fb4d6d4a5c4c07706d60f69e6c16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_AREFSEL_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafe09fb4d6d4a5c4c07706d60f69e6c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb85bf4504dd70c8fc450b3c356c086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga7bb85bf4504dd70c8fc450b3c356c086">FLEXSPI_STS2_AREFSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_AREFSEL_SHIFT)) &amp; FLEXSPI_STS2_AREFSEL_MASK)</td></tr>
<tr class="separator:ga7bb85bf4504dd70c8fc450b3c356c086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972bc3545a6c38fc2a5a5245aaf229ab"><td class="memItemLeft" align="right" valign="top"><a id="ga972bc3545a6c38fc2a5a5245aaf229ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_BSLVLOCK_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga972bc3545a6c38fc2a5a5245aaf229ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734b37d536e52d34a22d5f8b36e416cd"><td class="memItemLeft" align="right" valign="top"><a id="ga734b37d536e52d34a22d5f8b36e416cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_BSLVLOCK_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga734b37d536e52d34a22d5f8b36e416cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab774b5a882c328e80df064e0bae6d767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gab774b5a882c328e80df064e0bae6d767">FLEXSPI_STS2_BSLVLOCK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_BSLVLOCK_SHIFT)) &amp; FLEXSPI_STS2_BSLVLOCK_MASK)</td></tr>
<tr class="separator:gab774b5a882c328e80df064e0bae6d767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga468b203dabd1d6895c4879a59db374a8"><td class="memItemLeft" align="right" valign="top"><a id="ga468b203dabd1d6895c4879a59db374a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_BREFLOCK_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga468b203dabd1d6895c4879a59db374a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30562ea7b526b43a104dfe375a86e0c"><td class="memItemLeft" align="right" valign="top"><a id="gae30562ea7b526b43a104dfe375a86e0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_BREFLOCK_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gae30562ea7b526b43a104dfe375a86e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f86f9dec4a6ffc05178d4c1c520d6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga5f86f9dec4a6ffc05178d4c1c520d6f5">FLEXSPI_STS2_BREFLOCK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_BREFLOCK_SHIFT)) &amp; FLEXSPI_STS2_BREFLOCK_MASK)</td></tr>
<tr class="separator:ga5f86f9dec4a6ffc05178d4c1c520d6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf997d09bc6c6dc1eedd9177cbabefcf"><td class="memItemLeft" align="right" valign="top"><a id="gabf997d09bc6c6dc1eedd9177cbabefcf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_BSLVSEL_MASK</b>&#160;&#160;&#160;(0xFC0000U)</td></tr>
<tr class="separator:gabf997d09bc6c6dc1eedd9177cbabefcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2839b031c9197ba1ed7cf39e9b37e5b9"><td class="memItemLeft" align="right" valign="top"><a id="ga2839b031c9197ba1ed7cf39e9b37e5b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_BSLVSEL_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga2839b031c9197ba1ed7cf39e9b37e5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga211e3bb1c77e3a73b5200b876d3c0772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga211e3bb1c77e3a73b5200b876d3c0772">FLEXSPI_STS2_BSLVSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_BSLVSEL_SHIFT)) &amp; FLEXSPI_STS2_BSLVSEL_MASK)</td></tr>
<tr class="separator:ga211e3bb1c77e3a73b5200b876d3c0772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b95788a9f5463d727285a2c7d68031a"><td class="memItemLeft" align="right" valign="top"><a id="ga0b95788a9f5463d727285a2c7d68031a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_BREFSEL_MASK</b>&#160;&#160;&#160;(0x3F000000U)</td></tr>
<tr class="separator:ga0b95788a9f5463d727285a2c7d68031a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6388166184cfde5e828b6982d95403b"><td class="memItemLeft" align="right" valign="top"><a id="gad6388166184cfde5e828b6982d95403b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_STS2_BREFSEL_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gad6388166184cfde5e828b6982d95403b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73cc8860ff29d654158b6cddda764646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga73cc8860ff29d654158b6cddda764646">FLEXSPI_STS2_BREFSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_BREFSEL_SHIFT)) &amp; FLEXSPI_STS2_BREFSEL_MASK)</td></tr>
<tr class="separator:ga73cc8860ff29d654158b6cddda764646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e962e6173b09ccfa45c7346e923858"><td class="memItemLeft" align="right" valign="top"><a id="ga55e962e6173b09ccfa45c7346e923858"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_STS2_NDWRPEND_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga55e962e6173b09ccfa45c7346e923858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a21f54f366de0e92b51f74e8712c48c"><td class="memItemLeft" align="right" valign="top"><a id="ga9a21f54f366de0e92b51f74e8712c48c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_STS2_NDWRPEND_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga9a21f54f366de0e92b51f74e8712c48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b176d85c39e582ea1feb15009e43e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga61b176d85c39e582ea1feb15009e43e8">SEMC_STS2_NDWRPEND</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_STS2_NDWRPEND_SHIFT)) &amp; SEMC_STS2_NDWRPEND_MASK)</td></tr>
<tr class="separator:ga61b176d85c39e582ea1feb15009e43e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">AHBSPNDSTS - AHB Suspend Status Register</h2></td></tr>
<tr class="memitem:ga962dbfbbb091a1d583b9d12e18e4bd06"><td class="memItemLeft" align="right" valign="top"><a id="ga962dbfbbb091a1d583b9d12e18e4bd06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBSPNDSTS_ACTIVE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga962dbfbbb091a1d583b9d12e18e4bd06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052c35df28f90d419349413b45511773"><td class="memItemLeft" align="right" valign="top"><a id="ga052c35df28f90d419349413b45511773"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBSPNDSTS_ACTIVE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga052c35df28f90d419349413b45511773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa285237a2c46583061da55ddcd0709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga1fa285237a2c46583061da55ddcd0709">FLEXSPI_AHBSPNDSTS_ACTIVE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBSPNDSTS_ACTIVE_SHIFT)) &amp; FLEXSPI_AHBSPNDSTS_ACTIVE_MASK)</td></tr>
<tr class="separator:ga1fa285237a2c46583061da55ddcd0709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fc3e52365c531fd29ef65dddca499d"><td class="memItemLeft" align="right" valign="top"><a id="gaa4fc3e52365c531fd29ef65dddca499d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBSPNDSTS_BUFID_MASK</b>&#160;&#160;&#160;(0xEU)</td></tr>
<tr class="separator:gaa4fc3e52365c531fd29ef65dddca499d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac220ff6b6eb07df5dca551d293ea5fab"><td class="memItemLeft" align="right" valign="top"><a id="gac220ff6b6eb07df5dca551d293ea5fab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBSPNDSTS_BUFID_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac220ff6b6eb07df5dca551d293ea5fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bcd488434cff1de8ca9252d6faf90c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga2bcd488434cff1de8ca9252d6faf90c8">FLEXSPI_AHBSPNDSTS_BUFID</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBSPNDSTS_BUFID_SHIFT)) &amp; FLEXSPI_AHBSPNDSTS_BUFID_MASK)</td></tr>
<tr class="separator:ga2bcd488434cff1de8ca9252d6faf90c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3375737714a0076e482fe3f0a1cd00f"><td class="memItemLeft" align="right" valign="top"><a id="gab3375737714a0076e482fe3f0a1cd00f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBSPNDSTS_DATLFT_MASK</b>&#160;&#160;&#160;(0xFFFF0000U)</td></tr>
<tr class="separator:gab3375737714a0076e482fe3f0a1cd00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a3b313ad558bf79033b333fbcca8b7"><td class="memItemLeft" align="right" valign="top"><a id="ga86a3b313ad558bf79033b333fbcca8b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_AHBSPNDSTS_DATLFT_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga86a3b313ad558bf79033b333fbcca8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ddbdab51efd848751381907b387e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga02ddbdab51efd848751381907b387e5a">FLEXSPI_AHBSPNDSTS_DATLFT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBSPNDSTS_DATLFT_SHIFT)) &amp; FLEXSPI_AHBSPNDSTS_DATLFT_MASK)</td></tr>
<tr class="separator:ga02ddbdab51efd848751381907b387e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IPRXFSTS - IP RX FIFO Status Register</h2></td></tr>
<tr class="memitem:gab7f1a7bddaf87e488a375ea1f63d7ed6"><td class="memItemLeft" align="right" valign="top"><a id="gab7f1a7bddaf87e488a375ea1f63d7ed6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPRXFSTS_FILL_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:gab7f1a7bddaf87e488a375ea1f63d7ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd0708e74a225244083cdba9616b43e"><td class="memItemLeft" align="right" valign="top"><a id="ga9bd0708e74a225244083cdba9616b43e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPRXFSTS_FILL_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9bd0708e74a225244083cdba9616b43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4509dfb3f8e8fbbe02b80d089a206487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga4509dfb3f8e8fbbe02b80d089a206487">FLEXSPI_IPRXFSTS_FILL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPRXFSTS_FILL_SHIFT)) &amp; FLEXSPI_IPRXFSTS_FILL_MASK)</td></tr>
<tr class="separator:ga4509dfb3f8e8fbbe02b80d089a206487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d4c8fb0ac3150e47dccf80d1441f00"><td class="memItemLeft" align="right" valign="top"><a id="gac6d4c8fb0ac3150e47dccf80d1441f00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPRXFSTS_RDCNTR_MASK</b>&#160;&#160;&#160;(0xFFFF0000U)</td></tr>
<tr class="separator:gac6d4c8fb0ac3150e47dccf80d1441f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0efa50958ac640fedf4a16c3786531e7"><td class="memItemLeft" align="right" valign="top"><a id="ga0efa50958ac640fedf4a16c3786531e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPRXFSTS_RDCNTR_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0efa50958ac640fedf4a16c3786531e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac9ea93fe32f21176bfdd4a624026aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaac9ea93fe32f21176bfdd4a624026aa8">FLEXSPI_IPRXFSTS_RDCNTR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPRXFSTS_RDCNTR_SHIFT)) &amp; FLEXSPI_IPRXFSTS_RDCNTR_MASK)</td></tr>
<tr class="separator:gaac9ea93fe32f21176bfdd4a624026aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IPTXFSTS - IP TX FIFO Status Register</h2></td></tr>
<tr class="memitem:ga096992850ea144e5646434ca092a7e55"><td class="memItemLeft" align="right" valign="top"><a id="ga096992850ea144e5646434ca092a7e55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPTXFSTS_FILL_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga096992850ea144e5646434ca092a7e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a1c9f1198223aff983c463a6330cc5"><td class="memItemLeft" align="right" valign="top"><a id="gae5a1c9f1198223aff983c463a6330cc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPTXFSTS_FILL_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae5a1c9f1198223aff983c463a6330cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c38bc12c5728cdc5bf6c04a706909f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gac6c38bc12c5728cdc5bf6c04a706909f">FLEXSPI_IPTXFSTS_FILL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPTXFSTS_FILL_SHIFT)) &amp; FLEXSPI_IPTXFSTS_FILL_MASK)</td></tr>
<tr class="separator:gac6c38bc12c5728cdc5bf6c04a706909f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5efc8183cb7a17ef5640438d71053193"><td class="memItemLeft" align="right" valign="top"><a id="ga5efc8183cb7a17ef5640438d71053193"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPTXFSTS_WRCNTR_MASK</b>&#160;&#160;&#160;(0xFFFF0000U)</td></tr>
<tr class="separator:ga5efc8183cb7a17ef5640438d71053193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e9f73e49be40e0014859647c47ee8c"><td class="memItemLeft" align="right" valign="top"><a id="ga91e9f73e49be40e0014859647c47ee8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_IPTXFSTS_WRCNTR_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga91e9f73e49be40e0014859647c47ee8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe583fc98389200b61ebc6b556ca3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga9fe583fc98389200b61ebc6b556ca3ef">FLEXSPI_IPTXFSTS_WRCNTR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPTXFSTS_WRCNTR_SHIFT)) &amp; FLEXSPI_IPTXFSTS_WRCNTR_MASK)</td></tr>
<tr class="separator:ga9fe583fc98389200b61ebc6b556ca3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RFDR - IP RX FIFO Data Register 0..IP RX FIFO Data Register 31</h2></td></tr>
<tr class="memitem:gaf7507fe23d2fde6654746f58631d1c93"><td class="memItemLeft" align="right" valign="top"><a id="gaf7507fe23d2fde6654746f58631d1c93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_RFDR_RXDATA_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gaf7507fe23d2fde6654746f58631d1c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e2a6ebc1e7aa2ff7828cebce34540a"><td class="memItemLeft" align="right" valign="top"><a id="ga00e2a6ebc1e7aa2ff7828cebce34540a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_RFDR_RXDATA_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga00e2a6ebc1e7aa2ff7828cebce34540a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13bc965351b497ababb3ef80c225209f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga13bc965351b497ababb3ef80c225209f">FLEXSPI_RFDR_RXDATA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_RFDR_RXDATA_SHIFT)) &amp; FLEXSPI_RFDR_RXDATA_MASK)</td></tr>
<tr class="separator:ga13bc965351b497ababb3ef80c225209f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TFDR - IP TX FIFO Data Register 0..IP TX FIFO Data Register 31</h2></td></tr>
<tr class="memitem:ga42e2504f45d8cd2d7f4ea66b65517d81"><td class="memItemLeft" align="right" valign="top"><a id="ga42e2504f45d8cd2d7f4ea66b65517d81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_TFDR_TXDATA_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga42e2504f45d8cd2d7f4ea66b65517d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce4418f6065f8e38520b737c1acea1b"><td class="memItemLeft" align="right" valign="top"><a id="ga8ce4418f6065f8e38520b737c1acea1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_TFDR_TXDATA_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8ce4418f6065f8e38520b737c1acea1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70075b7bdda6bda13082179b2a97eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaa70075b7bdda6bda13082179b2a97eef">FLEXSPI_TFDR_TXDATA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_TFDR_TXDATA_SHIFT)) &amp; FLEXSPI_TFDR_TXDATA_MASK)</td></tr>
<tr class="separator:gaa70075b7bdda6bda13082179b2a97eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">LUT - LUT 0..LUT 63</h2></td></tr>
<tr class="memitem:ga35d55224831a89eaac3de8fb6e166405"><td class="memItemLeft" align="right" valign="top"><a id="ga35d55224831a89eaac3de8fb6e166405"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUT_OPERAND0_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga35d55224831a89eaac3de8fb6e166405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d2115f5bb6afb4df1c3c0efd76386e"><td class="memItemLeft" align="right" valign="top"><a id="ga40d2115f5bb6afb4df1c3c0efd76386e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUT_OPERAND0_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga40d2115f5bb6afb4df1c3c0efd76386e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e3967910ebff08bb8eebf43bb4bff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga72e3967910ebff08bb8eebf43bb4bff2">FLEXSPI_LUT_OPERAND0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUT_OPERAND0_SHIFT)) &amp; FLEXSPI_LUT_OPERAND0_MASK)</td></tr>
<tr class="separator:ga72e3967910ebff08bb8eebf43bb4bff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42c4c6d7ced029f50c1b508595eece01"><td class="memItemLeft" align="right" valign="top"><a id="ga42c4c6d7ced029f50c1b508595eece01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUT_NUM_PADS0_MASK</b>&#160;&#160;&#160;(0x300U)</td></tr>
<tr class="separator:ga42c4c6d7ced029f50c1b508595eece01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e563f8b011a6fa1db445a3c8b26d4d"><td class="memItemLeft" align="right" valign="top"><a id="gad1e563f8b011a6fa1db445a3c8b26d4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUT_NUM_PADS0_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad1e563f8b011a6fa1db445a3c8b26d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c0f5e26bdd839b920aff64222d35f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga04c0f5e26bdd839b920aff64222d35f7">FLEXSPI_LUT_NUM_PADS0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUT_NUM_PADS0_SHIFT)) &amp; FLEXSPI_LUT_NUM_PADS0_MASK)</td></tr>
<tr class="separator:ga04c0f5e26bdd839b920aff64222d35f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc944db11efcb8d7d18c776682c623c"><td class="memItemLeft" align="right" valign="top"><a id="ga4cc944db11efcb8d7d18c776682c623c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUT_OPCODE0_MASK</b>&#160;&#160;&#160;(0xFC00U)</td></tr>
<tr class="separator:ga4cc944db11efcb8d7d18c776682c623c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe46b44a572ea0ed8cca3d4cde06bc7b"><td class="memItemLeft" align="right" valign="top"><a id="gafe46b44a572ea0ed8cca3d4cde06bc7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUT_OPCODE0_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafe46b44a572ea0ed8cca3d4cde06bc7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b492fec140a1b833283e772e73da67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaf7b492fec140a1b833283e772e73da67">FLEXSPI_LUT_OPCODE0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUT_OPCODE0_SHIFT)) &amp; FLEXSPI_LUT_OPCODE0_MASK)</td></tr>
<tr class="separator:gaf7b492fec140a1b833283e772e73da67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a6bc59ade667cc9d3968b597c541ec"><td class="memItemLeft" align="right" valign="top"><a id="gad2a6bc59ade667cc9d3968b597c541ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUT_OPERAND1_MASK</b>&#160;&#160;&#160;(0xFF0000U)</td></tr>
<tr class="separator:gad2a6bc59ade667cc9d3968b597c541ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cd6c3088ee0697625b1a69b61bd9e0"><td class="memItemLeft" align="right" valign="top"><a id="ga27cd6c3088ee0697625b1a69b61bd9e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUT_OPERAND1_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga27cd6c3088ee0697625b1a69b61bd9e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08522a042b8a5292617a0728d4eada89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga08522a042b8a5292617a0728d4eada89">FLEXSPI_LUT_OPERAND1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUT_OPERAND1_SHIFT)) &amp; FLEXSPI_LUT_OPERAND1_MASK)</td></tr>
<tr class="separator:ga08522a042b8a5292617a0728d4eada89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8129d9a1d61f25b156506299c2296548"><td class="memItemLeft" align="right" valign="top"><a id="ga8129d9a1d61f25b156506299c2296548"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUT_NUM_PADS1_MASK</b>&#160;&#160;&#160;(0x3000000U)</td></tr>
<tr class="separator:ga8129d9a1d61f25b156506299c2296548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96c0f5a9dfcfd5b2a89402d77aac653"><td class="memItemLeft" align="right" valign="top"><a id="gaa96c0f5a9dfcfd5b2a89402d77aac653"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUT_NUM_PADS1_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaa96c0f5a9dfcfd5b2a89402d77aac653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8440d15dd3720999ecd892fc6cafa76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gac8440d15dd3720999ecd892fc6cafa76">FLEXSPI_LUT_NUM_PADS1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUT_NUM_PADS1_SHIFT)) &amp; FLEXSPI_LUT_NUM_PADS1_MASK)</td></tr>
<tr class="separator:gac8440d15dd3720999ecd892fc6cafa76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87907f5ff31483a25ec42f869067d6e"><td class="memItemLeft" align="right" valign="top"><a id="gae87907f5ff31483a25ec42f869067d6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUT_OPCODE1_MASK</b>&#160;&#160;&#160;(0xFC000000U)</td></tr>
<tr class="separator:gae87907f5ff31483a25ec42f869067d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb35ea5df09053b0e9bfb50066c9333"><td class="memItemLeft" align="right" valign="top"><a id="gabfb35ea5df09053b0e9bfb50066c9333"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXSPI_LUT_OPCODE1_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gabfb35ea5df09053b0e9bfb50066c9333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ef8d9cc1278d2ad0e851b41cdd63f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga42ef8d9cc1278d2ad0e851b41cdd63f8">FLEXSPI_LUT_OPCODE1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUT_OPCODE1_SHIFT)) &amp; FLEXSPI_LUT_OPCODE1_MASK)</td></tr>
<tr class="separator:ga42ef8d9cc1278d2ad0e851b41cdd63f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga2240f916ea442163f012b371f342920f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2240f916ea442163f012b371f342920f">&#9670;&nbsp;</a></span>FLEXSPI_AHBCR_APAREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_AHBCR_APAREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBCR_APAREN_SHIFT)) &amp; FLEXSPI_AHBCR_APAREN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APAREN - Parallel mode enabled for AHB triggered Command (both read and write) . 0b0..Flash will be accessed in Individual mode. 0b1..Flash will be accessed in Parallel mode. </p>

</div>
</div>
<a id="ga66704088b0e7c9bbc7692b4ba03e10e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66704088b0e7c9bbc7692b4ba03e10e8">&#9670;&nbsp;</a></span>FLEXSPI_AHBCR_BUFFERABLEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_AHBCR_BUFFERABLEEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBCR_BUFFERABLEEN_SHIFT)) &amp; FLEXSPI_AHBCR_BUFFERABLEEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUFFERABLEEN - Enable AHB bus bufferable write access support. This field affects the last beat of AHB write access, refer for more details about AHB bufferable write. 0b0..Disabled. For all AHB write access (no matter bufferable or non-bufferable ), FlexSPI will return AHB Bus ready after all data is transmitted to External device and AHB command finished. 0b1..Enabled. For AHB bufferable write access, FlexSPI will return AHB Bus ready when the AHB command is granted by arbitrator and will not wait for AHB command finished. </p>

</div>
</div>
<a id="gac91c2ea1b298ad02dbf1d2f061e0d893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac91c2ea1b298ad02dbf1d2f061e0d893">&#9670;&nbsp;</a></span>FLEXSPI_AHBCR_CACHABLEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_AHBCR_CACHABLEEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBCR_CACHABLEEN_SHIFT)) &amp; FLEXSPI_AHBCR_CACHABLEEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHABLEEN - Enable AHB bus cachable read access support. 0b0..Disabled. When there is AHB bus cachable read access, FlexSPI will not check whether it hit AHB TX Buffer. 0b1..Enabled. When there is AHB bus cachable read access, FlexSPI will check whether it hit AHB TX Buffer first. </p>

</div>
</div>
<a id="ga17cc6d2cc1ccfd9c82ad1acaf82bfad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17cc6d2cc1ccfd9c82ad1acaf82bfad1">&#9670;&nbsp;</a></span>FLEXSPI_AHBCR_PREFETCHEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_AHBCR_PREFETCHEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBCR_PREFETCHEN_SHIFT)) &amp; FLEXSPI_AHBCR_PREFETCHEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREFETCHEN - AHB Read Prefetch Enable. </p>

</div>
</div>
<a id="gae78600f553f1ca983bec24ab0a0e3422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae78600f553f1ca983bec24ab0a0e3422">&#9670;&nbsp;</a></span>FLEXSPI_AHBCR_READADDROPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_AHBCR_READADDROPT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBCR_READADDROPT_SHIFT)) &amp; FLEXSPI_AHBCR_READADDROPT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>READADDROPT - AHB Read Address option bit. This option bit is intend to remove AHB burst start address alignment limitation. 0b0..There is AHB read burst start address alignment limitation when flash is accessed in parallel mode or flash is wordaddressable. 0b1..There is no AHB read burst start address alignment limitation. FlexSPI will fetch more data than AHB burst required to meet the alignment requirement. </p>

</div>
</div>
<a id="gac488a32f38998a994c841fdcbdaed444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac488a32f38998a994c841fdcbdaed444">&#9670;&nbsp;</a></span>FLEXSPI_AHBRXBUFCR0_BUFSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_AHBRXBUFCR0_BUFSZ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBRXBUFCR0_BUFSZ_SHIFT)) &amp; FLEXSPI_AHBRXBUFCR0_BUFSZ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUFSZ - AHB RX Buffer Size in 64 bits. </p>

</div>
</div>
<a id="gad747d6677d8071fd43cb28443bc34ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad747d6677d8071fd43cb28443bc34ec7">&#9670;&nbsp;</a></span>FLEXSPI_AHBRXBUFCR0_MSTRID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_AHBRXBUFCR0_MSTRID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBRXBUFCR0_MSTRID_SHIFT)) &amp; FLEXSPI_AHBRXBUFCR0_MSTRID_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSTRID - This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID). </p>

</div>
</div>
<a id="ga8e4790fc68cc56019b7bd1a17ad22244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e4790fc68cc56019b7bd1a17ad22244">&#9670;&nbsp;</a></span>FLEXSPI_AHBRXBUFCR0_PREFETCHEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_AHBRXBUFCR0_PREFETCHEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBRXBUFCR0_PREFETCHEN_SHIFT)) &amp; FLEXSPI_AHBRXBUFCR0_PREFETCHEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREFETCHEN - AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master. </p>

</div>
</div>
<a id="gaca30f7337d184d9b44c9e8eeb4c163ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca30f7337d184d9b44c9e8eeb4c163ac">&#9670;&nbsp;</a></span>FLEXSPI_AHBRXBUFCR0_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_AHBRXBUFCR0_PRIORITY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBRXBUFCR0_PRIORITY_SHIFT)) &amp; FLEXSPI_AHBRXBUFCR0_PRIORITY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRIORITY - This priority for AHB Master Read which this AHB RX Buffer is assigned. 7 is the highest priority, 0 the lowest. </p>

</div>
</div>
<a id="ga1fa285237a2c46583061da55ddcd0709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fa285237a2c46583061da55ddcd0709">&#9670;&nbsp;</a></span>FLEXSPI_AHBSPNDSTS_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_AHBSPNDSTS_ACTIVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBSPNDSTS_ACTIVE_SHIFT)) &amp; FLEXSPI_AHBSPNDSTS_ACTIVE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACTIVE - Indicates if an AHB read prefetch command sequence has been suspended. </p>

</div>
</div>
<a id="ga2bcd488434cff1de8ca9252d6faf90c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bcd488434cff1de8ca9252d6faf90c8">&#9670;&nbsp;</a></span>FLEXSPI_AHBSPNDSTS_BUFID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_AHBSPNDSTS_BUFID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBSPNDSTS_BUFID_SHIFT)) &amp; FLEXSPI_AHBSPNDSTS_BUFID_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUFID - AHB RX BUF ID for suspended command sequence. </p>

</div>
</div>
<a id="ga02ddbdab51efd848751381907b387e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02ddbdab51efd848751381907b387e5a">&#9670;&nbsp;</a></span>FLEXSPI_AHBSPNDSTS_DATLFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_AHBSPNDSTS_DATLFT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_AHBSPNDSTS_DATLFT_SHIFT)) &amp; FLEXSPI_AHBSPNDSTS_DATLFT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLFT - Left Data size for suspended command sequence (in byte). </p>

</div>
</div>
<a id="gad97927e6db034451199ac5587ea2fe36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad97927e6db034451199ac5587ea2fe36">&#9670;&nbsp;</a></span>FLEXSPI_DLLCR_DLLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_DLLCR_DLLEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_DLLCR_DLLEN_SHIFT)) &amp; FLEXSPI_DLLCR_DLLEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DLLEN - DLL calibration enable. </p>

</div>
</div>
<a id="ga3ce4cc2b282298ad8eaa8f7d342b5e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ce4cc2b282298ad8eaa8f7d342b5e31">&#9670;&nbsp;</a></span>FLEXSPI_DLLCR_DLLRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_DLLCR_DLLRESET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_DLLCR_DLLRESET_SHIFT)) &amp; FLEXSPI_DLLCR_DLLRESET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DLLRESET - Software could force a reset on DLL by setting this field to 0x1. This will cause the DLL to lose lock and re-calibrate to detect an ref_clock half period phase shift. The reset action is edge triggered, so software need to clear this bit after set this bit (no delay limitation). </p>

</div>
</div>
<a id="ga82430974fd14ddf00fc6a0bb05f4e25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82430974fd14ddf00fc6a0bb05f4e25e">&#9670;&nbsp;</a></span>FLEXSPI_DLLCR_OVRDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_DLLCR_OVRDEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_DLLCR_OVRDEN_SHIFT)) &amp; FLEXSPI_DLLCR_OVRDEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OVRDEN - Slave clock delay line delay cell number selection override enable. </p>

</div>
</div>
<a id="ga34f414cb3078b44b4e4f4460cfb88113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34f414cb3078b44b4e4f4460cfb88113">&#9670;&nbsp;</a></span>FLEXSPI_DLLCR_OVRDVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_DLLCR_OVRDVAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_DLLCR_OVRDVAL_SHIFT)) &amp; FLEXSPI_DLLCR_OVRDVAL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OVRDVAL - Slave clock delay line delay cell number selection override value. </p>

</div>
</div>
<a id="ga927f1fb6bd615d1f053ae9833a506a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga927f1fb6bd615d1f053ae9833a506a75">&#9670;&nbsp;</a></span>FLEXSPI_DLLCR_SLVDLYTARGET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_DLLCR_SLVDLYTARGET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_DLLCR_SLVDLYTARGET_SHIFT)) &amp; FLEXSPI_DLLCR_SLVDLYTARGET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLVDLYTARGET - The delay target for slave delay line is: ((SLVDLYTARGET+1) * 1/32 * clock cycle of reference clock (serial root clock). If serial root clock is &gt;= 100 MHz, DLLEN set to 0x1, OVRDEN set to =0x0, then SLVDLYTARGET setting of 0xF is recommended. </p>

</div>
</div>
<a id="ga2fa401bddcb298ef08c3d4d5cac8995a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fa401bddcb298ef08c3d4d5cac8995a">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR0_FLSHSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR0_FLSHSZ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR0_FLSHSZ_SHIFT)) &amp; FLEXSPI_FLSHCR0_FLSHSZ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLSHSZ - Flash Size in KByte. </p>

</div>
</div>
<a id="ga2ded499213b50ea151ea986d69122fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ded499213b50ea151ea986d69122fa3">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR1_CAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR1_CAS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR1_CAS_SHIFT)) &amp; FLEXSPI_FLSHCR1_CAS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAS - Column Address Size. </p>

</div>
</div>
<a id="gae53c78c61e81b45c55e7ea9e2d091f7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae53c78c61e81b45c55e7ea9e2d091f7c">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR1_CSINTERVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR1_CSINTERVAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR1_CSINTERVAL_SHIFT)) &amp; FLEXSPI_FLSHCR1_CSINTERVAL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CSINTERVAL - This field is used to set the minimum interval between flash device Chip selection deassertion and flash device Chip selection assertion. If external flash has a limitation on the interval between command sequences, this field should be set accordingly. If there is no limitation, set this field with value 0x0. </p>

</div>
</div>
<a id="gaf01e7c64dff79a2096f00dd7883495bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf01e7c64dff79a2096f00dd7883495bc">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR1_CSINTERVALUNIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR1_CSINTERVALUNIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR1_CSINTERVALUNIT_SHIFT)) &amp; FLEXSPI_FLSHCR1_CSINTERVALUNIT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CSINTERVALUNIT - CS interval unit 0b0..The CS interval unit is 1 serial clock cycle 0b1..The CS interval unit is 256 serial clock cycle </p>

</div>
</div>
<a id="ga663e774058481e3c9e328fe15de8bf55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga663e774058481e3c9e328fe15de8bf55">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR1_TCSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR1_TCSH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR1_TCSH_SHIFT)) &amp; FLEXSPI_FLSHCR1_TCSH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCSH - Serial Flash CS Hold time. </p>

</div>
</div>
<a id="ga9002edd6cb8f202394c1d1d6088b4c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9002edd6cb8f202394c1d1d6088b4c70">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR1_TCSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR1_TCSS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR1_TCSS_SHIFT)) &amp; FLEXSPI_FLSHCR1_TCSS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCSS - Serial Flash CS setup time. </p>

</div>
</div>
<a id="gabee43149ccc06336c290900daa4dbd31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabee43149ccc06336c290900daa4dbd31">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR1_WA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR1_WA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR1_WA_SHIFT)) &amp; FLEXSPI_FLSHCR1_WA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WA - Word Addressable. </p>

</div>
</div>
<a id="ga59f5f68fe76dfa832f362b5db681b8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59f5f68fe76dfa832f362b5db681b8dc">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR2_ARDSEQID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR2_ARDSEQID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR2_ARDSEQID_SHIFT)) &amp; FLEXSPI_FLSHCR2_ARDSEQID_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARDSEQID - Sequence Index for AHB Read triggered Command in LUT. </p>

</div>
</div>
<a id="ga596cdcfbffe929308b1568059cc1332b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga596cdcfbffe929308b1568059cc1332b">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR2_ARDSEQNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR2_ARDSEQNUM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR2_ARDSEQNUM_SHIFT)) &amp; FLEXSPI_FLSHCR2_ARDSEQNUM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARDSEQNUM - Sequence Number for AHB Read triggered Command in LUT. </p>

</div>
</div>
<a id="gaeb3f705b2fe9f66da536f7a676b7457c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb3f705b2fe9f66da536f7a676b7457c">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR2_AWRSEQID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR2_AWRSEQID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR2_AWRSEQID_SHIFT)) &amp; FLEXSPI_FLSHCR2_AWRSEQID_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AWRSEQID - Sequence Index for AHB Write triggered Command. </p>

</div>
</div>
<a id="gad1ae895e87426380ca7021162d9340e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1ae895e87426380ca7021162d9340e7">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR2_AWRSEQNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR2_AWRSEQNUM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR2_AWRSEQNUM_SHIFT)) &amp; FLEXSPI_FLSHCR2_AWRSEQNUM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AWRSEQNUM - Sequence Number for AHB Write triggered Command. </p>

</div>
</div>
<a id="ga358d2ccabd4efa7a6bdace206ff02acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga358d2ccabd4efa7a6bdace206ff02acd">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR2_AWRWAITUNIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR2_AWRWAITUNIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR2_AWRWAITUNIT_SHIFT)) &amp; FLEXSPI_FLSHCR2_AWRWAITUNIT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AWRWAITUNIT - AWRWAIT unit 0b000..The AWRWAIT unit is 2 ahb clock cycle 0b001..The AWRWAIT unit is 8 ahb clock cycle 0b010..The AWRWAIT unit is 32 ahb clock cycle 0b011..The AWRWAIT unit is 128 ahb clock cycle 0b100..The AWRWAIT unit is 512 ahb clock cycle 0b101..The AWRWAIT unit is 2048 ahb clock cycle 0b110..The AWRWAIT unit is 8192 ahb clock cycle 0b111..The AWRWAIT unit is 32768 ahb clock cycle </p>

</div>
</div>
<a id="ga5d1d964b4fc9a3dfe7fd6db26fbfbe46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d1d964b4fc9a3dfe7fd6db26fbfbe46">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR2_CLRINSTRPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR2_CLRINSTRPTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR2_CLRINSTRPTR_SHIFT)) &amp; FLEXSPI_FLSHCR2_CLRINSTRPTR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLRINSTRPTR - Clear the instruction pointer which is internally saved pointer by JMP_ON_CS. Refer Programmable Sequence Engine for details. </p>

</div>
</div>
<a id="ga70d9966feadb5d08173d00f8dc043bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70d9966feadb5d08173d00f8dc043bd7">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR4_WMENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR4_WMENA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR4_WMENA_SHIFT)) &amp; FLEXSPI_FLSHCR4_WMENA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WMENA - Write mask enable bit for flash device on port A. When write mask function is needed for memory device on port A, this bit must be set. 0b0..Write mask is disabled, DQS(RWDS) pin will be un-driven when writing to external device. 0b1..Write mask is enabled, DQS(RWDS) pin will be driven by FlexSPI as write mask output when writing to external device. </p>

</div>
</div>
<a id="ga018259fec5651848dee3510f6f60ea0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga018259fec5651848dee3510f6f60ea0c">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR4_WMENB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR4_WMENB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR4_WMENB_SHIFT)) &amp; FLEXSPI_FLSHCR4_WMENB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WMENB - Write mask enable bit for flash device on port B. When write mask function is needed for memory device on port B, this bit must be set. 0b0..Write mask is disabled, DQS(RWDS) pin will be un-driven when writing to external device. 0b1..Write mask is enabled, DQS(RWDS) pin will be driven by FlexSPI as write mask output when writing to external device. </p>

</div>
</div>
<a id="ga00e32b5c81a495eee5dad5fecf36dead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00e32b5c81a495eee5dad5fecf36dead">&#9670;&nbsp;</a></span>FLEXSPI_FLSHCR4_WMOPT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_FLSHCR4_WMOPT1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_FLSHCR4_WMOPT1_SHIFT)) &amp; FLEXSPI_FLSHCR4_WMOPT1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WMOPT1 - Write mask option bit 1. This option bit could be used to remove AHB write burst start address alignment limitation. 0b0..DQS pin will be used as Write Mask when writing to external device. There is no limitation on AHB write burst start address alignment when flash is accessed in individual mode. 0b1..DQS pin will not be used as Write Mask when writing to external device. There is limitation on AHB write burst start address alignment when flash is accessed in individual mode. </p>

</div>
</div>
<a id="ga0e72329a8c26756de4166e432bcbfe3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e72329a8c26756de4166e432bcbfe3c">&#9670;&nbsp;</a></span>FLEXSPI_INTEN_AHBBUSTIMEOUTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTEN_AHBBUSTIMEOUTEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_AHBBUSTIMEOUTEN_SHIFT)) &amp; FLEXSPI_INTEN_AHBBUSTIMEOUTEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHBBUSTIMEOUTEN - AHB Bus timeout interrupt.Refer Interrupts chapter for more details. </p>

</div>
</div>
<a id="ga57b934aec9a6f80c408f12c988b65153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57b934aec9a6f80c408f12c988b65153">&#9670;&nbsp;</a></span>FLEXSPI_INTEN_AHBCMDERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTEN_AHBCMDERREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_AHBCMDERREN_SHIFT)) &amp; FLEXSPI_INTEN_AHBCMDERREN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHBCMDERREN - AHB triggered Command Sequences Error Detected interrupt enable. </p>

</div>
</div>
<a id="gaa928fd9ffaaba4d5fc6d303327e9eedc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa928fd9ffaaba4d5fc6d303327e9eedc">&#9670;&nbsp;</a></span>FLEXSPI_INTEN_AHBCMDGEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTEN_AHBCMDGEEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_AHBCMDGEEN_SHIFT)) &amp; FLEXSPI_INTEN_AHBCMDGEEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHBCMDGEEN - AHB triggered Command Sequences Grant Timeout interrupt enable. </p>

</div>
</div>
<a id="ga87a198ff82233792961713649adde333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87a198ff82233792961713649adde333">&#9670;&nbsp;</a></span>FLEXSPI_INTEN_IPCMDDONEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTEN_IPCMDDONEEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_IPCMDDONEEN_SHIFT)) &amp; FLEXSPI_INTEN_IPCMDDONEEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPCMDDONEEN - IP triggered Command Sequences Execution finished interrupt enable. </p>

</div>
</div>
<a id="gac2972c68b4670dbc56b20428de91fcbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2972c68b4670dbc56b20428de91fcbb">&#9670;&nbsp;</a></span>FLEXSPI_INTEN_IPCMDERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTEN_IPCMDERREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_IPCMDERREN_SHIFT)) &amp; FLEXSPI_INTEN_IPCMDERREN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPCMDERREN - IP triggered Command Sequences Error Detected interrupt enable. </p>

</div>
</div>
<a id="ga99146719383aaf21015dc4c04cf4c426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99146719383aaf21015dc4c04cf4c426">&#9670;&nbsp;</a></span>FLEXSPI_INTEN_IPCMDGEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTEN_IPCMDGEEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_IPCMDGEEN_SHIFT)) &amp; FLEXSPI_INTEN_IPCMDGEEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPCMDGEEN - IP triggered Command Sequences Grant Timeout interrupt enable. </p>

</div>
</div>
<a id="gafb9e8df9a38028be53d8da97616c98ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb9e8df9a38028be53d8da97616c98ad">&#9670;&nbsp;</a></span>FLEXSPI_INTEN_IPRXWAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTEN_IPRXWAEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_IPRXWAEN_SHIFT)) &amp; FLEXSPI_INTEN_IPRXWAEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPRXWAEN - IP RX FIFO WaterMark available interrupt enable. </p>

</div>
</div>
<a id="ga926bffda0a149b9a4d9d76a8fb7c020b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga926bffda0a149b9a4d9d76a8fb7c020b">&#9670;&nbsp;</a></span>FLEXSPI_INTEN_IPTXWEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTEN_IPTXWEEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_IPTXWEEN_SHIFT)) &amp; FLEXSPI_INTEN_IPTXWEEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPTXWEEN - IP TX FIFO WaterMark empty interrupt enable. </p>

</div>
</div>
<a id="ga3d0c17774db830e692757937faadaafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d0c17774db830e692757937faadaafd">&#9670;&nbsp;</a></span>FLEXSPI_INTEN_SCKSTOPBYRDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTEN_SCKSTOPBYRDEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_SCKSTOPBYRDEN_SHIFT)) &amp; FLEXSPI_INTEN_SCKSTOPBYRDEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCKSTOPBYRDEN - SCLK is stopped during command sequence because Async RX FIFO full interrupt enable. </p>

</div>
</div>
<a id="ga781415b07a63b43ae999ab1f954d6bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga781415b07a63b43ae999ab1f954d6bf6">&#9670;&nbsp;</a></span>FLEXSPI_INTEN_SCKSTOPBYWREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTEN_SCKSTOPBYWREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_SCKSTOPBYWREN_SHIFT)) &amp; FLEXSPI_INTEN_SCKSTOPBYWREN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCKSTOPBYWREN - SCLK is stopped during command sequence because Async TX FIFO empty interrupt enable. </p>

</div>
</div>
<a id="gaaa813acd249888e620dcd6ae3d2b811f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa813acd249888e620dcd6ae3d2b811f">&#9670;&nbsp;</a></span>FLEXSPI_INTEN_SEQTIMEOUTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTEN_SEQTIMEOUTEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTEN_SEQTIMEOUTEN_SHIFT)) &amp; FLEXSPI_INTEN_SEQTIMEOUTEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SEQTIMEOUTEN - Sequence execution timeout interrupt enable.Refer Interrupts chapter for more details. </p>

</div>
</div>
<a id="ga7c4ad88a8d5219e430611922f3edb8ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c4ad88a8d5219e430611922f3edb8ea">&#9670;&nbsp;</a></span>FLEXSPI_INTR_AHBBUSTIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTR_AHBBUSTIMEOUT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_AHBBUSTIMEOUT_SHIFT)) &amp; FLEXSPI_INTR_AHBBUSTIMEOUT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHBBUSTIMEOUT - AHB Bus timeout interrupt.Refer Interrupts chapter for more details. </p>

</div>
</div>
<a id="ga9ccbeeaf0c2777354d9c1739eb597dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ccbeeaf0c2777354d9c1739eb597dee">&#9670;&nbsp;</a></span>FLEXSPI_INTR_AHBCMDERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTR_AHBCMDERR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_AHBCMDERR_SHIFT)) &amp; FLEXSPI_INTR_AHBCMDERR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHBCMDERR - AHB triggered Command Sequences Error Detected interrupt. When an error detected for AHB command, this command will be ignored and not executed at all. </p>

</div>
</div>
<a id="ga2d8ac13e6e9d70819f57b92201aed900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d8ac13e6e9d70819f57b92201aed900">&#9670;&nbsp;</a></span>FLEXSPI_INTR_AHBCMDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTR_AHBCMDGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_AHBCMDGE_SHIFT)) &amp; FLEXSPI_INTR_AHBCMDGE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHBCMDGE - AHB triggered Command Sequences Grant Timeout interrupt. </p>

</div>
</div>
<a id="ga2311c0988618743fe63c3f5ea53507ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2311c0988618743fe63c3f5ea53507ca">&#9670;&nbsp;</a></span>FLEXSPI_INTR_IPCMDDONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTR_IPCMDDONE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_IPCMDDONE_SHIFT)) &amp; FLEXSPI_INTR_IPCMDDONE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPCMDDONE - IP triggered Command Sequences Execution finished interrupt. This interrupt is also generated when there is IPCMDGE or IPCMDERR interrupt generated. </p>

</div>
</div>
<a id="ga99b82987033ce9257275b80aa09a63f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99b82987033ce9257275b80aa09a63f5">&#9670;&nbsp;</a></span>FLEXSPI_INTR_IPCMDERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTR_IPCMDERR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_IPCMDERR_SHIFT)) &amp; FLEXSPI_INTR_IPCMDERR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPCMDERR - IP triggered Command Sequences Error Detected interrupt. When an error detected for IP command, this command will be ignored and not executed at all. </p>

</div>
</div>
<a id="ga3e4873e24108a1105fabf5f87b62caff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e4873e24108a1105fabf5f87b62caff">&#9670;&nbsp;</a></span>FLEXSPI_INTR_IPCMDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTR_IPCMDGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_IPCMDGE_SHIFT)) &amp; FLEXSPI_INTR_IPCMDGE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPCMDGE - IP triggered Command Sequences Grant Timeout interrupt. </p>

</div>
</div>
<a id="ga7080218ffda56f6a7d5effff29c84d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7080218ffda56f6a7d5effff29c84d9e">&#9670;&nbsp;</a></span>FLEXSPI_INTR_IPRXWA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTR_IPRXWA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_IPRXWA_SHIFT)) &amp; FLEXSPI_INTR_IPRXWA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPRXWA - IP RX FIFO watermark available interrupt. </p>

</div>
</div>
<a id="ga94f5085c1de8c9bef340b5c225af2fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94f5085c1de8c9bef340b5c225af2fcc">&#9670;&nbsp;</a></span>FLEXSPI_INTR_IPTXWE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTR_IPTXWE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_IPTXWE_SHIFT)) &amp; FLEXSPI_INTR_IPTXWE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPTXWE - IP TX FIFO watermark empty interrupt. </p>

</div>
</div>
<a id="ga786290f23ecf8f8f107b7ff0d117b987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga786290f23ecf8f8f107b7ff0d117b987">&#9670;&nbsp;</a></span>FLEXSPI_INTR_SCKSTOPBYRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTR_SCKSTOPBYRD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_SCKSTOPBYRD_SHIFT)) &amp; FLEXSPI_INTR_SCKSTOPBYRD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCKSTOPBYRD - SCLK is stopped during command sequence because Async RX FIFO full interrupt. </p>

</div>
</div>
<a id="gaa5352d4a7a01c45909ed936b100e2a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5352d4a7a01c45909ed936b100e2a89">&#9670;&nbsp;</a></span>FLEXSPI_INTR_SCKSTOPBYWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTR_SCKSTOPBYWR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_SCKSTOPBYWR_SHIFT)) &amp; FLEXSPI_INTR_SCKSTOPBYWR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCKSTOPBYWR - SCLK is stopped during command sequence because Async TX FIFO empty interrupt. </p>

</div>
</div>
<a id="ga7b5902ee610e01f4c562068135017da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b5902ee610e01f4c562068135017da2">&#9670;&nbsp;</a></span>FLEXSPI_INTR_SEQTIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_INTR_SEQTIMEOUT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_INTR_SEQTIMEOUT_SHIFT)) &amp; FLEXSPI_INTR_SEQTIMEOUT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SEQTIMEOUT - Sequence execution timeout interrupt. </p>

</div>
</div>
<a id="ga0b3f14a6cb8ce3949a70d72bda7f891b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b3f14a6cb8ce3949a70d72bda7f891b">&#9670;&nbsp;</a></span>FLEXSPI_IPCMD_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPCMD_TRG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPCMD_TRG_SHIFT)) &amp; FLEXSPI_IPCMD_TRG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRG - Setting this bit will trigger an IP Command. </p>

</div>
</div>
<a id="ga06931abac08fe6f974171fbf50752dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06931abac08fe6f974171fbf50752dd8">&#9670;&nbsp;</a></span>FLEXSPI_IPCR0_SFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPCR0_SFAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPCR0_SFAR_SHIFT)) &amp; FLEXSPI_IPCR0_SFAR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SFAR - Serial Flash Address for IP command. </p>

</div>
</div>
<a id="ga61ebec8de78e4d5630a01b587d894663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61ebec8de78e4d5630a01b587d894663">&#9670;&nbsp;</a></span>FLEXSPI_IPCR1_IDATSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPCR1_IDATSZ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPCR1_IDATSZ_SHIFT)) &amp; FLEXSPI_IPCR1_IDATSZ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IDATSZ - Flash Read/Program Data Size (in Bytes) for IP command. </p>

</div>
</div>
<a id="gad0dd01584fafaffd500e8fdb1f5c29a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0dd01584fafaffd500e8fdb1f5c29a5">&#9670;&nbsp;</a></span>FLEXSPI_IPCR1_IPAREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPCR1_IPAREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPCR1_IPAREN_SHIFT)) &amp; FLEXSPI_IPCR1_IPAREN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPAREN - Parallel mode Enabled for IP command. 0b0..Flash will be accessed in Individual mode. 0b1..Flash will be accessed in Parallel mode. </p>

</div>
</div>
<a id="ga95694879fc609add63cf8ef04298f04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95694879fc609add63cf8ef04298f04b">&#9670;&nbsp;</a></span>FLEXSPI_IPCR1_ISEQID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPCR1_ISEQID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPCR1_ISEQID_SHIFT)) &amp; FLEXSPI_IPCR1_ISEQID_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISEQID - Sequence Index in LUT for IP command. </p>

</div>
</div>
<a id="ga77cc041a2313e7e77dbd31da89d15e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77cc041a2313e7e77dbd31da89d15e1b">&#9670;&nbsp;</a></span>FLEXSPI_IPCR1_ISEQNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPCR1_ISEQNUM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPCR1_ISEQNUM_SHIFT)) &amp; FLEXSPI_IPCR1_ISEQNUM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISEQNUM - Sequence Number for IP command: ISEQNUM+1. </p>

</div>
</div>
<a id="gaabed0f80567969a9efe2d50fd31aa80e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabed0f80567969a9efe2d50fd31aa80e">&#9670;&nbsp;</a></span>FLEXSPI_IPRXFCR_CLRIPRXF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPRXFCR_CLRIPRXF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPRXFCR_CLRIPRXF_SHIFT)) &amp; FLEXSPI_IPRXFCR_CLRIPRXF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLRIPRXF - Clear all valid data entries in IP RX FIFO. </p>

</div>
</div>
<a id="gaf665062eccb25d9173dcb8522af0b55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf665062eccb25d9173dcb8522af0b55c">&#9670;&nbsp;</a></span>FLEXSPI_IPRXFCR_RXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPRXFCR_RXDMAEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPRXFCR_RXDMAEN_SHIFT)) &amp; FLEXSPI_IPRXFCR_RXDMAEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXDMAEN - IP RX FIFO reading by DMA enabled. 0b0..IP RX FIFO would be read by processor. 0b1..IP RX FIFO would be read by DMA. </p>

</div>
</div>
<a id="ga9cb476395650a4cde51ab795b8ac4f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cb476395650a4cde51ab795b8ac4f27">&#9670;&nbsp;</a></span>FLEXSPI_IPRXFCR_RXWMRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPRXFCR_RXWMRK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPRXFCR_RXWMRK_SHIFT)) &amp; FLEXSPI_IPRXFCR_RXWMRK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXWMRK - Watermark level is (RXWMRK+1)*64 Bits. </p>

</div>
</div>
<a id="ga4509dfb3f8e8fbbe02b80d089a206487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4509dfb3f8e8fbbe02b80d089a206487">&#9670;&nbsp;</a></span>FLEXSPI_IPRXFSTS_FILL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPRXFSTS_FILL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPRXFSTS_FILL_SHIFT)) &amp; FLEXSPI_IPRXFSTS_FILL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILL - Fill level of IP RX FIFO. </p>

</div>
</div>
<a id="gaac9ea93fe32f21176bfdd4a624026aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac9ea93fe32f21176bfdd4a624026aa8">&#9670;&nbsp;</a></span>FLEXSPI_IPRXFSTS_RDCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPRXFSTS_RDCNTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPRXFSTS_RDCNTR_SHIFT)) &amp; FLEXSPI_IPRXFSTS_RDCNTR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RDCNTR - Total Read Data Counter: RDCNTR * 64 Bits. </p>

</div>
</div>
<a id="gae0eeba1a923803cf2406e623068f61a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0eeba1a923803cf2406e623068f61a6">&#9670;&nbsp;</a></span>FLEXSPI_IPTXFCR_CLRIPTXF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPTXFCR_CLRIPTXF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPTXFCR_CLRIPTXF_SHIFT)) &amp; FLEXSPI_IPTXFCR_CLRIPTXF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLRIPTXF - Clear all valid data entries in IP TX FIFO. </p>

</div>
</div>
<a id="ga2c31973323e1e909f98fac6ead4baad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c31973323e1e909f98fac6ead4baad6">&#9670;&nbsp;</a></span>FLEXSPI_IPTXFCR_TXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPTXFCR_TXDMAEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPTXFCR_TXDMAEN_SHIFT)) &amp; FLEXSPI_IPTXFCR_TXDMAEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXDMAEN - IP TX FIFO filling by DMA enabled. 0b0..IP TX FIFO would be filled by processor. 0b1..IP TX FIFO would be filled by DMA. </p>

</div>
</div>
<a id="ga97f4d11cd483a0f529a64342240cb664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97f4d11cd483a0f529a64342240cb664">&#9670;&nbsp;</a></span>FLEXSPI_IPTXFCR_TXWMRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPTXFCR_TXWMRK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPTXFCR_TXWMRK_SHIFT)) &amp; FLEXSPI_IPTXFCR_TXWMRK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXWMRK - Watermark level is (TXWMRK+1)*64 Bits. </p>

</div>
</div>
<a id="gac6c38bc12c5728cdc5bf6c04a706909f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6c38bc12c5728cdc5bf6c04a706909f">&#9670;&nbsp;</a></span>FLEXSPI_IPTXFSTS_FILL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPTXFSTS_FILL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPTXFSTS_FILL_SHIFT)) &amp; FLEXSPI_IPTXFSTS_FILL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILL - Fill level of IP TX FIFO. </p>

</div>
</div>
<a id="ga9fe583fc98389200b61ebc6b556ca3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fe583fc98389200b61ebc6b556ca3ef">&#9670;&nbsp;</a></span>FLEXSPI_IPTXFSTS_WRCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_IPTXFSTS_WRCNTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_IPTXFSTS_WRCNTR_SHIFT)) &amp; FLEXSPI_IPTXFSTS_WRCNTR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WRCNTR - Total Write Data Counter: WRCNTR * 64 Bits. </p>

</div>
</div>
<a id="ga04c0f5e26bdd839b920aff64222d35f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04c0f5e26bdd839b920aff64222d35f7">&#9670;&nbsp;</a></span>FLEXSPI_LUT_NUM_PADS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_LUT_NUM_PADS0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUT_NUM_PADS0_SHIFT)) &amp; FLEXSPI_LUT_NUM_PADS0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_PADS0 - NUM_PADS0 </p>

</div>
</div>
<a id="gac8440d15dd3720999ecd892fc6cafa76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8440d15dd3720999ecd892fc6cafa76">&#9670;&nbsp;</a></span>FLEXSPI_LUT_NUM_PADS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_LUT_NUM_PADS1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUT_NUM_PADS1_SHIFT)) &amp; FLEXSPI_LUT_NUM_PADS1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_PADS1 - NUM_PADS1 </p>

</div>
</div>
<a id="gaf7b492fec140a1b833283e772e73da67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7b492fec140a1b833283e772e73da67">&#9670;&nbsp;</a></span>FLEXSPI_LUT_OPCODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_LUT_OPCODE0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUT_OPCODE0_SHIFT)) &amp; FLEXSPI_LUT_OPCODE0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPCODE0 - OPCODE </p>

</div>
</div>
<a id="ga42ef8d9cc1278d2ad0e851b41cdd63f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42ef8d9cc1278d2ad0e851b41cdd63f8">&#9670;&nbsp;</a></span>FLEXSPI_LUT_OPCODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_LUT_OPCODE1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUT_OPCODE1_SHIFT)) &amp; FLEXSPI_LUT_OPCODE1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPCODE1 - OPCODE1 </p>

</div>
</div>
<a id="ga72e3967910ebff08bb8eebf43bb4bff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72e3967910ebff08bb8eebf43bb4bff2">&#9670;&nbsp;</a></span>FLEXSPI_LUT_OPERAND0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_LUT_OPERAND0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUT_OPERAND0_SHIFT)) &amp; FLEXSPI_LUT_OPERAND0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPERAND0 - OPERAND0 </p>

</div>
</div>
<a id="ga08522a042b8a5292617a0728d4eada89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08522a042b8a5292617a0728d4eada89">&#9670;&nbsp;</a></span>FLEXSPI_LUT_OPERAND1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_LUT_OPERAND1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUT_OPERAND1_SHIFT)) &amp; FLEXSPI_LUT_OPERAND1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPERAND1 - OPERAND1 </p>

</div>
</div>
<a id="ga6795d0922e31c360a78ef955696c0a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6795d0922e31c360a78ef955696c0a19">&#9670;&nbsp;</a></span>FLEXSPI_LUTCR_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_LUTCR_LOCK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUTCR_LOCK_SHIFT)) &amp; FLEXSPI_LUTCR_LOCK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK - Lock LUT </p>

</div>
</div>
<a id="gad0ee5c74c5a92f96be1b9dcbcbff6ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0ee5c74c5a92f96be1b9dcbcbff6ee3">&#9670;&nbsp;</a></span>FLEXSPI_LUTCR_UNLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_LUTCR_UNLOCK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUTCR_UNLOCK_SHIFT)) &amp; FLEXSPI_LUTCR_UNLOCK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UNLOCK - Unlock LUT </p>

</div>
</div>
<a id="ga55177e9e3fe168db019ad1f01804007a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55177e9e3fe168db019ad1f01804007a">&#9670;&nbsp;</a></span>FLEXSPI_LUTKEY_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_LUTKEY_KEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_LUTKEY_KEY_SHIFT)) &amp; FLEXSPI_LUTKEY_KEY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>KEY - The Key to lock or unlock LUT. </p>

</div>
</div>
<a id="ga5dda6b9ff6670c3da2ef9d8d8f543083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dda6b9ff6670c3da2ef9d8d8f543083">&#9670;&nbsp;</a></span>FLEXSPI_MCR0_AHBGRANTWAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR0_AHBGRANTWAIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_AHBGRANTWAIT_SHIFT)) &amp; FLEXSPI_MCR0_AHBGRANTWAIT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHBGRANTWAIT - Timeout wait cycle for AHB command grant. </p>

</div>
</div>
<a id="gaf3ce0e3b8d6b282071cb7c606a9a17ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3ce0e3b8d6b282071cb7c606a9a17ec">&#9670;&nbsp;</a></span>FLEXSPI_MCR0_ARDFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR0_ARDFEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_ARDFEN_SHIFT)) &amp; FLEXSPI_MCR0_ARDFEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARDFEN - Enable AHB bus Read Access to IP RX FIFO. 0b0..IP RX FIFO should be read by IP Bus. AHB Bus read access to IP RX FIFO memory space will get bus error response. 0b1..IP RX FIFO should be read by AHB Bus. IP Bus read access to IP RX FIFO memory space will always return data zero but no bus error response. </p>

</div>
</div>
<a id="ga4c6ab93f8c3bff34ac0165157ff27816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c6ab93f8c3bff34ac0165157ff27816">&#9670;&nbsp;</a></span>FLEXSPI_MCR0_ATDFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR0_ATDFEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_ATDFEN_SHIFT)) &amp; FLEXSPI_MCR0_ATDFEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATDFEN - Enable AHB bus Write Access to IP TX FIFO. 0b0..IP TX FIFO should be written by IP Bus. AHB Bus write access to IP TX FIFO memory space will get bus error response. 0b1..IP TX FIFO should be written by AHB Bus. IP Bus write access to IP TX FIFO memory space will be ignored but no bus error response. </p>

</div>
</div>
<a id="ga9e58119a0cce95900fc2226527b64b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e58119a0cce95900fc2226527b64b18">&#9670;&nbsp;</a></span>FLEXSPI_MCR0_COMBINATIONEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR0_COMBINATIONEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_COMBINATIONEN_SHIFT)) &amp; FLEXSPI_MCR0_COMBINATIONEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COMBINATIONEN - This bit is to support Flash Octal mode access by combining Port A and B Data pins (A_DATA[3:0] and B_DATA[3:0]). 0b0..Disable. 0b1..Enable. </p>

</div>
</div>
<a id="gaa510bec64720ad647d99cd81edc1a05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa510bec64720ad647d99cd81edc1a05a">&#9670;&nbsp;</a></span>FLEXSPI_MCR0_DOZEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR0_DOZEEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_DOZEEN_SHIFT)) &amp; FLEXSPI_MCR0_DOZEEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DOZEEN - Doze mode enable bit 0b0..Doze mode support disabled. AHB clock and serial clock will not be gated off when there is doze mode request from system. 0b1..Doze mode support enabled. AHB clock and serial clock will be gated off when there is doze mode request from system. </p>

</div>
</div>
<a id="gadc50b2dbc3f32cd2dddc1d100f765b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc50b2dbc3f32cd2dddc1d100f765b9e">&#9670;&nbsp;</a></span>FLEXSPI_MCR0_HSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR0_HSEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_HSEN_SHIFT)) &amp; FLEXSPI_MCR0_HSEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSEN - Half Speed Serial Flash access Enable. 0b0..Disable divide by 2 of serial flash clock for half speed commands. 0b1..Enable divide by 2 of serial flash clock for half speed commands. </p>

</div>
</div>
<a id="ga51d10a849658aa4edcb3f2b6647eb1ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d10a849658aa4edcb3f2b6647eb1ef">&#9670;&nbsp;</a></span>FLEXSPI_MCR0_IPGRANTWAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR0_IPGRANTWAIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_IPGRANTWAIT_SHIFT)) &amp; FLEXSPI_MCR0_IPGRANTWAIT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPGRANTWAIT - Time out wait cycle for IP command grant. </p>

</div>
</div>
<a id="gab2b3134a4c8a45b287cd370b3426d4ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2b3134a4c8a45b287cd370b3426d4ad">&#9670;&nbsp;</a></span>FLEXSPI_MCR0_MDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR0_MDIS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_MDIS_SHIFT)) &amp; FLEXSPI_MCR0_MDIS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDIS - Module Disable </p>

</div>
</div>
<a id="gab565195de2ba50e8e5ddceb2e5eb6dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab565195de2ba50e8e5ddceb2e5eb6dae">&#9670;&nbsp;</a></span>FLEXSPI_MCR0_RXCLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR0_RXCLKSRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_RXCLKSRC_SHIFT)) &amp; FLEXSPI_MCR0_RXCLKSRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXCLKSRC - Sample Clock source selection for Flash Reading 0b00..Dummy Read strobe generated by FlexSPI Controller and loopback internally. 0b01..Dummy Read strobe generated by FlexSPI Controller and loopback from DQS pad. 0b10..Reserved 0b11..Flash provided Read strobe and input from DQS pad </p>

</div>
</div>
<a id="gaa55860c821c01e330925e4bbf15b0460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa55860c821c01e330925e4bbf15b0460">&#9670;&nbsp;</a></span>FLEXSPI_MCR0_SCKFREERUNEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR0_SCKFREERUNEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_SCKFREERUNEN_SHIFT)) &amp; FLEXSPI_MCR0_SCKFREERUNEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCKFREERUNEN - This bit is used to force SCLK output free-running. For FPGA applications, external device may use SCLK as reference clock to its internal PLL. If SCLK free-running is enabled, data sampling with loopback clock from SCLK pad is not supported (MCR0[RXCLKSRC]=2). 0b0..Disable. 0b1..Enable. </p>

</div>
</div>
<a id="ga85fe8f9865448ed5c2b5d4072a07315f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85fe8f9865448ed5c2b5d4072a07315f">&#9670;&nbsp;</a></span>FLEXSPI_MCR0_SERCLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR0_SERCLKDIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_SERCLKDIV_SHIFT)) &amp; FLEXSPI_MCR0_SERCLKDIV_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SERCLKDIV - The serial root clock could be divided inside FlexSPI . Refer Clocks chapter for more details on clocking. 0b000..Divided by 1 0b001..Divided by 2 0b010..Divided by 3 0b011..Divided by 4 0b100..Divided by 5 0b101..Divided by 6 0b110..Divided by 7 0b111..Divided by 8 </p>

</div>
</div>
<a id="ga566cc9ef86295023266659cd3c1c6f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga566cc9ef86295023266659cd3c1c6f1a">&#9670;&nbsp;</a></span>FLEXSPI_MCR0_SWRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR0_SWRESET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR0_SWRESET_SHIFT)) &amp; FLEXSPI_MCR0_SWRESET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWRESET - Software Reset </p>

</div>
</div>
<a id="ga604edf231dd00ae7df43f716811915b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga604edf231dd00ae7df43f716811915b0">&#9670;&nbsp;</a></span>FLEXSPI_MCR2_CLRAHBBUFOPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR2_CLRAHBBUFOPT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR2_CLRAHBBUFOPT_SHIFT)) &amp; FLEXSPI_MCR2_CLRAHBBUFOPT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLRAHBBUFOPT - This bit determines whether AHB RX Buffer and AHB TX Buffer will be cleaned automatically when FlexSPI returns STOP mode ACK. Software should set this bit if AHB RX Buffer or AHB TX Buffer will be powered off in STOP mode. Otherwise AHB read access after exiting STOP mode may hit AHB RX Buffer or AHB TX Buffer but their data entries are invalid. 0b0..AHB RX/TX Buffer will not be cleaned automatically when FlexSPI return Stop mode ACK. 0b1..AHB RX/TX Buffer will be cleaned automatically when FlexSPI return Stop mode ACK. </p>

</div>
</div>
<a id="ga298b45a5ee20af50d232d002a3afc82d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga298b45a5ee20af50d232d002a3afc82d">&#9670;&nbsp;</a></span>FLEXSPI_MCR2_CLRLEARNPHASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR2_CLRLEARNPHASE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR2_CLRLEARNPHASE_SHIFT)) &amp; FLEXSPI_MCR2_CLRLEARNPHASE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLRLEARNPHASE - The sampling clock phase selection will be reset to phase 0 when this bit is written with 0x1. This bit will be auto-cleared immediately. </p>

</div>
</div>
<a id="gaae186b20245c48f8d008a701298563ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae186b20245c48f8d008a701298563ac">&#9670;&nbsp;</a></span>FLEXSPI_MCR2_RESUMEWAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR2_RESUMEWAIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR2_RESUMEWAIT_SHIFT)) &amp; FLEXSPI_MCR2_RESUMEWAIT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESUMEWAIT - Wait cycle (in AHB clock cycle) for idle state before suspended command sequence resumed. </p>

</div>
</div>
<a id="ga27f27527870b37f476847473a77f2ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27f27527870b37f476847473a77f2ee9">&#9670;&nbsp;</a></span>FLEXSPI_MCR2_SAMEDEVICEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR2_SAMEDEVICEEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR2_SAMEDEVICEEN_SHIFT)) &amp; FLEXSPI_MCR2_SAMEDEVICEEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAMEDEVICEEN - All external devices are same devices (both in types and size) for A1/A2/B1/B2. 0b0..In Individual mode, FLSHA1CRx/FLSHA2CRx/FLSHB1CRx/FLSHB2CRx register setting will be applied to Flash A1/A2/B1/B2 separately. In Parallel mode, FLSHA1CRx register setting will be applied to Flash A1 and B1, FLSHA2CRx register setting will be applied to Flash A2 and B2. FLSHB1CRx/FLSHB2CRx register settings will be ignored. 0b1..FLSHA1CR0/FLSHA1CR1/FLSHA1CR2 register settings will be applied to Flash A1/A2/B1/B2. FLSHA2CRx/FLSHB1CRx/FLSHB2CRx will be ignored. </p>

</div>
</div>
<a id="ga8d06d04860adbf02de06664737dc246c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d06d04860adbf02de06664737dc246c">&#9670;&nbsp;</a></span>FLEXSPI_MCR2_SCKBDIFFOPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_MCR2_SCKBDIFFOPT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_MCR2_SCKBDIFFOPT_SHIFT)) &amp; FLEXSPI_MCR2_SCKBDIFFOPT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCKBDIFFOPT - B_SCLK pad can be used as A_SCLK differential clock output (inverted clock to A_SCLK). In this case, port B flash access is not available. After changing the value of this field, MCR0[SWRESET] should be set. 0b1..B_SCLK pad is used as port A SCLK inverted clock output (Differential clock to A_SCLK). Port B flash access is not available. 0b0..B_SCLK pad is used as port B SCLK clock output. Port B flash access is available. </p>

</div>
</div>
<a id="ga13bc965351b497ababb3ef80c225209f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13bc965351b497ababb3ef80c225209f">&#9670;&nbsp;</a></span>FLEXSPI_RFDR_RXDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_RFDR_RXDATA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_RFDR_RXDATA_SHIFT)) &amp; FLEXSPI_RFDR_RXDATA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXDATA - RX Data </p>

</div>
</div>
<a id="ga1c1e1383aba1596b7721795ab93df11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c1e1383aba1596b7721795ab93df11e">&#9670;&nbsp;</a></span>FLEXSPI_STS0_ARBCMDSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_STS0_ARBCMDSRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS0_ARBCMDSRC_SHIFT)) &amp; FLEXSPI_STS0_ARBCMDSRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARBCMDSRC - This status field indicates the trigger source of current command sequence granted by arbitrator. This field value is meaningless when ARB_CTL is not busy (STS0[ARBIDLE]=0x1). 0b00..Triggered by AHB read command (triggered by AHB read). 0b01..Triggered by AHB write command (triggered by AHB Write). 0b10..Triggered by IP command (triggered by setting register bit IPCMD.TRG). 0b11..Triggered by suspended command (resumed). </p>

</div>
</div>
<a id="ga493c6dfb8d57d3fe1a0bac3b54dc3094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga493c6dfb8d57d3fe1a0bac3b54dc3094">&#9670;&nbsp;</a></span>FLEXSPI_STS0_ARBIDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_STS0_ARBIDLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS0_ARBIDLE_SHIFT)) &amp; FLEXSPI_STS0_ARBIDLE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARBIDLE - This status bit indicates the state machine in ARB_CTL is busy and there is command sequence granted by arbitrator and not finished yet on FlexSPI interface. When ARB_CTL state (ARBIDLE=0x1) is idle, there will be no transaction on FlexSPI interface also (SEQIDLE=0x1). So this bit should be polled to wait for FlexSPI controller become idle instead of SEQIDLE. </p>

</div>
</div>
<a id="ga3a332aa456b0fb2126167708bc914960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a332aa456b0fb2126167708bc914960">&#9670;&nbsp;</a></span>FLEXSPI_STS0_SEQIDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_STS0_SEQIDLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS0_SEQIDLE_SHIFT)) &amp; FLEXSPI_STS0_SEQIDLE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SEQIDLE - This status bit indicates the state machine in SEQ_CTL is idle and there is command sequence executing on FlexSPI interface. </p>

</div>
</div>
<a id="ga5bd2b2da843932fec87e71f07e9ead78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bd2b2da843932fec87e71f07e9ead78">&#9670;&nbsp;</a></span>FLEXSPI_STS1_AHBCMDERRCODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_STS1_AHBCMDERRCODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS1_AHBCMDERRCODE_SHIFT)) &amp; FLEXSPI_STS1_AHBCMDERRCODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHBCMDERRCODE - Indicates the Error Code when AHB command Error detected. This field will be cleared when INTR[AHBCMDERR] is write-1-clear(w1c). 0b0000..No error. 0b0010..AHB Write command with JMP_ON_CS instruction used in the sequence. 0b0011..There is unknown instruction opcode in the sequence. 0b0100..Instruction DUMMY_SDR/DUMMY_RWDS_SDR used in DDR sequence. 0b0101..Instruction DUMMY_DDR/DUMMY_RWDS_DDR used in SDR sequence. 0b1110..Sequence execution timeout. </p>

</div>
</div>
<a id="gaa9eeffd7e522e87c772026f907e721ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9eeffd7e522e87c772026f907e721ef">&#9670;&nbsp;</a></span>FLEXSPI_STS1_AHBCMDERRID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_STS1_AHBCMDERRID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS1_AHBCMDERRID_SHIFT)) &amp; FLEXSPI_STS1_AHBCMDERRID_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHBCMDERRID - Indicates the sequence index when an AHB command error is detected. This field will be cleared when INTR[AHBCMDERR] is write-1-clear(w1c). </p>

</div>
</div>
<a id="gae4c08673966e89864d5bf1362231b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4c08673966e89864d5bf1362231b885">&#9670;&nbsp;</a></span>FLEXSPI_STS1_IPCMDERRCODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_STS1_IPCMDERRCODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS1_IPCMDERRCODE_SHIFT)) &amp; FLEXSPI_STS1_IPCMDERRCODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPCMDERRCODE - Indicates the Error Code when IP command Error detected. This field will be cleared when INTR[IPCMDERR] is write-1-clear(w1c). 0b0000..No error. 0b0010..IP command with JMP_ON_CS instruction used in the sequence. 0b0011..There is unknown instruction opcode in the sequence. 0b0100..Instruction DUMMY_SDR/DUMMY_RWDS_SDR used in DDR sequence. 0b0101..Instruction DUMMY_DDR/DUMMY_RWDS_DDR used in SDR sequence. 0b0110..Flash access start address exceed the whole flash address range (A1/A2/B1/B2). 0b1110..Sequence execution timeout. 0b1111..Flash boundary crossed. </p>

</div>
</div>
<a id="gab81b86f382cd355382a7777e87a1b8a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab81b86f382cd355382a7777e87a1b8a1">&#9670;&nbsp;</a></span>FLEXSPI_STS1_IPCMDERRID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_STS1_IPCMDERRID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS1_IPCMDERRID_SHIFT)) &amp; FLEXSPI_STS1_IPCMDERRID_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPCMDERRID - Indicates the sequence Index when IP command error detected. This field will be cleared when INTR[IPCMDERR] is write-1-clear(w1c). </p>

</div>
</div>
<a id="ga61e7586be2ef5b6f0f4db6a7a33221a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61e7586be2ef5b6f0f4db6a7a33221a9">&#9670;&nbsp;</a></span>FLEXSPI_STS2_AREFLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_STS2_AREFLOCK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_AREFLOCK_SHIFT)) &amp; FLEXSPI_STS2_AREFLOCK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AREFLOCK - Flash A sample clock reference delay line locked. </p>

</div>
</div>
<a id="ga7bb85bf4504dd70c8fc450b3c356c086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bb85bf4504dd70c8fc450b3c356c086">&#9670;&nbsp;</a></span>FLEXSPI_STS2_AREFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_STS2_AREFSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_AREFSEL_SHIFT)) &amp; FLEXSPI_STS2_AREFSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AREFSEL - Flash A sample clock reference delay line delay cell number selection. </p>

</div>
</div>
<a id="ga8834b9027684661e1a801e315971b1cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8834b9027684661e1a801e315971b1cc">&#9670;&nbsp;</a></span>FLEXSPI_STS2_ASLVLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_STS2_ASLVLOCK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_ASLVLOCK_SHIFT)) &amp; FLEXSPI_STS2_ASLVLOCK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ASLVLOCK - Flash A sample clock slave delay line locked. </p>

</div>
</div>
<a id="gac78f2a1687e41007fce07aa3b0f05b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac78f2a1687e41007fce07aa3b0f05b00">&#9670;&nbsp;</a></span>FLEXSPI_STS2_ASLVSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_STS2_ASLVSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_ASLVSEL_SHIFT)) &amp; FLEXSPI_STS2_ASLVSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ASLVSEL - Flash A sample clock slave delay line delay cell number selection . </p>

</div>
</div>
<a id="ga5f86f9dec4a6ffc05178d4c1c520d6f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f86f9dec4a6ffc05178d4c1c520d6f5">&#9670;&nbsp;</a></span>FLEXSPI_STS2_BREFLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_STS2_BREFLOCK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_BREFLOCK_SHIFT)) &amp; FLEXSPI_STS2_BREFLOCK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BREFLOCK - Flash B sample clock reference delay line locked. </p>

</div>
</div>
<a id="ga73cc8860ff29d654158b6cddda764646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73cc8860ff29d654158b6cddda764646">&#9670;&nbsp;</a></span>FLEXSPI_STS2_BREFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_STS2_BREFSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_BREFSEL_SHIFT)) &amp; FLEXSPI_STS2_BREFSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BREFSEL - Flash B sample clock reference delay line delay cell number selection. </p>

</div>
</div>
<a id="gab774b5a882c328e80df064e0bae6d767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab774b5a882c328e80df064e0bae6d767">&#9670;&nbsp;</a></span>FLEXSPI_STS2_BSLVLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_STS2_BSLVLOCK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_BSLVLOCK_SHIFT)) &amp; FLEXSPI_STS2_BSLVLOCK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BSLVLOCK - Flash B sample clock slave delay line locked. </p>

</div>
</div>
<a id="ga211e3bb1c77e3a73b5200b876d3c0772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga211e3bb1c77e3a73b5200b876d3c0772">&#9670;&nbsp;</a></span>FLEXSPI_STS2_BSLVSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_STS2_BSLVSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_STS2_BSLVSEL_SHIFT)) &amp; FLEXSPI_STS2_BSLVSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BSLVSEL - Flash B sample clock slave delay line delay cell number selection. </p>

</div>
</div>
<a id="gaa70075b7bdda6bda13082179b2a97eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa70075b7bdda6bda13082179b2a97eef">&#9670;&nbsp;</a></span>FLEXSPI_TFDR_TXDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXSPI_TFDR_TXDATA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXSPI_TFDR_TXDATA_SHIFT)) &amp; FLEXSPI_TFDR_TXDATA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXDATA - TX Data </p>

</div>
</div>
<a id="ga2d58f54046a7a0e4a46459e41613e92c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d58f54046a7a0e4a46459e41613e92c">&#9670;&nbsp;</a></span>PWM_INTEN_CA0IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INTEN_CA0IE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_CA0IE_SHIFT)) &amp; PWM_INTEN_CA0IE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CA0IE - Capture A 0 Interrupt Enable 0b0..Interrupt request disabled for STS[CFA0]. 0b1..Interrupt request enabled for STS[CFA0]. </p>

</div>
</div>
<a id="gab83156ab8fed07dfbeec05579c0d9511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab83156ab8fed07dfbeec05579c0d9511">&#9670;&nbsp;</a></span>PWM_INTEN_CA1IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INTEN_CA1IE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_CA1IE_SHIFT)) &amp; PWM_INTEN_CA1IE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CA1IE - Capture A 1 Interrupt Enable 0b0..Interrupt request disabled for STS[CFA1]. 0b1..Interrupt request enabled for STS[CFA1]. </p>

</div>
</div>
<a id="ga841c857ddc8d9917a873ab36df733aad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga841c857ddc8d9917a873ab36df733aad">&#9670;&nbsp;</a></span>PWM_INTEN_CB0IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INTEN_CB0IE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_CB0IE_SHIFT)) &amp; PWM_INTEN_CB0IE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CB0IE - Capture B 0 Interrupt Enable 0b0..Interrupt request disabled for STS[CFB0]. 0b1..Interrupt request enabled for STS[CFB0]. </p>

</div>
</div>
<a id="gabc802ea1b147c539c168a995aec1acef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc802ea1b147c539c168a995aec1acef">&#9670;&nbsp;</a></span>PWM_INTEN_CB1IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INTEN_CB1IE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_CB1IE_SHIFT)) &amp; PWM_INTEN_CB1IE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CB1IE - Capture B 1 Interrupt Enable 0b0..Interrupt request disabled for STS[CFB1]. 0b1..Interrupt request enabled for STS[CFB1]. </p>

</div>
</div>
<a id="ga55ae6f4422858ed263df67b4524e34f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55ae6f4422858ed263df67b4524e34f4">&#9670;&nbsp;</a></span>PWM_INTEN_CMPIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INTEN_CMPIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_CMPIE_SHIFT)) &amp; PWM_INTEN_CMPIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMPIE - Compare Interrupt Enables 0b000000..The corresponding STS[CMPF] bit will not cause an interrupt request. 0b000001..The corresponding STS[CMPF] bit will cause an interrupt request. </p>

</div>
</div>
<a id="gab719c6437646c24b01867a7f73d77bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab719c6437646c24b01867a7f73d77bc5">&#9670;&nbsp;</a></span>PWM_INTEN_CX0IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INTEN_CX0IE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_CX0IE_SHIFT)) &amp; PWM_INTEN_CX0IE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CX0IE - Capture X 0 Interrupt Enable 0b0..Interrupt request disabled for STS[CFX0]. 0b1..Interrupt request enabled for STS[CFX0]. </p>

</div>
</div>
<a id="ga6eebcdd4ff02e4f85cbfa74dfc2f7dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6eebcdd4ff02e4f85cbfa74dfc2f7dc4">&#9670;&nbsp;</a></span>PWM_INTEN_CX1IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INTEN_CX1IE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_CX1IE_SHIFT)) &amp; PWM_INTEN_CX1IE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CX1IE - Capture X 1 Interrupt Enable 0b0..Interrupt request disabled for STS[CFX1]. 0b1..Interrupt request enabled for STS[CFX1]. </p>

</div>
</div>
<a id="ga99658d3fee5cc16a9a3b537917efe87a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99658d3fee5cc16a9a3b537917efe87a">&#9670;&nbsp;</a></span>PWM_INTEN_REIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INTEN_REIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_REIE_SHIFT)) &amp; PWM_INTEN_REIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REIE - Reload Error Interrupt Enable 0b0..STS[REF] CPU interrupt requests disabled 0b1..STS[REF] CPU interrupt requests enabled </p>

</div>
</div>
<a id="ga784c9099b0eef9e3923727a80ef24f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga784c9099b0eef9e3923727a80ef24f48">&#9670;&nbsp;</a></span>PWM_INTEN_RIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INTEN_RIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; PWM_INTEN_RIE_SHIFT)) &amp; PWM_INTEN_RIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RIE - Reload Interrupt Enable 0b0..STS[RF] CPU interrupt requests disabled 0b1..STS[RF] CPU interrupt requests enabled </p>

</div>
</div>
<a id="ga0b68764a13e627f3f2e48acc2d5b06c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b68764a13e627f3f2e48acc2d5b06c6">&#9670;&nbsp;</a></span>SEMC_INTEN_AXIBUSERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTEN_AXIBUSERREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_AXIBUSERREN_SHIFT)) &amp; SEMC_INTEN_AXIBUSERREN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AXIBUSERREN - AXI bus error interrupt enable 0b0..Interrupt is disabled 0b1..Interrupt is enabled </p>

</div>
</div>
<a id="ga65759368d22b0a7ab4c9c6ab0da15109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65759368d22b0a7ab4c9c6ab0da15109">&#9670;&nbsp;</a></span>SEMC_INTEN_AXICMDERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTEN_AXICMDERREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_AXICMDERREN_SHIFT)) &amp; SEMC_INTEN_AXICMDERREN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AXICMDERREN - AXI command error interrupt enable 0b0..Interrupt is disabled 0b1..Interrupt is enabled </p>

</div>
</div>
<a id="ga42f843629cbd0576287391dcaca1146c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42f843629cbd0576287391dcaca1146c">&#9670;&nbsp;</a></span>SEMC_INTEN_IPCMDDONEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTEN_IPCMDDONEEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_IPCMDDONEEN_SHIFT)) &amp; SEMC_INTEN_IPCMDDONEEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPCMDDONEEN - IP command done interrupt enable 0b0..Interrupt is disabled 0b1..Interrupt is enabled </p>

</div>
</div>
<a id="gac561d1149dadca10889e765edbe86b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac561d1149dadca10889e765edbe86b39">&#9670;&nbsp;</a></span>SEMC_INTEN_IPCMDERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTEN_IPCMDERREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_IPCMDERREN_SHIFT)) &amp; SEMC_INTEN_IPCMDERREN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPCMDERREN - IP command error interrupt enable 0b0..Interrupt is disabled 0b1..Interrupt is enabled </p>

</div>
</div>
<a id="gaa3a877d71425fe5ee7a460e1126b8da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3a877d71425fe5ee7a460e1126b8da2">&#9670;&nbsp;</a></span>SEMC_INTEN_NDNOPENDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTEN_NDNOPENDEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_NDNOPENDEN_SHIFT)) &amp; SEMC_INTEN_NDNOPENDEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NDNOPENDEN - NAND no pending AXI access interrupt enable 0b0..Interrupt is disabled 0b1..Interrupt is enabled </p>

</div>
</div>
<a id="gaa561725677a487ec5f392dc9e1566168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa561725677a487ec5f392dc9e1566168">&#9670;&nbsp;</a></span>SEMC_INTEN_NDPAGEENDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTEN_NDPAGEENDEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_NDPAGEENDEN_SHIFT)) &amp; SEMC_INTEN_NDPAGEENDEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NDPAGEENDEN - NAND page end interrupt enable 0b0..Interrupt is disabled 0b1..Interrupt is enabled </p>

</div>
</div>
<a id="gab6d2e44c9932255229351a7698f1ff1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6d2e44c9932255229351a7698f1ff1f">&#9670;&nbsp;</a></span>SEMC_IPCMD_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IPCMD_KEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCMD_KEY_SHIFT)) &amp; SEMC_IPCMD_KEY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>KEY - This field should be written with 0xA55A when trigging an IP command. </p>

</div>
</div>
<a id="ga4cee9b47be59adbc9ed0a4e082f666b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cee9b47be59adbc9ed0a4e082f666b9">&#9670;&nbsp;</a></span>SEMC_STS0_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_STS0_IDLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_STS0_IDLE_SHIFT)) &amp; SEMC_STS0_IDLE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IDLE - Indicating whether SEMC is in IDLE state. </p>

</div>
</div>
<a id="ga10dca55599558ebb2aae9212e8c0d7a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10dca55599558ebb2aae9212e8c0d7a1">&#9670;&nbsp;</a></span>SEMC_STS0_NARDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_STS0_NARDY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_STS0_NARDY_SHIFT)) &amp; SEMC_STS0_NARDY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NARDY - Indicating NAND device Ready/WAIT# pin level. 0b0..NAND device is not ready 0b1..NAND device is ready </p>

</div>
</div>
<a id="ga61b176d85c39e582ea1feb15009e43e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61b176d85c39e582ea1feb15009e43e8">&#9670;&nbsp;</a></span>SEMC_STS2_NDWRPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_STS2_NDWRPEND</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_STS2_NDWRPEND_SHIFT)) &amp; SEMC_STS2_NDWRPEND_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NDWRPEND - This field indicating whether there is pending AXI command (write) to NAND device. 0b0..No pending 0b1..Pending </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
