{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494422073531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494422073555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 10:14:33 2017 " "Processing started: Wed May 10 10:14:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494422073555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494422073555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sevensegmentwclockflipflop -c sevensegmentwclockflipflop " "Command: quartus_map --read_settings_files=on --write_settings_files=off sevensegmentwclockflipflop -c sevensegmentwclockflipflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494422073555 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1494422074531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sete_segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sete_segmentos-structural " "Found design unit 1: sete_segmentos-structural" {  } { { "sete_segmentos.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103360 ""} { "Info" "ISGN_ENTITY_NAME" "1 sete_segmentos " "Found entity 1: sete_segmentos" {  } { { "sete_segmentos.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494422103360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_5-data_flow " "Found design unit 1: or_5-data_flow" {  } { { "or_5.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_5.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103360 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_5 " "Found entity 1: or_5" {  } { { "or_5.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494422103360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_4-data_flow " "Found design unit 1: or_4-data_flow" {  } { { "or_4.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103360 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_4 " "Found entity 1: or_4" {  } { { "or_4.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494422103360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_3-data_flow " "Found design unit 1: or_3-data_flow" {  } { { "or_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_3.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103360 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_3 " "Found entity 1: or_3" {  } { { "or_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494422103360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-data_flow " "Found design unit 1: or_2-data_flow" {  } { { "or_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103375 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494422103375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_1-data_flow " "Found design unit 1: not_1-data_flow" {  } { { "not_1.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/not_1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103375 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_1 " "Found entity 1: not_1" {  } { { "not_1.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/not_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494422103375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_3-data_flow " "Found design unit 1: and_3-data_flow" {  } { { "and_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_3.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103375 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "and_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494422103375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-data_flow " "Found design unit 1: and_2-data_flow" {  } { { "and_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103375 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494422103375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-structural " "Found design unit 1: FlipFlopD-structural" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/FlipFlopD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103375 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494422103375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterFFD-structural " "Found design unit 1: counterFFD-structural" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103391 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterFFD " "Found entity 1: counterFFD" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494422103391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroanove.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zeroanove.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroAnove-structural " "Found design unit 1: zeroAnove-structural" {  } { { "zeroAnove.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/zeroAnove.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103391 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroAnove " "Found entity 1: zeroAnove" {  } { { "zeroAnove.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/zeroAnove.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494422103391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentwclockflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentwclockflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegmentwclockflipflop-structural " "Found design unit 1: sevensegmentwclockflipflop-structural" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103391 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevensegmentwclockflipflop " "Found entity 1: sevensegmentwclockflipflop" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494422103391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494422103391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sevensegmentwclockflipflop " "Elaborating entity \"sevensegmentwclockflipflop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494422103453 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout sevensegmentwclockflipflop.vhd(31) " "Verilog HDL or VHDL warning at sevensegmentwclockflipflop.vhd(31): object \"Cout\" assigned a value but never read" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494422103485 "|sevensegmentwclockflipflop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counterFFD counterFFD:counter A:structural " "Elaborating entity \"counterFFD\" using architecture \"A:structural\" for hierarchy \"counterFFD:counter\"" {  } { { "sevensegmentwclockflipflop.vhd" "counter" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494422103516 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Qn_reg counterFFD.vhd(18) " "Verilog HDL or VHDL warning at counterFFD.vhd(18): object \"Qn_reg\" assigned a value but never read" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494422103516 "|sevensegmentwclockflipflop|counterFFD:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FlipFlopD counterFFD:counter\|FlipFlopD:FFD1 A:structural " "Elaborating entity \"FlipFlopD\" using architecture \"A:structural\" for hierarchy \"counterFFD:counter\|FlipFlopD:FFD1\"" {  } { { "counterFFD.vhd" "FFD1" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494422103516 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nQ FlipFlopD.vhd(6) " "VHDL Signal Declaration warning at FlipFlopD.vhd(6): used implicit default value for signal \"nQ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/FlipFlopD.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494422103532 "|sevensegmentwclockflipflop|counterFFD:counter|FlipFlopD:FFD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "zeroAnove zeroAnove:reseter A:structural " "Elaborating entity \"zeroAnove\" using architecture \"A:structural\" for hierarchy \"zeroAnove:reseter\"" {  } { { "sevensegmentwclockflipflop.vhd" "reseter" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494422103532 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "reset " "Inserted always-enabled tri-state buffer between \"reset\" and its non-tri-state driver." {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1494422104253 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1494422104253 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "reset GND pin " "The pin \"reset\" is fed by GND" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 6 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1494422104253 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1494422104253 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin reset non-tri-state driver \"counterFFD:counter\|FlipFlopD:FFD1\|Q\" " "The pin \"reset\" has multiple drivers due to the non-tri-state driver \"counterFFD:counter\|FlipFlopD:FFD1\|Q\"" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 6 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Quartus II" 0 -1 1494422104253 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "708 " "Peak virtual memory: 708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494422104376 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 10 10:15:04 2017 " "Processing ended: Wed May 10 10:15:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494422104376 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494422104376 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494422104376 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494422104376 ""}
