<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=2&amp;t=9046" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2012-06-26T12:11:02-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=2&amp;t=9046</id>
<entry>
<author><name><![CDATA[doppelganger]]></name></author>
<updated>2012-06-26T12:11:02-07:00</updated>
<published>2012-06-26T12:11:02-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9046&amp;p=96055#p96055</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9046&amp;p=96055#p96055"/>
<title type="html"><![CDATA[write FF to MMC1]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9046&amp;p=96055#p96055"><![CDATA[
Precisely.  And fixing $c000-$ffff to the last bank.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=119">doppelganger</a> — Tue Jun 26, 2012 12:11 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[peste]]></name></author>
<updated>2012-06-26T11:49:58-07:00</updated>
<published>2012-06-26T11:49:58-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9046&amp;p=96054#p96054</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9046&amp;p=96054#p96054"/>
<title type="html"><![CDATA[write FF to MMC1]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9046&amp;p=96054#p96054"><![CDATA[
I am confused by some of the language in the MMC1.txt document from this site. It says:<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />The "reset" signal is generated by writing a byte value whose high bit is a 1 to any of the four MMC1 registers.  This signal affects the bits of reg0 as <br />follows:<br /><br />bit 0 - unknown<br />bit 1 - unknown<br />bit 2 - reset to logic 1<br />bit 3 - reset to logic 1<br />bit 4 - unaffected<br /></div><br /><br />What does it mean by "reset to logic 1"? I was understanding it to mean that the mapper was set to 16kb prg-rom mode, as though 1 had been written to bit 2 and 3 of reg0.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4809">peste</a> — Tue Jun 26, 2012 11:49 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2012-06-26T11:38:41-07:00</updated>
<published>2012-06-26T11:38:41-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9046&amp;p=96053#p96053</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9046&amp;p=96053#p96053"/>
<title type="html"><![CDATA[write FF to MMC1]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9046&amp;p=96053#p96053"><![CDATA[
Writing 1 to the high bit of any of the four registers makes these two changes to the mapper's state:<br /><ul><li>PRG ROM bankswitching mode set to fixed-$C000, as opposed to fixed-$8000 or 32 KiB mode </li><li>Shift register ready to accept a first write </li></ul><br />This happens no matter where in $8000-$FFFF the write occurs. If Metroid is resetting four times, that's no different in effect from resetting once.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Tue Jun 26, 2012 11:38 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[peste]]></name></author>
<updated>2012-06-26T11:16:37-07:00</updated>
<published>2012-06-26T11:16:37-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9046&amp;p=96052#p96052</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9046&amp;p=96052#p96052"/>
<title type="html"><![CDATA[write FF to MMC1]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9046&amp;p=96052#p96052"><![CDATA[
Hi -- I'm trying to get the MMC1 mapper working in my emulator. <br /><br />It looks like the game I'm testing with (Metroid) starts by sending FF to all four registers. I am not 100% sure what state the mapper is supposed to be in after that point. In my emulator, for example, the reset bit resets all the bits associated with the control register to 0 so the MMC1 thinks it is in 32kb prg-rom switching mode and 8kb chr-rom switching mode. <br /><br />Can someone verify if that is correct or set me straight?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4809">peste</a> — Tue Jun 26, 2012 11:16 am</p><hr />
]]></content>
</entry>
</feed>