   1               		.file	"hal_pwm.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__RAMPZ__ = 0x3b
   6               	__tmp_reg__ = 0
   7               	__zero_reg__ = 1
   8               		.text
   9               	.Ltext0:
  10               		.cfi_sections	.debug_frame
  11               		.section	.text.pwmInit,"ax",@progbits
  12               	.global	pwmInit
  14               	pwmInit:
  15               	.LFB143:
  16               		.file 1 "../../../os/hal/src/hal_pwm.c"
   1:../../../os/hal/src/hal_pwm.c **** /*
   2:../../../os/hal/src/hal_pwm.c ****     ChibiOS - Copyright (C) 2006..2016 Giovanni Di Sirio
   3:../../../os/hal/src/hal_pwm.c **** 
   4:../../../os/hal/src/hal_pwm.c ****     Licensed under the Apache License, Version 2.0 (the "License");
   5:../../../os/hal/src/hal_pwm.c ****     you may not use this file except in compliance with the License.
   6:../../../os/hal/src/hal_pwm.c ****     You may obtain a copy of the License at
   7:../../../os/hal/src/hal_pwm.c **** 
   8:../../../os/hal/src/hal_pwm.c ****         http://www.apache.org/licenses/LICENSE-2.0
   9:../../../os/hal/src/hal_pwm.c **** 
  10:../../../os/hal/src/hal_pwm.c ****     Unless required by applicable law or agreed to in writing, software
  11:../../../os/hal/src/hal_pwm.c ****     distributed under the License is distributed on an "AS IS" BASIS,
  12:../../../os/hal/src/hal_pwm.c ****     WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  13:../../../os/hal/src/hal_pwm.c ****     See the License for the specific language governing permissions and
  14:../../../os/hal/src/hal_pwm.c ****     limitations under the License.
  15:../../../os/hal/src/hal_pwm.c **** */
  16:../../../os/hal/src/hal_pwm.c **** 
  17:../../../os/hal/src/hal_pwm.c **** /**
  18:../../../os/hal/src/hal_pwm.c ****  * @file    hal_pwm.c
  19:../../../os/hal/src/hal_pwm.c ****  * @brief   PWM Driver code.
  20:../../../os/hal/src/hal_pwm.c ****  *
  21:../../../os/hal/src/hal_pwm.c ****  * @addtogroup PWM
  22:../../../os/hal/src/hal_pwm.c ****  * @{
  23:../../../os/hal/src/hal_pwm.c ****  */
  24:../../../os/hal/src/hal_pwm.c **** 
  25:../../../os/hal/src/hal_pwm.c **** #include "hal.h"
  26:../../../os/hal/src/hal_pwm.c **** 
  27:../../../os/hal/src/hal_pwm.c **** #if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  28:../../../os/hal/src/hal_pwm.c **** 
  29:../../../os/hal/src/hal_pwm.c **** /*===========================================================================*/
  30:../../../os/hal/src/hal_pwm.c **** /* Driver local definitions.                                                 */
  31:../../../os/hal/src/hal_pwm.c **** /*===========================================================================*/
  32:../../../os/hal/src/hal_pwm.c **** 
  33:../../../os/hal/src/hal_pwm.c **** /*===========================================================================*/
  34:../../../os/hal/src/hal_pwm.c **** /* Driver exported variables.                                                */
  35:../../../os/hal/src/hal_pwm.c **** /*===========================================================================*/
  36:../../../os/hal/src/hal_pwm.c **** 
  37:../../../os/hal/src/hal_pwm.c **** /*===========================================================================*/
  38:../../../os/hal/src/hal_pwm.c **** /* Driver local variables and types.                                         */
  39:../../../os/hal/src/hal_pwm.c **** /*===========================================================================*/
  40:../../../os/hal/src/hal_pwm.c **** 
  41:../../../os/hal/src/hal_pwm.c **** /*===========================================================================*/
  42:../../../os/hal/src/hal_pwm.c **** /* Driver local functions.                                                   */
  43:../../../os/hal/src/hal_pwm.c **** /*===========================================================================*/
  44:../../../os/hal/src/hal_pwm.c **** 
  45:../../../os/hal/src/hal_pwm.c **** /*===========================================================================*/
  46:../../../os/hal/src/hal_pwm.c **** /* Driver exported functions.                                                */
  47:../../../os/hal/src/hal_pwm.c **** /*===========================================================================*/
  48:../../../os/hal/src/hal_pwm.c **** 
  49:../../../os/hal/src/hal_pwm.c **** /**
  50:../../../os/hal/src/hal_pwm.c ****  * @brief   PWM Driver initialization.
  51:../../../os/hal/src/hal_pwm.c ****  * @note    This function is implicitly invoked by @p halInit(), there is
  52:../../../os/hal/src/hal_pwm.c ****  *          no need to explicitly initialize the driver.
  53:../../../os/hal/src/hal_pwm.c ****  *
  54:../../../os/hal/src/hal_pwm.c ****  * @init
  55:../../../os/hal/src/hal_pwm.c ****  */
  56:../../../os/hal/src/hal_pwm.c **** void pwmInit(void) {
  17               		.loc 1 56 0
  18               		.cfi_startproc
  19               	/* prologue: function */
  20               	/* frame size = 0 */
  21               	/* stack size = 0 */
  22               	.L__stack_usage = 0
  57:../../../os/hal/src/hal_pwm.c **** 
  58:../../../os/hal/src/hal_pwm.c ****   pwm_lld_init();
  23               		.loc 1 58 0
  24 0000 0C94 0000 		jmp pwm_lld_init
  25               	.LVL0:
  26               		.cfi_endproc
  27               	.LFE143:
  29               		.section	.text.pwmObjectInit,"ax",@progbits
  30               	.global	pwmObjectInit
  32               	pwmObjectInit:
  33               	.LFB144:
  59:../../../os/hal/src/hal_pwm.c **** }
  60:../../../os/hal/src/hal_pwm.c **** 
  61:../../../os/hal/src/hal_pwm.c **** /**
  62:../../../os/hal/src/hal_pwm.c ****  * @brief   Initializes the standard part of a @p PWMDriver structure.
  63:../../../os/hal/src/hal_pwm.c ****  *
  64:../../../os/hal/src/hal_pwm.c ****  * @param[out] pwmp     pointer to a @p PWMDriver object
  65:../../../os/hal/src/hal_pwm.c ****  *
  66:../../../os/hal/src/hal_pwm.c ****  * @init
  67:../../../os/hal/src/hal_pwm.c ****  */
  68:../../../os/hal/src/hal_pwm.c **** void pwmObjectInit(PWMDriver *pwmp) {
  34               		.loc 1 68 0
  35               		.cfi_startproc
  36               	.LVL1:
  37               	/* prologue: function */
  38               	/* frame size = 0 */
  39               	/* stack size = 0 */
  40               	.L__stack_usage = 0
  41 0000 FC01      		movw r30,r24
  69:../../../os/hal/src/hal_pwm.c **** 
  70:../../../os/hal/src/hal_pwm.c ****   pwmp->state    = PWM_STOP;
  42               		.loc 1 70 0
  43 0002 81E0      		ldi r24,lo8(1)
  44               	.LVL2:
  45 0004 8083      		st Z,r24
  71:../../../os/hal/src/hal_pwm.c ****   pwmp->config   = NULL;
  46               		.loc 1 71 0
  47 0006 1282      		std Z+2,__zero_reg__
  48 0008 1182      		std Z+1,__zero_reg__
  72:../../../os/hal/src/hal_pwm.c ****   pwmp->enabled  = 0;
  49               		.loc 1 72 0
  50 000a 1582      		std Z+5,__zero_reg__
  73:../../../os/hal/src/hal_pwm.c ****   pwmp->channels = 0;
  51               		.loc 1 73 0
  52 000c 1682      		std Z+6,__zero_reg__
  53 000e 0895      		ret
  54               		.cfi_endproc
  55               	.LFE144:
  57               		.section	.text.pwmStart,"ax",@progbits
  58               	.global	pwmStart
  60               	pwmStart:
  61               	.LFB145:
  74:../../../os/hal/src/hal_pwm.c **** #if defined(PWM_DRIVER_EXT_INIT_HOOK)
  75:../../../os/hal/src/hal_pwm.c ****   PWM_DRIVER_EXT_INIT_HOOK(pwmp);
  76:../../../os/hal/src/hal_pwm.c **** #endif
  77:../../../os/hal/src/hal_pwm.c **** }
  78:../../../os/hal/src/hal_pwm.c **** 
  79:../../../os/hal/src/hal_pwm.c **** /**
  80:../../../os/hal/src/hal_pwm.c ****  * @brief   Configures and activates the PWM peripheral.
  81:../../../os/hal/src/hal_pwm.c ****  * @note    Starting a driver that is already in the @p PWM_READY state
  82:../../../os/hal/src/hal_pwm.c ****  *          disables all the active channels.
  83:../../../os/hal/src/hal_pwm.c ****  *
  84:../../../os/hal/src/hal_pwm.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
  85:../../../os/hal/src/hal_pwm.c ****  * @param[in] config    pointer to a @p PWMConfig object
  86:../../../os/hal/src/hal_pwm.c ****  *
  87:../../../os/hal/src/hal_pwm.c ****  * @api
  88:../../../os/hal/src/hal_pwm.c ****  */
  89:../../../os/hal/src/hal_pwm.c **** void pwmStart(PWMDriver *pwmp, const PWMConfig *config) {
  62               		.loc 1 89 0
  63               		.cfi_startproc
  64               	.LVL3:
  65 0000 CF93      		push r28
  66               	.LCFI0:
  67               		.cfi_def_cfa_offset 4
  68               		.cfi_offset 28, -3
  69 0002 DF93      		push r29
  70               	.LCFI1:
  71               		.cfi_def_cfa_offset 5
  72               		.cfi_offset 29, -4
  73               	/* prologue: function */
  74               	/* frame size = 0 */
  75               	/* stack size = 2 */
  76               	.L__stack_usage = 2
  77 0004 EC01      		movw r28,r24
  78               	.LBB113:
  79               	.LBB114:
  80               	.LBB115:
  81               	.LBB116:
  82               		.file 2 "../../../os/common/ports/AVR/chcore.h"
   1:../../../os/common/ports/AVR/chcore.h **** /*
   2:../../../os/common/ports/AVR/chcore.h ****     ChibiOS - Copyright (C) 2006..2016 Giovanni Di Sirio.
   3:../../../os/common/ports/AVR/chcore.h **** 
   4:../../../os/common/ports/AVR/chcore.h ****     This file is part of ChibiOS.
   5:../../../os/common/ports/AVR/chcore.h **** 
   6:../../../os/common/ports/AVR/chcore.h ****     ChibiOS is free software; you can redistribute it and/or modify
   7:../../../os/common/ports/AVR/chcore.h ****     it under the terms of the GNU General Public License as published by
   8:../../../os/common/ports/AVR/chcore.h ****     the Free Software Foundation; either version 3 of the License, or
   9:../../../os/common/ports/AVR/chcore.h ****     (at your option) any later version.
  10:../../../os/common/ports/AVR/chcore.h **** 
  11:../../../os/common/ports/AVR/chcore.h ****     ChibiOS is distributed in the hope that it will be useful,
  12:../../../os/common/ports/AVR/chcore.h ****     but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:../../../os/common/ports/AVR/chcore.h ****     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:../../../os/common/ports/AVR/chcore.h ****     GNU General Public License for more details.
  15:../../../os/common/ports/AVR/chcore.h **** 
  16:../../../os/common/ports/AVR/chcore.h ****     You should have received a copy of the GNU General Public License
  17:../../../os/common/ports/AVR/chcore.h ****     along with this program.  If not, see <http://www.gnu.org/licenses/>.
  18:../../../os/common/ports/AVR/chcore.h **** */
  19:../../../os/common/ports/AVR/chcore.h **** 
  20:../../../os/common/ports/AVR/chcore.h **** /**
  21:../../../os/common/ports/AVR/chcore.h ****  * @file    templates/chcore.h
  22:../../../os/common/ports/AVR/chcore.h ****  * @brief   Port related template macros and structures.
  23:../../../os/common/ports/AVR/chcore.h ****  * @details This file is a template of the system driver macros provided by
  24:../../../os/common/ports/AVR/chcore.h ****  *          a port.
  25:../../../os/common/ports/AVR/chcore.h ****  *
  26:../../../os/common/ports/AVR/chcore.h ****  * @addtogroup core
  27:../../../os/common/ports/AVR/chcore.h ****  * @{
  28:../../../os/common/ports/AVR/chcore.h ****  */
  29:../../../os/common/ports/AVR/chcore.h **** 
  30:../../../os/common/ports/AVR/chcore.h **** #ifndef CHCORE_H
  31:../../../os/common/ports/AVR/chcore.h **** #define CHCORE_H
  32:../../../os/common/ports/AVR/chcore.h **** 
  33:../../../os/common/ports/AVR/chcore.h **** #include <avr/io.h>
  34:../../../os/common/ports/AVR/chcore.h **** #include <avr/interrupt.h>
  35:../../../os/common/ports/AVR/chcore.h **** 
  36:../../../os/common/ports/AVR/chcore.h **** extern bool __avr_in_isr;
  37:../../../os/common/ports/AVR/chcore.h **** 
  38:../../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
  39:../../../os/common/ports/AVR/chcore.h **** /* Module constants.                                                         */
  40:../../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
  41:../../../os/common/ports/AVR/chcore.h **** 
  42:../../../os/common/ports/AVR/chcore.h **** /**
  43:../../../os/common/ports/AVR/chcore.h ****  * @name    Port Capabilities and Constants
  44:../../../os/common/ports/AVR/chcore.h ****  * @{
  45:../../../os/common/ports/AVR/chcore.h ****  */
  46:../../../os/common/ports/AVR/chcore.h **** /**
  47:../../../os/common/ports/AVR/chcore.h ****  * @brief   This port supports a realtime counter.
  48:../../../os/common/ports/AVR/chcore.h ****  */
  49:../../../os/common/ports/AVR/chcore.h **** #define PORT_SUPPORTS_RT                FALSE
  50:../../../os/common/ports/AVR/chcore.h **** 
  51:../../../os/common/ports/AVR/chcore.h **** /**
  52:../../../os/common/ports/AVR/chcore.h ****  * @brief   Natural alignment constant.
  53:../../../os/common/ports/AVR/chcore.h ****  * @note    It is the minimum alignment for pointer-size variables.
  54:../../../os/common/ports/AVR/chcore.h ****  */
  55:../../../os/common/ports/AVR/chcore.h **** #define PORT_NATURAL_ALIGN              1U
  56:../../../os/common/ports/AVR/chcore.h **** 
  57:../../../os/common/ports/AVR/chcore.h **** /**
  58:../../../os/common/ports/AVR/chcore.h ****  * @brief   Stack alignment constant.
  59:../../../os/common/ports/AVR/chcore.h ****  * @note    It is the alignement required for the stack pointer.
  60:../../../os/common/ports/AVR/chcore.h ****  */
  61:../../../os/common/ports/AVR/chcore.h **** #define PORT_STACK_ALIGN                1U
  62:../../../os/common/ports/AVR/chcore.h **** 
  63:../../../os/common/ports/AVR/chcore.h **** /**
  64:../../../os/common/ports/AVR/chcore.h ****  * @brief   Working Areas alignment constant.
  65:../../../os/common/ports/AVR/chcore.h ****  * @note    It is the alignment to be enforced for thread working areas.
  66:../../../os/common/ports/AVR/chcore.h ****  */
  67:../../../os/common/ports/AVR/chcore.h **** #define PORT_WORKING_AREA_ALIGN         1U
  68:../../../os/common/ports/AVR/chcore.h **** /** @} */
  69:../../../os/common/ports/AVR/chcore.h **** 
  70:../../../os/common/ports/AVR/chcore.h **** /**
  71:../../../os/common/ports/AVR/chcore.h ****  * @name    Architecture and Compiler
  72:../../../os/common/ports/AVR/chcore.h ****  * @{
  73:../../../os/common/ports/AVR/chcore.h ****  */
  74:../../../os/common/ports/AVR/chcore.h **** /**
  75:../../../os/common/ports/AVR/chcore.h ****  * @brief   Macro defining an AVR architecture.
  76:../../../os/common/ports/AVR/chcore.h ****  */
  77:../../../os/common/ports/AVR/chcore.h **** #define PORT_ARCHITECTURE_AVR
  78:../../../os/common/ports/AVR/chcore.h **** 
  79:../../../os/common/ports/AVR/chcore.h **** /**
  80:../../../os/common/ports/AVR/chcore.h ****  * @brief   Macro defining the specific AVR architecture.
  81:../../../os/common/ports/AVR/chcore.h ****  */
  82:../../../os/common/ports/AVR/chcore.h **** #define PORT_ARCHITECTURE_AVR_MEGAAVR
  83:../../../os/common/ports/AVR/chcore.h **** 
  84:../../../os/common/ports/AVR/chcore.h **** /**
  85:../../../os/common/ports/AVR/chcore.h ****  * @brief   Name of the implemented architecture.
  86:../../../os/common/ports/AVR/chcore.h ****  */
  87:../../../os/common/ports/AVR/chcore.h **** #define PORT_ARCHITECTURE_NAME          "MegaAVR"
  88:../../../os/common/ports/AVR/chcore.h **** 
  89:../../../os/common/ports/AVR/chcore.h **** /**
  90:../../../os/common/ports/AVR/chcore.h ****  * @brief   Compiler name and version.
  91:../../../os/common/ports/AVR/chcore.h ****  */
  92:../../../os/common/ports/AVR/chcore.h **** #if defined(__GNUC__) || defined(__DOXYGEN__)
  93:../../../os/common/ports/AVR/chcore.h **** #define PORT_COMPILER_NAME              "GCC " __VERSION__
  94:../../../os/common/ports/AVR/chcore.h **** 
  95:../../../os/common/ports/AVR/chcore.h **** #else
  96:../../../os/common/ports/AVR/chcore.h **** #error "unsupported compiler"
  97:../../../os/common/ports/AVR/chcore.h **** #endif
  98:../../../os/common/ports/AVR/chcore.h **** 
  99:../../../os/common/ports/AVR/chcore.h **** /**
 100:../../../os/common/ports/AVR/chcore.h ****  * @brief   Port-specific information string.
 101:../../../os/common/ports/AVR/chcore.h ****  */
 102:../../../os/common/ports/AVR/chcore.h **** #define PORT_INFO                       "None"
 103:../../../os/common/ports/AVR/chcore.h **** /** @} */
 104:../../../os/common/ports/AVR/chcore.h **** 
 105:../../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 106:../../../os/common/ports/AVR/chcore.h **** /* Module pre-compile time settings.                                         */
 107:../../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 108:../../../os/common/ports/AVR/chcore.h **** 
 109:../../../os/common/ports/AVR/chcore.h **** /**
 110:../../../os/common/ports/AVR/chcore.h ****  * @brief   Stack size for the system idle thread.
 111:../../../os/common/ports/AVR/chcore.h ****  * @details This size depends on the idle thread implementation, usually
 112:../../../os/common/ports/AVR/chcore.h ****  *          the idle thread should take no more space than those reserved
 113:../../../os/common/ports/AVR/chcore.h ****  *          by @p PORT_INT_REQUIRED_STACK.
 114:../../../os/common/ports/AVR/chcore.h ****  */
 115:../../../os/common/ports/AVR/chcore.h **** #if !defined(PORT_IDLE_THREAD_STACK_SIZE) || defined(__DOXYGEN__)
 116:../../../os/common/ports/AVR/chcore.h **** #define PORT_IDLE_THREAD_STACK_SIZE     8
 117:../../../os/common/ports/AVR/chcore.h **** #endif
 118:../../../os/common/ports/AVR/chcore.h **** 
 119:../../../os/common/ports/AVR/chcore.h **** /**
 120:../../../os/common/ports/AVR/chcore.h ****  * @brief   Per-thread stack overhead for interrupts servicing.
 121:../../../os/common/ports/AVR/chcore.h ****  * @details This constant is used in the calculation of the correct working
 122:../../../os/common/ports/AVR/chcore.h ****  *          area size.
 123:../../../os/common/ports/AVR/chcore.h ****  */
 124:../../../os/common/ports/AVR/chcore.h **** #if !defined(PORT_INT_REQUIRED_STACK) || defined(__DOXYGEN__)
 125:../../../os/common/ports/AVR/chcore.h **** #define PORT_INT_REQUIRED_STACK         32
 126:../../../os/common/ports/AVR/chcore.h **** #endif
 127:../../../os/common/ports/AVR/chcore.h **** 
 128:../../../os/common/ports/AVR/chcore.h **** /**
 129:../../../os/common/ports/AVR/chcore.h ****  * @brief   Enables an alternative timer implementation.
 130:../../../os/common/ports/AVR/chcore.h ****  * @details Usually the port uses a timer interface defined in the file
 131:../../../os/common/ports/AVR/chcore.h ****  *          @p chcore_timer.h, if this option is enabled then the file
 132:../../../os/common/ports/AVR/chcore.h ****  *          @p chcore_timer_alt.h is included instead.
 133:../../../os/common/ports/AVR/chcore.h ****  */
 134:../../../os/common/ports/AVR/chcore.h **** #if !defined(PORT_USE_ALT_TIMER) || defined(__DOXYGEN__)
 135:../../../os/common/ports/AVR/chcore.h **** #define PORT_USE_ALT_TIMER              FALSE
 136:../../../os/common/ports/AVR/chcore.h **** #endif
 137:../../../os/common/ports/AVR/chcore.h **** 
 138:../../../os/common/ports/AVR/chcore.h **** /**
 139:../../../os/common/ports/AVR/chcore.h ****  * @brief   Enables a "wait for interrupt" instruction in the idle loop.
 140:../../../os/common/ports/AVR/chcore.h ****  */
 141:../../../os/common/ports/AVR/chcore.h **** #if !defined(PORT_AVR_WFI_SLEEP_IDLE) || defined(__DOXYGEN__)
 142:../../../os/common/ports/AVR/chcore.h **** #define PORT_AVR_WFI_SLEEP_IDLE      FALSE
 143:../../../os/common/ports/AVR/chcore.h **** #endif
 144:../../../os/common/ports/AVR/chcore.h **** 
 145:../../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 146:../../../os/common/ports/AVR/chcore.h **** /* Derived constants and error checks.                                       */
 147:../../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 148:../../../os/common/ports/AVR/chcore.h **** 
 149:../../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 150:../../../os/common/ports/AVR/chcore.h **** /* Module data structures and types.                                         */
 151:../../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 152:../../../os/common/ports/AVR/chcore.h **** 
 153:../../../os/common/ports/AVR/chcore.h **** /* The following code is not processed when the file is included from an
 154:../../../os/common/ports/AVR/chcore.h ****    asm module.*/
 155:../../../os/common/ports/AVR/chcore.h **** #if !defined(_FROM_ASM_)
 156:../../../os/common/ports/AVR/chcore.h **** 
 157:../../../os/common/ports/AVR/chcore.h **** /**
 158:../../../os/common/ports/AVR/chcore.h ****  * @brief   Type of stack and memory alignment enforcement.
 159:../../../os/common/ports/AVR/chcore.h ****  * @note    In this architecture the stack alignment is enforced to 8 bits.
 160:../../../os/common/ports/AVR/chcore.h ****  */
 161:../../../os/common/ports/AVR/chcore.h **** typedef uint8_t stkalign_t;
 162:../../../os/common/ports/AVR/chcore.h **** 
 163:../../../os/common/ports/AVR/chcore.h **** /**
 164:../../../os/common/ports/AVR/chcore.h ****  * @brief   Interrupt saved context.
 165:../../../os/common/ports/AVR/chcore.h ****  * @details This structure represents the stack frame saved during a
 166:../../../os/common/ports/AVR/chcore.h ****  *          preemption-capable interrupt handler.
 167:../../../os/common/ports/AVR/chcore.h ****  * @note    R2 and R13 are not saved because those are assumed to be immutable
 168:../../../os/common/ports/AVR/chcore.h ****  *          during the system life cycle.
 169:../../../os/common/ports/AVR/chcore.h ****  */
 170:../../../os/common/ports/AVR/chcore.h **** struct port_extctx {
 171:../../../os/common/ports/AVR/chcore.h ****   uint8_t       _next;
 172:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r31;
 173:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r30;
 174:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r27;
 175:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r26;
 176:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r25;
 177:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r24;
 178:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r23;
 179:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r22;
 180:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r21;
 181:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r20;
 182:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r19;
 183:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r18;
 184:../../../os/common/ports/AVR/chcore.h ****   uint8_t       sr;
 185:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r1;
 186:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r0;
 187:../../../os/common/ports/AVR/chcore.h **** #if defined(__AVR_3_BYTE_PC__)
 188:../../../os/common/ports/AVR/chcore.h ****   uint8_t       pcx;
 189:../../../os/common/ports/AVR/chcore.h **** #endif
 190:../../../os/common/ports/AVR/chcore.h ****   uint16_t      pc;
 191:../../../os/common/ports/AVR/chcore.h **** };
 192:../../../os/common/ports/AVR/chcore.h **** 
 193:../../../os/common/ports/AVR/chcore.h **** /**
 194:../../../os/common/ports/AVR/chcore.h ****  * @brief   System saved context.
 195:../../../os/common/ports/AVR/chcore.h ****  * @details This structure represents the inner stack frame during a context
 196:../../../os/common/ports/AVR/chcore.h ****  *          switching.
 197:../../../os/common/ports/AVR/chcore.h ****  * @note    R2 and R13 are not saved because those are assumed to be immutable
 198:../../../os/common/ports/AVR/chcore.h ****  *          during the system life cycle.
 199:../../../os/common/ports/AVR/chcore.h ****  * @note    LR is stored in the caller context so it is not present in this
 200:../../../os/common/ports/AVR/chcore.h ****  *          structure.
 201:../../../os/common/ports/AVR/chcore.h ****  */
 202:../../../os/common/ports/AVR/chcore.h **** struct port_intctx {
 203:../../../os/common/ports/AVR/chcore.h ****   uint8_t       _next;
 204:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r29;
 205:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r28;
 206:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r17;
 207:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r16;
 208:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r15;
 209:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r14;
 210:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r13;
 211:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r12;
 212:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r11;
 213:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r10;
 214:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r9;
 215:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r8;
 216:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r7;
 217:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r6;
 218:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r5;
 219:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r4;
 220:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r3;
 221:../../../os/common/ports/AVR/chcore.h ****   uint8_t       r2;
 222:../../../os/common/ports/AVR/chcore.h **** #if defined(__AVR_3_BYTE_PC__)
 223:../../../os/common/ports/AVR/chcore.h ****   uint8_t       pcx;
 224:../../../os/common/ports/AVR/chcore.h **** #endif
 225:../../../os/common/ports/AVR/chcore.h ****   uint8_t       pcl;
 226:../../../os/common/ports/AVR/chcore.h ****   uint8_t       pch;
 227:../../../os/common/ports/AVR/chcore.h **** };
 228:../../../os/common/ports/AVR/chcore.h **** 
 229:../../../os/common/ports/AVR/chcore.h **** /**
 230:../../../os/common/ports/AVR/chcore.h ****  * @brief   Platform dependent part of the @p thread_t structure.
 231:../../../os/common/ports/AVR/chcore.h ****  * @details This structure usually contains just the saved stack pointer
 232:../../../os/common/ports/AVR/chcore.h ****  *          defined as a pointer to a @p port_intctx structure.
 233:../../../os/common/ports/AVR/chcore.h ****  */
 234:../../../os/common/ports/AVR/chcore.h **** struct port_context {
 235:../../../os/common/ports/AVR/chcore.h ****   struct port_intctx *sp;
 236:../../../os/common/ports/AVR/chcore.h **** };
 237:../../../os/common/ports/AVR/chcore.h **** 
 238:../../../os/common/ports/AVR/chcore.h **** #endif /* !defined(_FROM_ASM_) */
 239:../../../os/common/ports/AVR/chcore.h **** 
 240:../../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 241:../../../os/common/ports/AVR/chcore.h **** /* Module macros.                                                            */
 242:../../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 243:../../../os/common/ports/AVR/chcore.h **** 
 244:../../../os/common/ports/AVR/chcore.h **** /**
 245:../../../os/common/ports/AVR/chcore.h ****  * @brief   Platform dependent part of the @p chThdCreateI() API.
 246:../../../os/common/ports/AVR/chcore.h ****  * @details This code usually setup the context switching frame represented
 247:../../../os/common/ports/AVR/chcore.h ****  *          by an @p port_intctx structure.
 248:../../../os/common/ports/AVR/chcore.h ****  */
 249:../../../os/common/ports/AVR/chcore.h **** #if defined(__AVR_3_BYTE_PC__) || defined(__DOXYGEN__)
 250:../../../os/common/ports/AVR/chcore.h **** #define PORT_SETUP_CONTEXT(tp, wbase, wtop, pf, arg) {                      \
 251:../../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp = (struct port_intctx *)((uint8_t *)(wtop) -                   \
 252:../../../os/common/ports/AVR/chcore.h ****                                       sizeof(struct port_intctx));          \
 253:../../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r2  = (uint8_t)(0xff & (uint16_t)pf);                         \
 254:../../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r3  = (uint8_t)((uint16_t)(pf) >> 8);                         \
 255:../../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r4  = (uint8_t)(0xff & (uint16_t)arg);                        \
 256:../../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r5  = (uint8_t)((uint16_t)(arg) >> 8);                        \
 257:../../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->pcx = (uint8_t)0;                                             \
 258:../../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->pcl = (uint16_t)_port_thread_start >> 8;                      \
 259:../../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->pch = (uint8_t)(0xff & (uint16_t)_port_thread_start);         \
 260:../../../os/common/ports/AVR/chcore.h **** }
 261:../../../os/common/ports/AVR/chcore.h **** #else /* !__AVR_3_BYTE_PC__ */
 262:../../../os/common/ports/AVR/chcore.h **** #define PORT_SETUP_CONTEXT(tp, wbase, wtop, pf, arg) {                      \
 263:../../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp = (struct port_intctx *)((uint8_t *)(wtop) -                   \
 264:../../../os/common/ports/AVR/chcore.h ****                                       sizeof(struct port_intctx));          \
 265:../../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r2  = (uint8_t)(0xff & (uint16_t)pf);                         \
 266:../../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r3  = (uint8_t)((uint16_t)(pf) >> 8);                         \
 267:../../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r4  = (uint8_t)(0xff & (uint16_t)arg);                        \
 268:../../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r5  = (uint8_t)((uint16_t)(arg) >> 8);                        \
 269:../../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->pcl = (uint16_t)_port_thread_start >> 8;                      \
 270:../../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->pch = (uint8_t)(0xff & (uint16_t)_port_thread_start);         \
 271:../../../os/common/ports/AVR/chcore.h **** }
 272:../../../os/common/ports/AVR/chcore.h **** #endif /* !__AVR_3_BYTE_PC__ */
 273:../../../os/common/ports/AVR/chcore.h **** 
 274:../../../os/common/ports/AVR/chcore.h **** /**
 275:../../../os/common/ports/AVR/chcore.h ****  * @brief   Computes the thread working area global size.
 276:../../../os/common/ports/AVR/chcore.h ****  * @note    There is no need to perform alignments in this macro.
 277:../../../os/common/ports/AVR/chcore.h ****  */
 278:../../../os/common/ports/AVR/chcore.h **** #define PORT_WA_SIZE(n) ((sizeof(struct port_intctx) - 1) +                \
 279:../../../os/common/ports/AVR/chcore.h ****                          (sizeof(struct port_extctx) - 1) +                \
 280:../../../os/common/ports/AVR/chcore.h ****                          ((size_t)(n)) + ((size_t)(PORT_INT_REQUIRED_STACK)))
 281:../../../os/common/ports/AVR/chcore.h **** 
 282:../../../os/common/ports/AVR/chcore.h **** /**
 283:../../../os/common/ports/AVR/chcore.h ****  * @brief   Static working area allocation.
 284:../../../os/common/ports/AVR/chcore.h ****  * @details This macro is used to allocate a static thread working area
 285:../../../os/common/ports/AVR/chcore.h ****  *          aligned as both position and size.
 286:../../../os/common/ports/AVR/chcore.h ****  *
 287:../../../os/common/ports/AVR/chcore.h ****  * @param[in] s         the name to be assigned to the stack array
 288:../../../os/common/ports/AVR/chcore.h ****  * @param[in] n         the stack size to be assigned to the thread
 289:../../../os/common/ports/AVR/chcore.h ****  */
 290:../../../os/common/ports/AVR/chcore.h **** #define PORT_WORKING_AREA(s, n)                                             \
 291:../../../os/common/ports/AVR/chcore.h ****   stkalign_t s[THD_WORKING_AREA_SIZE(n) / sizeof (stkalign_t)]
 292:../../../os/common/ports/AVR/chcore.h **** 
 293:../../../os/common/ports/AVR/chcore.h **** /**
 294:../../../os/common/ports/AVR/chcore.h ****  * @brief   Priority level verification macro.
 295:../../../os/common/ports/AVR/chcore.h ****  */
 296:../../../os/common/ports/AVR/chcore.h **** #define PORT_IRQ_IS_VALID_PRIORITY(n) false
 297:../../../os/common/ports/AVR/chcore.h **** 
 298:../../../os/common/ports/AVR/chcore.h **** /**
 299:../../../os/common/ports/AVR/chcore.h ****  * @brief   Priority level verification macro.
 300:../../../os/common/ports/AVR/chcore.h ****  */
 301:../../../os/common/ports/AVR/chcore.h **** #define PORT_IRQ_IS_VALID_KERNEL_PRIORITY(n) false
 302:../../../os/common/ports/AVR/chcore.h **** 
 303:../../../os/common/ports/AVR/chcore.h **** /**
 304:../../../os/common/ports/AVR/chcore.h ****  * @brief   IRQ prologue code.
 305:../../../os/common/ports/AVR/chcore.h ****  * @details This macro must be inserted at the start of all IRQ handlers
 306:../../../os/common/ports/AVR/chcore.h ****  *          enabled to invoke system APIs.
 307:../../../os/common/ports/AVR/chcore.h ****  * @note    This code tricks the compiler to save all the specified registers
 308:../../../os/common/ports/AVR/chcore.h ****  *          by "touching" them.
 309:../../../os/common/ports/AVR/chcore.h ****  */
 310:../../../os/common/ports/AVR/chcore.h **** #define PORT_IRQ_PROLOGUE() {                                               \
 311:../../../os/common/ports/AVR/chcore.h ****   asm ("" : : : "r18", "r19", "r20", "r21", "r22", "r23", "r24",            \
 312:../../../os/common/ports/AVR/chcore.h ****                 "r25", "r26", "r27", "r30", "r31");                         \
 313:../../../os/common/ports/AVR/chcore.h ****   __avr_in_isr = true;                                                      \
 314:../../../os/common/ports/AVR/chcore.h **** }
 315:../../../os/common/ports/AVR/chcore.h **** 
 316:../../../os/common/ports/AVR/chcore.h **** /**
 317:../../../os/common/ports/AVR/chcore.h ****  * @brief   IRQ epilogue code.
 318:../../../os/common/ports/AVR/chcore.h ****  * @details This macro must be inserted at the end of all IRQ handlers
 319:../../../os/common/ports/AVR/chcore.h ****  *          enabled to invoke system APIs.
 320:../../../os/common/ports/AVR/chcore.h ****  */
 321:../../../os/common/ports/AVR/chcore.h **** #define PORT_IRQ_EPILOGUE() {                                               \
 322:../../../os/common/ports/AVR/chcore.h ****   __avr_in_isr = false;                                                     \
 323:../../../os/common/ports/AVR/chcore.h ****   _dbg_check_lock();                                                        \
 324:../../../os/common/ports/AVR/chcore.h ****   if (chSchIsPreemptionRequired())                                          \
 325:../../../os/common/ports/AVR/chcore.h ****     chSchDoReschedule();                                                    \
 326:../../../os/common/ports/AVR/chcore.h ****   _dbg_check_unlock();                                                      \
 327:../../../os/common/ports/AVR/chcore.h **** }
 328:../../../os/common/ports/AVR/chcore.h **** 
 329:../../../os/common/ports/AVR/chcore.h **** /**
 330:../../../os/common/ports/AVR/chcore.h ****  * @brief   IRQ handler function declaration.
 331:../../../os/common/ports/AVR/chcore.h ****  * @note    @p id can be a function name or a vector number depending on the
 332:../../../os/common/ports/AVR/chcore.h ****  *          port implementation.
 333:../../../os/common/ports/AVR/chcore.h ****  */
 334:../../../os/common/ports/AVR/chcore.h **** #define PORT_IRQ_HANDLER(id) ISR(id)
 335:../../../os/common/ports/AVR/chcore.h **** 
 336:../../../os/common/ports/AVR/chcore.h **** /**
 337:../../../os/common/ports/AVR/chcore.h ****  * @brief   Fast IRQ handler function declaration.
 338:../../../os/common/ports/AVR/chcore.h ****  * @note    @p id can be a function name or a vector number depending on the
 339:../../../os/common/ports/AVR/chcore.h ****  *          port implementation.
 340:../../../os/common/ports/AVR/chcore.h ****  */
 341:../../../os/common/ports/AVR/chcore.h **** #define PORT_FAST_IRQ_HANDLER(id) ISR(id)
 342:../../../os/common/ports/AVR/chcore.h **** 
 343:../../../os/common/ports/AVR/chcore.h **** /**
 344:../../../os/common/ports/AVR/chcore.h ****  * @brief   Performs a context switch between two threads.
 345:../../../os/common/ports/AVR/chcore.h ****  * @details This is the most critical code in any port, this function
 346:../../../os/common/ports/AVR/chcore.h ****  *          is responsible for the context switch between 2 threads.
 347:../../../os/common/ports/AVR/chcore.h ****  * @note    The implementation of this code affects <b>directly</b> the context
 348:../../../os/common/ports/AVR/chcore.h ****  *          switch performance so optimize here as much as you can.
 349:../../../os/common/ports/AVR/chcore.h ****  *
 350:../../../os/common/ports/AVR/chcore.h ****  * @param[in] ntp       the thread to be switched in
 351:../../../os/common/ports/AVR/chcore.h ****  * @param[in] otp       the thread to be switched out
 352:../../../os/common/ports/AVR/chcore.h ****  */
 353:../../../os/common/ports/AVR/chcore.h **** #define port_switch(ntp, otp) {                                             \
 354:../../../os/common/ports/AVR/chcore.h ****   _port_switch(ntp, otp);                                                   \
 355:../../../os/common/ports/AVR/chcore.h ****   asm volatile ("" : : : "memory");                                         \
 356:../../../os/common/ports/AVR/chcore.h **** }
 357:../../../os/common/ports/AVR/chcore.h **** 
 358:../../../os/common/ports/AVR/chcore.h **** 
 359:../../../os/common/ports/AVR/chcore.h **** /**
 360:../../../os/common/ports/AVR/chcore.h ****  * @brief   Port-related initialization code.
 361:../../../os/common/ports/AVR/chcore.h ****  * @note    This function is empty in this port.
 362:../../../os/common/ports/AVR/chcore.h ****  */
 363:../../../os/common/ports/AVR/chcore.h **** #define port_init() {                                                       \
 364:../../../os/common/ports/AVR/chcore.h ****   __avr_in_isr = true;                                                      \
 365:../../../os/common/ports/AVR/chcore.h **** }
 366:../../../os/common/ports/AVR/chcore.h **** 
 367:../../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 368:../../../os/common/ports/AVR/chcore.h **** /* External declarations.                                                    */
 369:../../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 370:../../../os/common/ports/AVR/chcore.h **** 
 371:../../../os/common/ports/AVR/chcore.h **** /* The following code is not processed when the file is included from an
 372:../../../os/common/ports/AVR/chcore.h ****    asm module.*/
 373:../../../os/common/ports/AVR/chcore.h **** #if !defined(_FROM_ASM_)
 374:../../../os/common/ports/AVR/chcore.h **** 
 375:../../../os/common/ports/AVR/chcore.h **** #ifdef __cplusplus
 376:../../../os/common/ports/AVR/chcore.h **** extern "C" {
 377:../../../os/common/ports/AVR/chcore.h **** #endif
 378:../../../os/common/ports/AVR/chcore.h ****   void _port_switch(thread_t *ntp, thread_t *otp);
 379:../../../os/common/ports/AVR/chcore.h ****   void _port_thread_start(void);
 380:../../../os/common/ports/AVR/chcore.h **** #ifdef __cplusplus
 381:../../../os/common/ports/AVR/chcore.h **** }
 382:../../../os/common/ports/AVR/chcore.h **** #endif
 383:../../../os/common/ports/AVR/chcore.h **** 
 384:../../../os/common/ports/AVR/chcore.h **** #endif /* !defined(_FROM_ASM_) */
 385:../../../os/common/ports/AVR/chcore.h **** 
 386:../../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 387:../../../os/common/ports/AVR/chcore.h **** /* Module inline functions.                                                  */
 388:../../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 389:../../../os/common/ports/AVR/chcore.h **** 
 390:../../../os/common/ports/AVR/chcore.h **** /* The following code is not processed when the file is included from an
 391:../../../os/common/ports/AVR/chcore.h ****    asm module.*/
 392:../../../os/common/ports/AVR/chcore.h **** #if !defined(_FROM_ASM_)
 393:../../../os/common/ports/AVR/chcore.h **** 
 394:../../../os/common/ports/AVR/chcore.h **** /**
 395:../../../os/common/ports/AVR/chcore.h ****  * @brief   Returns a word encoding the current interrupts status.
 396:../../../os/common/ports/AVR/chcore.h ****  *
 397:../../../os/common/ports/AVR/chcore.h ****  * @return              The interrupts status.
 398:../../../os/common/ports/AVR/chcore.h ****  */
 399:../../../os/common/ports/AVR/chcore.h **** static inline syssts_t port_get_irq_status(void) {
 400:../../../os/common/ports/AVR/chcore.h **** 
 401:../../../os/common/ports/AVR/chcore.h ****   return SREG;
 402:../../../os/common/ports/AVR/chcore.h **** }
 403:../../../os/common/ports/AVR/chcore.h **** 
 404:../../../os/common/ports/AVR/chcore.h **** /**
 405:../../../os/common/ports/AVR/chcore.h ****  * @brief   Checks the interrupt status.
 406:../../../os/common/ports/AVR/chcore.h ****  *
 407:../../../os/common/ports/AVR/chcore.h ****  * @param[in] sts       the interrupt status word
 408:../../../os/common/ports/AVR/chcore.h ****  *
 409:../../../os/common/ports/AVR/chcore.h ****  * @return              The interrupt status.
 410:../../../os/common/ports/AVR/chcore.h ****  * @retval false        the word specified a disabled interrupts status.
 411:../../../os/common/ports/AVR/chcore.h ****  * @retval true         the word specified an enabled interrupts status.
 412:../../../os/common/ports/AVR/chcore.h ****  */
 413:../../../os/common/ports/AVR/chcore.h **** static inline bool port_irq_enabled(syssts_t sts) {
 414:../../../os/common/ports/AVR/chcore.h **** 
 415:../../../os/common/ports/AVR/chcore.h ****   return (bool)((sts & 0x80) != 0);
 416:../../../os/common/ports/AVR/chcore.h **** }
 417:../../../os/common/ports/AVR/chcore.h **** 
 418:../../../os/common/ports/AVR/chcore.h **** /**
 419:../../../os/common/ports/AVR/chcore.h ****  * @brief   Determines the current execution context.
 420:../../../os/common/ports/AVR/chcore.h ****  *
 421:../../../os/common/ports/AVR/chcore.h ****  * @return              The execution context.
 422:../../../os/common/ports/AVR/chcore.h ****  * @retval false        not running in ISR mode.
 423:../../../os/common/ports/AVR/chcore.h ****  * @retval true         running in ISR mode.
 424:../../../os/common/ports/AVR/chcore.h ****  */
 425:../../../os/common/ports/AVR/chcore.h **** static inline bool port_is_isr_context(void) {
 426:../../../os/common/ports/AVR/chcore.h **** 
 427:../../../os/common/ports/AVR/chcore.h ****   return __avr_in_isr;
 428:../../../os/common/ports/AVR/chcore.h **** }
 429:../../../os/common/ports/AVR/chcore.h **** 
 430:../../../os/common/ports/AVR/chcore.h **** /**
 431:../../../os/common/ports/AVR/chcore.h ****  * @brief   Kernel-lock action.
 432:../../../os/common/ports/AVR/chcore.h ****  * @details Usually this function just disables interrupts but may perform more
 433:../../../os/common/ports/AVR/chcore.h ****  *          actions.
 434:../../../os/common/ports/AVR/chcore.h ****  */
 435:../../../os/common/ports/AVR/chcore.h **** static inline void port_lock(void) {
 436:../../../os/common/ports/AVR/chcore.h **** 
 437:../../../os/common/ports/AVR/chcore.h ****   asm volatile ("cli" : : : "memory");
  83               		.loc 2 437 0
  84               	/* #APP */
  85               	 ;  437 "../../../os/common/ports/AVR/chcore.h" 1
  86 0006 F894      		cli
  87               	 ;  0 "" 2
  88               	/* #NOAPP */
  89               	.LBE116:
  90               	.LBE115:
  91               	.LBE114:
  92               	.LBE113:
  90:../../../os/hal/src/hal_pwm.c **** 
  91:../../../os/hal/src/hal_pwm.c ****   osalDbgCheck((pwmp != NULL) && (config != NULL));
  92:../../../os/hal/src/hal_pwm.c **** 
  93:../../../os/hal/src/hal_pwm.c ****   osalSysLock();
  94:../../../os/hal/src/hal_pwm.c ****   osalDbgAssert((pwmp->state == PWM_STOP) || (pwmp->state == PWM_READY),
  95:../../../os/hal/src/hal_pwm.c ****                 "invalid state");
  96:../../../os/hal/src/hal_pwm.c ****   pwmp->config = config;
  93               		.loc 1 96 0
  94 0008 7A83      		std Y+2,r23
  95 000a 6983      		std Y+1,r22
  97:../../../os/hal/src/hal_pwm.c ****   pwmp->period = config->period;
  96               		.loc 1 97 0
  97 000c FB01      		movw r30,r22
  98 000e 8281      		ldd r24,Z+2
  99 0010 9381      		ldd r25,Z+3
 100               	.LVL4:
 101 0012 9C83      		std Y+4,r25
 102 0014 8B83      		std Y+3,r24
  98:../../../os/hal/src/hal_pwm.c ****   pwm_lld_start(pwmp);
 103               		.loc 1 98 0
 104 0016 CE01      		movw r24,r28
 105 0018 0E94 0000 		call pwm_lld_start
 106               	.LVL5:
  99:../../../os/hal/src/hal_pwm.c ****   pwmp->enabled = 0;
 107               		.loc 1 99 0
 108 001c 1D82      		std Y+5,__zero_reg__
 100:../../../os/hal/src/hal_pwm.c ****   pwmp->state = PWM_READY;
 109               		.loc 1 100 0
 110 001e 82E0      		ldi r24,lo8(2)
 111 0020 8883      		st Y,r24
 112               	.LBB117:
 113               	.LBB118:
 114               	.LBB119:
 115               	.LBB120:
 116               	.LBB121:
 438:../../../os/common/ports/AVR/chcore.h **** }
 439:../../../os/common/ports/AVR/chcore.h **** 
 440:../../../os/common/ports/AVR/chcore.h **** /**
 441:../../../os/common/ports/AVR/chcore.h ****  * @brief   Kernel-unlock action.
 442:../../../os/common/ports/AVR/chcore.h ****  * @details Usually this function just enables interrupts but may perform more
 443:../../../os/common/ports/AVR/chcore.h ****  *          actions.
 444:../../../os/common/ports/AVR/chcore.h ****  */
 445:../../../os/common/ports/AVR/chcore.h **** static inline void port_unlock(void) {
 446:../../../os/common/ports/AVR/chcore.h **** 
 447:../../../os/common/ports/AVR/chcore.h ****   asm volatile ("sei" : : : "memory");
 117               		.loc 2 447 0
 118               	/* #APP */
 119               	 ;  447 "../../../os/common/ports/AVR/chcore.h" 1
 120 0022 7894      		sei
 121               	 ;  0 "" 2
 122               	/* epilogue start */
 123               	/* #NOAPP */
 124               	.LBE121:
 125               	.LBE120:
 126               	.LBE119:
 127               	.LBE118:
 128               	.LBE117:
 101:../../../os/hal/src/hal_pwm.c ****   osalSysUnlock();
 102:../../../os/hal/src/hal_pwm.c **** }
 129               		.loc 1 102 0
 130 0024 DF91      		pop r29
 131 0026 CF91      		pop r28
 132               	.LVL6:
 133 0028 0895      		ret
 134               		.cfi_endproc
 135               	.LFE145:
 137               		.section	.text.pwmStop,"ax",@progbits
 138               	.global	pwmStop
 140               	pwmStop:
 141               	.LFB146:
 103:../../../os/hal/src/hal_pwm.c **** 
 104:../../../os/hal/src/hal_pwm.c **** /**
 105:../../../os/hal/src/hal_pwm.c ****  * @brief   Deactivates the PWM peripheral.
 106:../../../os/hal/src/hal_pwm.c ****  *
 107:../../../os/hal/src/hal_pwm.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 108:../../../os/hal/src/hal_pwm.c ****  *
 109:../../../os/hal/src/hal_pwm.c ****  * @api
 110:../../../os/hal/src/hal_pwm.c ****  */
 111:../../../os/hal/src/hal_pwm.c **** void pwmStop(PWMDriver *pwmp) {
 142               		.loc 1 111 0
 143               		.cfi_startproc
 144               	.LVL7:
 145 0000 CF93      		push r28
 146               	.LCFI2:
 147               		.cfi_def_cfa_offset 4
 148               		.cfi_offset 28, -3
 149 0002 DF93      		push r29
 150               	.LCFI3:
 151               		.cfi_def_cfa_offset 5
 152               		.cfi_offset 29, -4
 153               	/* prologue: function */
 154               	/* frame size = 0 */
 155               	/* stack size = 2 */
 156               	.L__stack_usage = 2
 157 0004 EC01      		movw r28,r24
 158               	.LBB122:
 159               	.LBB123:
 160               	.LBB124:
 161               	.LBB125:
 437:../../../os/common/ports/AVR/chcore.h **** }
 162               		.loc 2 437 0
 163               	/* #APP */
 164               	 ;  437 "../../../os/common/ports/AVR/chcore.h" 1
 165 0006 F894      		cli
 166               	 ;  0 "" 2
 167               	/* #NOAPP */
 168               	.LBE125:
 169               	.LBE124:
 170               	.LBE123:
 171               	.LBE122:
 112:../../../os/hal/src/hal_pwm.c **** 
 113:../../../os/hal/src/hal_pwm.c ****   osalDbgCheck(pwmp != NULL);
 114:../../../os/hal/src/hal_pwm.c **** 
 115:../../../os/hal/src/hal_pwm.c ****   osalSysLock();
 116:../../../os/hal/src/hal_pwm.c **** 
 117:../../../os/hal/src/hal_pwm.c ****   osalDbgAssert((pwmp->state == PWM_STOP) || (pwmp->state == PWM_READY),
 118:../../../os/hal/src/hal_pwm.c ****                 "invalid state");
 119:../../../os/hal/src/hal_pwm.c **** 
 120:../../../os/hal/src/hal_pwm.c ****   pwm_lld_stop(pwmp);
 172               		.loc 1 120 0
 173 0008 0E94 0000 		call pwm_lld_stop
 174               	.LVL8:
 121:../../../os/hal/src/hal_pwm.c ****   pwmp->enabled = 0;
 175               		.loc 1 121 0
 176 000c 1D82      		std Y+5,__zero_reg__
 122:../../../os/hal/src/hal_pwm.c ****   pwmp->config  = NULL;
 177               		.loc 1 122 0
 178 000e 1A82      		std Y+2,__zero_reg__
 179 0010 1982      		std Y+1,__zero_reg__
 123:../../../os/hal/src/hal_pwm.c ****   pwmp->state   = PWM_STOP;
 180               		.loc 1 123 0
 181 0012 81E0      		ldi r24,lo8(1)
 182 0014 8883      		st Y,r24
 183               	.LBB126:
 184               	.LBB127:
 185               	.LBB128:
 186               	.LBB129:
 187               	.LBB130:
 188               		.loc 2 447 0
 189               	/* #APP */
 190               	 ;  447 "../../../os/common/ports/AVR/chcore.h" 1
 191 0016 7894      		sei
 192               	 ;  0 "" 2
 193               	/* epilogue start */
 194               	/* #NOAPP */
 195               	.LBE130:
 196               	.LBE129:
 197               	.LBE128:
 198               	.LBE127:
 199               	.LBE126:
 124:../../../os/hal/src/hal_pwm.c **** 
 125:../../../os/hal/src/hal_pwm.c ****   osalSysUnlock();
 126:../../../os/hal/src/hal_pwm.c **** }
 200               		.loc 1 126 0
 201 0018 DF91      		pop r29
 202 001a CF91      		pop r28
 203               	.LVL9:
 204 001c 0895      		ret
 205               		.cfi_endproc
 206               	.LFE146:
 208               		.section	.text.pwmChangePeriod,"ax",@progbits
 209               	.global	pwmChangePeriod
 211               	pwmChangePeriod:
 212               	.LFB147:
 127:../../../os/hal/src/hal_pwm.c **** 
 128:../../../os/hal/src/hal_pwm.c **** /**
 129:../../../os/hal/src/hal_pwm.c ****  * @brief   Changes the period the PWM peripheral.
 130:../../../os/hal/src/hal_pwm.c ****  * @details This function changes the period of a PWM unit that has already
 131:../../../os/hal/src/hal_pwm.c ****  *          been activated using @p pwmStart().
 132:../../../os/hal/src/hal_pwm.c ****  * @pre     The PWM unit must have been activated using @p pwmStart().
 133:../../../os/hal/src/hal_pwm.c ****  * @post    The PWM unit period is changed to the new value.
 134:../../../os/hal/src/hal_pwm.c ****  * @note    If a period is specified that is shorter than the pulse width
 135:../../../os/hal/src/hal_pwm.c ****  *          programmed in one of the channels then the behavior is not
 136:../../../os/hal/src/hal_pwm.c ****  *          guaranteed.
 137:../../../os/hal/src/hal_pwm.c ****  *
 138:../../../os/hal/src/hal_pwm.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 139:../../../os/hal/src/hal_pwm.c ****  * @param[in] period    new cycle time in ticks
 140:../../../os/hal/src/hal_pwm.c ****  *
 141:../../../os/hal/src/hal_pwm.c ****  * @api
 142:../../../os/hal/src/hal_pwm.c ****  */
 143:../../../os/hal/src/hal_pwm.c **** void pwmChangePeriod(PWMDriver *pwmp, pwmcnt_t period) {
 213               		.loc 1 143 0
 214               		.cfi_startproc
 215               	.LVL10:
 216               	/* prologue: function */
 217               	/* frame size = 0 */
 218               	/* stack size = 0 */
 219               	.L__stack_usage = 0
 220               	.LBB131:
 221               	.LBB132:
 222               	.LBB133:
 223               	.LBB134:
 437:../../../os/common/ports/AVR/chcore.h **** }
 224               		.loc 2 437 0
 225               	/* #APP */
 226               	 ;  437 "../../../os/common/ports/AVR/chcore.h" 1
 227 0000 F894      		cli
 228               	 ;  0 "" 2
 229               	/* #NOAPP */
 230               	.LBE134:
 231               	.LBE133:
 232               	.LBE132:
 233               	.LBE131:
 144:../../../os/hal/src/hal_pwm.c **** 
 145:../../../os/hal/src/hal_pwm.c ****   osalDbgCheck(pwmp != NULL);
 146:../../../os/hal/src/hal_pwm.c **** 
 147:../../../os/hal/src/hal_pwm.c ****   osalSysLock();
 148:../../../os/hal/src/hal_pwm.c ****   osalDbgAssert(pwmp->state == PWM_READY, "invalid state");
 149:../../../os/hal/src/hal_pwm.c ****   pwmChangePeriodI(pwmp, period);
 234               		.loc 1 149 0
 235 0002 FC01      		movw r30,r24
 236 0004 7483      		std Z+4,r23
 237 0006 6383      		std Z+3,r22
 238 0008 0E94 0000 		call pwm_lld_change_period
 239               	.LVL11:
 240               	.LBB135:
 241               	.LBB136:
 242               	.LBB137:
 243               	.LBB138:
 244               	.LBB139:
 245               		.loc 2 447 0
 246               	/* #APP */
 247               	 ;  447 "../../../os/common/ports/AVR/chcore.h" 1
 248 000c 7894      		sei
 249               	 ;  0 "" 2
 250               	/* #NOAPP */
 251 000e 0895      		ret
 252               	.LBE139:
 253               	.LBE138:
 254               	.LBE137:
 255               	.LBE136:
 256               	.LBE135:
 257               		.cfi_endproc
 258               	.LFE147:
 260               		.section	.text.pwmEnableChannel,"ax",@progbits
 261               	.global	pwmEnableChannel
 263               	pwmEnableChannel:
 264               	.LFB148:
 150:../../../os/hal/src/hal_pwm.c ****   osalSysUnlock();
 151:../../../os/hal/src/hal_pwm.c **** }
 152:../../../os/hal/src/hal_pwm.c **** 
 153:../../../os/hal/src/hal_pwm.c **** /**
 154:../../../os/hal/src/hal_pwm.c ****  * @brief   Enables a PWM channel.
 155:../../../os/hal/src/hal_pwm.c ****  * @pre     The PWM unit must have been activated using @p pwmStart().
 156:../../../os/hal/src/hal_pwm.c ****  * @post    The channel is active using the specified configuration.
 157:../../../os/hal/src/hal_pwm.c ****  * @note    Depending on the hardware implementation this function has
 158:../../../os/hal/src/hal_pwm.c ****  *          effect starting on the next cycle (recommended implementation)
 159:../../../os/hal/src/hal_pwm.c ****  *          or immediately (fallback implementation).
 160:../../../os/hal/src/hal_pwm.c ****  *
 161:../../../os/hal/src/hal_pwm.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 162:../../../os/hal/src/hal_pwm.c ****  * @param[in] channel   PWM channel identifier (0...channels-1)
 163:../../../os/hal/src/hal_pwm.c ****  * @param[in] width     PWM pulse width as clock pulses number
 164:../../../os/hal/src/hal_pwm.c ****  *
 165:../../../os/hal/src/hal_pwm.c ****  * @api
 166:../../../os/hal/src/hal_pwm.c ****  */
 167:../../../os/hal/src/hal_pwm.c **** void pwmEnableChannel(PWMDriver *pwmp,
 168:../../../os/hal/src/hal_pwm.c ****                       pwmchannel_t channel,
 169:../../../os/hal/src/hal_pwm.c ****                       pwmcnt_t width) {
 265               		.loc 1 169 0
 266               		.cfi_startproc
 267               	.LVL12:
 268               	/* prologue: function */
 269               	/* frame size = 0 */
 270               	/* stack size = 0 */
 271               	.L__stack_usage = 0
 272               	.LBB140:
 273               	.LBB141:
 274               	.LBB142:
 275               	.LBB143:
 437:../../../os/common/ports/AVR/chcore.h **** }
 276               		.loc 2 437 0
 277               	/* #APP */
 278               	 ;  437 "../../../os/common/ports/AVR/chcore.h" 1
 279 0000 F894      		cli
 280               	 ;  0 "" 2
 281               	/* #NOAPP */
 282               	.LBE143:
 283               	.LBE142:
 284               	.LBE141:
 285               	.LBE140:
 170:../../../os/hal/src/hal_pwm.c **** 
 171:../../../os/hal/src/hal_pwm.c ****   osalDbgCheck((pwmp != NULL) && (channel < pwmp->channels));
 172:../../../os/hal/src/hal_pwm.c **** 
 173:../../../os/hal/src/hal_pwm.c ****   osalSysLock();
 174:../../../os/hal/src/hal_pwm.c **** 
 175:../../../os/hal/src/hal_pwm.c ****   osalDbgAssert(pwmp->state == PWM_READY, "not ready");
 176:../../../os/hal/src/hal_pwm.c **** 
 177:../../../os/hal/src/hal_pwm.c ****   pwmEnableChannelI(pwmp, channel, width);
 286               		.loc 1 177 0
 287 0002 21E0      		ldi r18,lo8(1)
 288 0004 30E0      		ldi r19,0
 289 0006 062E      		mov r0,r22
 290 0008 00C0      		rjmp 2f
 291               		1:
 292 000a 220F      		lsl r18
 293               		2:
 294 000c 0A94      		dec r0
 295 000e 02F4      		brpl 1b
 296 0010 FC01      		movw r30,r24
 297 0012 3581      		ldd r19,Z+5
 298 0014 232B      		or r18,r19
 299 0016 2583      		std Z+5,r18
 300 0018 0E94 0000 		call pwm_lld_enable_channel
 301               	.LVL13:
 302               	.LBB144:
 303               	.LBB145:
 304               	.LBB146:
 305               	.LBB147:
 306               	.LBB148:
 307               		.loc 2 447 0
 308               	/* #APP */
 309               	 ;  447 "../../../os/common/ports/AVR/chcore.h" 1
 310 001c 7894      		sei
 311               	 ;  0 "" 2
 312               	/* #NOAPP */
 313 001e 0895      		ret
 314               	.LBE148:
 315               	.LBE147:
 316               	.LBE146:
 317               	.LBE145:
 318               	.LBE144:
 319               		.cfi_endproc
 320               	.LFE148:
 322               		.section	.text.pwmDisableChannel,"ax",@progbits
 323               	.global	pwmDisableChannel
 325               	pwmDisableChannel:
 326               	.LFB149:
 178:../../../os/hal/src/hal_pwm.c **** 
 179:../../../os/hal/src/hal_pwm.c ****   osalSysUnlock();
 180:../../../os/hal/src/hal_pwm.c **** }
 181:../../../os/hal/src/hal_pwm.c **** 
 182:../../../os/hal/src/hal_pwm.c **** /**
 183:../../../os/hal/src/hal_pwm.c ****  * @brief   Disables a PWM channel and its notification.
 184:../../../os/hal/src/hal_pwm.c ****  * @pre     The PWM unit must have been activated using @p pwmStart().
 185:../../../os/hal/src/hal_pwm.c ****  * @post    The channel is disabled and its output line returned to the
 186:../../../os/hal/src/hal_pwm.c ****  *          idle state.
 187:../../../os/hal/src/hal_pwm.c ****  * @note    Depending on the hardware implementation this function has
 188:../../../os/hal/src/hal_pwm.c ****  *          effect starting on the next cycle (recommended implementation)
 189:../../../os/hal/src/hal_pwm.c ****  *          or immediately (fallback implementation).
 190:../../../os/hal/src/hal_pwm.c ****  *
 191:../../../os/hal/src/hal_pwm.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 192:../../../os/hal/src/hal_pwm.c ****  * @param[in] channel   PWM channel identifier (0...channels-1)
 193:../../../os/hal/src/hal_pwm.c ****  *
 194:../../../os/hal/src/hal_pwm.c ****  * @api
 195:../../../os/hal/src/hal_pwm.c ****  */
 196:../../../os/hal/src/hal_pwm.c **** void pwmDisableChannel(PWMDriver *pwmp, pwmchannel_t channel) {
 327               		.loc 1 196 0
 328               		.cfi_startproc
 329               	.LVL14:
 330               	/* prologue: function */
 331               	/* frame size = 0 */
 332               	/* stack size = 0 */
 333               	.L__stack_usage = 0
 334               	.LBB149:
 335               	.LBB150:
 336               	.LBB151:
 337               	.LBB152:
 437:../../../os/common/ports/AVR/chcore.h **** }
 338               		.loc 2 437 0
 339               	/* #APP */
 340               	 ;  437 "../../../os/common/ports/AVR/chcore.h" 1
 341 0000 F894      		cli
 342               	 ;  0 "" 2
 343               	/* #NOAPP */
 344               	.LBE152:
 345               	.LBE151:
 346               	.LBE150:
 347               	.LBE149:
 197:../../../os/hal/src/hal_pwm.c **** 
 198:../../../os/hal/src/hal_pwm.c ****   osalDbgCheck((pwmp != NULL) && (channel < pwmp->channels));
 199:../../../os/hal/src/hal_pwm.c **** 
 200:../../../os/hal/src/hal_pwm.c ****   osalSysLock();
 201:../../../os/hal/src/hal_pwm.c **** 
 202:../../../os/hal/src/hal_pwm.c ****   osalDbgAssert(pwmp->state == PWM_READY, "not ready");
 203:../../../os/hal/src/hal_pwm.c **** 
 204:../../../os/hal/src/hal_pwm.c ****   pwmDisableChannelI(pwmp, channel);
 348               		.loc 1 204 0
 349 0002 21E0      		ldi r18,lo8(1)
 350 0004 30E0      		ldi r19,0
 351 0006 062E      		mov r0,r22
 352 0008 00C0      		rjmp 2f
 353               		1:
 354 000a 220F      		lsl r18
 355               		2:
 356 000c 0A94      		dec r0
 357 000e 02F4      		brpl 1b
 358 0010 2095      		com r18
 359 0012 FC01      		movw r30,r24
 360 0014 3581      		ldd r19,Z+5
 361 0016 2323      		and r18,r19
 362 0018 2583      		std Z+5,r18
 363 001a 0E94 0000 		call pwm_lld_disable_channel
 364               	.LVL15:
 365               	.LBB153:
 366               	.LBB154:
 367               	.LBB155:
 368               	.LBB156:
 369               	.LBB157:
 370               		.loc 2 447 0
 371               	/* #APP */
 372               	 ;  447 "../../../os/common/ports/AVR/chcore.h" 1
 373 001e 7894      		sei
 374               	 ;  0 "" 2
 375               	/* #NOAPP */
 376 0020 0895      		ret
 377               	.LBE157:
 378               	.LBE156:
 379               	.LBE155:
 380               	.LBE154:
 381               	.LBE153:
 382               		.cfi_endproc
 383               	.LFE149:
 385               		.section	.text.pwmEnablePeriodicNotification,"ax",@progbits
 386               	.global	pwmEnablePeriodicNotification
 388               	pwmEnablePeriodicNotification:
 389               	.LFB150:
 205:../../../os/hal/src/hal_pwm.c **** 
 206:../../../os/hal/src/hal_pwm.c ****   osalSysUnlock();
 207:../../../os/hal/src/hal_pwm.c **** }
 208:../../../os/hal/src/hal_pwm.c **** 
 209:../../../os/hal/src/hal_pwm.c **** /**
 210:../../../os/hal/src/hal_pwm.c ****  * @brief   Enables the periodic activation edge notification.
 211:../../../os/hal/src/hal_pwm.c ****  * @pre     The PWM unit must have been activated using @p pwmStart().
 212:../../../os/hal/src/hal_pwm.c ****  * @note    If the notification is already enabled then the call has no effect.
 213:../../../os/hal/src/hal_pwm.c ****  *
 214:../../../os/hal/src/hal_pwm.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 215:../../../os/hal/src/hal_pwm.c ****  *
 216:../../../os/hal/src/hal_pwm.c ****  * @api
 217:../../../os/hal/src/hal_pwm.c ****  */
 218:../../../os/hal/src/hal_pwm.c **** void pwmEnablePeriodicNotification(PWMDriver *pwmp) {
 390               		.loc 1 218 0
 391               		.cfi_startproc
 392               	.LVL16:
 393               	/* prologue: function */
 394               	/* frame size = 0 */
 395               	/* stack size = 0 */
 396               	.L__stack_usage = 0
 397               	.LBB158:
 398               	.LBB159:
 399               	.LBB160:
 400               	.LBB161:
 437:../../../os/common/ports/AVR/chcore.h **** }
 401               		.loc 2 437 0
 402               	/* #APP */
 403               	 ;  437 "../../../os/common/ports/AVR/chcore.h" 1
 404 0000 F894      		cli
 405               	 ;  0 "" 2
 406               	/* #NOAPP */
 407               	.LBE161:
 408               	.LBE160:
 409               	.LBE159:
 410               	.LBE158:
 219:../../../os/hal/src/hal_pwm.c **** 
 220:../../../os/hal/src/hal_pwm.c ****   osalDbgCheck(pwmp != NULL);
 221:../../../os/hal/src/hal_pwm.c **** 
 222:../../../os/hal/src/hal_pwm.c ****   osalSysLock();
 223:../../../os/hal/src/hal_pwm.c **** 
 224:../../../os/hal/src/hal_pwm.c ****   osalDbgAssert(pwmp->state == PWM_READY, "not ready");
 225:../../../os/hal/src/hal_pwm.c ****   osalDbgAssert(pwmp->config->callback != NULL, "undefined periodic callback");
 226:../../../os/hal/src/hal_pwm.c **** 
 227:../../../os/hal/src/hal_pwm.c ****   pwmEnablePeriodicNotificationI(pwmp);
 411               		.loc 1 227 0
 412 0002 0E94 0000 		call pwm_lld_enable_periodic_notification
 413               	.LVL17:
 414               	.LBB162:
 415               	.LBB163:
 416               	.LBB164:
 417               	.LBB165:
 418               	.LBB166:
 419               		.loc 2 447 0
 420               	/* #APP */
 421               	 ;  447 "../../../os/common/ports/AVR/chcore.h" 1
 422 0006 7894      		sei
 423               	 ;  0 "" 2
 424               	/* #NOAPP */
 425 0008 0895      		ret
 426               	.LBE166:
 427               	.LBE165:
 428               	.LBE164:
 429               	.LBE163:
 430               	.LBE162:
 431               		.cfi_endproc
 432               	.LFE150:
 434               		.section	.text.pwmDisablePeriodicNotification,"ax",@progbits
 435               	.global	pwmDisablePeriodicNotification
 437               	pwmDisablePeriodicNotification:
 438               	.LFB151:
 228:../../../os/hal/src/hal_pwm.c **** 
 229:../../../os/hal/src/hal_pwm.c ****   osalSysUnlock();
 230:../../../os/hal/src/hal_pwm.c **** }
 231:../../../os/hal/src/hal_pwm.c **** 
 232:../../../os/hal/src/hal_pwm.c **** /**
 233:../../../os/hal/src/hal_pwm.c ****  * @brief   Disables the periodic activation edge notification.
 234:../../../os/hal/src/hal_pwm.c ****  * @pre     The PWM unit must have been activated using @p pwmStart().
 235:../../../os/hal/src/hal_pwm.c ****  * @note    If the notification is already disabled then the call has no effect.
 236:../../../os/hal/src/hal_pwm.c ****  *
 237:../../../os/hal/src/hal_pwm.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 238:../../../os/hal/src/hal_pwm.c ****  *
 239:../../../os/hal/src/hal_pwm.c ****  * @api
 240:../../../os/hal/src/hal_pwm.c ****  */
 241:../../../os/hal/src/hal_pwm.c **** void pwmDisablePeriodicNotification(PWMDriver *pwmp) {
 439               		.loc 1 241 0
 440               		.cfi_startproc
 441               	.LVL18:
 442               	/* prologue: function */
 443               	/* frame size = 0 */
 444               	/* stack size = 0 */
 445               	.L__stack_usage = 0
 446               	.LBB167:
 447               	.LBB168:
 448               	.LBB169:
 449               	.LBB170:
 437:../../../os/common/ports/AVR/chcore.h **** }
 450               		.loc 2 437 0
 451               	/* #APP */
 452               	 ;  437 "../../../os/common/ports/AVR/chcore.h" 1
 453 0000 F894      		cli
 454               	 ;  0 "" 2
 455               	/* #NOAPP */
 456               	.LBE170:
 457               	.LBE169:
 458               	.LBE168:
 459               	.LBE167:
 242:../../../os/hal/src/hal_pwm.c **** 
 243:../../../os/hal/src/hal_pwm.c ****   osalDbgCheck(pwmp != NULL);
 244:../../../os/hal/src/hal_pwm.c **** 
 245:../../../os/hal/src/hal_pwm.c ****   osalSysLock();
 246:../../../os/hal/src/hal_pwm.c **** 
 247:../../../os/hal/src/hal_pwm.c ****   osalDbgAssert(pwmp->state == PWM_READY, "not ready");
 248:../../../os/hal/src/hal_pwm.c ****   osalDbgAssert(pwmp->config->callback != NULL, "undefined periodic callback");
 249:../../../os/hal/src/hal_pwm.c **** 
 250:../../../os/hal/src/hal_pwm.c ****   pwmDisablePeriodicNotificationI(pwmp);
 460               		.loc 1 250 0
 461 0002 0E94 0000 		call pwm_lld_disable_periodic_notification
 462               	.LVL19:
 463               	.LBB171:
 464               	.LBB172:
 465               	.LBB173:
 466               	.LBB174:
 467               	.LBB175:
 468               		.loc 2 447 0
 469               	/* #APP */
 470               	 ;  447 "../../../os/common/ports/AVR/chcore.h" 1
 471 0006 7894      		sei
 472               	 ;  0 "" 2
 473               	/* #NOAPP */
 474 0008 0895      		ret
 475               	.LBE175:
 476               	.LBE174:
 477               	.LBE173:
 478               	.LBE172:
 479               	.LBE171:
 480               		.cfi_endproc
 481               	.LFE151:
 483               		.section	.text.pwmEnableChannelNotification,"ax",@progbits
 484               	.global	pwmEnableChannelNotification
 486               	pwmEnableChannelNotification:
 487               	.LFB152:
 251:../../../os/hal/src/hal_pwm.c **** 
 252:../../../os/hal/src/hal_pwm.c ****   osalSysUnlock();
 253:../../../os/hal/src/hal_pwm.c **** }
 254:../../../os/hal/src/hal_pwm.c **** 
 255:../../../os/hal/src/hal_pwm.c **** /**
 256:../../../os/hal/src/hal_pwm.c ****  * @brief   Enables a channel de-activation edge notification.
 257:../../../os/hal/src/hal_pwm.c ****  * @pre     The PWM unit must have been activated using @p pwmStart().
 258:../../../os/hal/src/hal_pwm.c ****  * @pre     The channel must have been activated using @p pwmEnableChannel().
 259:../../../os/hal/src/hal_pwm.c ****  * @note    If the notification is already enabled then the call has no effect.
 260:../../../os/hal/src/hal_pwm.c ****  *
 261:../../../os/hal/src/hal_pwm.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 262:../../../os/hal/src/hal_pwm.c ****  * @param[in] channel   PWM channel identifier (0...channels-1)
 263:../../../os/hal/src/hal_pwm.c ****  *
 264:../../../os/hal/src/hal_pwm.c ****  * @api
 265:../../../os/hal/src/hal_pwm.c ****  */
 266:../../../os/hal/src/hal_pwm.c **** void pwmEnableChannelNotification(PWMDriver *pwmp, pwmchannel_t channel) {
 488               		.loc 1 266 0
 489               		.cfi_startproc
 490               	.LVL20:
 491               	/* prologue: function */
 492               	/* frame size = 0 */
 493               	/* stack size = 0 */
 494               	.L__stack_usage = 0
 495               	.LBB176:
 496               	.LBB177:
 497               	.LBB178:
 498               	.LBB179:
 437:../../../os/common/ports/AVR/chcore.h **** }
 499               		.loc 2 437 0
 500               	/* #APP */
 501               	 ;  437 "../../../os/common/ports/AVR/chcore.h" 1
 502 0000 F894      		cli
 503               	 ;  0 "" 2
 504               	/* #NOAPP */
 505               	.LBE179:
 506               	.LBE178:
 507               	.LBE177:
 508               	.LBE176:
 267:../../../os/hal/src/hal_pwm.c **** 
 268:../../../os/hal/src/hal_pwm.c ****   osalDbgCheck((pwmp != NULL) && (channel < pwmp->channels));
 269:../../../os/hal/src/hal_pwm.c **** 
 270:../../../os/hal/src/hal_pwm.c ****   osalSysLock();
 271:../../../os/hal/src/hal_pwm.c **** 
 272:../../../os/hal/src/hal_pwm.c ****   osalDbgAssert(pwmp->state == PWM_READY, "not ready");
 273:../../../os/hal/src/hal_pwm.c ****   osalDbgAssert((pwmp->enabled & ((pwmchnmsk_t)1U << (pwmchnmsk_t)channel)) != 0U,
 274:../../../os/hal/src/hal_pwm.c ****                 "channel not enabled");
 275:../../../os/hal/src/hal_pwm.c ****   osalDbgAssert(pwmp->config->channels[channel].callback != NULL,
 276:../../../os/hal/src/hal_pwm.c ****                 "undefined channel callback");
 277:../../../os/hal/src/hal_pwm.c **** 
 278:../../../os/hal/src/hal_pwm.c ****   pwmEnableChannelNotificationI(pwmp, channel);
 509               		.loc 1 278 0
 510 0002 0E94 0000 		call pwm_lld_enable_channel_notification
 511               	.LVL21:
 512               	.LBB180:
 513               	.LBB181:
 514               	.LBB182:
 515               	.LBB183:
 516               	.LBB184:
 517               		.loc 2 447 0
 518               	/* #APP */
 519               	 ;  447 "../../../os/common/ports/AVR/chcore.h" 1
 520 0006 7894      		sei
 521               	 ;  0 "" 2
 522               	/* #NOAPP */
 523 0008 0895      		ret
 524               	.LBE184:
 525               	.LBE183:
 526               	.LBE182:
 527               	.LBE181:
 528               	.LBE180:
 529               		.cfi_endproc
 530               	.LFE152:
 532               		.section	.text.pwmDisableChannelNotification,"ax",@progbits
 533               	.global	pwmDisableChannelNotification
 535               	pwmDisableChannelNotification:
 536               	.LFB153:
 279:../../../os/hal/src/hal_pwm.c **** 
 280:../../../os/hal/src/hal_pwm.c ****   osalSysUnlock();
 281:../../../os/hal/src/hal_pwm.c **** }
 282:../../../os/hal/src/hal_pwm.c **** 
 283:../../../os/hal/src/hal_pwm.c **** /**
 284:../../../os/hal/src/hal_pwm.c ****  * @brief   Disables a channel de-activation edge notification.
 285:../../../os/hal/src/hal_pwm.c ****  * @pre     The PWM unit must have been activated using @p pwmStart().
 286:../../../os/hal/src/hal_pwm.c ****  * @pre     The channel must have been activated using @p pwmEnableChannel().
 287:../../../os/hal/src/hal_pwm.c ****  * @note    If the notification is already disabled then the call has no effect.
 288:../../../os/hal/src/hal_pwm.c ****  *
 289:../../../os/hal/src/hal_pwm.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 290:../../../os/hal/src/hal_pwm.c ****  * @param[in] channel   PWM channel identifier (0...channels-1)
 291:../../../os/hal/src/hal_pwm.c ****  *
 292:../../../os/hal/src/hal_pwm.c ****  * @api
 293:../../../os/hal/src/hal_pwm.c ****  */
 294:../../../os/hal/src/hal_pwm.c **** void pwmDisableChannelNotification(PWMDriver *pwmp, pwmchannel_t channel) {
 537               		.loc 1 294 0
 538               		.cfi_startproc
 539               	.LVL22:
 540               	/* prologue: function */
 541               	/* frame size = 0 */
 542               	/* stack size = 0 */
 543               	.L__stack_usage = 0
 544               	.LBB185:
 545               	.LBB186:
 546               	.LBB187:
 547               	.LBB188:
 437:../../../os/common/ports/AVR/chcore.h **** }
 548               		.loc 2 437 0
 549               	/* #APP */
 550               	 ;  437 "../../../os/common/ports/AVR/chcore.h" 1
 551 0000 F894      		cli
 552               	 ;  0 "" 2
 553               	/* #NOAPP */
 554               	.LBE188:
 555               	.LBE187:
 556               	.LBE186:
 557               	.LBE185:
 295:../../../os/hal/src/hal_pwm.c **** 
 296:../../../os/hal/src/hal_pwm.c ****   osalDbgCheck((pwmp != NULL) && (channel < pwmp->channels));
 297:../../../os/hal/src/hal_pwm.c **** 
 298:../../../os/hal/src/hal_pwm.c ****   osalSysLock();
 299:../../../os/hal/src/hal_pwm.c **** 
 300:../../../os/hal/src/hal_pwm.c ****   osalDbgAssert(pwmp->state == PWM_READY, "not ready");
 301:../../../os/hal/src/hal_pwm.c ****   osalDbgAssert((pwmp->enabled & ((pwmchnmsk_t)1U << (pwmchnmsk_t)channel)) != 0U,
 302:../../../os/hal/src/hal_pwm.c ****                 "channel not enabled");
 303:../../../os/hal/src/hal_pwm.c ****   osalDbgAssert(pwmp->config->channels[channel].callback != NULL,
 304:../../../os/hal/src/hal_pwm.c ****                 "undefined channel callback");
 305:../../../os/hal/src/hal_pwm.c **** 
 306:../../../os/hal/src/hal_pwm.c ****   pwmDisableChannelNotificationI(pwmp, channel);
 558               		.loc 1 306 0
 559 0002 0E94 0000 		call pwm_lld_disable_channel_notification
 560               	.LVL23:
 561               	.LBB189:
 562               	.LBB190:
 563               	.LBB191:
 564               	.LBB192:
 565               	.LBB193:
 566               		.loc 2 447 0
 567               	/* #APP */
 568               	 ;  447 "../../../os/common/ports/AVR/chcore.h" 1
 569 0006 7894      		sei
 570               	 ;  0 "" 2
 571               	/* #NOAPP */
 572 0008 0895      		ret
 573               	.LBE193:
 574               	.LBE192:
 575               	.LBE191:
 576               	.LBE190:
 577               	.LBE189:
 578               		.cfi_endproc
 579               	.LFE153:
 581               		.text
 582               	.Letext0:
 583               		.file 3 "/usr/lib/avr/include/stdint.h"
 584               		.file 4 "../../../os/common/ports/AVR/compilers/GCC/chtypes.h"
 585               		.file 5 "../../../os/rt/include/chsystypes.h"
 586               		.file 6 "../../../os/rt/include/chschd.h"
 587               		.file 7 "../../../os/rt/include/chsem.h"
 588               		.file 8 "../../../os/rt/include/chmtx.h"
 589               		.file 9 "../../../os/hal/include/hal_pwm.h"
 590               		.file 10 "../../../os/hal/ports/AVR/MEGA/TIMv1/hal_pwm_lld.h"
 591               		.file 11 "../../../os/rt/include/chsys.h"
 592               		.file 12 "../../../os/hal/osal/rt/osal.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 hal_pwm.c
     /tmp/ccvk1B58.s:2      *ABS*:000000000000003e __SP_H__
     /tmp/ccvk1B58.s:3      *ABS*:000000000000003d __SP_L__
     /tmp/ccvk1B58.s:4      *ABS*:000000000000003f __SREG__
     /tmp/ccvk1B58.s:5      *ABS*:000000000000003b __RAMPZ__
     /tmp/ccvk1B58.s:6      *ABS*:0000000000000000 __tmp_reg__
     /tmp/ccvk1B58.s:7      *ABS*:0000000000000001 __zero_reg__
     /tmp/ccvk1B58.s:14     .text.pwmInit:0000000000000000 pwmInit
     /tmp/ccvk1B58.s:32     .text.pwmObjectInit:0000000000000000 pwmObjectInit
     /tmp/ccvk1B58.s:60     .text.pwmStart:0000000000000000 pwmStart
     /tmp/ccvk1B58.s:140    .text.pwmStop:0000000000000000 pwmStop
     /tmp/ccvk1B58.s:211    .text.pwmChangePeriod:0000000000000000 pwmChangePeriod
     /tmp/ccvk1B58.s:263    .text.pwmEnableChannel:0000000000000000 pwmEnableChannel
     /tmp/ccvk1B58.s:325    .text.pwmDisableChannel:0000000000000000 pwmDisableChannel
     /tmp/ccvk1B58.s:388    .text.pwmEnablePeriodicNotification:0000000000000000 pwmEnablePeriodicNotification
     /tmp/ccvk1B58.s:437    .text.pwmDisablePeriodicNotification:0000000000000000 pwmDisablePeriodicNotification
     /tmp/ccvk1B58.s:486    .text.pwmEnableChannelNotification:0000000000000000 pwmEnableChannelNotification
     /tmp/ccvk1B58.s:535    .text.pwmDisableChannelNotification:0000000000000000 pwmDisableChannelNotification

UNDEFINED SYMBOLS
pwm_lld_init
pwm_lld_start
pwm_lld_stop
pwm_lld_change_period
pwm_lld_enable_channel
pwm_lld_disable_channel
pwm_lld_enable_periodic_notification
pwm_lld_disable_periodic_notification
pwm_lld_enable_channel_notification
pwm_lld_disable_channel_notification
