$date
	Tue Aug 19 11:31:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_seq_detect_mealy $end
$var wire 1 ! y $end
$var reg 16 " bitstream [15:0] $end
$var reg 1 # clk $end
$var reg 1 $ din $end
$var reg 1 % rst $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ din $end
$var wire 1 % rst $end
$var parameter 2 ' S0 $end
$var parameter 2 ( S1 $end
$var parameter 2 ) S2 $end
$var parameter 2 * S3 $end
$var reg 2 + next_state [1:0] $end
$var reg 2 , state [1:0] $end
$var reg 1 ! y $end
$var reg 1 - y_comb $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 *
b10 )
b1 (
b0 '
$end
#0
$dumpvars
0-
bx ,
b0 +
bx &
1%
0$
0#
b110110110110100 "
x!
$end
#5000
0!
b0 ,
1#
#10000
0#
#15000
1#
#20000
0#
b1111 &
0%
#25000
1#
#30000
b1 +
0#
1$
b1110 &
#35000
b10 +
b1 ,
1#
#40000
0#
b1101 &
#45000
b10 ,
1#
#50000
b11 +
0#
0$
b1100 &
#55000
b0 +
b11 ,
1#
#60000
1-
b1 +
0#
1$
b1011 &
#65000
b10 +
0-
1!
b1 ,
1#
#70000
0#
b1010 &
#75000
0!
b10 ,
1#
#80000
b11 +
0#
0$
b1001 &
#85000
b0 +
b11 ,
1#
#90000
1-
b1 +
0#
1$
b1000 &
#95000
b10 +
0-
1!
b1 ,
1#
#100000
0#
b111 &
#105000
0!
b10 ,
1#
#110000
b11 +
0#
0$
b110 &
#115000
b0 +
b11 ,
1#
#120000
1-
b1 +
0#
1$
b101 &
#125000
b10 +
0-
1!
b1 ,
1#
#130000
0#
b100 &
#135000
0!
b10 ,
1#
#140000
b11 +
0#
0$
b11 &
#145000
b0 +
b11 ,
1#
#150000
1-
b1 +
0#
1$
b10 &
#155000
b10 +
0-
1!
b1 ,
1#
#160000
b0 +
0#
0$
b1 &
#165000
0!
b0 ,
1#
#170000
0#
b0 &
#175000
1#
#180000
0#
b11111111111111111111111111111111 &
#185000
1#
#190000
0#
#195000
1#
#200000
0#
#205000
1#
#210000
0#
#215000
1#
#220000
0#
#225000
1#
#230000
0#
#235000
1#
#240000
0#
#245000
1#
#250000
0#
#255000
1#
#260000
0#
#265000
1#
#270000
0#
#275000
1#
#280000
0#
