# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build -DCOCOTB_SIM=1 --top-module simple_demo_tb --timing --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/home/yilou/Desktop/yilou_github/RTL_Playing/Asyn_Fifo/py_tb/env/lib/python3.10/site-packages/cocotb/libs -L/home/yilou/Desktop/yilou_github/RTL_Playing/Asyn_Fifo/py_tb/env/lib/python3.10/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --trace-structs --timescale 1us/1us /home/yilou/Desktop/yilou_github/RTL_Playing/Asyn_Fifo/py_tb/../DUT/simple_demo_tb.sv /home/yilou/Desktop/yilou_github/RTL_Playing/Asyn_Fifo/py_tb/../DUT/async_fifo.sv /home/yilou/Desktop/yilou_github/RTL_Playing/Asyn_Fifo/py_tb/../DUT/fifo_mem.sv /home/yilou/Desktop/yilou_github/RTL_Playing/Asyn_Fifo/py_tb/../DUT/full_checker.sv /home/yilou/Desktop/yilou_github/RTL_Playing/Asyn_Fifo/py_tb/../DUT/sync_2ff.sv /home/yilou/Desktop/yilou_github/RTL_Playing/Asyn_Fifo/py_tb/../DUT/empty_checker.sv /home/yilou/Desktop/yilou_github/RTL_Playing/Asyn_Fifo/py_tb/env/lib/python3.10/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S      1806   939784  1712875634   680132282  1712875634   680132282 "/home/yilou/Desktop/yilou_github/RTL_Playing/Asyn_Fifo/py_tb/../DUT/async_fifo.sv"
S      1513   943389  1713022175   199684626  1713022175   199684626 "/home/yilou/Desktop/yilou_github/RTL_Playing/Asyn_Fifo/py_tb/../DUT/empty_checker.sv"
S       663   943375  1713112864    27529830  1713112864    27529830 "/home/yilou/Desktop/yilou_github/RTL_Playing/Asyn_Fifo/py_tb/../DUT/fifo_mem.sv"
S      1501   943414  1713112611   987705764  1713112611   987705764 "/home/yilou/Desktop/yilou_github/RTL_Playing/Asyn_Fifo/py_tb/../DUT/full_checker.sv"
S      2719   938794  1713112469   371325751  1713112469   371325751 "/home/yilou/Desktop/yilou_github/RTL_Playing/Asyn_Fifo/py_tb/../DUT/simple_demo_tb.sv"
S       493   943371  1713015853   385025493  1713015853   385025493 "/home/yilou/Desktop/yilou_github/RTL_Playing/Asyn_Fifo/py_tb/../DUT/sync_2ff.sv"
S  15303608  2626337  1713112155   859919115  1713112155   859919115 "/usr/local/share/verilator/bin/verilator_bin"
S      4942  2626388  1713112156   255936771  1713112156   255936771 "/usr/local/share/verilator/include/verilated_std.sv"
T      5200   959590  1713183056   612079514  1713183056   612079514 "sim_build/Vtop.cpp"
T      3604   959523  1713183056   612079514  1713183056   612079514 "sim_build/Vtop.h"
T      2316   960205  1713183056   616079639  1713183056   616079639 "sim_build/Vtop.mk"
T       669   959522  1713183056   612079514  1713183056   612079514 "sim_build/Vtop__Dpi.cpp"
T       520   959515  1713183056   612079514  1713183056   612079514 "sim_build/Vtop__Dpi.h"
T     18543   925056  1713183056   612079514  1713183056   612079514 "sim_build/Vtop__Syms.cpp"
T      1652   925473  1713183056   612079514  1713183056   612079514 "sim_build/Vtop__Syms.h"
T       290   960186  1713183056   616079639  1713183056   616079639 "sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      9384   960191  1713183056   616079639  1713183056   616079639 "sim_build/Vtop__Trace__0.cpp"
T     25309   960181  1713183056   616079639  1713183056   616079639 "sim_build/Vtop__Trace__0__Slow.cpp"
T      7365   959868  1713183056   612079514  1713183056   612079514 "sim_build/Vtop___024root.h"
T      2526   960149  1713183056   612079514  1713183056   612079514 "sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       845   959893  1713183056   612079514  1713183056   612079514 "sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     28546   960172  1713183056   616079639  1713183056   616079639 "sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     13098   960148  1713183056   612079514  1713183056   612079514 "sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T      1700   959871  1713183056   612079514  1713183056   612079514 "sim_build/Vtop___024root__Slow.cpp"
T       711   959830  1713183056   612079514  1713183056   612079514 "sim_build/Vtop__pch.h"
T      1239   960206  1713183056   616079639  1713183056   616079639 "sim_build/Vtop__ver.d"
T         0        0  1713183056   616079639  1713183056   616079639 "sim_build/Vtop__verFiles.dat"
T      1778   960196  1713183056   616079639  1713183056   616079639 "sim_build/Vtop_classes.mk"
