// Seed: 2449808027
module module_0 (
    input wire id_0,
    input wor id_1,
    output logic id_2,
    output tri id_3,
    output wand id_4,
    input wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri1 id_8
);
  final begin : LABEL_0
    id_2 <= 1;
  end
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    input supply1 id_2,
    input wand id_3,
    output wor id_4,
    output wire id_5,
    input wor id_6,
    output tri0 id_7
);
  always @(posedge 1 - "", posedge 1) begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_5,
      id_4,
      id_6,
      id_6,
      id_6,
      id_7
  );
endmodule
