Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr 27 19:30:44 2022
| Host         : UL-22 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dgn_wrapper_control_sets_placed.rpt
| Design       : dgn_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              73 |           37 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |              32 |           14 |
| Yes          | No                    | No                     |              74 |           39 |
| Yes          | No                    | Yes                    |              20 |           10 |
| Yes          | Yes                   | No                     |             114 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                               Clock Signal                              |                                          Enable Signal                                         |                                               Set/Reset Signal                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dgn_i/clk_wiz/inst/clk_out2                                            |                                                                                                | dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              3 |
|  dgn_i/clk_wiz/inst/clk_out1                                            |                                                                                                | dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/axi_awvalid_i_1_n_0                                            |                2 |              4 |
|  dgn_i/clk_wiz/inst/clk_out1                                            |                                                                                                | dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                   |                3 |              4 |
|  dgn_i/clk_wiz/inst/clk_out1                                            |                                                                                                | dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              4 |
|  dgn_i/clk_wiz/inst/clk_out1                                            | dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/scan_line[3]_i_1_n_0                              | dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/reset                                                       |                3 |              4 |
|  dgn_i/clk_wiz/inst/clk_out1                                            | dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready        |                                                                                                             |                2 |              5 |
|  dgn_i/clk_wiz/inst/clk_out1                                            | dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/alt                                               | dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/reset                                                       |                2 |              6 |
|  dgn_i/clk_wiz/inst/clk_out1                                            | dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/current_line[5]_i_1_n_0                           | dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/reset                                                       |                2 |              6 |
|  dgn_i/clk_wiz/inst/clk_out1                                            | dgn_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                       | dgn_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                             |                1 |              6 |
|  dgn_i/clk_wiz/inst/clk_out1                                            | dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/current_char[6]_i_1_n_0                           | dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/reset                                                       |                4 |              7 |
|  dgn_i/clk_wiz/inst/clk_out2                                            | dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0                                |                                                                                                             |                2 |              8 |
|  dgn_i/clk_wiz/inst/clk_out1                                            | dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/slv_reg_rden                                    | dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata[7]_i_1_n_0                                         |                2 |              8 |
|  dgn_i/clk_wiz/inst/clk_out1                                            | dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/axi_wvalid0                                       | dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/axi_awvalid_i_1_n_0                                            |                4 |              8 |
|  dgn_i/clk_wiz/inst/clk_out1                                            | dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/reg_pixels[7]_i_1_n_0                             | dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/reset                                                       |                2 |              8 |
|  dgn_i/clk_wiz/inst/clk_out2                                            |                                                                                                |                                                                                                             |                7 |              9 |
|  dgn_i/clk_wiz/inst/clk_out2                                            | dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/sel                         | dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_set                              |                2 |              9 |
|  dgn_i/clk_wiz/inst/clk_out2                                            | dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out[8]_i_2__0_n_0  | dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_set                             |                2 |              9 |
|  dgn_i/clk_wiz/inst/clk_out1                                            |                                                                                                | dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/reset                                                       |                4 |              9 |
|  dgn_i/clk_wiz/inst/clk_out1                                            | dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]       |                                                                                                             |                4 |              9 |
|  dgn_i/clk_wiz/inst/clk_out2                                            | dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/mod2_reg               | dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             10 |
|  dgn_i/clk_wiz/inst/clk_out2                                            | dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg0           | dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             10 |
|  dgn_i/clk_wiz/inst/clk_out1                                            |                                                                                                | dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                   |                3 |             11 |
|  dgn_i/clk_wiz/inst/clk_out1                                            | dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/code[7]_i_1_n_0                                   |                                                                                                             |                6 |             11 |
| ~dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLK |                                                                                                |                                                                                                             |                3 |             11 |
|  dgn_i/clk_wiz/inst/clk_out2                                            | dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0                        | dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/clear                                    |                3 |             12 |
|  dgn_i/clk_wiz/inst/clk_out1                                            | dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in | dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                   |               14 |             31 |
|  dgn_i/clk_wiz/inst/clk_out1                                            | dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr                                       |                                                                                                             |               25 |             41 |
|  dgn_i/clk_wiz/inst/clk_out1                                            |                                                                                                |                                                                                                             |               28 |             54 |
+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+----------------+


