Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec  5 17:44:00 2022
| Host         : LAPTOP-5IT6307N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab08_control_sets_placed.rpt
| Design       : lab08
| Device       : xc7s25
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              46 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+-------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal    |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------+-------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | gui/tx_i_1_n_0      | gui/tx            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | scl_out_i_1_n_0     |                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | sda_out_i_1_n_0     |                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | gui/E[0]            |                   |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | clk_cnt[5]_i_2_n_0  | gui/trig_reg_0[0] |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | data_out[7]_i_1_n_0 |                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | gui/count0          |                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | gui/tx              |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | gui/data_in         |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | gui/trig_reg_0[0]   |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                     |                   |               13 |             30 |         2.31 |
+----------------+---------------------+-------------------+------------------+----------------+--------------+


