{"config":{"lang":["en"],"separator":"[\\s\\-]+","pipeline":["stopWordFilter"]},"docs":[{"location":"","title":"G51-AFibre-100G Open FPGA Stack Quick Start Guide","text":""},{"location":"#document-revision-history","title":"Document Revision History","text":"Version Date Description 1.0 20th Apr 2025 Initial Draft Version   # INTRODUCTION"},{"location":"#smartnic-card","title":"SmartNIC Card","text":"<p>The iWave G51-AFibre-200G is a high-performance network and storage accelerator card, utilizing PCIe Gen4 x16 technology. It is powered by Intel Agilex 7 to deliver advanced capabilities for demanding workloads.</p> <p></p>"},{"location":"#unpacking-the-deliverables","title":"Unpacking the Deliverables","text":"<p>When unpacking the components, ensure all items are handled with care.</p> <p>Important Handling Instructions: - Avoid using the components in environments with excessive dust, high humidity, or extreme temperatures. - The SmartNIC card is not waterproof and should be kept away from water or wet surfaces. - To prevent damage from static electricity, do not touch the card with bare hands. It is recommended to use anti-static gloves during handling.</p>"},{"location":"#contents-of-the-package","title":"Contents of the Package:","text":"<ul> <li>(A) G51-AFibre-200G SmartNIC Card  </li> <li>(B) 8-Pin AUX Cable + Power Supply  </li> <li>(C) PCIe Bracket  </li> <li>(D) Card Backplate  </li> <li>(E) Quick Start Guide  </li> </ul>"},{"location":"#quick-view-of-the-smartnic-card","title":"Quick View of the SmartNIC Card:","text":"<ul> <li>Back View</li> <li>Side View</li> </ul> <p>Note: Ensure that the card and other components are free from any visible damage.</p>"},{"location":"#download-files-from-ftp","title":"Download Files from FTP","text":"<p>All technical resources related to the G51-AFibre-200G are available on iWave's FTP server.</p> <p>For access credentials to the FTP server, please contact iWave directly.</p>"},{"location":"#ftp-folder-structure","title":"FTP Folder Structure","text":"<p>(Folder structure to be inserted, if applicable)</p> <p>Please refer to the accompanying documents for detailed instructions on utilizing the SmartNIC card.</p>"},{"location":"#open-fpga-stack-design","title":"Open FPGA Stack Design","text":"<p>The Open FPGA Stack is a comprehensive hardware and software framework designed to reduce development time when creating custom platforms. It provides a robust, reusable infrastructure, enabling users to quickly integrate FPGA-based acceleration into their systems.</p>"},{"location":"#architecture-overview","title":"Architecture Overview","text":"<p>Figure 4-1: Open FPGA Stack Architecture (Insert architecture diagram, if available)</p>"},{"location":"#key-design-components","title":"Key Design Components","text":"<ul> <li> <p>PCIe Subsystem:   A hierarchical design that targets the P-tile PCIe hard IP, configured to support Gen4 speeds. It is optimized for Arm AXI4-Stream Data Mover functional mode.</p> </li> <li> <p>Ethernet Subsystem:   Designed for portability across various platforms and Ethernet configurations, ensuring reusability of both hardware and software frameworks.</p> </li> <li> <p>Memory Subsystem:   Comprising two DDR4 channels:</p> </li> <li>HPS DDR4 Bank: x40 (x32 Data + x8 ECC), 3200 MHz, 8GB  </li> <li> <p>Fabric DDR4 Bank: x72 (x64 Data + x8 ECC), 3200 MHz, 8GB  </p> </li> <li> <p>Hard Processor System:   A 64-bit ARM\u00ae Cortex-A53 MPCore with integrated peripherals, providing robust processing power for the platform.</p> </li> <li> <p>Reset Controller:   Ensures correct system initialization and recovery.</p> </li> <li> <p>FPGA Management Engine:   A system for managing platform functions and enabling acceleration capabilities on the hardware.</p> </li> <li> <p>AFU Peripheral Fabric:   Facilitates AFU (Accelerator Functional Unit) access to additional interface peripherals, enhancing the platform's flexibility and performance.</p> </li> </ul>"}]}