

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Sat Nov 23 10:07:01 2024

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
     8                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     9                           	dabs	1,0x7E,2
    10     0000                     
    11                           ; Generated 12/10/2023 GMT
    12                           ; 
    13                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    14                           ; All rights reserved.
    15                           ; 
    16                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    17                           ; 
    18                           ; Redistribution and use in source and binary forms, with or without modification, are
    19                           ; permitted provided that the following conditions are met:
    20                           ; 
    21                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    22                           ;        conditions and the following disclaimer.
    23                           ; 
    24                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    25                           ;        of conditions and the following disclaimer in the documentation and/or other
    26                           ;        materials provided with the distribution. Publication is not required when
    27                           ;        this file is used in an embedded application.
    28                           ; 
    29                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    30                           ;        software without specific prior written permission.
    31                           ; 
    32                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    33                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    34                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    35                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    36                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    37                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    38                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    39                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    40                           ; 
    41                           ; 
    42                           ; Code-generator required, PIC16F877A Definitions
    43                           ; 
    44                           ; SFR Addresses
    45     0004                     fsr             equ	4
    46     0004                     fsr0            equ	4
    47     0000                     indf            equ	0
    48     0000                     indf0           equ	0
    49     0002                     pc              equ	2
    50     0002                     pcl             equ	2
    51     000A                     pclath          equ	10
    52     0003                     status          equ	3
    53     0000                     INDF            equ	0	;# 
    54     0001                     TMR0            equ	1	;# 
    55     0002                     PCL             equ	2	;# 
    56     0003                     STATUS          equ	3	;# 
    57     0004                     FSR             equ	4	;# 
    58     0005                     PORTA           equ	5	;# 
    59     0006                     PORTB           equ	6	;# 
    60     0007                     PORTC           equ	7	;# 
    61     0008                     PORTD           equ	8	;# 
    62     0009                     PORTE           equ	9	;# 
    63     000A                     PCLATH          equ	10	;# 
    64     000B                     INTCON          equ	11	;# 
    65     000C                     PIR1            equ	12	;# 
    66     000D                     PIR2            equ	13	;# 
    67     000E                     TMR1            equ	14	;# 
    68     000E                     TMR1L           equ	14	;# 
    69     000F                     TMR1H           equ	15	;# 
    70     0010                     T1CON           equ	16	;# 
    71     0011                     TMR2            equ	17	;# 
    72     0012                     T2CON           equ	18	;# 
    73     0013                     SSPBUF          equ	19	;# 
    74     0014                     SSPCON          equ	20	;# 
    75     0015                     CCPR1           equ	21	;# 
    76     0015                     CCPR1L          equ	21	;# 
    77     0016                     CCPR1H          equ	22	;# 
    78     0017                     CCP1CON         equ	23	;# 
    79     0018                     RCSTA           equ	24	;# 
    80     0019                     TXREG           equ	25	;# 
    81     001A                     RCREG           equ	26	;# 
    82     001B                     CCPR2           equ	27	;# 
    83     001B                     CCPR2L          equ	27	;# 
    84     001C                     CCPR2H          equ	28	;# 
    85     001D                     CCP2CON         equ	29	;# 
    86     001E                     ADRESH          equ	30	;# 
    87     001F                     ADCON0          equ	31	;# 
    88     0081                     OPTION_REG      equ	129	;# 
    89     0085                     TRISA           equ	133	;# 
    90     0086                     TRISB           equ	134	;# 
    91     0087                     TRISC           equ	135	;# 
    92     0088                     TRISD           equ	136	;# 
    93     0089                     TRISE           equ	137	;# 
    94     008C                     PIE1            equ	140	;# 
    95     008D                     PIE2            equ	141	;# 
    96     008E                     PCON            equ	142	;# 
    97     0091                     SSPCON2         equ	145	;# 
    98     0092                     PR2             equ	146	;# 
    99     0093                     SSPADD          equ	147	;# 
   100     0094                     SSPSTAT         equ	148	;# 
   101     0098                     TXSTA           equ	152	;# 
   102     0099                     SPBRG           equ	153	;# 
   103     009C                     CMCON           equ	156	;# 
   104     009D                     CVRCON          equ	157	;# 
   105     009E                     ADRESL          equ	158	;# 
   106     009F                     ADCON1          equ	159	;# 
   107     010C                     EEDATA          equ	268	;# 
   108     010D                     EEADR           equ	269	;# 
   109     010E                     EEDATH          equ	270	;# 
   110     010F                     EEADRH          equ	271	;# 
   111     018C                     EECON1          equ	396	;# 
   112     018D                     EECON2          equ	397	;# 
   113     0000                     INDF            equ	0	;# 
   114     0001                     TMR0            equ	1	;# 
   115     0002                     PCL             equ	2	;# 
   116     0003                     STATUS          equ	3	;# 
   117     0004                     FSR             equ	4	;# 
   118     0005                     PORTA           equ	5	;# 
   119     0006                     PORTB           equ	6	;# 
   120     0007                     PORTC           equ	7	;# 
   121     0008                     PORTD           equ	8	;# 
   122     0009                     PORTE           equ	9	;# 
   123     000A                     PCLATH          equ	10	;# 
   124     000B                     INTCON          equ	11	;# 
   125     000C                     PIR1            equ	12	;# 
   126     000D                     PIR2            equ	13	;# 
   127     000E                     TMR1            equ	14	;# 
   128     000E                     TMR1L           equ	14	;# 
   129     000F                     TMR1H           equ	15	;# 
   130     0010                     T1CON           equ	16	;# 
   131     0011                     TMR2            equ	17	;# 
   132     0012                     T2CON           equ	18	;# 
   133     0013                     SSPBUF          equ	19	;# 
   134     0014                     SSPCON          equ	20	;# 
   135     0015                     CCPR1           equ	21	;# 
   136     0015                     CCPR1L          equ	21	;# 
   137     0016                     CCPR1H          equ	22	;# 
   138     0017                     CCP1CON         equ	23	;# 
   139     0018                     RCSTA           equ	24	;# 
   140     0019                     TXREG           equ	25	;# 
   141     001A                     RCREG           equ	26	;# 
   142     001B                     CCPR2           equ	27	;# 
   143     001B                     CCPR2L          equ	27	;# 
   144     001C                     CCPR2H          equ	28	;# 
   145     001D                     CCP2CON         equ	29	;# 
   146     001E                     ADRESH          equ	30	;# 
   147     001F                     ADCON0          equ	31	;# 
   148     0081                     OPTION_REG      equ	129	;# 
   149     0085                     TRISA           equ	133	;# 
   150     0086                     TRISB           equ	134	;# 
   151     0087                     TRISC           equ	135	;# 
   152     0088                     TRISD           equ	136	;# 
   153     0089                     TRISE           equ	137	;# 
   154     008C                     PIE1            equ	140	;# 
   155     008D                     PIE2            equ	141	;# 
   156     008E                     PCON            equ	142	;# 
   157     0091                     SSPCON2         equ	145	;# 
   158     0092                     PR2             equ	146	;# 
   159     0093                     SSPADD          equ	147	;# 
   160     0094                     SSPSTAT         equ	148	;# 
   161     0098                     TXSTA           equ	152	;# 
   162     0099                     SPBRG           equ	153	;# 
   163     009C                     CMCON           equ	156	;# 
   164     009D                     CVRCON          equ	157	;# 
   165     009E                     ADRESL          equ	158	;# 
   166     009F                     ADCON1          equ	159	;# 
   167     010C                     EEDATA          equ	268	;# 
   168     010D                     EEADR           equ	269	;# 
   169     010E                     EEDATH          equ	270	;# 
   170     010F                     EEADRH          equ	271	;# 
   171     018C                     EECON1          equ	396	;# 
   172     018D                     EECON2          equ	397	;# 
   173     0012                     _T2CON          set	18
   174     0061                     _TMR2IF         set	97
   175     0040                     _RD0            set	64
   176     0088                     _TRISDbits      set	136
   177                           
   178                           	psect	cinit
   179     07FC                     start_initialization:	
   180                           ; #config settings
   181                           
   182     07FC                     __initialization:
   183     07FC                     end_of_initialization:	
   184                           ;End of C runtime variable initialization code
   185                           
   186     07FC                     __end_of__initialization:
   187     07FC  0183               	clrf	3
   188     07FD  120A  118A  2FE1   	ljmp	_main	;jump to C main() function
   189                           
   190                           	psect	cstackCOMMON
   191     0070                     __pcstackCOMMON:
   192     0070                     ?_t2Delay:
   193     0070                     ?_main:	
   194                           ; 1 bytes @ 0x0
   195                           
   196     0070                     t2Delay@i:	
   197                           ; 1 bytes @ 0x0
   198                           
   199     0070                     ??_t2Delay:	
   200                           ; 2 bytes @ 0x0
   201                           
   202                           
   203                           ; 1 bytes @ 0x0
   204     0070                     	ds	2
   205     0072                     ??_main:
   206                           
   207                           	psect	maintext
   208     07E1                     __pmaintext:	
   209                           ; 1 bytes @ 0x2
   210 ;;
   211 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   212 ;;
   213 ;; *************** function _main *****************
   214 ;; Defined at:
   215 ;;		line 19 in file "main.c"
   216 ;; Parameters:    Size  Location     Type
   217 ;;		None
   218 ;; Auto vars:     Size  Location     Type
   219 ;;		None
   220 ;; Return value:  Size  Location     Type
   221 ;;                  1    wreg      void 
   222 ;; Registers used:
   223 ;;		wreg, status,2, status,0, pclath, cstack
   224 ;; Tracked objects:
   225 ;;		On entry : B00/0
   226 ;;		On exit  : 0/0
   227 ;;		Unchanged: 0/0
   228 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   229 ;;      Params:         0       0       0       0       0
   230 ;;      Locals:         0       0       0       0       0
   231 ;;      Temps:          0       0       0       0       0
   232 ;;      Totals:         0       0       0       0       0
   233 ;;Total ram usage:        0 bytes
   234 ;; Hardware stack levels required when called: 1
   235 ;; This function calls:
   236 ;;		_t2Delay
   237 ;; This function is called by:
   238 ;;		Startup code after reset
   239 ;; This function uses a non-reentrant model
   240 ;;
   241                           
   242     07E1                     _main:	
   243                           ;psect for function _main
   244                           
   245     07E1                     l580:	
   246                           ;incstack = 0
   247                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   248                           
   249                           
   250                           ;main.c: 21:     TRISDbits.TRISD0 = 0;
   251     07E1  1683               	bsf	3,5	;RP0=1, select bank1
   252     07E2  1303               	bcf	3,6	;RP1=0, select bank1
   253     07E3  1008               	bcf	8,0	;volatile
   254                           
   255                           ;main.c: 22:     T2CON = 0x78;
   256     07E4  3078               	movlw	120
   257     07E5  1283               	bcf	3,5	;RP0=0, select bank0
   258     07E6  1303               	bcf	3,6	;RP1=0, select bank0
   259     07E7  0092               	movwf	18	;volatile
   260     07E8                     l15:	
   261                           ;main.c: 23:     while(1){
   262                           
   263                           
   264                           ;main.c: 24:         RD0 = 1;
   265     07E8  1283               	bcf	3,5	;RP0=0, select bank0
   266     07E9  1303               	bcf	3,6	;RP1=0, select bank0
   267     07EA  1408               	bsf	8,0	;volatile
   268     07EB                     l582:
   269                           
   270                           ;main.c: 25:         t2Delay();
   271     07EB  120A  118A  27C7  120A  118A  	fcall	_t2Delay
   272     07F0                     l584:
   273                           
   274                           ;main.c: 26:         RD0 = 0;
   275     07F0  1283               	bcf	3,5	;RP0=0, select bank0
   276     07F1  1303               	bcf	3,6	;RP1=0, select bank0
   277     07F2  1008               	bcf	8,0	;volatile
   278                           
   279                           ;main.c: 27:         t2Delay();
   280     07F3  120A  118A  27C7  120A  118A  	fcall	_t2Delay
   281     07F8  2FE8               	goto	l15
   282     07F9  120A  118A  2800   	ljmp	start
   283     07FC                     __end_of_main:
   284                           
   285                           	psect	text1
   286     07C7                     __ptext1:	
   287 ;; *************** function _t2Delay *****************
   288 ;; Defined at:
   289 ;;		line 31 in file "main.c"
   290 ;; Parameters:    Size  Location     Type
   291 ;;		None
   292 ;; Auto vars:     Size  Location     Type
   293 ;;  i               2    0[COMMON] unsigned int 
   294 ;; Return value:  Size  Location     Type
   295 ;;                  1    wreg      void 
   296 ;; Registers used:
   297 ;;		wreg, status,2
   298 ;; Tracked objects:
   299 ;;		On entry : 0/0
   300 ;;		On exit  : 0/0
   301 ;;		Unchanged: 0/0
   302 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   303 ;;      Params:         0       0       0       0       0
   304 ;;      Locals:         2       0       0       0       0
   305 ;;      Temps:          0       0       0       0       0
   306 ;;      Totals:         2       0       0       0       0
   307 ;;Total ram usage:        2 bytes
   308 ;; Hardware stack levels used: 1
   309 ;; This function calls:
   310 ;;		Nothing
   311 ;; This function is called by:
   312 ;;		_main
   313 ;; This function uses a non-reentrant model
   314 ;;
   315                           
   316     07C7                     _t2Delay:	
   317                           ;psect for function _t2Delay
   318                           
   319     07C7                     l570:	
   320                           ;incstack = 0
   321                           ; Regs used in _t2Delay: [wreg+status,2]
   322                           
   323                           
   324                           ;main.c: 32:     unsigned int i;;main.c: 33:     T2CON |= (1<<2);
   325     07C7  1283               	bcf	3,5	;RP0=0, select bank0
   326     07C8  1303               	bcf	3,6	;RP1=0, select bank0
   327     07C9  1512               	bsf	18,2	;volatile
   328     07CA                     l572:
   329                           
   330                           ;main.c: 34:     for(i=0;i<1220;i++){
   331     07CA  01F0               	clrf	t2Delay@i
   332     07CB  01F1               	clrf	t2Delay@i+1
   333     07CC                     l23:
   334     07CC  1C8C               	btfss	12,1	;volatile
   335     07CD  2FCF               	goto	u11
   336     07CE  2FD0               	goto	u10
   337     07CF                     u11:
   338     07CF  2FCC               	goto	l23
   339     07D0                     u10:
   340     07D0                     l25:
   341                           
   342                           ;main.c: 36:         TMR2IF = 0;
   343     07D0  108C               	bcf	12,1	;volatile
   344     07D1                     l578:
   345                           
   346                           ;main.c: 37:     }
   347     07D1  3001               	movlw	1
   348     07D2  07F0               	addwf	t2Delay@i,f
   349     07D3  1803               	skipnc
   350     07D4  0AF1               	incf	t2Delay@i+1,f
   351     07D5  3000               	movlw	0
   352     07D6  07F1               	addwf	t2Delay@i+1,f
   353     07D7  3004               	movlw	4
   354     07D8  0271               	subwf	t2Delay@i+1,w
   355     07D9  30C4               	movlw	196
   356     07DA  1903               	skipnz
   357     07DB  0270               	subwf	t2Delay@i,w
   358     07DC  1C03               	skipc
   359     07DD  2FDF               	goto	u21
   360     07DE  2FE0               	goto	u20
   361     07DF                     u21:
   362     07DF  2FCC               	goto	l23
   363     07E0                     u20:
   364     07E0                     l26:
   365     07E0  0008               	return
   366     07E1                     __end_of_t2Delay:
   367     0002                     ___latbits      equ	2
   368     007E                     btemp           set	126	;btemp
   369     007E                     wtemp0          set	126
   370                           
   371                           	psect	config
   372                           
   373                           ;Config register CONFIG @ 0x2007
   374                           ;	Oscillator Selection bits
   375                           ;	FOSC = HS, HS oscillator
   376                           ;	Watchdog Timer Enable bit
   377                           ;	WDTE = OFF, WDT disabled
   378                           ;	Power-up Timer Enable bit
   379                           ;	PWRTE = OFF, PWRT disabled
   380                           ;	Brown-out Reset Enable bit
   381                           ;	BOREN = ON, BOR enabled
   382                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   383                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   384                           ;	Data EEPROM Memory Code Protection bit
   385                           ;	CPD = OFF, Data EEPROM code protection off
   386                           ;	Flash Program Memory Write Enable bits
   387                           ;	WRT = OFF, Write protection off; all program memory may be written to by EECON control
   388                           ;	In-Circuit Debugger Mode bit
   389                           ;	DEBUG = OFF, In-Circuit Debugger disabled, RB6 and RB7 are general purpose I/O pins
   390                           ;	Flash Program Memory Code Protection bit
   391                           ;	CP = OFF, Code protection off
   392     2007                     	org	8199
   393     2007  3F7A               	dw	16250

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      2       2
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _main->_t2Delay

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      30
                            _t2Delay
 ---------------------------------------------------------------------------------
 (1) _t2Delay                                              2     2      0      30
                                              0 COMMON     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _t2Delay

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      2       2     14.3%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Sat Nov 23 10:07:01 2024

                     l23 07CC                       l15 07E8                       l25 07D0  
                     l26 07E0                       u10 07D0                       u11 07CF  
                     u20 07E0                       u21 07DF                      l570 07C7  
                    l572 07CA                      l580 07E1                      l582 07EB  
                    l584 07F0                      l578 07D1                      _RD0 0040  
                   _main 07E1                     btemp 007E                     start 0000  
        __end_of_t2Delay 07E1                    ?_main 0070                    _T2CON 0012  
                  status 0003                    wtemp0 007E          __initialization 07FC  
           __end_of_main 07FC                   ??_main 0072                   _TMR2IF 0061  
              ??_t2Delay 0070  __end_of__initialization 07FC           __pcstackCOMMON 0070  
             __pmaintext 07E1                  _t2Delay 07C7                  __ptext1 07C7  
   end_of_initialization 07FC                _TRISDbits 0088      start_initialization 07FC  
              ___latbits 0002                 ?_t2Delay 0070                 t2Delay@i 0070  
