{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-138-gf01465f6)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "0011000101000001010110010010011001010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "/p/41_fpga/learning-fpga/blink/tangnano9k.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/p/41_fpga/learning-fpga/blink/thehell.v:1.1-21.10"
      },
      "ports": {
        "led": {
          "direction": "output",
          "bits": [ 7754, 7749, 7744, 7739, 7736, 7733 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7585 ]
        },
        "btn2": {
          "direction": "input",
          "bits": [ 7584 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 7583 ]
        }
      },
      "cells": {
        "clockCounter_DFFR_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y15/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 7826 ],
            "I3": [ 7597 ]
          }
        },
        "clockCounter_DFFR_Q_11_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y16/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 7824 ],
            "I3": [ 7614 ]
          }
        },
        "clockCounter_DFFR_Q_9_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y16/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 7822 ],
            "I3": [ 7724 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "clockCounter_DFFR_Q_22_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 7804 ],
            "COUT": [ 7809 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 7804 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 7804 ]
          }
        },
        "leds_DFFSE_Q_2": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF2",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 7805 ],
            "Q": [ 7751 ],
            "D": [ 7748 ],
            "CLK": [ 7595 ],
            "CE": [ 7599 ]
          }
        },
        "leds_DFFSE_Q_1": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/DFF0",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 7805 ],
            "Q": [ 7741 ],
            "D": [ 7738 ],
            "CLK": [ 7595 ],
            "CE": [ 7599 ]
          }
        },
        "leds_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/DFF0",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 7805 ],
            "Q": [ 7758 ],
            "D": [ 7732 ],
            "CLK": [ 7595 ],
            "CE": [ 7599 ]
          }
        },
        "leds_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT0",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7760 ],
            "F": [ 7735 ]
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT7",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7636 ],
            "I2": [ 7631 ],
            "I1": [ 7626 ],
            "I0": [ 7621 ],
            "F": [ 7773 ]
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/LUT1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7616 ],
            "I2": [ 7607 ],
            "I1": [ 7726 ],
            "I0": [ 7720 ],
            "F": [ 7772 ]
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/LUT0",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7771 ]
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_1_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT4",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7685 ],
            "I2": [ 7681 ],
            "I1": [ 7676 ],
            "I0": [ 7671 ],
            "F": [ 7777 ]
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT7",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7660 ],
            "I2": [ 7654 ],
            "I1": [ 7648 ],
            "I0": [ 7642 ],
            "F": [ 7776 ]
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT6",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7775 ]
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/MUX6",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7777 ],
            "O": [ 7767 ],
            "I1": [ 7776 ],
            "I0": [ 7775 ]
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/MUX0",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7773 ],
            "O": [ 7766 ],
            "I1": [ 7772 ],
            "I0": [ 7771 ]
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT7",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7694 ],
            "I2": [ 7668 ],
            "I1": [ 7603 ],
            "I0": [ 7598 ],
            "F": [ 7765 ]
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/LUT2",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7714 ],
            "I2": [ 7709 ],
            "I1": [ 7704 ],
            "I0": [ 7699 ],
            "F": [ 7764 ]
          }
        },
        "leds_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT6",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7767 ],
            "I2": [ 7766 ],
            "I1": [ 7765 ],
            "I0": [ 7764 ],
            "F": [ 7599 ]
          }
        },
        "leds_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF0",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7756 ],
            "D": [ 7753 ],
            "CLK": [ 7595 ],
            "CE": [ 7599 ]
          }
        },
        "leds_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/DFF2",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7746 ],
            "D": [ 7743 ],
            "CLK": [ 7595 ],
            "CE": [ 7599 ]
          }
        },
        "leds_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/DFF0",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7760 ],
            "D": [ 7735 ],
            "CLK": [ 7595 ],
            "CE": [ 7599 ]
          }
        },
        "led_OBUF_O_I_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT0",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7758 ],
            "F": [ 7732 ]
          }
        },
        "led_OBUF_O_5_I_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT0",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7756 ],
            "F": [ 7753 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y14/IOBA",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:5.18-5.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7754 ],
            "I": [ 7753 ]
          }
        },
        "led_OBUF_O_4_I_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT2",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7751 ],
            "F": [ 7748 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y15/IOBB",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:5.18-5.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7749 ],
            "I": [ 7748 ]
          }
        },
        "led_OBUF_O_3_I_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/LUT2",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7746 ],
            "F": [ 7743 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y20/IOBB",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:5.18-5.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7744 ],
            "I": [ 7743 ]
          }
        },
        "led_OBUF_O_2_I_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT0",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7741 ],
            "F": [ 7738 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y21/IOBB",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:5.18-5.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7739 ],
            "I": [ 7738 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y24/IOBB",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:5.18-5.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7736 ],
            "I": [ 7735 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y25/IOBB",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:5.18-5.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7733 ],
            "I": [ 7732 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 7805 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/ALU0",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7597 ],
            "I3": [ 7804 ],
            "I1": [ 7598 ],
            "I0": [ 7805 ],
            "COUT": [ 7729 ],
            "CIN": [ 7665 ]
          }
        },
        "clockCounter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/ALU3",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7724 ],
            "I3": [ 7804 ],
            "I1": [ 7726 ],
            "I0": [ 7805 ],
            "COUT": [ 7722 ],
            "CIN": [ 7610 ]
          }
        },
        "clockCounter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/DFF4",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7726 ],
            "D": [ 7822 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/ALU4",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7718 ],
            "I3": [ 7804 ],
            "I1": [ 7720 ],
            "I0": [ 7805 ],
            "COUT": [ 7716 ],
            "CIN": [ 7722 ]
          }
        },
        "clockCounter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF4",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7720 ],
            "D": [ 7718 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/ALU5",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7713 ],
            "I3": [ 7804 ],
            "I1": [ 7714 ],
            "I0": [ 7805 ],
            "COUT": [ 7711 ],
            "CIN": [ 7716 ]
          }
        },
        "clockCounter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF5",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7714 ],
            "D": [ 7713 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/ALU0",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7708 ],
            "I3": [ 7804 ],
            "I1": [ 7709 ],
            "I0": [ 7805 ],
            "COUT": [ 7706 ],
            "CIN": [ 7711 ]
          }
        },
        "clockCounter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF0",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7709 ],
            "D": [ 7708 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/ALU1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7703 ],
            "I3": [ 7804 ],
            "I1": [ 7704 ],
            "I0": [ 7805 ],
            "COUT": [ 7701 ],
            "CIN": [ 7706 ]
          }
        },
        "clockCounter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7704 ],
            "D": [ 7703 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/ALU2",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7698 ],
            "I3": [ 7804 ],
            "I1": [ 7699 ],
            "I0": [ 7805 ],
            "COUT": [ 7696 ],
            "CIN": [ 7701 ]
          }
        },
        "clockCounter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF2",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7699 ],
            "D": [ 7698 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/ALU3",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7693 ],
            "I3": [ 7804 ],
            "I1": [ 7694 ],
            "I0": [ 7805 ],
            "COUT": [ 7691 ],
            "CIN": [ 7696 ]
          }
        },
        "clockCounter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF3",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7694 ],
            "D": [ 7693 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/ALU4",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7667 ],
            "I3": [ 7804 ],
            "I1": [ 7668 ],
            "I0": [ 7805 ],
            "COUT": [ 7664 ],
            "CIN": [ 7691 ]
          }
        },
        "clockCounter_DFFR_Q_23_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT0",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7685 ],
            "F": [ 7688 ]
          }
        },
        "clockCounter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF0",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7685 ],
            "D": [ 7688 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_22_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7686 ],
            "I3": [ 7804 ],
            "I1": [ 7685 ],
            "I0": [ 7804 ],
            "COUT": [ 7683 ],
            "CIN": [ 7809 ]
          }
        },
        "clockCounter_DFFR_Q_22_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU2",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7680 ],
            "I3": [ 7804 ],
            "I1": [ 7681 ],
            "I0": [ 7805 ],
            "COUT": [ 7678 ],
            "CIN": [ 7683 ]
          }
        },
        "clockCounter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/DFF2",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7681 ],
            "D": [ 7680 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_21_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU3",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7675 ],
            "I3": [ 7804 ],
            "I1": [ 7676 ],
            "I0": [ 7805 ],
            "COUT": [ 7673 ],
            "CIN": [ 7678 ]
          }
        },
        "clockCounter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/DFF3",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7676 ],
            "D": [ 7675 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_20_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU4",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7670 ],
            "I3": [ 7804 ],
            "I1": [ 7671 ],
            "I0": [ 7805 ],
            "COUT": [ 7662 ],
            "CIN": [ 7673 ]
          }
        },
        "clockCounter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/DFF4",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7671 ],
            "D": [ 7670 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF4",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7668 ],
            "D": [ 7667 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/ALU5",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7602 ],
            "I3": [ 7804 ],
            "I1": [ 7603 ],
            "I0": [ 7805 ],
            "COUT": [ 7665 ],
            "CIN": [ 7664 ]
          }
        },
        "clockCounter_DFFR_Q_19_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU5",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7658 ],
            "I3": [ 7804 ],
            "I1": [ 7660 ],
            "I0": [ 7805 ],
            "COUT": [ 7656 ],
            "CIN": [ 7662 ]
          }
        },
        "clockCounter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/DFF5",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7660 ],
            "D": [ 7658 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_18_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU0",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7652 ],
            "I3": [ 7804 ],
            "I1": [ 7654 ],
            "I0": [ 7805 ],
            "COUT": [ 7650 ],
            "CIN": [ 7656 ]
          }
        },
        "clockCounter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF0",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7654 ],
            "D": [ 7652 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7646 ],
            "I3": [ 7804 ],
            "I1": [ 7648 ],
            "I0": [ 7805 ],
            "COUT": [ 7644 ],
            "CIN": [ 7650 ]
          }
        },
        "clockCounter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7648 ],
            "D": [ 7646 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU2",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7640 ],
            "I3": [ 7804 ],
            "I1": [ 7642 ],
            "I0": [ 7805 ],
            "COUT": [ 7638 ],
            "CIN": [ 7644 ]
          }
        },
        "clockCounter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF2",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7642 ],
            "D": [ 7640 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU3",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7635 ],
            "I3": [ 7804 ],
            "I1": [ 7636 ],
            "I0": [ 7805 ],
            "COUT": [ 7633 ],
            "CIN": [ 7638 ]
          }
        },
        "clockCounter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF3",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7636 ],
            "D": [ 7635 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU4",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7630 ],
            "I3": [ 7804 ],
            "I1": [ 7631 ],
            "I0": [ 7805 ],
            "COUT": [ 7628 ],
            "CIN": [ 7633 ]
          }
        },
        "clockCounter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF4",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7631 ],
            "D": [ 7630 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU5",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7625 ],
            "I3": [ 7804 ],
            "I1": [ 7626 ],
            "I0": [ 7805 ],
            "COUT": [ 7623 ],
            "CIN": [ 7628 ]
          }
        },
        "clockCounter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF5",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7626 ],
            "D": [ 7625 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/ALU0",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7620 ],
            "I3": [ 7804 ],
            "I1": [ 7621 ],
            "I0": [ 7805 ],
            "COUT": [ 7618 ],
            "CIN": [ 7623 ]
          }
        },
        "clockCounter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF0",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7621 ],
            "D": [ 7620 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/ALU1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7614 ],
            "I3": [ 7804 ],
            "I1": [ 7616 ],
            "I0": [ 7805 ],
            "COUT": [ 7609 ],
            "CIN": [ 7618 ]
          }
        },
        "clockCounter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/DFF5",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7616 ],
            "D": [ 7824 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/ALU2",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7804 ],
            "SUM": [ 7605 ],
            "I3": [ 7804 ],
            "I1": [ 7607 ],
            "I0": [ 7805 ],
            "COUT": [ 7610 ],
            "CIN": [ 7609 ]
          }
        },
        "clockCounter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF2",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7607 ],
            "D": [ 7605 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF5",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7603 ],
            "D": [ 7602 ],
            "CLK": [ 7595 ]
          }
        },
        "clockCounter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF5",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:12.5-18.8|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7599 ],
            "Q": [ 7598 ],
            "D": [ 7826 ],
            "CLK": [ 7595 ]
          }
        },
        "clk_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:2.11-2.14",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7595 ],
            "I": [ 7585 ]
          }
        },
        "btn2_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y4/IOBA",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:4.11-4.15",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7593 ],
            "I": [ 7584 ]
          }
        },
        "btn1_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y0/IOBA",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:3.11-3.15",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7590 ],
            "I": [ 7583 ]
          }
        }
      },
      "netnames": {
        "clockCounter_DFFR_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 7826 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F5;;1;X5Y15/XD5;X5Y15/XD5/F5;1"
          }
        },
        "clockCounter_DFFR_Q_11$conn$D": {
          "hide_name": 0,
          "bits": [ 7824 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F5;;1;X3Y16/XD5;X3Y16/XD5/F5;1"
          }
        },
        "clockCounter_DFFR_Q_9$conn$D": {
          "hide_name": 0,
          "bits": [ 7822 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F4;;1;X3Y16/XD4;X3Y16/XD4/F4;1"
          }
        },
        "clockCounter_DFFR_Q_22_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 7809 ] ,
          "attributes": {
            "ROUTING": "X1Y15/COUT0;;1"
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 7777 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F4;;1;X1Y14/S240;X1Y14/S240/F4;1;X1Y15/X05;X1Y15/X05/S241;1;X1Y15/SEL6;X1Y15/SEL6/X05;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 7776 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F7;;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 7775 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F6;;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 7773 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F7;;1;X2Y15/S270;X2Y15/S270/F7;1;X2Y16/X06;X2Y16/X06/S271;1;X2Y16/SEL0;X2Y16/SEL0/X06;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7772 ] ,
          "attributes": {
            "ROUTING": "X2Y16/F1;;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7771 ] ,
          "attributes": {
            "ROUTING": "X2Y16/F0;;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 7767 ] ,
          "attributes": {
            "ROUTING": "X1Y15/OF6;;1;X1Y15/E130;X1Y15/E130/OF6;1;X2Y15/N270;X2Y15/N270/E131;1;X2Y15/D6;X2Y15/D6/N270;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 7766 ] ,
          "attributes": {
            "ROUTING": "X2Y16/OF0;;1;X2Y16/SN10;X2Y16/SN10/OF0;1;X2Y15/C6;X2Y15/C6/N111;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7765 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F7;;1;X4Y15/W270;X4Y15/W270/F7;1;X2Y15/X08;X2Y15/X08/W272;1;X2Y15/B6;X2Y15/B6/X08;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "leds_DFFE_Q_CE_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7764 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F2;;1;X5Y15/EW10;X5Y15/EW10/F2;1;X4Y15/W250;X4Y15/W250/W111;1;X2Y15/A6;X2Y15/A6/W252;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "leds[4]": {
          "hide_name": 0,
          "bits": [ 7760 ] ,
          "attributes": {
            "ROUTING": "X2Y17/Q0;;1;X2Y17/X01;X2Y17/X01/Q0;1;X2Y17/A0;X2Y17/A0/X01;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:8.15-8.19"
          }
        },
        "leds[5]": {
          "hide_name": 0,
          "bits": [ 7758 ] ,
          "attributes": {
            "ROUTING": "X1Y16/Q0;;1;X1Y16/X01;X1Y16/X01/Q0;1;X1Y16/A0;X1Y16/A0/X01;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:8.15-8.19"
          }
        },
        "leds[0]": {
          "hide_name": 0,
          "bits": [ 7756 ] ,
          "attributes": {
            "ROUTING": "X2Y14/Q0;;1;X2Y14/X01;X2Y14/X01/Q0;1;X2Y14/A0;X2Y14/A0/X01;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:8.15-8.19"
          }
        },
        "led[0]": {
          "hide_name": 0,
          "bits": [ 7754 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:5.18-5.21"
          }
        },
        "led_OBUF_O_5_I": {
          "hide_name": 0,
          "bits": [ 7753 ] ,
          "attributes": {
            "ROUTING": "X2Y14/W200;X2Y14/W200/F0;1;X0Y14/X01;X0Y14/X01/W202;1;X0Y14/A0;X0Y14/A0/X01;1;X2Y14/F0;;1;X2Y14/XD0;X2Y14/XD0/F0;1"
          }
        },
        "leds[1]": {
          "hide_name": 0,
          "bits": [ 7751 ] ,
          "attributes": {
            "ROUTING": "X2Y14/Q2;;1;X2Y14/N130;X2Y14/N130/Q2;1;X2Y14/A2;X2Y14/A2/N130;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:8.15-8.19"
          }
        },
        "led[1]": {
          "hide_name": 0,
          "bits": [ 7749 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:5.18-5.21"
          }
        },
        "led_OBUF_O_4_I": {
          "hide_name": 0,
          "bits": [ 7748 ] ,
          "attributes": {
            "ROUTING": "X2Y14/XD2;X2Y14/XD2/F2;1;X2Y14/F2;;1;X2Y14/SN20;X2Y14/SN20/F2;1;X2Y15/W220;X2Y15/W220/S121;1;X0Y15/D1;X0Y15/D1/W222;1"
          }
        },
        "leds[2]": {
          "hide_name": 0,
          "bits": [ 7746 ] ,
          "attributes": {
            "ROUTING": "X2Y16/Q2;;1;X2Y16/N130;X2Y16/N130/Q2;1;X2Y16/A2;X2Y16/A2/N130;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:8.15-8.19"
          }
        },
        "led[2]": {
          "hide_name": 0,
          "bits": [ 7744 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:5.18-5.21"
          }
        },
        "led_OBUF_O_3_I": {
          "hide_name": 0,
          "bits": [ 7743 ] ,
          "attributes": {
            "ROUTING": "X2Y16/S810;X2Y16/S810/F2;1;X2Y20/W220;X2Y20/W220/S814;1;X0Y20/D1;X0Y20/D1/W222;1;X2Y16/F2;;1;X2Y16/XD2;X2Y16/XD2/F2;1"
          }
        },
        "leds[3]": {
          "hide_name": 0,
          "bits": [ 7741 ] ,
          "attributes": {
            "ROUTING": "X3Y16/Q0;;1;X3Y16/X01;X3Y16/X01/Q0;1;X3Y16/A0;X3Y16/A0/X01;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:8.15-8.19"
          }
        },
        "led[3]": {
          "hide_name": 0,
          "bits": [ 7739 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:5.18-5.21"
          }
        },
        "led_OBUF_O_2_I": {
          "hide_name": 0,
          "bits": [ 7738 ] ,
          "attributes": {
            "ROUTING": "X3Y16/XD0;X3Y16/XD0/F0;1;X3Y16/F0;;1;X3Y16/S800;X3Y16/S800/F0;1;X3Y20/W800;X3Y20/W800/S804;1;X0Y20/S200;X0Y20/S200/E804;1;X0Y21/D1;X0Y21/D1/S201;1"
          }
        },
        "led[4]": {
          "hide_name": 0,
          "bits": [ 7736 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:5.18-5.21"
          }
        },
        "leds_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7735 ] ,
          "attributes": {
            "ROUTING": "X2Y17/XD0;X2Y17/XD0/F0;1;X2Y17/F0;;1;X2Y17/S800;X2Y17/S800/F0;1;X2Y25/N100;X2Y25/N100/S808;1;X2Y24/W200;X2Y24/W200/N101;1;X0Y24/D1;X0Y24/D1/W202;1"
          }
        },
        "led[5]": {
          "hide_name": 0,
          "bits": [ 7733 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:5.18-5.21"
          }
        },
        "led_OBUF_O_I": {
          "hide_name": 0,
          "bits": [ 7732 ] ,
          "attributes": {
            "ROUTING": "X1Y16/XD0;X1Y16/XD0/F0;1;X1Y16/F0;;1;X1Y16/S800;X1Y16/S800/F0;1;X1Y24/W200;X1Y24/W200/S808;1;X0Y24/S200;X0Y24/S200/W201;1;X0Y25/D1;X0Y25/D1/S201;1"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7729 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[14]": {
          "hide_name": 0,
          "bits": [ 7726 ] ,
          "attributes": {
            "ROUTING": "X3Y16/N100;X3Y16/N100/Q4;1;X3Y15/W240;X3Y15/W240/N101;1;X3Y15/B3;X3Y15/B3/W240;1;X3Y16/Q4;;1;X3Y16/EW10;X3Y16/EW10/Q4;1;X2Y16/B1;X2Y16/B1/W111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "clockCounter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 7724 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F3;;1;X3Y15/SN10;X3Y15/SN10/F3;1;X3Y16/D4;X3Y16/D4/S111;1"
          }
        },
        "clockCounter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7722 ] ,
          "attributes": {
            "ROUTING": "X3Y15/COUT3;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[15]": {
          "hide_name": 0,
          "bits": [ 7720 ] ,
          "attributes": {
            "ROUTING": "X3Y15/X03;X3Y15/X03/Q4;1;X3Y15/B4;X3Y15/B4/X03;1;X3Y15/Q4;;1;X3Y15/EW10;X3Y15/EW10/Q4;1;X2Y15/S250;X2Y15/S250/W111;1;X2Y16/A1;X2Y16/A1/S251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "clockCounter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7718 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F4;;1;X3Y15/XD4;X3Y15/XD4/F4;1"
          }
        },
        "clockCounter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7716 ] ,
          "attributes": {
            "ROUTING": "X3Y15/COUT4;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[16]": {
          "hide_name": 0,
          "bits": [ 7714 ] ,
          "attributes": {
            "ROUTING": "X3Y15/X08;X3Y15/X08/Q5;1;X3Y15/B5;X3Y15/B5/X08;1;X3Y15/Q5;;1;X3Y15/E250;X3Y15/E250/Q5;1;X5Y15/X08;X5Y15/X08/E252;1;X5Y15/D2;X5Y15/D2/X08;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7713 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F5;;1;X3Y15/XD5;X3Y15/XD5/F5;1"
          }
        },
        "clockCounter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7711 ] ,
          "attributes": {
            "ROUTING": "X4Y15/CIN0;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[17]": {
          "hide_name": 0,
          "bits": [ 7709 ] ,
          "attributes": {
            "ROUTING": "X4Y15/S100;X4Y15/S100/Q0;1;X4Y15/B0;X4Y15/B0/S100;1;X4Y15/Q0;;1;X4Y15/EW20;X4Y15/EW20/Q0;1;X5Y15/C2;X5Y15/C2/E121;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7708 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F0;;1;X4Y15/XD0;X4Y15/XD0/F0;1"
          }
        },
        "clockCounter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7706 ] ,
          "attributes": {
            "ROUTING": "X4Y15/COUT0;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[18]": {
          "hide_name": 0,
          "bits": [ 7704 ] ,
          "attributes": {
            "ROUTING": "X4Y15/B1;X4Y15/B1/Q1;1;X4Y15/Q1;;1;X4Y15/E130;X4Y15/E130/Q1;1;X5Y15/B2;X5Y15/B2/E131;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7703 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F1;;1;X4Y15/XD1;X4Y15/XD1/F1;1"
          }
        },
        "clockCounter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7701 ] ,
          "attributes": {
            "ROUTING": "X4Y15/COUT1;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[19]": {
          "hide_name": 0,
          "bits": [ 7699 ] ,
          "attributes": {
            "ROUTING": "X4Y15/X01;X4Y15/X01/Q2;1;X4Y15/B2;X4Y15/B2/X01;1;X4Y15/Q2;;1;X4Y15/EW10;X4Y15/EW10/Q2;1;X5Y15/A2;X5Y15/A2/E111;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7698 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F2;;1;X4Y15/XD2;X4Y15/XD2/F2;1"
          }
        },
        "clockCounter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7696 ] ,
          "attributes": {
            "ROUTING": "X4Y15/COUT2;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[20]": {
          "hide_name": 0,
          "bits": [ 7694 ] ,
          "attributes": {
            "ROUTING": "X4Y15/B3;X4Y15/B3/Q3;1;X4Y15/Q3;;1;X4Y15/X02;X4Y15/X02/Q3;1;X4Y15/D7;X4Y15/D7/X02;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7693 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F3;;1;X4Y15/XD3;X4Y15/XD3/F3;1"
          }
        },
        "clockCounter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7691 ] ,
          "attributes": {
            "ROUTING": "X4Y15/COUT3;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 7688 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F0;;1;X1Y14/XD0;X1Y14/XD0/F0;1"
          }
        },
        "clockCounter_DFFR_Q_22_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7686 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clockCounter[0]": {
          "hide_name": 0,
          "bits": [ 7685 ] ,
          "attributes": {
            "ROUTING": "X1Y14/X01;X1Y14/X01/Q0;1;X1Y14/A0;X1Y14/A0/X01;1;X1Y14/S100;X1Y14/S100/Q0;1;X1Y14/D4;X1Y14/D4/S100;1;X1Y14/Q0;;1;X1Y14/SN10;X1Y14/SN10/Q0;1;X1Y15/B1;X1Y15/B1/S111;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_22_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7683 ] ,
          "attributes": {
            "ROUTING": "X1Y15/COUT1;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[1]": {
          "hide_name": 0,
          "bits": [ 7681 ] ,
          "attributes": {
            "ROUTING": "X1Y15/X01;X1Y15/X01/Q2;1;X1Y15/B2;X1Y15/B2/X01;1;X1Y15/Q2;;1;X1Y15/SN10;X1Y15/SN10/Q2;1;X1Y14/C4;X1Y14/C4/N111;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 7680 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F2;;1;X1Y15/XD2;X1Y15/XD2/F2;1"
          }
        },
        "clockCounter_DFFR_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7678 ] ,
          "attributes": {
            "ROUTING": "X1Y15/COUT2;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[2]": {
          "hide_name": 0,
          "bits": [ 7676 ] ,
          "attributes": {
            "ROUTING": "X1Y15/B3;X1Y15/B3/Q3;1;X1Y15/Q3;;1;X1Y15/N100;X1Y15/N100/Q3;1;X1Y14/B4;X1Y14/B4/N101;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 7675 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F3;;1;X1Y15/XD3;X1Y15/XD3/F3;1"
          }
        },
        "clockCounter_DFFR_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7673 ] ,
          "attributes": {
            "ROUTING": "X1Y15/COUT3;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[3]": {
          "hide_name": 0,
          "bits": [ 7671 ] ,
          "attributes": {
            "ROUTING": "X1Y15/X03;X1Y15/X03/Q4;1;X1Y15/B4;X1Y15/B4/X03;1;X1Y15/Q4;;1;X1Y15/SN20;X1Y15/SN20/Q4;1;X1Y14/A4;X1Y14/A4/N121;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 7670 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F4;;1;X1Y15/XD4;X1Y15/XD4/F4;1"
          }
        },
        "clockCounter[21]": {
          "hide_name": 0,
          "bits": [ 7668 ] ,
          "attributes": {
            "ROUTING": "X4Y15/X03;X4Y15/X03/Q4;1;X4Y15/B4;X4Y15/B4/X03;1;X4Y15/Q4;;1;X4Y15/N130;X4Y15/N130/Q4;1;X4Y15/C7;X4Y15/C7/N130;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7667 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F4;;1;X4Y15/XD4;X4Y15/XD4/F4;1"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7665 ] ,
          "attributes": {
            "ROUTING": "X5Y15/CIN0;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7664 ] ,
          "attributes": {
            "ROUTING": "X4Y15/COUT4;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7662 ] ,
          "attributes": {
            "ROUTING": "X1Y15/COUT4;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[4]": {
          "hide_name": 0,
          "bits": [ 7660 ] ,
          "attributes": {
            "ROUTING": "X1Y15/X04;X1Y15/X04/Q5;1;X1Y15/D7;X1Y15/D7/X04;1;X1Y15/Q5;;1;X1Y15/X08;X1Y15/X08/Q5;1;X1Y15/B5;X1Y15/B5/X08;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "clockCounter_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 7658 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F5;;1;X1Y15/XD5;X1Y15/XD5/F5;1"
          }
        },
        "clockCounter_DFFR_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7656 ] ,
          "attributes": {
            "ROUTING": "X2Y15/CIN0;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[5]": {
          "hide_name": 0,
          "bits": [ 7654 ] ,
          "attributes": {
            "ROUTING": "X2Y15/S100;X2Y15/S100/Q0;1;X2Y15/B0;X2Y15/B0/S100;1;X2Y15/Q0;;1;X2Y15/W100;X2Y15/W100/Q0;1;X1Y15/C7;X1Y15/C7/W101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "clockCounter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 7652 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F0;;1;X2Y15/XD0;X2Y15/XD0/F0;1"
          }
        },
        "clockCounter_DFFR_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7650 ] ,
          "attributes": {
            "ROUTING": "X2Y15/COUT0;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[6]": {
          "hide_name": 0,
          "bits": [ 7648 ] ,
          "attributes": {
            "ROUTING": "X2Y15/B1;X2Y15/B1/Q1;1;X2Y15/Q1;;1;X2Y15/EW10;X2Y15/EW10/Q1;1;X1Y15/B7;X1Y15/B7/W111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "clockCounter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 7646 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F1;;1;X2Y15/XD1;X2Y15/XD1/F1;1"
          }
        },
        "clockCounter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7644 ] ,
          "attributes": {
            "ROUTING": "X2Y15/COUT1;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[7]": {
          "hide_name": 0,
          "bits": [ 7642 ] ,
          "attributes": {
            "ROUTING": "X2Y15/X01;X2Y15/X01/Q2;1;X2Y15/B2;X2Y15/B2/X01;1;X2Y15/Q2;;1;X2Y15/W130;X2Y15/W130/Q2;1;X1Y15/A7;X1Y15/A7/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "clockCounter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 7640 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F2;;1;X2Y15/XD2;X2Y15/XD2/F2;1"
          }
        },
        "clockCounter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7638 ] ,
          "attributes": {
            "ROUTING": "X2Y15/COUT2;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[8]": {
          "hide_name": 0,
          "bits": [ 7636 ] ,
          "attributes": {
            "ROUTING": "X2Y15/X02;X2Y15/X02/Q3;1;X2Y15/D7;X2Y15/D7/X02;1;X2Y15/Q3;;1;X2Y15/B3;X2Y15/B3/Q3;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 7635 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F3;;1;X2Y15/XD3;X2Y15/XD3/F3;1"
          }
        },
        "clockCounter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7633 ] ,
          "attributes": {
            "ROUTING": "X2Y15/COUT3;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[9]": {
          "hide_name": 0,
          "bits": [ 7631 ] ,
          "attributes": {
            "ROUTING": "X2Y15/N130;X2Y15/N130/Q4;1;X2Y15/C7;X2Y15/C7/N130;1;X2Y15/Q4;;1;X2Y15/X03;X2Y15/X03/Q4;1;X2Y15/B4;X2Y15/B4/X03;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 7630 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F4;;1;X2Y15/XD4;X2Y15/XD4/F4;1"
          }
        },
        "clockCounter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7628 ] ,
          "attributes": {
            "ROUTING": "X2Y15/COUT4;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[10]": {
          "hide_name": 0,
          "bits": [ 7626 ] ,
          "attributes": {
            "ROUTING": "X2Y15/N250;X2Y15/N250/Q5;1;X2Y15/B7;X2Y15/B7/N250;1;X2Y15/Q5;;1;X2Y15/E250;X2Y15/E250/Q5;1;X2Y15/B5;X2Y15/B5/E250;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 7625 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F5;;1;X2Y15/XD5;X2Y15/XD5/F5;1"
          }
        },
        "clockCounter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7623 ] ,
          "attributes": {
            "ROUTING": "X3Y15/CIN0;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[11]": {
          "hide_name": 0,
          "bits": [ 7621 ] ,
          "attributes": {
            "ROUTING": "X3Y15/X05;X3Y15/X05/Q0;1;X3Y15/B0;X3Y15/B0/X05;1;X3Y15/Q0;;1;X3Y15/W130;X3Y15/W130/Q0;1;X2Y15/A7;X2Y15/A7/W131;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7620 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F0;;1;X3Y15/XD0;X3Y15/XD0/F0;1"
          }
        },
        "clockCounter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7618 ] ,
          "attributes": {
            "ROUTING": "X3Y15/COUT0;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[12]": {
          "hide_name": 0,
          "bits": [ 7616 ] ,
          "attributes": {
            "ROUTING": "X3Y16/EW20;X3Y16/EW20/Q5;1;X2Y16/D1;X2Y16/D1/W121;1;X3Y16/Q5;;1;X3Y16/N130;X3Y16/N130/Q5;1;X3Y15/B1;X3Y15/B1/N131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "clockCounter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7614 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F1;;1;X3Y15/S210;X3Y15/S210/F1;1;X3Y16/X02;X3Y16/X02/S211;1;X3Y16/D5;X3Y16/D5/X02;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 7805 ] ,
          "attributes": {
            "ROUTING": "X4Y15/A1;X4Y15/A1/E210;1;X3Y15/A1;X3Y15/A1/E210;1;X1Y15/A3;X1Y15/A3/N210;1;X3Y15/A5;X3Y15/A5/W210;1;X2Y15/A2;X2Y15/A2/N210;1;X3Y15/A3;X3Y15/A3/N210;1;X4Y15/E210;X4Y15/E210/VSS;1;X4Y15/A0;X4Y15/A0/E210;1;X1Y15/A5;X1Y15/A5/W210;1;X4Y15/A3;X4Y15/A3/N210;1;X3Y15/E210;X3Y15/E210/VSS;1;X3Y15/A0;X3Y15/A0/E210;1;X1Y15/W210;X1Y15/W210/VSS;1;X1Y15/A4;X1Y15/A4/W210;1;X0Y16/W270;X0Y16/W270/VSS;1;X1Y16/LSR0;X1Y16/LSR0/E272;1;X3Y15/N210;X3Y15/N210/VSS;1;X3Y15/A2;X3Y15/A2/N210;1;X2Y15/A0;X2Y15/A0/E210;1;X2Y15/E210;X2Y15/E210/VSS;1;X2Y15/A1;X2Y15/A1/E210;1;X2Y15/A4;X2Y15/A4/W210;1;X2Y13/S270;X2Y13/S270/VSS;1;X2Y14/LSR1;X2Y14/LSR1/S271;1;X2Y15/N210;X2Y15/N210/VSS;1;X2Y15/A3;X2Y15/A3/N210;1;X3Y15/W210;X3Y15/W210/VSS;1;X3Y15/A4;X3Y15/A4/W210;1;X2Y15/W210;X2Y15/W210/VSS;1;X2Y15/A5;X2Y15/A5/W210;1;X2Y16/E210;X2Y16/E210/VSS;1;X3Y16/LSR0;X3Y16/LSR0/E211;1;X4Y15/A5;X4Y15/A5/W210;1;X1Y15/N210;X1Y15/N210/VSS;1;X1Y15/A2;X1Y15/A2/N210;1;X5Y15/E210;X5Y15/E210/VSS;1;X5Y15/A0;X5Y15/A0/E210;1;X4Y15/N210;X4Y15/N210/VSS;1;X4Y15/A2;X4Y15/A2/N210;1;X0Y0/VSS;;1;X4Y15/W210;X4Y15/W210/VSS;1;X4Y15/A4;X4Y15/A4/W210;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 7804 ] ,
          "attributes": {
            "ROUTING": "X5Y15/X04;X5Y15/X04/VCC;1;X5Y15/C0;X5Y15/C0/X04;1;X2Y15/C2;X2Y15/C2/X04;1;X2Y15/C1;X2Y15/C1/X04;1;X2Y15/C0;X2Y15/C0/X04;1;X1Y15/C1;X1Y15/C1/N220;1;X1Y15/C5;X1Y15/C5/S220;1;X4Y15/C2;X4Y15/C2/X04;1;X3Y15/C0;X3Y15/C0/X04;1;X4Y15/D0;X4Y15/D0/S260;1;X3Y15/D1;X3Y15/D1/S260;1;X4Y15/C5;X4Y15/C5/S220;1;X3Y15/C3;X3Y15/C3/X04;1;X3Y15/D4;X3Y15/D4/X04;1;X4Y15/D2;X4Y15/D2/E260;1;X1Y15/D5;X1Y15/D5/W270;1;X1Y15/N200;X1Y15/N200/VCC;1;X1Y15/A1;X1Y15/A1/N200;1;X2Y15/D1;X2Y15/D1/E270;1;X2Y15/D5;X2Y15/D5/X04;1;X2Y15/D2;X2Y15/D2/N221;1;X4Y15/D5;X4Y15/D5/X04;1;X4Y15/S220;X4Y15/S220/VCC;1;X4Y15/C4;X4Y15/C4/S220;1;X4Y15/E260;X4Y15/E260/VCC;1;X4Y15/D3;X4Y15/D3/E260;1;X1Y15/C2;X1Y15/C2/W220;1;X4Y15/S260;X4Y15/S260/VCC;1;X4Y15/D1;X4Y15/D1/S260;1;X2Y15/C5;X2Y15/C5/S220;1;X1Y15/D2;X1Y15/D2/S270;1;X2Y16/N220;X2Y16/N220/VCC;1;X2Y15/D3;X2Y15/D3/N221;1;X2Y15/C3;X2Y15/C3/X04;1;X3Y15/D3;X3Y15/D3/E260;1;X5Y15/X03;X5Y15/X03/VCC;1;X5Y15/D0;X5Y15/D0/X03;1;X1Y15/S220;X1Y15/S220/VCC;1;X1Y15/C4;X1Y15/C4/S220;1;X4Y15/C3;X4Y15/C3/X04;1;X1Y15/N220;X1Y15/N220/VCC;1;X1Y15/C0;X1Y15/C0/N220;1;X4Y15/C1;X4Y15/C1/X04;1;X3Y15/C4;X3Y15/C4/S220;1;X3Y15/C2;X3Y15/C2/X04;1;X2Y15/S220;X2Y15/S220/VCC;1;X2Y15/C4;X2Y15/C4/S220;1;X3Y15/C1;X3Y15/C1/X04;1;X4Y15/X04;X4Y15/X04/VCC;1;X4Y15/D4;X4Y15/D4/X04;1;X3Y15/S260;X3Y15/S260/VCC;1;X3Y15/D0;X3Y15/D0/S260;1;X4Y15/N220;X4Y15/N220/VCC;1;X4Y15/C0;X4Y15/C0/N220;1;X1Y15/W270;X1Y15/W270/VCC;1;X1Y15/D4;X1Y15/D4/W270;1;X2Y15/E270;X2Y15/E270/VCC;1;X2Y15/D0;X2Y15/D0/E270;1;X3Y15/X04;X3Y15/X04/VCC;1;X3Y15/D5;X3Y15/D5/X04;1;X1Y15/W220;X1Y15/W220/VCC;1;X1Y15/C3;X1Y15/C3/W220;1;X1Y15/E270;X1Y15/E270/VCC;1;X1Y15/D1;X1Y15/D1/E270;1;X0Y0/N220;X0Y0/N220/VCC;1;X0Y0/C4;X0Y0/C4/S221;1;X1Y15/S270;X1Y15/S270/VCC;1;X1Y15/D3;X1Y15/D3/S270;1;X2Y15/X04;X2Y15/X04/VCC;1;X2Y15/D4;X2Y15/D4/X04;1;X3Y15/S220;X3Y15/S220/VCC;1;X3Y15/C5;X3Y15/C5/S220;1;X0Y0/VCC;;1;X3Y15/E260;X3Y15/E260/VCC;1;X3Y15/D2;X3Y15/D2/E260;1"
          }
        },
        "clockCounter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7610 ] ,
          "attributes": {
            "ROUTING": "X3Y15/COUT2;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7609 ] ,
          "attributes": {
            "ROUTING": "X3Y15/COUT1;;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:13.25-13.41|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clockCounter[13]": {
          "hide_name": 0,
          "bits": [ 7607 ] ,
          "attributes": {
            "ROUTING": "X3Y15/X01;X3Y15/X01/Q2;1;X3Y15/B2;X3Y15/B2/X01;1;X3Y15/Q2;;1;X3Y15/SN20;X3Y15/SN20/Q2;1;X3Y16/W260;X3Y16/W260/S121;1;X2Y16/C1;X2Y16/C1/W261;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "clockCounter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7605 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F2;;1;X3Y15/XD2;X3Y15/XD2/F2;1"
          }
        },
        "clockCounter[22]": {
          "hide_name": 0,
          "bits": [ 7603 ] ,
          "attributes": {
            "ROUTING": "X4Y15/X08;X4Y15/X08/Q5;1;X4Y15/B5;X4Y15/B5/X08;1;X4Y15/Q5;;1;X4Y15/W130;X4Y15/W130/Q5;1;X4Y15/B7;X4Y15/B7/W130;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7602 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F5;;1;X4Y15/XD5;X4Y15/XD5/F5;1"
          }
        },
        "leds_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7599 ] ,
          "attributes": {
            "ROUTING": "X2Y15/LSR0;X2Y15/LSR0/X07;1;X2Y15/LSR1;X2Y15/LSR1/X07;1;X2Y15/X07;X2Y15/X07/F6;1;X2Y15/LSR2;X2Y15/LSR2/X07;1;X2Y14/W210;X2Y14/W210/N111;1;X1Y14/LSR0;X1Y14/LSR0/W211;1;X3Y16/CE0;X3Y16/CE0/E271;1;X2Y15/N260;X2Y15/N260/F6;1;X2Y14/X05;X2Y14/X05/N261;1;X2Y14/CE0;X2Y14/CE0/X05;1;X3Y15/LSR1;X3Y15/LSR1/X07;1;X3Y15/X07;X3Y15/X07/E261;1;X3Y15/LSR2;X3Y15/LSR2/X07;1;X2Y15/W260;X2Y15/W260/F6;1;X1Y15/X07;X1Y15/X07/W261;1;X1Y15/LSR2;X1Y15/LSR2/X07;1;X2Y16/X05;X2Y16/X05/S261;1;X2Y16/CE1;X2Y16/CE1/X05;1;X2Y15/S260;X2Y15/S260/F6;1;X2Y17/X05;X2Y17/X05/S262;1;X2Y17/CE0;X2Y17/CE0/X05;1;X4Y15/LSR1;X4Y15/LSR1/X07;1;X4Y15/LSR0;X4Y15/LSR0/X07;1;X2Y15/E260;X2Y15/E260/F6;1;X4Y15/X07;X4Y15/X07/E262;1;X4Y15/LSR2;X4Y15/LSR2/X07;1;X3Y15/S270;X3Y15/S270/E131;1;X3Y16/LSR2;X3Y16/LSR2/S271;1;X2Y15/S130;X2Y15/S130/F6;1;X2Y16/E270;X2Y16/E270/S131;1;X2Y14/CE1;X2Y14/CE1/X05;1;X1Y15/LSR1;X1Y15/LSR1/X07;1;X3Y15/LSR0;X3Y15/LSR0/X07;1;X2Y15/SN10;X2Y15/SN10/F6;1;X2Y16/W210;X2Y16/W210/S111;1;X1Y16/CE0;X1Y16/CE0/W211;1;X2Y15/F6;;1;X2Y15/E130;X2Y15/E130/F6;1;X3Y15/E270;X3Y15/E270/E131;1;X5Y15/LSR2;X5Y15/LSR2/E272;1"
          }
        },
        "clockCounter[23]": {
          "hide_name": 0,
          "bits": [ 7598 ] ,
          "attributes": {
            "ROUTING": "X5Y15/W250;X5Y15/W250/Q5;1;X5Y15/B0;X5Y15/B0/W250;1;X5Y15/Q5;;1;X5Y15/W130;X5Y15/W130/Q5;1;X4Y15/A7;X4Y15/A7/W131;1",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:9.16-9.28"
          }
        },
        "clockCounter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 7597 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F0;;1;X5Y15/D5;X5Y15/D5/F0;1"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 7595 ] ,
          "attributes": {
            "ROUTING": "X2Y14/CLK1;X2Y14/CLK1/GB00;5;X3Y16/CLK0;X3Y16/CLK0/GB00;5;X1Y16/CLK0;X1Y16/CLK0/GB00;5;X2Y14/CLK0;X2Y14/CLK0/GB00;5;X2Y16/CLK1;X2Y16/CLK1/GB00;5;X4Y17/GB00;X3Y17/GBO0/GT00;5;X2Y17/CLK0;X2Y17/CLK0/GB00;5;X3Y15/CLK2;X3Y15/CLK2/GB00;5;X4Y15/CLK0;X4Y15/CLK0/GB00;5;X4Y15/CLK1;X4Y15/CLK1/GB00;5;X2Y14/GB00;X3Y14/GBO0/GT00;5;X1Y14/CLK0;X1Y14/CLK0/GB00;5;X1Y15/CLK1;X1Y15/CLK1/GB00;5;X1Y15/CLK2;X1Y15/CLK2/GB00;5;X2Y15/CLK0;X2Y15/CLK0/GB00;5;X2Y15/CLK1;X2Y15/CLK1/GB00;5;X2Y15/CLK2;X2Y15/CLK2/GB00;5;X3Y15/CLK0;X3Y15/CLK0/GB00;5;X5Y16/GB00;X3Y16/GBO0/GT00;5;X3Y16/CLK2;X3Y16/CLK2/GB00;5;X3Y15/CLK1;X3Y15/CLK1/GB00;5;X4Y15/CLK2;X4Y15/CLK2/GB00;5;X3Y19/SPINE16;X27Y9/SPINE16/PCLKR1;5;X3Y21/GT00;X3Y19/GT00/SPINE16;5;X4Y15/GB00;X3Y15/GBO0/GT00;5;X5Y15/CLK2;X5Y15/CLK2/GB00;5;X46Y18/PCLKR1;;5"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7585 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:2.11-2.14"
          }
        },
        "btn2_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 7593 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "btn2": {
          "hide_name": 0,
          "bits": [ 7584 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:4.11-4.15"
          }
        },
        "btn1_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 7590 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "btn1": {
          "hide_name": 0,
          "bits": [ 7583 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/p/41_fpga/learning-fpga/blink/thehell.v:3.11-3.15"
          }
        }
      }
    }
  }
}
