{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670491311380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670491311381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  8 16:21:51 2022 " "Processing started: Thu Dec  8 16:21:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670491311381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670491311381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off upscaler -c upscaler " "Command: quartus_map --read_settings_files=on --write_settings_files=off upscaler -c upscaler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670491311381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670491311860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670491311860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upscaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upscaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upscaler-rtl " "Found design unit 1: upscaler-rtl" {  } { { "upscaler.vhd" "" { Text "C:/Users/Rizky Awanta Jordhie/Documents/All-Files/TUGAS/UI/2-Pembelajaran/3-Kuliah/Materi x Buku/Semester 3/Perancangan Sistem Digital/Praktikum/Modul 10 Proyek/Testing/Quartus/upscaler.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670491321925 ""} { "Info" "ISGN_ENTITY_NAME" "1 upscaler " "Found entity 1: upscaler" {  } { { "upscaler.vhd" "" { Text "C:/Users/Rizky Awanta Jordhie/Documents/All-Files/TUGAS/UI/2-Pembelajaran/3-Kuliah/Materi x Buku/Semester 3/Perancangan Sistem Digital/Praktikum/Modul 10 Proyek/Testing/Quartus/upscaler.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670491321925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670491321925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package_imagearray.vhd 1 0 " "Found 1 design units, including 0 entities, in source file package_imagearray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_imageArray " "Found design unit 1: package_imageArray" {  } { { "package_imageArray.vhd" "" { Text "C:/Users/Rizky Awanta Jordhie/Documents/All-Files/TUGAS/UI/2-Pembelajaran/3-Kuliah/Materi x Buku/Semester 3/Perancangan Sistem Digital/Praktikum/Modul 10 Proyek/Testing/Quartus/package_imageArray.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670491321928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670491321928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Rizky Awanta Jordhie/Documents/All-Files/TUGAS/UI/2-Pembelajaran/3-Kuliah/Materi x Buku/Semester 3/Perancangan Sistem Digital/Praktikum/Modul 10 Proyek/Testing/Quartus/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670491321950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670491321950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "upscaler " "Elaborating entity \"upscaler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670491322021 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ready upscaler.vhd(26) " "VHDL Signal Declaration warning at upscaler.vhd(26): used implicit default value for signal \"ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "upscaler.vhd" "" { Text "C:/Users/Rizky Awanta Jordhie/Documents/All-Files/TUGAS/UI/2-Pembelajaran/3-Kuliah/Materi x Buku/Semester 3/Perancangan Sistem Digital/Praktikum/Modul 10 Proyek/Testing/Quartus/upscaler.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670491326797 "|upscaler"}
