{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592538089639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592538089640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 11:41:29 2020 " "Processing started: Fri Jun 19 11:41:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592538089640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592538089640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592538089652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1592538090467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 44 22 " "Found 44 design units, including 22 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_altbarrel_shift_t8e-RTL " "Found design unit 1: add_altbarrel_shift_t8e-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add_altbarrel_shift_3cg-RTL " "Found design unit 2: add_altbarrel_shift_3cg-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 add_altpriority_encoder_3e8-RTL " "Found design unit 3: add_altpriority_encoder_3e8-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add_altpriority_encoder_6e8-RTL " "Found design unit 4: add_altpriority_encoder_6e8-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 add_altpriority_encoder_be8-RTL " "Found design unit 5: add_altpriority_encoder_be8-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 add_altpriority_encoder_3v7-RTL " "Found design unit 6: add_altpriority_encoder_3v7-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 add_altpriority_encoder_6v7-RTL " "Found design unit 7: add_altpriority_encoder_6v7-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 add_altpriority_encoder_bv7-RTL " "Found design unit 8: add_altpriority_encoder_bv7-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 add_altpriority_encoder_uv8-RTL " "Found design unit 9: add_altpriority_encoder_uv8-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 add_altpriority_encoder_ue9-RTL " "Found design unit 10: add_altpriority_encoder_ue9-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 add_altpriority_encoder_ou8-RTL " "Found design unit 11: add_altpriority_encoder_ou8-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 add_altpriority_encoder_nh8-RTL " "Found design unit 12: add_altpriority_encoder_nh8-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 add_altpriority_encoder_qh8-RTL " "Found design unit 13: add_altpriority_encoder_qh8-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 add_altpriority_encoder_vh8-RTL " "Found design unit 14: add_altpriority_encoder_vh8-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 add_altpriority_encoder_ii9-RTL " "Found design unit 15: add_altpriority_encoder_ii9-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 add_altpriority_encoder_n28-RTL " "Found design unit 16: add_altpriority_encoder_n28-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 add_altpriority_encoder_q28-RTL " "Found design unit 17: add_altpriority_encoder_q28-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 add_altpriority_encoder_v28-RTL " "Found design unit 18: add_altpriority_encoder_v28-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 add_altpriority_encoder_i39-RTL " "Found design unit 19: add_altpriority_encoder_i39-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 add_altpriority_encoder_cna-RTL " "Found design unit 20: add_altpriority_encoder_cna-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 add_altfp_add_sub_daj-RTL " "Found design unit 21: add_altfp_add_sub_daj-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 add-RTL " "Found design unit 22: add-RTL" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 5833 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_altbarrel_shift_t8e " "Found entity 1: add_altbarrel_shift_t8e" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_altbarrel_shift_3cg " "Found entity 2: add_altbarrel_shift_3cg" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "3 add_altpriority_encoder_3e8 " "Found entity 3: add_altpriority_encoder_3e8" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "4 add_altpriority_encoder_6e8 " "Found entity 4: add_altpriority_encoder_6e8" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "5 add_altpriority_encoder_be8 " "Found entity 5: add_altpriority_encoder_be8" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "6 add_altpriority_encoder_3v7 " "Found entity 6: add_altpriority_encoder_3v7" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "7 add_altpriority_encoder_6v7 " "Found entity 7: add_altpriority_encoder_6v7" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "8 add_altpriority_encoder_bv7 " "Found entity 8: add_altpriority_encoder_bv7" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "9 add_altpriority_encoder_uv8 " "Found entity 9: add_altpriority_encoder_uv8" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "10 add_altpriority_encoder_ue9 " "Found entity 10: add_altpriority_encoder_ue9" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "11 add_altpriority_encoder_ou8 " "Found entity 11: add_altpriority_encoder_ou8" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "12 add_altpriority_encoder_nh8 " "Found entity 12: add_altpriority_encoder_nh8" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "13 add_altpriority_encoder_qh8 " "Found entity 13: add_altpriority_encoder_qh8" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "14 add_altpriority_encoder_vh8 " "Found entity 14: add_altpriority_encoder_vh8" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "15 add_altpriority_encoder_ii9 " "Found entity 15: add_altpriority_encoder_ii9" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "16 add_altpriority_encoder_n28 " "Found entity 16: add_altpriority_encoder_n28" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "17 add_altpriority_encoder_q28 " "Found entity 17: add_altpriority_encoder_q28" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "18 add_altpriority_encoder_v28 " "Found entity 18: add_altpriority_encoder_v28" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "19 add_altpriority_encoder_i39 " "Found entity 19: add_altpriority_encoder_i39" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "20 add_altpriority_encoder_cna " "Found entity 20: add_altpriority_encoder_cna" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "21 add_altfp_add_sub_daj " "Found entity 21: add_altfp_add_sub_daj" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""} { "Info" "ISGN_ENTITY_NAME" "22 add " "Found entity 22: add" {  } { { "add.vhd" "" { Text "E:/Quartus II 13.1/cpu/add.vhd" 5822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538092254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "E:/Quartus II 13.1/cpu/cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538092300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behav " "Found design unit 1: PC-behav" {  } { { "PC.vhd" "" { Text "E:/Quartus II 13.1/cpu/PC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092302 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "E:/Quartus II 13.1/cpu/PC.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538092302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IM-behav " "Found design unit 1: IM-behav" {  } { { "IF.vhd" "" { Text "E:/Quartus II 13.1/cpu/IF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092304 ""} { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IF.vhd" "" { Text "E:/Quartus II 13.1/cpu/IF.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538092304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX-behav " "Found design unit 1: EX-behav" {  } { { "EX.vhd" "" { Text "E:/Quartus II 13.1/cpu/EX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092326 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "EX.vhd" "" { Text "E:/Quartus II 13.1/cpu/EX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538092326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID-behav " "Found design unit 1: ID-behav" {  } { { "ID.vhd" "" { Text "E:/Quartus II 13.1/cpu/ID.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092328 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.vhd" "" { Text "E:/Quartus II 13.1/cpu/ID.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538092328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behav " "Found design unit 1: RAM-behav" {  } { { "RAM.vhd" "" { Text "E:/Quartus II 13.1/cpu/RAM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092341 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "E:/Quartus II 13.1/cpu/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538092341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-behav " "Found design unit 1: REG-behav" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092355 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538092355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behav " "Found design unit 1: control-behav" {  } { { "control.vhd" "" { Text "E:/Quartus II 13.1/cpu/control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092376 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "E:/Quartus II 13.1/cpu/control.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538092376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_8-SYN " "Found design unit 1: mux16_8-SYN" {  } { { "mux16_8.vhd" "" { Text "E:/Quartus II 13.1/cpu/mux16_8.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092378 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16_8 " "Found entity 1: mux16_8" {  } { { "mux16_8.vhd" "" { Text "E:/Quartus II 13.1/cpu/mux16_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538092378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rg-behav " "Found design unit 1: rg-behav" {  } { { "rg.vhd" "" { Text "E:/Quartus II 13.1/cpu/rg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092380 ""} { "Info" "ISGN_ENTITY_NAME" "1 rg " "Found entity 1: rg" {  } { { "rg.vhd" "" { Text "E:/Quartus II 13.1/cpu/rg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538092380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behav " "Found design unit 1: ROM-behav" {  } { { "ROM.vhd" "" { Text "E:/Quartus II 13.1/cpu/ROM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092388 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "E:/Quartus II 13.1/cpu/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538092388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImmGen-behav " "Found design unit 1: ImmGen-behav" {  } { { "ImmGen.vhd" "" { Text "E:/Quartus II 13.1/cpu/ImmGen.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092390 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.vhd" "" { Text "E:/Quartus II 13.1/cpu/ImmGen.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538092390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD1-behav " "Found design unit 1: ADD1-behav" {  } { { "ADD1.vhd" "" { Text "E:/Quartus II 13.1/cpu/ADD1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092392 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD1 " "Found entity 1: ADD1" {  } { { "ADD1.vhd" "" { Text "E:/Quartus II 13.1/cpu/ADD1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538092392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538092392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1592538093143 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "control inst9 " "Block or symbol \"control\" of instance \"inst9\" overlaps another block or symbol" {  } { { "cpu.bdf" "" { Schematic "E:/Quartus II 13.1/cpu/cpu.bdf" { { -32 1016 1248 144 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1592538093213 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "rg inst11 " "Block or symbol \"rg\" of instance \"inst11\" overlaps another block or symbol" {  } { { "cpu.bdf" "" { Schematic "E:/Quartus II 13.1/cpu/cpu.bdf" { { 392 1192 1424 472 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1592538093213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst9 " "Elaborating entity \"control\" for hierarchy \"control:inst9\"" {  } { { "cpu.bdf" "inst9" { Schematic "E:/Quartus II 13.1/cpu/cpu.bdf" { { -32 1016 1248 144 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst1 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst1\"" {  } { { "cpu.bdf" "inst1" { Schematic "E:/Quartus II 13.1/cpu/cpu.bdf" { { 272 296 552 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093300 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Ram\[255..9\] ROM.vhd(30) " "Using initial value X (don't care) for net \"Ram\[255..9\]\" at ROM.vhd(30)" {  } { { "ROM.vhd" "" { Text "E:/Quartus II 13.1/cpu/ROM.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592538093356 "|cpu|ROM:inst1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Ram\[7\] ROM.vhd(30) " "Using initial value X (don't care) for net \"Ram\[7\]\" at ROM.vhd(30)" {  } { { "ROM.vhd" "" { Text "E:/Quartus II 13.1/cpu/ROM.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592538093356 "|cpu|ROM:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst4 " "Elaborating entity \"PC\" for hierarchy \"PC:inst4\"" {  } { { "cpu.bdf" "inst4" { Schematic "E:/Quartus II 13.1/cpu/cpu.bdf" { { 320 16 216 400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD1 ADD1:inst14 " "Elaborating entity \"ADD1\" for hierarchy \"ADD1:inst14\"" {  } { { "cpu.bdf" "inst14" { Schematic "E:/Quartus II 13.1/cpu/cpu.bdf" { { 200 -88 112 280 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst10 " "Elaborating entity \"control\" for hierarchy \"control:inst10\"" {  } { { "cpu.bdf" "inst10" { Schematic "E:/Quartus II 13.1/cpu/cpu.bdf" { { -48 1600 1832 128 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst2 " "Elaborating entity \"control\" for hierarchy \"control:inst2\"" {  } { { "cpu.bdf" "inst2" { Schematic "E:/Quartus II 13.1/cpu/cpu.bdf" { { -56 2040 2272 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_8 mux16_8:srcALU " "Elaborating entity \"mux16_8\" for hierarchy \"mux16_8:srcALU\"" {  } { { "cpu.bdf" "srcALU" { Schematic "E:/Quartus II 13.1/cpu/cpu.bdf" { { 320 1072 1216 400 "srcALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux16_8:srcALU\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux16_8:srcALU\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux16_8.vhd" "LPM_MUX_component" { Text "E:/Quartus II 13.1/cpu/mux16_8.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux16_8:srcALU\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux16_8:srcALU\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux16_8.vhd" "" { Text "E:/Quartus II 13.1/cpu/mux16_8.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592538093692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux16_8:srcALU\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux16_8:srcALU\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093718 ""}  } { { "mux16_8.vhd" "" { Text "E:/Quartus II 13.1/cpu/mux16_8.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1592538093718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jbe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jbe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jbe " "Found entity 1: mux_jbe" {  } { { "db/mux_jbe.tdf" "" { Text "E:/Quartus II 13.1/cpu/db/mux_jbe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538093843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538093843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jbe mux16_8:srcALU\|LPM_MUX:LPM_MUX_component\|mux_jbe:auto_generated " "Elaborating entity \"mux_jbe\" for hierarchy \"mux16_8:srcALU\|LPM_MUX:LPM_MUX_component\|mux_jbe:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:REG1 " "Elaborating entity \"REG\" for hierarchy \"REG:REG1\"" {  } { { "cpu.bdf" "REG1" { Schematic "E:/Quartus II 13.1/cpu/cpu.bdf" { { 256 712 984 400 "REG1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093869 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ram reg.vhd(51) " "VHDL Process Statement warning at reg.vhd(51): signal \"Ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592538093891 "|cpu|REG:REG1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ram reg.vhd(52) " "VHDL Process Statement warning at reg.vhd(52): signal \"Ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592538093891 "|cpu|REG:REG1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ram reg.vhd(53) " "VHDL Process Statement warning at reg.vhd(53): signal \"Ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592538093891 "|cpu|REG:REG1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ram reg.vhd(54) " "VHDL Process Statement warning at reg.vhd(54): signal \"Ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592538093891 "|cpu|REG:REG1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rg rg:inst16 " "Elaborating entity \"rg\" for hierarchy \"rg:inst16\"" {  } { { "cpu.bdf" "inst16" { Schematic "E:/Quartus II 13.1/cpu/cpu.bdf" { { 656 1664 1896 736 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX EX:inst " "Elaborating entity \"EX\" for hierarchy \"EX:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "E:/Quartus II 13.1/cpu/cpu.bdf" { { 240 1296 1568 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093943 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zero EX.vhd(13) " "VHDL Signal Declaration warning at EX.vhd(13): used implicit default value for signal \"zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EX.vhd" "" { Text "E:/Quartus II 13.1/cpu/EX.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1592538093966 "|cpu|EX:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEM " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEM\"" {  } { { "cpu.bdf" "MEM" { Schematic "E:/Quartus II 13.1/cpu/cpu.bdf" { { 312 1672 1928 456 "MEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538093968 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ram RAM.vhd(64) " "VHDL Process Statement warning at RAM.vhd(64): signal \"Ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "E:/Quartus II 13.1/cpu/RAM.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592538094087 "|cpu|RAM:MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ram RAM.vhd(65) " "VHDL Process Statement warning at RAM.vhd(65): signal \"Ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "E:/Quartus II 13.1/cpu/RAM.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592538094087 "|cpu|RAM:MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ram RAM.vhd(66) " "VHDL Process Statement warning at RAM.vhd(66): signal \"Ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "E:/Quartus II 13.1/cpu/RAM.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592538094087 "|cpu|RAM:MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ram RAM.vhd(67) " "VHDL Process Statement warning at RAM.vhd(67): signal \"Ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "E:/Quartus II 13.1/cpu/RAM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592538094087 "|cpu|RAM:MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ram RAM.vhd(68) " "VHDL Process Statement warning at RAM.vhd(68): signal \"Ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "E:/Quartus II 13.1/cpu/RAM.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592538094087 "|cpu|RAM:MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen ImmGen:2TO8 " "Elaborating entity \"ImmGen\" for hierarchy \"ImmGen:2TO8\"" {  } { { "cpu.bdf" "2TO8" { Schematic "E:/Quartus II 13.1/cpu/cpu.bdf" { { 440 760 968 520 "2TO8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538094091 ""}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "p ImmGen.vhd(14) " "VHDL Variable Declaration warning at ImmGen.vhd(14): used default initial value for variable \"p\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "ImmGen.vhd" "" { Text "E:/Quartus II 13.1/cpu/ImmGen.vhd" 14 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1592538094137 "|cpu|ImmGen:2TO8"}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "n ImmGen.vhd(15) " "VHDL Variable Declaration warning at ImmGen.vhd(15): used default initial value for variable \"n\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "ImmGen.vhd" "" { Text "E:/Quartus II 13.1/cpu/ImmGen.vhd" 15 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1592538094137 "|cpu|ImmGen:2TO8"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "immOUT\[7..2\] ImmGen.vhd(6) " "Using initial value X (don't care) for net \"immOUT\[7..2\]\" at ImmGen.vhd(6)" {  } { { "ImmGen.vhd" "" { Text "E:/Quartus II 13.1/cpu/ImmGen.vhd" 6 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592538094138 "|cpu|ImmGen:2TO8"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEM\|DataOut\[0\] " "Converted tri-state buffer \"RAM:MEM\|DataOut\[0\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "E:/Quartus II 13.1/cpu/RAM.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1592538095487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEM\|DataOut\[1\] " "Converted tri-state buffer \"RAM:MEM\|DataOut\[1\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "E:/Quartus II 13.1/cpu/RAM.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1592538095487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEM\|DataOut\[2\] " "Converted tri-state buffer \"RAM:MEM\|DataOut\[2\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "E:/Quartus II 13.1/cpu/RAM.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1592538095487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEM\|DataOut\[3\] " "Converted tri-state buffer \"RAM:MEM\|DataOut\[3\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "E:/Quartus II 13.1/cpu/RAM.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1592538095487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEM\|DataOut\[4\] " "Converted tri-state buffer \"RAM:MEM\|DataOut\[4\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "E:/Quartus II 13.1/cpu/RAM.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1592538095487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEM\|DataOut\[5\] " "Converted tri-state buffer \"RAM:MEM\|DataOut\[5\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "E:/Quartus II 13.1/cpu/RAM.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1592538095487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEM\|DataOut\[6\] " "Converted tri-state buffer \"RAM:MEM\|DataOut\[6\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "E:/Quartus II 13.1/cpu/RAM.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1592538095487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEM\|DataOut\[7\] " "Converted tri-state buffer \"RAM:MEM\|DataOut\[7\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "E:/Quartus II 13.1/cpu/RAM.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1592538095487 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1592538095487 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RAM:MEM\|Ram_rtl_0 " "Inferred RAM node \"RAM:MEM\|Ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1592538096099 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:MEM\|Ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:MEM\|Ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ROM:inst1\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROM:inst1\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE cpu.cpu0.rtl.mif " "Parameter INIT_FILE set to cpu.cpu0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1592538096183 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592538096183 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1592538096183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:MEM\|altsyncram:Ram_rtl_0 " "Elaborated megafunction instantiation \"RAM:MEM\|altsyncram:Ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:MEM\|altsyncram:Ram_rtl_0 " "Instantiated megafunction \"RAM:MEM\|altsyncram:Ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096510 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1592538096510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_41h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_41h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_41h1 " "Found entity 1: altsyncram_41h1" {  } { { "db/altsyncram_41h1.tdf" "" { Text "E:/Quartus II 13.1/cpu/db/altsyncram_41h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538096620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538096620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst1\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"ROM:inst1\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592538096706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst1\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"ROM:inst1\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE cpu.cpu0.rtl.mif " "Parameter \"INIT_FILE\" = \"cpu.cpu0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592538096706 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1592538096706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tsu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tsu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tsu " "Found entity 1: altsyncram_tsu" {  } { { "db/altsyncram_tsu.tdf" "" { Text "E:/Quartus II 13.1/cpu/db/altsyncram_tsu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592538096768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592538096768 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "ROM:inst1\|DataOut\[4\] control:inst9\|outinstruction\[0\] " "Converted the fanout from the open-drain buffer \"ROM:inst1\|DataOut\[4\]\" to the node \"control:inst9\|outinstruction\[0\]\" into a wire" {  } { { "ROM.vhd" "" { Text "E:/Quartus II 13.1/cpu/ROM.vhd" 43 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1592538097128 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1592538097128 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM:inst1\|DataOut\[7\] control:inst9\|outinstruction\[3\] " "Converted the fan-out from the tri-state buffer \"ROM:inst1\|DataOut\[7\]\" to the node \"control:inst9\|outinstruction\[3\]\" into an OR gate" {  } { { "ROM.vhd" "" { Text "E:/Quartus II 13.1/cpu/ROM.vhd" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM:inst1\|DataOut\[6\] control:inst9\|outinstruction\[2\] " "Converted the fan-out from the tri-state buffer \"ROM:inst1\|DataOut\[6\]\" to the node \"control:inst9\|outinstruction\[2\]\" into an OR gate" {  } { { "ROM.vhd" "" { Text "E:/Quartus II 13.1/cpu/ROM.vhd" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM:inst1\|DataOut\[5\] control:inst9\|outinstruction\[1\] " "Converted the fan-out from the tri-state buffer \"ROM:inst1\|DataOut\[5\]\" to the node \"control:inst9\|outinstruction\[1\]\" into an OR gate" {  } { { "ROM.vhd" "" { Text "E:/Quartus II 13.1/cpu/ROM.vhd" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM:inst1\|DataOut\[3\] REG:REG1\|Mux0 " "Converted the fan-out from the tri-state buffer \"ROM:inst1\|DataOut\[3\]\" to the node \"REG:REG1\|Mux0\" into an OR gate" {  } { { "ROM.vhd" "" { Text "E:/Quartus II 13.1/cpu/ROM.vhd" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM:inst1\|DataOut\[2\] REG:REG1\|Mux0 " "Converted the fan-out from the tri-state buffer \"ROM:inst1\|DataOut\[2\]\" to the node \"REG:REG1\|Mux0\" into an OR gate" {  } { { "ROM.vhd" "" { Text "E:/Quartus II 13.1/cpu/ROM.vhd" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM:inst1\|DataOut\[1\] rg:inst13\|DATAOUT\[1\] " "Converted the fan-out from the tri-state buffer \"ROM:inst1\|DataOut\[1\]\" to the node \"rg:inst13\|DATAOUT\[1\]\" into an OR gate" {  } { { "ROM.vhd" "" { Text "E:/Quartus II 13.1/cpu/ROM.vhd" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM:inst1\|DataOut\[0\] rg:inst13\|DATAOUT\[0\] " "Converted the fan-out from the tri-state buffer \"ROM:inst1\|DataOut\[0\]\" to the node \"rg:inst13\|DATAOUT\[0\]\" into an OR gate" {  } { { "ROM.vhd" "" { Text "E:/Quartus II 13.1/cpu/ROM.vhd" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut2\[7\] mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[7\] " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut2\[7\]\" to the node \"mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[7\]\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut2\[6\] mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[6\] " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut2\[6\]\" to the node \"mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[6\]\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut2\[5\] mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[5\] " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut2\[5\]\" to the node \"mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[5\]\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut2\[4\] mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[4\] " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut2\[4\]\" to the node \"mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[4\]\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut2\[3\] mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[3\] " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut2\[3\]\" to the node \"mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[3\]\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut2\[2\] mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[2\] " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut2\[2\]\" to the node \"mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[2\]\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut2\[1\] mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[1\] " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut2\[1\]\" to the node \"mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[1\]\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut2\[0\] mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[0\] " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut2\[0\]\" to the node \"mux16_8:srcALU\|lpm_mux:LPM_MUX_component\|mux_jbe:auto_generated\|result_node\[0\]\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut1\[7\] EX:inst\|Add0 " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut1\[7\]\" to the node \"EX:inst\|Add0\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut1\[6\] EX:inst\|Add0 " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut1\[6\]\" to the node \"EX:inst\|Add0\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut1\[5\] EX:inst\|Add0 " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut1\[5\]\" to the node \"EX:inst\|Add0\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut1\[4\] EX:inst\|Add0 " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut1\[4\]\" to the node \"EX:inst\|Add0\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut1\[3\] EX:inst\|Add0 " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut1\[3\]\" to the node \"EX:inst\|Add0\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut1\[2\] EX:inst\|Add0 " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut1\[2\]\" to the node \"EX:inst\|Add0\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut1\[1\] EX:inst\|Add0 " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut1\[1\]\" to the node \"EX:inst\|Add0\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REG:REG1\|DataOut1\[0\] EX:inst\|Add0 " "Converted the fan-out from the tri-state buffer \"REG:REG1\|DataOut1\[0\]\" to the node \"EX:inst\|Add0\" into an OR gate" {  } { { "reg.vhd" "" { Text "E:/Quartus II 13.1/cpu/reg.vhd" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1592538097129 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1592538097129 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1592538097442 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1592538097671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1592538098640 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592538098640 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "429 " "Implemented 429 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1592538099833 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1592538099833 ""} { "Info" "ICUT_CUT_TM_LCELLS" "276 " "Implemented 276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1592538099833 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1592538099833 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1592538099833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592538099857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 19 11:41:39 2020 " "Processing ended: Fri Jun 19 11:41:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592538099857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592538099857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592538099857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592538099857 ""}
