

================================================================
== Vivado HLS Report for 'pqcrystals_fips202_ref_sha3_256'
================================================================
* Date:           Tue Mar 30 01:30:32 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        SHA
* Solution:       solution1
* Product family: artix7l
* Target device:  xc7a75tlftg256-2l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.440|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  876|  876|  876|  876|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_KeccakF1600_StatePer_fu_141  |KeccakF1600_StatePer  |   62|   62|   62|   62|   none  |
        |grp_keccak_absorb_fu_148         |keccak_absorb         |  558|  558|  558|  558|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  187|  187|        11|          -|          -|    17|    no    |
        | + Loop 1.1  |    8|    8|         1|          -|          -|     8|    no    |
        |- Loop 2     |   64|   64|         2|          -|          -|    32|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!tmp_i)
	8  / (tmp_i)
6 --> 
	7  / true
7 --> 
	7  / (!tmp_i_i)
	5  / (tmp_i_i)
8 --> 
	9  / (!tmp)
9 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 10 [1/1] (2.77ns)   --->   "%s = alloca [25 x i64], align 16" [fips202.c:562]   --->   Operation 10 'alloca' 's' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>
ST_1 : Operation 11 [1/1] (2.77ns)   --->   "%out_assign = alloca [136 x i8], align 16"   --->   Operation 11 'alloca' 'out_assign' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "call fastcc void @keccak_absorb([25 x i64]* %s, [3 x i8]* %in_r) nounwind" [fips202.c:565]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "call fastcc void @keccak_absorb([25 x i64]* %s, [3 x i8]* %in_r) nounwind" [fips202.c:565]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s) nounwind" [fips202.c:416->fips202.c:566]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %h) nounwind, !map !54"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %in_r) nounwind, !map !60"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %inlen) nounwind, !map !66"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([32 x i8]* @pqcrystals_fips202_r) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s) nounwind" [fips202.c:416->fips202.c:566]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 20 [1/1] (1.35ns)   --->   "br label %store64.exit.i" [fips202.c:417->fips202.c:566]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%i_i = phi i5 [ 0, %0 ], [ %i_4_i, %store64.exit.i.loopexit ]" [fips202.c:417->fips202.c:566]   --->   Operation 21 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (1.21ns)   --->   "%tmp_i = icmp eq i5 %i_i, -15" [fips202.c:417->fips202.c:566]   --->   Operation 22 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17) nounwind"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (1.54ns)   --->   "%i_4_i = add i5 %i_i, 1" [fips202.c:417->fips202.c:566]   --->   Operation 24 'add' 'i_4_i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %keccak_squeezeblocks.exit.preheader, label %1" [fips202.c:417->fips202.c:566]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_6_i = zext i5 %i_i to i64" [fips202.c:419->fips202.c:566]   --->   Operation 26 'zext' 'tmp_6_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %tmp_6_i" [fips202.c:419->fips202.c:566]   --->   Operation 27 'getelementptr' 's_addr' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 28 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:419->fips202.c:566]   --->   Operation 28 'load' 's_load' <Predicate = (!tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>
ST_5 : Operation 29 [1/1] (1.35ns)   --->   "br label %keccak_squeezeblocks.exit" [fips202.c:568]   --->   Operation 29 'br' <Predicate = (tmp_i)> <Delay = 1.35>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4_i = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_i, i3 0)" [fips202.c:419->fips202.c:566]   --->   Operation 30 'bitconcatenate' 'tmp_4_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:419->fips202.c:566]   --->   Operation 31 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>
ST_6 : Operation 32 [1/1] (1.35ns)   --->   "br label %2" [fips202.c:44->fips202.c:419->fips202.c:566]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 6> <Delay = 6.24>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%i_i_i = phi i4 [ 0, %1 ], [ %i_2, %3 ]"   --->   Operation 33 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (1.21ns)   --->   "%tmp_i_i = icmp eq i4 %i_i_i, -8" [fips202.c:44->fips202.c:419->fips202.c:566]   --->   Operation 34 'icmp' 'tmp_i_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 35 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (1.49ns)   --->   "%i_2 = add i4 %i_i_i, 1" [fips202.c:44->fips202.c:419->fips202.c:566]   --->   Operation 36 'add' 'i_2' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i, label %store64.exit.i.loopexit, label %3" [fips202.c:44->fips202.c:419->fips202.c:566]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i4 %i_i_i to i3" [fips202.c:44->fips202.c:419->fips202.c:566]   --->   Operation 38 'trunc' 'tmp_1' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_1, i3 0)" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 39 'bitconcatenate' 'tmp_1_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2_i_i = zext i6 %tmp_1_i_i to i64" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 40 'zext' 'tmp_2_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (3.47ns)   --->   "%tmp_3_i_i = lshr i64 %s_load, %tmp_2_i_i" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 41 'lshr' 'tmp_3_i_i' <Predicate = (!tmp_i_i)> <Delay = 3.47> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i64 %tmp_3_i_i to i8" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 42 'trunc' 'tmp_2' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_5_i_i_cast = zext i4 %i_i_i to i8" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 43 'zext' 'tmp_5_i_i_cast' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (1.71ns)   --->   "%sum_i_i = add i8 %tmp_4_i, %tmp_5_i_i_cast" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 44 'add' 'sum_i_i' <Predicate = (!tmp_i_i)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%sum_i_i_cast = zext i8 %sum_i_i to i64" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 45 'zext' 'sum_i_i_cast' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%out_assign_addr_1 = getelementptr [136 x i8]* %out_assign, i64 0, i64 %sum_i_i_cast" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 46 'getelementptr' 'out_assign_addr_1' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (2.77ns)   --->   "store i8 %tmp_2, i8* %out_assign_addr_1, align 1" [fips202.c:45->fips202.c:419->fips202.c:566]   --->   Operation 47 'store' <Predicate = (!tmp_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "br label %2" [fips202.c:44->fips202.c:419->fips202.c:566]   --->   Operation 48 'br' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "br label %store64.exit.i"   --->   Operation 49 'br' <Predicate = (tmp_i_i)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.77>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%i = phi i6 [ %i_1, %4 ], [ 0, %keccak_squeezeblocks.exit.preheader ]"   --->   Operation 50 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (1.22ns)   --->   "%tmp = icmp eq i6 %i, -32" [fips202.c:568]   --->   Operation 51 'icmp' 'tmp' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 52 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (1.60ns)   --->   "%i_1 = add i6 %i, 1" [fips202.c:568]   --->   Operation 53 'add' 'i_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp, label %5, label %4" [fips202.c:568]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_7 = zext i6 %i to i64" [fips202.c:569]   --->   Operation 55 'zext' 'tmp_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%out_assign_addr = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 %tmp_7" [fips202.c:569]   --->   Operation 56 'getelementptr' 'out_assign_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 57 [2/2] (2.77ns)   --->   "%out_assign_load = load i8* %out_assign_addr, align 1" [fips202.c:569]   --->   Operation 57 'load' 'out_assign_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [fips202.c:570]   --->   Operation 58 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 4.52>
ST_9 : Operation 59 [1/2] (2.77ns)   --->   "%out_assign_load = load i8* %out_assign_addr, align 1" [fips202.c:569]   --->   Operation 59 'load' 'out_assign_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%h_addr = getelementptr [32 x i8]* %h, i64 0, i64 %tmp_7" [fips202.c:569]   --->   Operation 60 'getelementptr' 'h_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (1.75ns)   --->   "store i8 %out_assign_load, i8* %h_addr, align 1" [fips202.c:569]   --->   Operation 61 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "br label %keccak_squeezeblocks.exit" [fips202.c:568]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ inlen]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s                 (alloca           ) [ 0011111100]
out_assign        (alloca           ) [ 0011111111]
StgValue_13       (call             ) [ 0000000000]
StgValue_15       (specbitsmap      ) [ 0000000000]
StgValue_16       (specbitsmap      ) [ 0000000000]
StgValue_17       (specbitsmap      ) [ 0000000000]
StgValue_18       (spectopmodule    ) [ 0000000000]
StgValue_19       (call             ) [ 0000000000]
StgValue_20       (br               ) [ 0000111100]
i_i               (phi              ) [ 0000011000]
tmp_i             (icmp             ) [ 0000011100]
empty             (speclooptripcount) [ 0000000000]
i_4_i             (add              ) [ 0000111100]
StgValue_25       (br               ) [ 0000000000]
tmp_6_i           (zext             ) [ 0000000000]
s_addr            (getelementptr    ) [ 0000001000]
StgValue_29       (br               ) [ 0000011111]
tmp_4_i           (bitconcatenate   ) [ 0000000100]
s_load            (load             ) [ 0000000100]
StgValue_32       (br               ) [ 0000011100]
i_i_i             (phi              ) [ 0000000100]
tmp_i_i           (icmp             ) [ 0000011100]
empty_5           (speclooptripcount) [ 0000000000]
i_2               (add              ) [ 0000011100]
StgValue_37       (br               ) [ 0000000000]
tmp_1             (trunc            ) [ 0000000000]
tmp_1_i_i         (bitconcatenate   ) [ 0000000000]
tmp_2_i_i         (zext             ) [ 0000000000]
tmp_3_i_i         (lshr             ) [ 0000000000]
tmp_2             (trunc            ) [ 0000000000]
tmp_5_i_i_cast    (zext             ) [ 0000000000]
sum_i_i           (add              ) [ 0000000000]
sum_i_i_cast      (zext             ) [ 0000000000]
out_assign_addr_1 (getelementptr    ) [ 0000000000]
StgValue_47       (store            ) [ 0000000000]
StgValue_48       (br               ) [ 0000011100]
StgValue_49       (br               ) [ 0000111100]
i                 (phi              ) [ 0000000010]
tmp               (icmp             ) [ 0000000011]
empty_6           (speclooptripcount) [ 0000000000]
i_1               (add              ) [ 0000010011]
StgValue_54       (br               ) [ 0000000000]
tmp_7             (zext             ) [ 0000000001]
out_assign_addr   (getelementptr    ) [ 0000000001]
StgValue_58       (ret              ) [ 0000000000]
out_assign_load   (load             ) [ 0000000000]
h_addr            (getelementptr    ) [ 0000000000]
StgValue_61       (store            ) [ 0000000000]
StgValue_62       (br               ) [ 0000010011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="h">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inlen">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inlen"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePer"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_fips202_r"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="s_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="out_assign_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_assign/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="s_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/5 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="out_assign_addr_1_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="0"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_assign_addr_1/7 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_47/7 out_assign_load/8 "/>
</bind>
</comp>

<comp id="86" class="1004" name="out_assign_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_assign_addr/8 "/>
</bind>
</comp>

<comp id="93" class="1004" name="h_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="1"/>
<pin id="97" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr/9 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_61_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/9 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="1"/>
<pin id="109" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_i_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="5" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/5 "/>
</bind>
</comp>

<comp id="119" class="1005" name="i_i_i_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="1"/>
<pin id="121" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_i_i_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/7 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="1"/>
<pin id="132" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_KeccakF1600_StatePer_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="64" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_14/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_keccak_absorb_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_i_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="5" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_4_i_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4_i/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_6_i_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_4_i_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="5" slack="1"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_i/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_i_i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_1_i_i_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="3" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i_i/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_2_i_i_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_i/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_3_i_i_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="0" index="1" bw="6" slack="0"/>
<pin id="212" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_3_i_i/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_5_i_i_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_i_cast/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sum_i_i_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i_i/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sum_i_i_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_i_cast/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="6" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_7_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_4_i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_4_i "/>
</bind>
</comp>

<comp id="258" class="1005" name="s_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="1"/>
<pin id="260" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="263" class="1005" name="tmp_4_i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="1"/>
<pin id="265" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="268" class="1005" name="s_load_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_load "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_2_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="i_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_7_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="294" class="1005" name="out_assign_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="1"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_assign_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="62" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="86" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="80" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="111" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="54" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="111" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="111" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="111" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="107" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="123" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="123" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="123" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="222"><net_src comp="123" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="223" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="237"><net_src comp="134" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="134" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="134" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="256"><net_src comp="162" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="261"><net_src comp="62" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="266"><net_src comp="173" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="271"><net_src comp="68" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="279"><net_src comp="187" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="287"><net_src comp="239" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="292"><net_src comp="245" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="297"><net_src comp="86" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="80" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: h | {9 }
 - Input state : 
	Port: pqcrystals_fips202_ref_sha3_256 : in_r | {1 2 }
	Port: pqcrystals_fips202_ref_sha3_256 : KeccakF_RoundConstan | {3 4 }
  - Chain level:
	State 1
		StgValue_12 : 1
	State 2
	State 3
	State 4
	State 5
		tmp_i : 1
		i_4_i : 1
		StgValue_25 : 2
		tmp_6_i : 1
		s_addr : 2
		s_load : 3
	State 6
	State 7
		tmp_i_i : 1
		i_2 : 1
		StgValue_37 : 2
		tmp_1 : 1
		tmp_1_i_i : 2
		tmp_2_i_i : 3
		tmp_3_i_i : 4
		tmp_2 : 5
		tmp_5_i_i_cast : 1
		sum_i_i : 2
		sum_i_i_cast : 3
		out_assign_addr_1 : 4
		StgValue_47 : 6
	State 8
		tmp : 1
		i_1 : 1
		StgValue_54 : 2
		tmp_7 : 1
		out_assign_addr : 2
		out_assign_load : 3
	State 9
		StgValue_61 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_KeccakF1600_StatePer_fu_141 |    0    |  11.799 |   5329  |  18383  |
|          |     grp_keccak_absorb_fu_148    |    1    | 11.4105 |   335   |   396   |
|----------|---------------------------------|---------|---------|---------|---------|
|   lshr   |         tmp_3_i_i_fu_209        |    0    |    0    |    0    |   182   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           i_4_i_fu_162          |    0    |    0    |    0    |    15   |
|    add   |            i_2_fu_187           |    0    |    0    |    0    |    13   |
|          |          sum_i_i_fu_223         |    0    |    0    |    0    |    15   |
|          |            i_1_fu_239           |    0    |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_i_fu_156          |    0    |    0    |    0    |    11   |
|   icmp   |          tmp_i_i_fu_181         |    0    |    0    |    0    |    9    |
|          |            tmp_fu_233           |    0    |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_6_i_fu_168         |    0    |    0    |    0    |    0    |
|          |         tmp_2_i_i_fu_205        |    0    |    0    |    0    |    0    |
|   zext   |      tmp_5_i_i_cast_fu_219      |    0    |    0    |    0    |    0    |
|          |       sum_i_i_cast_fu_228       |    0    |    0    |    0    |    0    |
|          |           tmp_7_fu_245          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|bitconcatenate|          tmp_4_i_fu_173         |    0    |    0    |    0    |    0    |
|          |         tmp_1_i_i_fu_197        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   trunc  |           tmp_1_fu_193          |    0    |    0    |    0    |    0    |
|          |           tmp_2_fu_214          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    1    | 23.2095 |   5664  |  19050  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|KeccakF_RoundConstan|    2   |    0   |    0   |
|     out_assign     |    1   |    0   |    0   |
|          s         |    4   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |    7   |    0   |    0   |
+--------------------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_1_reg_284      |    6   |
|      i_2_reg_276      |    4   |
|     i_4_i_reg_253     |    5   |
|     i_i_i_reg_119     |    4   |
|      i_i_reg_107      |    5   |
|       i_reg_130       |    6   |
|out_assign_addr_reg_294|    8   |
|     s_addr_reg_258    |    5   |
|     s_load_reg_268    |   64   |
|    tmp_4_i_reg_263    |    8   |
|     tmp_7_reg_289     |   64   |
+-----------------------+--------+
|         Total         |   179  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_68 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_80 |  p0  |   3  |   8  |   24   ||    15   |
|    i_i_reg_107   |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   44   || 4.15175 ||    33   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   23   |  5664  |  19050 |
|   Memory  |    7   |    -   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   33   |
|  Register |    -   |    -   |   179  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   27   |  5843  |  19083 |
+-----------+--------+--------+--------+--------+
