Level 0 â€“ Basic Verilog Designs

This folder contains basic combinational circuits implemented in Verilog.

Projects included:
- Logic gates
- Multiplexer
- Encoder/Decoder
- Half adder
- Full adder

All modules are simulated and verified using testbenches.
Waveforms are included for verification.
