[{"DBLP title": "RAIDR: Retention-aware intelligent DRAM refresh.", "DBLP authors": ["Jamie Liu", "Ben Jaiyen", "Richard Veras", "Onur Mutlu"], "year": 2012, "MAG papers": [{"PaperId": 3146736181, "PaperTitle": "raidr retention aware intelligent dram refresh", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 61, "Affiliations": {}}, {"PaperId": 2119092821, "PaperTitle": "raidr retention aware intelligent dram refresh", "Year": 2012, "CitationCount": 414, "EstimatedCitation": 578, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "PARDIS: A programmable memory controller for the DDRx interfacing standards.", "DBLP authors": ["Mahdi Nazm Bojnordi", "Engin Ipek"], "year": 2012, "MAG papers": [{"PaperId": 2114139799, "PaperTitle": "pardis a programmable memory controller for the ddrx interfacing standards", "Year": 2012, "CitationCount": 51, "EstimatedCitation": 65, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "BOOM: Enabling mobile memory based low-power server DIMMs.", "DBLP authors": ["Doe Hyun Yoon", "Jichuan Chang", "Naveen Muralimanohar", "Parthasarathy Ranganathan"], "year": 2012, "MAG papers": [{"PaperId": 3143362994, "PaperTitle": "boom enabling mobile memory based low power server dimms", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}, {"PaperId": 2139766816, "PaperTitle": "boom enabling mobile memory based low power server dimms", "Year": 2012, "CitationCount": 59, "EstimatedCitation": 74, "Affiliations": {"hewlett packard": 4.0}}], "source": "ES"}, {"DBLP title": "Towards energy-proportional datacenter memory with mobile DRAM.", "DBLP authors": ["Krishna T. Malladi", "Frank A. Nothaft", "Karthika Periyathambi", "Benjamin C. Lee", "Christos Kozyrakis", "Mark Horowitz"], "year": 2012, "MAG papers": [{"PaperId": 3140772298, "PaperTitle": "towards energy proportional datacenter memory with mobile dram", "Year": 2012, "CitationCount": 77, "EstimatedCitation": 117, "Affiliations": {}}, {"PaperId": 2165473669, "PaperTitle": "towards energy proportional datacenter memory with mobile dram", "Year": 2012, "CitationCount": 192, "EstimatedCitation": 320, "Affiliations": {"stanford university": 5.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Simultaneous branch and warp interweaving for sustained GPU performance.", "DBLP authors": ["Nicolas Brunie", "Sylvain Collange", "Gregory Frederick Diamos"], "year": 2012, "MAG papers": [{"PaperId": 2168921806, "PaperTitle": "simultaneous branch and warp interweaving for sustained gpu performance", "Year": 2012, "CitationCount": 79, "EstimatedCitation": 130, "Affiliations": {"nvidia": 1.0, "universidade federal de minas gerais": 1.0, "ecole normale superieure de lyon": 1.0}}, {"PaperId": 3148394109, "PaperTitle": "simultaneous branch and warp interweaving for sustained gpu performance", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "CAPRI: Prediction of compaction-adequacy for handling control-divergence in GPGPU architectures.", "DBLP authors": ["Minsoo Rhu", "Mattan Erez"], "year": 2012, "MAG papers": [{"PaperId": 3146509083, "PaperTitle": "capri prediction of compaction adequacy for handling control divergence in gpgpu architectures", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2148443481, "PaperTitle": "capri prediction of compaction adequacy for handling control divergence in gpgpu architectures", "Year": 2012, "CitationCount": 49, "EstimatedCitation": 79, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "iGPU: Exception support and speculative execution on GPUs.", "DBLP authors": ["Jaikrishnan Menon", "Marc de Kruijf", "Karthikeyan Sankaralingam"], "year": 2012, "MAG papers": [{"PaperId": 2106579652, "PaperTitle": "igpu exception support and speculative execution on gpus", "Year": 2012, "CitationCount": 70, "EstimatedCitation": 83, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Boosting mobile GPU performance with a decoupled access/execute fragment processor.", "DBLP authors": ["Jos\u00e9-Mar\u00eda Arnau", "Joan-Manuel Parcerisa", "Polychronis Xekalakis"], "year": 2012, "MAG papers": [{"PaperId": 2125310891, "PaperTitle": "boosting mobile gpu performance with a decoupled access execute fragment processor", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"polytechnic university of catalonia": 2.0, "intel": 1.0}}, {"PaperId": 3146468402, "PaperTitle": "boosting mobile gpu performance with a decoupled access execute fragment processor", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Branch regulation: Low-overhead protection from code reuse attacks.", "DBLP authors": ["Mehmet Kayaalp", "Meltem Ozsoy", "Nael B. Abu-Ghazaleh", "Dmitry Ponomarev"], "year": 2012, "MAG papers": [{"PaperId": 3141714753, "PaperTitle": "branch regulation low overhead protection from code reuse attacks", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}, {"PaperId": 2152644030, "PaperTitle": "branch regulation low overhead protection from code reuse attacks", "Year": 2012, "CitationCount": 70, "EstimatedCitation": 123, "Affiliations": {"binghamton university": 4.0}}], "source": "ES"}, {"DBLP title": "Side-channel vulnerability factor: A metric for measuring information leakage.", "DBLP authors": ["John Demme", "Robert Martin", "Adam Waksman", "Simha Sethumadhavan"], "year": 2012, "MAG papers": [{"PaperId": 2115200566, "PaperTitle": "side channel vulnerability factor a metric for measuring information leakage", "Year": 2012, "CitationCount": 87, "EstimatedCitation": 142, "Affiliations": {"columbia university": 4.0}}, {"PaperId": 3139938843, "PaperTitle": "side channel vulnerability factor a metric for measuring information leakage", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "TimeWarp: Rethinking timekeeping and performance monitoring mechanisms to mitigate side-channel attacks.", "DBLP authors": ["Robert Martin", "John Demme", "Simha Sethumadhavan"], "year": 2012, "MAG papers": [{"PaperId": 3145598683, "PaperTitle": "timewarp rethinking timekeeping and performance monitoring mechanisms to mitigate side channel attacks", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}}, {"PaperId": 2111160280, "PaperTitle": "timewarp rethinking timekeeping and performance monitoring mechanisms to mitigate side channel attacks", "Year": 2012, "CitationCount": 125, "EstimatedCitation": 198, "Affiliations": {"columbia university": 3.0}}], "source": "ES"}, {"DBLP title": "Inspection resistant memory: Architectural support for security from physical examination.", "DBLP authors": ["Jonathan Valamehr", "Melissa Chase", "Seny Kamara", "Andrew Putnam", "Daniel Shumow", "Vinod Vaikuntanathan", "Timothy Sherwood"], "year": 2012, "MAG papers": [{"PaperId": 3144181275, "PaperTitle": "inspection resistant memory architectural support for security from physical examination", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2149324048, "PaperTitle": "inspection resistant memory architectural support for security from physical examination", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of toronto": 1.0, "microsoft": 4.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Tolerating process variations in nanophotonic on-chip networks.", "DBLP authors": ["Yi Xu", "Jun Yang", "Rami G. Melhem"], "year": 2012, "MAG papers": [{"PaperId": 2110581719, "PaperTitle": "tolerating process variations in nanophotonic on chip networks", "Year": 2012, "CitationCount": 40, "EstimatedCitation": 67, "Affiliations": {"university of pittsburgh": 3.0}}, {"PaperId": 3147132987, "PaperTitle": "tolerating process variations in nanophotonic on chip networks", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A micro-architectural analysis of switched photonic multi-chip interconnects.", "DBLP authors": ["Pranay Koka", "Michael O. McCracken", "Herb Schwetman", "Chia-Hsin Owen Chen", "Xuezhe Zheng", "Ron Ho", "Kannan Raj", "Ashok V. Krishnamoorthy"], "year": 2012, "MAG papers": [{"PaperId": 2140103427, "PaperTitle": "a micro architectural analysis of switched photonic multi chip interconnects", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"oracle corporation": 7.0, "massachusetts institute of technology": 1.0}}, {"PaperId": 3140912187, "PaperTitle": "a micro architectural analysis of switched photonic multi chip interconnects", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Enhancing effective throughput for transmission line-based bus.", "DBLP authors": ["Aaron Carpenter", "Jianyun Hu", "\u00d6v\u00fcn\u00e7 Kocabas", "Michael C. Huang", "Hui Wu"], "year": 2012, "MAG papers": [{"PaperId": 3144317794, "PaperTitle": "enhancing effective throughput for transmission line based bus", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}, {"PaperId": 2110152619, "PaperTitle": "enhancing effective throughput for transmission line based bus", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of rochester": 4.0, "binghamton university": 1.0}}], "source": "ES"}, {"DBLP title": "A case for random shortcut topologies for HPC interconnects.", "DBLP authors": ["Michihiro Koibuchi", "Hiroki Matsutani", "Hideharu Amano", "D. Frank Hsu", "Henri Casanova"], "year": 2012, "MAG papers": [{"PaperId": 3145732157, "PaperTitle": "a case for random shortcut topologies for hpc interconnects", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 65, "Affiliations": {}}, {"PaperId": 2113933854, "PaperTitle": "a case for random shortcut topologies for hpc interconnects", "Year": 2012, "CitationCount": 86, "EstimatedCitation": 165, "Affiliations": {"fordham university": 1.0, "keio university": 2.0, "national institute of informatics": 1.0}}], "source": "ES"}, {"DBLP title": "Watchdog: Hardware for safe and secure manual memory management and full memory safety.", "DBLP authors": ["Santosh Nagarakatte", "Milo M. K. Martin", "Steve Zdancewic"], "year": 2012, "MAG papers": [{"PaperId": 3151891900, "PaperTitle": "watchdog hardware for safe and secure manual memory management and full memory safety", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2165266180, "PaperTitle": "watchdog hardware for safe and secure manual memory management and full memory safety", "Year": 2012, "CitationCount": 85, "EstimatedCitation": 115, "Affiliations": {"university of pennsylvania": 3.0}}], "source": "ES"}, {"DBLP title": "RADISH: Always-on sound and complete race detection in software and hardware.", "DBLP authors": ["Joseph Devietti", "Benjamin P. Wood", "Karin Strauss", "Luis Ceze", "Dan Grossman", "Shaz Qadeer"], "year": 2012, "MAG papers": [{"PaperId": 3142915758, "PaperTitle": "radish always on sound and complete race detection in software and hardware", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Scheduling heterogeneous multi-cores through performance impact estimation (PIE).", "DBLP authors": ["Kenzo Van Craeynest", "Aamer Jaleel", "Lieven Eeckhout", "Paolo Narv\u00e1ez", "Joel S. Emer"], "year": 2012, "MAG papers": [{"PaperId": 2138783391, "PaperTitle": "scheduling heterogeneous multi cores through performance impact estimation pie", "Year": 2012, "CitationCount": 264, "EstimatedCitation": 409, "Affiliations": {"intel": 3.0, "ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "The Yin and Yang of power and performance for asymmetric hardware and managed software.", "DBLP authors": ["Ting Cao", "Stephen M. Blackburn", "Tiejun Gao", "Kathryn S. McKinley"], "year": 2012, "MAG papers": [{"PaperId": 2095995766, "PaperTitle": "the yin and yang of power and performance for asymmetric hardware and managed software", "Year": 2012, "CitationCount": 77, "EstimatedCitation": 130, "Affiliations": {"university of texas at austin": 1.0, "australian national university": 3.0}}, {"PaperId": 3146780642, "PaperTitle": "the yin and yang of power and performance for asymmetric hardware and managed software", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Lane decoupling for improving the timing-error resiliency of wide-SIMD architectures.", "DBLP authors": ["Evgeni Krimer", "Patrick Chiang", "Mattan Erez"], "year": 2012, "MAG papers": [{"PaperId": 2139949569, "PaperTitle": "lane decoupling for improving the timing error resiliency of wide simd architectures", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"oregon state university": 1.0, "university of texas at austin": 2.0}}, {"PaperId": 3152273275, "PaperTitle": "lane decoupling for improving the timing error resiliency of wide simd architectures", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "VRSync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors.", "DBLP authors": ["Timothy N. Miller", "Renji Thomas", "Xiang Pan", "Radu Teodorescu"], "year": 2012, "MAG papers": [{"PaperId": 2156331292, "PaperTitle": "vrsync characterizing and eliminating synchronization induced voltage emergencies in many core processors", "Year": 2012, "CitationCount": 46, "EstimatedCitation": 72, "Affiliations": {"ohio state university": 4.0}}, {"PaperId": 3143229551, "PaperTitle": "vrsync characterizing and eliminating synchronization induced voltage emergencies in many core processors", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Euripus: A flexible unified hardware memory checkpointing accelerator for bidirectional-debugging and reliability.", "DBLP authors": ["Ioannis Doudalis", "Milos Prvulovic"], "year": 2012, "MAG papers": [{"PaperId": 2128874332, "PaperTitle": "euripus a flexible unified hardware memory checkpointing accelerator for bidirectional debugging and reliability", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"intel": 1.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A first-order mechanistic model for architectural vulnerability factor.", "DBLP authors": ["Arun A. Nair", "Stijn Eyerman", "Lieven Eeckhout", "Lizy Kurian John"], "year": 2012, "MAG papers": [{"PaperId": 3141208217, "PaperTitle": "a first order mechanistic model for architectural vulnerability factor", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}}, {"PaperId": 2163015996, "PaperTitle": "a first order mechanistic model for architectural vulnerability factor", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of texas at austin": 2.0, "ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "LOT-ECC: Localized and tiered reliability mechanisms for commodity memory systems.", "DBLP authors": ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "year": 2012, "MAG papers": [{"PaperId": 3151360593, "PaperTitle": "lot ecc localized and tiered reliability mechanisms for commodity memory systems", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}, {"PaperId": 2159216681, "PaperTitle": "lot ecc localized and tiered reliability mechanisms for commodity memory systems", "Year": 2012, "CitationCount": 92, "EstimatedCitation": 124, "Affiliations": {"hewlett packard": 1.0, "university of utah": 4.0}}], "source": "ES"}, {"DBLP title": "Reducing memory reference energy with opportunistic virtual caching.", "DBLP authors": ["Arkaprava Basu", "Mark D. Hill", "Michael M. Swift"], "year": 2012, "MAG papers": [{"PaperId": 2100272538, "PaperTitle": "reducing memory reference energy with opportunistic virtual caching", "Year": 2012, "CitationCount": 74, "EstimatedCitation": 96, "Affiliations": {"university of wisconsin madison": 3.0}}, {"PaperId": 3141245045, "PaperTitle": "reducing memory reference energy with opportunistic virtual caching", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Improving writeback efficiency with decoupled last-write prediction.", "DBLP authors": ["Zhe Wang", "Samira Manabi Khan", "Daniel A. Jim\u00e9nez"], "year": 2012, "MAG papers": [{"PaperId": 3149240599, "PaperTitle": "improving writeback efficiency with decoupled last write prediction", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}, {"PaperId": 2154840748, "PaperTitle": "improving writeback efficiency with decoupled last write prediction", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of texas at san antonio": 3.0}}], "source": "ES"}, {"DBLP title": "FLEXclusion: Balancing cache capacity and on-chip bandwidth via Flexible Exclusion.", "DBLP authors": ["Jaewoong Sim", "Jaekyu Lee", "Moinuddin K. Qureshi", "Hyesoon Kim"], "year": 2012, "MAG papers": [{"PaperId": 3150472661, "PaperTitle": "flexclusion balancing cache capacity and on chip bandwidth via flexible exclusion", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2134863171, "PaperTitle": "flexclusion balancing cache capacity and on chip bandwidth via flexible exclusion", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Setting an error detection infrastructure with low cost acoustic wave detectors.", "DBLP authors": ["Gaurang Upasani", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2012, "MAG papers": [{"PaperId": 2115173506, "PaperTitle": "setting an error detection infrastructure with low cost acoustic wave detectors", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"intel": 1.0, "polytechnic university of catalonia": 2.0}}, {"PaperId": 3144979881, "PaperTitle": "setting an error detection infrastructure with low cost acoustic wave detectors", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Viper: Virtual pipelines for enhanced reliability.", "DBLP authors": ["Andrea Pellegrini", "Joseph L. Greathouse", "Valeria Bertacco"], "year": 2012, "MAG papers": [{"PaperId": 2113957173, "PaperTitle": "viper virtual pipelines for enhanced reliability", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of michigan": 3.0}}, {"PaperId": 3140611278, "PaperTitle": "viper virtual pipelines for enhanced reliability", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A defect-tolerant accelerator for emerging high-performance applications.", "DBLP authors": ["Olivier Temam"], "year": 2012, "MAG papers": [{"PaperId": 2148605318, "PaperTitle": "a defect tolerant accelerator for emerging high performance applications", "Year": 2012, "CitationCount": 120, "EstimatedCitation": 186, "Affiliations": {"french institute for research in computer science and automation": 1.0}}, {"PaperId": 3151762208, "PaperTitle": "a defect tolerant accelerator for emerging high performance applications", "Year": 2012, "CitationCount": 37, "EstimatedCitation": 59, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A case for exploiting subarray-level parallelism (SALP) in DRAM.", "DBLP authors": ["Yoongu Kim", "Vivek Seshadri", "Donghyuk Lee", "Jamie Liu", "Onur Mutlu"], "year": 2012, "MAG papers": [{"PaperId": 2129991978, "PaperTitle": "a case for exploiting subarray level parallelism salp in dram", "Year": 2012, "CitationCount": 228, "EstimatedCitation": 369, "Affiliations": {"carnegie mellon university": 5.0}}, {"PaperId": 3147974890, "PaperTitle": "a case for exploiting subarray level parallelism salp in dram", "Year": 2012, "CitationCount": 88, "EstimatedCitation": 135, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "PreSET: Improving performance of phase change memories by exploiting asymmetry in write times.", "DBLP authors": ["Moinuddin K. Qureshi", "Michele Franceschini", "Ashish Jagmohan", "Luis A. Lastras"], "year": 2012, "MAG papers": [{"PaperId": 3145572630, "PaperTitle": "preset improving performance of phase change memories by exploiting asymmetry in write times", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}, {"PaperId": 2121795083, "PaperTitle": "preset improving performance of phase change memories by exploiting asymmetry in write times", "Year": 2012, "CitationCount": 138, "EstimatedCitation": 189, "Affiliations": {"ibm": 3.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Buffer-on-board memory systems.", "DBLP authors": ["Elliott Cooper-Balis", "Paul Rosenfeld", "Bruce L. Jacob"], "year": 2012, "MAG papers": [{"PaperId": 2124064997, "PaperTitle": "buffer on board memory systems", "Year": 2012, "CitationCount": 42, "EstimatedCitation": 66, "Affiliations": {"university of maryland college park": 3.0}}, {"PaperId": 3152304157, "PaperTitle": "buffer on board memory systems", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Physically Addressed Queueing (PAQ): Improving parallelism in Solid State Disks.", "DBLP authors": ["Myoungsoo Jung", "Ellis Herbert Wilson", "Mahmut T. Kandemir"], "year": 2012, "MAG papers": [{"PaperId": 3143164591, "PaperTitle": "physically addressed queueing paq improving parallelism in solid state disks", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}, {"PaperId": 2137176666, "PaperTitle": "physically addressed queueing paq improving parallelism in solid state disks", "Year": 2012, "CitationCount": 72, "EstimatedCitation": 94, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems.", "DBLP authors": ["Rachata Ausavarungnirun", "Kevin Kai-Wei Chang", "Lavanya Subramanian", "Gabriel H. Loh", "Onur Mutlu"], "year": 2012, "MAG papers": [{"PaperId": 3145545382, "PaperTitle": "staged memory scheduling achieving high performance and scalability in heterogeneous systems", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 52, "Affiliations": {}}, {"PaperId": 2166263440, "PaperTitle": "staged memory scheduling achieving high performance and scalability in heterogeneous systems", "Year": 2012, "CitationCount": 198, "EstimatedCitation": 298, "Affiliations": {"carnegie mellon university": 4.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Probabilistic Shared Cache Management (PriSM).", "DBLP authors": ["R. Manikantan", "Kaushik Rajan", "R. Govindarajan"], "year": 2012, "MAG papers": [{"PaperId": 3142886131, "PaperTitle": "probabilistic shared cache management prism", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {}}, {"PaperId": 2109562980, "PaperTitle": "probabilistic shared cache management prism", "Year": 2012, "CitationCount": 70, "EstimatedCitation": 122, "Affiliations": {"microsoft": 1.0, "indian institute of science": 2.0}}], "source": "ES"}, {"DBLP title": "Can traditional programming bridge the Ninja performance gap for parallel computing applications?", "DBLP authors": ["Nadathur Satish", "Changkyu Kim", "Jatin Chhugani", "Hideki Saito", "Rakesh Krishnaiyer", "Mikhail Smelyanskiy", "Milind Girkar", "Pradeep Dubey"], "year": 2012, "MAG papers": [{"PaperId": 3145971282, "PaperTitle": "can traditional programming bridge the ninja performance gap for parallel computing applications", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}}, {"PaperId": 2097572763, "PaperTitle": "can traditional programming bridge the ninja performance gap for parallel computing applications", "Year": 2012, "CitationCount": 85, "EstimatedCitation": 129, "Affiliations": {"intel": 8.0}}], "source": "ES"}, {"DBLP title": "Harmony: Collection and analysis of parallel block vectors.", "DBLP authors": ["Melanie Kambadur", "Kui Tang", "Martha A. Kim"], "year": 2012, "MAG papers": [{"PaperId": 2134828100, "PaperTitle": "harmony collection and analysis of parallel block vectors", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"columbia university": 3.0}}, {"PaperId": 3143230024, "PaperTitle": "harmony collection and analysis of parallel block vectors", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Configurable fine-grain protection for multicore processor virtualization.", "DBLP authors": ["David Wentzlaff", "Christopher J. Jackson", "Patrick Griffin", "Anant Agarwal"], "year": 2012, "MAG papers": [{"PaperId": 3152355283, "PaperTitle": "configurable fine grain protection for multicore processor virtualization", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 2141774740, "PaperTitle": "configurable fine grain protection for multicore processor virtualization", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"tilera": 2.0, "princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "Revisiting hardware-assisted page walks for virtualized systems.", "DBLP authors": ["Jeongseob Ahn", "Seongwook Jin", "Jaehyuk Huh"], "year": 2012, "MAG papers": [{"PaperId": 3143889401, "PaperTitle": "revisiting hardware assisted page walks for virtualized systems", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}, {"PaperId": 2136362035, "PaperTitle": "revisiting hardware assisted page walks for virtualized systems", "Year": 2012, "CitationCount": 51, "EstimatedCitation": 80, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Managing distributed UPS energy for effective power capping in data centers.", "DBLP authors": ["Vasileios Kontorinis", "Liuyi Eric Zhang", "Baris Aksanli", "Jack Sampson", "Houman Homayoun", "Eddie Pettis", "Dean M. Tullsen", "Tajana Simunic Rosing"], "year": 2012, "MAG papers": [{"PaperId": 2109773664, "PaperTitle": "managing distributed ups energy for effective power capping in data centers", "Year": 2012, "CitationCount": 162, "EstimatedCitation": 249, "Affiliations": {"university of california san diego": 7.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Scale-out processors.", "DBLP authors": ["Pejman Lotfi-Kamran", "Boris Grot", "Michael Ferdman", "Stavros Volos", "Yusuf Onur Ko\u00e7berber", "Javier Picorel", "Almutaz Adileh", "Djordje Jevdjic", "Sachin Idgunji", "Emre \u00d6zer", "Babak Falsafi"], "year": 2012, "MAG papers": [{"PaperId": 2135232880, "PaperTitle": "scale out processors", "Year": 2012, "CitationCount": 126, "EstimatedCitation": 255, "Affiliations": {"ecole polytechnique federale de lausanne": 8.0, "carnegie mellon university": 1.0}}, {"PaperId": 3150859138, "PaperTitle": "scale out processors", "Year": 2012, "CitationCount": 59, "EstimatedCitation": 90, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "iSwitch: Coordinating and optimizing renewable energy powered server clusters.", "DBLP authors": ["Chao Li", "Amer Qouneh", "Tao Li"], "year": 2012, "MAG papers": [{"PaperId": 2114386613, "PaperTitle": "iswitch coordinating and optimizing renewable energy powered server clusters", "Year": 2012, "CitationCount": 104, "EstimatedCitation": 137, "Affiliations": {"university of florida": 3.0}}, {"PaperId": 3150882310, "PaperTitle": "iswitch coordinating and optimizing renewable energy powered server clusters", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "End-to-end sequential consistency.", "DBLP authors": ["Abhayendra Singh", "Satish Narayanasamy", "Daniel Marino", "Todd D. Millstein", "Madanlal Musuvathi"], "year": 2012, "MAG papers": [{"PaperId": 2107699547, "PaperTitle": "end to end sequential consistency", "Year": 2012, "CitationCount": 65, "EstimatedCitation": 110, "Affiliations": {"university of michigan": 2.0, "microsoft": 1.0, "university of california los angeles": 1.0, "symantec": 1.0}}, {"PaperId": 3145847625, "PaperTitle": "end to end sequential consistency", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "BlockChop: Dynamic squash elimination for hybrid processor architecture.", "DBLP authors": ["Jason Mars", "Naveen Kumar"], "year": 2012, "MAG papers": [{"PaperId": 2143194988, "PaperTitle": "blockchop dynamic squash elimination for hybrid processor architecture", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"intel": 1.0, "university of virginia": 1.0}}, {"PaperId": 3141875989, "PaperTitle": "blockchop dynamic squash elimination for hybrid processor architecture", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The dynamic granularity memory system.", "DBLP authors": ["Doe Hyun Yoon", "Min Kyu Jeong", "Michael B. Sullivan", "Mattan Erez"], "year": 2012, "MAG papers": [{"PaperId": 3145624740, "PaperTitle": "the dynamic granularity memory system", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}}, {"PaperId": 2119296805, "PaperTitle": "the dynamic granularity memory system", "Year": 2012, "CitationCount": 65, "EstimatedCitation": 90, "Affiliations": {"university of texas at austin": 3.0, "hewlett packard": 1.0}}], "source": "ES"}]