
*** Running vivado
    with args -log ddsilavio.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ddsilavio.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ddsilavio.tcl -notrace
Command: synth_design -top ddsilavio -part xc7z020clg400-2
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'ila' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (6.2)' for IP 'ila' (customized with software release 2017.4) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39376
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/new/UpDownCounter.v:14]
WARNING: [Synth 8-1082] led was previously declared with a range [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/new/UpDownCounter.v:14]
CRITICAL WARNING: [Synth 8-976] led has already been declared [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/new/UpDownCounter.v:14]
CRITICAL WARNING: [Synth 8-2654] second declaration of led ignored [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/new/UpDownCounter.v:14]
INFO: [Synth 8-994] led is declared here [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/new/UpDownCounter.v:8]
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/new/led.v:48]
WARNING: [Synth 8-1082] led was previously declared with a range [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/new/led.v:48]
CRITICAL WARNING: [Synth 8-976] led has already been declared [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/new/led.v:48]
CRITICAL WARNING: [Synth 8-2654] second declaration of led ignored [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/new/led.v:48]
INFO: [Synth 8-994] led is declared here [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/new/led.v:42]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1447.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ddsilavio' [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/new/ddsilavio.v:2]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.runs/synth_11/.Xil/Vivado-36844-At112204-P1/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (1#1) [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.runs/synth_11/.Xil/Vivado-36844-At112204-P1/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/new/ddsilavio.v:12]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.runs/synth_11/.Xil/Vivado-36844-At112204-P1/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (2#1) [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.runs/synth_11/.Xil/Vivado-36844-At112204-P1/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dds_compiler_1' [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.runs/synth_11/.Xil/Vivado-36844-At112204-P1/realtime/dds_compiler_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_compiler_1' (3#1) [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.runs/synth_11/.Xil/Vivado-36844-At112204-P1/realtime/dds_compiler_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dds_test'. This will prevent further optimization [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/new/ddsilavio.v:17]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_test'. This will prevent further optimization [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/new/ddsilavio.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ddsilavio' (4#1) [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/new/ddsilavio.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1447.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1447.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1447.254 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1447.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1/dds_compiler_1_in_context.xdc] for cell 'dds_test'
Finished Parsing XDC File [h:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1/dds_compiler_1_in_context.xdc] for cell 'dds_test'
Parsing XDC File [h:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_test'
Finished Parsing XDC File [h:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_test'
Parsing XDC File [h:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_test'
Finished Parsing XDC File [h:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_test'
Parsing XDC File [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'key[0]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'key[1]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'key[2]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'key[3]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'key[0]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'key[1]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'key[2]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'key[3]'. [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc:17]
Finished Parsing XDC File [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ddsilavio_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.srcs/constrs_1/new/led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddsilavio_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddsilavio_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1447.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1447.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1447.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1447.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for dds_test. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio_test. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_test. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1447.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1447.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1447.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1447.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1447.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1466.309 ; gain = 19.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1473.055 ; gain = 25.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1473.055 ; gain = 25.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1473.055 ; gain = 25.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1473.055 ; gain = 25.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1473.055 ; gain = 25.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1473.055 ; gain = 25.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |vio_0          |         1|
|2     |ila_0          |         1|
|3     |dds_compiler_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |dds_compiler |     1|
|2     |ila          |     1|
|3     |vio          |     1|
|4     |IBUF         |     1|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1473.055 ; gain = 25.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1473.055 ; gain = 25.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1473.055 ; gain = 25.801
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1485.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1496.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 721fc915
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 23 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1496.918 ; gain = 49.664
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'H:/Learning/2.Software/FPGA/FPGA Excercise/01_led/led.runs/synth_11/ddsilavio.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ddsilavio_utilization_synth.rpt -pb ddsilavio_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 18:52:37 2024...
