#include "zynq-mw-cma.dtsi"
#include "xilinx-mw-axistream-iio-common-s2mm.dtsi"

&axi4stream_s2mm {
	reg = <0x40030000 0x10000>;
	dma-channel@0  {
		interrupts = <0x0 0x1e 0x4>;
	};
};

