Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L fifo_generator_v13_2_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_send_recieve_behav xil_defaultlib.tb_send_recieve xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3813] value in initialization depends on signal 'en_ch_subsample' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/multi_core_test.vhd:43]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'en_ch_subsample' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/multi_core_test.vhd:43]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'en_ch_subsample' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/multi_core_test.vhd:43]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'en_ch_subsample' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/multi_core_test.vhd:43]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'en_ch_subsample' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/multi_core_test.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/src/send_recieve_module.sv" Line 3. Module send_recieve_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package ieee.math_real
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=2)\]
Compiling architecture behavioral of entity xil_defaultlib.sipo_reg [\sipo_reg(1,10)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=6,da...]
Compiling architecture behavioral of entity xil_defaultlib.simd_4x12b_dsp [\simd_4x12b_dsp(1,3)\]
Compiling architecture behavioral of entity xil_defaultlib.simd_4x12b_dsp [\simd_4x12b_dsp(op="SUB")(1,3)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=2,da...]
Compiling architecture behavioral of entity xil_defaultlib.dct1d [dct1d_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_divider [pixel_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=1,da...]
Compiling architecture behavioral of entity xil_defaultlib.transpose [\transpose(element_width=9)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=4,da...]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=4,da...]
Compiling architecture ram32m_v of entity unisim.RAM32M [\RAM32M(init_a="0000001000000011...]
Compiling architecture ram32m_v of entity unisim.RAM32M [\RAM32M(init_a="0000001100000100...]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=2,da...]
Compiling architecture behavioral of entity xil_defaultlib.quantization_table [quantization_table_default]
Compiling architecture behavioral of entity xil_defaultlib.quantizer [quantizer_default]
Compiling architecture behavioral of entity xil_defaultlib.image_compressor [\image_compressor(en_subsample=f...]
Compiling architecture behavioral of entity xil_defaultlib.multi_core_test [multi_core_test_default]
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling architecture behavioral of entity xil_defaultlib.output_memory [\output_memory(din_width=256,num...]
Compiling module xil_defaultlib.send_recieve_module
Compiling architecture behavioral of entity xil_defaultlib.sipo_reg [\sipo_reg(in_width=16,out_taps=2...]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=2,da...]
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_sync_stag...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_bhv_ver_a...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_bhv_ver_p...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_CONV_VER(...
Compiling module fifo_generator_v13_2_9.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_1
Compiling architecture behavioral of entity xil_defaultlib.input_memory [\input_memory(din_width=32,dout_...]
Compiling architecture behavioral of entity xil_defaultlib.top [\top(use_sim_model=true)\]
Compiling module xil_defaultlib.tb_send_recieve
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_send_recieve_behav
