Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
   "LS5000_001_PCIE_Card" is an NCD, version 3.2, device xc6vlx240t, package
ff1156, speed -2
Opened constraints file LS5000_001_PCIE_Card.pcf.

Mon Aug 14 17:35:12 2017

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\bitgen.exe -filter iseconfig/filter.filter -intstyle ise -w -g Binary:no -g Compress -g CRC:Enable -g ConfigRate:40 -g CclkPin:PullUp -g M0Pin:PullUp -g M1Pin:PullUp -g M2Pin:PullUp -g ProgPin:PullUp -g InitPin:Pullup -g CsPin:Pullup -g DinPin:Pullup -g BusyPin:Pullup -g RdWrPin:Pullup -g HswapenPin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g Disable_JTAG:No -g UnusedPin:PullNone -g UserID:0xFFFFFFFF -g ConfigFallback:Enable -g BPI_page_size:1 -g OverTempPowerDown:Disable -g USR_ACCESS:None -g next_config_addr:None -g JTAG_SysMon:Enable -g DCIUpdateMode:AsRequired -g StartUpClk:CClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g Match_cycle:Auto -g Security:None -g DonePipe:No -g DriveDone:No -g Encrypt:No LS5000_001_PCIE_Card.ncd 

INFO:Bitgen:40 - Replacing "Auto" with "2" for option "Match_cycle".  Most
   commonly, bitgen has determined and will use a specific value instead of the
   generic command-line value of "Auto".  Alternately, this message appears if
   the same option is specified multiple times on the command-line.  In this
   case, the option listed last will be used.
Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Enabled)            |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable**             |
+----------------------+----------------------+
| DebugBitstream       | No*                  |
+----------------------+----------------------+
| ConfigRate           | 40                   |
+----------------------+----------------------+
| StartupClk           | Cclk**               |
+----------------------+----------------------+
| CclkPin              | Pullup**             |
+----------------------+----------------------+
| DonePin              | Pullup*              |
+----------------------+----------------------+
| HswapenPin           | Pullup**             |
+----------------------+----------------------+
| M0Pin                | Pullup**             |
+----------------------+----------------------+
| M1Pin                | Pullup**             |
+----------------------+----------------------+
| M2Pin                | Pullup**             |
+----------------------+----------------------+
| ProgPin              | Pullup**             |
+----------------------+----------------------+
| InitPin              | Pullup**             |
+----------------------+----------------------+
| CsPin                | Pullup**             |
+----------------------+----------------------+
| DinPin               | Pullup**             |
+----------------------+----------------------+
| BusyPin              | Pullup**             |
+----------------------+----------------------+
| RdWrPin              | Pullup**             |
+----------------------+----------------------+
| TckPin               | Pullup**             |
+----------------------+----------------------+
| TdiPin               | Pullup**             |
+----------------------+----------------------+
| TdoPin               | Pullup**             |
+----------------------+----------------------+
| TmsPin               | Pullup**             |
+----------------------+----------------------+
| UnusedPin            | Pullnone             |
+----------------------+----------------------+
| GWE_cycle            | 6**                  |
+----------------------+----------------------+
| GTS_cycle            | 5**                  |
+----------------------+----------------------+
| OverTempPowerDown    | Disable**            |
+----------------------+----------------------+
| LCK_cycle            | NoWait*              |
+----------------------+----------------------+
| Match_cycle          | 2                    |
+----------------------+----------------------+
| DONE_cycle           | 4**                  |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No**                 |
+----------------------+----------------------+
| DonePipe             | No**                 |
+----------------------+----------------------+
| Security             | None**               |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF**         |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| Encrypt              | No**                 |
+----------------------+----------------------+
| EncryptKeySelect     | bbram*               |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| HKey                 | pick*                |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| DCIUpdateMode        | AsRequired           |
+----------------------+----------------------+
| ConfigFallback       | Enable**             |
+----------------------+----------------------+
| SelectMAPAbort       | Enable*              |
+----------------------+----------------------+
| BPI_page_size        | 1**                  |
+----------------------+----------------------+
| BPI_1st_read_cycle   | 1*                   |
+----------------------+----------------------+
| next_config_addr     | None**               |
+----------------------+----------------------+
| DoneSignalsPowerDown | Disable*             |
+----------------------+----------------------+
| InitSignalsError     | Enable*              |
+----------------------+----------------------+
| ICAP_Encryption      | Disable*             |
+----------------------+----------------------+
| SysmonPartialReconfig | Disable*             |
+----------------------+----------------------+
| SecAll               | No*                  |
+----------------------+----------------------+
| SecError             | No*                  |
+----------------------+----------------------+
| SecStatus            | No*                  |
+----------------------+----------------------+
| JTAG_SysMon          | Enable**             |
+----------------------+----------------------+
| Disable_JTAG         | No**                 |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| TIMER_CFG            | None*                |
+----------------------+----------------------+
| TIMER_USR            | None*                |
+----------------------+----------------------+
| USR_ACCESS           | None**               |
+----------------------+----------------------+
| TimeStamp            | Default*             |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No**                 |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

There were 1 CONFIG constraint(s) processed from LS5000_001_PCIE_Card.pcf.

   CONFIG DCI_CASCADE = "36,32,33"

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL4<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL1<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL0<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL2<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL3<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL6<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL5<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_d
   ata_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_d
   ata_io/gen_dqs[1].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_d
   ata_io/gen_dqs[2].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_d
   ata_io/gen_dqs[3].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_d
   ata_io/gen_dqs[4].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_d
   ata_io/gen_dqs[5].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_d
   ata_io/gen_dqs[6].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_d
   ata_io/gen_dqs[7].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/re
   ad_fifo.fifo_ram[1].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/re
   ad_fifo.fifo_ram[1].RAM32M0_RAMC_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/re
   ad_fifo.fifo_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/re
   ad_fifo.fifo_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <vio_inst/U0/I_VIO/UPDATE<8>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <vio_inst/U0/I_VIO/UPDATE<9>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer
   _ram.rams[0].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer
   _ram.rams[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <vio_inst/U0/I_VIO/UPDATE<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <vio_inst/U0/I_VIO/UPDATE<5>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <vio_inst/U0/I_VIO/UPDATE<6>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <vio_inst/U0/I_VIO/UPDATE<7>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer
   _ram.rams[1].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer
   _ram.rams[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.status_ram.RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.status_ram.RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[12].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <vio_inst/U0/I_VIO/UPDATE<2>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <vio_inst/U0/I_VIO/UPDATE<3>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[13].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[32].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[11].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[18].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[34].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[35].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[20].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[11].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[14].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[33].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[14].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[17].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[15].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <vio_inst/U0/I_VIO/reset_f_edge/iDOUT<1>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[12].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[36].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[24].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[23].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[22].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[21].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[19].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[34].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[35].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[40].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[16].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[24].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[21].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[13].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[32].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[33].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[39].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[36].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[17].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[15].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[25].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[20].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[41].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[25].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[19].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[10].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[42].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[23].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[22].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[28].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[26].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[40].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[39].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[18].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[37].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[37].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[16].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[45].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[30].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[31].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[29].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[27].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[28].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[27].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[26].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[41].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[42].RAM32M0_RAMA_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[42].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[38].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[38].RAM32M0_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[46].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[44].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[43].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[47].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[31].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[9].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[30].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[29].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[8].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[7].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[6].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_str
   ict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_wr_data0/write_b
   uffer.wr_buffer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_3/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP,
   are different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A13-7,A4 for RAMB18E1) may not be the same or overlapping during
   reads and writes to each port. Violating this restriction may result in the
   invalid operation of the BRAM. It is suggested to configure the BRAM in
   WRITE_FIRST mode to avoid this situation or else careful address management
   must be used. See the FPGA Memory Resources User Guide for additional
   information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_2/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP,
   are different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A13-7,A4 for RAMB18E1) may not be the same or overlapping during
   reads and writes to each port. Violating this restriction may result in the
   invalid operation of the BRAM. It is suggested to configure the BRAM in
   WRITE_FIRST mode to avoid this situation or else careful address management
   must be used. See the FPGA Memory Resources User Guide for additional
   information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_1/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP,
   are different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A13-7,A4 for RAMB18E1) may not be the same or overlapping during
   reads and writes to each port. Violating this restriction may result in the
   invalid operation of the BRAM. It is suggested to configure the BRAM in
   WRITE_FIRST mode to avoid this situation or else careful address management
   must be used. See the FPGA Memory Resources User Guide for additional
   information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_0/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP,
   are different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A13-7,A4 for RAMB18E1) may not be the same or overlapping during
   reads and writes to each port. Violating this restriction may result in the
   invalid operation of the BRAM. It is suggested to configure the BRAM in
   WRITE_FIRST mode to avoid this situation or else careful address management
   must be used. See the FPGA Memory Resources User Guide for additional
   information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   Pcie_Gtp_Interface_inst/Rx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem
   _gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP, are
   different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A13-7,A4 for RAMB18E1) may not be the same or overlapping during
   reads and writes to each port. Violating this restriction may result in the
   invalid operation of the BRAM. It is suggested to configure the BRAM in
   WRITE_FIRST mode to avoid this situation or else careful address management
   must be used. See the FPGA Memory Resources User Guide for additional
   information.
WARNING:PhysDesignRules:2045 - The MMCM_ADV block
   <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_infrastructure/u_mmcm_adv> has CLKOUT
   pins that do not drive the same kind of BUFFER load. Routing from the
   different buffer types will not be phase aligned. 
DRC detected 0 errors and 132 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "ls5000_001_pcie_card.bit".
Bitstream compression saved 23172384 bits.
Bitstream generation is complete.
