// Seed: 4007574856
module module_0 (
    input tri id_0,
    input wor id_1,
    output tri1 id_2,
    output supply1 id_3,
    input supply0 module_0
);
  supply1 id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  assign id_10 = id_4;
  tri id_19 = 1;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1
);
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  module_0(
      id_0, id_0, id_1, id_1, id_0
  );
endmodule
