Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 27 12:33:48 2023
| Host         : DESKTOP-2HQNA93 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (207)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (499)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (207)
--------------------------
 There are 203 register/latch pins with no clock driven by root clock pin: clk_en2/ce_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_en3/ce_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (499)
--------------------------------------------------
 There are 499 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.854        0.000                      0                  207        0.261        0.000                      0                  207        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.854        0.000                      0                  207        0.261        0.000                      0                  207        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 clk_en2/sig_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 1.076ns (22.984%)  route 3.605ns (77.016%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.103    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  clk_en2/sig_cnt_reg[0]/Q
                         net (fo=2, routed)           0.842     6.402    clk_en2/sig_cnt_reg[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.526 f  clk_en2/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.680     7.206    clk_en2/sig_cnt[0]_i_10_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.330 f  clk_en2/sig_cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.418     7.747    clk_en2/sig_cnt[0]_i_8__0_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk_en2/sig_cnt[0]_i_6__1/O
                         net (fo=1, routed)           0.417     8.289    clk_en2/sig_cnt[0]_i_6__1_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.124     8.413 f  clk_en2/sig_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.417     8.830    clk_en2/sig_cnt[0]_i_3__0_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.954 r  clk_en2/sig_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.830     9.785    clk_en2/clear
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.434    14.805    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[0]/C
                         clock pessimism              0.298    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X47Y58         FDRE (Setup_fdre_C_R)       -0.429    14.639    clk_en2/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 clk_en2/sig_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 1.076ns (22.984%)  route 3.605ns (77.016%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.103    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  clk_en2/sig_cnt_reg[0]/Q
                         net (fo=2, routed)           0.842     6.402    clk_en2/sig_cnt_reg[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.526 f  clk_en2/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.680     7.206    clk_en2/sig_cnt[0]_i_10_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.330 f  clk_en2/sig_cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.418     7.747    clk_en2/sig_cnt[0]_i_8__0_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk_en2/sig_cnt[0]_i_6__1/O
                         net (fo=1, routed)           0.417     8.289    clk_en2/sig_cnt[0]_i_6__1_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.124     8.413 f  clk_en2/sig_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.417     8.830    clk_en2/sig_cnt[0]_i_3__0_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.954 r  clk_en2/sig_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.830     9.785    clk_en2/clear
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.434    14.805    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[1]/C
                         clock pessimism              0.298    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X47Y58         FDRE (Setup_fdre_C_R)       -0.429    14.639    clk_en2/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 clk_en2/sig_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 1.076ns (22.984%)  route 3.605ns (77.016%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.103    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  clk_en2/sig_cnt_reg[0]/Q
                         net (fo=2, routed)           0.842     6.402    clk_en2/sig_cnt_reg[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.526 f  clk_en2/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.680     7.206    clk_en2/sig_cnt[0]_i_10_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.330 f  clk_en2/sig_cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.418     7.747    clk_en2/sig_cnt[0]_i_8__0_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk_en2/sig_cnt[0]_i_6__1/O
                         net (fo=1, routed)           0.417     8.289    clk_en2/sig_cnt[0]_i_6__1_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.124     8.413 f  clk_en2/sig_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.417     8.830    clk_en2/sig_cnt[0]_i_3__0_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.954 r  clk_en2/sig_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.830     9.785    clk_en2/clear
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.434    14.805    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[2]/C
                         clock pessimism              0.298    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X47Y58         FDRE (Setup_fdre_C_R)       -0.429    14.639    clk_en2/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 clk_en2/sig_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 1.076ns (22.984%)  route 3.605ns (77.016%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.103    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  clk_en2/sig_cnt_reg[0]/Q
                         net (fo=2, routed)           0.842     6.402    clk_en2/sig_cnt_reg[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.526 f  clk_en2/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.680     7.206    clk_en2/sig_cnt[0]_i_10_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.330 f  clk_en2/sig_cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.418     7.747    clk_en2/sig_cnt[0]_i_8__0_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk_en2/sig_cnt[0]_i_6__1/O
                         net (fo=1, routed)           0.417     8.289    clk_en2/sig_cnt[0]_i_6__1_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.124     8.413 f  clk_en2/sig_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.417     8.830    clk_en2/sig_cnt[0]_i_3__0_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.954 r  clk_en2/sig_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.830     9.785    clk_en2/clear
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.434    14.805    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[3]/C
                         clock pessimism              0.298    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X47Y58         FDRE (Setup_fdre_C_R)       -0.429    14.639    clk_en2/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 clk_en2/sig_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.076ns (23.236%)  route 3.555ns (76.764%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.103    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  clk_en2/sig_cnt_reg[0]/Q
                         net (fo=2, routed)           0.842     6.402    clk_en2/sig_cnt_reg[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.526 f  clk_en2/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.680     7.206    clk_en2/sig_cnt[0]_i_10_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.330 f  clk_en2/sig_cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.418     7.747    clk_en2/sig_cnt[0]_i_8__0_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk_en2/sig_cnt[0]_i_6__1/O
                         net (fo=1, routed)           0.417     8.289    clk_en2/sig_cnt[0]_i_6__1_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.124     8.413 f  clk_en2/sig_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.417     8.830    clk_en2/sig_cnt[0]_i_3__0_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.954 r  clk_en2/sig_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.780     9.734    clk_en2/clear
    SLICE_X47Y63         FDRE                                         r  clk_en2/sig_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.430    14.801    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  clk_en2/sig_cnt_reg[20]/C
                         clock pessimism              0.273    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X47Y63         FDRE (Setup_fdre_C_R)       -0.429    14.610    clk_en2/sig_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 clk_en2/sig_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.076ns (23.236%)  route 3.555ns (76.764%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.103    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  clk_en2/sig_cnt_reg[0]/Q
                         net (fo=2, routed)           0.842     6.402    clk_en2/sig_cnt_reg[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.526 f  clk_en2/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.680     7.206    clk_en2/sig_cnt[0]_i_10_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.330 f  clk_en2/sig_cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.418     7.747    clk_en2/sig_cnt[0]_i_8__0_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk_en2/sig_cnt[0]_i_6__1/O
                         net (fo=1, routed)           0.417     8.289    clk_en2/sig_cnt[0]_i_6__1_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.124     8.413 f  clk_en2/sig_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.417     8.830    clk_en2/sig_cnt[0]_i_3__0_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.954 r  clk_en2/sig_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.780     9.734    clk_en2/clear
    SLICE_X47Y63         FDRE                                         r  clk_en2/sig_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.430    14.801    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  clk_en2/sig_cnt_reg[21]/C
                         clock pessimism              0.273    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X47Y63         FDRE (Setup_fdre_C_R)       -0.429    14.610    clk_en2/sig_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 clk_en2/sig_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.076ns (23.236%)  route 3.555ns (76.764%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.103    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  clk_en2/sig_cnt_reg[0]/Q
                         net (fo=2, routed)           0.842     6.402    clk_en2/sig_cnt_reg[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.526 f  clk_en2/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.680     7.206    clk_en2/sig_cnt[0]_i_10_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.330 f  clk_en2/sig_cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.418     7.747    clk_en2/sig_cnt[0]_i_8__0_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk_en2/sig_cnt[0]_i_6__1/O
                         net (fo=1, routed)           0.417     8.289    clk_en2/sig_cnt[0]_i_6__1_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.124     8.413 f  clk_en2/sig_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.417     8.830    clk_en2/sig_cnt[0]_i_3__0_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.954 r  clk_en2/sig_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.780     9.734    clk_en2/clear
    SLICE_X47Y63         FDRE                                         r  clk_en2/sig_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.430    14.801    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  clk_en2/sig_cnt_reg[22]/C
                         clock pessimism              0.273    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X47Y63         FDRE (Setup_fdre_C_R)       -0.429    14.610    clk_en2/sig_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 clk_en2/sig_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.076ns (23.236%)  route 3.555ns (76.764%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.103    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  clk_en2/sig_cnt_reg[0]/Q
                         net (fo=2, routed)           0.842     6.402    clk_en2/sig_cnt_reg[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.526 f  clk_en2/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.680     7.206    clk_en2/sig_cnt[0]_i_10_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.330 f  clk_en2/sig_cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.418     7.747    clk_en2/sig_cnt[0]_i_8__0_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk_en2/sig_cnt[0]_i_6__1/O
                         net (fo=1, routed)           0.417     8.289    clk_en2/sig_cnt[0]_i_6__1_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.124     8.413 f  clk_en2/sig_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.417     8.830    clk_en2/sig_cnt[0]_i_3__0_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.954 r  clk_en2/sig_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.780     9.734    clk_en2/clear
    SLICE_X47Y63         FDRE                                         r  clk_en2/sig_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.430    14.801    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  clk_en2/sig_cnt_reg[23]/C
                         clock pessimism              0.273    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X47Y63         FDRE (Setup_fdre_C_R)       -0.429    14.610    clk_en2/sig_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 clk_en2/sig_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.076ns (23.465%)  route 3.510ns (76.535%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.103    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  clk_en2/sig_cnt_reg[0]/Q
                         net (fo=2, routed)           0.842     6.402    clk_en2/sig_cnt_reg[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.526 f  clk_en2/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.680     7.206    clk_en2/sig_cnt[0]_i_10_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.330 f  clk_en2/sig_cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.418     7.747    clk_en2/sig_cnt[0]_i_8__0_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk_en2/sig_cnt[0]_i_6__1/O
                         net (fo=1, routed)           0.417     8.289    clk_en2/sig_cnt[0]_i_6__1_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.124     8.413 f  clk_en2/sig_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.417     8.830    clk_en2/sig_cnt[0]_i_3__0_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.954 r  clk_en2/sig_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.735     9.689    clk_en2/clear
    SLICE_X47Y65         FDRE                                         r  clk_en2/sig_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429    14.800    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y65         FDRE                                         r  clk_en2/sig_cnt_reg[28]/C
                         clock pessimism              0.273    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X47Y65         FDRE (Setup_fdre_C_R)       -0.429    14.609    clk_en2/sig_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 clk_en2/sig_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.076ns (23.465%)  route 3.510ns (76.535%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.103    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  clk_en2/sig_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  clk_en2/sig_cnt_reg[0]/Q
                         net (fo=2, routed)           0.842     6.402    clk_en2/sig_cnt_reg[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.526 f  clk_en2/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.680     7.206    clk_en2/sig_cnt[0]_i_10_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.330 f  clk_en2/sig_cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.418     7.747    clk_en2/sig_cnt[0]_i_8__0_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.871 f  clk_en2/sig_cnt[0]_i_6__1/O
                         net (fo=1, routed)           0.417     8.289    clk_en2/sig_cnt[0]_i_6__1_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.124     8.413 f  clk_en2/sig_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.417     8.830    clk_en2/sig_cnt[0]_i_3__0_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.954 r  clk_en2/sig_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.735     9.689    clk_en2/clear
    SLICE_X47Y65         FDRE                                         r  clk_en2/sig_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429    14.800    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y65         FDRE                                         r  clk_en2/sig_cnt_reg[29]/C
                         clock pessimism              0.273    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X47Y65         FDRE (Setup_fdre_C_R)       -0.429    14.609    clk_en2/sig_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  4.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.555     1.468    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y24         FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  driver_seg_4/clk_en0/sig_cnt_reg[11]/Q
                         net (fo=2, routed)           0.117     1.727    driver_seg_4/clk_en0/sig_cnt_reg[11]
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  driver_seg_4/clk_en0/sig_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    driver_seg_4/clk_en0/sig_cnt_reg[8]_i_1_n_4
    SLICE_X15Y24         FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.822     1.980    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y24         FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X15Y24         FDRE (Hold_fdre_C_D)         0.105     1.573    driver_seg_4/clk_en0/sig_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.555     1.468    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  driver_seg_4/clk_en0/sig_cnt_reg[15]/Q
                         net (fo=2, routed)           0.117     1.727    driver_seg_4/clk_en0/sig_cnt_reg[15]
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  driver_seg_4/clk_en0/sig_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    driver_seg_4/clk_en0/sig_cnt_reg[12]_i_1_n_4
    SLICE_X15Y25         FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.822     1.980    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X15Y25         FDRE (Hold_fdre_C_D)         0.105     1.573    driver_seg_4/clk_en0/sig_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_en2/sig_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.558     1.471    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  clk_en2/sig_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_en2/sig_cnt_reg[15]/Q
                         net (fo=2, routed)           0.117     1.730    clk_en2/sig_cnt_reg[15]
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  clk_en2/sig_cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.838    clk_en2/sig_cnt_reg[12]_i_1__0_n_4
    SLICE_X47Y61         FDRE                                         r  clk_en2/sig_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.828     1.986    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  clk_en2/sig_cnt_reg[15]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X47Y61         FDRE (Hold_fdre_C_D)         0.105     1.576    clk_en2/sig_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_en2/sig_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.559     1.472    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y59         FDRE                                         r  clk_en2/sig_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  clk_en2/sig_cnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.731    clk_en2/sig_cnt_reg[7]
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  clk_en2/sig_cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.839    clk_en2/sig_cnt_reg[4]_i_1__0_n_4
    SLICE_X47Y59         FDRE                                         r  clk_en2/sig_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.829     1.987    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y59         FDRE                                         r  clk_en2/sig_cnt_reg[7]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.105     1.577    clk_en2/sig_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.558     1.471    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y28         FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  driver_seg_4/clk_en0/sig_cnt_reg[27]/Q
                         net (fo=2, routed)           0.118     1.730    driver_seg_4/clk_en0/sig_cnt_reg[27]
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  driver_seg_4/clk_en0/sig_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    driver_seg_4/clk_en0/sig_cnt_reg[24]_i_1_n_4
    SLICE_X15Y28         FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.826     1.984    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y28         FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[27]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X15Y28         FDRE (Hold_fdre_C_D)         0.105     1.576    driver_seg_4/clk_en0/sig_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_en2/sig_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.557     1.470    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  clk_en2/sig_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  clk_en2/sig_cnt_reg[19]/Q
                         net (fo=2, routed)           0.119     1.731    clk_en2/sig_cnt_reg[19]
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  clk_en2/sig_cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.839    clk_en2/sig_cnt_reg[16]_i_1__0_n_4
    SLICE_X47Y62         FDRE                                         r  clk_en2/sig_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.826     1.984    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  clk_en2/sig_cnt_reg[19]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X47Y62         FDRE (Hold_fdre_C_D)         0.105     1.575    clk_en2/sig_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_en2/sig_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.556     1.469    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  clk_en2/sig_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  clk_en2/sig_cnt_reg[23]/Q
                         net (fo=2, routed)           0.119     1.730    clk_en2/sig_cnt_reg[23]
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  clk_en2/sig_cnt_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.838    clk_en2/sig_cnt_reg[20]_i_1__0_n_4
    SLICE_X47Y63         FDRE                                         r  clk_en2/sig_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.825     1.983    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  clk_en2/sig_cnt_reg[23]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X47Y63         FDRE (Hold_fdre_C_D)         0.105     1.574    clk_en2/sig_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_en2/sig_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.556     1.469    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  clk_en2/sig_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  clk_en2/sig_cnt_reg[27]/Q
                         net (fo=2, routed)           0.119     1.730    clk_en2/sig_cnt_reg[27]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  clk_en2/sig_cnt_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.838    clk_en2/sig_cnt_reg[24]_i_1__0_n_4
    SLICE_X47Y64         FDRE                                         r  clk_en2/sig_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.825     1.983    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  clk_en2/sig_cnt_reg[27]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X47Y64         FDRE (Hold_fdre_C_D)         0.105     1.574    clk_en2/sig_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.556     1.469    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  driver_seg_4/clk_en0/sig_cnt_reg[19]/Q
                         net (fo=2, routed)           0.120     1.731    driver_seg_4/clk_en0/sig_cnt_reg[19]
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  driver_seg_4/clk_en0/sig_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    driver_seg_4/clk_en0/sig_cnt_reg[16]_i_1_n_4
    SLICE_X15Y26         FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.823     1.981    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[19]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.105     1.574    driver_seg_4/clk_en0/sig_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.556     1.469    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  driver_seg_4/clk_en0/sig_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.731    driver_seg_4/clk_en0/sig_cnt_reg[7]
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  driver_seg_4/clk_en0/sig_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    driver_seg_4/clk_en0/sig_cnt_reg[4]_i_1_n_4
    SLICE_X15Y23         FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.823     1.981    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[7]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X15Y23         FDRE (Hold_fdre_C_D)         0.105     1.574    driver_seg_4/clk_en0/sig_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y43    driver_seg_4/sig_hex_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y54    clk_en2/ce_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y42    driver_seg_4/sig_hex_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y58    clk_en2/sig_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y60    clk_en2/sig_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y60    clk_en2/sig_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y61    clk_en2/sig_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y61    clk_en2/sig_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y61    clk_en2/sig_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y60    clk_en2/sig_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y60    clk_en2/sig_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y61    clk_en2/sig_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y61    clk_en2/sig_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y61    clk_en2/sig_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y61    clk_en2/sig_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y63    clk_en2/sig_cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y63    clk_en2/sig_cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y63    clk_en2/sig_cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y63    clk_en2/sig_cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43    driver_seg_4/sig_hex_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y54    clk_en2/ce_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y65    clk_en2/sig_cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y65    clk_en2/sig_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y65    clk_en2/sig_cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43    driver_seg_4/sig_hex_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y68    clk_en3/sig_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y68    clk_en3/sig_cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y68    clk_en3/sig_cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y68    clk_en3/sig_cnt_reg[23]/C



