// Seed: 3911745706
`timescale 1 ps / 1ps
`define pp_3 0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  inout id_1;
  assign id_1 = 1;
  logic id_3;
  logic id_4 = 1'b0 == 1, id_5;
endmodule
