
DEMO_FREERTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad4c  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  0800af0c  0800af0c  0000bf0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0a8  0800b0a8  0000d064  2**0
                  CONTENTS
  4 .ARM          00000008  0800b0a8  0800b0a8  0000c0a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b0b0  0800b0b0  0000d064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0b0  0800b0b0  0000c0b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b0b4  0800b0b4  0000c0b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  0800b0b8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001fe4  20000064  0800b11c  0000d064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002048  0800b11c  0000e048  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a57c  00000000  00000000  0000d094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ad0  00000000  00000000  00037610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002380  00000000  00000000  0003c0e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001bc4  00000000  00000000  0003e460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000056a5  00000000  00000000  00040024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000291a9  00000000  00000000  000456c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00132154  00000000  00000000  0006e872  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a09c6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009e84  00000000  00000000  001a0a0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  001aa890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000064 	.word	0x20000064
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800aef4 	.word	0x0800aef4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000068 	.word	0x20000068
 80001fc:	0800aef4 	.word	0x0800aef4

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000594:	f001 fa8f 	bl	8001ab6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000598:	f000 f868 	bl	800066c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800059c:	f000 f8c8 	bl	8000730 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a0:	f000 fbe0 	bl	8000d64 <MX_GPIO_Init>
  MX_ADC1_Init();
 80005a4:	f000 f8f4 	bl	8000790 <MX_ADC1_Init>
  MX_DFSDM1_Init();
 80005a8:	f000 f956 	bl	8000858 <MX_DFSDM1_Init>
  MX_I2C1_Init();
 80005ac:	f000 f98c 	bl	80008c8 <MX_I2C1_Init>
  MX_I2C2_Init();
 80005b0:	f000 f9ca 	bl	8000948 <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 80005b4:	f000 fa08 	bl	80009c8 <MX_OCTOSPI1_Init>
  MX_SPI3_Init();
 80005b8:	f000 fa5c 	bl	8000a74 <MX_SPI3_Init>
  MX_UART4_Init();
 80005bc:	f000 fa98 	bl	8000af0 <MX_UART4_Init>
  MX_USART1_UART_Init();
 80005c0:	f000 fae2 	bl	8000b88 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80005c4:	f000 fb2c 	bl	8000c20 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005c8:	f000 fb78 	bl	8000cbc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 80005cc:	f000 fbc2 	bl	8000d54 <MX_USB_OTG_FS_USB_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005d0:	f006 fbca 	bl	8006d68 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of myBinarySem01 */
  myBinarySem01Handle = osSemaphoreNew(1, 0, &myBinarySem01_attributes);
 80005d4:	4a18      	ldr	r2, [pc, #96]	@ (8000638 <main+0xa8>)
 80005d6:	2100      	movs	r1, #0
 80005d8:	2001      	movs	r0, #1
 80005da:	f006 fcbc 	bl	8006f56 <osSemaphoreNew>
 80005de:	4603      	mov	r3, r0
 80005e0:	4a16      	ldr	r2, [pc, #88]	@ (800063c <main+0xac>)
 80005e2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
	osSemaphoreRelease(myBinarySem01Handle);
 80005e4:	4b15      	ldr	r3, [pc, #84]	@ (800063c <main+0xac>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	4618      	mov	r0, r3
 80005ea:	f006 fd8f 	bl	800710c <osSemaphoreRelease>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myDataQueue */
  myDataQueueHandle = osMessageQueueNew (2, sizeof(uint16_t), &myDataQueue_attributes);
 80005ee:	4a14      	ldr	r2, [pc, #80]	@ (8000640 <main+0xb0>)
 80005f0:	2102      	movs	r1, #2
 80005f2:	2002      	movs	r0, #2
 80005f4:	f006 fdce 	bl	8007194 <osMessageQueueNew>
 80005f8:	4603      	mov	r3, r0
 80005fa:	4a12      	ldr	r2, [pc, #72]	@ (8000644 <main+0xb4>)
 80005fc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  myLedTaskHandle = osThreadNew(LED_flash_task_run, NULL, &myLedTask_attributes);
 80005fe:	4a12      	ldr	r2, [pc, #72]	@ (8000648 <main+0xb8>)
 8000600:	2100      	movs	r1, #0
 8000602:	4812      	ldr	r0, [pc, #72]	@ (800064c <main+0xbc>)
 8000604:	f006 fbfa 	bl	8006dfc <osThreadNew>
 8000608:	4603      	mov	r3, r0
 800060a:	4a11      	ldr	r2, [pc, #68]	@ (8000650 <main+0xc0>)
 800060c:	6013      	str	r3, [r2, #0]

  myUART_RX_TaskHandle = osThreadNew(UART_RX_task_run, NULL, &myUART_RX_TaskHandle_attributes);
 800060e:	4a11      	ldr	r2, [pc, #68]	@ (8000654 <main+0xc4>)
 8000610:	2100      	movs	r1, #0
 8000612:	4811      	ldr	r0, [pc, #68]	@ (8000658 <main+0xc8>)
 8000614:	f006 fbf2 	bl	8006dfc <osThreadNew>
 8000618:	4603      	mov	r3, r0
 800061a:	4a10      	ldr	r2, [pc, #64]	@ (800065c <main+0xcc>)
 800061c:	6013      	str	r3, [r2, #0]

  myUartSendTaskHandle = osThreadNew(UART_send_task_run, NULL, &myUartSendTask_attributes);
 800061e:	4a10      	ldr	r2, [pc, #64]	@ (8000660 <main+0xd0>)
 8000620:	2100      	movs	r1, #0
 8000622:	4810      	ldr	r0, [pc, #64]	@ (8000664 <main+0xd4>)
 8000624:	f006 fbea 	bl	8006dfc <osThreadNew>
 8000628:	4603      	mov	r3, r0
 800062a:	4a0f      	ldr	r2, [pc, #60]	@ (8000668 <main+0xd8>)
 800062c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800062e:	f006 fbbf 	bl	8006db0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000632:	bf00      	nop
 8000634:	e7fd      	b.n	8000632 <main+0xa2>
 8000636:	bf00      	nop
 8000638:	0800aff4 	.word	0x0800aff4
 800063c:	200004dc 	.word	0x200004dc
 8000640:	0800afdc 	.word	0x0800afdc
 8000644:	200004d8 	.word	0x200004d8
 8000648:	0800af70 	.word	0x0800af70
 800064c:	0800100d 	.word	0x0800100d
 8000650:	200004cc 	.word	0x200004cc
 8000654:	0800afb8 	.word	0x0800afb8
 8000658:	0800112d 	.word	0x0800112d
 800065c:	200004d4 	.word	0x200004d4
 8000660:	0800af94 	.word	0x0800af94
 8000664:	080010c5 	.word	0x080010c5
 8000668:	200004d0 	.word	0x200004d0

0800066c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b096      	sub	sp, #88	@ 0x58
 8000670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000672:	f107 0314 	add.w	r3, r7, #20
 8000676:	2244      	movs	r2, #68	@ 0x44
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f009 ff64 	bl	800a548 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000680:	463b      	mov	r3, r7
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
 8000686:	605a      	str	r2, [r3, #4]
 8000688:	609a      	str	r2, [r3, #8]
 800068a:	60da      	str	r2, [r3, #12]
 800068c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800068e:	2000      	movs	r0, #0
 8000690:	f003 fb3a 	bl	8003d08 <HAL_PWREx_ControlVoltageScaling>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800069a:	f000 fd81 	bl	80011a0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800069e:	f003 fb03 	bl	8003ca8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80006a2:	4b22      	ldr	r3, [pc, #136]	@ (800072c <SystemClock_Config+0xc0>)
 80006a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80006a8:	4a20      	ldr	r2, [pc, #128]	@ (800072c <SystemClock_Config+0xc0>)
 80006aa:	f023 0318 	bic.w	r3, r3, #24
 80006ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80006b2:	2314      	movs	r3, #20
 80006b4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006b6:	2301      	movs	r3, #1
 80006b8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006ba:	2301      	movs	r3, #1
 80006bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006be:	2300      	movs	r3, #0
 80006c0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006c2:	2360      	movs	r3, #96	@ 0x60
 80006c4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c6:	2302      	movs	r3, #2
 80006c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006ca:	2301      	movs	r3, #1
 80006cc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006ce:	2301      	movs	r3, #1
 80006d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80006d2:	233c      	movs	r3, #60	@ 0x3c
 80006d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d6:	2302      	movs	r3, #2
 80006d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006da:	2302      	movs	r3, #2
 80006dc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006de:	2302      	movs	r3, #2
 80006e0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e2:	f107 0314 	add.w	r3, r7, #20
 80006e6:	4618      	mov	r0, r3
 80006e8:	f003 fbb2 	bl	8003e50 <HAL_RCC_OscConfig>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80006f2:	f000 fd55 	bl	80011a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f6:	230f      	movs	r3, #15
 80006f8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fa:	2303      	movs	r3, #3
 80006fc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fe:	2300      	movs	r3, #0
 8000700:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000702:	2300      	movs	r3, #0
 8000704:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800070a:	463b      	mov	r3, r7
 800070c:	2105      	movs	r1, #5
 800070e:	4618      	mov	r0, r3
 8000710:	f003 ffb8 	bl	8004684 <HAL_RCC_ClockConfig>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800071a:	f000 fd41 	bl	80011a0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800071e:	f004 fdd1 	bl	80052c4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000722:	bf00      	nop
 8000724:	3758      	adds	r7, #88	@ 0x58
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	40021000 	.word	0x40021000

08000730 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b0a6      	sub	sp, #152	@ 0x98
 8000734:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000736:	1d3b      	adds	r3, r7, #4
 8000738:	2294      	movs	r2, #148	@ 0x94
 800073a:	2100      	movs	r1, #0
 800073c:	4618      	mov	r0, r3
 800073e:	f009 ff03 	bl	800a548 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 8000742:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000746:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000748:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800074c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000750:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000754:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000756:	2301      	movs	r3, #1
 8000758:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800075a:	2301      	movs	r3, #1
 800075c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800075e:	2318      	movs	r3, #24
 8000760:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000762:	2302      	movs	r3, #2
 8000764:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000766:	2302      	movs	r3, #2
 8000768:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800076a:	2302      	movs	r3, #2
 800076c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 800076e:	f04f 7388 	mov.w	r3, #17825792	@ 0x1100000
 8000772:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000774:	1d3b      	adds	r3, r7, #4
 8000776:	4618      	mov	r0, r3
 8000778:	f004 fa74 	bl	8004c64 <HAL_RCCEx_PeriphCLKConfig>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000782:	f000 fd0d 	bl	80011a0 <Error_Handler>
  }
}
 8000786:	bf00      	nop
 8000788:	3798      	adds	r7, #152	@ 0x98
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
	...

08000790 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000796:	463b      	mov	r3, r7
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
 800079c:	605a      	str	r2, [r3, #4]
 800079e:	609a      	str	r2, [r3, #8]
 80007a0:	60da      	str	r2, [r3, #12]
 80007a2:	611a      	str	r2, [r3, #16]
 80007a4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007a6:	4b29      	ldr	r3, [pc, #164]	@ (800084c <MX_ADC1_Init+0xbc>)
 80007a8:	4a29      	ldr	r2, [pc, #164]	@ (8000850 <MX_ADC1_Init+0xc0>)
 80007aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80007ac:	4b27      	ldr	r3, [pc, #156]	@ (800084c <MX_ADC1_Init+0xbc>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007b2:	4b26      	ldr	r3, [pc, #152]	@ (800084c <MX_ADC1_Init+0xbc>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007b8:	4b24      	ldr	r3, [pc, #144]	@ (800084c <MX_ADC1_Init+0xbc>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007be:	4b23      	ldr	r3, [pc, #140]	@ (800084c <MX_ADC1_Init+0xbc>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007c4:	4b21      	ldr	r3, [pc, #132]	@ (800084c <MX_ADC1_Init+0xbc>)
 80007c6:	2204      	movs	r2, #4
 80007c8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007ca:	4b20      	ldr	r3, [pc, #128]	@ (800084c <MX_ADC1_Init+0xbc>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007d0:	4b1e      	ldr	r3, [pc, #120]	@ (800084c <MX_ADC1_Init+0xbc>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80007d6:	4b1d      	ldr	r3, [pc, #116]	@ (800084c <MX_ADC1_Init+0xbc>)
 80007d8:	2201      	movs	r2, #1
 80007da:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007dc:	4b1b      	ldr	r3, [pc, #108]	@ (800084c <MX_ADC1_Init+0xbc>)
 80007de:	2200      	movs	r2, #0
 80007e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007e4:	4b19      	ldr	r3, [pc, #100]	@ (800084c <MX_ADC1_Init+0xbc>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007ea:	4b18      	ldr	r3, [pc, #96]	@ (800084c <MX_ADC1_Init+0xbc>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007f0:	4b16      	ldr	r3, [pc, #88]	@ (800084c <MX_ADC1_Init+0xbc>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007f8:	4b14      	ldr	r3, [pc, #80]	@ (800084c <MX_ADC1_Init+0xbc>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80007fe:	4b13      	ldr	r3, [pc, #76]	@ (800084c <MX_ADC1_Init+0xbc>)
 8000800:	2200      	movs	r2, #0
 8000802:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000806:	4811      	ldr	r0, [pc, #68]	@ (800084c <MX_ADC1_Init+0xbc>)
 8000808:	f001 fb2e 	bl	8001e68 <HAL_ADC_Init>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000812:	f000 fcc5 	bl	80011a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000816:	4b0f      	ldr	r3, [pc, #60]	@ (8000854 <MX_ADC1_Init+0xc4>)
 8000818:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800081a:	2306      	movs	r3, #6
 800081c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800081e:	2300      	movs	r3, #0
 8000820:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000822:	237f      	movs	r3, #127	@ 0x7f
 8000824:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000826:	2304      	movs	r3, #4
 8000828:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800082e:	463b      	mov	r3, r7
 8000830:	4619      	mov	r1, r3
 8000832:	4806      	ldr	r0, [pc, #24]	@ (800084c <MX_ADC1_Init+0xbc>)
 8000834:	f001 fc5e 	bl	80020f4 <HAL_ADC_ConfigChannel>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800083e:	f000 fcaf 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000842:	bf00      	nop
 8000844:	3718      	adds	r7, #24
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	20000080 	.word	0x20000080
 8000850:	50040000 	.word	0x50040000
 8000854:	04300002 	.word	0x04300002

08000858 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 800085c:	4b18      	ldr	r3, [pc, #96]	@ (80008c0 <MX_DFSDM1_Init+0x68>)
 800085e:	4a19      	ldr	r2, [pc, #100]	@ (80008c4 <MX_DFSDM1_Init+0x6c>)
 8000860:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8000862:	4b17      	ldr	r3, [pc, #92]	@ (80008c0 <MX_DFSDM1_Init+0x68>)
 8000864:	2201      	movs	r2, #1
 8000866:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000868:	4b15      	ldr	r3, [pc, #84]	@ (80008c0 <MX_DFSDM1_Init+0x68>)
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 800086e:	4b14      	ldr	r3, [pc, #80]	@ (80008c0 <MX_DFSDM1_Init+0x68>)
 8000870:	2202      	movs	r2, #2
 8000872:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000874:	4b12      	ldr	r3, [pc, #72]	@ (80008c0 <MX_DFSDM1_Init+0x68>)
 8000876:	2200      	movs	r2, #0
 8000878:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800087a:	4b11      	ldr	r3, [pc, #68]	@ (80008c0 <MX_DFSDM1_Init+0x68>)
 800087c:	2200      	movs	r2, #0
 800087e:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000880:	4b0f      	ldr	r3, [pc, #60]	@ (80008c0 <MX_DFSDM1_Init+0x68>)
 8000882:	2200      	movs	r2, #0
 8000884:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000886:	4b0e      	ldr	r3, [pc, #56]	@ (80008c0 <MX_DFSDM1_Init+0x68>)
 8000888:	2200      	movs	r2, #0
 800088a:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800088c:	4b0c      	ldr	r3, [pc, #48]	@ (80008c0 <MX_DFSDM1_Init+0x68>)
 800088e:	2204      	movs	r2, #4
 8000890:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000892:	4b0b      	ldr	r3, [pc, #44]	@ (80008c0 <MX_DFSDM1_Init+0x68>)
 8000894:	2200      	movs	r2, #0
 8000896:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8000898:	4b09      	ldr	r3, [pc, #36]	@ (80008c0 <MX_DFSDM1_Init+0x68>)
 800089a:	2201      	movs	r2, #1
 800089c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 800089e:	4b08      	ldr	r3, [pc, #32]	@ (80008c0 <MX_DFSDM1_Init+0x68>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 80008a4:	4b06      	ldr	r3, [pc, #24]	@ (80008c0 <MX_DFSDM1_Init+0x68>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 80008aa:	4805      	ldr	r0, [pc, #20]	@ (80008c0 <MX_DFSDM1_Init+0x68>)
 80008ac:	f002 f900 	bl	8002ab0 <HAL_DFSDM_ChannelInit>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 80008b6:	f000 fc73 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	200000e8 	.word	0x200000e8
 80008c4:	40016040 	.word	0x40016040

080008c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008cc:	4b1b      	ldr	r3, [pc, #108]	@ (800093c <MX_I2C1_Init+0x74>)
 80008ce:	4a1c      	ldr	r2, [pc, #112]	@ (8000940 <MX_I2C1_Init+0x78>)
 80008d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80008d2:	4b1a      	ldr	r3, [pc, #104]	@ (800093c <MX_I2C1_Init+0x74>)
 80008d4:	4a1b      	ldr	r2, [pc, #108]	@ (8000944 <MX_I2C1_Init+0x7c>)
 80008d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008d8:	4b18      	ldr	r3, [pc, #96]	@ (800093c <MX_I2C1_Init+0x74>)
 80008da:	2200      	movs	r2, #0
 80008dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008de:	4b17      	ldr	r3, [pc, #92]	@ (800093c <MX_I2C1_Init+0x74>)
 80008e0:	2201      	movs	r2, #1
 80008e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008e4:	4b15      	ldr	r3, [pc, #84]	@ (800093c <MX_I2C1_Init+0x74>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008ea:	4b14      	ldr	r3, [pc, #80]	@ (800093c <MX_I2C1_Init+0x74>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008f0:	4b12      	ldr	r3, [pc, #72]	@ (800093c <MX_I2C1_Init+0x74>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008f6:	4b11      	ldr	r3, [pc, #68]	@ (800093c <MX_I2C1_Init+0x74>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008fc:	4b0f      	ldr	r3, [pc, #60]	@ (800093c <MX_I2C1_Init+0x74>)
 80008fe:	2200      	movs	r2, #0
 8000900:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000902:	480e      	ldr	r0, [pc, #56]	@ (800093c <MX_I2C1_Init+0x74>)
 8000904:	f002 fbc7 	bl	8003096 <HAL_I2C_Init>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800090e:	f000 fc47 	bl	80011a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000912:	2100      	movs	r1, #0
 8000914:	4809      	ldr	r0, [pc, #36]	@ (800093c <MX_I2C1_Init+0x74>)
 8000916:	f002 fc59 	bl	80031cc <HAL_I2CEx_ConfigAnalogFilter>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000920:	f000 fc3e 	bl	80011a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000924:	2100      	movs	r1, #0
 8000926:	4805      	ldr	r0, [pc, #20]	@ (800093c <MX_I2C1_Init+0x74>)
 8000928:	f002 fc9b 	bl	8003262 <HAL_I2CEx_ConfigDigitalFilter>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000932:	f000 fc35 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000936:	bf00      	nop
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	20000120 	.word	0x20000120
 8000940:	40005400 	.word	0x40005400
 8000944:	307075b1 	.word	0x307075b1

08000948 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800094c:	4b1b      	ldr	r3, [pc, #108]	@ (80009bc <MX_I2C2_Init+0x74>)
 800094e:	4a1c      	ldr	r2, [pc, #112]	@ (80009c0 <MX_I2C2_Init+0x78>)
 8000950:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8000952:	4b1a      	ldr	r3, [pc, #104]	@ (80009bc <MX_I2C2_Init+0x74>)
 8000954:	4a1b      	ldr	r2, [pc, #108]	@ (80009c4 <MX_I2C2_Init+0x7c>)
 8000956:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000958:	4b18      	ldr	r3, [pc, #96]	@ (80009bc <MX_I2C2_Init+0x74>)
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800095e:	4b17      	ldr	r3, [pc, #92]	@ (80009bc <MX_I2C2_Init+0x74>)
 8000960:	2201      	movs	r2, #1
 8000962:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000964:	4b15      	ldr	r3, [pc, #84]	@ (80009bc <MX_I2C2_Init+0x74>)
 8000966:	2200      	movs	r2, #0
 8000968:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800096a:	4b14      	ldr	r3, [pc, #80]	@ (80009bc <MX_I2C2_Init+0x74>)
 800096c:	2200      	movs	r2, #0
 800096e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000970:	4b12      	ldr	r3, [pc, #72]	@ (80009bc <MX_I2C2_Init+0x74>)
 8000972:	2200      	movs	r2, #0
 8000974:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000976:	4b11      	ldr	r3, [pc, #68]	@ (80009bc <MX_I2C2_Init+0x74>)
 8000978:	2200      	movs	r2, #0
 800097a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800097c:	4b0f      	ldr	r3, [pc, #60]	@ (80009bc <MX_I2C2_Init+0x74>)
 800097e:	2200      	movs	r2, #0
 8000980:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000982:	480e      	ldr	r0, [pc, #56]	@ (80009bc <MX_I2C2_Init+0x74>)
 8000984:	f002 fb87 	bl	8003096 <HAL_I2C_Init>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800098e:	f000 fc07 	bl	80011a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000992:	2100      	movs	r1, #0
 8000994:	4809      	ldr	r0, [pc, #36]	@ (80009bc <MX_I2C2_Init+0x74>)
 8000996:	f002 fc19 	bl	80031cc <HAL_I2CEx_ConfigAnalogFilter>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80009a0:	f000 fbfe 	bl	80011a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80009a4:	2100      	movs	r1, #0
 80009a6:	4805      	ldr	r0, [pc, #20]	@ (80009bc <MX_I2C2_Init+0x74>)
 80009a8:	f002 fc5b 	bl	8003262 <HAL_I2CEx_ConfigDigitalFilter>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80009b2:	f000 fbf5 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80009b6:	bf00      	nop
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	20000174 	.word	0x20000174
 80009c0:	40005800 	.word	0x40005800
 80009c4:	307075b1 	.word	0x307075b1

080009c8 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b086      	sub	sp, #24
 80009cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 80009ce:	1d3b      	adds	r3, r7, #4
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]
 80009d6:	609a      	str	r2, [r3, #8]
 80009d8:	60da      	str	r2, [r3, #12]
 80009da:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 80009dc:	4b23      	ldr	r3, [pc, #140]	@ (8000a6c <MX_OCTOSPI1_Init+0xa4>)
 80009de:	4a24      	ldr	r2, [pc, #144]	@ (8000a70 <MX_OCTOSPI1_Init+0xa8>)
 80009e0:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 80009e2:	4b22      	ldr	r3, [pc, #136]	@ (8000a6c <MX_OCTOSPI1_Init+0xa4>)
 80009e4:	2201      	movs	r2, #1
 80009e6:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 80009e8:	4b20      	ldr	r3, [pc, #128]	@ (8000a6c <MX_OCTOSPI1_Init+0xa4>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 80009ee:	4b1f      	ldr	r3, [pc, #124]	@ (8000a6c <MX_OCTOSPI1_Init+0xa4>)
 80009f0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80009f4:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 80009f6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a6c <MX_OCTOSPI1_Init+0xa4>)
 80009f8:	2220      	movs	r2, #32
 80009fa:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 80009fc:	4b1b      	ldr	r3, [pc, #108]	@ (8000a6c <MX_OCTOSPI1_Init+0xa4>)
 80009fe:	2201      	movs	r2, #1
 8000a00:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000a02:	4b1a      	ldr	r3, [pc, #104]	@ (8000a6c <MX_OCTOSPI1_Init+0xa4>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000a08:	4b18      	ldr	r3, [pc, #96]	@ (8000a6c <MX_OCTOSPI1_Init+0xa4>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8000a0e:	4b17      	ldr	r3, [pc, #92]	@ (8000a6c <MX_OCTOSPI1_Init+0xa4>)
 8000a10:	2201      	movs	r2, #1
 8000a12:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000a14:	4b15      	ldr	r3, [pc, #84]	@ (8000a6c <MX_OCTOSPI1_Init+0xa4>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8000a1a:	4b14      	ldr	r3, [pc, #80]	@ (8000a6c <MX_OCTOSPI1_Init+0xa4>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8000a20:	4b12      	ldr	r3, [pc, #72]	@ (8000a6c <MX_OCTOSPI1_Init+0xa4>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8000a26:	4b11      	ldr	r3, [pc, #68]	@ (8000a6c <MX_OCTOSPI1_Init+0xa4>)
 8000a28:	2208      	movs	r2, #8
 8000a2a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8000a2c:	480f      	ldr	r0, [pc, #60]	@ (8000a6c <MX_OCTOSPI1_Init+0xa4>)
 8000a2e:	f002 fc65 	bl	80032fc <HAL_OSPI_Init>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 8000a38:	f000 fbb2 	bl	80011a0 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8000a40:	2301      	movs	r3, #1
 8000a42:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8000a44:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8000a48:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000a4a:	1d3b      	adds	r3, r7, #4
 8000a4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a50:	4619      	mov	r1, r3
 8000a52:	4806      	ldr	r0, [pc, #24]	@ (8000a6c <MX_OCTOSPI1_Init+0xa4>)
 8000a54:	f002 fd0c 	bl	8003470 <HAL_OSPIM_Config>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 8000a5e:	f000 fb9f 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000a62:	bf00      	nop
 8000a64:	3718      	adds	r7, #24
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	200001c8 	.word	0x200001c8
 8000a70:	a0001000 	.word	0xa0001000

08000a74 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000a78:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae8 <MX_SPI3_Init+0x74>)
 8000a7a:	4a1c      	ldr	r2, [pc, #112]	@ (8000aec <MX_SPI3_Init+0x78>)
 8000a7c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae8 <MX_SPI3_Init+0x74>)
 8000a80:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a84:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000a86:	4b18      	ldr	r3, [pc, #96]	@ (8000ae8 <MX_SPI3_Init+0x74>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000a8c:	4b16      	ldr	r3, [pc, #88]	@ (8000ae8 <MX_SPI3_Init+0x74>)
 8000a8e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000a92:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a94:	4b14      	ldr	r3, [pc, #80]	@ (8000ae8 <MX_SPI3_Init+0x74>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a9a:	4b13      	ldr	r3, [pc, #76]	@ (8000ae8 <MX_SPI3_Init+0x74>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000aa0:	4b11      	ldr	r3, [pc, #68]	@ (8000ae8 <MX_SPI3_Init+0x74>)
 8000aa2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000aa6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000aa8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae8 <MX_SPI3_Init+0x74>)
 8000aaa:	2208      	movs	r2, #8
 8000aac:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000aae:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae8 <MX_SPI3_Init+0x74>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae8 <MX_SPI3_Init+0x74>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000aba:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae8 <MX_SPI3_Init+0x74>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000ac0:	4b09      	ldr	r3, [pc, #36]	@ (8000ae8 <MX_SPI3_Init+0x74>)
 8000ac2:	2207      	movs	r2, #7
 8000ac4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ac6:	4b08      	ldr	r3, [pc, #32]	@ (8000ae8 <MX_SPI3_Init+0x74>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000acc:	4b06      	ldr	r3, [pc, #24]	@ (8000ae8 <MX_SPI3_Init+0x74>)
 8000ace:	2208      	movs	r2, #8
 8000ad0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000ad2:	4805      	ldr	r0, [pc, #20]	@ (8000ae8 <MX_SPI3_Init+0x74>)
 8000ad4:	f004 fdee 	bl	80056b4 <HAL_SPI_Init>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000ade:	f000 fb5f 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000ae2:	bf00      	nop
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	20000218 	.word	0x20000218
 8000aec:	40003c00 	.word	0x40003c00

08000af0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000af4:	4b22      	ldr	r3, [pc, #136]	@ (8000b80 <MX_UART4_Init+0x90>)
 8000af6:	4a23      	ldr	r2, [pc, #140]	@ (8000b84 <MX_UART4_Init+0x94>)
 8000af8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000afa:	4b21      	ldr	r3, [pc, #132]	@ (8000b80 <MX_UART4_Init+0x90>)
 8000afc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b00:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000b02:	4b1f      	ldr	r3, [pc, #124]	@ (8000b80 <MX_UART4_Init+0x90>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000b08:	4b1d      	ldr	r3, [pc, #116]	@ (8000b80 <MX_UART4_Init+0x90>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000b0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b80 <MX_UART4_Init+0x90>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000b14:	4b1a      	ldr	r3, [pc, #104]	@ (8000b80 <MX_UART4_Init+0x90>)
 8000b16:	220c      	movs	r2, #12
 8000b18:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b1a:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <MX_UART4_Init+0x90>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b20:	4b17      	ldr	r3, [pc, #92]	@ (8000b80 <MX_UART4_Init+0x90>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b26:	4b16      	ldr	r3, [pc, #88]	@ (8000b80 <MX_UART4_Init+0x90>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b2c:	4b14      	ldr	r3, [pc, #80]	@ (8000b80 <MX_UART4_Init+0x90>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b32:	4b13      	ldr	r3, [pc, #76]	@ (8000b80 <MX_UART4_Init+0x90>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000b38:	4811      	ldr	r0, [pc, #68]	@ (8000b80 <MX_UART4_Init+0x90>)
 8000b3a:	f005 f911 	bl	8005d60 <HAL_UART_Init>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000b44:	f000 fb2c 	bl	80011a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b48:	2100      	movs	r1, #0
 8000b4a:	480d      	ldr	r0, [pc, #52]	@ (8000b80 <MX_UART4_Init+0x90>)
 8000b4c:	f005 fffe 	bl	8006b4c <HAL_UARTEx_SetTxFifoThreshold>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000b56:	f000 fb23 	bl	80011a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	4808      	ldr	r0, [pc, #32]	@ (8000b80 <MX_UART4_Init+0x90>)
 8000b5e:	f006 f833 	bl	8006bc8 <HAL_UARTEx_SetRxFifoThreshold>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000b68:	f000 fb1a 	bl	80011a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000b6c:	4804      	ldr	r0, [pc, #16]	@ (8000b80 <MX_UART4_Init+0x90>)
 8000b6e:	f005 ffb4 	bl	8006ada <HAL_UARTEx_DisableFifoMode>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000b78:	f000 fb12 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	2000027c 	.word	0x2000027c
 8000b84:	40004c00 	.word	0x40004c00

08000b88 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b8c:	4b22      	ldr	r3, [pc, #136]	@ (8000c18 <MX_USART1_UART_Init+0x90>)
 8000b8e:	4a23      	ldr	r2, [pc, #140]	@ (8000c1c <MX_USART1_UART_Init+0x94>)
 8000b90:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b92:	4b21      	ldr	r3, [pc, #132]	@ (8000c18 <MX_USART1_UART_Init+0x90>)
 8000b94:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b98:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b9a:	4b1f      	ldr	r3, [pc, #124]	@ (8000c18 <MX_USART1_UART_Init+0x90>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8000c18 <MX_USART1_UART_Init+0x90>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ba6:	4b1c      	ldr	r3, [pc, #112]	@ (8000c18 <MX_USART1_UART_Init+0x90>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000bac:	4b1a      	ldr	r3, [pc, #104]	@ (8000c18 <MX_USART1_UART_Init+0x90>)
 8000bae:	220c      	movs	r2, #12
 8000bb0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bb2:	4b19      	ldr	r3, [pc, #100]	@ (8000c18 <MX_USART1_UART_Init+0x90>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bb8:	4b17      	ldr	r3, [pc, #92]	@ (8000c18 <MX_USART1_UART_Init+0x90>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bbe:	4b16      	ldr	r3, [pc, #88]	@ (8000c18 <MX_USART1_UART_Init+0x90>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000bc4:	4b14      	ldr	r3, [pc, #80]	@ (8000c18 <MX_USART1_UART_Init+0x90>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bca:	4b13      	ldr	r3, [pc, #76]	@ (8000c18 <MX_USART1_UART_Init+0x90>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bd0:	4811      	ldr	r0, [pc, #68]	@ (8000c18 <MX_USART1_UART_Init+0x90>)
 8000bd2:	f005 f8c5 	bl	8005d60 <HAL_UART_Init>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000bdc:	f000 fae0 	bl	80011a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000be0:	2100      	movs	r1, #0
 8000be2:	480d      	ldr	r0, [pc, #52]	@ (8000c18 <MX_USART1_UART_Init+0x90>)
 8000be4:	f005 ffb2 	bl	8006b4c <HAL_UARTEx_SetTxFifoThreshold>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000bee:	f000 fad7 	bl	80011a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	4808      	ldr	r0, [pc, #32]	@ (8000c18 <MX_USART1_UART_Init+0x90>)
 8000bf6:	f005 ffe7 	bl	8006bc8 <HAL_UARTEx_SetRxFifoThreshold>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000c00:	f000 face 	bl	80011a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000c04:	4804      	ldr	r0, [pc, #16]	@ (8000c18 <MX_USART1_UART_Init+0x90>)
 8000c06:	f005 ff68 	bl	8006ada <HAL_UARTEx_DisableFifoMode>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000c10:	f000 fac6 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c14:	bf00      	nop
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	20000310 	.word	0x20000310
 8000c1c:	40013800 	.word	0x40013800

08000c20 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c24:	4b23      	ldr	r3, [pc, #140]	@ (8000cb4 <MX_USART2_UART_Init+0x94>)
 8000c26:	4a24      	ldr	r2, [pc, #144]	@ (8000cb8 <MX_USART2_UART_Init+0x98>)
 8000c28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c2a:	4b22      	ldr	r3, [pc, #136]	@ (8000cb4 <MX_USART2_UART_Init+0x94>)
 8000c2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c32:	4b20      	ldr	r3, [pc, #128]	@ (8000cb4 <MX_USART2_UART_Init+0x94>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c38:	4b1e      	ldr	r3, [pc, #120]	@ (8000cb4 <MX_USART2_UART_Init+0x94>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c3e:	4b1d      	ldr	r3, [pc, #116]	@ (8000cb4 <MX_USART2_UART_Init+0x94>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c44:	4b1b      	ldr	r3, [pc, #108]	@ (8000cb4 <MX_USART2_UART_Init+0x94>)
 8000c46:	220c      	movs	r2, #12
 8000c48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8000c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb4 <MX_USART2_UART_Init+0x94>)
 8000c4c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000c50:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c52:	4b18      	ldr	r3, [pc, #96]	@ (8000cb4 <MX_USART2_UART_Init+0x94>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c58:	4b16      	ldr	r3, [pc, #88]	@ (8000cb4 <MX_USART2_UART_Init+0x94>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c5e:	4b15      	ldr	r3, [pc, #84]	@ (8000cb4 <MX_USART2_UART_Init+0x94>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c64:	4b13      	ldr	r3, [pc, #76]	@ (8000cb4 <MX_USART2_UART_Init+0x94>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c6a:	4812      	ldr	r0, [pc, #72]	@ (8000cb4 <MX_USART2_UART_Init+0x94>)
 8000c6c:	f005 f878 	bl	8005d60 <HAL_UART_Init>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000c76:	f000 fa93 	bl	80011a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	480d      	ldr	r0, [pc, #52]	@ (8000cb4 <MX_USART2_UART_Init+0x94>)
 8000c7e:	f005 ff65 	bl	8006b4c <HAL_UARTEx_SetTxFifoThreshold>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000c88:	f000 fa8a 	bl	80011a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4809      	ldr	r0, [pc, #36]	@ (8000cb4 <MX_USART2_UART_Init+0x94>)
 8000c90:	f005 ff9a 	bl	8006bc8 <HAL_UARTEx_SetRxFifoThreshold>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000c9a:	f000 fa81 	bl	80011a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000c9e:	4805      	ldr	r0, [pc, #20]	@ (8000cb4 <MX_USART2_UART_Init+0x94>)
 8000ca0:	f005 ff1b 	bl	8006ada <HAL_UARTEx_DisableFifoMode>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8000caa:	f000 fa79 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	200003a4 	.word	0x200003a4
 8000cb8:	40004400 	.word	0x40004400

08000cbc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000cc0:	4b22      	ldr	r3, [pc, #136]	@ (8000d4c <MX_USART3_UART_Init+0x90>)
 8000cc2:	4a23      	ldr	r2, [pc, #140]	@ (8000d50 <MX_USART3_UART_Init+0x94>)
 8000cc4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000cc6:	4b21      	ldr	r3, [pc, #132]	@ (8000d4c <MX_USART3_UART_Init+0x90>)
 8000cc8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ccc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000cce:	4b1f      	ldr	r3, [pc, #124]	@ (8000d4c <MX_USART3_UART_Init+0x90>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000cd4:	4b1d      	ldr	r3, [pc, #116]	@ (8000d4c <MX_USART3_UART_Init+0x90>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000cda:	4b1c      	ldr	r3, [pc, #112]	@ (8000d4c <MX_USART3_UART_Init+0x90>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d4c <MX_USART3_UART_Init+0x90>)
 8000ce2:	220c      	movs	r2, #12
 8000ce4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ce6:	4b19      	ldr	r3, [pc, #100]	@ (8000d4c <MX_USART3_UART_Init+0x90>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cec:	4b17      	ldr	r3, [pc, #92]	@ (8000d4c <MX_USART3_UART_Init+0x90>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cf2:	4b16      	ldr	r3, [pc, #88]	@ (8000d4c <MX_USART3_UART_Init+0x90>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000cf8:	4b14      	ldr	r3, [pc, #80]	@ (8000d4c <MX_USART3_UART_Init+0x90>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cfe:	4b13      	ldr	r3, [pc, #76]	@ (8000d4c <MX_USART3_UART_Init+0x90>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d04:	4811      	ldr	r0, [pc, #68]	@ (8000d4c <MX_USART3_UART_Init+0x90>)
 8000d06:	f005 f82b 	bl	8005d60 <HAL_UART_Init>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000d10:	f000 fa46 	bl	80011a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d14:	2100      	movs	r1, #0
 8000d16:	480d      	ldr	r0, [pc, #52]	@ (8000d4c <MX_USART3_UART_Init+0x90>)
 8000d18:	f005 ff18 	bl	8006b4c <HAL_UARTEx_SetTxFifoThreshold>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000d22:	f000 fa3d 	bl	80011a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d26:	2100      	movs	r1, #0
 8000d28:	4808      	ldr	r0, [pc, #32]	@ (8000d4c <MX_USART3_UART_Init+0x90>)
 8000d2a:	f005 ff4d 	bl	8006bc8 <HAL_UARTEx_SetRxFifoThreshold>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000d34:	f000 fa34 	bl	80011a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000d38:	4804      	ldr	r0, [pc, #16]	@ (8000d4c <MX_USART3_UART_Init+0x90>)
 8000d3a:	f005 fece 	bl	8006ada <HAL_UARTEx_DisableFifoMode>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000d44:	f000 fa2c 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d48:	bf00      	nop
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	20000438 	.word	0x20000438
 8000d50:	40004800 	.word	0x40004800

08000d54 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000d58:	bf00      	nop
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
	...

08000d64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b08c      	sub	sp, #48	@ 0x30
 8000d68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6a:	f107 031c 	add.w	r3, r7, #28
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	605a      	str	r2, [r3, #4]
 8000d74:	609a      	str	r2, [r3, #8]
 8000d76:	60da      	str	r2, [r3, #12]
 8000d78:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d7a:	4b9f      	ldr	r3, [pc, #636]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d7e:	4a9e      	ldr	r2, [pc, #632]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000d80:	f043 0310 	orr.w	r3, r3, #16
 8000d84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d86:	4b9c      	ldr	r3, [pc, #624]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d8a:	f003 0310 	and.w	r3, r3, #16
 8000d8e:	61bb      	str	r3, [r7, #24]
 8000d90:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d92:	4b99      	ldr	r3, [pc, #612]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d96:	4a98      	ldr	r2, [pc, #608]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000d98:	f043 0304 	orr.w	r3, r3, #4
 8000d9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d9e:	4b96      	ldr	r3, [pc, #600]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da2:	f003 0304 	and.w	r3, r3, #4
 8000da6:	617b      	str	r3, [r7, #20]
 8000da8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000daa:	4b93      	ldr	r3, [pc, #588]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dae:	4a92      	ldr	r2, [pc, #584]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000db0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000db4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000db6:	4b90      	ldr	r3, [pc, #576]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dbe:	613b      	str	r3, [r7, #16]
 8000dc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc2:	4b8d      	ldr	r3, [pc, #564]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc6:	4a8c      	ldr	r2, [pc, #560]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000dc8:	f043 0301 	orr.w	r3, r3, #1
 8000dcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dce:	4b8a      	ldr	r3, [pc, #552]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dda:	4b87      	ldr	r3, [pc, #540]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dde:	4a86      	ldr	r2, [pc, #536]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000de0:	f043 0302 	orr.w	r3, r3, #2
 8000de4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000de6:	4b84      	ldr	r3, [pc, #528]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dea:	f003 0302 	and.w	r3, r3, #2
 8000dee:	60bb      	str	r3, [r7, #8]
 8000df0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000df2:	4b81      	ldr	r3, [pc, #516]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df6:	4a80      	ldr	r2, [pc, #512]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000df8:	f043 0308 	orr.w	r3, r3, #8
 8000dfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dfe:	4b7e      	ldr	r3, [pc, #504]	@ (8000ff8 <MX_GPIO_Init+0x294>)
 8000e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e02:	f003 0308 	and.w	r3, r3, #8
 8000e06:	607b      	str	r3, [r7, #4]
 8000e08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	f240 1105 	movw	r1, #261	@ 0x105
 8000e10:	487a      	ldr	r0, [pc, #488]	@ (8000ffc <MX_GPIO_Init+0x298>)
 8000e12:	f002 f8eb 	bl	8002fec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|GPIO_PIN_5
 8000e16:	2200      	movs	r2, #0
 8000e18:	f248 113c 	movw	r1, #33084	@ 0x813c
 8000e1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e20:	f002 f8e4 	bl	8002fec <HAL_GPIO_WritePin>
                          |SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000e24:	2200      	movs	r2, #0
 8000e26:	f24f 0134 	movw	r1, #61492	@ 0xf034
 8000e2a:	4875      	ldr	r0, [pc, #468]	@ (8001000 <MX_GPIO_Init+0x29c>)
 8000e2c:	f002 f8de 	bl	8002fec <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin, GPIO_PIN_RESET);
 8000e30:	2200      	movs	r2, #0
 8000e32:	f242 0183 	movw	r1, #8323	@ 0x2083
 8000e36:	4873      	ldr	r0, [pc, #460]	@ (8001004 <MX_GPIO_Init+0x2a0>)
 8000e38:	f002 f8d8 	bl	8002fec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8000e42:	4871      	ldr	r0, [pc, #452]	@ (8001008 <MX_GPIO_Init+0x2a4>)
 8000e44:	f002 f8d2 	bl	8002fec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST25DV04K_RF_DISABLE_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000e48:	f240 1305 	movw	r3, #261	@ 0x105
 8000e4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e56:	2300      	movs	r3, #0
 8000e58:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e5a:	f107 031c 	add.w	r3, r7, #28
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4866      	ldr	r0, [pc, #408]	@ (8000ffc <MX_GPIO_Init+0x298>)
 8000e62:	f001 ff31 	bl	8002cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin ST25DV04K_GPO_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin
                           ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin
 8000e66:	237a      	movs	r3, #122	@ 0x7a
 8000e68:	61fb      	str	r3, [r7, #28]
                          |ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e6a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e74:	f107 031c 	add.w	r3, r7, #28
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4860      	ldr	r0, [pc, #384]	@ (8000ffc <MX_GPIO_Init+0x298>)
 8000e7c:	f001 ff24 	bl	8002cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_EXTI13_Pin VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000e80:	f44f 5306 	mov.w	r3, #8576	@ 0x2180
 8000e84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e86:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e90:	f107 031c 	add.w	r3, r7, #28
 8000e94:	4619      	mov	r1, r3
 8000e96:	485c      	ldr	r0, [pc, #368]	@ (8001008 <MX_GPIO_Init+0x2a4>)
 8000e98:	f001 ff16 	bl	8002cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin ARD_D4_Pin ARD_D7_Pin PA5
                           SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|GPIO_PIN_5
 8000e9c:	f248 133c 	movw	r3, #33084	@ 0x813c
 8000ea0:	61fb      	str	r3, [r7, #28]
                          |SPBTLE_RF_RST_Pin|ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eae:	f107 031c 	add.w	r3, r7, #28
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eb8:	f001 ff06 	bl	8002cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8000ebc:	23c0      	movs	r3, #192	@ 0xc0
 8000ebe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ecc:	2305      	movs	r3, #5
 8000ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed0:	f107 031c 	add.w	r3, r7, #28
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eda:	f001 fef5 	bl	8002cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ee2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ee6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000eec:	f107 031c 	add.w	r3, r7, #28
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4843      	ldr	r0, [pc, #268]	@ (8001000 <MX_GPIO_Init+0x29c>)
 8000ef4:	f001 fee8 	bl	8002cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efc:	2302      	movs	r3, #2
 8000efe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f04:	2300      	movs	r3, #0
 8000f06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f08:	2302      	movs	r3, #2
 8000f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000f0c:	f107 031c 	add.w	r3, r7, #28
 8000f10:	4619      	mov	r1, r3
 8000f12:	483b      	ldr	r0, [pc, #236]	@ (8001000 <MX_GPIO_Init+0x29c>)
 8000f14:	f001 fed8 	bl	8002cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000f18:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8000f1c:	61fb      	str	r3, [r7, #28]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f26:	2300      	movs	r3, #0
 8000f28:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f2a:	f107 031c 	add.w	r3, r7, #28
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4833      	ldr	r0, [pc, #204]	@ (8001000 <MX_GPIO_Init+0x29c>)
 8000f32:	f001 fec9 	bl	8002cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin
                           HTS221_DRDY_EXTI15_Pin PMOD_IRQ_EXTI2_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin
 8000f36:	f64d 4304 	movw	r3, #56324	@ 0xdc04
 8000f3a:	61fb      	str	r3, [r7, #28]
                          |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f3c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f46:	f107 031c 	add.w	r3, r7, #28
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	482d      	ldr	r0, [pc, #180]	@ (8001004 <MX_GPIO_Init+0x2a0>)
 8000f4e:	f001 febb 	bl	8002cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin PMOD_SPI2_SCK_Pin STSAFE_A110_RESET_Pin */
  GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin;
 8000f52:	f242 0383 	movw	r3, #8323	@ 0x2083
 8000f56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f60:	2300      	movs	r3, #0
 8000f62:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f64:	f107 031c 	add.w	r3, r7, #28
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4826      	ldr	r0, [pc, #152]	@ (8001004 <MX_GPIO_Init+0x2a0>)
 8000f6c:	f001 feac 	bl	8002cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000f70:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000f74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f76:	2301      	movs	r3, #1
 8000f78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f82:	f107 031c 	add.w	r3, r7, #28
 8000f86:	4619      	mov	r1, r3
 8000f88:	481f      	ldr	r0, [pc, #124]	@ (8001008 <MX_GPIO_Init+0x2a4>)
 8000f8a:	f001 fe9d 	bl	8002cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8000f8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f94:	2300      	movs	r3, #0
 8000f96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f9c:	f107 031c 	add.w	r3, r7, #28
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fa6:	f001 fe8f 	bl	8002cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8000faa:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000fae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000fbc:	230a      	movs	r3, #10
 8000fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc0:	f107 031c 	add.w	r3, r7, #28
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fca:	f001 fe7d 	bl	8002cc8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000fce:	2200      	movs	r2, #0
 8000fd0:	2105      	movs	r1, #5
 8000fd2:	2017      	movs	r0, #23
 8000fd4:	f001 fd42 	bl	8002a5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000fd8:	2017      	movs	r0, #23
 8000fda:	f001 fd5b 	bl	8002a94 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2105      	movs	r1, #5
 8000fe2:	2028      	movs	r0, #40	@ 0x28
 8000fe4:	f001 fd3a 	bl	8002a5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000fe8:	2028      	movs	r0, #40	@ 0x28
 8000fea:	f001 fd53 	bl	8002a94 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fee:	bf00      	nop
 8000ff0:	3730      	adds	r7, #48	@ 0x30
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	48001000 	.word	0x48001000
 8001000:	48000400 	.word	0x48000400
 8001004:	48000c00 	.word	0x48000c00
 8001008:	48000800 	.word	0x48000800

0800100c <LED_flash_task_run>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMyLedTask */
void LED_flash_task_run(void *argument)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001014:	2200      	movs	r2, #0
 8001016:	2120      	movs	r1, #32
 8001018:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800101c:	f001 ffe6 	bl	8002fec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001020:	2200      	movs	r2, #0
 8001022:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001026:	4821      	ldr	r0, [pc, #132]	@ (80010ac <LED_flash_task_run+0xa0>)
 8001028:	f001 ffe0 	bl	8002fec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 800102c:	2200      	movs	r2, #0
 800102e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001032:	481f      	ldr	r0, [pc, #124]	@ (80010b0 <LED_flash_task_run+0xa4>)
 8001034:	f001 ffda 	bl	8002fec <HAL_GPIO_WritePin>
  static GPIO_PinState led_1_2_state = GPIO_PIN_RESET;
  for(;;)
  {

  if(led_1_2_state == GPIO_PIN_SET)
 8001038:	4b1e      	ldr	r3, [pc, #120]	@ (80010b4 <LED_flash_task_run+0xa8>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2b01      	cmp	r3, #1
 800103e:	d103      	bne.n	8001048 <LED_flash_task_run+0x3c>
	  led_1_2_state = GPIO_PIN_RESET;
 8001040:	4b1c      	ldr	r3, [pc, #112]	@ (80010b4 <LED_flash_task_run+0xa8>)
 8001042:	2200      	movs	r2, #0
 8001044:	701a      	strb	r2, [r3, #0]
 8001046:	e002      	b.n	800104e <LED_flash_task_run+0x42>
  else led_1_2_state = GPIO_PIN_SET;
 8001048:	4b1a      	ldr	r3, [pc, #104]	@ (80010b4 <LED_flash_task_run+0xa8>)
 800104a:	2201      	movs	r2, #1
 800104c:	701a      	strb	r2, [r3, #0]

	osSemaphoreAcquire(myBinarySem01Handle, osWaitForever);
 800104e:	4b1a      	ldr	r3, [pc, #104]	@ (80010b8 <LED_flash_task_run+0xac>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f04f 31ff 	mov.w	r1, #4294967295
 8001056:	4618      	mov	r0, r3
 8001058:	f006 f806 	bl	8007068 <osSemaphoreAcquire>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, led_1_2_state); // Toggle
 800105c:	4b15      	ldr	r3, [pc, #84]	@ (80010b4 <LED_flash_task_run+0xa8>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	461a      	mov	r2, r3
 8001062:	2120      	movs	r1, #32
 8001064:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001068:	f001 ffc0 	bl	8002fec <HAL_GPIO_WritePin>
	if(acquisition_activated == 0)
 800106c:	4b13      	ldr	r3, [pc, #76]	@ (80010bc <LED_flash_task_run+0xb0>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d107      	bne.n	8001084 <LED_flash_task_run+0x78>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, led_1_2_state); // Toggle LED 2
 8001074:	4b0f      	ldr	r3, [pc, #60]	@ (80010b4 <LED_flash_task_run+0xa8>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	461a      	mov	r2, r3
 800107a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800107e:	480c      	ldr	r0, [pc, #48]	@ (80010b0 <LED_flash_task_run+0xa4>)
 8001080:	f001 ffb4 	bl	8002fec <HAL_GPIO_WritePin>

	if(queue_overflow_detected == 0)
 8001084:	4b0e      	ldr	r3, [pc, #56]	@ (80010c0 <LED_flash_task_run+0xb4>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d105      	bne.n	8001098 <LED_flash_task_run+0x8c>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800108c:	2201      	movs	r2, #1
 800108e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001092:	4806      	ldr	r0, [pc, #24]	@ (80010ac <LED_flash_task_run+0xa0>)
 8001094:	f001 ffaa 	bl	8002fec <HAL_GPIO_WritePin>

	osSemaphoreRelease(myBinarySem01Handle);
 8001098:	4b07      	ldr	r3, [pc, #28]	@ (80010b8 <LED_flash_task_run+0xac>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4618      	mov	r0, r3
 800109e:	f006 f835 	bl	800710c <osSemaphoreRelease>

	osDelay(100);  //100ms delay
 80010a2:	2064      	movs	r0, #100	@ 0x64
 80010a4:	f005 ff3c 	bl	8006f20 <osDelay>
  if(led_1_2_state == GPIO_PIN_SET)
 80010a8:	e7c6      	b.n	8001038 <LED_flash_task_run+0x2c>
 80010aa:	bf00      	nop
 80010ac:	48000800 	.word	0x48000800
 80010b0:	48000400 	.word	0x48000400
 80010b4:	200004e0 	.word	0x200004e0
 80010b8:	200004dc 	.word	0x200004dc
 80010bc:	20000000 	.word	0x20000000
 80010c0:	20000001 	.word	0x20000001

080010c4 <UART_send_task_run>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMyUartTask */
void UART_send_task_run(void *argument)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMyUartTask */
  /* Infinite loop */
  for(;;)
  {
	uint16_t dataOut;
	osStatus_t result = osMessageQueueGet(myDataQueueHandle, &dataOut, NULL, osWaitForever);
 80010cc:	4b14      	ldr	r3, [pc, #80]	@ (8001120 <UART_send_task_run+0x5c>)
 80010ce:	6818      	ldr	r0, [r3, #0]
 80010d0:	f107 0112 	add.w	r1, r7, #18
 80010d4:	f04f 33ff 	mov.w	r3, #4294967295
 80010d8:	2200      	movs	r2, #0
 80010da:	f006 f8cf 	bl	800727c <osMessageQueueGet>
 80010de:	6178      	str	r0, [r7, #20]
	if(result == osOK)
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d1f2      	bne.n	80010cc <UART_send_task_run+0x8>
	{
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80010e6:	2120      	movs	r1, #32
 80010e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010ec:	f001 ff96 	bl	800301c <HAL_GPIO_TogglePin>
		uint8_t buffer[5]="";
 80010f0:	2300      	movs	r3, #0
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	2300      	movs	r3, #0
 80010f6:	743b      	strb	r3, [r7, #16]
		sprintf((char *)buffer, "%d\n\r", dataOut);
 80010f8:	8a7b      	ldrh	r3, [r7, #18]
 80010fa:	461a      	mov	r2, r3
 80010fc:	f107 030c 	add.w	r3, r7, #12
 8001100:	4908      	ldr	r1, [pc, #32]	@ (8001124 <UART_send_task_run+0x60>)
 8001102:	4618      	mov	r0, r3
 8001104:	f009 fa00 	bl	800a508 <siprintf>
		HAL_UART_Transmit (&huart1, buffer, sizeof(buffer), 10);
 8001108:	f107 010c 	add.w	r1, r7, #12
 800110c:	230a      	movs	r3, #10
 800110e:	2205      	movs	r2, #5
 8001110:	4805      	ldr	r0, [pc, #20]	@ (8001128 <UART_send_task_run+0x64>)
 8001112:	f004 fe75 	bl	8005e00 <HAL_UART_Transmit>
	    osDelay(1);
 8001116:	2001      	movs	r0, #1
 8001118:	f005 ff02 	bl	8006f20 <osDelay>
  {
 800111c:	e7d6      	b.n	80010cc <UART_send_task_run+0x8>
 800111e:	bf00      	nop
 8001120:	200004d8 	.word	0x200004d8
 8001124:	0800af50 	.word	0x0800af50
 8001128:	20000310 	.word	0x20000310

0800112c <UART_RX_task_run>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMyCounterTask */
void UART_RX_task_run(void *argument)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMyCounterTask */
  /* Infinite loop */
  for(;;)
  {
	uint8_t received_data;
	HAL_UART_Receive(&huart1, &received_data, 1, 10);
 8001134:	f107 010f 	add.w	r1, r7, #15
 8001138:	230a      	movs	r3, #10
 800113a:	2201      	movs	r2, #1
 800113c:	480c      	ldr	r0, [pc, #48]	@ (8001170 <UART_RX_task_run+0x44>)
 800113e:	f004 feed 	bl	8005f1c <HAL_UART_Receive>
	if(received_data == 's')
 8001142:	7bfb      	ldrb	r3, [r7, #15]
 8001144:	2b73      	cmp	r3, #115	@ 0x73
 8001146:	d102      	bne.n	800114e <UART_RX_task_run+0x22>
		acquisition_activated = 0;
 8001148:	4b0a      	ldr	r3, [pc, #40]	@ (8001174 <UART_RX_task_run+0x48>)
 800114a:	2200      	movs	r2, #0
 800114c:	701a      	strb	r2, [r3, #0]
	if(received_data == 'x')
 800114e:	7bfb      	ldrb	r3, [r7, #15]
 8001150:	2b78      	cmp	r3, #120	@ 0x78
 8001152:	d108      	bne.n	8001166 <UART_RX_task_run+0x3a>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001154:	2200      	movs	r2, #0
 8001156:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800115a:	4807      	ldr	r0, [pc, #28]	@ (8001178 <UART_RX_task_run+0x4c>)
 800115c:	f001 ff46 	bl	8002fec <HAL_GPIO_WritePin>
		acquisition_activated = 1;
 8001160:	4b04      	ldr	r3, [pc, #16]	@ (8001174 <UART_RX_task_run+0x48>)
 8001162:	2201      	movs	r2, #1
 8001164:	701a      	strb	r2, [r3, #0]
	}
	osDelay(200);
 8001166:	20c8      	movs	r0, #200	@ 0xc8
 8001168:	f005 feda 	bl	8006f20 <osDelay>
  {
 800116c:	e7e2      	b.n	8001134 <UART_RX_task_run+0x8>
 800116e:	bf00      	nop
 8001170:	20000310 	.word	0x20000310
 8001174:	20000000 	.word	0x20000000
 8001178:	48000400 	.word	0x48000400

0800117c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a04      	ldr	r2, [pc, #16]	@ (800119c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d101      	bne.n	8001192 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800118e:	f000 fcab 	bl	8001ae8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40001000 	.word	0x40001000

080011a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011a4:	b672      	cpsid	i
}
 80011a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011a8:	bf00      	nop
 80011aa:	e7fd      	b.n	80011a8 <Error_Handler+0x8>

080011ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011b2:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <HAL_MspInit+0x4c>)
 80011b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011b6:	4a10      	ldr	r2, [pc, #64]	@ (80011f8 <HAL_MspInit+0x4c>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80011be:	4b0e      	ldr	r3, [pc, #56]	@ (80011f8 <HAL_MspInit+0x4c>)
 80011c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ca:	4b0b      	ldr	r3, [pc, #44]	@ (80011f8 <HAL_MspInit+0x4c>)
 80011cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011ce:	4a0a      	ldr	r2, [pc, #40]	@ (80011f8 <HAL_MspInit+0x4c>)
 80011d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80011d6:	4b08      	ldr	r3, [pc, #32]	@ (80011f8 <HAL_MspInit+0x4c>)
 80011d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011de:	603b      	str	r3, [r7, #0]
 80011e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011e2:	2200      	movs	r2, #0
 80011e4:	210f      	movs	r1, #15
 80011e6:	f06f 0001 	mvn.w	r0, #1
 80011ea:	f001 fc37 	bl	8002a5c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ee:	bf00      	nop
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40021000 	.word	0x40021000

080011fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08a      	sub	sp, #40	@ 0x28
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001204:	f107 0314 	add.w	r3, r7, #20
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]
 8001212:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a15      	ldr	r2, [pc, #84]	@ (8001270 <HAL_ADC_MspInit+0x74>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d123      	bne.n	8001266 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800121e:	4b15      	ldr	r3, [pc, #84]	@ (8001274 <HAL_ADC_MspInit+0x78>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001222:	4a14      	ldr	r2, [pc, #80]	@ (8001274 <HAL_ADC_MspInit+0x78>)
 8001224:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001228:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800122a:	4b12      	ldr	r3, [pc, #72]	@ (8001274 <HAL_ADC_MspInit+0x78>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001232:	613b      	str	r3, [r7, #16]
 8001234:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001236:	4b0f      	ldr	r3, [pc, #60]	@ (8001274 <HAL_ADC_MspInit+0x78>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123a:	4a0e      	ldr	r2, [pc, #56]	@ (8001274 <HAL_ADC_MspInit+0x78>)
 800123c:	f043 0304 	orr.w	r3, r3, #4
 8001240:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001242:	4b0c      	ldr	r3, [pc, #48]	@ (8001274 <HAL_ADC_MspInit+0x78>)
 8001244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001246:	f003 0304 	and.w	r3, r3, #4
 800124a:	60fb      	str	r3, [r7, #12]
 800124c:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 800124e:	233f      	movs	r3, #63	@ 0x3f
 8001250:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001252:	230b      	movs	r3, #11
 8001254:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800125a:	f107 0314 	add.w	r3, r7, #20
 800125e:	4619      	mov	r1, r3
 8001260:	4805      	ldr	r0, [pc, #20]	@ (8001278 <HAL_ADC_MspInit+0x7c>)
 8001262:	f001 fd31 	bl	8002cc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001266:	bf00      	nop
 8001268:	3728      	adds	r7, #40	@ 0x28
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	50040000 	.word	0x50040000
 8001274:	40021000 	.word	0x40021000
 8001278:	48000800 	.word	0x48000800

0800127c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b0ae      	sub	sp, #184	@ 0xb8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001284:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001294:	f107 0310 	add.w	r3, r7, #16
 8001298:	2294      	movs	r2, #148	@ 0x94
 800129a:	2100      	movs	r1, #0
 800129c:	4618      	mov	r0, r3
 800129e:	f009 f953 	bl	800a548 <memset>
  if(DFSDM1_Init == 0)
 80012a2:	4b25      	ldr	r3, [pc, #148]	@ (8001338 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d142      	bne.n	8001330 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80012aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012ae:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80012b0:	2300      	movs	r3, #0
 80012b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012b6:	f107 0310 	add.w	r3, r7, #16
 80012ba:	4618      	mov	r0, r3
 80012bc:	f003 fcd2 	bl	8004c64 <HAL_RCCEx_PeriphCLKConfig>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80012c6:	f7ff ff6b 	bl	80011a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80012ca:	4b1c      	ldr	r3, [pc, #112]	@ (800133c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80012cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012ce:	4a1b      	ldr	r2, [pc, #108]	@ (800133c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80012d0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80012d6:	4b19      	ldr	r3, [pc, #100]	@ (800133c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80012d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80012e2:	4b16      	ldr	r3, [pc, #88]	@ (800133c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80012e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e6:	4a15      	ldr	r2, [pc, #84]	@ (800133c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80012e8:	f043 0310 	orr.w	r3, r3, #16
 80012ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ee:	4b13      	ldr	r3, [pc, #76]	@ (800133c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80012f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f2:	f003 0310 	and.w	r3, r3, #16
 80012f6:	60bb      	str	r3, [r7, #8]
 80012f8:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 80012fa:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80012fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001302:	2302      	movs	r3, #2
 8001304:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130e:	2300      	movs	r3, #0
 8001310:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001314:	2306      	movs	r3, #6
 8001316:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800131a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800131e:	4619      	mov	r1, r3
 8001320:	4807      	ldr	r0, [pc, #28]	@ (8001340 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001322:	f001 fcd1 	bl	8002cc8 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001326:	4b04      	ldr	r3, [pc, #16]	@ (8001338 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	3301      	adds	r3, #1
 800132c:	4a02      	ldr	r2, [pc, #8]	@ (8001338 <HAL_DFSDM_ChannelMspInit+0xbc>)
 800132e:	6013      	str	r3, [r2, #0]
  }

}
 8001330:	bf00      	nop
 8001332:	37b8      	adds	r7, #184	@ 0xb8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	200004e4 	.word	0x200004e4
 800133c:	40021000 	.word	0x40021000
 8001340:	48001000 	.word	0x48001000

08001344 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b0b0      	sub	sp, #192	@ 0xc0
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
 800135a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800135c:	f107 0318 	add.w	r3, r7, #24
 8001360:	2294      	movs	r2, #148	@ 0x94
 8001362:	2100      	movs	r1, #0
 8001364:	4618      	mov	r0, r3
 8001366:	f009 f8ef 	bl	800a548 <memset>
  if(hi2c->Instance==I2C1)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a42      	ldr	r2, [pc, #264]	@ (8001478 <HAL_I2C_MspInit+0x134>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d13c      	bne.n	80013ee <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001374:	2340      	movs	r3, #64	@ 0x40
 8001376:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001378:	2300      	movs	r3, #0
 800137a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800137c:	f107 0318 	add.w	r3, r7, #24
 8001380:	4618      	mov	r0, r3
 8001382:	f003 fc6f 	bl	8004c64 <HAL_RCCEx_PeriphCLKConfig>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800138c:	f7ff ff08 	bl	80011a0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001390:	4b3a      	ldr	r3, [pc, #232]	@ (800147c <HAL_I2C_MspInit+0x138>)
 8001392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001394:	4a39      	ldr	r2, [pc, #228]	@ (800147c <HAL_I2C_MspInit+0x138>)
 8001396:	f043 0302 	orr.w	r3, r3, #2
 800139a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800139c:	4b37      	ldr	r3, [pc, #220]	@ (800147c <HAL_I2C_MspInit+0x138>)
 800139e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a0:	f003 0302 	and.w	r3, r3, #2
 80013a4:	617b      	str	r3, [r7, #20]
 80013a6:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80013a8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013b0:	2312      	movs	r3, #18
 80013b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013b6:	2301      	movs	r3, #1
 80013b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013bc:	2303      	movs	r3, #3
 80013be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013c2:	2304      	movs	r3, #4
 80013c4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80013cc:	4619      	mov	r1, r3
 80013ce:	482c      	ldr	r0, [pc, #176]	@ (8001480 <HAL_I2C_MspInit+0x13c>)
 80013d0:	f001 fc7a 	bl	8002cc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013d4:	4b29      	ldr	r3, [pc, #164]	@ (800147c <HAL_I2C_MspInit+0x138>)
 80013d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013d8:	4a28      	ldr	r2, [pc, #160]	@ (800147c <HAL_I2C_MspInit+0x138>)
 80013da:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013de:	6593      	str	r3, [r2, #88]	@ 0x58
 80013e0:	4b26      	ldr	r3, [pc, #152]	@ (800147c <HAL_I2C_MspInit+0x138>)
 80013e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013e8:	613b      	str	r3, [r7, #16]
 80013ea:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80013ec:	e040      	b.n	8001470 <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a24      	ldr	r2, [pc, #144]	@ (8001484 <HAL_I2C_MspInit+0x140>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d13b      	bne.n	8001470 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80013f8:	2380      	movs	r3, #128	@ 0x80
 80013fa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80013fc:	2300      	movs	r3, #0
 80013fe:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001400:	f107 0318 	add.w	r3, r7, #24
 8001404:	4618      	mov	r0, r3
 8001406:	f003 fc2d 	bl	8004c64 <HAL_RCCEx_PeriphCLKConfig>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8001410:	f7ff fec6 	bl	80011a0 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001414:	4b19      	ldr	r3, [pc, #100]	@ (800147c <HAL_I2C_MspInit+0x138>)
 8001416:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001418:	4a18      	ldr	r2, [pc, #96]	@ (800147c <HAL_I2C_MspInit+0x138>)
 800141a:	f043 0302 	orr.w	r3, r3, #2
 800141e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001420:	4b16      	ldr	r3, [pc, #88]	@ (800147c <HAL_I2C_MspInit+0x138>)
 8001422:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 800142c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001430:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001434:	2312      	movs	r3, #18
 8001436:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800143a:	2301      	movs	r3, #1
 800143c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001440:	2303      	movs	r3, #3
 8001442:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001446:	2304      	movs	r3, #4
 8001448:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800144c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001450:	4619      	mov	r1, r3
 8001452:	480b      	ldr	r0, [pc, #44]	@ (8001480 <HAL_I2C_MspInit+0x13c>)
 8001454:	f001 fc38 	bl	8002cc8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001458:	4b08      	ldr	r3, [pc, #32]	@ (800147c <HAL_I2C_MspInit+0x138>)
 800145a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800145c:	4a07      	ldr	r2, [pc, #28]	@ (800147c <HAL_I2C_MspInit+0x138>)
 800145e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001462:	6593      	str	r3, [r2, #88]	@ 0x58
 8001464:	4b05      	ldr	r3, [pc, #20]	@ (800147c <HAL_I2C_MspInit+0x138>)
 8001466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001468:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800146c:	60bb      	str	r3, [r7, #8]
 800146e:	68bb      	ldr	r3, [r7, #8]
}
 8001470:	bf00      	nop
 8001472:	37c0      	adds	r7, #192	@ 0xc0
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40005400 	.word	0x40005400
 800147c:	40021000 	.word	0x40021000
 8001480:	48000400 	.word	0x48000400
 8001484:	40005800 	.word	0x40005800

08001488 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b0b0      	sub	sp, #192	@ 0xc0
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001490:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	609a      	str	r2, [r3, #8]
 800149c:	60da      	str	r2, [r3, #12]
 800149e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014a0:	f107 0318 	add.w	r3, r7, #24
 80014a4:	2294      	movs	r2, #148	@ 0x94
 80014a6:	2100      	movs	r1, #0
 80014a8:	4618      	mov	r0, r3
 80014aa:	f009 f84d 	bl	800a548 <memset>
  if(hospi->Instance==OCTOSPI1)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a28      	ldr	r2, [pc, #160]	@ (8001554 <HAL_OSPI_MspInit+0xcc>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d149      	bne.n	800154c <HAL_OSPI_MspInit+0xc4>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 80014b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80014bc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 80014be:	2300      	movs	r3, #0
 80014c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014c4:	f107 0318 	add.w	r3, r7, #24
 80014c8:	4618      	mov	r0, r3
 80014ca:	f003 fbcb 	bl	8004c64 <HAL_RCCEx_PeriphCLKConfig>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 80014d4:	f7ff fe64 	bl	80011a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 80014d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001558 <HAL_OSPI_MspInit+0xd0>)
 80014da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014dc:	4a1e      	ldr	r2, [pc, #120]	@ (8001558 <HAL_OSPI_MspInit+0xd0>)
 80014de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80014e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001558 <HAL_OSPI_MspInit+0xd0>)
 80014e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014ec:	617b      	str	r3, [r7, #20]
 80014ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 80014f0:	4b19      	ldr	r3, [pc, #100]	@ (8001558 <HAL_OSPI_MspInit+0xd0>)
 80014f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80014f4:	4a18      	ldr	r2, [pc, #96]	@ (8001558 <HAL_OSPI_MspInit+0xd0>)
 80014f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014fa:	6513      	str	r3, [r2, #80]	@ 0x50
 80014fc:	4b16      	ldr	r3, [pc, #88]	@ (8001558 <HAL_OSPI_MspInit+0xd0>)
 80014fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001500:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001504:	613b      	str	r3, [r7, #16]
 8001506:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001508:	4b13      	ldr	r3, [pc, #76]	@ (8001558 <HAL_OSPI_MspInit+0xd0>)
 800150a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150c:	4a12      	ldr	r2, [pc, #72]	@ (8001558 <HAL_OSPI_MspInit+0xd0>)
 800150e:	f043 0310 	orr.w	r3, r3, #16
 8001512:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001514:	4b10      	ldr	r3, [pc, #64]	@ (8001558 <HAL_OSPI_MspInit+0xd0>)
 8001516:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001518:	f003 0310 	and.w	r3, r3, #16
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001520:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001524:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001528:	2302      	movs	r3, #2
 800152a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	2300      	movs	r3, #0
 8001530:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001534:	2303      	movs	r3, #3
 8001536:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 800153a:	230a      	movs	r3, #10
 800153c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001540:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001544:	4619      	mov	r1, r3
 8001546:	4805      	ldr	r0, [pc, #20]	@ (800155c <HAL_OSPI_MspInit+0xd4>)
 8001548:	f001 fbbe 	bl	8002cc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }

}
 800154c:	bf00      	nop
 800154e:	37c0      	adds	r7, #192	@ 0xc0
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	a0001000 	.word	0xa0001000
 8001558:	40021000 	.word	0x40021000
 800155c:	48001000 	.word	0x48001000

08001560 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08a      	sub	sp, #40	@ 0x28
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001568:	f107 0314 	add.w	r3, r7, #20
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a17      	ldr	r2, [pc, #92]	@ (80015dc <HAL_SPI_MspInit+0x7c>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d128      	bne.n	80015d4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001582:	4b17      	ldr	r3, [pc, #92]	@ (80015e0 <HAL_SPI_MspInit+0x80>)
 8001584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001586:	4a16      	ldr	r2, [pc, #88]	@ (80015e0 <HAL_SPI_MspInit+0x80>)
 8001588:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800158c:	6593      	str	r3, [r2, #88]	@ 0x58
 800158e:	4b14      	ldr	r3, [pc, #80]	@ (80015e0 <HAL_SPI_MspInit+0x80>)
 8001590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001592:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001596:	613b      	str	r3, [r7, #16]
 8001598:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800159a:	4b11      	ldr	r3, [pc, #68]	@ (80015e0 <HAL_SPI_MspInit+0x80>)
 800159c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159e:	4a10      	ldr	r2, [pc, #64]	@ (80015e0 <HAL_SPI_MspInit+0x80>)
 80015a0:	f043 0304 	orr.w	r3, r3, #4
 80015a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015a6:	4b0e      	ldr	r3, [pc, #56]	@ (80015e0 <HAL_SPI_MspInit+0x80>)
 80015a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015aa:	f003 0304 	and.w	r3, r3, #4
 80015ae:	60fb      	str	r3, [r7, #12]
 80015b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 80015b2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80015b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b8:	2302      	movs	r3, #2
 80015ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c0:	2303      	movs	r3, #3
 80015c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015c4:	2306      	movs	r3, #6
 80015c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015c8:	f107 0314 	add.w	r3, r7, #20
 80015cc:	4619      	mov	r1, r3
 80015ce:	4805      	ldr	r0, [pc, #20]	@ (80015e4 <HAL_SPI_MspInit+0x84>)
 80015d0:	f001 fb7a 	bl	8002cc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80015d4:	bf00      	nop
 80015d6:	3728      	adds	r7, #40	@ 0x28
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40003c00 	.word	0x40003c00
 80015e0:	40021000 	.word	0x40021000
 80015e4:	48000800 	.word	0x48000800

080015e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b0b4      	sub	sp, #208	@ 0xd0
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f0:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
 80015fc:	60da      	str	r2, [r3, #12]
 80015fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001600:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001604:	2294      	movs	r2, #148	@ 0x94
 8001606:	2100      	movs	r1, #0
 8001608:	4618      	mov	r0, r3
 800160a:	f008 ff9d 	bl	800a548 <memset>
  if(huart->Instance==UART4)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a83      	ldr	r2, [pc, #524]	@ (8001820 <HAL_UART_MspInit+0x238>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d13c      	bne.n	8001692 <HAL_UART_MspInit+0xaa>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001618:	2308      	movs	r3, #8
 800161a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800161c:	2300      	movs	r3, #0
 800161e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001620:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001624:	4618      	mov	r0, r3
 8001626:	f003 fb1d 	bl	8004c64 <HAL_RCCEx_PeriphCLKConfig>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001630:	f7ff fdb6 	bl	80011a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001634:	4b7b      	ldr	r3, [pc, #492]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 8001636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001638:	4a7a      	ldr	r2, [pc, #488]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 800163a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800163e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001640:	4b78      	ldr	r3, [pc, #480]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 8001642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001644:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001648:	627b      	str	r3, [r7, #36]	@ 0x24
 800164a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800164c:	4b75      	ldr	r3, [pc, #468]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 800164e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001650:	4a74      	ldr	r2, [pc, #464]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 8001652:	f043 0301 	orr.w	r3, r3, #1
 8001656:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001658:	4b72      	ldr	r3, [pc, #456]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 800165a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165c:	f003 0301 	and.w	r3, r3, #1
 8001660:	623b      	str	r3, [r7, #32]
 8001662:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001664:	2303      	movs	r3, #3
 8001666:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166a:	2302      	movs	r3, #2
 800166c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001670:	2300      	movs	r3, #0
 8001672:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001676:	2303      	movs	r3, #3
 8001678:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800167c:	2308      	movs	r3, #8
 800167e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001682:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8001686:	4619      	mov	r1, r3
 8001688:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800168c:	f001 fb1c 	bl	8002cc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001690:	e0c2      	b.n	8001818 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART1)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a64      	ldr	r2, [pc, #400]	@ (8001828 <HAL_UART_MspInit+0x240>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d13b      	bne.n	8001714 <HAL_UART_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800169c:	2301      	movs	r3, #1
 800169e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80016a0:	2300      	movs	r3, #0
 80016a2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016a4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016a8:	4618      	mov	r0, r3
 80016aa:	f003 fadb 	bl	8004c64 <HAL_RCCEx_PeriphCLKConfig>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 80016b4:	f7ff fd74 	bl	80011a0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80016b8:	4b5a      	ldr	r3, [pc, #360]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 80016ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016bc:	4a59      	ldr	r2, [pc, #356]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 80016be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80016c4:	4b57      	ldr	r3, [pc, #348]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 80016c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016cc:	61fb      	str	r3, [r7, #28]
 80016ce:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d0:	4b54      	ldr	r3, [pc, #336]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 80016d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d4:	4a53      	ldr	r2, [pc, #332]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 80016d6:	f043 0302 	orr.w	r3, r3, #2
 80016da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016dc:	4b51      	ldr	r3, [pc, #324]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 80016de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e0:	f003 0302 	and.w	r3, r3, #2
 80016e4:	61bb      	str	r3, [r7, #24]
 80016e6:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 80016e8:	23c0      	movs	r3, #192	@ 0xc0
 80016ea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ee:	2302      	movs	r3, #2
 80016f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016fa:	2303      	movs	r3, #3
 80016fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001700:	2307      	movs	r3, #7
 8001702:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001706:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800170a:	4619      	mov	r1, r3
 800170c:	4847      	ldr	r0, [pc, #284]	@ (800182c <HAL_UART_MspInit+0x244>)
 800170e:	f001 fadb 	bl	8002cc8 <HAL_GPIO_Init>
}
 8001712:	e081      	b.n	8001818 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART2)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a45      	ldr	r2, [pc, #276]	@ (8001830 <HAL_UART_MspInit+0x248>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d13b      	bne.n	8001796 <HAL_UART_MspInit+0x1ae>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800171e:	2302      	movs	r3, #2
 8001720:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001722:	2300      	movs	r3, #0
 8001724:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001726:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800172a:	4618      	mov	r0, r3
 800172c:	f003 fa9a 	bl	8004c64 <HAL_RCCEx_PeriphCLKConfig>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <HAL_UART_MspInit+0x152>
      Error_Handler();
 8001736:	f7ff fd33 	bl	80011a0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800173a:	4b3a      	ldr	r3, [pc, #232]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 800173c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800173e:	4a39      	ldr	r2, [pc, #228]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 8001740:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001744:	6593      	str	r3, [r2, #88]	@ 0x58
 8001746:	4b37      	ldr	r3, [pc, #220]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 8001748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800174a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800174e:	617b      	str	r3, [r7, #20]
 8001750:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001752:	4b34      	ldr	r3, [pc, #208]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 8001754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001756:	4a33      	ldr	r2, [pc, #204]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 8001758:	f043 0308 	orr.w	r3, r3, #8
 800175c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800175e:	4b31      	ldr	r3, [pc, #196]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 8001760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001762:	f003 0308 	and.w	r3, r3, #8
 8001766:	613b      	str	r3, [r7, #16]
 8001768:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 800176a:	2378      	movs	r3, #120	@ 0x78
 800176c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001770:	2302      	movs	r3, #2
 8001772:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	2300      	movs	r3, #0
 8001778:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800177c:	2303      	movs	r3, #3
 800177e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001782:	2307      	movs	r3, #7
 8001784:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001788:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800178c:	4619      	mov	r1, r3
 800178e:	4829      	ldr	r0, [pc, #164]	@ (8001834 <HAL_UART_MspInit+0x24c>)
 8001790:	f001 fa9a 	bl	8002cc8 <HAL_GPIO_Init>
}
 8001794:	e040      	b.n	8001818 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART3)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a27      	ldr	r2, [pc, #156]	@ (8001838 <HAL_UART_MspInit+0x250>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d13b      	bne.n	8001818 <HAL_UART_MspInit+0x230>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80017a0:	2304      	movs	r3, #4
 80017a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80017a4:	2300      	movs	r3, #0
 80017a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017a8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017ac:	4618      	mov	r0, r3
 80017ae:	f003 fa59 	bl	8004c64 <HAL_RCCEx_PeriphCLKConfig>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <HAL_UART_MspInit+0x1d4>
      Error_Handler();
 80017b8:	f7ff fcf2 	bl	80011a0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80017bc:	4b19      	ldr	r3, [pc, #100]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 80017be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017c0:	4a18      	ldr	r2, [pc, #96]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 80017c2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80017c8:	4b16      	ldr	r3, [pc, #88]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 80017ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017d0:	60fb      	str	r3, [r7, #12]
 80017d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017d4:	4b13      	ldr	r3, [pc, #76]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 80017d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d8:	4a12      	ldr	r2, [pc, #72]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 80017da:	f043 0308 	orr.w	r3, r3, #8
 80017de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017e0:	4b10      	ldr	r3, [pc, #64]	@ (8001824 <HAL_UART_MspInit+0x23c>)
 80017e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e4:	f003 0308 	and.w	r3, r3, #8
 80017e8:	60bb      	str	r3, [r7, #8]
 80017ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80017ec:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017f0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f4:	2302      	movs	r3, #2
 80017f6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fa:	2300      	movs	r3, #0
 80017fc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001800:	2303      	movs	r3, #3
 8001802:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001806:	2307      	movs	r3, #7
 8001808:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800180c:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8001810:	4619      	mov	r1, r3
 8001812:	4808      	ldr	r0, [pc, #32]	@ (8001834 <HAL_UART_MspInit+0x24c>)
 8001814:	f001 fa58 	bl	8002cc8 <HAL_GPIO_Init>
}
 8001818:	bf00      	nop
 800181a:	37d0      	adds	r7, #208	@ 0xd0
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40004c00 	.word	0x40004c00
 8001824:	40021000 	.word	0x40021000
 8001828:	40013800 	.word	0x40013800
 800182c:	48000400 	.word	0x48000400
 8001830:	40004400 	.word	0x40004400
 8001834:	48000c00 	.word	0x48000c00
 8001838:	40004800 	.word	0x40004800

0800183c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08e      	sub	sp, #56	@ 0x38
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001844:	2300      	movs	r3, #0
 8001846:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800184a:	4b34      	ldr	r3, [pc, #208]	@ (800191c <HAL_InitTick+0xe0>)
 800184c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800184e:	4a33      	ldr	r2, [pc, #204]	@ (800191c <HAL_InitTick+0xe0>)
 8001850:	f043 0310 	orr.w	r3, r3, #16
 8001854:	6593      	str	r3, [r2, #88]	@ 0x58
 8001856:	4b31      	ldr	r3, [pc, #196]	@ (800191c <HAL_InitTick+0xe0>)
 8001858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800185a:	f003 0310 	and.w	r3, r3, #16
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001862:	f107 0210 	add.w	r2, r7, #16
 8001866:	f107 0314 	add.w	r3, r7, #20
 800186a:	4611      	mov	r1, r2
 800186c:	4618      	mov	r0, r3
 800186e:	f003 f907 	bl	8004a80 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001872:	6a3b      	ldr	r3, [r7, #32]
 8001874:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001878:	2b00      	cmp	r3, #0
 800187a:	d103      	bne.n	8001884 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800187c:	f003 f8d4 	bl	8004a28 <HAL_RCC_GetPCLK1Freq>
 8001880:	6378      	str	r0, [r7, #52]	@ 0x34
 8001882:	e004      	b.n	800188e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001884:	f003 f8d0 	bl	8004a28 <HAL_RCC_GetPCLK1Freq>
 8001888:	4603      	mov	r3, r0
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800188e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001890:	4a23      	ldr	r2, [pc, #140]	@ (8001920 <HAL_InitTick+0xe4>)
 8001892:	fba2 2303 	umull	r2, r3, r2, r3
 8001896:	0c9b      	lsrs	r3, r3, #18
 8001898:	3b01      	subs	r3, #1
 800189a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800189c:	4b21      	ldr	r3, [pc, #132]	@ (8001924 <HAL_InitTick+0xe8>)
 800189e:	4a22      	ldr	r2, [pc, #136]	@ (8001928 <HAL_InitTick+0xec>)
 80018a0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80018a2:	4b20      	ldr	r3, [pc, #128]	@ (8001924 <HAL_InitTick+0xe8>)
 80018a4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018a8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80018aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001924 <HAL_InitTick+0xe8>)
 80018ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018ae:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80018b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001924 <HAL_InitTick+0xe8>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001924 <HAL_InitTick+0xe8>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018bc:	4b19      	ldr	r3, [pc, #100]	@ (8001924 <HAL_InitTick+0xe8>)
 80018be:	2200      	movs	r2, #0
 80018c0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80018c2:	4818      	ldr	r0, [pc, #96]	@ (8001924 <HAL_InitTick+0xe8>)
 80018c4:	f003 ff99 	bl	80057fa <HAL_TIM_Base_Init>
 80018c8:	4603      	mov	r3, r0
 80018ca:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80018ce:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d11b      	bne.n	800190e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80018d6:	4813      	ldr	r0, [pc, #76]	@ (8001924 <HAL_InitTick+0xe8>)
 80018d8:	f003 fff0 	bl	80058bc <HAL_TIM_Base_Start_IT>
 80018dc:	4603      	mov	r3, r0
 80018de:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80018e2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d111      	bne.n	800190e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80018ea:	2036      	movs	r0, #54	@ 0x36
 80018ec:	f001 f8d2 	bl	8002a94 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2b0f      	cmp	r3, #15
 80018f4:	d808      	bhi.n	8001908 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80018f6:	2200      	movs	r2, #0
 80018f8:	6879      	ldr	r1, [r7, #4]
 80018fa:	2036      	movs	r0, #54	@ 0x36
 80018fc:	f001 f8ae 	bl	8002a5c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001900:	4a0a      	ldr	r2, [pc, #40]	@ (800192c <HAL_InitTick+0xf0>)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6013      	str	r3, [r2, #0]
 8001906:	e002      	b.n	800190e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800190e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001912:	4618      	mov	r0, r3
 8001914:	3738      	adds	r7, #56	@ 0x38
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	40021000 	.word	0x40021000
 8001920:	431bde83 	.word	0x431bde83
 8001924:	200004e8 	.word	0x200004e8
 8001928:	40001000 	.word	0x40001000
 800192c:	20000008 	.word	0x20000008

08001930 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001934:	bf00      	nop
 8001936:	e7fd      	b.n	8001934 <NMI_Handler+0x4>

08001938 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800193c:	bf00      	nop
 800193e:	e7fd      	b.n	800193c <HardFault_Handler+0x4>

08001940 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001944:	bf00      	nop
 8001946:	e7fd      	b.n	8001944 <MemManage_Handler+0x4>

08001948 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800194c:	bf00      	nop
 800194e:	e7fd      	b.n	800194c <BusFault_Handler+0x4>

08001950 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001954:	bf00      	nop
 8001956:	e7fd      	b.n	8001954 <UsageFault_Handler+0x4>

08001958 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr

08001966 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001966:	b580      	push	{r7, lr}
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 800196a:	2020      	movs	r0, #32
 800196c:	f001 fb70 	bl	8003050 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001970:	2040      	movs	r0, #64	@ 0x40
 8001972:	f001 fb6d 	bl	8003050 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001976:	2080      	movs	r0, #128	@ 0x80
 8001978:	f001 fb6a 	bl	8003050 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 800197c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001980:	f001 fb66 	bl	8003050 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001984:	bf00      	nop
 8001986:	bd80      	pop	{r7, pc}

08001988 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 800198c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001990:	f001 fb5e 	bl	8003050 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001994:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001998:	f001 fb5a 	bl	8003050 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_OTG_FS_PWR_EN_Pin);
 800199c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80019a0:	f001 fb56 	bl	8003050 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 80019a4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80019a8:	f001 fb52 	bl	8003050 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 80019ac:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80019b0:	f001 fb4e 	bl	8003050 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 80019b4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80019b8:	f001 fb4a 	bl	8003050 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019bc:	bf00      	nop
 80019be:	bd80      	pop	{r7, pc}

080019c0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80019c4:	4802      	ldr	r0, [pc, #8]	@ (80019d0 <TIM6_DAC_IRQHandler+0x10>)
 80019c6:	f003 ffe9 	bl	800599c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	200004e8 	.word	0x200004e8

080019d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019dc:	4a14      	ldr	r2, [pc, #80]	@ (8001a30 <_sbrk+0x5c>)
 80019de:	4b15      	ldr	r3, [pc, #84]	@ (8001a34 <_sbrk+0x60>)
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019e8:	4b13      	ldr	r3, [pc, #76]	@ (8001a38 <_sbrk+0x64>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d102      	bne.n	80019f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019f0:	4b11      	ldr	r3, [pc, #68]	@ (8001a38 <_sbrk+0x64>)
 80019f2:	4a12      	ldr	r2, [pc, #72]	@ (8001a3c <_sbrk+0x68>)
 80019f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019f6:	4b10      	ldr	r3, [pc, #64]	@ (8001a38 <_sbrk+0x64>)
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4413      	add	r3, r2
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d207      	bcs.n	8001a14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a04:	f008 fdfe 	bl	800a604 <__errno>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	220c      	movs	r2, #12
 8001a0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a12:	e009      	b.n	8001a28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a14:	4b08      	ldr	r3, [pc, #32]	@ (8001a38 <_sbrk+0x64>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a1a:	4b07      	ldr	r3, [pc, #28]	@ (8001a38 <_sbrk+0x64>)
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4413      	add	r3, r2
 8001a22:	4a05      	ldr	r2, [pc, #20]	@ (8001a38 <_sbrk+0x64>)
 8001a24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a26:	68fb      	ldr	r3, [r7, #12]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	200a0000 	.word	0x200a0000
 8001a34:	00000400 	.word	0x00000400
 8001a38:	20000534 	.word	0x20000534
 8001a3c:	20002048 	.word	0x20002048

08001a40 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a44:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <SystemInit+0x20>)
 8001a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a4a:	4a05      	ldr	r2, [pc, #20]	@ (8001a60 <SystemInit+0x20>)
 8001a4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001a54:	bf00      	nop
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	e000ed00 	.word	0xe000ed00

08001a64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a9c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a68:	f7ff ffea 	bl	8001a40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a6c:	480c      	ldr	r0, [pc, #48]	@ (8001aa0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a6e:	490d      	ldr	r1, [pc, #52]	@ (8001aa4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a70:	4a0d      	ldr	r2, [pc, #52]	@ (8001aa8 <LoopForever+0xe>)
  movs r3, #0
 8001a72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a74:	e002      	b.n	8001a7c <LoopCopyDataInit>

08001a76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a7a:	3304      	adds	r3, #4

08001a7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a80:	d3f9      	bcc.n	8001a76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a82:	4a0a      	ldr	r2, [pc, #40]	@ (8001aac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a84:	4c0a      	ldr	r4, [pc, #40]	@ (8001ab0 <LoopForever+0x16>)
  movs r3, #0
 8001a86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a88:	e001      	b.n	8001a8e <LoopFillZerobss>

08001a8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a8c:	3204      	adds	r2, #4

08001a8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a90:	d3fb      	bcc.n	8001a8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a92:	f008 fdbd 	bl	800a610 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a96:	f7fe fd7b 	bl	8000590 <main>

08001a9a <LoopForever>:

LoopForever:
    b LoopForever
 8001a9a:	e7fe      	b.n	8001a9a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a9c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aa4:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001aa8:	0800b0b8 	.word	0x0800b0b8
  ldr r2, =_sbss
 8001aac:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001ab0:	20002048 	.word	0x20002048

08001ab4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ab4:	e7fe      	b.n	8001ab4 <ADC1_IRQHandler>

08001ab6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b082      	sub	sp, #8
 8001aba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001abc:	2300      	movs	r3, #0
 8001abe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ac0:	2003      	movs	r0, #3
 8001ac2:	f000 ffc0 	bl	8002a46 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ac6:	200f      	movs	r0, #15
 8001ac8:	f7ff feb8 	bl	800183c <HAL_InitTick>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d002      	beq.n	8001ad8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	71fb      	strb	r3, [r7, #7]
 8001ad6:	e001      	b.n	8001adc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ad8:	f7ff fb68 	bl	80011ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001adc:	79fb      	ldrb	r3, [r7, #7]
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
	...

08001ae8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001aec:	4b06      	ldr	r3, [pc, #24]	@ (8001b08 <HAL_IncTick+0x20>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	461a      	mov	r2, r3
 8001af2:	4b06      	ldr	r3, [pc, #24]	@ (8001b0c <HAL_IncTick+0x24>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4413      	add	r3, r2
 8001af8:	4a04      	ldr	r2, [pc, #16]	@ (8001b0c <HAL_IncTick+0x24>)
 8001afa:	6013      	str	r3, [r2, #0]
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	2000000c 	.word	0x2000000c
 8001b0c:	20000538 	.word	0x20000538

08001b10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  return uwTick;
 8001b14:	4b03      	ldr	r3, [pc, #12]	@ (8001b24 <HAL_GetTick+0x14>)
 8001b16:	681b      	ldr	r3, [r3, #0]
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop
 8001b24:	20000538 	.word	0x20000538

08001b28 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	431a      	orrs	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	609a      	str	r2, [r3, #8]
}
 8001b42:	bf00      	nop
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr

08001b4e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	b083      	sub	sp, #12
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
 8001b56:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	431a      	orrs	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	609a      	str	r2, [r3, #8]
}
 8001b68:	bf00      	nop
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b087      	sub	sp, #28
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]
 8001b9c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	3360      	adds	r3, #96	@ 0x60
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	4413      	add	r3, r2
 8001baa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4b08      	ldr	r3, [pc, #32]	@ (8001bd4 <LL_ADC_SetOffset+0x44>)
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001bba:	683a      	ldr	r2, [r7, #0]
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001bc8:	bf00      	nop
 8001bca:	371c      	adds	r7, #28
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	03fff000 	.word	0x03fff000

08001bd8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b085      	sub	sp, #20
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	3360      	adds	r3, #96	@ 0x60
 8001be6:	461a      	mov	r2, r3
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	4413      	add	r3, r2
 8001bee:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3714      	adds	r7, #20
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b087      	sub	sp, #28
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	3360      	adds	r3, #96	@ 0x60
 8001c14:	461a      	mov	r2, r3
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	4413      	add	r3, r2
 8001c1c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	431a      	orrs	r2, r3
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001c2e:	bf00      	nop
 8001c30:	371c      	adds	r7, #28
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr

08001c3a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	b083      	sub	sp, #12
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
 8001c42:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	695b      	ldr	r3, [r3, #20]
 8001c48:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	431a      	orrs	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	615a      	str	r2, [r3, #20]
}
 8001c54:	bf00      	nop
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr

08001c60 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b087      	sub	sp, #28
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	3330      	adds	r3, #48	@ 0x30
 8001c70:	461a      	mov	r2, r3
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	0a1b      	lsrs	r3, r3, #8
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	f003 030c 	and.w	r3, r3, #12
 8001c7c:	4413      	add	r3, r2
 8001c7e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	f003 031f 	and.w	r3, r3, #31
 8001c8a:	211f      	movs	r1, #31
 8001c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c90:	43db      	mvns	r3, r3
 8001c92:	401a      	ands	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	0e9b      	lsrs	r3, r3, #26
 8001c98:	f003 011f 	and.w	r1, r3, #31
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	f003 031f 	and.w	r3, r3, #31
 8001ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca6:	431a      	orrs	r2, r3
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001cac:	bf00      	nop
 8001cae:	371c      	adds	r7, #28
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b087      	sub	sp, #28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	3314      	adds	r3, #20
 8001cc8:	461a      	mov	r2, r3
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	0e5b      	lsrs	r3, r3, #25
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	f003 0304 	and.w	r3, r3, #4
 8001cd4:	4413      	add	r3, r2
 8001cd6:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	0d1b      	lsrs	r3, r3, #20
 8001ce0:	f003 031f 	and.w	r3, r3, #31
 8001ce4:	2107      	movs	r1, #7
 8001ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cea:	43db      	mvns	r3, r3
 8001cec:	401a      	ands	r2, r3
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	0d1b      	lsrs	r3, r3, #20
 8001cf2:	f003 031f 	and.w	r3, r3, #31
 8001cf6:	6879      	ldr	r1, [r7, #4]
 8001cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cfc:	431a      	orrs	r2, r3
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001d02:	bf00      	nop
 8001d04:	371c      	adds	r7, #28
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
	...

08001d10 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	401a      	ands	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f003 0318 	and.w	r3, r3, #24
 8001d32:	4908      	ldr	r1, [pc, #32]	@ (8001d54 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001d34:	40d9      	lsrs	r1, r3
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	400b      	ands	r3, r1
 8001d3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d3e:	431a      	orrs	r2, r3
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001d46:	bf00      	nop
 8001d48:	3714      	adds	r7, #20
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	0007ffff 	.word	0x0007ffff

08001d58 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001d68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	6093      	str	r3, [r2, #8]
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001d8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001d90:	d101      	bne.n	8001d96 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001d92:	2301      	movs	r3, #1
 8001d94:	e000      	b.n	8001d98 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001db4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001db8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001dc0:	bf00      	nop
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ddc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001de0:	d101      	bne.n	8001de6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001de2:	2301      	movs	r3, #1
 8001de4:	e000      	b.n	8001de8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f003 0301 	and.w	r3, r3, #1
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d101      	bne.n	8001e0c <LL_ADC_IsEnabled+0x18>
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e000      	b.n	8001e0e <LL_ADC_IsEnabled+0x1a>
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr

08001e1a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	b083      	sub	sp, #12
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	f003 0304 	and.w	r3, r3, #4
 8001e2a:	2b04      	cmp	r3, #4
 8001e2c:	d101      	bne.n	8001e32 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e000      	b.n	8001e34 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001e32:	2300      	movs	r3, #0
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 0308 	and.w	r3, r3, #8
 8001e50:	2b08      	cmp	r3, #8
 8001e52:	d101      	bne.n	8001e58 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001e54:	2301      	movs	r3, #1
 8001e56:	e000      	b.n	8001e5a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	370c      	adds	r7, #12
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
	...

08001e68 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b088      	sub	sp, #32
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e70:	2300      	movs	r3, #0
 8001e72:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d101      	bne.n	8001e82 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e129      	b.n	80020d6 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	691b      	ldr	r3, [r3, #16]
 8001e86:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d109      	bne.n	8001ea4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f7ff f9b3 	bl	80011fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff ff67 	bl	8001d7c <LL_ADC_IsDeepPowerDownEnabled>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d004      	beq.n	8001ebe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff ff4d 	bl	8001d58 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff ff82 	bl	8001dcc <LL_ADC_IsInternalRegulatorEnabled>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d115      	bne.n	8001efa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff ff66 	bl	8001da4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ed8:	4b81      	ldr	r3, [pc, #516]	@ (80020e0 <HAL_ADC_Init+0x278>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	099b      	lsrs	r3, r3, #6
 8001ede:	4a81      	ldr	r2, [pc, #516]	@ (80020e4 <HAL_ADC_Init+0x27c>)
 8001ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee4:	099b      	lsrs	r3, r3, #6
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001eec:	e002      	b.n	8001ef4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	3b01      	subs	r3, #1
 8001ef2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1f9      	bne.n	8001eee <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7ff ff64 	bl	8001dcc <LL_ADC_IsInternalRegulatorEnabled>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d10d      	bne.n	8001f26 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f0e:	f043 0210 	orr.w	r2, r3, #16
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f1a:	f043 0201 	orr.w	r2, r3, #1
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff ff75 	bl	8001e1a <LL_ADC_REG_IsConversionOngoing>
 8001f30:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f36:	f003 0310 	and.w	r3, r3, #16
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	f040 80c2 	bne.w	80020c4 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	f040 80be 	bne.w	80020c4 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f4c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001f50:	f043 0202 	orr.w	r2, r3, #2
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff ff49 	bl	8001df4 <LL_ADC_IsEnabled>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d10b      	bne.n	8001f80 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001f68:	485f      	ldr	r0, [pc, #380]	@ (80020e8 <HAL_ADC_Init+0x280>)
 8001f6a:	f7ff ff43 	bl	8001df4 <LL_ADC_IsEnabled>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d105      	bne.n	8001f80 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	4619      	mov	r1, r3
 8001f7a:	485c      	ldr	r0, [pc, #368]	@ (80020ec <HAL_ADC_Init+0x284>)
 8001f7c:	f7ff fdd4 	bl	8001b28 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	7e5b      	ldrb	r3, [r3, #25]
 8001f84:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f8a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001f90:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001f96:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f9e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d106      	bne.n	8001fbc <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	045b      	lsls	r3, r3, #17
 8001fb6:	69ba      	ldr	r2, [r7, #24]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d009      	beq.n	8001fd8 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001fd2:	69ba      	ldr	r2, [r7, #24]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	68da      	ldr	r2, [r3, #12]
 8001fde:	4b44      	ldr	r3, [pc, #272]	@ (80020f0 <HAL_ADC_Init+0x288>)
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	6812      	ldr	r2, [r2, #0]
 8001fe6:	69b9      	ldr	r1, [r7, #24]
 8001fe8:	430b      	orrs	r3, r1
 8001fea:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff ff25 	bl	8001e40 <LL_ADC_INJ_IsConversionOngoing>
 8001ff6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d140      	bne.n	8002080 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d13d      	bne.n	8002080 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	7e1b      	ldrb	r3, [r3, #24]
 800200c:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800200e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002016:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002018:	4313      	orrs	r3, r2
 800201a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002026:	f023 0306 	bic.w	r3, r3, #6
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	6812      	ldr	r2, [r2, #0]
 800202e:	69b9      	ldr	r1, [r7, #24]
 8002030:	430b      	orrs	r3, r1
 8002032:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800203a:	2b01      	cmp	r3, #1
 800203c:	d118      	bne.n	8002070 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	691b      	ldr	r3, [r3, #16]
 8002044:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002048:	f023 0304 	bic.w	r3, r3, #4
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002054:	4311      	orrs	r1, r2
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800205a:	4311      	orrs	r1, r2
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002060:	430a      	orrs	r2, r1
 8002062:	431a      	orrs	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f042 0201 	orr.w	r2, r2, #1
 800206c:	611a      	str	r2, [r3, #16]
 800206e:	e007      	b.n	8002080 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	691a      	ldr	r2, [r3, #16]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f022 0201 	bic.w	r2, r2, #1
 800207e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	2b01      	cmp	r3, #1
 8002086:	d10c      	bne.n	80020a2 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208e:	f023 010f 	bic.w	r1, r3, #15
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	69db      	ldr	r3, [r3, #28]
 8002096:	1e5a      	subs	r2, r3, #1
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	430a      	orrs	r2, r1
 800209e:	631a      	str	r2, [r3, #48]	@ 0x30
 80020a0:	e007      	b.n	80020b2 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f022 020f 	bic.w	r2, r2, #15
 80020b0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b6:	f023 0303 	bic.w	r3, r3, #3
 80020ba:	f043 0201 	orr.w	r2, r3, #1
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	659a      	str	r2, [r3, #88]	@ 0x58
 80020c2:	e007      	b.n	80020d4 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c8:	f043 0210 	orr.w	r2, r3, #16
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80020d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3720      	adds	r7, #32
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20000004 	.word	0x20000004
 80020e4:	053e2d63 	.word	0x053e2d63
 80020e8:	50040000 	.word	0x50040000
 80020ec:	50040300 	.word	0x50040300
 80020f0:	fff0c007 	.word	0xfff0c007

080020f4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b0b6      	sub	sp, #216	@ 0xd8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020fe:	2300      	movs	r3, #0
 8002100:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002104:	2300      	movs	r3, #0
 8002106:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800210e:	2b01      	cmp	r3, #1
 8002110:	d101      	bne.n	8002116 <HAL_ADC_ConfigChannel+0x22>
 8002112:	2302      	movs	r3, #2
 8002114:	e3d5      	b.n	80028c2 <HAL_ADC_ConfigChannel+0x7ce>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2201      	movs	r2, #1
 800211a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff fe79 	bl	8001e1a <LL_ADC_REG_IsConversionOngoing>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	f040 83ba 	bne.w	80028a4 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	2b05      	cmp	r3, #5
 800213e:	d824      	bhi.n	800218a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	3b02      	subs	r3, #2
 8002146:	2b03      	cmp	r3, #3
 8002148:	d81b      	bhi.n	8002182 <HAL_ADC_ConfigChannel+0x8e>
 800214a:	a201      	add	r2, pc, #4	@ (adr r2, 8002150 <HAL_ADC_ConfigChannel+0x5c>)
 800214c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002150:	08002161 	.word	0x08002161
 8002154:	08002169 	.word	0x08002169
 8002158:	08002171 	.word	0x08002171
 800215c:	08002179 	.word	0x08002179
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002160:	230c      	movs	r3, #12
 8002162:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002166:	e010      	b.n	800218a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002168:	2312      	movs	r3, #18
 800216a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800216e:	e00c      	b.n	800218a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002170:	2318      	movs	r3, #24
 8002172:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002176:	e008      	b.n	800218a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002178:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800217c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002180:	e003      	b.n	800218a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002182:	2306      	movs	r3, #6
 8002184:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002188:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6818      	ldr	r0, [r3, #0]
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	461a      	mov	r2, r3
 8002194:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002198:	f7ff fd62 	bl	8001c60 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7ff fe3a 	bl	8001e1a <LL_ADC_REG_IsConversionOngoing>
 80021a6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7ff fe46 	bl	8001e40 <LL_ADC_INJ_IsConversionOngoing>
 80021b4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80021b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80021bc:	2b00      	cmp	r3, #0
 80021be:	f040 81bf 	bne.w	8002540 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80021c2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	f040 81ba 	bne.w	8002540 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80021d4:	d10f      	bne.n	80021f6 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6818      	ldr	r0, [r3, #0]
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2200      	movs	r2, #0
 80021e0:	4619      	mov	r1, r3
 80021e2:	f7ff fd69 	bl	8001cb8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7ff fd23 	bl	8001c3a <LL_ADC_SetSamplingTimeCommonConfig>
 80021f4:	e00e      	b.n	8002214 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6818      	ldr	r0, [r3, #0]
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	6819      	ldr	r1, [r3, #0]
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	461a      	mov	r2, r3
 8002204:	f7ff fd58 	bl	8001cb8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2100      	movs	r1, #0
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff fd13 	bl	8001c3a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	695a      	ldr	r2, [r3, #20]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	08db      	lsrs	r3, r3, #3
 8002220:	f003 0303 	and.w	r3, r3, #3
 8002224:	005b      	lsls	r3, r3, #1
 8002226:	fa02 f303 	lsl.w	r3, r2, r3
 800222a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	691b      	ldr	r3, [r3, #16]
 8002232:	2b04      	cmp	r3, #4
 8002234:	d00a      	beq.n	800224c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6818      	ldr	r0, [r3, #0]
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	6919      	ldr	r1, [r3, #16]
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002246:	f7ff fca3 	bl	8001b90 <LL_ADC_SetOffset>
 800224a:	e179      	b.n	8002540 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2100      	movs	r1, #0
 8002252:	4618      	mov	r0, r3
 8002254:	f7ff fcc0 	bl	8001bd8 <LL_ADC_GetOffsetChannel>
 8002258:	4603      	mov	r3, r0
 800225a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800225e:	2b00      	cmp	r3, #0
 8002260:	d10a      	bne.n	8002278 <HAL_ADC_ConfigChannel+0x184>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2100      	movs	r1, #0
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff fcb5 	bl	8001bd8 <LL_ADC_GetOffsetChannel>
 800226e:	4603      	mov	r3, r0
 8002270:	0e9b      	lsrs	r3, r3, #26
 8002272:	f003 021f 	and.w	r2, r3, #31
 8002276:	e01e      	b.n	80022b6 <HAL_ADC_ConfigChannel+0x1c2>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2100      	movs	r1, #0
 800227e:	4618      	mov	r0, r3
 8002280:	f7ff fcaa 	bl	8001bd8 <LL_ADC_GetOffsetChannel>
 8002284:	4603      	mov	r3, r0
 8002286:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800228a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800228e:	fa93 f3a3 	rbit	r3, r3
 8002292:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002296:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800229a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800229e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d101      	bne.n	80022aa <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80022a6:	2320      	movs	r3, #32
 80022a8:	e004      	b.n	80022b4 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80022aa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80022ae:	fab3 f383 	clz	r3, r3
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d105      	bne.n	80022ce <HAL_ADC_ConfigChannel+0x1da>
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	0e9b      	lsrs	r3, r3, #26
 80022c8:	f003 031f 	and.w	r3, r3, #31
 80022cc:	e018      	b.n	8002300 <HAL_ADC_ConfigChannel+0x20c>
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80022da:	fa93 f3a3 	rbit	r3, r3
 80022de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80022e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80022e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80022ea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d101      	bne.n	80022f6 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80022f2:	2320      	movs	r3, #32
 80022f4:	e004      	b.n	8002300 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80022f6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80022fa:	fab3 f383 	clz	r3, r3
 80022fe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002300:	429a      	cmp	r2, r3
 8002302:	d106      	bne.n	8002312 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2200      	movs	r2, #0
 800230a:	2100      	movs	r1, #0
 800230c:	4618      	mov	r0, r3
 800230e:	f7ff fc79 	bl	8001c04 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2101      	movs	r1, #1
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff fc5d 	bl	8001bd8 <LL_ADC_GetOffsetChannel>
 800231e:	4603      	mov	r3, r0
 8002320:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002324:	2b00      	cmp	r3, #0
 8002326:	d10a      	bne.n	800233e <HAL_ADC_ConfigChannel+0x24a>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2101      	movs	r1, #1
 800232e:	4618      	mov	r0, r3
 8002330:	f7ff fc52 	bl	8001bd8 <LL_ADC_GetOffsetChannel>
 8002334:	4603      	mov	r3, r0
 8002336:	0e9b      	lsrs	r3, r3, #26
 8002338:	f003 021f 	and.w	r2, r3, #31
 800233c:	e01e      	b.n	800237c <HAL_ADC_ConfigChannel+0x288>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2101      	movs	r1, #1
 8002344:	4618      	mov	r0, r3
 8002346:	f7ff fc47 	bl	8001bd8 <LL_ADC_GetOffsetChannel>
 800234a:	4603      	mov	r3, r0
 800234c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002350:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002354:	fa93 f3a3 	rbit	r3, r3
 8002358:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800235c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002360:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002364:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002368:	2b00      	cmp	r3, #0
 800236a:	d101      	bne.n	8002370 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 800236c:	2320      	movs	r3, #32
 800236e:	e004      	b.n	800237a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002370:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002374:	fab3 f383 	clz	r3, r3
 8002378:	b2db      	uxtb	r3, r3
 800237a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002384:	2b00      	cmp	r3, #0
 8002386:	d105      	bne.n	8002394 <HAL_ADC_ConfigChannel+0x2a0>
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	0e9b      	lsrs	r3, r3, #26
 800238e:	f003 031f 	and.w	r3, r3, #31
 8002392:	e018      	b.n	80023c6 <HAL_ADC_ConfigChannel+0x2d2>
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80023a0:	fa93 f3a3 	rbit	r3, r3
 80023a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80023a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80023ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80023b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d101      	bne.n	80023bc <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80023b8:	2320      	movs	r3, #32
 80023ba:	e004      	b.n	80023c6 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80023bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80023c0:	fab3 f383 	clz	r3, r3
 80023c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d106      	bne.n	80023d8 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2200      	movs	r2, #0
 80023d0:	2101      	movs	r1, #1
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff fc16 	bl	8001c04 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2102      	movs	r1, #2
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff fbfa 	bl	8001bd8 <LL_ADC_GetOffsetChannel>
 80023e4:	4603      	mov	r3, r0
 80023e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d10a      	bne.n	8002404 <HAL_ADC_ConfigChannel+0x310>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2102      	movs	r1, #2
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff fbef 	bl	8001bd8 <LL_ADC_GetOffsetChannel>
 80023fa:	4603      	mov	r3, r0
 80023fc:	0e9b      	lsrs	r3, r3, #26
 80023fe:	f003 021f 	and.w	r2, r3, #31
 8002402:	e01e      	b.n	8002442 <HAL_ADC_ConfigChannel+0x34e>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2102      	movs	r1, #2
 800240a:	4618      	mov	r0, r3
 800240c:	f7ff fbe4 	bl	8001bd8 <LL_ADC_GetOffsetChannel>
 8002410:	4603      	mov	r3, r0
 8002412:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002416:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800241a:	fa93 f3a3 	rbit	r3, r3
 800241e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002422:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002426:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800242a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800242e:	2b00      	cmp	r3, #0
 8002430:	d101      	bne.n	8002436 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002432:	2320      	movs	r3, #32
 8002434:	e004      	b.n	8002440 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002436:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800243a:	fab3 f383 	clz	r3, r3
 800243e:	b2db      	uxtb	r3, r3
 8002440:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800244a:	2b00      	cmp	r3, #0
 800244c:	d105      	bne.n	800245a <HAL_ADC_ConfigChannel+0x366>
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	0e9b      	lsrs	r3, r3, #26
 8002454:	f003 031f 	and.w	r3, r3, #31
 8002458:	e014      	b.n	8002484 <HAL_ADC_ConfigChannel+0x390>
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002460:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002462:	fa93 f3a3 	rbit	r3, r3
 8002466:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002468:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800246a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800246e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002472:	2b00      	cmp	r3, #0
 8002474:	d101      	bne.n	800247a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002476:	2320      	movs	r3, #32
 8002478:	e004      	b.n	8002484 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800247a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800247e:	fab3 f383 	clz	r3, r3
 8002482:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002484:	429a      	cmp	r2, r3
 8002486:	d106      	bne.n	8002496 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2200      	movs	r2, #0
 800248e:	2102      	movs	r1, #2
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff fbb7 	bl	8001c04 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2103      	movs	r1, #3
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff fb9b 	bl	8001bd8 <LL_ADC_GetOffsetChannel>
 80024a2:	4603      	mov	r3, r0
 80024a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d10a      	bne.n	80024c2 <HAL_ADC_ConfigChannel+0x3ce>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2103      	movs	r1, #3
 80024b2:	4618      	mov	r0, r3
 80024b4:	f7ff fb90 	bl	8001bd8 <LL_ADC_GetOffsetChannel>
 80024b8:	4603      	mov	r3, r0
 80024ba:	0e9b      	lsrs	r3, r3, #26
 80024bc:	f003 021f 	and.w	r2, r3, #31
 80024c0:	e017      	b.n	80024f2 <HAL_ADC_ConfigChannel+0x3fe>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2103      	movs	r1, #3
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7ff fb85 	bl	8001bd8 <LL_ADC_GetOffsetChannel>
 80024ce:	4603      	mov	r3, r0
 80024d0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80024d4:	fa93 f3a3 	rbit	r3, r3
 80024d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80024da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024dc:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80024de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d101      	bne.n	80024e8 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80024e4:	2320      	movs	r3, #32
 80024e6:	e003      	b.n	80024f0 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80024e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024ea:	fab3 f383 	clz	r3, r3
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d105      	bne.n	800250a <HAL_ADC_ConfigChannel+0x416>
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	0e9b      	lsrs	r3, r3, #26
 8002504:	f003 031f 	and.w	r3, r3, #31
 8002508:	e011      	b.n	800252e <HAL_ADC_ConfigChannel+0x43a>
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002510:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002512:	fa93 f3a3 	rbit	r3, r3
 8002516:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002518:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800251a:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800251c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800251e:	2b00      	cmp	r3, #0
 8002520:	d101      	bne.n	8002526 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8002522:	2320      	movs	r3, #32
 8002524:	e003      	b.n	800252e <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002526:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002528:	fab3 f383 	clz	r3, r3
 800252c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800252e:	429a      	cmp	r2, r3
 8002530:	d106      	bne.n	8002540 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2200      	movs	r2, #0
 8002538:	2103      	movs	r1, #3
 800253a:	4618      	mov	r0, r3
 800253c:	f7ff fb62 	bl	8001c04 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4618      	mov	r0, r3
 8002546:	f7ff fc55 	bl	8001df4 <LL_ADC_IsEnabled>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	f040 813f 	bne.w	80027d0 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6818      	ldr	r0, [r3, #0]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	6819      	ldr	r1, [r3, #0]
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	461a      	mov	r2, r3
 8002560:	f7ff fbd6 	bl	8001d10 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	4a8e      	ldr	r2, [pc, #568]	@ (80027a4 <HAL_ADC_ConfigChannel+0x6b0>)
 800256a:	4293      	cmp	r3, r2
 800256c:	f040 8130 	bne.w	80027d0 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800257c:	2b00      	cmp	r3, #0
 800257e:	d10b      	bne.n	8002598 <HAL_ADC_ConfigChannel+0x4a4>
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	0e9b      	lsrs	r3, r3, #26
 8002586:	3301      	adds	r3, #1
 8002588:	f003 031f 	and.w	r3, r3, #31
 800258c:	2b09      	cmp	r3, #9
 800258e:	bf94      	ite	ls
 8002590:	2301      	movls	r3, #1
 8002592:	2300      	movhi	r3, #0
 8002594:	b2db      	uxtb	r3, r3
 8002596:	e019      	b.n	80025cc <HAL_ADC_ConfigChannel+0x4d8>
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025a0:	fa93 f3a3 	rbit	r3, r3
 80025a4:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80025a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80025aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d101      	bne.n	80025b4 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80025b0:	2320      	movs	r3, #32
 80025b2:	e003      	b.n	80025bc <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80025b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025b6:	fab3 f383 	clz	r3, r3
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	3301      	adds	r3, #1
 80025be:	f003 031f 	and.w	r3, r3, #31
 80025c2:	2b09      	cmp	r3, #9
 80025c4:	bf94      	ite	ls
 80025c6:	2301      	movls	r3, #1
 80025c8:	2300      	movhi	r3, #0
 80025ca:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d079      	beq.n	80026c4 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d107      	bne.n	80025ec <HAL_ADC_ConfigChannel+0x4f8>
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	0e9b      	lsrs	r3, r3, #26
 80025e2:	3301      	adds	r3, #1
 80025e4:	069b      	lsls	r3, r3, #26
 80025e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80025ea:	e015      	b.n	8002618 <HAL_ADC_ConfigChannel+0x524>
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025f4:	fa93 f3a3 	rbit	r3, r3
 80025f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80025fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025fc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80025fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002600:	2b00      	cmp	r3, #0
 8002602:	d101      	bne.n	8002608 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002604:	2320      	movs	r3, #32
 8002606:	e003      	b.n	8002610 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002608:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800260a:	fab3 f383 	clz	r3, r3
 800260e:	b2db      	uxtb	r3, r3
 8002610:	3301      	adds	r3, #1
 8002612:	069b      	lsls	r3, r3, #26
 8002614:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002620:	2b00      	cmp	r3, #0
 8002622:	d109      	bne.n	8002638 <HAL_ADC_ConfigChannel+0x544>
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	0e9b      	lsrs	r3, r3, #26
 800262a:	3301      	adds	r3, #1
 800262c:	f003 031f 	and.w	r3, r3, #31
 8002630:	2101      	movs	r1, #1
 8002632:	fa01 f303 	lsl.w	r3, r1, r3
 8002636:	e017      	b.n	8002668 <HAL_ADC_ConfigChannel+0x574>
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800263e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002640:	fa93 f3a3 	rbit	r3, r3
 8002644:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002648:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800264a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800264c:	2b00      	cmp	r3, #0
 800264e:	d101      	bne.n	8002654 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002650:	2320      	movs	r3, #32
 8002652:	e003      	b.n	800265c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002654:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002656:	fab3 f383 	clz	r3, r3
 800265a:	b2db      	uxtb	r3, r3
 800265c:	3301      	adds	r3, #1
 800265e:	f003 031f 	and.w	r3, r3, #31
 8002662:	2101      	movs	r1, #1
 8002664:	fa01 f303 	lsl.w	r3, r1, r3
 8002668:	ea42 0103 	orr.w	r1, r2, r3
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002674:	2b00      	cmp	r3, #0
 8002676:	d10a      	bne.n	800268e <HAL_ADC_ConfigChannel+0x59a>
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	0e9b      	lsrs	r3, r3, #26
 800267e:	3301      	adds	r3, #1
 8002680:	f003 021f 	and.w	r2, r3, #31
 8002684:	4613      	mov	r3, r2
 8002686:	005b      	lsls	r3, r3, #1
 8002688:	4413      	add	r3, r2
 800268a:	051b      	lsls	r3, r3, #20
 800268c:	e018      	b.n	80026c0 <HAL_ADC_ConfigChannel+0x5cc>
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002696:	fa93 f3a3 	rbit	r3, r3
 800269a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800269c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800269e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80026a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d101      	bne.n	80026aa <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80026a6:	2320      	movs	r3, #32
 80026a8:	e003      	b.n	80026b2 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80026aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026ac:	fab3 f383 	clz	r3, r3
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	3301      	adds	r3, #1
 80026b4:	f003 021f 	and.w	r2, r3, #31
 80026b8:	4613      	mov	r3, r2
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	4413      	add	r3, r2
 80026be:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026c0:	430b      	orrs	r3, r1
 80026c2:	e080      	b.n	80027c6 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d107      	bne.n	80026e0 <HAL_ADC_ConfigChannel+0x5ec>
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	0e9b      	lsrs	r3, r3, #26
 80026d6:	3301      	adds	r3, #1
 80026d8:	069b      	lsls	r3, r3, #26
 80026da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026de:	e015      	b.n	800270c <HAL_ADC_ConfigChannel+0x618>
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026e8:	fa93 f3a3 	rbit	r3, r3
 80026ec:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80026ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80026f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d101      	bne.n	80026fc <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80026f8:	2320      	movs	r3, #32
 80026fa:	e003      	b.n	8002704 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80026fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026fe:	fab3 f383 	clz	r3, r3
 8002702:	b2db      	uxtb	r3, r3
 8002704:	3301      	adds	r3, #1
 8002706:	069b      	lsls	r3, r3, #26
 8002708:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002714:	2b00      	cmp	r3, #0
 8002716:	d109      	bne.n	800272c <HAL_ADC_ConfigChannel+0x638>
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	0e9b      	lsrs	r3, r3, #26
 800271e:	3301      	adds	r3, #1
 8002720:	f003 031f 	and.w	r3, r3, #31
 8002724:	2101      	movs	r1, #1
 8002726:	fa01 f303 	lsl.w	r3, r1, r3
 800272a:	e017      	b.n	800275c <HAL_ADC_ConfigChannel+0x668>
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	fa93 f3a3 	rbit	r3, r3
 8002738:	61bb      	str	r3, [r7, #24]
  return result;
 800273a:	69bb      	ldr	r3, [r7, #24]
 800273c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800273e:	6a3b      	ldr	r3, [r7, #32]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d101      	bne.n	8002748 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002744:	2320      	movs	r3, #32
 8002746:	e003      	b.n	8002750 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002748:	6a3b      	ldr	r3, [r7, #32]
 800274a:	fab3 f383 	clz	r3, r3
 800274e:	b2db      	uxtb	r3, r3
 8002750:	3301      	adds	r3, #1
 8002752:	f003 031f 	and.w	r3, r3, #31
 8002756:	2101      	movs	r1, #1
 8002758:	fa01 f303 	lsl.w	r3, r1, r3
 800275c:	ea42 0103 	orr.w	r1, r2, r3
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002768:	2b00      	cmp	r3, #0
 800276a:	d10d      	bne.n	8002788 <HAL_ADC_ConfigChannel+0x694>
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	0e9b      	lsrs	r3, r3, #26
 8002772:	3301      	adds	r3, #1
 8002774:	f003 021f 	and.w	r2, r3, #31
 8002778:	4613      	mov	r3, r2
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	4413      	add	r3, r2
 800277e:	3b1e      	subs	r3, #30
 8002780:	051b      	lsls	r3, r3, #20
 8002782:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002786:	e01d      	b.n	80027c4 <HAL_ADC_ConfigChannel+0x6d0>
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	fa93 f3a3 	rbit	r3, r3
 8002794:	60fb      	str	r3, [r7, #12]
  return result;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d103      	bne.n	80027a8 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80027a0:	2320      	movs	r3, #32
 80027a2:	e005      	b.n	80027b0 <HAL_ADC_ConfigChannel+0x6bc>
 80027a4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	fab3 f383 	clz	r3, r3
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	3301      	adds	r3, #1
 80027b2:	f003 021f 	and.w	r2, r3, #31
 80027b6:	4613      	mov	r3, r2
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	4413      	add	r3, r2
 80027bc:	3b1e      	subs	r3, #30
 80027be:	051b      	lsls	r3, r3, #20
 80027c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027c4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80027c6:	683a      	ldr	r2, [r7, #0]
 80027c8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027ca:	4619      	mov	r1, r3
 80027cc:	f7ff fa74 	bl	8001cb8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	4b3d      	ldr	r3, [pc, #244]	@ (80028cc <HAL_ADC_ConfigChannel+0x7d8>)
 80027d6:	4013      	ands	r3, r2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d06c      	beq.n	80028b6 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027dc:	483c      	ldr	r0, [pc, #240]	@ (80028d0 <HAL_ADC_ConfigChannel+0x7dc>)
 80027de:	f7ff f9c9 	bl	8001b74 <LL_ADC_GetCommonPathInternalCh>
 80027e2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a3a      	ldr	r2, [pc, #232]	@ (80028d4 <HAL_ADC_ConfigChannel+0x7e0>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d127      	bne.n	8002840 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80027f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80027f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d121      	bne.n	8002840 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a35      	ldr	r2, [pc, #212]	@ (80028d8 <HAL_ADC_ConfigChannel+0x7e4>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d157      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002806:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800280a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800280e:	4619      	mov	r1, r3
 8002810:	482f      	ldr	r0, [pc, #188]	@ (80028d0 <HAL_ADC_ConfigChannel+0x7dc>)
 8002812:	f7ff f99c 	bl	8001b4e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002816:	4b31      	ldr	r3, [pc, #196]	@ (80028dc <HAL_ADC_ConfigChannel+0x7e8>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	099b      	lsrs	r3, r3, #6
 800281c:	4a30      	ldr	r2, [pc, #192]	@ (80028e0 <HAL_ADC_ConfigChannel+0x7ec>)
 800281e:	fba2 2303 	umull	r2, r3, r2, r3
 8002822:	099b      	lsrs	r3, r3, #6
 8002824:	1c5a      	adds	r2, r3, #1
 8002826:	4613      	mov	r3, r2
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	4413      	add	r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002830:	e002      	b.n	8002838 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	3b01      	subs	r3, #1
 8002836:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d1f9      	bne.n	8002832 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800283e:	e03a      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a27      	ldr	r2, [pc, #156]	@ (80028e4 <HAL_ADC_ConfigChannel+0x7f0>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d113      	bne.n	8002872 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800284a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800284e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d10d      	bne.n	8002872 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a1f      	ldr	r2, [pc, #124]	@ (80028d8 <HAL_ADC_ConfigChannel+0x7e4>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d12a      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002860:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002864:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002868:	4619      	mov	r1, r3
 800286a:	4819      	ldr	r0, [pc, #100]	@ (80028d0 <HAL_ADC_ConfigChannel+0x7dc>)
 800286c:	f7ff f96f 	bl	8001b4e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002870:	e021      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a1c      	ldr	r2, [pc, #112]	@ (80028e8 <HAL_ADC_ConfigChannel+0x7f4>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d11c      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800287c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002880:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d116      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a12      	ldr	r2, [pc, #72]	@ (80028d8 <HAL_ADC_ConfigChannel+0x7e4>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d111      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002892:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002896:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800289a:	4619      	mov	r1, r3
 800289c:	480c      	ldr	r0, [pc, #48]	@ (80028d0 <HAL_ADC_ConfigChannel+0x7dc>)
 800289e:	f7ff f956 	bl	8001b4e <LL_ADC_SetCommonPathInternalCh>
 80028a2:	e008      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a8:	f043 0220 	orr.w	r2, r3, #32
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80028be:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	37d8      	adds	r7, #216	@ 0xd8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	80080000 	.word	0x80080000
 80028d0:	50040300 	.word	0x50040300
 80028d4:	c7520000 	.word	0xc7520000
 80028d8:	50040000 	.word	0x50040000
 80028dc:	20000004 	.word	0x20000004
 80028e0:	053e2d63 	.word	0x053e2d63
 80028e4:	cb840000 	.word	0xcb840000
 80028e8:	80000001 	.word	0x80000001

080028ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f003 0307 	and.w	r3, r3, #7
 80028fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002930 <__NVIC_SetPriorityGrouping+0x44>)
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002902:	68ba      	ldr	r2, [r7, #8]
 8002904:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002908:	4013      	ands	r3, r2
 800290a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002914:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002918:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800291c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800291e:	4a04      	ldr	r2, [pc, #16]	@ (8002930 <__NVIC_SetPriorityGrouping+0x44>)
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	60d3      	str	r3, [r2, #12]
}
 8002924:	bf00      	nop
 8002926:	3714      	adds	r7, #20
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	e000ed00 	.word	0xe000ed00

08002934 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002938:	4b04      	ldr	r3, [pc, #16]	@ (800294c <__NVIC_GetPriorityGrouping+0x18>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	0a1b      	lsrs	r3, r3, #8
 800293e:	f003 0307 	and.w	r3, r3, #7
}
 8002942:	4618      	mov	r0, r3
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr
 800294c:	e000ed00 	.word	0xe000ed00

08002950 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	4603      	mov	r3, r0
 8002958:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800295a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295e:	2b00      	cmp	r3, #0
 8002960:	db0b      	blt.n	800297a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002962:	79fb      	ldrb	r3, [r7, #7]
 8002964:	f003 021f 	and.w	r2, r3, #31
 8002968:	4907      	ldr	r1, [pc, #28]	@ (8002988 <__NVIC_EnableIRQ+0x38>)
 800296a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296e:	095b      	lsrs	r3, r3, #5
 8002970:	2001      	movs	r0, #1
 8002972:	fa00 f202 	lsl.w	r2, r0, r2
 8002976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800297a:	bf00      	nop
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	e000e100 	.word	0xe000e100

0800298c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	4603      	mov	r3, r0
 8002994:	6039      	str	r1, [r7, #0]
 8002996:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299c:	2b00      	cmp	r3, #0
 800299e:	db0a      	blt.n	80029b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	b2da      	uxtb	r2, r3
 80029a4:	490c      	ldr	r1, [pc, #48]	@ (80029d8 <__NVIC_SetPriority+0x4c>)
 80029a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029aa:	0112      	lsls	r2, r2, #4
 80029ac:	b2d2      	uxtb	r2, r2
 80029ae:	440b      	add	r3, r1
 80029b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029b4:	e00a      	b.n	80029cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	4908      	ldr	r1, [pc, #32]	@ (80029dc <__NVIC_SetPriority+0x50>)
 80029bc:	79fb      	ldrb	r3, [r7, #7]
 80029be:	f003 030f 	and.w	r3, r3, #15
 80029c2:	3b04      	subs	r3, #4
 80029c4:	0112      	lsls	r2, r2, #4
 80029c6:	b2d2      	uxtb	r2, r2
 80029c8:	440b      	add	r3, r1
 80029ca:	761a      	strb	r2, [r3, #24]
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	e000e100 	.word	0xe000e100
 80029dc:	e000ed00 	.word	0xe000ed00

080029e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b089      	sub	sp, #36	@ 0x24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 0307 	and.w	r3, r3, #7
 80029f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	f1c3 0307 	rsb	r3, r3, #7
 80029fa:	2b04      	cmp	r3, #4
 80029fc:	bf28      	it	cs
 80029fe:	2304      	movcs	r3, #4
 8002a00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	3304      	adds	r3, #4
 8002a06:	2b06      	cmp	r3, #6
 8002a08:	d902      	bls.n	8002a10 <NVIC_EncodePriority+0x30>
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	3b03      	subs	r3, #3
 8002a0e:	e000      	b.n	8002a12 <NVIC_EncodePriority+0x32>
 8002a10:	2300      	movs	r3, #0
 8002a12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a14:	f04f 32ff 	mov.w	r2, #4294967295
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	43da      	mvns	r2, r3
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	401a      	ands	r2, r3
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a28:	f04f 31ff 	mov.w	r1, #4294967295
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a32:	43d9      	mvns	r1, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a38:	4313      	orrs	r3, r2
         );
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3724      	adds	r7, #36	@ 0x24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr

08002a46 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b082      	sub	sp, #8
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f7ff ff4c 	bl	80028ec <__NVIC_SetPriorityGrouping>
}
 8002a54:	bf00      	nop
 8002a56:	3708      	adds	r7, #8
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4603      	mov	r3, r0
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
 8002a68:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a6e:	f7ff ff61 	bl	8002934 <__NVIC_GetPriorityGrouping>
 8002a72:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	68b9      	ldr	r1, [r7, #8]
 8002a78:	6978      	ldr	r0, [r7, #20]
 8002a7a:	f7ff ffb1 	bl	80029e0 <NVIC_EncodePriority>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a84:	4611      	mov	r1, r2
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff ff80 	bl	800298c <__NVIC_SetPriority>
}
 8002a8c:	bf00      	nop
 8002a8e:	3718      	adds	r7, #24
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7ff ff54 	bl	8002950 <__NVIC_EnableIRQ>
}
 8002aa8:	bf00      	nop
 8002aaa:	3708      	adds	r7, #8
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e0ac      	b.n	8002c1c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f000 f8b2 	bl	8002c30 <DFSDM_GetChannelFromInstance>
 8002acc:	4603      	mov	r3, r0
 8002ace:	4a55      	ldr	r2, [pc, #340]	@ (8002c24 <HAL_DFSDM_ChannelInit+0x174>)
 8002ad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e09f      	b.n	8002c1c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f7fe fbcd 	bl	800127c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002ae2:	4b51      	ldr	r3, [pc, #324]	@ (8002c28 <HAL_DFSDM_ChannelInit+0x178>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	4a4f      	ldr	r2, [pc, #316]	@ (8002c28 <HAL_DFSDM_ChannelInit+0x178>)
 8002aea:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002aec:	4b4e      	ldr	r3, [pc, #312]	@ (8002c28 <HAL_DFSDM_ChannelInit+0x178>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d125      	bne.n	8002b40 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002af4:	4b4d      	ldr	r3, [pc, #308]	@ (8002c2c <HAL_DFSDM_ChannelInit+0x17c>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a4c      	ldr	r2, [pc, #304]	@ (8002c2c <HAL_DFSDM_ChannelInit+0x17c>)
 8002afa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002afe:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002b00:	4b4a      	ldr	r3, [pc, #296]	@ (8002c2c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	4948      	ldr	r1, [pc, #288]	@ (8002c2c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002b0e:	4b47      	ldr	r3, [pc, #284]	@ (8002c2c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a46      	ldr	r2, [pc, #280]	@ (8002c2c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b14:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8002b18:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	791b      	ldrb	r3, [r3, #4]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d108      	bne.n	8002b34 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002b22:	4b42      	ldr	r3, [pc, #264]	@ (8002c2c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	3b01      	subs	r3, #1
 8002b2c:	041b      	lsls	r3, r3, #16
 8002b2e:	493f      	ldr	r1, [pc, #252]	@ (8002c2c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002b34:	4b3d      	ldr	r3, [pc, #244]	@ (8002c2c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a3c      	ldr	r2, [pc, #240]	@ (8002c2c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002b3e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8002b4e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	6819      	ldr	r1, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002b5e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002b64:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f022 020f 	bic.w	r2, r2, #15
 8002b7c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	6819      	ldr	r1, [r3, #0]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002b8c:	431a      	orrs	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	430a      	orrs	r2, r1
 8002b94:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8002ba4:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	6899      	ldr	r1, [r3, #8]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002bb8:	431a      	orrs	r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	685a      	ldr	r2, [r3, #4]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f002 0207 	and.w	r2, r2, #7
 8002bd0:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	6859      	ldr	r1, [r3, #4]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bdc:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be2:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002be4:	431a      	orrs	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	430a      	orrs	r2, r1
 8002bec:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002bfc:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2201      	movs	r2, #1
 8002c02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f000 f810 	bl	8002c30 <DFSDM_GetChannelFromInstance>
 8002c10:	4602      	mov	r2, r0
 8002c12:	4904      	ldr	r1, [pc, #16]	@ (8002c24 <HAL_DFSDM_ChannelInit+0x174>)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8002c1a:	2300      	movs	r3, #0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	20000540 	.word	0x20000540
 8002c28:	2000053c 	.word	0x2000053c
 8002c2c:	40016000 	.word	0x40016000

08002c30 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b085      	sub	sp, #20
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	4a1c      	ldr	r2, [pc, #112]	@ (8002cac <DFSDM_GetChannelFromInstance+0x7c>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d102      	bne.n	8002c46 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002c40:	2300      	movs	r3, #0
 8002c42:	60fb      	str	r3, [r7, #12]
 8002c44:	e02b      	b.n	8002c9e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a19      	ldr	r2, [pc, #100]	@ (8002cb0 <DFSDM_GetChannelFromInstance+0x80>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d102      	bne.n	8002c54 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	60fb      	str	r3, [r7, #12]
 8002c52:	e024      	b.n	8002c9e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	4a17      	ldr	r2, [pc, #92]	@ (8002cb4 <DFSDM_GetChannelFromInstance+0x84>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d102      	bne.n	8002c62 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	60fb      	str	r3, [r7, #12]
 8002c60:	e01d      	b.n	8002c9e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a14      	ldr	r2, [pc, #80]	@ (8002cb8 <DFSDM_GetChannelFromInstance+0x88>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d102      	bne.n	8002c70 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8002c6a:	2304      	movs	r3, #4
 8002c6c:	60fb      	str	r3, [r7, #12]
 8002c6e:	e016      	b.n	8002c9e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	4a12      	ldr	r2, [pc, #72]	@ (8002cbc <DFSDM_GetChannelFromInstance+0x8c>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d102      	bne.n	8002c7e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8002c78:	2305      	movs	r3, #5
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	e00f      	b.n	8002c9e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a0f      	ldr	r2, [pc, #60]	@ (8002cc0 <DFSDM_GetChannelFromInstance+0x90>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d102      	bne.n	8002c8c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8002c86:	2306      	movs	r3, #6
 8002c88:	60fb      	str	r3, [r7, #12]
 8002c8a:	e008      	b.n	8002c9e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	4a0d      	ldr	r2, [pc, #52]	@ (8002cc4 <DFSDM_GetChannelFromInstance+0x94>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d102      	bne.n	8002c9a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002c94:	2307      	movs	r3, #7
 8002c96:	60fb      	str	r3, [r7, #12]
 8002c98:	e001      	b.n	8002c9e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3714      	adds	r7, #20
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr
 8002cac:	40016000 	.word	0x40016000
 8002cb0:	40016020 	.word	0x40016020
 8002cb4:	40016040 	.word	0x40016040
 8002cb8:	40016080 	.word	0x40016080
 8002cbc:	400160a0 	.word	0x400160a0
 8002cc0:	400160c0 	.word	0x400160c0
 8002cc4:	400160e0 	.word	0x400160e0

08002cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b087      	sub	sp, #28
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cd6:	e166      	b.n	8002fa6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	2101      	movs	r1, #1
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	f000 8158 	beq.w	8002fa0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f003 0303 	and.w	r3, r3, #3
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d005      	beq.n	8002d08 <HAL_GPIO_Init+0x40>
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f003 0303 	and.w	r3, r3, #3
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d130      	bne.n	8002d6a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	2203      	movs	r2, #3
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	693a      	ldr	r2, [r7, #16]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	68da      	ldr	r2, [r3, #12]
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	005b      	lsls	r3, r3, #1
 8002d28:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2c:	693a      	ldr	r2, [r7, #16]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	693a      	ldr	r2, [r7, #16]
 8002d36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d3e:	2201      	movs	r2, #1
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	fa02 f303 	lsl.w	r3, r2, r3
 8002d46:	43db      	mvns	r3, r3
 8002d48:	693a      	ldr	r2, [r7, #16]
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	091b      	lsrs	r3, r3, #4
 8002d54:	f003 0201 	and.w	r2, r3, #1
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5e:	693a      	ldr	r2, [r7, #16]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	693a      	ldr	r2, [r7, #16]
 8002d68:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f003 0303 	and.w	r3, r3, #3
 8002d72:	2b03      	cmp	r3, #3
 8002d74:	d017      	beq.n	8002da6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	2203      	movs	r2, #3
 8002d82:	fa02 f303 	lsl.w	r3, r2, r3
 8002d86:	43db      	mvns	r3, r3
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	689a      	ldr	r2, [r3, #8]
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	693a      	ldr	r2, [r7, #16]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	693a      	ldr	r2, [r7, #16]
 8002da4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f003 0303 	and.w	r3, r3, #3
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d123      	bne.n	8002dfa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	08da      	lsrs	r2, r3, #3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	3208      	adds	r2, #8
 8002dba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dbe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	f003 0307 	and.w	r3, r3, #7
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	220f      	movs	r2, #15
 8002dca:	fa02 f303 	lsl.w	r3, r2, r3
 8002dce:	43db      	mvns	r3, r3
 8002dd0:	693a      	ldr	r2, [r7, #16]
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	691a      	ldr	r2, [r3, #16]
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	f003 0307 	and.w	r3, r3, #7
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	fa02 f303 	lsl.w	r3, r2, r3
 8002de6:	693a      	ldr	r2, [r7, #16]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	08da      	lsrs	r2, r3, #3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	3208      	adds	r2, #8
 8002df4:	6939      	ldr	r1, [r7, #16]
 8002df6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	2203      	movs	r2, #3
 8002e06:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0a:	43db      	mvns	r3, r3
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f003 0203 	and.w	r2, r3, #3
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e22:	693a      	ldr	r2, [r7, #16]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	693a      	ldr	r2, [r7, #16]
 8002e2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	f000 80b2 	beq.w	8002fa0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e3c:	4b61      	ldr	r3, [pc, #388]	@ (8002fc4 <HAL_GPIO_Init+0x2fc>)
 8002e3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e40:	4a60      	ldr	r2, [pc, #384]	@ (8002fc4 <HAL_GPIO_Init+0x2fc>)
 8002e42:	f043 0301 	orr.w	r3, r3, #1
 8002e46:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e48:	4b5e      	ldr	r3, [pc, #376]	@ (8002fc4 <HAL_GPIO_Init+0x2fc>)
 8002e4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	60bb      	str	r3, [r7, #8]
 8002e52:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002e54:	4a5c      	ldr	r2, [pc, #368]	@ (8002fc8 <HAL_GPIO_Init+0x300>)
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	089b      	lsrs	r3, r3, #2
 8002e5a:	3302      	adds	r3, #2
 8002e5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e60:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	f003 0303 	and.w	r3, r3, #3
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	220f      	movs	r2, #15
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	43db      	mvns	r3, r3
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	4013      	ands	r3, r2
 8002e76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002e7e:	d02b      	beq.n	8002ed8 <HAL_GPIO_Init+0x210>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	4a52      	ldr	r2, [pc, #328]	@ (8002fcc <HAL_GPIO_Init+0x304>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d025      	beq.n	8002ed4 <HAL_GPIO_Init+0x20c>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	4a51      	ldr	r2, [pc, #324]	@ (8002fd0 <HAL_GPIO_Init+0x308>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d01f      	beq.n	8002ed0 <HAL_GPIO_Init+0x208>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	4a50      	ldr	r2, [pc, #320]	@ (8002fd4 <HAL_GPIO_Init+0x30c>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d019      	beq.n	8002ecc <HAL_GPIO_Init+0x204>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4a4f      	ldr	r2, [pc, #316]	@ (8002fd8 <HAL_GPIO_Init+0x310>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d013      	beq.n	8002ec8 <HAL_GPIO_Init+0x200>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	4a4e      	ldr	r2, [pc, #312]	@ (8002fdc <HAL_GPIO_Init+0x314>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d00d      	beq.n	8002ec4 <HAL_GPIO_Init+0x1fc>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	4a4d      	ldr	r2, [pc, #308]	@ (8002fe0 <HAL_GPIO_Init+0x318>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d007      	beq.n	8002ec0 <HAL_GPIO_Init+0x1f8>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	4a4c      	ldr	r2, [pc, #304]	@ (8002fe4 <HAL_GPIO_Init+0x31c>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d101      	bne.n	8002ebc <HAL_GPIO_Init+0x1f4>
 8002eb8:	2307      	movs	r3, #7
 8002eba:	e00e      	b.n	8002eda <HAL_GPIO_Init+0x212>
 8002ebc:	2308      	movs	r3, #8
 8002ebe:	e00c      	b.n	8002eda <HAL_GPIO_Init+0x212>
 8002ec0:	2306      	movs	r3, #6
 8002ec2:	e00a      	b.n	8002eda <HAL_GPIO_Init+0x212>
 8002ec4:	2305      	movs	r3, #5
 8002ec6:	e008      	b.n	8002eda <HAL_GPIO_Init+0x212>
 8002ec8:	2304      	movs	r3, #4
 8002eca:	e006      	b.n	8002eda <HAL_GPIO_Init+0x212>
 8002ecc:	2303      	movs	r3, #3
 8002ece:	e004      	b.n	8002eda <HAL_GPIO_Init+0x212>
 8002ed0:	2302      	movs	r3, #2
 8002ed2:	e002      	b.n	8002eda <HAL_GPIO_Init+0x212>
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e000      	b.n	8002eda <HAL_GPIO_Init+0x212>
 8002ed8:	2300      	movs	r3, #0
 8002eda:	697a      	ldr	r2, [r7, #20]
 8002edc:	f002 0203 	and.w	r2, r2, #3
 8002ee0:	0092      	lsls	r2, r2, #2
 8002ee2:	4093      	lsls	r3, r2
 8002ee4:	693a      	ldr	r2, [r7, #16]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002eea:	4937      	ldr	r1, [pc, #220]	@ (8002fc8 <HAL_GPIO_Init+0x300>)
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	089b      	lsrs	r3, r3, #2
 8002ef0:	3302      	adds	r3, #2
 8002ef2:	693a      	ldr	r2, [r7, #16]
 8002ef4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002ef8:	4b3b      	ldr	r3, [pc, #236]	@ (8002fe8 <HAL_GPIO_Init+0x320>)
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	43db      	mvns	r3, r3
 8002f02:	693a      	ldr	r2, [r7, #16]
 8002f04:	4013      	ands	r3, r2
 8002f06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d003      	beq.n	8002f1c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002f14:	693a      	ldr	r2, [r7, #16]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002f1c:	4a32      	ldr	r2, [pc, #200]	@ (8002fe8 <HAL_GPIO_Init+0x320>)
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002f22:	4b31      	ldr	r3, [pc, #196]	@ (8002fe8 <HAL_GPIO_Init+0x320>)
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	43db      	mvns	r3, r3
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	4013      	ands	r3, r2
 8002f30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d003      	beq.n	8002f46 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002f3e:	693a      	ldr	r2, [r7, #16]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002f46:	4a28      	ldr	r2, [pc, #160]	@ (8002fe8 <HAL_GPIO_Init+0x320>)
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002f4c:	4b26      	ldr	r3, [pc, #152]	@ (8002fe8 <HAL_GPIO_Init+0x320>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	43db      	mvns	r3, r3
 8002f56:	693a      	ldr	r2, [r7, #16]
 8002f58:	4013      	ands	r3, r2
 8002f5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d003      	beq.n	8002f70 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002f68:	693a      	ldr	r2, [r7, #16]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f70:	4a1d      	ldr	r2, [pc, #116]	@ (8002fe8 <HAL_GPIO_Init+0x320>)
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002f76:	4b1c      	ldr	r3, [pc, #112]	@ (8002fe8 <HAL_GPIO_Init+0x320>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	43db      	mvns	r3, r3
 8002f80:	693a      	ldr	r2, [r7, #16]
 8002f82:	4013      	ands	r3, r2
 8002f84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d003      	beq.n	8002f9a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002f92:	693a      	ldr	r2, [r7, #16]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f9a:	4a13      	ldr	r2, [pc, #76]	@ (8002fe8 <HAL_GPIO_Init+0x320>)
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	fa22 f303 	lsr.w	r3, r2, r3
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	f47f ae91 	bne.w	8002cd8 <HAL_GPIO_Init+0x10>
  }
}
 8002fb6:	bf00      	nop
 8002fb8:	bf00      	nop
 8002fba:	371c      	adds	r7, #28
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	40010000 	.word	0x40010000
 8002fcc:	48000400 	.word	0x48000400
 8002fd0:	48000800 	.word	0x48000800
 8002fd4:	48000c00 	.word	0x48000c00
 8002fd8:	48001000 	.word	0x48001000
 8002fdc:	48001400 	.word	0x48001400
 8002fe0:	48001800 	.word	0x48001800
 8002fe4:	48001c00 	.word	0x48001c00
 8002fe8:	40010400 	.word	0x40010400

08002fec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	807b      	strh	r3, [r7, #2]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ffc:	787b      	ldrb	r3, [r7, #1]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d003      	beq.n	800300a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003002:	887a      	ldrh	r2, [r7, #2]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003008:	e002      	b.n	8003010 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800300a:	887a      	ldrh	r2, [r7, #2]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	460b      	mov	r3, r1
 8003026:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	695b      	ldr	r3, [r3, #20]
 800302c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800302e:	887a      	ldrh	r2, [r7, #2]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	4013      	ands	r3, r2
 8003034:	041a      	lsls	r2, r3, #16
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	43d9      	mvns	r1, r3
 800303a:	887b      	ldrh	r3, [r7, #2]
 800303c:	400b      	ands	r3, r1
 800303e:	431a      	orrs	r2, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	619a      	str	r2, [r3, #24]
}
 8003044:	bf00      	nop
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	4603      	mov	r3, r0
 8003058:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800305a:	4b08      	ldr	r3, [pc, #32]	@ (800307c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800305c:	695a      	ldr	r2, [r3, #20]
 800305e:	88fb      	ldrh	r3, [r7, #6]
 8003060:	4013      	ands	r3, r2
 8003062:	2b00      	cmp	r3, #0
 8003064:	d006      	beq.n	8003074 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003066:	4a05      	ldr	r2, [pc, #20]	@ (800307c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003068:	88fb      	ldrh	r3, [r7, #6]
 800306a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800306c:	88fb      	ldrh	r3, [r7, #6]
 800306e:	4618      	mov	r0, r3
 8003070:	f000 f806 	bl	8003080 <HAL_GPIO_EXTI_Callback>
  }
}
 8003074:	bf00      	nop
 8003076:	3708      	adds	r7, #8
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	40010400 	.word	0x40010400

08003080 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	4603      	mov	r3, r0
 8003088:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800308a:	bf00      	nop
 800308c:	370c      	adds	r7, #12
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr

08003096 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b082      	sub	sp, #8
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d101      	bne.n	80030a8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e08d      	b.n	80031c4 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d106      	bne.n	80030c2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f7fe f941 	bl	8001344 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2224      	movs	r2, #36	@ 0x24
 80030c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 0201 	bic.w	r2, r2, #1
 80030d8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030e6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	689a      	ldr	r2, [r3, #8]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030f6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d107      	bne.n	8003110 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	689a      	ldr	r2, [r3, #8]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800310c:	609a      	str	r2, [r3, #8]
 800310e:	e006      	b.n	800311e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	689a      	ldr	r2, [r3, #8]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800311c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	2b02      	cmp	r3, #2
 8003124:	d108      	bne.n	8003138 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	685a      	ldr	r2, [r3, #4]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003134:	605a      	str	r2, [r3, #4]
 8003136:	e007      	b.n	8003148 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	685a      	ldr	r2, [r3, #4]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003146:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	6812      	ldr	r2, [r2, #0]
 8003152:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003156:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800315a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68da      	ldr	r2, [r3, #12]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800316a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	691a      	ldr	r2, [r3, #16]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	695b      	ldr	r3, [r3, #20]
 8003174:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	430a      	orrs	r2, r1
 8003184:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	69d9      	ldr	r1, [r3, #28]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a1a      	ldr	r2, [r3, #32]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	430a      	orrs	r2, r1
 8003194:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f042 0201 	orr.w	r2, r2, #1
 80031a4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2220      	movs	r2, #32
 80031b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80031c2:	2300      	movs	r3, #0
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3708      	adds	r7, #8
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}

080031cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b20      	cmp	r3, #32
 80031e0:	d138      	bne.n	8003254 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d101      	bne.n	80031f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80031ec:	2302      	movs	r3, #2
 80031ee:	e032      	b.n	8003256 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2224      	movs	r2, #36	@ 0x24
 80031fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f022 0201 	bic.w	r2, r2, #1
 800320e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800321e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	6819      	ldr	r1, [r3, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	683a      	ldr	r2, [r7, #0]
 800322c:	430a      	orrs	r2, r1
 800322e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f042 0201 	orr.w	r2, r2, #1
 800323e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2220      	movs	r2, #32
 8003244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003250:	2300      	movs	r3, #0
 8003252:	e000      	b.n	8003256 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003254:	2302      	movs	r3, #2
  }
}
 8003256:	4618      	mov	r0, r3
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr

08003262 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003262:	b480      	push	{r7}
 8003264:	b085      	sub	sp, #20
 8003266:	af00      	add	r7, sp, #0
 8003268:	6078      	str	r0, [r7, #4]
 800326a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003272:	b2db      	uxtb	r3, r3
 8003274:	2b20      	cmp	r3, #32
 8003276:	d139      	bne.n	80032ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800327e:	2b01      	cmp	r3, #1
 8003280:	d101      	bne.n	8003286 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003282:	2302      	movs	r3, #2
 8003284:	e033      	b.n	80032ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2224      	movs	r2, #36	@ 0x24
 8003292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f022 0201 	bic.w	r2, r2, #1
 80032a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80032b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	021b      	lsls	r3, r3, #8
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	4313      	orrs	r3, r2
 80032be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	68fa      	ldr	r2, [r7, #12]
 80032c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f042 0201 	orr.w	r2, r2, #1
 80032d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2220      	movs	r2, #32
 80032dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80032e8:	2300      	movs	r3, #0
 80032ea:	e000      	b.n	80032ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80032ec:	2302      	movs	r3, #2
  }
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3714      	adds	r7, #20
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
	...

080032fc <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af02      	add	r7, sp, #8
 8003302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003304:	2300      	movs	r3, #0
 8003306:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003308:	f7fe fc02 	bl	8001b10 <HAL_GetTick>
 800330c:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d102      	bne.n	800331a <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	73fb      	strb	r3, [r7, #15]
 8003318:	e092      	b.n	8003440 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003324:	2b00      	cmp	r3, #0
 8003326:	f040 808b 	bne.w	8003440 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f7fe f8ac 	bl	8001488 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003330:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f000 f88b 	bl	8003450 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	689a      	ldr	r2, [r3, #8]
 8003340:	4b42      	ldr	r3, [pc, #264]	@ (800344c <HAL_OSPI_Init+0x150>)
 8003342:	4013      	ands	r3, r2
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	68d1      	ldr	r1, [r2, #12]
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	6912      	ldr	r2, [r2, #16]
 800334c:	3a01      	subs	r2, #1
 800334e:	0412      	lsls	r2, r2, #16
 8003350:	4311      	orrs	r1, r2
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	6952      	ldr	r2, [r2, #20]
 8003356:	3a01      	subs	r2, #1
 8003358:	0212      	lsls	r2, r2, #8
 800335a:	4311      	orrs	r1, r2
 800335c:	687a      	ldr	r2, [r7, #4]
 800335e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003360:	4311      	orrs	r1, r2
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	69d2      	ldr	r2, [r2, #28]
 8003366:	4311      	orrs	r1, r2
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	6812      	ldr	r2, [r2, #0]
 800336c:	430b      	orrs	r3, r1
 800336e:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	0412      	lsls	r2, r2, #16
 800337a:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	3b01      	subs	r3, #1
 800338c:	021a      	lsls	r2, r3, #8
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	430a      	orrs	r2, r1
 8003394:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800339a:	9300      	str	r3, [sp, #0]
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	2200      	movs	r2, #0
 80033a0:	2120      	movs	r1, #32
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 fb98 	bl	8003ad8 <OSPI_WaitFlagStateUntilTimeout>
 80033a8:	4603      	mov	r3, r0
 80033aa:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d146      	bne.n	8003440 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6a1b      	ldr	r3, [r3, #32]
 80033c0:	1e5a      	subs	r2, r3, #1
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	430a      	orrs	r2, r1
 80033c8:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689a      	ldr	r2, [r3, #8]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80033e8:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f4:	431a      	orrs	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	430a      	orrs	r2, r1
 80033fc:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f042 0201 	orr.w	r2, r2, #1
 800340e:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	2b02      	cmp	r3, #2
 8003416:	d107      	bne.n	8003428 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	689a      	ldr	r2, [r3, #8]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f042 0202 	orr.w	r2, r2, #2
 8003426:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003430:	d103      	bne.n	800343a <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2201      	movs	r2, #1
 8003436:	645a      	str	r2, [r3, #68]	@ 0x44
 8003438:	e002      	b.n	8003440 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2202      	movs	r2, #2
 800343e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8003440:	7bfb      	ldrb	r3, [r7, #15]
}
 8003442:	4618      	mov	r0, r3
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	f8e0f8f4 	.word	0xf8e0f8f4

08003450 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	683a      	ldr	r2, [r7, #0]
 800345e:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
	...

08003470 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b092      	sub	sp, #72	@ 0x48
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800347c:	2300      	movs	r3, #0
 800347e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8003482:	2300      	movs	r3, #0
 8003484:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a08      	ldr	r2, [pc, #32]	@ (80034b0 <HAL_OSPIM_Config+0x40>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d105      	bne.n	800349e <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8003492:	2300      	movs	r3, #0
 8003494:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 1U;
 8003496:	2301      	movs	r3, #1
 8003498:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 800349c:	e004      	b.n	80034a8 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 800349e:	2301      	movs	r3, #1
 80034a0:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 0U;
 80034a2:	2300      	movs	r3, #0
 80034a4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80034a8:	2300      	movs	r3, #0
 80034aa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80034ae:	e01f      	b.n	80034f0 <HAL_OSPIM_Config+0x80>
 80034b0:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 80034b4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80034b8:	3301      	adds	r3, #1
 80034ba:	b2d8      	uxtb	r0, r3
 80034bc:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80034c0:	f107 0114 	add.w	r1, r7, #20
 80034c4:	4613      	mov	r3, r2
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	4413      	add	r3, r2
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	440b      	add	r3, r1
 80034ce:	4619      	mov	r1, r3
 80034d0:	f000 fb3a 	bl	8003b48 <OSPIM_GetConfig>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d005      	beq.n	80034e6 <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2208      	movs	r2, #8
 80034e4:	649a      	str	r2, [r3, #72]	@ 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80034e6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80034ea:	3301      	adds	r3, #1
 80034ec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80034f0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d9dd      	bls.n	80034b4 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 80034f8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	f040 82de 	bne.w	8003abe <HAL_OSPIM_Config+0x64e>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8003502:	4bc6      	ldr	r3, [pc, #792]	@ (800381c <HAL_OSPIM_Config+0x3ac>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b00      	cmp	r3, #0
 800350c:	d00b      	beq.n	8003526 <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800350e:	4bc3      	ldr	r3, [pc, #780]	@ (800381c <HAL_OSPIM_Config+0x3ac>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4ac2      	ldr	r2, [pc, #776]	@ (800381c <HAL_OSPIM_Config+0x3ac>)
 8003514:	f023 0301 	bic.w	r3, r3, #1
 8003518:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 800351a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800351e:	f043 0301 	orr.w	r3, r3, #1
 8003522:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8003526:	4bbe      	ldr	r3, [pc, #760]	@ (8003820 <HAL_OSPIM_Config+0x3b0>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0301 	and.w	r3, r3, #1
 800352e:	2b00      	cmp	r3, #0
 8003530:	d00b      	beq.n	800354a <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8003532:	4bbb      	ldr	r3, [pc, #748]	@ (8003820 <HAL_OSPIM_Config+0x3b0>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4aba      	ldr	r2, [pc, #744]	@ (8003820 <HAL_OSPIM_Config+0x3b0>)
 8003538:	f023 0301 	bic.w	r3, r3, #1
 800353c:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 800353e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8003542:	f043 0302 	orr.w	r3, r3, #2
 8003546:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800354a:	49b6      	ldr	r1, [pc, #728]	@ (8003824 <HAL_OSPIM_Config+0x3b4>)
 800354c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800354e:	4613      	mov	r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	4413      	add	r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	3348      	adds	r3, #72	@ 0x48
 8003558:	443b      	add	r3, r7
 800355a:	3b2c      	subs	r3, #44	@ 0x2c
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	3b01      	subs	r3, #1
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	440b      	add	r3, r1
 8003564:	6859      	ldr	r1, [r3, #4]
 8003566:	48af      	ldr	r0, [pc, #700]	@ (8003824 <HAL_OSPIM_Config+0x3b4>)
 8003568:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800356a:	4613      	mov	r3, r2
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	4413      	add	r3, r2
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	3348      	adds	r3, #72	@ 0x48
 8003574:	443b      	add	r3, r7
 8003576:	3b2c      	subs	r3, #44	@ 0x2c
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	3b01      	subs	r3, #1
 800357c:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	4403      	add	r3, r0
 8003584:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 8003586:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003588:	4613      	mov	r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	4413      	add	r3, r2
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	3348      	adds	r3, #72	@ 0x48
 8003592:	443b      	add	r3, r7
 8003594:	3b34      	subs	r3, #52	@ 0x34
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2b00      	cmp	r3, #0
 800359a:	f000 80a1 	beq.w	80036e0 <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800359e:	49a1      	ldr	r1, [pc, #644]	@ (8003824 <HAL_OSPIM_Config+0x3b4>)
 80035a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80035a2:	4613      	mov	r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	4413      	add	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	3348      	adds	r3, #72	@ 0x48
 80035ac:	443b      	add	r3, r7
 80035ae:	3b34      	subs	r3, #52	@ 0x34
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	3b01      	subs	r3, #1
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	440b      	add	r3, r1
 80035b8:	6859      	ldr	r1, [r3, #4]
 80035ba:	489a      	ldr	r0, [pc, #616]	@ (8003824 <HAL_OSPIM_Config+0x3b4>)
 80035bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80035be:	4613      	mov	r3, r2
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	4413      	add	r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	3348      	adds	r3, #72	@ 0x48
 80035c8:	443b      	add	r3, r7
 80035ca:	3b34      	subs	r3, #52	@ 0x34
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	3b01      	subs	r3, #1
 80035d0:	f021 0201 	bic.w	r2, r1, #1
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	4403      	add	r3, r0
 80035d8:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 80035da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80035dc:	4613      	mov	r3, r2
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	4413      	add	r3, r2
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	3348      	adds	r3, #72	@ 0x48
 80035e6:	443b      	add	r3, r7
 80035e8:	3b30      	subs	r3, #48	@ 0x30
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d01d      	beq.n	800362c <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 80035f0:	498c      	ldr	r1, [pc, #560]	@ (8003824 <HAL_OSPIM_Config+0x3b4>)
 80035f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80035f4:	4613      	mov	r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	4413      	add	r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	3348      	adds	r3, #72	@ 0x48
 80035fe:	443b      	add	r3, r7
 8003600:	3b30      	subs	r3, #48	@ 0x30
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	3b01      	subs	r3, #1
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	440b      	add	r3, r1
 800360a:	6859      	ldr	r1, [r3, #4]
 800360c:	4885      	ldr	r0, [pc, #532]	@ (8003824 <HAL_OSPIM_Config+0x3b4>)
 800360e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003610:	4613      	mov	r3, r2
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4413      	add	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	3348      	adds	r3, #72	@ 0x48
 800361a:	443b      	add	r3, r7
 800361c:	3b30      	subs	r3, #48	@ 0x30
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	3b01      	subs	r3, #1
 8003622:	f021 0210 	bic.w	r2, r1, #16
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	4403      	add	r3, r0
 800362a:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800362c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800362e:	4613      	mov	r3, r2
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	4413      	add	r3, r2
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	3348      	adds	r3, #72	@ 0x48
 8003638:	443b      	add	r3, r7
 800363a:	3b28      	subs	r3, #40	@ 0x28
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d021      	beq.n	8003686 <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8003642:	4978      	ldr	r1, [pc, #480]	@ (8003824 <HAL_OSPIM_Config+0x3b4>)
 8003644:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003646:	4613      	mov	r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	4413      	add	r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	3348      	adds	r3, #72	@ 0x48
 8003650:	443b      	add	r3, r7
 8003652:	3b28      	subs	r3, #40	@ 0x28
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	3b01      	subs	r3, #1
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	440b      	add	r3, r1
 8003660:	6859      	ldr	r1, [r3, #4]
 8003662:	4870      	ldr	r0, [pc, #448]	@ (8003824 <HAL_OSPIM_Config+0x3b4>)
 8003664:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003666:	4613      	mov	r3, r2
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	4413      	add	r3, r2
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	3348      	adds	r3, #72	@ 0x48
 8003670:	443b      	add	r3, r7
 8003672:	3b28      	subs	r3, #40	@ 0x28
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	3b01      	subs	r3, #1
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	4403      	add	r3, r0
 8003684:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8003686:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003688:	4613      	mov	r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	4413      	add	r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	3348      	adds	r3, #72	@ 0x48
 8003692:	443b      	add	r3, r7
 8003694:	3b24      	subs	r3, #36	@ 0x24
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d021      	beq.n	80036e0 <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 800369c:	4961      	ldr	r1, [pc, #388]	@ (8003824 <HAL_OSPIM_Config+0x3b4>)
 800369e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036a0:	4613      	mov	r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	4413      	add	r3, r2
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	3348      	adds	r3, #72	@ 0x48
 80036aa:	443b      	add	r3, r7
 80036ac:	3b24      	subs	r3, #36	@ 0x24
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	3b01      	subs	r3, #1
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	6859      	ldr	r1, [r3, #4]
 80036bc:	4859      	ldr	r0, [pc, #356]	@ (8003824 <HAL_OSPIM_Config+0x3b4>)
 80036be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036c0:	4613      	mov	r3, r2
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	4413      	add	r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	3348      	adds	r3, #72	@ 0x48
 80036ca:	443b      	add	r3, r7
 80036cc:	3b24      	subs	r3, #36	@ 0x24
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	3b01      	subs	r3, #1
 80036d2:	f003 0301 	and.w	r3, r3, #1
 80036d6:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	4403      	add	r3, r0
 80036de:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	6819      	ldr	r1, [r3, #0]
 80036e4:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80036e8:	4613      	mov	r3, r2
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	4413      	add	r3, r2
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	3348      	adds	r3, #72	@ 0x48
 80036f2:	443b      	add	r3, r7
 80036f4:	3b34      	subs	r3, #52	@ 0x34
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4299      	cmp	r1, r3
 80036fa:	d038      	beq.n	800376e <HAL_OSPIM_Config+0x2fe>
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	6859      	ldr	r1, [r3, #4]
 8003700:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8003704:	4613      	mov	r3, r2
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	4413      	add	r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	3348      	adds	r3, #72	@ 0x48
 800370e:	443b      	add	r3, r7
 8003710:	3b30      	subs	r3, #48	@ 0x30
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4299      	cmp	r1, r3
 8003716:	d02a      	beq.n	800376e <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	6899      	ldr	r1, [r3, #8]
 800371c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8003720:	4613      	mov	r3, r2
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	4413      	add	r3, r2
 8003726:	009b      	lsls	r3, r3, #2
 8003728:	3348      	adds	r3, #72	@ 0x48
 800372a:	443b      	add	r3, r7
 800372c:	3b2c      	subs	r3, #44	@ 0x2c
 800372e:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8003730:	4299      	cmp	r1, r3
 8003732:	d01c      	beq.n	800376e <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	68d9      	ldr	r1, [r3, #12]
 8003738:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800373c:	4613      	mov	r3, r2
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	4413      	add	r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	3348      	adds	r3, #72	@ 0x48
 8003746:	443b      	add	r3, r7
 8003748:	3b28      	subs	r3, #40	@ 0x28
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4299      	cmp	r1, r3
 800374e:	d00e      	beq.n	800376e <HAL_OSPIM_Config+0x2fe>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	6919      	ldr	r1, [r3, #16]
 8003754:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8003758:	4613      	mov	r3, r2
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	4413      	add	r3, r2
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	3348      	adds	r3, #72	@ 0x48
 8003762:	443b      	add	r3, r7
 8003764:	3b24      	subs	r3, #36	@ 0x24
 8003766:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8003768:	4299      	cmp	r1, r3
 800376a:	f040 80d3 	bne.w	8003914 <HAL_OSPIM_Config+0x4a4>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800376e:	492d      	ldr	r1, [pc, #180]	@ (8003824 <HAL_OSPIM_Config+0x3b4>)
 8003770:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8003774:	4613      	mov	r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	4413      	add	r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	3348      	adds	r3, #72	@ 0x48
 800377e:	443b      	add	r3, r7
 8003780:	3b34      	subs	r3, #52	@ 0x34
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	3b01      	subs	r3, #1
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	440b      	add	r3, r1
 800378a:	6859      	ldr	r1, [r3, #4]
 800378c:	4825      	ldr	r0, [pc, #148]	@ (8003824 <HAL_OSPIM_Config+0x3b4>)
 800378e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8003792:	4613      	mov	r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	4413      	add	r3, r2
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	3348      	adds	r3, #72	@ 0x48
 800379c:	443b      	add	r3, r7
 800379e:	3b34      	subs	r3, #52	@ 0x34
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	3b01      	subs	r3, #1
 80037a4:	f021 0201 	bic.w	r2, r1, #1
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	4403      	add	r3, r0
 80037ac:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 80037ae:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80037b2:	4613      	mov	r3, r2
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	4413      	add	r3, r2
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	3348      	adds	r3, #72	@ 0x48
 80037bc:	443b      	add	r3, r7
 80037be:	3b30      	subs	r3, #48	@ 0x30
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d01f      	beq.n	8003806 <HAL_OSPIM_Config+0x396>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 80037c6:	4917      	ldr	r1, [pc, #92]	@ (8003824 <HAL_OSPIM_Config+0x3b4>)
 80037c8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80037cc:	4613      	mov	r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4413      	add	r3, r2
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	3348      	adds	r3, #72	@ 0x48
 80037d6:	443b      	add	r3, r7
 80037d8:	3b30      	subs	r3, #48	@ 0x30
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	3b01      	subs	r3, #1
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	440b      	add	r3, r1
 80037e2:	6859      	ldr	r1, [r3, #4]
 80037e4:	480f      	ldr	r0, [pc, #60]	@ (8003824 <HAL_OSPIM_Config+0x3b4>)
 80037e6:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80037ea:	4613      	mov	r3, r2
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	4413      	add	r3, r2
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	3348      	adds	r3, #72	@ 0x48
 80037f4:	443b      	add	r3, r7
 80037f6:	3b30      	subs	r3, #48	@ 0x30
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	3b01      	subs	r3, #1
 80037fc:	f021 0210 	bic.w	r2, r1, #16
 8003800:	009b      	lsls	r3, r3, #2
 8003802:	4403      	add	r3, r0
 8003804:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8003806:	4907      	ldr	r1, [pc, #28]	@ (8003824 <HAL_OSPIM_Config+0x3b4>)
 8003808:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800380c:	4613      	mov	r3, r2
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	4413      	add	r3, r2
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	3348      	adds	r3, #72	@ 0x48
 8003816:	443b      	add	r3, r7
 8003818:	3b2c      	subs	r3, #44	@ 0x2c
 800381a:	e005      	b.n	8003828 <HAL_OSPIM_Config+0x3b8>
 800381c:	a0001000 	.word	0xa0001000
 8003820:	a0001400 	.word	0xa0001400
 8003824:	50061c00 	.word	0x50061c00
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	3b01      	subs	r3, #1
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	440b      	add	r3, r1
 8003830:	6859      	ldr	r1, [r3, #4]
 8003832:	48a6      	ldr	r0, [pc, #664]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 8003834:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8003838:	4613      	mov	r3, r2
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	4413      	add	r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	3348      	adds	r3, #72	@ 0x48
 8003842:	443b      	add	r3, r7
 8003844:	3b2c      	subs	r3, #44	@ 0x2c
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	3b01      	subs	r3, #1
 800384a:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	4403      	add	r3, r0
 8003852:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8003854:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8003858:	4613      	mov	r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	4413      	add	r3, r2
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	3348      	adds	r3, #72	@ 0x48
 8003862:	443b      	add	r3, r7
 8003864:	3b28      	subs	r3, #40	@ 0x28
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d023      	beq.n	80038b4 <HAL_OSPIM_Config+0x444>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800386c:	4997      	ldr	r1, [pc, #604]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 800386e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8003872:	4613      	mov	r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	4413      	add	r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	3348      	adds	r3, #72	@ 0x48
 800387c:	443b      	add	r3, r7
 800387e:	3b28      	subs	r3, #40	@ 0x28
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	3b01      	subs	r3, #1
 8003884:	f003 0301 	and.w	r3, r3, #1
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	440b      	add	r3, r1
 800388c:	6859      	ldr	r1, [r3, #4]
 800388e:	488f      	ldr	r0, [pc, #572]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 8003890:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8003894:	4613      	mov	r3, r2
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	4413      	add	r3, r2
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	3348      	adds	r3, #72	@ 0x48
 800389e:	443b      	add	r3, r7
 80038a0:	3b28      	subs	r3, #40	@ 0x28
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	3b01      	subs	r3, #1
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	4403      	add	r3, r0
 80038b2:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80038b4:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80038b8:	4613      	mov	r3, r2
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	4413      	add	r3, r2
 80038be:	009b      	lsls	r3, r3, #2
 80038c0:	3348      	adds	r3, #72	@ 0x48
 80038c2:	443b      	add	r3, r7
 80038c4:	3b24      	subs	r3, #36	@ 0x24
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d023      	beq.n	8003914 <HAL_OSPIM_Config+0x4a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80038cc:	497f      	ldr	r1, [pc, #508]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 80038ce:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80038d2:	4613      	mov	r3, r2
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	4413      	add	r3, r2
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	3348      	adds	r3, #72	@ 0x48
 80038dc:	443b      	add	r3, r7
 80038de:	3b24      	subs	r3, #36	@ 0x24
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	3b01      	subs	r3, #1
 80038e4:	f003 0301 	and.w	r3, r3, #1
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	440b      	add	r3, r1
 80038ec:	6859      	ldr	r1, [r3, #4]
 80038ee:	4877      	ldr	r0, [pc, #476]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 80038f0:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80038f4:	4613      	mov	r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	4413      	add	r3, r2
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	3348      	adds	r3, #72	@ 0x48
 80038fe:	443b      	add	r3, r7
 8003900:	3b24      	subs	r3, #36	@ 0x24
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	3b01      	subs	r3, #1
 8003906:	f003 0301 	and.w	r3, r3, #1
 800390a:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	4403      	add	r3, r0
 8003912:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8003914:	4a6d      	ldr	r2, [pc, #436]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	3b01      	subs	r3, #1
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	4413      	add	r3, r2
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003928:	025b      	lsls	r3, r3, #9
 800392a:	431a      	orrs	r2, r3
 800392c:	4967      	ldr	r1, [pc, #412]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	3b01      	subs	r3, #1
 8003934:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	440b      	add	r3, r1
 800393c:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800393e:	4a63      	ldr	r2, [pc, #396]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	3b01      	subs	r3, #1
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	4413      	add	r3, r2
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f023 0203 	bic.w	r2, r3, #3
 8003950:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	431a      	orrs	r2, r3
 8003956:	495d      	ldr	r1, [pc, #372]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	3b01      	subs	r3, #1
 800395e:	f042 0201 	orr.w	r2, r2, #1
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	440b      	add	r3, r1
 8003966:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d014      	beq.n	800399a <HAL_OSPIM_Config+0x52a>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8003970:	4a56      	ldr	r2, [pc, #344]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	3b01      	subs	r3, #1
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	4413      	add	r3, r2
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003984:	015b      	lsls	r3, r3, #5
 8003986:	431a      	orrs	r2, r3
 8003988:	4950      	ldr	r1, [pc, #320]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	3b01      	subs	r3, #1
 8003990:	f042 0210 	orr.w	r2, r2, #16
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	440b      	add	r3, r1
 8003998:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d019      	beq.n	80039da <HAL_OSPIM_Config+0x56a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80039a6:	4a49      	ldr	r2, [pc, #292]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	3b01      	subs	r3, #1
 80039ae:	f003 0301 	and.w	r3, r3, #1
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	4413      	add	r3, r2
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80039bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039be:	049b      	lsls	r3, r3, #18
 80039c0:	431a      	orrs	r2, r3
 80039c2:	4942      	ldr	r1, [pc, #264]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	3b01      	subs	r3, #1
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	440b      	add	r3, r1
 80039d6:	605a      	str	r2, [r3, #4]
 80039d8:	e01c      	b.n	8003a14 <HAL_OSPIM_Config+0x5a4>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d018      	beq.n	8003a14 <HAL_OSPIM_Config+0x5a4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80039e2:	4a3a      	ldr	r2, [pc, #232]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	3b01      	subs	r3, #1
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	4413      	add	r3, r2
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80039f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039fa:	069b      	lsls	r3, r3, #26
 80039fc:	431a      	orrs	r2, r3
 80039fe:	4933      	ldr	r1, [pc, #204]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	3b01      	subs	r3, #1
 8003a06:	f003 0301 	and.w	r3, r3, #1
 8003a0a:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	440b      	add	r3, r1
 8003a12:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d019      	beq.n	8003a54 <HAL_OSPIM_Config+0x5e4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003a20:	4a2a      	ldr	r2, [pc, #168]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	3b01      	subs	r3, #1
 8003a28:	f003 0301 	and.w	r3, r3, #1
 8003a2c:	009b      	lsls	r3, r3, #2
 8003a2e:	4413      	add	r3, r2
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003a36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a38:	049b      	lsls	r3, r3, #18
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	4923      	ldr	r1, [pc, #140]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	3b01      	subs	r3, #1
 8003a44:	f003 0301 	and.w	r3, r3, #1
 8003a48:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	440b      	add	r3, r1
 8003a50:	605a      	str	r2, [r3, #4]
 8003a52:	e01c      	b.n	8003a8e <HAL_OSPIM_Config+0x61e>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	691b      	ldr	r3, [r3, #16]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d018      	beq.n	8003a8e <HAL_OSPIM_Config+0x61e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003a5c:	4a1b      	ldr	r2, [pc, #108]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	691b      	ldr	r3, [r3, #16]
 8003a62:	3b01      	subs	r3, #1
 8003a64:	f003 0301 	and.w	r3, r3, #1
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	4413      	add	r3, r2
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8003a72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a74:	069b      	lsls	r3, r3, #26
 8003a76:	431a      	orrs	r2, r3
 8003a78:	4914      	ldr	r1, [pc, #80]	@ (8003acc <HAL_OSPIM_Config+0x65c>)
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	440b      	add	r3, r1
 8003a8c:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8003a8e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8003a92:	f003 0301 	and.w	r3, r3, #1
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d005      	beq.n	8003aa6 <HAL_OSPIM_Config+0x636>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8003a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ad0 <HAL_OSPIM_Config+0x660>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a0c      	ldr	r2, [pc, #48]	@ (8003ad0 <HAL_OSPIM_Config+0x660>)
 8003aa0:	f043 0301 	orr.w	r3, r3, #1
 8003aa4:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8003aa6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d005      	beq.n	8003abe <HAL_OSPIM_Config+0x64e>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8003ab2:	4b08      	ldr	r3, [pc, #32]	@ (8003ad4 <HAL_OSPIM_Config+0x664>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a07      	ldr	r2, [pc, #28]	@ (8003ad4 <HAL_OSPIM_Config+0x664>)
 8003ab8:	f043 0301 	orr.w	r3, r3, #1
 8003abc:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8003abe:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3748      	adds	r7, #72	@ 0x48
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	50061c00 	.word	0x50061c00
 8003ad0:	a0001000 	.word	0xa0001000
 8003ad4:	a0001400 	.word	0xa0001400

08003ad8 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	603b      	str	r3, [r7, #0]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8003ae8:	e01a      	b.n	8003b20 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003aea:	69bb      	ldr	r3, [r7, #24]
 8003aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003af0:	d016      	beq.n	8003b20 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003af2:	f7fe f80d 	bl	8001b10 <HAL_GetTick>
 8003af6:	4602      	mov	r2, r0
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	69ba      	ldr	r2, [r7, #24]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d302      	bcc.n	8003b08 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d10b      	bne.n	8003b20 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b0e:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b14:	f043 0201 	orr.w	r2, r3, #1
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e00e      	b.n	8003b3e <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	6a1a      	ldr	r2, [r3, #32]
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	4013      	ands	r3, r2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	bf14      	ite	ne
 8003b2e:	2301      	movne	r3, #1
 8003b30:	2300      	moveq	r3, #0
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	461a      	mov	r2, r3
 8003b36:	79fb      	ldrb	r3, [r7, #7]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d1d6      	bne.n	8003aea <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3710      	adds	r7, #16
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
	...

08003b48 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b087      	sub	sp, #28
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	4603      	mov	r3, r0
 8003b50:	6039      	str	r1, [r7, #0]
 8003b52:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8003b54:	2300      	movs	r3, #0
 8003b56:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8003b5c:	79fb      	ldrb	r3, [r7, #7]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d005      	beq.n	8003b6e <OSPIM_GetConfig+0x26>
 8003b62:	79fb      	ldrb	r3, [r7, #7]
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d802      	bhi.n	8003b6e <OSPIM_GetConfig+0x26>
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d102      	bne.n	8003b74 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	75fb      	strb	r3, [r7, #23]
 8003b72:	e08e      	b.n	8003c92 <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	2200      	movs	r2, #0
 8003b78:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	2200      	movs	r2, #0
 8003b84:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8003b92:	79fb      	ldrb	r3, [r7, #7]
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d101      	bne.n	8003b9c <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8003b98:	4b41      	ldr	r3, [pc, #260]	@ (8003ca0 <OSPIM_GetConfig+0x158>)
 8003b9a:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	60fb      	str	r3, [r7, #12]
 8003ba0:	e074      	b.n	8003c8c <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 8003ba2:	4a40      	ldr	r2, [pc, #256]	@ (8003ca4 <OSPIM_GetConfig+0x15c>)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	4413      	add	r3, r2
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	f003 0301 	and.w	r3, r3, #1
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d00a      	beq.n	8003bce <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8003bb8:	68ba      	ldr	r2, [r7, #8]
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	4053      	eors	r3, r2
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d103      	bne.n	8003bce <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	1c5a      	adds	r2, r3, #1
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	f003 0310 	and.w	r3, r3, #16
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d00a      	beq.n	8003bee <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8003bd8:	68ba      	ldr	r2, [r7, #8]
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	4053      	eors	r3, r2
 8003bde:	f003 0320 	and.w	r3, r3, #32
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d103      	bne.n	8003bee <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	1c5a      	adds	r2, r3, #1
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00a      	beq.n	8003c0e <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	4053      	eors	r3, r2
 8003bfe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d103      	bne.n	8003c0e <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	1c5a      	adds	r2, r3, #1
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d018      	beq.n	8003c4a <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8003c18:	68ba      	ldr	r2, [r7, #8]
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	4053      	eors	r3, r2
 8003c1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d111      	bne.n	8003c4a <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d106      	bne.n	8003c3e <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	3301      	adds	r3, #1
 8003c34:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	60da      	str	r2, [r3, #12]
 8003c3c:	e005      	b.n	8003c4a <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	3301      	adds	r3, #1
 8003c42:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d018      	beq.n	8003c86 <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8003c54:	68ba      	ldr	r2, [r7, #8]
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	4053      	eors	r3, r2
 8003c5a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d111      	bne.n	8003c86 <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d106      	bne.n	8003c7a <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	3301      	adds	r3, #1
 8003c70:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	611a      	str	r2, [r3, #16]
 8003c78:	e005      	b.n	8003c86 <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	3301      	adds	r3, #1
 8003c8a:	60fb      	str	r3, [r7, #12]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d987      	bls.n	8003ba2 <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 8003c92:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	371c      	adds	r7, #28
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr
 8003ca0:	04040222 	.word	0x04040222
 8003ca4:	50061c00 	.word	0x50061c00

08003ca8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cac:	4b05      	ldr	r3, [pc, #20]	@ (8003cc4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a04      	ldr	r2, [pc, #16]	@ (8003cc4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003cb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cb6:	6013      	str	r3, [r2, #0]
}
 8003cb8:	bf00      	nop
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop
 8003cc4:	40007000 	.word	0x40007000

08003cc8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003ccc:	4b0d      	ldr	r3, [pc, #52]	@ (8003d04 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003cd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cd8:	d102      	bne.n	8003ce0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003cda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003cde:	e00b      	b.n	8003cf8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003ce0:	4b08      	ldr	r3, [pc, #32]	@ (8003d04 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003ce2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ce6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cee:	d102      	bne.n	8003cf6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003cf0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003cf4:	e000      	b.n	8003cf8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003cf6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	40007000 	.word	0x40007000

08003d08 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b085      	sub	sp, #20
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d141      	bne.n	8003d9a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d16:	4b4b      	ldr	r3, [pc, #300]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d22:	d131      	bne.n	8003d88 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d24:	4b47      	ldr	r3, [pc, #284]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d2a:	4a46      	ldr	r2, [pc, #280]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d34:	4b43      	ldr	r3, [pc, #268]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d3c:	4a41      	ldr	r2, [pc, #260]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d42:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003d44:	4b40      	ldr	r3, [pc, #256]	@ (8003e48 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2232      	movs	r2, #50	@ 0x32
 8003d4a:	fb02 f303 	mul.w	r3, r2, r3
 8003d4e:	4a3f      	ldr	r2, [pc, #252]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003d50:	fba2 2303 	umull	r2, r3, r2, r3
 8003d54:	0c9b      	lsrs	r3, r3, #18
 8003d56:	3301      	adds	r3, #1
 8003d58:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d5a:	e002      	b.n	8003d62 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d62:	4b38      	ldr	r3, [pc, #224]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d6e:	d102      	bne.n	8003d76 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d1f2      	bne.n	8003d5c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d76:	4b33      	ldr	r3, [pc, #204]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d78:	695b      	ldr	r3, [r3, #20]
 8003d7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d82:	d158      	bne.n	8003e36 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e057      	b.n	8003e38 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d88:	4b2e      	ldr	r3, [pc, #184]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d8e:	4a2d      	ldr	r2, [pc, #180]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d94:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003d98:	e04d      	b.n	8003e36 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003da0:	d141      	bne.n	8003e26 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003da2:	4b28      	ldr	r3, [pc, #160]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003daa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dae:	d131      	bne.n	8003e14 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003db0:	4b24      	ldr	r3, [pc, #144]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003db2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003db6:	4a23      	ldr	r2, [pc, #140]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003db8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dbc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003dc0:	4b20      	ldr	r3, [pc, #128]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003dc8:	4a1e      	ldr	r2, [pc, #120]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003dce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003dd0:	4b1d      	ldr	r3, [pc, #116]	@ (8003e48 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2232      	movs	r2, #50	@ 0x32
 8003dd6:	fb02 f303 	mul.w	r3, r2, r3
 8003dda:	4a1c      	ldr	r2, [pc, #112]	@ (8003e4c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8003de0:	0c9b      	lsrs	r3, r3, #18
 8003de2:	3301      	adds	r3, #1
 8003de4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003de6:	e002      	b.n	8003dee <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	3b01      	subs	r3, #1
 8003dec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003dee:	4b15      	ldr	r3, [pc, #84]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003df0:	695b      	ldr	r3, [r3, #20]
 8003df2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003df6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dfa:	d102      	bne.n	8003e02 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1f2      	bne.n	8003de8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e02:	4b10      	ldr	r3, [pc, #64]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e0e:	d112      	bne.n	8003e36 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003e10:	2303      	movs	r3, #3
 8003e12:	e011      	b.n	8003e38 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e14:	4b0b      	ldr	r3, [pc, #44]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e1a:	4a0a      	ldr	r2, [pc, #40]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003e24:	e007      	b.n	8003e36 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003e26:	4b07      	ldr	r3, [pc, #28]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e2e:	4a05      	ldr	r2, [pc, #20]	@ (8003e44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e30:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e34:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003e36:	2300      	movs	r3, #0
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3714      	adds	r7, #20
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr
 8003e44:	40007000 	.word	0x40007000
 8003e48:	20000004 	.word	0x20000004
 8003e4c:	431bde83 	.word	0x431bde83

08003e50 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b088      	sub	sp, #32
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d102      	bne.n	8003e64 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	f000 bc08 	b.w	8004674 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e64:	4b96      	ldr	r3, [pc, #600]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	f003 030c 	and.w	r3, r3, #12
 8003e6c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e6e:	4b94      	ldr	r3, [pc, #592]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	f003 0303 	and.w	r3, r3, #3
 8003e76:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0310 	and.w	r3, r3, #16
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	f000 80e4 	beq.w	800404e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d007      	beq.n	8003e9c <HAL_RCC_OscConfig+0x4c>
 8003e8c:	69bb      	ldr	r3, [r7, #24]
 8003e8e:	2b0c      	cmp	r3, #12
 8003e90:	f040 808b 	bne.w	8003faa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	f040 8087 	bne.w	8003faa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e9c:	4b88      	ldr	r3, [pc, #544]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0302 	and.w	r3, r3, #2
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d005      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x64>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	699b      	ldr	r3, [r3, #24]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d101      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e3df      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a1a      	ldr	r2, [r3, #32]
 8003eb8:	4b81      	ldr	r3, [pc, #516]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0308 	and.w	r3, r3, #8
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d004      	beq.n	8003ece <HAL_RCC_OscConfig+0x7e>
 8003ec4:	4b7e      	ldr	r3, [pc, #504]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ecc:	e005      	b.n	8003eda <HAL_RCC_OscConfig+0x8a>
 8003ece:	4b7c      	ldr	r3, [pc, #496]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003ed0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ed4:	091b      	lsrs	r3, r3, #4
 8003ed6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d223      	bcs.n	8003f26 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a1b      	ldr	r3, [r3, #32]
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f000 fdfe 	bl	8004ae4 <RCC_SetFlashLatencyFromMSIRange>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d001      	beq.n	8003ef2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e3c0      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ef2:	4b73      	ldr	r3, [pc, #460]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a72      	ldr	r2, [pc, #456]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003ef8:	f043 0308 	orr.w	r3, r3, #8
 8003efc:	6013      	str	r3, [r2, #0]
 8003efe:	4b70      	ldr	r3, [pc, #448]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a1b      	ldr	r3, [r3, #32]
 8003f0a:	496d      	ldr	r1, [pc, #436]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f10:	4b6b      	ldr	r3, [pc, #428]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	69db      	ldr	r3, [r3, #28]
 8003f1c:	021b      	lsls	r3, r3, #8
 8003f1e:	4968      	ldr	r1, [pc, #416]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003f20:	4313      	orrs	r3, r2
 8003f22:	604b      	str	r3, [r1, #4]
 8003f24:	e025      	b.n	8003f72 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f26:	4b66      	ldr	r3, [pc, #408]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a65      	ldr	r2, [pc, #404]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003f2c:	f043 0308 	orr.w	r3, r3, #8
 8003f30:	6013      	str	r3, [r2, #0]
 8003f32:	4b63      	ldr	r3, [pc, #396]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a1b      	ldr	r3, [r3, #32]
 8003f3e:	4960      	ldr	r1, [pc, #384]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f44:	4b5e      	ldr	r3, [pc, #376]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	69db      	ldr	r3, [r3, #28]
 8003f50:	021b      	lsls	r3, r3, #8
 8003f52:	495b      	ldr	r1, [pc, #364]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d109      	bne.n	8003f72 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a1b      	ldr	r3, [r3, #32]
 8003f62:	4618      	mov	r0, r3
 8003f64:	f000 fdbe 	bl	8004ae4 <RCC_SetFlashLatencyFromMSIRange>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d001      	beq.n	8003f72 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e380      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f72:	f000 fcc1 	bl	80048f8 <HAL_RCC_GetSysClockFreq>
 8003f76:	4602      	mov	r2, r0
 8003f78:	4b51      	ldr	r3, [pc, #324]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	091b      	lsrs	r3, r3, #4
 8003f7e:	f003 030f 	and.w	r3, r3, #15
 8003f82:	4950      	ldr	r1, [pc, #320]	@ (80040c4 <HAL_RCC_OscConfig+0x274>)
 8003f84:	5ccb      	ldrb	r3, [r1, r3]
 8003f86:	f003 031f 	and.w	r3, r3, #31
 8003f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f8e:	4a4e      	ldr	r2, [pc, #312]	@ (80040c8 <HAL_RCC_OscConfig+0x278>)
 8003f90:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003f92:	4b4e      	ldr	r3, [pc, #312]	@ (80040cc <HAL_RCC_OscConfig+0x27c>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7fd fc50 	bl	800183c <HAL_InitTick>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003fa0:	7bfb      	ldrb	r3, [r7, #15]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d052      	beq.n	800404c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003fa6:	7bfb      	ldrb	r3, [r7, #15]
 8003fa8:	e364      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	699b      	ldr	r3, [r3, #24]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d032      	beq.n	8004018 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003fb2:	4b43      	ldr	r3, [pc, #268]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a42      	ldr	r2, [pc, #264]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003fb8:	f043 0301 	orr.w	r3, r3, #1
 8003fbc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003fbe:	f7fd fda7 	bl	8001b10 <HAL_GetTick>
 8003fc2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003fc4:	e008      	b.n	8003fd8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fc6:	f7fd fda3 	bl	8001b10 <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	d901      	bls.n	8003fd8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e34d      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003fd8:	4b39      	ldr	r3, [pc, #228]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d0f0      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003fe4:	4b36      	ldr	r3, [pc, #216]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a35      	ldr	r2, [pc, #212]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003fea:	f043 0308 	orr.w	r3, r3, #8
 8003fee:	6013      	str	r3, [r2, #0]
 8003ff0:	4b33      	ldr	r3, [pc, #204]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6a1b      	ldr	r3, [r3, #32]
 8003ffc:	4930      	ldr	r1, [pc, #192]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8003ffe:	4313      	orrs	r3, r2
 8004000:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004002:	4b2f      	ldr	r3, [pc, #188]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	69db      	ldr	r3, [r3, #28]
 800400e:	021b      	lsls	r3, r3, #8
 8004010:	492b      	ldr	r1, [pc, #172]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8004012:	4313      	orrs	r3, r2
 8004014:	604b      	str	r3, [r1, #4]
 8004016:	e01a      	b.n	800404e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004018:	4b29      	ldr	r3, [pc, #164]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a28      	ldr	r2, [pc, #160]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 800401e:	f023 0301 	bic.w	r3, r3, #1
 8004022:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004024:	f7fd fd74 	bl	8001b10 <HAL_GetTick>
 8004028:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800402a:	e008      	b.n	800403e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800402c:	f7fd fd70 	bl	8001b10 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b02      	cmp	r3, #2
 8004038:	d901      	bls.n	800403e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e31a      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800403e:	4b20      	ldr	r3, [pc, #128]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1f0      	bne.n	800402c <HAL_RCC_OscConfig+0x1dc>
 800404a:	e000      	b.n	800404e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800404c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0301 	and.w	r3, r3, #1
 8004056:	2b00      	cmp	r3, #0
 8004058:	d073      	beq.n	8004142 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	2b08      	cmp	r3, #8
 800405e:	d005      	beq.n	800406c <HAL_RCC_OscConfig+0x21c>
 8004060:	69bb      	ldr	r3, [r7, #24]
 8004062:	2b0c      	cmp	r3, #12
 8004064:	d10e      	bne.n	8004084 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	2b03      	cmp	r3, #3
 800406a:	d10b      	bne.n	8004084 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800406c:	4b14      	ldr	r3, [pc, #80]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d063      	beq.n	8004140 <HAL_RCC_OscConfig+0x2f0>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d15f      	bne.n	8004140 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e2f7      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800408c:	d106      	bne.n	800409c <HAL_RCC_OscConfig+0x24c>
 800408e:	4b0c      	ldr	r3, [pc, #48]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a0b      	ldr	r2, [pc, #44]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 8004094:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004098:	6013      	str	r3, [r2, #0]
 800409a:	e025      	b.n	80040e8 <HAL_RCC_OscConfig+0x298>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040a4:	d114      	bne.n	80040d0 <HAL_RCC_OscConfig+0x280>
 80040a6:	4b06      	ldr	r3, [pc, #24]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a05      	ldr	r2, [pc, #20]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 80040ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040b0:	6013      	str	r3, [r2, #0]
 80040b2:	4b03      	ldr	r3, [pc, #12]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a02      	ldr	r2, [pc, #8]	@ (80040c0 <HAL_RCC_OscConfig+0x270>)
 80040b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040bc:	6013      	str	r3, [r2, #0]
 80040be:	e013      	b.n	80040e8 <HAL_RCC_OscConfig+0x298>
 80040c0:	40021000 	.word	0x40021000
 80040c4:	0800b004 	.word	0x0800b004
 80040c8:	20000004 	.word	0x20000004
 80040cc:	20000008 	.word	0x20000008
 80040d0:	4ba0      	ldr	r3, [pc, #640]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a9f      	ldr	r2, [pc, #636]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 80040d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040da:	6013      	str	r3, [r2, #0]
 80040dc:	4b9d      	ldr	r3, [pc, #628]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a9c      	ldr	r2, [pc, #624]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 80040e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d013      	beq.n	8004118 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f0:	f7fd fd0e 	bl	8001b10 <HAL_GetTick>
 80040f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040f6:	e008      	b.n	800410a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040f8:	f7fd fd0a 	bl	8001b10 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	2b64      	cmp	r3, #100	@ 0x64
 8004104:	d901      	bls.n	800410a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e2b4      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800410a:	4b92      	ldr	r3, [pc, #584]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d0f0      	beq.n	80040f8 <HAL_RCC_OscConfig+0x2a8>
 8004116:	e014      	b.n	8004142 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004118:	f7fd fcfa 	bl	8001b10 <HAL_GetTick>
 800411c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800411e:	e008      	b.n	8004132 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004120:	f7fd fcf6 	bl	8001b10 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	2b64      	cmp	r3, #100	@ 0x64
 800412c:	d901      	bls.n	8004132 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e2a0      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004132:	4b88      	ldr	r3, [pc, #544]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d1f0      	bne.n	8004120 <HAL_RCC_OscConfig+0x2d0>
 800413e:	e000      	b.n	8004142 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004140:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0302 	and.w	r3, r3, #2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d060      	beq.n	8004210 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	2b04      	cmp	r3, #4
 8004152:	d005      	beq.n	8004160 <HAL_RCC_OscConfig+0x310>
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	2b0c      	cmp	r3, #12
 8004158:	d119      	bne.n	800418e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	2b02      	cmp	r3, #2
 800415e:	d116      	bne.n	800418e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004160:	4b7c      	ldr	r3, [pc, #496]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004168:	2b00      	cmp	r3, #0
 800416a:	d005      	beq.n	8004178 <HAL_RCC_OscConfig+0x328>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d101      	bne.n	8004178 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e27d      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004178:	4b76      	ldr	r3, [pc, #472]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	061b      	lsls	r3, r3, #24
 8004186:	4973      	ldr	r1, [pc, #460]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 8004188:	4313      	orrs	r3, r2
 800418a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800418c:	e040      	b.n	8004210 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d023      	beq.n	80041de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004196:	4b6f      	ldr	r3, [pc, #444]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a6e      	ldr	r2, [pc, #440]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 800419c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041a2:	f7fd fcb5 	bl	8001b10 <HAL_GetTick>
 80041a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041a8:	e008      	b.n	80041bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041aa:	f7fd fcb1 	bl	8001b10 <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	2b02      	cmp	r3, #2
 80041b6:	d901      	bls.n	80041bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80041b8:	2303      	movs	r3, #3
 80041ba:	e25b      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041bc:	4b65      	ldr	r3, [pc, #404]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d0f0      	beq.n	80041aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041c8:	4b62      	ldr	r3, [pc, #392]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	691b      	ldr	r3, [r3, #16]
 80041d4:	061b      	lsls	r3, r3, #24
 80041d6:	495f      	ldr	r1, [pc, #380]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	604b      	str	r3, [r1, #4]
 80041dc:	e018      	b.n	8004210 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041de:	4b5d      	ldr	r3, [pc, #372]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a5c      	ldr	r2, [pc, #368]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 80041e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80041e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ea:	f7fd fc91 	bl	8001b10 <HAL_GetTick>
 80041ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041f0:	e008      	b.n	8004204 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041f2:	f7fd fc8d 	bl	8001b10 <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d901      	bls.n	8004204 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e237      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004204:	4b53      	ldr	r3, [pc, #332]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800420c:	2b00      	cmp	r3, #0
 800420e:	d1f0      	bne.n	80041f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0308 	and.w	r3, r3, #8
 8004218:	2b00      	cmp	r3, #0
 800421a:	d03c      	beq.n	8004296 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	695b      	ldr	r3, [r3, #20]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d01c      	beq.n	800425e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004224:	4b4b      	ldr	r3, [pc, #300]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 8004226:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800422a:	4a4a      	ldr	r2, [pc, #296]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 800422c:	f043 0301 	orr.w	r3, r3, #1
 8004230:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004234:	f7fd fc6c 	bl	8001b10 <HAL_GetTick>
 8004238:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800423a:	e008      	b.n	800424e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800423c:	f7fd fc68 	bl	8001b10 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	2b02      	cmp	r3, #2
 8004248:	d901      	bls.n	800424e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e212      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800424e:	4b41      	ldr	r3, [pc, #260]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 8004250:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004254:	f003 0302 	and.w	r3, r3, #2
 8004258:	2b00      	cmp	r3, #0
 800425a:	d0ef      	beq.n	800423c <HAL_RCC_OscConfig+0x3ec>
 800425c:	e01b      	b.n	8004296 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800425e:	4b3d      	ldr	r3, [pc, #244]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 8004260:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004264:	4a3b      	ldr	r2, [pc, #236]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 8004266:	f023 0301 	bic.w	r3, r3, #1
 800426a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800426e:	f7fd fc4f 	bl	8001b10 <HAL_GetTick>
 8004272:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004274:	e008      	b.n	8004288 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004276:	f7fd fc4b 	bl	8001b10 <HAL_GetTick>
 800427a:	4602      	mov	r2, r0
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	2b02      	cmp	r3, #2
 8004282:	d901      	bls.n	8004288 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004284:	2303      	movs	r3, #3
 8004286:	e1f5      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004288:	4b32      	ldr	r3, [pc, #200]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 800428a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800428e:	f003 0302 	and.w	r3, r3, #2
 8004292:	2b00      	cmp	r3, #0
 8004294:	d1ef      	bne.n	8004276 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0304 	and.w	r3, r3, #4
 800429e:	2b00      	cmp	r3, #0
 80042a0:	f000 80a6 	beq.w	80043f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042a4:	2300      	movs	r3, #0
 80042a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80042a8:	4b2a      	ldr	r3, [pc, #168]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 80042aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d10d      	bne.n	80042d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042b4:	4b27      	ldr	r3, [pc, #156]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 80042b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042b8:	4a26      	ldr	r2, [pc, #152]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 80042ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042be:	6593      	str	r3, [r2, #88]	@ 0x58
 80042c0:	4b24      	ldr	r3, [pc, #144]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 80042c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042c8:	60bb      	str	r3, [r7, #8]
 80042ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042cc:	2301      	movs	r3, #1
 80042ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042d0:	4b21      	ldr	r3, [pc, #132]	@ (8004358 <HAL_RCC_OscConfig+0x508>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d118      	bne.n	800430e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042dc:	4b1e      	ldr	r3, [pc, #120]	@ (8004358 <HAL_RCC_OscConfig+0x508>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a1d      	ldr	r2, [pc, #116]	@ (8004358 <HAL_RCC_OscConfig+0x508>)
 80042e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042e8:	f7fd fc12 	bl	8001b10 <HAL_GetTick>
 80042ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042ee:	e008      	b.n	8004302 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042f0:	f7fd fc0e 	bl	8001b10 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d901      	bls.n	8004302 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e1b8      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004302:	4b15      	ldr	r3, [pc, #84]	@ (8004358 <HAL_RCC_OscConfig+0x508>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800430a:	2b00      	cmp	r3, #0
 800430c:	d0f0      	beq.n	80042f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	2b01      	cmp	r3, #1
 8004314:	d108      	bne.n	8004328 <HAL_RCC_OscConfig+0x4d8>
 8004316:	4b0f      	ldr	r3, [pc, #60]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 8004318:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800431c:	4a0d      	ldr	r2, [pc, #52]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 800431e:	f043 0301 	orr.w	r3, r3, #1
 8004322:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004326:	e029      	b.n	800437c <HAL_RCC_OscConfig+0x52c>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	2b05      	cmp	r3, #5
 800432e:	d115      	bne.n	800435c <HAL_RCC_OscConfig+0x50c>
 8004330:	4b08      	ldr	r3, [pc, #32]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 8004332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004336:	4a07      	ldr	r2, [pc, #28]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 8004338:	f043 0304 	orr.w	r3, r3, #4
 800433c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004340:	4b04      	ldr	r3, [pc, #16]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 8004342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004346:	4a03      	ldr	r2, [pc, #12]	@ (8004354 <HAL_RCC_OscConfig+0x504>)
 8004348:	f043 0301 	orr.w	r3, r3, #1
 800434c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004350:	e014      	b.n	800437c <HAL_RCC_OscConfig+0x52c>
 8004352:	bf00      	nop
 8004354:	40021000 	.word	0x40021000
 8004358:	40007000 	.word	0x40007000
 800435c:	4b9d      	ldr	r3, [pc, #628]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 800435e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004362:	4a9c      	ldr	r2, [pc, #624]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 8004364:	f023 0301 	bic.w	r3, r3, #1
 8004368:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800436c:	4b99      	ldr	r3, [pc, #612]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 800436e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004372:	4a98      	ldr	r2, [pc, #608]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 8004374:	f023 0304 	bic.w	r3, r3, #4
 8004378:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d016      	beq.n	80043b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004384:	f7fd fbc4 	bl	8001b10 <HAL_GetTick>
 8004388:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800438a:	e00a      	b.n	80043a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800438c:	f7fd fbc0 	bl	8001b10 <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	f241 3288 	movw	r2, #5000	@ 0x1388
 800439a:	4293      	cmp	r3, r2
 800439c:	d901      	bls.n	80043a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800439e:	2303      	movs	r3, #3
 80043a0:	e168      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043a2:	4b8c      	ldr	r3, [pc, #560]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 80043a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043a8:	f003 0302 	and.w	r3, r3, #2
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d0ed      	beq.n	800438c <HAL_RCC_OscConfig+0x53c>
 80043b0:	e015      	b.n	80043de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043b2:	f7fd fbad 	bl	8001b10 <HAL_GetTick>
 80043b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80043b8:	e00a      	b.n	80043d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043ba:	f7fd fba9 	bl	8001b10 <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d901      	bls.n	80043d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80043cc:	2303      	movs	r3, #3
 80043ce:	e151      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80043d0:	4b80      	ldr	r3, [pc, #512]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 80043d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043d6:	f003 0302 	and.w	r3, r3, #2
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1ed      	bne.n	80043ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043de:	7ffb      	ldrb	r3, [r7, #31]
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d105      	bne.n	80043f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043e4:	4b7b      	ldr	r3, [pc, #492]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 80043e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043e8:	4a7a      	ldr	r2, [pc, #488]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 80043ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043ee:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 0320 	and.w	r3, r3, #32
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d03c      	beq.n	8004476 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004400:	2b00      	cmp	r3, #0
 8004402:	d01c      	beq.n	800443e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004404:	4b73      	ldr	r3, [pc, #460]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 8004406:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800440a:	4a72      	ldr	r2, [pc, #456]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 800440c:	f043 0301 	orr.w	r3, r3, #1
 8004410:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004414:	f7fd fb7c 	bl	8001b10 <HAL_GetTick>
 8004418:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800441a:	e008      	b.n	800442e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800441c:	f7fd fb78 	bl	8001b10 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b02      	cmp	r3, #2
 8004428:	d901      	bls.n	800442e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e122      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800442e:	4b69      	ldr	r3, [pc, #420]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 8004430:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004434:	f003 0302 	and.w	r3, r3, #2
 8004438:	2b00      	cmp	r3, #0
 800443a:	d0ef      	beq.n	800441c <HAL_RCC_OscConfig+0x5cc>
 800443c:	e01b      	b.n	8004476 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800443e:	4b65      	ldr	r3, [pc, #404]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 8004440:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004444:	4a63      	ldr	r2, [pc, #396]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 8004446:	f023 0301 	bic.w	r3, r3, #1
 800444a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800444e:	f7fd fb5f 	bl	8001b10 <HAL_GetTick>
 8004452:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004454:	e008      	b.n	8004468 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004456:	f7fd fb5b 	bl	8001b10 <HAL_GetTick>
 800445a:	4602      	mov	r2, r0
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	2b02      	cmp	r3, #2
 8004462:	d901      	bls.n	8004468 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	e105      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004468:	4b5a      	ldr	r3, [pc, #360]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 800446a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800446e:	f003 0302 	and.w	r3, r3, #2
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1ef      	bne.n	8004456 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800447a:	2b00      	cmp	r3, #0
 800447c:	f000 80f9 	beq.w	8004672 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004484:	2b02      	cmp	r3, #2
 8004486:	f040 80cf 	bne.w	8004628 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800448a:	4b52      	ldr	r3, [pc, #328]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	f003 0203 	and.w	r2, r3, #3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800449a:	429a      	cmp	r2, r3
 800449c:	d12c      	bne.n	80044f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a8:	3b01      	subs	r3, #1
 80044aa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d123      	bne.n	80044f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044ba:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80044bc:	429a      	cmp	r2, r3
 80044be:	d11b      	bne.n	80044f8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ca:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d113      	bne.n	80044f8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044da:	085b      	lsrs	r3, r3, #1
 80044dc:	3b01      	subs	r3, #1
 80044de:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d109      	bne.n	80044f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ee:	085b      	lsrs	r3, r3, #1
 80044f0:	3b01      	subs	r3, #1
 80044f2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d071      	beq.n	80045dc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80044f8:	69bb      	ldr	r3, [r7, #24]
 80044fa:	2b0c      	cmp	r3, #12
 80044fc:	d068      	beq.n	80045d0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80044fe:	4b35      	ldr	r3, [pc, #212]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d105      	bne.n	8004516 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800450a:	4b32      	ldr	r3, [pc, #200]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d001      	beq.n	800451a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e0ac      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800451a:	4b2e      	ldr	r3, [pc, #184]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a2d      	ldr	r2, [pc, #180]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 8004520:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004524:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004526:	f7fd faf3 	bl	8001b10 <HAL_GetTick>
 800452a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800452c:	e008      	b.n	8004540 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800452e:	f7fd faef 	bl	8001b10 <HAL_GetTick>
 8004532:	4602      	mov	r2, r0
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	1ad3      	subs	r3, r2, r3
 8004538:	2b02      	cmp	r3, #2
 800453a:	d901      	bls.n	8004540 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800453c:	2303      	movs	r3, #3
 800453e:	e099      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004540:	4b24      	ldr	r3, [pc, #144]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1f0      	bne.n	800452e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800454c:	4b21      	ldr	r3, [pc, #132]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 800454e:	68da      	ldr	r2, [r3, #12]
 8004550:	4b21      	ldr	r3, [pc, #132]	@ (80045d8 <HAL_RCC_OscConfig+0x788>)
 8004552:	4013      	ands	r3, r2
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800455c:	3a01      	subs	r2, #1
 800455e:	0112      	lsls	r2, r2, #4
 8004560:	4311      	orrs	r1, r2
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004566:	0212      	lsls	r2, r2, #8
 8004568:	4311      	orrs	r1, r2
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800456e:	0852      	lsrs	r2, r2, #1
 8004570:	3a01      	subs	r2, #1
 8004572:	0552      	lsls	r2, r2, #21
 8004574:	4311      	orrs	r1, r2
 8004576:	687a      	ldr	r2, [r7, #4]
 8004578:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800457a:	0852      	lsrs	r2, r2, #1
 800457c:	3a01      	subs	r2, #1
 800457e:	0652      	lsls	r2, r2, #25
 8004580:	4311      	orrs	r1, r2
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004586:	06d2      	lsls	r2, r2, #27
 8004588:	430a      	orrs	r2, r1
 800458a:	4912      	ldr	r1, [pc, #72]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 800458c:	4313      	orrs	r3, r2
 800458e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004590:	4b10      	ldr	r3, [pc, #64]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a0f      	ldr	r2, [pc, #60]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 8004596:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800459a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800459c:	4b0d      	ldr	r3, [pc, #52]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	4a0c      	ldr	r2, [pc, #48]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 80045a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045a6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80045a8:	f7fd fab2 	bl	8001b10 <HAL_GetTick>
 80045ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045ae:	e008      	b.n	80045c2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045b0:	f7fd faae 	bl	8001b10 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d901      	bls.n	80045c2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e058      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045c2:	4b04      	ldr	r3, [pc, #16]	@ (80045d4 <HAL_RCC_OscConfig+0x784>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d0f0      	beq.n	80045b0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80045ce:	e050      	b.n	8004672 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e04f      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
 80045d4:	40021000 	.word	0x40021000
 80045d8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045dc:	4b27      	ldr	r3, [pc, #156]	@ (800467c <HAL_RCC_OscConfig+0x82c>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d144      	bne.n	8004672 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80045e8:	4b24      	ldr	r3, [pc, #144]	@ (800467c <HAL_RCC_OscConfig+0x82c>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a23      	ldr	r2, [pc, #140]	@ (800467c <HAL_RCC_OscConfig+0x82c>)
 80045ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045f2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80045f4:	4b21      	ldr	r3, [pc, #132]	@ (800467c <HAL_RCC_OscConfig+0x82c>)
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	4a20      	ldr	r2, [pc, #128]	@ (800467c <HAL_RCC_OscConfig+0x82c>)
 80045fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045fe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004600:	f7fd fa86 	bl	8001b10 <HAL_GetTick>
 8004604:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004606:	e008      	b.n	800461a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004608:	f7fd fa82 	bl	8001b10 <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	2b02      	cmp	r3, #2
 8004614:	d901      	bls.n	800461a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e02c      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800461a:	4b18      	ldr	r3, [pc, #96]	@ (800467c <HAL_RCC_OscConfig+0x82c>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d0f0      	beq.n	8004608 <HAL_RCC_OscConfig+0x7b8>
 8004626:	e024      	b.n	8004672 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	2b0c      	cmp	r3, #12
 800462c:	d01f      	beq.n	800466e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800462e:	4b13      	ldr	r3, [pc, #76]	@ (800467c <HAL_RCC_OscConfig+0x82c>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a12      	ldr	r2, [pc, #72]	@ (800467c <HAL_RCC_OscConfig+0x82c>)
 8004634:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004638:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800463a:	f7fd fa69 	bl	8001b10 <HAL_GetTick>
 800463e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004640:	e008      	b.n	8004654 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004642:	f7fd fa65 	bl	8001b10 <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	2b02      	cmp	r3, #2
 800464e:	d901      	bls.n	8004654 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004650:	2303      	movs	r3, #3
 8004652:	e00f      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004654:	4b09      	ldr	r3, [pc, #36]	@ (800467c <HAL_RCC_OscConfig+0x82c>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800465c:	2b00      	cmp	r3, #0
 800465e:	d1f0      	bne.n	8004642 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004660:	4b06      	ldr	r3, [pc, #24]	@ (800467c <HAL_RCC_OscConfig+0x82c>)
 8004662:	68da      	ldr	r2, [r3, #12]
 8004664:	4905      	ldr	r1, [pc, #20]	@ (800467c <HAL_RCC_OscConfig+0x82c>)
 8004666:	4b06      	ldr	r3, [pc, #24]	@ (8004680 <HAL_RCC_OscConfig+0x830>)
 8004668:	4013      	ands	r3, r2
 800466a:	60cb      	str	r3, [r1, #12]
 800466c:	e001      	b.n	8004672 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e000      	b.n	8004674 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3720      	adds	r7, #32
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}
 800467c:	40021000 	.word	0x40021000
 8004680:	feeefffc 	.word	0xfeeefffc

08004684 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b086      	sub	sp, #24
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800468e:	2300      	movs	r3, #0
 8004690:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d101      	bne.n	800469c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e11d      	b.n	80048d8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800469c:	4b90      	ldr	r3, [pc, #576]	@ (80048e0 <HAL_RCC_ClockConfig+0x25c>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 030f 	and.w	r3, r3, #15
 80046a4:	683a      	ldr	r2, [r7, #0]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d910      	bls.n	80046cc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046aa:	4b8d      	ldr	r3, [pc, #564]	@ (80048e0 <HAL_RCC_ClockConfig+0x25c>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f023 020f 	bic.w	r2, r3, #15
 80046b2:	498b      	ldr	r1, [pc, #556]	@ (80048e0 <HAL_RCC_ClockConfig+0x25c>)
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ba:	4b89      	ldr	r3, [pc, #548]	@ (80048e0 <HAL_RCC_ClockConfig+0x25c>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 030f 	and.w	r3, r3, #15
 80046c2:	683a      	ldr	r2, [r7, #0]
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d001      	beq.n	80046cc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e105      	b.n	80048d8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0302 	and.w	r3, r3, #2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d010      	beq.n	80046fa <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	689a      	ldr	r2, [r3, #8]
 80046dc:	4b81      	ldr	r3, [pc, #516]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d908      	bls.n	80046fa <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046e8:	4b7e      	ldr	r3, [pc, #504]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	497b      	ldr	r1, [pc, #492]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0301 	and.w	r3, r3, #1
 8004702:	2b00      	cmp	r3, #0
 8004704:	d079      	beq.n	80047fa <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	2b03      	cmp	r3, #3
 800470c:	d11e      	bne.n	800474c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800470e:	4b75      	ldr	r3, [pc, #468]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d101      	bne.n	800471e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e0dc      	b.n	80048d8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800471e:	f000 fa3b 	bl	8004b98 <RCC_GetSysClockFreqFromPLLSource>
 8004722:	4603      	mov	r3, r0
 8004724:	4a70      	ldr	r2, [pc, #448]	@ (80048e8 <HAL_RCC_ClockConfig+0x264>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d946      	bls.n	80047b8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800472a:	4b6e      	ldr	r3, [pc, #440]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d140      	bne.n	80047b8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004736:	4b6b      	ldr	r3, [pc, #428]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800473e:	4a69      	ldr	r2, [pc, #420]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 8004740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004744:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004746:	2380      	movs	r3, #128	@ 0x80
 8004748:	617b      	str	r3, [r7, #20]
 800474a:	e035      	b.n	80047b8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	2b02      	cmp	r3, #2
 8004752:	d107      	bne.n	8004764 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004754:	4b63      	ldr	r3, [pc, #396]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800475c:	2b00      	cmp	r3, #0
 800475e:	d115      	bne.n	800478c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e0b9      	b.n	80048d8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d107      	bne.n	800477c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800476c:	4b5d      	ldr	r3, [pc, #372]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0302 	and.w	r3, r3, #2
 8004774:	2b00      	cmp	r3, #0
 8004776:	d109      	bne.n	800478c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	e0ad      	b.n	80048d8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800477c:	4b59      	ldr	r3, [pc, #356]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004784:	2b00      	cmp	r3, #0
 8004786:	d101      	bne.n	800478c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e0a5      	b.n	80048d8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800478c:	f000 f8b4 	bl	80048f8 <HAL_RCC_GetSysClockFreq>
 8004790:	4603      	mov	r3, r0
 8004792:	4a55      	ldr	r2, [pc, #340]	@ (80048e8 <HAL_RCC_ClockConfig+0x264>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d90f      	bls.n	80047b8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004798:	4b52      	ldr	r3, [pc, #328]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d109      	bne.n	80047b8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80047a4:	4b4f      	ldr	r3, [pc, #316]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047ac:	4a4d      	ldr	r2, [pc, #308]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 80047ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047b2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80047b4:	2380      	movs	r3, #128	@ 0x80
 80047b6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80047b8:	4b4a      	ldr	r3, [pc, #296]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	f023 0203 	bic.w	r2, r3, #3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	4947      	ldr	r1, [pc, #284]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 80047c6:	4313      	orrs	r3, r2
 80047c8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047ca:	f7fd f9a1 	bl	8001b10 <HAL_GetTick>
 80047ce:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047d0:	e00a      	b.n	80047e8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047d2:	f7fd f99d 	bl	8001b10 <HAL_GetTick>
 80047d6:	4602      	mov	r2, r0
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d901      	bls.n	80047e8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e077      	b.n	80048d8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047e8:	4b3e      	ldr	r3, [pc, #248]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	f003 020c 	and.w	r2, r3, #12
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d1eb      	bne.n	80047d2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	2b80      	cmp	r3, #128	@ 0x80
 80047fe:	d105      	bne.n	800480c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004800:	4b38      	ldr	r3, [pc, #224]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	4a37      	ldr	r2, [pc, #220]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 8004806:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800480a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0302 	and.w	r3, r3, #2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d010      	beq.n	800483a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689a      	ldr	r2, [r3, #8]
 800481c:	4b31      	ldr	r3, [pc, #196]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004824:	429a      	cmp	r2, r3
 8004826:	d208      	bcs.n	800483a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004828:	4b2e      	ldr	r3, [pc, #184]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	492b      	ldr	r1, [pc, #172]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 8004836:	4313      	orrs	r3, r2
 8004838:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800483a:	4b29      	ldr	r3, [pc, #164]	@ (80048e0 <HAL_RCC_ClockConfig+0x25c>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 030f 	and.w	r3, r3, #15
 8004842:	683a      	ldr	r2, [r7, #0]
 8004844:	429a      	cmp	r2, r3
 8004846:	d210      	bcs.n	800486a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004848:	4b25      	ldr	r3, [pc, #148]	@ (80048e0 <HAL_RCC_ClockConfig+0x25c>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f023 020f 	bic.w	r2, r3, #15
 8004850:	4923      	ldr	r1, [pc, #140]	@ (80048e0 <HAL_RCC_ClockConfig+0x25c>)
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	4313      	orrs	r3, r2
 8004856:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004858:	4b21      	ldr	r3, [pc, #132]	@ (80048e0 <HAL_RCC_ClockConfig+0x25c>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 030f 	and.w	r3, r3, #15
 8004860:	683a      	ldr	r2, [r7, #0]
 8004862:	429a      	cmp	r2, r3
 8004864:	d001      	beq.n	800486a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e036      	b.n	80048d8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0304 	and.w	r3, r3, #4
 8004872:	2b00      	cmp	r3, #0
 8004874:	d008      	beq.n	8004888 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004876:	4b1b      	ldr	r3, [pc, #108]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	4918      	ldr	r1, [pc, #96]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 8004884:	4313      	orrs	r3, r2
 8004886:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 0308 	and.w	r3, r3, #8
 8004890:	2b00      	cmp	r3, #0
 8004892:	d009      	beq.n	80048a8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004894:	4b13      	ldr	r3, [pc, #76]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	691b      	ldr	r3, [r3, #16]
 80048a0:	00db      	lsls	r3, r3, #3
 80048a2:	4910      	ldr	r1, [pc, #64]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 80048a4:	4313      	orrs	r3, r2
 80048a6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80048a8:	f000 f826 	bl	80048f8 <HAL_RCC_GetSysClockFreq>
 80048ac:	4602      	mov	r2, r0
 80048ae:	4b0d      	ldr	r3, [pc, #52]	@ (80048e4 <HAL_RCC_ClockConfig+0x260>)
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	091b      	lsrs	r3, r3, #4
 80048b4:	f003 030f 	and.w	r3, r3, #15
 80048b8:	490c      	ldr	r1, [pc, #48]	@ (80048ec <HAL_RCC_ClockConfig+0x268>)
 80048ba:	5ccb      	ldrb	r3, [r1, r3]
 80048bc:	f003 031f 	and.w	r3, r3, #31
 80048c0:	fa22 f303 	lsr.w	r3, r2, r3
 80048c4:	4a0a      	ldr	r2, [pc, #40]	@ (80048f0 <HAL_RCC_ClockConfig+0x26c>)
 80048c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80048c8:	4b0a      	ldr	r3, [pc, #40]	@ (80048f4 <HAL_RCC_ClockConfig+0x270>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4618      	mov	r0, r3
 80048ce:	f7fc ffb5 	bl	800183c <HAL_InitTick>
 80048d2:	4603      	mov	r3, r0
 80048d4:	73fb      	strb	r3, [r7, #15]

  return status;
 80048d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3718      	adds	r7, #24
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	40022000 	.word	0x40022000
 80048e4:	40021000 	.word	0x40021000
 80048e8:	04c4b400 	.word	0x04c4b400
 80048ec:	0800b004 	.word	0x0800b004
 80048f0:	20000004 	.word	0x20000004
 80048f4:	20000008 	.word	0x20000008

080048f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b089      	sub	sp, #36	@ 0x24
 80048fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80048fe:	2300      	movs	r3, #0
 8004900:	61fb      	str	r3, [r7, #28]
 8004902:	2300      	movs	r3, #0
 8004904:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004906:	4b3e      	ldr	r3, [pc, #248]	@ (8004a00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f003 030c 	and.w	r3, r3, #12
 800490e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004910:	4b3b      	ldr	r3, [pc, #236]	@ (8004a00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	f003 0303 	and.w	r3, r3, #3
 8004918:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d005      	beq.n	800492c <HAL_RCC_GetSysClockFreq+0x34>
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	2b0c      	cmp	r3, #12
 8004924:	d121      	bne.n	800496a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2b01      	cmp	r3, #1
 800492a:	d11e      	bne.n	800496a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800492c:	4b34      	ldr	r3, [pc, #208]	@ (8004a00 <HAL_RCC_GetSysClockFreq+0x108>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0308 	and.w	r3, r3, #8
 8004934:	2b00      	cmp	r3, #0
 8004936:	d107      	bne.n	8004948 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004938:	4b31      	ldr	r3, [pc, #196]	@ (8004a00 <HAL_RCC_GetSysClockFreq+0x108>)
 800493a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800493e:	0a1b      	lsrs	r3, r3, #8
 8004940:	f003 030f 	and.w	r3, r3, #15
 8004944:	61fb      	str	r3, [r7, #28]
 8004946:	e005      	b.n	8004954 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004948:	4b2d      	ldr	r3, [pc, #180]	@ (8004a00 <HAL_RCC_GetSysClockFreq+0x108>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	091b      	lsrs	r3, r3, #4
 800494e:	f003 030f 	and.w	r3, r3, #15
 8004952:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004954:	4a2b      	ldr	r2, [pc, #172]	@ (8004a04 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004956:	69fb      	ldr	r3, [r7, #28]
 8004958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800495c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d10d      	bne.n	8004980 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004964:	69fb      	ldr	r3, [r7, #28]
 8004966:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004968:	e00a      	b.n	8004980 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	2b04      	cmp	r3, #4
 800496e:	d102      	bne.n	8004976 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004970:	4b25      	ldr	r3, [pc, #148]	@ (8004a08 <HAL_RCC_GetSysClockFreq+0x110>)
 8004972:	61bb      	str	r3, [r7, #24]
 8004974:	e004      	b.n	8004980 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	2b08      	cmp	r3, #8
 800497a:	d101      	bne.n	8004980 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800497c:	4b23      	ldr	r3, [pc, #140]	@ (8004a0c <HAL_RCC_GetSysClockFreq+0x114>)
 800497e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	2b0c      	cmp	r3, #12
 8004984:	d134      	bne.n	80049f0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004986:	4b1e      	ldr	r3, [pc, #120]	@ (8004a00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004988:	68db      	ldr	r3, [r3, #12]
 800498a:	f003 0303 	and.w	r3, r3, #3
 800498e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	2b02      	cmp	r3, #2
 8004994:	d003      	beq.n	800499e <HAL_RCC_GetSysClockFreq+0xa6>
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	2b03      	cmp	r3, #3
 800499a:	d003      	beq.n	80049a4 <HAL_RCC_GetSysClockFreq+0xac>
 800499c:	e005      	b.n	80049aa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800499e:	4b1a      	ldr	r3, [pc, #104]	@ (8004a08 <HAL_RCC_GetSysClockFreq+0x110>)
 80049a0:	617b      	str	r3, [r7, #20]
      break;
 80049a2:	e005      	b.n	80049b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80049a4:	4b19      	ldr	r3, [pc, #100]	@ (8004a0c <HAL_RCC_GetSysClockFreq+0x114>)
 80049a6:	617b      	str	r3, [r7, #20]
      break;
 80049a8:	e002      	b.n	80049b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80049aa:	69fb      	ldr	r3, [r7, #28]
 80049ac:	617b      	str	r3, [r7, #20]
      break;
 80049ae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80049b0:	4b13      	ldr	r3, [pc, #76]	@ (8004a00 <HAL_RCC_GetSysClockFreq+0x108>)
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	091b      	lsrs	r3, r3, #4
 80049b6:	f003 030f 	and.w	r3, r3, #15
 80049ba:	3301      	adds	r3, #1
 80049bc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80049be:	4b10      	ldr	r3, [pc, #64]	@ (8004a00 <HAL_RCC_GetSysClockFreq+0x108>)
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	0a1b      	lsrs	r3, r3, #8
 80049c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049c8:	697a      	ldr	r2, [r7, #20]
 80049ca:	fb03 f202 	mul.w	r2, r3, r2
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80049d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004a00 <HAL_RCC_GetSysClockFreq+0x108>)
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	0e5b      	lsrs	r3, r3, #25
 80049dc:	f003 0303 	and.w	r3, r3, #3
 80049e0:	3301      	adds	r3, #1
 80049e2:	005b      	lsls	r3, r3, #1
 80049e4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80049e6:	697a      	ldr	r2, [r7, #20]
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80049ee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80049f0:	69bb      	ldr	r3, [r7, #24]
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3724      	adds	r7, #36	@ 0x24
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	40021000 	.word	0x40021000
 8004a04:	0800b01c 	.word	0x0800b01c
 8004a08:	00f42400 	.word	0x00f42400
 8004a0c:	007a1200 	.word	0x007a1200

08004a10 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a10:	b480      	push	{r7}
 8004a12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a14:	4b03      	ldr	r3, [pc, #12]	@ (8004a24 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a16:	681b      	ldr	r3, [r3, #0]
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop
 8004a24:	20000004 	.word	0x20000004

08004a28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004a2c:	f7ff fff0 	bl	8004a10 <HAL_RCC_GetHCLKFreq>
 8004a30:	4602      	mov	r2, r0
 8004a32:	4b06      	ldr	r3, [pc, #24]	@ (8004a4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	0a1b      	lsrs	r3, r3, #8
 8004a38:	f003 0307 	and.w	r3, r3, #7
 8004a3c:	4904      	ldr	r1, [pc, #16]	@ (8004a50 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004a3e:	5ccb      	ldrb	r3, [r1, r3]
 8004a40:	f003 031f 	and.w	r3, r3, #31
 8004a44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	40021000 	.word	0x40021000
 8004a50:	0800b014 	.word	0x0800b014

08004a54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004a58:	f7ff ffda 	bl	8004a10 <HAL_RCC_GetHCLKFreq>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	4b06      	ldr	r3, [pc, #24]	@ (8004a78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	0adb      	lsrs	r3, r3, #11
 8004a64:	f003 0307 	and.w	r3, r3, #7
 8004a68:	4904      	ldr	r1, [pc, #16]	@ (8004a7c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004a6a:	5ccb      	ldrb	r3, [r1, r3]
 8004a6c:	f003 031f 	and.w	r3, r3, #31
 8004a70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	40021000 	.word	0x40021000
 8004a7c:	0800b014 	.word	0x0800b014

08004a80 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	220f      	movs	r2, #15
 8004a8e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004a90:	4b12      	ldr	r3, [pc, #72]	@ (8004adc <HAL_RCC_GetClockConfig+0x5c>)
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f003 0203 	and.w	r2, r3, #3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8004adc <HAL_RCC_GetClockConfig+0x5c>)
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8004adc <HAL_RCC_GetClockConfig+0x5c>)
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004ab4:	4b09      	ldr	r3, [pc, #36]	@ (8004adc <HAL_RCC_GetClockConfig+0x5c>)
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	08db      	lsrs	r3, r3, #3
 8004aba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004ac2:	4b07      	ldr	r3, [pc, #28]	@ (8004ae0 <HAL_RCC_GetClockConfig+0x60>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 020f 	and.w	r2, r3, #15
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	601a      	str	r2, [r3, #0]
}
 8004ace:	bf00      	nop
 8004ad0:	370c      	adds	r7, #12
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr
 8004ada:	bf00      	nop
 8004adc:	40021000 	.word	0x40021000
 8004ae0:	40022000 	.word	0x40022000

08004ae4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b086      	sub	sp, #24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004aec:	2300      	movs	r3, #0
 8004aee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004af0:	4b27      	ldr	r3, [pc, #156]	@ (8004b90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004af4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d003      	beq.n	8004b04 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004afc:	f7ff f8e4 	bl	8003cc8 <HAL_PWREx_GetVoltageRange>
 8004b00:	6178      	str	r0, [r7, #20]
 8004b02:	e014      	b.n	8004b2e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b04:	4b22      	ldr	r3, [pc, #136]	@ (8004b90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b08:	4a21      	ldr	r2, [pc, #132]	@ (8004b90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004b0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b10:	4b1f      	ldr	r3, [pc, #124]	@ (8004b90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b18:	60fb      	str	r3, [r7, #12]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004b1c:	f7ff f8d4 	bl	8003cc8 <HAL_PWREx_GetVoltageRange>
 8004b20:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004b22:	4b1b      	ldr	r3, [pc, #108]	@ (8004b90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b26:	4a1a      	ldr	r2, [pc, #104]	@ (8004b90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004b28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b2c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b34:	d10b      	bne.n	8004b4e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2b80      	cmp	r3, #128	@ 0x80
 8004b3a:	d913      	bls.n	8004b64 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2ba0      	cmp	r3, #160	@ 0xa0
 8004b40:	d902      	bls.n	8004b48 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004b42:	2302      	movs	r3, #2
 8004b44:	613b      	str	r3, [r7, #16]
 8004b46:	e00d      	b.n	8004b64 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004b48:	2301      	movs	r3, #1
 8004b4a:	613b      	str	r3, [r7, #16]
 8004b4c:	e00a      	b.n	8004b64 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2b7f      	cmp	r3, #127	@ 0x7f
 8004b52:	d902      	bls.n	8004b5a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004b54:	2302      	movs	r3, #2
 8004b56:	613b      	str	r3, [r7, #16]
 8004b58:	e004      	b.n	8004b64 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2b70      	cmp	r3, #112	@ 0x70
 8004b5e:	d101      	bne.n	8004b64 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004b60:	2301      	movs	r3, #1
 8004b62:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004b64:	4b0b      	ldr	r3, [pc, #44]	@ (8004b94 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f023 020f 	bic.w	r2, r3, #15
 8004b6c:	4909      	ldr	r1, [pc, #36]	@ (8004b94 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004b74:	4b07      	ldr	r3, [pc, #28]	@ (8004b94 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 030f 	and.w	r3, r3, #15
 8004b7c:	693a      	ldr	r2, [r7, #16]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d001      	beq.n	8004b86 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e000      	b.n	8004b88 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3718      	adds	r7, #24
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}
 8004b90:	40021000 	.word	0x40021000
 8004b94:	40022000 	.word	0x40022000

08004b98 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b087      	sub	sp, #28
 8004b9c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b9e:	4b2d      	ldr	r3, [pc, #180]	@ (8004c54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	f003 0303 	and.w	r3, r3, #3
 8004ba6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2b03      	cmp	r3, #3
 8004bac:	d00b      	beq.n	8004bc6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2b03      	cmp	r3, #3
 8004bb2:	d825      	bhi.n	8004c00 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d008      	beq.n	8004bcc <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2b02      	cmp	r3, #2
 8004bbe:	d11f      	bne.n	8004c00 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004bc0:	4b25      	ldr	r3, [pc, #148]	@ (8004c58 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004bc2:	613b      	str	r3, [r7, #16]
    break;
 8004bc4:	e01f      	b.n	8004c06 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004bc6:	4b25      	ldr	r3, [pc, #148]	@ (8004c5c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004bc8:	613b      	str	r3, [r7, #16]
    break;
 8004bca:	e01c      	b.n	8004c06 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004bcc:	4b21      	ldr	r3, [pc, #132]	@ (8004c54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0308 	and.w	r3, r3, #8
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d107      	bne.n	8004be8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004bd8:	4b1e      	ldr	r3, [pc, #120]	@ (8004c54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004bda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bde:	0a1b      	lsrs	r3, r3, #8
 8004be0:	f003 030f 	and.w	r3, r3, #15
 8004be4:	617b      	str	r3, [r7, #20]
 8004be6:	e005      	b.n	8004bf4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004be8:	4b1a      	ldr	r3, [pc, #104]	@ (8004c54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	091b      	lsrs	r3, r3, #4
 8004bee:	f003 030f 	and.w	r3, r3, #15
 8004bf2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004bf4:	4a1a      	ldr	r2, [pc, #104]	@ (8004c60 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bfc:	613b      	str	r3, [r7, #16]
    break;
 8004bfe:	e002      	b.n	8004c06 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004c00:	2300      	movs	r3, #0
 8004c02:	613b      	str	r3, [r7, #16]
    break;
 8004c04:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004c06:	4b13      	ldr	r3, [pc, #76]	@ (8004c54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	091b      	lsrs	r3, r3, #4
 8004c0c:	f003 030f 	and.w	r3, r3, #15
 8004c10:	3301      	adds	r3, #1
 8004c12:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004c14:	4b0f      	ldr	r3, [pc, #60]	@ (8004c54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	0a1b      	lsrs	r3, r3, #8
 8004c1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	fb03 f202 	mul.w	r2, r3, r2
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c2a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c2c:	4b09      	ldr	r3, [pc, #36]	@ (8004c54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	0e5b      	lsrs	r3, r3, #25
 8004c32:	f003 0303 	and.w	r3, r3, #3
 8004c36:	3301      	adds	r3, #1
 8004c38:	005b      	lsls	r3, r3, #1
 8004c3a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004c3c:	693a      	ldr	r2, [r7, #16]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c44:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004c46:	683b      	ldr	r3, [r7, #0]
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	371c      	adds	r7, #28
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c52:	4770      	bx	lr
 8004c54:	40021000 	.word	0x40021000
 8004c58:	00f42400 	.word	0x00f42400
 8004c5c:	007a1200 	.word	0x007a1200
 8004c60:	0800b01c 	.word	0x0800b01c

08004c64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b086      	sub	sp, #24
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004c70:	2300      	movs	r3, #0
 8004c72:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d040      	beq.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c84:	2b80      	cmp	r3, #128	@ 0x80
 8004c86:	d02a      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004c88:	2b80      	cmp	r3, #128	@ 0x80
 8004c8a:	d825      	bhi.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004c8c:	2b60      	cmp	r3, #96	@ 0x60
 8004c8e:	d026      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004c90:	2b60      	cmp	r3, #96	@ 0x60
 8004c92:	d821      	bhi.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004c94:	2b40      	cmp	r3, #64	@ 0x40
 8004c96:	d006      	beq.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004c98:	2b40      	cmp	r3, #64	@ 0x40
 8004c9a:	d81d      	bhi.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d009      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004ca0:	2b20      	cmp	r3, #32
 8004ca2:	d010      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004ca4:	e018      	b.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ca6:	4b89      	ldr	r3, [pc, #548]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	4a88      	ldr	r2, [pc, #544]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cb0:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cb2:	e015      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	3304      	adds	r3, #4
 8004cb8:	2100      	movs	r1, #0
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f000 fb12 	bl	80052e4 <RCCEx_PLLSAI1_Config>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cc4:	e00c      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	3320      	adds	r3, #32
 8004cca:	2100      	movs	r1, #0
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f000 fbfd 	bl	80054cc <RCCEx_PLLSAI2_Config>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cd6:	e003      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	74fb      	strb	r3, [r7, #19]
      break;
 8004cdc:	e000      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004cde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ce0:	7cfb      	ldrb	r3, [r7, #19]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d10b      	bne.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ce6:	4b79      	ldr	r3, [pc, #484]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ce8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004cec:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cf4:	4975      	ldr	r1, [pc, #468]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004cfc:	e001      	b.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cfe:	7cfb      	ldrb	r3, [r7, #19]
 8004d00:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d047      	beq.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d16:	d030      	beq.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004d18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d1c:	d82a      	bhi.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004d1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d22:	d02a      	beq.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004d24:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d28:	d824      	bhi.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004d2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d2e:	d008      	beq.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004d30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d34:	d81e      	bhi.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d00a      	beq.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004d3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d3e:	d010      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004d40:	e018      	b.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d42:	4b62      	ldr	r3, [pc, #392]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	4a61      	ldr	r2, [pc, #388]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d4c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d4e:	e015      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	3304      	adds	r3, #4
 8004d54:	2100      	movs	r1, #0
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 fac4 	bl	80052e4 <RCCEx_PLLSAI1_Config>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d60:	e00c      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	3320      	adds	r3, #32
 8004d66:	2100      	movs	r1, #0
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f000 fbaf 	bl	80054cc <RCCEx_PLLSAI2_Config>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d72:	e003      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	74fb      	strb	r3, [r7, #19]
      break;
 8004d78:	e000      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004d7a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d7c:	7cfb      	ldrb	r3, [r7, #19]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10b      	bne.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004d82:	4b52      	ldr	r3, [pc, #328]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d84:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d90:	494e      	ldr	r1, [pc, #312]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004d98:	e001      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d9a:	7cfb      	ldrb	r3, [r7, #19]
 8004d9c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	f000 809f 	beq.w	8004eea <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004dac:	2300      	movs	r3, #0
 8004dae:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004db0:	4b46      	ldr	r3, [pc, #280]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004db2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004db4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d101      	bne.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e000      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d00d      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dc6:	4b41      	ldr	r3, [pc, #260]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dca:	4a40      	ldr	r2, [pc, #256]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004dcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dd0:	6593      	str	r3, [r2, #88]	@ 0x58
 8004dd2:	4b3e      	ldr	r3, [pc, #248]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dda:	60bb      	str	r3, [r7, #8]
 8004ddc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004dde:	2301      	movs	r3, #1
 8004de0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004de2:	4b3b      	ldr	r3, [pc, #236]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a3a      	ldr	r2, [pc, #232]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004de8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004dee:	f7fc fe8f 	bl	8001b10 <HAL_GetTick>
 8004df2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004df4:	e009      	b.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004df6:	f7fc fe8b 	bl	8001b10 <HAL_GetTick>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	2b02      	cmp	r3, #2
 8004e02:	d902      	bls.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	74fb      	strb	r3, [r7, #19]
        break;
 8004e08:	e005      	b.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e0a:	4b31      	ldr	r3, [pc, #196]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d0ef      	beq.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004e16:	7cfb      	ldrb	r3, [r7, #19]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d15b      	bne.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e1c:	4b2b      	ldr	r3, [pc, #172]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e26:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d01f      	beq.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e34:	697a      	ldr	r2, [r7, #20]
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d019      	beq.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e3a:	4b24      	ldr	r3, [pc, #144]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e44:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e46:	4b21      	ldr	r3, [pc, #132]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e4c:	4a1f      	ldr	r2, [pc, #124]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e56:	4b1d      	ldr	r3, [pc, #116]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e5c:	4a1b      	ldr	r2, [pc, #108]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e62:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004e66:	4a19      	ldr	r2, [pc, #100]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	f003 0301 	and.w	r3, r3, #1
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d016      	beq.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e78:	f7fc fe4a 	bl	8001b10 <HAL_GetTick>
 8004e7c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e7e:	e00b      	b.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e80:	f7fc fe46 	bl	8001b10 <HAL_GetTick>
 8004e84:	4602      	mov	r2, r0
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d902      	bls.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	74fb      	strb	r3, [r7, #19]
            break;
 8004e96:	e006      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e98:	4b0c      	ldr	r3, [pc, #48]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e9e:	f003 0302 	and.w	r3, r3, #2
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d0ec      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004ea6:	7cfb      	ldrb	r3, [r7, #19]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d10c      	bne.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004eac:	4b07      	ldr	r3, [pc, #28]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eb2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ebc:	4903      	ldr	r1, [pc, #12]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004ec4:	e008      	b.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004ec6:	7cfb      	ldrb	r3, [r7, #19]
 8004ec8:	74bb      	strb	r3, [r7, #18]
 8004eca:	e005      	b.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004ecc:	40021000 	.word	0x40021000
 8004ed0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ed4:	7cfb      	ldrb	r3, [r7, #19]
 8004ed6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ed8:	7c7b      	ldrb	r3, [r7, #17]
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d105      	bne.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ede:	4ba0      	ldr	r3, [pc, #640]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ee2:	4a9f      	ldr	r2, [pc, #636]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ee4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ee8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0301 	and.w	r3, r3, #1
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00a      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ef6:	4b9a      	ldr	r3, [pc, #616]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004efc:	f023 0203 	bic.w	r2, r3, #3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f04:	4996      	ldr	r1, [pc, #600]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f06:	4313      	orrs	r3, r2
 8004f08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0302 	and.w	r3, r3, #2
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d00a      	beq.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f18:	4b91      	ldr	r3, [pc, #580]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f1e:	f023 020c 	bic.w	r2, r3, #12
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f26:	498e      	ldr	r1, [pc, #568]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 0304 	and.w	r3, r3, #4
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00a      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f3a:	4b89      	ldr	r3, [pc, #548]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f40:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f48:	4985      	ldr	r1, [pc, #532]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0308 	and.w	r3, r3, #8
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00a      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f5c:	4b80      	ldr	r3, [pc, #512]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f62:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f6a:	497d      	ldr	r1, [pc, #500]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 0310 	and.w	r3, r3, #16
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00a      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004f7e:	4b78      	ldr	r3, [pc, #480]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f8c:	4974      	ldr	r1, [pc, #464]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0320 	and.w	r3, r3, #32
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d00a      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004fa0:	4b6f      	ldr	r3, [pc, #444]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fa6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fae:	496c      	ldr	r1, [pc, #432]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d00a      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004fc2:	4b67      	ldr	r3, [pc, #412]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fd0:	4963      	ldr	r1, [pc, #396]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00a      	beq.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004fe4:	4b5e      	ldr	r3, [pc, #376]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ff2:	495b      	ldr	r1, [pc, #364]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00a      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005006:	4b56      	ldr	r3, [pc, #344]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005008:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800500c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005014:	4952      	ldr	r1, [pc, #328]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005016:	4313      	orrs	r3, r2
 8005018:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005024:	2b00      	cmp	r3, #0
 8005026:	d00a      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005028:	4b4d      	ldr	r3, [pc, #308]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800502a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800502e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005036:	494a      	ldr	r1, [pc, #296]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005038:	4313      	orrs	r3, r2
 800503a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00a      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800504a:	4b45      	ldr	r3, [pc, #276]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800504c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005050:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005058:	4941      	ldr	r1, [pc, #260]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800505a:	4313      	orrs	r3, r2
 800505c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d00a      	beq.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800506c:	4b3c      	ldr	r3, [pc, #240]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800506e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005072:	f023 0203 	bic.w	r2, r3, #3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800507a:	4939      	ldr	r1, [pc, #228]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800507c:	4313      	orrs	r3, r2
 800507e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d028      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800508e:	4b34      	ldr	r3, [pc, #208]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005094:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800509c:	4930      	ldr	r1, [pc, #192]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050ac:	d106      	bne.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050ae:	4b2c      	ldr	r3, [pc, #176]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	4a2b      	ldr	r2, [pc, #172]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050b8:	60d3      	str	r3, [r2, #12]
 80050ba:	e011      	b.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80050c4:	d10c      	bne.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	3304      	adds	r3, #4
 80050ca:	2101      	movs	r1, #1
 80050cc:	4618      	mov	r0, r3
 80050ce:	f000 f909 	bl	80052e4 <RCCEx_PLLSAI1_Config>
 80050d2:	4603      	mov	r3, r0
 80050d4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80050d6:	7cfb      	ldrb	r3, [r7, #19]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d001      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80050dc:	7cfb      	ldrb	r3, [r7, #19]
 80050de:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d04d      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050f4:	d108      	bne.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80050f6:	4b1a      	ldr	r3, [pc, #104]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050fc:	4a18      	ldr	r2, [pc, #96]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005102:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005106:	e012      	b.n	800512e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005108:	4b15      	ldr	r3, [pc, #84]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800510a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800510e:	4a14      	ldr	r2, [pc, #80]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005110:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005114:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005118:	4b11      	ldr	r3, [pc, #68]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800511a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800511e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005126:	490e      	ldr	r1, [pc, #56]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005128:	4313      	orrs	r3, r2
 800512a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005132:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005136:	d106      	bne.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005138:	4b09      	ldr	r3, [pc, #36]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	4a08      	ldr	r2, [pc, #32]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800513e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005142:	60d3      	str	r3, [r2, #12]
 8005144:	e020      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800514a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800514e:	d109      	bne.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005150:	4b03      	ldr	r3, [pc, #12]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	4a02      	ldr	r2, [pc, #8]	@ (8005160 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005156:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800515a:	60d3      	str	r3, [r2, #12]
 800515c:	e014      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800515e:	bf00      	nop
 8005160:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005168:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800516c:	d10c      	bne.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	3304      	adds	r3, #4
 8005172:	2101      	movs	r1, #1
 8005174:	4618      	mov	r0, r3
 8005176:	f000 f8b5 	bl	80052e4 <RCCEx_PLLSAI1_Config>
 800517a:	4603      	mov	r3, r0
 800517c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800517e:	7cfb      	ldrb	r3, [r7, #19]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d001      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005184:	7cfb      	ldrb	r3, [r7, #19]
 8005186:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d028      	beq.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005194:	4b4a      	ldr	r3, [pc, #296]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800519a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051a2:	4947      	ldr	r1, [pc, #284]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051a4:	4313      	orrs	r3, r2
 80051a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051b2:	d106      	bne.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051b4:	4b42      	ldr	r3, [pc, #264]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	4a41      	ldr	r2, [pc, #260]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051be:	60d3      	str	r3, [r2, #12]
 80051c0:	e011      	b.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80051ca:	d10c      	bne.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	3304      	adds	r3, #4
 80051d0:	2101      	movs	r1, #1
 80051d2:	4618      	mov	r0, r3
 80051d4:	f000 f886 	bl	80052e4 <RCCEx_PLLSAI1_Config>
 80051d8:	4603      	mov	r3, r0
 80051da:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051dc:	7cfb      	ldrb	r3, [r7, #19]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d001      	beq.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80051e2:	7cfb      	ldrb	r3, [r7, #19]
 80051e4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d01e      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80051f2:	4b33      	ldr	r3, [pc, #204]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051f8:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005202:	492f      	ldr	r1, [pc, #188]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005204:	4313      	orrs	r3, r2
 8005206:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005210:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005214:	d10c      	bne.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	3304      	adds	r3, #4
 800521a:	2102      	movs	r1, #2
 800521c:	4618      	mov	r0, r3
 800521e:	f000 f861 	bl	80052e4 <RCCEx_PLLSAI1_Config>
 8005222:	4603      	mov	r3, r0
 8005224:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005226:	7cfb      	ldrb	r3, [r7, #19]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d001      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800522c:	7cfb      	ldrb	r3, [r7, #19]
 800522e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005238:	2b00      	cmp	r3, #0
 800523a:	d00b      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800523c:	4b20      	ldr	r3, [pc, #128]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800523e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005242:	f023 0204 	bic.w	r2, r3, #4
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800524c:	491c      	ldr	r1, [pc, #112]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800524e:	4313      	orrs	r3, r2
 8005250:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00b      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005260:	4b17      	ldr	r3, [pc, #92]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005262:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005266:	f023 0218 	bic.w	r2, r3, #24
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005270:	4913      	ldr	r1, [pc, #76]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005272:	4313      	orrs	r3, r2
 8005274:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d017      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005284:	4b0e      	ldr	r3, [pc, #56]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005286:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800528a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005294:	490a      	ldr	r1, [pc, #40]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005296:	4313      	orrs	r3, r2
 8005298:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80052a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80052a6:	d105      	bne.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052a8:	4b05      	ldr	r3, [pc, #20]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	4a04      	ldr	r2, [pc, #16]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052b2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80052b4:	7cbb      	ldrb	r3, [r7, #18]
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3718      	adds	r7, #24
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	40021000 	.word	0x40021000

080052c4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80052c4:	b480      	push	{r7}
 80052c6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80052c8:	4b05      	ldr	r3, [pc, #20]	@ (80052e0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a04      	ldr	r2, [pc, #16]	@ (80052e0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80052ce:	f043 0304 	orr.w	r3, r3, #4
 80052d2:	6013      	str	r3, [r2, #0]
}
 80052d4:	bf00      	nop
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	40021000 	.word	0x40021000

080052e4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80052ee:	2300      	movs	r3, #0
 80052f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80052f2:	4b72      	ldr	r3, [pc, #456]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	f003 0303 	and.w	r3, r3, #3
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d00e      	beq.n	800531c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80052fe:	4b6f      	ldr	r3, [pc, #444]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	f003 0203 	and.w	r2, r3, #3
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	429a      	cmp	r2, r3
 800530c:	d103      	bne.n	8005316 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
       ||
 8005312:	2b00      	cmp	r3, #0
 8005314:	d142      	bne.n	800539c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	73fb      	strb	r3, [r7, #15]
 800531a:	e03f      	b.n	800539c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2b03      	cmp	r3, #3
 8005322:	d018      	beq.n	8005356 <RCCEx_PLLSAI1_Config+0x72>
 8005324:	2b03      	cmp	r3, #3
 8005326:	d825      	bhi.n	8005374 <RCCEx_PLLSAI1_Config+0x90>
 8005328:	2b01      	cmp	r3, #1
 800532a:	d002      	beq.n	8005332 <RCCEx_PLLSAI1_Config+0x4e>
 800532c:	2b02      	cmp	r3, #2
 800532e:	d009      	beq.n	8005344 <RCCEx_PLLSAI1_Config+0x60>
 8005330:	e020      	b.n	8005374 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005332:	4b62      	ldr	r3, [pc, #392]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0302 	and.w	r3, r3, #2
 800533a:	2b00      	cmp	r3, #0
 800533c:	d11d      	bne.n	800537a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005342:	e01a      	b.n	800537a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005344:	4b5d      	ldr	r3, [pc, #372]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800534c:	2b00      	cmp	r3, #0
 800534e:	d116      	bne.n	800537e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005354:	e013      	b.n	800537e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005356:	4b59      	ldr	r3, [pc, #356]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800535e:	2b00      	cmp	r3, #0
 8005360:	d10f      	bne.n	8005382 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005362:	4b56      	ldr	r3, [pc, #344]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d109      	bne.n	8005382 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005372:	e006      	b.n	8005382 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	73fb      	strb	r3, [r7, #15]
      break;
 8005378:	e004      	b.n	8005384 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800537a:	bf00      	nop
 800537c:	e002      	b.n	8005384 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800537e:	bf00      	nop
 8005380:	e000      	b.n	8005384 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005382:	bf00      	nop
    }

    if(status == HAL_OK)
 8005384:	7bfb      	ldrb	r3, [r7, #15]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d108      	bne.n	800539c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800538a:	4b4c      	ldr	r3, [pc, #304]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	f023 0203 	bic.w	r2, r3, #3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4949      	ldr	r1, [pc, #292]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005398:	4313      	orrs	r3, r2
 800539a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800539c:	7bfb      	ldrb	r3, [r7, #15]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	f040 8086 	bne.w	80054b0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80053a4:	4b45      	ldr	r3, [pc, #276]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a44      	ldr	r2, [pc, #272]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80053aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80053ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053b0:	f7fc fbae 	bl	8001b10 <HAL_GetTick>
 80053b4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80053b6:	e009      	b.n	80053cc <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80053b8:	f7fc fbaa 	bl	8001b10 <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	2b02      	cmp	r3, #2
 80053c4:	d902      	bls.n	80053cc <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	73fb      	strb	r3, [r7, #15]
        break;
 80053ca:	e005      	b.n	80053d8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80053cc:	4b3b      	ldr	r3, [pc, #236]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d1ef      	bne.n	80053b8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80053d8:	7bfb      	ldrb	r3, [r7, #15]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d168      	bne.n	80054b0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d113      	bne.n	800540c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053e4:	4b35      	ldr	r3, [pc, #212]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80053e6:	691a      	ldr	r2, [r3, #16]
 80053e8:	4b35      	ldr	r3, [pc, #212]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80053ea:	4013      	ands	r3, r2
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	6892      	ldr	r2, [r2, #8]
 80053f0:	0211      	lsls	r1, r2, #8
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	68d2      	ldr	r2, [r2, #12]
 80053f6:	06d2      	lsls	r2, r2, #27
 80053f8:	4311      	orrs	r1, r2
 80053fa:	687a      	ldr	r2, [r7, #4]
 80053fc:	6852      	ldr	r2, [r2, #4]
 80053fe:	3a01      	subs	r2, #1
 8005400:	0112      	lsls	r2, r2, #4
 8005402:	430a      	orrs	r2, r1
 8005404:	492d      	ldr	r1, [pc, #180]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005406:	4313      	orrs	r3, r2
 8005408:	610b      	str	r3, [r1, #16]
 800540a:	e02d      	b.n	8005468 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	2b01      	cmp	r3, #1
 8005410:	d115      	bne.n	800543e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005412:	4b2a      	ldr	r3, [pc, #168]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005414:	691a      	ldr	r2, [r3, #16]
 8005416:	4b2b      	ldr	r3, [pc, #172]	@ (80054c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005418:	4013      	ands	r3, r2
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	6892      	ldr	r2, [r2, #8]
 800541e:	0211      	lsls	r1, r2, #8
 8005420:	687a      	ldr	r2, [r7, #4]
 8005422:	6912      	ldr	r2, [r2, #16]
 8005424:	0852      	lsrs	r2, r2, #1
 8005426:	3a01      	subs	r2, #1
 8005428:	0552      	lsls	r2, r2, #21
 800542a:	4311      	orrs	r1, r2
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	6852      	ldr	r2, [r2, #4]
 8005430:	3a01      	subs	r2, #1
 8005432:	0112      	lsls	r2, r2, #4
 8005434:	430a      	orrs	r2, r1
 8005436:	4921      	ldr	r1, [pc, #132]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005438:	4313      	orrs	r3, r2
 800543a:	610b      	str	r3, [r1, #16]
 800543c:	e014      	b.n	8005468 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800543e:	4b1f      	ldr	r3, [pc, #124]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005440:	691a      	ldr	r2, [r3, #16]
 8005442:	4b21      	ldr	r3, [pc, #132]	@ (80054c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005444:	4013      	ands	r3, r2
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	6892      	ldr	r2, [r2, #8]
 800544a:	0211      	lsls	r1, r2, #8
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	6952      	ldr	r2, [r2, #20]
 8005450:	0852      	lsrs	r2, r2, #1
 8005452:	3a01      	subs	r2, #1
 8005454:	0652      	lsls	r2, r2, #25
 8005456:	4311      	orrs	r1, r2
 8005458:	687a      	ldr	r2, [r7, #4]
 800545a:	6852      	ldr	r2, [r2, #4]
 800545c:	3a01      	subs	r2, #1
 800545e:	0112      	lsls	r2, r2, #4
 8005460:	430a      	orrs	r2, r1
 8005462:	4916      	ldr	r1, [pc, #88]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005464:	4313      	orrs	r3, r2
 8005466:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005468:	4b14      	ldr	r3, [pc, #80]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a13      	ldr	r2, [pc, #76]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 800546e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005472:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005474:	f7fc fb4c 	bl	8001b10 <HAL_GetTick>
 8005478:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800547a:	e009      	b.n	8005490 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800547c:	f7fc fb48 	bl	8001b10 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	2b02      	cmp	r3, #2
 8005488:	d902      	bls.n	8005490 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	73fb      	strb	r3, [r7, #15]
          break;
 800548e:	e005      	b.n	800549c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005490:	4b0a      	ldr	r3, [pc, #40]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005498:	2b00      	cmp	r3, #0
 800549a:	d0ef      	beq.n	800547c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800549c:	7bfb      	ldrb	r3, [r7, #15]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d106      	bne.n	80054b0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80054a2:	4b06      	ldr	r3, [pc, #24]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80054a4:	691a      	ldr	r2, [r3, #16]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	699b      	ldr	r3, [r3, #24]
 80054aa:	4904      	ldr	r1, [pc, #16]	@ (80054bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80054ac:	4313      	orrs	r3, r2
 80054ae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80054b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3710      	adds	r7, #16
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}
 80054ba:	bf00      	nop
 80054bc:	40021000 	.word	0x40021000
 80054c0:	07ff800f 	.word	0x07ff800f
 80054c4:	ff9f800f 	.word	0xff9f800f
 80054c8:	f9ff800f 	.word	0xf9ff800f

080054cc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80054d6:	2300      	movs	r3, #0
 80054d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80054da:	4b72      	ldr	r3, [pc, #456]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	f003 0303 	and.w	r3, r3, #3
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d00e      	beq.n	8005504 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80054e6:	4b6f      	ldr	r3, [pc, #444]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054e8:	68db      	ldr	r3, [r3, #12]
 80054ea:	f003 0203 	and.w	r2, r3, #3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d103      	bne.n	80054fe <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
       ||
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d142      	bne.n	8005584 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	73fb      	strb	r3, [r7, #15]
 8005502:	e03f      	b.n	8005584 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2b03      	cmp	r3, #3
 800550a:	d018      	beq.n	800553e <RCCEx_PLLSAI2_Config+0x72>
 800550c:	2b03      	cmp	r3, #3
 800550e:	d825      	bhi.n	800555c <RCCEx_PLLSAI2_Config+0x90>
 8005510:	2b01      	cmp	r3, #1
 8005512:	d002      	beq.n	800551a <RCCEx_PLLSAI2_Config+0x4e>
 8005514:	2b02      	cmp	r3, #2
 8005516:	d009      	beq.n	800552c <RCCEx_PLLSAI2_Config+0x60>
 8005518:	e020      	b.n	800555c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800551a:	4b62      	ldr	r3, [pc, #392]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0302 	and.w	r3, r3, #2
 8005522:	2b00      	cmp	r3, #0
 8005524:	d11d      	bne.n	8005562 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800552a:	e01a      	b.n	8005562 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800552c:	4b5d      	ldr	r3, [pc, #372]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005534:	2b00      	cmp	r3, #0
 8005536:	d116      	bne.n	8005566 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800553c:	e013      	b.n	8005566 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800553e:	4b59      	ldr	r3, [pc, #356]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005546:	2b00      	cmp	r3, #0
 8005548:	d10f      	bne.n	800556a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800554a:	4b56      	ldr	r3, [pc, #344]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005552:	2b00      	cmp	r3, #0
 8005554:	d109      	bne.n	800556a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800555a:	e006      	b.n	800556a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	73fb      	strb	r3, [r7, #15]
      break;
 8005560:	e004      	b.n	800556c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005562:	bf00      	nop
 8005564:	e002      	b.n	800556c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005566:	bf00      	nop
 8005568:	e000      	b.n	800556c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800556a:	bf00      	nop
    }

    if(status == HAL_OK)
 800556c:	7bfb      	ldrb	r3, [r7, #15]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d108      	bne.n	8005584 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005572:	4b4c      	ldr	r3, [pc, #304]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	f023 0203 	bic.w	r2, r3, #3
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4949      	ldr	r1, [pc, #292]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005580:	4313      	orrs	r3, r2
 8005582:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005584:	7bfb      	ldrb	r3, [r7, #15]
 8005586:	2b00      	cmp	r3, #0
 8005588:	f040 8086 	bne.w	8005698 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800558c:	4b45      	ldr	r3, [pc, #276]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a44      	ldr	r2, [pc, #272]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005592:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005596:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005598:	f7fc faba 	bl	8001b10 <HAL_GetTick>
 800559c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800559e:	e009      	b.n	80055b4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80055a0:	f7fc fab6 	bl	8001b10 <HAL_GetTick>
 80055a4:	4602      	mov	r2, r0
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	1ad3      	subs	r3, r2, r3
 80055aa:	2b02      	cmp	r3, #2
 80055ac:	d902      	bls.n	80055b4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	73fb      	strb	r3, [r7, #15]
        break;
 80055b2:	e005      	b.n	80055c0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80055b4:	4b3b      	ldr	r3, [pc, #236]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d1ef      	bne.n	80055a0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80055c0:	7bfb      	ldrb	r3, [r7, #15]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d168      	bne.n	8005698 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d113      	bne.n	80055f4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80055cc:	4b35      	ldr	r3, [pc, #212]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055ce:	695a      	ldr	r2, [r3, #20]
 80055d0:	4b35      	ldr	r3, [pc, #212]	@ (80056a8 <RCCEx_PLLSAI2_Config+0x1dc>)
 80055d2:	4013      	ands	r3, r2
 80055d4:	687a      	ldr	r2, [r7, #4]
 80055d6:	6892      	ldr	r2, [r2, #8]
 80055d8:	0211      	lsls	r1, r2, #8
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	68d2      	ldr	r2, [r2, #12]
 80055de:	06d2      	lsls	r2, r2, #27
 80055e0:	4311      	orrs	r1, r2
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	6852      	ldr	r2, [r2, #4]
 80055e6:	3a01      	subs	r2, #1
 80055e8:	0112      	lsls	r2, r2, #4
 80055ea:	430a      	orrs	r2, r1
 80055ec:	492d      	ldr	r1, [pc, #180]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055ee:	4313      	orrs	r3, r2
 80055f0:	614b      	str	r3, [r1, #20]
 80055f2:	e02d      	b.n	8005650 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	2b01      	cmp	r3, #1
 80055f8:	d115      	bne.n	8005626 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80055fa:	4b2a      	ldr	r3, [pc, #168]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055fc:	695a      	ldr	r2, [r3, #20]
 80055fe:	4b2b      	ldr	r3, [pc, #172]	@ (80056ac <RCCEx_PLLSAI2_Config+0x1e0>)
 8005600:	4013      	ands	r3, r2
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	6892      	ldr	r2, [r2, #8]
 8005606:	0211      	lsls	r1, r2, #8
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	6912      	ldr	r2, [r2, #16]
 800560c:	0852      	lsrs	r2, r2, #1
 800560e:	3a01      	subs	r2, #1
 8005610:	0552      	lsls	r2, r2, #21
 8005612:	4311      	orrs	r1, r2
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	6852      	ldr	r2, [r2, #4]
 8005618:	3a01      	subs	r2, #1
 800561a:	0112      	lsls	r2, r2, #4
 800561c:	430a      	orrs	r2, r1
 800561e:	4921      	ldr	r1, [pc, #132]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005620:	4313      	orrs	r3, r2
 8005622:	614b      	str	r3, [r1, #20]
 8005624:	e014      	b.n	8005650 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005626:	4b1f      	ldr	r3, [pc, #124]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005628:	695a      	ldr	r2, [r3, #20]
 800562a:	4b21      	ldr	r3, [pc, #132]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800562c:	4013      	ands	r3, r2
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	6892      	ldr	r2, [r2, #8]
 8005632:	0211      	lsls	r1, r2, #8
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	6952      	ldr	r2, [r2, #20]
 8005638:	0852      	lsrs	r2, r2, #1
 800563a:	3a01      	subs	r2, #1
 800563c:	0652      	lsls	r2, r2, #25
 800563e:	4311      	orrs	r1, r2
 8005640:	687a      	ldr	r2, [r7, #4]
 8005642:	6852      	ldr	r2, [r2, #4]
 8005644:	3a01      	subs	r2, #1
 8005646:	0112      	lsls	r2, r2, #4
 8005648:	430a      	orrs	r2, r1
 800564a:	4916      	ldr	r1, [pc, #88]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800564c:	4313      	orrs	r3, r2
 800564e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005650:	4b14      	ldr	r3, [pc, #80]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a13      	ldr	r2, [pc, #76]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005656:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800565a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800565c:	f7fc fa58 	bl	8001b10 <HAL_GetTick>
 8005660:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005662:	e009      	b.n	8005678 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005664:	f7fc fa54 	bl	8001b10 <HAL_GetTick>
 8005668:	4602      	mov	r2, r0
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	2b02      	cmp	r3, #2
 8005670:	d902      	bls.n	8005678 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	73fb      	strb	r3, [r7, #15]
          break;
 8005676:	e005      	b.n	8005684 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005678:	4b0a      	ldr	r3, [pc, #40]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d0ef      	beq.n	8005664 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005684:	7bfb      	ldrb	r3, [r7, #15]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d106      	bne.n	8005698 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800568a:	4b06      	ldr	r3, [pc, #24]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800568c:	695a      	ldr	r2, [r3, #20]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	699b      	ldr	r3, [r3, #24]
 8005692:	4904      	ldr	r1, [pc, #16]	@ (80056a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005694:	4313      	orrs	r3, r2
 8005696:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005698:	7bfb      	ldrb	r3, [r7, #15]
}
 800569a:	4618      	mov	r0, r3
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	40021000 	.word	0x40021000
 80056a8:	07ff800f 	.word	0x07ff800f
 80056ac:	ff9f800f 	.word	0xff9f800f
 80056b0:	f9ff800f 	.word	0xf9ff800f

080056b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e095      	b.n	80057f2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d108      	bne.n	80056e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80056d6:	d009      	beq.n	80056ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	61da      	str	r2, [r3, #28]
 80056de:	e005      	b.n	80056ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d106      	bne.n	800570c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2200      	movs	r2, #0
 8005702:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f7fb ff2a 	bl	8001560 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2202      	movs	r2, #2
 8005710:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005722:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800572c:	d902      	bls.n	8005734 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800572e:	2300      	movs	r3, #0
 8005730:	60fb      	str	r3, [r7, #12]
 8005732:	e002      	b.n	800573a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005734:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005738:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005742:	d007      	beq.n	8005754 <HAL_SPI_Init+0xa0>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800574c:	d002      	beq.n	8005754 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2200      	movs	r2, #0
 8005752:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005764:	431a      	orrs	r2, r3
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	f003 0302 	and.w	r3, r3, #2
 800576e:	431a      	orrs	r2, r3
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	695b      	ldr	r3, [r3, #20]
 8005774:	f003 0301 	and.w	r3, r3, #1
 8005778:	431a      	orrs	r2, r3
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	699b      	ldr	r3, [r3, #24]
 800577e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005782:	431a      	orrs	r2, r3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	69db      	ldr	r3, [r3, #28]
 8005788:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800578c:	431a      	orrs	r2, r3
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a1b      	ldr	r3, [r3, #32]
 8005792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005796:	ea42 0103 	orr.w	r1, r2, r3
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800579e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	430a      	orrs	r2, r1
 80057a8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	699b      	ldr	r3, [r3, #24]
 80057ae:	0c1b      	lsrs	r3, r3, #16
 80057b0:	f003 0204 	and.w	r2, r3, #4
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b8:	f003 0310 	and.w	r3, r3, #16
 80057bc:	431a      	orrs	r2, r3
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057c2:	f003 0308 	and.w	r3, r3, #8
 80057c6:	431a      	orrs	r2, r3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80057d0:	ea42 0103 	orr.w	r1, r2, r3
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	430a      	orrs	r2, r1
 80057e0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80057f0:	2300      	movs	r3, #0
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	3710      	adds	r7, #16
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}

080057fa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057fa:	b580      	push	{r7, lr}
 80057fc:	b082      	sub	sp, #8
 80057fe:	af00      	add	r7, sp, #0
 8005800:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d101      	bne.n	800580c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e049      	b.n	80058a0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005812:	b2db      	uxtb	r3, r3
 8005814:	2b00      	cmp	r3, #0
 8005816:	d106      	bne.n	8005826 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2200      	movs	r2, #0
 800581c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f000 f841 	bl	80058a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2202      	movs	r2, #2
 800582a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	3304      	adds	r3, #4
 8005836:	4619      	mov	r1, r3
 8005838:	4610      	mov	r0, r2
 800583a:	f000 f9d9 	bl	8005bf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2201      	movs	r2, #1
 8005842:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2201      	movs	r2, #1
 800584a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2201      	movs	r2, #1
 8005852:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2201      	movs	r2, #1
 800585a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2201      	movs	r2, #1
 8005862:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2201      	movs	r2, #1
 800586a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2201      	movs	r2, #1
 8005872:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2201      	movs	r2, #1
 800587a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2201      	movs	r2, #1
 8005882:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2201      	movs	r2, #1
 800588a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2201      	movs	r2, #1
 8005892:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2201      	movs	r2, #1
 800589a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800589e:	2300      	movs	r3, #0
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3708      	adds	r7, #8
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80058b0:	bf00      	nop
 80058b2:	370c      	adds	r7, #12
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr

080058bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058bc:	b480      	push	{r7}
 80058be:	b085      	sub	sp, #20
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d001      	beq.n	80058d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e04f      	b.n	8005974 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2202      	movs	r2, #2
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68da      	ldr	r2, [r3, #12]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f042 0201 	orr.w	r2, r2, #1
 80058ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a23      	ldr	r2, [pc, #140]	@ (8005980 <HAL_TIM_Base_Start_IT+0xc4>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d01d      	beq.n	8005932 <HAL_TIM_Base_Start_IT+0x76>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058fe:	d018      	beq.n	8005932 <HAL_TIM_Base_Start_IT+0x76>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a1f      	ldr	r2, [pc, #124]	@ (8005984 <HAL_TIM_Base_Start_IT+0xc8>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d013      	beq.n	8005932 <HAL_TIM_Base_Start_IT+0x76>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a1e      	ldr	r2, [pc, #120]	@ (8005988 <HAL_TIM_Base_Start_IT+0xcc>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d00e      	beq.n	8005932 <HAL_TIM_Base_Start_IT+0x76>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a1c      	ldr	r2, [pc, #112]	@ (800598c <HAL_TIM_Base_Start_IT+0xd0>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d009      	beq.n	8005932 <HAL_TIM_Base_Start_IT+0x76>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a1b      	ldr	r2, [pc, #108]	@ (8005990 <HAL_TIM_Base_Start_IT+0xd4>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d004      	beq.n	8005932 <HAL_TIM_Base_Start_IT+0x76>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a19      	ldr	r2, [pc, #100]	@ (8005994 <HAL_TIM_Base_Start_IT+0xd8>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d115      	bne.n	800595e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	689a      	ldr	r2, [r3, #8]
 8005938:	4b17      	ldr	r3, [pc, #92]	@ (8005998 <HAL_TIM_Base_Start_IT+0xdc>)
 800593a:	4013      	ands	r3, r2
 800593c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2b06      	cmp	r3, #6
 8005942:	d015      	beq.n	8005970 <HAL_TIM_Base_Start_IT+0xb4>
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800594a:	d011      	beq.n	8005970 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f042 0201 	orr.w	r2, r2, #1
 800595a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800595c:	e008      	b.n	8005970 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f042 0201 	orr.w	r2, r2, #1
 800596c:	601a      	str	r2, [r3, #0]
 800596e:	e000      	b.n	8005972 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005970:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005972:	2300      	movs	r3, #0
}
 8005974:	4618      	mov	r0, r3
 8005976:	3714      	adds	r7, #20
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr
 8005980:	40012c00 	.word	0x40012c00
 8005984:	40000400 	.word	0x40000400
 8005988:	40000800 	.word	0x40000800
 800598c:	40000c00 	.word	0x40000c00
 8005990:	40013400 	.word	0x40013400
 8005994:	40014000 	.word	0x40014000
 8005998:	00010007 	.word	0x00010007

0800599c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b084      	sub	sp, #16
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	691b      	ldr	r3, [r3, #16]
 80059b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	f003 0302 	and.w	r3, r3, #2
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d020      	beq.n	8005a00 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f003 0302 	and.w	r3, r3, #2
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d01b      	beq.n	8005a00 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f06f 0202 	mvn.w	r2, #2
 80059d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2201      	movs	r2, #1
 80059d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	699b      	ldr	r3, [r3, #24]
 80059de:	f003 0303 	and.w	r3, r3, #3
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d003      	beq.n	80059ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	f000 f8e4 	bl	8005bb4 <HAL_TIM_IC_CaptureCallback>
 80059ec:	e005      	b.n	80059fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 f8d6 	bl	8005ba0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f000 f8e7 	bl	8005bc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	f003 0304 	and.w	r3, r3, #4
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d020      	beq.n	8005a4c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f003 0304 	and.w	r3, r3, #4
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d01b      	beq.n	8005a4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f06f 0204 	mvn.w	r2, #4
 8005a1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2202      	movs	r2, #2
 8005a22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	699b      	ldr	r3, [r3, #24]
 8005a2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d003      	beq.n	8005a3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 f8be 	bl	8005bb4 <HAL_TIM_IC_CaptureCallback>
 8005a38:	e005      	b.n	8005a46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 f8b0 	bl	8005ba0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 f8c1 	bl	8005bc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	f003 0308 	and.w	r3, r3, #8
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d020      	beq.n	8005a98 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f003 0308 	and.w	r3, r3, #8
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d01b      	beq.n	8005a98 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f06f 0208 	mvn.w	r2, #8
 8005a68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2204      	movs	r2, #4
 8005a6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	69db      	ldr	r3, [r3, #28]
 8005a76:	f003 0303 	and.w	r3, r3, #3
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d003      	beq.n	8005a86 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 f898 	bl	8005bb4 <HAL_TIM_IC_CaptureCallback>
 8005a84:	e005      	b.n	8005a92 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f000 f88a 	bl	8005ba0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f000 f89b 	bl	8005bc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	f003 0310 	and.w	r3, r3, #16
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d020      	beq.n	8005ae4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	f003 0310 	and.w	r3, r3, #16
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d01b      	beq.n	8005ae4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f06f 0210 	mvn.w	r2, #16
 8005ab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2208      	movs	r2, #8
 8005aba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	69db      	ldr	r3, [r3, #28]
 8005ac2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d003      	beq.n	8005ad2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f000 f872 	bl	8005bb4 <HAL_TIM_IC_CaptureCallback>
 8005ad0:	e005      	b.n	8005ade <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 f864 	bl	8005ba0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f000 f875 	bl	8005bc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	f003 0301 	and.w	r3, r3, #1
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00c      	beq.n	8005b08 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f003 0301 	and.w	r3, r3, #1
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d007      	beq.n	8005b08 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f06f 0201 	mvn.w	r2, #1
 8005b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f7fb fb3a 	bl	800117c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00c      	beq.n	8005b2c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d007      	beq.n	8005b2c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005b24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 f906 	bl	8005d38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d00c      	beq.n	8005b50 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d007      	beq.n	8005b50 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005b48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 f8fe 	bl	8005d4c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00c      	beq.n	8005b74 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d007      	beq.n	8005b74 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005b6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 f834 	bl	8005bdc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	f003 0320 	and.w	r3, r3, #32
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d00c      	beq.n	8005b98 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	f003 0320 	and.w	r3, r3, #32
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d007      	beq.n	8005b98 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f06f 0220 	mvn.w	r2, #32
 8005b90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 f8c6 	bl	8005d24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b98:	bf00      	nop
 8005b9a:	3710      	adds	r7, #16
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ba8:	bf00      	nop
 8005baa:	370c      	adds	r7, #12
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr

08005bb4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005bbc:	bf00      	nop
 8005bbe:	370c      	adds	r7, #12
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc6:	4770      	bx	lr

08005bc8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b083      	sub	sp, #12
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bd0:	bf00      	nop
 8005bd2:	370c      	adds	r7, #12
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr

08005bdc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b083      	sub	sp, #12
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005be4:	bf00      	nop
 8005be6:	370c      	adds	r7, #12
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr

08005bf0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b085      	sub	sp, #20
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	4a40      	ldr	r2, [pc, #256]	@ (8005d04 <TIM_Base_SetConfig+0x114>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d013      	beq.n	8005c30 <TIM_Base_SetConfig+0x40>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c0e:	d00f      	beq.n	8005c30 <TIM_Base_SetConfig+0x40>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	4a3d      	ldr	r2, [pc, #244]	@ (8005d08 <TIM_Base_SetConfig+0x118>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d00b      	beq.n	8005c30 <TIM_Base_SetConfig+0x40>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	4a3c      	ldr	r2, [pc, #240]	@ (8005d0c <TIM_Base_SetConfig+0x11c>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d007      	beq.n	8005c30 <TIM_Base_SetConfig+0x40>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a3b      	ldr	r2, [pc, #236]	@ (8005d10 <TIM_Base_SetConfig+0x120>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d003      	beq.n	8005c30 <TIM_Base_SetConfig+0x40>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	4a3a      	ldr	r2, [pc, #232]	@ (8005d14 <TIM_Base_SetConfig+0x124>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d108      	bne.n	8005c42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	68fa      	ldr	r2, [r7, #12]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a2f      	ldr	r2, [pc, #188]	@ (8005d04 <TIM_Base_SetConfig+0x114>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d01f      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c50:	d01b      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a2c      	ldr	r2, [pc, #176]	@ (8005d08 <TIM_Base_SetConfig+0x118>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d017      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a2b      	ldr	r2, [pc, #172]	@ (8005d0c <TIM_Base_SetConfig+0x11c>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d013      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a2a      	ldr	r2, [pc, #168]	@ (8005d10 <TIM_Base_SetConfig+0x120>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d00f      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a29      	ldr	r2, [pc, #164]	@ (8005d14 <TIM_Base_SetConfig+0x124>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d00b      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a28      	ldr	r2, [pc, #160]	@ (8005d18 <TIM_Base_SetConfig+0x128>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d007      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a27      	ldr	r2, [pc, #156]	@ (8005d1c <TIM_Base_SetConfig+0x12c>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d003      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a26      	ldr	r2, [pc, #152]	@ (8005d20 <TIM_Base_SetConfig+0x130>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d108      	bne.n	8005c9c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	68db      	ldr	r3, [r3, #12]
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	695b      	ldr	r3, [r3, #20]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	689a      	ldr	r2, [r3, #8]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4a10      	ldr	r2, [pc, #64]	@ (8005d04 <TIM_Base_SetConfig+0x114>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d00f      	beq.n	8005ce8 <TIM_Base_SetConfig+0xf8>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	4a12      	ldr	r2, [pc, #72]	@ (8005d14 <TIM_Base_SetConfig+0x124>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d00b      	beq.n	8005ce8 <TIM_Base_SetConfig+0xf8>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	4a11      	ldr	r2, [pc, #68]	@ (8005d18 <TIM_Base_SetConfig+0x128>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d007      	beq.n	8005ce8 <TIM_Base_SetConfig+0xf8>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	4a10      	ldr	r2, [pc, #64]	@ (8005d1c <TIM_Base_SetConfig+0x12c>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d003      	beq.n	8005ce8 <TIM_Base_SetConfig+0xf8>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a0f      	ldr	r2, [pc, #60]	@ (8005d20 <TIM_Base_SetConfig+0x130>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d103      	bne.n	8005cf0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	691a      	ldr	r2, [r3, #16]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	615a      	str	r2, [r3, #20]
}
 8005cf6:	bf00      	nop
 8005cf8:	3714      	adds	r7, #20
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr
 8005d02:	bf00      	nop
 8005d04:	40012c00 	.word	0x40012c00
 8005d08:	40000400 	.word	0x40000400
 8005d0c:	40000800 	.word	0x40000800
 8005d10:	40000c00 	.word	0x40000c00
 8005d14:	40013400 	.word	0x40013400
 8005d18:	40014000 	.word	0x40014000
 8005d1c:	40014400 	.word	0x40014400
 8005d20:	40014800 	.word	0x40014800

08005d24 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b083      	sub	sp, #12
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d2c:	bf00      	nop
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d40:	bf00      	nop
 8005d42:	370c      	adds	r7, #12
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr

08005d4c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005d54:	bf00      	nop
 8005d56:	370c      	adds	r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr

08005d60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b082      	sub	sp, #8
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d101      	bne.n	8005d72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e042      	b.n	8005df8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d106      	bne.n	8005d8a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f7fb fc2f 	bl	80015e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2224      	movs	r2, #36	@ 0x24
 8005d8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f022 0201 	bic.w	r2, r2, #1
 8005da0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d002      	beq.n	8005db0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 fc7c 	bl	80066a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f000 f97d 	bl	80060b0 <UART_SetConfig>
 8005db6:	4603      	mov	r3, r0
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d101      	bne.n	8005dc0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e01b      	b.n	8005df8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	685a      	ldr	r2, [r3, #4]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005dce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	689a      	ldr	r2, [r3, #8]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005dde:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f042 0201 	orr.w	r2, r2, #1
 8005dee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f000 fcfb 	bl	80067ec <UART_CheckIdleState>
 8005df6:	4603      	mov	r3, r0
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3708      	adds	r7, #8
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b08a      	sub	sp, #40	@ 0x28
 8005e04:	af02      	add	r7, sp, #8
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	603b      	str	r3, [r7, #0]
 8005e0c:	4613      	mov	r3, r2
 8005e0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e16:	2b20      	cmp	r3, #32
 8005e18:	d17b      	bne.n	8005f12 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d002      	beq.n	8005e26 <HAL_UART_Transmit+0x26>
 8005e20:	88fb      	ldrh	r3, [r7, #6]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d101      	bne.n	8005e2a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	e074      	b.n	8005f14 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2221      	movs	r2, #33	@ 0x21
 8005e36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e3a:	f7fb fe69 	bl	8001b10 <HAL_GetTick>
 8005e3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	88fa      	ldrh	r2, [r7, #6]
 8005e44:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	88fa      	ldrh	r2, [r7, #6]
 8005e4c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e58:	d108      	bne.n	8005e6c <HAL_UART_Transmit+0x6c>
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	691b      	ldr	r3, [r3, #16]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d104      	bne.n	8005e6c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005e62:	2300      	movs	r3, #0
 8005e64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	61bb      	str	r3, [r7, #24]
 8005e6a:	e003      	b.n	8005e74 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e70:	2300      	movs	r3, #0
 8005e72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005e74:	e030      	b.n	8005ed8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	9300      	str	r3, [sp, #0]
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	2180      	movs	r1, #128	@ 0x80
 8005e80:	68f8      	ldr	r0, [r7, #12]
 8005e82:	f000 fd5d 	bl	8006940 <UART_WaitOnFlagUntilTimeout>
 8005e86:	4603      	mov	r3, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d005      	beq.n	8005e98 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2220      	movs	r2, #32
 8005e90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005e94:	2303      	movs	r3, #3
 8005e96:	e03d      	b.n	8005f14 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005e98:	69fb      	ldr	r3, [r7, #28]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d10b      	bne.n	8005eb6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	881a      	ldrh	r2, [r3, #0]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005eaa:	b292      	uxth	r2, r2
 8005eac:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005eae:	69bb      	ldr	r3, [r7, #24]
 8005eb0:	3302      	adds	r3, #2
 8005eb2:	61bb      	str	r3, [r7, #24]
 8005eb4:	e007      	b.n	8005ec6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	781a      	ldrb	r2, [r3, #0]
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005ec0:	69fb      	ldr	r3, [r7, #28]
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	3b01      	subs	r3, #1
 8005ed0:	b29a      	uxth	r2, r3
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1c8      	bne.n	8005e76 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	9300      	str	r3, [sp, #0]
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	2200      	movs	r2, #0
 8005eec:	2140      	movs	r1, #64	@ 0x40
 8005eee:	68f8      	ldr	r0, [r7, #12]
 8005ef0:	f000 fd26 	bl	8006940 <UART_WaitOnFlagUntilTimeout>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d005      	beq.n	8005f06 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2220      	movs	r2, #32
 8005efe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005f02:	2303      	movs	r3, #3
 8005f04:	e006      	b.n	8005f14 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2220      	movs	r2, #32
 8005f0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	e000      	b.n	8005f14 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005f12:	2302      	movs	r3, #2
  }
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3720      	adds	r7, #32
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b08a      	sub	sp, #40	@ 0x28
 8005f20:	af02      	add	r7, sp, #8
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	603b      	str	r3, [r7, #0]
 8005f28:	4613      	mov	r3, r2
 8005f2a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f32:	2b20      	cmp	r3, #32
 8005f34:	f040 80b6 	bne.w	80060a4 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d002      	beq.n	8005f44 <HAL_UART_Receive+0x28>
 8005f3e:	88fb      	ldrh	r3, [r7, #6]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d101      	bne.n	8005f48 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	e0ae      	b.n	80060a6 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2222      	movs	r2, #34	@ 0x22
 8005f54:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f5e:	f7fb fdd7 	bl	8001b10 <HAL_GetTick>
 8005f62:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	88fa      	ldrh	r2, [r7, #6]
 8005f68:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	88fa      	ldrh	r2, [r7, #6]
 8005f70:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f7c:	d10e      	bne.n	8005f9c <HAL_UART_Receive+0x80>
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	691b      	ldr	r3, [r3, #16]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d105      	bne.n	8005f92 <HAL_UART_Receive+0x76>
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005f8c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f90:	e02d      	b.n	8005fee <HAL_UART_Receive+0xd2>
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	22ff      	movs	r2, #255	@ 0xff
 8005f96:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f9a:	e028      	b.n	8005fee <HAL_UART_Receive+0xd2>
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d10d      	bne.n	8005fc0 <HAL_UART_Receive+0xa4>
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	691b      	ldr	r3, [r3, #16]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d104      	bne.n	8005fb6 <HAL_UART_Receive+0x9a>
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	22ff      	movs	r2, #255	@ 0xff
 8005fb0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005fb4:	e01b      	b.n	8005fee <HAL_UART_Receive+0xd2>
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	227f      	movs	r2, #127	@ 0x7f
 8005fba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005fbe:	e016      	b.n	8005fee <HAL_UART_Receive+0xd2>
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005fc8:	d10d      	bne.n	8005fe6 <HAL_UART_Receive+0xca>
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	691b      	ldr	r3, [r3, #16]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d104      	bne.n	8005fdc <HAL_UART_Receive+0xc0>
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	227f      	movs	r2, #127	@ 0x7f
 8005fd6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005fda:	e008      	b.n	8005fee <HAL_UART_Receive+0xd2>
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	223f      	movs	r2, #63	@ 0x3f
 8005fe0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005fe4:	e003      	b.n	8005fee <HAL_UART_Receive+0xd2>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005ff4:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ffe:	d108      	bne.n	8006012 <HAL_UART_Receive+0xf6>
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	691b      	ldr	r3, [r3, #16]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d104      	bne.n	8006012 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8006008:	2300      	movs	r3, #0
 800600a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	61bb      	str	r3, [r7, #24]
 8006010:	e003      	b.n	800601a <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006016:	2300      	movs	r3, #0
 8006018:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800601a:	e037      	b.n	800608c <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	9300      	str	r3, [sp, #0]
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	2200      	movs	r2, #0
 8006024:	2120      	movs	r1, #32
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f000 fc8a 	bl	8006940 <UART_WaitOnFlagUntilTimeout>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d005      	beq.n	800603e <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2220      	movs	r2, #32
 8006036:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e033      	b.n	80060a6 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d10c      	bne.n	800605e <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800604a:	b29a      	uxth	r2, r3
 800604c:	8a7b      	ldrh	r3, [r7, #18]
 800604e:	4013      	ands	r3, r2
 8006050:	b29a      	uxth	r2, r3
 8006052:	69bb      	ldr	r3, [r7, #24]
 8006054:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006056:	69bb      	ldr	r3, [r7, #24]
 8006058:	3302      	adds	r3, #2
 800605a:	61bb      	str	r3, [r7, #24]
 800605c:	e00d      	b.n	800607a <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006064:	b29b      	uxth	r3, r3
 8006066:	b2da      	uxtb	r2, r3
 8006068:	8a7b      	ldrh	r3, [r7, #18]
 800606a:	b2db      	uxtb	r3, r3
 800606c:	4013      	ands	r3, r2
 800606e:	b2da      	uxtb	r2, r3
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	3301      	adds	r3, #1
 8006078:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006080:	b29b      	uxth	r3, r3
 8006082:	3b01      	subs	r3, #1
 8006084:	b29a      	uxth	r2, r3
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006092:	b29b      	uxth	r3, r3
 8006094:	2b00      	cmp	r3, #0
 8006096:	d1c1      	bne.n	800601c <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2220      	movs	r2, #32
 800609c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80060a0:	2300      	movs	r3, #0
 80060a2:	e000      	b.n	80060a6 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80060a4:	2302      	movs	r3, #2
  }
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3720      	adds	r7, #32
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
	...

080060b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060b4:	b08c      	sub	sp, #48	@ 0x30
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060ba:	2300      	movs	r3, #0
 80060bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	689a      	ldr	r2, [r3, #8]
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	691b      	ldr	r3, [r3, #16]
 80060c8:	431a      	orrs	r2, r3
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	695b      	ldr	r3, [r3, #20]
 80060ce:	431a      	orrs	r2, r3
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	69db      	ldr	r3, [r3, #28]
 80060d4:	4313      	orrs	r3, r2
 80060d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	4baa      	ldr	r3, [pc, #680]	@ (8006388 <UART_SetConfig+0x2d8>)
 80060e0:	4013      	ands	r3, r2
 80060e2:	697a      	ldr	r2, [r7, #20]
 80060e4:	6812      	ldr	r2, [r2, #0]
 80060e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060e8:	430b      	orrs	r3, r1
 80060ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	68da      	ldr	r2, [r3, #12]
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	430a      	orrs	r2, r1
 8006100:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	699b      	ldr	r3, [r3, #24]
 8006106:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a9f      	ldr	r2, [pc, #636]	@ (800638c <UART_SetConfig+0x2dc>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d004      	beq.n	800611c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	6a1b      	ldr	r3, [r3, #32]
 8006116:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006118:	4313      	orrs	r3, r2
 800611a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006126:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800612a:	697a      	ldr	r2, [r7, #20]
 800612c:	6812      	ldr	r2, [r2, #0]
 800612e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006130:	430b      	orrs	r3, r1
 8006132:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800613a:	f023 010f 	bic.w	r1, r3, #15
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	430a      	orrs	r2, r1
 8006148:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a90      	ldr	r2, [pc, #576]	@ (8006390 <UART_SetConfig+0x2e0>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d125      	bne.n	80061a0 <UART_SetConfig+0xf0>
 8006154:	4b8f      	ldr	r3, [pc, #572]	@ (8006394 <UART_SetConfig+0x2e4>)
 8006156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800615a:	f003 0303 	and.w	r3, r3, #3
 800615e:	2b03      	cmp	r3, #3
 8006160:	d81a      	bhi.n	8006198 <UART_SetConfig+0xe8>
 8006162:	a201      	add	r2, pc, #4	@ (adr r2, 8006168 <UART_SetConfig+0xb8>)
 8006164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006168:	08006179 	.word	0x08006179
 800616c:	08006189 	.word	0x08006189
 8006170:	08006181 	.word	0x08006181
 8006174:	08006191 	.word	0x08006191
 8006178:	2301      	movs	r3, #1
 800617a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800617e:	e116      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006180:	2302      	movs	r3, #2
 8006182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006186:	e112      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006188:	2304      	movs	r3, #4
 800618a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800618e:	e10e      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006190:	2308      	movs	r3, #8
 8006192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006196:	e10a      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006198:	2310      	movs	r3, #16
 800619a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800619e:	e106      	b.n	80063ae <UART_SetConfig+0x2fe>
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a7c      	ldr	r2, [pc, #496]	@ (8006398 <UART_SetConfig+0x2e8>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d138      	bne.n	800621c <UART_SetConfig+0x16c>
 80061aa:	4b7a      	ldr	r3, [pc, #488]	@ (8006394 <UART_SetConfig+0x2e4>)
 80061ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061b0:	f003 030c 	and.w	r3, r3, #12
 80061b4:	2b0c      	cmp	r3, #12
 80061b6:	d82d      	bhi.n	8006214 <UART_SetConfig+0x164>
 80061b8:	a201      	add	r2, pc, #4	@ (adr r2, 80061c0 <UART_SetConfig+0x110>)
 80061ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061be:	bf00      	nop
 80061c0:	080061f5 	.word	0x080061f5
 80061c4:	08006215 	.word	0x08006215
 80061c8:	08006215 	.word	0x08006215
 80061cc:	08006215 	.word	0x08006215
 80061d0:	08006205 	.word	0x08006205
 80061d4:	08006215 	.word	0x08006215
 80061d8:	08006215 	.word	0x08006215
 80061dc:	08006215 	.word	0x08006215
 80061e0:	080061fd 	.word	0x080061fd
 80061e4:	08006215 	.word	0x08006215
 80061e8:	08006215 	.word	0x08006215
 80061ec:	08006215 	.word	0x08006215
 80061f0:	0800620d 	.word	0x0800620d
 80061f4:	2300      	movs	r3, #0
 80061f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061fa:	e0d8      	b.n	80063ae <UART_SetConfig+0x2fe>
 80061fc:	2302      	movs	r3, #2
 80061fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006202:	e0d4      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006204:	2304      	movs	r3, #4
 8006206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800620a:	e0d0      	b.n	80063ae <UART_SetConfig+0x2fe>
 800620c:	2308      	movs	r3, #8
 800620e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006212:	e0cc      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006214:	2310      	movs	r3, #16
 8006216:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800621a:	e0c8      	b.n	80063ae <UART_SetConfig+0x2fe>
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a5e      	ldr	r2, [pc, #376]	@ (800639c <UART_SetConfig+0x2ec>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d125      	bne.n	8006272 <UART_SetConfig+0x1c2>
 8006226:	4b5b      	ldr	r3, [pc, #364]	@ (8006394 <UART_SetConfig+0x2e4>)
 8006228:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800622c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006230:	2b30      	cmp	r3, #48	@ 0x30
 8006232:	d016      	beq.n	8006262 <UART_SetConfig+0x1b2>
 8006234:	2b30      	cmp	r3, #48	@ 0x30
 8006236:	d818      	bhi.n	800626a <UART_SetConfig+0x1ba>
 8006238:	2b20      	cmp	r3, #32
 800623a:	d00a      	beq.n	8006252 <UART_SetConfig+0x1a2>
 800623c:	2b20      	cmp	r3, #32
 800623e:	d814      	bhi.n	800626a <UART_SetConfig+0x1ba>
 8006240:	2b00      	cmp	r3, #0
 8006242:	d002      	beq.n	800624a <UART_SetConfig+0x19a>
 8006244:	2b10      	cmp	r3, #16
 8006246:	d008      	beq.n	800625a <UART_SetConfig+0x1aa>
 8006248:	e00f      	b.n	800626a <UART_SetConfig+0x1ba>
 800624a:	2300      	movs	r3, #0
 800624c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006250:	e0ad      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006252:	2302      	movs	r3, #2
 8006254:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006258:	e0a9      	b.n	80063ae <UART_SetConfig+0x2fe>
 800625a:	2304      	movs	r3, #4
 800625c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006260:	e0a5      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006262:	2308      	movs	r3, #8
 8006264:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006268:	e0a1      	b.n	80063ae <UART_SetConfig+0x2fe>
 800626a:	2310      	movs	r3, #16
 800626c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006270:	e09d      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a4a      	ldr	r2, [pc, #296]	@ (80063a0 <UART_SetConfig+0x2f0>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d125      	bne.n	80062c8 <UART_SetConfig+0x218>
 800627c:	4b45      	ldr	r3, [pc, #276]	@ (8006394 <UART_SetConfig+0x2e4>)
 800627e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006282:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006286:	2bc0      	cmp	r3, #192	@ 0xc0
 8006288:	d016      	beq.n	80062b8 <UART_SetConfig+0x208>
 800628a:	2bc0      	cmp	r3, #192	@ 0xc0
 800628c:	d818      	bhi.n	80062c0 <UART_SetConfig+0x210>
 800628e:	2b80      	cmp	r3, #128	@ 0x80
 8006290:	d00a      	beq.n	80062a8 <UART_SetConfig+0x1f8>
 8006292:	2b80      	cmp	r3, #128	@ 0x80
 8006294:	d814      	bhi.n	80062c0 <UART_SetConfig+0x210>
 8006296:	2b00      	cmp	r3, #0
 8006298:	d002      	beq.n	80062a0 <UART_SetConfig+0x1f0>
 800629a:	2b40      	cmp	r3, #64	@ 0x40
 800629c:	d008      	beq.n	80062b0 <UART_SetConfig+0x200>
 800629e:	e00f      	b.n	80062c0 <UART_SetConfig+0x210>
 80062a0:	2300      	movs	r3, #0
 80062a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062a6:	e082      	b.n	80063ae <UART_SetConfig+0x2fe>
 80062a8:	2302      	movs	r3, #2
 80062aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062ae:	e07e      	b.n	80063ae <UART_SetConfig+0x2fe>
 80062b0:	2304      	movs	r3, #4
 80062b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062b6:	e07a      	b.n	80063ae <UART_SetConfig+0x2fe>
 80062b8:	2308      	movs	r3, #8
 80062ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062be:	e076      	b.n	80063ae <UART_SetConfig+0x2fe>
 80062c0:	2310      	movs	r3, #16
 80062c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062c6:	e072      	b.n	80063ae <UART_SetConfig+0x2fe>
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a35      	ldr	r2, [pc, #212]	@ (80063a4 <UART_SetConfig+0x2f4>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d12a      	bne.n	8006328 <UART_SetConfig+0x278>
 80062d2:	4b30      	ldr	r3, [pc, #192]	@ (8006394 <UART_SetConfig+0x2e4>)
 80062d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062e0:	d01a      	beq.n	8006318 <UART_SetConfig+0x268>
 80062e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062e6:	d81b      	bhi.n	8006320 <UART_SetConfig+0x270>
 80062e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062ec:	d00c      	beq.n	8006308 <UART_SetConfig+0x258>
 80062ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062f2:	d815      	bhi.n	8006320 <UART_SetConfig+0x270>
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d003      	beq.n	8006300 <UART_SetConfig+0x250>
 80062f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062fc:	d008      	beq.n	8006310 <UART_SetConfig+0x260>
 80062fe:	e00f      	b.n	8006320 <UART_SetConfig+0x270>
 8006300:	2300      	movs	r3, #0
 8006302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006306:	e052      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006308:	2302      	movs	r3, #2
 800630a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800630e:	e04e      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006310:	2304      	movs	r3, #4
 8006312:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006316:	e04a      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006318:	2308      	movs	r3, #8
 800631a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800631e:	e046      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006320:	2310      	movs	r3, #16
 8006322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006326:	e042      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a17      	ldr	r2, [pc, #92]	@ (800638c <UART_SetConfig+0x2dc>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d13a      	bne.n	80063a8 <UART_SetConfig+0x2f8>
 8006332:	4b18      	ldr	r3, [pc, #96]	@ (8006394 <UART_SetConfig+0x2e4>)
 8006334:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006338:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800633c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006340:	d01a      	beq.n	8006378 <UART_SetConfig+0x2c8>
 8006342:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006346:	d81b      	bhi.n	8006380 <UART_SetConfig+0x2d0>
 8006348:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800634c:	d00c      	beq.n	8006368 <UART_SetConfig+0x2b8>
 800634e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006352:	d815      	bhi.n	8006380 <UART_SetConfig+0x2d0>
 8006354:	2b00      	cmp	r3, #0
 8006356:	d003      	beq.n	8006360 <UART_SetConfig+0x2b0>
 8006358:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800635c:	d008      	beq.n	8006370 <UART_SetConfig+0x2c0>
 800635e:	e00f      	b.n	8006380 <UART_SetConfig+0x2d0>
 8006360:	2300      	movs	r3, #0
 8006362:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006366:	e022      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006368:	2302      	movs	r3, #2
 800636a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800636e:	e01e      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006370:	2304      	movs	r3, #4
 8006372:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006376:	e01a      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006378:	2308      	movs	r3, #8
 800637a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800637e:	e016      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006380:	2310      	movs	r3, #16
 8006382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006386:	e012      	b.n	80063ae <UART_SetConfig+0x2fe>
 8006388:	cfff69f3 	.word	0xcfff69f3
 800638c:	40008000 	.word	0x40008000
 8006390:	40013800 	.word	0x40013800
 8006394:	40021000 	.word	0x40021000
 8006398:	40004400 	.word	0x40004400
 800639c:	40004800 	.word	0x40004800
 80063a0:	40004c00 	.word	0x40004c00
 80063a4:	40005000 	.word	0x40005000
 80063a8:	2310      	movs	r3, #16
 80063aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4aae      	ldr	r2, [pc, #696]	@ (800666c <UART_SetConfig+0x5bc>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	f040 8097 	bne.w	80064e8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80063ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80063be:	2b08      	cmp	r3, #8
 80063c0:	d823      	bhi.n	800640a <UART_SetConfig+0x35a>
 80063c2:	a201      	add	r2, pc, #4	@ (adr r2, 80063c8 <UART_SetConfig+0x318>)
 80063c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063c8:	080063ed 	.word	0x080063ed
 80063cc:	0800640b 	.word	0x0800640b
 80063d0:	080063f5 	.word	0x080063f5
 80063d4:	0800640b 	.word	0x0800640b
 80063d8:	080063fb 	.word	0x080063fb
 80063dc:	0800640b 	.word	0x0800640b
 80063e0:	0800640b 	.word	0x0800640b
 80063e4:	0800640b 	.word	0x0800640b
 80063e8:	08006403 	.word	0x08006403
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063ec:	f7fe fb1c 	bl	8004a28 <HAL_RCC_GetPCLK1Freq>
 80063f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063f2:	e010      	b.n	8006416 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063f4:	4b9e      	ldr	r3, [pc, #632]	@ (8006670 <UART_SetConfig+0x5c0>)
 80063f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80063f8:	e00d      	b.n	8006416 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063fa:	f7fe fa7d 	bl	80048f8 <HAL_RCC_GetSysClockFreq>
 80063fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006400:	e009      	b.n	8006416 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006402:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006406:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006408:	e005      	b.n	8006416 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800640a:	2300      	movs	r3, #0
 800640c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006414:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006418:	2b00      	cmp	r3, #0
 800641a:	f000 8130 	beq.w	800667e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006422:	4a94      	ldr	r2, [pc, #592]	@ (8006674 <UART_SetConfig+0x5c4>)
 8006424:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006428:	461a      	mov	r2, r3
 800642a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006430:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	685a      	ldr	r2, [r3, #4]
 8006436:	4613      	mov	r3, r2
 8006438:	005b      	lsls	r3, r3, #1
 800643a:	4413      	add	r3, r2
 800643c:	69ba      	ldr	r2, [r7, #24]
 800643e:	429a      	cmp	r2, r3
 8006440:	d305      	bcc.n	800644e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006448:	69ba      	ldr	r2, [r7, #24]
 800644a:	429a      	cmp	r2, r3
 800644c:	d903      	bls.n	8006456 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006454:	e113      	b.n	800667e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006458:	2200      	movs	r2, #0
 800645a:	60bb      	str	r3, [r7, #8]
 800645c:	60fa      	str	r2, [r7, #12]
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006462:	4a84      	ldr	r2, [pc, #528]	@ (8006674 <UART_SetConfig+0x5c4>)
 8006464:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006468:	b29b      	uxth	r3, r3
 800646a:	2200      	movs	r2, #0
 800646c:	603b      	str	r3, [r7, #0]
 800646e:	607a      	str	r2, [r7, #4]
 8006470:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006474:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006478:	f7f9 ff12 	bl	80002a0 <__aeabi_uldivmod>
 800647c:	4602      	mov	r2, r0
 800647e:	460b      	mov	r3, r1
 8006480:	4610      	mov	r0, r2
 8006482:	4619      	mov	r1, r3
 8006484:	f04f 0200 	mov.w	r2, #0
 8006488:	f04f 0300 	mov.w	r3, #0
 800648c:	020b      	lsls	r3, r1, #8
 800648e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006492:	0202      	lsls	r2, r0, #8
 8006494:	6979      	ldr	r1, [r7, #20]
 8006496:	6849      	ldr	r1, [r1, #4]
 8006498:	0849      	lsrs	r1, r1, #1
 800649a:	2000      	movs	r0, #0
 800649c:	460c      	mov	r4, r1
 800649e:	4605      	mov	r5, r0
 80064a0:	eb12 0804 	adds.w	r8, r2, r4
 80064a4:	eb43 0905 	adc.w	r9, r3, r5
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	2200      	movs	r2, #0
 80064ae:	469a      	mov	sl, r3
 80064b0:	4693      	mov	fp, r2
 80064b2:	4652      	mov	r2, sl
 80064b4:	465b      	mov	r3, fp
 80064b6:	4640      	mov	r0, r8
 80064b8:	4649      	mov	r1, r9
 80064ba:	f7f9 fef1 	bl	80002a0 <__aeabi_uldivmod>
 80064be:	4602      	mov	r2, r0
 80064c0:	460b      	mov	r3, r1
 80064c2:	4613      	mov	r3, r2
 80064c4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80064c6:	6a3b      	ldr	r3, [r7, #32]
 80064c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064cc:	d308      	bcc.n	80064e0 <UART_SetConfig+0x430>
 80064ce:	6a3b      	ldr	r3, [r7, #32]
 80064d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064d4:	d204      	bcs.n	80064e0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	6a3a      	ldr	r2, [r7, #32]
 80064dc:	60da      	str	r2, [r3, #12]
 80064de:	e0ce      	b.n	800667e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80064e0:	2301      	movs	r3, #1
 80064e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80064e6:	e0ca      	b.n	800667e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	69db      	ldr	r3, [r3, #28]
 80064ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064f0:	d166      	bne.n	80065c0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80064f2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80064f6:	2b08      	cmp	r3, #8
 80064f8:	d827      	bhi.n	800654a <UART_SetConfig+0x49a>
 80064fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006500 <UART_SetConfig+0x450>)
 80064fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006500:	08006525 	.word	0x08006525
 8006504:	0800652d 	.word	0x0800652d
 8006508:	08006535 	.word	0x08006535
 800650c:	0800654b 	.word	0x0800654b
 8006510:	0800653b 	.word	0x0800653b
 8006514:	0800654b 	.word	0x0800654b
 8006518:	0800654b 	.word	0x0800654b
 800651c:	0800654b 	.word	0x0800654b
 8006520:	08006543 	.word	0x08006543
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006524:	f7fe fa80 	bl	8004a28 <HAL_RCC_GetPCLK1Freq>
 8006528:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800652a:	e014      	b.n	8006556 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800652c:	f7fe fa92 	bl	8004a54 <HAL_RCC_GetPCLK2Freq>
 8006530:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006532:	e010      	b.n	8006556 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006534:	4b4e      	ldr	r3, [pc, #312]	@ (8006670 <UART_SetConfig+0x5c0>)
 8006536:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006538:	e00d      	b.n	8006556 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800653a:	f7fe f9dd 	bl	80048f8 <HAL_RCC_GetSysClockFreq>
 800653e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006540:	e009      	b.n	8006556 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006542:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006546:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006548:	e005      	b.n	8006556 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800654a:	2300      	movs	r3, #0
 800654c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006554:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006558:	2b00      	cmp	r3, #0
 800655a:	f000 8090 	beq.w	800667e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006562:	4a44      	ldr	r2, [pc, #272]	@ (8006674 <UART_SetConfig+0x5c4>)
 8006564:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006568:	461a      	mov	r2, r3
 800656a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800656c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006570:	005a      	lsls	r2, r3, #1
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	085b      	lsrs	r3, r3, #1
 8006578:	441a      	add	r2, r3
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006582:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006584:	6a3b      	ldr	r3, [r7, #32]
 8006586:	2b0f      	cmp	r3, #15
 8006588:	d916      	bls.n	80065b8 <UART_SetConfig+0x508>
 800658a:	6a3b      	ldr	r3, [r7, #32]
 800658c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006590:	d212      	bcs.n	80065b8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006592:	6a3b      	ldr	r3, [r7, #32]
 8006594:	b29b      	uxth	r3, r3
 8006596:	f023 030f 	bic.w	r3, r3, #15
 800659a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800659c:	6a3b      	ldr	r3, [r7, #32]
 800659e:	085b      	lsrs	r3, r3, #1
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	f003 0307 	and.w	r3, r3, #7
 80065a6:	b29a      	uxth	r2, r3
 80065a8:	8bfb      	ldrh	r3, [r7, #30]
 80065aa:	4313      	orrs	r3, r2
 80065ac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	8bfa      	ldrh	r2, [r7, #30]
 80065b4:	60da      	str	r2, [r3, #12]
 80065b6:	e062      	b.n	800667e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80065be:	e05e      	b.n	800667e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80065c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80065c4:	2b08      	cmp	r3, #8
 80065c6:	d828      	bhi.n	800661a <UART_SetConfig+0x56a>
 80065c8:	a201      	add	r2, pc, #4	@ (adr r2, 80065d0 <UART_SetConfig+0x520>)
 80065ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ce:	bf00      	nop
 80065d0:	080065f5 	.word	0x080065f5
 80065d4:	080065fd 	.word	0x080065fd
 80065d8:	08006605 	.word	0x08006605
 80065dc:	0800661b 	.word	0x0800661b
 80065e0:	0800660b 	.word	0x0800660b
 80065e4:	0800661b 	.word	0x0800661b
 80065e8:	0800661b 	.word	0x0800661b
 80065ec:	0800661b 	.word	0x0800661b
 80065f0:	08006613 	.word	0x08006613
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065f4:	f7fe fa18 	bl	8004a28 <HAL_RCC_GetPCLK1Freq>
 80065f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80065fa:	e014      	b.n	8006626 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065fc:	f7fe fa2a 	bl	8004a54 <HAL_RCC_GetPCLK2Freq>
 8006600:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006602:	e010      	b.n	8006626 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006604:	4b1a      	ldr	r3, [pc, #104]	@ (8006670 <UART_SetConfig+0x5c0>)
 8006606:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006608:	e00d      	b.n	8006626 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800660a:	f7fe f975 	bl	80048f8 <HAL_RCC_GetSysClockFreq>
 800660e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006610:	e009      	b.n	8006626 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006612:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006616:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006618:	e005      	b.n	8006626 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800661a:	2300      	movs	r3, #0
 800661c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006624:	bf00      	nop
    }

    if (pclk != 0U)
 8006626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006628:	2b00      	cmp	r3, #0
 800662a:	d028      	beq.n	800667e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006630:	4a10      	ldr	r2, [pc, #64]	@ (8006674 <UART_SetConfig+0x5c4>)
 8006632:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006636:	461a      	mov	r2, r3
 8006638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800663a:	fbb3 f2f2 	udiv	r2, r3, r2
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	085b      	lsrs	r3, r3, #1
 8006644:	441a      	add	r2, r3
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	fbb2 f3f3 	udiv	r3, r2, r3
 800664e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006650:	6a3b      	ldr	r3, [r7, #32]
 8006652:	2b0f      	cmp	r3, #15
 8006654:	d910      	bls.n	8006678 <UART_SetConfig+0x5c8>
 8006656:	6a3b      	ldr	r3, [r7, #32]
 8006658:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800665c:	d20c      	bcs.n	8006678 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800665e:	6a3b      	ldr	r3, [r7, #32]
 8006660:	b29a      	uxth	r2, r3
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	60da      	str	r2, [r3, #12]
 8006668:	e009      	b.n	800667e <UART_SetConfig+0x5ce>
 800666a:	bf00      	nop
 800666c:	40008000 	.word	0x40008000
 8006670:	00f42400 	.word	0x00f42400
 8006674:	0800b04c 	.word	0x0800b04c
      }
      else
      {
        ret = HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	2201      	movs	r2, #1
 8006682:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	2201      	movs	r2, #1
 800668a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	2200      	movs	r2, #0
 8006692:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	2200      	movs	r2, #0
 8006698:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800669a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3730      	adds	r7, #48	@ 0x30
 80066a2:	46bd      	mov	sp, r7
 80066a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080066a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b4:	f003 0308 	and.w	r3, r3, #8
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d00a      	beq.n	80066d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	430a      	orrs	r2, r1
 80066d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066d6:	f003 0301 	and.w	r3, r3, #1
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00a      	beq.n	80066f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	430a      	orrs	r2, r1
 80066f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f8:	f003 0302 	and.w	r3, r3, #2
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d00a      	beq.n	8006716 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	430a      	orrs	r2, r1
 8006714:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800671a:	f003 0304 	and.w	r3, r3, #4
 800671e:	2b00      	cmp	r3, #0
 8006720:	d00a      	beq.n	8006738 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	430a      	orrs	r2, r1
 8006736:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800673c:	f003 0310 	and.w	r3, r3, #16
 8006740:	2b00      	cmp	r3, #0
 8006742:	d00a      	beq.n	800675a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	430a      	orrs	r2, r1
 8006758:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800675e:	f003 0320 	and.w	r3, r3, #32
 8006762:	2b00      	cmp	r3, #0
 8006764:	d00a      	beq.n	800677c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	430a      	orrs	r2, r1
 800677a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006784:	2b00      	cmp	r3, #0
 8006786:	d01a      	beq.n	80067be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	430a      	orrs	r2, r1
 800679c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067a6:	d10a      	bne.n	80067be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	430a      	orrs	r2, r1
 80067bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d00a      	beq.n	80067e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	430a      	orrs	r2, r1
 80067de:	605a      	str	r2, [r3, #4]
  }
}
 80067e0:	bf00      	nop
 80067e2:	370c      	adds	r7, #12
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr

080067ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b098      	sub	sp, #96	@ 0x60
 80067f0:	af02      	add	r7, sp, #8
 80067f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067fc:	f7fb f988 	bl	8001b10 <HAL_GetTick>
 8006800:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f003 0308 	and.w	r3, r3, #8
 800680c:	2b08      	cmp	r3, #8
 800680e:	d12f      	bne.n	8006870 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006810:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006814:	9300      	str	r3, [sp, #0]
 8006816:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006818:	2200      	movs	r2, #0
 800681a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 f88e 	bl	8006940 <UART_WaitOnFlagUntilTimeout>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d022      	beq.n	8006870 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006832:	e853 3f00 	ldrex	r3, [r3]
 8006836:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800683a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800683e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	461a      	mov	r2, r3
 8006846:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006848:	647b      	str	r3, [r7, #68]	@ 0x44
 800684a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800684c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800684e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006850:	e841 2300 	strex	r3, r2, [r1]
 8006854:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006856:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006858:	2b00      	cmp	r3, #0
 800685a:	d1e6      	bne.n	800682a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2220      	movs	r2, #32
 8006860:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2200      	movs	r2, #0
 8006868:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800686c:	2303      	movs	r3, #3
 800686e:	e063      	b.n	8006938 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 0304 	and.w	r3, r3, #4
 800687a:	2b04      	cmp	r3, #4
 800687c:	d149      	bne.n	8006912 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800687e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006882:	9300      	str	r3, [sp, #0]
 8006884:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006886:	2200      	movs	r2, #0
 8006888:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 f857 	bl	8006940 <UART_WaitOnFlagUntilTimeout>
 8006892:	4603      	mov	r3, r0
 8006894:	2b00      	cmp	r3, #0
 8006896:	d03c      	beq.n	8006912 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800689e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a0:	e853 3f00 	ldrex	r3, [r3]
 80068a4:	623b      	str	r3, [r7, #32]
   return(result);
 80068a6:	6a3b      	ldr	r3, [r7, #32]
 80068a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	461a      	mov	r2, r3
 80068b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80068b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068be:	e841 2300 	strex	r3, r2, [r1]
 80068c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d1e6      	bne.n	8006898 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	3308      	adds	r3, #8
 80068d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	e853 3f00 	ldrex	r3, [r3]
 80068d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	f023 0301 	bic.w	r3, r3, #1
 80068e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	3308      	adds	r3, #8
 80068e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068ea:	61fa      	str	r2, [r7, #28]
 80068ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ee:	69b9      	ldr	r1, [r7, #24]
 80068f0:	69fa      	ldr	r2, [r7, #28]
 80068f2:	e841 2300 	strex	r3, r2, [r1]
 80068f6:	617b      	str	r3, [r7, #20]
   return(result);
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d1e5      	bne.n	80068ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2220      	movs	r2, #32
 8006902:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800690e:	2303      	movs	r3, #3
 8006910:	e012      	b.n	8006938 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2220      	movs	r2, #32
 8006916:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2220      	movs	r2, #32
 800691e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2200      	movs	r2, #0
 8006926:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2200      	movs	r2, #0
 800692c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006936:	2300      	movs	r3, #0
}
 8006938:	4618      	mov	r0, r3
 800693a:	3758      	adds	r7, #88	@ 0x58
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b084      	sub	sp, #16
 8006944:	af00      	add	r7, sp, #0
 8006946:	60f8      	str	r0, [r7, #12]
 8006948:	60b9      	str	r1, [r7, #8]
 800694a:	603b      	str	r3, [r7, #0]
 800694c:	4613      	mov	r3, r2
 800694e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006950:	e049      	b.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006952:	69bb      	ldr	r3, [r7, #24]
 8006954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006958:	d045      	beq.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800695a:	f7fb f8d9 	bl	8001b10 <HAL_GetTick>
 800695e:	4602      	mov	r2, r0
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	1ad3      	subs	r3, r2, r3
 8006964:	69ba      	ldr	r2, [r7, #24]
 8006966:	429a      	cmp	r2, r3
 8006968:	d302      	bcc.n	8006970 <UART_WaitOnFlagUntilTimeout+0x30>
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d101      	bne.n	8006974 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006970:	2303      	movs	r3, #3
 8006972:	e048      	b.n	8006a06 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 0304 	and.w	r3, r3, #4
 800697e:	2b00      	cmp	r3, #0
 8006980:	d031      	beq.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	69db      	ldr	r3, [r3, #28]
 8006988:	f003 0308 	and.w	r3, r3, #8
 800698c:	2b08      	cmp	r3, #8
 800698e:	d110      	bne.n	80069b2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2208      	movs	r2, #8
 8006996:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006998:	68f8      	ldr	r0, [r7, #12]
 800699a:	f000 f838 	bl	8006a0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2208      	movs	r2, #8
 80069a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2200      	movs	r2, #0
 80069aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	e029      	b.n	8006a06 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	69db      	ldr	r3, [r3, #28]
 80069b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069c0:	d111      	bne.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80069ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f000 f81e 	bl	8006a0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2220      	movs	r2, #32
 80069d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80069e2:	2303      	movs	r3, #3
 80069e4:	e00f      	b.n	8006a06 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	69da      	ldr	r2, [r3, #28]
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	4013      	ands	r3, r2
 80069f0:	68ba      	ldr	r2, [r7, #8]
 80069f2:	429a      	cmp	r2, r3
 80069f4:	bf0c      	ite	eq
 80069f6:	2301      	moveq	r3, #1
 80069f8:	2300      	movne	r3, #0
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	461a      	mov	r2, r3
 80069fe:	79fb      	ldrb	r3, [r7, #7]
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d0a6      	beq.n	8006952 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a04:	2300      	movs	r3, #0
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3710      	adds	r7, #16
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}

08006a0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a0e:	b480      	push	{r7}
 8006a10:	b095      	sub	sp, #84	@ 0x54
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a1e:	e853 3f00 	ldrex	r3, [r3]
 8006a22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	461a      	mov	r2, r3
 8006a32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a34:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a36:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a3c:	e841 2300 	strex	r3, r2, [r1]
 8006a40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d1e6      	bne.n	8006a16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	3308      	adds	r3, #8
 8006a4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a50:	6a3b      	ldr	r3, [r7, #32]
 8006a52:	e853 3f00 	ldrex	r3, [r3]
 8006a56:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a5e:	f023 0301 	bic.w	r3, r3, #1
 8006a62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	3308      	adds	r3, #8
 8006a6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a74:	e841 2300 	strex	r3, r2, [r1]
 8006a78:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d1e3      	bne.n	8006a48 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a84:	2b01      	cmp	r3, #1
 8006a86:	d118      	bne.n	8006aba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	e853 3f00 	ldrex	r3, [r3]
 8006a94:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	f023 0310 	bic.w	r3, r3, #16
 8006a9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	461a      	mov	r2, r3
 8006aa4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006aa6:	61bb      	str	r3, [r7, #24]
 8006aa8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aaa:	6979      	ldr	r1, [r7, #20]
 8006aac:	69ba      	ldr	r2, [r7, #24]
 8006aae:	e841 2300 	strex	r3, r2, [r1]
 8006ab2:	613b      	str	r3, [r7, #16]
   return(result);
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d1e6      	bne.n	8006a88 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2220      	movs	r2, #32
 8006abe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006ace:	bf00      	nop
 8006ad0:	3754      	adds	r7, #84	@ 0x54
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr

08006ada <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006ada:	b480      	push	{r7}
 8006adc:	b085      	sub	sp, #20
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d101      	bne.n	8006af0 <HAL_UARTEx_DisableFifoMode+0x16>
 8006aec:	2302      	movs	r3, #2
 8006aee:	e027      	b.n	8006b40 <HAL_UARTEx_DisableFifoMode+0x66>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2224      	movs	r2, #36	@ 0x24
 8006afc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f022 0201 	bic.w	r2, r2, #1
 8006b16:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006b1e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2200      	movs	r2, #0
 8006b24:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	68fa      	ldr	r2, [r7, #12]
 8006b2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2220      	movs	r2, #32
 8006b32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006b3e:	2300      	movs	r3, #0
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3714      	adds	r7, #20
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr

08006b4c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d101      	bne.n	8006b64 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006b60:	2302      	movs	r3, #2
 8006b62:	e02d      	b.n	8006bc0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2201      	movs	r2, #1
 8006b68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2224      	movs	r2, #36	@ 0x24
 8006b70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	681a      	ldr	r2, [r3, #0]
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f022 0201 	bic.w	r2, r2, #1
 8006b8a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	683a      	ldr	r2, [r7, #0]
 8006b9c:	430a      	orrs	r2, r1
 8006b9e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006ba0:	6878      	ldr	r0, [r7, #4]
 8006ba2:	f000 f84f 	bl	8006c44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	68fa      	ldr	r2, [r7, #12]
 8006bac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2220      	movs	r2, #32
 8006bb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006bbe:	2300      	movs	r3, #0
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	3710      	adds	r7, #16
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}

08006bc8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b084      	sub	sp, #16
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006bd8:	2b01      	cmp	r3, #1
 8006bda:	d101      	bne.n	8006be0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006bdc:	2302      	movs	r3, #2
 8006bde:	e02d      	b.n	8006c3c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2201      	movs	r2, #1
 8006be4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2224      	movs	r2, #36	@ 0x24
 8006bec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f022 0201 	bic.w	r2, r2, #1
 8006c06:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	683a      	ldr	r2, [r7, #0]
 8006c18:	430a      	orrs	r2, r1
 8006c1a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f000 f811 	bl	8006c44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	68fa      	ldr	r2, [r7, #12]
 8006c28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2220      	movs	r2, #32
 8006c2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2200      	movs	r2, #0
 8006c36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c3a:	2300      	movs	r3, #0
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3710      	adds	r7, #16
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}

08006c44 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b085      	sub	sp, #20
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d108      	bne.n	8006c66 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2201      	movs	r2, #1
 8006c58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006c64:	e031      	b.n	8006cca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006c66:	2308      	movs	r3, #8
 8006c68:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006c6a:	2308      	movs	r3, #8
 8006c6c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	0e5b      	lsrs	r3, r3, #25
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	f003 0307 	and.w	r3, r3, #7
 8006c7c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	0f5b      	lsrs	r3, r3, #29
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	f003 0307 	and.w	r3, r3, #7
 8006c8c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006c8e:	7bbb      	ldrb	r3, [r7, #14]
 8006c90:	7b3a      	ldrb	r2, [r7, #12]
 8006c92:	4911      	ldr	r1, [pc, #68]	@ (8006cd8 <UARTEx_SetNbDataToProcess+0x94>)
 8006c94:	5c8a      	ldrb	r2, [r1, r2]
 8006c96:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006c9a:	7b3a      	ldrb	r2, [r7, #12]
 8006c9c:	490f      	ldr	r1, [pc, #60]	@ (8006cdc <UARTEx_SetNbDataToProcess+0x98>)
 8006c9e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006ca0:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ca4:	b29a      	uxth	r2, r3
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006cac:	7bfb      	ldrb	r3, [r7, #15]
 8006cae:	7b7a      	ldrb	r2, [r7, #13]
 8006cb0:	4909      	ldr	r1, [pc, #36]	@ (8006cd8 <UARTEx_SetNbDataToProcess+0x94>)
 8006cb2:	5c8a      	ldrb	r2, [r1, r2]
 8006cb4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006cb8:	7b7a      	ldrb	r2, [r7, #13]
 8006cba:	4908      	ldr	r1, [pc, #32]	@ (8006cdc <UARTEx_SetNbDataToProcess+0x98>)
 8006cbc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006cbe:	fb93 f3f2 	sdiv	r3, r3, r2
 8006cc2:	b29a      	uxth	r2, r3
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006cca:	bf00      	nop
 8006ccc:	3714      	adds	r7, #20
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop
 8006cd8:	0800b064 	.word	0x0800b064
 8006cdc:	0800b06c 	.word	0x0800b06c

08006ce0 <__NVIC_SetPriority>:
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b083      	sub	sp, #12
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	6039      	str	r1, [r7, #0]
 8006cea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	db0a      	blt.n	8006d0a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	b2da      	uxtb	r2, r3
 8006cf8:	490c      	ldr	r1, [pc, #48]	@ (8006d2c <__NVIC_SetPriority+0x4c>)
 8006cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cfe:	0112      	lsls	r2, r2, #4
 8006d00:	b2d2      	uxtb	r2, r2
 8006d02:	440b      	add	r3, r1
 8006d04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006d08:	e00a      	b.n	8006d20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	b2da      	uxtb	r2, r3
 8006d0e:	4908      	ldr	r1, [pc, #32]	@ (8006d30 <__NVIC_SetPriority+0x50>)
 8006d10:	79fb      	ldrb	r3, [r7, #7]
 8006d12:	f003 030f 	and.w	r3, r3, #15
 8006d16:	3b04      	subs	r3, #4
 8006d18:	0112      	lsls	r2, r2, #4
 8006d1a:	b2d2      	uxtb	r2, r2
 8006d1c:	440b      	add	r3, r1
 8006d1e:	761a      	strb	r2, [r3, #24]
}
 8006d20:	bf00      	nop
 8006d22:	370c      	adds	r7, #12
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr
 8006d2c:	e000e100 	.word	0xe000e100
 8006d30:	e000ed00 	.word	0xe000ed00

08006d34 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006d34:	b580      	push	{r7, lr}
 8006d36:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006d38:	4b05      	ldr	r3, [pc, #20]	@ (8006d50 <SysTick_Handler+0x1c>)
 8006d3a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006d3c:	f002 fa68 	bl	8009210 <xTaskGetSchedulerState>
 8006d40:	4603      	mov	r3, r0
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d001      	beq.n	8006d4a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006d46:	f003 f95f 	bl	800a008 <xPortSysTickHandler>
  }
}
 8006d4a:	bf00      	nop
 8006d4c:	bd80      	pop	{r7, pc}
 8006d4e:	bf00      	nop
 8006d50:	e000e010 	.word	0xe000e010

08006d54 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006d54:	b580      	push	{r7, lr}
 8006d56:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006d58:	2100      	movs	r1, #0
 8006d5a:	f06f 0004 	mvn.w	r0, #4
 8006d5e:	f7ff ffbf 	bl	8006ce0 <__NVIC_SetPriority>
#endif
}
 8006d62:	bf00      	nop
 8006d64:	bd80      	pop	{r7, pc}
	...

08006d68 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006d68:	b480      	push	{r7}
 8006d6a:	b083      	sub	sp, #12
 8006d6c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d6e:	f3ef 8305 	mrs	r3, IPSR
 8006d72:	603b      	str	r3, [r7, #0]
  return(result);
 8006d74:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d003      	beq.n	8006d82 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006d7a:	f06f 0305 	mvn.w	r3, #5
 8006d7e:	607b      	str	r3, [r7, #4]
 8006d80:	e00c      	b.n	8006d9c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006d82:	4b0a      	ldr	r3, [pc, #40]	@ (8006dac <osKernelInitialize+0x44>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d105      	bne.n	8006d96 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006d8a:	4b08      	ldr	r3, [pc, #32]	@ (8006dac <osKernelInitialize+0x44>)
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006d90:	2300      	movs	r3, #0
 8006d92:	607b      	str	r3, [r7, #4]
 8006d94:	e002      	b.n	8006d9c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006d96:	f04f 33ff 	mov.w	r3, #4294967295
 8006d9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006d9c:	687b      	ldr	r3, [r7, #4]
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	370c      	adds	r7, #12
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop
 8006dac:	20000560 	.word	0x20000560

08006db0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b082      	sub	sp, #8
 8006db4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006db6:	f3ef 8305 	mrs	r3, IPSR
 8006dba:	603b      	str	r3, [r7, #0]
  return(result);
 8006dbc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d003      	beq.n	8006dca <osKernelStart+0x1a>
    stat = osErrorISR;
 8006dc2:	f06f 0305 	mvn.w	r3, #5
 8006dc6:	607b      	str	r3, [r7, #4]
 8006dc8:	e010      	b.n	8006dec <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006dca:	4b0b      	ldr	r3, [pc, #44]	@ (8006df8 <osKernelStart+0x48>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	d109      	bne.n	8006de6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006dd2:	f7ff ffbf 	bl	8006d54 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006dd6:	4b08      	ldr	r3, [pc, #32]	@ (8006df8 <osKernelStart+0x48>)
 8006dd8:	2202      	movs	r2, #2
 8006dda:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006ddc:	f001 fdb4 	bl	8008948 <vTaskStartScheduler>
      stat = osOK;
 8006de0:	2300      	movs	r3, #0
 8006de2:	607b      	str	r3, [r7, #4]
 8006de4:	e002      	b.n	8006dec <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006de6:	f04f 33ff 	mov.w	r3, #4294967295
 8006dea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006dec:	687b      	ldr	r3, [r7, #4]
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3708      	adds	r7, #8
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	20000560 	.word	0x20000560

08006dfc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b08e      	sub	sp, #56	@ 0x38
 8006e00:	af04      	add	r7, sp, #16
 8006e02:	60f8      	str	r0, [r7, #12]
 8006e04:	60b9      	str	r1, [r7, #8]
 8006e06:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e0c:	f3ef 8305 	mrs	r3, IPSR
 8006e10:	617b      	str	r3, [r7, #20]
  return(result);
 8006e12:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d17e      	bne.n	8006f16 <osThreadNew+0x11a>
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d07b      	beq.n	8006f16 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006e1e:	2380      	movs	r3, #128	@ 0x80
 8006e20:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006e22:	2318      	movs	r3, #24
 8006e24:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006e26:	2300      	movs	r3, #0
 8006e28:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8006e2e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d045      	beq.n	8006ec2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d002      	beq.n	8006e44 <osThreadNew+0x48>
        name = attr->name;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	699b      	ldr	r3, [r3, #24]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d002      	beq.n	8006e52 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	699b      	ldr	r3, [r3, #24]
 8006e50:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006e52:	69fb      	ldr	r3, [r7, #28]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d008      	beq.n	8006e6a <osThreadNew+0x6e>
 8006e58:	69fb      	ldr	r3, [r7, #28]
 8006e5a:	2b38      	cmp	r3, #56	@ 0x38
 8006e5c:	d805      	bhi.n	8006e6a <osThreadNew+0x6e>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	f003 0301 	and.w	r3, r3, #1
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d001      	beq.n	8006e6e <osThreadNew+0x72>
        return (NULL);
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	e054      	b.n	8006f18 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	695b      	ldr	r3, [r3, #20]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d003      	beq.n	8006e7e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	695b      	ldr	r3, [r3, #20]
 8006e7a:	089b      	lsrs	r3, r3, #2
 8006e7c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d00e      	beq.n	8006ea4 <osThreadNew+0xa8>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	68db      	ldr	r3, [r3, #12]
 8006e8a:	2ba7      	cmp	r3, #167	@ 0xa7
 8006e8c:	d90a      	bls.n	8006ea4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d006      	beq.n	8006ea4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	695b      	ldr	r3, [r3, #20]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d002      	beq.n	8006ea4 <osThreadNew+0xa8>
        mem = 1;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	61bb      	str	r3, [r7, #24]
 8006ea2:	e010      	b.n	8006ec6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	689b      	ldr	r3, [r3, #8]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d10c      	bne.n	8006ec6 <osThreadNew+0xca>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	68db      	ldr	r3, [r3, #12]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d108      	bne.n	8006ec6 <osThreadNew+0xca>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	691b      	ldr	r3, [r3, #16]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d104      	bne.n	8006ec6 <osThreadNew+0xca>
          mem = 0;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	61bb      	str	r3, [r7, #24]
 8006ec0:	e001      	b.n	8006ec6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006ec6:	69bb      	ldr	r3, [r7, #24]
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d110      	bne.n	8006eee <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ed4:	9202      	str	r2, [sp, #8]
 8006ed6:	9301      	str	r3, [sp, #4]
 8006ed8:	69fb      	ldr	r3, [r7, #28]
 8006eda:	9300      	str	r3, [sp, #0]
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	6a3a      	ldr	r2, [r7, #32]
 8006ee0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006ee2:	68f8      	ldr	r0, [r7, #12]
 8006ee4:	f001 fb3c 	bl	8008560 <xTaskCreateStatic>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	613b      	str	r3, [r7, #16]
 8006eec:	e013      	b.n	8006f16 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006eee:	69bb      	ldr	r3, [r7, #24]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d110      	bne.n	8006f16 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006ef4:	6a3b      	ldr	r3, [r7, #32]
 8006ef6:	b29a      	uxth	r2, r3
 8006ef8:	f107 0310 	add.w	r3, r7, #16
 8006efc:	9301      	str	r3, [sp, #4]
 8006efe:	69fb      	ldr	r3, [r7, #28]
 8006f00:	9300      	str	r3, [sp, #0]
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f06:	68f8      	ldr	r0, [r7, #12]
 8006f08:	f001 fb8a 	bl	8008620 <xTaskCreate>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d001      	beq.n	8006f16 <osThreadNew+0x11a>
            hTask = NULL;
 8006f12:	2300      	movs	r3, #0
 8006f14:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006f16:	693b      	ldr	r3, [r7, #16]
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3728      	adds	r7, #40	@ 0x28
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f28:	f3ef 8305 	mrs	r3, IPSR
 8006f2c:	60bb      	str	r3, [r7, #8]
  return(result);
 8006f2e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d003      	beq.n	8006f3c <osDelay+0x1c>
    stat = osErrorISR;
 8006f34:	f06f 0305 	mvn.w	r3, #5
 8006f38:	60fb      	str	r3, [r7, #12]
 8006f3a:	e007      	b.n	8006f4c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d002      	beq.n	8006f4c <osDelay+0x2c>
      vTaskDelay(ticks);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f001 fcc8 	bl	80088dc <vTaskDelay>
    }
  }

  return (stat);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}

08006f56 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8006f56:	b580      	push	{r7, lr}
 8006f58:	b08a      	sub	sp, #40	@ 0x28
 8006f5a:	af02      	add	r7, sp, #8
 8006f5c:	60f8      	str	r0, [r7, #12]
 8006f5e:	60b9      	str	r1, [r7, #8]
 8006f60:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8006f62:	2300      	movs	r3, #0
 8006f64:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f66:	f3ef 8305 	mrs	r3, IPSR
 8006f6a:	613b      	str	r3, [r7, #16]
  return(result);
 8006f6c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d175      	bne.n	800705e <osSemaphoreNew+0x108>
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d072      	beq.n	800705e <osSemaphoreNew+0x108>
 8006f78:	68ba      	ldr	r2, [r7, #8]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d86e      	bhi.n	800705e <osSemaphoreNew+0x108>
    mem = -1;
 8006f80:	f04f 33ff 	mov.w	r3, #4294967295
 8006f84:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d015      	beq.n	8006fb8 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d006      	beq.n	8006fa2 <osSemaphoreNew+0x4c>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	68db      	ldr	r3, [r3, #12]
 8006f98:	2b4f      	cmp	r3, #79	@ 0x4f
 8006f9a:	d902      	bls.n	8006fa2 <osSemaphoreNew+0x4c>
        mem = 1;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	61bb      	str	r3, [r7, #24]
 8006fa0:	e00c      	b.n	8006fbc <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	689b      	ldr	r3, [r3, #8]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d108      	bne.n	8006fbc <osSemaphoreNew+0x66>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	68db      	ldr	r3, [r3, #12]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d104      	bne.n	8006fbc <osSemaphoreNew+0x66>
          mem = 0;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	61bb      	str	r3, [r7, #24]
 8006fb6:	e001      	b.n	8006fbc <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8006fbc:	69bb      	ldr	r3, [r7, #24]
 8006fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fc2:	d04c      	beq.n	800705e <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	2b01      	cmp	r3, #1
 8006fc8:	d128      	bne.n	800701c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8006fca:	69bb      	ldr	r3, [r7, #24]
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d10a      	bne.n	8006fe6 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	2203      	movs	r2, #3
 8006fd6:	9200      	str	r2, [sp, #0]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	2100      	movs	r1, #0
 8006fdc:	2001      	movs	r0, #1
 8006fde:	f000 fafd 	bl	80075dc <xQueueGenericCreateStatic>
 8006fe2:	61f8      	str	r0, [r7, #28]
 8006fe4:	e005      	b.n	8006ff2 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8006fe6:	2203      	movs	r2, #3
 8006fe8:	2100      	movs	r1, #0
 8006fea:	2001      	movs	r0, #1
 8006fec:	f000 fb73 	bl	80076d6 <xQueueGenericCreate>
 8006ff0:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006ff2:	69fb      	ldr	r3, [r7, #28]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d022      	beq.n	800703e <osSemaphoreNew+0xe8>
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d01f      	beq.n	800703e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006ffe:	2300      	movs	r3, #0
 8007000:	2200      	movs	r2, #0
 8007002:	2100      	movs	r1, #0
 8007004:	69f8      	ldr	r0, [r7, #28]
 8007006:	f000 fc33 	bl	8007870 <xQueueGenericSend>
 800700a:	4603      	mov	r3, r0
 800700c:	2b01      	cmp	r3, #1
 800700e:	d016      	beq.n	800703e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8007010:	69f8      	ldr	r0, [r7, #28]
 8007012:	f001 f8d1 	bl	80081b8 <vQueueDelete>
            hSemaphore = NULL;
 8007016:	2300      	movs	r3, #0
 8007018:	61fb      	str	r3, [r7, #28]
 800701a:	e010      	b.n	800703e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800701c:	69bb      	ldr	r3, [r7, #24]
 800701e:	2b01      	cmp	r3, #1
 8007020:	d108      	bne.n	8007034 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	461a      	mov	r2, r3
 8007028:	68b9      	ldr	r1, [r7, #8]
 800702a:	68f8      	ldr	r0, [r7, #12]
 800702c:	f000 fbb1 	bl	8007792 <xQueueCreateCountingSemaphoreStatic>
 8007030:	61f8      	str	r0, [r7, #28]
 8007032:	e004      	b.n	800703e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007034:	68b9      	ldr	r1, [r7, #8]
 8007036:	68f8      	ldr	r0, [r7, #12]
 8007038:	f000 fbe4 	bl	8007804 <xQueueCreateCountingSemaphore>
 800703c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800703e:	69fb      	ldr	r3, [r7, #28]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d00c      	beq.n	800705e <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d003      	beq.n	8007052 <osSemaphoreNew+0xfc>
          name = attr->name;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	617b      	str	r3, [r7, #20]
 8007050:	e001      	b.n	8007056 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007052:	2300      	movs	r3, #0
 8007054:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007056:	6979      	ldr	r1, [r7, #20]
 8007058:	69f8      	ldr	r0, [r7, #28]
 800705a:	f001 f9f9 	bl	8008450 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800705e:	69fb      	ldr	r3, [r7, #28]
}
 8007060:	4618      	mov	r0, r3
 8007062:	3720      	adds	r7, #32
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}

08007068 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007068:	b580      	push	{r7, lr}
 800706a:	b086      	sub	sp, #24
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
 8007070:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007076:	2300      	movs	r3, #0
 8007078:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d103      	bne.n	8007088 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007080:	f06f 0303 	mvn.w	r3, #3
 8007084:	617b      	str	r3, [r7, #20]
 8007086:	e039      	b.n	80070fc <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007088:	f3ef 8305 	mrs	r3, IPSR
 800708c:	60fb      	str	r3, [r7, #12]
  return(result);
 800708e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007090:	2b00      	cmp	r3, #0
 8007092:	d022      	beq.n	80070da <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d003      	beq.n	80070a2 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800709a:	f06f 0303 	mvn.w	r3, #3
 800709e:	617b      	str	r3, [r7, #20]
 80070a0:	e02c      	b.n	80070fc <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80070a2:	2300      	movs	r3, #0
 80070a4:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80070a6:	f107 0308 	add.w	r3, r7, #8
 80070aa:	461a      	mov	r2, r3
 80070ac:	2100      	movs	r1, #0
 80070ae:	6938      	ldr	r0, [r7, #16]
 80070b0:	f001 f800 	bl	80080b4 <xQueueReceiveFromISR>
 80070b4:	4603      	mov	r3, r0
 80070b6:	2b01      	cmp	r3, #1
 80070b8:	d003      	beq.n	80070c2 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80070ba:	f06f 0302 	mvn.w	r3, #2
 80070be:	617b      	str	r3, [r7, #20]
 80070c0:	e01c      	b.n	80070fc <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d019      	beq.n	80070fc <osSemaphoreAcquire+0x94>
 80070c8:	4b0f      	ldr	r3, [pc, #60]	@ (8007108 <osSemaphoreAcquire+0xa0>)
 80070ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070ce:	601a      	str	r2, [r3, #0]
 80070d0:	f3bf 8f4f 	dsb	sy
 80070d4:	f3bf 8f6f 	isb	sy
 80070d8:	e010      	b.n	80070fc <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80070da:	6839      	ldr	r1, [r7, #0]
 80070dc:	6938      	ldr	r0, [r7, #16]
 80070de:	f000 fed9 	bl	8007e94 <xQueueSemaphoreTake>
 80070e2:	4603      	mov	r3, r0
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d009      	beq.n	80070fc <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d003      	beq.n	80070f6 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80070ee:	f06f 0301 	mvn.w	r3, #1
 80070f2:	617b      	str	r3, [r7, #20]
 80070f4:	e002      	b.n	80070fc <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80070f6:	f06f 0302 	mvn.w	r3, #2
 80070fa:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80070fc:	697b      	ldr	r3, [r7, #20]
}
 80070fe:	4618      	mov	r0, r3
 8007100:	3718      	adds	r7, #24
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
 8007106:	bf00      	nop
 8007108:	e000ed04 	.word	0xe000ed04

0800710c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800710c:	b580      	push	{r7, lr}
 800710e:	b086      	sub	sp, #24
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007118:	2300      	movs	r3, #0
 800711a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d103      	bne.n	800712a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8007122:	f06f 0303 	mvn.w	r3, #3
 8007126:	617b      	str	r3, [r7, #20]
 8007128:	e02c      	b.n	8007184 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800712a:	f3ef 8305 	mrs	r3, IPSR
 800712e:	60fb      	str	r3, [r7, #12]
  return(result);
 8007130:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007132:	2b00      	cmp	r3, #0
 8007134:	d01a      	beq.n	800716c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8007136:	2300      	movs	r3, #0
 8007138:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800713a:	f107 0308 	add.w	r3, r7, #8
 800713e:	4619      	mov	r1, r3
 8007140:	6938      	ldr	r0, [r7, #16]
 8007142:	f000 fd35 	bl	8007bb0 <xQueueGiveFromISR>
 8007146:	4603      	mov	r3, r0
 8007148:	2b01      	cmp	r3, #1
 800714a:	d003      	beq.n	8007154 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800714c:	f06f 0302 	mvn.w	r3, #2
 8007150:	617b      	str	r3, [r7, #20]
 8007152:	e017      	b.n	8007184 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d014      	beq.n	8007184 <osSemaphoreRelease+0x78>
 800715a:	4b0d      	ldr	r3, [pc, #52]	@ (8007190 <osSemaphoreRelease+0x84>)
 800715c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007160:	601a      	str	r2, [r3, #0]
 8007162:	f3bf 8f4f 	dsb	sy
 8007166:	f3bf 8f6f 	isb	sy
 800716a:	e00b      	b.n	8007184 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800716c:	2300      	movs	r3, #0
 800716e:	2200      	movs	r2, #0
 8007170:	2100      	movs	r1, #0
 8007172:	6938      	ldr	r0, [r7, #16]
 8007174:	f000 fb7c 	bl	8007870 <xQueueGenericSend>
 8007178:	4603      	mov	r3, r0
 800717a:	2b01      	cmp	r3, #1
 800717c:	d002      	beq.n	8007184 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800717e:	f06f 0302 	mvn.w	r3, #2
 8007182:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007184:	697b      	ldr	r3, [r7, #20]
}
 8007186:	4618      	mov	r0, r3
 8007188:	3718      	adds	r7, #24
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
 800718e:	bf00      	nop
 8007190:	e000ed04 	.word	0xe000ed04

08007194 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007194:	b580      	push	{r7, lr}
 8007196:	b08a      	sub	sp, #40	@ 0x28
 8007198:	af02      	add	r7, sp, #8
 800719a:	60f8      	str	r0, [r7, #12]
 800719c:	60b9      	str	r1, [r7, #8]
 800719e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80071a0:	2300      	movs	r3, #0
 80071a2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071a4:	f3ef 8305 	mrs	r3, IPSR
 80071a8:	613b      	str	r3, [r7, #16]
  return(result);
 80071aa:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d15f      	bne.n	8007270 <osMessageQueueNew+0xdc>
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d05c      	beq.n	8007270 <osMessageQueueNew+0xdc>
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d059      	beq.n	8007270 <osMessageQueueNew+0xdc>
    mem = -1;
 80071bc:	f04f 33ff 	mov.w	r3, #4294967295
 80071c0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d029      	beq.n	800721c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d012      	beq.n	80071f6 <osMessageQueueNew+0x62>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	68db      	ldr	r3, [r3, #12]
 80071d4:	2b4f      	cmp	r3, #79	@ 0x4f
 80071d6:	d90e      	bls.n	80071f6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d00a      	beq.n	80071f6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	695a      	ldr	r2, [r3, #20]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	68b9      	ldr	r1, [r7, #8]
 80071e8:	fb01 f303 	mul.w	r3, r1, r3
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d302      	bcc.n	80071f6 <osMessageQueueNew+0x62>
        mem = 1;
 80071f0:	2301      	movs	r3, #1
 80071f2:	61bb      	str	r3, [r7, #24]
 80071f4:	e014      	b.n	8007220 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d110      	bne.n	8007220 <osMessageQueueNew+0x8c>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d10c      	bne.n	8007220 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800720a:	2b00      	cmp	r3, #0
 800720c:	d108      	bne.n	8007220 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	695b      	ldr	r3, [r3, #20]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d104      	bne.n	8007220 <osMessageQueueNew+0x8c>
          mem = 0;
 8007216:	2300      	movs	r3, #0
 8007218:	61bb      	str	r3, [r7, #24]
 800721a:	e001      	b.n	8007220 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800721c:	2300      	movs	r3, #0
 800721e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007220:	69bb      	ldr	r3, [r7, #24]
 8007222:	2b01      	cmp	r3, #1
 8007224:	d10b      	bne.n	800723e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	691a      	ldr	r2, [r3, #16]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	2100      	movs	r1, #0
 8007230:	9100      	str	r1, [sp, #0]
 8007232:	68b9      	ldr	r1, [r7, #8]
 8007234:	68f8      	ldr	r0, [r7, #12]
 8007236:	f000 f9d1 	bl	80075dc <xQueueGenericCreateStatic>
 800723a:	61f8      	str	r0, [r7, #28]
 800723c:	e008      	b.n	8007250 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800723e:	69bb      	ldr	r3, [r7, #24]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d105      	bne.n	8007250 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8007244:	2200      	movs	r2, #0
 8007246:	68b9      	ldr	r1, [r7, #8]
 8007248:	68f8      	ldr	r0, [r7, #12]
 800724a:	f000 fa44 	bl	80076d6 <xQueueGenericCreate>
 800724e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007250:	69fb      	ldr	r3, [r7, #28]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d00c      	beq.n	8007270 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d003      	beq.n	8007264 <osMessageQueueNew+0xd0>
        name = attr->name;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	617b      	str	r3, [r7, #20]
 8007262:	e001      	b.n	8007268 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8007264:	2300      	movs	r3, #0
 8007266:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8007268:	6979      	ldr	r1, [r7, #20]
 800726a:	69f8      	ldr	r0, [r7, #28]
 800726c:	f001 f8f0 	bl	8008450 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007270:	69fb      	ldr	r3, [r7, #28]
}
 8007272:	4618      	mov	r0, r3
 8007274:	3720      	adds	r7, #32
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}
	...

0800727c <osMessageQueueGet>:
  }

  return (stat);
}

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800727c:	b580      	push	{r7, lr}
 800727e:	b088      	sub	sp, #32
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
 8007288:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800728e:	2300      	movs	r3, #0
 8007290:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007292:	f3ef 8305 	mrs	r3, IPSR
 8007296:	617b      	str	r3, [r7, #20]
  return(result);
 8007298:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800729a:	2b00      	cmp	r3, #0
 800729c:	d028      	beq.n	80072f0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800729e:	69bb      	ldr	r3, [r7, #24]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d005      	beq.n	80072b0 <osMessageQueueGet+0x34>
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d002      	beq.n	80072b0 <osMessageQueueGet+0x34>
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d003      	beq.n	80072b8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80072b0:	f06f 0303 	mvn.w	r3, #3
 80072b4:	61fb      	str	r3, [r7, #28]
 80072b6:	e037      	b.n	8007328 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80072b8:	2300      	movs	r3, #0
 80072ba:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80072bc:	f107 0310 	add.w	r3, r7, #16
 80072c0:	461a      	mov	r2, r3
 80072c2:	68b9      	ldr	r1, [r7, #8]
 80072c4:	69b8      	ldr	r0, [r7, #24]
 80072c6:	f000 fef5 	bl	80080b4 <xQueueReceiveFromISR>
 80072ca:	4603      	mov	r3, r0
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	d003      	beq.n	80072d8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80072d0:	f06f 0302 	mvn.w	r3, #2
 80072d4:	61fb      	str	r3, [r7, #28]
 80072d6:	e027      	b.n	8007328 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d024      	beq.n	8007328 <osMessageQueueGet+0xac>
 80072de:	4b15      	ldr	r3, [pc, #84]	@ (8007334 <osMessageQueueGet+0xb8>)
 80072e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072e4:	601a      	str	r2, [r3, #0]
 80072e6:	f3bf 8f4f 	dsb	sy
 80072ea:	f3bf 8f6f 	isb	sy
 80072ee:	e01b      	b.n	8007328 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80072f0:	69bb      	ldr	r3, [r7, #24]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d002      	beq.n	80072fc <osMessageQueueGet+0x80>
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d103      	bne.n	8007304 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80072fc:	f06f 0303 	mvn.w	r3, #3
 8007300:	61fb      	str	r3, [r7, #28]
 8007302:	e011      	b.n	8007328 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007304:	683a      	ldr	r2, [r7, #0]
 8007306:	68b9      	ldr	r1, [r7, #8]
 8007308:	69b8      	ldr	r0, [r7, #24]
 800730a:	f000 fce1 	bl	8007cd0 <xQueueReceive>
 800730e:	4603      	mov	r3, r0
 8007310:	2b01      	cmp	r3, #1
 8007312:	d009      	beq.n	8007328 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d003      	beq.n	8007322 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800731a:	f06f 0301 	mvn.w	r3, #1
 800731e:	61fb      	str	r3, [r7, #28]
 8007320:	e002      	b.n	8007328 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8007322:	f06f 0302 	mvn.w	r3, #2
 8007326:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007328:	69fb      	ldr	r3, [r7, #28]
}
 800732a:	4618      	mov	r0, r3
 800732c:	3720      	adds	r7, #32
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
 8007332:	bf00      	nop
 8007334:	e000ed04 	.word	0xe000ed04

08007338 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007338:	b480      	push	{r7}
 800733a:	b085      	sub	sp, #20
 800733c:	af00      	add	r7, sp, #0
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	60b9      	str	r1, [r7, #8]
 8007342:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	4a07      	ldr	r2, [pc, #28]	@ (8007364 <vApplicationGetIdleTaskMemory+0x2c>)
 8007348:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	4a06      	ldr	r2, [pc, #24]	@ (8007368 <vApplicationGetIdleTaskMemory+0x30>)
 800734e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2280      	movs	r2, #128	@ 0x80
 8007354:	601a      	str	r2, [r3, #0]
}
 8007356:	bf00      	nop
 8007358:	3714      	adds	r7, #20
 800735a:	46bd      	mov	sp, r7
 800735c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007360:	4770      	bx	lr
 8007362:	bf00      	nop
 8007364:	20000564 	.word	0x20000564
 8007368:	2000060c 	.word	0x2000060c

0800736c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800736c:	b480      	push	{r7}
 800736e:	b085      	sub	sp, #20
 8007370:	af00      	add	r7, sp, #0
 8007372:	60f8      	str	r0, [r7, #12]
 8007374:	60b9      	str	r1, [r7, #8]
 8007376:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	4a07      	ldr	r2, [pc, #28]	@ (8007398 <vApplicationGetTimerTaskMemory+0x2c>)
 800737c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	4a06      	ldr	r2, [pc, #24]	@ (800739c <vApplicationGetTimerTaskMemory+0x30>)
 8007382:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800738a:	601a      	str	r2, [r3, #0]
}
 800738c:	bf00      	nop
 800738e:	3714      	adds	r7, #20
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr
 8007398:	2000080c 	.word	0x2000080c
 800739c:	200008b4 	.word	0x200008b4

080073a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80073a0:	b480      	push	{r7}
 80073a2:	b083      	sub	sp, #12
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f103 0208 	add.w	r2, r3, #8
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f04f 32ff 	mov.w	r2, #4294967295
 80073b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f103 0208 	add.w	r2, r3, #8
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f103 0208 	add.w	r2, r3, #8
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2200      	movs	r2, #0
 80073d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80073d4:	bf00      	nop
 80073d6:	370c      	adds	r7, #12
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr

080073e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2200      	movs	r2, #0
 80073ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80073ee:	bf00      	nop
 80073f0:	370c      	adds	r7, #12
 80073f2:	46bd      	mov	sp, r7
 80073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f8:	4770      	bx	lr

080073fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80073fa:	b480      	push	{r7}
 80073fc:	b085      	sub	sp, #20
 80073fe:	af00      	add	r7, sp, #0
 8007400:	6078      	str	r0, [r7, #4]
 8007402:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	68fa      	ldr	r2, [r7, #12]
 800740e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	689a      	ldr	r2, [r3, #8]
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	689b      	ldr	r3, [r3, #8]
 800741c:	683a      	ldr	r2, [r7, #0]
 800741e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	683a      	ldr	r2, [r7, #0]
 8007424:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	1c5a      	adds	r2, r3, #1
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	601a      	str	r2, [r3, #0]
}
 8007436:	bf00      	nop
 8007438:	3714      	adds	r7, #20
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr

08007442 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007442:	b480      	push	{r7}
 8007444:	b085      	sub	sp, #20
 8007446:	af00      	add	r7, sp, #0
 8007448:	6078      	str	r0, [r7, #4]
 800744a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007458:	d103      	bne.n	8007462 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	691b      	ldr	r3, [r3, #16]
 800745e:	60fb      	str	r3, [r7, #12]
 8007460:	e00c      	b.n	800747c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	3308      	adds	r3, #8
 8007466:	60fb      	str	r3, [r7, #12]
 8007468:	e002      	b.n	8007470 <vListInsert+0x2e>
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	60fb      	str	r3, [r7, #12]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	68ba      	ldr	r2, [r7, #8]
 8007478:	429a      	cmp	r2, r3
 800747a:	d2f6      	bcs.n	800746a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	685a      	ldr	r2, [r3, #4]
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	683a      	ldr	r2, [r7, #0]
 800748a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	68fa      	ldr	r2, [r7, #12]
 8007490:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	683a      	ldr	r2, [r7, #0]
 8007496:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	687a      	ldr	r2, [r7, #4]
 800749c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	1c5a      	adds	r2, r3, #1
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	601a      	str	r2, [r3, #0]
}
 80074a8:	bf00      	nop
 80074aa:	3714      	adds	r7, #20
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr

080074b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80074b4:	b480      	push	{r7}
 80074b6:	b085      	sub	sp, #20
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	691b      	ldr	r3, [r3, #16]
 80074c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	687a      	ldr	r2, [r7, #4]
 80074c8:	6892      	ldr	r2, [r2, #8]
 80074ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	689b      	ldr	r3, [r3, #8]
 80074d0:	687a      	ldr	r2, [r7, #4]
 80074d2:	6852      	ldr	r2, [r2, #4]
 80074d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	429a      	cmp	r2, r3
 80074de:	d103      	bne.n	80074e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	689a      	ldr	r2, [r3, #8]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	1e5a      	subs	r2, r3, #1
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3714      	adds	r7, #20
 8007500:	46bd      	mov	sp, r7
 8007502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007506:	4770      	bx	lr

08007508 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b084      	sub	sp, #16
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
 8007510:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d10b      	bne.n	8007534 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800751c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007520:	f383 8811 	msr	BASEPRI, r3
 8007524:	f3bf 8f6f 	isb	sy
 8007528:	f3bf 8f4f 	dsb	sy
 800752c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800752e:	bf00      	nop
 8007530:	bf00      	nop
 8007532:	e7fd      	b.n	8007530 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007534:	f002 fcd8 	bl	8009ee8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681a      	ldr	r2, [r3, #0]
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007540:	68f9      	ldr	r1, [r7, #12]
 8007542:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007544:	fb01 f303 	mul.w	r3, r1, r3
 8007548:	441a      	add	r2, r3
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2200      	movs	r2, #0
 8007552:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681a      	ldr	r2, [r3, #0]
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681a      	ldr	r2, [r3, #0]
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007564:	3b01      	subs	r3, #1
 8007566:	68f9      	ldr	r1, [r7, #12]
 8007568:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800756a:	fb01 f303 	mul.w	r3, r1, r3
 800756e:	441a      	add	r2, r3
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	22ff      	movs	r2, #255	@ 0xff
 8007578:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	22ff      	movs	r2, #255	@ 0xff
 8007580:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d114      	bne.n	80075b4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	691b      	ldr	r3, [r3, #16]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d01a      	beq.n	80075c8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	3310      	adds	r3, #16
 8007596:	4618      	mov	r0, r3
 8007598:	f001 fc74 	bl	8008e84 <xTaskRemoveFromEventList>
 800759c:	4603      	mov	r3, r0
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d012      	beq.n	80075c8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80075a2:	4b0d      	ldr	r3, [pc, #52]	@ (80075d8 <xQueueGenericReset+0xd0>)
 80075a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075a8:	601a      	str	r2, [r3, #0]
 80075aa:	f3bf 8f4f 	dsb	sy
 80075ae:	f3bf 8f6f 	isb	sy
 80075b2:	e009      	b.n	80075c8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	3310      	adds	r3, #16
 80075b8:	4618      	mov	r0, r3
 80075ba:	f7ff fef1 	bl	80073a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	3324      	adds	r3, #36	@ 0x24
 80075c2:	4618      	mov	r0, r3
 80075c4:	f7ff feec 	bl	80073a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80075c8:	f002 fcc0 	bl	8009f4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80075cc:	2301      	movs	r3, #1
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3710      	adds	r7, #16
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	bf00      	nop
 80075d8:	e000ed04 	.word	0xe000ed04

080075dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b08e      	sub	sp, #56	@ 0x38
 80075e0:	af02      	add	r7, sp, #8
 80075e2:	60f8      	str	r0, [r7, #12]
 80075e4:	60b9      	str	r1, [r7, #8]
 80075e6:	607a      	str	r2, [r7, #4]
 80075e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d10b      	bne.n	8007608 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80075f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075f4:	f383 8811 	msr	BASEPRI, r3
 80075f8:	f3bf 8f6f 	isb	sy
 80075fc:	f3bf 8f4f 	dsb	sy
 8007600:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007602:	bf00      	nop
 8007604:	bf00      	nop
 8007606:	e7fd      	b.n	8007604 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d10b      	bne.n	8007626 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800760e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007612:	f383 8811 	msr	BASEPRI, r3
 8007616:	f3bf 8f6f 	isb	sy
 800761a:	f3bf 8f4f 	dsb	sy
 800761e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007620:	bf00      	nop
 8007622:	bf00      	nop
 8007624:	e7fd      	b.n	8007622 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d002      	beq.n	8007632 <xQueueGenericCreateStatic+0x56>
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d001      	beq.n	8007636 <xQueueGenericCreateStatic+0x5a>
 8007632:	2301      	movs	r3, #1
 8007634:	e000      	b.n	8007638 <xQueueGenericCreateStatic+0x5c>
 8007636:	2300      	movs	r3, #0
 8007638:	2b00      	cmp	r3, #0
 800763a:	d10b      	bne.n	8007654 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800763c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007640:	f383 8811 	msr	BASEPRI, r3
 8007644:	f3bf 8f6f 	isb	sy
 8007648:	f3bf 8f4f 	dsb	sy
 800764c:	623b      	str	r3, [r7, #32]
}
 800764e:	bf00      	nop
 8007650:	bf00      	nop
 8007652:	e7fd      	b.n	8007650 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d102      	bne.n	8007660 <xQueueGenericCreateStatic+0x84>
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d101      	bne.n	8007664 <xQueueGenericCreateStatic+0x88>
 8007660:	2301      	movs	r3, #1
 8007662:	e000      	b.n	8007666 <xQueueGenericCreateStatic+0x8a>
 8007664:	2300      	movs	r3, #0
 8007666:	2b00      	cmp	r3, #0
 8007668:	d10b      	bne.n	8007682 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800766a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800766e:	f383 8811 	msr	BASEPRI, r3
 8007672:	f3bf 8f6f 	isb	sy
 8007676:	f3bf 8f4f 	dsb	sy
 800767a:	61fb      	str	r3, [r7, #28]
}
 800767c:	bf00      	nop
 800767e:	bf00      	nop
 8007680:	e7fd      	b.n	800767e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007682:	2350      	movs	r3, #80	@ 0x50
 8007684:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	2b50      	cmp	r3, #80	@ 0x50
 800768a:	d00b      	beq.n	80076a4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800768c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007690:	f383 8811 	msr	BASEPRI, r3
 8007694:	f3bf 8f6f 	isb	sy
 8007698:	f3bf 8f4f 	dsb	sy
 800769c:	61bb      	str	r3, [r7, #24]
}
 800769e:	bf00      	nop
 80076a0:	bf00      	nop
 80076a2:	e7fd      	b.n	80076a0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80076a4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80076aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d00d      	beq.n	80076cc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80076b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076b2:	2201      	movs	r2, #1
 80076b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80076b8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80076bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076be:	9300      	str	r3, [sp, #0]
 80076c0:	4613      	mov	r3, r2
 80076c2:	687a      	ldr	r2, [r7, #4]
 80076c4:	68b9      	ldr	r1, [r7, #8]
 80076c6:	68f8      	ldr	r0, [r7, #12]
 80076c8:	f000 f840 	bl	800774c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80076cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3730      	adds	r7, #48	@ 0x30
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}

080076d6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80076d6:	b580      	push	{r7, lr}
 80076d8:	b08a      	sub	sp, #40	@ 0x28
 80076da:	af02      	add	r7, sp, #8
 80076dc:	60f8      	str	r0, [r7, #12]
 80076de:	60b9      	str	r1, [r7, #8]
 80076e0:	4613      	mov	r3, r2
 80076e2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d10b      	bne.n	8007702 <xQueueGenericCreate+0x2c>
	__asm volatile
 80076ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ee:	f383 8811 	msr	BASEPRI, r3
 80076f2:	f3bf 8f6f 	isb	sy
 80076f6:	f3bf 8f4f 	dsb	sy
 80076fa:	613b      	str	r3, [r7, #16]
}
 80076fc:	bf00      	nop
 80076fe:	bf00      	nop
 8007700:	e7fd      	b.n	80076fe <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	68ba      	ldr	r2, [r7, #8]
 8007706:	fb02 f303 	mul.w	r3, r2, r3
 800770a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	3350      	adds	r3, #80	@ 0x50
 8007710:	4618      	mov	r0, r3
 8007712:	f002 fd0b 	bl	800a12c <pvPortMalloc>
 8007716:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007718:	69bb      	ldr	r3, [r7, #24]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d011      	beq.n	8007742 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800771e:	69bb      	ldr	r3, [r7, #24]
 8007720:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	3350      	adds	r3, #80	@ 0x50
 8007726:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007728:	69bb      	ldr	r3, [r7, #24]
 800772a:	2200      	movs	r2, #0
 800772c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007730:	79fa      	ldrb	r2, [r7, #7]
 8007732:	69bb      	ldr	r3, [r7, #24]
 8007734:	9300      	str	r3, [sp, #0]
 8007736:	4613      	mov	r3, r2
 8007738:	697a      	ldr	r2, [r7, #20]
 800773a:	68b9      	ldr	r1, [r7, #8]
 800773c:	68f8      	ldr	r0, [r7, #12]
 800773e:	f000 f805 	bl	800774c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007742:	69bb      	ldr	r3, [r7, #24]
	}
 8007744:	4618      	mov	r0, r3
 8007746:	3720      	adds	r7, #32
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}

0800774c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b084      	sub	sp, #16
 8007750:	af00      	add	r7, sp, #0
 8007752:	60f8      	str	r0, [r7, #12]
 8007754:	60b9      	str	r1, [r7, #8]
 8007756:	607a      	str	r2, [r7, #4]
 8007758:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d103      	bne.n	8007768 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007760:	69bb      	ldr	r3, [r7, #24]
 8007762:	69ba      	ldr	r2, [r7, #24]
 8007764:	601a      	str	r2, [r3, #0]
 8007766:	e002      	b.n	800776e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007768:	69bb      	ldr	r3, [r7, #24]
 800776a:	687a      	ldr	r2, [r7, #4]
 800776c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800776e:	69bb      	ldr	r3, [r7, #24]
 8007770:	68fa      	ldr	r2, [r7, #12]
 8007772:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007774:	69bb      	ldr	r3, [r7, #24]
 8007776:	68ba      	ldr	r2, [r7, #8]
 8007778:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800777a:	2101      	movs	r1, #1
 800777c:	69b8      	ldr	r0, [r7, #24]
 800777e:	f7ff fec3 	bl	8007508 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007782:	69bb      	ldr	r3, [r7, #24]
 8007784:	78fa      	ldrb	r2, [r7, #3]
 8007786:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800778a:	bf00      	nop
 800778c:	3710      	adds	r7, #16
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}

08007792 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007792:	b580      	push	{r7, lr}
 8007794:	b08a      	sub	sp, #40	@ 0x28
 8007796:	af02      	add	r7, sp, #8
 8007798:	60f8      	str	r0, [r7, #12]
 800779a:	60b9      	str	r1, [r7, #8]
 800779c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d10b      	bne.n	80077bc <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80077a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077a8:	f383 8811 	msr	BASEPRI, r3
 80077ac:	f3bf 8f6f 	isb	sy
 80077b0:	f3bf 8f4f 	dsb	sy
 80077b4:	61bb      	str	r3, [r7, #24]
}
 80077b6:	bf00      	nop
 80077b8:	bf00      	nop
 80077ba:	e7fd      	b.n	80077b8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80077bc:	68ba      	ldr	r2, [r7, #8]
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d90b      	bls.n	80077dc <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80077c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c8:	f383 8811 	msr	BASEPRI, r3
 80077cc:	f3bf 8f6f 	isb	sy
 80077d0:	f3bf 8f4f 	dsb	sy
 80077d4:	617b      	str	r3, [r7, #20]
}
 80077d6:	bf00      	nop
 80077d8:	bf00      	nop
 80077da:	e7fd      	b.n	80077d8 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80077dc:	2302      	movs	r3, #2
 80077de:	9300      	str	r3, [sp, #0]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2200      	movs	r2, #0
 80077e4:	2100      	movs	r1, #0
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f7ff fef8 	bl	80075dc <xQueueGenericCreateStatic>
 80077ec:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80077ee:	69fb      	ldr	r3, [r7, #28]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d002      	beq.n	80077fa <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80077f4:	69fb      	ldr	r3, [r7, #28]
 80077f6:	68ba      	ldr	r2, [r7, #8]
 80077f8:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80077fa:	69fb      	ldr	r3, [r7, #28]
	}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3720      	adds	r7, #32
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007804:	b580      	push	{r7, lr}
 8007806:	b086      	sub	sp, #24
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d10b      	bne.n	800782c <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8007814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007818:	f383 8811 	msr	BASEPRI, r3
 800781c:	f3bf 8f6f 	isb	sy
 8007820:	f3bf 8f4f 	dsb	sy
 8007824:	613b      	str	r3, [r7, #16]
}
 8007826:	bf00      	nop
 8007828:	bf00      	nop
 800782a:	e7fd      	b.n	8007828 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800782c:	683a      	ldr	r2, [r7, #0]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	429a      	cmp	r2, r3
 8007832:	d90b      	bls.n	800784c <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8007834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007838:	f383 8811 	msr	BASEPRI, r3
 800783c:	f3bf 8f6f 	isb	sy
 8007840:	f3bf 8f4f 	dsb	sy
 8007844:	60fb      	str	r3, [r7, #12]
}
 8007846:	bf00      	nop
 8007848:	bf00      	nop
 800784a:	e7fd      	b.n	8007848 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800784c:	2202      	movs	r2, #2
 800784e:	2100      	movs	r1, #0
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f7ff ff40 	bl	80076d6 <xQueueGenericCreate>
 8007856:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d002      	beq.n	8007864 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	683a      	ldr	r2, [r7, #0]
 8007862:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007864:	697b      	ldr	r3, [r7, #20]
	}
 8007866:	4618      	mov	r0, r3
 8007868:	3718      	adds	r7, #24
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
	...

08007870 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b08e      	sub	sp, #56	@ 0x38
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	60b9      	str	r1, [r7, #8]
 800787a:	607a      	str	r2, [r7, #4]
 800787c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800787e:	2300      	movs	r3, #0
 8007880:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007888:	2b00      	cmp	r3, #0
 800788a:	d10b      	bne.n	80078a4 <xQueueGenericSend+0x34>
	__asm volatile
 800788c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007890:	f383 8811 	msr	BASEPRI, r3
 8007894:	f3bf 8f6f 	isb	sy
 8007898:	f3bf 8f4f 	dsb	sy
 800789c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800789e:	bf00      	nop
 80078a0:	bf00      	nop
 80078a2:	e7fd      	b.n	80078a0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d103      	bne.n	80078b2 <xQueueGenericSend+0x42>
 80078aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d101      	bne.n	80078b6 <xQueueGenericSend+0x46>
 80078b2:	2301      	movs	r3, #1
 80078b4:	e000      	b.n	80078b8 <xQueueGenericSend+0x48>
 80078b6:	2300      	movs	r3, #0
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d10b      	bne.n	80078d4 <xQueueGenericSend+0x64>
	__asm volatile
 80078bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c0:	f383 8811 	msr	BASEPRI, r3
 80078c4:	f3bf 8f6f 	isb	sy
 80078c8:	f3bf 8f4f 	dsb	sy
 80078cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80078ce:	bf00      	nop
 80078d0:	bf00      	nop
 80078d2:	e7fd      	b.n	80078d0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	2b02      	cmp	r3, #2
 80078d8:	d103      	bne.n	80078e2 <xQueueGenericSend+0x72>
 80078da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078de:	2b01      	cmp	r3, #1
 80078e0:	d101      	bne.n	80078e6 <xQueueGenericSend+0x76>
 80078e2:	2301      	movs	r3, #1
 80078e4:	e000      	b.n	80078e8 <xQueueGenericSend+0x78>
 80078e6:	2300      	movs	r3, #0
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d10b      	bne.n	8007904 <xQueueGenericSend+0x94>
	__asm volatile
 80078ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f0:	f383 8811 	msr	BASEPRI, r3
 80078f4:	f3bf 8f6f 	isb	sy
 80078f8:	f3bf 8f4f 	dsb	sy
 80078fc:	623b      	str	r3, [r7, #32]
}
 80078fe:	bf00      	nop
 8007900:	bf00      	nop
 8007902:	e7fd      	b.n	8007900 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007904:	f001 fc84 	bl	8009210 <xTaskGetSchedulerState>
 8007908:	4603      	mov	r3, r0
 800790a:	2b00      	cmp	r3, #0
 800790c:	d102      	bne.n	8007914 <xQueueGenericSend+0xa4>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d101      	bne.n	8007918 <xQueueGenericSend+0xa8>
 8007914:	2301      	movs	r3, #1
 8007916:	e000      	b.n	800791a <xQueueGenericSend+0xaa>
 8007918:	2300      	movs	r3, #0
 800791a:	2b00      	cmp	r3, #0
 800791c:	d10b      	bne.n	8007936 <xQueueGenericSend+0xc6>
	__asm volatile
 800791e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007922:	f383 8811 	msr	BASEPRI, r3
 8007926:	f3bf 8f6f 	isb	sy
 800792a:	f3bf 8f4f 	dsb	sy
 800792e:	61fb      	str	r3, [r7, #28]
}
 8007930:	bf00      	nop
 8007932:	bf00      	nop
 8007934:	e7fd      	b.n	8007932 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007936:	f002 fad7 	bl	8009ee8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800793a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800793c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800793e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007942:	429a      	cmp	r2, r3
 8007944:	d302      	bcc.n	800794c <xQueueGenericSend+0xdc>
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	2b02      	cmp	r3, #2
 800794a:	d129      	bne.n	80079a0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800794c:	683a      	ldr	r2, [r7, #0]
 800794e:	68b9      	ldr	r1, [r7, #8]
 8007950:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007952:	f000 fc6d 	bl	8008230 <prvCopyDataToQueue>
 8007956:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800795a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800795c:	2b00      	cmp	r3, #0
 800795e:	d010      	beq.n	8007982 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007962:	3324      	adds	r3, #36	@ 0x24
 8007964:	4618      	mov	r0, r3
 8007966:	f001 fa8d 	bl	8008e84 <xTaskRemoveFromEventList>
 800796a:	4603      	mov	r3, r0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d013      	beq.n	8007998 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007970:	4b3f      	ldr	r3, [pc, #252]	@ (8007a70 <xQueueGenericSend+0x200>)
 8007972:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007976:	601a      	str	r2, [r3, #0]
 8007978:	f3bf 8f4f 	dsb	sy
 800797c:	f3bf 8f6f 	isb	sy
 8007980:	e00a      	b.n	8007998 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007984:	2b00      	cmp	r3, #0
 8007986:	d007      	beq.n	8007998 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007988:	4b39      	ldr	r3, [pc, #228]	@ (8007a70 <xQueueGenericSend+0x200>)
 800798a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800798e:	601a      	str	r2, [r3, #0]
 8007990:	f3bf 8f4f 	dsb	sy
 8007994:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007998:	f002 fad8 	bl	8009f4c <vPortExitCritical>
				return pdPASS;
 800799c:	2301      	movs	r3, #1
 800799e:	e063      	b.n	8007a68 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d103      	bne.n	80079ae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80079a6:	f002 fad1 	bl	8009f4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80079aa:	2300      	movs	r3, #0
 80079ac:	e05c      	b.n	8007a68 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80079ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d106      	bne.n	80079c2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80079b4:	f107 0314 	add.w	r3, r7, #20
 80079b8:	4618      	mov	r0, r3
 80079ba:	f001 fac7 	bl	8008f4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80079be:	2301      	movs	r3, #1
 80079c0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80079c2:	f002 fac3 	bl	8009f4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80079c6:	f001 f82f 	bl	8008a28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80079ca:	f002 fa8d 	bl	8009ee8 <vPortEnterCritical>
 80079ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80079d4:	b25b      	sxtb	r3, r3
 80079d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079da:	d103      	bne.n	80079e4 <xQueueGenericSend+0x174>
 80079dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079de:	2200      	movs	r2, #0
 80079e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80079e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80079ea:	b25b      	sxtb	r3, r3
 80079ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079f0:	d103      	bne.n	80079fa <xQueueGenericSend+0x18a>
 80079f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f4:	2200      	movs	r2, #0
 80079f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80079fa:	f002 faa7 	bl	8009f4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80079fe:	1d3a      	adds	r2, r7, #4
 8007a00:	f107 0314 	add.w	r3, r7, #20
 8007a04:	4611      	mov	r1, r2
 8007a06:	4618      	mov	r0, r3
 8007a08:	f001 fab6 	bl	8008f78 <xTaskCheckForTimeOut>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d124      	bne.n	8007a5c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007a12:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a14:	f000 fd04 	bl	8008420 <prvIsQueueFull>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d018      	beq.n	8007a50 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a20:	3310      	adds	r3, #16
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	4611      	mov	r1, r2
 8007a26:	4618      	mov	r0, r3
 8007a28:	f001 f9da 	bl	8008de0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007a2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a2e:	f000 fc8f 	bl	8008350 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007a32:	f001 f807 	bl	8008a44 <xTaskResumeAll>
 8007a36:	4603      	mov	r3, r0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	f47f af7c 	bne.w	8007936 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007a3e:	4b0c      	ldr	r3, [pc, #48]	@ (8007a70 <xQueueGenericSend+0x200>)
 8007a40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a44:	601a      	str	r2, [r3, #0]
 8007a46:	f3bf 8f4f 	dsb	sy
 8007a4a:	f3bf 8f6f 	isb	sy
 8007a4e:	e772      	b.n	8007936 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007a50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a52:	f000 fc7d 	bl	8008350 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007a56:	f000 fff5 	bl	8008a44 <xTaskResumeAll>
 8007a5a:	e76c      	b.n	8007936 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007a5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a5e:	f000 fc77 	bl	8008350 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007a62:	f000 ffef 	bl	8008a44 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007a66:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	3738      	adds	r7, #56	@ 0x38
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}
 8007a70:	e000ed04 	.word	0xe000ed04

08007a74 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b090      	sub	sp, #64	@ 0x40
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	60f8      	str	r0, [r7, #12]
 8007a7c:	60b9      	str	r1, [r7, #8]
 8007a7e:	607a      	str	r2, [r7, #4]
 8007a80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d10b      	bne.n	8007aa4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a90:	f383 8811 	msr	BASEPRI, r3
 8007a94:	f3bf 8f6f 	isb	sy
 8007a98:	f3bf 8f4f 	dsb	sy
 8007a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007a9e:	bf00      	nop
 8007aa0:	bf00      	nop
 8007aa2:	e7fd      	b.n	8007aa0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d103      	bne.n	8007ab2 <xQueueGenericSendFromISR+0x3e>
 8007aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d101      	bne.n	8007ab6 <xQueueGenericSendFromISR+0x42>
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	e000      	b.n	8007ab8 <xQueueGenericSendFromISR+0x44>
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d10b      	bne.n	8007ad4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac0:	f383 8811 	msr	BASEPRI, r3
 8007ac4:	f3bf 8f6f 	isb	sy
 8007ac8:	f3bf 8f4f 	dsb	sy
 8007acc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007ace:	bf00      	nop
 8007ad0:	bf00      	nop
 8007ad2:	e7fd      	b.n	8007ad0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	2b02      	cmp	r3, #2
 8007ad8:	d103      	bne.n	8007ae2 <xQueueGenericSendFromISR+0x6e>
 8007ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d101      	bne.n	8007ae6 <xQueueGenericSendFromISR+0x72>
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	e000      	b.n	8007ae8 <xQueueGenericSendFromISR+0x74>
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d10b      	bne.n	8007b04 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007af0:	f383 8811 	msr	BASEPRI, r3
 8007af4:	f3bf 8f6f 	isb	sy
 8007af8:	f3bf 8f4f 	dsb	sy
 8007afc:	623b      	str	r3, [r7, #32]
}
 8007afe:	bf00      	nop
 8007b00:	bf00      	nop
 8007b02:	e7fd      	b.n	8007b00 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b04:	f002 fad0 	bl	800a0a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007b08:	f3ef 8211 	mrs	r2, BASEPRI
 8007b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b10:	f383 8811 	msr	BASEPRI, r3
 8007b14:	f3bf 8f6f 	isb	sy
 8007b18:	f3bf 8f4f 	dsb	sy
 8007b1c:	61fa      	str	r2, [r7, #28]
 8007b1e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007b20:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007b22:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d302      	bcc.n	8007b36 <xQueueGenericSendFromISR+0xc2>
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	2b02      	cmp	r3, #2
 8007b34:	d12f      	bne.n	8007b96 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b3c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007b46:	683a      	ldr	r2, [r7, #0]
 8007b48:	68b9      	ldr	r1, [r7, #8]
 8007b4a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007b4c:	f000 fb70 	bl	8008230 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007b50:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b58:	d112      	bne.n	8007b80 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d016      	beq.n	8007b90 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b64:	3324      	adds	r3, #36	@ 0x24
 8007b66:	4618      	mov	r0, r3
 8007b68:	f001 f98c 	bl	8008e84 <xTaskRemoveFromEventList>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d00e      	beq.n	8007b90 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d00b      	beq.n	8007b90 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	601a      	str	r2, [r3, #0]
 8007b7e:	e007      	b.n	8007b90 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007b80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007b84:	3301      	adds	r3, #1
 8007b86:	b2db      	uxtb	r3, r3
 8007b88:	b25a      	sxtb	r2, r3
 8007b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007b90:	2301      	movs	r3, #1
 8007b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007b94:	e001      	b.n	8007b9a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007b96:	2300      	movs	r3, #0
 8007b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b9c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007ba4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007ba6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	3740      	adds	r7, #64	@ 0x40
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}

08007bb0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b08e      	sub	sp, #56	@ 0x38
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
 8007bb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d10b      	bne.n	8007bdc <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc8:	f383 8811 	msr	BASEPRI, r3
 8007bcc:	f3bf 8f6f 	isb	sy
 8007bd0:	f3bf 8f4f 	dsb	sy
 8007bd4:	623b      	str	r3, [r7, #32]
}
 8007bd6:	bf00      	nop
 8007bd8:	bf00      	nop
 8007bda:	e7fd      	b.n	8007bd8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d00b      	beq.n	8007bfc <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be8:	f383 8811 	msr	BASEPRI, r3
 8007bec:	f3bf 8f6f 	isb	sy
 8007bf0:	f3bf 8f4f 	dsb	sy
 8007bf4:	61fb      	str	r3, [r7, #28]
}
 8007bf6:	bf00      	nop
 8007bf8:	bf00      	nop
 8007bfa:	e7fd      	b.n	8007bf8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d103      	bne.n	8007c0c <xQueueGiveFromISR+0x5c>
 8007c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d101      	bne.n	8007c10 <xQueueGiveFromISR+0x60>
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	e000      	b.n	8007c12 <xQueueGiveFromISR+0x62>
 8007c10:	2300      	movs	r3, #0
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d10b      	bne.n	8007c2e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c1a:	f383 8811 	msr	BASEPRI, r3
 8007c1e:	f3bf 8f6f 	isb	sy
 8007c22:	f3bf 8f4f 	dsb	sy
 8007c26:	61bb      	str	r3, [r7, #24]
}
 8007c28:	bf00      	nop
 8007c2a:	bf00      	nop
 8007c2c:	e7fd      	b.n	8007c2a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007c2e:	f002 fa3b 	bl	800a0a8 <vPortValidateInterruptPriority>
	__asm volatile
 8007c32:	f3ef 8211 	mrs	r2, BASEPRI
 8007c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c3a:	f383 8811 	msr	BASEPRI, r3
 8007c3e:	f3bf 8f6f 	isb	sy
 8007c42:	f3bf 8f4f 	dsb	sy
 8007c46:	617a      	str	r2, [r7, #20]
 8007c48:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007c4a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c52:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	d22b      	bcs.n	8007cb6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c6a:	1c5a      	adds	r2, r3, #1
 8007c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c6e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007c70:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c78:	d112      	bne.n	8007ca0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d016      	beq.n	8007cb0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c84:	3324      	adds	r3, #36	@ 0x24
 8007c86:	4618      	mov	r0, r3
 8007c88:	f001 f8fc 	bl	8008e84 <xTaskRemoveFromEventList>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d00e      	beq.n	8007cb0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d00b      	beq.n	8007cb0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	601a      	str	r2, [r3, #0]
 8007c9e:	e007      	b.n	8007cb0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007ca0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007ca4:	3301      	adds	r3, #1
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	b25a      	sxtb	r2, r3
 8007caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cb4:	e001      	b.n	8007cba <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cbc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	f383 8811 	msr	BASEPRI, r3
}
 8007cc4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007cc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	3738      	adds	r7, #56	@ 0x38
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b08c      	sub	sp, #48	@ 0x30
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	60f8      	str	r0, [r7, #12]
 8007cd8:	60b9      	str	r1, [r7, #8]
 8007cda:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d10b      	bne.n	8007d02 <xQueueReceive+0x32>
	__asm volatile
 8007cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cee:	f383 8811 	msr	BASEPRI, r3
 8007cf2:	f3bf 8f6f 	isb	sy
 8007cf6:	f3bf 8f4f 	dsb	sy
 8007cfa:	623b      	str	r3, [r7, #32]
}
 8007cfc:	bf00      	nop
 8007cfe:	bf00      	nop
 8007d00:	e7fd      	b.n	8007cfe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d103      	bne.n	8007d10 <xQueueReceive+0x40>
 8007d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d101      	bne.n	8007d14 <xQueueReceive+0x44>
 8007d10:	2301      	movs	r3, #1
 8007d12:	e000      	b.n	8007d16 <xQueueReceive+0x46>
 8007d14:	2300      	movs	r3, #0
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d10b      	bne.n	8007d32 <xQueueReceive+0x62>
	__asm volatile
 8007d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d1e:	f383 8811 	msr	BASEPRI, r3
 8007d22:	f3bf 8f6f 	isb	sy
 8007d26:	f3bf 8f4f 	dsb	sy
 8007d2a:	61fb      	str	r3, [r7, #28]
}
 8007d2c:	bf00      	nop
 8007d2e:	bf00      	nop
 8007d30:	e7fd      	b.n	8007d2e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d32:	f001 fa6d 	bl	8009210 <xTaskGetSchedulerState>
 8007d36:	4603      	mov	r3, r0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d102      	bne.n	8007d42 <xQueueReceive+0x72>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d101      	bne.n	8007d46 <xQueueReceive+0x76>
 8007d42:	2301      	movs	r3, #1
 8007d44:	e000      	b.n	8007d48 <xQueueReceive+0x78>
 8007d46:	2300      	movs	r3, #0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d10b      	bne.n	8007d64 <xQueueReceive+0x94>
	__asm volatile
 8007d4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d50:	f383 8811 	msr	BASEPRI, r3
 8007d54:	f3bf 8f6f 	isb	sy
 8007d58:	f3bf 8f4f 	dsb	sy
 8007d5c:	61bb      	str	r3, [r7, #24]
}
 8007d5e:	bf00      	nop
 8007d60:	bf00      	nop
 8007d62:	e7fd      	b.n	8007d60 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d64:	f002 f8c0 	bl	8009ee8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d6c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d01f      	beq.n	8007db4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007d74:	68b9      	ldr	r1, [r7, #8]
 8007d76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d78:	f000 fac4 	bl	8008304 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d7e:	1e5a      	subs	r2, r3, #1
 8007d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d82:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d86:	691b      	ldr	r3, [r3, #16]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d00f      	beq.n	8007dac <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d8e:	3310      	adds	r3, #16
 8007d90:	4618      	mov	r0, r3
 8007d92:	f001 f877 	bl	8008e84 <xTaskRemoveFromEventList>
 8007d96:	4603      	mov	r3, r0
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d007      	beq.n	8007dac <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007d9c:	4b3c      	ldr	r3, [pc, #240]	@ (8007e90 <xQueueReceive+0x1c0>)
 8007d9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007da2:	601a      	str	r2, [r3, #0]
 8007da4:	f3bf 8f4f 	dsb	sy
 8007da8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007dac:	f002 f8ce 	bl	8009f4c <vPortExitCritical>
				return pdPASS;
 8007db0:	2301      	movs	r3, #1
 8007db2:	e069      	b.n	8007e88 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d103      	bne.n	8007dc2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007dba:	f002 f8c7 	bl	8009f4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	e062      	b.n	8007e88 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d106      	bne.n	8007dd6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007dc8:	f107 0310 	add.w	r3, r7, #16
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f001 f8bd 	bl	8008f4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007dd6:	f002 f8b9 	bl	8009f4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007dda:	f000 fe25 	bl	8008a28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007dde:	f002 f883 	bl	8009ee8 <vPortEnterCritical>
 8007de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007de4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007de8:	b25b      	sxtb	r3, r3
 8007dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dee:	d103      	bne.n	8007df8 <xQueueReceive+0x128>
 8007df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df2:	2200      	movs	r2, #0
 8007df4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dfa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007dfe:	b25b      	sxtb	r3, r3
 8007e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e04:	d103      	bne.n	8007e0e <xQueueReceive+0x13e>
 8007e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e08:	2200      	movs	r2, #0
 8007e0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007e0e:	f002 f89d 	bl	8009f4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e12:	1d3a      	adds	r2, r7, #4
 8007e14:	f107 0310 	add.w	r3, r7, #16
 8007e18:	4611      	mov	r1, r2
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f001 f8ac 	bl	8008f78 <xTaskCheckForTimeOut>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d123      	bne.n	8007e6e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007e26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e28:	f000 fae4 	bl	80083f4 <prvIsQueueEmpty>
 8007e2c:	4603      	mov	r3, r0
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d017      	beq.n	8007e62 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e34:	3324      	adds	r3, #36	@ 0x24
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	4611      	mov	r1, r2
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f000 ffd0 	bl	8008de0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007e40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e42:	f000 fa85 	bl	8008350 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007e46:	f000 fdfd 	bl	8008a44 <xTaskResumeAll>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d189      	bne.n	8007d64 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007e50:	4b0f      	ldr	r3, [pc, #60]	@ (8007e90 <xQueueReceive+0x1c0>)
 8007e52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e56:	601a      	str	r2, [r3, #0]
 8007e58:	f3bf 8f4f 	dsb	sy
 8007e5c:	f3bf 8f6f 	isb	sy
 8007e60:	e780      	b.n	8007d64 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007e62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e64:	f000 fa74 	bl	8008350 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e68:	f000 fdec 	bl	8008a44 <xTaskResumeAll>
 8007e6c:	e77a      	b.n	8007d64 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007e6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e70:	f000 fa6e 	bl	8008350 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007e74:	f000 fde6 	bl	8008a44 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007e78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e7a:	f000 fabb 	bl	80083f4 <prvIsQueueEmpty>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	f43f af6f 	beq.w	8007d64 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007e86:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3730      	adds	r7, #48	@ 0x30
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}
 8007e90:	e000ed04 	.word	0xe000ed04

08007e94 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b08e      	sub	sp, #56	@ 0x38
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d10b      	bne.n	8007ec8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eb4:	f383 8811 	msr	BASEPRI, r3
 8007eb8:	f3bf 8f6f 	isb	sy
 8007ebc:	f3bf 8f4f 	dsb	sy
 8007ec0:	623b      	str	r3, [r7, #32]
}
 8007ec2:	bf00      	nop
 8007ec4:	bf00      	nop
 8007ec6:	e7fd      	b.n	8007ec4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d00b      	beq.n	8007ee8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ed4:	f383 8811 	msr	BASEPRI, r3
 8007ed8:	f3bf 8f6f 	isb	sy
 8007edc:	f3bf 8f4f 	dsb	sy
 8007ee0:	61fb      	str	r3, [r7, #28]
}
 8007ee2:	bf00      	nop
 8007ee4:	bf00      	nop
 8007ee6:	e7fd      	b.n	8007ee4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ee8:	f001 f992 	bl	8009210 <xTaskGetSchedulerState>
 8007eec:	4603      	mov	r3, r0
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d102      	bne.n	8007ef8 <xQueueSemaphoreTake+0x64>
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d101      	bne.n	8007efc <xQueueSemaphoreTake+0x68>
 8007ef8:	2301      	movs	r3, #1
 8007efa:	e000      	b.n	8007efe <xQueueSemaphoreTake+0x6a>
 8007efc:	2300      	movs	r3, #0
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d10b      	bne.n	8007f1a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f06:	f383 8811 	msr	BASEPRI, r3
 8007f0a:	f3bf 8f6f 	isb	sy
 8007f0e:	f3bf 8f4f 	dsb	sy
 8007f12:	61bb      	str	r3, [r7, #24]
}
 8007f14:	bf00      	nop
 8007f16:	bf00      	nop
 8007f18:	e7fd      	b.n	8007f16 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f1a:	f001 ffe5 	bl	8009ee8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007f1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f22:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d024      	beq.n	8007f74 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f2c:	1e5a      	subs	r2, r3, #1
 8007f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f30:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d104      	bne.n	8007f44 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007f3a:	f001 fae3 	bl	8009504 <pvTaskIncrementMutexHeldCount>
 8007f3e:	4602      	mov	r2, r0
 8007f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f42:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f46:	691b      	ldr	r3, [r3, #16]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d00f      	beq.n	8007f6c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f4e:	3310      	adds	r3, #16
 8007f50:	4618      	mov	r0, r3
 8007f52:	f000 ff97 	bl	8008e84 <xTaskRemoveFromEventList>
 8007f56:	4603      	mov	r3, r0
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d007      	beq.n	8007f6c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007f5c:	4b54      	ldr	r3, [pc, #336]	@ (80080b0 <xQueueSemaphoreTake+0x21c>)
 8007f5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f62:	601a      	str	r2, [r3, #0]
 8007f64:	f3bf 8f4f 	dsb	sy
 8007f68:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007f6c:	f001 ffee 	bl	8009f4c <vPortExitCritical>
				return pdPASS;
 8007f70:	2301      	movs	r3, #1
 8007f72:	e098      	b.n	80080a6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d112      	bne.n	8007fa0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d00b      	beq.n	8007f98 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f84:	f383 8811 	msr	BASEPRI, r3
 8007f88:	f3bf 8f6f 	isb	sy
 8007f8c:	f3bf 8f4f 	dsb	sy
 8007f90:	617b      	str	r3, [r7, #20]
}
 8007f92:	bf00      	nop
 8007f94:	bf00      	nop
 8007f96:	e7fd      	b.n	8007f94 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007f98:	f001 ffd8 	bl	8009f4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	e082      	b.n	80080a6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d106      	bne.n	8007fb4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007fa6:	f107 030c 	add.w	r3, r7, #12
 8007faa:	4618      	mov	r0, r3
 8007fac:	f000 ffce 	bl	8008f4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007fb4:	f001 ffca 	bl	8009f4c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007fb8:	f000 fd36 	bl	8008a28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007fbc:	f001 ff94 	bl	8009ee8 <vPortEnterCritical>
 8007fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fc2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007fc6:	b25b      	sxtb	r3, r3
 8007fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fcc:	d103      	bne.n	8007fd6 <xQueueSemaphoreTake+0x142>
 8007fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fd8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007fdc:	b25b      	sxtb	r3, r3
 8007fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fe2:	d103      	bne.n	8007fec <xQueueSemaphoreTake+0x158>
 8007fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007fec:	f001 ffae 	bl	8009f4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007ff0:	463a      	mov	r2, r7
 8007ff2:	f107 030c 	add.w	r3, r7, #12
 8007ff6:	4611      	mov	r1, r2
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f000 ffbd 	bl	8008f78 <xTaskCheckForTimeOut>
 8007ffe:	4603      	mov	r3, r0
 8008000:	2b00      	cmp	r3, #0
 8008002:	d132      	bne.n	800806a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008004:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008006:	f000 f9f5 	bl	80083f4 <prvIsQueueEmpty>
 800800a:	4603      	mov	r3, r0
 800800c:	2b00      	cmp	r3, #0
 800800e:	d026      	beq.n	800805e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d109      	bne.n	800802c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008018:	f001 ff66 	bl	8009ee8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800801c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800801e:	689b      	ldr	r3, [r3, #8]
 8008020:	4618      	mov	r0, r3
 8008022:	f001 f913 	bl	800924c <xTaskPriorityInherit>
 8008026:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008028:	f001 ff90 	bl	8009f4c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800802c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800802e:	3324      	adds	r3, #36	@ 0x24
 8008030:	683a      	ldr	r2, [r7, #0]
 8008032:	4611      	mov	r1, r2
 8008034:	4618      	mov	r0, r3
 8008036:	f000 fed3 	bl	8008de0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800803a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800803c:	f000 f988 	bl	8008350 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008040:	f000 fd00 	bl	8008a44 <xTaskResumeAll>
 8008044:	4603      	mov	r3, r0
 8008046:	2b00      	cmp	r3, #0
 8008048:	f47f af67 	bne.w	8007f1a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800804c:	4b18      	ldr	r3, [pc, #96]	@ (80080b0 <xQueueSemaphoreTake+0x21c>)
 800804e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008052:	601a      	str	r2, [r3, #0]
 8008054:	f3bf 8f4f 	dsb	sy
 8008058:	f3bf 8f6f 	isb	sy
 800805c:	e75d      	b.n	8007f1a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800805e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008060:	f000 f976 	bl	8008350 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008064:	f000 fcee 	bl	8008a44 <xTaskResumeAll>
 8008068:	e757      	b.n	8007f1a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800806a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800806c:	f000 f970 	bl	8008350 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008070:	f000 fce8 	bl	8008a44 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008074:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008076:	f000 f9bd 	bl	80083f4 <prvIsQueueEmpty>
 800807a:	4603      	mov	r3, r0
 800807c:	2b00      	cmp	r3, #0
 800807e:	f43f af4c 	beq.w	8007f1a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008084:	2b00      	cmp	r3, #0
 8008086:	d00d      	beq.n	80080a4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008088:	f001 ff2e 	bl	8009ee8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800808c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800808e:	f000 f8b7 	bl	8008200 <prvGetDisinheritPriorityAfterTimeout>
 8008092:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800809a:	4618      	mov	r0, r3
 800809c:	f001 f9ae 	bl	80093fc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80080a0:	f001 ff54 	bl	8009f4c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80080a4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3738      	adds	r7, #56	@ 0x38
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	bf00      	nop
 80080b0:	e000ed04 	.word	0xe000ed04

080080b4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b08e      	sub	sp, #56	@ 0x38
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	60b9      	str	r1, [r7, #8]
 80080be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80080c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d10b      	bne.n	80080e2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80080ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ce:	f383 8811 	msr	BASEPRI, r3
 80080d2:	f3bf 8f6f 	isb	sy
 80080d6:	f3bf 8f4f 	dsb	sy
 80080da:	623b      	str	r3, [r7, #32]
}
 80080dc:	bf00      	nop
 80080de:	bf00      	nop
 80080e0:	e7fd      	b.n	80080de <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d103      	bne.n	80080f0 <xQueueReceiveFromISR+0x3c>
 80080e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d101      	bne.n	80080f4 <xQueueReceiveFromISR+0x40>
 80080f0:	2301      	movs	r3, #1
 80080f2:	e000      	b.n	80080f6 <xQueueReceiveFromISR+0x42>
 80080f4:	2300      	movs	r3, #0
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d10b      	bne.n	8008112 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80080fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080fe:	f383 8811 	msr	BASEPRI, r3
 8008102:	f3bf 8f6f 	isb	sy
 8008106:	f3bf 8f4f 	dsb	sy
 800810a:	61fb      	str	r3, [r7, #28]
}
 800810c:	bf00      	nop
 800810e:	bf00      	nop
 8008110:	e7fd      	b.n	800810e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008112:	f001 ffc9 	bl	800a0a8 <vPortValidateInterruptPriority>
	__asm volatile
 8008116:	f3ef 8211 	mrs	r2, BASEPRI
 800811a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800811e:	f383 8811 	msr	BASEPRI, r3
 8008122:	f3bf 8f6f 	isb	sy
 8008126:	f3bf 8f4f 	dsb	sy
 800812a:	61ba      	str	r2, [r7, #24]
 800812c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800812e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008130:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008136:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800813a:	2b00      	cmp	r3, #0
 800813c:	d02f      	beq.n	800819e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800813e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008140:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008144:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008148:	68b9      	ldr	r1, [r7, #8]
 800814a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800814c:	f000 f8da 	bl	8008304 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008152:	1e5a      	subs	r2, r3, #1
 8008154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008156:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008158:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800815c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008160:	d112      	bne.n	8008188 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008164:	691b      	ldr	r3, [r3, #16]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d016      	beq.n	8008198 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800816a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800816c:	3310      	adds	r3, #16
 800816e:	4618      	mov	r0, r3
 8008170:	f000 fe88 	bl	8008e84 <xTaskRemoveFromEventList>
 8008174:	4603      	mov	r3, r0
 8008176:	2b00      	cmp	r3, #0
 8008178:	d00e      	beq.n	8008198 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d00b      	beq.n	8008198 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2201      	movs	r2, #1
 8008184:	601a      	str	r2, [r3, #0]
 8008186:	e007      	b.n	8008198 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008188:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800818c:	3301      	adds	r3, #1
 800818e:	b2db      	uxtb	r3, r3
 8008190:	b25a      	sxtb	r2, r3
 8008192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008194:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008198:	2301      	movs	r3, #1
 800819a:	637b      	str	r3, [r7, #52]	@ 0x34
 800819c:	e001      	b.n	80081a2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800819e:	2300      	movs	r3, #0
 80081a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081a4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	f383 8811 	msr	BASEPRI, r3
}
 80081ac:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80081ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	3738      	adds	r7, #56	@ 0x38
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}

080081b8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10b      	bne.n	80081e2 <vQueueDelete+0x2a>
	__asm volatile
 80081ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ce:	f383 8811 	msr	BASEPRI, r3
 80081d2:	f3bf 8f6f 	isb	sy
 80081d6:	f3bf 8f4f 	dsb	sy
 80081da:	60bb      	str	r3, [r7, #8]
}
 80081dc:	bf00      	nop
 80081de:	bf00      	nop
 80081e0:	e7fd      	b.n	80081de <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80081e2:	68f8      	ldr	r0, [r7, #12]
 80081e4:	f000 f95e 	bl	80084a4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d102      	bne.n	80081f8 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80081f2:	68f8      	ldr	r0, [r7, #12]
 80081f4:	f002 f868 	bl	800a2c8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80081f8:	bf00      	nop
 80081fa:	3710      	adds	r7, #16
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008200:	b480      	push	{r7}
 8008202:	b085      	sub	sp, #20
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800820c:	2b00      	cmp	r3, #0
 800820e:	d006      	beq.n	800821e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800821a:	60fb      	str	r3, [r7, #12]
 800821c:	e001      	b.n	8008222 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800821e:	2300      	movs	r3, #0
 8008220:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008222:	68fb      	ldr	r3, [r7, #12]
	}
 8008224:	4618      	mov	r0, r3
 8008226:	3714      	adds	r7, #20
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b086      	sub	sp, #24
 8008234:	af00      	add	r7, sp, #0
 8008236:	60f8      	str	r0, [r7, #12]
 8008238:	60b9      	str	r1, [r7, #8]
 800823a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800823c:	2300      	movs	r3, #0
 800823e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008244:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800824a:	2b00      	cmp	r3, #0
 800824c:	d10d      	bne.n	800826a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d14d      	bne.n	80082f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	689b      	ldr	r3, [r3, #8]
 800825a:	4618      	mov	r0, r3
 800825c:	f001 f85e 	bl	800931c <xTaskPriorityDisinherit>
 8008260:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	2200      	movs	r2, #0
 8008266:	609a      	str	r2, [r3, #8]
 8008268:	e043      	b.n	80082f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d119      	bne.n	80082a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	6858      	ldr	r0, [r3, #4]
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008278:	461a      	mov	r2, r3
 800827a:	68b9      	ldr	r1, [r7, #8]
 800827c:	f002 f9ee 	bl	800a65c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	685a      	ldr	r2, [r3, #4]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008288:	441a      	add	r2, r3
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	685a      	ldr	r2, [r3, #4]
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	689b      	ldr	r3, [r3, #8]
 8008296:	429a      	cmp	r2, r3
 8008298:	d32b      	bcc.n	80082f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681a      	ldr	r2, [r3, #0]
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	605a      	str	r2, [r3, #4]
 80082a2:	e026      	b.n	80082f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	68d8      	ldr	r0, [r3, #12]
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ac:	461a      	mov	r2, r3
 80082ae:	68b9      	ldr	r1, [r7, #8]
 80082b0:	f002 f9d4 	bl	800a65c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	68da      	ldr	r2, [r3, #12]
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082bc:	425b      	negs	r3, r3
 80082be:	441a      	add	r2, r3
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	68da      	ldr	r2, [r3, #12]
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	429a      	cmp	r2, r3
 80082ce:	d207      	bcs.n	80082e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	689a      	ldr	r2, [r3, #8]
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082d8:	425b      	negs	r3, r3
 80082da:	441a      	add	r2, r3
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2b02      	cmp	r3, #2
 80082e4:	d105      	bne.n	80082f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d002      	beq.n	80082f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	3b01      	subs	r3, #1
 80082f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80082f2:	693b      	ldr	r3, [r7, #16]
 80082f4:	1c5a      	adds	r2, r3, #1
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80082fa:	697b      	ldr	r3, [r7, #20]
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3718      	adds	r7, #24
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}

08008304 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b082      	sub	sp, #8
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
 800830c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008312:	2b00      	cmp	r3, #0
 8008314:	d018      	beq.n	8008348 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	68da      	ldr	r2, [r3, #12]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800831e:	441a      	add	r2, r3
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	68da      	ldr	r2, [r3, #12]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	429a      	cmp	r2, r3
 800832e:	d303      	bcc.n	8008338 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681a      	ldr	r2, [r3, #0]
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	68d9      	ldr	r1, [r3, #12]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008340:	461a      	mov	r2, r3
 8008342:	6838      	ldr	r0, [r7, #0]
 8008344:	f002 f98a 	bl	800a65c <memcpy>
	}
}
 8008348:	bf00      	nop
 800834a:	3708      	adds	r7, #8
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}

08008350 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b084      	sub	sp, #16
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008358:	f001 fdc6 	bl	8009ee8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008362:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008364:	e011      	b.n	800838a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800836a:	2b00      	cmp	r3, #0
 800836c:	d012      	beq.n	8008394 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	3324      	adds	r3, #36	@ 0x24
 8008372:	4618      	mov	r0, r3
 8008374:	f000 fd86 	bl	8008e84 <xTaskRemoveFromEventList>
 8008378:	4603      	mov	r3, r0
 800837a:	2b00      	cmp	r3, #0
 800837c:	d001      	beq.n	8008382 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800837e:	f000 fe5f 	bl	8009040 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008382:	7bfb      	ldrb	r3, [r7, #15]
 8008384:	3b01      	subs	r3, #1
 8008386:	b2db      	uxtb	r3, r3
 8008388:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800838a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800838e:	2b00      	cmp	r3, #0
 8008390:	dce9      	bgt.n	8008366 <prvUnlockQueue+0x16>
 8008392:	e000      	b.n	8008396 <prvUnlockQueue+0x46>
					break;
 8008394:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	22ff      	movs	r2, #255	@ 0xff
 800839a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800839e:	f001 fdd5 	bl	8009f4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80083a2:	f001 fda1 	bl	8009ee8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80083ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80083ae:	e011      	b.n	80083d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	691b      	ldr	r3, [r3, #16]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d012      	beq.n	80083de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	3310      	adds	r3, #16
 80083bc:	4618      	mov	r0, r3
 80083be:	f000 fd61 	bl	8008e84 <xTaskRemoveFromEventList>
 80083c2:	4603      	mov	r3, r0
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d001      	beq.n	80083cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80083c8:	f000 fe3a 	bl	8009040 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80083cc:	7bbb      	ldrb	r3, [r7, #14]
 80083ce:	3b01      	subs	r3, #1
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80083d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	dce9      	bgt.n	80083b0 <prvUnlockQueue+0x60>
 80083dc:	e000      	b.n	80083e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80083de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	22ff      	movs	r2, #255	@ 0xff
 80083e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80083e8:	f001 fdb0 	bl	8009f4c <vPortExitCritical>
}
 80083ec:	bf00      	nop
 80083ee:	3710      	adds	r7, #16
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}

080083f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b084      	sub	sp, #16
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80083fc:	f001 fd74 	bl	8009ee8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008404:	2b00      	cmp	r3, #0
 8008406:	d102      	bne.n	800840e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008408:	2301      	movs	r3, #1
 800840a:	60fb      	str	r3, [r7, #12]
 800840c:	e001      	b.n	8008412 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800840e:	2300      	movs	r3, #0
 8008410:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008412:	f001 fd9b 	bl	8009f4c <vPortExitCritical>

	return xReturn;
 8008416:	68fb      	ldr	r3, [r7, #12]
}
 8008418:	4618      	mov	r0, r3
 800841a:	3710      	adds	r7, #16
 800841c:	46bd      	mov	sp, r7
 800841e:	bd80      	pop	{r7, pc}

08008420 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b084      	sub	sp, #16
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008428:	f001 fd5e 	bl	8009ee8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008434:	429a      	cmp	r2, r3
 8008436:	d102      	bne.n	800843e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008438:	2301      	movs	r3, #1
 800843a:	60fb      	str	r3, [r7, #12]
 800843c:	e001      	b.n	8008442 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800843e:	2300      	movs	r3, #0
 8008440:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008442:	f001 fd83 	bl	8009f4c <vPortExitCritical>

	return xReturn;
 8008446:	68fb      	ldr	r3, [r7, #12]
}
 8008448:	4618      	mov	r0, r3
 800844a:	3710      	adds	r7, #16
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}

08008450 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008450:	b480      	push	{r7}
 8008452:	b085      	sub	sp, #20
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800845a:	2300      	movs	r3, #0
 800845c:	60fb      	str	r3, [r7, #12]
 800845e:	e014      	b.n	800848a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008460:	4a0f      	ldr	r2, [pc, #60]	@ (80084a0 <vQueueAddToRegistry+0x50>)
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d10b      	bne.n	8008484 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800846c:	490c      	ldr	r1, [pc, #48]	@ (80084a0 <vQueueAddToRegistry+0x50>)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	683a      	ldr	r2, [r7, #0]
 8008472:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008476:	4a0a      	ldr	r2, [pc, #40]	@ (80084a0 <vQueueAddToRegistry+0x50>)
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	00db      	lsls	r3, r3, #3
 800847c:	4413      	add	r3, r2
 800847e:	687a      	ldr	r2, [r7, #4]
 8008480:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008482:	e006      	b.n	8008492 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	3301      	adds	r3, #1
 8008488:	60fb      	str	r3, [r7, #12]
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	2b07      	cmp	r3, #7
 800848e:	d9e7      	bls.n	8008460 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008490:	bf00      	nop
 8008492:	bf00      	nop
 8008494:	3714      	adds	r7, #20
 8008496:	46bd      	mov	sp, r7
 8008498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849c:	4770      	bx	lr
 800849e:	bf00      	nop
 80084a0:	20000cb4 	.word	0x20000cb4

080084a4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80084a4:	b480      	push	{r7}
 80084a6:	b085      	sub	sp, #20
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80084ac:	2300      	movs	r3, #0
 80084ae:	60fb      	str	r3, [r7, #12]
 80084b0:	e016      	b.n	80084e0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80084b2:	4a10      	ldr	r2, [pc, #64]	@ (80084f4 <vQueueUnregisterQueue+0x50>)
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	00db      	lsls	r3, r3, #3
 80084b8:	4413      	add	r3, r2
 80084ba:	685b      	ldr	r3, [r3, #4]
 80084bc:	687a      	ldr	r2, [r7, #4]
 80084be:	429a      	cmp	r2, r3
 80084c0:	d10b      	bne.n	80084da <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80084c2:	4a0c      	ldr	r2, [pc, #48]	@ (80084f4 <vQueueUnregisterQueue+0x50>)
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	2100      	movs	r1, #0
 80084c8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80084cc:	4a09      	ldr	r2, [pc, #36]	@ (80084f4 <vQueueUnregisterQueue+0x50>)
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	00db      	lsls	r3, r3, #3
 80084d2:	4413      	add	r3, r2
 80084d4:	2200      	movs	r2, #0
 80084d6:	605a      	str	r2, [r3, #4]
				break;
 80084d8:	e006      	b.n	80084e8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	3301      	adds	r3, #1
 80084de:	60fb      	str	r3, [r7, #12]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2b07      	cmp	r3, #7
 80084e4:	d9e5      	bls.n	80084b2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80084e6:	bf00      	nop
 80084e8:	bf00      	nop
 80084ea:	3714      	adds	r7, #20
 80084ec:	46bd      	mov	sp, r7
 80084ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f2:	4770      	bx	lr
 80084f4:	20000cb4 	.word	0x20000cb4

080084f8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b086      	sub	sp, #24
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	60f8      	str	r0, [r7, #12]
 8008500:	60b9      	str	r1, [r7, #8]
 8008502:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008508:	f001 fcee 	bl	8009ee8 <vPortEnterCritical>
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008512:	b25b      	sxtb	r3, r3
 8008514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008518:	d103      	bne.n	8008522 <vQueueWaitForMessageRestricted+0x2a>
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	2200      	movs	r2, #0
 800851e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008528:	b25b      	sxtb	r3, r3
 800852a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800852e:	d103      	bne.n	8008538 <vQueueWaitForMessageRestricted+0x40>
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	2200      	movs	r2, #0
 8008534:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008538:	f001 fd08 	bl	8009f4c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008540:	2b00      	cmp	r3, #0
 8008542:	d106      	bne.n	8008552 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	3324      	adds	r3, #36	@ 0x24
 8008548:	687a      	ldr	r2, [r7, #4]
 800854a:	68b9      	ldr	r1, [r7, #8]
 800854c:	4618      	mov	r0, r3
 800854e:	f000 fc6d 	bl	8008e2c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008552:	6978      	ldr	r0, [r7, #20]
 8008554:	f7ff fefc 	bl	8008350 <prvUnlockQueue>
	}
 8008558:	bf00      	nop
 800855a:	3718      	adds	r7, #24
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}

08008560 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008560:	b580      	push	{r7, lr}
 8008562:	b08e      	sub	sp, #56	@ 0x38
 8008564:	af04      	add	r7, sp, #16
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	60b9      	str	r1, [r7, #8]
 800856a:	607a      	str	r2, [r7, #4]
 800856c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800856e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008570:	2b00      	cmp	r3, #0
 8008572:	d10b      	bne.n	800858c <xTaskCreateStatic+0x2c>
	__asm volatile
 8008574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008578:	f383 8811 	msr	BASEPRI, r3
 800857c:	f3bf 8f6f 	isb	sy
 8008580:	f3bf 8f4f 	dsb	sy
 8008584:	623b      	str	r3, [r7, #32]
}
 8008586:	bf00      	nop
 8008588:	bf00      	nop
 800858a:	e7fd      	b.n	8008588 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800858c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800858e:	2b00      	cmp	r3, #0
 8008590:	d10b      	bne.n	80085aa <xTaskCreateStatic+0x4a>
	__asm volatile
 8008592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008596:	f383 8811 	msr	BASEPRI, r3
 800859a:	f3bf 8f6f 	isb	sy
 800859e:	f3bf 8f4f 	dsb	sy
 80085a2:	61fb      	str	r3, [r7, #28]
}
 80085a4:	bf00      	nop
 80085a6:	bf00      	nop
 80085a8:	e7fd      	b.n	80085a6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80085aa:	23a8      	movs	r3, #168	@ 0xa8
 80085ac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	2ba8      	cmp	r3, #168	@ 0xa8
 80085b2:	d00b      	beq.n	80085cc <xTaskCreateStatic+0x6c>
	__asm volatile
 80085b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085b8:	f383 8811 	msr	BASEPRI, r3
 80085bc:	f3bf 8f6f 	isb	sy
 80085c0:	f3bf 8f4f 	dsb	sy
 80085c4:	61bb      	str	r3, [r7, #24]
}
 80085c6:	bf00      	nop
 80085c8:	bf00      	nop
 80085ca:	e7fd      	b.n	80085c8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80085cc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80085ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d01e      	beq.n	8008612 <xTaskCreateStatic+0xb2>
 80085d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d01b      	beq.n	8008612 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80085da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085dc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80085de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80085e2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80085e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e6:	2202      	movs	r2, #2
 80085e8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80085ec:	2300      	movs	r3, #0
 80085ee:	9303      	str	r3, [sp, #12]
 80085f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f2:	9302      	str	r3, [sp, #8]
 80085f4:	f107 0314 	add.w	r3, r7, #20
 80085f8:	9301      	str	r3, [sp, #4]
 80085fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085fc:	9300      	str	r3, [sp, #0]
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	687a      	ldr	r2, [r7, #4]
 8008602:	68b9      	ldr	r1, [r7, #8]
 8008604:	68f8      	ldr	r0, [r7, #12]
 8008606:	f000 f851 	bl	80086ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800860a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800860c:	f000 f8f6 	bl	80087fc <prvAddNewTaskToReadyList>
 8008610:	e001      	b.n	8008616 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008612:	2300      	movs	r3, #0
 8008614:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008616:	697b      	ldr	r3, [r7, #20]
	}
 8008618:	4618      	mov	r0, r3
 800861a:	3728      	adds	r7, #40	@ 0x28
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}

08008620 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008620:	b580      	push	{r7, lr}
 8008622:	b08c      	sub	sp, #48	@ 0x30
 8008624:	af04      	add	r7, sp, #16
 8008626:	60f8      	str	r0, [r7, #12]
 8008628:	60b9      	str	r1, [r7, #8]
 800862a:	603b      	str	r3, [r7, #0]
 800862c:	4613      	mov	r3, r2
 800862e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008630:	88fb      	ldrh	r3, [r7, #6]
 8008632:	009b      	lsls	r3, r3, #2
 8008634:	4618      	mov	r0, r3
 8008636:	f001 fd79 	bl	800a12c <pvPortMalloc>
 800863a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d00e      	beq.n	8008660 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008642:	20a8      	movs	r0, #168	@ 0xa8
 8008644:	f001 fd72 	bl	800a12c <pvPortMalloc>
 8008648:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800864a:	69fb      	ldr	r3, [r7, #28]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d003      	beq.n	8008658 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008650:	69fb      	ldr	r3, [r7, #28]
 8008652:	697a      	ldr	r2, [r7, #20]
 8008654:	631a      	str	r2, [r3, #48]	@ 0x30
 8008656:	e005      	b.n	8008664 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008658:	6978      	ldr	r0, [r7, #20]
 800865a:	f001 fe35 	bl	800a2c8 <vPortFree>
 800865e:	e001      	b.n	8008664 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008660:	2300      	movs	r3, #0
 8008662:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008664:	69fb      	ldr	r3, [r7, #28]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d017      	beq.n	800869a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800866a:	69fb      	ldr	r3, [r7, #28]
 800866c:	2200      	movs	r2, #0
 800866e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008672:	88fa      	ldrh	r2, [r7, #6]
 8008674:	2300      	movs	r3, #0
 8008676:	9303      	str	r3, [sp, #12]
 8008678:	69fb      	ldr	r3, [r7, #28]
 800867a:	9302      	str	r3, [sp, #8]
 800867c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800867e:	9301      	str	r3, [sp, #4]
 8008680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008682:	9300      	str	r3, [sp, #0]
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	68b9      	ldr	r1, [r7, #8]
 8008688:	68f8      	ldr	r0, [r7, #12]
 800868a:	f000 f80f 	bl	80086ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800868e:	69f8      	ldr	r0, [r7, #28]
 8008690:	f000 f8b4 	bl	80087fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008694:	2301      	movs	r3, #1
 8008696:	61bb      	str	r3, [r7, #24]
 8008698:	e002      	b.n	80086a0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800869a:	f04f 33ff 	mov.w	r3, #4294967295
 800869e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80086a0:	69bb      	ldr	r3, [r7, #24]
	}
 80086a2:	4618      	mov	r0, r3
 80086a4:	3720      	adds	r7, #32
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}
	...

080086ac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b088      	sub	sp, #32
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	60f8      	str	r0, [r7, #12]
 80086b4:	60b9      	str	r1, [r7, #8]
 80086b6:	607a      	str	r2, [r7, #4]
 80086b8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80086ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086bc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	009b      	lsls	r3, r3, #2
 80086c2:	461a      	mov	r2, r3
 80086c4:	21a5      	movs	r1, #165	@ 0xa5
 80086c6:	f001 ff3f 	bl	800a548 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80086ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80086d4:	3b01      	subs	r3, #1
 80086d6:	009b      	lsls	r3, r3, #2
 80086d8:	4413      	add	r3, r2
 80086da:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80086dc:	69bb      	ldr	r3, [r7, #24]
 80086de:	f023 0307 	bic.w	r3, r3, #7
 80086e2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80086e4:	69bb      	ldr	r3, [r7, #24]
 80086e6:	f003 0307 	and.w	r3, r3, #7
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d00b      	beq.n	8008706 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80086ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086f2:	f383 8811 	msr	BASEPRI, r3
 80086f6:	f3bf 8f6f 	isb	sy
 80086fa:	f3bf 8f4f 	dsb	sy
 80086fe:	617b      	str	r3, [r7, #20]
}
 8008700:	bf00      	nop
 8008702:	bf00      	nop
 8008704:	e7fd      	b.n	8008702 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d01f      	beq.n	800874c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800870c:	2300      	movs	r3, #0
 800870e:	61fb      	str	r3, [r7, #28]
 8008710:	e012      	b.n	8008738 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008712:	68ba      	ldr	r2, [r7, #8]
 8008714:	69fb      	ldr	r3, [r7, #28]
 8008716:	4413      	add	r3, r2
 8008718:	7819      	ldrb	r1, [r3, #0]
 800871a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800871c:	69fb      	ldr	r3, [r7, #28]
 800871e:	4413      	add	r3, r2
 8008720:	3334      	adds	r3, #52	@ 0x34
 8008722:	460a      	mov	r2, r1
 8008724:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008726:	68ba      	ldr	r2, [r7, #8]
 8008728:	69fb      	ldr	r3, [r7, #28]
 800872a:	4413      	add	r3, r2
 800872c:	781b      	ldrb	r3, [r3, #0]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d006      	beq.n	8008740 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008732:	69fb      	ldr	r3, [r7, #28]
 8008734:	3301      	adds	r3, #1
 8008736:	61fb      	str	r3, [r7, #28]
 8008738:	69fb      	ldr	r3, [r7, #28]
 800873a:	2b0f      	cmp	r3, #15
 800873c:	d9e9      	bls.n	8008712 <prvInitialiseNewTask+0x66>
 800873e:	e000      	b.n	8008742 <prvInitialiseNewTask+0x96>
			{
				break;
 8008740:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008744:	2200      	movs	r2, #0
 8008746:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800874a:	e003      	b.n	8008754 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800874c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874e:	2200      	movs	r2, #0
 8008750:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008756:	2b37      	cmp	r3, #55	@ 0x37
 8008758:	d901      	bls.n	800875e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800875a:	2337      	movs	r3, #55	@ 0x37
 800875c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800875e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008760:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008762:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008766:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008768:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800876a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800876c:	2200      	movs	r2, #0
 800876e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008772:	3304      	adds	r3, #4
 8008774:	4618      	mov	r0, r3
 8008776:	f7fe fe33 	bl	80073e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800877a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800877c:	3318      	adds	r3, #24
 800877e:	4618      	mov	r0, r3
 8008780:	f7fe fe2e 	bl	80073e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008786:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008788:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800878a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800878c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008792:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008796:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008798:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800879a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800879c:	2200      	movs	r2, #0
 800879e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80087a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a4:	2200      	movs	r2, #0
 80087a6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80087aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ac:	3354      	adds	r3, #84	@ 0x54
 80087ae:	224c      	movs	r2, #76	@ 0x4c
 80087b0:	2100      	movs	r1, #0
 80087b2:	4618      	mov	r0, r3
 80087b4:	f001 fec8 	bl	800a548 <memset>
 80087b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ba:	4a0d      	ldr	r2, [pc, #52]	@ (80087f0 <prvInitialiseNewTask+0x144>)
 80087bc:	659a      	str	r2, [r3, #88]	@ 0x58
 80087be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c0:	4a0c      	ldr	r2, [pc, #48]	@ (80087f4 <prvInitialiseNewTask+0x148>)
 80087c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80087c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c6:	4a0c      	ldr	r2, [pc, #48]	@ (80087f8 <prvInitialiseNewTask+0x14c>)
 80087c8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80087ca:	683a      	ldr	r2, [r7, #0]
 80087cc:	68f9      	ldr	r1, [r7, #12]
 80087ce:	69b8      	ldr	r0, [r7, #24]
 80087d0:	f001 fa5a 	bl	8009c88 <pxPortInitialiseStack>
 80087d4:	4602      	mov	r2, r0
 80087d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80087da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d002      	beq.n	80087e6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80087e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80087e6:	bf00      	nop
 80087e8:	3720      	adds	r7, #32
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}
 80087ee:	bf00      	nop
 80087f0:	20001f00 	.word	0x20001f00
 80087f4:	20001f68 	.word	0x20001f68
 80087f8:	20001fd0 	.word	0x20001fd0

080087fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b082      	sub	sp, #8
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008804:	f001 fb70 	bl	8009ee8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008808:	4b2d      	ldr	r3, [pc, #180]	@ (80088c0 <prvAddNewTaskToReadyList+0xc4>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	3301      	adds	r3, #1
 800880e:	4a2c      	ldr	r2, [pc, #176]	@ (80088c0 <prvAddNewTaskToReadyList+0xc4>)
 8008810:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008812:	4b2c      	ldr	r3, [pc, #176]	@ (80088c4 <prvAddNewTaskToReadyList+0xc8>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d109      	bne.n	800882e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800881a:	4a2a      	ldr	r2, [pc, #168]	@ (80088c4 <prvAddNewTaskToReadyList+0xc8>)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008820:	4b27      	ldr	r3, [pc, #156]	@ (80088c0 <prvAddNewTaskToReadyList+0xc4>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	2b01      	cmp	r3, #1
 8008826:	d110      	bne.n	800884a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008828:	f000 fc2e 	bl	8009088 <prvInitialiseTaskLists>
 800882c:	e00d      	b.n	800884a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800882e:	4b26      	ldr	r3, [pc, #152]	@ (80088c8 <prvAddNewTaskToReadyList+0xcc>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d109      	bne.n	800884a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008836:	4b23      	ldr	r3, [pc, #140]	@ (80088c4 <prvAddNewTaskToReadyList+0xc8>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008840:	429a      	cmp	r2, r3
 8008842:	d802      	bhi.n	800884a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008844:	4a1f      	ldr	r2, [pc, #124]	@ (80088c4 <prvAddNewTaskToReadyList+0xc8>)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800884a:	4b20      	ldr	r3, [pc, #128]	@ (80088cc <prvAddNewTaskToReadyList+0xd0>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	3301      	adds	r3, #1
 8008850:	4a1e      	ldr	r2, [pc, #120]	@ (80088cc <prvAddNewTaskToReadyList+0xd0>)
 8008852:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008854:	4b1d      	ldr	r3, [pc, #116]	@ (80088cc <prvAddNewTaskToReadyList+0xd0>)
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008860:	4b1b      	ldr	r3, [pc, #108]	@ (80088d0 <prvAddNewTaskToReadyList+0xd4>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	429a      	cmp	r2, r3
 8008866:	d903      	bls.n	8008870 <prvAddNewTaskToReadyList+0x74>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800886c:	4a18      	ldr	r2, [pc, #96]	@ (80088d0 <prvAddNewTaskToReadyList+0xd4>)
 800886e:	6013      	str	r3, [r2, #0]
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008874:	4613      	mov	r3, r2
 8008876:	009b      	lsls	r3, r3, #2
 8008878:	4413      	add	r3, r2
 800887a:	009b      	lsls	r3, r3, #2
 800887c:	4a15      	ldr	r2, [pc, #84]	@ (80088d4 <prvAddNewTaskToReadyList+0xd8>)
 800887e:	441a      	add	r2, r3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	3304      	adds	r3, #4
 8008884:	4619      	mov	r1, r3
 8008886:	4610      	mov	r0, r2
 8008888:	f7fe fdb7 	bl	80073fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800888c:	f001 fb5e 	bl	8009f4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008890:	4b0d      	ldr	r3, [pc, #52]	@ (80088c8 <prvAddNewTaskToReadyList+0xcc>)
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d00e      	beq.n	80088b6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008898:	4b0a      	ldr	r3, [pc, #40]	@ (80088c4 <prvAddNewTaskToReadyList+0xc8>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088a2:	429a      	cmp	r2, r3
 80088a4:	d207      	bcs.n	80088b6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80088a6:	4b0c      	ldr	r3, [pc, #48]	@ (80088d8 <prvAddNewTaskToReadyList+0xdc>)
 80088a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088ac:	601a      	str	r2, [r3, #0]
 80088ae:	f3bf 8f4f 	dsb	sy
 80088b2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80088b6:	bf00      	nop
 80088b8:	3708      	adds	r7, #8
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}
 80088be:	bf00      	nop
 80088c0:	200011c8 	.word	0x200011c8
 80088c4:	20000cf4 	.word	0x20000cf4
 80088c8:	200011d4 	.word	0x200011d4
 80088cc:	200011e4 	.word	0x200011e4
 80088d0:	200011d0 	.word	0x200011d0
 80088d4:	20000cf8 	.word	0x20000cf8
 80088d8:	e000ed04 	.word	0xe000ed04

080088dc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b084      	sub	sp, #16
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80088e4:	2300      	movs	r3, #0
 80088e6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d018      	beq.n	8008920 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80088ee:	4b14      	ldr	r3, [pc, #80]	@ (8008940 <vTaskDelay+0x64>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d00b      	beq.n	800890e <vTaskDelay+0x32>
	__asm volatile
 80088f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088fa:	f383 8811 	msr	BASEPRI, r3
 80088fe:	f3bf 8f6f 	isb	sy
 8008902:	f3bf 8f4f 	dsb	sy
 8008906:	60bb      	str	r3, [r7, #8]
}
 8008908:	bf00      	nop
 800890a:	bf00      	nop
 800890c:	e7fd      	b.n	800890a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800890e:	f000 f88b 	bl	8008a28 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008912:	2100      	movs	r1, #0
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f000 fe09 	bl	800952c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800891a:	f000 f893 	bl	8008a44 <xTaskResumeAll>
 800891e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d107      	bne.n	8008936 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008926:	4b07      	ldr	r3, [pc, #28]	@ (8008944 <vTaskDelay+0x68>)
 8008928:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800892c:	601a      	str	r2, [r3, #0]
 800892e:	f3bf 8f4f 	dsb	sy
 8008932:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008936:	bf00      	nop
 8008938:	3710      	adds	r7, #16
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}
 800893e:	bf00      	nop
 8008940:	200011f0 	.word	0x200011f0
 8008944:	e000ed04 	.word	0xe000ed04

08008948 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b08a      	sub	sp, #40	@ 0x28
 800894c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800894e:	2300      	movs	r3, #0
 8008950:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008952:	2300      	movs	r3, #0
 8008954:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008956:	463a      	mov	r2, r7
 8008958:	1d39      	adds	r1, r7, #4
 800895a:	f107 0308 	add.w	r3, r7, #8
 800895e:	4618      	mov	r0, r3
 8008960:	f7fe fcea 	bl	8007338 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008964:	6839      	ldr	r1, [r7, #0]
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	68ba      	ldr	r2, [r7, #8]
 800896a:	9202      	str	r2, [sp, #8]
 800896c:	9301      	str	r3, [sp, #4]
 800896e:	2300      	movs	r3, #0
 8008970:	9300      	str	r3, [sp, #0]
 8008972:	2300      	movs	r3, #0
 8008974:	460a      	mov	r2, r1
 8008976:	4924      	ldr	r1, [pc, #144]	@ (8008a08 <vTaskStartScheduler+0xc0>)
 8008978:	4824      	ldr	r0, [pc, #144]	@ (8008a0c <vTaskStartScheduler+0xc4>)
 800897a:	f7ff fdf1 	bl	8008560 <xTaskCreateStatic>
 800897e:	4603      	mov	r3, r0
 8008980:	4a23      	ldr	r2, [pc, #140]	@ (8008a10 <vTaskStartScheduler+0xc8>)
 8008982:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008984:	4b22      	ldr	r3, [pc, #136]	@ (8008a10 <vTaskStartScheduler+0xc8>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d002      	beq.n	8008992 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800898c:	2301      	movs	r3, #1
 800898e:	617b      	str	r3, [r7, #20]
 8008990:	e001      	b.n	8008996 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008992:	2300      	movs	r3, #0
 8008994:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008996:	697b      	ldr	r3, [r7, #20]
 8008998:	2b01      	cmp	r3, #1
 800899a:	d102      	bne.n	80089a2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800899c:	f000 fe1a 	bl	80095d4 <xTimerCreateTimerTask>
 80089a0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	d11b      	bne.n	80089e0 <vTaskStartScheduler+0x98>
	__asm volatile
 80089a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ac:	f383 8811 	msr	BASEPRI, r3
 80089b0:	f3bf 8f6f 	isb	sy
 80089b4:	f3bf 8f4f 	dsb	sy
 80089b8:	613b      	str	r3, [r7, #16]
}
 80089ba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80089bc:	4b15      	ldr	r3, [pc, #84]	@ (8008a14 <vTaskStartScheduler+0xcc>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	3354      	adds	r3, #84	@ 0x54
 80089c2:	4a15      	ldr	r2, [pc, #84]	@ (8008a18 <vTaskStartScheduler+0xd0>)
 80089c4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80089c6:	4b15      	ldr	r3, [pc, #84]	@ (8008a1c <vTaskStartScheduler+0xd4>)
 80089c8:	f04f 32ff 	mov.w	r2, #4294967295
 80089cc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80089ce:	4b14      	ldr	r3, [pc, #80]	@ (8008a20 <vTaskStartScheduler+0xd8>)
 80089d0:	2201      	movs	r2, #1
 80089d2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80089d4:	4b13      	ldr	r3, [pc, #76]	@ (8008a24 <vTaskStartScheduler+0xdc>)
 80089d6:	2200      	movs	r2, #0
 80089d8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80089da:	f001 f9e1 	bl	8009da0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80089de:	e00f      	b.n	8008a00 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089e6:	d10b      	bne.n	8008a00 <vTaskStartScheduler+0xb8>
	__asm volatile
 80089e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ec:	f383 8811 	msr	BASEPRI, r3
 80089f0:	f3bf 8f6f 	isb	sy
 80089f4:	f3bf 8f4f 	dsb	sy
 80089f8:	60fb      	str	r3, [r7, #12]
}
 80089fa:	bf00      	nop
 80089fc:	bf00      	nop
 80089fe:	e7fd      	b.n	80089fc <vTaskStartScheduler+0xb4>
}
 8008a00:	bf00      	nop
 8008a02:	3718      	adds	r7, #24
 8008a04:	46bd      	mov	sp, r7
 8008a06:	bd80      	pop	{r7, pc}
 8008a08:	0800af58 	.word	0x0800af58
 8008a0c:	08009059 	.word	0x08009059
 8008a10:	200011ec 	.word	0x200011ec
 8008a14:	20000cf4 	.word	0x20000cf4
 8008a18:	20000014 	.word	0x20000014
 8008a1c:	200011e8 	.word	0x200011e8
 8008a20:	200011d4 	.word	0x200011d4
 8008a24:	200011cc 	.word	0x200011cc

08008a28 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008a28:	b480      	push	{r7}
 8008a2a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008a2c:	4b04      	ldr	r3, [pc, #16]	@ (8008a40 <vTaskSuspendAll+0x18>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	3301      	adds	r3, #1
 8008a32:	4a03      	ldr	r2, [pc, #12]	@ (8008a40 <vTaskSuspendAll+0x18>)
 8008a34:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008a36:	bf00      	nop
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3e:	4770      	bx	lr
 8008a40:	200011f0 	.word	0x200011f0

08008a44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b084      	sub	sp, #16
 8008a48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008a4e:	2300      	movs	r3, #0
 8008a50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008a52:	4b42      	ldr	r3, [pc, #264]	@ (8008b5c <xTaskResumeAll+0x118>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d10b      	bne.n	8008a72 <xTaskResumeAll+0x2e>
	__asm volatile
 8008a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a5e:	f383 8811 	msr	BASEPRI, r3
 8008a62:	f3bf 8f6f 	isb	sy
 8008a66:	f3bf 8f4f 	dsb	sy
 8008a6a:	603b      	str	r3, [r7, #0]
}
 8008a6c:	bf00      	nop
 8008a6e:	bf00      	nop
 8008a70:	e7fd      	b.n	8008a6e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008a72:	f001 fa39 	bl	8009ee8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008a76:	4b39      	ldr	r3, [pc, #228]	@ (8008b5c <xTaskResumeAll+0x118>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	3b01      	subs	r3, #1
 8008a7c:	4a37      	ldr	r2, [pc, #220]	@ (8008b5c <xTaskResumeAll+0x118>)
 8008a7e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a80:	4b36      	ldr	r3, [pc, #216]	@ (8008b5c <xTaskResumeAll+0x118>)
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d162      	bne.n	8008b4e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008a88:	4b35      	ldr	r3, [pc, #212]	@ (8008b60 <xTaskResumeAll+0x11c>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d05e      	beq.n	8008b4e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008a90:	e02f      	b.n	8008af2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a92:	4b34      	ldr	r3, [pc, #208]	@ (8008b64 <xTaskResumeAll+0x120>)
 8008a94:	68db      	ldr	r3, [r3, #12]
 8008a96:	68db      	ldr	r3, [r3, #12]
 8008a98:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	3318      	adds	r3, #24
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	f7fe fd08 	bl	80074b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	3304      	adds	r3, #4
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f7fe fd03 	bl	80074b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ab2:	4b2d      	ldr	r3, [pc, #180]	@ (8008b68 <xTaskResumeAll+0x124>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	429a      	cmp	r2, r3
 8008ab8:	d903      	bls.n	8008ac2 <xTaskResumeAll+0x7e>
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008abe:	4a2a      	ldr	r2, [pc, #168]	@ (8008b68 <xTaskResumeAll+0x124>)
 8008ac0:	6013      	str	r3, [r2, #0]
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ac6:	4613      	mov	r3, r2
 8008ac8:	009b      	lsls	r3, r3, #2
 8008aca:	4413      	add	r3, r2
 8008acc:	009b      	lsls	r3, r3, #2
 8008ace:	4a27      	ldr	r2, [pc, #156]	@ (8008b6c <xTaskResumeAll+0x128>)
 8008ad0:	441a      	add	r2, r3
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	3304      	adds	r3, #4
 8008ad6:	4619      	mov	r1, r3
 8008ad8:	4610      	mov	r0, r2
 8008ada:	f7fe fc8e 	bl	80073fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ae2:	4b23      	ldr	r3, [pc, #140]	@ (8008b70 <xTaskResumeAll+0x12c>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	d302      	bcc.n	8008af2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008aec:	4b21      	ldr	r3, [pc, #132]	@ (8008b74 <xTaskResumeAll+0x130>)
 8008aee:	2201      	movs	r2, #1
 8008af0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008af2:	4b1c      	ldr	r3, [pc, #112]	@ (8008b64 <xTaskResumeAll+0x120>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d1cb      	bne.n	8008a92 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d001      	beq.n	8008b04 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008b00:	f000 fb66 	bl	80091d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008b04:	4b1c      	ldr	r3, [pc, #112]	@ (8008b78 <xTaskResumeAll+0x134>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d010      	beq.n	8008b32 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008b10:	f000 f846 	bl	8008ba0 <xTaskIncrementTick>
 8008b14:	4603      	mov	r3, r0
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d002      	beq.n	8008b20 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008b1a:	4b16      	ldr	r3, [pc, #88]	@ (8008b74 <xTaskResumeAll+0x130>)
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	3b01      	subs	r3, #1
 8008b24:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d1f1      	bne.n	8008b10 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008b2c:	4b12      	ldr	r3, [pc, #72]	@ (8008b78 <xTaskResumeAll+0x134>)
 8008b2e:	2200      	movs	r2, #0
 8008b30:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008b32:	4b10      	ldr	r3, [pc, #64]	@ (8008b74 <xTaskResumeAll+0x130>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d009      	beq.n	8008b4e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8008b7c <xTaskResumeAll+0x138>)
 8008b40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b44:	601a      	str	r2, [r3, #0]
 8008b46:	f3bf 8f4f 	dsb	sy
 8008b4a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008b4e:	f001 f9fd 	bl	8009f4c <vPortExitCritical>

	return xAlreadyYielded;
 8008b52:	68bb      	ldr	r3, [r7, #8]
}
 8008b54:	4618      	mov	r0, r3
 8008b56:	3710      	adds	r7, #16
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	bd80      	pop	{r7, pc}
 8008b5c:	200011f0 	.word	0x200011f0
 8008b60:	200011c8 	.word	0x200011c8
 8008b64:	20001188 	.word	0x20001188
 8008b68:	200011d0 	.word	0x200011d0
 8008b6c:	20000cf8 	.word	0x20000cf8
 8008b70:	20000cf4 	.word	0x20000cf4
 8008b74:	200011dc 	.word	0x200011dc
 8008b78:	200011d8 	.word	0x200011d8
 8008b7c:	e000ed04 	.word	0xe000ed04

08008b80 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008b80:	b480      	push	{r7}
 8008b82:	b083      	sub	sp, #12
 8008b84:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008b86:	4b05      	ldr	r3, [pc, #20]	@ (8008b9c <xTaskGetTickCount+0x1c>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008b8c:	687b      	ldr	r3, [r7, #4]
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	370c      	adds	r7, #12
 8008b92:	46bd      	mov	sp, r7
 8008b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b98:	4770      	bx	lr
 8008b9a:	bf00      	nop
 8008b9c:	200011cc 	.word	0x200011cc

08008ba0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b086      	sub	sp, #24
 8008ba4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008baa:	4b4f      	ldr	r3, [pc, #316]	@ (8008ce8 <xTaskIncrementTick+0x148>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	f040 8090 	bne.w	8008cd4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008bb4:	4b4d      	ldr	r3, [pc, #308]	@ (8008cec <xTaskIncrementTick+0x14c>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	3301      	adds	r3, #1
 8008bba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008bbc:	4a4b      	ldr	r2, [pc, #300]	@ (8008cec <xTaskIncrementTick+0x14c>)
 8008bbe:	693b      	ldr	r3, [r7, #16]
 8008bc0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008bc2:	693b      	ldr	r3, [r7, #16]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d121      	bne.n	8008c0c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008bc8:	4b49      	ldr	r3, [pc, #292]	@ (8008cf0 <xTaskIncrementTick+0x150>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d00b      	beq.n	8008bea <xTaskIncrementTick+0x4a>
	__asm volatile
 8008bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd6:	f383 8811 	msr	BASEPRI, r3
 8008bda:	f3bf 8f6f 	isb	sy
 8008bde:	f3bf 8f4f 	dsb	sy
 8008be2:	603b      	str	r3, [r7, #0]
}
 8008be4:	bf00      	nop
 8008be6:	bf00      	nop
 8008be8:	e7fd      	b.n	8008be6 <xTaskIncrementTick+0x46>
 8008bea:	4b41      	ldr	r3, [pc, #260]	@ (8008cf0 <xTaskIncrementTick+0x150>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	60fb      	str	r3, [r7, #12]
 8008bf0:	4b40      	ldr	r3, [pc, #256]	@ (8008cf4 <xTaskIncrementTick+0x154>)
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	4a3e      	ldr	r2, [pc, #248]	@ (8008cf0 <xTaskIncrementTick+0x150>)
 8008bf6:	6013      	str	r3, [r2, #0]
 8008bf8:	4a3e      	ldr	r2, [pc, #248]	@ (8008cf4 <xTaskIncrementTick+0x154>)
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	6013      	str	r3, [r2, #0]
 8008bfe:	4b3e      	ldr	r3, [pc, #248]	@ (8008cf8 <xTaskIncrementTick+0x158>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	3301      	adds	r3, #1
 8008c04:	4a3c      	ldr	r2, [pc, #240]	@ (8008cf8 <xTaskIncrementTick+0x158>)
 8008c06:	6013      	str	r3, [r2, #0]
 8008c08:	f000 fae2 	bl	80091d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008c0c:	4b3b      	ldr	r3, [pc, #236]	@ (8008cfc <xTaskIncrementTick+0x15c>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	693a      	ldr	r2, [r7, #16]
 8008c12:	429a      	cmp	r2, r3
 8008c14:	d349      	bcc.n	8008caa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c16:	4b36      	ldr	r3, [pc, #216]	@ (8008cf0 <xTaskIncrementTick+0x150>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d104      	bne.n	8008c2a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c20:	4b36      	ldr	r3, [pc, #216]	@ (8008cfc <xTaskIncrementTick+0x15c>)
 8008c22:	f04f 32ff 	mov.w	r2, #4294967295
 8008c26:	601a      	str	r2, [r3, #0]
					break;
 8008c28:	e03f      	b.n	8008caa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c2a:	4b31      	ldr	r3, [pc, #196]	@ (8008cf0 <xTaskIncrementTick+0x150>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	68db      	ldr	r3, [r3, #12]
 8008c30:	68db      	ldr	r3, [r3, #12]
 8008c32:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008c3a:	693a      	ldr	r2, [r7, #16]
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	d203      	bcs.n	8008c4a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008c42:	4a2e      	ldr	r2, [pc, #184]	@ (8008cfc <xTaskIncrementTick+0x15c>)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008c48:	e02f      	b.n	8008caa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	3304      	adds	r3, #4
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f7fe fc30 	bl	80074b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d004      	beq.n	8008c66 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	3318      	adds	r3, #24
 8008c60:	4618      	mov	r0, r3
 8008c62:	f7fe fc27 	bl	80074b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c6a:	4b25      	ldr	r3, [pc, #148]	@ (8008d00 <xTaskIncrementTick+0x160>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d903      	bls.n	8008c7a <xTaskIncrementTick+0xda>
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c76:	4a22      	ldr	r2, [pc, #136]	@ (8008d00 <xTaskIncrementTick+0x160>)
 8008c78:	6013      	str	r3, [r2, #0]
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c7e:	4613      	mov	r3, r2
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	4413      	add	r3, r2
 8008c84:	009b      	lsls	r3, r3, #2
 8008c86:	4a1f      	ldr	r2, [pc, #124]	@ (8008d04 <xTaskIncrementTick+0x164>)
 8008c88:	441a      	add	r2, r3
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	3304      	adds	r3, #4
 8008c8e:	4619      	mov	r1, r3
 8008c90:	4610      	mov	r0, r2
 8008c92:	f7fe fbb2 	bl	80073fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8008d08 <xTaskIncrementTick+0x168>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	d3b8      	bcc.n	8008c16 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ca8:	e7b5      	b.n	8008c16 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008caa:	4b17      	ldr	r3, [pc, #92]	@ (8008d08 <xTaskIncrementTick+0x168>)
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cb0:	4914      	ldr	r1, [pc, #80]	@ (8008d04 <xTaskIncrementTick+0x164>)
 8008cb2:	4613      	mov	r3, r2
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	4413      	add	r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	440b      	add	r3, r1
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	2b01      	cmp	r3, #1
 8008cc0:	d901      	bls.n	8008cc6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008cc6:	4b11      	ldr	r3, [pc, #68]	@ (8008d0c <xTaskIncrementTick+0x16c>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d007      	beq.n	8008cde <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008cce:	2301      	movs	r3, #1
 8008cd0:	617b      	str	r3, [r7, #20]
 8008cd2:	e004      	b.n	8008cde <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8008d10 <xTaskIncrementTick+0x170>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	3301      	adds	r3, #1
 8008cda:	4a0d      	ldr	r2, [pc, #52]	@ (8008d10 <xTaskIncrementTick+0x170>)
 8008cdc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008cde:	697b      	ldr	r3, [r7, #20]
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	3718      	adds	r7, #24
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	bd80      	pop	{r7, pc}
 8008ce8:	200011f0 	.word	0x200011f0
 8008cec:	200011cc 	.word	0x200011cc
 8008cf0:	20001180 	.word	0x20001180
 8008cf4:	20001184 	.word	0x20001184
 8008cf8:	200011e0 	.word	0x200011e0
 8008cfc:	200011e8 	.word	0x200011e8
 8008d00:	200011d0 	.word	0x200011d0
 8008d04:	20000cf8 	.word	0x20000cf8
 8008d08:	20000cf4 	.word	0x20000cf4
 8008d0c:	200011dc 	.word	0x200011dc
 8008d10:	200011d8 	.word	0x200011d8

08008d14 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008d14:	b480      	push	{r7}
 8008d16:	b085      	sub	sp, #20
 8008d18:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008d1a:	4b2b      	ldr	r3, [pc, #172]	@ (8008dc8 <vTaskSwitchContext+0xb4>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d003      	beq.n	8008d2a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008d22:	4b2a      	ldr	r3, [pc, #168]	@ (8008dcc <vTaskSwitchContext+0xb8>)
 8008d24:	2201      	movs	r2, #1
 8008d26:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008d28:	e047      	b.n	8008dba <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008d2a:	4b28      	ldr	r3, [pc, #160]	@ (8008dcc <vTaskSwitchContext+0xb8>)
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d30:	4b27      	ldr	r3, [pc, #156]	@ (8008dd0 <vTaskSwitchContext+0xbc>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	60fb      	str	r3, [r7, #12]
 8008d36:	e011      	b.n	8008d5c <vTaskSwitchContext+0x48>
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d10b      	bne.n	8008d56 <vTaskSwitchContext+0x42>
	__asm volatile
 8008d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d42:	f383 8811 	msr	BASEPRI, r3
 8008d46:	f3bf 8f6f 	isb	sy
 8008d4a:	f3bf 8f4f 	dsb	sy
 8008d4e:	607b      	str	r3, [r7, #4]
}
 8008d50:	bf00      	nop
 8008d52:	bf00      	nop
 8008d54:	e7fd      	b.n	8008d52 <vTaskSwitchContext+0x3e>
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	3b01      	subs	r3, #1
 8008d5a:	60fb      	str	r3, [r7, #12]
 8008d5c:	491d      	ldr	r1, [pc, #116]	@ (8008dd4 <vTaskSwitchContext+0xc0>)
 8008d5e:	68fa      	ldr	r2, [r7, #12]
 8008d60:	4613      	mov	r3, r2
 8008d62:	009b      	lsls	r3, r3, #2
 8008d64:	4413      	add	r3, r2
 8008d66:	009b      	lsls	r3, r3, #2
 8008d68:	440b      	add	r3, r1
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d0e3      	beq.n	8008d38 <vTaskSwitchContext+0x24>
 8008d70:	68fa      	ldr	r2, [r7, #12]
 8008d72:	4613      	mov	r3, r2
 8008d74:	009b      	lsls	r3, r3, #2
 8008d76:	4413      	add	r3, r2
 8008d78:	009b      	lsls	r3, r3, #2
 8008d7a:	4a16      	ldr	r2, [pc, #88]	@ (8008dd4 <vTaskSwitchContext+0xc0>)
 8008d7c:	4413      	add	r3, r2
 8008d7e:	60bb      	str	r3, [r7, #8]
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	685b      	ldr	r3, [r3, #4]
 8008d84:	685a      	ldr	r2, [r3, #4]
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	605a      	str	r2, [r3, #4]
 8008d8a:	68bb      	ldr	r3, [r7, #8]
 8008d8c:	685a      	ldr	r2, [r3, #4]
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	3308      	adds	r3, #8
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d104      	bne.n	8008da0 <vTaskSwitchContext+0x8c>
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	685a      	ldr	r2, [r3, #4]
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	605a      	str	r2, [r3, #4]
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	68db      	ldr	r3, [r3, #12]
 8008da6:	4a0c      	ldr	r2, [pc, #48]	@ (8008dd8 <vTaskSwitchContext+0xc4>)
 8008da8:	6013      	str	r3, [r2, #0]
 8008daa:	4a09      	ldr	r2, [pc, #36]	@ (8008dd0 <vTaskSwitchContext+0xbc>)
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008db0:	4b09      	ldr	r3, [pc, #36]	@ (8008dd8 <vTaskSwitchContext+0xc4>)
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	3354      	adds	r3, #84	@ 0x54
 8008db6:	4a09      	ldr	r2, [pc, #36]	@ (8008ddc <vTaskSwitchContext+0xc8>)
 8008db8:	6013      	str	r3, [r2, #0]
}
 8008dba:	bf00      	nop
 8008dbc:	3714      	adds	r7, #20
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc4:	4770      	bx	lr
 8008dc6:	bf00      	nop
 8008dc8:	200011f0 	.word	0x200011f0
 8008dcc:	200011dc 	.word	0x200011dc
 8008dd0:	200011d0 	.word	0x200011d0
 8008dd4:	20000cf8 	.word	0x20000cf8
 8008dd8:	20000cf4 	.word	0x20000cf4
 8008ddc:	20000014 	.word	0x20000014

08008de0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b084      	sub	sp, #16
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
 8008de8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d10b      	bne.n	8008e08 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008df4:	f383 8811 	msr	BASEPRI, r3
 8008df8:	f3bf 8f6f 	isb	sy
 8008dfc:	f3bf 8f4f 	dsb	sy
 8008e00:	60fb      	str	r3, [r7, #12]
}
 8008e02:	bf00      	nop
 8008e04:	bf00      	nop
 8008e06:	e7fd      	b.n	8008e04 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e08:	4b07      	ldr	r3, [pc, #28]	@ (8008e28 <vTaskPlaceOnEventList+0x48>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	3318      	adds	r3, #24
 8008e0e:	4619      	mov	r1, r3
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f7fe fb16 	bl	8007442 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008e16:	2101      	movs	r1, #1
 8008e18:	6838      	ldr	r0, [r7, #0]
 8008e1a:	f000 fb87 	bl	800952c <prvAddCurrentTaskToDelayedList>
}
 8008e1e:	bf00      	nop
 8008e20:	3710      	adds	r7, #16
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
 8008e26:	bf00      	nop
 8008e28:	20000cf4 	.word	0x20000cf4

08008e2c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b086      	sub	sp, #24
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	60f8      	str	r0, [r7, #12]
 8008e34:	60b9      	str	r1, [r7, #8]
 8008e36:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d10b      	bne.n	8008e56 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e42:	f383 8811 	msr	BASEPRI, r3
 8008e46:	f3bf 8f6f 	isb	sy
 8008e4a:	f3bf 8f4f 	dsb	sy
 8008e4e:	617b      	str	r3, [r7, #20]
}
 8008e50:	bf00      	nop
 8008e52:	bf00      	nop
 8008e54:	e7fd      	b.n	8008e52 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e56:	4b0a      	ldr	r3, [pc, #40]	@ (8008e80 <vTaskPlaceOnEventListRestricted+0x54>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	3318      	adds	r3, #24
 8008e5c:	4619      	mov	r1, r3
 8008e5e:	68f8      	ldr	r0, [r7, #12]
 8008e60:	f7fe facb 	bl	80073fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d002      	beq.n	8008e70 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8008e6e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008e70:	6879      	ldr	r1, [r7, #4]
 8008e72:	68b8      	ldr	r0, [r7, #8]
 8008e74:	f000 fb5a 	bl	800952c <prvAddCurrentTaskToDelayedList>
	}
 8008e78:	bf00      	nop
 8008e7a:	3718      	adds	r7, #24
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}
 8008e80:	20000cf4 	.word	0x20000cf4

08008e84 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b086      	sub	sp, #24
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	68db      	ldr	r3, [r3, #12]
 8008e90:	68db      	ldr	r3, [r3, #12]
 8008e92:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d10b      	bne.n	8008eb2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e9e:	f383 8811 	msr	BASEPRI, r3
 8008ea2:	f3bf 8f6f 	isb	sy
 8008ea6:	f3bf 8f4f 	dsb	sy
 8008eaa:	60fb      	str	r3, [r7, #12]
}
 8008eac:	bf00      	nop
 8008eae:	bf00      	nop
 8008eb0:	e7fd      	b.n	8008eae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008eb2:	693b      	ldr	r3, [r7, #16]
 8008eb4:	3318      	adds	r3, #24
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f7fe fafc 	bl	80074b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ebc:	4b1d      	ldr	r3, [pc, #116]	@ (8008f34 <xTaskRemoveFromEventList+0xb0>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d11d      	bne.n	8008f00 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	3304      	adds	r3, #4
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f7fe faf3 	bl	80074b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ed2:	4b19      	ldr	r3, [pc, #100]	@ (8008f38 <xTaskRemoveFromEventList+0xb4>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d903      	bls.n	8008ee2 <xTaskRemoveFromEventList+0x5e>
 8008eda:	693b      	ldr	r3, [r7, #16]
 8008edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ede:	4a16      	ldr	r2, [pc, #88]	@ (8008f38 <xTaskRemoveFromEventList+0xb4>)
 8008ee0:	6013      	str	r3, [r2, #0]
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ee6:	4613      	mov	r3, r2
 8008ee8:	009b      	lsls	r3, r3, #2
 8008eea:	4413      	add	r3, r2
 8008eec:	009b      	lsls	r3, r3, #2
 8008eee:	4a13      	ldr	r2, [pc, #76]	@ (8008f3c <xTaskRemoveFromEventList+0xb8>)
 8008ef0:	441a      	add	r2, r3
 8008ef2:	693b      	ldr	r3, [r7, #16]
 8008ef4:	3304      	adds	r3, #4
 8008ef6:	4619      	mov	r1, r3
 8008ef8:	4610      	mov	r0, r2
 8008efa:	f7fe fa7e 	bl	80073fa <vListInsertEnd>
 8008efe:	e005      	b.n	8008f0c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008f00:	693b      	ldr	r3, [r7, #16]
 8008f02:	3318      	adds	r3, #24
 8008f04:	4619      	mov	r1, r3
 8008f06:	480e      	ldr	r0, [pc, #56]	@ (8008f40 <xTaskRemoveFromEventList+0xbc>)
 8008f08:	f7fe fa77 	bl	80073fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008f0c:	693b      	ldr	r3, [r7, #16]
 8008f0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f10:	4b0c      	ldr	r3, [pc, #48]	@ (8008f44 <xTaskRemoveFromEventList+0xc0>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f16:	429a      	cmp	r2, r3
 8008f18:	d905      	bls.n	8008f26 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8008f48 <xTaskRemoveFromEventList+0xc4>)
 8008f20:	2201      	movs	r2, #1
 8008f22:	601a      	str	r2, [r3, #0]
 8008f24:	e001      	b.n	8008f2a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008f26:	2300      	movs	r3, #0
 8008f28:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008f2a:	697b      	ldr	r3, [r7, #20]
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3718      	adds	r7, #24
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}
 8008f34:	200011f0 	.word	0x200011f0
 8008f38:	200011d0 	.word	0x200011d0
 8008f3c:	20000cf8 	.word	0x20000cf8
 8008f40:	20001188 	.word	0x20001188
 8008f44:	20000cf4 	.word	0x20000cf4
 8008f48:	200011dc 	.word	0x200011dc

08008f4c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b083      	sub	sp, #12
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008f54:	4b06      	ldr	r3, [pc, #24]	@ (8008f70 <vTaskInternalSetTimeOutState+0x24>)
 8008f56:	681a      	ldr	r2, [r3, #0]
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008f5c:	4b05      	ldr	r3, [pc, #20]	@ (8008f74 <vTaskInternalSetTimeOutState+0x28>)
 8008f5e:	681a      	ldr	r2, [r3, #0]
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	605a      	str	r2, [r3, #4]
}
 8008f64:	bf00      	nop
 8008f66:	370c      	adds	r7, #12
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr
 8008f70:	200011e0 	.word	0x200011e0
 8008f74:	200011cc 	.word	0x200011cc

08008f78 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b088      	sub	sp, #32
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
 8008f80:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d10b      	bne.n	8008fa0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f8c:	f383 8811 	msr	BASEPRI, r3
 8008f90:	f3bf 8f6f 	isb	sy
 8008f94:	f3bf 8f4f 	dsb	sy
 8008f98:	613b      	str	r3, [r7, #16]
}
 8008f9a:	bf00      	nop
 8008f9c:	bf00      	nop
 8008f9e:	e7fd      	b.n	8008f9c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d10b      	bne.n	8008fbe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008faa:	f383 8811 	msr	BASEPRI, r3
 8008fae:	f3bf 8f6f 	isb	sy
 8008fb2:	f3bf 8f4f 	dsb	sy
 8008fb6:	60fb      	str	r3, [r7, #12]
}
 8008fb8:	bf00      	nop
 8008fba:	bf00      	nop
 8008fbc:	e7fd      	b.n	8008fba <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008fbe:	f000 ff93 	bl	8009ee8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008fc2:	4b1d      	ldr	r3, [pc, #116]	@ (8009038 <xTaskCheckForTimeOut+0xc0>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	685b      	ldr	r3, [r3, #4]
 8008fcc:	69ba      	ldr	r2, [r7, #24]
 8008fce:	1ad3      	subs	r3, r2, r3
 8008fd0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fda:	d102      	bne.n	8008fe2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	61fb      	str	r3, [r7, #28]
 8008fe0:	e023      	b.n	800902a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681a      	ldr	r2, [r3, #0]
 8008fe6:	4b15      	ldr	r3, [pc, #84]	@ (800903c <xTaskCheckForTimeOut+0xc4>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	429a      	cmp	r2, r3
 8008fec:	d007      	beq.n	8008ffe <xTaskCheckForTimeOut+0x86>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	69ba      	ldr	r2, [r7, #24]
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	d302      	bcc.n	8008ffe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	61fb      	str	r3, [r7, #28]
 8008ffc:	e015      	b.n	800902a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	697a      	ldr	r2, [r7, #20]
 8009004:	429a      	cmp	r2, r3
 8009006:	d20b      	bcs.n	8009020 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	1ad2      	subs	r2, r2, r3
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009014:	6878      	ldr	r0, [r7, #4]
 8009016:	f7ff ff99 	bl	8008f4c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800901a:	2300      	movs	r3, #0
 800901c:	61fb      	str	r3, [r7, #28]
 800901e:	e004      	b.n	800902a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	2200      	movs	r2, #0
 8009024:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009026:	2301      	movs	r3, #1
 8009028:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800902a:	f000 ff8f 	bl	8009f4c <vPortExitCritical>

	return xReturn;
 800902e:	69fb      	ldr	r3, [r7, #28]
}
 8009030:	4618      	mov	r0, r3
 8009032:	3720      	adds	r7, #32
 8009034:	46bd      	mov	sp, r7
 8009036:	bd80      	pop	{r7, pc}
 8009038:	200011cc 	.word	0x200011cc
 800903c:	200011e0 	.word	0x200011e0

08009040 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009040:	b480      	push	{r7}
 8009042:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009044:	4b03      	ldr	r3, [pc, #12]	@ (8009054 <vTaskMissedYield+0x14>)
 8009046:	2201      	movs	r2, #1
 8009048:	601a      	str	r2, [r3, #0]
}
 800904a:	bf00      	nop
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr
 8009054:	200011dc 	.word	0x200011dc

08009058 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b082      	sub	sp, #8
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009060:	f000 f852 	bl	8009108 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009064:	4b06      	ldr	r3, [pc, #24]	@ (8009080 <prvIdleTask+0x28>)
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	2b01      	cmp	r3, #1
 800906a:	d9f9      	bls.n	8009060 <prvIdleTask+0x8>
			{
				taskYIELD();
 800906c:	4b05      	ldr	r3, [pc, #20]	@ (8009084 <prvIdleTask+0x2c>)
 800906e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009072:	601a      	str	r2, [r3, #0]
 8009074:	f3bf 8f4f 	dsb	sy
 8009078:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800907c:	e7f0      	b.n	8009060 <prvIdleTask+0x8>
 800907e:	bf00      	nop
 8009080:	20000cf8 	.word	0x20000cf8
 8009084:	e000ed04 	.word	0xe000ed04

08009088 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b082      	sub	sp, #8
 800908c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800908e:	2300      	movs	r3, #0
 8009090:	607b      	str	r3, [r7, #4]
 8009092:	e00c      	b.n	80090ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009094:	687a      	ldr	r2, [r7, #4]
 8009096:	4613      	mov	r3, r2
 8009098:	009b      	lsls	r3, r3, #2
 800909a:	4413      	add	r3, r2
 800909c:	009b      	lsls	r3, r3, #2
 800909e:	4a12      	ldr	r2, [pc, #72]	@ (80090e8 <prvInitialiseTaskLists+0x60>)
 80090a0:	4413      	add	r3, r2
 80090a2:	4618      	mov	r0, r3
 80090a4:	f7fe f97c 	bl	80073a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	3301      	adds	r3, #1
 80090ac:	607b      	str	r3, [r7, #4]
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2b37      	cmp	r3, #55	@ 0x37
 80090b2:	d9ef      	bls.n	8009094 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80090b4:	480d      	ldr	r0, [pc, #52]	@ (80090ec <prvInitialiseTaskLists+0x64>)
 80090b6:	f7fe f973 	bl	80073a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80090ba:	480d      	ldr	r0, [pc, #52]	@ (80090f0 <prvInitialiseTaskLists+0x68>)
 80090bc:	f7fe f970 	bl	80073a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80090c0:	480c      	ldr	r0, [pc, #48]	@ (80090f4 <prvInitialiseTaskLists+0x6c>)
 80090c2:	f7fe f96d 	bl	80073a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80090c6:	480c      	ldr	r0, [pc, #48]	@ (80090f8 <prvInitialiseTaskLists+0x70>)
 80090c8:	f7fe f96a 	bl	80073a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80090cc:	480b      	ldr	r0, [pc, #44]	@ (80090fc <prvInitialiseTaskLists+0x74>)
 80090ce:	f7fe f967 	bl	80073a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80090d2:	4b0b      	ldr	r3, [pc, #44]	@ (8009100 <prvInitialiseTaskLists+0x78>)
 80090d4:	4a05      	ldr	r2, [pc, #20]	@ (80090ec <prvInitialiseTaskLists+0x64>)
 80090d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80090d8:	4b0a      	ldr	r3, [pc, #40]	@ (8009104 <prvInitialiseTaskLists+0x7c>)
 80090da:	4a05      	ldr	r2, [pc, #20]	@ (80090f0 <prvInitialiseTaskLists+0x68>)
 80090dc:	601a      	str	r2, [r3, #0]
}
 80090de:	bf00      	nop
 80090e0:	3708      	adds	r7, #8
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}
 80090e6:	bf00      	nop
 80090e8:	20000cf8 	.word	0x20000cf8
 80090ec:	20001158 	.word	0x20001158
 80090f0:	2000116c 	.word	0x2000116c
 80090f4:	20001188 	.word	0x20001188
 80090f8:	2000119c 	.word	0x2000119c
 80090fc:	200011b4 	.word	0x200011b4
 8009100:	20001180 	.word	0x20001180
 8009104:	20001184 	.word	0x20001184

08009108 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b082      	sub	sp, #8
 800910c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800910e:	e019      	b.n	8009144 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009110:	f000 feea 	bl	8009ee8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009114:	4b10      	ldr	r3, [pc, #64]	@ (8009158 <prvCheckTasksWaitingTermination+0x50>)
 8009116:	68db      	ldr	r3, [r3, #12]
 8009118:	68db      	ldr	r3, [r3, #12]
 800911a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	3304      	adds	r3, #4
 8009120:	4618      	mov	r0, r3
 8009122:	f7fe f9c7 	bl	80074b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009126:	4b0d      	ldr	r3, [pc, #52]	@ (800915c <prvCheckTasksWaitingTermination+0x54>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	3b01      	subs	r3, #1
 800912c:	4a0b      	ldr	r2, [pc, #44]	@ (800915c <prvCheckTasksWaitingTermination+0x54>)
 800912e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009130:	4b0b      	ldr	r3, [pc, #44]	@ (8009160 <prvCheckTasksWaitingTermination+0x58>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	3b01      	subs	r3, #1
 8009136:	4a0a      	ldr	r2, [pc, #40]	@ (8009160 <prvCheckTasksWaitingTermination+0x58>)
 8009138:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800913a:	f000 ff07 	bl	8009f4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f000 f810 	bl	8009164 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009144:	4b06      	ldr	r3, [pc, #24]	@ (8009160 <prvCheckTasksWaitingTermination+0x58>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d1e1      	bne.n	8009110 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800914c:	bf00      	nop
 800914e:	bf00      	nop
 8009150:	3708      	adds	r7, #8
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}
 8009156:	bf00      	nop
 8009158:	2000119c 	.word	0x2000119c
 800915c:	200011c8 	.word	0x200011c8
 8009160:	200011b0 	.word	0x200011b0

08009164 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009164:	b580      	push	{r7, lr}
 8009166:	b084      	sub	sp, #16
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	3354      	adds	r3, #84	@ 0x54
 8009170:	4618      	mov	r0, r3
 8009172:	f001 f9f1 	bl	800a558 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800917c:	2b00      	cmp	r3, #0
 800917e:	d108      	bne.n	8009192 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009184:	4618      	mov	r0, r3
 8009186:	f001 f89f 	bl	800a2c8 <vPortFree>
				vPortFree( pxTCB );
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f001 f89c 	bl	800a2c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009190:	e019      	b.n	80091c6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009198:	2b01      	cmp	r3, #1
 800919a:	d103      	bne.n	80091a4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f001 f893 	bl	800a2c8 <vPortFree>
	}
 80091a2:	e010      	b.n	80091c6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80091aa:	2b02      	cmp	r3, #2
 80091ac:	d00b      	beq.n	80091c6 <prvDeleteTCB+0x62>
	__asm volatile
 80091ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b2:	f383 8811 	msr	BASEPRI, r3
 80091b6:	f3bf 8f6f 	isb	sy
 80091ba:	f3bf 8f4f 	dsb	sy
 80091be:	60fb      	str	r3, [r7, #12]
}
 80091c0:	bf00      	nop
 80091c2:	bf00      	nop
 80091c4:	e7fd      	b.n	80091c2 <prvDeleteTCB+0x5e>
	}
 80091c6:	bf00      	nop
 80091c8:	3710      	adds	r7, #16
 80091ca:	46bd      	mov	sp, r7
 80091cc:	bd80      	pop	{r7, pc}
	...

080091d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80091d0:	b480      	push	{r7}
 80091d2:	b083      	sub	sp, #12
 80091d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80091d6:	4b0c      	ldr	r3, [pc, #48]	@ (8009208 <prvResetNextTaskUnblockTime+0x38>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d104      	bne.n	80091ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80091e0:	4b0a      	ldr	r3, [pc, #40]	@ (800920c <prvResetNextTaskUnblockTime+0x3c>)
 80091e2:	f04f 32ff 	mov.w	r2, #4294967295
 80091e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80091e8:	e008      	b.n	80091fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091ea:	4b07      	ldr	r3, [pc, #28]	@ (8009208 <prvResetNextTaskUnblockTime+0x38>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	68db      	ldr	r3, [r3, #12]
 80091f0:	68db      	ldr	r3, [r3, #12]
 80091f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	4a04      	ldr	r2, [pc, #16]	@ (800920c <prvResetNextTaskUnblockTime+0x3c>)
 80091fa:	6013      	str	r3, [r2, #0]
}
 80091fc:	bf00      	nop
 80091fe:	370c      	adds	r7, #12
 8009200:	46bd      	mov	sp, r7
 8009202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009206:	4770      	bx	lr
 8009208:	20001180 	.word	0x20001180
 800920c:	200011e8 	.word	0x200011e8

08009210 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009210:	b480      	push	{r7}
 8009212:	b083      	sub	sp, #12
 8009214:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009216:	4b0b      	ldr	r3, [pc, #44]	@ (8009244 <xTaskGetSchedulerState+0x34>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d102      	bne.n	8009224 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800921e:	2301      	movs	r3, #1
 8009220:	607b      	str	r3, [r7, #4]
 8009222:	e008      	b.n	8009236 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009224:	4b08      	ldr	r3, [pc, #32]	@ (8009248 <xTaskGetSchedulerState+0x38>)
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d102      	bne.n	8009232 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800922c:	2302      	movs	r3, #2
 800922e:	607b      	str	r3, [r7, #4]
 8009230:	e001      	b.n	8009236 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009232:	2300      	movs	r3, #0
 8009234:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009236:	687b      	ldr	r3, [r7, #4]
	}
 8009238:	4618      	mov	r0, r3
 800923a:	370c      	adds	r7, #12
 800923c:	46bd      	mov	sp, r7
 800923e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009242:	4770      	bx	lr
 8009244:	200011d4 	.word	0x200011d4
 8009248:	200011f0 	.word	0x200011f0

0800924c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800924c:	b580      	push	{r7, lr}
 800924e:	b084      	sub	sp, #16
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009258:	2300      	movs	r3, #0
 800925a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d051      	beq.n	8009306 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009266:	4b2a      	ldr	r3, [pc, #168]	@ (8009310 <xTaskPriorityInherit+0xc4>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800926c:	429a      	cmp	r2, r3
 800926e:	d241      	bcs.n	80092f4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	699b      	ldr	r3, [r3, #24]
 8009274:	2b00      	cmp	r3, #0
 8009276:	db06      	blt.n	8009286 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009278:	4b25      	ldr	r3, [pc, #148]	@ (8009310 <xTaskPriorityInherit+0xc4>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800927e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	6959      	ldr	r1, [r3, #20]
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800928e:	4613      	mov	r3, r2
 8009290:	009b      	lsls	r3, r3, #2
 8009292:	4413      	add	r3, r2
 8009294:	009b      	lsls	r3, r3, #2
 8009296:	4a1f      	ldr	r2, [pc, #124]	@ (8009314 <xTaskPriorityInherit+0xc8>)
 8009298:	4413      	add	r3, r2
 800929a:	4299      	cmp	r1, r3
 800929c:	d122      	bne.n	80092e4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	3304      	adds	r3, #4
 80092a2:	4618      	mov	r0, r3
 80092a4:	f7fe f906 	bl	80074b4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80092a8:	4b19      	ldr	r3, [pc, #100]	@ (8009310 <xTaskPriorityInherit+0xc4>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80092b2:	68bb      	ldr	r3, [r7, #8]
 80092b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092b6:	4b18      	ldr	r3, [pc, #96]	@ (8009318 <xTaskPriorityInherit+0xcc>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	429a      	cmp	r2, r3
 80092bc:	d903      	bls.n	80092c6 <xTaskPriorityInherit+0x7a>
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092c2:	4a15      	ldr	r2, [pc, #84]	@ (8009318 <xTaskPriorityInherit+0xcc>)
 80092c4:	6013      	str	r3, [r2, #0]
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ca:	4613      	mov	r3, r2
 80092cc:	009b      	lsls	r3, r3, #2
 80092ce:	4413      	add	r3, r2
 80092d0:	009b      	lsls	r3, r3, #2
 80092d2:	4a10      	ldr	r2, [pc, #64]	@ (8009314 <xTaskPriorityInherit+0xc8>)
 80092d4:	441a      	add	r2, r3
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	3304      	adds	r3, #4
 80092da:	4619      	mov	r1, r3
 80092dc:	4610      	mov	r0, r2
 80092de:	f7fe f88c 	bl	80073fa <vListInsertEnd>
 80092e2:	e004      	b.n	80092ee <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80092e4:	4b0a      	ldr	r3, [pc, #40]	@ (8009310 <xTaskPriorityInherit+0xc4>)
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80092ee:	2301      	movs	r3, #1
 80092f0:	60fb      	str	r3, [r7, #12]
 80092f2:	e008      	b.n	8009306 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80092f8:	4b05      	ldr	r3, [pc, #20]	@ (8009310 <xTaskPriorityInherit+0xc4>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092fe:	429a      	cmp	r2, r3
 8009300:	d201      	bcs.n	8009306 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009302:	2301      	movs	r3, #1
 8009304:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009306:	68fb      	ldr	r3, [r7, #12]
	}
 8009308:	4618      	mov	r0, r3
 800930a:	3710      	adds	r7, #16
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}
 8009310:	20000cf4 	.word	0x20000cf4
 8009314:	20000cf8 	.word	0x20000cf8
 8009318:	200011d0 	.word	0x200011d0

0800931c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800931c:	b580      	push	{r7, lr}
 800931e:	b086      	sub	sp, #24
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009328:	2300      	movs	r3, #0
 800932a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d058      	beq.n	80093e4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009332:	4b2f      	ldr	r3, [pc, #188]	@ (80093f0 <xTaskPriorityDisinherit+0xd4>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	693a      	ldr	r2, [r7, #16]
 8009338:	429a      	cmp	r2, r3
 800933a:	d00b      	beq.n	8009354 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800933c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009340:	f383 8811 	msr	BASEPRI, r3
 8009344:	f3bf 8f6f 	isb	sy
 8009348:	f3bf 8f4f 	dsb	sy
 800934c:	60fb      	str	r3, [r7, #12]
}
 800934e:	bf00      	nop
 8009350:	bf00      	nop
 8009352:	e7fd      	b.n	8009350 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009354:	693b      	ldr	r3, [r7, #16]
 8009356:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009358:	2b00      	cmp	r3, #0
 800935a:	d10b      	bne.n	8009374 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800935c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009360:	f383 8811 	msr	BASEPRI, r3
 8009364:	f3bf 8f6f 	isb	sy
 8009368:	f3bf 8f4f 	dsb	sy
 800936c:	60bb      	str	r3, [r7, #8]
}
 800936e:	bf00      	nop
 8009370:	bf00      	nop
 8009372:	e7fd      	b.n	8009370 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009378:	1e5a      	subs	r2, r3, #1
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800937e:	693b      	ldr	r3, [r7, #16]
 8009380:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009382:	693b      	ldr	r3, [r7, #16]
 8009384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009386:	429a      	cmp	r2, r3
 8009388:	d02c      	beq.n	80093e4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800938e:	2b00      	cmp	r3, #0
 8009390:	d128      	bne.n	80093e4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009392:	693b      	ldr	r3, [r7, #16]
 8009394:	3304      	adds	r3, #4
 8009396:	4618      	mov	r0, r3
 8009398:	f7fe f88c 	bl	80074b4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800939c:	693b      	ldr	r3, [r7, #16]
 800939e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80093a0:	693b      	ldr	r3, [r7, #16]
 80093a2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093a4:	693b      	ldr	r3, [r7, #16]
 80093a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80093ac:	693b      	ldr	r3, [r7, #16]
 80093ae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80093b0:	693b      	ldr	r3, [r7, #16]
 80093b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093b4:	4b0f      	ldr	r3, [pc, #60]	@ (80093f4 <xTaskPriorityDisinherit+0xd8>)
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	429a      	cmp	r2, r3
 80093ba:	d903      	bls.n	80093c4 <xTaskPriorityDisinherit+0xa8>
 80093bc:	693b      	ldr	r3, [r7, #16]
 80093be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093c0:	4a0c      	ldr	r2, [pc, #48]	@ (80093f4 <xTaskPriorityDisinherit+0xd8>)
 80093c2:	6013      	str	r3, [r2, #0]
 80093c4:	693b      	ldr	r3, [r7, #16]
 80093c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093c8:	4613      	mov	r3, r2
 80093ca:	009b      	lsls	r3, r3, #2
 80093cc:	4413      	add	r3, r2
 80093ce:	009b      	lsls	r3, r3, #2
 80093d0:	4a09      	ldr	r2, [pc, #36]	@ (80093f8 <xTaskPriorityDisinherit+0xdc>)
 80093d2:	441a      	add	r2, r3
 80093d4:	693b      	ldr	r3, [r7, #16]
 80093d6:	3304      	adds	r3, #4
 80093d8:	4619      	mov	r1, r3
 80093da:	4610      	mov	r0, r2
 80093dc:	f7fe f80d 	bl	80073fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80093e0:	2301      	movs	r3, #1
 80093e2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80093e4:	697b      	ldr	r3, [r7, #20]
	}
 80093e6:	4618      	mov	r0, r3
 80093e8:	3718      	adds	r7, #24
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}
 80093ee:	bf00      	nop
 80093f0:	20000cf4 	.word	0x20000cf4
 80093f4:	200011d0 	.word	0x200011d0
 80093f8:	20000cf8 	.word	0x20000cf8

080093fc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b088      	sub	sp, #32
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
 8009404:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800940a:	2301      	movs	r3, #1
 800940c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d06c      	beq.n	80094ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009414:	69bb      	ldr	r3, [r7, #24]
 8009416:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009418:	2b00      	cmp	r3, #0
 800941a:	d10b      	bne.n	8009434 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800941c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009420:	f383 8811 	msr	BASEPRI, r3
 8009424:	f3bf 8f6f 	isb	sy
 8009428:	f3bf 8f4f 	dsb	sy
 800942c:	60fb      	str	r3, [r7, #12]
}
 800942e:	bf00      	nop
 8009430:	bf00      	nop
 8009432:	e7fd      	b.n	8009430 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009434:	69bb      	ldr	r3, [r7, #24]
 8009436:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009438:	683a      	ldr	r2, [r7, #0]
 800943a:	429a      	cmp	r2, r3
 800943c:	d902      	bls.n	8009444 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	61fb      	str	r3, [r7, #28]
 8009442:	e002      	b.n	800944a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009444:	69bb      	ldr	r3, [r7, #24]
 8009446:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009448:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800944a:	69bb      	ldr	r3, [r7, #24]
 800944c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800944e:	69fa      	ldr	r2, [r7, #28]
 8009450:	429a      	cmp	r2, r3
 8009452:	d04c      	beq.n	80094ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009454:	69bb      	ldr	r3, [r7, #24]
 8009456:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009458:	697a      	ldr	r2, [r7, #20]
 800945a:	429a      	cmp	r2, r3
 800945c:	d147      	bne.n	80094ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800945e:	4b26      	ldr	r3, [pc, #152]	@ (80094f8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	69ba      	ldr	r2, [r7, #24]
 8009464:	429a      	cmp	r2, r3
 8009466:	d10b      	bne.n	8009480 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800946c:	f383 8811 	msr	BASEPRI, r3
 8009470:	f3bf 8f6f 	isb	sy
 8009474:	f3bf 8f4f 	dsb	sy
 8009478:	60bb      	str	r3, [r7, #8]
}
 800947a:	bf00      	nop
 800947c:	bf00      	nop
 800947e:	e7fd      	b.n	800947c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009480:	69bb      	ldr	r3, [r7, #24]
 8009482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009484:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009486:	69bb      	ldr	r3, [r7, #24]
 8009488:	69fa      	ldr	r2, [r7, #28]
 800948a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800948c:	69bb      	ldr	r3, [r7, #24]
 800948e:	699b      	ldr	r3, [r3, #24]
 8009490:	2b00      	cmp	r3, #0
 8009492:	db04      	blt.n	800949e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009494:	69fb      	ldr	r3, [r7, #28]
 8009496:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800949a:	69bb      	ldr	r3, [r7, #24]
 800949c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800949e:	69bb      	ldr	r3, [r7, #24]
 80094a0:	6959      	ldr	r1, [r3, #20]
 80094a2:	693a      	ldr	r2, [r7, #16]
 80094a4:	4613      	mov	r3, r2
 80094a6:	009b      	lsls	r3, r3, #2
 80094a8:	4413      	add	r3, r2
 80094aa:	009b      	lsls	r3, r3, #2
 80094ac:	4a13      	ldr	r2, [pc, #76]	@ (80094fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80094ae:	4413      	add	r3, r2
 80094b0:	4299      	cmp	r1, r3
 80094b2:	d11c      	bne.n	80094ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80094b4:	69bb      	ldr	r3, [r7, #24]
 80094b6:	3304      	adds	r3, #4
 80094b8:	4618      	mov	r0, r3
 80094ba:	f7fd fffb 	bl	80074b4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80094be:	69bb      	ldr	r3, [r7, #24]
 80094c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094c2:	4b0f      	ldr	r3, [pc, #60]	@ (8009500 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	429a      	cmp	r2, r3
 80094c8:	d903      	bls.n	80094d2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80094ca:	69bb      	ldr	r3, [r7, #24]
 80094cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094ce:	4a0c      	ldr	r2, [pc, #48]	@ (8009500 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80094d0:	6013      	str	r3, [r2, #0]
 80094d2:	69bb      	ldr	r3, [r7, #24]
 80094d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094d6:	4613      	mov	r3, r2
 80094d8:	009b      	lsls	r3, r3, #2
 80094da:	4413      	add	r3, r2
 80094dc:	009b      	lsls	r3, r3, #2
 80094de:	4a07      	ldr	r2, [pc, #28]	@ (80094fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80094e0:	441a      	add	r2, r3
 80094e2:	69bb      	ldr	r3, [r7, #24]
 80094e4:	3304      	adds	r3, #4
 80094e6:	4619      	mov	r1, r3
 80094e8:	4610      	mov	r0, r2
 80094ea:	f7fd ff86 	bl	80073fa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80094ee:	bf00      	nop
 80094f0:	3720      	adds	r7, #32
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}
 80094f6:	bf00      	nop
 80094f8:	20000cf4 	.word	0x20000cf4
 80094fc:	20000cf8 	.word	0x20000cf8
 8009500:	200011d0 	.word	0x200011d0

08009504 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009504:	b480      	push	{r7}
 8009506:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009508:	4b07      	ldr	r3, [pc, #28]	@ (8009528 <pvTaskIncrementMutexHeldCount+0x24>)
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d004      	beq.n	800951a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009510:	4b05      	ldr	r3, [pc, #20]	@ (8009528 <pvTaskIncrementMutexHeldCount+0x24>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009516:	3201      	adds	r2, #1
 8009518:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800951a:	4b03      	ldr	r3, [pc, #12]	@ (8009528 <pvTaskIncrementMutexHeldCount+0x24>)
 800951c:	681b      	ldr	r3, [r3, #0]
	}
 800951e:	4618      	mov	r0, r3
 8009520:	46bd      	mov	sp, r7
 8009522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009526:	4770      	bx	lr
 8009528:	20000cf4 	.word	0x20000cf4

0800952c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b084      	sub	sp, #16
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
 8009534:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009536:	4b21      	ldr	r3, [pc, #132]	@ (80095bc <prvAddCurrentTaskToDelayedList+0x90>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800953c:	4b20      	ldr	r3, [pc, #128]	@ (80095c0 <prvAddCurrentTaskToDelayedList+0x94>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	3304      	adds	r3, #4
 8009542:	4618      	mov	r0, r3
 8009544:	f7fd ffb6 	bl	80074b4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800954e:	d10a      	bne.n	8009566 <prvAddCurrentTaskToDelayedList+0x3a>
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d007      	beq.n	8009566 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009556:	4b1a      	ldr	r3, [pc, #104]	@ (80095c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	3304      	adds	r3, #4
 800955c:	4619      	mov	r1, r3
 800955e:	4819      	ldr	r0, [pc, #100]	@ (80095c4 <prvAddCurrentTaskToDelayedList+0x98>)
 8009560:	f7fd ff4b 	bl	80073fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009564:	e026      	b.n	80095b4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009566:	68fa      	ldr	r2, [r7, #12]
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	4413      	add	r3, r2
 800956c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800956e:	4b14      	ldr	r3, [pc, #80]	@ (80095c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	68ba      	ldr	r2, [r7, #8]
 8009574:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009576:	68ba      	ldr	r2, [r7, #8]
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	429a      	cmp	r2, r3
 800957c:	d209      	bcs.n	8009592 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800957e:	4b12      	ldr	r3, [pc, #72]	@ (80095c8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009580:	681a      	ldr	r2, [r3, #0]
 8009582:	4b0f      	ldr	r3, [pc, #60]	@ (80095c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	3304      	adds	r3, #4
 8009588:	4619      	mov	r1, r3
 800958a:	4610      	mov	r0, r2
 800958c:	f7fd ff59 	bl	8007442 <vListInsert>
}
 8009590:	e010      	b.n	80095b4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009592:	4b0e      	ldr	r3, [pc, #56]	@ (80095cc <prvAddCurrentTaskToDelayedList+0xa0>)
 8009594:	681a      	ldr	r2, [r3, #0]
 8009596:	4b0a      	ldr	r3, [pc, #40]	@ (80095c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	3304      	adds	r3, #4
 800959c:	4619      	mov	r1, r3
 800959e:	4610      	mov	r0, r2
 80095a0:	f7fd ff4f 	bl	8007442 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80095a4:	4b0a      	ldr	r3, [pc, #40]	@ (80095d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	68ba      	ldr	r2, [r7, #8]
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d202      	bcs.n	80095b4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80095ae:	4a08      	ldr	r2, [pc, #32]	@ (80095d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	6013      	str	r3, [r2, #0]
}
 80095b4:	bf00      	nop
 80095b6:	3710      	adds	r7, #16
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bd80      	pop	{r7, pc}
 80095bc:	200011cc 	.word	0x200011cc
 80095c0:	20000cf4 	.word	0x20000cf4
 80095c4:	200011b4 	.word	0x200011b4
 80095c8:	20001184 	.word	0x20001184
 80095cc:	20001180 	.word	0x20001180
 80095d0:	200011e8 	.word	0x200011e8

080095d4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b08a      	sub	sp, #40	@ 0x28
 80095d8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80095da:	2300      	movs	r3, #0
 80095dc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80095de:	f000 fb13 	bl	8009c08 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80095e2:	4b1d      	ldr	r3, [pc, #116]	@ (8009658 <xTimerCreateTimerTask+0x84>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d021      	beq.n	800962e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80095ea:	2300      	movs	r3, #0
 80095ec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80095ee:	2300      	movs	r3, #0
 80095f0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80095f2:	1d3a      	adds	r2, r7, #4
 80095f4:	f107 0108 	add.w	r1, r7, #8
 80095f8:	f107 030c 	add.w	r3, r7, #12
 80095fc:	4618      	mov	r0, r3
 80095fe:	f7fd feb5 	bl	800736c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009602:	6879      	ldr	r1, [r7, #4]
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	68fa      	ldr	r2, [r7, #12]
 8009608:	9202      	str	r2, [sp, #8]
 800960a:	9301      	str	r3, [sp, #4]
 800960c:	2302      	movs	r3, #2
 800960e:	9300      	str	r3, [sp, #0]
 8009610:	2300      	movs	r3, #0
 8009612:	460a      	mov	r2, r1
 8009614:	4911      	ldr	r1, [pc, #68]	@ (800965c <xTimerCreateTimerTask+0x88>)
 8009616:	4812      	ldr	r0, [pc, #72]	@ (8009660 <xTimerCreateTimerTask+0x8c>)
 8009618:	f7fe ffa2 	bl	8008560 <xTaskCreateStatic>
 800961c:	4603      	mov	r3, r0
 800961e:	4a11      	ldr	r2, [pc, #68]	@ (8009664 <xTimerCreateTimerTask+0x90>)
 8009620:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009622:	4b10      	ldr	r3, [pc, #64]	@ (8009664 <xTimerCreateTimerTask+0x90>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d001      	beq.n	800962e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800962a:	2301      	movs	r3, #1
 800962c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d10b      	bne.n	800964c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009638:	f383 8811 	msr	BASEPRI, r3
 800963c:	f3bf 8f6f 	isb	sy
 8009640:	f3bf 8f4f 	dsb	sy
 8009644:	613b      	str	r3, [r7, #16]
}
 8009646:	bf00      	nop
 8009648:	bf00      	nop
 800964a:	e7fd      	b.n	8009648 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800964c:	697b      	ldr	r3, [r7, #20]
}
 800964e:	4618      	mov	r0, r3
 8009650:	3718      	adds	r7, #24
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}
 8009656:	bf00      	nop
 8009658:	20001224 	.word	0x20001224
 800965c:	0800af60 	.word	0x0800af60
 8009660:	080097a1 	.word	0x080097a1
 8009664:	20001228 	.word	0x20001228

08009668 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b08a      	sub	sp, #40	@ 0x28
 800966c:	af00      	add	r7, sp, #0
 800966e:	60f8      	str	r0, [r7, #12]
 8009670:	60b9      	str	r1, [r7, #8]
 8009672:	607a      	str	r2, [r7, #4]
 8009674:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009676:	2300      	movs	r3, #0
 8009678:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d10b      	bne.n	8009698 <xTimerGenericCommand+0x30>
	__asm volatile
 8009680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009684:	f383 8811 	msr	BASEPRI, r3
 8009688:	f3bf 8f6f 	isb	sy
 800968c:	f3bf 8f4f 	dsb	sy
 8009690:	623b      	str	r3, [r7, #32]
}
 8009692:	bf00      	nop
 8009694:	bf00      	nop
 8009696:	e7fd      	b.n	8009694 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009698:	4b19      	ldr	r3, [pc, #100]	@ (8009700 <xTimerGenericCommand+0x98>)
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d02a      	beq.n	80096f6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	2b05      	cmp	r3, #5
 80096b0:	dc18      	bgt.n	80096e4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80096b2:	f7ff fdad 	bl	8009210 <xTaskGetSchedulerState>
 80096b6:	4603      	mov	r3, r0
 80096b8:	2b02      	cmp	r3, #2
 80096ba:	d109      	bne.n	80096d0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80096bc:	4b10      	ldr	r3, [pc, #64]	@ (8009700 <xTimerGenericCommand+0x98>)
 80096be:	6818      	ldr	r0, [r3, #0]
 80096c0:	f107 0110 	add.w	r1, r7, #16
 80096c4:	2300      	movs	r3, #0
 80096c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096c8:	f7fe f8d2 	bl	8007870 <xQueueGenericSend>
 80096cc:	6278      	str	r0, [r7, #36]	@ 0x24
 80096ce:	e012      	b.n	80096f6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80096d0:	4b0b      	ldr	r3, [pc, #44]	@ (8009700 <xTimerGenericCommand+0x98>)
 80096d2:	6818      	ldr	r0, [r3, #0]
 80096d4:	f107 0110 	add.w	r1, r7, #16
 80096d8:	2300      	movs	r3, #0
 80096da:	2200      	movs	r2, #0
 80096dc:	f7fe f8c8 	bl	8007870 <xQueueGenericSend>
 80096e0:	6278      	str	r0, [r7, #36]	@ 0x24
 80096e2:	e008      	b.n	80096f6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80096e4:	4b06      	ldr	r3, [pc, #24]	@ (8009700 <xTimerGenericCommand+0x98>)
 80096e6:	6818      	ldr	r0, [r3, #0]
 80096e8:	f107 0110 	add.w	r1, r7, #16
 80096ec:	2300      	movs	r3, #0
 80096ee:	683a      	ldr	r2, [r7, #0]
 80096f0:	f7fe f9c0 	bl	8007a74 <xQueueGenericSendFromISR>
 80096f4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80096f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80096f8:	4618      	mov	r0, r3
 80096fa:	3728      	adds	r7, #40	@ 0x28
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}
 8009700:	20001224 	.word	0x20001224

08009704 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b088      	sub	sp, #32
 8009708:	af02      	add	r7, sp, #8
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800970e:	4b23      	ldr	r3, [pc, #140]	@ (800979c <prvProcessExpiredTimer+0x98>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	68db      	ldr	r3, [r3, #12]
 8009714:	68db      	ldr	r3, [r3, #12]
 8009716:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009718:	697b      	ldr	r3, [r7, #20]
 800971a:	3304      	adds	r3, #4
 800971c:	4618      	mov	r0, r3
 800971e:	f7fd fec9 	bl	80074b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009722:	697b      	ldr	r3, [r7, #20]
 8009724:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009728:	f003 0304 	and.w	r3, r3, #4
 800972c:	2b00      	cmp	r3, #0
 800972e:	d023      	beq.n	8009778 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	699a      	ldr	r2, [r3, #24]
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	18d1      	adds	r1, r2, r3
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	683a      	ldr	r2, [r7, #0]
 800973c:	6978      	ldr	r0, [r7, #20]
 800973e:	f000 f8d5 	bl	80098ec <prvInsertTimerInActiveList>
 8009742:	4603      	mov	r3, r0
 8009744:	2b00      	cmp	r3, #0
 8009746:	d020      	beq.n	800978a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009748:	2300      	movs	r3, #0
 800974a:	9300      	str	r3, [sp, #0]
 800974c:	2300      	movs	r3, #0
 800974e:	687a      	ldr	r2, [r7, #4]
 8009750:	2100      	movs	r1, #0
 8009752:	6978      	ldr	r0, [r7, #20]
 8009754:	f7ff ff88 	bl	8009668 <xTimerGenericCommand>
 8009758:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800975a:	693b      	ldr	r3, [r7, #16]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d114      	bne.n	800978a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009764:	f383 8811 	msr	BASEPRI, r3
 8009768:	f3bf 8f6f 	isb	sy
 800976c:	f3bf 8f4f 	dsb	sy
 8009770:	60fb      	str	r3, [r7, #12]
}
 8009772:	bf00      	nop
 8009774:	bf00      	nop
 8009776:	e7fd      	b.n	8009774 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009778:	697b      	ldr	r3, [r7, #20]
 800977a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800977e:	f023 0301 	bic.w	r3, r3, #1
 8009782:	b2da      	uxtb	r2, r3
 8009784:	697b      	ldr	r3, [r7, #20]
 8009786:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800978a:	697b      	ldr	r3, [r7, #20]
 800978c:	6a1b      	ldr	r3, [r3, #32]
 800978e:	6978      	ldr	r0, [r7, #20]
 8009790:	4798      	blx	r3
}
 8009792:	bf00      	nop
 8009794:	3718      	adds	r7, #24
 8009796:	46bd      	mov	sp, r7
 8009798:	bd80      	pop	{r7, pc}
 800979a:	bf00      	nop
 800979c:	2000121c 	.word	0x2000121c

080097a0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b084      	sub	sp, #16
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80097a8:	f107 0308 	add.w	r3, r7, #8
 80097ac:	4618      	mov	r0, r3
 80097ae:	f000 f859 	bl	8009864 <prvGetNextExpireTime>
 80097b2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	4619      	mov	r1, r3
 80097b8:	68f8      	ldr	r0, [r7, #12]
 80097ba:	f000 f805 	bl	80097c8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80097be:	f000 f8d7 	bl	8009970 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80097c2:	bf00      	nop
 80097c4:	e7f0      	b.n	80097a8 <prvTimerTask+0x8>
	...

080097c8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b084      	sub	sp, #16
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80097d2:	f7ff f929 	bl	8008a28 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80097d6:	f107 0308 	add.w	r3, r7, #8
 80097da:	4618      	mov	r0, r3
 80097dc:	f000 f866 	bl	80098ac <prvSampleTimeNow>
 80097e0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d130      	bne.n	800984a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d10a      	bne.n	8009804 <prvProcessTimerOrBlockTask+0x3c>
 80097ee:	687a      	ldr	r2, [r7, #4]
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d806      	bhi.n	8009804 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80097f6:	f7ff f925 	bl	8008a44 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80097fa:	68f9      	ldr	r1, [r7, #12]
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f7ff ff81 	bl	8009704 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009802:	e024      	b.n	800984e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d008      	beq.n	800981c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800980a:	4b13      	ldr	r3, [pc, #76]	@ (8009858 <prvProcessTimerOrBlockTask+0x90>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d101      	bne.n	8009818 <prvProcessTimerOrBlockTask+0x50>
 8009814:	2301      	movs	r3, #1
 8009816:	e000      	b.n	800981a <prvProcessTimerOrBlockTask+0x52>
 8009818:	2300      	movs	r3, #0
 800981a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800981c:	4b0f      	ldr	r3, [pc, #60]	@ (800985c <prvProcessTimerOrBlockTask+0x94>)
 800981e:	6818      	ldr	r0, [r3, #0]
 8009820:	687a      	ldr	r2, [r7, #4]
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	1ad3      	subs	r3, r2, r3
 8009826:	683a      	ldr	r2, [r7, #0]
 8009828:	4619      	mov	r1, r3
 800982a:	f7fe fe65 	bl	80084f8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800982e:	f7ff f909 	bl	8008a44 <xTaskResumeAll>
 8009832:	4603      	mov	r3, r0
 8009834:	2b00      	cmp	r3, #0
 8009836:	d10a      	bne.n	800984e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009838:	4b09      	ldr	r3, [pc, #36]	@ (8009860 <prvProcessTimerOrBlockTask+0x98>)
 800983a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800983e:	601a      	str	r2, [r3, #0]
 8009840:	f3bf 8f4f 	dsb	sy
 8009844:	f3bf 8f6f 	isb	sy
}
 8009848:	e001      	b.n	800984e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800984a:	f7ff f8fb 	bl	8008a44 <xTaskResumeAll>
}
 800984e:	bf00      	nop
 8009850:	3710      	adds	r7, #16
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}
 8009856:	bf00      	nop
 8009858:	20001220 	.word	0x20001220
 800985c:	20001224 	.word	0x20001224
 8009860:	e000ed04 	.word	0xe000ed04

08009864 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009864:	b480      	push	{r7}
 8009866:	b085      	sub	sp, #20
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800986c:	4b0e      	ldr	r3, [pc, #56]	@ (80098a8 <prvGetNextExpireTime+0x44>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d101      	bne.n	800987a <prvGetNextExpireTime+0x16>
 8009876:	2201      	movs	r2, #1
 8009878:	e000      	b.n	800987c <prvGetNextExpireTime+0x18>
 800987a:	2200      	movs	r2, #0
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d105      	bne.n	8009894 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009888:	4b07      	ldr	r3, [pc, #28]	@ (80098a8 <prvGetNextExpireTime+0x44>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	68db      	ldr	r3, [r3, #12]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	60fb      	str	r3, [r7, #12]
 8009892:	e001      	b.n	8009898 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009894:	2300      	movs	r3, #0
 8009896:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009898:	68fb      	ldr	r3, [r7, #12]
}
 800989a:	4618      	mov	r0, r3
 800989c:	3714      	adds	r7, #20
 800989e:	46bd      	mov	sp, r7
 80098a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a4:	4770      	bx	lr
 80098a6:	bf00      	nop
 80098a8:	2000121c 	.word	0x2000121c

080098ac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b084      	sub	sp, #16
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80098b4:	f7ff f964 	bl	8008b80 <xTaskGetTickCount>
 80098b8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80098ba:	4b0b      	ldr	r3, [pc, #44]	@ (80098e8 <prvSampleTimeNow+0x3c>)
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	68fa      	ldr	r2, [r7, #12]
 80098c0:	429a      	cmp	r2, r3
 80098c2:	d205      	bcs.n	80098d0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80098c4:	f000 f93a 	bl	8009b3c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2201      	movs	r2, #1
 80098cc:	601a      	str	r2, [r3, #0]
 80098ce:	e002      	b.n	80098d6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2200      	movs	r2, #0
 80098d4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80098d6:	4a04      	ldr	r2, [pc, #16]	@ (80098e8 <prvSampleTimeNow+0x3c>)
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80098dc:	68fb      	ldr	r3, [r7, #12]
}
 80098de:	4618      	mov	r0, r3
 80098e0:	3710      	adds	r7, #16
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
 80098e6:	bf00      	nop
 80098e8:	2000122c 	.word	0x2000122c

080098ec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b086      	sub	sp, #24
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	60f8      	str	r0, [r7, #12]
 80098f4:	60b9      	str	r1, [r7, #8]
 80098f6:	607a      	str	r2, [r7, #4]
 80098f8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80098fa:	2300      	movs	r3, #0
 80098fc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	68ba      	ldr	r2, [r7, #8]
 8009902:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	68fa      	ldr	r2, [r7, #12]
 8009908:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800990a:	68ba      	ldr	r2, [r7, #8]
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	429a      	cmp	r2, r3
 8009910:	d812      	bhi.n	8009938 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009912:	687a      	ldr	r2, [r7, #4]
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	1ad2      	subs	r2, r2, r3
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	699b      	ldr	r3, [r3, #24]
 800991c:	429a      	cmp	r2, r3
 800991e:	d302      	bcc.n	8009926 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009920:	2301      	movs	r3, #1
 8009922:	617b      	str	r3, [r7, #20]
 8009924:	e01b      	b.n	800995e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009926:	4b10      	ldr	r3, [pc, #64]	@ (8009968 <prvInsertTimerInActiveList+0x7c>)
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	3304      	adds	r3, #4
 800992e:	4619      	mov	r1, r3
 8009930:	4610      	mov	r0, r2
 8009932:	f7fd fd86 	bl	8007442 <vListInsert>
 8009936:	e012      	b.n	800995e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009938:	687a      	ldr	r2, [r7, #4]
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	429a      	cmp	r2, r3
 800993e:	d206      	bcs.n	800994e <prvInsertTimerInActiveList+0x62>
 8009940:	68ba      	ldr	r2, [r7, #8]
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	429a      	cmp	r2, r3
 8009946:	d302      	bcc.n	800994e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009948:	2301      	movs	r3, #1
 800994a:	617b      	str	r3, [r7, #20]
 800994c:	e007      	b.n	800995e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800994e:	4b07      	ldr	r3, [pc, #28]	@ (800996c <prvInsertTimerInActiveList+0x80>)
 8009950:	681a      	ldr	r2, [r3, #0]
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	3304      	adds	r3, #4
 8009956:	4619      	mov	r1, r3
 8009958:	4610      	mov	r0, r2
 800995a:	f7fd fd72 	bl	8007442 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800995e:	697b      	ldr	r3, [r7, #20]
}
 8009960:	4618      	mov	r0, r3
 8009962:	3718      	adds	r7, #24
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}
 8009968:	20001220 	.word	0x20001220
 800996c:	2000121c 	.word	0x2000121c

08009970 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b08e      	sub	sp, #56	@ 0x38
 8009974:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009976:	e0ce      	b.n	8009b16 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2b00      	cmp	r3, #0
 800997c:	da19      	bge.n	80099b2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800997e:	1d3b      	adds	r3, r7, #4
 8009980:	3304      	adds	r3, #4
 8009982:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009986:	2b00      	cmp	r3, #0
 8009988:	d10b      	bne.n	80099a2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800998a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800998e:	f383 8811 	msr	BASEPRI, r3
 8009992:	f3bf 8f6f 	isb	sy
 8009996:	f3bf 8f4f 	dsb	sy
 800999a:	61fb      	str	r3, [r7, #28]
}
 800999c:	bf00      	nop
 800999e:	bf00      	nop
 80099a0:	e7fd      	b.n	800999e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80099a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099a8:	6850      	ldr	r0, [r2, #4]
 80099aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099ac:	6892      	ldr	r2, [r2, #8]
 80099ae:	4611      	mov	r1, r2
 80099b0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	f2c0 80ae 	blt.w	8009b16 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80099be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099c0:	695b      	ldr	r3, [r3, #20]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d004      	beq.n	80099d0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80099c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099c8:	3304      	adds	r3, #4
 80099ca:	4618      	mov	r0, r3
 80099cc:	f7fd fd72 	bl	80074b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80099d0:	463b      	mov	r3, r7
 80099d2:	4618      	mov	r0, r3
 80099d4:	f7ff ff6a 	bl	80098ac <prvSampleTimeNow>
 80099d8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2b09      	cmp	r3, #9
 80099de:	f200 8097 	bhi.w	8009b10 <prvProcessReceivedCommands+0x1a0>
 80099e2:	a201      	add	r2, pc, #4	@ (adr r2, 80099e8 <prvProcessReceivedCommands+0x78>)
 80099e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099e8:	08009a11 	.word	0x08009a11
 80099ec:	08009a11 	.word	0x08009a11
 80099f0:	08009a11 	.word	0x08009a11
 80099f4:	08009a87 	.word	0x08009a87
 80099f8:	08009a9b 	.word	0x08009a9b
 80099fc:	08009ae7 	.word	0x08009ae7
 8009a00:	08009a11 	.word	0x08009a11
 8009a04:	08009a11 	.word	0x08009a11
 8009a08:	08009a87 	.word	0x08009a87
 8009a0c:	08009a9b 	.word	0x08009a9b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a16:	f043 0301 	orr.w	r3, r3, #1
 8009a1a:	b2da      	uxtb	r2, r3
 8009a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009a22:	68ba      	ldr	r2, [r7, #8]
 8009a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a26:	699b      	ldr	r3, [r3, #24]
 8009a28:	18d1      	adds	r1, r2, r3
 8009a2a:	68bb      	ldr	r3, [r7, #8]
 8009a2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a30:	f7ff ff5c 	bl	80098ec <prvInsertTimerInActiveList>
 8009a34:	4603      	mov	r3, r0
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d06c      	beq.n	8009b14 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a3c:	6a1b      	ldr	r3, [r3, #32]
 8009a3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a40:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a48:	f003 0304 	and.w	r3, r3, #4
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d061      	beq.n	8009b14 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009a50:	68ba      	ldr	r2, [r7, #8]
 8009a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a54:	699b      	ldr	r3, [r3, #24]
 8009a56:	441a      	add	r2, r3
 8009a58:	2300      	movs	r3, #0
 8009a5a:	9300      	str	r3, [sp, #0]
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	2100      	movs	r1, #0
 8009a60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a62:	f7ff fe01 	bl	8009668 <xTimerGenericCommand>
 8009a66:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009a68:	6a3b      	ldr	r3, [r7, #32]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d152      	bne.n	8009b14 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a72:	f383 8811 	msr	BASEPRI, r3
 8009a76:	f3bf 8f6f 	isb	sy
 8009a7a:	f3bf 8f4f 	dsb	sy
 8009a7e:	61bb      	str	r3, [r7, #24]
}
 8009a80:	bf00      	nop
 8009a82:	bf00      	nop
 8009a84:	e7fd      	b.n	8009a82 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a8c:	f023 0301 	bic.w	r3, r3, #1
 8009a90:	b2da      	uxtb	r2, r3
 8009a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a94:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009a98:	e03d      	b.n	8009b16 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009aa0:	f043 0301 	orr.w	r3, r3, #1
 8009aa4:	b2da      	uxtb	r2, r3
 8009aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aa8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009aac:	68ba      	ldr	r2, [r7, #8]
 8009aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ab0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ab4:	699b      	ldr	r3, [r3, #24]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d10b      	bne.n	8009ad2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009abe:	f383 8811 	msr	BASEPRI, r3
 8009ac2:	f3bf 8f6f 	isb	sy
 8009ac6:	f3bf 8f4f 	dsb	sy
 8009aca:	617b      	str	r3, [r7, #20]
}
 8009acc:	bf00      	nop
 8009ace:	bf00      	nop
 8009ad0:	e7fd      	b.n	8009ace <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ad4:	699a      	ldr	r2, [r3, #24]
 8009ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ad8:	18d1      	adds	r1, r2, r3
 8009ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009adc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ade:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009ae0:	f7ff ff04 	bl	80098ec <prvInsertTimerInActiveList>
					break;
 8009ae4:	e017      	b.n	8009b16 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ae8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009aec:	f003 0302 	and.w	r3, r3, #2
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d103      	bne.n	8009afc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009af4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009af6:	f000 fbe7 	bl	800a2c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009afa:	e00c      	b.n	8009b16 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009afe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b02:	f023 0301 	bic.w	r3, r3, #1
 8009b06:	b2da      	uxtb	r2, r3
 8009b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b0a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009b0e:	e002      	b.n	8009b16 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009b10:	bf00      	nop
 8009b12:	e000      	b.n	8009b16 <prvProcessReceivedCommands+0x1a6>
					break;
 8009b14:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009b16:	4b08      	ldr	r3, [pc, #32]	@ (8009b38 <prvProcessReceivedCommands+0x1c8>)
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	1d39      	adds	r1, r7, #4
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	4618      	mov	r0, r3
 8009b20:	f7fe f8d6 	bl	8007cd0 <xQueueReceive>
 8009b24:	4603      	mov	r3, r0
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	f47f af26 	bne.w	8009978 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009b2c:	bf00      	nop
 8009b2e:	bf00      	nop
 8009b30:	3730      	adds	r7, #48	@ 0x30
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}
 8009b36:	bf00      	nop
 8009b38:	20001224 	.word	0x20001224

08009b3c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b088      	sub	sp, #32
 8009b40:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009b42:	e049      	b.n	8009bd8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009b44:	4b2e      	ldr	r3, [pc, #184]	@ (8009c00 <prvSwitchTimerLists+0xc4>)
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	68db      	ldr	r3, [r3, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b4e:	4b2c      	ldr	r3, [pc, #176]	@ (8009c00 <prvSwitchTimerLists+0xc4>)
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	68db      	ldr	r3, [r3, #12]
 8009b54:	68db      	ldr	r3, [r3, #12]
 8009b56:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	3304      	adds	r3, #4
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	f7fd fca9 	bl	80074b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	6a1b      	ldr	r3, [r3, #32]
 8009b66:	68f8      	ldr	r0, [r7, #12]
 8009b68:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b70:	f003 0304 	and.w	r3, r3, #4
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d02f      	beq.n	8009bd8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	699b      	ldr	r3, [r3, #24]
 8009b7c:	693a      	ldr	r2, [r7, #16]
 8009b7e:	4413      	add	r3, r2
 8009b80:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009b82:	68ba      	ldr	r2, [r7, #8]
 8009b84:	693b      	ldr	r3, [r7, #16]
 8009b86:	429a      	cmp	r2, r3
 8009b88:	d90e      	bls.n	8009ba8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	68ba      	ldr	r2, [r7, #8]
 8009b8e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	68fa      	ldr	r2, [r7, #12]
 8009b94:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009b96:	4b1a      	ldr	r3, [pc, #104]	@ (8009c00 <prvSwitchTimerLists+0xc4>)
 8009b98:	681a      	ldr	r2, [r3, #0]
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	3304      	adds	r3, #4
 8009b9e:	4619      	mov	r1, r3
 8009ba0:	4610      	mov	r0, r2
 8009ba2:	f7fd fc4e 	bl	8007442 <vListInsert>
 8009ba6:	e017      	b.n	8009bd8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009ba8:	2300      	movs	r3, #0
 8009baa:	9300      	str	r3, [sp, #0]
 8009bac:	2300      	movs	r3, #0
 8009bae:	693a      	ldr	r2, [r7, #16]
 8009bb0:	2100      	movs	r1, #0
 8009bb2:	68f8      	ldr	r0, [r7, #12]
 8009bb4:	f7ff fd58 	bl	8009668 <xTimerGenericCommand>
 8009bb8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d10b      	bne.n	8009bd8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc4:	f383 8811 	msr	BASEPRI, r3
 8009bc8:	f3bf 8f6f 	isb	sy
 8009bcc:	f3bf 8f4f 	dsb	sy
 8009bd0:	603b      	str	r3, [r7, #0]
}
 8009bd2:	bf00      	nop
 8009bd4:	bf00      	nop
 8009bd6:	e7fd      	b.n	8009bd4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009bd8:	4b09      	ldr	r3, [pc, #36]	@ (8009c00 <prvSwitchTimerLists+0xc4>)
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d1b0      	bne.n	8009b44 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009be2:	4b07      	ldr	r3, [pc, #28]	@ (8009c00 <prvSwitchTimerLists+0xc4>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009be8:	4b06      	ldr	r3, [pc, #24]	@ (8009c04 <prvSwitchTimerLists+0xc8>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a04      	ldr	r2, [pc, #16]	@ (8009c00 <prvSwitchTimerLists+0xc4>)
 8009bee:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009bf0:	4a04      	ldr	r2, [pc, #16]	@ (8009c04 <prvSwitchTimerLists+0xc8>)
 8009bf2:	697b      	ldr	r3, [r7, #20]
 8009bf4:	6013      	str	r3, [r2, #0]
}
 8009bf6:	bf00      	nop
 8009bf8:	3718      	adds	r7, #24
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}
 8009bfe:	bf00      	nop
 8009c00:	2000121c 	.word	0x2000121c
 8009c04:	20001220 	.word	0x20001220

08009c08 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b082      	sub	sp, #8
 8009c0c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009c0e:	f000 f96b 	bl	8009ee8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009c12:	4b15      	ldr	r3, [pc, #84]	@ (8009c68 <prvCheckForValidListAndQueue+0x60>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d120      	bne.n	8009c5c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009c1a:	4814      	ldr	r0, [pc, #80]	@ (8009c6c <prvCheckForValidListAndQueue+0x64>)
 8009c1c:	f7fd fbc0 	bl	80073a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009c20:	4813      	ldr	r0, [pc, #76]	@ (8009c70 <prvCheckForValidListAndQueue+0x68>)
 8009c22:	f7fd fbbd 	bl	80073a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009c26:	4b13      	ldr	r3, [pc, #76]	@ (8009c74 <prvCheckForValidListAndQueue+0x6c>)
 8009c28:	4a10      	ldr	r2, [pc, #64]	@ (8009c6c <prvCheckForValidListAndQueue+0x64>)
 8009c2a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009c2c:	4b12      	ldr	r3, [pc, #72]	@ (8009c78 <prvCheckForValidListAndQueue+0x70>)
 8009c2e:	4a10      	ldr	r2, [pc, #64]	@ (8009c70 <prvCheckForValidListAndQueue+0x68>)
 8009c30:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009c32:	2300      	movs	r3, #0
 8009c34:	9300      	str	r3, [sp, #0]
 8009c36:	4b11      	ldr	r3, [pc, #68]	@ (8009c7c <prvCheckForValidListAndQueue+0x74>)
 8009c38:	4a11      	ldr	r2, [pc, #68]	@ (8009c80 <prvCheckForValidListAndQueue+0x78>)
 8009c3a:	2110      	movs	r1, #16
 8009c3c:	200a      	movs	r0, #10
 8009c3e:	f7fd fccd 	bl	80075dc <xQueueGenericCreateStatic>
 8009c42:	4603      	mov	r3, r0
 8009c44:	4a08      	ldr	r2, [pc, #32]	@ (8009c68 <prvCheckForValidListAndQueue+0x60>)
 8009c46:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009c48:	4b07      	ldr	r3, [pc, #28]	@ (8009c68 <prvCheckForValidListAndQueue+0x60>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d005      	beq.n	8009c5c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009c50:	4b05      	ldr	r3, [pc, #20]	@ (8009c68 <prvCheckForValidListAndQueue+0x60>)
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	490b      	ldr	r1, [pc, #44]	@ (8009c84 <prvCheckForValidListAndQueue+0x7c>)
 8009c56:	4618      	mov	r0, r3
 8009c58:	f7fe fbfa 	bl	8008450 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009c5c:	f000 f976 	bl	8009f4c <vPortExitCritical>
}
 8009c60:	bf00      	nop
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}
 8009c66:	bf00      	nop
 8009c68:	20001224 	.word	0x20001224
 8009c6c:	200011f4 	.word	0x200011f4
 8009c70:	20001208 	.word	0x20001208
 8009c74:	2000121c 	.word	0x2000121c
 8009c78:	20001220 	.word	0x20001220
 8009c7c:	200012d0 	.word	0x200012d0
 8009c80:	20001230 	.word	0x20001230
 8009c84:	0800af68 	.word	0x0800af68

08009c88 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009c88:	b480      	push	{r7}
 8009c8a:	b085      	sub	sp, #20
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	60f8      	str	r0, [r7, #12]
 8009c90:	60b9      	str	r1, [r7, #8]
 8009c92:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	3b04      	subs	r3, #4
 8009c98:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009ca0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	3b04      	subs	r3, #4
 8009ca6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	f023 0201 	bic.w	r2, r3, #1
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	3b04      	subs	r3, #4
 8009cb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009cb8:	4a0c      	ldr	r2, [pc, #48]	@ (8009cec <pxPortInitialiseStack+0x64>)
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	3b14      	subs	r3, #20
 8009cc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009cc4:	687a      	ldr	r2, [r7, #4]
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	3b04      	subs	r3, #4
 8009cce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	f06f 0202 	mvn.w	r2, #2
 8009cd6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	3b20      	subs	r3, #32
 8009cdc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009cde:	68fb      	ldr	r3, [r7, #12]
}
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	3714      	adds	r7, #20
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cea:	4770      	bx	lr
 8009cec:	08009cf1 	.word	0x08009cf1

08009cf0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b085      	sub	sp, #20
 8009cf4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009cfa:	4b13      	ldr	r3, [pc, #76]	@ (8009d48 <prvTaskExitError+0x58>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d02:	d00b      	beq.n	8009d1c <prvTaskExitError+0x2c>
	__asm volatile
 8009d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d08:	f383 8811 	msr	BASEPRI, r3
 8009d0c:	f3bf 8f6f 	isb	sy
 8009d10:	f3bf 8f4f 	dsb	sy
 8009d14:	60fb      	str	r3, [r7, #12]
}
 8009d16:	bf00      	nop
 8009d18:	bf00      	nop
 8009d1a:	e7fd      	b.n	8009d18 <prvTaskExitError+0x28>
	__asm volatile
 8009d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d20:	f383 8811 	msr	BASEPRI, r3
 8009d24:	f3bf 8f6f 	isb	sy
 8009d28:	f3bf 8f4f 	dsb	sy
 8009d2c:	60bb      	str	r3, [r7, #8]
}
 8009d2e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009d30:	bf00      	nop
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d0fc      	beq.n	8009d32 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009d38:	bf00      	nop
 8009d3a:	bf00      	nop
 8009d3c:	3714      	adds	r7, #20
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d44:	4770      	bx	lr
 8009d46:	bf00      	nop
 8009d48:	20000010 	.word	0x20000010
 8009d4c:	00000000 	.word	0x00000000

08009d50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009d50:	4b07      	ldr	r3, [pc, #28]	@ (8009d70 <pxCurrentTCBConst2>)
 8009d52:	6819      	ldr	r1, [r3, #0]
 8009d54:	6808      	ldr	r0, [r1, #0]
 8009d56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d5a:	f380 8809 	msr	PSP, r0
 8009d5e:	f3bf 8f6f 	isb	sy
 8009d62:	f04f 0000 	mov.w	r0, #0
 8009d66:	f380 8811 	msr	BASEPRI, r0
 8009d6a:	4770      	bx	lr
 8009d6c:	f3af 8000 	nop.w

08009d70 <pxCurrentTCBConst2>:
 8009d70:	20000cf4 	.word	0x20000cf4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009d74:	bf00      	nop
 8009d76:	bf00      	nop

08009d78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009d78:	4808      	ldr	r0, [pc, #32]	@ (8009d9c <prvPortStartFirstTask+0x24>)
 8009d7a:	6800      	ldr	r0, [r0, #0]
 8009d7c:	6800      	ldr	r0, [r0, #0]
 8009d7e:	f380 8808 	msr	MSP, r0
 8009d82:	f04f 0000 	mov.w	r0, #0
 8009d86:	f380 8814 	msr	CONTROL, r0
 8009d8a:	b662      	cpsie	i
 8009d8c:	b661      	cpsie	f
 8009d8e:	f3bf 8f4f 	dsb	sy
 8009d92:	f3bf 8f6f 	isb	sy
 8009d96:	df00      	svc	0
 8009d98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009d9a:	bf00      	nop
 8009d9c:	e000ed08 	.word	0xe000ed08

08009da0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b086      	sub	sp, #24
 8009da4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009da6:	4b47      	ldr	r3, [pc, #284]	@ (8009ec4 <xPortStartScheduler+0x124>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	4a47      	ldr	r2, [pc, #284]	@ (8009ec8 <xPortStartScheduler+0x128>)
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d10b      	bne.n	8009dc8 <xPortStartScheduler+0x28>
	__asm volatile
 8009db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009db4:	f383 8811 	msr	BASEPRI, r3
 8009db8:	f3bf 8f6f 	isb	sy
 8009dbc:	f3bf 8f4f 	dsb	sy
 8009dc0:	613b      	str	r3, [r7, #16]
}
 8009dc2:	bf00      	nop
 8009dc4:	bf00      	nop
 8009dc6:	e7fd      	b.n	8009dc4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009dc8:	4b3e      	ldr	r3, [pc, #248]	@ (8009ec4 <xPortStartScheduler+0x124>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	4a3f      	ldr	r2, [pc, #252]	@ (8009ecc <xPortStartScheduler+0x12c>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d10b      	bne.n	8009dea <xPortStartScheduler+0x4a>
	__asm volatile
 8009dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dd6:	f383 8811 	msr	BASEPRI, r3
 8009dda:	f3bf 8f6f 	isb	sy
 8009dde:	f3bf 8f4f 	dsb	sy
 8009de2:	60fb      	str	r3, [r7, #12]
}
 8009de4:	bf00      	nop
 8009de6:	bf00      	nop
 8009de8:	e7fd      	b.n	8009de6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009dea:	4b39      	ldr	r3, [pc, #228]	@ (8009ed0 <xPortStartScheduler+0x130>)
 8009dec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009dee:	697b      	ldr	r3, [r7, #20]
 8009df0:	781b      	ldrb	r3, [r3, #0]
 8009df2:	b2db      	uxtb	r3, r3
 8009df4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	22ff      	movs	r2, #255	@ 0xff
 8009dfa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009dfc:	697b      	ldr	r3, [r7, #20]
 8009dfe:	781b      	ldrb	r3, [r3, #0]
 8009e00:	b2db      	uxtb	r3, r3
 8009e02:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009e04:	78fb      	ldrb	r3, [r7, #3]
 8009e06:	b2db      	uxtb	r3, r3
 8009e08:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009e0c:	b2da      	uxtb	r2, r3
 8009e0e:	4b31      	ldr	r3, [pc, #196]	@ (8009ed4 <xPortStartScheduler+0x134>)
 8009e10:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009e12:	4b31      	ldr	r3, [pc, #196]	@ (8009ed8 <xPortStartScheduler+0x138>)
 8009e14:	2207      	movs	r2, #7
 8009e16:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e18:	e009      	b.n	8009e2e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009e1a:	4b2f      	ldr	r3, [pc, #188]	@ (8009ed8 <xPortStartScheduler+0x138>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	3b01      	subs	r3, #1
 8009e20:	4a2d      	ldr	r2, [pc, #180]	@ (8009ed8 <xPortStartScheduler+0x138>)
 8009e22:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009e24:	78fb      	ldrb	r3, [r7, #3]
 8009e26:	b2db      	uxtb	r3, r3
 8009e28:	005b      	lsls	r3, r3, #1
 8009e2a:	b2db      	uxtb	r3, r3
 8009e2c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e2e:	78fb      	ldrb	r3, [r7, #3]
 8009e30:	b2db      	uxtb	r3, r3
 8009e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e36:	2b80      	cmp	r3, #128	@ 0x80
 8009e38:	d0ef      	beq.n	8009e1a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009e3a:	4b27      	ldr	r3, [pc, #156]	@ (8009ed8 <xPortStartScheduler+0x138>)
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f1c3 0307 	rsb	r3, r3, #7
 8009e42:	2b04      	cmp	r3, #4
 8009e44:	d00b      	beq.n	8009e5e <xPortStartScheduler+0xbe>
	__asm volatile
 8009e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e4a:	f383 8811 	msr	BASEPRI, r3
 8009e4e:	f3bf 8f6f 	isb	sy
 8009e52:	f3bf 8f4f 	dsb	sy
 8009e56:	60bb      	str	r3, [r7, #8]
}
 8009e58:	bf00      	nop
 8009e5a:	bf00      	nop
 8009e5c:	e7fd      	b.n	8009e5a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009e5e:	4b1e      	ldr	r3, [pc, #120]	@ (8009ed8 <xPortStartScheduler+0x138>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	021b      	lsls	r3, r3, #8
 8009e64:	4a1c      	ldr	r2, [pc, #112]	@ (8009ed8 <xPortStartScheduler+0x138>)
 8009e66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009e68:	4b1b      	ldr	r3, [pc, #108]	@ (8009ed8 <xPortStartScheduler+0x138>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009e70:	4a19      	ldr	r2, [pc, #100]	@ (8009ed8 <xPortStartScheduler+0x138>)
 8009e72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	b2da      	uxtb	r2, r3
 8009e78:	697b      	ldr	r3, [r7, #20]
 8009e7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009e7c:	4b17      	ldr	r3, [pc, #92]	@ (8009edc <xPortStartScheduler+0x13c>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4a16      	ldr	r2, [pc, #88]	@ (8009edc <xPortStartScheduler+0x13c>)
 8009e82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009e86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009e88:	4b14      	ldr	r3, [pc, #80]	@ (8009edc <xPortStartScheduler+0x13c>)
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	4a13      	ldr	r2, [pc, #76]	@ (8009edc <xPortStartScheduler+0x13c>)
 8009e8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009e92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009e94:	f000 f8da 	bl	800a04c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009e98:	4b11      	ldr	r3, [pc, #68]	@ (8009ee0 <xPortStartScheduler+0x140>)
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009e9e:	f000 f8f9 	bl	800a094 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009ea2:	4b10      	ldr	r3, [pc, #64]	@ (8009ee4 <xPortStartScheduler+0x144>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	4a0f      	ldr	r2, [pc, #60]	@ (8009ee4 <xPortStartScheduler+0x144>)
 8009ea8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009eac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009eae:	f7ff ff63 	bl	8009d78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009eb2:	f7fe ff2f 	bl	8008d14 <vTaskSwitchContext>
	prvTaskExitError();
 8009eb6:	f7ff ff1b 	bl	8009cf0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009eba:	2300      	movs	r3, #0
}
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	3718      	adds	r7, #24
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bd80      	pop	{r7, pc}
 8009ec4:	e000ed00 	.word	0xe000ed00
 8009ec8:	410fc271 	.word	0x410fc271
 8009ecc:	410fc270 	.word	0x410fc270
 8009ed0:	e000e400 	.word	0xe000e400
 8009ed4:	20001320 	.word	0x20001320
 8009ed8:	20001324 	.word	0x20001324
 8009edc:	e000ed20 	.word	0xe000ed20
 8009ee0:	20000010 	.word	0x20000010
 8009ee4:	e000ef34 	.word	0xe000ef34

08009ee8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009ee8:	b480      	push	{r7}
 8009eea:	b083      	sub	sp, #12
 8009eec:	af00      	add	r7, sp, #0
	__asm volatile
 8009eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ef2:	f383 8811 	msr	BASEPRI, r3
 8009ef6:	f3bf 8f6f 	isb	sy
 8009efa:	f3bf 8f4f 	dsb	sy
 8009efe:	607b      	str	r3, [r7, #4]
}
 8009f00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009f02:	4b10      	ldr	r3, [pc, #64]	@ (8009f44 <vPortEnterCritical+0x5c>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	3301      	adds	r3, #1
 8009f08:	4a0e      	ldr	r2, [pc, #56]	@ (8009f44 <vPortEnterCritical+0x5c>)
 8009f0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8009f44 <vPortEnterCritical+0x5c>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	2b01      	cmp	r3, #1
 8009f12:	d110      	bne.n	8009f36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009f14:	4b0c      	ldr	r3, [pc, #48]	@ (8009f48 <vPortEnterCritical+0x60>)
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	b2db      	uxtb	r3, r3
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d00b      	beq.n	8009f36 <vPortEnterCritical+0x4e>
	__asm volatile
 8009f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f22:	f383 8811 	msr	BASEPRI, r3
 8009f26:	f3bf 8f6f 	isb	sy
 8009f2a:	f3bf 8f4f 	dsb	sy
 8009f2e:	603b      	str	r3, [r7, #0]
}
 8009f30:	bf00      	nop
 8009f32:	bf00      	nop
 8009f34:	e7fd      	b.n	8009f32 <vPortEnterCritical+0x4a>
	}
}
 8009f36:	bf00      	nop
 8009f38:	370c      	adds	r7, #12
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f40:	4770      	bx	lr
 8009f42:	bf00      	nop
 8009f44:	20000010 	.word	0x20000010
 8009f48:	e000ed04 	.word	0xe000ed04

08009f4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	b083      	sub	sp, #12
 8009f50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009f52:	4b12      	ldr	r3, [pc, #72]	@ (8009f9c <vPortExitCritical+0x50>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d10b      	bne.n	8009f72 <vPortExitCritical+0x26>
	__asm volatile
 8009f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f5e:	f383 8811 	msr	BASEPRI, r3
 8009f62:	f3bf 8f6f 	isb	sy
 8009f66:	f3bf 8f4f 	dsb	sy
 8009f6a:	607b      	str	r3, [r7, #4]
}
 8009f6c:	bf00      	nop
 8009f6e:	bf00      	nop
 8009f70:	e7fd      	b.n	8009f6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009f72:	4b0a      	ldr	r3, [pc, #40]	@ (8009f9c <vPortExitCritical+0x50>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	3b01      	subs	r3, #1
 8009f78:	4a08      	ldr	r2, [pc, #32]	@ (8009f9c <vPortExitCritical+0x50>)
 8009f7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009f7c:	4b07      	ldr	r3, [pc, #28]	@ (8009f9c <vPortExitCritical+0x50>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d105      	bne.n	8009f90 <vPortExitCritical+0x44>
 8009f84:	2300      	movs	r3, #0
 8009f86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	f383 8811 	msr	BASEPRI, r3
}
 8009f8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009f90:	bf00      	nop
 8009f92:	370c      	adds	r7, #12
 8009f94:	46bd      	mov	sp, r7
 8009f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9a:	4770      	bx	lr
 8009f9c:	20000010 	.word	0x20000010

08009fa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009fa0:	f3ef 8009 	mrs	r0, PSP
 8009fa4:	f3bf 8f6f 	isb	sy
 8009fa8:	4b15      	ldr	r3, [pc, #84]	@ (800a000 <pxCurrentTCBConst>)
 8009faa:	681a      	ldr	r2, [r3, #0]
 8009fac:	f01e 0f10 	tst.w	lr, #16
 8009fb0:	bf08      	it	eq
 8009fb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009fb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fba:	6010      	str	r0, [r2, #0]
 8009fbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009fc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009fc4:	f380 8811 	msr	BASEPRI, r0
 8009fc8:	f3bf 8f4f 	dsb	sy
 8009fcc:	f3bf 8f6f 	isb	sy
 8009fd0:	f7fe fea0 	bl	8008d14 <vTaskSwitchContext>
 8009fd4:	f04f 0000 	mov.w	r0, #0
 8009fd8:	f380 8811 	msr	BASEPRI, r0
 8009fdc:	bc09      	pop	{r0, r3}
 8009fde:	6819      	ldr	r1, [r3, #0]
 8009fe0:	6808      	ldr	r0, [r1, #0]
 8009fe2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fe6:	f01e 0f10 	tst.w	lr, #16
 8009fea:	bf08      	it	eq
 8009fec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009ff0:	f380 8809 	msr	PSP, r0
 8009ff4:	f3bf 8f6f 	isb	sy
 8009ff8:	4770      	bx	lr
 8009ffa:	bf00      	nop
 8009ffc:	f3af 8000 	nop.w

0800a000 <pxCurrentTCBConst>:
 800a000:	20000cf4 	.word	0x20000cf4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a004:	bf00      	nop
 800a006:	bf00      	nop

0800a008 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b082      	sub	sp, #8
 800a00c:	af00      	add	r7, sp, #0
	__asm volatile
 800a00e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a012:	f383 8811 	msr	BASEPRI, r3
 800a016:	f3bf 8f6f 	isb	sy
 800a01a:	f3bf 8f4f 	dsb	sy
 800a01e:	607b      	str	r3, [r7, #4]
}
 800a020:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a022:	f7fe fdbd 	bl	8008ba0 <xTaskIncrementTick>
 800a026:	4603      	mov	r3, r0
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d003      	beq.n	800a034 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a02c:	4b06      	ldr	r3, [pc, #24]	@ (800a048 <xPortSysTickHandler+0x40>)
 800a02e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a032:	601a      	str	r2, [r3, #0]
 800a034:	2300      	movs	r3, #0
 800a036:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	f383 8811 	msr	BASEPRI, r3
}
 800a03e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a040:	bf00      	nop
 800a042:	3708      	adds	r7, #8
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}
 800a048:	e000ed04 	.word	0xe000ed04

0800a04c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a04c:	b480      	push	{r7}
 800a04e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a050:	4b0b      	ldr	r3, [pc, #44]	@ (800a080 <vPortSetupTimerInterrupt+0x34>)
 800a052:	2200      	movs	r2, #0
 800a054:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a056:	4b0b      	ldr	r3, [pc, #44]	@ (800a084 <vPortSetupTimerInterrupt+0x38>)
 800a058:	2200      	movs	r2, #0
 800a05a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a05c:	4b0a      	ldr	r3, [pc, #40]	@ (800a088 <vPortSetupTimerInterrupt+0x3c>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	4a0a      	ldr	r2, [pc, #40]	@ (800a08c <vPortSetupTimerInterrupt+0x40>)
 800a062:	fba2 2303 	umull	r2, r3, r2, r3
 800a066:	099b      	lsrs	r3, r3, #6
 800a068:	4a09      	ldr	r2, [pc, #36]	@ (800a090 <vPortSetupTimerInterrupt+0x44>)
 800a06a:	3b01      	subs	r3, #1
 800a06c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a06e:	4b04      	ldr	r3, [pc, #16]	@ (800a080 <vPortSetupTimerInterrupt+0x34>)
 800a070:	2207      	movs	r2, #7
 800a072:	601a      	str	r2, [r3, #0]
}
 800a074:	bf00      	nop
 800a076:	46bd      	mov	sp, r7
 800a078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07c:	4770      	bx	lr
 800a07e:	bf00      	nop
 800a080:	e000e010 	.word	0xe000e010
 800a084:	e000e018 	.word	0xe000e018
 800a088:	20000004 	.word	0x20000004
 800a08c:	10624dd3 	.word	0x10624dd3
 800a090:	e000e014 	.word	0xe000e014

0800a094 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a094:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a0a4 <vPortEnableVFP+0x10>
 800a098:	6801      	ldr	r1, [r0, #0]
 800a09a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a09e:	6001      	str	r1, [r0, #0]
 800a0a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a0a2:	bf00      	nop
 800a0a4:	e000ed88 	.word	0xe000ed88

0800a0a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a0a8:	b480      	push	{r7}
 800a0aa:	b085      	sub	sp, #20
 800a0ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a0ae:	f3ef 8305 	mrs	r3, IPSR
 800a0b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	2b0f      	cmp	r3, #15
 800a0b8:	d915      	bls.n	800a0e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a0ba:	4a18      	ldr	r2, [pc, #96]	@ (800a11c <vPortValidateInterruptPriority+0x74>)
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	4413      	add	r3, r2
 800a0c0:	781b      	ldrb	r3, [r3, #0]
 800a0c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a0c4:	4b16      	ldr	r3, [pc, #88]	@ (800a120 <vPortValidateInterruptPriority+0x78>)
 800a0c6:	781b      	ldrb	r3, [r3, #0]
 800a0c8:	7afa      	ldrb	r2, [r7, #11]
 800a0ca:	429a      	cmp	r2, r3
 800a0cc:	d20b      	bcs.n	800a0e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a0ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0d2:	f383 8811 	msr	BASEPRI, r3
 800a0d6:	f3bf 8f6f 	isb	sy
 800a0da:	f3bf 8f4f 	dsb	sy
 800a0de:	607b      	str	r3, [r7, #4]
}
 800a0e0:	bf00      	nop
 800a0e2:	bf00      	nop
 800a0e4:	e7fd      	b.n	800a0e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a0e6:	4b0f      	ldr	r3, [pc, #60]	@ (800a124 <vPortValidateInterruptPriority+0x7c>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a0ee:	4b0e      	ldr	r3, [pc, #56]	@ (800a128 <vPortValidateInterruptPriority+0x80>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	429a      	cmp	r2, r3
 800a0f4:	d90b      	bls.n	800a10e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a0f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0fa:	f383 8811 	msr	BASEPRI, r3
 800a0fe:	f3bf 8f6f 	isb	sy
 800a102:	f3bf 8f4f 	dsb	sy
 800a106:	603b      	str	r3, [r7, #0]
}
 800a108:	bf00      	nop
 800a10a:	bf00      	nop
 800a10c:	e7fd      	b.n	800a10a <vPortValidateInterruptPriority+0x62>
	}
 800a10e:	bf00      	nop
 800a110:	3714      	adds	r7, #20
 800a112:	46bd      	mov	sp, r7
 800a114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a118:	4770      	bx	lr
 800a11a:	bf00      	nop
 800a11c:	e000e3f0 	.word	0xe000e3f0
 800a120:	20001320 	.word	0x20001320
 800a124:	e000ed0c 	.word	0xe000ed0c
 800a128:	20001324 	.word	0x20001324

0800a12c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b08a      	sub	sp, #40	@ 0x28
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a134:	2300      	movs	r3, #0
 800a136:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a138:	f7fe fc76 	bl	8008a28 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a13c:	4b5c      	ldr	r3, [pc, #368]	@ (800a2b0 <pvPortMalloc+0x184>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d101      	bne.n	800a148 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a144:	f000 f924 	bl	800a390 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a148:	4b5a      	ldr	r3, [pc, #360]	@ (800a2b4 <pvPortMalloc+0x188>)
 800a14a:	681a      	ldr	r2, [r3, #0]
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	4013      	ands	r3, r2
 800a150:	2b00      	cmp	r3, #0
 800a152:	f040 8095 	bne.w	800a280 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d01e      	beq.n	800a19a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a15c:	2208      	movs	r2, #8
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	4413      	add	r3, r2
 800a162:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	f003 0307 	and.w	r3, r3, #7
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d015      	beq.n	800a19a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f023 0307 	bic.w	r3, r3, #7
 800a174:	3308      	adds	r3, #8
 800a176:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f003 0307 	and.w	r3, r3, #7
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d00b      	beq.n	800a19a <pvPortMalloc+0x6e>
	__asm volatile
 800a182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a186:	f383 8811 	msr	BASEPRI, r3
 800a18a:	f3bf 8f6f 	isb	sy
 800a18e:	f3bf 8f4f 	dsb	sy
 800a192:	617b      	str	r3, [r7, #20]
}
 800a194:	bf00      	nop
 800a196:	bf00      	nop
 800a198:	e7fd      	b.n	800a196 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d06f      	beq.n	800a280 <pvPortMalloc+0x154>
 800a1a0:	4b45      	ldr	r3, [pc, #276]	@ (800a2b8 <pvPortMalloc+0x18c>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	687a      	ldr	r2, [r7, #4]
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d86a      	bhi.n	800a280 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a1aa:	4b44      	ldr	r3, [pc, #272]	@ (800a2bc <pvPortMalloc+0x190>)
 800a1ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a1ae:	4b43      	ldr	r3, [pc, #268]	@ (800a2bc <pvPortMalloc+0x190>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a1b4:	e004      	b.n	800a1c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a1b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a1ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c2:	685b      	ldr	r3, [r3, #4]
 800a1c4:	687a      	ldr	r2, [r7, #4]
 800a1c6:	429a      	cmp	r2, r3
 800a1c8:	d903      	bls.n	800a1d2 <pvPortMalloc+0xa6>
 800a1ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d1f1      	bne.n	800a1b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a1d2:	4b37      	ldr	r3, [pc, #220]	@ (800a2b0 <pvPortMalloc+0x184>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1d8:	429a      	cmp	r2, r3
 800a1da:	d051      	beq.n	800a280 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a1dc:	6a3b      	ldr	r3, [r7, #32]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	2208      	movs	r2, #8
 800a1e2:	4413      	add	r3, r2
 800a1e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a1e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e8:	681a      	ldr	r2, [r3, #0]
 800a1ea:	6a3b      	ldr	r3, [r7, #32]
 800a1ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a1ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f0:	685a      	ldr	r2, [r3, #4]
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	1ad2      	subs	r2, r2, r3
 800a1f6:	2308      	movs	r3, #8
 800a1f8:	005b      	lsls	r3, r3, #1
 800a1fa:	429a      	cmp	r2, r3
 800a1fc:	d920      	bls.n	800a240 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a1fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	4413      	add	r3, r2
 800a204:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a206:	69bb      	ldr	r3, [r7, #24]
 800a208:	f003 0307 	and.w	r3, r3, #7
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d00b      	beq.n	800a228 <pvPortMalloc+0xfc>
	__asm volatile
 800a210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a214:	f383 8811 	msr	BASEPRI, r3
 800a218:	f3bf 8f6f 	isb	sy
 800a21c:	f3bf 8f4f 	dsb	sy
 800a220:	613b      	str	r3, [r7, #16]
}
 800a222:	bf00      	nop
 800a224:	bf00      	nop
 800a226:	e7fd      	b.n	800a224 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a22a:	685a      	ldr	r2, [r3, #4]
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	1ad2      	subs	r2, r2, r3
 800a230:	69bb      	ldr	r3, [r7, #24]
 800a232:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a236:	687a      	ldr	r2, [r7, #4]
 800a238:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a23a:	69b8      	ldr	r0, [r7, #24]
 800a23c:	f000 f90a 	bl	800a454 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a240:	4b1d      	ldr	r3, [pc, #116]	@ (800a2b8 <pvPortMalloc+0x18c>)
 800a242:	681a      	ldr	r2, [r3, #0]
 800a244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a246:	685b      	ldr	r3, [r3, #4]
 800a248:	1ad3      	subs	r3, r2, r3
 800a24a:	4a1b      	ldr	r2, [pc, #108]	@ (800a2b8 <pvPortMalloc+0x18c>)
 800a24c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a24e:	4b1a      	ldr	r3, [pc, #104]	@ (800a2b8 <pvPortMalloc+0x18c>)
 800a250:	681a      	ldr	r2, [r3, #0]
 800a252:	4b1b      	ldr	r3, [pc, #108]	@ (800a2c0 <pvPortMalloc+0x194>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	429a      	cmp	r2, r3
 800a258:	d203      	bcs.n	800a262 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a25a:	4b17      	ldr	r3, [pc, #92]	@ (800a2b8 <pvPortMalloc+0x18c>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	4a18      	ldr	r2, [pc, #96]	@ (800a2c0 <pvPortMalloc+0x194>)
 800a260:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a264:	685a      	ldr	r2, [r3, #4]
 800a266:	4b13      	ldr	r3, [pc, #76]	@ (800a2b4 <pvPortMalloc+0x188>)
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	431a      	orrs	r2, r3
 800a26c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a26e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a272:	2200      	movs	r2, #0
 800a274:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a276:	4b13      	ldr	r3, [pc, #76]	@ (800a2c4 <pvPortMalloc+0x198>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	3301      	adds	r3, #1
 800a27c:	4a11      	ldr	r2, [pc, #68]	@ (800a2c4 <pvPortMalloc+0x198>)
 800a27e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a280:	f7fe fbe0 	bl	8008a44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a284:	69fb      	ldr	r3, [r7, #28]
 800a286:	f003 0307 	and.w	r3, r3, #7
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d00b      	beq.n	800a2a6 <pvPortMalloc+0x17a>
	__asm volatile
 800a28e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a292:	f383 8811 	msr	BASEPRI, r3
 800a296:	f3bf 8f6f 	isb	sy
 800a29a:	f3bf 8f4f 	dsb	sy
 800a29e:	60fb      	str	r3, [r7, #12]
}
 800a2a0:	bf00      	nop
 800a2a2:	bf00      	nop
 800a2a4:	e7fd      	b.n	800a2a2 <pvPortMalloc+0x176>
	return pvReturn;
 800a2a6:	69fb      	ldr	r3, [r7, #28]
}
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	3728      	adds	r7, #40	@ 0x28
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	bd80      	pop	{r7, pc}
 800a2b0:	20001ee8 	.word	0x20001ee8
 800a2b4:	20001efc 	.word	0x20001efc
 800a2b8:	20001eec 	.word	0x20001eec
 800a2bc:	20001ee0 	.word	0x20001ee0
 800a2c0:	20001ef0 	.word	0x20001ef0
 800a2c4:	20001ef4 	.word	0x20001ef4

0800a2c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b086      	sub	sp, #24
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d04f      	beq.n	800a37a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a2da:	2308      	movs	r3, #8
 800a2dc:	425b      	negs	r3, r3
 800a2de:	697a      	ldr	r2, [r7, #20]
 800a2e0:	4413      	add	r3, r2
 800a2e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a2e4:	697b      	ldr	r3, [r7, #20]
 800a2e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	685a      	ldr	r2, [r3, #4]
 800a2ec:	4b25      	ldr	r3, [pc, #148]	@ (800a384 <vPortFree+0xbc>)
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4013      	ands	r3, r2
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d10b      	bne.n	800a30e <vPortFree+0x46>
	__asm volatile
 800a2f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2fa:	f383 8811 	msr	BASEPRI, r3
 800a2fe:	f3bf 8f6f 	isb	sy
 800a302:	f3bf 8f4f 	dsb	sy
 800a306:	60fb      	str	r3, [r7, #12]
}
 800a308:	bf00      	nop
 800a30a:	bf00      	nop
 800a30c:	e7fd      	b.n	800a30a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a30e:	693b      	ldr	r3, [r7, #16]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d00b      	beq.n	800a32e <vPortFree+0x66>
	__asm volatile
 800a316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a31a:	f383 8811 	msr	BASEPRI, r3
 800a31e:	f3bf 8f6f 	isb	sy
 800a322:	f3bf 8f4f 	dsb	sy
 800a326:	60bb      	str	r3, [r7, #8]
}
 800a328:	bf00      	nop
 800a32a:	bf00      	nop
 800a32c:	e7fd      	b.n	800a32a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	685a      	ldr	r2, [r3, #4]
 800a332:	4b14      	ldr	r3, [pc, #80]	@ (800a384 <vPortFree+0xbc>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	4013      	ands	r3, r2
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d01e      	beq.n	800a37a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a33c:	693b      	ldr	r3, [r7, #16]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d11a      	bne.n	800a37a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a344:	693b      	ldr	r3, [r7, #16]
 800a346:	685a      	ldr	r2, [r3, #4]
 800a348:	4b0e      	ldr	r3, [pc, #56]	@ (800a384 <vPortFree+0xbc>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	43db      	mvns	r3, r3
 800a34e:	401a      	ands	r2, r3
 800a350:	693b      	ldr	r3, [r7, #16]
 800a352:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a354:	f7fe fb68 	bl	8008a28 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a358:	693b      	ldr	r3, [r7, #16]
 800a35a:	685a      	ldr	r2, [r3, #4]
 800a35c:	4b0a      	ldr	r3, [pc, #40]	@ (800a388 <vPortFree+0xc0>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	4413      	add	r3, r2
 800a362:	4a09      	ldr	r2, [pc, #36]	@ (800a388 <vPortFree+0xc0>)
 800a364:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a366:	6938      	ldr	r0, [r7, #16]
 800a368:	f000 f874 	bl	800a454 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a36c:	4b07      	ldr	r3, [pc, #28]	@ (800a38c <vPortFree+0xc4>)
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	3301      	adds	r3, #1
 800a372:	4a06      	ldr	r2, [pc, #24]	@ (800a38c <vPortFree+0xc4>)
 800a374:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a376:	f7fe fb65 	bl	8008a44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a37a:	bf00      	nop
 800a37c:	3718      	adds	r7, #24
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}
 800a382:	bf00      	nop
 800a384:	20001efc 	.word	0x20001efc
 800a388:	20001eec 	.word	0x20001eec
 800a38c:	20001ef8 	.word	0x20001ef8

0800a390 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a390:	b480      	push	{r7}
 800a392:	b085      	sub	sp, #20
 800a394:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a396:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a39a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a39c:	4b27      	ldr	r3, [pc, #156]	@ (800a43c <prvHeapInit+0xac>)
 800a39e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	f003 0307 	and.w	r3, r3, #7
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d00c      	beq.n	800a3c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	3307      	adds	r3, #7
 800a3ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	f023 0307 	bic.w	r3, r3, #7
 800a3b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a3b8:	68ba      	ldr	r2, [r7, #8]
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	1ad3      	subs	r3, r2, r3
 800a3be:	4a1f      	ldr	r2, [pc, #124]	@ (800a43c <prvHeapInit+0xac>)
 800a3c0:	4413      	add	r3, r2
 800a3c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a3c8:	4a1d      	ldr	r2, [pc, #116]	@ (800a440 <prvHeapInit+0xb0>)
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a3ce:	4b1c      	ldr	r3, [pc, #112]	@ (800a440 <prvHeapInit+0xb0>)
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	68ba      	ldr	r2, [r7, #8]
 800a3d8:	4413      	add	r3, r2
 800a3da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a3dc:	2208      	movs	r2, #8
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	1a9b      	subs	r3, r3, r2
 800a3e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	f023 0307 	bic.w	r3, r3, #7
 800a3ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	4a15      	ldr	r2, [pc, #84]	@ (800a444 <prvHeapInit+0xb4>)
 800a3f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a3f2:	4b14      	ldr	r3, [pc, #80]	@ (800a444 <prvHeapInit+0xb4>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a3fa:	4b12      	ldr	r3, [pc, #72]	@ (800a444 <prvHeapInit+0xb4>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	2200      	movs	r2, #0
 800a400:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	68fa      	ldr	r2, [r7, #12]
 800a40a:	1ad2      	subs	r2, r2, r3
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a410:	4b0c      	ldr	r3, [pc, #48]	@ (800a444 <prvHeapInit+0xb4>)
 800a412:	681a      	ldr	r2, [r3, #0]
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	685b      	ldr	r3, [r3, #4]
 800a41c:	4a0a      	ldr	r2, [pc, #40]	@ (800a448 <prvHeapInit+0xb8>)
 800a41e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a420:	683b      	ldr	r3, [r7, #0]
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	4a09      	ldr	r2, [pc, #36]	@ (800a44c <prvHeapInit+0xbc>)
 800a426:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a428:	4b09      	ldr	r3, [pc, #36]	@ (800a450 <prvHeapInit+0xc0>)
 800a42a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a42e:	601a      	str	r2, [r3, #0]
}
 800a430:	bf00      	nop
 800a432:	3714      	adds	r7, #20
 800a434:	46bd      	mov	sp, r7
 800a436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43a:	4770      	bx	lr
 800a43c:	20001328 	.word	0x20001328
 800a440:	20001ee0 	.word	0x20001ee0
 800a444:	20001ee8 	.word	0x20001ee8
 800a448:	20001ef0 	.word	0x20001ef0
 800a44c:	20001eec 	.word	0x20001eec
 800a450:	20001efc 	.word	0x20001efc

0800a454 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a454:	b480      	push	{r7}
 800a456:	b085      	sub	sp, #20
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a45c:	4b28      	ldr	r3, [pc, #160]	@ (800a500 <prvInsertBlockIntoFreeList+0xac>)
 800a45e:	60fb      	str	r3, [r7, #12]
 800a460:	e002      	b.n	800a468 <prvInsertBlockIntoFreeList+0x14>
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	60fb      	str	r3, [r7, #12]
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	687a      	ldr	r2, [r7, #4]
 800a46e:	429a      	cmp	r2, r3
 800a470:	d8f7      	bhi.n	800a462 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	685b      	ldr	r3, [r3, #4]
 800a47a:	68ba      	ldr	r2, [r7, #8]
 800a47c:	4413      	add	r3, r2
 800a47e:	687a      	ldr	r2, [r7, #4]
 800a480:	429a      	cmp	r2, r3
 800a482:	d108      	bne.n	800a496 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	685a      	ldr	r2, [r3, #4]
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	685b      	ldr	r3, [r3, #4]
 800a48c:	441a      	add	r2, r3
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	685b      	ldr	r3, [r3, #4]
 800a49e:	68ba      	ldr	r2, [r7, #8]
 800a4a0:	441a      	add	r2, r3
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	429a      	cmp	r2, r3
 800a4a8:	d118      	bne.n	800a4dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681a      	ldr	r2, [r3, #0]
 800a4ae:	4b15      	ldr	r3, [pc, #84]	@ (800a504 <prvInsertBlockIntoFreeList+0xb0>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	429a      	cmp	r2, r3
 800a4b4:	d00d      	beq.n	800a4d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	685a      	ldr	r2, [r3, #4]
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	685b      	ldr	r3, [r3, #4]
 800a4c0:	441a      	add	r2, r3
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	681a      	ldr	r2, [r3, #0]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	601a      	str	r2, [r3, #0]
 800a4d0:	e008      	b.n	800a4e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a4d2:	4b0c      	ldr	r3, [pc, #48]	@ (800a504 <prvInsertBlockIntoFreeList+0xb0>)
 800a4d4:	681a      	ldr	r2, [r3, #0]
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	601a      	str	r2, [r3, #0]
 800a4da:	e003      	b.n	800a4e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	681a      	ldr	r2, [r3, #0]
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a4e4:	68fa      	ldr	r2, [r7, #12]
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	429a      	cmp	r2, r3
 800a4ea:	d002      	beq.n	800a4f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	687a      	ldr	r2, [r7, #4]
 800a4f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a4f2:	bf00      	nop
 800a4f4:	3714      	adds	r7, #20
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fc:	4770      	bx	lr
 800a4fe:	bf00      	nop
 800a500:	20001ee0 	.word	0x20001ee0
 800a504:	20001ee8 	.word	0x20001ee8

0800a508 <siprintf>:
 800a508:	b40e      	push	{r1, r2, r3}
 800a50a:	b500      	push	{lr}
 800a50c:	b09c      	sub	sp, #112	@ 0x70
 800a50e:	ab1d      	add	r3, sp, #116	@ 0x74
 800a510:	9002      	str	r0, [sp, #8]
 800a512:	9006      	str	r0, [sp, #24]
 800a514:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a518:	4809      	ldr	r0, [pc, #36]	@ (800a540 <siprintf+0x38>)
 800a51a:	9107      	str	r1, [sp, #28]
 800a51c:	9104      	str	r1, [sp, #16]
 800a51e:	4909      	ldr	r1, [pc, #36]	@ (800a544 <siprintf+0x3c>)
 800a520:	f853 2b04 	ldr.w	r2, [r3], #4
 800a524:	9105      	str	r1, [sp, #20]
 800a526:	6800      	ldr	r0, [r0, #0]
 800a528:	9301      	str	r3, [sp, #4]
 800a52a:	a902      	add	r1, sp, #8
 800a52c:	f000 f9f8 	bl	800a920 <_svfiprintf_r>
 800a530:	9b02      	ldr	r3, [sp, #8]
 800a532:	2200      	movs	r2, #0
 800a534:	701a      	strb	r2, [r3, #0]
 800a536:	b01c      	add	sp, #112	@ 0x70
 800a538:	f85d eb04 	ldr.w	lr, [sp], #4
 800a53c:	b003      	add	sp, #12
 800a53e:	4770      	bx	lr
 800a540:	20000014 	.word	0x20000014
 800a544:	ffff0208 	.word	0xffff0208

0800a548 <memset>:
 800a548:	4402      	add	r2, r0
 800a54a:	4603      	mov	r3, r0
 800a54c:	4293      	cmp	r3, r2
 800a54e:	d100      	bne.n	800a552 <memset+0xa>
 800a550:	4770      	bx	lr
 800a552:	f803 1b01 	strb.w	r1, [r3], #1
 800a556:	e7f9      	b.n	800a54c <memset+0x4>

0800a558 <_reclaim_reent>:
 800a558:	4b29      	ldr	r3, [pc, #164]	@ (800a600 <_reclaim_reent+0xa8>)
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	4283      	cmp	r3, r0
 800a55e:	b570      	push	{r4, r5, r6, lr}
 800a560:	4604      	mov	r4, r0
 800a562:	d04b      	beq.n	800a5fc <_reclaim_reent+0xa4>
 800a564:	69c3      	ldr	r3, [r0, #28]
 800a566:	b1ab      	cbz	r3, 800a594 <_reclaim_reent+0x3c>
 800a568:	68db      	ldr	r3, [r3, #12]
 800a56a:	b16b      	cbz	r3, 800a588 <_reclaim_reent+0x30>
 800a56c:	2500      	movs	r5, #0
 800a56e:	69e3      	ldr	r3, [r4, #28]
 800a570:	68db      	ldr	r3, [r3, #12]
 800a572:	5959      	ldr	r1, [r3, r5]
 800a574:	2900      	cmp	r1, #0
 800a576:	d13b      	bne.n	800a5f0 <_reclaim_reent+0x98>
 800a578:	3504      	adds	r5, #4
 800a57a:	2d80      	cmp	r5, #128	@ 0x80
 800a57c:	d1f7      	bne.n	800a56e <_reclaim_reent+0x16>
 800a57e:	69e3      	ldr	r3, [r4, #28]
 800a580:	4620      	mov	r0, r4
 800a582:	68d9      	ldr	r1, [r3, #12]
 800a584:	f000 f878 	bl	800a678 <_free_r>
 800a588:	69e3      	ldr	r3, [r4, #28]
 800a58a:	6819      	ldr	r1, [r3, #0]
 800a58c:	b111      	cbz	r1, 800a594 <_reclaim_reent+0x3c>
 800a58e:	4620      	mov	r0, r4
 800a590:	f000 f872 	bl	800a678 <_free_r>
 800a594:	6961      	ldr	r1, [r4, #20]
 800a596:	b111      	cbz	r1, 800a59e <_reclaim_reent+0x46>
 800a598:	4620      	mov	r0, r4
 800a59a:	f000 f86d 	bl	800a678 <_free_r>
 800a59e:	69e1      	ldr	r1, [r4, #28]
 800a5a0:	b111      	cbz	r1, 800a5a8 <_reclaim_reent+0x50>
 800a5a2:	4620      	mov	r0, r4
 800a5a4:	f000 f868 	bl	800a678 <_free_r>
 800a5a8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a5aa:	b111      	cbz	r1, 800a5b2 <_reclaim_reent+0x5a>
 800a5ac:	4620      	mov	r0, r4
 800a5ae:	f000 f863 	bl	800a678 <_free_r>
 800a5b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a5b4:	b111      	cbz	r1, 800a5bc <_reclaim_reent+0x64>
 800a5b6:	4620      	mov	r0, r4
 800a5b8:	f000 f85e 	bl	800a678 <_free_r>
 800a5bc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a5be:	b111      	cbz	r1, 800a5c6 <_reclaim_reent+0x6e>
 800a5c0:	4620      	mov	r0, r4
 800a5c2:	f000 f859 	bl	800a678 <_free_r>
 800a5c6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a5c8:	b111      	cbz	r1, 800a5d0 <_reclaim_reent+0x78>
 800a5ca:	4620      	mov	r0, r4
 800a5cc:	f000 f854 	bl	800a678 <_free_r>
 800a5d0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a5d2:	b111      	cbz	r1, 800a5da <_reclaim_reent+0x82>
 800a5d4:	4620      	mov	r0, r4
 800a5d6:	f000 f84f 	bl	800a678 <_free_r>
 800a5da:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a5dc:	b111      	cbz	r1, 800a5e4 <_reclaim_reent+0x8c>
 800a5de:	4620      	mov	r0, r4
 800a5e0:	f000 f84a 	bl	800a678 <_free_r>
 800a5e4:	6a23      	ldr	r3, [r4, #32]
 800a5e6:	b14b      	cbz	r3, 800a5fc <_reclaim_reent+0xa4>
 800a5e8:	4620      	mov	r0, r4
 800a5ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a5ee:	4718      	bx	r3
 800a5f0:	680e      	ldr	r6, [r1, #0]
 800a5f2:	4620      	mov	r0, r4
 800a5f4:	f000 f840 	bl	800a678 <_free_r>
 800a5f8:	4631      	mov	r1, r6
 800a5fa:	e7bb      	b.n	800a574 <_reclaim_reent+0x1c>
 800a5fc:	bd70      	pop	{r4, r5, r6, pc}
 800a5fe:	bf00      	nop
 800a600:	20000014 	.word	0x20000014

0800a604 <__errno>:
 800a604:	4b01      	ldr	r3, [pc, #4]	@ (800a60c <__errno+0x8>)
 800a606:	6818      	ldr	r0, [r3, #0]
 800a608:	4770      	bx	lr
 800a60a:	bf00      	nop
 800a60c:	20000014 	.word	0x20000014

0800a610 <__libc_init_array>:
 800a610:	b570      	push	{r4, r5, r6, lr}
 800a612:	4d0d      	ldr	r5, [pc, #52]	@ (800a648 <__libc_init_array+0x38>)
 800a614:	4c0d      	ldr	r4, [pc, #52]	@ (800a64c <__libc_init_array+0x3c>)
 800a616:	1b64      	subs	r4, r4, r5
 800a618:	10a4      	asrs	r4, r4, #2
 800a61a:	2600      	movs	r6, #0
 800a61c:	42a6      	cmp	r6, r4
 800a61e:	d109      	bne.n	800a634 <__libc_init_array+0x24>
 800a620:	4d0b      	ldr	r5, [pc, #44]	@ (800a650 <__libc_init_array+0x40>)
 800a622:	4c0c      	ldr	r4, [pc, #48]	@ (800a654 <__libc_init_array+0x44>)
 800a624:	f000 fc66 	bl	800aef4 <_init>
 800a628:	1b64      	subs	r4, r4, r5
 800a62a:	10a4      	asrs	r4, r4, #2
 800a62c:	2600      	movs	r6, #0
 800a62e:	42a6      	cmp	r6, r4
 800a630:	d105      	bne.n	800a63e <__libc_init_array+0x2e>
 800a632:	bd70      	pop	{r4, r5, r6, pc}
 800a634:	f855 3b04 	ldr.w	r3, [r5], #4
 800a638:	4798      	blx	r3
 800a63a:	3601      	adds	r6, #1
 800a63c:	e7ee      	b.n	800a61c <__libc_init_array+0xc>
 800a63e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a642:	4798      	blx	r3
 800a644:	3601      	adds	r6, #1
 800a646:	e7f2      	b.n	800a62e <__libc_init_array+0x1e>
 800a648:	0800b0b0 	.word	0x0800b0b0
 800a64c:	0800b0b0 	.word	0x0800b0b0
 800a650:	0800b0b0 	.word	0x0800b0b0
 800a654:	0800b0b4 	.word	0x0800b0b4

0800a658 <__retarget_lock_acquire_recursive>:
 800a658:	4770      	bx	lr

0800a65a <__retarget_lock_release_recursive>:
 800a65a:	4770      	bx	lr

0800a65c <memcpy>:
 800a65c:	440a      	add	r2, r1
 800a65e:	4291      	cmp	r1, r2
 800a660:	f100 33ff 	add.w	r3, r0, #4294967295
 800a664:	d100      	bne.n	800a668 <memcpy+0xc>
 800a666:	4770      	bx	lr
 800a668:	b510      	push	{r4, lr}
 800a66a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a66e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a672:	4291      	cmp	r1, r2
 800a674:	d1f9      	bne.n	800a66a <memcpy+0xe>
 800a676:	bd10      	pop	{r4, pc}

0800a678 <_free_r>:
 800a678:	b538      	push	{r3, r4, r5, lr}
 800a67a:	4605      	mov	r5, r0
 800a67c:	2900      	cmp	r1, #0
 800a67e:	d041      	beq.n	800a704 <_free_r+0x8c>
 800a680:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a684:	1f0c      	subs	r4, r1, #4
 800a686:	2b00      	cmp	r3, #0
 800a688:	bfb8      	it	lt
 800a68a:	18e4      	addlt	r4, r4, r3
 800a68c:	f000 f8e0 	bl	800a850 <__malloc_lock>
 800a690:	4a1d      	ldr	r2, [pc, #116]	@ (800a708 <_free_r+0x90>)
 800a692:	6813      	ldr	r3, [r2, #0]
 800a694:	b933      	cbnz	r3, 800a6a4 <_free_r+0x2c>
 800a696:	6063      	str	r3, [r4, #4]
 800a698:	6014      	str	r4, [r2, #0]
 800a69a:	4628      	mov	r0, r5
 800a69c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6a0:	f000 b8dc 	b.w	800a85c <__malloc_unlock>
 800a6a4:	42a3      	cmp	r3, r4
 800a6a6:	d908      	bls.n	800a6ba <_free_r+0x42>
 800a6a8:	6820      	ldr	r0, [r4, #0]
 800a6aa:	1821      	adds	r1, r4, r0
 800a6ac:	428b      	cmp	r3, r1
 800a6ae:	bf01      	itttt	eq
 800a6b0:	6819      	ldreq	r1, [r3, #0]
 800a6b2:	685b      	ldreq	r3, [r3, #4]
 800a6b4:	1809      	addeq	r1, r1, r0
 800a6b6:	6021      	streq	r1, [r4, #0]
 800a6b8:	e7ed      	b.n	800a696 <_free_r+0x1e>
 800a6ba:	461a      	mov	r2, r3
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	b10b      	cbz	r3, 800a6c4 <_free_r+0x4c>
 800a6c0:	42a3      	cmp	r3, r4
 800a6c2:	d9fa      	bls.n	800a6ba <_free_r+0x42>
 800a6c4:	6811      	ldr	r1, [r2, #0]
 800a6c6:	1850      	adds	r0, r2, r1
 800a6c8:	42a0      	cmp	r0, r4
 800a6ca:	d10b      	bne.n	800a6e4 <_free_r+0x6c>
 800a6cc:	6820      	ldr	r0, [r4, #0]
 800a6ce:	4401      	add	r1, r0
 800a6d0:	1850      	adds	r0, r2, r1
 800a6d2:	4283      	cmp	r3, r0
 800a6d4:	6011      	str	r1, [r2, #0]
 800a6d6:	d1e0      	bne.n	800a69a <_free_r+0x22>
 800a6d8:	6818      	ldr	r0, [r3, #0]
 800a6da:	685b      	ldr	r3, [r3, #4]
 800a6dc:	6053      	str	r3, [r2, #4]
 800a6de:	4408      	add	r0, r1
 800a6e0:	6010      	str	r0, [r2, #0]
 800a6e2:	e7da      	b.n	800a69a <_free_r+0x22>
 800a6e4:	d902      	bls.n	800a6ec <_free_r+0x74>
 800a6e6:	230c      	movs	r3, #12
 800a6e8:	602b      	str	r3, [r5, #0]
 800a6ea:	e7d6      	b.n	800a69a <_free_r+0x22>
 800a6ec:	6820      	ldr	r0, [r4, #0]
 800a6ee:	1821      	adds	r1, r4, r0
 800a6f0:	428b      	cmp	r3, r1
 800a6f2:	bf04      	itt	eq
 800a6f4:	6819      	ldreq	r1, [r3, #0]
 800a6f6:	685b      	ldreq	r3, [r3, #4]
 800a6f8:	6063      	str	r3, [r4, #4]
 800a6fa:	bf04      	itt	eq
 800a6fc:	1809      	addeq	r1, r1, r0
 800a6fe:	6021      	streq	r1, [r4, #0]
 800a700:	6054      	str	r4, [r2, #4]
 800a702:	e7ca      	b.n	800a69a <_free_r+0x22>
 800a704:	bd38      	pop	{r3, r4, r5, pc}
 800a706:	bf00      	nop
 800a708:	20002044 	.word	0x20002044

0800a70c <sbrk_aligned>:
 800a70c:	b570      	push	{r4, r5, r6, lr}
 800a70e:	4e0f      	ldr	r6, [pc, #60]	@ (800a74c <sbrk_aligned+0x40>)
 800a710:	460c      	mov	r4, r1
 800a712:	6831      	ldr	r1, [r6, #0]
 800a714:	4605      	mov	r5, r0
 800a716:	b911      	cbnz	r1, 800a71e <sbrk_aligned+0x12>
 800a718:	f000 fba6 	bl	800ae68 <_sbrk_r>
 800a71c:	6030      	str	r0, [r6, #0]
 800a71e:	4621      	mov	r1, r4
 800a720:	4628      	mov	r0, r5
 800a722:	f000 fba1 	bl	800ae68 <_sbrk_r>
 800a726:	1c43      	adds	r3, r0, #1
 800a728:	d103      	bne.n	800a732 <sbrk_aligned+0x26>
 800a72a:	f04f 34ff 	mov.w	r4, #4294967295
 800a72e:	4620      	mov	r0, r4
 800a730:	bd70      	pop	{r4, r5, r6, pc}
 800a732:	1cc4      	adds	r4, r0, #3
 800a734:	f024 0403 	bic.w	r4, r4, #3
 800a738:	42a0      	cmp	r0, r4
 800a73a:	d0f8      	beq.n	800a72e <sbrk_aligned+0x22>
 800a73c:	1a21      	subs	r1, r4, r0
 800a73e:	4628      	mov	r0, r5
 800a740:	f000 fb92 	bl	800ae68 <_sbrk_r>
 800a744:	3001      	adds	r0, #1
 800a746:	d1f2      	bne.n	800a72e <sbrk_aligned+0x22>
 800a748:	e7ef      	b.n	800a72a <sbrk_aligned+0x1e>
 800a74a:	bf00      	nop
 800a74c:	20002040 	.word	0x20002040

0800a750 <_malloc_r>:
 800a750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a754:	1ccd      	adds	r5, r1, #3
 800a756:	f025 0503 	bic.w	r5, r5, #3
 800a75a:	3508      	adds	r5, #8
 800a75c:	2d0c      	cmp	r5, #12
 800a75e:	bf38      	it	cc
 800a760:	250c      	movcc	r5, #12
 800a762:	2d00      	cmp	r5, #0
 800a764:	4606      	mov	r6, r0
 800a766:	db01      	blt.n	800a76c <_malloc_r+0x1c>
 800a768:	42a9      	cmp	r1, r5
 800a76a:	d904      	bls.n	800a776 <_malloc_r+0x26>
 800a76c:	230c      	movs	r3, #12
 800a76e:	6033      	str	r3, [r6, #0]
 800a770:	2000      	movs	r0, #0
 800a772:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a776:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a84c <_malloc_r+0xfc>
 800a77a:	f000 f869 	bl	800a850 <__malloc_lock>
 800a77e:	f8d8 3000 	ldr.w	r3, [r8]
 800a782:	461c      	mov	r4, r3
 800a784:	bb44      	cbnz	r4, 800a7d8 <_malloc_r+0x88>
 800a786:	4629      	mov	r1, r5
 800a788:	4630      	mov	r0, r6
 800a78a:	f7ff ffbf 	bl	800a70c <sbrk_aligned>
 800a78e:	1c43      	adds	r3, r0, #1
 800a790:	4604      	mov	r4, r0
 800a792:	d158      	bne.n	800a846 <_malloc_r+0xf6>
 800a794:	f8d8 4000 	ldr.w	r4, [r8]
 800a798:	4627      	mov	r7, r4
 800a79a:	2f00      	cmp	r7, #0
 800a79c:	d143      	bne.n	800a826 <_malloc_r+0xd6>
 800a79e:	2c00      	cmp	r4, #0
 800a7a0:	d04b      	beq.n	800a83a <_malloc_r+0xea>
 800a7a2:	6823      	ldr	r3, [r4, #0]
 800a7a4:	4639      	mov	r1, r7
 800a7a6:	4630      	mov	r0, r6
 800a7a8:	eb04 0903 	add.w	r9, r4, r3
 800a7ac:	f000 fb5c 	bl	800ae68 <_sbrk_r>
 800a7b0:	4581      	cmp	r9, r0
 800a7b2:	d142      	bne.n	800a83a <_malloc_r+0xea>
 800a7b4:	6821      	ldr	r1, [r4, #0]
 800a7b6:	1a6d      	subs	r5, r5, r1
 800a7b8:	4629      	mov	r1, r5
 800a7ba:	4630      	mov	r0, r6
 800a7bc:	f7ff ffa6 	bl	800a70c <sbrk_aligned>
 800a7c0:	3001      	adds	r0, #1
 800a7c2:	d03a      	beq.n	800a83a <_malloc_r+0xea>
 800a7c4:	6823      	ldr	r3, [r4, #0]
 800a7c6:	442b      	add	r3, r5
 800a7c8:	6023      	str	r3, [r4, #0]
 800a7ca:	f8d8 3000 	ldr.w	r3, [r8]
 800a7ce:	685a      	ldr	r2, [r3, #4]
 800a7d0:	bb62      	cbnz	r2, 800a82c <_malloc_r+0xdc>
 800a7d2:	f8c8 7000 	str.w	r7, [r8]
 800a7d6:	e00f      	b.n	800a7f8 <_malloc_r+0xa8>
 800a7d8:	6822      	ldr	r2, [r4, #0]
 800a7da:	1b52      	subs	r2, r2, r5
 800a7dc:	d420      	bmi.n	800a820 <_malloc_r+0xd0>
 800a7de:	2a0b      	cmp	r2, #11
 800a7e0:	d917      	bls.n	800a812 <_malloc_r+0xc2>
 800a7e2:	1961      	adds	r1, r4, r5
 800a7e4:	42a3      	cmp	r3, r4
 800a7e6:	6025      	str	r5, [r4, #0]
 800a7e8:	bf18      	it	ne
 800a7ea:	6059      	strne	r1, [r3, #4]
 800a7ec:	6863      	ldr	r3, [r4, #4]
 800a7ee:	bf08      	it	eq
 800a7f0:	f8c8 1000 	streq.w	r1, [r8]
 800a7f4:	5162      	str	r2, [r4, r5]
 800a7f6:	604b      	str	r3, [r1, #4]
 800a7f8:	4630      	mov	r0, r6
 800a7fa:	f000 f82f 	bl	800a85c <__malloc_unlock>
 800a7fe:	f104 000b 	add.w	r0, r4, #11
 800a802:	1d23      	adds	r3, r4, #4
 800a804:	f020 0007 	bic.w	r0, r0, #7
 800a808:	1ac2      	subs	r2, r0, r3
 800a80a:	bf1c      	itt	ne
 800a80c:	1a1b      	subne	r3, r3, r0
 800a80e:	50a3      	strne	r3, [r4, r2]
 800a810:	e7af      	b.n	800a772 <_malloc_r+0x22>
 800a812:	6862      	ldr	r2, [r4, #4]
 800a814:	42a3      	cmp	r3, r4
 800a816:	bf0c      	ite	eq
 800a818:	f8c8 2000 	streq.w	r2, [r8]
 800a81c:	605a      	strne	r2, [r3, #4]
 800a81e:	e7eb      	b.n	800a7f8 <_malloc_r+0xa8>
 800a820:	4623      	mov	r3, r4
 800a822:	6864      	ldr	r4, [r4, #4]
 800a824:	e7ae      	b.n	800a784 <_malloc_r+0x34>
 800a826:	463c      	mov	r4, r7
 800a828:	687f      	ldr	r7, [r7, #4]
 800a82a:	e7b6      	b.n	800a79a <_malloc_r+0x4a>
 800a82c:	461a      	mov	r2, r3
 800a82e:	685b      	ldr	r3, [r3, #4]
 800a830:	42a3      	cmp	r3, r4
 800a832:	d1fb      	bne.n	800a82c <_malloc_r+0xdc>
 800a834:	2300      	movs	r3, #0
 800a836:	6053      	str	r3, [r2, #4]
 800a838:	e7de      	b.n	800a7f8 <_malloc_r+0xa8>
 800a83a:	230c      	movs	r3, #12
 800a83c:	6033      	str	r3, [r6, #0]
 800a83e:	4630      	mov	r0, r6
 800a840:	f000 f80c 	bl	800a85c <__malloc_unlock>
 800a844:	e794      	b.n	800a770 <_malloc_r+0x20>
 800a846:	6005      	str	r5, [r0, #0]
 800a848:	e7d6      	b.n	800a7f8 <_malloc_r+0xa8>
 800a84a:	bf00      	nop
 800a84c:	20002044 	.word	0x20002044

0800a850 <__malloc_lock>:
 800a850:	4801      	ldr	r0, [pc, #4]	@ (800a858 <__malloc_lock+0x8>)
 800a852:	f7ff bf01 	b.w	800a658 <__retarget_lock_acquire_recursive>
 800a856:	bf00      	nop
 800a858:	2000203c 	.word	0x2000203c

0800a85c <__malloc_unlock>:
 800a85c:	4801      	ldr	r0, [pc, #4]	@ (800a864 <__malloc_unlock+0x8>)
 800a85e:	f7ff befc 	b.w	800a65a <__retarget_lock_release_recursive>
 800a862:	bf00      	nop
 800a864:	2000203c 	.word	0x2000203c

0800a868 <__ssputs_r>:
 800a868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a86c:	688e      	ldr	r6, [r1, #8]
 800a86e:	461f      	mov	r7, r3
 800a870:	42be      	cmp	r6, r7
 800a872:	680b      	ldr	r3, [r1, #0]
 800a874:	4682      	mov	sl, r0
 800a876:	460c      	mov	r4, r1
 800a878:	4690      	mov	r8, r2
 800a87a:	d82d      	bhi.n	800a8d8 <__ssputs_r+0x70>
 800a87c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a880:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a884:	d026      	beq.n	800a8d4 <__ssputs_r+0x6c>
 800a886:	6965      	ldr	r5, [r4, #20]
 800a888:	6909      	ldr	r1, [r1, #16]
 800a88a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a88e:	eba3 0901 	sub.w	r9, r3, r1
 800a892:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a896:	1c7b      	adds	r3, r7, #1
 800a898:	444b      	add	r3, r9
 800a89a:	106d      	asrs	r5, r5, #1
 800a89c:	429d      	cmp	r5, r3
 800a89e:	bf38      	it	cc
 800a8a0:	461d      	movcc	r5, r3
 800a8a2:	0553      	lsls	r3, r2, #21
 800a8a4:	d527      	bpl.n	800a8f6 <__ssputs_r+0x8e>
 800a8a6:	4629      	mov	r1, r5
 800a8a8:	f7ff ff52 	bl	800a750 <_malloc_r>
 800a8ac:	4606      	mov	r6, r0
 800a8ae:	b360      	cbz	r0, 800a90a <__ssputs_r+0xa2>
 800a8b0:	6921      	ldr	r1, [r4, #16]
 800a8b2:	464a      	mov	r2, r9
 800a8b4:	f7ff fed2 	bl	800a65c <memcpy>
 800a8b8:	89a3      	ldrh	r3, [r4, #12]
 800a8ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a8be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8c2:	81a3      	strh	r3, [r4, #12]
 800a8c4:	6126      	str	r6, [r4, #16]
 800a8c6:	6165      	str	r5, [r4, #20]
 800a8c8:	444e      	add	r6, r9
 800a8ca:	eba5 0509 	sub.w	r5, r5, r9
 800a8ce:	6026      	str	r6, [r4, #0]
 800a8d0:	60a5      	str	r5, [r4, #8]
 800a8d2:	463e      	mov	r6, r7
 800a8d4:	42be      	cmp	r6, r7
 800a8d6:	d900      	bls.n	800a8da <__ssputs_r+0x72>
 800a8d8:	463e      	mov	r6, r7
 800a8da:	6820      	ldr	r0, [r4, #0]
 800a8dc:	4632      	mov	r2, r6
 800a8de:	4641      	mov	r1, r8
 800a8e0:	f000 faa8 	bl	800ae34 <memmove>
 800a8e4:	68a3      	ldr	r3, [r4, #8]
 800a8e6:	1b9b      	subs	r3, r3, r6
 800a8e8:	60a3      	str	r3, [r4, #8]
 800a8ea:	6823      	ldr	r3, [r4, #0]
 800a8ec:	4433      	add	r3, r6
 800a8ee:	6023      	str	r3, [r4, #0]
 800a8f0:	2000      	movs	r0, #0
 800a8f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8f6:	462a      	mov	r2, r5
 800a8f8:	f000 fac6 	bl	800ae88 <_realloc_r>
 800a8fc:	4606      	mov	r6, r0
 800a8fe:	2800      	cmp	r0, #0
 800a900:	d1e0      	bne.n	800a8c4 <__ssputs_r+0x5c>
 800a902:	6921      	ldr	r1, [r4, #16]
 800a904:	4650      	mov	r0, sl
 800a906:	f7ff feb7 	bl	800a678 <_free_r>
 800a90a:	230c      	movs	r3, #12
 800a90c:	f8ca 3000 	str.w	r3, [sl]
 800a910:	89a3      	ldrh	r3, [r4, #12]
 800a912:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a916:	81a3      	strh	r3, [r4, #12]
 800a918:	f04f 30ff 	mov.w	r0, #4294967295
 800a91c:	e7e9      	b.n	800a8f2 <__ssputs_r+0x8a>
	...

0800a920 <_svfiprintf_r>:
 800a920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a924:	4698      	mov	r8, r3
 800a926:	898b      	ldrh	r3, [r1, #12]
 800a928:	061b      	lsls	r3, r3, #24
 800a92a:	b09d      	sub	sp, #116	@ 0x74
 800a92c:	4607      	mov	r7, r0
 800a92e:	460d      	mov	r5, r1
 800a930:	4614      	mov	r4, r2
 800a932:	d510      	bpl.n	800a956 <_svfiprintf_r+0x36>
 800a934:	690b      	ldr	r3, [r1, #16]
 800a936:	b973      	cbnz	r3, 800a956 <_svfiprintf_r+0x36>
 800a938:	2140      	movs	r1, #64	@ 0x40
 800a93a:	f7ff ff09 	bl	800a750 <_malloc_r>
 800a93e:	6028      	str	r0, [r5, #0]
 800a940:	6128      	str	r0, [r5, #16]
 800a942:	b930      	cbnz	r0, 800a952 <_svfiprintf_r+0x32>
 800a944:	230c      	movs	r3, #12
 800a946:	603b      	str	r3, [r7, #0]
 800a948:	f04f 30ff 	mov.w	r0, #4294967295
 800a94c:	b01d      	add	sp, #116	@ 0x74
 800a94e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a952:	2340      	movs	r3, #64	@ 0x40
 800a954:	616b      	str	r3, [r5, #20]
 800a956:	2300      	movs	r3, #0
 800a958:	9309      	str	r3, [sp, #36]	@ 0x24
 800a95a:	2320      	movs	r3, #32
 800a95c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a960:	f8cd 800c 	str.w	r8, [sp, #12]
 800a964:	2330      	movs	r3, #48	@ 0x30
 800a966:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ab04 <_svfiprintf_r+0x1e4>
 800a96a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a96e:	f04f 0901 	mov.w	r9, #1
 800a972:	4623      	mov	r3, r4
 800a974:	469a      	mov	sl, r3
 800a976:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a97a:	b10a      	cbz	r2, 800a980 <_svfiprintf_r+0x60>
 800a97c:	2a25      	cmp	r2, #37	@ 0x25
 800a97e:	d1f9      	bne.n	800a974 <_svfiprintf_r+0x54>
 800a980:	ebba 0b04 	subs.w	fp, sl, r4
 800a984:	d00b      	beq.n	800a99e <_svfiprintf_r+0x7e>
 800a986:	465b      	mov	r3, fp
 800a988:	4622      	mov	r2, r4
 800a98a:	4629      	mov	r1, r5
 800a98c:	4638      	mov	r0, r7
 800a98e:	f7ff ff6b 	bl	800a868 <__ssputs_r>
 800a992:	3001      	adds	r0, #1
 800a994:	f000 80a7 	beq.w	800aae6 <_svfiprintf_r+0x1c6>
 800a998:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a99a:	445a      	add	r2, fp
 800a99c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a99e:	f89a 3000 	ldrb.w	r3, [sl]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	f000 809f 	beq.w	800aae6 <_svfiprintf_r+0x1c6>
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	f04f 32ff 	mov.w	r2, #4294967295
 800a9ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9b2:	f10a 0a01 	add.w	sl, sl, #1
 800a9b6:	9304      	str	r3, [sp, #16]
 800a9b8:	9307      	str	r3, [sp, #28]
 800a9ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a9be:	931a      	str	r3, [sp, #104]	@ 0x68
 800a9c0:	4654      	mov	r4, sl
 800a9c2:	2205      	movs	r2, #5
 800a9c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9c8:	484e      	ldr	r0, [pc, #312]	@ (800ab04 <_svfiprintf_r+0x1e4>)
 800a9ca:	f7f5 fc19 	bl	8000200 <memchr>
 800a9ce:	9a04      	ldr	r2, [sp, #16]
 800a9d0:	b9d8      	cbnz	r0, 800aa0a <_svfiprintf_r+0xea>
 800a9d2:	06d0      	lsls	r0, r2, #27
 800a9d4:	bf44      	itt	mi
 800a9d6:	2320      	movmi	r3, #32
 800a9d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9dc:	0711      	lsls	r1, r2, #28
 800a9de:	bf44      	itt	mi
 800a9e0:	232b      	movmi	r3, #43	@ 0x2b
 800a9e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9e6:	f89a 3000 	ldrb.w	r3, [sl]
 800a9ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9ec:	d015      	beq.n	800aa1a <_svfiprintf_r+0xfa>
 800a9ee:	9a07      	ldr	r2, [sp, #28]
 800a9f0:	4654      	mov	r4, sl
 800a9f2:	2000      	movs	r0, #0
 800a9f4:	f04f 0c0a 	mov.w	ip, #10
 800a9f8:	4621      	mov	r1, r4
 800a9fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9fe:	3b30      	subs	r3, #48	@ 0x30
 800aa00:	2b09      	cmp	r3, #9
 800aa02:	d94b      	bls.n	800aa9c <_svfiprintf_r+0x17c>
 800aa04:	b1b0      	cbz	r0, 800aa34 <_svfiprintf_r+0x114>
 800aa06:	9207      	str	r2, [sp, #28]
 800aa08:	e014      	b.n	800aa34 <_svfiprintf_r+0x114>
 800aa0a:	eba0 0308 	sub.w	r3, r0, r8
 800aa0e:	fa09 f303 	lsl.w	r3, r9, r3
 800aa12:	4313      	orrs	r3, r2
 800aa14:	9304      	str	r3, [sp, #16]
 800aa16:	46a2      	mov	sl, r4
 800aa18:	e7d2      	b.n	800a9c0 <_svfiprintf_r+0xa0>
 800aa1a:	9b03      	ldr	r3, [sp, #12]
 800aa1c:	1d19      	adds	r1, r3, #4
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	9103      	str	r1, [sp, #12]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	bfbb      	ittet	lt
 800aa26:	425b      	neglt	r3, r3
 800aa28:	f042 0202 	orrlt.w	r2, r2, #2
 800aa2c:	9307      	strge	r3, [sp, #28]
 800aa2e:	9307      	strlt	r3, [sp, #28]
 800aa30:	bfb8      	it	lt
 800aa32:	9204      	strlt	r2, [sp, #16]
 800aa34:	7823      	ldrb	r3, [r4, #0]
 800aa36:	2b2e      	cmp	r3, #46	@ 0x2e
 800aa38:	d10a      	bne.n	800aa50 <_svfiprintf_r+0x130>
 800aa3a:	7863      	ldrb	r3, [r4, #1]
 800aa3c:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa3e:	d132      	bne.n	800aaa6 <_svfiprintf_r+0x186>
 800aa40:	9b03      	ldr	r3, [sp, #12]
 800aa42:	1d1a      	adds	r2, r3, #4
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	9203      	str	r2, [sp, #12]
 800aa48:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aa4c:	3402      	adds	r4, #2
 800aa4e:	9305      	str	r3, [sp, #20]
 800aa50:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ab14 <_svfiprintf_r+0x1f4>
 800aa54:	7821      	ldrb	r1, [r4, #0]
 800aa56:	2203      	movs	r2, #3
 800aa58:	4650      	mov	r0, sl
 800aa5a:	f7f5 fbd1 	bl	8000200 <memchr>
 800aa5e:	b138      	cbz	r0, 800aa70 <_svfiprintf_r+0x150>
 800aa60:	9b04      	ldr	r3, [sp, #16]
 800aa62:	eba0 000a 	sub.w	r0, r0, sl
 800aa66:	2240      	movs	r2, #64	@ 0x40
 800aa68:	4082      	lsls	r2, r0
 800aa6a:	4313      	orrs	r3, r2
 800aa6c:	3401      	adds	r4, #1
 800aa6e:	9304      	str	r3, [sp, #16]
 800aa70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa74:	4824      	ldr	r0, [pc, #144]	@ (800ab08 <_svfiprintf_r+0x1e8>)
 800aa76:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aa7a:	2206      	movs	r2, #6
 800aa7c:	f7f5 fbc0 	bl	8000200 <memchr>
 800aa80:	2800      	cmp	r0, #0
 800aa82:	d036      	beq.n	800aaf2 <_svfiprintf_r+0x1d2>
 800aa84:	4b21      	ldr	r3, [pc, #132]	@ (800ab0c <_svfiprintf_r+0x1ec>)
 800aa86:	bb1b      	cbnz	r3, 800aad0 <_svfiprintf_r+0x1b0>
 800aa88:	9b03      	ldr	r3, [sp, #12]
 800aa8a:	3307      	adds	r3, #7
 800aa8c:	f023 0307 	bic.w	r3, r3, #7
 800aa90:	3308      	adds	r3, #8
 800aa92:	9303      	str	r3, [sp, #12]
 800aa94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa96:	4433      	add	r3, r6
 800aa98:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa9a:	e76a      	b.n	800a972 <_svfiprintf_r+0x52>
 800aa9c:	fb0c 3202 	mla	r2, ip, r2, r3
 800aaa0:	460c      	mov	r4, r1
 800aaa2:	2001      	movs	r0, #1
 800aaa4:	e7a8      	b.n	800a9f8 <_svfiprintf_r+0xd8>
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	3401      	adds	r4, #1
 800aaaa:	9305      	str	r3, [sp, #20]
 800aaac:	4619      	mov	r1, r3
 800aaae:	f04f 0c0a 	mov.w	ip, #10
 800aab2:	4620      	mov	r0, r4
 800aab4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aab8:	3a30      	subs	r2, #48	@ 0x30
 800aaba:	2a09      	cmp	r2, #9
 800aabc:	d903      	bls.n	800aac6 <_svfiprintf_r+0x1a6>
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d0c6      	beq.n	800aa50 <_svfiprintf_r+0x130>
 800aac2:	9105      	str	r1, [sp, #20]
 800aac4:	e7c4      	b.n	800aa50 <_svfiprintf_r+0x130>
 800aac6:	fb0c 2101 	mla	r1, ip, r1, r2
 800aaca:	4604      	mov	r4, r0
 800aacc:	2301      	movs	r3, #1
 800aace:	e7f0      	b.n	800aab2 <_svfiprintf_r+0x192>
 800aad0:	ab03      	add	r3, sp, #12
 800aad2:	9300      	str	r3, [sp, #0]
 800aad4:	462a      	mov	r2, r5
 800aad6:	4b0e      	ldr	r3, [pc, #56]	@ (800ab10 <_svfiprintf_r+0x1f0>)
 800aad8:	a904      	add	r1, sp, #16
 800aada:	4638      	mov	r0, r7
 800aadc:	f3af 8000 	nop.w
 800aae0:	1c42      	adds	r2, r0, #1
 800aae2:	4606      	mov	r6, r0
 800aae4:	d1d6      	bne.n	800aa94 <_svfiprintf_r+0x174>
 800aae6:	89ab      	ldrh	r3, [r5, #12]
 800aae8:	065b      	lsls	r3, r3, #25
 800aaea:	f53f af2d 	bmi.w	800a948 <_svfiprintf_r+0x28>
 800aaee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aaf0:	e72c      	b.n	800a94c <_svfiprintf_r+0x2c>
 800aaf2:	ab03      	add	r3, sp, #12
 800aaf4:	9300      	str	r3, [sp, #0]
 800aaf6:	462a      	mov	r2, r5
 800aaf8:	4b05      	ldr	r3, [pc, #20]	@ (800ab10 <_svfiprintf_r+0x1f0>)
 800aafa:	a904      	add	r1, sp, #16
 800aafc:	4638      	mov	r0, r7
 800aafe:	f000 f879 	bl	800abf4 <_printf_i>
 800ab02:	e7ed      	b.n	800aae0 <_svfiprintf_r+0x1c0>
 800ab04:	0800b074 	.word	0x0800b074
 800ab08:	0800b07e 	.word	0x0800b07e
 800ab0c:	00000000 	.word	0x00000000
 800ab10:	0800a869 	.word	0x0800a869
 800ab14:	0800b07a 	.word	0x0800b07a

0800ab18 <_printf_common>:
 800ab18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab1c:	4616      	mov	r6, r2
 800ab1e:	4698      	mov	r8, r3
 800ab20:	688a      	ldr	r2, [r1, #8]
 800ab22:	690b      	ldr	r3, [r1, #16]
 800ab24:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ab28:	4293      	cmp	r3, r2
 800ab2a:	bfb8      	it	lt
 800ab2c:	4613      	movlt	r3, r2
 800ab2e:	6033      	str	r3, [r6, #0]
 800ab30:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ab34:	4607      	mov	r7, r0
 800ab36:	460c      	mov	r4, r1
 800ab38:	b10a      	cbz	r2, 800ab3e <_printf_common+0x26>
 800ab3a:	3301      	adds	r3, #1
 800ab3c:	6033      	str	r3, [r6, #0]
 800ab3e:	6823      	ldr	r3, [r4, #0]
 800ab40:	0699      	lsls	r1, r3, #26
 800ab42:	bf42      	ittt	mi
 800ab44:	6833      	ldrmi	r3, [r6, #0]
 800ab46:	3302      	addmi	r3, #2
 800ab48:	6033      	strmi	r3, [r6, #0]
 800ab4a:	6825      	ldr	r5, [r4, #0]
 800ab4c:	f015 0506 	ands.w	r5, r5, #6
 800ab50:	d106      	bne.n	800ab60 <_printf_common+0x48>
 800ab52:	f104 0a19 	add.w	sl, r4, #25
 800ab56:	68e3      	ldr	r3, [r4, #12]
 800ab58:	6832      	ldr	r2, [r6, #0]
 800ab5a:	1a9b      	subs	r3, r3, r2
 800ab5c:	42ab      	cmp	r3, r5
 800ab5e:	dc26      	bgt.n	800abae <_printf_common+0x96>
 800ab60:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ab64:	6822      	ldr	r2, [r4, #0]
 800ab66:	3b00      	subs	r3, #0
 800ab68:	bf18      	it	ne
 800ab6a:	2301      	movne	r3, #1
 800ab6c:	0692      	lsls	r2, r2, #26
 800ab6e:	d42b      	bmi.n	800abc8 <_printf_common+0xb0>
 800ab70:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ab74:	4641      	mov	r1, r8
 800ab76:	4638      	mov	r0, r7
 800ab78:	47c8      	blx	r9
 800ab7a:	3001      	adds	r0, #1
 800ab7c:	d01e      	beq.n	800abbc <_printf_common+0xa4>
 800ab7e:	6823      	ldr	r3, [r4, #0]
 800ab80:	6922      	ldr	r2, [r4, #16]
 800ab82:	f003 0306 	and.w	r3, r3, #6
 800ab86:	2b04      	cmp	r3, #4
 800ab88:	bf02      	ittt	eq
 800ab8a:	68e5      	ldreq	r5, [r4, #12]
 800ab8c:	6833      	ldreq	r3, [r6, #0]
 800ab8e:	1aed      	subeq	r5, r5, r3
 800ab90:	68a3      	ldr	r3, [r4, #8]
 800ab92:	bf0c      	ite	eq
 800ab94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab98:	2500      	movne	r5, #0
 800ab9a:	4293      	cmp	r3, r2
 800ab9c:	bfc4      	itt	gt
 800ab9e:	1a9b      	subgt	r3, r3, r2
 800aba0:	18ed      	addgt	r5, r5, r3
 800aba2:	2600      	movs	r6, #0
 800aba4:	341a      	adds	r4, #26
 800aba6:	42b5      	cmp	r5, r6
 800aba8:	d11a      	bne.n	800abe0 <_printf_common+0xc8>
 800abaa:	2000      	movs	r0, #0
 800abac:	e008      	b.n	800abc0 <_printf_common+0xa8>
 800abae:	2301      	movs	r3, #1
 800abb0:	4652      	mov	r2, sl
 800abb2:	4641      	mov	r1, r8
 800abb4:	4638      	mov	r0, r7
 800abb6:	47c8      	blx	r9
 800abb8:	3001      	adds	r0, #1
 800abba:	d103      	bne.n	800abc4 <_printf_common+0xac>
 800abbc:	f04f 30ff 	mov.w	r0, #4294967295
 800abc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abc4:	3501      	adds	r5, #1
 800abc6:	e7c6      	b.n	800ab56 <_printf_common+0x3e>
 800abc8:	18e1      	adds	r1, r4, r3
 800abca:	1c5a      	adds	r2, r3, #1
 800abcc:	2030      	movs	r0, #48	@ 0x30
 800abce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800abd2:	4422      	add	r2, r4
 800abd4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800abd8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800abdc:	3302      	adds	r3, #2
 800abde:	e7c7      	b.n	800ab70 <_printf_common+0x58>
 800abe0:	2301      	movs	r3, #1
 800abe2:	4622      	mov	r2, r4
 800abe4:	4641      	mov	r1, r8
 800abe6:	4638      	mov	r0, r7
 800abe8:	47c8      	blx	r9
 800abea:	3001      	adds	r0, #1
 800abec:	d0e6      	beq.n	800abbc <_printf_common+0xa4>
 800abee:	3601      	adds	r6, #1
 800abf0:	e7d9      	b.n	800aba6 <_printf_common+0x8e>
	...

0800abf4 <_printf_i>:
 800abf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800abf8:	7e0f      	ldrb	r7, [r1, #24]
 800abfa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800abfc:	2f78      	cmp	r7, #120	@ 0x78
 800abfe:	4691      	mov	r9, r2
 800ac00:	4680      	mov	r8, r0
 800ac02:	460c      	mov	r4, r1
 800ac04:	469a      	mov	sl, r3
 800ac06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ac0a:	d807      	bhi.n	800ac1c <_printf_i+0x28>
 800ac0c:	2f62      	cmp	r7, #98	@ 0x62
 800ac0e:	d80a      	bhi.n	800ac26 <_printf_i+0x32>
 800ac10:	2f00      	cmp	r7, #0
 800ac12:	f000 80d2 	beq.w	800adba <_printf_i+0x1c6>
 800ac16:	2f58      	cmp	r7, #88	@ 0x58
 800ac18:	f000 80b9 	beq.w	800ad8e <_printf_i+0x19a>
 800ac1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ac20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ac24:	e03a      	b.n	800ac9c <_printf_i+0xa8>
 800ac26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ac2a:	2b15      	cmp	r3, #21
 800ac2c:	d8f6      	bhi.n	800ac1c <_printf_i+0x28>
 800ac2e:	a101      	add	r1, pc, #4	@ (adr r1, 800ac34 <_printf_i+0x40>)
 800ac30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ac34:	0800ac8d 	.word	0x0800ac8d
 800ac38:	0800aca1 	.word	0x0800aca1
 800ac3c:	0800ac1d 	.word	0x0800ac1d
 800ac40:	0800ac1d 	.word	0x0800ac1d
 800ac44:	0800ac1d 	.word	0x0800ac1d
 800ac48:	0800ac1d 	.word	0x0800ac1d
 800ac4c:	0800aca1 	.word	0x0800aca1
 800ac50:	0800ac1d 	.word	0x0800ac1d
 800ac54:	0800ac1d 	.word	0x0800ac1d
 800ac58:	0800ac1d 	.word	0x0800ac1d
 800ac5c:	0800ac1d 	.word	0x0800ac1d
 800ac60:	0800ada1 	.word	0x0800ada1
 800ac64:	0800accb 	.word	0x0800accb
 800ac68:	0800ad5b 	.word	0x0800ad5b
 800ac6c:	0800ac1d 	.word	0x0800ac1d
 800ac70:	0800ac1d 	.word	0x0800ac1d
 800ac74:	0800adc3 	.word	0x0800adc3
 800ac78:	0800ac1d 	.word	0x0800ac1d
 800ac7c:	0800accb 	.word	0x0800accb
 800ac80:	0800ac1d 	.word	0x0800ac1d
 800ac84:	0800ac1d 	.word	0x0800ac1d
 800ac88:	0800ad63 	.word	0x0800ad63
 800ac8c:	6833      	ldr	r3, [r6, #0]
 800ac8e:	1d1a      	adds	r2, r3, #4
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	6032      	str	r2, [r6, #0]
 800ac94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ac98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ac9c:	2301      	movs	r3, #1
 800ac9e:	e09d      	b.n	800addc <_printf_i+0x1e8>
 800aca0:	6833      	ldr	r3, [r6, #0]
 800aca2:	6820      	ldr	r0, [r4, #0]
 800aca4:	1d19      	adds	r1, r3, #4
 800aca6:	6031      	str	r1, [r6, #0]
 800aca8:	0606      	lsls	r6, r0, #24
 800acaa:	d501      	bpl.n	800acb0 <_printf_i+0xbc>
 800acac:	681d      	ldr	r5, [r3, #0]
 800acae:	e003      	b.n	800acb8 <_printf_i+0xc4>
 800acb0:	0645      	lsls	r5, r0, #25
 800acb2:	d5fb      	bpl.n	800acac <_printf_i+0xb8>
 800acb4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800acb8:	2d00      	cmp	r5, #0
 800acba:	da03      	bge.n	800acc4 <_printf_i+0xd0>
 800acbc:	232d      	movs	r3, #45	@ 0x2d
 800acbe:	426d      	negs	r5, r5
 800acc0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800acc4:	4859      	ldr	r0, [pc, #356]	@ (800ae2c <_printf_i+0x238>)
 800acc6:	230a      	movs	r3, #10
 800acc8:	e011      	b.n	800acee <_printf_i+0xfa>
 800acca:	6821      	ldr	r1, [r4, #0]
 800accc:	6833      	ldr	r3, [r6, #0]
 800acce:	0608      	lsls	r0, r1, #24
 800acd0:	f853 5b04 	ldr.w	r5, [r3], #4
 800acd4:	d402      	bmi.n	800acdc <_printf_i+0xe8>
 800acd6:	0649      	lsls	r1, r1, #25
 800acd8:	bf48      	it	mi
 800acda:	b2ad      	uxthmi	r5, r5
 800acdc:	2f6f      	cmp	r7, #111	@ 0x6f
 800acde:	4853      	ldr	r0, [pc, #332]	@ (800ae2c <_printf_i+0x238>)
 800ace0:	6033      	str	r3, [r6, #0]
 800ace2:	bf14      	ite	ne
 800ace4:	230a      	movne	r3, #10
 800ace6:	2308      	moveq	r3, #8
 800ace8:	2100      	movs	r1, #0
 800acea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800acee:	6866      	ldr	r6, [r4, #4]
 800acf0:	60a6      	str	r6, [r4, #8]
 800acf2:	2e00      	cmp	r6, #0
 800acf4:	bfa2      	ittt	ge
 800acf6:	6821      	ldrge	r1, [r4, #0]
 800acf8:	f021 0104 	bicge.w	r1, r1, #4
 800acfc:	6021      	strge	r1, [r4, #0]
 800acfe:	b90d      	cbnz	r5, 800ad04 <_printf_i+0x110>
 800ad00:	2e00      	cmp	r6, #0
 800ad02:	d04b      	beq.n	800ad9c <_printf_i+0x1a8>
 800ad04:	4616      	mov	r6, r2
 800ad06:	fbb5 f1f3 	udiv	r1, r5, r3
 800ad0a:	fb03 5711 	mls	r7, r3, r1, r5
 800ad0e:	5dc7      	ldrb	r7, [r0, r7]
 800ad10:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ad14:	462f      	mov	r7, r5
 800ad16:	42bb      	cmp	r3, r7
 800ad18:	460d      	mov	r5, r1
 800ad1a:	d9f4      	bls.n	800ad06 <_printf_i+0x112>
 800ad1c:	2b08      	cmp	r3, #8
 800ad1e:	d10b      	bne.n	800ad38 <_printf_i+0x144>
 800ad20:	6823      	ldr	r3, [r4, #0]
 800ad22:	07df      	lsls	r7, r3, #31
 800ad24:	d508      	bpl.n	800ad38 <_printf_i+0x144>
 800ad26:	6923      	ldr	r3, [r4, #16]
 800ad28:	6861      	ldr	r1, [r4, #4]
 800ad2a:	4299      	cmp	r1, r3
 800ad2c:	bfde      	ittt	le
 800ad2e:	2330      	movle	r3, #48	@ 0x30
 800ad30:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ad34:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ad38:	1b92      	subs	r2, r2, r6
 800ad3a:	6122      	str	r2, [r4, #16]
 800ad3c:	f8cd a000 	str.w	sl, [sp]
 800ad40:	464b      	mov	r3, r9
 800ad42:	aa03      	add	r2, sp, #12
 800ad44:	4621      	mov	r1, r4
 800ad46:	4640      	mov	r0, r8
 800ad48:	f7ff fee6 	bl	800ab18 <_printf_common>
 800ad4c:	3001      	adds	r0, #1
 800ad4e:	d14a      	bne.n	800ade6 <_printf_i+0x1f2>
 800ad50:	f04f 30ff 	mov.w	r0, #4294967295
 800ad54:	b004      	add	sp, #16
 800ad56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad5a:	6823      	ldr	r3, [r4, #0]
 800ad5c:	f043 0320 	orr.w	r3, r3, #32
 800ad60:	6023      	str	r3, [r4, #0]
 800ad62:	4833      	ldr	r0, [pc, #204]	@ (800ae30 <_printf_i+0x23c>)
 800ad64:	2778      	movs	r7, #120	@ 0x78
 800ad66:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ad6a:	6823      	ldr	r3, [r4, #0]
 800ad6c:	6831      	ldr	r1, [r6, #0]
 800ad6e:	061f      	lsls	r7, r3, #24
 800ad70:	f851 5b04 	ldr.w	r5, [r1], #4
 800ad74:	d402      	bmi.n	800ad7c <_printf_i+0x188>
 800ad76:	065f      	lsls	r7, r3, #25
 800ad78:	bf48      	it	mi
 800ad7a:	b2ad      	uxthmi	r5, r5
 800ad7c:	6031      	str	r1, [r6, #0]
 800ad7e:	07d9      	lsls	r1, r3, #31
 800ad80:	bf44      	itt	mi
 800ad82:	f043 0320 	orrmi.w	r3, r3, #32
 800ad86:	6023      	strmi	r3, [r4, #0]
 800ad88:	b11d      	cbz	r5, 800ad92 <_printf_i+0x19e>
 800ad8a:	2310      	movs	r3, #16
 800ad8c:	e7ac      	b.n	800ace8 <_printf_i+0xf4>
 800ad8e:	4827      	ldr	r0, [pc, #156]	@ (800ae2c <_printf_i+0x238>)
 800ad90:	e7e9      	b.n	800ad66 <_printf_i+0x172>
 800ad92:	6823      	ldr	r3, [r4, #0]
 800ad94:	f023 0320 	bic.w	r3, r3, #32
 800ad98:	6023      	str	r3, [r4, #0]
 800ad9a:	e7f6      	b.n	800ad8a <_printf_i+0x196>
 800ad9c:	4616      	mov	r6, r2
 800ad9e:	e7bd      	b.n	800ad1c <_printf_i+0x128>
 800ada0:	6833      	ldr	r3, [r6, #0]
 800ada2:	6825      	ldr	r5, [r4, #0]
 800ada4:	6961      	ldr	r1, [r4, #20]
 800ada6:	1d18      	adds	r0, r3, #4
 800ada8:	6030      	str	r0, [r6, #0]
 800adaa:	062e      	lsls	r6, r5, #24
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	d501      	bpl.n	800adb4 <_printf_i+0x1c0>
 800adb0:	6019      	str	r1, [r3, #0]
 800adb2:	e002      	b.n	800adba <_printf_i+0x1c6>
 800adb4:	0668      	lsls	r0, r5, #25
 800adb6:	d5fb      	bpl.n	800adb0 <_printf_i+0x1bc>
 800adb8:	8019      	strh	r1, [r3, #0]
 800adba:	2300      	movs	r3, #0
 800adbc:	6123      	str	r3, [r4, #16]
 800adbe:	4616      	mov	r6, r2
 800adc0:	e7bc      	b.n	800ad3c <_printf_i+0x148>
 800adc2:	6833      	ldr	r3, [r6, #0]
 800adc4:	1d1a      	adds	r2, r3, #4
 800adc6:	6032      	str	r2, [r6, #0]
 800adc8:	681e      	ldr	r6, [r3, #0]
 800adca:	6862      	ldr	r2, [r4, #4]
 800adcc:	2100      	movs	r1, #0
 800adce:	4630      	mov	r0, r6
 800add0:	f7f5 fa16 	bl	8000200 <memchr>
 800add4:	b108      	cbz	r0, 800adda <_printf_i+0x1e6>
 800add6:	1b80      	subs	r0, r0, r6
 800add8:	6060      	str	r0, [r4, #4]
 800adda:	6863      	ldr	r3, [r4, #4]
 800addc:	6123      	str	r3, [r4, #16]
 800adde:	2300      	movs	r3, #0
 800ade0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ade4:	e7aa      	b.n	800ad3c <_printf_i+0x148>
 800ade6:	6923      	ldr	r3, [r4, #16]
 800ade8:	4632      	mov	r2, r6
 800adea:	4649      	mov	r1, r9
 800adec:	4640      	mov	r0, r8
 800adee:	47d0      	blx	sl
 800adf0:	3001      	adds	r0, #1
 800adf2:	d0ad      	beq.n	800ad50 <_printf_i+0x15c>
 800adf4:	6823      	ldr	r3, [r4, #0]
 800adf6:	079b      	lsls	r3, r3, #30
 800adf8:	d413      	bmi.n	800ae22 <_printf_i+0x22e>
 800adfa:	68e0      	ldr	r0, [r4, #12]
 800adfc:	9b03      	ldr	r3, [sp, #12]
 800adfe:	4298      	cmp	r0, r3
 800ae00:	bfb8      	it	lt
 800ae02:	4618      	movlt	r0, r3
 800ae04:	e7a6      	b.n	800ad54 <_printf_i+0x160>
 800ae06:	2301      	movs	r3, #1
 800ae08:	4632      	mov	r2, r6
 800ae0a:	4649      	mov	r1, r9
 800ae0c:	4640      	mov	r0, r8
 800ae0e:	47d0      	blx	sl
 800ae10:	3001      	adds	r0, #1
 800ae12:	d09d      	beq.n	800ad50 <_printf_i+0x15c>
 800ae14:	3501      	adds	r5, #1
 800ae16:	68e3      	ldr	r3, [r4, #12]
 800ae18:	9903      	ldr	r1, [sp, #12]
 800ae1a:	1a5b      	subs	r3, r3, r1
 800ae1c:	42ab      	cmp	r3, r5
 800ae1e:	dcf2      	bgt.n	800ae06 <_printf_i+0x212>
 800ae20:	e7eb      	b.n	800adfa <_printf_i+0x206>
 800ae22:	2500      	movs	r5, #0
 800ae24:	f104 0619 	add.w	r6, r4, #25
 800ae28:	e7f5      	b.n	800ae16 <_printf_i+0x222>
 800ae2a:	bf00      	nop
 800ae2c:	0800b085 	.word	0x0800b085
 800ae30:	0800b096 	.word	0x0800b096

0800ae34 <memmove>:
 800ae34:	4288      	cmp	r0, r1
 800ae36:	b510      	push	{r4, lr}
 800ae38:	eb01 0402 	add.w	r4, r1, r2
 800ae3c:	d902      	bls.n	800ae44 <memmove+0x10>
 800ae3e:	4284      	cmp	r4, r0
 800ae40:	4623      	mov	r3, r4
 800ae42:	d807      	bhi.n	800ae54 <memmove+0x20>
 800ae44:	1e43      	subs	r3, r0, #1
 800ae46:	42a1      	cmp	r1, r4
 800ae48:	d008      	beq.n	800ae5c <memmove+0x28>
 800ae4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ae4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ae52:	e7f8      	b.n	800ae46 <memmove+0x12>
 800ae54:	4402      	add	r2, r0
 800ae56:	4601      	mov	r1, r0
 800ae58:	428a      	cmp	r2, r1
 800ae5a:	d100      	bne.n	800ae5e <memmove+0x2a>
 800ae5c:	bd10      	pop	{r4, pc}
 800ae5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ae62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ae66:	e7f7      	b.n	800ae58 <memmove+0x24>

0800ae68 <_sbrk_r>:
 800ae68:	b538      	push	{r3, r4, r5, lr}
 800ae6a:	4d06      	ldr	r5, [pc, #24]	@ (800ae84 <_sbrk_r+0x1c>)
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	4604      	mov	r4, r0
 800ae70:	4608      	mov	r0, r1
 800ae72:	602b      	str	r3, [r5, #0]
 800ae74:	f7f6 fdae 	bl	80019d4 <_sbrk>
 800ae78:	1c43      	adds	r3, r0, #1
 800ae7a:	d102      	bne.n	800ae82 <_sbrk_r+0x1a>
 800ae7c:	682b      	ldr	r3, [r5, #0]
 800ae7e:	b103      	cbz	r3, 800ae82 <_sbrk_r+0x1a>
 800ae80:	6023      	str	r3, [r4, #0]
 800ae82:	bd38      	pop	{r3, r4, r5, pc}
 800ae84:	20002038 	.word	0x20002038

0800ae88 <_realloc_r>:
 800ae88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae8c:	4680      	mov	r8, r0
 800ae8e:	4615      	mov	r5, r2
 800ae90:	460c      	mov	r4, r1
 800ae92:	b921      	cbnz	r1, 800ae9e <_realloc_r+0x16>
 800ae94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae98:	4611      	mov	r1, r2
 800ae9a:	f7ff bc59 	b.w	800a750 <_malloc_r>
 800ae9e:	b92a      	cbnz	r2, 800aeac <_realloc_r+0x24>
 800aea0:	f7ff fbea 	bl	800a678 <_free_r>
 800aea4:	2400      	movs	r4, #0
 800aea6:	4620      	mov	r0, r4
 800aea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aeac:	f000 f81a 	bl	800aee4 <_malloc_usable_size_r>
 800aeb0:	4285      	cmp	r5, r0
 800aeb2:	4606      	mov	r6, r0
 800aeb4:	d802      	bhi.n	800aebc <_realloc_r+0x34>
 800aeb6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800aeba:	d8f4      	bhi.n	800aea6 <_realloc_r+0x1e>
 800aebc:	4629      	mov	r1, r5
 800aebe:	4640      	mov	r0, r8
 800aec0:	f7ff fc46 	bl	800a750 <_malloc_r>
 800aec4:	4607      	mov	r7, r0
 800aec6:	2800      	cmp	r0, #0
 800aec8:	d0ec      	beq.n	800aea4 <_realloc_r+0x1c>
 800aeca:	42b5      	cmp	r5, r6
 800aecc:	462a      	mov	r2, r5
 800aece:	4621      	mov	r1, r4
 800aed0:	bf28      	it	cs
 800aed2:	4632      	movcs	r2, r6
 800aed4:	f7ff fbc2 	bl	800a65c <memcpy>
 800aed8:	4621      	mov	r1, r4
 800aeda:	4640      	mov	r0, r8
 800aedc:	f7ff fbcc 	bl	800a678 <_free_r>
 800aee0:	463c      	mov	r4, r7
 800aee2:	e7e0      	b.n	800aea6 <_realloc_r+0x1e>

0800aee4 <_malloc_usable_size_r>:
 800aee4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aee8:	1f18      	subs	r0, r3, #4
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	bfbc      	itt	lt
 800aeee:	580b      	ldrlt	r3, [r1, r0]
 800aef0:	18c0      	addlt	r0, r0, r3
 800aef2:	4770      	bx	lr

0800aef4 <_init>:
 800aef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aef6:	bf00      	nop
 800aef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aefa:	bc08      	pop	{r3}
 800aefc:	469e      	mov	lr, r3
 800aefe:	4770      	bx	lr

0800af00 <_fini>:
 800af00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af02:	bf00      	nop
 800af04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af06:	bc08      	pop	{r3}
 800af08:	469e      	mov	lr, r3
 800af0a:	4770      	bx	lr
