# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica_4_Avanzada.srcs/sources_1/imports/sources_1/imports/new/comparador.vhd" \
"../../../../Practica_4_Avanzada.srcs/sources_1/imports/sources_1/new/controller.vhd" \
"../../../../Practica_4_Avanzada.srcs/sources_1/imports/sources_1/new/counter_n.vhd" \
"../../../../Practica_4_Avanzada.srcs/sources_1/imports/sources_1/new/data_path.vhd" \
"../../../../Practica_4_Avanzada.srcs/sources_1/imports/sources_1/new/divisor_ent.vhd" \
"../../../../Practica_4_Avanzada.srcs/sources_1/imports/sources_1/new/reg_SIPO_left.vhd" \
"../../../../Practica_4_Avanzada.srcs/sources_1/imports/sources_1/new/reg_SIPO_right.vhd" \
"../../../../Practica_4_Avanzada.srcs/sources_1/imports/sources_1/new/registro.vhd" \
"../../../../Practica_4_Avanzada.srcs/sources_1/imports/sources_1/new/sumrest.vhd" \
"../../../../Practica_4_Avanzada.srcs/sim_1/imports/new/tb_divisor_sec.vhd" \

# Do not sort compile order
nosort
