###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Wed May  4 16:40:29 2016
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin I0/DATA/CALL/\previous_write_reg[4] /CLK 
Endpoint:   I0/DATA/CALL/\previous_write_reg[4] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/DATA/CALL/WRITE/\rollover_reg[4] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.061
+ Hold                          0.061
+ Phase Shift                   0.000
= Required Time                 3.122
  Arrival Time                  3.663
  Slack Time                    0.541
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -0.441 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -0.281 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.152 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    0.700 | 
     | nclk__L3_I1                         | A ^ -> Y v     | INVX8  | 0.435 | 0.430 |   1.671 |    1.130 | 
     | nclk__L4_I4                         | A v -> Y ^     | INVX8  | 0.399 | 0.404 |   2.075 |    1.534 | 
     | nclk__L5_I15                        | A ^ -> Y v     | INVX8  | 0.235 | 0.225 |   2.300 |    1.759 | 
     | nclk__L6_I28                        | A v -> Y ^     | INVX8  | 0.178 | 0.205 |   2.505 |    1.964 | 
     | nclk__L7_I49                        | A ^ -> Y v     | INVX8  | 0.276 | 0.263 |   2.768 |    2.227 | 
     | nclk__L8_I193                       | A v -> Y ^     | INVX8  | 0.309 | 0.270 |   3.038 |    2.497 | 
     | I0/DATA/CALL/WRITE/\rollover_reg[4] | CLK ^ -> Q v   | DFFSR  | 0.175 | 0.624 |   3.662 |    3.121 | 
     | I0/DATA/CALL/\previous_write_reg[4] | D v            | DFFSR  | 0.175 | 0.001 |   3.663 |    3.122 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |    0.641 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.800 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    1.234 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.782 | 
     | nclk__L3_I1                         | A ^ -> Y v     | INVX8  | 0.435 | 0.430 |   1.671 |    2.212 | 
     | nclk__L4_I4                         | A v -> Y ^     | INVX8  | 0.399 | 0.404 |   2.075 |    2.616 | 
     | nclk__L5_I15                        | A ^ -> Y v     | INVX8  | 0.235 | 0.225 |   2.300 |    2.841 | 
     | nclk__L6_I28                        | A v -> Y ^     | INVX8  | 0.178 | 0.205 |   2.505 |    3.046 | 
     | nclk__L7_I49                        | A ^ -> Y v     | INVX8  | 0.276 | 0.263 |   2.768 |    3.309 | 
     | nclk__L8_I193                       | A v -> Y ^     | INVX8  | 0.309 | 0.270 |   3.038 |    3.578 | 
     | I0/DATA/CALL/\previous_write_reg[4] | CLK ^          | DFFSR  | 0.313 | 0.023 |   3.061 |    3.602 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin I0/SLOW_DATA/DATA_SLOW/fast_enable_reg/CLK 
Endpoint:   I0/SLOW_DATA/DATA_SLOW/fast_enable_reg/D     (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SLOW_DATA/DATA_SLOW/previous_enable_reg/Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.035
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 3.112
  Arrival Time                  3.707
  Slack Time                    0.594
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.494 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -0.335 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.099 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    0.646 | 
     | nclk__L3_I0                                | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.106 | 
     | nclk__L4_I1                                | A v -> Y ^     | INVX8  | 0.264 | 0.306 |   2.006 |    1.412 | 
     | nclk__L5_I3                                | A ^ -> Y v     | INVX8  | 0.204 | 0.198 |   2.204 |    1.610 | 
     | nclk__L6_I7                                | A v -> Y ^     | INVX8  | 0.234 | 0.237 |   2.441 |    1.847 | 
     | nclk__L7_I18                               | A ^ -> Y v     | INVX8  | 0.294 | 0.294 |   2.736 |    2.141 | 
     | nclk__L8_I75                               | A v -> Y ^     | INVX8  | 0.317 | 0.290 |   3.026 |    2.432 | 
     | I0/SLOW_DATA/DATA_SLOW/previous_enable_reg | CLK ^ -> Q ^   | DFFSR  | 0.119 | 0.521 |   3.547 |    2.952 | 
     | I0/SLOW_DATA/DATA_SLOW/U5                  | A ^ -> Y v     | NOR2X1 | 0.097 | 0.160 |   3.706 |    3.112 | 
     | I0/SLOW_DATA/DATA_SLOW/fast_enable_reg     | D v            | DFFSR  | 0.097 | 0.000 |   3.707 |    3.112 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.161 |       |   0.100 |    0.694 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.854 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    1.288 | 
     | nclk__L2_I0                            | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.835 | 
     | nclk__L3_I0                            | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    2.295 | 
     | nclk__L4_I1                            | A v -> Y ^     | INVX8  | 0.264 | 0.306 |   2.006 |    2.600 | 
     | nclk__L5_I3                            | A ^ -> Y v     | INVX8  | 0.204 | 0.198 |   2.204 |    2.799 | 
     | nclk__L6_I7                            | A v -> Y ^     | INVX8  | 0.234 | 0.237 |   2.441 |    3.036 | 
     | nclk__L7_I18                           | A ^ -> Y v     | INVX8  | 0.294 | 0.294 |   2.736 |    3.330 | 
     | nclk__L8_I75                           | A v -> Y ^     | INVX8  | 0.317 | 0.290 |   3.026 |    3.620 | 
     | I0/SLOW_DATA/DATA_SLOW/fast_enable_reg | CLK ^          | DFFSR  | 0.323 | 0.009 |   3.035 |    3.629 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin I0/SLOW_PID/PID_SLOW/fast_enable_reg/CLK 
Endpoint:   I0/SLOW_PID/PID_SLOW/fast_enable_reg/D     (v) checked with  
leading edge of 'clk'
Beginpoint: I0/SLOW_PID/PID_SLOW/previous_enable_reg/Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.147
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 3.223
  Arrival Time                  3.828
  Slack Time                    0.605
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -0.505 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -0.345 | 
     | nclk__L1_I0                              | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.088 | 
     | nclk__L2_I0                              | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    0.636 | 
     | nclk__L3_I0                              | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.095 | 
     | nclk__L4_I0                              | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    1.432 | 
     | nclk__L5_I1                              | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    1.644 | 
     | nclk__L6_I2                              | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    1.935 | 
     | nclk__L7_I7                              | A ^ -> Y v     | INVX8  | 0.316 | 0.300 |   2.840 |    2.235 | 
     | nclk__L8_I32                             | A v -> Y ^     | INVX8  | 0.320 | 0.297 |   3.137 |    2.532 | 
     | I0/SLOW_PID/PID_SLOW/previous_enable_reg | CLK ^ -> Q ^   | DFFSR  | 0.122 | 0.525 |   3.662 |    3.057 | 
     | I0/SLOW_PID/PID_SLOW/U5                  | A ^ -> Y v     | NOR2X1 | 0.109 | 0.165 |   3.827 |    3.222 | 
     | I0/SLOW_PID/PID_SLOW/fast_enable_reg     | D v            | DFFSR  | 0.109 | 0.000 |   3.828 |    3.223 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.161 |       |   0.100 |    0.705 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.865 | 
     | nclk__L1_I0                          | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    1.298 | 
     | nclk__L2_I0                          | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.846 | 
     | nclk__L3_I0                          | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    2.305 | 
     | nclk__L4_I0                          | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.642 | 
     | nclk__L5_I1                          | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.853 | 
     | nclk__L6_I2                          | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    3.145 | 
     | nclk__L7_I7                          | A ^ -> Y v     | INVX8  | 0.316 | 0.300 |   2.840 |    3.445 | 
     | nclk__L8_I32                         | A v -> Y ^     | INVX8  | 0.320 | 0.297 |   3.137 |    3.742 | 
     | I0/SLOW_PID/PID_SLOW/fast_enable_reg | CLK ^          | DFFSR  | 0.326 | 0.010 |   3.147 |    3.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[76] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[76] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[76] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.091
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.988
  Arrival Time                  3.607
  Slack Time                    0.619
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |   -0.519 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.360 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.074 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.622 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.052 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.456 | 
     | nclk__L5_I15                      | A ^ -> Y v     | INVX8    | 0.235 | 0.225 |   2.300 |    1.681 | 
     | nclk__L6_I27                      | A v -> Y ^     | INVX8    | 0.234 | 0.241 |   2.540 |    1.921 | 
     | nclk__L7_I47                      | A ^ -> Y v     | INVX8    | 0.291 | 0.270 |   2.811 |    2.192 | 
     | nclk__L8_I185                     | A v -> Y ^     | INVX8    | 0.264 | 0.271 |   3.081 |    2.462 | 
     | I0/AES/keySched/\schedule_reg[76] | CLK ^ -> Q ^   | DFFPOSX1 | 0.181 | 0.326 |   3.407 |    2.788 | 
     | I0/AES/keySched/U2478             | B ^ -> Y v     | MUX2X1   | 0.116 | 0.111 |   3.518 |    2.899 | 
     | I0/AES/keySched/U2477             | A v -> Y ^     | INVX1    | 0.087 | 0.089 |   3.607 |    2.988 | 
     | I0/AES/keySched/\schedule_reg[76] | D ^            | DFFPOSX1 | 0.087 | 0.000 |   3.607 |    2.988 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |    0.719 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.879 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.312 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.860 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.290 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.694 | 
     | nclk__L5_I15                      | A ^ -> Y v     | INVX8    | 0.235 | 0.225 |   2.300 |    2.919 | 
     | nclk__L6_I27                      | A v -> Y ^     | INVX8    | 0.234 | 0.241 |   2.540 |    3.160 | 
     | nclk__L7_I47                      | A ^ -> Y v     | INVX8    | 0.291 | 0.270 |   2.811 |    3.430 | 
     | nclk__L8_I185                     | A v -> Y ^     | INVX8    | 0.264 | 0.271 |   3.081 |    3.701 | 
     | I0/AES/keySched/\schedule_reg[76] | CLK ^          | DFFPOSX1 | 0.267 | 0.010 |   3.091 |    3.710 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin I0/SLOW_ND/ND_SLOW/fast_enable_reg/CLK 
Endpoint:   I0/SLOW_ND/ND_SLOW/fast_enable_reg/D     (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/SLOW_ND/ND_SLOW/previous_enable_reg/Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.144
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 3.218
  Arrival Time                  3.839
  Slack Time                    0.621
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.161 |       |   0.100 |   -0.521 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -0.361 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.073 | 
     | nclk__L2_I0                            | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    0.620 | 
     | nclk__L3_I0                            | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.080 | 
     | nclk__L4_I0                            | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    1.417 | 
     | nclk__L5_I1                            | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    1.628 | 
     | nclk__L6_I2                            | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    1.919 | 
     | nclk__L7_I7                            | A ^ -> Y v     | INVX8  | 0.316 | 0.300 |   2.840 |    2.219 | 
     | nclk__L8_I32                           | A v -> Y ^     | INVX8  | 0.320 | 0.297 |   3.137 |    2.517 | 
     | I0/SLOW_ND/ND_SLOW/previous_enable_reg | CLK ^ -> Q ^   | DFFSR  | 0.122 | 0.525 |   3.662 |    3.041 | 
     | I0/SLOW_ND/ND_SLOW/U5                  | A ^ -> Y v     | NOR2X1 | 0.117 | 0.176 |   3.838 |    3.218 | 
     | I0/SLOW_ND/ND_SLOW/fast_enable_reg     | D v            | DFFSR  | 0.117 | 0.000 |   3.839 |    3.218 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.161 |       |   0.100 |    0.721 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.880 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    1.314 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.861 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    2.321 | 
     | nclk__L4_I0                        | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.658 | 
     | nclk__L5_I1                        | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.869 | 
     | nclk__L6_I2                        | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    3.160 | 
     | nclk__L7_I7                        | A ^ -> Y v     | INVX8  | 0.316 | 0.300 |   2.840 |    3.460 | 
     | nclk__L8_I32                       | A v -> Y ^     | INVX8  | 0.320 | 0.297 |   3.137 |    3.758 | 
     | I0/SLOW_ND/ND_SLOW/fast_enable_reg | CLK ^          | DFFSR  | 0.324 | 0.006 |   3.144 |    3.764 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[1061] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[1061] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[1061] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.035
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.932
  Arrival Time                  3.555
  Slack Time                    0.623
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |          |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^          |          | 0.161 |       |   0.100 |   -0.523 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.364 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.070 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.618 | 
     | nclk__L3_I0                         | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    1.077 | 
     | nclk__L4_I2                         | A v -> Y ^     | INVX8    | 0.405 | 0.396 |   2.096 |    1.473 | 
     | nclk__L5_I6                         | A ^ -> Y v     | INVX8    | 0.237 | 0.239 |   2.335 |    1.712 | 
     | nclk__L6_I13                        | A v -> Y ^     | INVX8    | 0.132 | 0.162 |   2.498 |    1.874 | 
     | nclk__L7_I25                        | A ^ -> Y v     | INVX8    | 0.320 | 0.250 |   2.748 |    2.125 | 
     | nclk__L8_I102                       | A v -> Y ^     | INVX8    | 0.271 | 0.273 |   3.021 |    2.398 | 
     | I0/AES/keySched/\schedule_reg[1061] | CLK ^ -> Q ^   | DFFPOSX1 | 0.182 | 0.332 |   3.353 |    2.730 | 
     | I0/AES/keySched/U1136               | B ^ -> Y v     | MUX2X1   | 0.124 | 0.111 |   3.464 |    2.841 | 
     | I0/AES/keySched/U1135               | A v -> Y ^     | INVX1    | 0.089 | 0.091 |   3.555 |    2.932 | 
     | I0/AES/keySched/\schedule_reg[1061] | D ^            | DFFPOSX1 | 0.089 | 0.000 |   3.555 |    2.932 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |          |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^          |          | 0.161 |       |   0.100 |    0.723 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.883 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.316 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.864 | 
     | nclk__L3_I0                         | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    2.323 | 
     | nclk__L4_I2                         | A v -> Y ^     | INVX8    | 0.405 | 0.396 |   2.096 |    2.719 | 
     | nclk__L5_I6                         | A ^ -> Y v     | INVX8    | 0.237 | 0.239 |   2.335 |    2.958 | 
     | nclk__L6_I13                        | A v -> Y ^     | INVX8    | 0.132 | 0.162 |   2.498 |    3.121 | 
     | nclk__L7_I25                        | A ^ -> Y v     | INVX8    | 0.320 | 0.250 |   2.748 |    3.371 | 
     | nclk__L8_I102                       | A v -> Y ^     | INVX8    | 0.271 | 0.273 |   3.021 |    3.644 | 
     | I0/AES/keySched/\schedule_reg[1061] | CLK ^          | DFFPOSX1 | 0.273 | 0.014 |   3.035 |    3.658 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[312] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[312] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[312] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.999
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.896
  Arrival Time                  3.519
  Slack Time                    0.623
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.523 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.364 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.070 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.617 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.048 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.452 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    1.677 | 
     | nclk__L6_I21                       | A v -> Y ^     | INVX8    | 0.154 | 0.187 |   2.487 |    1.864 | 
     | nclk__L7_I39                       | A ^ -> Y v     | INVX8    | 0.282 | 0.243 |   2.730 |    2.106 | 
     | nclk__L8_I155                      | A v -> Y ^     | INVX8    | 0.271 | 0.259 |   2.988 |    2.365 | 
     | I0/AES/keySched/\schedule_reg[312] | CLK ^ -> Q ^   | DFFPOSX1 | 0.181 | 0.328 |   3.316 |    2.693 | 
     | I0/AES/keySched/U1934              | B ^ -> Y v     | MUX2X1   | 0.119 | 0.111 |   3.427 |    2.803 | 
     | I0/AES/keySched/U1933              | A v -> Y ^     | INVX1    | 0.090 | 0.092 |   3.519 |    2.895 | 
     | I0/AES/keySched/\schedule_reg[312] | D ^            | DFFPOSX1 | 0.090 | 0.000 |   3.519 |    2.896 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.723 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.883 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.317 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.864 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.294 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.699 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    2.924 | 
     | nclk__L6_I21                       | A v -> Y ^     | INVX8    | 0.154 | 0.187 |   2.487 |    3.110 | 
     | nclk__L7_I39                       | A ^ -> Y v     | INVX8    | 0.282 | 0.243 |   2.730 |    3.353 | 
     | nclk__L8_I155                      | A v -> Y ^     | INVX8    | 0.271 | 0.259 |   2.988 |    3.612 | 
     | I0/AES/keySched/\schedule_reg[312] | CLK ^          | DFFPOSX1 | 0.275 | 0.011 |   2.999 |    3.622 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[534] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[534] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[534] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.983
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 2.879
  Arrival Time                  3.503
  Slack Time                    0.624
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.524 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.364 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.070 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.617 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.047 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    1.433 | 
     | nclk__L5_I11                       | A ^ -> Y v     | INVX8    | 0.254 | 0.247 |   2.304 |    1.680 | 
     | nclk__L6_I20                       | A v -> Y ^     | INVX8    | 0.145 | 0.164 |   2.468 |    1.844 | 
     | nclk__L7_I38                       | A ^ -> Y v     | INVX8    | 0.279 | 0.236 |   2.704 |    2.080 | 
     | nclk__L8_I153                      | A v -> Y ^     | INVX8    | 0.281 | 0.273 |   2.977 |    2.354 | 
     | I0/AES/keySched/\schedule_reg[534] | CLK ^ -> Q ^   | DFFPOSX1 | 0.182 | 0.325 |   3.302 |    2.678 | 
     | I0/AES/keySched/U1770              | B ^ -> Y v     | MUX2X1   | 0.120 | 0.112 |   3.414 |    2.790 | 
     | I0/AES/keySched/U1769              | A v -> Y ^     | INVX1    | 0.087 | 0.089 |   3.503 |    2.879 | 
     | I0/AES/keySched/\schedule_reg[534] | D ^            | DFFPOSX1 | 0.087 | 0.000 |   3.503 |    2.879 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.724 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.883 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.317 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.864 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.295 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    2.681 | 
     | nclk__L5_I11                       | A ^ -> Y v     | INVX8    | 0.254 | 0.247 |   2.304 |    2.927 | 
     | nclk__L6_I20                       | A v -> Y ^     | INVX8    | 0.145 | 0.164 |   2.468 |    3.092 | 
     | nclk__L7_I38                       | A ^ -> Y v     | INVX8    | 0.279 | 0.236 |   2.704 |    3.328 | 
     | nclk__L8_I153                      | A v -> Y ^     | INVX8    | 0.281 | 0.273 |   2.977 |    3.601 | 
     | I0/AES/keySched/\schedule_reg[534] | CLK ^          | DFFPOSX1 | 0.282 | 0.006 |   2.983 |    3.607 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[447] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[447] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[447] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.106
+ Hold                         -0.105
+ Phase Shift                   0.000
= Required Time                 3.002
  Arrival Time                  3.625
  Slack Time                    0.624
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.524 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.364 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.070 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.617 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.047 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    1.433 | 
     | nclk__L5_I11                       | A ^ -> Y v     | INVX8    | 0.254 | 0.247 |   2.304 |    1.680 | 
     | nclk__L6_I19                       | A v -> Y ^     | INVX8    | 0.217 | 0.219 |   2.522 |    1.899 | 
     | nclk__L7_I36                       | A ^ -> Y v     | INVX8    | 0.297 | 0.289 |   2.811 |    2.187 | 
     | nclk__L8_I143                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   3.095 |    2.471 | 
     | I0/AES/keySched/\schedule_reg[447] | CLK ^ -> Q ^   | DFFPOSX1 | 0.182 | 0.331 |   3.426 |    2.802 | 
     | I0/AES/keySched/U1814              | B ^ -> Y v     | MUX2X1   | 0.115 | 0.111 |   3.536 |    2.913 | 
     | I0/AES/keySched/U1813              | A v -> Y ^     | INVX1    | 0.087 | 0.089 |   3.625 |    3.001 | 
     | I0/AES/keySched/\schedule_reg[447] | D ^            | DFFPOSX1 | 0.087 | 0.000 |   3.625 |    3.002 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.724 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.883 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.317 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.864 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.295 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    2.681 | 
     | nclk__L5_I11                       | A ^ -> Y v     | INVX8    | 0.254 | 0.247 |   2.304 |    2.927 | 
     | nclk__L6_I19                       | A v -> Y ^     | INVX8    | 0.217 | 0.219 |   2.522 |    3.146 | 
     | nclk__L7_I36                       | A ^ -> Y v     | INVX8    | 0.297 | 0.289 |   2.811 |    3.435 | 
     | nclk__L8_I143                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   3.095 |    3.719 | 
     | I0/AES/keySched/\schedule_reg[447] | CLK ^          | DFFPOSX1 | 0.300 | 0.011 |   3.106 |    3.730 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[179] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[179] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[179] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.982
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.879
  Arrival Time                  3.502
  Slack Time                    0.624
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.524 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.364 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.070 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.617 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.047 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.452 | 
     | nclk__L5_I14                       | A ^ -> Y v     | INVX8    | 0.232 | 0.230 |   2.305 |    1.681 | 
     | nclk__L6_I26                       | A v -> Y ^     | INVX8    | 0.142 | 0.168 |   2.473 |    1.849 | 
     | nclk__L7_I46                       | A ^ -> Y v     | INVX8    | 0.280 | 0.233 |   2.706 |    2.082 | 
     | nclk__L8_I179                      | A v -> Y ^     | INVX8    | 0.267 | 0.267 |   2.973 |    2.349 | 
     | I0/AES/keySched/\schedule_reg[179] | CLK ^ -> Q ^   | DFFPOSX1 | 0.186 | 0.330 |   3.303 |    2.679 | 
     | I0/AES/keySched/U2652              | B ^ -> Y v     | MUX2X1   | 0.116 | 0.111 |   3.414 |    2.790 | 
     | I0/AES/keySched/U2651              | A v -> Y ^     | INVX1    | 0.087 | 0.089 |   3.502 |    2.878 | 
     | I0/AES/keySched/\schedule_reg[179] | D ^            | DFFPOSX1 | 0.087 | 0.000 |   3.502 |    2.879 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.724 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.883 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.317 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.864 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.295 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.699 | 
     | nclk__L5_I14                       | A ^ -> Y v     | INVX8    | 0.232 | 0.230 |   2.305 |    2.929 | 
     | nclk__L6_I26                       | A v -> Y ^     | INVX8    | 0.142 | 0.168 |   2.473 |    3.097 | 
     | nclk__L7_I46                       | A ^ -> Y v     | INVX8    | 0.280 | 0.233 |   2.706 |    3.330 | 
     | nclk__L8_I179                      | A v -> Y ^     | INVX8    | 0.267 | 0.267 |   2.973 |    3.596 | 
     | I0/AES/keySched/\schedule_reg[179] | CLK ^          | DFFPOSX1 | 0.268 | 0.009 |   2.982 |    3.606 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[14] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[14] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[14] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.061
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 2.960
  Arrival Time                  3.584
  Slack Time                    0.624
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |   -0.524 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.364 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.069 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.617 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.047 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.451 | 
     | nclk__L5_I13                      | A ^ -> Y v     | INVX8    | 0.236 | 0.223 |   2.299 |    1.675 | 
     | nclk__L6_I23                      | A v -> Y ^     | INVX8    | 0.172 | 0.208 |   2.506 |    1.883 | 
     | nclk__L7_I43                      | A ^ -> Y v     | INVX8    | 0.279 | 0.247 |   2.754 |    2.130 | 
     | nclk__L8_I170                     | A v -> Y ^     | INVX8    | 0.330 | 0.296 |   3.050 |    2.426 | 
     | I0/AES/keySched/\schedule_reg[14] | CLK ^ -> Q ^   | DFFPOSX1 | 0.183 | 0.333 |   3.384 |    2.760 | 
     | I0/AES/keySched/U2354             | B ^ -> Y v     | MUX2X1   | 0.120 | 0.110 |   3.494 |    2.870 | 
     | I0/AES/keySched/U2353             | A v -> Y ^     | INVX1    | 0.088 | 0.090 |   3.584 |    2.960 | 
     | I0/AES/keySched/\schedule_reg[14] | D ^            | DFFPOSX1 | 0.088 | 0.000 |   3.584 |    2.960 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |    0.724 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.883 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.317 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.865 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.295 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.699 | 
     | nclk__L5_I13                      | A ^ -> Y v     | INVX8    | 0.236 | 0.223 |   2.299 |    2.923 | 
     | nclk__L6_I23                      | A v -> Y ^     | INVX8    | 0.172 | 0.208 |   2.506 |    3.130 | 
     | nclk__L7_I43                      | A ^ -> Y v     | INVX8    | 0.279 | 0.247 |   2.754 |    3.378 | 
     | nclk__L8_I170                     | A v -> Y ^     | INVX8    | 0.330 | 0.296 |   3.050 |    3.674 | 
     | I0/AES/keySched/\schedule_reg[14] | CLK ^          | DFFPOSX1 | 0.336 | 0.011 |   3.061 |    3.685 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[94] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[94] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[94] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.030
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.927
  Arrival Time                  3.550
  Slack Time                    0.624
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |   -0.524 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.364 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.069 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.617 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.047 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.451 | 
     | nclk__L5_I13                      | A ^ -> Y v     | INVX8    | 0.236 | 0.223 |   2.299 |    1.675 | 
     | nclk__L6_I23                      | A v -> Y ^     | INVX8    | 0.172 | 0.208 |   2.506 |    1.883 | 
     | nclk__L7_I42                      | A ^ -> Y v     | INVX8    | 0.275 | 0.207 |   2.713 |    2.089 | 
     | nclk__L8_I165                     | A v -> Y ^     | INVX8    | 0.260 | 0.297 |   3.010 |    2.386 | 
     | I0/AES/keySched/\schedule_reg[94] | CLK ^ -> Q ^   | DFFPOSX1 | 0.184 | 0.339 |   3.349 |    2.725 | 
     | I0/AES/keySched/U2514             | B ^ -> Y v     | MUX2X1   | 0.117 | 0.113 |   3.462 |    2.838 | 
     | I0/AES/keySched/U2513             | A v -> Y ^     | INVX1    | 0.086 | 0.088 |   3.550 |    2.926 | 
     | I0/AES/keySched/\schedule_reg[94] | D ^            | DFFPOSX1 | 0.086 | 0.000 |   3.550 |    2.927 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |    0.724 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.884 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.317 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.865 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.295 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.699 | 
     | nclk__L5_I13                      | A ^ -> Y v     | INVX8    | 0.236 | 0.223 |   2.299 |    2.923 | 
     | nclk__L6_I23                      | A v -> Y ^     | INVX8    | 0.172 | 0.208 |   2.506 |    3.130 | 
     | nclk__L7_I42                      | A ^ -> Y v     | INVX8    | 0.275 | 0.207 |   2.713 |    3.337 | 
     | nclk__L8_I165                     | A v -> Y ^     | INVX8    | 0.260 | 0.297 |   3.010 |    3.634 | 
     | I0/AES/keySched/\schedule_reg[94] | CLK ^          | DFFPOSX1 | 0.265 | 0.019 |   3.030 |    3.653 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[217] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[217] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[217] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.995
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.893
  Arrival Time                  3.517
  Slack Time                    0.624
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.524 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.365 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.069 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.616 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.047 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.451 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    1.676 | 
     | nclk__L6_I22                       | A v -> Y ^     | INVX8    | 0.169 | 0.204 |   2.505 |    1.880 | 
     | nclk__L7_I40                       | A ^ -> Y v     | INVX8    | 0.262 | 0.219 |   2.724 |    2.099 | 
     | nclk__L8_I158                      | A v -> Y ^     | INVX8    | 0.264 | 0.262 |   2.986 |    2.362 | 
     | I0/AES/keySched/\schedule_reg[217] | CLK ^ -> Q ^   | DFFPOSX1 | 0.183 | 0.328 |   3.314 |    2.689 | 
     | I0/AES/keySched/U2712              | B ^ -> Y v     | MUX2X1   | 0.115 | 0.111 |   3.425 |    2.800 | 
     | I0/AES/keySched/U2711              | A v -> Y ^     | INVX1    | 0.091 | 0.092 |   3.517 |    2.892 | 
     | I0/AES/keySched/\schedule_reg[217] | D ^            | DFFPOSX1 | 0.091 | 0.000 |   3.517 |    2.893 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.724 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.884 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.318 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.865 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.295 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.700 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    2.925 | 
     | nclk__L6_I22                       | A v -> Y ^     | INVX8    | 0.169 | 0.204 |   2.505 |    3.129 | 
     | nclk__L7_I40                       | A ^ -> Y v     | INVX8    | 0.262 | 0.219 |   2.724 |    3.348 | 
     | nclk__L8_I158                      | A v -> Y ^     | INVX8    | 0.264 | 0.262 |   2.986 |    3.610 | 
     | I0/AES/keySched/\schedule_reg[217] | CLK ^          | DFFPOSX1 | 0.266 | 0.009 |   2.995 |    3.620 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[355] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[355] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[355] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.041
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 2.937
  Arrival Time                  3.561
  Slack Time                    0.624
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.524 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.365 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.069 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.616 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.047 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.451 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    1.676 | 
     | nclk__L6_I22                       | A v -> Y ^     | INVX8    | 0.169 | 0.204 |   2.505 |    1.880 | 
     | nclk__L7_I41                       | A ^ -> Y v     | INVX8    | 0.256 | 0.193 |   2.697 |    2.073 | 
     | nclk__L8_I161                      | A v -> Y ^     | INVX8    | 0.291 | 0.337 |   3.034 |    2.410 | 
     | I0/AES/keySched/\schedule_reg[355] | CLK ^ -> Q ^   | DFFPOSX1 | 0.182 | 0.326 |   3.360 |    2.736 | 
     | I0/AES/keySched/U2196              | B ^ -> Y v     | MUX2X1   | 0.117 | 0.112 |   3.472 |    2.848 | 
     | I0/AES/keySched/U2195              | A v -> Y ^     | INVX1    | 0.086 | 0.089 |   3.561 |    2.936 | 
     | I0/AES/keySched/\schedule_reg[355] | D ^            | DFFPOSX1 | 0.086 | 0.000 |   3.561 |    2.937 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.724 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.884 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.318 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.865 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.295 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.700 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    2.925 | 
     | nclk__L6_I22                       | A v -> Y ^     | INVX8    | 0.169 | 0.204 |   2.505 |    3.129 | 
     | nclk__L7_I41                       | A ^ -> Y v     | INVX8    | 0.256 | 0.193 |   2.697 |    3.322 | 
     | nclk__L8_I161                      | A v -> Y ^     | INVX8    | 0.291 | 0.337 |   3.034 |    3.658 | 
     | I0/AES/keySched/\schedule_reg[355] | CLK ^          | DFFPOSX1 | 0.292 | 0.007 |   3.041 |    3.665 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[310] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[310] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[310] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.031
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.928
  Arrival Time                  3.553
  Slack Time                    0.625
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.525 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.365 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.069 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.616 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.046 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.451 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    1.676 | 
     | nclk__L6_I21                       | A v -> Y ^     | INVX8    | 0.154 | 0.187 |   2.487 |    1.862 | 
     | nclk__L7_I39                       | A ^ -> Y v     | INVX8    | 0.282 | 0.243 |   2.730 |    2.105 | 
     | nclk__L8_I154                      | A v -> Y ^     | INVX8    | 0.311 | 0.290 |   3.020 |    2.395 | 
     | I0/AES/keySched/\schedule_reg[310] | CLK ^ -> Q ^   | DFFPOSX1 | 0.183 | 0.333 |   3.353 |    2.728 | 
     | I0/AES/keySched/U2834              | B ^ -> Y v     | MUX2X1   | 0.118 | 0.111 |   3.463 |    2.839 | 
     | I0/AES/keySched/U2833              | A v -> Y ^     | INVX1    | 0.087 | 0.089 |   3.553 |    2.928 | 
     | I0/AES/keySched/\schedule_reg[310] | D ^            | DFFPOSX1 | 0.087 | 0.000 |   3.553 |    2.928 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.724 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.884 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.318 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.865 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.295 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.700 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    2.925 | 
     | nclk__L6_I21                       | A v -> Y ^     | INVX8    | 0.154 | 0.187 |   2.487 |    3.112 | 
     | nclk__L7_I39                       | A ^ -> Y v     | INVX8    | 0.282 | 0.243 |   2.730 |    3.354 | 
     | nclk__L8_I154                      | A v -> Y ^     | INVX8    | 0.311 | 0.290 |   3.020 |    3.644 | 
     | I0/AES/keySched/\schedule_reg[310] | CLK ^          | DFFPOSX1 | 0.317 | 0.012 |   3.031 |    3.656 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[60] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[60] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[60] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.136
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 3.032
  Arrival Time                  3.657
  Slack Time                    0.625
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |   -0.525 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.366 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.068 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.616 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.046 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.450 | 
     | nclk__L5_I15                      | A ^ -> Y v     | INVX8    | 0.235 | 0.225 |   2.300 |    1.675 | 
     | nclk__L6_I27                      | A v -> Y ^     | INVX8    | 0.234 | 0.241 |   2.540 |    1.915 | 
     | nclk__L7_I48                      | A ^ -> Y v     | INVX8    | 0.324 | 0.287 |   2.827 |    2.202 | 
     | nclk__L8_I186                     | A v -> Y ^     | INVX8    | 0.304 | 0.301 |   3.128 |    2.503 | 
     | I0/AES/keySched/\schedule_reg[60] | CLK ^ -> Q ^   | DFFPOSX1 | 0.183 | 0.328 |   3.456 |    2.831 | 
     | I0/AES/keySched/U2446             | B ^ -> Y v     | MUX2X1   | 0.118 | 0.111 |   3.567 |    2.942 | 
     | I0/AES/keySched/U2445             | A v -> Y ^     | INVX1    | 0.087 | 0.089 |   3.656 |    3.031 | 
     | I0/AES/keySched/\schedule_reg[60] | D ^            | DFFPOSX1 | 0.087 | 0.000 |   3.657 |    3.032 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |    0.725 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.885 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.318 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.866 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.296 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.700 | 
     | nclk__L5_I15                      | A ^ -> Y v     | INVX8    | 0.235 | 0.225 |   2.300 |    2.925 | 
     | nclk__L6_I27                      | A v -> Y ^     | INVX8    | 0.234 | 0.241 |   2.540 |    3.166 | 
     | nclk__L7_I48                      | A ^ -> Y v     | INVX8    | 0.324 | 0.287 |   2.827 |    3.453 | 
     | nclk__L8_I186                     | A v -> Y ^     | INVX8    | 0.304 | 0.301 |   3.128 |    3.754 | 
     | I0/AES/keySched/\schedule_reg[60] | CLK ^          | DFFPOSX1 | 0.307 | 0.007 |   3.136 |    3.761 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[576] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[576] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[576] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.016
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.913
  Arrival Time                  3.538
  Slack Time                    0.625
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.525 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.366 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.068 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.615 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.046 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    1.431 | 
     | nclk__L5_I8                        | A ^ -> Y v     | INVX8    | 0.201 | 0.206 |   2.263 |    1.637 | 
     | nclk__L6_I16                       | A v -> Y ^     | INVX8    | 0.253 | 0.223 |   2.486 |    1.861 | 
     | nclk__L7_I29                       | A ^ -> Y v     | INVX8    | 0.281 | 0.245 |   2.731 |    2.106 | 
     | nclk__L8_I118                      | A v -> Y ^     | INVX8    | 0.269 | 0.273 |   3.005 |    2.379 | 
     | I0/AES/keySched/\schedule_reg[576] | CLK ^ -> Q ^   | DFFPOSX1 | 0.181 | 0.328 |   3.333 |    2.707 | 
     | I0/AES/keySched/U2250              | B ^ -> Y v     | MUX2X1   | 0.126 | 0.114 |   3.447 |    2.822 | 
     | I0/AES/keySched/U2249              | A v -> Y ^     | INVX1    | 0.088 | 0.091 |   3.538 |    2.912 | 
     | I0/AES/keySched/\schedule_reg[576] | D ^            | DFFPOSX1 | 0.088 | 0.000 |   3.538 |    2.913 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.725 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.885 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.319 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.866 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.296 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    2.682 | 
     | nclk__L5_I8                        | A ^ -> Y v     | INVX8    | 0.201 | 0.206 |   2.263 |    2.888 | 
     | nclk__L6_I16                       | A v -> Y ^     | INVX8    | 0.253 | 0.223 |   2.486 |    3.111 | 
     | nclk__L7_I29                       | A ^ -> Y v     | INVX8    | 0.281 | 0.245 |   2.731 |    3.357 | 
     | nclk__L8_I118                      | A v -> Y ^     | INVX8    | 0.269 | 0.273 |   3.005 |    3.630 | 
     | I0/AES/keySched/\schedule_reg[576] | CLK ^          | DFFPOSX1 | 0.270 | 0.011 |   3.016 |    3.641 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[530] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[530] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[530] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.970
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.867
  Arrival Time                  3.492
  Slack Time                    0.625
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.525 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.366 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.068 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.615 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.046 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    1.431 | 
     | nclk__L5_I11                       | A ^ -> Y v     | INVX8    | 0.254 | 0.247 |   2.304 |    1.678 | 
     | nclk__L6_I20                       | A v -> Y ^     | INVX8    | 0.145 | 0.164 |   2.468 |    1.842 | 
     | nclk__L7_I38                       | A ^ -> Y v     | INVX8    | 0.279 | 0.236 |   2.704 |    2.078 | 
     | nclk__L8_I150                      | A v -> Y ^     | INVX8    | 0.264 | 0.255 |   2.959 |    2.334 | 
     | I0/AES/keySched/\schedule_reg[530] | CLK ^ -> Q ^   | DFFPOSX1 | 0.184 | 0.330 |   3.289 |    2.664 | 
     | I0/AES/keySched/U1778              | B ^ -> Y v     | MUX2X1   | 0.120 | 0.112 |   3.401 |    2.775 | 
     | I0/AES/keySched/U1777              | A v -> Y ^     | INVX1    | 0.089 | 0.091 |   3.492 |    2.867 | 
     | I0/AES/keySched/\schedule_reg[530] | D ^            | DFFPOSX1 | 0.089 | 0.000 |   3.492 |    2.867 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.725 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.885 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.319 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.866 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.296 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    2.682 | 
     | nclk__L5_I11                       | A ^ -> Y v     | INVX8    | 0.254 | 0.247 |   2.304 |    2.929 | 
     | nclk__L6_I20                       | A v -> Y ^     | INVX8    | 0.145 | 0.164 |   2.468 |    3.093 | 
     | nclk__L7_I38                       | A ^ -> Y v     | INVX8    | 0.279 | 0.236 |   2.704 |    3.329 | 
     | nclk__L8_I150                      | A v -> Y ^     | INVX8    | 0.264 | 0.255 |   2.959 |    3.585 | 
     | I0/AES/keySched/\schedule_reg[530] | CLK ^          | DFFPOSX1 | 0.267 | 0.010 |   2.970 |    3.595 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[1337] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[1337] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[1337] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.001
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 2.898
  Arrival Time                  3.523
  Slack Time                    0.626
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |          |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^          |          | 0.161 |       |   0.100 |   -0.526 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.366 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.068 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.615 | 
     | nclk__L3_I0                         | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    1.075 | 
     | nclk__L4_I1                         | A v -> Y ^     | INVX8    | 0.264 | 0.306 |   2.006 |    1.380 | 
     | nclk__L5_I3                         | A ^ -> Y v     | INVX8    | 0.204 | 0.198 |   2.204 |    1.579 | 
     | nclk__L6_I6                         | A v -> Y ^     | INVX8    | 0.224 | 0.233 |   2.438 |    1.812 | 
     | nclk__L7_I15                        | A ^ -> Y v     | INVX8    | 0.287 | 0.272 |   2.709 |    2.084 | 
     | nclk__L8_I64                        | A v -> Y ^     | INVX8    | 0.280 | 0.277 |   2.986 |    2.360 | 
     | I0/AES/keySched/\schedule_reg[1337] | CLK ^ -> Q ^   | DFFPOSX1 | 0.186 | 0.338 |   3.324 |    2.698 | 
     | I0/AES/keySched/U182                | B ^ -> Y v     | MUX2X1   | 0.115 | 0.111 |   3.435 |    2.809 | 
     | I0/AES/keySched/U181                | A v -> Y ^     | INVX1    | 0.086 | 0.088 |   3.523 |    2.897 | 
     | I0/AES/keySched/\schedule_reg[1337] | D ^            | DFFPOSX1 | 0.086 | 0.000 |   3.523 |    2.898 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |          |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^          |          | 0.161 |       |   0.100 |    0.726 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.885 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.319 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.866 | 
     | nclk__L3_I0                         | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    2.326 | 
     | nclk__L4_I1                         | A v -> Y ^     | INVX8    | 0.264 | 0.306 |   2.006 |    2.632 | 
     | nclk__L5_I3                         | A ^ -> Y v     | INVX8    | 0.204 | 0.198 |   2.204 |    2.830 | 
     | nclk__L6_I6                         | A v -> Y ^     | INVX8    | 0.224 | 0.233 |   2.438 |    3.064 | 
     | nclk__L7_I15                        | A ^ -> Y v     | INVX8    | 0.287 | 0.272 |   2.709 |    3.335 | 
     | nclk__L8_I64                        | A v -> Y ^     | INVX8    | 0.280 | 0.277 |   2.986 |    3.612 | 
     | I0/AES/keySched/\schedule_reg[1337] | CLK ^          | DFFPOSX1 | 0.282 | 0.015 |   3.001 |    3.627 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[1148] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[1148] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[1148] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.026
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.922
  Arrival Time                  3.549
  Slack Time                    0.626
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |          |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^          |          | 0.161 |       |   0.100 |   -0.526 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.367 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.067 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.614 | 
     | nclk__L3_I0                         | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    1.074 | 
     | nclk__L4_I2                         | A v -> Y ^     | INVX8    | 0.405 | 0.396 |   2.096 |    1.470 | 
     | nclk__L5_I5                         | A ^ -> Y v     | INVX8    | 0.235 | 0.231 |   2.327 |    1.701 | 
     | nclk__L6_I10                        | A v -> Y ^     | INVX8    | 0.164 | 0.188 |   2.515 |    1.889 | 
     | nclk__L7_I22                        | A ^ -> Y v     | INVX8    | 0.264 | 0.234 |   2.749 |    2.122 | 
     | nclk__L8_I90                        | A v -> Y ^     | INVX8    | 0.268 | 0.251 |   3.000 |    2.373 | 
     | I0/AES/keySched/\schedule_reg[1148] | CLK ^ -> Q ^   | DFFPOSX1 | 0.183 | 0.345 |   3.345 |    2.719 | 
     | I0/AES/keySched/U562                | B ^ -> Y v     | MUX2X1   | 0.122 | 0.113 |   3.458 |    2.832 | 
     | I0/AES/keySched/U561                | A v -> Y ^     | INVX1    | 0.088 | 0.090 |   3.548 |    2.922 | 
     | I0/AES/keySched/\schedule_reg[1148] | D ^            | DFFPOSX1 | 0.088 | 0.000 |   3.549 |    2.922 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |          |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^          |          | 0.161 |       |   0.100 |    0.726 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.886 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.320 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.867 | 
     | nclk__L3_I0                         | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    2.327 | 
     | nclk__L4_I2                         | A v -> Y ^     | INVX8    | 0.405 | 0.396 |   2.096 |    2.723 | 
     | nclk__L5_I5                         | A ^ -> Y v     | INVX8    | 0.235 | 0.231 |   2.327 |    2.954 | 
     | nclk__L6_I10                        | A v -> Y ^     | INVX8    | 0.164 | 0.188 |   2.515 |    3.141 | 
     | nclk__L7_I22                        | A ^ -> Y v     | INVX8    | 0.264 | 0.234 |   2.749 |    3.375 | 
     | nclk__L8_I90                        | A v -> Y ^     | INVX8    | 0.268 | 0.251 |   3.000 |    3.626 | 
     | I0/AES/keySched/\schedule_reg[1148] | CLK ^          | DFFPOSX1 | 0.276 | 0.026 |   3.026 |    3.652 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[300] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[300] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[300] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.045
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 2.944
  Arrival Time                  3.571
  Slack Time                    0.627
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.527 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.367 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.067 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.614 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.044 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.449 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    1.673 | 
     | nclk__L6_I21                       | A v -> Y ^     | INVX8    | 0.154 | 0.187 |   2.487 |    1.860 | 
     | nclk__L7_I39                       | A ^ -> Y v     | INVX8    | 0.282 | 0.243 |   2.730 |    2.103 | 
     | nclk__L8_I157                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   3.020 |    2.393 | 
     | I0/AES/keySched/\schedule_reg[300] | CLK ^ -> Q ^   | DFFPOSX1 | 0.185 | 0.350 |   3.370 |    2.743 | 
     | I0/AES/keySched/U2814              | B ^ -> Y v     | MUX2X1   | 0.117 | 0.111 |   3.481 |    2.854 | 
     | I0/AES/keySched/U2813              | A v -> Y ^     | INVX1    | 0.088 | 0.089 |   3.570 |    2.944 | 
     | I0/AES/keySched/\schedule_reg[300] | D ^            | DFFPOSX1 | 0.088 | 0.000 |   3.571 |    2.944 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.727 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.886 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.320 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.867 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.298 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.702 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    2.927 | 
     | nclk__L6_I21                       | A v -> Y ^     | INVX8    | 0.154 | 0.187 |   2.487 |    3.114 | 
     | nclk__L7_I39                       | A ^ -> Y v     | INVX8    | 0.282 | 0.243 |   2.730 |    3.356 | 
     | nclk__L8_I157                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   3.020 |    3.646 | 
     | I0/AES/keySched/\schedule_reg[300] | CLK ^          | DFFPOSX1 | 0.331 | 0.026 |   3.045 |    3.672 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[527] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[527] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[527] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.025
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.922
  Arrival Time                  3.549
  Slack Time                    0.627
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.527 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.367 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.066 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.614 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.044 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    1.430 | 
     | nclk__L5_I8                        | A ^ -> Y v     | INVX8    | 0.201 | 0.206 |   2.263 |    1.636 | 
     | nclk__L6_I16                       | A v -> Y ^     | INVX8    | 0.253 | 0.223 |   2.486 |    1.859 | 
     | nclk__L7_I30                       | A ^ -> Y v     | INVX8    | 0.294 | 0.279 |   2.765 |    2.138 | 
     | nclk__L8_I123                      | A v -> Y ^     | INVX8    | 0.268 | 0.253 |   3.018 |    2.391 | 
     | I0/AES/keySched/\schedule_reg[527] | CLK ^ -> Q ^   | DFFPOSX1 | 0.187 | 0.329 |   3.347 |    2.720 | 
     | I0/AES/keySched/U2008              | B ^ -> Y v     | MUX2X1   | 0.119 | 0.110 |   3.457 |    2.831 | 
     | I0/AES/keySched/U2007              | A v -> Y ^     | INVX1    | 0.090 | 0.091 |   3.548 |    2.922 | 
     | I0/AES/keySched/\schedule_reg[527] | D ^            | DFFPOSX1 | 0.090 | 0.000 |   3.549 |    2.922 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.727 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.886 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.320 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.868 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.298 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    2.684 | 
     | nclk__L5_I8                        | A ^ -> Y v     | INVX8    | 0.201 | 0.206 |   2.263 |    2.890 | 
     | nclk__L6_I16                       | A v -> Y ^     | INVX8    | 0.253 | 0.223 |   2.486 |    3.113 | 
     | nclk__L7_I30                       | A ^ -> Y v     | INVX8    | 0.294 | 0.279 |   2.765 |    3.391 | 
     | nclk__L8_I123                      | A v -> Y ^     | INVX8    | 0.268 | 0.253 |   3.018 |    3.645 | 
     | I0/AES/keySched/\schedule_reg[527] | CLK ^          | DFFPOSX1 | 0.270 | 0.007 |   3.025 |    3.652 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[1093] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[1093] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[1093] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.002
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 2.898
  Arrival Time                  3.525
  Slack Time                    0.627
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |          |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^          |          | 0.161 |       |   0.100 |   -0.527 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.367 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.066 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.614 | 
     | nclk__L3_I0                         | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    1.073 | 
     | nclk__L4_I2                         | A v -> Y ^     | INVX8    | 0.405 | 0.396 |   2.096 |    1.469 | 
     | nclk__L5_I7                         | A ^ -> Y v     | INVX8    | 0.193 | 0.195 |   2.291 |    1.664 | 
     | nclk__L6_I14                        | A v -> Y ^     | INVX8    | 0.190 | 0.175 |   2.466 |    1.839 | 
     | nclk__L7_I27                        | A ^ -> Y v     | INVX8    | 0.275 | 0.271 |   2.737 |    2.110 | 
     | nclk__L8_I111                       | A v -> Y ^     | INVX8    | 0.271 | 0.248 |   2.985 |    2.358 | 
     | I0/AES/keySched/\schedule_reg[1093] | CLK ^ -> Q ^   | DFFPOSX1 | 0.182 | 0.334 |   3.320 |    2.693 | 
     | I0/AES/keySched/U1138               | B ^ -> Y v     | MUX2X1   | 0.127 | 0.114 |   3.434 |    2.807 | 
     | I0/AES/keySched/U1137               | A v -> Y ^     | INVX1    | 0.089 | 0.091 |   3.525 |    2.898 | 
     | I0/AES/keySched/\schedule_reg[1093] | D ^            | DFFPOSX1 | 0.089 | 0.000 |   3.525 |    2.898 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |          |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^          |          | 0.161 |       |   0.100 |    0.727 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.887 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.320 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.868 | 
     | nclk__L3_I0                         | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    2.327 | 
     | nclk__L4_I2                         | A v -> Y ^     | INVX8    | 0.405 | 0.396 |   2.096 |    2.723 | 
     | nclk__L5_I7                         | A ^ -> Y v     | INVX8    | 0.193 | 0.195 |   2.291 |    2.918 | 
     | nclk__L6_I14                        | A v -> Y ^     | INVX8    | 0.190 | 0.175 |   2.466 |    3.093 | 
     | nclk__L7_I27                        | A ^ -> Y v     | INVX8    | 0.275 | 0.271 |   2.737 |    3.364 | 
     | nclk__L8_I111                       | A v -> Y ^     | INVX8    | 0.271 | 0.248 |   2.985 |    3.612 | 
     | I0/AES/keySched/\schedule_reg[1093] | CLK ^          | DFFPOSX1 | 0.280 | 0.016 |   3.002 |    3.629 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[704] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[704] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[704] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.010
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 2.909
  Arrival Time                  3.536
  Slack Time                    0.627
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.527 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.367 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.066 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.614 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.044 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    1.430 | 
     | nclk__L5_I9                        | A ^ -> Y v     | INVX8    | 0.197 | 0.200 |   2.257 |    1.630 | 
     | nclk__L6_I17                       | A v -> Y ^     | INVX8    | 0.214 | 0.207 |   2.464 |    1.837 | 
     | nclk__L7_I33                       | A ^ -> Y v     | INVX8    | 0.262 | 0.231 |   2.695 |    2.068 | 
     | nclk__L8_I132                      | A v -> Y ^     | INVX8    | 0.331 | 0.298 |   2.993 |    2.366 | 
     | I0/AES/keySched/\schedule_reg[704] | CLK ^ -> Q ^   | DFFPOSX1 | 0.187 | 0.344 |   3.337 |    2.710 | 
     | I0/AES/keySched/U1954              | B ^ -> Y v     | MUX2X1   | 0.115 | 0.111 |   3.448 |    2.821 | 
     | I0/AES/keySched/U1953              | A v -> Y ^     | INVX1    | 0.086 | 0.088 |   3.536 |    2.909 | 
     | I0/AES/keySched/\schedule_reg[704] | D ^            | DFFPOSX1 | 0.086 | 0.000 |   3.536 |    2.909 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.727 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.887 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.320 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.868 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.298 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    2.684 | 
     | nclk__L5_I9                        | A ^ -> Y v     | INVX8    | 0.197 | 0.200 |   2.257 |    2.884 | 
     | nclk__L6_I17                       | A v -> Y ^     | INVX8    | 0.214 | 0.207 |   2.464 |    3.091 | 
     | nclk__L7_I33                       | A ^ -> Y v     | INVX8    | 0.262 | 0.231 |   2.695 |    3.322 | 
     | nclk__L8_I132                      | A v -> Y ^     | INVX8    | 0.331 | 0.298 |   2.993 |    3.620 | 
     | I0/AES/keySched/\schedule_reg[704] | CLK ^          | DFFPOSX1 | 0.340 | 0.017 |   3.010 |    3.637 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[1280] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[1280] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[1280] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.034
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 2.930
  Arrival Time                  3.557
  Slack Time                    0.627
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |          |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^          |          | 0.161 |       |   0.100 |   -0.527 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.368 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.066 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.614 | 
     | nclk__L3_I0                         | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    1.073 | 
     | nclk__L4_I2                         | A v -> Y ^     | INVX8    | 0.405 | 0.396 |   2.096 |    1.469 | 
     | nclk__L5_I5                         | A ^ -> Y v     | INVX8    | 0.235 | 0.231 |   2.327 |    1.700 | 
     | nclk__L6_I11                        | A v -> Y ^     | INVX8    | 0.145 | 0.170 |   2.497 |    1.870 | 
     | nclk__L7_I23                        | A ^ -> Y v     | INVX8    | 0.280 | 0.242 |   2.740 |    2.113 | 
     | nclk__L8_I93                        | A v -> Y ^     | INVX8    | 0.282 | 0.282 |   3.022 |    2.395 | 
     | I0/AES/keySched/\schedule_reg[1280] | CLK ^ -> Q ^   | DFFPOSX1 | 0.189 | 0.337 |   3.359 |    2.732 | 
     | I0/AES/keySched/U590                | B ^ -> Y v     | MUX2X1   | 0.118 | 0.112 |   3.471 |    2.844 | 
     | I0/AES/keySched/U589                | A v -> Y ^     | INVX1    | 0.083 | 0.086 |   3.557 |    2.930 | 
     | I0/AES/keySched/\schedule_reg[1280] | D ^            | DFFPOSX1 | 0.083 | 0.000 |   3.557 |    2.930 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |          |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^          |          | 0.161 |       |   0.100 |    0.727 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.887 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.320 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.868 | 
     | nclk__L3_I0                         | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    2.327 | 
     | nclk__L4_I2                         | A v -> Y ^     | INVX8    | 0.405 | 0.396 |   2.096 |    2.723 | 
     | nclk__L5_I5                         | A ^ -> Y v     | INVX8    | 0.235 | 0.231 |   2.327 |    2.955 | 
     | nclk__L6_I11                        | A v -> Y ^     | INVX8    | 0.145 | 0.170 |   2.497 |    3.125 | 
     | nclk__L7_I23                        | A ^ -> Y v     | INVX8    | 0.280 | 0.242 |   2.740 |    3.367 | 
     | nclk__L8_I93                        | A v -> Y ^     | INVX8    | 0.282 | 0.282 |   3.022 |    3.649 | 
     | I0/AES/keySched/\schedule_reg[1280] | CLK ^          | DFFPOSX1 | 0.283 | 0.012 |   3.034 |    3.661 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[117] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[117] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[117] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.082
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 2.982
  Arrival Time                  3.609
  Slack Time                    0.627
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.527 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.368 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.066 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.614 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.044 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.448 | 
     | nclk__L5_I13                       | A ^ -> Y v     | INVX8    | 0.236 | 0.223 |   2.299 |    1.671 | 
     | nclk__L6_I24                       | A v -> Y ^     | INVX8    | 0.152 | 0.186 |   2.484 |    1.857 | 
     | nclk__L7_I44                       | A ^ -> Y v     | INVX8    | 0.324 | 0.265 |   2.749 |    2.122 | 
     | nclk__L8_I171                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   3.062 |    2.435 | 
     | I0/AES/keySched/\schedule_reg[117] | CLK ^ -> Q ^   | DFFPOSX1 | 0.186 | 0.345 |   3.408 |    2.780 | 
     | I0/AES/keySched/U2560              | B ^ -> Y v     | MUX2X1   | 0.123 | 0.111 |   3.518 |    2.891 | 
     | I0/AES/keySched/U2559              | A v -> Y ^     | INVX1    | 0.089 | 0.090 |   3.609 |    2.982 | 
     | I0/AES/keySched/\schedule_reg[117] | D ^            | DFFPOSX1 | 0.089 | 0.000 |   3.609 |    2.982 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.727 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.887 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.320 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.868 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.298 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.702 | 
     | nclk__L5_I13                       | A ^ -> Y v     | INVX8    | 0.236 | 0.223 |   2.299 |    2.926 | 
     | nclk__L6_I24                       | A v -> Y ^     | INVX8    | 0.152 | 0.186 |   2.484 |    3.112 | 
     | nclk__L7_I44                       | A ^ -> Y v     | INVX8    | 0.324 | 0.265 |   2.749 |    3.376 | 
     | nclk__L8_I171                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   3.062 |    3.689 | 
     | I0/AES/keySched/\schedule_reg[117] | CLK ^          | DFFPOSX1 | 0.341 | 0.020 |   3.082 |    3.709 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[1407] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[1407] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[1407] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.998
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 2.894
  Arrival Time                  3.521
  Slack Time                    0.627
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |          |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^          |          | 0.161 |       |   0.100 |   -0.527 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.368 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.066 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.613 | 
     | nclk__L3_I0                         | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    1.073 | 
     | nclk__L4_I1                         | A v -> Y ^     | INVX8    | 0.264 | 0.306 |   2.006 |    1.379 | 
     | nclk__L5_I3                         | A ^ -> Y v     | INVX8    | 0.204 | 0.198 |   2.204 |    1.577 | 
     | nclk__L6_I6                         | A v -> Y ^     | INVX8    | 0.224 | 0.233 |   2.438 |    1.811 | 
     | nclk__L7_I15                        | A ^ -> Y v     | INVX8    | 0.287 | 0.272 |   2.709 |    2.082 | 
     | nclk__L8_I64                        | A v -> Y ^     | INVX8    | 0.280 | 0.277 |   2.986 |    2.359 | 
     | I0/AES/keySched/\schedule_reg[1407] | CLK ^ -> Q ^   | DFFPOSX1 | 0.187 | 0.334 |   3.321 |    2.693 | 
     | I0/AES/keySched/U202                | B ^ -> Y v     | MUX2X1   | 0.120 | 0.114 |   3.434 |    2.807 | 
     | I0/AES/keySched/U201                | A v -> Y ^     | INVX1    | 0.084 | 0.086 |   3.521 |    2.893 | 
     | I0/AES/keySched/\schedule_reg[1407] | D ^            | DFFPOSX1 | 0.084 | 0.000 |   3.521 |    2.894 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |          |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^          |          | 0.161 |       |   0.100 |    0.727 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.887 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.321 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.868 | 
     | nclk__L3_I0                         | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    2.328 | 
     | nclk__L4_I1                         | A v -> Y ^     | INVX8    | 0.264 | 0.306 |   2.006 |    2.634 | 
     | nclk__L5_I3                         | A ^ -> Y v     | INVX8    | 0.204 | 0.198 |   2.204 |    2.832 | 
     | nclk__L6_I6                         | A v -> Y ^     | INVX8    | 0.224 | 0.233 |   2.438 |    3.065 | 
     | nclk__L7_I15                        | A ^ -> Y v     | INVX8    | 0.287 | 0.272 |   2.709 |    3.337 | 
     | nclk__L8_I64                        | A v -> Y ^     | INVX8    | 0.280 | 0.277 |   2.986 |    3.614 | 
     | I0/AES/keySched/\schedule_reg[1407] | CLK ^          | DFFPOSX1 | 0.281 | 0.012 |   2.998 |    3.625 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[253] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[253] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[253] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.993
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.890
  Arrival Time                  3.518
  Slack Time                    0.627
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.527 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.368 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.066 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.613 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.044 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.448 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    1.673 | 
     | nclk__L6_I22                       | A v -> Y ^     | INVX8    | 0.169 | 0.204 |   2.505 |    1.877 | 
     | nclk__L7_I40                       | A ^ -> Y v     | INVX8    | 0.262 | 0.219 |   2.724 |    2.096 | 
     | nclk__L8_I158                      | A v -> Y ^     | INVX8    | 0.264 | 0.262 |   2.986 |    2.359 | 
     | I0/AES/keySched/\schedule_reg[253] | CLK ^ -> Q ^   | DFFPOSX1 | 0.190 | 0.333 |   3.319 |    2.691 | 
     | I0/AES/keySched/U2768              | B ^ -> Y v     | MUX2X1   | 0.113 | 0.111 |   3.429 |    2.802 | 
     | I0/AES/keySched/U2767              | A v -> Y ^     | INVX1    | 0.086 | 0.088 |   3.517 |    2.890 | 
     | I0/AES/keySched/\schedule_reg[253] | D ^            | DFFPOSX1 | 0.086 | 0.000 |   3.518 |    2.890 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.727 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.887 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.321 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.868 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.298 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.703 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    2.928 | 
     | nclk__L6_I22                       | A v -> Y ^     | INVX8    | 0.169 | 0.204 |   2.505 |    3.132 | 
     | nclk__L7_I40                       | A ^ -> Y v     | INVX8    | 0.262 | 0.219 |   2.724 |    3.351 | 
     | nclk__L8_I158                      | A v -> Y ^     | INVX8    | 0.264 | 0.262 |   2.986 |    3.613 | 
     | I0/AES/keySched/\schedule_reg[253] | CLK ^          | DFFPOSX1 | 0.266 | 0.007 |   2.993 |    3.621 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[925] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[925] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[925] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.042
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 2.938
  Arrival Time                  3.565
  Slack Time                    0.627
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.527 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.368 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.066 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.613 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    1.073 | 
     | nclk__L4_I2                        | A v -> Y ^     | INVX8    | 0.405 | 0.396 |   2.096 |    1.469 | 
     | nclk__L5_I4                        | A ^ -> Y v     | INVX8    | 0.233 | 0.235 |   2.331 |    1.704 | 
     | nclk__L6_I9                        | A v -> Y ^     | INVX8    | 0.153 | 0.176 |   2.507 |    1.879 | 
     | nclk__L7_I21                       | A ^ -> Y v     | INVX8    | 0.286 | 0.263 |   2.770 |    2.142 | 
     | nclk__L8_I87                       | A v -> Y ^     | INVX8    | 0.280 | 0.262 |   3.032 |    2.405 | 
     | I0/AES/keySched/\schedule_reg[925] | CLK ^ -> Q ^   | DFFPOSX1 | 0.187 | 0.333 |   3.365 |    2.738 | 
     | I0/AES/keySched/U796               | B ^ -> Y v     | MUX2X1   | 0.118 | 0.114 |   3.479 |    2.852 | 
     | I0/AES/keySched/U795               | A v -> Y ^     | INVX1    | 0.083 | 0.086 |   3.565 |    2.937 | 
     | I0/AES/keySched/\schedule_reg[925] | D ^            | DFFPOSX1 | 0.083 | 0.000 |   3.565 |    2.938 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.727 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.887 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.321 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.868 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    2.328 | 
     | nclk__L4_I2                        | A v -> Y ^     | INVX8    | 0.405 | 0.396 |   2.096 |    2.724 | 
     | nclk__L5_I4                        | A ^ -> Y v     | INVX8    | 0.233 | 0.235 |   2.331 |    2.959 | 
     | nclk__L6_I9                        | A v -> Y ^     | INVX8    | 0.153 | 0.176 |   2.507 |    3.134 | 
     | nclk__L7_I21                       | A ^ -> Y v     | INVX8    | 0.286 | 0.263 |   2.770 |    3.397 | 
     | nclk__L8_I87                       | A v -> Y ^     | INVX8    | 0.280 | 0.262 |   3.032 |    3.659 | 
     | I0/AES/keySched/\schedule_reg[925] | CLK ^          | DFFPOSX1 | 0.281 | 0.010 |   3.042 |    3.669 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[124] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[124] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[124] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.047
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.944
  Arrival Time                  3.571
  Slack Time                    0.627
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.527 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.368 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.066 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.613 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.044 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.448 | 
     | nclk__L5_I15                       | A ^ -> Y v     | INVX8    | 0.235 | 0.225 |   2.300 |    1.673 | 
     | nclk__L6_I28                       | A v -> Y ^     | INVX8    | 0.178 | 0.205 |   2.505 |    1.878 | 
     | nclk__L7_I49                       | A ^ -> Y v     | INVX8    | 0.276 | 0.263 |   2.768 |    2.140 | 
     | nclk__L8_I190                      | A v -> Y ^     | INVX8    | 0.266 | 0.261 |   3.028 |    2.401 | 
     | I0/AES/keySched/\schedule_reg[124] | CLK ^ -> Q ^   | DFFPOSX1 | 0.181 | 0.336 |   3.364 |    2.737 | 
     | I0/AES/keySched/U2574              | B ^ -> Y v     | MUX2X1   | 0.121 | 0.113 |   3.478 |    2.850 | 
     | I0/AES/keySched/U2573              | A v -> Y ^     | INVX1    | 0.092 | 0.093 |   3.571 |    2.944 | 
     | I0/AES/keySched/\schedule_reg[124] | D ^            | DFFPOSX1 | 0.092 | 0.000 |   3.571 |    2.944 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.727 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.887 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.321 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.868 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.298 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.703 | 
     | nclk__L5_I15                       | A ^ -> Y v     | INVX8    | 0.235 | 0.225 |   2.300 |    2.927 | 
     | nclk__L6_I28                       | A v -> Y ^     | INVX8    | 0.178 | 0.205 |   2.505 |    3.133 | 
     | nclk__L7_I49                       | A ^ -> Y v     | INVX8    | 0.276 | 0.263 |   2.768 |    3.395 | 
     | nclk__L8_I190                      | A v -> Y ^     | INVX8    | 0.266 | 0.261 |   3.028 |    3.656 | 
     | I0/AES/keySched/\schedule_reg[124] | CLK ^          | DFFPOSX1 | 0.273 | 0.019 |   3.047 |    3.675 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[813] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[813] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[813] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.040
+ Hold                         -0.105
+ Phase Shift                   0.000
= Required Time                 2.935
  Arrival Time                  3.563
  Slack Time                    0.627
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.527 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.368 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.066 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.613 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.044 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    1.429 | 
     | nclk__L5_I10                       | A ^ -> Y v     | INVX8    | 0.198 | 0.201 |   2.258 |    1.630 | 
     | nclk__L6_I18                       | A v -> Y ^     | INVX8    | 0.233 | 0.218 |   2.476 |    1.848 | 
     | nclk__L7_I35                       | A ^ -> Y v     | INVX8    | 0.289 | 0.278 |   2.754 |    2.126 | 
     | nclk__L8_I139                      | A v -> Y ^     | INVX8    | 0.291 | 0.278 |   3.031 |    2.404 | 
     | I0/AES/keySched/\schedule_reg[813] | CLK ^ -> Q ^   | DFFPOSX1 | 0.187 | 0.333 |   3.364 |    2.737 | 
     | I0/AES/keySched/U1442              | B ^ -> Y v     | MUX2X1   | 0.116 | 0.113 |   3.477 |    2.850 | 
     | I0/AES/keySched/U1441              | A v -> Y ^     | INVX1    | 0.083 | 0.085 |   3.563 |    2.935 | 
     | I0/AES/keySched/\schedule_reg[813] | D ^            | DFFPOSX1 | 0.083 | 0.000 |   3.563 |    2.935 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.727 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.887 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.321 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.868 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.298 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    2.684 | 
     | nclk__L5_I10                       | A ^ -> Y v     | INVX8    | 0.198 | 0.201 |   2.258 |    2.885 | 
     | nclk__L6_I18                       | A v -> Y ^     | INVX8    | 0.233 | 0.218 |   2.476 |    3.103 | 
     | nclk__L7_I35                       | A ^ -> Y v     | INVX8    | 0.289 | 0.278 |   2.754 |    3.381 | 
     | nclk__L8_I139                      | A v -> Y ^     | INVX8    | 0.291 | 0.278 |   3.031 |    3.659 | 
     | I0/AES/keySched/\schedule_reg[813] | CLK ^          | DFFPOSX1 | 0.293 | 0.009 |   3.040 |    3.668 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[187] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[187] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[187] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.989
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 2.885
  Arrival Time                  3.513
  Slack Time                    0.627
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.527 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.368 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.066 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.613 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.044 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.448 | 
     | nclk__L5_I14                       | A ^ -> Y v     | INVX8    | 0.232 | 0.230 |   2.305 |    1.678 | 
     | nclk__L6_I26                       | A v -> Y ^     | INVX8    | 0.142 | 0.168 |   2.473 |    1.845 | 
     | nclk__L7_I46                       | A ^ -> Y v     | INVX8    | 0.280 | 0.233 |   2.706 |    2.078 | 
     | nclk__L8_I180                      | A v -> Y ^     | INVX8    | 0.273 | 0.266 |   2.972 |    2.344 | 
     | I0/AES/keySched/\schedule_reg[187] | CLK ^ -> Q ^   | DFFPOSX1 | 0.187 | 0.340 |   3.312 |    2.685 | 
     | I0/AES/keySched/U2668              | B ^ -> Y v     | MUX2X1   | 0.116 | 0.110 |   3.422 |    2.795 | 
     | I0/AES/keySched/U2667              | A v -> Y ^     | INVX1    | 0.089 | 0.090 |   3.513 |    2.885 | 
     | I0/AES/keySched/\schedule_reg[187] | D ^            | DFFPOSX1 | 0.089 | 0.000 |   3.513 |    2.885 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.727 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.887 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.321 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.868 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.298 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.703 | 
     | nclk__L5_I14                       | A ^ -> Y v     | INVX8    | 0.232 | 0.230 |   2.305 |    2.932 | 
     | nclk__L6_I26                       | A v -> Y ^     | INVX8    | 0.142 | 0.168 |   2.473 |    3.100 | 
     | nclk__L7_I46                       | A ^ -> Y v     | INVX8    | 0.280 | 0.233 |   2.706 |    3.333 | 
     | nclk__L8_I180                      | A v -> Y ^     | INVX8    | 0.273 | 0.266 |   2.972 |    3.599 | 
     | I0/AES/keySched/\schedule_reg[187] | CLK ^          | DFFPOSX1 | 0.279 | 0.017 |   2.989 |    3.617 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[33] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[33] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[33] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.062
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 2.961
  Arrival Time                  3.589
  Slack Time                    0.628
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |   -0.528 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.368 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.066 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.613 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.043 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.448 | 
     | nclk__L5_I14                      | A ^ -> Y v     | INVX8    | 0.232 | 0.230 |   2.305 |    1.677 | 
     | nclk__L6_I25                      | A v -> Y ^     | INVX8    | 0.141 | 0.167 |   2.472 |    1.845 | 
     | nclk__L7_I45                      | A ^ -> Y v     | INVX8    | 0.331 | 0.260 |   2.732 |    2.105 | 
     | nclk__L8_I176                     | A v -> Y ^     | INVX8    | 0.323 | 0.317 |   3.050 |    2.422 | 
     | I0/AES/keySched/\schedule_reg[33] | CLK ^ -> Q ^   | DFFPOSX1 | 0.183 | 0.335 |   3.385 |    2.757 | 
     | I0/AES/keySched/U2392             | B ^ -> Y v     | MUX2X1   | 0.121 | 0.114 |   3.498 |    2.871 | 
     | I0/AES/keySched/U2391             | A v -> Y ^     | INVX1    | 0.088 | 0.090 |   3.588 |    2.961 | 
     | I0/AES/keySched/\schedule_reg[33] | D ^            | DFFPOSX1 | 0.088 | 0.000 |   3.589 |    2.961 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |    0.728 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.887 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.321 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.868 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.299 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.703 | 
     | nclk__L5_I14                      | A ^ -> Y v     | INVX8    | 0.232 | 0.230 |   2.305 |    2.933 | 
     | nclk__L6_I25                      | A v -> Y ^     | INVX8    | 0.141 | 0.167 |   2.472 |    3.100 | 
     | nclk__L7_I45                      | A ^ -> Y v     | INVX8    | 0.331 | 0.260 |   2.732 |    3.360 | 
     | nclk__L8_I176                     | A v -> Y ^     | INVX8    | 0.323 | 0.317 |   3.050 |    3.677 | 
     | I0/AES/keySched/\schedule_reg[33] | CLK ^          | DFFPOSX1 | 0.332 | 0.013 |   3.062 |    3.690 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[177] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[177] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[177] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.981
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.878
  Arrival Time                  3.506
  Slack Time                    0.628
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.528 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.368 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.066 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.613 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.043 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.448 | 
     | nclk__L5_I14                       | A ^ -> Y v     | INVX8    | 0.232 | 0.230 |   2.305 |    1.677 | 
     | nclk__L6_I26                       | A v -> Y ^     | INVX8    | 0.142 | 0.168 |   2.473 |    1.845 | 
     | nclk__L7_I46                       | A ^ -> Y v     | INVX8    | 0.280 | 0.233 |   2.706 |    2.078 | 
     | nclk__L8_I179                      | A v -> Y ^     | INVX8    | 0.267 | 0.267 |   2.973 |    2.345 | 
     | I0/AES/keySched/\schedule_reg[177] | CLK ^ -> Q ^   | DFFPOSX1 | 0.183 | 0.328 |   3.300 |    2.673 | 
     | I0/AES/keySched/U2648              | B ^ -> Y v     | MUX2X1   | 0.119 | 0.113 |   3.413 |    2.786 | 
     | I0/AES/keySched/U2647              | A v -> Y ^     | INVX1    | 0.091 | 0.092 |   3.506 |    2.878 | 
     | I0/AES/keySched/\schedule_reg[177] | D ^            | DFFPOSX1 | 0.091 | 0.000 |   3.506 |    2.878 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.728 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.887 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.321 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.868 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.299 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.703 | 
     | nclk__L5_I14                       | A ^ -> Y v     | INVX8    | 0.232 | 0.230 |   2.305 |    2.933 | 
     | nclk__L6_I26                       | A v -> Y ^     | INVX8    | 0.142 | 0.168 |   2.473 |    3.100 | 
     | nclk__L7_I46                       | A ^ -> Y v     | INVX8    | 0.280 | 0.233 |   2.706 |    3.333 | 
     | nclk__L8_I179                      | A v -> Y ^     | INVX8    | 0.267 | 0.267 |   2.973 |    3.600 | 
     | I0/AES/keySched/\schedule_reg[177] | CLK ^          | DFFPOSX1 | 0.268 | 0.009 |   2.981 |    3.609 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[90] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[90] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[90] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.022
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.919
  Arrival Time                  3.547
  Slack Time                    0.628
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |   -0.528 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.368 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.066 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.613 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.043 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.448 | 
     | nclk__L5_I13                      | A ^ -> Y v     | INVX8    | 0.236 | 0.223 |   2.299 |    1.671 | 
     | nclk__L6_I23                      | A v -> Y ^     | INVX8    | 0.172 | 0.208 |   2.506 |    1.879 | 
     | nclk__L7_I42                      | A ^ -> Y v     | INVX8    | 0.275 | 0.207 |   2.713 |    2.086 | 
     | nclk__L8_I165                     | A v -> Y ^     | INVX8    | 0.260 | 0.297 |   3.010 |    2.382 | 
     | I0/AES/keySched/\schedule_reg[90] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.337 |   3.347 |    2.720 | 
     | I0/AES/keySched/U2506             | B ^ -> Y v     | MUX2X1   | 0.115 | 0.111 |   3.459 |    2.831 | 
     | I0/AES/keySched/U2505             | A v -> Y ^     | INVX1    | 0.086 | 0.088 |   3.546 |    2.919 | 
     | I0/AES/keySched/\schedule_reg[90] | D ^            | DFFPOSX1 | 0.086 | 0.000 |   3.547 |    2.919 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |    0.728 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.887 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.321 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.868 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.299 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.703 | 
     | nclk__L5_I13                      | A ^ -> Y v     | INVX8    | 0.236 | 0.223 |   2.299 |    2.926 | 
     | nclk__L6_I23                      | A v -> Y ^     | INVX8    | 0.172 | 0.208 |   2.506 |    3.134 | 
     | nclk__L7_I42                      | A ^ -> Y v     | INVX8    | 0.275 | 0.207 |   2.713 |    3.341 | 
     | nclk__L8_I165                     | A v -> Y ^     | INVX8    | 0.260 | 0.297 |   3.010 |    3.638 | 
     | I0/AES/keySched/\schedule_reg[90] | CLK ^          | DFFPOSX1 | 0.263 | 0.012 |   3.022 |    3.650 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[910] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[910] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[910] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.055
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 2.951
  Arrival Time                  3.579
  Slack Time                    0.628
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.528 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.368 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.065 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.613 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    1.072 | 
     | nclk__L4_I2                        | A v -> Y ^     | INVX8    | 0.405 | 0.396 |   2.096 |    1.468 | 
     | nclk__L5_I4                        | A ^ -> Y v     | INVX8    | 0.233 | 0.235 |   2.331 |    1.703 | 
     | nclk__L6_I9                        | A v -> Y ^     | INVX8    | 0.153 | 0.176 |   2.507 |    1.879 | 
     | nclk__L7_I21                       | A ^ -> Y v     | INVX8    | 0.286 | 0.263 |   2.770 |    2.142 | 
     | nclk__L8_I89                       | A v -> Y ^     | INVX8    | 0.273 | 0.273 |   3.042 |    2.415 | 
     | I0/AES/keySched/\schedule_reg[910] | CLK ^ -> Q ^   | DFFPOSX1 | 0.189 | 0.338 |   3.380 |    2.752 | 
     | I0/AES/keySched/U1200              | B ^ -> Y v     | MUX2X1   | 0.113 | 0.111 |   3.491 |    2.863 | 
     | I0/AES/keySched/U1199              | A v -> Y ^     | INVX1    | 0.086 | 0.088 |   3.579 |    2.951 | 
     | I0/AES/keySched/\schedule_reg[910] | D ^            | DFFPOSX1 | 0.086 | 0.000 |   3.579 |    2.951 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.728 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.887 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.321 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.869 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    2.328 | 
     | nclk__L4_I2                        | A v -> Y ^     | INVX8    | 0.405 | 0.396 |   2.096 |    2.724 | 
     | nclk__L5_I4                        | A ^ -> Y v     | INVX8    | 0.233 | 0.235 |   2.331 |    2.959 | 
     | nclk__L6_I9                        | A v -> Y ^     | INVX8    | 0.153 | 0.176 |   2.507 |    3.134 | 
     | nclk__L7_I21                       | A ^ -> Y v     | INVX8    | 0.286 | 0.263 |   2.770 |    3.398 | 
     | nclk__L8_I89                       | A v -> Y ^     | INVX8    | 0.273 | 0.273 |   3.042 |    3.670 | 
     | I0/AES/keySched/\schedule_reg[910] | CLK ^          | DFFPOSX1 | 0.275 | 0.012 |   3.055 |    3.683 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[88] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[88] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[88] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.064
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.962
  Arrival Time                  3.590
  Slack Time                    0.628
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |   -0.528 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.368 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.065 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.613 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.043 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.447 | 
     | nclk__L5_I13                      | A ^ -> Y v     | INVX8    | 0.236 | 0.223 |   2.299 |    1.671 | 
     | nclk__L6_I23                      | A v -> Y ^     | INVX8    | 0.172 | 0.208 |   2.506 |    1.878 | 
     | nclk__L7_I42                      | A ^ -> Y v     | INVX8    | 0.275 | 0.207 |   2.713 |    2.085 | 
     | nclk__L8_I166                     | A v -> Y ^     | INVX8    | 0.312 | 0.332 |   3.045 |    2.417 | 
     | I0/AES/keySched/\schedule_reg[88] | CLK ^ -> Q ^   | DFFPOSX1 | 0.186 | 0.344 |   3.389 |    2.761 | 
     | I0/AES/keySched/U2502             | B ^ -> Y v     | MUX2X1   | 0.115 | 0.111 |   3.500 |    2.872 | 
     | I0/AES/keySched/U2501             | A v -> Y ^     | INVX1    | 0.088 | 0.089 |   3.590 |    2.962 | 
     | I0/AES/keySched/\schedule_reg[88] | D ^            | DFFPOSX1 | 0.088 | 0.000 |   3.590 |    2.962 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |    0.728 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.888 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.321 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.869 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.299 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.703 | 
     | nclk__L5_I13                      | A ^ -> Y v     | INVX8    | 0.236 | 0.223 |   2.299 |    2.927 | 
     | nclk__L6_I23                      | A v -> Y ^     | INVX8    | 0.172 | 0.208 |   2.506 |    3.135 | 
     | nclk__L7_I42                      | A ^ -> Y v     | INVX8    | 0.275 | 0.207 |   2.713 |    3.341 | 
     | nclk__L8_I166                     | A v -> Y ^     | INVX8    | 0.312 | 0.332 |   3.045 |    3.674 | 
     | I0/AES/keySched/\schedule_reg[88] | CLK ^          | DFFPOSX1 | 0.320 | 0.019 |   3.064 |    3.693 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[583] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[583] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[583] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.044
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 2.940
  Arrival Time                  3.569
  Slack Time                    0.628
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.528 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.369 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.065 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.612 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.043 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    1.428 | 
     | nclk__L5_I8                        | A ^ -> Y v     | INVX8    | 0.201 | 0.206 |   2.263 |    1.634 | 
     | nclk__L6_I16                       | A v -> Y ^     | INVX8    | 0.253 | 0.223 |   2.486 |    1.858 | 
     | nclk__L7_I30                       | A ^ -> Y v     | INVX8    | 0.294 | 0.279 |   2.765 |    2.136 | 
     | nclk__L8_I123                      | A v -> Y ^     | INVX8    | 0.268 | 0.253 |   3.018 |    2.389 | 
     | I0/AES/keySched/\schedule_reg[583] | CLK ^ -> Q ^   | DFFPOSX1 | 0.182 | 0.345 |   3.362 |    2.734 | 
     | I0/AES/keySched/U1906              | B ^ -> Y v     | MUX2X1   | 0.125 | 0.114 |   3.476 |    2.848 | 
     | I0/AES/keySched/U1905              | A v -> Y ^     | INVX1    | 0.090 | 0.092 |   3.568 |    2.940 | 
     | I0/AES/keySched/\schedule_reg[583] | D ^            | DFFPOSX1 | 0.090 | 0.000 |   3.569 |    2.940 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.728 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.888 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.322 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.869 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.299 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    2.685 | 
     | nclk__L5_I8                        | A ^ -> Y v     | INVX8    | 0.201 | 0.206 |   2.263 |    2.891 | 
     | nclk__L6_I16                       | A v -> Y ^     | INVX8    | 0.253 | 0.223 |   2.486 |    3.114 | 
     | nclk__L7_I30                       | A ^ -> Y v     | INVX8    | 0.294 | 0.279 |   2.765 |    3.393 | 
     | nclk__L8_I123                      | A v -> Y ^     | INVX8    | 0.268 | 0.253 |   3.018 |    3.646 | 
     | I0/AES/keySched/\schedule_reg[583] | CLK ^          | DFFPOSX1 | 0.280 | 0.026 |   3.044 |    3.672 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[164] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[164] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[164] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.045
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.942
  Arrival Time                  3.570
  Slack Time                    0.628
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.528 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.369 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.065 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.612 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.043 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.447 | 
     | nclk__L5_I14                       | A ^ -> Y v     | INVX8    | 0.232 | 0.230 |   2.305 |    1.677 | 
     | nclk__L6_I25                       | A v -> Y ^     | INVX8    | 0.141 | 0.167 |   2.472 |    1.844 | 
     | nclk__L7_I45                       | A ^ -> Y v     | INVX8    | 0.331 | 0.260 |   2.732 |    2.104 | 
     | nclk__L8_I177                      | A v -> Y ^     | INVX8    | 0.306 | 0.307 |   3.039 |    2.411 | 
     | I0/AES/keySched/\schedule_reg[164] | CLK ^ -> Q ^   | DFFPOSX1 | 0.183 | 0.327 |   3.366 |    2.737 | 
     | I0/AES/keySched/U2288              | B ^ -> Y v     | MUX2X1   | 0.129 | 0.111 |   3.477 |    2.848 | 
     | I0/AES/keySched/U2287              | A v -> Y ^     | INVX1    | 0.091 | 0.093 |   3.570 |    2.941 | 
     | I0/AES/keySched/\schedule_reg[164] | D ^            | DFFPOSX1 | 0.091 | 0.000 |   3.570 |    2.942 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.728 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.888 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.322 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.869 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.299 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.704 | 
     | nclk__L5_I14                       | A ^ -> Y v     | INVX8    | 0.232 | 0.230 |   2.305 |    2.933 | 
     | nclk__L6_I25                       | A v -> Y ^     | INVX8    | 0.141 | 0.167 |   2.472 |    3.101 | 
     | nclk__L7_I45                       | A ^ -> Y v     | INVX8    | 0.331 | 0.260 |   2.732 |    3.361 | 
     | nclk__L8_I177                      | A v -> Y ^     | INVX8    | 0.306 | 0.307 |   3.039 |    3.667 | 
     | I0/AES/keySched/\schedule_reg[164] | CLK ^          | DFFPOSX1 | 0.311 | 0.006 |   3.045 |    3.674 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[97] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[97] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[97] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.021
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.918
  Arrival Time                  3.547
  Slack Time                    0.628
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |   -0.528 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.369 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.065 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.612 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.043 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.447 | 
     | nclk__L5_I13                      | A ^ -> Y v     | INVX8    | 0.236 | 0.223 |   2.299 |    1.670 | 
     | nclk__L6_I23                      | A v -> Y ^     | INVX8    | 0.172 | 0.208 |   2.506 |    1.878 | 
     | nclk__L7_I42                      | A ^ -> Y v     | INVX8    | 0.275 | 0.207 |   2.713 |    2.085 | 
     | nclk__L8_I165                     | A v -> Y ^     | INVX8    | 0.260 | 0.297 |   3.010 |    2.382 | 
     | I0/AES/keySched/\schedule_reg[97] | CLK ^ -> Q ^   | DFFPOSX1 | 0.188 | 0.334 |   3.344 |    2.715 | 
     | I0/AES/keySched/U2520             | B ^ -> Y v     | MUX2X1   | 0.119 | 0.114 |   3.458 |    2.830 | 
     | I0/AES/keySched/U2519             | A v -> Y ^     | INVX1    | 0.086 | 0.088 |   3.546 |    2.918 | 
     | I0/AES/keySched/\schedule_reg[97] | D ^            | DFFPOSX1 | 0.086 | 0.000 |   3.547 |    2.918 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |    0.729 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.888 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.322 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.869 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.299 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.704 | 
     | nclk__L5_I13                      | A ^ -> Y v     | INVX8    | 0.236 | 0.223 |   2.299 |    2.927 | 
     | nclk__L6_I23                      | A v -> Y ^     | INVX8    | 0.172 | 0.208 |   2.506 |    3.135 | 
     | nclk__L7_I42                      | A ^ -> Y v     | INVX8    | 0.275 | 0.207 |   2.713 |    3.342 | 
     | nclk__L8_I165                     | A v -> Y ^     | INVX8    | 0.260 | 0.297 |   3.010 |    3.639 | 
     | I0/AES/keySched/\schedule_reg[97] | CLK ^          | DFFPOSX1 | 0.262 | 0.011 |   3.021 |    3.650 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[316] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[316] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[316] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.008
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 2.904
  Arrival Time                  3.533
  Slack Time                    0.629
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.529 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.369 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.065 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.612 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.042 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.447 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    1.672 | 
     | nclk__L6_I21                       | A v -> Y ^     | INVX8    | 0.154 | 0.187 |   2.487 |    1.858 | 
     | nclk__L7_I39                       | A ^ -> Y v     | INVX8    | 0.282 | 0.243 |   2.730 |    2.101 | 
     | nclk__L8_I156                      | A v -> Y ^     | INVX8    | 0.266 | 0.254 |   2.983 |    2.355 | 
     | I0/AES/keySched/\schedule_reg[316] | CLK ^ -> Q ^   | DFFPOSX1 | 0.189 | 0.350 |   3.333 |    2.704 | 
     | I0/AES/keySched/U2134              | B ^ -> Y v     | MUX2X1   | 0.118 | 0.110 |   3.443 |    2.815 | 
     | I0/AES/keySched/U2133              | A v -> Y ^     | INVX1    | 0.088 | 0.089 |   3.533 |    2.904 | 
     | I0/AES/keySched/\schedule_reg[316] | D ^            | DFFPOSX1 | 0.088 | 0.000 |   3.533 |    2.904 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.729 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.888 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.322 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.869 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.299 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.704 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    2.929 | 
     | nclk__L6_I21                       | A v -> Y ^     | INVX8    | 0.154 | 0.187 |   2.487 |    3.116 | 
     | nclk__L7_I39                       | A ^ -> Y v     | INVX8    | 0.282 | 0.243 |   2.730 |    3.358 | 
     | nclk__L8_I156                      | A v -> Y ^     | INVX8    | 0.266 | 0.254 |   2.983 |    3.612 | 
     | I0/AES/keySched/\schedule_reg[316] | CLK ^          | DFFPOSX1 | 0.278 | 0.025 |   3.008 |    3.636 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[1174] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[1174] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[1174] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.036
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 2.932
  Arrival Time                  3.560
  Slack Time                    0.629
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |          |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^          |          | 0.161 |       |   0.100 |   -0.529 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.369 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.065 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.612 | 
     | nclk__L3_I0                         | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    1.072 | 
     | nclk__L4_I2                         | A v -> Y ^     | INVX8    | 0.405 | 0.396 |   2.096 |    1.468 | 
     | nclk__L5_I5                         | A ^ -> Y v     | INVX8    | 0.235 | 0.231 |   2.327 |    1.699 | 
     | nclk__L6_I11                        | A v -> Y ^     | INVX8    | 0.145 | 0.170 |   2.497 |    1.869 | 
     | nclk__L7_I23                        | A ^ -> Y v     | INVX8    | 0.280 | 0.242 |   2.740 |    2.111 | 
     | nclk__L8_I93                        | A v -> Y ^     | INVX8    | 0.282 | 0.282 |   3.022 |    2.393 | 
     | I0/AES/keySched/\schedule_reg[1174] | CLK ^ -> Q ^   | DFFPOSX1 | 0.188 | 0.338 |   3.360 |    2.731 | 
     | I0/AES/keySched/U490                | B ^ -> Y v     | MUX2X1   | 0.117 | 0.111 |   3.471 |    2.843 | 
     | I0/AES/keySched/U489                | A v -> Y ^     | INVX1    | 0.087 | 0.089 |   3.560 |    2.932 | 
     | I0/AES/keySched/\schedule_reg[1174] | D ^            | DFFPOSX1 | 0.087 | 0.000 |   3.560 |    2.932 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |          |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^          |          | 0.161 |       |   0.100 |    0.729 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.888 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.322 | 
     | nclk__L2_I0                         | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.869 | 
     | nclk__L3_I0                         | A ^ -> Y v     | INVX8    | 0.484 | 0.460 |   1.700 |    2.329 | 
     | nclk__L4_I2                         | A v -> Y ^     | INVX8    | 0.405 | 0.396 |   2.096 |    2.725 | 
     | nclk__L5_I5                         | A ^ -> Y v     | INVX8    | 0.235 | 0.231 |   2.327 |    2.956 | 
     | nclk__L6_I11                        | A v -> Y ^     | INVX8    | 0.145 | 0.170 |   2.497 |    3.126 | 
     | nclk__L7_I23                        | A ^ -> Y v     | INVX8    | 0.280 | 0.242 |   2.740 |    3.368 | 
     | nclk__L8_I93                        | A v -> Y ^     | INVX8    | 0.282 | 0.282 |   3.022 |    3.650 | 
     | I0/AES/keySched/\schedule_reg[1174] | CLK ^          | DFFPOSX1 | 0.283 | 0.014 |   3.036 |    3.664 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[186] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[186] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[186] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.135
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 3.034
  Arrival Time                  3.662
  Slack Time                    0.629
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.529 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.369 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.065 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.612 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.042 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.447 | 
     | nclk__L5_I15                       | A ^ -> Y v     | INVX8    | 0.235 | 0.225 |   2.300 |    1.671 | 
     | nclk__L6_I27                       | A v -> Y ^     | INVX8    | 0.234 | 0.241 |   2.540 |    1.912 | 
     | nclk__L7_I47                       | A ^ -> Y v     | INVX8    | 0.291 | 0.270 |   2.811 |    2.182 | 
     | nclk__L8_I182                      | A v -> Y ^     | INVX8    | 0.327 | 0.314 |   3.125 |    2.496 | 
     | I0/AES/keySched/\schedule_reg[186] | CLK ^ -> Q ^   | DFFPOSX1 | 0.185 | 0.334 |   3.459 |    2.831 | 
     | I0/AES/keySched/U2666              | B ^ -> Y v     | MUX2X1   | 0.119 | 0.113 |   3.572 |    2.944 | 
     | I0/AES/keySched/U2665              | A v -> Y ^     | INVX1    | 0.087 | 0.090 |   3.662 |    3.033 | 
     | I0/AES/keySched/\schedule_reg[186] | D ^            | DFFPOSX1 | 0.087 | 0.000 |   3.662 |    3.034 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.729 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.888 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.322 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.869 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.300 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.704 | 
     | nclk__L5_I15                       | A ^ -> Y v     | INVX8    | 0.235 | 0.225 |   2.300 |    2.929 | 
     | nclk__L6_I27                       | A v -> Y ^     | INVX8    | 0.234 | 0.241 |   2.540 |    3.169 | 
     | nclk__L7_I47                       | A ^ -> Y v     | INVX8    | 0.291 | 0.270 |   2.811 |    3.439 | 
     | nclk__L8_I182                      | A v -> Y ^     | INVX8    | 0.327 | 0.314 |   3.125 |    3.753 | 
     | I0/AES/keySched/\schedule_reg[186] | CLK ^          | DFFPOSX1 | 0.333 | 0.010 |   3.135 |    3.764 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[185] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[185] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[185] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.990
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 2.886
  Arrival Time                  3.515
  Slack Time                    0.629
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.529 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.369 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.065 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.612 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.042 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.447 | 
     | nclk__L5_I14                       | A ^ -> Y v     | INVX8    | 0.232 | 0.230 |   2.305 |    1.676 | 
     | nclk__L6_I26                       | A v -> Y ^     | INVX8    | 0.142 | 0.168 |   2.473 |    1.844 | 
     | nclk__L7_I46                       | A ^ -> Y v     | INVX8    | 0.280 | 0.233 |   2.706 |    2.077 | 
     | nclk__L8_I180                      | A v -> Y ^     | INVX8    | 0.273 | 0.266 |   2.972 |    2.343 | 
     | I0/AES/keySched/\schedule_reg[185] | CLK ^ -> Q ^   | DFFPOSX1 | 0.187 | 0.341 |   3.312 |    2.684 | 
     | I0/AES/keySched/U2664              | B ^ -> Y v     | MUX2X1   | 0.116 | 0.111 |   3.423 |    2.795 | 
     | I0/AES/keySched/U2663              | A v -> Y ^     | INVX1    | 0.090 | 0.091 |   3.514 |    2.886 | 
     | I0/AES/keySched/\schedule_reg[185] | D ^            | DFFPOSX1 | 0.090 | 0.000 |   3.515 |    2.886 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.729 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.888 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.322 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.869 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.300 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.704 | 
     | nclk__L5_I14                       | A ^ -> Y v     | INVX8    | 0.232 | 0.230 |   2.305 |    2.934 | 
     | nclk__L6_I26                       | A v -> Y ^     | INVX8    | 0.142 | 0.168 |   2.473 |    3.101 | 
     | nclk__L7_I46                       | A ^ -> Y v     | INVX8    | 0.280 | 0.233 |   2.706 |    3.334 | 
     | nclk__L8_I180                      | A v -> Y ^     | INVX8    | 0.273 | 0.266 |   2.972 |    3.600 | 
     | I0/AES/keySched/\schedule_reg[185] | CLK ^          | DFFPOSX1 | 0.279 | 0.018 |   2.990 |    3.618 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[709] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[709] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[709] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.004
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 2.904
  Arrival Time                  3.532
  Slack Time                    0.629
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.529 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.369 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.065 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.612 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.042 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    1.428 | 
     | nclk__L5_I9                        | A ^ -> Y v     | INVX8    | 0.197 | 0.200 |   2.257 |    1.628 | 
     | nclk__L6_I17                       | A v -> Y ^     | INVX8    | 0.214 | 0.207 |   2.464 |    1.836 | 
     | nclk__L7_I33                       | A ^ -> Y v     | INVX8    | 0.262 | 0.231 |   2.695 |    2.066 | 
     | nclk__L8_I132                      | A v -> Y ^     | INVX8    | 0.331 | 0.298 |   2.993 |    2.364 | 
     | I0/AES/keySched/\schedule_reg[709] | CLK ^ -> Q ^   | DFFPOSX1 | 0.188 | 0.339 |   3.332 |    2.703 | 
     | I0/AES/keySched/U1850              | B ^ -> Y v     | MUX2X1   | 0.116 | 0.112 |   3.444 |    2.815 | 
     | I0/AES/keySched/U1849              | A v -> Y ^     | INVX1    | 0.086 | 0.088 |   3.532 |    2.903 | 
     | I0/AES/keySched/\schedule_reg[709] | D ^            | DFFPOSX1 | 0.086 | 0.000 |   3.532 |    2.904 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.729 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.888 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.322 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.869 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.300 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    2.685 | 
     | nclk__L5_I9                        | A ^ -> Y v     | INVX8    | 0.197 | 0.200 |   2.257 |    2.886 | 
     | nclk__L6_I17                       | A v -> Y ^     | INVX8    | 0.214 | 0.207 |   2.464 |    3.093 | 
     | nclk__L7_I33                       | A ^ -> Y v     | INVX8    | 0.262 | 0.231 |   2.695 |    3.324 | 
     | nclk__L8_I132                      | A v -> Y ^     | INVX8    | 0.331 | 0.298 |   2.993 |    3.622 | 
     | I0/AES/keySched/\schedule_reg[709] | CLK ^          | DFFPOSX1 | 0.338 | 0.011 |   3.004 |    3.633 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[56] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[56] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[56] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.137
+ Hold                         -0.105
+ Phase Shift                   0.000
= Required Time                 3.032
  Arrival Time                  3.661
  Slack Time                    0.629
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |   -0.529 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.369 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.065 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.612 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.042 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.447 | 
     | nclk__L5_I15                      | A ^ -> Y v     | INVX8    | 0.235 | 0.225 |   2.300 |    1.671 | 
     | nclk__L6_I27                      | A v -> Y ^     | INVX8    | 0.234 | 0.241 |   2.540 |    1.912 | 
     | nclk__L7_I48                      | A ^ -> Y v     | INVX8    | 0.324 | 0.287 |   2.827 |    2.199 | 
     | nclk__L8_I187                     | A v -> Y ^     | INVX8    | 0.298 | 0.297 |   3.124 |    2.495 | 
     | I0/AES/keySched/\schedule_reg[56] | CLK ^ -> Q ^   | DFFPOSX1 | 0.182 | 0.333 |   3.457 |    2.828 | 
     | I0/AES/keySched/U2438             | B ^ -> Y v     | MUX2X1   | 0.123 | 0.114 |   3.571 |    2.942 | 
     | I0/AES/keySched/U2437             | A v -> Y ^     | INVX1    | 0.088 | 0.090 |   3.661 |    3.032 | 
     | I0/AES/keySched/\schedule_reg[56] | D ^            | DFFPOSX1 | 0.088 | 0.000 |   3.661 |    3.032 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                |          |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^          |          | 0.161 |       |   0.100 |    0.729 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.888 | 
     | nclk__L1_I0                       | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.322 | 
     | nclk__L2_I0                       | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.869 | 
     | nclk__L3_I1                       | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.300 | 
     | nclk__L4_I4                       | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.704 | 
     | nclk__L5_I15                      | A ^ -> Y v     | INVX8    | 0.235 | 0.225 |   2.300 |    2.929 | 
     | nclk__L6_I27                      | A v -> Y ^     | INVX8    | 0.234 | 0.241 |   2.540 |    3.169 | 
     | nclk__L7_I48                      | A ^ -> Y v     | INVX8    | 0.324 | 0.287 |   2.827 |    3.456 | 
     | nclk__L8_I187                     | A v -> Y ^     | INVX8    | 0.298 | 0.297 |   3.124 |    3.753 | 
     | I0/AES/keySched/\schedule_reg[56] | CLK ^          | DFFPOSX1 | 0.303 | 0.013 |   3.137 |    3.765 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[707] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[707] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[707] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.033
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.930
  Arrival Time                  3.559
  Slack Time                    0.629
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.529 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.369 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.064 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.612 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.042 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    1.428 | 
     | nclk__L5_I9                        | A ^ -> Y v     | INVX8    | 0.197 | 0.200 |   2.257 |    1.628 | 
     | nclk__L6_I17                       | A v -> Y ^     | INVX8    | 0.214 | 0.207 |   2.464 |    1.835 | 
     | nclk__L7_I32                       | A ^ -> Y v     | INVX8    | 0.277 | 0.269 |   2.734 |    2.105 | 
     | nclk__L8_I127                      | A v -> Y ^     | INVX8    | 0.313 | 0.294 |   3.027 |    2.398 | 
     | I0/AES/keySched/\schedule_reg[707] | CLK ^ -> Q ^   | DFFPOSX1 | 0.186 | 0.331 |   3.358 |    2.729 | 
     | I0/AES/keySched/U1890              | B ^ -> Y v     | MUX2X1   | 0.118 | 0.113 |   3.470 |    2.841 | 
     | I0/AES/keySched/U1889              | A v -> Y ^     | INVX1    | 0.086 | 0.089 |   3.559 |    2.930 | 
     | I0/AES/keySched/\schedule_reg[707] | D ^            | DFFPOSX1 | 0.086 | 0.000 |   3.559 |    2.930 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.729 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.888 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.322 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.870 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.300 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    2.686 | 
     | nclk__L5_I9                        | A ^ -> Y v     | INVX8    | 0.197 | 0.200 |   2.257 |    2.886 | 
     | nclk__L6_I17                       | A v -> Y ^     | INVX8    | 0.214 | 0.207 |   2.464 |    3.093 | 
     | nclk__L7_I32                       | A ^ -> Y v     | INVX8    | 0.277 | 0.269 |   2.734 |    3.362 | 
     | nclk__L8_I127                      | A v -> Y ^     | INVX8    | 0.313 | 0.294 |   3.027 |    3.656 | 
     | I0/AES/keySched/\schedule_reg[707] | CLK ^          | DFFPOSX1 | 0.317 | 0.006 |   3.033 |    3.662 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[280] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[280] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[280] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.998
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 2.895
  Arrival Time                  3.524
  Slack Time                    0.629
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.529 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.369 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.064 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.612 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.042 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.446 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    1.671 | 
     | nclk__L6_I21                       | A v -> Y ^     | INVX8    | 0.154 | 0.187 |   2.487 |    1.858 | 
     | nclk__L7_I39                       | A ^ -> Y v     | INVX8    | 0.282 | 0.243 |   2.730 |    2.101 | 
     | nclk__L8_I156                      | A v -> Y ^     | INVX8    | 0.266 | 0.254 |   2.983 |    2.354 | 
     | I0/AES/keySched/\schedule_reg[280] | CLK ^ -> Q ^   | DFFPOSX1 | 0.185 | 0.335 |   3.319 |    2.690 | 
     | I0/AES/keySched/U1932              | B ^ -> Y v     | MUX2X1   | 0.117 | 0.110 |   3.429 |    2.800 | 
     | I0/AES/keySched/U1931              | A v -> Y ^     | INVX1    | 0.094 | 0.094 |   3.523 |    2.894 | 
     | I0/AES/keySched/\schedule_reg[280] | D ^            | DFFPOSX1 | 0.094 | 0.000 |   3.524 |    2.895 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.729 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.888 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.322 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.870 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.300 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.704 | 
     | nclk__L5_I12                       | A ^ -> Y v     | INVX8    | 0.230 | 0.225 |   2.300 |    2.929 | 
     | nclk__L6_I21                       | A v -> Y ^     | INVX8    | 0.154 | 0.187 |   2.487 |    3.116 | 
     | nclk__L7_I39                       | A ^ -> Y v     | INVX8    | 0.282 | 0.243 |   2.730 |    3.359 | 
     | nclk__L8_I156                      | A v -> Y ^     | INVX8    | 0.266 | 0.254 |   2.983 |    3.612 | 
     | I0/AES/keySched/\schedule_reg[280] | CLK ^          | DFFPOSX1 | 0.276 | 0.015 |   2.998 |    3.627 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[581] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[581] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[581] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.041
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 2.937
  Arrival Time                  3.566
  Slack Time                    0.629
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.529 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.369 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.064 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.612 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.042 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    1.428 | 
     | nclk__L5_I8                        | A ^ -> Y v     | INVX8    | 0.201 | 0.206 |   2.263 |    1.634 | 
     | nclk__L6_I16                       | A v -> Y ^     | INVX8    | 0.253 | 0.223 |   2.486 |    1.857 | 
     | nclk__L7_I30                       | A ^ -> Y v     | INVX8    | 0.294 | 0.279 |   2.765 |    2.136 | 
     | nclk__L8_I123                      | A v -> Y ^     | INVX8    | 0.268 | 0.253 |   3.018 |    2.389 | 
     | I0/AES/keySched/\schedule_reg[581] | CLK ^ -> Q ^   | DFFPOSX1 | 0.186 | 0.345 |   3.363 |    2.734 | 
     | I0/AES/keySched/U1858              | B ^ -> Y v     | MUX2X1   | 0.123 | 0.112 |   3.475 |    2.846 | 
     | I0/AES/keySched/U1857              | A v -> Y ^     | INVX1    | 0.088 | 0.091 |   3.566 |    2.937 | 
     | I0/AES/keySched/\schedule_reg[581] | D ^            | DFFPOSX1 | 0.088 | 0.000 |   3.566 |    2.937 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.729 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.889 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.322 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.870 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.300 | 
     | nclk__L4_I3                        | A v -> Y ^     | INVX8    | 0.397 | 0.386 |   2.057 |    2.686 | 
     | nclk__L5_I8                        | A ^ -> Y v     | INVX8    | 0.201 | 0.206 |   2.263 |    2.892 | 
     | nclk__L6_I16                       | A v -> Y ^     | INVX8    | 0.253 | 0.223 |   2.486 |    3.115 | 
     | nclk__L7_I30                       | A ^ -> Y v     | INVX8    | 0.294 | 0.279 |   2.765 |    3.394 | 
     | nclk__L8_I123                      | A v -> Y ^     | INVX8    | 0.268 | 0.253 |   3.018 |    3.647 | 
     | I0/AES/keySched/\schedule_reg[581] | CLK ^          | DFFPOSX1 | 0.279 | 0.023 |   3.041 |    3.670 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin I0/AES/keySched/\schedule_reg[115] /CLK 
Endpoint:   I0/AES/keySched/\schedule_reg[115] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/AES/keySched/\schedule_reg[115] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          3.076
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 2.976
  Arrival Time                  3.605
  Slack Time                    0.629
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.529 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |   -0.369 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    0.064 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    0.612 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    1.042 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    1.446 | 
     | nclk__L5_I13                       | A ^ -> Y v     | INVX8    | 0.236 | 0.223 |   2.299 |    1.670 | 
     | nclk__L6_I24                       | A v -> Y ^     | INVX8    | 0.152 | 0.186 |   2.484 |    1.856 | 
     | nclk__L7_I44                       | A ^ -> Y v     | INVX8    | 0.324 | 0.265 |   2.749 |    2.120 | 
     | nclk__L8_I171                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   3.062 |    2.433 | 
     | I0/AES/keySched/\schedule_reg[115] | CLK ^ -> Q ^   | DFFPOSX1 | 0.183 | 0.337 |   3.399 |    2.770 | 
     | I0/AES/keySched/U2556              | B ^ -> Y v     | MUX2X1   | 0.127 | 0.114 |   3.513 |    2.884 | 
     | I0/AES/keySched/U2555              | A v -> Y ^     | INVX1    | 0.089 | 0.092 |   3.605 |    2.976 | 
     | I0/AES/keySched/\schedule_reg[115] | D ^            | DFFPOSX1 | 0.089 | 0.000 |   3.605 |    2.976 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |          |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^          |          | 0.161 |       |   0.100 |    0.729 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC   | 0.127 | 0.160 |   0.260 |    0.889 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8    | 0.347 | 0.434 |   0.693 |    1.322 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8    | 0.425 | 0.547 |   1.241 |    1.870 | 
     | nclk__L3_I1                        | A ^ -> Y v     | INVX8    | 0.435 | 0.430 |   1.671 |    2.300 | 
     | nclk__L4_I4                        | A v -> Y ^     | INVX8    | 0.399 | 0.404 |   2.075 |    2.704 | 
     | nclk__L5_I13                       | A ^ -> Y v     | INVX8    | 0.236 | 0.223 |   2.299 |    2.928 | 
     | nclk__L6_I24                       | A v -> Y ^     | INVX8    | 0.152 | 0.186 |   2.484 |    3.113 | 
     | nclk__L7_I44                       | A ^ -> Y v     | INVX8    | 0.324 | 0.265 |   2.749 |    3.378 | 
     | nclk__L8_I171                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   3.062 |    3.691 | 
     | I0/AES/keySched/\schedule_reg[115] | CLK ^          | DFFPOSX1 | 0.339 | 0.014 |   3.076 |    3.705 | 
     +-----------------------------------------------------------------------------------------------------+ 

