C:/Users/lenovo/Desktop/verilog_journey/full_adder/full_adder_gate.v {1 {vlog -work work -stats=none C:/Users/lenovo/Desktop/verilog_journey/full_adder/full_adder_gate.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_adder_gate

Top level modules:
	full_adder_gate

} {} {}} C:/Users/lenovo/Desktop/verilog_journey/full_adder/full_adder_data.v {1 {vlog -work work -stats=none C:/Users/lenovo/Desktop/verilog_journey/full_adder/full_adder_data.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_adder_data

Top level modules:
	full_adder_data

} {} {}} C:/Users/lenovo/Desktop/verilog_journey/full_adder/tb_full_adder.v {1 {vlog -work work -stats=none C:/Users/lenovo/Desktop/verilog_journey/full_adder/tb_full_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_full_adder

Top level modules:
	tb_full_adder

} {} {}}
