#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Apr 17 07:45:21 2025
# Process ID         : 264865
# Current directory  : /home/tinumathew/My_TINGS/scr/scripting
# Command line       : vivado -mode batch -source temp_vivado.tcl
# Log file           : /home/tinumathew/My_TINGS/scr/scripting/vivado.log
# Journal file       : /home/tinumathew/My_TINGS/scr/scripting/vivado.jou
# Running On         : fedora
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : AMD Ryzen 7 7745HX with Radeon Graphics
# CPU Frequency      : 5040.569 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 15887 MB
# Swap memory        : 8589 MB
# Total Virtual      : 24477 MB
# Available Virtual  : 17708 MB
#-----------------------------------------------------------
source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 264875
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.246 ; gain = 427.832 ; free physical = 1062 ; free virtual = 16064
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.215 ; gain = 499.801 ; free physical = 975 ; free virtual = 15978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.027 ; gain = 517.613 ; free physical = 972 ; free virtual = 15975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.027 ; gain = 517.613 ; free physical = 972 ; free virtual = 15975
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.027 ; gain = 0.000 ; free physical = 972 ; free virtual = 15975
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.777 ; gain = 0.000 ; free physical = 959 ; free virtual = 15962
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.777 ; gain = 0.000 ; free physical = 959 ; free virtual = 15962
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.777 ; gain = 614.363 ; free physical = 965 ; free virtual = 15968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.781 ; gain = 622.367 ; free physical = 965 ; free virtual = 15968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.781 ; gain = 622.367 ; free physical = 965 ; free virtual = 15968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.781 ; gain = 622.367 ; free physical = 964 ; free virtual = 15968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.781 ; gain = 622.367 ; free physical = 973 ; free virtual = 15981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.781 ; gain = 681.367 ; free physical = 873 ; free virtual = 15880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.781 ; gain = 682.367 ; free physical = 873 ; free virtual = 15880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.797 ; gain = 691.383 ; free physical = 865 ; free virtual = 15872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 861.195 ; free physical = 758 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 861.195 ; free physical = 758 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 861.195 ; free physical = 758 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 861.195 ; free physical = 758 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 861.195 ; free physical = 758 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 861.195 ; free physical = 758 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 861.195 ; free physical = 758 ; free virtual = 15765
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.609 ; gain = 764.445 ; free physical = 757 ; free virtual = 15765
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.617 ; gain = 861.195 ; free physical = 757 ; free virtual = 15765
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.617 ; gain = 0.000 ; free physical = 757 ; free virtual = 15765
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.637 ; gain = 0.000 ; free physical = 872 ; free virtual = 15880
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.637 ; gain = 920.191 ; free physical = 872 ; free virtual = 15880
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1876.008; main = 1796.998; forked = 324.885
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3997.137; main = 2607.641; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2616.543 ; gain = 8.906 ; free physical = 916 ; free virtual = 15924

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.355 ; gain = 181.812 ; free physical = 766 ; free virtual = 15774

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.277 ; gain = 32.016 ; free physical = 462 ; free virtual = 15470
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.277 ; gain = 32.016 ; free physical = 462 ; free virtual = 15470
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.277 ; gain = 32.016 ; free physical = 462 ; free virtual = 15469
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.277 ; gain = 32.016 ; free physical = 461 ; free virtual = 15469

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 461 ; free virtual = 15469
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.277 ; gain = 32.016 ; free physical = 461 ; free virtual = 15469
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.277 ; gain = 32.016 ; free physical = 461 ; free virtual = 15469
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.277 ; gain = 32.016 ; free physical = 461 ; free virtual = 15469

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 469 ; free virtual = 15477

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 469 ; free virtual = 15477

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 469 ; free virtual = 15477
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 469 ; free virtual = 15477
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 493 ; free virtual = 15501
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 493 ; free virtual = 15501
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 493 ; free virtual = 15501

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 492 ; free virtual = 15500

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 490 ; free virtual = 15498

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 490 ; free virtual = 15498
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 490 ; free virtual = 15498

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 488 ; free virtual = 15496

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 488 ; free virtual = 15496

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 488 ; free virtual = 15496

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 494 ; free virtual = 15502

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 495 ; free virtual = 15503

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 502 ; free virtual = 15510

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 502 ; free virtual = 15510
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 502 ; free virtual = 15510
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 502 ; free virtual = 15510

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 522 ; free virtual = 15530

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 522 ; free virtual = 15530

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 522 ; free virtual = 15530
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 522 ; free virtual = 15530
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15530

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15530

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 522 ; free virtual = 15530
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 522 ; free virtual = 15530

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15530

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15530

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15530

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 522 ; free virtual = 15530

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531
Total Elapsed time in route_design: 11.42 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15530
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:45:53 2025...
