-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Wed May 30 00:46:46 2018
-- Host        : hp-laptop running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_MinerCoprocessor_0_0_sim_netlist.vhdl
-- Design      : design_1_MinerCoprocessor_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MinerCoprocessor_v1_0_M00_AXIS is
  port (
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_aclk : in STD_LOGIC;
    m00_axis_tready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MinerCoprocessor_v1_0_M00_AXIS;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MinerCoprocessor_v1_0_M00_AXIS is
  signal \^m00_axis_tvalid\ : STD_LOGIC;
  signal \s_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_counter[31]_i_1_n_0\ : STD_LOGIC;
  signal \s_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \s_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \s_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \s_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \s_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \s_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \s_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \s_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \s_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \s_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \s_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \s_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \s_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \s_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \s_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \s_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \s_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \s_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \s_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \s_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \s_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \s_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \s_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \s_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \s_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \s_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \s_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \s_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \s_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \s_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \s_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \s_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \s_counter_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \s_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \s_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \s_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \s_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \s_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \s_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \s_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \s_counter_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \s_counter_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \s_counter_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \s_counter_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \s_counter_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \s_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \s_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \s_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \s_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \s_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \s_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \s_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \s_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \s_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \s_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \s_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \s_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \s_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \s_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal s_valid_i_1_n_0 : STD_LOGIC;
  signal s_valid_i_2_n_0 : STD_LOGIC;
  signal s_valid_i_3_n_0 : STD_LOGIC;
  signal s_valid_i_4_n_0 : STD_LOGIC;
  signal s_valid_i_5_n_0 : STD_LOGIC;
  signal s_valid_i_6_n_0 : STD_LOGIC;
  signal s_valid_i_7_n_0 : STD_LOGIC;
  signal s_valid_i_8_n_0 : STD_LOGIC;
  signal s_valid_i_9_n_0 : STD_LOGIC;
  signal \NLW_s_counter_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_s_counter_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  m00_axis_tvalid <= \^m00_axis_tvalid\;
\s_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFE00"
    )
        port map (
      I0 => s_valid_i_2_n_0,
      I1 => s_valid_i_3_n_0,
      I2 => s_valid_i_4_n_0,
      I3 => m00_axis_tready,
      I4 => \s_counter_reg_n_0_[0]\,
      O => \s_counter[0]_i_1_n_0\
    );
\s_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => m00_axis_tready,
      I1 => \s_counter_reg_n_0_[0]\,
      I2 => s_valid_i_4_n_0,
      I3 => s_valid_i_3_n_0,
      I4 => s_valid_i_2_n_0,
      O => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => '1',
      D => \s_counter[0]_i_1_n_0\,
      Q => \s_counter_reg_n_0_[0]\,
      R => '0'
    );
\s_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[12]_i_1_n_6\,
      Q => \s_counter_reg_n_0_[10]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[12]_i_1_n_5\,
      Q => \s_counter_reg_n_0_[11]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[12]_i_1_n_4\,
      Q => \s_counter_reg_n_0_[12]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_counter_reg[8]_i_1_n_0\,
      CO(3) => \s_counter_reg[12]_i_1_n_0\,
      CO(2) => \s_counter_reg[12]_i_1_n_1\,
      CO(1) => \s_counter_reg[12]_i_1_n_2\,
      CO(0) => \s_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_counter_reg[12]_i_1_n_4\,
      O(2) => \s_counter_reg[12]_i_1_n_5\,
      O(1) => \s_counter_reg[12]_i_1_n_6\,
      O(0) => \s_counter_reg[12]_i_1_n_7\,
      S(3) => \s_counter_reg_n_0_[12]\,
      S(2) => \s_counter_reg_n_0_[11]\,
      S(1) => \s_counter_reg_n_0_[10]\,
      S(0) => \s_counter_reg_n_0_[9]\
    );
\s_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[16]_i_1_n_7\,
      Q => \s_counter_reg_n_0_[13]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[16]_i_1_n_6\,
      Q => \s_counter_reg_n_0_[14]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[16]_i_1_n_5\,
      Q => \s_counter_reg_n_0_[15]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[16]_i_1_n_4\,
      Q => \s_counter_reg_n_0_[16]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_counter_reg[12]_i_1_n_0\,
      CO(3) => \s_counter_reg[16]_i_1_n_0\,
      CO(2) => \s_counter_reg[16]_i_1_n_1\,
      CO(1) => \s_counter_reg[16]_i_1_n_2\,
      CO(0) => \s_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_counter_reg[16]_i_1_n_4\,
      O(2) => \s_counter_reg[16]_i_1_n_5\,
      O(1) => \s_counter_reg[16]_i_1_n_6\,
      O(0) => \s_counter_reg[16]_i_1_n_7\,
      S(3) => \s_counter_reg_n_0_[16]\,
      S(2) => \s_counter_reg_n_0_[15]\,
      S(1) => \s_counter_reg_n_0_[14]\,
      S(0) => \s_counter_reg_n_0_[13]\
    );
\s_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[20]_i_1_n_7\,
      Q => \s_counter_reg_n_0_[17]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[20]_i_1_n_6\,
      Q => \s_counter_reg_n_0_[18]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[20]_i_1_n_5\,
      Q => \s_counter_reg_n_0_[19]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[4]_i_1_n_7\,
      Q => \s_counter_reg_n_0_[1]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[20]_i_1_n_4\,
      Q => \s_counter_reg_n_0_[20]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_counter_reg[16]_i_1_n_0\,
      CO(3) => \s_counter_reg[20]_i_1_n_0\,
      CO(2) => \s_counter_reg[20]_i_1_n_1\,
      CO(1) => \s_counter_reg[20]_i_1_n_2\,
      CO(0) => \s_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_counter_reg[20]_i_1_n_4\,
      O(2) => \s_counter_reg[20]_i_1_n_5\,
      O(1) => \s_counter_reg[20]_i_1_n_6\,
      O(0) => \s_counter_reg[20]_i_1_n_7\,
      S(3) => \s_counter_reg_n_0_[20]\,
      S(2) => \s_counter_reg_n_0_[19]\,
      S(1) => \s_counter_reg_n_0_[18]\,
      S(0) => \s_counter_reg_n_0_[17]\
    );
\s_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[24]_i_1_n_7\,
      Q => \s_counter_reg_n_0_[21]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[24]_i_1_n_6\,
      Q => \s_counter_reg_n_0_[22]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[24]_i_1_n_5\,
      Q => \s_counter_reg_n_0_[23]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[24]_i_1_n_4\,
      Q => \s_counter_reg_n_0_[24]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_counter_reg[20]_i_1_n_0\,
      CO(3) => \s_counter_reg[24]_i_1_n_0\,
      CO(2) => \s_counter_reg[24]_i_1_n_1\,
      CO(1) => \s_counter_reg[24]_i_1_n_2\,
      CO(0) => \s_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_counter_reg[24]_i_1_n_4\,
      O(2) => \s_counter_reg[24]_i_1_n_5\,
      O(1) => \s_counter_reg[24]_i_1_n_6\,
      O(0) => \s_counter_reg[24]_i_1_n_7\,
      S(3) => \s_counter_reg_n_0_[24]\,
      S(2) => \s_counter_reg_n_0_[23]\,
      S(1) => \s_counter_reg_n_0_[22]\,
      S(0) => \s_counter_reg_n_0_[21]\
    );
\s_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[28]_i_1_n_7\,
      Q => \s_counter_reg_n_0_[25]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[28]_i_1_n_6\,
      Q => \s_counter_reg_n_0_[26]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[28]_i_1_n_5\,
      Q => \s_counter_reg_n_0_[27]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[28]_i_1_n_4\,
      Q => \s_counter_reg_n_0_[28]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_counter_reg[24]_i_1_n_0\,
      CO(3) => \s_counter_reg[28]_i_1_n_0\,
      CO(2) => \s_counter_reg[28]_i_1_n_1\,
      CO(1) => \s_counter_reg[28]_i_1_n_2\,
      CO(0) => \s_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_counter_reg[28]_i_1_n_4\,
      O(2) => \s_counter_reg[28]_i_1_n_5\,
      O(1) => \s_counter_reg[28]_i_1_n_6\,
      O(0) => \s_counter_reg[28]_i_1_n_7\,
      S(3) => \s_counter_reg_n_0_[28]\,
      S(2) => \s_counter_reg_n_0_[27]\,
      S(1) => \s_counter_reg_n_0_[26]\,
      S(0) => \s_counter_reg_n_0_[25]\
    );
\s_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[31]_i_2_n_7\,
      Q => \s_counter_reg_n_0_[29]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[4]_i_1_n_6\,
      Q => \s_counter_reg_n_0_[2]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[31]_i_2_n_6\,
      Q => \s_counter_reg_n_0_[30]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[31]_i_2_n_5\,
      Q => \s_counter_reg_n_0_[31]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_counter_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_s_counter_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \s_counter_reg[31]_i_2_n_2\,
      CO(0) => \s_counter_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_s_counter_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => \s_counter_reg[31]_i_2_n_5\,
      O(1) => \s_counter_reg[31]_i_2_n_6\,
      O(0) => \s_counter_reg[31]_i_2_n_7\,
      S(3) => '0',
      S(2) => \s_counter_reg_n_0_[31]\,
      S(1) => \s_counter_reg_n_0_[30]\,
      S(0) => \s_counter_reg_n_0_[29]\
    );
\s_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[4]_i_1_n_5\,
      Q => \s_counter_reg_n_0_[3]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[4]_i_1_n_4\,
      Q => \s_counter_reg_n_0_[4]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_counter_reg[4]_i_1_n_0\,
      CO(2) => \s_counter_reg[4]_i_1_n_1\,
      CO(1) => \s_counter_reg[4]_i_1_n_2\,
      CO(0) => \s_counter_reg[4]_i_1_n_3\,
      CYINIT => \s_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \s_counter_reg[4]_i_1_n_4\,
      O(2) => \s_counter_reg[4]_i_1_n_5\,
      O(1) => \s_counter_reg[4]_i_1_n_6\,
      O(0) => \s_counter_reg[4]_i_1_n_7\,
      S(3) => \s_counter_reg_n_0_[4]\,
      S(2) => \s_counter_reg_n_0_[3]\,
      S(1) => \s_counter_reg_n_0_[2]\,
      S(0) => \s_counter_reg_n_0_[1]\
    );
\s_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[8]_i_1_n_7\,
      Q => \s_counter_reg_n_0_[5]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[8]_i_1_n_6\,
      Q => \s_counter_reg_n_0_[6]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[8]_i_1_n_5\,
      Q => \s_counter_reg_n_0_[7]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[8]_i_1_n_4\,
      Q => \s_counter_reg_n_0_[8]\,
      R => \s_counter[31]_i_1_n_0\
    );
\s_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_counter_reg[4]_i_1_n_0\,
      CO(3) => \s_counter_reg[8]_i_1_n_0\,
      CO(2) => \s_counter_reg[8]_i_1_n_1\,
      CO(1) => \s_counter_reg[8]_i_1_n_2\,
      CO(0) => \s_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_counter_reg[8]_i_1_n_4\,
      O(2) => \s_counter_reg[8]_i_1_n_5\,
      O(1) => \s_counter_reg[8]_i_1_n_6\,
      O(0) => \s_counter_reg[8]_i_1_n_7\,
      S(3) => \s_counter_reg_n_0_[8]\,
      S(2) => \s_counter_reg_n_0_[7]\,
      S(1) => \s_counter_reg_n_0_[6]\,
      S(0) => \s_counter_reg_n_0_[5]\
    );
\s_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m00_axis_aclk,
      CE => m00_axis_tready,
      D => \s_counter_reg[12]_i_1_n_7\,
      Q => \s_counter_reg_n_0_[9]\,
      R => \s_counter[31]_i_1_n_0\
    );
s_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => s_valid_i_2_n_0,
      I1 => s_valid_i_3_n_0,
      I2 => s_valid_i_4_n_0,
      I3 => \s_counter_reg_n_0_[0]\,
      I4 => m00_axis_tready,
      I5 => \^m00_axis_tvalid\,
      O => s_valid_i_1_n_0
    );
s_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_valid_i_5_n_0,
      I1 => s_valid_i_6_n_0,
      I2 => \s_counter_reg_n_0_[31]\,
      I3 => \s_counter_reg_n_0_[30]\,
      I4 => \s_counter_reg_n_0_[1]\,
      I5 => s_valid_i_7_n_0,
      O => s_valid_i_2_n_0
    );
s_valid_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \s_counter_reg_n_0_[4]\,
      I1 => \s_counter_reg_n_0_[5]\,
      I2 => \s_counter_reg_n_0_[2]\,
      I3 => \s_counter_reg_n_0_[3]\,
      I4 => s_valid_i_8_n_0,
      O => s_valid_i_3_n_0
    );
s_valid_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \s_counter_reg_n_0_[12]\,
      I1 => \s_counter_reg_n_0_[13]\,
      I2 => \s_counter_reg_n_0_[10]\,
      I3 => \s_counter_reg_n_0_[11]\,
      I4 => s_valid_i_9_n_0,
      O => s_valid_i_4_n_0
    );
s_valid_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_counter_reg_n_0_[23]\,
      I1 => \s_counter_reg_n_0_[22]\,
      I2 => \s_counter_reg_n_0_[25]\,
      I3 => \s_counter_reg_n_0_[24]\,
      O => s_valid_i_5_n_0
    );
s_valid_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_counter_reg_n_0_[19]\,
      I1 => \s_counter_reg_n_0_[18]\,
      I2 => \s_counter_reg_n_0_[21]\,
      I3 => \s_counter_reg_n_0_[20]\,
      O => s_valid_i_6_n_0
    );
s_valid_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_counter_reg_n_0_[27]\,
      I1 => \s_counter_reg_n_0_[26]\,
      I2 => \s_counter_reg_n_0_[29]\,
      I3 => \s_counter_reg_n_0_[28]\,
      O => s_valid_i_7_n_0
    );
s_valid_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_counter_reg_n_0_[7]\,
      I1 => \s_counter_reg_n_0_[6]\,
      I2 => \s_counter_reg_n_0_[9]\,
      I3 => \s_counter_reg_n_0_[8]\,
      O => s_valid_i_8_n_0
    );
s_valid_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_counter_reg_n_0_[15]\,
      I1 => \s_counter_reg_n_0_[14]\,
      I2 => \s_counter_reg_n_0_[17]\,
      I3 => \s_counter_reg_n_0_[16]\,
      O => s_valid_i_9_n_0
    );
s_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m00_axis_aclk,
      CE => '1',
      D => s_valid_i_1_n_0,
      Q => \^m00_axis_tvalid\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MinerCoprocessor_v1_0 is
  port (
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_aclk : in STD_LOGIC;
    m00_axis_tready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MinerCoprocessor_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MinerCoprocessor_v1_0 is
begin
MinerCoprocessor_v1_0_M00_AXIS_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MinerCoprocessor_v1_0_M00_AXIS
     port map (
      m00_axis_aclk => m00_axis_aclk,
      m00_axis_tready => m00_axis_tready,
      m00_axis_tvalid => m00_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m00_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m00_axis_aclk : in STD_LOGIC;
    m00_axis_aresetn : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s00_axis_aclk : in STD_LOGIC;
    s00_axis_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_MinerCoprocessor_0_0,MinerCoprocessor_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "MinerCoprocessor_v1_0,Vivado 2017.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of m00_axis_aclk : signal is "xilinx.com:signal:clock:1.0 M00_AXIS_CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of m00_axis_aclk : signal is "XIL_INTERFACENAME M00_AXIS_CLK, ASSOCIATED_BUSIF M00_AXIS, ASSOCIATED_RESET m00_axis_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1";
  attribute x_interface_info of m00_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 M00_AXIS_RST RST";
  attribute x_interface_parameter of m00_axis_aresetn : signal is "XIL_INTERFACENAME M00_AXIS_RST, POLARITY ACTIVE_LOW";
  attribute x_interface_info of m00_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TLAST";
  attribute x_interface_info of m00_axis_tready : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TREADY";
  attribute x_interface_info of m00_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TVALID";
  attribute x_interface_info of s00_axis_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXIS_CLK CLK";
  attribute x_interface_parameter of s00_axis_aclk : signal is "XIL_INTERFACENAME S00_AXIS_CLK, ASSOCIATED_BUSIF S00_AXIS, ASSOCIATED_RESET s00_axis_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1";
  attribute x_interface_info of s00_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXIS_RST RST";
  attribute x_interface_parameter of s00_axis_aresetn : signal is "XIL_INTERFACENAME S00_AXIS_RST, POLARITY ACTIVE_LOW";
  attribute x_interface_info of s00_axis_tlast : signal is "xilinx.com:interface:axis:1.0 S00_AXIS TLAST";
  attribute x_interface_info of s00_axis_tready : signal is "xilinx.com:interface:axis:1.0 S00_AXIS TREADY";
  attribute x_interface_info of s00_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S00_AXIS TVALID";
  attribute x_interface_info of m00_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TDATA";
  attribute x_interface_parameter of m00_axis_tdata : signal is "XIL_INTERFACENAME M00_AXIS, WIZ_DATA_WIDTH 32, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, LAYERED_METADATA undef";
  attribute x_interface_info of m00_axis_tstrb : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TSTRB";
  attribute x_interface_info of s00_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S00_AXIS TDATA";
  attribute x_interface_parameter of s00_axis_tdata : signal is "XIL_INTERFACENAME S00_AXIS, WIZ_DATA_WIDTH 32, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, LAYERED_METADATA undef";
  attribute x_interface_info of s00_axis_tstrb : signal is "xilinx.com:interface:axis:1.0 S00_AXIS TSTRB";
begin
  m00_axis_tdata(31) <= \<const0>\;
  m00_axis_tdata(30) <= \<const0>\;
  m00_axis_tdata(29) <= \<const0>\;
  m00_axis_tdata(28) <= \<const0>\;
  m00_axis_tdata(27) <= \<const0>\;
  m00_axis_tdata(26) <= \<const0>\;
  m00_axis_tdata(25) <= \<const0>\;
  m00_axis_tdata(24) <= \<const0>\;
  m00_axis_tdata(23) <= \<const0>\;
  m00_axis_tdata(22) <= \<const0>\;
  m00_axis_tdata(21) <= \<const0>\;
  m00_axis_tdata(20) <= \<const0>\;
  m00_axis_tdata(19) <= \<const0>\;
  m00_axis_tdata(18) <= \<const0>\;
  m00_axis_tdata(17) <= \<const0>\;
  m00_axis_tdata(16) <= \<const0>\;
  m00_axis_tdata(15) <= \<const0>\;
  m00_axis_tdata(14) <= \<const0>\;
  m00_axis_tdata(13) <= \<const0>\;
  m00_axis_tdata(12) <= \<const0>\;
  m00_axis_tdata(11) <= \<const0>\;
  m00_axis_tdata(10) <= \<const0>\;
  m00_axis_tdata(9) <= \<const0>\;
  m00_axis_tdata(8) <= \<const0>\;
  m00_axis_tdata(7) <= \<const0>\;
  m00_axis_tdata(6) <= \<const0>\;
  m00_axis_tdata(5) <= \<const0>\;
  m00_axis_tdata(4) <= \<const0>\;
  m00_axis_tdata(3) <= \<const0>\;
  m00_axis_tdata(2) <= \<const0>\;
  m00_axis_tdata(1) <= \<const0>\;
  m00_axis_tdata(0) <= \<const0>\;
  m00_axis_tlast <= \<const0>\;
  m00_axis_tstrb(3) <= \<const1>\;
  m00_axis_tstrb(2) <= \<const1>\;
  m00_axis_tstrb(1) <= \<const1>\;
  m00_axis_tstrb(0) <= \<const1>\;
  s00_axis_tready <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MinerCoprocessor_v1_0
     port map (
      m00_axis_aclk => m00_axis_aclk,
      m00_axis_tready => m00_axis_tready,
      m00_axis_tvalid => m00_axis_tvalid
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
