<!DOCTYPE html>
<html>

<head>
	<script async src="https://www.googletagmanager.com/gtag/js?id=UA-174929475-1"></script>
	<script>
		window.dataLayer = window.dataLayer || [];
		function gtag() { dataLayer.push(arguments); }
		gtag('js', new Date());

		gtag('config', 'UA-174929475-1');
	</script>
	<title>Haoyang Li Projects</title>
	<meta charset="utf-8" name="viewport" content="width=device-width, initial-scale=1">
	<link href="https://use.fontawesome.com/releases/v5.2.0/css/all.css" media="screen" rel="stylesheet"
		type="text/css" />
	<link href="https://ajax.googleapis.com/ajax/libs/jqueryui/1.12.1/themes/base/jquery-ui.css" media="screen"
		rel="stylesheet" type="text/css" />
	<link href="css/frame.css" media="screen" rel="stylesheet" type="text/css" />
	<link href="css/controls.css" media="screen" rel="stylesheet" type="text/css" />
	<link href="css/widgets.css" media="screen" rel="stylesheet" type="text/css" />
	<link href="css/custom.css" media="screen" rel="stylesheet" type="text/css" />
	<link href='https://fonts.googleapis.com/css?family=Open+Sans:400,700' rel='stylesheet' type='text/css'>
	<link href='https://fonts.googleapis.com/css?family=Open+Sans+Condensed:300,700' rel='stylesheet' type='text/css'>
	<link href="https://fonts.googleapis.com/css?family=Source+Sans+Pro:400,700" rel="stylesheet">
	<script src="https://ajax.googleapis.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
	<script src="https://ajax.googleapis.com/ajax/libs/jqueryui/1.12.1/jquery-ui.min.js"></script>
	<script src="js/menu.js"></script>
	<script src="js/widgets.js"></script>
	<script src="js/custom.js"></script>
	<style>
		.menu-projects {
			color: rgba(255, 255, 255, 1) !important;
			opacity: 1 !important;
			font-weight: 700 !important;
		}

		.row {
			display: flex;
		}

		.column {
			flex: 50%;
			padding: 10px;
		}
	</style>
</head>

<body>
	<div class="menu-container"></div>
	<div class="content-container">
		<div class="content">
			<div class="content-table flex-column">
				<div class="flex-item flex-column">
					<h2 class="add-top-margin">Fully Integrated WiFi6 Baseband Programmable Gain Amplifier (PGA) +
						Low-Pass Filter Design
						<!-- [<a
							href="https://drive.google.com/file/d/1SWLoR_LN8vineGz8ep6zwbGJQUfwtam7/view?usp=sharing">slides</a>][<a
							href="https://www.youtube.com/watch?v=FnDH9NYLaqY&ab_channel=MorrisFan">video</a>][<a
							href="https://www.linkedin.com/posts/morrisfan_appledesignaward-ucsd-analogcircuitdesign-activity-7270908768261947392-p5-h/?utm_source=share&utm_medium=member_desktop">post</a>] -->
					</h2>
					<a class="anchor" id="leed"></a>
					<hr>
					<p class="text">
						<li> March 2025 - May 2025 | Berkeley, CA </li>
						<li> EE 240B Advanced Analog IC Design course taught by Prof. <a
								href="https://www2.eecs.berkeley.edu/Faculty/Homepages/osama.html">Osama Shana'a</a>,
							IEEE Fellow, adjunct professor in UC Berkeley EECS, and Senior Director at MediaTek.</li>
						<li> Developed a fully integrated PGA and lowpass filter targeting 10‚ÄØMHz and 20‚ÄØMHz WiFi6
							baseband channel.</li>
						<li> Full of 15 specifications, including 3dB-bandwidth, voltage gain (0dB-14dB), gain step
							(2dB), filter rejection, noise, linearity (P1dB, IM3), DC offset, settling time, shutdown
							leakage current, common-mode input/output voltage, and minimize power consumption. </li>
						<li> Incorporated common-mode feedback for robust DC operating point.</li>
						<li> Packaged using a 28-pin QFN. Assigned pin functions and designed the SPI interface.
						</li>
						<li> All specs are met under nominal operating points, and most of them are met over PVT.</li>
					</p>
				</div>
				<div class="flex-item flex-column">
					<h2 class="add-top-margin">Design and Test of Synchronous Buck Converter for
						Photovoltaic (PV) Maximum Power Point Tracking (MPPT)
						<!-- [<a href="https://drive.google.com/file/d/1aqfLqoZNHPVl4ZFOlewAFkvDZy-aFMfB/view">report</a>] -->
					</h2>
					<a class="anchor" id="leed"></a>
					<hr>
					<p class="text">
						<li> March 2025 - May 2025 | Berkeley, CA </li>
						<li> EE 113B Power Electronics Design course taught by Prof. <a
								href="https://www2.eecs.berkeley.edu/Faculty/Homepages/boles.html">Jessica Boles</a>,
							EECS, UC Berkeley </li>
						<li> Designed and laid out a synchronous buck converter in Altium Designer for photovoltaic
							maximum power point tracking (MPPT) applications. </li>
						<li> Built and validated a loss model including switching, conduction, winding, and core losses.
						</li>
						<li> Sized components for ripple specs and hand-wound a custom inductor. </li>
						<li> Assembled, debugged, and tested hardware across operating conditions. </li>
						<li> Implemented a closed-loop MPPT algorithm (Perturb and Observe) using a TI C2000
							microcontroller. </li>
					</p>
				</div>
				<div
					style="display: flex; justify-content: center; gap: 30px; flex-wrap: wrap; align-items: flex-start;">

					<!-- Â∑¶‰æßÔºöRazavi -->
					<div style="max-width: 400px; text-align: center;">
						<img src="project_pic/pcb.jpg" alt="PCB" style="width: 100%; height: auto;">
						<p style="margin-top: 10px;">
							Custom Designed MPPT Buck Converter PCB
						</p>
					</div>

					<!-- Âè≥‰æßÔºöOsama -->
					<div style="max-width: 400px; text-align: center;">
						<img src="project_pic/tb.jpg" alt="With Prof. Osama and friends"
							style="width: 100%; height: auto;">
						<p style="margin-top: 10px;">
							Testbench Setup
						</p>
					</div>

				</div>
				<div class="flex-item flex-column">
					<h2 class="add-top-margin">Analysis and Design of LCD Driver Amplifier
					</h2>
					<a class="anchor" id="leed"></a>
					<hr>
					<p class="text">
						<li> November 2024 - December 2024 | Berkeley, CA </li>
						<li> EE 140 Analog Integrated Circuits course taught by Prof. <a
								href="https://www2.eecs.berkeley.edu/Faculty/Homepages/rikky.html">Rikky Muller</a>,
							EECS, UC Berkeley </li>
						<li> Designed a two-stage (telescopic cascode & Class AB Amplifier) with high gain and high
							output swing. </li>
						<li> Implemented in Cadence Virtuoso with a 45nm CMOS process. </li>
						<li> Sizing transistors using the gm/ID methodology.
						</li>
					</p>
				</div>
				<div class="flex-item flex-column">
					<h2 class="add-top-margin">Implement the Tetris game on FPGA using the Verilog HDL programming
						language
					</h2>
					<a class="anchor" id="leed"></a>
					<hr>
					<p class="text">
						<li> November 2023 - January 2024 | Shenzhen, China </li>
						<li> Digital Integrated Circuits course taught by Prof. Fengwei An, School of Microelectronics,
							SUSTech </li>
						<li> Implement the Tetris game on an FPGA using Verilog, including features such as game start
							and pause, block falling, left/right movement, rotation, line clearing, and score display.
						</li>
						<li> Modularize the testbench (including IP Core and PLL verification) and validate basic
							functionality through simulation. </li>
						<li> Successfully validated key functionalities on the FPGA, ensuring system reliability. </li>
					</p>
				</div>
				<!-- <div class="flex-item flex-column">
					<h2 class="add-top-margin">Simulating PN Junction Behavior Using Silvaco TCAD
					</h2>
					<a class="anchor" id="studygroups"></a>
					<hr>
					<p class="text">
						<li> December 2023 - January 2024 | Shenzhen, China</li>
						<li> AIC course taught by Prof. <a href="https://nbme.ee.nthu.edu.tw/advisor.html">Kea-Tiong
								(Samuel) Tang</a>, EE, NTHU </li>
						<li> Designed a reference voltage using a bandgap reference circuit and a low dropout regulator
							(LDO) to filter out input noise. </li>
						<li> Ranked ùüóùíïùíâ out of 124 students in performance competition of individual project. </li>
					</p>
				</div> -->
				<br> <br> <br>
			</div>
		</div>
	</div>
</body>

</html>