(pcb /home/wieker/Projects/linux/samd11/electrolyser/hardware/digital/nandbrd/nandbrd/nandbrd.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.99.0+really5.1.10+dfsg1-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  166050 -95590  119030 -95590  119030 -35740  166050 -35740
            166050 -95590)
    )
    (plane GND (polygon F.Cu 0  193150 -101870  100820 -102430  101750 -28800  186620 -27630
            193150 -101870))
    (plane GND (polygon B.Cu 0  212740 -107690  96530 -109520  97830 -27630  206770 -22440
            212740 -107690))
    (keepout "" (polygon F.Cu 0  144660 -35300  144750 -38230  118180 -38080  118480 -35150
            144660 -35300))
    (keepout "" (polygon B.Cu 0  144660 -35300  144750 -38230  118180 -38080  118480 -35150
            144660 -35300))
    (keepout "" (polygon F.Cu 0  144850 -39390  118390 -39390  118300 -38220  144810 -37830
            144850 -39390))
    (keepout "" (polygon B.Cu 0  144850 -39390  118390 -39390  118300 -38220  144810 -37830
            144850 -39390))
    (keepout "" (polygon F.Cu 0  144940 -37980  118260 -38090  118370 -35160  144760 -35120
            144940 -37980))
    (keepout "" (polygon B.Cu 0  144940 -37980  118260 -38090  118370 -35160  144760 -35120
            144940 -37980))
    (via "Via[0-1]_500:250_um")
    (rule
      (width 150)
      (clearance 150.1)
      (clearance 150.1 (type default_smd))
      (clearance 37.5 (type smd_smd))
    )
  )
  (placement
    (component "Package_SO:TSOP-I-48_18.4x12mm_P0.5mm"
      (place U1 133320 -66180 front 90 (PN MT29F1G08ABAEAWP))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x20_P2.54mm_Horizontal
      (place J2 121940 -42870 front 0 (PN Conn_01x20_Male))
    )
    (component Capacitor_SMD:C_0402_1005Metric
      (place C2 133400 -54290 front 0 (PN 4.7uF))
      (place C1 133250 -77960 front 0 (PN 0.1uF))
    )
  )
  (library
    (image "Package_SO:TSOP-I-48_18.4x12mm_P0.5mm"
      (outline (path signal 50  -10550 -6250  -10550 6250))
      (outline (path signal 50  10550 -6250  -10550 -6250))
      (outline (path signal 50  10550 6250  10550 -6250))
      (outline (path signal 50  -10550 6250  10550 6250))
      (outline (path signal 120  -9200 -6120  9200 -6120))
      (outline (path signal 100  9200 6120  -10200 6120))
      (outline (path signal 100  -8200 6000  -9200 5000))
      (outline (path signal 100  9200 6000  9200 -6000))
      (outline (path signal 100  9200 -6000  -9200 -6000))
      (outline (path signal 100  -9200 -6000  -9200 5000))
      (outline (path signal 100  -8200 6000  9200 6000))
      (pin Rect[T]Pad_1100x250_um 48 9750 5750)
      (pin Rect[T]Pad_1100x250_um 47 9750 5250)
      (pin Rect[T]Pad_1100x250_um 46 9750 4750)
      (pin Rect[T]Pad_1100x250_um 45 9750 4250)
      (pin Rect[T]Pad_1100x250_um 44 9750 3750)
      (pin Rect[T]Pad_1100x250_um 43 9750 3250)
      (pin Rect[T]Pad_1100x250_um 42 9750 2750)
      (pin Rect[T]Pad_1100x250_um 41 9750 2250)
      (pin Rect[T]Pad_1100x250_um 40 9750 1750)
      (pin Rect[T]Pad_1100x250_um 39 9750 1250)
      (pin Rect[T]Pad_1100x250_um 38 9750 750)
      (pin Rect[T]Pad_1100x250_um 37 9750 250)
      (pin Rect[T]Pad_1100x250_um 36 9750 -250)
      (pin Rect[T]Pad_1100x250_um 35 9750 -750)
      (pin Rect[T]Pad_1100x250_um 34 9750 -1250)
      (pin Rect[T]Pad_1100x250_um 33 9750 -1750)
      (pin Rect[T]Pad_1100x250_um 32 9750 -2250)
      (pin Rect[T]Pad_1100x250_um 31 9750 -2750)
      (pin Rect[T]Pad_1100x250_um 30 9750 -3250)
      (pin Rect[T]Pad_1100x250_um 29 9750 -3750)
      (pin Rect[T]Pad_1100x250_um 28 9750 -4250)
      (pin Rect[T]Pad_1100x250_um 27 9750 -4750)
      (pin Rect[T]Pad_1100x250_um 26 9750 -5250)
      (pin Rect[T]Pad_1100x250_um 24 -9750 -5750)
      (pin Rect[T]Pad_1100x250_um 23 -9750 -5250)
      (pin Rect[T]Pad_1100x250_um 22 -9750 -4750)
      (pin Rect[T]Pad_1100x250_um 21 -9750 -4250)
      (pin Rect[T]Pad_1100x250_um 20 -9750 -3750)
      (pin Rect[T]Pad_1100x250_um 19 -9750 -3250)
      (pin Rect[T]Pad_1100x250_um 18 -9750 -2750)
      (pin Rect[T]Pad_1100x250_um 17 -9750 -2250)
      (pin Rect[T]Pad_1100x250_um 16 -9750 -1750)
      (pin Rect[T]Pad_1100x250_um 15 -9750 -1250)
      (pin Rect[T]Pad_1100x250_um 14 -9750 -750)
      (pin Rect[T]Pad_1100x250_um 13 -9750 -250)
      (pin Rect[T]Pad_1100x250_um 12 -9750 250)
      (pin Rect[T]Pad_1100x250_um 11 -9750 750)
      (pin Rect[T]Pad_1100x250_um 10 -9750 1250)
      (pin Rect[T]Pad_1100x250_um 9 -9750 1750)
      (pin Rect[T]Pad_1100x250_um 8 -9750 2250)
      (pin Rect[T]Pad_1100x250_um 7 -9750 2750)
      (pin Rect[T]Pad_1100x250_um 6 -9750 3250)
      (pin Rect[T]Pad_1100x250_um 5 -9750 3750)
      (pin Rect[T]Pad_1100x250_um 4 -9750 4250)
      (pin Rect[T]Pad_1100x250_um 3 -9750 4750)
      (pin Rect[T]Pad_1100x250_um 2 -9750 5250)
      (pin Rect[T]Pad_1100x250_um 25 9750 -5750)
      (pin Rect[T]Pad_1100x250_um 1 -9750 5750)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x20_P2.54mm_Horizontal
      (outline (path signal 100  -10030 1270  -2490 1270))
      (outline (path signal 100  -2490 1270  -1520 300))
      (outline (path signal 100  -1520 300  -1520 -49530))
      (outline (path signal 100  -1520 -49530  -10030 -49530))
      (outline (path signal 100  -10030 -49530  -10030 1270))
      (outline (path signal 100  0 300  -1520 300))
      (outline (path signal 100  -1520 -300  0 -300))
      (outline (path signal 100  0 -300  0 300))
      (outline (path signal 100  0 -2240  -1520 -2240))
      (outline (path signal 100  -1520 -2840  0 -2840))
      (outline (path signal 100  0 -2840  0 -2240))
      (outline (path signal 100  0 -4780  -1520 -4780))
      (outline (path signal 100  -1520 -5380  0 -5380))
      (outline (path signal 100  0 -5380  0 -4780))
      (outline (path signal 100  0 -7320  -1520 -7320))
      (outline (path signal 100  -1520 -7920  0 -7920))
      (outline (path signal 100  0 -7920  0 -7320))
      (outline (path signal 100  0 -9860  -1520 -9860))
      (outline (path signal 100  -1520 -10460  0 -10460))
      (outline (path signal 100  0 -10460  0 -9860))
      (outline (path signal 100  0 -12400  -1520 -12400))
      (outline (path signal 100  -1520 -13000  0 -13000))
      (outline (path signal 100  0 -13000  0 -12400))
      (outline (path signal 100  0 -14940  -1520 -14940))
      (outline (path signal 100  -1520 -15540  0 -15540))
      (outline (path signal 100  0 -15540  0 -14940))
      (outline (path signal 100  0 -17480  -1520 -17480))
      (outline (path signal 100  -1520 -18080  0 -18080))
      (outline (path signal 100  0 -18080  0 -17480))
      (outline (path signal 100  0 -20020  -1520 -20020))
      (outline (path signal 100  -1520 -20620  0 -20620))
      (outline (path signal 100  0 -20620  0 -20020))
      (outline (path signal 100  0 -22560  -1520 -22560))
      (outline (path signal 100  -1520 -23160  0 -23160))
      (outline (path signal 100  0 -23160  0 -22560))
      (outline (path signal 100  0 -25100  -1520 -25100))
      (outline (path signal 100  -1520 -25700  0 -25700))
      (outline (path signal 100  0 -25700  0 -25100))
      (outline (path signal 100  0 -27640  -1520 -27640))
      (outline (path signal 100  -1520 -28240  0 -28240))
      (outline (path signal 100  0 -28240  0 -27640))
      (outline (path signal 100  0 -30180  -1520 -30180))
      (outline (path signal 100  -1520 -30780  0 -30780))
      (outline (path signal 100  0 -30780  0 -30180))
      (outline (path signal 100  0 -32720  -1520 -32720))
      (outline (path signal 100  -1520 -33320  0 -33320))
      (outline (path signal 100  0 -33320  0 -32720))
      (outline (path signal 100  0 -35260  -1520 -35260))
      (outline (path signal 100  -1520 -35860  0 -35860))
      (outline (path signal 100  0 -35860  0 -35260))
      (outline (path signal 100  0 -37800  -1520 -37800))
      (outline (path signal 100  -1520 -38400  0 -38400))
      (outline (path signal 100  0 -38400  0 -37800))
      (outline (path signal 100  0 -40340  -1520 -40340))
      (outline (path signal 100  -1520 -40940  0 -40940))
      (outline (path signal 100  0 -40940  0 -40340))
      (outline (path signal 100  0 -42880  -1520 -42880))
      (outline (path signal 100  -1520 -43480  0 -43480))
      (outline (path signal 100  0 -43480  0 -42880))
      (outline (path signal 100  0 -45420  -1520 -45420))
      (outline (path signal 100  -1520 -46020  0 -46020))
      (outline (path signal 100  0 -46020  0 -45420))
      (outline (path signal 100  0 -47960  -1520 -47960))
      (outline (path signal 100  -1520 -48560  0 -48560))
      (outline (path signal 100  0 -48560  0 -47960))
      (outline (path signal 120  -10090 1210  -1460 1210))
      (outline (path signal 120  -10090 1091.9  -1460 1091.9))
      (outline (path signal 120  -10090 973.81  -1460 973.81))
      (outline (path signal 120  -10090 855.715  -1460 855.715))
      (outline (path signal 120  -10090 737.62  -1460 737.62))
      (outline (path signal 120  -10090 619.525  -1460 619.525))
      (outline (path signal 120  -10090 501.43  -1460 501.43))
      (outline (path signal 120  -10090 383.335  -1460 383.335))
      (outline (path signal 120  -10090 265.24  -1460 265.24))
      (outline (path signal 120  -10090 147.145  -1460 147.145))
      (outline (path signal 120  -10090 29.05  -1460 29.05))
      (outline (path signal 120  -10090 -89.045  -1460 -89.045))
      (outline (path signal 120  -10090 -207.14  -1460 -207.14))
      (outline (path signal 120  -10090 -325.235  -1460 -325.235))
      (outline (path signal 120  -10090 -443.33  -1460 -443.33))
      (outline (path signal 120  -10090 -561.425  -1460 -561.425))
      (outline (path signal 120  -10090 -679.52  -1460 -679.52))
      (outline (path signal 120  -10090 -797.615  -1460 -797.615))
      (outline (path signal 120  -10090 -915.71  -1460 -915.71))
      (outline (path signal 120  -10090 -1033.81  -1460 -1033.81))
      (outline (path signal 120  -10090 -1151.9  -1460 -1151.9))
      (outline (path signal 120  -1460 360  -1110 360))
      (outline (path signal 120  -1460 -360  -1110 -360))
      (outline (path signal 120  -1460 -2180  -1050 -2180))
      (outline (path signal 120  -1460 -2900  -1050 -2900))
      (outline (path signal 120  -1460 -4720  -1050 -4720))
      (outline (path signal 120  -1460 -5440  -1050 -5440))
      (outline (path signal 120  -1460 -7260  -1050 -7260))
      (outline (path signal 120  -1460 -7980  -1050 -7980))
      (outline (path signal 120  -1460 -9800  -1050 -9800))
      (outline (path signal 120  -1460 -10520  -1050 -10520))
      (outline (path signal 120  -1460 -12340  -1050 -12340))
      (outline (path signal 120  -1460 -13060  -1050 -13060))
      (outline (path signal 120  -1460 -14880  -1050 -14880))
      (outline (path signal 120  -1460 -15600  -1050 -15600))
      (outline (path signal 120  -1460 -17420  -1050 -17420))
      (outline (path signal 120  -1460 -18140  -1050 -18140))
      (outline (path signal 120  -1460 -19960  -1050 -19960))
      (outline (path signal 120  -1460 -20680  -1050 -20680))
      (outline (path signal 120  -1460 -22500  -1050 -22500))
      (outline (path signal 120  -1460 -23220  -1050 -23220))
      (outline (path signal 120  -1460 -25040  -1050 -25040))
      (outline (path signal 120  -1460 -25760  -1050 -25760))
      (outline (path signal 120  -1460 -27580  -1050 -27580))
      (outline (path signal 120  -1460 -28300  -1050 -28300))
      (outline (path signal 120  -1460 -30120  -1050 -30120))
      (outline (path signal 120  -1460 -30840  -1050 -30840))
      (outline (path signal 120  -1460 -32660  -1050 -32660))
      (outline (path signal 120  -1460 -33380  -1050 -33380))
      (outline (path signal 120  -1460 -35200  -1050 -35200))
      (outline (path signal 120  -1460 -35920  -1050 -35920))
      (outline (path signal 120  -1460 -37740  -1050 -37740))
      (outline (path signal 120  -1460 -38460  -1050 -38460))
      (outline (path signal 120  -1460 -40280  -1050 -40280))
      (outline (path signal 120  -1460 -41000  -1050 -41000))
      (outline (path signal 120  -1460 -42820  -1050 -42820))
      (outline (path signal 120  -1460 -43540  -1050 -43540))
      (outline (path signal 120  -1460 -45360  -1050 -45360))
      (outline (path signal 120  -1460 -46080  -1050 -46080))
      (outline (path signal 120  -1460 -47900  -1050 -47900))
      (outline (path signal 120  -1460 -48620  -1050 -48620))
      (outline (path signal 120  -10090 -1270  -1460 -1270))
      (outline (path signal 120  -10090 -3810  -1460 -3810))
      (outline (path signal 120  -10090 -6350  -1460 -6350))
      (outline (path signal 120  -10090 -8890  -1460 -8890))
      (outline (path signal 120  -10090 -11430  -1460 -11430))
      (outline (path signal 120  -10090 -13970  -1460 -13970))
      (outline (path signal 120  -10090 -16510  -1460 -16510))
      (outline (path signal 120  -10090 -19050  -1460 -19050))
      (outline (path signal 120  -10090 -21590  -1460 -21590))
      (outline (path signal 120  -10090 -24130  -1460 -24130))
      (outline (path signal 120  -10090 -26670  -1460 -26670))
      (outline (path signal 120  -10090 -29210  -1460 -29210))
      (outline (path signal 120  -10090 -31750  -1460 -31750))
      (outline (path signal 120  -10090 -34290  -1460 -34290))
      (outline (path signal 120  -10090 -36830  -1460 -36830))
      (outline (path signal 120  -10090 -39370  -1460 -39370))
      (outline (path signal 120  -10090 -41910  -1460 -41910))
      (outline (path signal 120  -10090 -44450  -1460 -44450))
      (outline (path signal 120  -10090 -46990  -1460 -46990))
      (outline (path signal 120  -10090 1330  -1460 1330))
      (outline (path signal 120  -1460 1330  -1460 -49590))
      (outline (path signal 120  -10090 -49590  -1460 -49590))
      (outline (path signal 120  -10090 1330  -10090 -49590))
      (outline (path signal 120  1110 1330  1110 0))
      (outline (path signal 120  0 1330  1110 1330))
      (outline (path signal 50  1750 1750  -10550 1750))
      (outline (path signal 50  -10550 1750  -10550 -50050))
      (outline (path signal 50  -10550 -50050  1750 -50050))
      (outline (path signal 50  1750 -50050  1750 1750))
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_SMD:C_0402_1005Metric
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 120  -107.836 360  107.836 360))
      (outline (path signal 120  -107.836 -360  107.836 -360))
      (outline (path signal 50  -910 -460  -910 460))
      (outline (path signal 50  -910 460  910 460))
      (outline (path signal 50  910 460  910 -460))
      (outline (path signal 50  910 -460  -910 -460))
      (pin RoundRect[T]Pad_560x620_140.533_um 2 480 0)
      (pin RoundRect[T]Pad_560x620_140.533_um 1 -480 0)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_560x620_140.533_um
      (shape (polygon F.Cu 0  164.403 308.398  188.065 302.058  210.266 291.705  230.333 277.655
            247.655 260.333  261.705 240.267  272.058 218.065  278.398 194.403
            280.533 170  280.533 -170  278.398 -194.403  272.058 -218.065
            261.705 -240.266  247.655 -260.333  230.333 -277.655  210.267 -291.705
            188.065 -302.058  164.403 -308.398  140 -310.533  -140 -310.533
            -164.403 -308.398  -188.065 -302.058  -210.266 -291.705  -230.333 -277.655
            -247.655 -260.333  -261.705 -240.267  -272.058 -218.065  -278.398 -194.403
            -280.533 -170  -280.533 170  -278.398 194.403  -272.058 218.065
            -261.705 240.266  -247.655 260.333  -230.333 277.655  -210.267 291.705
            -188.065 302.058  -164.403 308.398  -140 310.533  140 310.533
            164.403 308.398))
      (attach off)
    )
    (padstack Rect[T]Pad_1100x250_um
      (shape (rect F.Cu -550 -125 550 125))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_500:250_um"
      (shape (circle F.Cu 500))
      (shape (circle B.Cu 500))
      (attach off)
    )
  )
  (network
    (net GND
      (pins U1-36 U1-13 J2-15 J2-13 J2-10 J2-7 J2-4 J2-1 C2-2 C1-2)
    )
    (net WP
      (pins U1-37 U1-19 U1-12 J2-20 C2-1 C1-1)
    )
    (net ALE
      (pins U1-17 J2-19)
    )
    (net RE
      (pins U1-8 J2-18)
    )
    (net WE
      (pins U1-18 J2-17)
    )
    (net CLE
      (pins U1-16 J2-16)
    )
    (net CE
      (pins U1-9 J2-14)
    )
    (net D0
      (pins U1-29 J2-12)
    )
    (net D1
      (pins U1-30 J2-11)
    )
    (net D2
      (pins U1-31 J2-9)
    )
    (net D3
      (pins U1-32 J2-8)
    )
    (net D4
      (pins U1-41 J2-6)
    )
    (net D5
      (pins U1-42 J2-5)
    )
    (net D6
      (pins U1-43 J2-3)
    )
    (net D7
      (pins U1-44 J2-2)
    )
    (net "Net-(U1-Pad48)"
      (pins U1-48)
    )
    (net "Net-(U1-Pad47)"
      (pins U1-47)
    )
    (net "Net-(U1-Pad46)"
      (pins U1-46)
    )
    (net "Net-(U1-Pad45)"
      (pins U1-45)
    )
    (net "Net-(U1-Pad40)"
      (pins U1-40)
    )
    (net "Net-(U1-Pad39)"
      (pins U1-39)
    )
    (net "Net-(U1-Pad38)"
      (pins U1-38)
    )
    (net "Net-(U1-Pad35)"
      (pins U1-35)
    )
    (net "Net-(U1-Pad34)"
      (pins U1-34)
    )
    (net "Net-(U1-Pad33)"
      (pins U1-33)
    )
    (net "Net-(U1-Pad28)"
      (pins U1-28)
    )
    (net "Net-(U1-Pad27)"
      (pins U1-27)
    )
    (net "Net-(U1-Pad26)"
      (pins U1-26)
    )
    (net "Net-(U1-Pad24)"
      (pins U1-24)
    )
    (net "Net-(U1-Pad23)"
      (pins U1-23)
    )
    (net "Net-(U1-Pad22)"
      (pins U1-22)
    )
    (net "Net-(U1-Pad21)"
      (pins U1-21)
    )
    (net "Net-(U1-Pad20)"
      (pins U1-20)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3)
    )
    (net "Net-(U1-Pad2)"
      (pins U1-2)
    )
    (net "Net-(U1-Pad25)"
      (pins U1-25)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1)
    )
    (class kicad_default "" ALE CE CLE D0 D1 D2 D3 D4 D5 D6 D7 GND "Net-(U1-Pad1)"
      "Net-(U1-Pad10)" "Net-(U1-Pad11)" "Net-(U1-Pad14)" "Net-(U1-Pad15)"
      "Net-(U1-Pad2)" "Net-(U1-Pad20)" "Net-(U1-Pad21)" "Net-(U1-Pad22)" "Net-(U1-Pad23)"
      "Net-(U1-Pad24)" "Net-(U1-Pad25)" "Net-(U1-Pad26)" "Net-(U1-Pad27)"
      "Net-(U1-Pad28)" "Net-(U1-Pad3)" "Net-(U1-Pad33)" "Net-(U1-Pad34)" "Net-(U1-Pad35)"
      "Net-(U1-Pad38)" "Net-(U1-Pad39)" "Net-(U1-Pad4)" "Net-(U1-Pad40)" "Net-(U1-Pad45)"
      "Net-(U1-Pad46)" "Net-(U1-Pad47)" "Net-(U1-Pad48)" "Net-(U1-Pad5)" "Net-(U1-Pad6)"
      RE WE WP
      (circuit
        (use_via Via[0-1]_500:250_um)
      )
      (rule
        (width 150)
        (clearance 150.1)
      )
    )
  )
  (wiring
  )
)
