{"abstract":[{"type":"text","text":"Data Register Empty Interrupt Enable - Set UCSRB"}],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort"]]},"sections":[],"schemaVersion":{"patch":0,"minor":3,"major":0},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/dataRegisterEmptyInterruptEnable"},"metadata":{"roleHeading":"Type Property","role":"symbol","externalID":"s:7CoreAVR8UARTPortPAAE32dataRegisterEmptyInterruptEnableAA4UARTO011DRECompletegH0OvpZ","extendedModule":"CoreAVR","symbolKind":"property","modules":[{"name":"CoreAVR"}],"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"dataRegisterEmptyInterruptEnable"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART","kind":"typeIdentifier"},{"kind":"text","text":"."},{"text":"DRECompleteInterruptEnable","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO26DRECompleteInterruptEnableO"}],"title":"dataRegisterEmptyInterruptEnable"},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"dataRegisterEmptyInterruptEnable"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"UART","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART","preciseIdentifier":"s:7CoreAVR4UARTO"},{"kind":"text","text":"."},{"preciseIdentifier":"s:7CoreAVR4UARTO26DRECompleteInterruptEnableO","kind":"typeIdentifier","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable","text":"DRECompleteInterruptEnable"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"set"},{"kind":"text","text":" }"}],"languages":["swift"],"platforms":["macOS"]}]}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/uartport\/dataregisteremptyinterruptenable"]}],"kind":"symbol","references":{"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/dataRegisterEmptyInterruptEnable":{"role":"symbol","abstract":[{"type":"text","text":"Data Register Empty Interrupt Enable - Set UCSRB"}],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"dataRegisterEmptyInterruptEnable","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"UART","preciseIdentifier":"s:7CoreAVR4UARTO"},{"kind":"text","text":"."},{"text":"DRECompleteInterruptEnable","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO26DRECompleteInterruptEnableO"}],"title":"dataRegisterEmptyInterruptEnable","type":"topic","url":"\/documentation\/coreavr\/uartport\/dataregisteremptyinterruptenable","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/dataRegisterEmptyInterruptEnable"},"doc://CoreAVR/documentation/CoreAVR/UART":{"url":"\/documentation\/coreavr\/uart","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"UART","kind":"identifier"}],"title":"UART","navigatorTitle":[{"text":"UART","kind":"identifier"}],"role":"symbol","abstract":[],"type":"topic","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UARTPort":{"abstract":[],"fragments":[{"text":"protocol","kind":"keyword"},{"kind":"text","text":" "},{"text":"UARTPort","kind":"identifier"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort","title":"UARTPort","type":"topic","role":"symbol","navigatorTitle":[{"kind":"identifier","text":"UARTPort"}],"url":"\/documentation\/coreavr\/uartport"},"doc://CoreAVR/documentation/CoreAVR/UART/DRECompleteInterruptEnable":{"abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.11.3"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable","fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"text":"DRECompleteInterruptEnable","kind":"identifier"}],"navigatorTitle":[{"text":"DRECompleteInterruptEnable","kind":"identifier"}],"type":"topic","role":"symbol","title":"UART.DRECompleteInterruptEnable","url":"\/documentation\/coreavr\/uart\/drecompleteinterruptenable"}}}