library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.STD_LOGIC_UNSIGNED.all;

entity shift_reg is
  port (
    clk, reset_n, serial_in : in std_logic;
    serial_out              : out std_logic);
end shift_reg;

architecture rtl of shift_reg is
  signal shift : std_logic_vector(3 downto 0);
begin
  shifter : process (clk, reset_n)
  begin
    if (reset_n = '0') then
      shift <= "0000";
    elsif (rising_edge(clk)) then
      shift(3 downto 1) <= shift(2 downto 0);
      shift(0)          <= serial_in;
      serial_out        <= shift(3);
    end if;
  end process;
end rtl;