INFO: [VRFC 10-163] Analyzing VHDL file "D:/Rifai_es/tesina/shift_register/behavioral/project_2/project_2.srcs/sim_1/new/shift_register_m_y_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register_m_y_1'
