# MiniRISC ğŸ§ âš™ï¸

MiniRISC is a simple educational CPU simulator built as a student project to better understand how real processors work under the hood.  
It follows the RISC (Reduced Instruction Set Computer) design philosophy and includes a basic 5-stage pipeline similar to classic MIPS architecture.

## ğŸ” Project Overview
The goal of this project is to implement a minimal yet functional CPU core that supports:
- Basic arithmetic and logic operations (ADD, SUB, ADDI)
- Simple memory access (LW, SW)
- Branch and jump instructions (BEQ, J, JR)
- A 5-stage instruction pipeline (Fetch  â†’ Decode â†’ Execute  â†’ Memory Access â†’ Write Back)

## ğŸ§© Components
- **cpu.c / cpu.h** â€“ Main CPU structure, including registers, memory, program counter (PC), and control logic.
- **instruction.h** â€“ Defines the instruction format and opcode constants.
- **cpu_execute.c** â€“ Executes decoded instructions (the ALU stage).
- **pipeline.c / pipeline.h** â€“ Implements a simple 5-stage pipeline simulation: Fetch, Decode, Execute, Memory Access, Write Back.
- **memory.c / memory.h** â€“ Handles memory operations such as load and store, and manages access to the CPUâ€™s memory space.
- **main.c** â€“ The main entry point; builds the system and runs an example program on the CPU.

## ğŸš€ How to Run
```bash
gcc src/*.c -o build/minirisc
./build/minirisc

