
APPSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00033364  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004d94  08033500  08033500  00043500  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08038294  08038294  000504d0  2**0
                  CONTENTS
  4 .ARM          00000008  08038294  08038294  00048294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803829c  0803829c  000504d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0803829c  0803829c  0004829c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080382a4  080382a4  000482a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004d0  20000000  080382a8  00050000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000504d0  2**0
                  CONTENTS
 10 .bss          00001dac  200004d0  200004d0  000504d0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000227c  2000227c  000504d0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000504d0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0013edd4  00000000  00000000  00050500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000167f2  00000000  00000000  0018f2d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00006190  00000000  00000000  001a5ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00005d60  00000000  00000000  001abc58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00038a0c  00000000  00000000  001b19b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00083614  00000000  00000000  001ea3c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00193ae8  00000000  00000000  0026d9d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  004014c0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0001c728  00000000  00000000  00401510  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200004d0 	.word	0x200004d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080334dc 	.word	0x080334dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200004d4 	.word	0x200004d4
 80001cc:	080334dc 	.word	0x080334dc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strcmp>:
 8000270:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000274:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000278:	2a01      	cmp	r2, #1
 800027a:	bf28      	it	cs
 800027c:	429a      	cmpcs	r2, r3
 800027e:	d0f7      	beq.n	8000270 <strcmp>
 8000280:	1ad0      	subs	r0, r2, r3
 8000282:	4770      	bx	lr

08000284 <strlen>:
 8000284:	4603      	mov	r3, r0
 8000286:	f813 2b01 	ldrb.w	r2, [r3], #1
 800028a:	2a00      	cmp	r2, #0
 800028c:	d1fb      	bne.n	8000286 <strlen+0x2>
 800028e:	1a18      	subs	r0, r3, r0
 8000290:	3801      	subs	r0, #1
 8000292:	4770      	bx	lr

08000294 <__aeabi_drsub>:
 8000294:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000298:	e002      	b.n	80002a0 <__adddf3>
 800029a:	bf00      	nop

0800029c <__aeabi_dsub>:
 800029c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002a0 <__adddf3>:
 80002a0:	b530      	push	{r4, r5, lr}
 80002a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002aa:	ea94 0f05 	teq	r4, r5
 80002ae:	bf08      	it	eq
 80002b0:	ea90 0f02 	teqeq	r0, r2
 80002b4:	bf1f      	itttt	ne
 80002b6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ba:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c6:	f000 80e2 	beq.w	800048e <__adddf3+0x1ee>
 80002ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002d2:	bfb8      	it	lt
 80002d4:	426d      	neglt	r5, r5
 80002d6:	dd0c      	ble.n	80002f2 <__adddf3+0x52>
 80002d8:	442c      	add	r4, r5
 80002da:	ea80 0202 	eor.w	r2, r0, r2
 80002de:	ea81 0303 	eor.w	r3, r1, r3
 80002e2:	ea82 0000 	eor.w	r0, r2, r0
 80002e6:	ea83 0101 	eor.w	r1, r3, r1
 80002ea:	ea80 0202 	eor.w	r2, r0, r2
 80002ee:	ea81 0303 	eor.w	r3, r1, r3
 80002f2:	2d36      	cmp	r5, #54	; 0x36
 80002f4:	bf88      	it	hi
 80002f6:	bd30      	pophi	{r4, r5, pc}
 80002f8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000300:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000304:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x70>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000314:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000318:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x84>
 800031e:	4252      	negs	r2, r2
 8000320:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000324:	ea94 0f05 	teq	r4, r5
 8000328:	f000 80a7 	beq.w	800047a <__adddf3+0x1da>
 800032c:	f1a4 0401 	sub.w	r4, r4, #1
 8000330:	f1d5 0e20 	rsbs	lr, r5, #32
 8000334:	db0d      	blt.n	8000352 <__adddf3+0xb2>
 8000336:	fa02 fc0e 	lsl.w	ip, r2, lr
 800033a:	fa22 f205 	lsr.w	r2, r2, r5
 800033e:	1880      	adds	r0, r0, r2
 8000340:	f141 0100 	adc.w	r1, r1, #0
 8000344:	fa03 f20e 	lsl.w	r2, r3, lr
 8000348:	1880      	adds	r0, r0, r2
 800034a:	fa43 f305 	asr.w	r3, r3, r5
 800034e:	4159      	adcs	r1, r3
 8000350:	e00e      	b.n	8000370 <__adddf3+0xd0>
 8000352:	f1a5 0520 	sub.w	r5, r5, #32
 8000356:	f10e 0e20 	add.w	lr, lr, #32
 800035a:	2a01      	cmp	r2, #1
 800035c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000360:	bf28      	it	cs
 8000362:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	18c0      	adds	r0, r0, r3
 800036c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000370:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000374:	d507      	bpl.n	8000386 <__adddf3+0xe6>
 8000376:	f04f 0e00 	mov.w	lr, #0
 800037a:	f1dc 0c00 	rsbs	ip, ip, #0
 800037e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000382:	eb6e 0101 	sbc.w	r1, lr, r1
 8000386:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800038a:	d31b      	bcc.n	80003c4 <__adddf3+0x124>
 800038c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000390:	d30c      	bcc.n	80003ac <__adddf3+0x10c>
 8000392:	0849      	lsrs	r1, r1, #1
 8000394:	ea5f 0030 	movs.w	r0, r0, rrx
 8000398:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800039c:	f104 0401 	add.w	r4, r4, #1
 80003a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a8:	f080 809a 	bcs.w	80004e0 <__adddf3+0x240>
 80003ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003b0:	bf08      	it	eq
 80003b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b6:	f150 0000 	adcs.w	r0, r0, #0
 80003ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003be:	ea41 0105 	orr.w	r1, r1, r5
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c8:	4140      	adcs	r0, r0
 80003ca:	eb41 0101 	adc.w	r1, r1, r1
 80003ce:	3c01      	subs	r4, #1
 80003d0:	bf28      	it	cs
 80003d2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d6:	d2e9      	bcs.n	80003ac <__adddf3+0x10c>
 80003d8:	f091 0f00 	teq	r1, #0
 80003dc:	bf04      	itt	eq
 80003de:	4601      	moveq	r1, r0
 80003e0:	2000      	moveq	r0, #0
 80003e2:	fab1 f381 	clz	r3, r1
 80003e6:	bf08      	it	eq
 80003e8:	3320      	addeq	r3, #32
 80003ea:	f1a3 030b 	sub.w	r3, r3, #11
 80003ee:	f1b3 0220 	subs.w	r2, r3, #32
 80003f2:	da0c      	bge.n	800040e <__adddf3+0x16e>
 80003f4:	320c      	adds	r2, #12
 80003f6:	dd08      	ble.n	800040a <__adddf3+0x16a>
 80003f8:	f102 0c14 	add.w	ip, r2, #20
 80003fc:	f1c2 020c 	rsb	r2, r2, #12
 8000400:	fa01 f00c 	lsl.w	r0, r1, ip
 8000404:	fa21 f102 	lsr.w	r1, r1, r2
 8000408:	e00c      	b.n	8000424 <__adddf3+0x184>
 800040a:	f102 0214 	add.w	r2, r2, #20
 800040e:	bfd8      	it	le
 8000410:	f1c2 0c20 	rsble	ip, r2, #32
 8000414:	fa01 f102 	lsl.w	r1, r1, r2
 8000418:	fa20 fc0c 	lsr.w	ip, r0, ip
 800041c:	bfdc      	itt	le
 800041e:	ea41 010c 	orrle.w	r1, r1, ip
 8000422:	4090      	lslle	r0, r2
 8000424:	1ae4      	subs	r4, r4, r3
 8000426:	bfa2      	ittt	ge
 8000428:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800042c:	4329      	orrge	r1, r5
 800042e:	bd30      	popge	{r4, r5, pc}
 8000430:	ea6f 0404 	mvn.w	r4, r4
 8000434:	3c1f      	subs	r4, #31
 8000436:	da1c      	bge.n	8000472 <__adddf3+0x1d2>
 8000438:	340c      	adds	r4, #12
 800043a:	dc0e      	bgt.n	800045a <__adddf3+0x1ba>
 800043c:	f104 0414 	add.w	r4, r4, #20
 8000440:	f1c4 0220 	rsb	r2, r4, #32
 8000444:	fa20 f004 	lsr.w	r0, r0, r4
 8000448:	fa01 f302 	lsl.w	r3, r1, r2
 800044c:	ea40 0003 	orr.w	r0, r0, r3
 8000450:	fa21 f304 	lsr.w	r3, r1, r4
 8000454:	ea45 0103 	orr.w	r1, r5, r3
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	f1c4 040c 	rsb	r4, r4, #12
 800045e:	f1c4 0220 	rsb	r2, r4, #32
 8000462:	fa20 f002 	lsr.w	r0, r0, r2
 8000466:	fa01 f304 	lsl.w	r3, r1, r4
 800046a:	ea40 0003 	orr.w	r0, r0, r3
 800046e:	4629      	mov	r1, r5
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	fa21 f004 	lsr.w	r0, r1, r4
 8000476:	4629      	mov	r1, r5
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f094 0f00 	teq	r4, #0
 800047e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000482:	bf06      	itte	eq
 8000484:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000488:	3401      	addeq	r4, #1
 800048a:	3d01      	subne	r5, #1
 800048c:	e74e      	b.n	800032c <__adddf3+0x8c>
 800048e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000492:	bf18      	it	ne
 8000494:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000498:	d029      	beq.n	80004ee <__adddf3+0x24e>
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	d005      	beq.n	80004b2 <__adddf3+0x212>
 80004a6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004aa:	bf04      	itt	eq
 80004ac:	4619      	moveq	r1, r3
 80004ae:	4610      	moveq	r0, r2
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	ea91 0f03 	teq	r1, r3
 80004b6:	bf1e      	ittt	ne
 80004b8:	2100      	movne	r1, #0
 80004ba:	2000      	movne	r0, #0
 80004bc:	bd30      	popne	{r4, r5, pc}
 80004be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004c2:	d105      	bne.n	80004d0 <__adddf3+0x230>
 80004c4:	0040      	lsls	r0, r0, #1
 80004c6:	4149      	adcs	r1, r1
 80004c8:	bf28      	it	cs
 80004ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d4:	bf3c      	itt	cc
 80004d6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004da:	bd30      	popcc	{r4, r5, pc}
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e8:	f04f 0000 	mov.w	r0, #0
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004f2:	bf1a      	itte	ne
 80004f4:	4619      	movne	r1, r3
 80004f6:	4610      	movne	r0, r2
 80004f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004fc:	bf1c      	itt	ne
 80004fe:	460b      	movne	r3, r1
 8000500:	4602      	movne	r2, r0
 8000502:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000506:	bf06      	itte	eq
 8000508:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800050c:	ea91 0f03 	teqeq	r1, r3
 8000510:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	bf00      	nop

08000518 <__aeabi_ui2d>:
 8000518:	f090 0f00 	teq	r0, #0
 800051c:	bf04      	itt	eq
 800051e:	2100      	moveq	r1, #0
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000528:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052c:	f04f 0500 	mov.w	r5, #0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e750      	b.n	80003d8 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_i2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800054c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000550:	bf48      	it	mi
 8000552:	4240      	negmi	r0, r0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e73e      	b.n	80003d8 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_f2d>:
 800055c:	0042      	lsls	r2, r0, #1
 800055e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000562:	ea4f 0131 	mov.w	r1, r1, rrx
 8000566:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800056a:	bf1f      	itttt	ne
 800056c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000570:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000574:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000578:	4770      	bxne	lr
 800057a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057e:	bf08      	it	eq
 8000580:	4770      	bxeq	lr
 8000582:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000586:	bf04      	itt	eq
 8000588:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000594:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000598:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800059c:	e71c      	b.n	80003d8 <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_ul2d>:
 80005a0:	ea50 0201 	orrs.w	r2, r0, r1
 80005a4:	bf08      	it	eq
 80005a6:	4770      	bxeq	lr
 80005a8:	b530      	push	{r4, r5, lr}
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	e00a      	b.n	80005c6 <__aeabi_l2d+0x16>

080005b0 <__aeabi_l2d>:
 80005b0:	ea50 0201 	orrs.w	r2, r0, r1
 80005b4:	bf08      	it	eq
 80005b6:	4770      	bxeq	lr
 80005b8:	b530      	push	{r4, r5, lr}
 80005ba:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005be:	d502      	bpl.n	80005c6 <__aeabi_l2d+0x16>
 80005c0:	4240      	negs	r0, r0
 80005c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ca:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d2:	f43f aed8 	beq.w	8000386 <__adddf3+0xe6>
 80005d6:	f04f 0203 	mov.w	r2, #3
 80005da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005de:	bf18      	it	ne
 80005e0:	3203      	addne	r2, #3
 80005e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e6:	bf18      	it	ne
 80005e8:	3203      	addne	r2, #3
 80005ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ee:	f1c2 0320 	rsb	r3, r2, #32
 80005f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f6:	fa20 f002 	lsr.w	r0, r0, r2
 80005fa:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fe:	ea40 000e 	orr.w	r0, r0, lr
 8000602:	fa21 f102 	lsr.w	r1, r1, r2
 8000606:	4414      	add	r4, r2
 8000608:	e6bd      	b.n	8000386 <__adddf3+0xe6>
 800060a:	bf00      	nop

0800060c <__aeabi_dmul>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000612:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000616:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061a:	bf1d      	ittte	ne
 800061c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000620:	ea94 0f0c 	teqne	r4, ip
 8000624:	ea95 0f0c 	teqne	r5, ip
 8000628:	f000 f8de 	bleq	80007e8 <__aeabi_dmul+0x1dc>
 800062c:	442c      	add	r4, r5
 800062e:	ea81 0603 	eor.w	r6, r1, r3
 8000632:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000636:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063e:	bf18      	it	ne
 8000640:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000644:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000648:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800064c:	d038      	beq.n	80006c0 <__aeabi_dmul+0xb4>
 800064e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000652:	f04f 0500 	mov.w	r5, #0
 8000656:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000662:	f04f 0600 	mov.w	r6, #0
 8000666:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066a:	f09c 0f00 	teq	ip, #0
 800066e:	bf18      	it	ne
 8000670:	f04e 0e01 	orrne.w	lr, lr, #1
 8000674:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000678:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800067c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000680:	d204      	bcs.n	800068c <__aeabi_dmul+0x80>
 8000682:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000686:	416d      	adcs	r5, r5
 8000688:	eb46 0606 	adc.w	r6, r6, r6
 800068c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000690:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000694:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000698:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800069c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a4:	bf88      	it	hi
 80006a6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006aa:	d81e      	bhi.n	80006ea <__aeabi_dmul+0xde>
 80006ac:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b0:	bf08      	it	eq
 80006b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b6:	f150 0000 	adcs.w	r0, r0, #0
 80006ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c4:	ea46 0101 	orr.w	r1, r6, r1
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d4:	bfc2      	ittt	gt
 80006d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006de:	bd70      	popgt	{r4, r5, r6, pc}
 80006e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e4:	f04f 0e00 	mov.w	lr, #0
 80006e8:	3c01      	subs	r4, #1
 80006ea:	f300 80ab 	bgt.w	8000844 <__aeabi_dmul+0x238>
 80006ee:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f2:	bfde      	ittt	le
 80006f4:	2000      	movle	r0, #0
 80006f6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fa:	bd70      	pople	{r4, r5, r6, pc}
 80006fc:	f1c4 0400 	rsb	r4, r4, #0
 8000700:	3c20      	subs	r4, #32
 8000702:	da35      	bge.n	8000770 <__aeabi_dmul+0x164>
 8000704:	340c      	adds	r4, #12
 8000706:	dc1b      	bgt.n	8000740 <__aeabi_dmul+0x134>
 8000708:	f104 0414 	add.w	r4, r4, #20
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f305 	lsl.w	r3, r0, r5
 8000714:	fa20 f004 	lsr.w	r0, r0, r4
 8000718:	fa01 f205 	lsl.w	r2, r1, r5
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000724:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000728:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800072c:	fa21 f604 	lsr.w	r6, r1, r4
 8000730:	eb42 0106 	adc.w	r1, r2, r6
 8000734:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000738:	bf08      	it	eq
 800073a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073e:	bd70      	pop	{r4, r5, r6, pc}
 8000740:	f1c4 040c 	rsb	r4, r4, #12
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f304 	lsl.w	r3, r0, r4
 800074c:	fa20 f005 	lsr.w	r0, r0, r5
 8000750:	fa01 f204 	lsl.w	r2, r1, r4
 8000754:	ea40 0002 	orr.w	r0, r0, r2
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	f141 0100 	adc.w	r1, r1, #0
 8000764:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000768:	bf08      	it	eq
 800076a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076e:	bd70      	pop	{r4, r5, r6, pc}
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f205 	lsl.w	r2, r0, r5
 8000778:	ea4e 0e02 	orr.w	lr, lr, r2
 800077c:	fa20 f304 	lsr.w	r3, r0, r4
 8000780:	fa01 f205 	lsl.w	r2, r1, r5
 8000784:	ea43 0302 	orr.w	r3, r3, r2
 8000788:	fa21 f004 	lsr.w	r0, r1, r4
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	fa21 f204 	lsr.w	r2, r1, r4
 8000794:	ea20 0002 	bic.w	r0, r0, r2
 8000798:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800079c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a0:	bf08      	it	eq
 80007a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a6:	bd70      	pop	{r4, r5, r6, pc}
 80007a8:	f094 0f00 	teq	r4, #0
 80007ac:	d10f      	bne.n	80007ce <__aeabi_dmul+0x1c2>
 80007ae:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b2:	0040      	lsls	r0, r0, #1
 80007b4:	eb41 0101 	adc.w	r1, r1, r1
 80007b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007bc:	bf08      	it	eq
 80007be:	3c01      	subeq	r4, #1
 80007c0:	d0f7      	beq.n	80007b2 <__aeabi_dmul+0x1a6>
 80007c2:	ea41 0106 	orr.w	r1, r1, r6
 80007c6:	f095 0f00 	teq	r5, #0
 80007ca:	bf18      	it	ne
 80007cc:	4770      	bxne	lr
 80007ce:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d2:	0052      	lsls	r2, r2, #1
 80007d4:	eb43 0303 	adc.w	r3, r3, r3
 80007d8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3d01      	subeq	r5, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1c6>
 80007e2:	ea43 0306 	orr.w	r3, r3, r6
 80007e6:	4770      	bx	lr
 80007e8:	ea94 0f0c 	teq	r4, ip
 80007ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f0:	bf18      	it	ne
 80007f2:	ea95 0f0c 	teqne	r5, ip
 80007f6:	d00c      	beq.n	8000812 <__aeabi_dmul+0x206>
 80007f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fc:	bf18      	it	ne
 80007fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000802:	d1d1      	bne.n	80007a8 <__aeabi_dmul+0x19c>
 8000804:	ea81 0103 	eor.w	r1, r1, r3
 8000808:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000816:	bf06      	itte	eq
 8000818:	4610      	moveq	r0, r2
 800081a:	4619      	moveq	r1, r3
 800081c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000820:	d019      	beq.n	8000856 <__aeabi_dmul+0x24a>
 8000822:	ea94 0f0c 	teq	r4, ip
 8000826:	d102      	bne.n	800082e <__aeabi_dmul+0x222>
 8000828:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800082c:	d113      	bne.n	8000856 <__aeabi_dmul+0x24a>
 800082e:	ea95 0f0c 	teq	r5, ip
 8000832:	d105      	bne.n	8000840 <__aeabi_dmul+0x234>
 8000834:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000838:	bf1c      	itt	ne
 800083a:	4610      	movne	r0, r2
 800083c:	4619      	movne	r1, r3
 800083e:	d10a      	bne.n	8000856 <__aeabi_dmul+0x24a>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085e:	bd70      	pop	{r4, r5, r6, pc}

08000860 <__aeabi_ddiv>:
 8000860:	b570      	push	{r4, r5, r6, lr}
 8000862:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000866:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086e:	bf1d      	ittte	ne
 8000870:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000874:	ea94 0f0c 	teqne	r4, ip
 8000878:	ea95 0f0c 	teqne	r5, ip
 800087c:	f000 f8a7 	bleq	80009ce <__aeabi_ddiv+0x16e>
 8000880:	eba4 0405 	sub.w	r4, r4, r5
 8000884:	ea81 0e03 	eor.w	lr, r1, r3
 8000888:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800088c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000890:	f000 8088 	beq.w	80009a4 <__aeabi_ddiv+0x144>
 8000894:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000898:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800089c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b8:	429d      	cmp	r5, r3
 80008ba:	bf08      	it	eq
 80008bc:	4296      	cmpeq	r6, r2
 80008be:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c6:	d202      	bcs.n	80008ce <__aeabi_ddiv+0x6e>
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	1ab6      	subs	r6, r6, r2
 80008d0:	eb65 0503 	sbc.w	r5, r5, r3
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008de:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ea:	bf22      	ittt	cs
 80008ec:	1ab6      	subcs	r6, r6, r2
 80008ee:	4675      	movcs	r5, lr
 80008f0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000902:	bf22      	ittt	cs
 8000904:	1ab6      	subcs	r6, r6, r2
 8000906:	4675      	movcs	r5, lr
 8000908:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800090c:	085b      	lsrs	r3, r3, #1
 800090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000912:	ebb6 0e02 	subs.w	lr, r6, r2
 8000916:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091a:	bf22      	ittt	cs
 800091c:	1ab6      	subcs	r6, r6, r2
 800091e:	4675      	movcs	r5, lr
 8000920:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800093c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000940:	d018      	beq.n	8000974 <__aeabi_ddiv+0x114>
 8000942:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000946:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000952:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000956:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095e:	d1c0      	bne.n	80008e2 <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	d10b      	bne.n	800097e <__aeabi_ddiv+0x11e>
 8000966:	ea41 0100 	orr.w	r1, r1, r0
 800096a:	f04f 0000 	mov.w	r0, #0
 800096e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000972:	e7b6      	b.n	80008e2 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000978:	bf04      	itt	eq
 800097a:	4301      	orreq	r1, r0
 800097c:	2000      	moveq	r0, #0
 800097e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000982:	bf88      	it	hi
 8000984:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000988:	f63f aeaf 	bhi.w	80006ea <__aeabi_dmul+0xde>
 800098c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000990:	bf04      	itt	eq
 8000992:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000996:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099a:	f150 0000 	adcs.w	r0, r0, #0
 800099e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a2:	bd70      	pop	{r4, r5, r6, pc}
 80009a4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b0:	bfc2      	ittt	gt
 80009b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ba:	bd70      	popgt	{r4, r5, r6, pc}
 80009bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c0:	f04f 0e00 	mov.w	lr, #0
 80009c4:	3c01      	subs	r4, #1
 80009c6:	e690      	b.n	80006ea <__aeabi_dmul+0xde>
 80009c8:	ea45 0e06 	orr.w	lr, r5, r6
 80009cc:	e68d      	b.n	80006ea <__aeabi_dmul+0xde>
 80009ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d2:	ea94 0f0c 	teq	r4, ip
 80009d6:	bf08      	it	eq
 80009d8:	ea95 0f0c 	teqeq	r5, ip
 80009dc:	f43f af3b 	beq.w	8000856 <__aeabi_dmul+0x24a>
 80009e0:	ea94 0f0c 	teq	r4, ip
 80009e4:	d10a      	bne.n	80009fc <__aeabi_ddiv+0x19c>
 80009e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ea:	f47f af34 	bne.w	8000856 <__aeabi_dmul+0x24a>
 80009ee:	ea95 0f0c 	teq	r5, ip
 80009f2:	f47f af25 	bne.w	8000840 <__aeabi_dmul+0x234>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e72c      	b.n	8000856 <__aeabi_dmul+0x24a>
 80009fc:	ea95 0f0c 	teq	r5, ip
 8000a00:	d106      	bne.n	8000a10 <__aeabi_ddiv+0x1b0>
 8000a02:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a06:	f43f aefd 	beq.w	8000804 <__aeabi_dmul+0x1f8>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e722      	b.n	8000856 <__aeabi_dmul+0x24a>
 8000a10:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1a:	f47f aec5 	bne.w	80007a8 <__aeabi_dmul+0x19c>
 8000a1e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a22:	f47f af0d 	bne.w	8000840 <__aeabi_dmul+0x234>
 8000a26:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2a:	f47f aeeb 	bne.w	8000804 <__aeabi_dmul+0x1f8>
 8000a2e:	e712      	b.n	8000856 <__aeabi_dmul+0x24a>

08000a30 <__gedf2>:
 8000a30:	f04f 3cff 	mov.w	ip, #4294967295
 8000a34:	e006      	b.n	8000a44 <__cmpdf2+0x4>
 8000a36:	bf00      	nop

08000a38 <__ledf2>:
 8000a38:	f04f 0c01 	mov.w	ip, #1
 8000a3c:	e002      	b.n	8000a44 <__cmpdf2+0x4>
 8000a3e:	bf00      	nop

08000a40 <__cmpdf2>:
 8000a40:	f04f 0c01 	mov.w	ip, #1
 8000a44:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	bf18      	it	ne
 8000a56:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5a:	d01b      	beq.n	8000a94 <__cmpdf2+0x54>
 8000a5c:	b001      	add	sp, #4
 8000a5e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a62:	bf0c      	ite	eq
 8000a64:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a68:	ea91 0f03 	teqne	r1, r3
 8000a6c:	bf02      	ittt	eq
 8000a6e:	ea90 0f02 	teqeq	r0, r2
 8000a72:	2000      	moveq	r0, #0
 8000a74:	4770      	bxeq	lr
 8000a76:	f110 0f00 	cmn.w	r0, #0
 8000a7a:	ea91 0f03 	teq	r1, r3
 8000a7e:	bf58      	it	pl
 8000a80:	4299      	cmppl	r1, r3
 8000a82:	bf08      	it	eq
 8000a84:	4290      	cmpeq	r0, r2
 8000a86:	bf2c      	ite	cs
 8000a88:	17d8      	asrcs	r0, r3, #31
 8000a8a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8e:	f040 0001 	orr.w	r0, r0, #1
 8000a92:	4770      	bx	lr
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__cmpdf2+0x64>
 8000a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa2:	d107      	bne.n	8000ab4 <__cmpdf2+0x74>
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d1d6      	bne.n	8000a5c <__cmpdf2+0x1c>
 8000aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab2:	d0d3      	beq.n	8000a5c <__cmpdf2+0x1c>
 8000ab4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_cdrcmple>:
 8000abc:	4684      	mov	ip, r0
 8000abe:	4610      	mov	r0, r2
 8000ac0:	4662      	mov	r2, ip
 8000ac2:	468c      	mov	ip, r1
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4663      	mov	r3, ip
 8000ac8:	e000      	b.n	8000acc <__aeabi_cdcmpeq>
 8000aca:	bf00      	nop

08000acc <__aeabi_cdcmpeq>:
 8000acc:	b501      	push	{r0, lr}
 8000ace:	f7ff ffb7 	bl	8000a40 <__cmpdf2>
 8000ad2:	2800      	cmp	r0, #0
 8000ad4:	bf48      	it	mi
 8000ad6:	f110 0f00 	cmnmi.w	r0, #0
 8000ada:	bd01      	pop	{r0, pc}

08000adc <__aeabi_dcmpeq>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff fff4 	bl	8000acc <__aeabi_cdcmpeq>
 8000ae4:	bf0c      	ite	eq
 8000ae6:	2001      	moveq	r0, #1
 8000ae8:	2000      	movne	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmplt>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffea 	bl	8000acc <__aeabi_cdcmpeq>
 8000af8:	bf34      	ite	cc
 8000afa:	2001      	movcc	r0, #1
 8000afc:	2000      	movcs	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmple>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffe0 	bl	8000acc <__aeabi_cdcmpeq>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpge>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffce 	bl	8000abc <__aeabi_cdrcmple>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpgt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffc4 	bl	8000abc <__aeabi_cdrcmple>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpun>:
 8000b40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d102      	bne.n	8000b50 <__aeabi_dcmpun+0x10>
 8000b4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4e:	d10a      	bne.n	8000b66 <__aeabi_dcmpun+0x26>
 8000b50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d102      	bne.n	8000b60 <__aeabi_dcmpun+0x20>
 8000b5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_dcmpun+0x26>
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0001 	mov.w	r0, #1
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2uiz>:
 8000bbc:	004a      	lsls	r2, r1, #1
 8000bbe:	d211      	bcs.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc4:	d211      	bcs.n	8000bea <__aeabi_d2uiz+0x2e>
 8000bc6:	d50d      	bpl.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bcc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd0:	d40e      	bmi.n	8000bf0 <__aeabi_d2uiz+0x34>
 8000bd2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bda:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bee:	d102      	bne.n	8000bf6 <__aeabi_d2uiz+0x3a>
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf4:	4770      	bx	lr
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	4770      	bx	lr

08000bfc <__aeabi_d2f>:
 8000bfc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c00:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c04:	bf24      	itt	cs
 8000c06:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c0a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0e:	d90d      	bls.n	8000c2c <__aeabi_d2f+0x30>
 8000c10:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c14:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c18:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c1c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c20:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c24:	bf08      	it	eq
 8000c26:	f020 0001 	biceq.w	r0, r0, #1
 8000c2a:	4770      	bx	lr
 8000c2c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c30:	d121      	bne.n	8000c76 <__aeabi_d2f+0x7a>
 8000c32:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c36:	bfbc      	itt	lt
 8000c38:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	4770      	bxlt	lr
 8000c3e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c42:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c46:	f1c2 0218 	rsb	r2, r2, #24
 8000c4a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c52:	fa20 f002 	lsr.w	r0, r0, r2
 8000c56:	bf18      	it	ne
 8000c58:	f040 0001 	orrne.w	r0, r0, #1
 8000c5c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c60:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c64:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c68:	ea40 000c 	orr.w	r0, r0, ip
 8000c6c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c74:	e7cc      	b.n	8000c10 <__aeabi_d2f+0x14>
 8000c76:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c7a:	d107      	bne.n	8000c8c <__aeabi_d2f+0x90>
 8000c7c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c80:	bf1e      	ittt	ne
 8000c82:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c86:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c8a:	4770      	bxne	lr
 8000c8c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop

08000c9c <__aeabi_ldivmod>:
 8000c9c:	b97b      	cbnz	r3, 8000cbe <__aeabi_ldivmod+0x22>
 8000c9e:	b972      	cbnz	r2, 8000cbe <__aeabi_ldivmod+0x22>
 8000ca0:	2900      	cmp	r1, #0
 8000ca2:	bfbe      	ittt	lt
 8000ca4:	2000      	movlt	r0, #0
 8000ca6:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000caa:	e006      	blt.n	8000cba <__aeabi_ldivmod+0x1e>
 8000cac:	bf08      	it	eq
 8000cae:	2800      	cmpeq	r0, #0
 8000cb0:	bf1c      	itt	ne
 8000cb2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000cb6:	f04f 30ff 	movne.w	r0, #4294967295
 8000cba:	f000 b9dd 	b.w	8001078 <__aeabi_idiv0>
 8000cbe:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	db09      	blt.n	8000cde <__aeabi_ldivmod+0x42>
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	db1a      	blt.n	8000d04 <__aeabi_ldivmod+0x68>
 8000cce:	f000 f86b 	bl	8000da8 <__udivmoddi4>
 8000cd2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cda:	b004      	add	sp, #16
 8000cdc:	4770      	bx	lr
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	db1b      	blt.n	8000d20 <__aeabi_ldivmod+0x84>
 8000ce8:	f000 f85e 	bl	8000da8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4240      	negs	r0, r0
 8000cf8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cfc:	4252      	negs	r2, r2
 8000cfe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d02:	4770      	bx	lr
 8000d04:	4252      	negs	r2, r2
 8000d06:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d0a:	f000 f84d 	bl	8000da8 <__udivmoddi4>
 8000d0e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d16:	b004      	add	sp, #16
 8000d18:	4240      	negs	r0, r0
 8000d1a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f83f 	bl	8000da8 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4252      	negs	r2, r2
 8000d36:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d3a:	4770      	bx	lr

08000d3c <__aeabi_d2lz>:
 8000d3c:	b538      	push	{r3, r4, r5, lr}
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2300      	movs	r3, #0
 8000d42:	4604      	mov	r4, r0
 8000d44:	460d      	mov	r5, r1
 8000d46:	f7ff fed3 	bl	8000af0 <__aeabi_dcmplt>
 8000d4a:	b928      	cbnz	r0, 8000d58 <__aeabi_d2lz+0x1c>
 8000d4c:	4620      	mov	r0, r4
 8000d4e:	4629      	mov	r1, r5
 8000d50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d54:	f000 b80a 	b.w	8000d6c <__aeabi_d2ulz>
 8000d58:	4620      	mov	r0, r4
 8000d5a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d5e:	f000 f805 	bl	8000d6c <__aeabi_d2ulz>
 8000d62:	4240      	negs	r0, r0
 8000d64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d68:	bd38      	pop	{r3, r4, r5, pc}
 8000d6a:	bf00      	nop

08000d6c <__aeabi_d2ulz>:
 8000d6c:	b5d0      	push	{r4, r6, r7, lr}
 8000d6e:	4b0c      	ldr	r3, [pc, #48]	; (8000da0 <__aeabi_d2ulz+0x34>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	4606      	mov	r6, r0
 8000d74:	460f      	mov	r7, r1
 8000d76:	f7ff fc49 	bl	800060c <__aeabi_dmul>
 8000d7a:	f7ff ff1f 	bl	8000bbc <__aeabi_d2uiz>
 8000d7e:	4604      	mov	r4, r0
 8000d80:	f7ff fbca 	bl	8000518 <__aeabi_ui2d>
 8000d84:	4b07      	ldr	r3, [pc, #28]	; (8000da4 <__aeabi_d2ulz+0x38>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	f7ff fc40 	bl	800060c <__aeabi_dmul>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	460b      	mov	r3, r1
 8000d90:	4630      	mov	r0, r6
 8000d92:	4639      	mov	r1, r7
 8000d94:	f7ff fa82 	bl	800029c <__aeabi_dsub>
 8000d98:	f7ff ff10 	bl	8000bbc <__aeabi_d2uiz>
 8000d9c:	4621      	mov	r1, r4
 8000d9e:	bdd0      	pop	{r4, r6, r7, pc}
 8000da0:	3df00000 	.word	0x3df00000
 8000da4:	41f00000 	.word	0x41f00000

08000da8 <__udivmoddi4>:
 8000da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dac:	9d08      	ldr	r5, [sp, #32]
 8000dae:	4604      	mov	r4, r0
 8000db0:	468e      	mov	lr, r1
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d14d      	bne.n	8000e52 <__udivmoddi4+0xaa>
 8000db6:	428a      	cmp	r2, r1
 8000db8:	4694      	mov	ip, r2
 8000dba:	d969      	bls.n	8000e90 <__udivmoddi4+0xe8>
 8000dbc:	fab2 f282 	clz	r2, r2
 8000dc0:	b152      	cbz	r2, 8000dd8 <__udivmoddi4+0x30>
 8000dc2:	fa01 f302 	lsl.w	r3, r1, r2
 8000dc6:	f1c2 0120 	rsb	r1, r2, #32
 8000dca:	fa20 f101 	lsr.w	r1, r0, r1
 8000dce:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dd2:	ea41 0e03 	orr.w	lr, r1, r3
 8000dd6:	4094      	lsls	r4, r2
 8000dd8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ddc:	0c21      	lsrs	r1, r4, #16
 8000dde:	fbbe f6f8 	udiv	r6, lr, r8
 8000de2:	fa1f f78c 	uxth.w	r7, ip
 8000de6:	fb08 e316 	mls	r3, r8, r6, lr
 8000dea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dee:	fb06 f107 	mul.w	r1, r6, r7
 8000df2:	4299      	cmp	r1, r3
 8000df4:	d90a      	bls.n	8000e0c <__udivmoddi4+0x64>
 8000df6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dfa:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dfe:	f080 811f 	bcs.w	8001040 <__udivmoddi4+0x298>
 8000e02:	4299      	cmp	r1, r3
 8000e04:	f240 811c 	bls.w	8001040 <__udivmoddi4+0x298>
 8000e08:	3e02      	subs	r6, #2
 8000e0a:	4463      	add	r3, ip
 8000e0c:	1a5b      	subs	r3, r3, r1
 8000e0e:	b2a4      	uxth	r4, r4
 8000e10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e14:	fb08 3310 	mls	r3, r8, r0, r3
 8000e18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e1c:	fb00 f707 	mul.w	r7, r0, r7
 8000e20:	42a7      	cmp	r7, r4
 8000e22:	d90a      	bls.n	8000e3a <__udivmoddi4+0x92>
 8000e24:	eb1c 0404 	adds.w	r4, ip, r4
 8000e28:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2c:	f080 810a 	bcs.w	8001044 <__udivmoddi4+0x29c>
 8000e30:	42a7      	cmp	r7, r4
 8000e32:	f240 8107 	bls.w	8001044 <__udivmoddi4+0x29c>
 8000e36:	4464      	add	r4, ip
 8000e38:	3802      	subs	r0, #2
 8000e3a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e3e:	1be4      	subs	r4, r4, r7
 8000e40:	2600      	movs	r6, #0
 8000e42:	b11d      	cbz	r5, 8000e4c <__udivmoddi4+0xa4>
 8000e44:	40d4      	lsrs	r4, r2
 8000e46:	2300      	movs	r3, #0
 8000e48:	e9c5 4300 	strd	r4, r3, [r5]
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	428b      	cmp	r3, r1
 8000e54:	d909      	bls.n	8000e6a <__udivmoddi4+0xc2>
 8000e56:	2d00      	cmp	r5, #0
 8000e58:	f000 80ef 	beq.w	800103a <__udivmoddi4+0x292>
 8000e5c:	2600      	movs	r6, #0
 8000e5e:	e9c5 0100 	strd	r0, r1, [r5]
 8000e62:	4630      	mov	r0, r6
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	fab3 f683 	clz	r6, r3
 8000e6e:	2e00      	cmp	r6, #0
 8000e70:	d14a      	bne.n	8000f08 <__udivmoddi4+0x160>
 8000e72:	428b      	cmp	r3, r1
 8000e74:	d302      	bcc.n	8000e7c <__udivmoddi4+0xd4>
 8000e76:	4282      	cmp	r2, r0
 8000e78:	f200 80f9 	bhi.w	800106e <__udivmoddi4+0x2c6>
 8000e7c:	1a84      	subs	r4, r0, r2
 8000e7e:	eb61 0303 	sbc.w	r3, r1, r3
 8000e82:	2001      	movs	r0, #1
 8000e84:	469e      	mov	lr, r3
 8000e86:	2d00      	cmp	r5, #0
 8000e88:	d0e0      	beq.n	8000e4c <__udivmoddi4+0xa4>
 8000e8a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e8e:	e7dd      	b.n	8000e4c <__udivmoddi4+0xa4>
 8000e90:	b902      	cbnz	r2, 8000e94 <__udivmoddi4+0xec>
 8000e92:	deff      	udf	#255	; 0xff
 8000e94:	fab2 f282 	clz	r2, r2
 8000e98:	2a00      	cmp	r2, #0
 8000e9a:	f040 8092 	bne.w	8000fc2 <__udivmoddi4+0x21a>
 8000e9e:	eba1 010c 	sub.w	r1, r1, ip
 8000ea2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea6:	fa1f fe8c 	uxth.w	lr, ip
 8000eaa:	2601      	movs	r6, #1
 8000eac:	0c20      	lsrs	r0, r4, #16
 8000eae:	fbb1 f3f7 	udiv	r3, r1, r7
 8000eb2:	fb07 1113 	mls	r1, r7, r3, r1
 8000eb6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eba:	fb0e f003 	mul.w	r0, lr, r3
 8000ebe:	4288      	cmp	r0, r1
 8000ec0:	d908      	bls.n	8000ed4 <__udivmoddi4+0x12c>
 8000ec2:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000eca:	d202      	bcs.n	8000ed2 <__udivmoddi4+0x12a>
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	f200 80cb 	bhi.w	8001068 <__udivmoddi4+0x2c0>
 8000ed2:	4643      	mov	r3, r8
 8000ed4:	1a09      	subs	r1, r1, r0
 8000ed6:	b2a4      	uxth	r4, r4
 8000ed8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000edc:	fb07 1110 	mls	r1, r7, r0, r1
 8000ee0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ee4:	fb0e fe00 	mul.w	lr, lr, r0
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x156>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ef4:	d202      	bcs.n	8000efc <__udivmoddi4+0x154>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	f200 80bb 	bhi.w	8001072 <__udivmoddi4+0x2ca>
 8000efc:	4608      	mov	r0, r1
 8000efe:	eba4 040e 	sub.w	r4, r4, lr
 8000f02:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f06:	e79c      	b.n	8000e42 <__udivmoddi4+0x9a>
 8000f08:	f1c6 0720 	rsb	r7, r6, #32
 8000f0c:	40b3      	lsls	r3, r6
 8000f0e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f12:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f16:	fa20 f407 	lsr.w	r4, r0, r7
 8000f1a:	fa01 f306 	lsl.w	r3, r1, r6
 8000f1e:	431c      	orrs	r4, r3
 8000f20:	40f9      	lsrs	r1, r7
 8000f22:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f26:	fa00 f306 	lsl.w	r3, r0, r6
 8000f2a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f2e:	0c20      	lsrs	r0, r4, #16
 8000f30:	fa1f fe8c 	uxth.w	lr, ip
 8000f34:	fb09 1118 	mls	r1, r9, r8, r1
 8000f38:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f3c:	fb08 f00e 	mul.w	r0, r8, lr
 8000f40:	4288      	cmp	r0, r1
 8000f42:	fa02 f206 	lsl.w	r2, r2, r6
 8000f46:	d90b      	bls.n	8000f60 <__udivmoddi4+0x1b8>
 8000f48:	eb1c 0101 	adds.w	r1, ip, r1
 8000f4c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f50:	f080 8088 	bcs.w	8001064 <__udivmoddi4+0x2bc>
 8000f54:	4288      	cmp	r0, r1
 8000f56:	f240 8085 	bls.w	8001064 <__udivmoddi4+0x2bc>
 8000f5a:	f1a8 0802 	sub.w	r8, r8, #2
 8000f5e:	4461      	add	r1, ip
 8000f60:	1a09      	subs	r1, r1, r0
 8000f62:	b2a4      	uxth	r4, r4
 8000f64:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f68:	fb09 1110 	mls	r1, r9, r0, r1
 8000f6c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f70:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f74:	458e      	cmp	lr, r1
 8000f76:	d908      	bls.n	8000f8a <__udivmoddi4+0x1e2>
 8000f78:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f80:	d26c      	bcs.n	800105c <__udivmoddi4+0x2b4>
 8000f82:	458e      	cmp	lr, r1
 8000f84:	d96a      	bls.n	800105c <__udivmoddi4+0x2b4>
 8000f86:	3802      	subs	r0, #2
 8000f88:	4461      	add	r1, ip
 8000f8a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f8e:	fba0 9402 	umull	r9, r4, r0, r2
 8000f92:	eba1 010e 	sub.w	r1, r1, lr
 8000f96:	42a1      	cmp	r1, r4
 8000f98:	46c8      	mov	r8, r9
 8000f9a:	46a6      	mov	lr, r4
 8000f9c:	d356      	bcc.n	800104c <__udivmoddi4+0x2a4>
 8000f9e:	d053      	beq.n	8001048 <__udivmoddi4+0x2a0>
 8000fa0:	b15d      	cbz	r5, 8000fba <__udivmoddi4+0x212>
 8000fa2:	ebb3 0208 	subs.w	r2, r3, r8
 8000fa6:	eb61 010e 	sbc.w	r1, r1, lr
 8000faa:	fa01 f707 	lsl.w	r7, r1, r7
 8000fae:	fa22 f306 	lsr.w	r3, r2, r6
 8000fb2:	40f1      	lsrs	r1, r6
 8000fb4:	431f      	orrs	r7, r3
 8000fb6:	e9c5 7100 	strd	r7, r1, [r5]
 8000fba:	2600      	movs	r6, #0
 8000fbc:	4631      	mov	r1, r6
 8000fbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc2:	f1c2 0320 	rsb	r3, r2, #32
 8000fc6:	40d8      	lsrs	r0, r3
 8000fc8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fcc:	fa21 f303 	lsr.w	r3, r1, r3
 8000fd0:	4091      	lsls	r1, r2
 8000fd2:	4301      	orrs	r1, r0
 8000fd4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fd8:	fa1f fe8c 	uxth.w	lr, ip
 8000fdc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fe0:	fb07 3610 	mls	r6, r7, r0, r3
 8000fe4:	0c0b      	lsrs	r3, r1, #16
 8000fe6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fea:	fb00 f60e 	mul.w	r6, r0, lr
 8000fee:	429e      	cmp	r6, r3
 8000ff0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ff4:	d908      	bls.n	8001008 <__udivmoddi4+0x260>
 8000ff6:	eb1c 0303 	adds.w	r3, ip, r3
 8000ffa:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ffe:	d22f      	bcs.n	8001060 <__udivmoddi4+0x2b8>
 8001000:	429e      	cmp	r6, r3
 8001002:	d92d      	bls.n	8001060 <__udivmoddi4+0x2b8>
 8001004:	3802      	subs	r0, #2
 8001006:	4463      	add	r3, ip
 8001008:	1b9b      	subs	r3, r3, r6
 800100a:	b289      	uxth	r1, r1
 800100c:	fbb3 f6f7 	udiv	r6, r3, r7
 8001010:	fb07 3316 	mls	r3, r7, r6, r3
 8001014:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001018:	fb06 f30e 	mul.w	r3, r6, lr
 800101c:	428b      	cmp	r3, r1
 800101e:	d908      	bls.n	8001032 <__udivmoddi4+0x28a>
 8001020:	eb1c 0101 	adds.w	r1, ip, r1
 8001024:	f106 38ff 	add.w	r8, r6, #4294967295
 8001028:	d216      	bcs.n	8001058 <__udivmoddi4+0x2b0>
 800102a:	428b      	cmp	r3, r1
 800102c:	d914      	bls.n	8001058 <__udivmoddi4+0x2b0>
 800102e:	3e02      	subs	r6, #2
 8001030:	4461      	add	r1, ip
 8001032:	1ac9      	subs	r1, r1, r3
 8001034:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001038:	e738      	b.n	8000eac <__udivmoddi4+0x104>
 800103a:	462e      	mov	r6, r5
 800103c:	4628      	mov	r0, r5
 800103e:	e705      	b.n	8000e4c <__udivmoddi4+0xa4>
 8001040:	4606      	mov	r6, r0
 8001042:	e6e3      	b.n	8000e0c <__udivmoddi4+0x64>
 8001044:	4618      	mov	r0, r3
 8001046:	e6f8      	b.n	8000e3a <__udivmoddi4+0x92>
 8001048:	454b      	cmp	r3, r9
 800104a:	d2a9      	bcs.n	8000fa0 <__udivmoddi4+0x1f8>
 800104c:	ebb9 0802 	subs.w	r8, r9, r2
 8001050:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001054:	3801      	subs	r0, #1
 8001056:	e7a3      	b.n	8000fa0 <__udivmoddi4+0x1f8>
 8001058:	4646      	mov	r6, r8
 800105a:	e7ea      	b.n	8001032 <__udivmoddi4+0x28a>
 800105c:	4620      	mov	r0, r4
 800105e:	e794      	b.n	8000f8a <__udivmoddi4+0x1e2>
 8001060:	4640      	mov	r0, r8
 8001062:	e7d1      	b.n	8001008 <__udivmoddi4+0x260>
 8001064:	46d0      	mov	r8, sl
 8001066:	e77b      	b.n	8000f60 <__udivmoddi4+0x1b8>
 8001068:	3b02      	subs	r3, #2
 800106a:	4461      	add	r1, ip
 800106c:	e732      	b.n	8000ed4 <__udivmoddi4+0x12c>
 800106e:	4630      	mov	r0, r6
 8001070:	e709      	b.n	8000e86 <__udivmoddi4+0xde>
 8001072:	4464      	add	r4, ip
 8001074:	3802      	subs	r0, #2
 8001076:	e742      	b.n	8000efe <__udivmoddi4+0x156>

08001078 <__aeabi_idiv0>:
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop

0800107c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b094      	sub	sp, #80	; 0x50
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001082:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800108e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]
 8001098:	609a      	str	r2, [r3, #8]
 800109a:	60da      	str	r2, [r3, #12]
 800109c:	611a      	str	r2, [r3, #16]
 800109e:	615a      	str	r2, [r3, #20]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80010a0:	1d3b      	adds	r3, r7, #4
 80010a2:	2228      	movs	r2, #40	; 0x28
 80010a4:	2100      	movs	r1, #0
 80010a6:	4618      	mov	r0, r3
 80010a8:	f031 f892 	bl	80321d0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010ac:	4b40      	ldr	r3, [pc, #256]	; (80011b0 <MX_ADC1_Init+0x134>)
 80010ae:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80010b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80010b4:	4b3e      	ldr	r3, [pc, #248]	; (80011b0 <MX_ADC1_Init+0x134>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010ba:	4b3d      	ldr	r3, [pc, #244]	; (80011b0 <MX_ADC1_Init+0x134>)
 80010bc:	2200      	movs	r2, #0
 80010be:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010c0:	4b3b      	ldr	r3, [pc, #236]	; (80011b0 <MX_ADC1_Init+0x134>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010c6:	4b3a      	ldr	r3, [pc, #232]	; (80011b0 <MX_ADC1_Init+0x134>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010cc:	4b38      	ldr	r3, [pc, #224]	; (80011b0 <MX_ADC1_Init+0x134>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010d4:	4b36      	ldr	r3, [pc, #216]	; (80011b0 <MX_ADC1_Init+0x134>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010da:	4b35      	ldr	r3, [pc, #212]	; (80011b0 <MX_ADC1_Init+0x134>)
 80010dc:	2201      	movs	r2, #1
 80010de:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010e0:	4b33      	ldr	r3, [pc, #204]	; (80011b0 <MX_ADC1_Init+0x134>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010e6:	4b32      	ldr	r3, [pc, #200]	; (80011b0 <MX_ADC1_Init+0x134>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ec:	4b30      	ldr	r3, [pc, #192]	; (80011b0 <MX_ADC1_Init+0x134>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010f4:	4b2e      	ldr	r3, [pc, #184]	; (80011b0 <MX_ADC1_Init+0x134>)
 80010f6:	2204      	movs	r2, #4
 80010f8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010fa:	4b2d      	ldr	r3, [pc, #180]	; (80011b0 <MX_ADC1_Init+0x134>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001100:	4b2b      	ldr	r3, [pc, #172]	; (80011b0 <MX_ADC1_Init+0x134>)
 8001102:	2200      	movs	r2, #0
 8001104:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001106:	482a      	ldr	r0, [pc, #168]	; (80011b0 <MX_ADC1_Init+0x134>)
 8001108:	f006 fd4c 	bl	8007ba4 <HAL_ADC_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8001112:	f004 fd4f 	bl	8005bb4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001116:	2300      	movs	r3, #0
 8001118:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800111a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800111e:	4619      	mov	r1, r3
 8001120:	4823      	ldr	r0, [pc, #140]	; (80011b0 <MX_ADC1_Init+0x134>)
 8001122:	f008 fb2d 	bl	8009780 <HAL_ADCEx_MultiModeConfigChannel>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 800112c:	f004 fd42 	bl	8005bb4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001130:	2306      	movs	r3, #6
 8001132:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001134:	2301      	movs	r3, #1
 8001136:	633b      	str	r3, [r7, #48]	; 0x30
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001138:	2300      	movs	r3, #0
 800113a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800113c:	2300      	movs	r3, #0
 800113e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001140:	2300      	movs	r3, #0
 8001142:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfig.Offset = 0;
 8001144:	2300      	movs	r3, #0
 8001146:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001148:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800114c:	4619      	mov	r1, r3
 800114e:	4818      	ldr	r0, [pc, #96]	; (80011b0 <MX_ADC1_Init+0x134>)
 8001150:	f007 f910 	bl	8008374 <HAL_ADC_ConfigChannel>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800115a:	f004 fd2b 	bl	8005bb4 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 800115e:	2306      	movs	r3, #6
 8001160:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001162:	2301      	movs	r3, #1
 8001164:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001166:	2300      	movs	r3, #0
 8001168:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedNbrOfConversion = 1;
 800116a:	2301      	movs	r3, #1
 800116c:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800116e:	2300      	movs	r3, #0
 8001170:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001172:	2340      	movs	r3, #64	; 0x40
 8001174:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8001176:	2301      	movs	r3, #1
 8001178:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 800117a:	2300      	movs	r3, #0
 800117c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001180:	2300      	movs	r3, #0
 8001182:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001186:	2300      	movs	r3, #0
 8001188:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sConfigInjected.InjectedOffset = 0;
 800118c:	2300      	movs	r3, #0
 800118e:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001194:	1d3b      	adds	r3, r7, #4
 8001196:	4619      	mov	r1, r3
 8001198:	4805      	ldr	r0, [pc, #20]	; (80011b0 <MX_ADC1_Init+0x134>)
 800119a:	f007 fd61 	bl	8008c60 <HAL_ADCEx_InjectedConfigChannel>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_ADC1_Init+0x12c>
  {
    Error_Handler();
 80011a4:	f004 fd06 	bl	8005bb4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011a8:	bf00      	nop
 80011aa:	3750      	adds	r7, #80	; 0x50
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	200004ec 	.word	0x200004ec

080011b4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08a      	sub	sp, #40	; 0x28
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011bc:	f107 0314 	add.w	r3, r7, #20
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
 80011ca:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80011d4:	d123      	bne.n	800121e <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80011d6:	4b14      	ldr	r3, [pc, #80]	; (8001228 <HAL_ADC_MspInit+0x74>)
 80011d8:	695b      	ldr	r3, [r3, #20]
 80011da:	4a13      	ldr	r2, [pc, #76]	; (8001228 <HAL_ADC_MspInit+0x74>)
 80011dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011e0:	6153      	str	r3, [r2, #20]
 80011e2:	4b11      	ldr	r3, [pc, #68]	; (8001228 <HAL_ADC_MspInit+0x74>)
 80011e4:	695b      	ldr	r3, [r3, #20]
 80011e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ea:	613b      	str	r3, [r7, #16]
 80011ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ee:	4b0e      	ldr	r3, [pc, #56]	; (8001228 <HAL_ADC_MspInit+0x74>)
 80011f0:	695b      	ldr	r3, [r3, #20]
 80011f2:	4a0d      	ldr	r2, [pc, #52]	; (8001228 <HAL_ADC_MspInit+0x74>)
 80011f4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80011f8:	6153      	str	r3, [r2, #20]
 80011fa:	4b0b      	ldr	r3, [pc, #44]	; (8001228 <HAL_ADC_MspInit+0x74>)
 80011fc:	695b      	ldr	r3, [r3, #20]
 80011fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001206:	2301      	movs	r3, #1
 8001208:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800120a:	2303      	movs	r3, #3
 800120c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001212:	f107 0314 	add.w	r3, r7, #20
 8001216:	4619      	mov	r1, r3
 8001218:	4804      	ldr	r0, [pc, #16]	; (800122c <HAL_ADC_MspInit+0x78>)
 800121a:	f008 ff23 	bl	800a064 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800121e:	bf00      	nop
 8001220:	3728      	adds	r7, #40	; 0x28
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40021000 	.word	0x40021000
 800122c:	48000800 	.word	0x48000800

08001230 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001234:	4b0d      	ldr	r3, [pc, #52]	; (800126c <MX_CRC_Init+0x3c>)
 8001236:	4a0e      	ldr	r2, [pc, #56]	; (8001270 <MX_CRC_Init+0x40>)
 8001238:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800123a:	4b0c      	ldr	r3, [pc, #48]	; (800126c <MX_CRC_Init+0x3c>)
 800123c:	2200      	movs	r2, #0
 800123e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001240:	4b0a      	ldr	r3, [pc, #40]	; (800126c <MX_CRC_Init+0x3c>)
 8001242:	2200      	movs	r2, #0
 8001244:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <MX_CRC_Init+0x3c>)
 8001248:	2200      	movs	r2, #0
 800124a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800124c:	4b07      	ldr	r3, [pc, #28]	; (800126c <MX_CRC_Init+0x3c>)
 800124e:	2200      	movs	r2, #0
 8001250:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001252:	4b06      	ldr	r3, [pc, #24]	; (800126c <MX_CRC_Init+0x3c>)
 8001254:	2201      	movs	r2, #1
 8001256:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001258:	4804      	ldr	r0, [pc, #16]	; (800126c <MX_CRC_Init+0x3c>)
 800125a:	f008 fdb3 	bl	8009dc4 <HAL_CRC_Init>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001264:	f004 fca6 	bl	8005bb4 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}
 800126c:	2000053c 	.word	0x2000053c
 8001270:	40023000 	.word	0x40023000

08001274 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8001274:	b480      	push	{r7}
 8001276:	b085      	sub	sp, #20
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a0a      	ldr	r2, [pc, #40]	; (80012ac <HAL_CRC_MspInit+0x38>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d10b      	bne.n	800129e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001286:	4b0a      	ldr	r3, [pc, #40]	; (80012b0 <HAL_CRC_MspInit+0x3c>)
 8001288:	695b      	ldr	r3, [r3, #20]
 800128a:	4a09      	ldr	r2, [pc, #36]	; (80012b0 <HAL_CRC_MspInit+0x3c>)
 800128c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001290:	6153      	str	r3, [r2, #20]
 8001292:	4b07      	ldr	r3, [pc, #28]	; (80012b0 <HAL_CRC_MspInit+0x3c>)
 8001294:	695b      	ldr	r3, [r3, #20]
 8001296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800129a:	60fb      	str	r3, [r7, #12]
 800129c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800129e:	bf00      	nop
 80012a0:	3714      	adds	r7, #20
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	40023000 	.word	0x40023000
 80012b0:	40021000 	.word	0x40021000

080012b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08a      	sub	sp, #40	; 0x28
 80012b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ba:	f107 0314 	add.w	r3, r7, #20
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]
 80012c4:	609a      	str	r2, [r3, #8]
 80012c6:	60da      	str	r2, [r3, #12]
 80012c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012ca:	4b37      	ldr	r3, [pc, #220]	; (80013a8 <MX_GPIO_Init+0xf4>)
 80012cc:	695b      	ldr	r3, [r3, #20]
 80012ce:	4a36      	ldr	r2, [pc, #216]	; (80013a8 <MX_GPIO_Init+0xf4>)
 80012d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012d4:	6153      	str	r3, [r2, #20]
 80012d6:	4b34      	ldr	r3, [pc, #208]	; (80013a8 <MX_GPIO_Init+0xf4>)
 80012d8:	695b      	ldr	r3, [r3, #20]
 80012da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012e2:	4b31      	ldr	r3, [pc, #196]	; (80013a8 <MX_GPIO_Init+0xf4>)
 80012e4:	695b      	ldr	r3, [r3, #20]
 80012e6:	4a30      	ldr	r2, [pc, #192]	; (80013a8 <MX_GPIO_Init+0xf4>)
 80012e8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80012ec:	6153      	str	r3, [r2, #20]
 80012ee:	4b2e      	ldr	r3, [pc, #184]	; (80013a8 <MX_GPIO_Init+0xf4>)
 80012f0:	695b      	ldr	r3, [r3, #20]
 80012f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012fa:	4b2b      	ldr	r3, [pc, #172]	; (80013a8 <MX_GPIO_Init+0xf4>)
 80012fc:	695b      	ldr	r3, [r3, #20]
 80012fe:	4a2a      	ldr	r2, [pc, #168]	; (80013a8 <MX_GPIO_Init+0xf4>)
 8001300:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001304:	6153      	str	r3, [r2, #20]
 8001306:	4b28      	ldr	r3, [pc, #160]	; (80013a8 <MX_GPIO_Init+0xf4>)
 8001308:	695b      	ldr	r3, [r3, #20]
 800130a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800130e:	60bb      	str	r3, [r7, #8]
 8001310:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001312:	4b25      	ldr	r3, [pc, #148]	; (80013a8 <MX_GPIO_Init+0xf4>)
 8001314:	695b      	ldr	r3, [r3, #20]
 8001316:	4a24      	ldr	r2, [pc, #144]	; (80013a8 <MX_GPIO_Init+0xf4>)
 8001318:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800131c:	6153      	str	r3, [r2, #20]
 800131e:	4b22      	ldr	r3, [pc, #136]	; (80013a8 <MX_GPIO_Init+0xf4>)
 8001320:	695b      	ldr	r3, [r3, #20]
 8001322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001326:	607b      	str	r3, [r7, #4]
 8001328:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800132a:	4b1f      	ldr	r3, [pc, #124]	; (80013a8 <MX_GPIO_Init+0xf4>)
 800132c:	695b      	ldr	r3, [r3, #20]
 800132e:	4a1e      	ldr	r2, [pc, #120]	; (80013a8 <MX_GPIO_Init+0xf4>)
 8001330:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001334:	6153      	str	r3, [r2, #20]
 8001336:	4b1c      	ldr	r3, [pc, #112]	; (80013a8 <MX_GPIO_Init+0xf4>)
 8001338:	695b      	ldr	r3, [r3, #20]
 800133a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800133e:	603b      	str	r3, [r7, #0]
 8001340:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001342:	2200      	movs	r2, #0
 8001344:	f64f 7108 	movw	r1, #65288	; 0xff08
 8001348:	4818      	ldr	r0, [pc, #96]	; (80013ac <MX_GPIO_Init+0xf8>)
 800134a:	f009 f8d3 	bl	800a4f4 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 800134e:	2337      	movs	r3, #55	; 0x37
 8001350:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001352:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001356:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	2300      	movs	r3, #0
 800135a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800135c:	f107 0314 	add.w	r3, r7, #20
 8001360:	4619      	mov	r1, r3
 8001362:	4812      	ldr	r0, [pc, #72]	; (80013ac <MX_GPIO_Init+0xf8>)
 8001364:	f008 fe7e 	bl	800a064 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001368:	f64f 7308 	movw	r3, #65288	; 0xff08
 800136c:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136e:	2301      	movs	r3, #1
 8001370:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001376:	2300      	movs	r3, #0
 8001378:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800137a:	f107 0314 	add.w	r3, r7, #20
 800137e:	4619      	mov	r1, r3
 8001380:	480a      	ldr	r0, [pc, #40]	; (80013ac <MX_GPIO_Init+0xf8>)
 8001382:	f008 fe6f 	bl	800a064 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001386:	2301      	movs	r3, #1
 8001388:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800138a:	2300      	movs	r3, #0
 800138c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001392:	f107 0314 	add.w	r3, r7, #20
 8001396:	4619      	mov	r1, r3
 8001398:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800139c:	f008 fe62 	bl	800a064 <HAL_GPIO_Init>

}
 80013a0:	bf00      	nop
 80013a2:	3728      	adds	r7, #40	; 0x28
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40021000 	.word	0x40021000
 80013ac:	48001000 	.word	0x48001000

080013b0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013b4:	4b1b      	ldr	r3, [pc, #108]	; (8001424 <MX_I2C1_Init+0x74>)
 80013b6:	4a1c      	ldr	r2, [pc, #112]	; (8001428 <MX_I2C1_Init+0x78>)
 80013b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80013ba:	4b1a      	ldr	r3, [pc, #104]	; (8001424 <MX_I2C1_Init+0x74>)
 80013bc:	4a1b      	ldr	r2, [pc, #108]	; (800142c <MX_I2C1_Init+0x7c>)
 80013be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013c0:	4b18      	ldr	r3, [pc, #96]	; (8001424 <MX_I2C1_Init+0x74>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013c6:	4b17      	ldr	r3, [pc, #92]	; (8001424 <MX_I2C1_Init+0x74>)
 80013c8:	2201      	movs	r2, #1
 80013ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013cc:	4b15      	ldr	r3, [pc, #84]	; (8001424 <MX_I2C1_Init+0x74>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013d2:	4b14      	ldr	r3, [pc, #80]	; (8001424 <MX_I2C1_Init+0x74>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013d8:	4b12      	ldr	r3, [pc, #72]	; (8001424 <MX_I2C1_Init+0x74>)
 80013da:	2200      	movs	r2, #0
 80013dc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013de:	4b11      	ldr	r3, [pc, #68]	; (8001424 <MX_I2C1_Init+0x74>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013e4:	4b0f      	ldr	r3, [pc, #60]	; (8001424 <MX_I2C1_Init+0x74>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013ea:	480e      	ldr	r0, [pc, #56]	; (8001424 <MX_I2C1_Init+0x74>)
 80013ec:	f009 f8b2 	bl	800a554 <HAL_I2C_Init>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80013f6:	f004 fbdd 	bl	8005bb4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013fa:	2100      	movs	r1, #0
 80013fc:	4809      	ldr	r0, [pc, #36]	; (8001424 <MX_I2C1_Init+0x74>)
 80013fe:	f009 f9bd 	bl	800a77c <HAL_I2CEx_ConfigAnalogFilter>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001408:	f004 fbd4 	bl	8005bb4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800140c:	2100      	movs	r1, #0
 800140e:	4805      	ldr	r0, [pc, #20]	; (8001424 <MX_I2C1_Init+0x74>)
 8001410:	f009 fa1c 	bl	800a84c <HAL_I2CEx_ConfigDigitalFilter>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800141a:	f004 fbcb 	bl	8005bb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	20000560 	.word	0x20000560
 8001428:	40005400 	.word	0x40005400
 800142c:	2000090e 	.word	0x2000090e

08001430 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b08a      	sub	sp, #40	; 0x28
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001438:	f107 0314 	add.w	r3, r7, #20
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	60da      	str	r2, [r3, #12]
 8001446:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a17      	ldr	r2, [pc, #92]	; (80014ac <HAL_I2C_MspInit+0x7c>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d127      	bne.n	80014a2 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001452:	4b17      	ldr	r3, [pc, #92]	; (80014b0 <HAL_I2C_MspInit+0x80>)
 8001454:	695b      	ldr	r3, [r3, #20]
 8001456:	4a16      	ldr	r2, [pc, #88]	; (80014b0 <HAL_I2C_MspInit+0x80>)
 8001458:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800145c:	6153      	str	r3, [r2, #20]
 800145e:	4b14      	ldr	r3, [pc, #80]	; (80014b0 <HAL_I2C_MspInit+0x80>)
 8001460:	695b      	ldr	r3, [r3, #20]
 8001462:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001466:	613b      	str	r3, [r7, #16]
 8001468:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 800146a:	23c0      	movs	r3, #192	; 0xc0
 800146c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800146e:	2312      	movs	r3, #18
 8001470:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001472:	2301      	movs	r3, #1
 8001474:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001476:	2303      	movs	r3, #3
 8001478:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800147a:	2304      	movs	r3, #4
 800147c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800147e:	f107 0314 	add.w	r3, r7, #20
 8001482:	4619      	mov	r1, r3
 8001484:	480b      	ldr	r0, [pc, #44]	; (80014b4 <HAL_I2C_MspInit+0x84>)
 8001486:	f008 fded 	bl	800a064 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800148a:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <HAL_I2C_MspInit+0x80>)
 800148c:	69db      	ldr	r3, [r3, #28]
 800148e:	4a08      	ldr	r2, [pc, #32]	; (80014b0 <HAL_I2C_MspInit+0x80>)
 8001490:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001494:	61d3      	str	r3, [r2, #28]
 8001496:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <HAL_I2C_MspInit+0x80>)
 8001498:	69db      	ldr	r3, [r3, #28]
 800149a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80014a2:	bf00      	nop
 80014a4:	3728      	adds	r7, #40	; 0x28
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	40005400 	.word	0x40005400
 80014b0:	40021000 	.word	0x40021000
 80014b4:	48000400 	.word	0x48000400

080014b8 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	4618      	mov	r0, r3
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <_ZN12_GLOBAL__N_117ei_aligned_callocEjj>:
* aligned_malloc takes in the requested alignment and size
*	We will call malloc with extra bytes for our header and the offset
*	required to guarantee the desired alignment.
*/
__attribute__((unused)) void * ei_aligned_calloc(size_t align, size_t size)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
	void * ptr = NULL;
 80014da:	2300      	movs	r3, #0
 80014dc:	617b      	str	r3, [r7, #20]

	//We want it to be a power of two since align_up operates on powers of two
	assert((align & (align - 1)) == 0);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	1e5a      	subs	r2, r3, #1
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4013      	ands	r3, r2
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d005      	beq.n	80014f6 <_ZN12_GLOBAL__N_117ei_aligned_callocEjj+0x26>
 80014ea:	4b17      	ldr	r3, [pc, #92]	; (8001548 <_ZN12_GLOBAL__N_117ei_aligned_callocEjj+0x78>)
 80014ec:	4a17      	ldr	r2, [pc, #92]	; (800154c <_ZN12_GLOBAL__N_117ei_aligned_callocEjj+0x7c>)
 80014ee:	2137      	movs	r1, #55	; 0x37
 80014f0:	4817      	ldr	r0, [pc, #92]	; (8001550 <_ZN12_GLOBAL__N_117ei_aligned_callocEjj+0x80>)
 80014f2:	f030 fdcf 	bl	8032094 <__assert_func>

	if(align && size)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d01f      	beq.n	800153c <_ZN12_GLOBAL__N_117ei_aligned_callocEjj+0x6c>
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d01c      	beq.n	800153c <_ZN12_GLOBAL__N_117ei_aligned_callocEjj+0x6c>
	{
		/*
		 * We know we have to fit an offset value
		 * We also allocate extra bytes to ensure we can meet the alignment
		 */
		uint32_t hdr_size = PTR_OFFSET_SZ + (align - 1);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	3301      	adds	r3, #1
 8001506:	613b      	str	r3, [r7, #16]
		void * p = ei_calloc(size + hdr_size, 1);
 8001508:	683a      	ldr	r2, [r7, #0]
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	4413      	add	r3, r2
 800150e:	2101      	movs	r1, #1
 8001510:	4618      	mov	r0, r3
 8001512:	f026 fa05 	bl	8027920 <_Z9ei_callocjj>
 8001516:	60f8      	str	r0, [r7, #12]

		if(p)
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d00e      	beq.n	800153c <_ZN12_GLOBAL__N_117ei_aligned_callocEjj+0x6c>
		{
			/*
			 * Add the offset size to malloc's pointer (we will always store that)
			 * Then align the resulting value to the arget alignment
			 */
			ptr = (void *) align_up(((uintptr_t)p + PTR_OFFSET_SZ), align);
 800151e:	68fa      	ldr	r2, [r7, #12]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	4413      	add	r3, r2
 8001524:	1c5a      	adds	r2, r3, #1
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	425b      	negs	r3, r3
 800152a:	4013      	ands	r3, r2
 800152c:	617b      	str	r3, [r7, #20]

			//Calculate the offset and store it behind our aligned pointer
			*((offset_t *)ptr - 1) = (offset_t)((uintptr_t)ptr - (uintptr_t)p);
 800152e:	697a      	ldr	r2, [r7, #20]
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	1ad2      	subs	r2, r2, r3
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	3b02      	subs	r3, #2
 8001538:	b292      	uxth	r2, r2
 800153a:	801a      	strh	r2, [r3, #0]

		} // else NULL, could not malloc
	} //else NULL, invalid arguments

	return ptr;
 800153c:	697b      	ldr	r3, [r7, #20]
}
 800153e:	4618      	mov	r0, r3
 8001540:	3718      	adds	r7, #24
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	08033524 	.word	0x08033524
 800154c:	08033540 	.word	0x08033540
 8001550:	08033578 	.word	0x08033578

08001554 <_ZN12_GLOBAL__N_115ei_aligned_freeEPv>:
* aligned_free works like free(), but we work backwards from the returned
* pointer to find the correct offset and pointer location to return to free()
* Note that it is VERY BAD to call free() on an aligned_malloc() pointer.
*/
__attribute__((unused)) void ei_aligned_free(void * ptr)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
	assert(ptr);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d105      	bne.n	800156e <_ZN12_GLOBAL__N_115ei_aligned_freeEPv+0x1a>
 8001562:	4b0b      	ldr	r3, [pc, #44]	; (8001590 <_ZN12_GLOBAL__N_115ei_aligned_freeEPv+0x3c>)
 8001564:	4a0b      	ldr	r2, [pc, #44]	; (8001594 <_ZN12_GLOBAL__N_115ei_aligned_freeEPv+0x40>)
 8001566:	215a      	movs	r1, #90	; 0x5a
 8001568:	480b      	ldr	r0, [pc, #44]	; (8001598 <_ZN12_GLOBAL__N_115ei_aligned_freeEPv+0x44>)
 800156a:	f030 fd93 	bl	8032094 <__assert_func>

	/*
	* Walk backwards from the passed-in pointer to get the pointer offset
	* We convert to an offset_t pointer and rely on pointer math to get the data
	*/
	offset_t offset = *((offset_t *)ptr - 1);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	f833 3c02 	ldrh.w	r3, [r3, #-2]
 8001574:	81fb      	strh	r3, [r7, #14]

	/*
	* Once we have the offset, we can get our original pointer and call free
	*/
	void * p = (void *)((uint8_t *)ptr - offset);
 8001576:	89fb      	ldrh	r3, [r7, #14]
 8001578:	425b      	negs	r3, r3
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	4413      	add	r3, r2
 800157e:	60bb      	str	r3, [r7, #8]
	ei_free(p);
 8001580:	68b8      	ldr	r0, [r7, #8]
 8001582:	f026 f9db 	bl	802793c <_Z7ei_freePv>
}
 8001586:	bf00      	nop
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	080335f8 	.word	0x080335f8
 8001594:	080335fc 	.word	0x080335fc
 8001598:	08033578 	.word	0x08033578

0800159c <_ZNSt9_Any_data9_M_accessEv>:
    void (_Undefined_class::*_M_member_pointer)();
  };

  union [[gnu::may_alias]] _Any_data
  {
    void*       _M_access()       { return &_M_pod_data[0]; }
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	4618      	mov	r0, r3
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr

080015b2 <_ZNKSt9_Any_data9_M_accessEv>:
    const void* _M_access() const { return &_M_pod_data[0]; }
 80015b2:	b480      	push	{r7}
 80015b4:	b083      	sub	sp, #12
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4618      	mov	r0, r3
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <_ZNSt14_Function_baseC1Ev>:
	static void
	_M_init_functor(_Any_data& __functor, _Functor&& __f, false_type)
	{ __functor._M_access<_Functor*>() = new _Functor(std::move(__f)); }
      };

    _Function_base() : _M_manager(nullptr) { }
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2200      	movs	r2, #0
 80015d4:	609a      	str	r2, [r3, #8]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4618      	mov	r0, r3
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <_ZNSt14_Function_baseD1Ev>:

    ~_Function_base()
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
    {
      if (_M_manager)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d005      	beq.n	8001600 <_ZNSt14_Function_baseD1Ev+0x1c>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	6879      	ldr	r1, [r7, #4]
 80015fc:	2203      	movs	r2, #3
 80015fe:	4798      	blx	r3
    }
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	4618      	mov	r0, r3
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}

0800160a <_ZNKSt14_Function_base8_M_emptyEv>:

    bool _M_empty() const { return !_M_manager; }
 800160a:	b480      	push	{r7}
 800160c:	b083      	sub	sp, #12
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	2b00      	cmp	r3, #0
 8001618:	bf0c      	ite	eq
 800161a:	2301      	moveq	r3, #1
 800161c:	2300      	movne	r3, #0
 800161e:	b2db      	uxtb	r3, r3
 8001620:	4618      	mov	r0, r3
 8001622:	370c      	adds	r7, #12
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr

0800162c <_ZN2ei9ei_matrixC1EmmPf>:
     * Create a new matrix
     * @param n_rows Number of rows
     * @param n_cols Number of columns
     * @param a_buffer Buffer, if not provided we'll alloc on the heap
     */
    ei_matrix(
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	60b9      	str	r1, [r7, #8]
 8001636:	607a      	str	r2, [r7, #4]
 8001638:	603b      	str	r3, [r7, #0]
        const char *file = NULL,
        int line = 0
#endif
        )
    {
        if (a_buffer) {
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d006      	beq.n	800164e <_ZN2ei9ei_matrixC1EmmPf+0x22>
            buffer = a_buffer;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	683a      	ldr	r2, [r7, #0]
 8001644:	601a      	str	r2, [r3, #0]
            buffer_managed_by_me = false;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	2200      	movs	r2, #0
 800164a:	731a      	strb	r2, [r3, #12]
 800164c:	e00e      	b.n	800166c <_ZN2ei9ei_matrixC1EmmPf+0x40>
        }
        else {
            buffer = (float*)ei_calloc(n_rows * n_cols * sizeof(float), 1);
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	fb02 f303 	mul.w	r3, r2, r3
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	2101      	movs	r1, #1
 800165a:	4618      	mov	r0, r3
 800165c:	f026 f960 	bl	8027920 <_Z9ei_callocjj>
 8001660:	4602      	mov	r2, r0
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	601a      	str	r2, [r3, #0]
            buffer_managed_by_me = true;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2201      	movs	r2, #1
 800166a:	731a      	strb	r2, [r3, #12]
        }
        rows = n_rows;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	68ba      	ldr	r2, [r7, #8]
 8001670:	605a      	str	r2, [r3, #4]
        cols = n_cols;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	609a      	str	r2, [r3, #8]
            else {
                ei_dsp_register_matrix_alloc(rows, cols, sizeof(float), buffer);
            }
#endif
        }
    }
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	4618      	mov	r0, r3
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <_ZN2ei9ei_matrixD1Ev>:

    ~ei_matrix() {
 8001682:	b580      	push	{r7, lr}
 8001684:	b082      	sub	sp, #8
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
        if (buffer && buffer_managed_by_me) {
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d008      	beq.n	80016a4 <_ZN2ei9ei_matrixD1Ev+0x22>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	7b1b      	ldrb	r3, [r3, #12]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d004      	beq.n	80016a4 <_ZN2ei9ei_matrixD1Ev+0x22>
            ei_free(buffer);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4618      	mov	r0, r3
 80016a0:	f026 f94c 	bl	802793c <_Z7ei_freePv>
                ei_dsp_register_matrix_free(_originally_allocated_rows, _originally_allocated_cols,
                    sizeof(float), buffer);
            }
#endif
        }
    }
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}

080016ae <_ZN2ei12ei_matrix_i8C1EmmPa>:
     * Create a new matrix
     * @param n_rows Number of rows
     * @param n_cols Number of columns
     * @param a_buffer Buffer, if not provided we'll alloc on the heap
     */
    ei_matrix_i8(
 80016ae:	b580      	push	{r7, lr}
 80016b0:	b084      	sub	sp, #16
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	60f8      	str	r0, [r7, #12]
 80016b6:	60b9      	str	r1, [r7, #8]
 80016b8:	607a      	str	r2, [r7, #4]
 80016ba:	603b      	str	r3, [r7, #0]
        const char *file = NULL,
        int line = 0
#endif
        )
    {
        if (a_buffer) {
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d006      	beq.n	80016d0 <_ZN2ei12ei_matrix_i8C1EmmPa+0x22>
            buffer = a_buffer;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	683a      	ldr	r2, [r7, #0]
 80016c6:	601a      	str	r2, [r3, #0]
            buffer_managed_by_me = false;
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	2200      	movs	r2, #0
 80016cc:	731a      	strb	r2, [r3, #12]
 80016ce:	e00d      	b.n	80016ec <_ZN2ei12ei_matrix_i8C1EmmPa+0x3e>
        }
        else {
            buffer = (int8_t*)ei_calloc(n_rows * n_cols * sizeof(int8_t), 1);
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	fb02 f303 	mul.w	r3, r2, r3
 80016d8:	2101      	movs	r1, #1
 80016da:	4618      	mov	r0, r3
 80016dc:	f026 f920 	bl	8027920 <_Z9ei_callocjj>
 80016e0:	4602      	mov	r2, r0
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	601a      	str	r2, [r3, #0]
            buffer_managed_by_me = true;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	2201      	movs	r2, #1
 80016ea:	731a      	strb	r2, [r3, #12]
        }
        rows = n_rows;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	68ba      	ldr	r2, [r7, #8]
 80016f0:	605a      	str	r2, [r3, #4]
        cols = n_cols;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	609a      	str	r2, [r3, #8]
            else {
                ei_dsp_register_matrix_alloc(rows, cols, sizeof(int8_t), buffer);
            }
#endif
        }
    }
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	4618      	mov	r0, r3
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <_ZN2ei12ei_matrix_i8D1Ev>:

    ~ei_matrix_i8() {
 8001702:	b580      	push	{r7, lr}
 8001704:	b082      	sub	sp, #8
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
        if (buffer && buffer_managed_by_me) {
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d008      	beq.n	8001724 <_ZN2ei12ei_matrix_i8D1Ev+0x22>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	7b1b      	ldrb	r3, [r3, #12]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d004      	beq.n	8001724 <_ZN2ei12ei_matrix_i8D1Ev+0x22>
            ei_free(buffer);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4618      	mov	r0, r3
 8001720:	f026 f90c 	bl	802793c <_Z7ei_freePv>
                ei_dsp_register_matrix_free(_originally_allocated_rows, _originally_allocated_cols,
                    sizeof(int8_t), buffer);
            }
#endif
        }
    }
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	4618      	mov	r0, r3
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <_ZN2ei19ei_quantized_matrixC1EmmPFfhEPh>:
     * @param n_rows Number of rows
     * @param n_cols Number of columns
     * @param a_dequantization_fn How to dequantize the values in this matrix
     * @param a_buffer Optional: a buffer, if set we won't allocate memory ourselves
     */
    ei_quantized_matrix(uint32_t n_rows,
 800172e:	b580      	push	{r7, lr}
 8001730:	b084      	sub	sp, #16
 8001732:	af00      	add	r7, sp, #0
 8001734:	60f8      	str	r0, [r7, #12]
 8001736:	60b9      	str	r1, [r7, #8]
 8001738:	607a      	str	r2, [r7, #4]
 800173a:	603b      	str	r3, [r7, #0]
                        const char *file = NULL,
                        int line = 0
#endif
                        )
    {
        if (a_buffer) {
 800173c:	69bb      	ldr	r3, [r7, #24]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d006      	beq.n	8001750 <_ZN2ei19ei_quantized_matrixC1EmmPFfhEPh+0x22>
            buffer = a_buffer;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	601a      	str	r2, [r3, #0]
            buffer_managed_by_me = false;
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	2200      	movs	r2, #0
 800174c:	731a      	strb	r2, [r3, #12]
 800174e:	e00d      	b.n	800176c <_ZN2ei19ei_quantized_matrixC1EmmPFfhEPh+0x3e>
        }
        else {
            buffer = (uint8_t*)ei_calloc(n_rows * n_cols * sizeof(uint8_t), 1);
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	fb02 f303 	mul.w	r3, r2, r3
 8001758:	2101      	movs	r1, #1
 800175a:	4618      	mov	r0, r3
 800175c:	f026 f8e0 	bl	8027920 <_Z9ei_callocjj>
 8001760:	4602      	mov	r2, r0
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	601a      	str	r2, [r3, #0]
            buffer_managed_by_me = true;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	2201      	movs	r2, #1
 800176a:	731a      	strb	r2, [r3, #12]
        }
        rows = n_rows;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	68ba      	ldr	r2, [r7, #8]
 8001770:	605a      	str	r2, [r3, #4]
        cols = n_cols;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	609a      	str	r2, [r3, #8]
        dequantization_fn = a_dequantization_fn;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	611a      	str	r2, [r3, #16]
            else {
                ei_dsp_register_matrix_alloc(rows, cols, sizeof(uint8_t), buffer);
            }
#endif
        }
    }
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	4618      	mov	r0, r3
 8001782:	3710      	adds	r7, #16
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <_ZN2ei19ei_quantized_matrixD1Ev>:

    ~ei_quantized_matrix() {
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
        if (buffer && buffer_managed_by_me) {
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d008      	beq.n	80017aa <_ZN2ei19ei_quantized_matrixD1Ev+0x22>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	7b1b      	ldrb	r3, [r3, #12]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d004      	beq.n	80017aa <_ZN2ei19ei_quantized_matrixD1Ev+0x22>
            ei_free(buffer);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f026 f8c9 	bl	802793c <_Z7ei_freePv>
                ei_dsp_register_matrix_free(_originally_allocated_rows, _originally_allocated_cols,
                    sizeof(uint8_t), buffer);
            }
#endif
        }
    }
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4618      	mov	r0, r3
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <_ZSt25__throw_bad_function_callv>:
#endif // __cplusplus

// required on Adafruit nRF52, it seems not to matter too much on other targets...
#ifdef __cplusplus
namespace std {
    __attribute__((weak)) void __throw_bad_function_call() { while(1); };
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	e7fe      	b.n	80017b8 <_ZSt25__throw_bad_function_callv+0x4>

080017ba <_ZSt4ceilf>:
  using ::ceil;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  ceil(float __x)
  { return __builtin_ceilf(__x); }
 80017ba:	b580      	push	{r7, lr}
 80017bc:	b082      	sub	sp, #8
 80017be:	af00      	add	r7, sp, #0
 80017c0:	ed87 0a01 	vstr	s0, [r7, #4]
 80017c4:	ed97 0a01 	vldr	s0, [r7, #4]
 80017c8:	f02e fa8e 	bl	802fce8 <ceilf>
 80017cc:	eef0 7a40 	vmov.f32	s15, s0
 80017d0:	eeb0 0a67 	vmov.f32	s0, s15
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <_ZSt3expf>:
  using ::exp;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  exp(float __x)
  { return __builtin_expf(__x); }
 80017da:	b580      	push	{r7, lr}
 80017dc:	b082      	sub	sp, #8
 80017de:	af00      	add	r7, sp, #0
 80017e0:	ed87 0a01 	vstr	s0, [r7, #4]
 80017e4:	ed97 0a01 	vldr	s0, [r7, #4]
 80017e8:	f02e fbec 	bl	802ffc4 <expf>
 80017ec:	eef0 7a40 	vmov.f32	s15, s0
 80017f0:	eeb0 0a67 	vmov.f32	s0, s15
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <_ZSt5floorf>:
  using ::floor;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  floor(float __x)
  { return __builtin_floorf(__x); }
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b082      	sub	sp, #8
 80017fe:	af00      	add	r7, sp, #0
 8001800:	ed87 0a01 	vstr	s0, [r7, #4]
 8001804:	ed97 0a01 	vldr	s0, [r7, #4]
 8001808:	f02e fab0 	bl	802fd6c <floorf>
 800180c:	eef0 7a40 	vmov.f32	s15, s0
 8001810:	eeb0 0a67 	vmov.f32	s0, s15
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <_ZSt5roundf>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 800181a:	b580      	push	{r7, lr}
 800181c:	b082      	sub	sp, #8
 800181e:	af00      	add	r7, sp, #0
 8001820:	ed87 0a01 	vstr	s0, [r7, #4]
 8001824:	ed97 0a01 	vldr	s0, [r7, #4]
 8001828:	f02e fb0c 	bl	802fe44 <roundf>
 800182c:	eef0 7a40 	vmov.f32	s15, s0
 8001830:	eeb0 0a67 	vmov.f32	s0, s15
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <_ZN2ei5numpy4sqrtEf>:
// clang-format on

class numpy {
public:

    static float sqrt(float x) {
 800183a:	b580      	push	{r7, lr}
 800183c:	b086      	sub	sp, #24
 800183e:	af00      	add	r7, sp, #0
 8001840:	ed87 0a01 	vstr	s0, [r7, #4]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	617b      	str	r3, [r7, #20]
 8001848:	f107 030c 	add.w	r3, r7, #12
 800184c:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 800184e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001852:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800185a:	db09      	blt.n	8001870 <_ZN2ei5numpy4sqrtEf+0x36>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 800185c:	ed97 0a05 	vldr	s0, [r7, #20]
 8001860:	f02e fc14 	bl	803008c <sqrtf>
 8001864:	eef0 7a40 	vmov.f32	s15, s0
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	edc3 7a00 	vstr	s15, [r3]
#endif

      return (ARM_MATH_SUCCESS);
 800186e:	e004      	b.n	800187a <_ZN2ei5numpy4sqrtEf+0x40>
    }
    else
    {
      *pOut = 0.0f;
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	f04f 0200 	mov.w	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8001878:	bf00      	nop
#if EIDSP_USE_CMSIS_DSP
        float temp;
        arm_sqrt_f32(x, &temp);
        return temp;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	ee07 3a90 	vmov	s15, r3
#else
        return sqrtf(x);
#endif
    }
 8001880:	eeb0 0a67 	vmov.f32	s0, s15
 8001884:	3718      	adds	r7, #24
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
	...

0800188c <_ZN2ei5numpy4rollEPfji>:
     * @param input_array
     * @param input_array_size
     * @param shift The number of places by which elements are shifted.
     * @returns EIDSP_OK if OK
     */
    static int roll(float *input_array, size_t input_array_size, int shift) {
 800188c:	b590      	push	{r4, r7, lr}
 800188e:	b089      	sub	sp, #36	; 0x24
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
        if (shift < 0) {
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2b00      	cmp	r3, #0
 800189c:	da03      	bge.n	80018a6 <_ZN2ei5numpy4rollEPfji+0x1a>
            shift = input_array_size + shift;
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	4413      	add	r3, r2
 80018a4:	607b      	str	r3, [r7, #4]
        }

        if (shift == 0) {
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d101      	bne.n	80018b0 <_ZN2ei5numpy4rollEPfji+0x24>
            return EIDSP_OK;
 80018ac:	2400      	movs	r4, #0
 80018ae:	e030      	b.n	8001912 <_ZN2ei5numpy4rollEPfji+0x86>
        }

        // so we need to allocate a buffer of the size of shift...
        EI_DSP_MATRIX(shift_matrix, 1, shift);
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	f107 0010 	add.w	r0, r7, #16
 80018b6:	2300      	movs	r3, #0
 80018b8:	2101      	movs	r1, #1
 80018ba:	f7ff feb7 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d101      	bne.n	80018c8 <_ZN2ei5numpy4rollEPfji+0x3c>
 80018c4:	4c15      	ldr	r4, [pc, #84]	; (800191c <_ZN2ei5numpy4rollEPfji+0x90>)
 80018c6:	e01f      	b.n	8001908 <_ZN2ei5numpy4rollEPfji+0x7c>

        // we copy from the end of the buffer into the shift buffer
        memcpy(shift_matrix.buffer, input_array + input_array_size - shift, shift * sizeof(float));
 80018c8:	6938      	ldr	r0, [r7, #16]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	68ba      	ldr	r2, [r7, #8]
 80018ce:	1ad3      	subs	r3, r2, r3
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	68fa      	ldr	r2, [r7, #12]
 80018d4:	18d1      	adds	r1, r2, r3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	461a      	mov	r2, r3
 80018dc:	f030 fc50 	bl	8032180 <memcpy>

        // now we do a memmove to shift the array
        memmove(input_array + shift, input_array, (input_array_size - shift) * sizeof(float));
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	68fa      	ldr	r2, [r7, #12]
 80018e6:	18d0      	adds	r0, r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	68ba      	ldr	r2, [r7, #8]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	461a      	mov	r2, r3
 80018f2:	68f9      	ldr	r1, [r7, #12]
 80018f4:	f030 fc52 	bl	803219c <memmove>

        // and copy the shift buffer back to the beginning of the array
        memcpy(input_array, shift_matrix.buffer, shift * sizeof(float));
 80018f8:	6939      	ldr	r1, [r7, #16]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	461a      	mov	r2, r3
 8001900:	68f8      	ldr	r0, [r7, #12]
 8001902:	f030 fc3d 	bl	8032180 <memcpy>

        return EIDSP_OK;
 8001906:	2400      	movs	r4, #0
        EI_DSP_MATRIX(shift_matrix, 1, shift);
 8001908:	f107 0310 	add.w	r3, r7, #16
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff feb8 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
    }
 8001912:	4623      	mov	r3, r4
 8001914:	4618      	mov	r0, r3
 8001916:	3724      	adds	r7, #36	; 0x24
 8001918:	46bd      	mov	sp, r7
 800191a:	bd90      	pop	{r4, r7, pc}
 800191c:	fffffc16 	.word	0xfffffc16

08001920 <_ZN2ei5numpy3sumEPfj>:
        memcpy(input_array, shift_matrix.buffer, shift * sizeof(int16_t));

        return EIDSP_OK;
    }

    static float sum(float *input_array, size_t input_array_size) {
 8001920:	b480      	push	{r7}
 8001922:	b085      	sub	sp, #20
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
        float res = 0.0f;
 800192a:	f04f 0300 	mov.w	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]
        for (size_t ix = 0; ix < input_array_size; ix++) {
 8001930:	2300      	movs	r3, #0
 8001932:	60bb      	str	r3, [r7, #8]
 8001934:	68ba      	ldr	r2, [r7, #8]
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	429a      	cmp	r2, r3
 800193a:	d20f      	bcs.n	800195c <_ZN2ei5numpy3sumEPfj+0x3c>
            res += input_array[ix];
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	4413      	add	r3, r2
 8001944:	edd3 7a00 	vldr	s15, [r3]
 8001948:	ed97 7a03 	vldr	s14, [r7, #12]
 800194c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001950:	edc7 7a03 	vstr	s15, [r7, #12]
        for (size_t ix = 0; ix < input_array_size; ix++) {
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	3301      	adds	r3, #1
 8001958:	60bb      	str	r3, [r7, #8]
 800195a:	e7eb      	b.n	8001934 <_ZN2ei5numpy3sumEPfj+0x14>
        }
        return res;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	ee07 3a90 	vmov	s15, r3
    }
 8001962:	eeb0 0a67 	vmov.f32	s0, s15
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <_ZN2ei5numpy10dot_by_rowEiPfjPNS_19ei_quantized_matrixEPNS_9ei_matrixE>:
     * @param matrix1_cols matrix1 row size
     * @param matrix2 Pointer to matrix2 (NxK)
     * @param out_matrix Pointer to out matrix (MxK)
     * @returns EIDSP_OK if OK
     */
    static inline int dot_by_row(int i, float *row, size_t matrix1_cols,
 8001970:	b480      	push	{r7}
 8001972:	b089      	sub	sp, #36	; 0x24
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
 800197c:	603b      	str	r3, [r7, #0]
        quantized_matrix_t *matrix2, matrix_t *out_matrix)
    {
        if (matrix1_cols != matrix2->rows) {
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	429a      	cmp	r2, r3
 8001986:	d001      	beq.n	800198c <_ZN2ei5numpy10dot_by_rowEiPfjPNS_19ei_quantized_matrixEPNS_9ei_matrixE+0x1c>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 8001988:	4b28      	ldr	r3, [pc, #160]	; (8001a2c <_ZN2ei5numpy10dot_by_rowEiPfjPNS_19ei_quantized_matrixEPNS_9ei_matrixE+0xbc>)
 800198a:	e048      	b.n	8001a1e <_ZN2ei5numpy10dot_by_rowEiPfjPNS_19ei_quantized_matrixEPNS_9ei_matrixE+0xae>
        }

        for (uint16_t j = 0; j < matrix2->cols; j++) {
 800198c:	2300      	movs	r3, #0
 800198e:	83fb      	strh	r3, [r7, #30]
 8001990:	8bfa      	ldrh	r2, [r7, #30]
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	429a      	cmp	r2, r3
 8001998:	d240      	bcs.n	8001a1c <_ZN2ei5numpy10dot_by_rowEiPfjPNS_19ei_quantized_matrixEPNS_9ei_matrixE+0xac>
            float tmp = 0.0;
 800199a:	f04f 0300 	mov.w	r3, #0
 800199e:	61bb      	str	r3, [r7, #24]
            for (uint16_t k = 0; k < matrix1_cols; k++) {
 80019a0:	2300      	movs	r3, #0
 80019a2:	82fb      	strh	r3, [r7, #22]
 80019a4:	8afb      	ldrh	r3, [r7, #22]
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d926      	bls.n	80019fa <_ZN2ei5numpy10dot_by_rowEiPfjPNS_19ei_quantized_matrixEPNS_9ei_matrixE+0x8a>
                uint8_t u8 = matrix2->buffer[k * matrix2->cols + j];
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	8afb      	ldrh	r3, [r7, #22]
 80019b2:	6839      	ldr	r1, [r7, #0]
 80019b4:	6889      	ldr	r1, [r1, #8]
 80019b6:	fb03 f101 	mul.w	r1, r3, r1
 80019ba:	8bfb      	ldrh	r3, [r7, #30]
 80019bc:	440b      	add	r3, r1
 80019be:	4413      	add	r3, r2
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	757b      	strb	r3, [r7, #21]
                if (u8) { // this matrix appears to be very sparsely populated
 80019c4:	7d7b      	ldrb	r3, [r7, #21]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d013      	beq.n	80019f2 <_ZN2ei5numpy10dot_by_rowEiPfjPNS_19ei_quantized_matrixEPNS_9ei_matrixE+0x82>
                    tmp += row[k] * quantized_values_one_zero[u8];
 80019ca:	8afb      	ldrh	r3, [r7, #22]
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	68ba      	ldr	r2, [r7, #8]
 80019d0:	4413      	add	r3, r2
 80019d2:	ed93 7a00 	vldr	s14, [r3]
 80019d6:	7d7b      	ldrb	r3, [r7, #21]
 80019d8:	4a15      	ldr	r2, [pc, #84]	; (8001a30 <_ZN2ei5numpy10dot_by_rowEiPfjPNS_19ei_quantized_matrixEPNS_9ei_matrixE+0xc0>)
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	4413      	add	r3, r2
 80019de:	edd3 7a00 	vldr	s15, [r3]
 80019e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019e6:	ed97 7a06 	vldr	s14, [r7, #24]
 80019ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ee:	edc7 7a06 	vstr	s15, [r7, #24]
            for (uint16_t k = 0; k < matrix1_cols; k++) {
 80019f2:	8afb      	ldrh	r3, [r7, #22]
 80019f4:	3301      	adds	r3, #1
 80019f6:	82fb      	strh	r3, [r7, #22]
 80019f8:	e7d4      	b.n	80019a4 <_ZN2ei5numpy10dot_by_rowEiPfjPNS_19ei_quantized_matrixEPNS_9ei_matrixE+0x34>
                }
            }
            out_matrix->buffer[i * matrix2->cols + j] = tmp;
 80019fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	68f9      	ldr	r1, [r7, #12]
 8001a04:	fb03 f101 	mul.w	r1, r3, r1
 8001a08:	8bfb      	ldrh	r3, [r7, #30]
 8001a0a:	440b      	add	r3, r1
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	4413      	add	r3, r2
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	601a      	str	r2, [r3, #0]
        for (uint16_t j = 0; j < matrix2->cols; j++) {
 8001a14:	8bfb      	ldrh	r3, [r7, #30]
 8001a16:	3301      	adds	r3, #1
 8001a18:	83fb      	strh	r3, [r7, #30]
 8001a1a:	e7b9      	b.n	8001990 <_ZN2ei5numpy10dot_by_rowEiPfjPNS_19ei_quantized_matrixEPNS_9ei_matrixE+0x20>
        }

        return EIDSP_OK;
 8001a1c:	2300      	movs	r3, #0
    }
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3724      	adds	r7, #36	; 0x24
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	fffffc14 	.word	0xfffffc14
 8001a30:	08035f18 	.word	0x08035f18

08001a34 <_ZN2ei5numpy17quantize_zero_oneEf>:

    /**
     * Quantize a float value between zero and one
     * @param value Float value
     */
    static uint8_t quantize_zero_one(float value) {
 8001a34:	b480      	push	{r7}
 8001a36:	b089      	sub	sp, #36	; 0x24
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	ed87 0a01 	vstr	s0, [r7, #4]
        const size_t length = sizeof(quantized_values_one_zero) / sizeof(float);
 8001a3e:	23ef      	movs	r3, #239	; 0xef
 8001a40:	613b      	str	r3, [r7, #16]

        // look in the table
        for (size_t ix = 0; ix < length; ix++) {
 8001a42:	2300      	movs	r3, #0
 8001a44:	61fb      	str	r3, [r7, #28]
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	2bee      	cmp	r3, #238	; 0xee
 8001a4a:	d813      	bhi.n	8001a74 <_ZN2ei5numpy17quantize_zero_oneEf+0x40>
            if (quantized_values_one_zero[ix] == value) return ix;
 8001a4c:	4a4c      	ldr	r2, [pc, #304]	; (8001b80 <_ZN2ei5numpy17quantize_zero_oneEf+0x14c>)
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	4413      	add	r3, r2
 8001a54:	edd3 7a00 	vldr	s15, [r3]
 8001a58:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a5c:	eeb4 7a67 	vcmp.f32	s14, s15
 8001a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a64:	d102      	bne.n	8001a6c <_ZN2ei5numpy17quantize_zero_oneEf+0x38>
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	e083      	b.n	8001b74 <_ZN2ei5numpy17quantize_zero_oneEf+0x140>
        for (size_t ix = 0; ix < length; ix++) {
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	61fb      	str	r3, [r7, #28]
 8001a72:	e7e8      	b.n	8001a46 <_ZN2ei5numpy17quantize_zero_oneEf+0x12>
        }

        // no match?

        if (value < quantized_values_one_zero[0]) {
 8001a74:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8001b84 <_ZN2ei5numpy17quantize_zero_oneEf+0x150>
 8001a78:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a84:	d508      	bpl.n	8001a98 <_ZN2ei5numpy17quantize_zero_oneEf+0x64>
            return quantized_values_one_zero[0];
 8001a86:	eddf 7a3f 	vldr	s15, [pc, #252]	; 8001b84 <_ZN2ei5numpy17quantize_zero_oneEf+0x150>
 8001a8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a8e:	edc7 7a00 	vstr	s15, [r7]
 8001a92:	783b      	ldrb	r3, [r7, #0]
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	e06d      	b.n	8001b74 <_ZN2ei5numpy17quantize_zero_oneEf+0x140>
        }
        if (value > quantized_values_one_zero[length - 1]) {
 8001a98:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001a9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001aa0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa8:	dd08      	ble.n	8001abc <_ZN2ei5numpy17quantize_zero_oneEf+0x88>
            return quantized_values_one_zero[length - 1];
 8001aaa:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001aae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ab2:	edc7 7a00 	vstr	s15, [r7]
 8001ab6:	783b      	ldrb	r3, [r7, #0]
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	e05b      	b.n	8001b74 <_ZN2ei5numpy17quantize_zero_oneEf+0x140>
        }

        int lo = 0;
 8001abc:	2300      	movs	r3, #0
 8001abe:	61bb      	str	r3, [r7, #24]
        int hi = length - 1;
 8001ac0:	23ee      	movs	r3, #238	; 0xee
 8001ac2:	617b      	str	r3, [r7, #20]

        while (lo <= hi) {
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	dc35      	bgt.n	8001b38 <_ZN2ei5numpy17quantize_zero_oneEf+0x104>
            int mid = (hi + lo) / 2;
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	69bb      	ldr	r3, [r7, #24]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	0fda      	lsrs	r2, r3, #31
 8001ad4:	4413      	add	r3, r2
 8001ad6:	105b      	asrs	r3, r3, #1
 8001ad8:	60fb      	str	r3, [r7, #12]

            if (value < quantized_values_one_zero[mid]) {
 8001ada:	4a29      	ldr	r2, [pc, #164]	; (8001b80 <_ZN2ei5numpy17quantize_zero_oneEf+0x14c>)
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	4413      	add	r3, r2
 8001ae2:	edd3 7a00 	vldr	s15, [r3]
 8001ae6:	ed97 7a01 	vldr	s14, [r7, #4]
 8001aea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001af2:	d503      	bpl.n	8001afc <_ZN2ei5numpy17quantize_zero_oneEf+0xc8>
                hi = mid - 1;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	3b01      	subs	r3, #1
 8001af8:	617b      	str	r3, [r7, #20]
 8001afa:	e7e3      	b.n	8001ac4 <_ZN2ei5numpy17quantize_zero_oneEf+0x90>
            } else if (value > quantized_values_one_zero[mid]) {
 8001afc:	4a20      	ldr	r2, [pc, #128]	; (8001b80 <_ZN2ei5numpy17quantize_zero_oneEf+0x14c>)
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	4413      	add	r3, r2
 8001b04:	edd3 7a00 	vldr	s15, [r3]
 8001b08:	ed97 7a01 	vldr	s14, [r7, #4]
 8001b0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b14:	dd03      	ble.n	8001b1e <_ZN2ei5numpy17quantize_zero_oneEf+0xea>
                lo = mid + 1;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	3301      	adds	r3, #1
 8001b1a:	61bb      	str	r3, [r7, #24]
 8001b1c:	e7d2      	b.n	8001ac4 <_ZN2ei5numpy17quantize_zero_oneEf+0x90>
            } else {
                return quantized_values_one_zero[mid];
 8001b1e:	4a18      	ldr	r2, [pc, #96]	; (8001b80 <_ZN2ei5numpy17quantize_zero_oneEf+0x14c>)
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	4413      	add	r3, r2
 8001b26:	edd3 7a00 	vldr	s15, [r3]
 8001b2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b2e:	edc7 7a00 	vstr	s15, [r7]
 8001b32:	783b      	ldrb	r3, [r7, #0]
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	e01d      	b.n	8001b74 <_ZN2ei5numpy17quantize_zero_oneEf+0x140>
            }
        }

        // lo == hi + 1
        return (quantized_values_one_zero[lo] - value) < (value - quantized_values_one_zero[hi]) ?
 8001b38:	4a11      	ldr	r2, [pc, #68]	; (8001b80 <_ZN2ei5numpy17quantize_zero_oneEf+0x14c>)
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	4413      	add	r3, r2
 8001b40:	ed93 7a00 	vldr	s14, [r3]
 8001b44:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b48:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b4c:	4a0c      	ldr	r2, [pc, #48]	; (8001b80 <_ZN2ei5numpy17quantize_zero_oneEf+0x14c>)
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	4413      	add	r3, r2
 8001b54:	edd3 7a00 	vldr	s15, [r3]
 8001b58:	edd7 6a01 	vldr	s13, [r7, #4]
 8001b5c:	ee76 7ae7 	vsub.f32	s15, s13, s15
            lo :
            hi;
 8001b60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b68:	d502      	bpl.n	8001b70 <_ZN2ei5numpy17quantize_zero_oneEf+0x13c>
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	e001      	b.n	8001b74 <_ZN2ei5numpy17quantize_zero_oneEf+0x140>
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	b2db      	uxtb	r3, r3
    }
 8001b74:	4618      	mov	r0, r3
 8001b76:	3724      	adds	r7, #36	; 0x24
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr
 8001b80:	08035f18 	.word	0x08035f18
 8001b84:	00000000 	.word	0x00000000

08001b88 <_ZN2ei5numpy19dequantize_zero_oneEh>:

    /**
     * Dequantize a float value between zero and one
     * @param value
     */
    static float dequantize_zero_one(uint8_t value) {
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4603      	mov	r3, r0
 8001b90:	71fb      	strb	r3, [r7, #7]
        return quantized_values_one_zero[value];
 8001b92:	79fb      	ldrb	r3, [r7, #7]
 8001b94:	4a06      	ldr	r2, [pc, #24]	; (8001bb0 <_ZN2ei5numpy19dequantize_zero_oneEh+0x28>)
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	4413      	add	r3, r2
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	ee07 3a90 	vmov	s15, r3
    }
 8001ba0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	08035f18 	.word	0x08035f18

08001bb4 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt>:
     * @param output Output matrix of size (M+pad_before+pad_after x N)
     * @param pad_before Number of items to pad before
     * @param pad_after Number of items to pad after
     * @returns 0 if OK
     */
    static int pad_1d_symmetric(matrix_t *input, matrix_t *output, uint16_t pad_before, uint16_t pad_after) {
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b08a      	sub	sp, #40	; 0x28
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	4611      	mov	r1, r2
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	80fb      	strh	r3, [r7, #6]
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	80bb      	strh	r3, [r7, #4]
        if (output->cols != input->cols) {
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	689a      	ldr	r2, [r3, #8]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d001      	beq.n	8001bda <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x26>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 8001bd6:	4b66      	ldr	r3, [pc, #408]	; (8001d70 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x1bc>)
 8001bd8:	e0c5      	b.n	8001d66 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x1b2>
        }

        if (output->rows != input->rows + pad_before + pad_after) {
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	685a      	ldr	r2, [r3, #4]
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	6859      	ldr	r1, [r3, #4]
 8001be2:	88fb      	ldrh	r3, [r7, #6]
 8001be4:	4419      	add	r1, r3
 8001be6:	88bb      	ldrh	r3, [r7, #4]
 8001be8:	440b      	add	r3, r1
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d001      	beq.n	8001bf2 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x3e>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 8001bee:	4b60      	ldr	r3, [pc, #384]	; (8001d70 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x1bc>)
 8001bf0:	e0b9      	b.n	8001d66 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x1b2>
        }

        if (input->rows == 0) {
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x4a>
            EIDSP_ERR(EIDSP_INPUT_MATRIX_EMPTY);
 8001bfa:	4b5e      	ldr	r3, [pc, #376]	; (8001d74 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x1c0>)
 8001bfc:	e0b3      	b.n	8001d66 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x1b2>
        }

        uint32_t pad_before_index = 0;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	627b      	str	r3, [r7, #36]	; 0x24
        bool pad_before_direction_up = true;
 8001c02:	2301      	movs	r3, #1
 8001c04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

        for (int32_t ix = pad_before - 1; ix >= 0; ix--) {
 8001c08:	88fb      	ldrh	r3, [r7, #6]
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	61fb      	str	r3, [r7, #28]
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	db42      	blt.n	8001c9a <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0xe6>
            memcpy(output->buffer + (input->cols * ix),
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	69f9      	ldr	r1, [r7, #28]
 8001c1e:	fb01 f303 	mul.w	r3, r1, r3
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	18d0      	adds	r0, r2, r3
                input->buffer + (pad_before_index * input->cols),
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c30:	fb01 f303 	mul.w	r3, r1, r3
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	18d1      	adds	r1, r2, r3
                input->cols * sizeof(float));
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	009b      	lsls	r3, r3, #2
            memcpy(output->buffer + (input->cols * ix),
 8001c3e:	461a      	mov	r2, r3
 8001c40:	f030 fa9e 	bl	8032180 <memcpy>

            if (pad_before_index == 0 && !pad_before_direction_up) {
 8001c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d10a      	bne.n	8001c60 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0xac>
 8001c4a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001c4e:	f083 0301 	eor.w	r3, r3, #1
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d003      	beq.n	8001c60 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0xac>
                pad_before_direction_up = true;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001c5e:	e018      	b.n	8001c92 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0xde>
            }
            else if (pad_before_index == input->rows - 1 && pad_before_direction_up) {
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	3b01      	subs	r3, #1
 8001c66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d107      	bne.n	8001c7c <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0xc8>
 8001c6c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d003      	beq.n	8001c7c <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0xc8>
                pad_before_direction_up = false;
 8001c74:	2300      	movs	r3, #0
 8001c76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001c7a:	e00a      	b.n	8001c92 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0xde>
            }
            else if (pad_before_direction_up) {
 8001c7c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d003      	beq.n	8001c8c <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0xd8>
                pad_before_index++;
 8001c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c86:	3301      	adds	r3, #1
 8001c88:	627b      	str	r3, [r7, #36]	; 0x24
 8001c8a:	e002      	b.n	8001c92 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0xde>
            }
            else {
                pad_before_index--;
 8001c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8e:	3b01      	subs	r3, #1
 8001c90:	627b      	str	r3, [r7, #36]	; 0x24
        for (int32_t ix = pad_before - 1; ix >= 0; ix--) {
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	3b01      	subs	r3, #1
 8001c96:	61fb      	str	r3, [r7, #28]
 8001c98:	e7b9      	b.n	8001c0e <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x5a>
            }
        }

        memcpy(output->buffer + (input->cols * pad_before),
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	88f9      	ldrh	r1, [r7, #6]
 8001ca4:	fb01 f303 	mul.w	r3, r1, r3
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	18d0      	adds	r0, r2, r3
            input->buffer,
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	6819      	ldr	r1, [r3, #0]
            input->rows * input->cols * sizeof(float));
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	68fa      	ldr	r2, [r7, #12]
 8001cb6:	6892      	ldr	r2, [r2, #8]
 8001cb8:	fb02 f303 	mul.w	r3, r2, r3
 8001cbc:	009b      	lsls	r3, r3, #2
        memcpy(output->buffer + (input->cols * pad_before),
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	f030 fa5e 	bl	8032180 <memcpy>

        int32_t pad_after_index = input->rows - 1;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	3b01      	subs	r3, #1
 8001cca:	61bb      	str	r3, [r7, #24]
        bool pad_after_direction_up = false;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	75fb      	strb	r3, [r7, #23]

        for (int32_t ix = 0; ix < pad_after; ix++) {
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	613b      	str	r3, [r7, #16]
 8001cd4:	88bb      	ldrh	r3, [r7, #4]
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	da43      	bge.n	8001d64 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x1b0>
            memcpy(output->buffer + (input->cols * (ix + pad_before + input->rows)),
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	88f8      	ldrh	r0, [r7, #6]
 8001ce6:	6939      	ldr	r1, [r7, #16]
 8001ce8:	4401      	add	r1, r0
 8001cea:	4608      	mov	r0, r1
 8001cec:	68f9      	ldr	r1, [r7, #12]
 8001cee:	6849      	ldr	r1, [r1, #4]
 8001cf0:	4401      	add	r1, r0
 8001cf2:	fb01 f303 	mul.w	r3, r1, r3
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	18d0      	adds	r0, r2, r3
                input->buffer + (pad_after_index * input->cols),
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	69b9      	ldr	r1, [r7, #24]
 8001d04:	fb01 f303 	mul.w	r3, r1, r3
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	18d1      	adds	r1, r2, r3
                input->cols * sizeof(float));
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	009b      	lsls	r3, r3, #2
            memcpy(output->buffer + (input->cols * (ix + pad_before + input->rows)),
 8001d12:	461a      	mov	r2, r3
 8001d14:	f030 fa34 	bl	8032180 <memcpy>

            if (pad_after_index == 0 && !pad_after_direction_up) {
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d108      	bne.n	8001d30 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x17c>
 8001d1e:	7dfb      	ldrb	r3, [r7, #23]
 8001d20:	f083 0301 	eor.w	r3, r3, #1
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d002      	beq.n	8001d30 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x17c>
                pad_after_direction_up = true;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	75fb      	strb	r3, [r7, #23]
 8001d2e:	e015      	b.n	8001d5c <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x1a8>
            }
            else if (pad_after_index == static_cast<int32_t>(input->rows) - 1 && pad_after_direction_up) {
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	3b01      	subs	r3, #1
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d105      	bne.n	8001d48 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x194>
 8001d3c:	7dfb      	ldrb	r3, [r7, #23]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d002      	beq.n	8001d48 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x194>
                pad_after_direction_up = false;
 8001d42:	2300      	movs	r3, #0
 8001d44:	75fb      	strb	r3, [r7, #23]
 8001d46:	e009      	b.n	8001d5c <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x1a8>
            }
            else if (pad_after_direction_up) {
 8001d48:	7dfb      	ldrb	r3, [r7, #23]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d003      	beq.n	8001d56 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x1a2>
                pad_after_index++;
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	3301      	adds	r3, #1
 8001d52:	61bb      	str	r3, [r7, #24]
 8001d54:	e002      	b.n	8001d5c <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x1a8>
            }
            else {
                pad_after_index--;
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	3b01      	subs	r3, #1
 8001d5a:	61bb      	str	r3, [r7, #24]
        for (int32_t ix = 0; ix < pad_after; ix++) {
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	e7b7      	b.n	8001cd4 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt+0x120>
            }
        }

        return EIDSP_OK;
 8001d64:	2300      	movs	r3, #0
    }
 8001d66:	4618      	mov	r0, r3
 8001d68:	3728      	adds	r7, #40	; 0x28
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	fffffc14 	.word	0xfffffc14
 8001d74:	fffffc12 	.word	0xfffffc12

08001d78 <_ZN2ei5numpy5scaleEPNS_9ei_matrixEf>:
     * Scale a matrix in place
     * @param matrix
     * @param scale
     * @returns 0 if OK
     */
    static int scale(matrix_t *matrix, float scale) {
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b088      	sub	sp, #32
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	ed87 0a00 	vstr	s0, [r7]
        if (scale == 1.0f) return EIDSP_OK;
 8001d84:	edd7 7a00 	vldr	s15, [r7]
 8001d88:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001d8c:	eef4 7a47 	vcmp.f32	s15, s14
 8001d90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d94:	d101      	bne.n	8001d9a <_ZN2ei5numpy5scaleEPNS_9ei_matrixEf+0x22>
 8001d96:	2300      	movs	r3, #0
 8001d98:	e033      	b.n	8001e02 <_ZN2ei5numpy5scaleEPNS_9ei_matrixEf+0x8a>

#if EIDSP_USE_CMSIS_DSP
        if (matrix->rows > EI_MAX_UINT16 || matrix->cols > EI_MAX_UINT16) {
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001da2:	d204      	bcs.n	8001dae <_ZN2ei5numpy5scaleEPNS_9ei_matrixEf+0x36>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dac:	d301      	bcc.n	8001db2 <_ZN2ei5numpy5scaleEPNS_9ei_matrixEf+0x3a>
            return EIDSP_NARROWING;
 8001dae:	4b17      	ldr	r3, [pc, #92]	; (8001e0c <_ZN2ei5numpy5scaleEPNS_9ei_matrixEf+0x94>)
 8001db0:	e027      	b.n	8001e02 <_ZN2ei5numpy5scaleEPNS_9ei_matrixEf+0x8a>
        }

        const arm_matrix_instance_f32 mi = { static_cast<uint16_t>(matrix->rows), static_cast<uint16_t>(matrix->cols), matrix->buffer };
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	82bb      	strh	r3, [r7, #20]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	82fb      	strh	r3, [r7, #22]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	61bb      	str	r3, [r7, #24]
        arm_matrix_instance_f32 mo = { static_cast<uint16_t>(matrix->rows), static_cast<uint16_t>(matrix->cols), matrix->buffer };
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	81bb      	strh	r3, [r7, #12]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	81fb      	strh	r3, [r7, #14]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	613b      	str	r3, [r7, #16]
        int status = arm_mat_scale_f32(&mi, scale, &mo);
 8001dde:	f107 020c 	add.w	r2, r7, #12
 8001de2:	f107 0314 	add.w	r3, r7, #20
 8001de6:	4611      	mov	r1, r2
 8001de8:	ed97 0a00 	vldr	s0, [r7]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f012 ff1e 	bl	8014c2e <arm_mat_scale_f32>
 8001df2:	4603      	mov	r3, r0
 8001df4:	61fb      	str	r3, [r7, #28]
        if (status != ARM_MATH_SUCCESS) {
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <_ZN2ei5numpy5scaleEPNS_9ei_matrixEf+0x88>
            return status;
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	e000      	b.n	8001e02 <_ZN2ei5numpy5scaleEPNS_9ei_matrixEf+0x8a>
#else
        for (size_t ix = 0; ix < matrix->rows * matrix->cols; ix++) {
            matrix->buffer[ix] *= scale;
        }
#endif
        return EIDSP_OK;
 8001e00:	2300      	movs	r3, #0
    }
 8001e02:	4618      	mov	r0, r3
 8001e04:	3720      	adds	r7, #32
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	fffffc0c 	.word	0xfffffc0c

08001e10 <_ZN2ei5numpy8subtractEPNS_9ei_matrixEf>:
     * Subtract from matrix in place
     * @param matrix
     * @param subtraction
     * @returns 0 if OK
     */
    static int subtract(matrix_t *matrix, float subtraction) {
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	ed87 0a00 	vstr	s0, [r7]
        for (uint32_t ix = 0; ix < matrix->rows * matrix->cols; ix++) {
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	6892      	ldr	r2, [r2, #8]
 8001e28:	fb02 f303 	mul.w	r3, r2, r3
 8001e2c:	68fa      	ldr	r2, [r7, #12]
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d215      	bcs.n	8001e5e <_ZN2ei5numpy8subtractEPNS_9ei_matrixEf+0x4e>
            matrix->buffer[ix] -= subtraction;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	4413      	add	r3, r2
 8001e3c:	ed93 7a00 	vldr	s14, [r3]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	4413      	add	r3, r2
 8001e4a:	edd7 7a00 	vldr	s15, [r7]
 8001e4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e52:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t ix = 0; ix < matrix->rows * matrix->cols; ix++) {
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	e7e0      	b.n	8001e20 <_ZN2ei5numpy8subtractEPNS_9ei_matrixEf+0x10>
        }
        return EIDSP_OK;
 8001e5e:	2300      	movs	r3, #0
    }
 8001e60:	4618      	mov	r0, r3
 8001e62:	3714      	adds	r7, #20
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <_ZN2ei5numpy10mean_axis0EPNS_9ei_matrixES2_>:
     * Calculate the mean over a matrix on axis 0
     * @param input_matrix Input matrix (MxN)
     * @param output_matrix Output matrix (Nx1)
     * @returns 0 if OK
     */
    static int mean_axis0(matrix_t *input_matrix, matrix_t *output_matrix) {
 8001e6c:	b480      	push	{r7}
 8001e6e:	b087      	sub	sp, #28
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
        if (input_matrix->cols != output_matrix->rows) {
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	689a      	ldr	r2, [r3, #8]
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d001      	beq.n	8001e86 <_ZN2ei5numpy10mean_axis0EPNS_9ei_matrixES2_+0x1a>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 8001e82:	4b26      	ldr	r3, [pc, #152]	; (8001f1c <_ZN2ei5numpy10mean_axis0EPNS_9ei_matrixES2_+0xb0>)
 8001e84:	e043      	b.n	8001f0e <_ZN2ei5numpy10mean_axis0EPNS_9ei_matrixES2_+0xa2>
        }

        if (output_matrix->cols != 1) {
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d001      	beq.n	8001e92 <_ZN2ei5numpy10mean_axis0EPNS_9ei_matrixES2_+0x26>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 8001e8e:	4b23      	ldr	r3, [pc, #140]	; (8001f1c <_ZN2ei5numpy10mean_axis0EPNS_9ei_matrixES2_+0xb0>)
 8001e90:	e03d      	b.n	8001f0e <_ZN2ei5numpy10mean_axis0EPNS_9ei_matrixES2_+0xa2>
        }

        for (size_t col = 0; col < input_matrix->cols; col++) {
 8001e92:	2300      	movs	r3, #0
 8001e94:	617b      	str	r3, [r7, #20]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	697a      	ldr	r2, [r7, #20]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d235      	bcs.n	8001f0c <_ZN2ei5numpy10mean_axis0EPNS_9ei_matrixES2_+0xa0>
            // gathering up the current columnand moving it into sequential memory to use
            // SIMD to calculate the mean would take more time than the simple loop
            // so disable this case. The alternative is to use 2 transposes and on a "big" ARM
            // platform that will take more time

            float sum = 0.0f;
 8001ea0:	f04f 0300 	mov.w	r3, #0
 8001ea4:	613b      	str	r3, [r7, #16]

            for (size_t row = 0; row < input_matrix->rows; row++) {
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60fb      	str	r3, [r7, #12]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	68fa      	ldr	r2, [r7, #12]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d216      	bcs.n	8001ee2 <_ZN2ei5numpy10mean_axis0EPNS_9ei_matrixES2_+0x76>
                sum += input_matrix->buffer[( row * input_matrix->cols ) + col];
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	68f9      	ldr	r1, [r7, #12]
 8001ebe:	fb03 f101 	mul.w	r1, r3, r1
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	440b      	add	r3, r1
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	4413      	add	r3, r2
 8001eca:	edd3 7a00 	vldr	s15, [r3]
 8001ece:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ed2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ed6:	edc7 7a04 	vstr	s15, [r7, #16]
            for (size_t row = 0; row < input_matrix->rows; row++) {
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	3301      	adds	r3, #1
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	e7e3      	b.n	8001eaa <_ZN2ei5numpy10mean_axis0EPNS_9ei_matrixES2_+0x3e>
            }

            output_matrix->buffer[col] = sum / input_matrix->rows;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	ee07 3a90 	vmov	s15, r3
 8001eea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	4413      	add	r3, r2
 8001ef8:	edd7 6a04 	vldr	s13, [r7, #16]
 8001efc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f00:	edc3 7a00 	vstr	s15, [r3]
        for (size_t col = 0; col < input_matrix->cols; col++) {
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	3301      	adds	r3, #1
 8001f08:	617b      	str	r3, [r7, #20]
 8001f0a:	e7c4      	b.n	8001e96 <_ZN2ei5numpy10mean_axis0EPNS_9ei_matrixES2_+0x2a>
        }

        return EIDSP_OK;
 8001f0c:	2300      	movs	r3, #0
    }
 8001f0e:	4618      	mov	r0, r3
 8001f10:	371c      	adds	r7, #28
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	fffffc14 	.word	0xfffffc14

08001f20 <_ZN2ei5numpy9std_axis0EPNS_9ei_matrixES2_>:
     * Calculate the standard deviation over a matrix on axis 0
     * @param input_matrix Input matrix (MxN)
     * @param output_matrix Output matrix (Nx1)
     * @returns 0 if OK
     */
    static int std_axis0(matrix_t *input_matrix, matrix_t *output_matrix) {
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
#if EIDSP_USE_CMSIS_DSP
        return std_axis0_CMSIS(input_matrix, output_matrix);
 8001f2a:	6839      	ldr	r1, [r7, #0]
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f000 fbc9 	bl	80026c4 <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_>
 8001f32:	4603      	mov	r3, r0
            output_matrix->buffer[col] = sqrt(std / input_matrix->rows);
        }

        return EIDSP_OK;
#endif
    }
 8001f34:	4618      	mov	r0, r3
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <_ZN2ei5numpy3minEPNS_9ei_matrixES2_>:
    /**
     * Get the minimum value in a matrix per row
     * @param input_matrix Input matrix (MxN)
     * @param output_matrix Output matrix (Mx1)
     */
    static int min(matrix_t *input_matrix, matrix_t *output_matrix) {
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
        if (input_matrix->rows != output_matrix->rows) {
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685a      	ldr	r2, [r3, #4]
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d001      	beq.n	8001f56 <_ZN2ei5numpy3minEPNS_9ei_matrixES2_+0x1a>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 8001f52:	4b18      	ldr	r3, [pc, #96]	; (8001fb4 <_ZN2ei5numpy3minEPNS_9ei_matrixES2_+0x78>)
 8001f54:	e029      	b.n	8001faa <_ZN2ei5numpy3minEPNS_9ei_matrixES2_+0x6e>
        }
        if (output_matrix->cols != 1) {
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d001      	beq.n	8001f62 <_ZN2ei5numpy3minEPNS_9ei_matrixES2_+0x26>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 8001f5e:	4b15      	ldr	r3, [pc, #84]	; (8001fb4 <_ZN2ei5numpy3minEPNS_9ei_matrixES2_+0x78>)
 8001f60:	e023      	b.n	8001faa <_ZN2ei5numpy3minEPNS_9ei_matrixES2_+0x6e>
        }

        for (size_t row = 0; row < input_matrix->rows; row++) {
 8001f62:	2300      	movs	r3, #0
 8001f64:	617b      	str	r3, [r7, #20]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	697a      	ldr	r2, [r7, #20]
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d21b      	bcs.n	8001fa8 <_ZN2ei5numpy3minEPNS_9ei_matrixES2_+0x6c>
#if EIDSP_USE_CMSIS_DSP
            float min;
            uint32_t ix;
            arm_min_f32(input_matrix->buffer + (row * input_matrix->cols), input_matrix->cols, &min, &ix);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	6979      	ldr	r1, [r7, #20]
 8001f7a:	fb01 f303 	mul.w	r3, r1, r3
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	18d0      	adds	r0, r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6899      	ldr	r1, [r3, #8]
 8001f86:	f107 030c 	add.w	r3, r7, #12
 8001f8a:	f107 0210 	add.w	r2, r7, #16
 8001f8e:	f012 fefd 	bl	8014d8c <arm_min_f32>
            output_matrix->buffer[row] = min;
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	4413      	add	r3, r2
 8001f9c:	693a      	ldr	r2, [r7, #16]
 8001f9e:	601a      	str	r2, [r3, #0]
        for (size_t row = 0; row < input_matrix->rows; row++) {
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	617b      	str	r3, [r7, #20]
 8001fa6:	e7de      	b.n	8001f66 <_ZN2ei5numpy3minEPNS_9ei_matrixES2_+0x2a>

            output_matrix->buffer[row] = min;
#endif
        }

        return EIDSP_OK;
 8001fa8:	2300      	movs	r3, #0
    }
 8001faa:	4618      	mov	r0, r3
 8001fac:	3718      	adds	r7, #24
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	fffffc14 	.word	0xfffffc14

08001fb8 <_ZN2ei5numpy3maxEPNS_9ei_matrixES2_>:
    /**
     * Get the maximum value in a matrix per row
     * @param input_matrix Input matrix (MxN)
     * @param output_matrix Output matrix (Mx1)
     */
    static int max(matrix_t *input_matrix, matrix_t *output_matrix) {
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b086      	sub	sp, #24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
        if (input_matrix->rows != output_matrix->rows) {
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d001      	beq.n	8001fd2 <_ZN2ei5numpy3maxEPNS_9ei_matrixES2_+0x1a>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 8001fce:	4b18      	ldr	r3, [pc, #96]	; (8002030 <_ZN2ei5numpy3maxEPNS_9ei_matrixES2_+0x78>)
 8001fd0:	e029      	b.n	8002026 <_ZN2ei5numpy3maxEPNS_9ei_matrixES2_+0x6e>
        }
        if (output_matrix->cols != 1) {
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d001      	beq.n	8001fde <_ZN2ei5numpy3maxEPNS_9ei_matrixES2_+0x26>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 8001fda:	4b15      	ldr	r3, [pc, #84]	; (8002030 <_ZN2ei5numpy3maxEPNS_9ei_matrixES2_+0x78>)
 8001fdc:	e023      	b.n	8002026 <_ZN2ei5numpy3maxEPNS_9ei_matrixES2_+0x6e>
        }

        for (size_t row = 0; row < input_matrix->rows; row++) {
 8001fde:	2300      	movs	r3, #0
 8001fe0:	617b      	str	r3, [r7, #20]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	697a      	ldr	r2, [r7, #20]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d21b      	bcs.n	8002024 <_ZN2ei5numpy3maxEPNS_9ei_matrixES2_+0x6c>
#if EIDSP_USE_CMSIS_DSP
            float max;
            uint32_t ix;
            arm_max_f32(input_matrix->buffer + (row * input_matrix->cols), input_matrix->cols, &max, &ix);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	6979      	ldr	r1, [r7, #20]
 8001ff6:	fb01 f303 	mul.w	r3, r1, r3
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	18d0      	adds	r0, r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6899      	ldr	r1, [r3, #8]
 8002002:	f107 030c 	add.w	r3, r7, #12
 8002006:	f107 0210 	add.w	r2, r7, #16
 800200a:	f012 fe87 	bl	8014d1c <arm_max_f32>
            output_matrix->buffer[row] = max;
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	4413      	add	r3, r2
 8002018:	693a      	ldr	r2, [r7, #16]
 800201a:	601a      	str	r2, [r3, #0]
        for (size_t row = 0; row < input_matrix->rows; row++) {
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	3301      	adds	r3, #1
 8002020:	617b      	str	r3, [r7, #20]
 8002022:	e7de      	b.n	8001fe2 <_ZN2ei5numpy3maxEPNS_9ei_matrixES2_+0x2a>

            output_matrix->buffer[row] = max;
#endif
        }

        return EIDSP_OK;
 8002024:	2300      	movs	r3, #0
    }
 8002026:	4618      	mov	r0, r3
 8002028:	3718      	adds	r7, #24
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	fffffc14 	.word	0xfffffc14

08002034 <_ZN2ei5numpy4rfftEPKfjPfjj>:
     * @param src_size Size of the source buffer
     * @param output Output buffer
     * @param output_size Size of the output buffer, should be n_fft / 2 + 1
     * @returns 0 if OK
     */
    static int rfft(const float *src, size_t src_size, float *output, size_t output_size, size_t n_fft) {
 8002034:	b5b0      	push	{r4, r5, r7, lr}
 8002036:	b098      	sub	sp, #96	; 0x60
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
 8002040:	603b      	str	r3, [r7, #0]
        size_t n_fft_out_features = (n_fft / 2) + 1;
 8002042:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002044:	085b      	lsrs	r3, r3, #1
 8002046:	3301      	adds	r3, #1
 8002048:	657b      	str	r3, [r7, #84]	; 0x54
        if (output_size != n_fft_out_features) {
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800204e:	429a      	cmp	r2, r3
 8002050:	d001      	beq.n	8002056 <_ZN2ei5numpy4rfftEPKfjPfjj+0x22>
            EIDSP_ERR(EIDSP_BUFFER_SIZE_MISMATCH);
 8002052:	4c65      	ldr	r4, [pc, #404]	; (80021e8 <_ZN2ei5numpy4rfftEPKfjPfjj+0x1b4>)
 8002054:	e0c2      	b.n	80021dc <_ZN2ei5numpy4rfftEPKfjPfjj+0x1a8>
        }

        // truncate if needed
        if (src_size > n_fft) {
 8002056:	68ba      	ldr	r2, [r7, #8]
 8002058:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800205a:	429a      	cmp	r2, r3
 800205c:	d901      	bls.n	8002062 <_ZN2ei5numpy4rfftEPKfjPfjj+0x2e>
            src_size = n_fft;
 800205e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002060:	60bb      	str	r3, [r7, #8]
        }

        // declare input and output arrays
        EI_DSP_MATRIX(fft_input, 1, n_fft);
 8002062:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8002066:	2300      	movs	r3, #0
 8002068:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800206a:	2101      	movs	r1, #1
 800206c:	f7ff fade 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
 8002070:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <_ZN2ei5numpy4rfftEPKfjPfjj+0x46>
 8002076:	4c5d      	ldr	r4, [pc, #372]	; (80021ec <_ZN2ei5numpy4rfftEPKfjPfjj+0x1b8>)
 8002078:	e0ab      	b.n	80021d2 <_ZN2ei5numpy4rfftEPKfjPfjj+0x19e>
        if (!fft_input.buffer) {
 800207a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800207c:	2b00      	cmp	r3, #0
 800207e:	d101      	bne.n	8002084 <_ZN2ei5numpy4rfftEPKfjPfjj+0x50>
            EIDSP_ERR(EIDSP_OUT_OF_MEM);
 8002080:	4c5a      	ldr	r4, [pc, #360]	; (80021ec <_ZN2ei5numpy4rfftEPKfjPfjj+0x1b8>)
 8002082:	e0a6      	b.n	80021d2 <_ZN2ei5numpy4rfftEPKfjPfjj+0x19e>
        }

        // copy from src to fft_input
        memcpy(fft_input.buffer, src, src_size * sizeof(float));
 8002084:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	461a      	mov	r2, r3
 800208c:	68f9      	ldr	r1, [r7, #12]
 800208e:	f030 f877 	bl	8032180 <memcpy>
        // pad to the rigth with zeros
        memset(fft_input.buffer + src_size, 0, (n_fft - src_size) * sizeof(kiss_fft_scalar));
 8002092:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	18d0      	adds	r0, r2, r3
 800209a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	461a      	mov	r2, r3
 80020a4:	2100      	movs	r1, #0
 80020a6:	f030 f893 	bl	80321d0 <memset>

#if EIDSP_USE_CMSIS_DSP
        if (n_fft != 32 && n_fft != 64 && n_fft != 128 && n_fft != 256 &&
 80020aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020ac:	2b20      	cmp	r3, #32
 80020ae:	d025      	beq.n	80020fc <_ZN2ei5numpy4rfftEPKfjPfjj+0xc8>
 80020b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020b2:	2b40      	cmp	r3, #64	; 0x40
 80020b4:	d022      	beq.n	80020fc <_ZN2ei5numpy4rfftEPKfjPfjj+0xc8>
 80020b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020b8:	2b80      	cmp	r3, #128	; 0x80
 80020ba:	d01f      	beq.n	80020fc <_ZN2ei5numpy4rfftEPKfjPfjj+0xc8>
 80020bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020c2:	d01b      	beq.n	80020fc <_ZN2ei5numpy4rfftEPKfjPfjj+0xc8>
 80020c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020ca:	d017      	beq.n	80020fc <_ZN2ei5numpy4rfftEPKfjPfjj+0xc8>
            n_fft != 512 && n_fft != 1024 && n_fft != 2048 && n_fft != 4096) {
 80020cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020d2:	d013      	beq.n	80020fc <_ZN2ei5numpy4rfftEPKfjPfjj+0xc8>
 80020d4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80020da:	d00f      	beq.n	80020fc <_ZN2ei5numpy4rfftEPKfjPfjj+0xc8>
 80020dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020e2:	d00b      	beq.n	80020fc <_ZN2ei5numpy4rfftEPKfjPfjj+0xc8>
            int ret = software_rfft(fft_input.buffer, output, n_fft, n_fft_out_features);
 80020e4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80020e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020e8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80020ea:	6879      	ldr	r1, [r7, #4]
 80020ec:	f000 f97a 	bl	80023e4 <_ZN2ei5numpy13software_rfftEPfS1_jj>
 80020f0:	6538      	str	r0, [r7, #80]	; 0x50
            if (ret != EIDSP_OK) {
 80020f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d068      	beq.n	80021ca <_ZN2ei5numpy4rfftEPKfjPfjj+0x196>
                EIDSP_ERR(ret);
 80020f8:	6d3c      	ldr	r4, [r7, #80]	; 0x50
 80020fa:	e06a      	b.n	80021d2 <_ZN2ei5numpy4rfftEPKfjPfjj+0x19e>
            }
        }
        else {
            // hardware acceleration only works for the powers above...
            arm_rfft_fast_instance_f32 rfft_instance;
            int status = cmsis_rfft_init_f32(&rfft_instance, n_fft);
 80020fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002100:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8002102:	4618      	mov	r0, r3
 8002104:	f000 fb6e 	bl	80027e4 <_ZN2ei5numpy19cmsis_rfft_init_f32EP26arm_rfft_fast_instance_f32j>
 8002108:	64f8      	str	r0, [r7, #76]	; 0x4c
            if (status != ARM_MATH_SUCCESS) {
 800210a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <_ZN2ei5numpy4rfftEPKfjPfjj+0xe0>
                return status;
 8002110:	6cfc      	ldr	r4, [r7, #76]	; 0x4c
 8002112:	e05d      	b.n	80021d0 <_ZN2ei5numpy4rfftEPKfjPfjj+0x19c>
            }

            EI_DSP_MATRIX(fft_output, 1, n_fft);
 8002114:	f107 0014 	add.w	r0, r7, #20
 8002118:	2300      	movs	r3, #0
 800211a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800211c:	2101      	movs	r1, #1
 800211e:	f7ff fa85 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d102      	bne.n	800212e <_ZN2ei5numpy4rfftEPKfjPfjj+0xfa>
 8002128:	4c30      	ldr	r4, [pc, #192]	; (80021ec <_ZN2ei5numpy4rfftEPKfjPfjj+0x1b8>)
 800212a:	2500      	movs	r5, #0
 800212c:	e045      	b.n	80021ba <_ZN2ei5numpy4rfftEPKfjPfjj+0x186>
            if (!fft_output.buffer) {
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d102      	bne.n	800213a <_ZN2ei5numpy4rfftEPKfjPfjj+0x106>
                EIDSP_ERR(EIDSP_OUT_OF_MEM);
 8002134:	4c2d      	ldr	r4, [pc, #180]	; (80021ec <_ZN2ei5numpy4rfftEPKfjPfjj+0x1b8>)
 8002136:	2500      	movs	r5, #0
 8002138:	e03f      	b.n	80021ba <_ZN2ei5numpy4rfftEPKfjPfjj+0x186>
            }

            arm_rfft_fast_f32(&rfft_instance, fft_input.buffer, fft_output.buffer, 0);
 800213a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800213c:	697a      	ldr	r2, [r7, #20]
 800213e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8002142:	2300      	movs	r3, #0
 8002144:	f015 f988 	bl	8017458 <arm_rfft_fast_f32>

            output[0] = fft_output.buffer[0];
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	601a      	str	r2, [r3, #0]
            output[n_fft_out_features - 1] = fft_output.buffer[1];
 8002150:	697a      	ldr	r2, [r7, #20]
 8002152:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002154:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002158:	3b01      	subs	r3, #1
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	6879      	ldr	r1, [r7, #4]
 800215e:	440b      	add	r3, r1
 8002160:	6852      	ldr	r2, [r2, #4]
 8002162:	601a      	str	r2, [r3, #0]

            size_t fft_output_buffer_ix = 2;
 8002164:	2302      	movs	r3, #2
 8002166:	65fb      	str	r3, [r7, #92]	; 0x5c
            for (size_t ix = 1; ix < n_fft_out_features - 1; ix += 1) {
 8002168:	2301      	movs	r3, #1
 800216a:	65bb      	str	r3, [r7, #88]	; 0x58
 800216c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800216e:	3b01      	subs	r3, #1
 8002170:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002172:	429a      	cmp	r2, r3
 8002174:	d220      	bcs.n	80021b8 <_ZN2ei5numpy4rfftEPKfjPfjj+0x184>
                float rms_result;
                arm_rms_f32(fft_output.buffer + fft_output_buffer_ix, 2, &rms_result);
 8002176:	697a      	ldr	r2, [r7, #20]
 8002178:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	4413      	add	r3, r2
 800217e:	f107 0210 	add.w	r2, r7, #16
 8002182:	2102      	movs	r1, #2
 8002184:	4618      	mov	r0, r3
 8002186:	f012 fe39 	bl	8014dfc <arm_rms_f32>
                output[ix] = rms_result * sqrt(2);
 800218a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800218e:	f7ff fb54 	bl	800183a <_ZN2ei5numpy4sqrtEf>
 8002192:	eeb0 7a40 	vmov.f32	s14, s0
 8002196:	edd7 7a04 	vldr	s15, [r7, #16]
 800219a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	4413      	add	r3, r2
 80021a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021a6:	edc3 7a00 	vstr	s15, [r3]

                fft_output_buffer_ix += 2;
 80021aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021ac:	3302      	adds	r3, #2
 80021ae:	65fb      	str	r3, [r7, #92]	; 0x5c
            for (size_t ix = 1; ix < n_fft_out_features - 1; ix += 1) {
 80021b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80021b2:	3301      	adds	r3, #1
 80021b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80021b6:	e7d9      	b.n	800216c <_ZN2ei5numpy4rfftEPKfjPfjj+0x138>
 80021b8:	2501      	movs	r5, #1
 80021ba:	f107 0314 	add.w	r3, r7, #20
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff fa5f 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
 80021c4:	2d01      	cmp	r5, #1
 80021c6:	d103      	bne.n	80021d0 <_ZN2ei5numpy4rfftEPKfjPfjj+0x19c>
 80021c8:	e000      	b.n	80021cc <_ZN2ei5numpy4rfftEPKfjPfjj+0x198>
            }
 80021ca:	bf00      	nop
        if (ret != EIDSP_OK) {
            EIDSP_ERR(ret);
        }
#endif

        return EIDSP_OK;
 80021cc:	2400      	movs	r4, #0
 80021ce:	e000      	b.n	80021d2 <_ZN2ei5numpy4rfftEPKfjPfjj+0x19e>
                return status;
 80021d0:	bf00      	nop
        EI_DSP_MATRIX(fft_input, 1, n_fft);
 80021d2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7ff fa53 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
    }
 80021dc:	4623      	mov	r3, r4
 80021de:	4618      	mov	r0, r3
 80021e0:	3760      	adds	r7, #96	; 0x60
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bdb0      	pop	{r4, r5, r7, pc}
 80021e6:	bf00      	nop
 80021e8:	fffffc11 	.word	0xfffffc11
 80021ec:	fffffc16 	.word	0xfffffc16

080021f0 <_ZN2ei5numpy8linspaceEffmPf>:
     * @param stop The end value of the sequence.
     * @param number Number of samples to generate.
     * @param out Out array, with size `number`
     * @returns 0 if OK
     */
    static int linspace(float start, float stop, uint32_t number, float *out)
 80021f0:	b480      	push	{r7}
 80021f2:	b087      	sub	sp, #28
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	ed87 0a03 	vstr	s0, [r7, #12]
 80021fa:	edc7 0a02 	vstr	s1, [r7, #8]
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
    {
        if (number < 1 || !out) {
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d002      	beq.n	800220e <_ZN2ei5numpy8linspaceEffmPf+0x1e>
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d101      	bne.n	8002212 <_ZN2ei5numpy8linspaceEffmPf+0x22>
            EIDSP_ERR(EIDSP_PARAMETER_INVALID);
 800220e:	4b24      	ldr	r3, [pc, #144]	; (80022a0 <_ZN2ei5numpy8linspaceEffmPf+0xb0>)
 8002210:	e03f      	b.n	8002292 <_ZN2ei5numpy8linspaceEffmPf+0xa2>
        }

        if (number == 1) {
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2b01      	cmp	r3, #1
 8002216:	d104      	bne.n	8002222 <_ZN2ei5numpy8linspaceEffmPf+0x32>
            out[0] = start;
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	68fa      	ldr	r2, [r7, #12]
 800221c:	601a      	str	r2, [r3, #0]
            return EIDSP_OK;
 800221e:	2300      	movs	r3, #0
 8002220:	e037      	b.n	8002292 <_ZN2ei5numpy8linspaceEffmPf+0xa2>
        }

        // step size
        float step = (stop - start) / (number - 1);
 8002222:	ed97 7a02 	vldr	s14, [r7, #8]
 8002226:	edd7 7a03 	vldr	s15, [r7, #12]
 800222a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	3b01      	subs	r3, #1
 8002232:	ee07 3a90 	vmov	s15, r3
 8002236:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800223a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800223e:	edc7 7a04 	vstr	s15, [r7, #16]

        // do steps
        for (uint32_t ix = 0; ix < number - 1; ix++) {
 8002242:	2300      	movs	r3, #0
 8002244:	617b      	str	r3, [r7, #20]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	3b01      	subs	r3, #1
 800224a:	697a      	ldr	r2, [r7, #20]
 800224c:	429a      	cmp	r2, r3
 800224e:	d216      	bcs.n	800227e <_ZN2ei5numpy8linspaceEffmPf+0x8e>
            out[ix] = start + ix * step;
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	ee07 3a90 	vmov	s15, r3
 8002256:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800225a:	edd7 7a04 	vldr	s15, [r7, #16]
 800225e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	683a      	ldr	r2, [r7, #0]
 8002268:	4413      	add	r3, r2
 800226a:	edd7 7a03 	vldr	s15, [r7, #12]
 800226e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002272:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t ix = 0; ix < number - 1; ix++) {
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	3301      	adds	r3, #1
 800227a:	617b      	str	r3, [r7, #20]
 800227c:	e7e3      	b.n	8002246 <_ZN2ei5numpy8linspaceEffmPf+0x56>
        }

        // last entry always stop
        out[number - 1] = stop;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002284:	3b01      	subs	r3, #1
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	683a      	ldr	r2, [r7, #0]
 800228a:	4413      	add	r3, r2
 800228c:	68ba      	ldr	r2, [r7, #8]
 800228e:	601a      	str	r2, [r3, #0]

        return EIDSP_OK;
 8002290:	2300      	movs	r3, #0
    }
 8002292:	4618      	mov	r0, r3
 8002294:	371c      	adds	r7, #28
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	fffffc10 	.word	0xfffffc10
 80022a4:	00000000 	.word	0x00000000

080022a8 <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE>:
    /**
     * Normalize a matrix to 0..1. Does an in-place replacement.
     * Normalization done per row.
     * @param matrix
     */
    static int normalize(matrix_t *matrix) {
 80022a8:	b590      	push	{r4, r7, lr}
 80022aa:	b093      	sub	sp, #76	; 0x4c
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
        // Python implementation:
        //  matrix = (matrix - np.min(matrix)) / (np.max(matrix) - np.min(matrix))
        int r;

        matrix_t temp_matrix(1, matrix->rows * matrix->cols, matrix->buffer);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	6892      	ldr	r2, [r2, #8]
 80022b8:	fb03 f202 	mul.w	r2, r3, r2
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80022c4:	2101      	movs	r1, #1
 80022c6:	f7ff f9b1 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>

        matrix_t min_matrix(1, 1);
 80022ca:	f107 001c 	add.w	r0, r7, #28
 80022ce:	2300      	movs	r3, #0
 80022d0:	2201      	movs	r2, #1
 80022d2:	2101      	movs	r1, #1
 80022d4:	f7ff f9aa 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
        if (!min_matrix.buffer) {
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d101      	bne.n	80022e2 <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0x3a>
            EIDSP_ERR(EIDSP_OUT_OF_MEM);
 80022de:	4c40      	ldr	r4, [pc, #256]	; (80023e0 <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0x138>)
 80022e0:	e06a      	b.n	80023b8 <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0x110>
        }
        r = min(&temp_matrix, &min_matrix);
 80022e2:	f107 021c 	add.w	r2, r7, #28
 80022e6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022ea:	4611      	mov	r1, r2
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff fe25 	bl	8001f3c <_ZN2ei5numpy3minEPNS_9ei_matrixES2_>
 80022f2:	6478      	str	r0, [r7, #68]	; 0x44
        if (r != EIDSP_OK) {
 80022f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0x56>
            EIDSP_ERR(r);
 80022fa:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 80022fc:	e05c      	b.n	80023b8 <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0x110>
        }

        matrix_t max_matrix(1, 1);
 80022fe:	f107 000c 	add.w	r0, r7, #12
 8002302:	2300      	movs	r3, #0
 8002304:	2201      	movs	r2, #1
 8002306:	2101      	movs	r1, #1
 8002308:	f7ff f990 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
        if (!max_matrix.buffer) {
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0x6e>
            EIDSP_ERR(EIDSP_OUT_OF_MEM);
 8002312:	4c33      	ldr	r4, [pc, #204]	; (80023e0 <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0x138>)
 8002314:	e04b      	b.n	80023ae <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0x106>
        }
        r = max(&temp_matrix, &max_matrix);
 8002316:	f107 020c 	add.w	r2, r7, #12
 800231a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800231e:	4611      	mov	r1, r2
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff fe49 	bl	8001fb8 <_ZN2ei5numpy3maxEPNS_9ei_matrixES2_>
 8002326:	6478      	str	r0, [r7, #68]	; 0x44
        if (r != EIDSP_OK) {
 8002328:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0x8a>
            EIDSP_ERR(r);
 800232e:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 8002330:	e03d      	b.n	80023ae <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0x106>
        }

        float min_max_diff = (max_matrix.buffer[0] - min_matrix.buffer[0]);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	ed93 7a00 	vldr	s14, [r3]
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	edd3 7a00 	vldr	s15, [r3]
 800233e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002342:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        /* Prevent divide by 0 by setting minimum value for divider */
        float row_scale = min_max_diff < 0.001 ? 1.0f : 1.0f / min_max_diff;
 8002346:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002348:	f7fe f908 	bl	800055c <__aeabi_f2d>
 800234c:	a322      	add	r3, pc, #136	; (adr r3, 80023d8 <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0x130>)
 800234e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002352:	f7fe fbcd 	bl	8000af0 <__aeabi_dcmplt>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d002      	beq.n	8002362 <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0xba>
 800235c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002360:	e005      	b.n	800236e <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0xc6>
 8002362:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002366:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800236a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800236e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

        r = subtract(&temp_matrix, min_matrix.buffer[0]);
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	edd3 7a00 	vldr	s15, [r3]
 8002378:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800237c:	eeb0 0a67 	vmov.f32	s0, s15
 8002380:	4618      	mov	r0, r3
 8002382:	f7ff fd45 	bl	8001e10 <_ZN2ei5numpy8subtractEPNS_9ei_matrixEf>
 8002386:	6478      	str	r0, [r7, #68]	; 0x44
        if (r != EIDSP_OK) {
 8002388:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0xea>
            EIDSP_ERR(r);
 800238e:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 8002390:	e00d      	b.n	80023ae <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0x106>
        }

        r = scale(&temp_matrix, row_scale);
 8002392:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002396:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 800239a:	4618      	mov	r0, r3
 800239c:	f7ff fcec 	bl	8001d78 <_ZN2ei5numpy5scaleEPNS_9ei_matrixEf>
 80023a0:	6478      	str	r0, [r7, #68]	; 0x44
        if (r != EIDSP_OK) {
 80023a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d001      	beq.n	80023ac <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0x104>
            EIDSP_ERR(r);
 80023a8:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 80023aa:	e000      	b.n	80023ae <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE+0x106>
        }

        return EIDSP_OK;
 80023ac:	2400      	movs	r4, #0
        matrix_t max_matrix(1, 1);
 80023ae:	f107 030c 	add.w	r3, r7, #12
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff f965 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
        matrix_t min_matrix(1, 1);
 80023b8:	f107 031c 	add.w	r3, r7, #28
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff f960 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
        matrix_t temp_matrix(1, matrix->rows * matrix->cols, matrix->buffer);
 80023c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7ff f95b 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
    }
 80023cc:	4623      	mov	r3, r4
 80023ce:	4618      	mov	r0, r3
 80023d0:	374c      	adds	r7, #76	; 0x4c
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd90      	pop	{r4, r7, pc}
 80023d6:	bf00      	nop
 80023d8:	d2f1a9fc 	.word	0xd2f1a9fc
 80023dc:	3f50624d 	.word	0x3f50624d
 80023e0:	fffffc16 	.word	0xfffffc16

080023e4 <_ZN2ei5numpy13software_rfftEPfS1_jj>:
        }

        return EIDSP_OK;
    }

    static int software_rfft(float *fft_input, float *output, size_t n_fft, size_t n_fft_out_features) {
 80023e4:	b5b0      	push	{r4, r5, r7, lr}
 80023e6:	b08a      	sub	sp, #40	; 0x28
 80023e8:	af02      	add	r7, sp, #8
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
 80023f0:	603b      	str	r3, [r7, #0]
        kiss_fft_cpx *fft_output = (kiss_fft_cpx*)ei_dsp_malloc(n_fft_out_features * sizeof(kiss_fft_cpx));
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	4618      	mov	r0, r3
 80023f8:	f025 fa86 	bl	8027908 <_Z9ei_mallocj>
 80023fc:	61b8      	str	r0, [r7, #24]
        if (!fft_output) {
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d101      	bne.n	8002408 <_ZN2ei5numpy13software_rfftEPfS1_jj+0x24>
            EIDSP_ERR(EIDSP_OUT_OF_MEM);
 8002404:	4b2f      	ldr	r3, [pc, #188]	; (80024c4 <_ZN2ei5numpy13software_rfftEPfS1_jj+0xe0>)
 8002406:	e058      	b.n	80024ba <_ZN2ei5numpy13software_rfftEPfS1_jj+0xd6>
        }

        size_t kiss_fftr_mem_length;

        // create fftr context
        kiss_fftr_cfg cfg = kiss_fftr_alloc(n_fft, 0, NULL, NULL, &kiss_fftr_mem_length);
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f107 0310 	add.w	r3, r7, #16
 800240e:	9300      	str	r3, [sp, #0]
 8002410:	2300      	movs	r3, #0
 8002412:	2200      	movs	r2, #0
 8002414:	2100      	movs	r1, #0
 8002416:	f024 fecf 	bl	80271b8 <kiss_fftr_alloc>
 800241a:	6178      	str	r0, [r7, #20]
        if (!cfg) {
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d104      	bne.n	800242c <_ZN2ei5numpy13software_rfftEPfS1_jj+0x48>
            ei_dsp_free(fft_output, n_fft_out_features * sizeof(kiss_fft_cpx));
 8002422:	69b8      	ldr	r0, [r7, #24]
 8002424:	f025 fa8a 	bl	802793c <_Z7ei_freePv>
            EIDSP_ERR(EIDSP_OUT_OF_MEM);
 8002428:	4b26      	ldr	r3, [pc, #152]	; (80024c4 <_ZN2ei5numpy13software_rfftEPfS1_jj+0xe0>)
 800242a:	e046      	b.n	80024ba <_ZN2ei5numpy13software_rfftEPfS1_jj+0xd6>
        }

        ei_dsp_register_alloc(kiss_fftr_mem_length, cfg);

        // execute the rfft operation
        kiss_fftr(cfg, fft_input, fft_output);
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	68f9      	ldr	r1, [r7, #12]
 8002430:	6978      	ldr	r0, [r7, #20]
 8002432:	f024 ffe1 	bl	80273f8 <kiss_fftr>

        // and write back to the output
        for (size_t ix = 0; ix < n_fft_out_features; ix++) {
 8002436:	2300      	movs	r3, #0
 8002438:	61fb      	str	r3, [r7, #28]
 800243a:	69fa      	ldr	r2, [r7, #28]
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	429a      	cmp	r2, r3
 8002440:	d234      	bcs.n	80024ac <_ZN2ei5numpy13software_rfftEPfS1_jj+0xc8>
            output[ix] = sqrt(pow(fft_output[ix].r, 2) + pow(fft_output[ix].i, 2));
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	00db      	lsls	r3, r3, #3
 8002446:	69ba      	ldr	r2, [r7, #24]
 8002448:	4413      	add	r3, r2
 800244a:	edd3 7a00 	vldr	s15, [r3]
 800244e:	2002      	movs	r0, #2
 8002450:	eeb0 0a67 	vmov.f32	s0, s15
 8002454:	f003 fbc9 	bl	8005bea <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8002458:	ec55 4b10 	vmov	r4, r5, d0
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	00db      	lsls	r3, r3, #3
 8002460:	69ba      	ldr	r2, [r7, #24]
 8002462:	4413      	add	r3, r2
 8002464:	edd3 7a01 	vldr	s15, [r3, #4]
 8002468:	2002      	movs	r0, #2
 800246a:	eeb0 0a67 	vmov.f32	s0, s15
 800246e:	f003 fbbc 	bl	8005bea <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8002472:	ec53 2b10 	vmov	r2, r3, d0
 8002476:	4620      	mov	r0, r4
 8002478:	4629      	mov	r1, r5
 800247a:	f7fd ff11 	bl	80002a0 <__adddf3>
 800247e:	4602      	mov	r2, r0
 8002480:	460b      	mov	r3, r1
 8002482:	4610      	mov	r0, r2
 8002484:	4619      	mov	r1, r3
 8002486:	f7fe fbb9 	bl	8000bfc <__aeabi_d2f>
 800248a:	4601      	mov	r1, r0
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	68ba      	ldr	r2, [r7, #8]
 8002492:	18d4      	adds	r4, r2, r3
 8002494:	ee00 1a10 	vmov	s0, r1
 8002498:	f7ff f9cf 	bl	800183a <_ZN2ei5numpy4sqrtEf>
 800249c:	eef0 7a40 	vmov.f32	s15, s0
 80024a0:	edc4 7a00 	vstr	s15, [r4]
        for (size_t ix = 0; ix < n_fft_out_features; ix++) {
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	3301      	adds	r3, #1
 80024a8:	61fb      	str	r3, [r7, #28]
 80024aa:	e7c6      	b.n	800243a <_ZN2ei5numpy13software_rfftEPfS1_jj+0x56>
        }

        ei_dsp_free(cfg, kiss_fftr_mem_length);
 80024ac:	6978      	ldr	r0, [r7, #20]
 80024ae:	f025 fa45 	bl	802793c <_Z7ei_freePv>
        ei_dsp_free(fft_output, n_fft_out_features * sizeof(kiss_fft_cpx));
 80024b2:	69b8      	ldr	r0, [r7, #24]
 80024b4:	f025 fa42 	bl	802793c <_Z7ei_freePv>

        return EIDSP_OK;
 80024b8:	2300      	movs	r3, #0
    }
 80024ba:	4618      	mov	r0, r3
 80024bc:	3720      	adds	r7, #32
 80024be:	46bd      	mov	sp, r7
 80024c0:	bdb0      	pop	{r4, r5, r7, pc}
 80024c2:	bf00      	nop
 80024c4:	fffffc16 	.word	0xfffffc16

080024c8 <_ZN2ei5numpy18cmsis_arm_varianceEPKfmPf>:
     * @details    Variance in CMSIS version is calculated using fSum / (float32_t)(blockSize - 1)
     * @param[in]  pSrc       Pointer to float block
     * @param[in]  blockSize  Number of floats in block
     * @param      pResult    The variance
     */
    static void cmsis_arm_variance(const float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 80024c8:	b480      	push	{r7}
 80024ca:	b08b      	sub	sp, #44	; 0x2c
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
    {
        uint32_t blkCnt;
        float32_t sum = 0.0f;
 80024d4:	f04f 0300 	mov.w	r3, #0
 80024d8:	623b      	str	r3, [r7, #32]
        float32_t fSum = 0.0f;
 80024da:	f04f 0300 	mov.w	r3, #0
 80024de:	61fb      	str	r3, [r7, #28]
        float32_t fMean, fValue;
        const float32_t *pInput = pSrc;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	61bb      	str	r3, [r7, #24]

        if (blockSize <= 1U) {
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d804      	bhi.n	80024f4 <_ZN2ei5numpy18cmsis_arm_varianceEPKfmPf+0x2c>
            *pResult = 0;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f04f 0200 	mov.w	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
            return;
 80024f2:	e0e2      	b.n	80026ba <_ZN2ei5numpy18cmsis_arm_varianceEPKfmPf+0x1f2>
        }
        blkCnt = blockSize >> 2U;
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	089b      	lsrs	r3, r3, #2
 80024f8:	627b      	str	r3, [r7, #36]	; 0x24

        while (blkCnt > 0U) {
 80024fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d02f      	beq.n	8002560 <_ZN2ei5numpy18cmsis_arm_varianceEPKfmPf+0x98>
            sum += *pInput++;
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	1d1a      	adds	r2, r3, #4
 8002504:	61ba      	str	r2, [r7, #24]
 8002506:	edd3 7a00 	vldr	s15, [r3]
 800250a:	ed97 7a08 	vldr	s14, [r7, #32]
 800250e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002512:	edc7 7a08 	vstr	s15, [r7, #32]
            sum += *pInput++;
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	1d1a      	adds	r2, r3, #4
 800251a:	61ba      	str	r2, [r7, #24]
 800251c:	edd3 7a00 	vldr	s15, [r3]
 8002520:	ed97 7a08 	vldr	s14, [r7, #32]
 8002524:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002528:	edc7 7a08 	vstr	s15, [r7, #32]
            sum += *pInput++;
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	1d1a      	adds	r2, r3, #4
 8002530:	61ba      	str	r2, [r7, #24]
 8002532:	edd3 7a00 	vldr	s15, [r3]
 8002536:	ed97 7a08 	vldr	s14, [r7, #32]
 800253a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800253e:	edc7 7a08 	vstr	s15, [r7, #32]
            sum += *pInput++;
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	1d1a      	adds	r2, r3, #4
 8002546:	61ba      	str	r2, [r7, #24]
 8002548:	edd3 7a00 	vldr	s15, [r3]
 800254c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002550:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002554:	edc7 7a08 	vstr	s15, [r7, #32]
            blkCnt--;
 8002558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255a:	3b01      	subs	r3, #1
 800255c:	627b      	str	r3, [r7, #36]	; 0x24
        while (blkCnt > 0U) {
 800255e:	e7cc      	b.n	80024fa <_ZN2ei5numpy18cmsis_arm_varianceEPKfmPf+0x32>
        }

        /* Loop unrolling: Compute remaining outputs */
        blkCnt = blockSize % 0x4U;
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	f003 0303 	and.w	r3, r3, #3
 8002566:	627b      	str	r3, [r7, #36]	; 0x24

        while (blkCnt > 0U) {
 8002568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800256a:	2b00      	cmp	r3, #0
 800256c:	d00e      	beq.n	800258c <_ZN2ei5numpy18cmsis_arm_varianceEPKfmPf+0xc4>
            sum += *pInput++;
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	1d1a      	adds	r2, r3, #4
 8002572:	61ba      	str	r2, [r7, #24]
 8002574:	edd3 7a00 	vldr	s15, [r3]
 8002578:	ed97 7a08 	vldr	s14, [r7, #32]
 800257c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002580:	edc7 7a08 	vstr	s15, [r7, #32]
            blkCnt--;
 8002584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002586:	3b01      	subs	r3, #1
 8002588:	627b      	str	r3, [r7, #36]	; 0x24
        while (blkCnt > 0U) {
 800258a:	e7ed      	b.n	8002568 <_ZN2ei5numpy18cmsis_arm_varianceEPKfmPf+0xa0>
        }

        fMean = sum / (float32_t)blockSize;
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	ee07 3a90 	vmov	s15, r3
 8002592:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002596:	edd7 6a08 	vldr	s13, [r7, #32]
 800259a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800259e:	edc7 7a05 	vstr	s15, [r7, #20]

        pInput = pSrc;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	61bb      	str	r3, [r7, #24]

        /* Loop unrolling: Compute 4 outputs at a time */
        blkCnt = blockSize >> 2U;
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	089b      	lsrs	r3, r3, #2
 80025aa:	627b      	str	r3, [r7, #36]	; 0x24

        while (blkCnt > 0U) {
 80025ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d057      	beq.n	8002662 <_ZN2ei5numpy18cmsis_arm_varianceEPKfmPf+0x19a>
            fValue = *pInput++ - fMean;
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	1d1a      	adds	r2, r3, #4
 80025b6:	61ba      	str	r2, [r7, #24]
 80025b8:	ed93 7a00 	vldr	s14, [r3]
 80025bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80025c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025c4:	edc7 7a04 	vstr	s15, [r7, #16]
            fSum += fValue * fValue;
 80025c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80025cc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80025d0:	ed97 7a07 	vldr	s14, [r7, #28]
 80025d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025d8:	edc7 7a07 	vstr	s15, [r7, #28]
            fValue = *pInput++ - fMean;
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	1d1a      	adds	r2, r3, #4
 80025e0:	61ba      	str	r2, [r7, #24]
 80025e2:	ed93 7a00 	vldr	s14, [r3]
 80025e6:	edd7 7a05 	vldr	s15, [r7, #20]
 80025ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025ee:	edc7 7a04 	vstr	s15, [r7, #16]
            fSum += fValue * fValue;
 80025f2:	edd7 7a04 	vldr	s15, [r7, #16]
 80025f6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80025fa:	ed97 7a07 	vldr	s14, [r7, #28]
 80025fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002602:	edc7 7a07 	vstr	s15, [r7, #28]
            fValue = *pInput++ - fMean;
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	1d1a      	adds	r2, r3, #4
 800260a:	61ba      	str	r2, [r7, #24]
 800260c:	ed93 7a00 	vldr	s14, [r3]
 8002610:	edd7 7a05 	vldr	s15, [r7, #20]
 8002614:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002618:	edc7 7a04 	vstr	s15, [r7, #16]
            fSum += fValue * fValue;
 800261c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002620:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002624:	ed97 7a07 	vldr	s14, [r7, #28]
 8002628:	ee77 7a27 	vadd.f32	s15, s14, s15
 800262c:	edc7 7a07 	vstr	s15, [r7, #28]
            fValue = *pInput++ - fMean;
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	1d1a      	adds	r2, r3, #4
 8002634:	61ba      	str	r2, [r7, #24]
 8002636:	ed93 7a00 	vldr	s14, [r3]
 800263a:	edd7 7a05 	vldr	s15, [r7, #20]
 800263e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002642:	edc7 7a04 	vstr	s15, [r7, #16]
            fSum += fValue * fValue;
 8002646:	edd7 7a04 	vldr	s15, [r7, #16]
 800264a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800264e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002652:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002656:	edc7 7a07 	vstr	s15, [r7, #28]
            blkCnt--;
 800265a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265c:	3b01      	subs	r3, #1
 800265e:	627b      	str	r3, [r7, #36]	; 0x24
        while (blkCnt > 0U) {
 8002660:	e7a4      	b.n	80025ac <_ZN2ei5numpy18cmsis_arm_varianceEPKfmPf+0xe4>
        }

        /* Loop unrolling: Compute remaining outputs */
        blkCnt = blockSize % 0x4U;
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	f003 0303 	and.w	r3, r3, #3
 8002668:	627b      	str	r3, [r7, #36]	; 0x24

        while (blkCnt > 0U) {
 800266a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266c:	2b00      	cmp	r3, #0
 800266e:	d018      	beq.n	80026a2 <_ZN2ei5numpy18cmsis_arm_varianceEPKfmPf+0x1da>
            fValue = *pInput++ - fMean;
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	1d1a      	adds	r2, r3, #4
 8002674:	61ba      	str	r2, [r7, #24]
 8002676:	ed93 7a00 	vldr	s14, [r3]
 800267a:	edd7 7a05 	vldr	s15, [r7, #20]
 800267e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002682:	edc7 7a04 	vstr	s15, [r7, #16]
            fSum += fValue * fValue;
 8002686:	edd7 7a04 	vldr	s15, [r7, #16]
 800268a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800268e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002692:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002696:	edc7 7a07 	vstr	s15, [r7, #28]
            blkCnt--;
 800269a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269c:	3b01      	subs	r3, #1
 800269e:	627b      	str	r3, [r7, #36]	; 0x24
        while (blkCnt > 0U) {
 80026a0:	e7e3      	b.n	800266a <_ZN2ei5numpy18cmsis_arm_varianceEPKfmPf+0x1a2>
        }

        /* Variance */
        *pResult = fSum / (float32_t)(blockSize);
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	ee07 3a90 	vmov	s15, r3
 80026a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80026ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80026b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	edc3 7a00 	vstr	s15, [r3]
    }
 80026ba:	372c      	adds	r7, #44	; 0x2c
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_>:
     * @param      input_matrix   The input matrix
     * @param      output_matrix  The output matrix
     *
     * @return     EIDSP error
     */
    static int std_axis0_CMSIS(matrix_t *input_matrix, matrix_t *output_matrix)
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b08c      	sub	sp, #48	; 0x30
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
    {
        arm_matrix_instance_f32 arm_in_matrix, arm_transposed_matrix;

        if (input_matrix->cols != output_matrix->rows) {
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	689a      	ldr	r2, [r3, #8]
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d001      	beq.n	80026de <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_+0x1a>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 80026da:	4b40      	ldr	r3, [pc, #256]	; (80027dc <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_+0x118>)
 80026dc:	e07a      	b.n	80027d4 <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_+0x110>
        }

        if (output_matrix->cols != 1) {
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d001      	beq.n	80026ea <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_+0x26>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 80026e6:	4b3d      	ldr	r3, [pc, #244]	; (80027dc <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_+0x118>)
 80026e8:	e074      	b.n	80027d4 <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_+0x110>
        }

        /* Copy input matrix to arm matrix */
        arm_in_matrix.numRows = input_matrix->rows;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	833b      	strh	r3, [r7, #24]
        arm_in_matrix.numCols = input_matrix->cols;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	837b      	strh	r3, [r7, #26]
        arm_in_matrix.pData = &input_matrix->buffer[0];
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	61fb      	str	r3, [r7, #28]
        /* Create transposed matrix */
        arm_transposed_matrix.numRows = input_matrix->cols;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	b29b      	uxth	r3, r3
 8002706:	823b      	strh	r3, [r7, #16]
        arm_transposed_matrix.numCols = input_matrix->rows;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	b29b      	uxth	r3, r3
 800270e:	827b      	strh	r3, [r7, #18]
        arm_transposed_matrix.pData = (float *)ei_calloc(input_matrix->cols * input_matrix->rows * sizeof(float), 1);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	6852      	ldr	r2, [r2, #4]
 8002718:	fb02 f303 	mul.w	r3, r2, r3
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	2101      	movs	r1, #1
 8002720:	4618      	mov	r0, r3
 8002722:	f025 f8fd 	bl	8027920 <_Z9ei_callocjj>
 8002726:	4603      	mov	r3, r0
 8002728:	617b      	str	r3, [r7, #20]

        if (arm_transposed_matrix.pData == NULL) {
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d101      	bne.n	8002734 <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_+0x70>
            EIDSP_ERR(EIDSP_OUT_OF_MEM);
 8002730:	4b2b      	ldr	r3, [pc, #172]	; (80027e0 <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_+0x11c>)
 8002732:	e04f      	b.n	80027d4 <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_+0x110>
        }

        int ret = arm_mat_trans_f32(&arm_in_matrix, &arm_transposed_matrix);
 8002734:	f107 0210 	add.w	r2, r7, #16
 8002738:	f107 0318 	add.w	r3, r7, #24
 800273c:	4611      	mov	r1, r2
 800273e:	4618      	mov	r0, r3
 8002740:	f012 faab 	bl	8014c9a <arm_mat_trans_f32>
 8002744:	4603      	mov	r3, r0
 8002746:	62bb      	str	r3, [r7, #40]	; 0x28
        if (ret != EIDSP_OK) {
 8002748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_+0x8e>
            EIDSP_ERR(ret);
 800274e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002750:	e040      	b.n	80027d4 <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_+0x110>
        }

        for (size_t row = 0; row < arm_transposed_matrix.numRows; row++) {
 8002752:	2300      	movs	r3, #0
 8002754:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002756:	8a3b      	ldrh	r3, [r7, #16]
 8002758:	461a      	mov	r2, r3
 800275a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800275c:	4293      	cmp	r3, r2
 800275e:	d234      	bcs.n	80027ca <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_+0x106>
            float std;
            float var;

            cmsis_arm_variance(arm_transposed_matrix.pData + (row * arm_transposed_matrix.numCols),
 8002760:	697a      	ldr	r2, [r7, #20]
 8002762:	8a7b      	ldrh	r3, [r7, #18]
 8002764:	4619      	mov	r1, r3
 8002766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002768:	fb01 f303 	mul.w	r3, r1, r3
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	4413      	add	r3, r2
                               arm_transposed_matrix.numCols, &var);
 8002770:	8a7a      	ldrh	r2, [r7, #18]
            cmsis_arm_variance(arm_transposed_matrix.pData + (row * arm_transposed_matrix.numCols),
 8002772:	4611      	mov	r1, r2
 8002774:	f107 0208 	add.w	r2, r7, #8
 8002778:	4618      	mov	r0, r3
 800277a:	f7ff fea5 	bl	80024c8 <_ZN2ei5numpy18cmsis_arm_varianceEPKfmPf>
            arm_sqrt_f32(var, &std);
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	627b      	str	r3, [r7, #36]	; 0x24
 8002782:	f107 030c 	add.w	r3, r7, #12
 8002786:	623b      	str	r3, [r7, #32]
    if (in >= 0.0f)
 8002788:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800278c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002794:	db09      	blt.n	80027aa <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_+0xe6>
      *pOut = sqrtf(in);
 8002796:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 800279a:	f02d fc77 	bl	803008c <sqrtf>
 800279e:	eef0 7a40 	vmov.f32	s15, s0
 80027a2:	6a3b      	ldr	r3, [r7, #32]
 80027a4:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 80027a8:	e004      	b.n	80027b4 <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_+0xf0>
      *pOut = 0.0f;
 80027aa:	6a3b      	ldr	r3, [r7, #32]
 80027ac:	f04f 0200 	mov.w	r2, #0
 80027b0:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 80027b2:	bf00      	nop

            output_matrix->buffer[row] = std;
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4413      	add	r3, r2
 80027be:	68fa      	ldr	r2, [r7, #12]
 80027c0:	601a      	str	r2, [r3, #0]
        for (size_t row = 0; row < arm_transposed_matrix.numRows; row++) {
 80027c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027c4:	3301      	adds	r3, #1
 80027c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027c8:	e7c5      	b.n	8002756 <_ZN2ei5numpy15std_axis0_CMSISEPNS_9ei_matrixES2_+0x92>
        }

        ei_free(arm_transposed_matrix.pData);
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f025 f8b5 	bl	802793c <_Z7ei_freePv>

        return EIDSP_OK;
 80027d2:	2300      	movs	r3, #0
    }
 80027d4:	4618      	mov	r0, r3
 80027d6:	3730      	adds	r7, #48	; 0x30
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	fffffc14 	.word	0xfffffc14
 80027e0:	fffffc16 	.word	0xfffffc16

080027e4 <_ZN2ei5numpy19cmsis_rfft_init_f32EP26arm_rfft_fast_instance_f32j>:
    /**
     * Initialize a CMSIS-DSP fast rfft structure
     * We do it this way as this means we can compile out fast_init calls which hints the compiler
     * to which tables can be removed
     */
    static int cmsis_rfft_init_f32(arm_rfft_fast_instance_f32 *rfft_instance, const size_t n_fft)
 80027e4:	b480      	push	{r7}
 80027e6:	b085      	sub	sp, #20
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	6039      	str	r1, [r7, #0]
    {
// ARM cores (ex M55) with Helium extensions (MVEF) need special treatment (Issue 2843)
#if EI_CLASSIFIER_HAS_FFT_INFO == 1 && !defined(ARM_MATH_MVEF)
        arm_status status;
        switch (n_fft) {
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027f4:	d120      	bne.n	8002838 <_ZN2ei5numpy19cmsis_rfft_init_f32EP26arm_rfft_fast_instance_f32j+0x54>
                break;
            }
#endif
#if EI_CLASSIFIER_LOAD_FFT_256 == 1
            case 256: {
                arm_cfft_instance_f32 *S = &(rfft_instance->Sint);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	60fb      	str	r3, [r7, #12]
                S->fftLen = 128U;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	2280      	movs	r2, #128	; 0x80
 80027fe:	801a      	strh	r2, [r3, #0]
                S->pTwiddle = NULL;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2200      	movs	r2, #0
 8002804:	605a      	str	r2, [r3, #4]
                S->bitRevLength = arm_cfft_sR_f32_len128.bitRevLength;
 8002806:	4b10      	ldr	r3, [pc, #64]	; (8002848 <_ZN2ei5numpy19cmsis_rfft_init_f32EP26arm_rfft_fast_instance_f32j+0x64>)
 8002808:	899a      	ldrh	r2, [r3, #12]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	819a      	strh	r2, [r3, #12]
                S->pBitRevTable = arm_cfft_sR_f32_len128.pBitRevTable;
 800280e:	4b0e      	ldr	r3, [pc, #56]	; (8002848 <_ZN2ei5numpy19cmsis_rfft_init_f32EP26arm_rfft_fast_instance_f32j+0x64>)
 8002810:	689a      	ldr	r2, [r3, #8]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	609a      	str	r2, [r3, #8]
                S->pTwiddle = arm_cfft_sR_f32_len128.pTwiddle;
 8002816:	4b0c      	ldr	r3, [pc, #48]	; (8002848 <_ZN2ei5numpy19cmsis_rfft_init_f32EP26arm_rfft_fast_instance_f32j+0x64>)
 8002818:	685a      	ldr	r2, [r3, #4]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	605a      	str	r2, [r3, #4]
                rfft_instance->fftLenRFFT = 256U;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002824:	821a      	strh	r2, [r3, #16]
                rfft_instance->pTwiddleRFFT = (float32_t *) twiddleCoef_rfft_256;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a08      	ldr	r2, [pc, #32]	; (800284c <_ZN2ei5numpy19cmsis_rfft_init_f32EP26arm_rfft_fast_instance_f32j+0x68>)
 800282a:	615a      	str	r2, [r3, #20]
                status = ARM_MATH_SUCCESS;
 800282c:	2300      	movs	r3, #0
 800282e:	72fb      	strb	r3, [r7, #11]
                break;
 8002830:	bf00      	nop
#endif
            default:
                return EIDSP_FFT_TABLE_NOT_LOADED;
        }

        return status;
 8002832:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002836:	e000      	b.n	800283a <_ZN2ei5numpy19cmsis_rfft_init_f32EP26arm_rfft_fast_instance_f32j+0x56>
                return EIDSP_FFT_TABLE_NOT_LOADED;
 8002838:	4b05      	ldr	r3, [pc, #20]	; (8002850 <_ZN2ei5numpy19cmsis_rfft_init_f32EP26arm_rfft_fast_instance_f32j+0x6c>)
#else
        return arm_rfft_fast_init_f32(rfft_instance, n_fft);
#endif
    }
 800283a:	4618      	mov	r0, r3
 800283c:	3714      	adds	r7, #20
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	08036cac 	.word	0x08036cac
 800284c:	080368ac 	.word	0x080368ac
 8002850:	fffffc08 	.word	0xfffffc08

08002854 <_ZN2ei5numpy14power_spectrumEPfjS1_jt>:
     * @param out_buffer Out buffer, size should be fft_points
     * @param out_buffer_size Buffer size
     * @param fft_points (int): The length of FFT. If fft_length is greater than frame_len, the frames will be zero-padded.
     * @returns EIDSP_OK if OK
     */
    static int power_spectrum(
 8002854:	b5b0      	push	{r4, r5, r7, lr}
 8002856:	b088      	sub	sp, #32
 8002858:	af02      	add	r7, sp, #8
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	60b9      	str	r1, [r7, #8]
 800285e:	607a      	str	r2, [r7, #4]
 8002860:	603b      	str	r3, [r7, #0]
        size_t frame_size,
        float *out_buffer,
        size_t out_buffer_size,
        uint16_t fft_points)
    {
        if (out_buffer_size != static_cast<size_t>(fft_points / 2 + 1)) {
 8002862:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002864:	085b      	lsrs	r3, r3, #1
 8002866:	b29b      	uxth	r3, r3
 8002868:	3301      	adds	r3, #1
 800286a:	461a      	mov	r2, r3
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	4293      	cmp	r3, r2
 8002870:	d001      	beq.n	8002876 <_ZN2ei5numpy14power_spectrumEPfjS1_jt+0x22>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 8002872:	4b2b      	ldr	r3, [pc, #172]	; (8002920 <_ZN2ei5numpy14power_spectrumEPfjS1_jt+0xcc>)
 8002874:	e050      	b.n	8002918 <_ZN2ei5numpy14power_spectrumEPfjS1_jt+0xc4>
        }

        int r = numpy::rfft(frame, frame_size, out_buffer, out_buffer_size, fft_points);
 8002876:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002878:	9300      	str	r3, [sp, #0]
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	68b9      	ldr	r1, [r7, #8]
 8002880:	68f8      	ldr	r0, [r7, #12]
 8002882:	f7ff fbd7 	bl	8002034 <_ZN2ei5numpy4rfftEPKfjPfjj>
 8002886:	6138      	str	r0, [r7, #16]
        if (r != EIDSP_OK) {
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <_ZN2ei5numpy14power_spectrumEPfjS1_jt+0x3e>
            return r;
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	e042      	b.n	8002918 <_ZN2ei5numpy14power_spectrumEPfjS1_jt+0xc4>
        }

        for (size_t ix = 0; ix < out_buffer_size; ix++) {
 8002892:	2300      	movs	r3, #0
 8002894:	617b      	str	r3, [r7, #20]
 8002896:	697a      	ldr	r2, [r7, #20]
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	429a      	cmp	r2, r3
 800289c:	d23b      	bcs.n	8002916 <_ZN2ei5numpy14power_spectrumEPfjS1_jt+0xc2>
            out_buffer[ix] = (1.0 / static_cast<float>(fft_points)) *
 800289e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80028a0:	ee07 3a90 	vmov	s15, r3
 80028a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028a8:	ee17 0a90 	vmov	r0, s15
 80028ac:	f7fd fe56 	bl	800055c <__aeabi_f2d>
 80028b0:	4602      	mov	r2, r0
 80028b2:	460b      	mov	r3, r1
 80028b4:	f04f 0000 	mov.w	r0, #0
 80028b8:	491a      	ldr	r1, [pc, #104]	; (8002924 <_ZN2ei5numpy14power_spectrumEPfjS1_jt+0xd0>)
 80028ba:	f7fd ffd1 	bl	8000860 <__aeabi_ddiv>
 80028be:	4602      	mov	r2, r0
 80028c0:	460b      	mov	r3, r1
 80028c2:	4614      	mov	r4, r2
 80028c4:	461d      	mov	r5, r3
                (out_buffer[ix] * out_buffer[ix]);
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	4413      	add	r3, r2
 80028ce:	ed93 7a00 	vldr	s14, [r3]
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	4413      	add	r3, r2
 80028da:	edd3 7a00 	vldr	s15, [r3]
 80028de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028e2:	ee17 0a90 	vmov	r0, s15
 80028e6:	f7fd fe39 	bl	800055c <__aeabi_f2d>
 80028ea:	4602      	mov	r2, r0
 80028ec:	460b      	mov	r3, r1
            out_buffer[ix] = (1.0 / static_cast<float>(fft_points)) *
 80028ee:	4620      	mov	r0, r4
 80028f0:	4629      	mov	r1, r5
 80028f2:	f7fd fe8b 	bl	800060c <__aeabi_dmul>
 80028f6:	4602      	mov	r2, r0
 80028f8:	460b      	mov	r3, r1
 80028fa:	4610      	mov	r0, r2
 80028fc:	4619      	mov	r1, r3
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	18d4      	adds	r4, r2, r3
 8002906:	f7fe f979 	bl	8000bfc <__aeabi_d2f>
 800290a:	4603      	mov	r3, r0
 800290c:	6023      	str	r3, [r4, #0]
        for (size_t ix = 0; ix < out_buffer_size; ix++) {
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	3301      	adds	r3, #1
 8002912:	617b      	str	r3, [r7, #20]
 8002914:	e7bf      	b.n	8002896 <_ZN2ei5numpy14power_spectrumEPfjS1_jt+0x42>
        }

        return EIDSP_OK;
 8002916:	2300      	movs	r3, #0
    }
 8002918:	4618      	mov	r0, r3
 800291a:	3718      	adds	r7, #24
 800291c:	46bd      	mov	sp, r7
 800291e:	bdb0      	pop	{r4, r5, r7, pc}
 8002920:	fffffc14 	.word	0xfffffc14
 8002924:	3ff00000 	.word	0x3ff00000

08002928 <_ZN2ei5numpy13zero_handlingEPfj>:
     * to become an argument for any log function.
     * @param input Array
     * @param input_size Size of array
     * @returns void
     */
    static void zero_handling(float *input, size_t input_size)
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
    {
        for (size_t ix = 0; ix < input_size; ix++) {
 8002932:	2300      	movs	r3, #0
 8002934:	60fb      	str	r3, [r7, #12]
 8002936:	68fa      	ldr	r2, [r7, #12]
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	429a      	cmp	r2, r3
 800293c:	d214      	bcs.n	8002968 <_ZN2ei5numpy13zero_handlingEPfj+0x40>
            if (input[ix] == 0) {
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	4413      	add	r3, r2
 8002946:	edd3 7a00 	vldr	s15, [r3]
 800294a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800294e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002952:	d105      	bne.n	8002960 <_ZN2ei5numpy13zero_handlingEPfj+0x38>
                input[ix] = 1e-10;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	687a      	ldr	r2, [r7, #4]
 800295a:	4413      	add	r3, r2
 800295c:	4a05      	ldr	r2, [pc, #20]	; (8002974 <_ZN2ei5numpy13zero_handlingEPfj+0x4c>)
 800295e:	601a      	str	r2, [r3, #0]
        for (size_t ix = 0; ix < input_size; ix++) {
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	3301      	adds	r3, #1
 8002964:	60fb      	str	r3, [r7, #12]
 8002966:	e7e6      	b.n	8002936 <_ZN2ei5numpy13zero_handlingEPfj+0xe>
            }
        }
    }
 8002968:	bf00      	nop
 800296a:	3714      	adds	r7, #20
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	2edbe6ff 	.word	0x2edbe6ff

08002978 <_ZN2ei5numpy13zero_handlingEPNS_9ei_matrixE>:
     * This function handle the issue with zero values if the are exposed
     * to become an argument for any log function.
     * @param input Matrix
     * @returns void
     */
    static void zero_handling(matrix_t *input)
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
    {
        zero_handling(input->buffer, input->rows * input->cols);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6818      	ldr	r0, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	6892      	ldr	r2, [r2, #8]
 800298c:	fb02 f303 	mul.w	r3, r2, r3
 8002990:	4619      	mov	r1, r3
 8002992:	f7ff ffc9 	bl	8002928 <_ZN2ei5numpy13zero_handlingEPfj>
    }
 8002996:	bf00      	nop
 8002998:	3708      	adds	r7, #8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
	...

080029a0 <_ZN2ei8speechpy9functions16frequency_to_melEf>:
     * Converting from frequency to Mel scale
     *
     * @param f The frequency values(or a single frequency) in Hz.
     * @returns The mel scale values(or a single mel).
     */
    static float frequency_to_mel(float f) {
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b08c      	sub	sp, #48	; 0x30
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	ed87 0a01 	vstr	s0, [r7, #4]
#if EI_PORTING_RENESASRA65 == 1
        return 1127.0 * log(1.0 + f / 700.0f);
#else
        return 1127.0 * numpy::log((1.0 + f / 700.0f));
 80029aa:	ed97 7a01 	vldr	s14, [r7, #4]
 80029ae:	eddf 6a42 	vldr	s13, [pc, #264]	; 8002ab8 <_ZN2ei8speechpy9functions16frequency_to_melEf+0x118>
 80029b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80029ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80029be:	edc7 7a04 	vstr	s15, [r7, #16]
        int32_t g = (int32_t) * ((int32_t *)&a);
 80029c2:	f107 0310 	add.w	r3, r7, #16
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	60fb      	str	r3, [r7, #12]
        int32_t e = (g - 0x3f2aaaab) & 0xff800000;
 80029ca:	68fa      	ldr	r2, [r7, #12]
 80029cc:	4b3b      	ldr	r3, [pc, #236]	; (8002abc <_ZN2ei8speechpy9functions16frequency_to_melEf+0x11c>)
 80029ce:	4413      	add	r3, r2
 80029d0:	0ddb      	lsrs	r3, r3, #23
 80029d2:	05db      	lsls	r3, r3, #23
 80029d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        g = g - e;
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	60fb      	str	r3, [r7, #12]
        float m = (float) * ((float *)&g);
 80029de:	f107 030c 	add.w	r3, r7, #12
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	62bb      	str	r3, [r7, #40]	; 0x28
        float i = (float)e * 1.19209290e-7f; // 0x1.0p-23
 80029e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029e8:	ee07 3a90 	vmov	s15, r3
 80029ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029f0:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8002ac0 <_ZN2ei8speechpy9functions16frequency_to_melEf+0x120>
 80029f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029f8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
        float f = m - 1.0f;
 80029fc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002a00:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002a04:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002a08:	edc7 7a08 	vstr	s15, [r7, #32]
        float s = f * f;
 8002a0c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002a10:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002a14:	edc7 7a07 	vstr	s15, [r7, #28]
        float r = fmaf(0.230836749f, f, -0.279208571f); // 0x1.d8c0f0p-3, -0x1.1de8dap-2
 8002a18:	ed9f 1a2a 	vldr	s2, [pc, #168]	; 8002ac4 <_ZN2ei8speechpy9functions16frequency_to_melEf+0x124>
 8002a1c:	edd7 0a08 	vldr	s1, [r7, #32]
 8002a20:	ed9f 0a29 	vldr	s0, [pc, #164]	; 8002ac8 <_ZN2ei8speechpy9functions16frequency_to_melEf+0x128>
 8002a24:	f02d f9e4 	bl	802fdf0 <fmaf>
 8002a28:	ed87 0a06 	vstr	s0, [r7, #24]
        float t = fmaf(0.331826031f, f, -0.498910338f); // 0x1.53ca34p-2, -0x1.fee25ap-2
 8002a2c:	ed9f 1a27 	vldr	s2, [pc, #156]	; 8002acc <_ZN2ei8speechpy9functions16frequency_to_melEf+0x12c>
 8002a30:	edd7 0a08 	vldr	s1, [r7, #32]
 8002a34:	ed9f 0a26 	vldr	s0, [pc, #152]	; 8002ad0 <_ZN2ei8speechpy9functions16frequency_to_melEf+0x130>
 8002a38:	f02d f9da 	bl	802fdf0 <fmaf>
 8002a3c:	ed87 0a05 	vstr	s0, [r7, #20]
        r = fmaf(r, s, t);
 8002a40:	ed97 1a05 	vldr	s2, [r7, #20]
 8002a44:	edd7 0a07 	vldr	s1, [r7, #28]
 8002a48:	ed97 0a06 	vldr	s0, [r7, #24]
 8002a4c:	f02d f9d0 	bl	802fdf0 <fmaf>
 8002a50:	ed87 0a06 	vstr	s0, [r7, #24]
        r = fmaf(r, s, f);
 8002a54:	ed97 1a08 	vldr	s2, [r7, #32]
 8002a58:	edd7 0a07 	vldr	s1, [r7, #28]
 8002a5c:	ed97 0a06 	vldr	s0, [r7, #24]
 8002a60:	f02d f9c6 	bl	802fdf0 <fmaf>
 8002a64:	ed87 0a06 	vstr	s0, [r7, #24]
        r = fmaf(i, 0.693147182f, r); // 0x1.62e430p-1 // log(2)
 8002a68:	ed97 1a06 	vldr	s2, [r7, #24]
 8002a6c:	eddf 0a19 	vldr	s1, [pc, #100]	; 8002ad4 <_ZN2ei8speechpy9functions16frequency_to_melEf+0x134>
 8002a70:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8002a74:	f02d f9bc 	bl	802fdf0 <fmaf>
 8002a78:	ed87 0a06 	vstr	s0, [r7, #24]
        return r;
 8002a7c:	69bb      	ldr	r3, [r7, #24]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7fd fd6c 	bl	800055c <__aeabi_f2d>
 8002a84:	a30a      	add	r3, pc, #40	; (adr r3, 8002ab0 <_ZN2ei8speechpy9functions16frequency_to_melEf+0x110>)
 8002a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8a:	f7fd fdbf 	bl	800060c <__aeabi_dmul>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	460b      	mov	r3, r1
 8002a92:	4610      	mov	r0, r2
 8002a94:	4619      	mov	r1, r3
 8002a96:	f7fe f8b1 	bl	8000bfc <__aeabi_d2f>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	ee07 3a90 	vmov	s15, r3
#endif
    }
 8002aa0:	eeb0 0a67 	vmov.f32	s0, s15
 8002aa4:	3730      	adds	r7, #48	; 0x30
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	f3af 8000 	nop.w
 8002ab0:	00000000 	.word	0x00000000
 8002ab4:	40919c00 	.word	0x40919c00
 8002ab8:	442f0000 	.word	0x442f0000
 8002abc:	c0d55555 	.word	0xc0d55555
 8002ac0:	34000000 	.word	0x34000000
 8002ac4:	be8ef46d 	.word	0xbe8ef46d
 8002ac8:	3e6c6078 	.word	0x3e6c6078
 8002acc:	beff712d 	.word	0xbeff712d
 8002ad0:	3ea9e51a 	.word	0x3ea9e51a
 8002ad4:	3f317218 	.word	0x3f317218

08002ad8 <_ZN2ei8speechpy9functions16mel_to_frequencyEf>:
     * Converting from Mel scale to frequency.
     *
     * @param mel The mel scale values(or a single mel).
     * @returns The frequency values(or a single frequency) in Hz.
     */
    static float mel_to_frequency(float mel) {
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	ed87 0a01 	vstr	s0, [r7, #4]
        return 700.0f * (exp(mel / 1127.0f) - 1.0f);
 8002ae2:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ae6:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8002b14 <_ZN2ei8speechpy9functions16mel_to_frequencyEf+0x3c>
 8002aea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002aee:	eeb0 0a47 	vmov.f32	s0, s14
 8002af2:	f7fe fe72 	bl	80017da <_ZSt3expf>
 8002af6:	eef0 7a40 	vmov.f32	s15, s0
 8002afa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002afe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b02:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8002b18 <_ZN2ei8speechpy9functions16mel_to_frequencyEf+0x40>
 8002b06:	ee67 7a87 	vmul.f32	s15, s15, s14
    }
 8002b0a:	eeb0 0a67 	vmov.f32	s0, s15
 8002b0e:	3708      	adds	r7, #8
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	448ce000 	.word	0x448ce000
 8002b18:	442f0000 	.word	0x442f0000

08002b1c <_ZN2ei8speechpy9functions8triangleEPfjiii>:
     * @param x_size Size of the linspace output
     * @param left
     * @param middle
     * @param right
     */
    static int triangle(float *x, size_t x_size, int left, int middle, int right) {
 8002b1c:	b590      	push	{r4, r7, lr}
 8002b1e:	b08b      	sub	sp, #44	; 0x2c
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	60b9      	str	r1, [r7, #8]
 8002b26:	607a      	str	r2, [r7, #4]
 8002b28:	603b      	str	r3, [r7, #0]
        EI_DSP_MATRIX(out, 1, x_size);
 8002b2a:	f107 0014 	add.w	r0, r7, #20
 8002b2e:	2300      	movs	r3, #0
 8002b30:	68ba      	ldr	r2, [r7, #8]
 8002b32:	2101      	movs	r1, #1
 8002b34:	f7fe fd7a 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d101      	bne.n	8002b42 <_ZN2ei8speechpy9functions8triangleEPfjiii+0x26>
 8002b3e:	4c4b      	ldr	r4, [pc, #300]	; (8002c6c <_ZN2ei8speechpy9functions8triangleEPfjiii+0x150>)
 8002b40:	e089      	b.n	8002c56 <_ZN2ei8speechpy9functions8triangleEPfjiii+0x13a>

        for (size_t ix = 0; ix < x_size; ix++) {
 8002b42:	2300      	movs	r3, #0
 8002b44:	627b      	str	r3, [r7, #36]	; 0x24
 8002b46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d27b      	bcs.n	8002c46 <_ZN2ei8speechpy9functions8triangleEPfjiii+0x12a>
            if (x[ix] > left && x[ix] <= middle) {
 8002b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	4413      	add	r3, r2
 8002b56:	ed93 7a00 	vldr	s14, [r3]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	ee07 3a90 	vmov	s15, r3
 8002b60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b6c:	dd2b      	ble.n	8002bc6 <_ZN2ei8speechpy9functions8triangleEPfjiii+0xaa>
 8002b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	4413      	add	r3, r2
 8002b76:	ed93 7a00 	vldr	s14, [r3]
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	ee07 3a90 	vmov	s15, r3
 8002b80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b8c:	d81b      	bhi.n	8002bc6 <_ZN2ei8speechpy9functions8triangleEPfjiii+0xaa>
                out.buffer[ix] = (x[ix] - left) / (middle - left);
 8002b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	68fa      	ldr	r2, [r7, #12]
 8002b94:	4413      	add	r3, r2
 8002b96:	ed93 7a00 	vldr	s14, [r3]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	ee07 3a90 	vmov	s15, r3
 8002ba0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ba4:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002ba8:	683a      	ldr	r2, [r7, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	ee07 3a90 	vmov	s15, r3
 8002bb2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bb6:	697a      	ldr	r2, [r7, #20]
 8002bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	4413      	add	r3, r2
 8002bbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bc2:	edc3 7a00 	vstr	s15, [r3]
            }

            if (x[ix] < right && middle <= x[ix]) {
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	4413      	add	r3, r2
 8002bce:	ed93 7a00 	vldr	s14, [r3]
 8002bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bd4:	ee07 3a90 	vmov	s15, r3
 8002bd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002be4:	d52b      	bpl.n	8002c3e <_ZN2ei8speechpy9functions8triangleEPfjiii+0x122>
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	ee07 3a90 	vmov	s15, r3
 8002bec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	68fa      	ldr	r2, [r7, #12]
 8002bf6:	4413      	add	r3, r2
 8002bf8:	edd3 7a00 	vldr	s15, [r3]
 8002bfc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c04:	d81b      	bhi.n	8002c3e <_ZN2ei8speechpy9functions8triangleEPfjiii+0x122>
                out.buffer[ix] = (right - x[ix]) / (right - middle);
 8002c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c08:	ee07 3a90 	vmov	s15, r3
 8002c0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	4413      	add	r3, r2
 8002c18:	edd3 7a00 	vldr	s15, [r3]
 8002c1c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002c20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	ee07 3a90 	vmov	s15, r3
 8002c2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c2e:	697a      	ldr	r2, [r7, #20]
 8002c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	4413      	add	r3, r2
 8002c36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c3a:	edc3 7a00 	vstr	s15, [r3]
        for (size_t ix = 0; ix < x_size; ix++) {
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c40:	3301      	adds	r3, #1
 8002c42:	627b      	str	r3, [r7, #36]	; 0x24
 8002c44:	e77f      	b.n	8002b46 <_ZN2ei8speechpy9functions8triangleEPfjiii+0x2a>
            }
        }

        memcpy(x, out.buffer, x_size * sizeof(float));
 8002c46:	6979      	ldr	r1, [r7, #20]
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f02f fa96 	bl	8032180 <memcpy>

        return EIDSP_OK;
 8002c54:	2400      	movs	r4, #0
        EI_DSP_MATRIX(out, 1, x_size);
 8002c56:	f107 0314 	add.w	r3, r7, #20
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7fe fd11 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
    }
 8002c60:	4623      	mov	r3, r4
 8002c62:	4618      	mov	r0, r3
 8002c64:	372c      	adds	r7, #44	; 0x2c
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd90      	pop	{r4, r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	fffffc16 	.word	0xfffffc16

08002c70 <_ZN2ei8speechpy10processing11preemphasisC1EPNS_11ei_signal_tEifb>:
     * @param shift (int): The shift step.
     * @param cof (float): The preemphasising coefficient. 0 equals to no filtering.
     */
    class preemphasis {
public:
        preemphasis(ei_signal_t *signal, int shift, float cof, bool rescale)
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6178      	str	r0, [r7, #20]
 8002c78:	6139      	str	r1, [r7, #16]
 8002c7a:	60fa      	str	r2, [r7, #12]
 8002c7c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002c80:	71fb      	strb	r3, [r7, #7]
            : _signal(signal), _shift(shift), _cof(cof), _rescale(rescale)
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	601a      	str	r2, [r3, #0]
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	68fa      	ldr	r2, [r7, #12]
 8002c8c:	605a      	str	r2, [r3, #4]
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	68ba      	ldr	r2, [r7, #8]
 8002c92:	609a      	str	r2, [r3, #8]
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	79fa      	ldrb	r2, [r7, #7]
 8002c98:	761a      	strb	r2, [r3, #24]
        {
            _prev_buffer = (float*)ei_dsp_calloc(shift * sizeof(float), 1);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	2101      	movs	r1, #1
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f024 fe3d 	bl	8027920 <_Z9ei_callocjj>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	60da      	str	r2, [r3, #12]
            _end_of_signal_buffer = (float*)ei_dsp_calloc(shift * sizeof(float), 1);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	2101      	movs	r1, #1
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f024 fe34 	bl	8027920 <_Z9ei_callocjj>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	611a      	str	r2, [r3, #16]
            _next_offset_should_be = 0;
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	615a      	str	r2, [r3, #20]

            if (shift < 0) {
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	da06      	bge.n	8002cd8 <_ZN2ei8speechpy10processing11preemphasisC1EPNS_11ei_signal_tEifb+0x68>
                _shift = signal->total_length + shift;
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	691a      	ldr	r2, [r3, #16]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	605a      	str	r2, [r3, #4]
            }

            if (!_prev_buffer || !_end_of_signal_buffer) return;
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d00e      	beq.n	8002cfe <_ZN2ei8speechpy10processing11preemphasisC1EPNS_11ei_signal_tEifb+0x8e>
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	691b      	ldr	r3, [r3, #16]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d00a      	beq.n	8002cfe <_ZN2ei8speechpy10processing11preemphasisC1EPNS_11ei_signal_tEifb+0x8e>

            // we need to get the shift bytes from the end of the buffer...
            signal->get_data(signal->total_length - shift, shift, _end_of_signal_buffer);
 8002ce8:	6938      	ldr	r0, [r7, #16]
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	691a      	ldr	r2, [r3, #16]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	1ad1      	subs	r1, r2, r3
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	691b      	ldr	r3, [r3, #16]
 8002cf8:	f002 fff8 	bl	8005cec <_ZNKSt8functionIFijjPfEEclEjjS0_>
 8002cfc:	e000      	b.n	8002d00 <_ZN2ei8speechpy10processing11preemphasisC1EPNS_11ei_signal_tEifb+0x90>
            if (!_prev_buffer || !_end_of_signal_buffer) return;
 8002cfe:	bf00      	nop
        }
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	4618      	mov	r0, r3
 8002d04:	3718      	adds	r7, #24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
	...

08002d0c <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf>:
         * Get preemphasized data from the underlying audio buffer...
         * This retrieves data from the signal then preemphasizes it.
         * @param offset Offset in the audio signal
         * @param length Length of the audio signal
         */
        int get_data(size_t offset, size_t length, float *out_buffer) {
 8002d0c:	b5b0      	push	{r4, r5, r7, lr}
 8002d0e:	b08c      	sub	sp, #48	; 0x30
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
 8002d18:	603b      	str	r3, [r7, #0]
            if (!_prev_buffer || !_end_of_signal_buffer) {
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	68db      	ldr	r3, [r3, #12]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d003      	beq.n	8002d2a <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x1e>
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d101      	bne.n	8002d2e <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x22>
                EIDSP_ERR(EIDSP_OUT_OF_MEM);
 8002d2a:	4c76      	ldr	r4, [pc, #472]	; (8002f04 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x1f8>)
 8002d2c:	e0e4      	b.n	8002ef8 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x1ec>
            }
            if (offset + length > _signal->total_length) {
 8002d2e:	68ba      	ldr	r2, [r7, #8]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	441a      	add	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d901      	bls.n	8002d42 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x36>
                EIDSP_ERR(EIDSP_OUT_OF_BOUNDS);
 8002d3e:	4c72      	ldr	r4, [pc, #456]	; (8002f08 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x1fc>)
 8002d40:	e0da      	b.n	8002ef8 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x1ec>
            }

            int ret;
            if (static_cast<int32_t>(offset) - _shift >= 0) {
 8002d42:	68ba      	ldr	r2, [r7, #8]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	db14      	blt.n	8002d78 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x6c>
                ret = _signal->get_data(offset - _shift, _shift, _prev_buffer);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4618      	mov	r0, r3
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	461a      	mov	r2, r3
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	1a99      	subs	r1, r3, r2
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	461a      	mov	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	f002 ffc0 	bl	8005cec <_ZNKSt8functionIFijjPfEEclEjjS0_>
 8002d6c:	6278      	str	r0, [r7, #36]	; 0x24
                if (ret != 0) {
 8002d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x6c>
                    EIDSP_ERR(ret);
 8002d74:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002d76:	e0bf      	b.n	8002ef8 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x1ec>
                }
            }
            // else we'll use the end_of_signal_buffer; so no need to check

            ret = _signal->get_data(offset, length, out_buffer);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	68b9      	ldr	r1, [r7, #8]
 8002d84:	f002 ffb2 	bl	8005cec <_ZNKSt8functionIFijjPfEEclEjjS0_>
 8002d88:	6278      	str	r0, [r7, #36]	; 0x24
            if (ret != 0) {
 8002d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d001      	beq.n	8002d94 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x88>
                EIDSP_ERR(ret);
 8002d90:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002d92:	e0b1      	b.n	8002ef8 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x1ec>
            }

            // it might be that everything is already normalized here...
            bool all_between_min_1_and_1 = true;
 8002d94:	2301      	movs	r3, #1
 8002d96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            // now we have the signal and we can preemphasize
            for (size_t ix = 0; ix < length; ix++) {
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d279      	bcs.n	8002e9a <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x18e>
                float now = out_buffer[ix];
 8002da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	4413      	add	r3, r2
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	623b      	str	r3, [r7, #32]

                // under shift? read from end
                if (offset + ix < static_cast<uint32_t>(_shift)) {
 8002db2:	68ba      	ldr	r2, [r7, #8]
 8002db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002db6:	4413      	add	r3, r2
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	6852      	ldr	r2, [r2, #4]
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d218      	bcs.n	8002df2 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0xe6>
                    out_buffer[ix] = now - (_cof * _end_of_signal_buffer[offset + ix]);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	ed93 7a02 	vldr	s14, [r3, #8]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	691a      	ldr	r2, [r3, #16]
 8002dca:	68b9      	ldr	r1, [r7, #8]
 8002dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dce:	440b      	add	r3, r1
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	4413      	add	r3, r2
 8002dd4:	edd3 7a00 	vldr	s15, [r3]
 8002dd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	683a      	ldr	r2, [r7, #0]
 8002de2:	4413      	add	r3, r2
 8002de4:	ed97 7a08 	vldr	s14, [r7, #32]
 8002de8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dec:	edc3 7a00 	vstr	s15, [r3]
 8002df0:	e012      	b.n	8002e18 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x10c>
                }
                // otherwise read from history buffer
                else {
                    out_buffer[ix] = now - (_cof * _prev_buffer[0]);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	ed93 7a02 	vldr	s14, [r3, #8]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	edd3 7a00 	vldr	s15, [r3]
 8002e00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	683a      	ldr	r2, [r7, #0]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002e10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e14:	edc3 7a00 	vstr	s15, [r3]
                }

                if (_rescale && all_between_min_1_and_1) {
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	7e1b      	ldrb	r3, [r3, #24]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d020      	beq.n	8002e62 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x156>
 8002e20:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d01c      	beq.n	8002e62 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x156>
                    if (out_buffer[ix] < -1.0f || out_buffer[ix] > 1.0f) {
 8002e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	683a      	ldr	r2, [r7, #0]
 8002e2e:	4413      	add	r3, r2
 8002e30:	edd3 7a00 	vldr	s15, [r3]
 8002e34:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8002e38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e40:	d40c      	bmi.n	8002e5c <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x150>
 8002e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	4413      	add	r3, r2
 8002e4a:	edd3 7a00 	vldr	s15, [r3]
 8002e4e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002e52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e5a:	dd02      	ble.n	8002e62 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x156>
                        all_between_min_1_and_1 = false;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                    }
                }

                // roll through and overwrite last element
                if (_shift != 1) {
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d008      	beq.n	8002e7c <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x170>
                    numpy::roll(_prev_buffer, _shift, -1);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	68d8      	ldr	r0, [r3, #12]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f04f 32ff 	mov.w	r2, #4294967295
 8002e76:	4619      	mov	r1, r3
 8002e78:	f7fe fd08 	bl	800188c <_ZN2ei5numpy4rollEPfji>
                }
                _prev_buffer[_shift - 1] = now;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	68da      	ldr	r2, [r3, #12]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002e88:	3b01      	subs	r3, #1
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4413      	add	r3, r2
 8002e8e:	6a3a      	ldr	r2, [r7, #32]
 8002e90:	601a      	str	r2, [r3, #0]
            for (size_t ix = 0; ix < length; ix++) {
 8002e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e94:	3301      	adds	r3, #1
 8002e96:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e98:	e781      	b.n	8002d9e <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x92>
            }

            _next_offset_should_be += length;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	695a      	ldr	r2, [r3, #20]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	441a      	add	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	615a      	str	r2, [r3, #20]

            // rescale from [-1 .. 1] ?
            if (_rescale && !all_between_min_1_and_1) {
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	7e1b      	ldrb	r3, [r3, #24]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d023      	beq.n	8002ef6 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x1ea>
 8002eae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002eb2:	f083 0301 	eor.w	r3, r3, #1
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d01c      	beq.n	8002ef6 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x1ea>
                matrix_t scale_matrix(length, 1, out_buffer);
 8002ebc:	f107 0010 	add.w	r0, r7, #16
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	6879      	ldr	r1, [r7, #4]
 8002ec6:	f7fe fbb1 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
                ret = numpy::scale(&scale_matrix, 1.0f / 32768.0f);
 8002eca:	f107 0310 	add.w	r3, r7, #16
 8002ece:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8002f0c <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x200>
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7fe ff50 	bl	8001d78 <_ZN2ei5numpy5scaleEPNS_9ei_matrixEf>
 8002ed8:	6278      	str	r0, [r7, #36]	; 0x24
                if (ret != 0) {
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d002      	beq.n	8002ee6 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x1da>
                    EIDSP_ERR(ret);
 8002ee0:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002ee2:	2500      	movs	r5, #0
 8002ee4:	e000      	b.n	8002ee8 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x1dc>
 8002ee6:	2501      	movs	r5, #1
 8002ee8:	f107 0310 	add.w	r3, r7, #16
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7fe fbc8 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
 8002ef2:	2d01      	cmp	r5, #1
 8002ef4:	d100      	bne.n	8002ef8 <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf+0x1ec>
                }
            }

            return EIDSP_OK;
 8002ef6:	2400      	movs	r4, #0
        }
 8002ef8:	4623      	mov	r3, r4
 8002efa:	4618      	mov	r0, r3
 8002efc:	3730      	adds	r7, #48	; 0x30
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bdb0      	pop	{r4, r5, r7, pc}
 8002f02:	bf00      	nop
 8002f04:	fffffc16 	.word	0xfffffc16
 8002f08:	fffffc0e 	.word	0xfffffc0e
 8002f0c:	38000000 	.word	0x38000000

08002f10 <_ZN2ei8speechpy10processing11preemphasisD1Ev>:

        ~preemphasis() {
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
            if (_prev_buffer) {
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d004      	beq.n	8002f2a <_ZN2ei8speechpy10processing11preemphasisD1Ev+0x1a>
                ei_dsp_free(_prev_buffer, _shift * sizeof(float));
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	4618      	mov	r0, r3
 8002f26:	f024 fd09 	bl	802793c <_Z7ei_freePv>
            }
            if (_end_of_signal_buffer) {
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d004      	beq.n	8002f3c <_ZN2ei8speechpy10processing11preemphasisD1Ev+0x2c>
                ei_dsp_free(_end_of_signal_buffer, _shift * sizeof(float));
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	691b      	ldr	r3, [r3, #16]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f024 fd00 	bl	802793c <_Z7ei_freePv>
            }
        }
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3708      	adds	r7, #8
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
	...

08002f48 <_ZN2ei8speechpy10processingL31ceil_unless_very_close_to_floorEf>:
    /**
     * frame_length is a float and can thus be off by a little bit, e.g.
     * frame_length = 0.018f actually can yield 0.018000011f
     * thus screwing up our frame calculations here...
     */
    static float ceil_unless_very_close_to_floor(float v) {
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	ed87 0a01 	vstr	s0, [r7, #4]
        if (v > floor(v) && v - floor(v) < 0.001f) {
 8002f52:	ed97 0a01 	vldr	s0, [r7, #4]
 8002f56:	f7fe fc50 	bl	80017fa <_ZSt5floorf>
 8002f5a:	eeb0 7a40 	vmov.f32	s14, s0
 8002f5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f6a:	dd12      	ble.n	8002f92 <_ZN2ei8speechpy10processingL31ceil_unless_very_close_to_floorEf+0x4a>
 8002f6c:	ed97 0a01 	vldr	s0, [r7, #4]
 8002f70:	f7fe fc43 	bl	80017fa <_ZSt5floorf>
 8002f74:	eeb0 7a40 	vmov.f32	s14, s0
 8002f78:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f7c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f80:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002fc4 <_ZN2ei8speechpy10processingL31ceil_unless_very_close_to_floorEf+0x7c>
 8002f84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f8c:	d501      	bpl.n	8002f92 <_ZN2ei8speechpy10processingL31ceil_unless_very_close_to_floorEf+0x4a>
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e000      	b.n	8002f94 <_ZN2ei8speechpy10processingL31ceil_unless_very_close_to_floorEf+0x4c>
 8002f92:	2300      	movs	r3, #0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d006      	beq.n	8002fa6 <_ZN2ei8speechpy10processingL31ceil_unless_very_close_to_floorEf+0x5e>
            v = (floor(v));
 8002f98:	ed97 0a01 	vldr	s0, [r7, #4]
 8002f9c:	f7fe fc2d 	bl	80017fa <_ZSt5floorf>
 8002fa0:	ed87 0a01 	vstr	s0, [r7, #4]
 8002fa4:	e005      	b.n	8002fb2 <_ZN2ei8speechpy10processingL31ceil_unless_very_close_to_floorEf+0x6a>
        }
        else {
            v = (ceil(v));
 8002fa6:	ed97 0a01 	vldr	s0, [r7, #4]
 8002faa:	f7fe fc06 	bl	80017ba <_ZSt4ceilf>
 8002fae:	ed87 0a01 	vstr	s0, [r7, #4]
        }
        return v;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	ee07 3a90 	vmov	s15, r3
    }
 8002fb8:	eeb0 0a67 	vmov.f32	s0, s15
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	3a83126f 	.word	0x3a83126f

08002fc8 <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt>:
                            float sampling_frequency,
                            float frame_length,
                            float frame_stride,
                            bool zero_padding,
                            uint16_t version)
    {
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b090      	sub	sp, #64	; 0x40
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6178      	str	r0, [r7, #20]
 8002fd0:	ed87 0a04 	vstr	s0, [r7, #16]
 8002fd4:	edc7 0a03 	vstr	s1, [r7, #12]
 8002fd8:	ed87 1a02 	vstr	s2, [r7, #8]
 8002fdc:	460b      	mov	r3, r1
 8002fde:	71fb      	strb	r3, [r7, #7]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	80bb      	strh	r3, [r7, #4]
        if (!info->signal || !info->signal->get_data || info->signal->total_length == 0) {
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d00f      	beq.n	800300c <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt+0x44>
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f002 fea9 	bl	8005d48 <_ZNKSt8functionIFijjPfEEcvbEv>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	f083 0301 	eor.w	r3, r3, #1
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d104      	bne.n	800300c <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt+0x44>
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	691b      	ldr	r3, [r3, #16]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d101      	bne.n	8003010 <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt+0x48>
 800300c:	2301      	movs	r3, #1
 800300e:	e000      	b.n	8003012 <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt+0x4a>
 8003010:	2300      	movs	r3, #0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d001      	beq.n	800301a <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt+0x52>
            EIDSP_ERR(EIDSP_SIGNAL_SIZE_MISMATCH);
 8003016:	4b75      	ldr	r3, [pc, #468]	; (80031ec <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt+0x224>)
 8003018:	e0e4      	b.n	80031e4 <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt+0x21c>
        }

        size_t length_signal = info->signal->total_length;
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	62fb      	str	r3, [r7, #44]	; 0x2c
        int frame_sample_length;
        int length;
        if (version == 1) {
 8003022:	88bb      	ldrh	r3, [r7, #4]
 8003024:	2b01      	cmp	r3, #1
 8003026:	d11f      	bne.n	8003068 <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt+0xa0>
            frame_sample_length = static_cast<int>(round(static_cast<float>(sampling_frequency) * frame_length));
 8003028:	ed97 7a04 	vldr	s14, [r7, #16]
 800302c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003030:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003034:	eeb0 0a67 	vmov.f32	s0, s15
 8003038:	f7fe fbef 	bl	800181a <_ZSt5roundf>
 800303c:	eef0 7a40 	vmov.f32	s15, s0
 8003040:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003044:	ee17 3a90 	vmov	r3, s15
 8003048:	63fb      	str	r3, [r7, #60]	; 0x3c
            frame_stride = round(static_cast<float>(sampling_frequency) * frame_stride);
 800304a:	ed97 7a04 	vldr	s14, [r7, #16]
 800304e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003052:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003056:	eeb0 0a67 	vmov.f32	s0, s15
 800305a:	f7fe fbde 	bl	800181a <_ZSt5roundf>
 800305e:	ed87 0a02 	vstr	s0, [r7, #8]
            length = frame_sample_length;
 8003062:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003064:	63bb      	str	r3, [r7, #56]	; 0x38
 8003066:	e027      	b.n	80030b8 <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt+0xf0>
        }
        else {
            frame_sample_length = static_cast<int>(ceil_unless_very_close_to_floor(static_cast<float>(sampling_frequency) * frame_length));
 8003068:	ed97 7a04 	vldr	s14, [r7, #16]
 800306c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003070:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003074:	eeb0 0a67 	vmov.f32	s0, s15
 8003078:	f7ff ff66 	bl	8002f48 <_ZN2ei8speechpy10processingL31ceil_unless_very_close_to_floorEf>
 800307c:	eef0 7a40 	vmov.f32	s15, s0
 8003080:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003084:	ee17 3a90 	vmov	r3, s15
 8003088:	63fb      	str	r3, [r7, #60]	; 0x3c
            float frame_stride_arg = frame_stride;
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	62bb      	str	r3, [r7, #40]	; 0x28
            frame_stride = ceil_unless_very_close_to_floor(static_cast<float>(sampling_frequency) * frame_stride_arg);
 800308e:	ed97 7a04 	vldr	s14, [r7, #16]
 8003092:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003096:	ee67 7a27 	vmul.f32	s15, s14, s15
 800309a:	eeb0 0a67 	vmov.f32	s0, s15
 800309e:	f7ff ff53 	bl	8002f48 <_ZN2ei8speechpy10processingL31ceil_unless_very_close_to_floorEf>
 80030a2:	ed87 0a02 	vstr	s0, [r7, #8]
            length = (frame_sample_length - (int)frame_stride);
 80030a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80030aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80030ae:	ee17 2a90 	vmov	r2, s15
 80030b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030b4:	1a9b      	subs	r3, r3, r2
 80030b6:	63bb      	str	r3, [r7, #56]	; 0x38
        }

        volatile int numframes;
        volatile int len_sig;

        if (zero_padding) {
 80030b8:	79fb      	ldrb	r3, [r7, #7]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d02a      	beq.n	8003114 <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt+0x14c>
            // Calculation of number of frames
            numframes = static_cast<int>(
                ceil(static_cast<float>(length_signal - length) / frame_stride));
 80030be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	ee07 3a90 	vmov	s15, r3
 80030c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80030cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80030d0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80030d4:	eeb0 0a66 	vmov.f32	s0, s13
 80030d8:	f7fe fb6f 	bl	80017ba <_ZSt4ceilf>
 80030dc:	eef0 7a40 	vmov.f32	s15, s0
            numframes = static_cast<int>(
 80030e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80030e4:	ee17 3a90 	vmov	r3, s15
 80030e8:	623b      	str	r3, [r7, #32]

            // Zero padding
            len_sig = static_cast<int>(static_cast<float>(numframes) * frame_stride) + frame_sample_length;
 80030ea:	6a3b      	ldr	r3, [r7, #32]
 80030ec:	ee07 3a90 	vmov	s15, r3
 80030f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80030f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003100:	ee17 2a90 	vmov	r2, s15
 8003104:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003106:	4413      	add	r3, r2
 8003108:	61fb      	str	r3, [r7, #28]

            info->signal->total_length = static_cast<size_t>(len_sig);
 800310a:	69fa      	ldr	r2, [r7, #28]
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	611a      	str	r2, [r3, #16]
 8003112:	e02f      	b.n	8003174 <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt+0x1ac>
        }
        else {
            numframes = static_cast<int>(
                floor(static_cast<float>(length_signal - length) / frame_stride));
 8003114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003116:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	ee07 3a90 	vmov	s15, r3
 800311e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003122:	edd7 7a02 	vldr	s15, [r7, #8]
 8003126:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800312a:	eeb0 0a66 	vmov.f32	s0, s13
 800312e:	f7fe fb64 	bl	80017fa <_ZSt5floorf>
 8003132:	eef0 7a40 	vmov.f32	s15, s0
            numframes = static_cast<int>(
 8003136:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800313a:	ee17 3a90 	vmov	r3, s15
 800313e:	623b      	str	r3, [r7, #32]
            len_sig = static_cast<int>(
                (static_cast<float>(numframes - 1) * frame_stride + frame_sample_length));
 8003140:	6a3b      	ldr	r3, [r7, #32]
 8003142:	3b01      	subs	r3, #1
 8003144:	ee07 3a90 	vmov	s15, r3
 8003148:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800314c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003150:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003156:	ee07 3a90 	vmov	s15, r3
 800315a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800315e:	ee77 7a27 	vadd.f32	s15, s14, s15
            len_sig = static_cast<int>(
 8003162:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003166:	ee17 3a90 	vmov	r3, s15
 800316a:	61fb      	str	r3, [r7, #28]

            info->signal->total_length = static_cast<size_t>(len_sig);
 800316c:	69fa      	ldr	r2, [r7, #28]
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	611a      	str	r2, [r3, #16]
        }

        info->frame_ixs.clear();
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	3304      	adds	r3, #4
 8003178:	4618      	mov	r0, r3
 800317a:	f002 fdf5 	bl	8005d68 <_ZNSt6vectorImSaImEE5clearEv>
        
        int frame_count = 0;
 800317e:	2300      	movs	r3, #0
 8003180:	637b      	str	r3, [r7, #52]	; 0x34

        for (size_t ix = 0; ix < static_cast<uint32_t>(len_sig); ix += static_cast<size_t>(frame_stride)) {
 8003182:	2300      	movs	r3, #0
 8003184:	633b      	str	r3, [r7, #48]	; 0x30
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	461a      	mov	r2, r3
 800318a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800318c:	4293      	cmp	r3, r2
 800318e:	bf34      	ite	cc
 8003190:	2301      	movcc	r3, #1
 8003192:	2300      	movcs	r3, #0
 8003194:	b2db      	uxtb	r3, r3
 8003196:	2b00      	cmp	r3, #0
 8003198:	d020      	beq.n	80031dc <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt+0x214>
            if (++frame_count > numframes) break;
 800319a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800319c:	3301      	adds	r3, #1
 800319e:	637b      	str	r3, [r7, #52]	; 0x34
 80031a0:	6a3b      	ldr	r3, [r7, #32]
 80031a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80031a4:	429a      	cmp	r2, r3
 80031a6:	bfcc      	ite	gt
 80031a8:	2301      	movgt	r3, #1
 80031aa:	2300      	movle	r3, #0
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d113      	bne.n	80031da <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt+0x212>

            info->frame_ixs.push_back(ix);
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	1d1a      	adds	r2, r3, #4
 80031b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031b8:	627b      	str	r3, [r7, #36]	; 0x24
 80031ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031be:	4619      	mov	r1, r3
 80031c0:	4610      	mov	r0, r2
 80031c2:	f002 fddf 	bl	8005d84 <_ZNSt6vectorImSaImEE9push_backEOm>
        for (size_t ix = 0; ix < static_cast<uint32_t>(len_sig); ix += static_cast<size_t>(frame_stride)) {
 80031c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80031ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031ce:	ee17 2a90 	vmov	r2, s15
 80031d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031d4:	4413      	add	r3, r2
 80031d6:	633b      	str	r3, [r7, #48]	; 0x30
 80031d8:	e7d5      	b.n	8003186 <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt+0x1be>
            if (++frame_count > numframes) break;
 80031da:	bf00      	nop
        }

        info->frame_length = frame_sample_length;
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80031e0:	611a      	str	r2, [r3, #16]

        return EIDSP_OK;
 80031e2:	2300      	movs	r3, #0
    }
 80031e4:	4618      	mov	r0, r3
 80031e6:	3740      	adds	r7, #64	; 0x40
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	fffffc15 	.word	0xfffffc15

080031f0 <_ZN2ei8speechpy10processingL28calculate_no_of_stack_framesEjmffbt>:
        uint32_t sampling_frequency,
        float frame_length,
        float frame_stride,
        bool zero_padding,
        uint16_t version)
    {
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b08a      	sub	sp, #40	; 0x28
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6178      	str	r0, [r7, #20]
 80031f8:	6139      	str	r1, [r7, #16]
 80031fa:	ed87 0a03 	vstr	s0, [r7, #12]
 80031fe:	edc7 0a02 	vstr	s1, [r7, #8]
 8003202:	4611      	mov	r1, r2
 8003204:	461a      	mov	r2, r3
 8003206:	460b      	mov	r3, r1
 8003208:	71fb      	strb	r3, [r7, #7]
 800320a:	4613      	mov	r3, r2
 800320c:	80bb      	strh	r3, [r7, #4]
        int frame_sample_length;
        int length;
        if (version == 1) {
 800320e:	88bb      	ldrh	r3, [r7, #4]
 8003210:	2b01      	cmp	r3, #1
 8003212:	d125      	bne.n	8003260 <_ZN2ei8speechpy10processingL28calculate_no_of_stack_framesEjmffbt+0x70>
            frame_sample_length = static_cast<int>(round(static_cast<float>(sampling_frequency) * frame_length));
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	ee07 3a90 	vmov	s15, r3
 800321a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800321e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003222:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003226:	eeb0 0a67 	vmov.f32	s0, s15
 800322a:	f7fe faf6 	bl	800181a <_ZSt5roundf>
 800322e:	eef0 7a40 	vmov.f32	s15, s0
 8003232:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003236:	ee17 3a90 	vmov	r3, s15
 800323a:	623b      	str	r3, [r7, #32]
            frame_stride = round(static_cast<float>(sampling_frequency) * frame_stride);
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	ee07 3a90 	vmov	s15, r3
 8003242:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003246:	edd7 7a02 	vldr	s15, [r7, #8]
 800324a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800324e:	eeb0 0a67 	vmov.f32	s0, s15
 8003252:	f7fe fae2 	bl	800181a <_ZSt5roundf>
 8003256:	ed87 0a02 	vstr	s0, [r7, #8]
            length = frame_sample_length;
 800325a:	6a3b      	ldr	r3, [r7, #32]
 800325c:	627b      	str	r3, [r7, #36]	; 0x24
 800325e:	e02d      	b.n	80032bc <_ZN2ei8speechpy10processingL28calculate_no_of_stack_framesEjmffbt+0xcc>
        }
        else {
            frame_sample_length = static_cast<int>(ceil_unless_very_close_to_floor(static_cast<float>(sampling_frequency) * frame_length));
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	ee07 3a90 	vmov	s15, r3
 8003266:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800326a:	edd7 7a03 	vldr	s15, [r7, #12]
 800326e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003272:	eeb0 0a67 	vmov.f32	s0, s15
 8003276:	f7ff fe67 	bl	8002f48 <_ZN2ei8speechpy10processingL31ceil_unless_very_close_to_floorEf>
 800327a:	eef0 7a40 	vmov.f32	s15, s0
 800327e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003282:	ee17 3a90 	vmov	r3, s15
 8003286:	623b      	str	r3, [r7, #32]
            float frame_stride_arg = frame_stride;
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	61fb      	str	r3, [r7, #28]
            frame_stride = ceil_unless_very_close_to_floor(static_cast<float>(sampling_frequency) * frame_stride_arg);
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	ee07 3a90 	vmov	s15, r3
 8003292:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003296:	edd7 7a07 	vldr	s15, [r7, #28]
 800329a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800329e:	eeb0 0a67 	vmov.f32	s0, s15
 80032a2:	f7ff fe51 	bl	8002f48 <_ZN2ei8speechpy10processingL31ceil_unless_very_close_to_floorEf>
 80032a6:	ed87 0a02 	vstr	s0, [r7, #8]
            length = (frame_sample_length - (int)frame_stride);
 80032aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80032ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80032b2:	ee17 2a90 	vmov	r2, s15
 80032b6:	6a3b      	ldr	r3, [r7, #32]
 80032b8:	1a9b      	subs	r3, r3, r2
 80032ba:	627b      	str	r3, [r7, #36]	; 0x24
        }

        volatile int numframes;

        if (zero_padding) {
 80032bc:	79fb      	ldrb	r3, [r7, #7]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d016      	beq.n	80032f0 <_ZN2ei8speechpy10processingL28calculate_no_of_stack_framesEjmffbt+0x100>
            // Calculation of number of frames
            numframes = static_cast<int>(
                ceil(static_cast<float>(signal_size - length) / frame_stride));
 80032c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	ee07 3a90 	vmov	s15, r3
 80032cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80032d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80032d4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80032d8:	eeb0 0a66 	vmov.f32	s0, s13
 80032dc:	f7fe fa6d 	bl	80017ba <_ZSt4ceilf>
 80032e0:	eef0 7a40 	vmov.f32	s15, s0
            numframes = static_cast<int>(
 80032e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80032e8:	ee17 3a90 	vmov	r3, s15
 80032ec:	61bb      	str	r3, [r7, #24]
 80032ee:	e015      	b.n	800331c <_ZN2ei8speechpy10processingL28calculate_no_of_stack_framesEjmffbt+0x12c>
        }
        else {
            numframes = static_cast<int>(
                floor(static_cast<float>(signal_size - length) / frame_stride));
 80032f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f2:	697a      	ldr	r2, [r7, #20]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	ee07 3a90 	vmov	s15, r3
 80032fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80032fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8003302:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003306:	eeb0 0a66 	vmov.f32	s0, s13
 800330a:	f7fe fa76 	bl	80017fa <_ZSt5floorf>
 800330e:	eef0 7a40 	vmov.f32	s15, s0
            numframes = static_cast<int>(
 8003312:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003316:	ee17 3a90 	vmov	r3, s15
 800331a:	61bb      	str	r3, [r7, #24]
        }

        return numframes;
 800331c:	69bb      	ldr	r3, [r7, #24]
    }
 800331e:	4618      	mov	r0, r3
 8003320:	3728      	adds	r7, #40	; 0x28
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
	...

08003328 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb>:
     * @param scale Scale output to 0..1
     * @returns 0 if OK
     */
    static int cmvnw(matrix_t *features_matrix, uint16_t win_size = 301, bool variance_normalization = false,
        bool scale = false)
    {
 8003328:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800332c:	b09f      	sub	sp, #124	; 0x7c
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
 8003332:	4608      	mov	r0, r1
 8003334:	4611      	mov	r1, r2
 8003336:	461a      	mov	r2, r3
 8003338:	4603      	mov	r3, r0
 800333a:	807b      	strh	r3, [r7, #2]
 800333c:	460b      	mov	r3, r1
 800333e:	707b      	strb	r3, [r7, #1]
 8003340:	4613      	mov	r3, r2
 8003342:	703b      	strb	r3, [r7, #0]
        if (win_size == 0) {
 8003344:	887b      	ldrh	r3, [r7, #2]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x26>
            return EIDSP_OK;
 800334a:	2400      	movs	r4, #0
 800334c:	e15d      	b.n	800360a <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2e2>
        }

        uint16_t pad_size = (win_size - 1) / 2;
 800334e:	887b      	ldrh	r3, [r7, #2]
 8003350:	3b01      	subs	r3, #1
 8003352:	0fda      	lsrs	r2, r3, #31
 8003354:	4413      	add	r3, r2
 8003356:	105b      	asrs	r3, r3, #1
 8003358:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62

        int ret;
        float *features_buffer_ptr;

        // mean & variance normalization
        EI_DSP_MATRIX(vec_pad, features_matrix->rows + (pad_size * 2), features_matrix->cols);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 8003364:	0052      	lsls	r2, r2, #1
 8003366:	1899      	adds	r1, r3, r2
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8003370:	2300      	movs	r3, #0
 8003372:	f7fe f95b 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
 8003376:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003378:	2b00      	cmp	r3, #0
 800337a:	d101      	bne.n	8003380 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x58>
 800337c:	4ca8      	ldr	r4, [pc, #672]	; (8003620 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2f8>)
 800337e:	e13f      	b.n	8003600 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2d8>
        if (!vec_pad.buffer) {
 8003380:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x62>
            EIDSP_ERR(EIDSP_OUT_OF_MEM);
 8003386:	4ca6      	ldr	r4, [pc, #664]	; (8003620 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2f8>)
 8003388:	e13a      	b.n	8003600 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2d8>
        }

        ret = numpy::pad_1d_symmetric(features_matrix, &vec_pad, pad_size, pad_size);
 800338a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800338e:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 8003392:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f7fe fc0c 	bl	8001bb4 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt>
 800339c:	65f8      	str	r0, [r7, #92]	; 0x5c
        if (ret != EIDSP_OK) {
 800339e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d001      	beq.n	80033a8 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x80>
            EIDSP_ERR(ret);
 80033a4:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 80033a6:	e12b      	b.n	8003600 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2d8>
        }

        EI_DSP_MATRIX(mean_matrix, vec_pad.cols, 1);
 80033a8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80033aa:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80033ae:	2300      	movs	r3, #0
 80033b0:	2201      	movs	r2, #1
 80033b2:	f7fe f93b 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
 80033b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d101      	bne.n	80033c0 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x98>
 80033bc:	4c98      	ldr	r4, [pc, #608]	; (8003620 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2f8>)
 80033be:	e11a      	b.n	80035f6 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2ce>
        if (!mean_matrix.buffer) {
 80033c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d101      	bne.n	80033ca <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0xa2>
            EIDSP_ERR(EIDSP_OUT_OF_MEM);
 80033c6:	4c96      	ldr	r4, [pc, #600]	; (8003620 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2f8>)
 80033c8:	e115      	b.n	80035f6 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2ce>
        }

        EI_DSP_MATRIX(window_variance, vec_pad.cols, 1);
 80033ca:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80033cc:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80033d0:	2300      	movs	r3, #0
 80033d2:	2201      	movs	r2, #1
 80033d4:	f7fe f92a 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
 80033d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d101      	bne.n	80033e2 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0xba>
 80033de:	4c90      	ldr	r4, [pc, #576]	; (8003620 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2f8>)
 80033e0:	e104      	b.n	80035ec <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2c4>
        if (!window_variance.buffer) {
 80033e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d101      	bne.n	80033ec <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0xc4>
            return EIDSP_OUT_OF_MEM;
 80033e8:	4c8d      	ldr	r4, [pc, #564]	; (8003620 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2f8>)
 80033ea:	e0ff      	b.n	80035ec <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2c4>
        }

        for (size_t ix = 0; ix < features_matrix->rows; ix++) {
 80033ec:	2300      	movs	r3, #0
 80033ee:	673b      	str	r3, [r7, #112]	; 0x70
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d263      	bcs.n	80034c2 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x19a>
            // create a slice on the vec_pad
            EI_DSP_MATRIX_B(window, win_size, vec_pad.cols, vec_pad.buffer + (ix * vec_pad.cols));
 80033fa:	887d      	ldrh	r5, [r7, #2]
 80033fc:	6d7e      	ldr	r6, [r7, #84]	; 0x54
 80033fe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003400:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003402:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8003404:	fb01 f303 	mul.w	r3, r1, r3
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	4413      	add	r3, r2
 800340c:	f107 001c 	add.w	r0, r7, #28
 8003410:	4632      	mov	r2, r6
 8003412:	4629      	mov	r1, r5
 8003414:	f7fe f90a 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d102      	bne.n	8003424 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0xfc>
 800341e:	4c80      	ldr	r4, [pc, #512]	; (8003620 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2f8>)
 8003420:	2500      	movs	r5, #0
 8003422:	e042      	b.n	80034aa <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x182>
            if (!window.buffer) {
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d102      	bne.n	8003430 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x108>
                EIDSP_ERR(EIDSP_OUT_OF_MEM);
 800342a:	4c7d      	ldr	r4, [pc, #500]	; (8003620 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2f8>)
 800342c:	2500      	movs	r5, #0
 800342e:	e03c      	b.n	80034aa <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x182>
            }

            ret = numpy::mean_axis0(&window, &mean_matrix);
 8003430:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003434:	f107 031c 	add.w	r3, r7, #28
 8003438:	4611      	mov	r1, r2
 800343a:	4618      	mov	r0, r3
 800343c:	f7fe fd16 	bl	8001e6c <_ZN2ei5numpy10mean_axis0EPNS_9ei_matrixES2_>
 8003440:	65f8      	str	r0, [r7, #92]	; 0x5c
            if (ret != EIDSP_OK) {
 8003442:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003444:	2b00      	cmp	r3, #0
 8003446:	d002      	beq.n	800344e <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x126>
                EIDSP_ERR(ret);
 8003448:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 800344a:	2500      	movs	r5, #0
 800344c:	e02d      	b.n	80034aa <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x182>
            }

            // subtract the mean for the features
            for (size_t fm_col = 0; fm_col < features_matrix->cols; fm_col++) {
 800344e:	2300      	movs	r3, #0
 8003450:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003458:	429a      	cmp	r2, r3
 800345a:	d225      	bcs.n	80034a8 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x180>
                features_matrix->buffer[(ix * features_matrix->cols) + fm_col] =
                    features_matrix->buffer[(ix * features_matrix->cols) + fm_col] - mean_matrix.buffer[fm_col];
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8003466:	fb03 f101 	mul.w	r1, r3, r1
 800346a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800346c:	440b      	add	r3, r1
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	4413      	add	r3, r2
 8003472:	ed93 7a00 	vldr	s14, [r3]
 8003476:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003478:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	4413      	add	r3, r2
 800347e:	edd3 7a00 	vldr	s15, [r3]
                features_matrix->buffer[(ix * features_matrix->cols) + fm_col] =
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800348c:	fb03 f101 	mul.w	r1, r3, r1
 8003490:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003492:	440b      	add	r3, r1
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	4413      	add	r3, r2
                    features_matrix->buffer[(ix * features_matrix->cols) + fm_col] - mean_matrix.buffer[fm_col];
 8003498:	ee77 7a67 	vsub.f32	s15, s14, s15
                features_matrix->buffer[(ix * features_matrix->cols) + fm_col] =
 800349c:	edc3 7a00 	vstr	s15, [r3]
            for (size_t fm_col = 0; fm_col < features_matrix->cols; fm_col++) {
 80034a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034a2:	3301      	adds	r3, #1
 80034a4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80034a6:	e7d4      	b.n	8003452 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x12a>
 80034a8:	2501      	movs	r5, #1
 80034aa:	f107 031c 	add.w	r3, r7, #28
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7fe f8e7 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
 80034b4:	2d01      	cmp	r5, #1
 80034b6:	f040 8099 	bne.w	80035ec <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2c4>
        for (size_t ix = 0; ix < features_matrix->rows; ix++) {
 80034ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80034bc:	3301      	adds	r3, #1
 80034be:	673b      	str	r3, [r7, #112]	; 0x70
 80034c0:	e796      	b.n	80033f0 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0xc8>
            }
        }

        ret = numpy::pad_1d_symmetric(features_matrix, &vec_pad, pad_size, pad_size);
 80034c2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80034c6:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 80034ca:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f7fe fb70 	bl	8001bb4 <_ZN2ei5numpy16pad_1d_symmetricEPNS_9ei_matrixES2_tt>
 80034d4:	65f8      	str	r0, [r7, #92]	; 0x5c
        if (ret != EIDSP_OK) {
 80034d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x1b8>
            EIDSP_ERR(ret);
 80034dc:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 80034de:	e085      	b.n	80035ec <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2c4>
        }

        for (size_t ix = 0; ix < features_matrix->rows; ix++) {
 80034e0:	2300      	movs	r3, #0
 80034e2:	66bb      	str	r3, [r7, #104]	; 0x68
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d271      	bcs.n	80035d2 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2aa>
            // create a slice on the vec_pad
            EI_DSP_MATRIX_B(window, win_size, vec_pad.cols, vec_pad.buffer + (ix * vec_pad.cols));
 80034ee:	887d      	ldrh	r5, [r7, #2]
 80034f0:	6d7e      	ldr	r6, [r7, #84]	; 0x54
 80034f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80034f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034f6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80034f8:	fb01 f303 	mul.w	r3, r1, r3
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	4413      	add	r3, r2
 8003500:	f107 000c 	add.w	r0, r7, #12
 8003504:	4632      	mov	r2, r6
 8003506:	4629      	mov	r1, r5
 8003508:	f7fe f890 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d102      	bne.n	8003518 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x1f0>
 8003512:	4c43      	ldr	r4, [pc, #268]	; (8003620 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2f8>)
 8003514:	2500      	movs	r5, #0
 8003516:	e051      	b.n	80035bc <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x294>
            if (!window.buffer) {
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d102      	bne.n	8003524 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x1fc>
                EIDSP_ERR(EIDSP_OUT_OF_MEM);
 800351e:	4c40      	ldr	r4, [pc, #256]	; (8003620 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2f8>)
 8003520:	2500      	movs	r5, #0
 8003522:	e04b      	b.n	80035bc <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x294>
            }

            if (variance_normalization == true) {
 8003524:	787b      	ldrb	r3, [r7, #1]
 8003526:	2b01      	cmp	r3, #1
 8003528:	d147      	bne.n	80035ba <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x292>
                ret = numpy::std_axis0(&window, &window_variance);
 800352a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800352e:	f107 030c 	add.w	r3, r7, #12
 8003532:	4611      	mov	r1, r2
 8003534:	4618      	mov	r0, r3
 8003536:	f7fe fcf3 	bl	8001f20 <_ZN2ei5numpy9std_axis0EPNS_9ei_matrixES2_>
 800353a:	65f8      	str	r0, [r7, #92]	; 0x5c
                if (ret != EIDSP_OK) {
 800353c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800353e:	2b00      	cmp	r3, #0
 8003540:	d002      	beq.n	8003548 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x220>
                    EIDSP_ERR(ret);
 8003542:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 8003544:	2500      	movs	r5, #0
 8003546:	e039      	b.n	80035bc <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x294>
                }

                features_buffer_ptr = &features_matrix->buffer[ix * vec_pad.cols];
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800354e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003550:	fb01 f303 	mul.w	r3, r1, r3
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	4413      	add	r3, r2
 8003558:	677b      	str	r3, [r7, #116]	; 0x74
                for (size_t col = 0; col < vec_pad.cols; col++) {
 800355a:	2300      	movs	r3, #0
 800355c:	667b      	str	r3, [r7, #100]	; 0x64
 800355e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003560:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003562:	429a      	cmp	r2, r3
 8003564:	d229      	bcs.n	80035ba <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x292>
                    *(features_buffer_ptr) = (*(features_buffer_ptr)) /
 8003566:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4618      	mov	r0, r3
 800356c:	f7fc fff6 	bl	800055c <__aeabi_f2d>
 8003570:	4680      	mov	r8, r0
 8003572:	4689      	mov	r9, r1
                                             (window_variance.buffer[col] + 1e-10);
 8003574:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003576:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	4413      	add	r3, r2
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4618      	mov	r0, r3
 8003580:	f7fc ffec 	bl	800055c <__aeabi_f2d>
 8003584:	a324      	add	r3, pc, #144	; (adr r3, 8003618 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2f0>)
 8003586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800358a:	f7fc fe89 	bl	80002a0 <__adddf3>
 800358e:	4602      	mov	r2, r0
 8003590:	460b      	mov	r3, r1
                    *(features_buffer_ptr) = (*(features_buffer_ptr)) /
 8003592:	4640      	mov	r0, r8
 8003594:	4649      	mov	r1, r9
 8003596:	f7fd f963 	bl	8000860 <__aeabi_ddiv>
 800359a:	4602      	mov	r2, r0
 800359c:	460b      	mov	r3, r1
 800359e:	4610      	mov	r0, r2
 80035a0:	4619      	mov	r1, r3
 80035a2:	f7fd fb2b 	bl	8000bfc <__aeabi_d2f>
 80035a6:	4602      	mov	r2, r0
 80035a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80035aa:	601a      	str	r2, [r3, #0]
                    features_buffer_ptr++;
 80035ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80035ae:	3304      	adds	r3, #4
 80035b0:	677b      	str	r3, [r7, #116]	; 0x74
                for (size_t col = 0; col < vec_pad.cols; col++) {
 80035b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80035b4:	3301      	adds	r3, #1
 80035b6:	667b      	str	r3, [r7, #100]	; 0x64
 80035b8:	e7d1      	b.n	800355e <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x236>
 80035ba:	2501      	movs	r5, #1
 80035bc:	f107 030c 	add.w	r3, r7, #12
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7fe f85e 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
 80035c6:	2d01      	cmp	r5, #1
 80035c8:	d110      	bne.n	80035ec <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2c4>
        for (size_t ix = 0; ix < features_matrix->rows; ix++) {
 80035ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80035cc:	3301      	adds	r3, #1
 80035ce:	66bb      	str	r3, [r7, #104]	; 0x68
 80035d0:	e788      	b.n	80034e4 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x1bc>
                }
            }
        }

        if (scale) {
 80035d2:	783b      	ldrb	r3, [r7, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d008      	beq.n	80035ea <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2c2>
            ret = numpy::normalize(features_matrix);
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	f7fe fe65 	bl	80022a8 <_ZN2ei5numpy9normalizeEPNS_9ei_matrixE>
 80035de:	65f8      	str	r0, [r7, #92]	; 0x5c
            if (ret != EIDSP_OK) {
 80035e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2c2>
                EIDSP_ERR(ret);
 80035e6:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 80035e8:	e000      	b.n	80035ec <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb+0x2c4>
            }
        }

        return EIDSP_OK;
 80035ea:	2400      	movs	r4, #0
        EI_DSP_MATRIX(window_variance, vec_pad.cols, 1);
 80035ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7fe f846 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
        EI_DSP_MATRIX(mean_matrix, vec_pad.cols, 1);
 80035f6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7fe f841 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
        EI_DSP_MATRIX(vec_pad, features_matrix->rows + (pad_size * 2), features_matrix->cols);
 8003600:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003604:	4618      	mov	r0, r3
 8003606:	f7fe f83c 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
    }
 800360a:	4623      	mov	r3, r4
 800360c:	4618      	mov	r0, r3
 800360e:	377c      	adds	r7, #124	; 0x7c
 8003610:	46bd      	mov	sp, r7
 8003612:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003616:	bf00      	nop
 8003618:	d9d7bdbb 	.word	0xd9d7bdbb
 800361c:	3ddb7cdf 	.word	0x3ddb7cdf
 8003620:	fffffc16 	.word	0xfffffc16
 8003624:	00000000 	.word	0x00000000

08003628 <_ZN2ei8speechpy10processingL17mfe_normalizationEPNS_9ei_matrixEi>:
    /**
     * Perform normalization for MFE frames, this converts the signal to dB,
     * then add a hard filter, and quantize / dequantize the output
     * @param features_matrix input feature matrix, will be modified in place
     */
    static int mfe_normalization(matrix_t *features_matrix, int noise_floor_db) {
 8003628:	b580      	push	{r7, lr}
 800362a:	b08c      	sub	sp, #48	; 0x30
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
        const float noise = static_cast<float>(noise_floor_db * -1);
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	425b      	negs	r3, r3
 8003636:	ee07 3a90 	vmov	s15, r3
 800363a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800363e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
        const float noise_scale = 1.0f / (static_cast<float>(noise_floor_db * -1) + 12.0f);
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	425b      	negs	r3, r3
 8003646:	ee07 3a90 	vmov	s15, r3
 800364a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800364e:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 8003652:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003656:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800365a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800365e:	edc7 7a08 	vstr	s15, [r7, #32]

        for (size_t ix = 0; ix < features_matrix->rows * features_matrix->cols; ix++) {
 8003662:	2300      	movs	r3, #0
 8003664:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	6892      	ldr	r2, [r2, #8]
 800366e:	fb02 f303 	mul.w	r3, r2, r3
 8003672:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003674:	429a      	cmp	r2, r3
 8003676:	f080 80a4 	bcs.w	80037c2 <_ZN2ei8speechpy10processingL17mfe_normalizationEPNS_9ei_matrixEi+0x19a>
            float f = features_matrix->buffer[ix];
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	4413      	add	r3, r2
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	62bb      	str	r3, [r7, #40]	; 0x28
            if (f < 1e-30) {
 8003688:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800368a:	f7fc ff67 	bl	800055c <__aeabi_f2d>
 800368e:	a356      	add	r3, pc, #344	; (adr r3, 80037e8 <_ZN2ei8speechpy10processingL17mfe_normalizationEPNS_9ei_matrixEi+0x1c0>)
 8003690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003694:	f7fd fa2c 	bl	8000af0 <__aeabi_dcmplt>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <_ZN2ei8speechpy10processingL17mfe_normalizationEPNS_9ei_matrixEi+0x7a>
                f = 1e-30;
 800369e:	4b4c      	ldr	r3, [pc, #304]	; (80037d0 <_ZN2ei8speechpy10processingL17mfe_normalizationEPNS_9ei_matrixEi+0x1a8>)
 80036a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80036a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036a4:	61fb      	str	r3, [r7, #28]
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	61bb      	str	r3, [r7, #24]
        float f = frexpf(fabsf(a), &e);
 80036aa:	edd7 7a06 	vldr	s15, [r7, #24]
 80036ae:	eef0 7ae7 	vabs.f32	s15, s15
 80036b2:	f107 030c 	add.w	r3, r7, #12
 80036b6:	4618      	mov	r0, r3
 80036b8:	eeb0 0a67 	vmov.f32	s0, s15
 80036bc:	f02c fb9c 	bl	802fdf8 <frexpf>
 80036c0:	ed87 0a05 	vstr	s0, [r7, #20]
        float y = 1.23149591368684f;
 80036c4:	4b43      	ldr	r3, [pc, #268]	; (80037d4 <_ZN2ei8speechpy10processingL17mfe_normalizationEPNS_9ei_matrixEi+0x1ac>)
 80036c6:	613b      	str	r3, [r7, #16]
        y *= f;
 80036c8:	ed97 7a04 	vldr	s14, [r7, #16]
 80036cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80036d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036d4:	edc7 7a04 	vstr	s15, [r7, #16]
        y += -4.11852516267426f;
 80036d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80036dc:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80037d8 <_ZN2ei8speechpy10processingL17mfe_normalizationEPNS_9ei_matrixEi+0x1b0>
 80036e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80036e4:	edc7 7a04 	vstr	s15, [r7, #16]
        y *= f;
 80036e8:	ed97 7a04 	vldr	s14, [r7, #16]
 80036ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80036f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036f4:	edc7 7a04 	vstr	s15, [r7, #16]
        y += 6.02197014179219f;
 80036f8:	edd7 7a04 	vldr	s15, [r7, #16]
 80036fc:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80037dc <_ZN2ei8speechpy10processingL17mfe_normalizationEPNS_9ei_matrixEi+0x1b4>
 8003700:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003704:	edc7 7a04 	vstr	s15, [r7, #16]
        y *= f;
 8003708:	ed97 7a04 	vldr	s14, [r7, #16]
 800370c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003710:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003714:	edc7 7a04 	vstr	s15, [r7, #16]
        y += -3.13396450166353f;
 8003718:	edd7 7a04 	vldr	s15, [r7, #16]
 800371c:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80037e0 <_ZN2ei8speechpy10processingL17mfe_normalizationEPNS_9ei_matrixEi+0x1b8>
 8003720:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003724:	edc7 7a04 	vstr	s15, [r7, #16]
        y += e;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	ee07 3a90 	vmov	s15, r3
 800372e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003732:	ed97 7a04 	vldr	s14, [r7, #16]
 8003736:	ee77 7a27 	vadd.f32	s15, s14, s15
 800373a:	edc7 7a04 	vstr	s15, [r7, #16]
        return y;
 800373e:	edd7 7a04 	vldr	s15, [r7, #16]
        return numpy::log2(a) * 0.3010299956639812f;
 8003742:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80037e4 <_ZN2ei8speechpy10processingL17mfe_normalizationEPNS_9ei_matrixEi+0x1bc>
 8003746:	ee67 7a87 	vmul.f32	s15, s15, s14
            }
            f = numpy::log10(f);
 800374a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            f *= 10.0f; // scale by 10
 800374e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003752:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003756:	ee67 7a87 	vmul.f32	s15, s15, s14
 800375a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            f += noise;
 800375e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003762:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003766:	ee77 7a27 	vadd.f32	s15, s14, s15
 800376a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            f *= noise_scale;
 800376e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003772:	edd7 7a08 	vldr	s15, [r7, #32]
 8003776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800377a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            // clip again
            if (f < 0.0f) f = 0.0f;
 800377e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003782:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800378a:	d503      	bpl.n	8003794 <_ZN2ei8speechpy10processingL17mfe_normalizationEPNS_9ei_matrixEi+0x16c>
 800378c:	f04f 0300 	mov.w	r3, #0
 8003790:	62bb      	str	r3, [r7, #40]	; 0x28
 8003792:	e00b      	b.n	80037ac <_ZN2ei8speechpy10processingL17mfe_normalizationEPNS_9ei_matrixEi+0x184>
            else if (f > 1.0f) f = 1.0f;
 8003794:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003798:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800379c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037a4:	dd02      	ble.n	80037ac <_ZN2ei8speechpy10processingL17mfe_normalizationEPNS_9ei_matrixEi+0x184>
 80037a6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80037aa:	62bb      	str	r3, [r7, #40]	; 0x28
            features_matrix->buffer[ix] = f;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	4413      	add	r3, r2
 80037b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037b8:	601a      	str	r2, [r3, #0]
        for (size_t ix = 0; ix < features_matrix->rows * features_matrix->cols; ix++) {
 80037ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037bc:	3301      	adds	r3, #1
 80037be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037c0:	e751      	b.n	8003666 <_ZN2ei8speechpy10processingL17mfe_normalizationEPNS_9ei_matrixEi+0x3e>
        }

        return EIDSP_OK;
 80037c2:	2300      	movs	r3, #0
    }
 80037c4:	4618      	mov	r0, r3
 80037c6:	3730      	adds	r7, #48	; 0x30
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	f3af 8000 	nop.w
 80037d0:	0da24260 	.word	0x0da24260
 80037d4:	3f9da1a8 	.word	0x3f9da1a8
 80037d8:	4083caf5 	.word	0x4083caf5
 80037dc:	40c0b3fb 	.word	0x40c0b3fb
 80037e0:	404892e0 	.word	0x404892e0
 80037e4:	3e9a209b 	.word	0x3e9a209b
 80037e8:	feebc2a0 	.word	0xfeebc2a0
 80037ec:	39b4484b 	.word	0x39b4484b

080037f0 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb>:
     * @param output_transposed If set to true this will transpose the matrix (memory efficient).
     *                          This is more efficient than calling this function and then transposing
     *                          as the latter requires the filterbank to be allocated twice (for a short while).
     * @returns EIDSP_OK if OK
     */
    static int filterbanks(
 80037f0:	b5b0      	push	{r4, r5, r7, lr}
 80037f2:	ed2d 8b02 	vpush	{d8}
 80037f6:	b098      	sub	sp, #96	; 0x60
 80037f8:	af02      	add	r7, sp, #8
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	607a      	str	r2, [r7, #4]
 80037fe:	603b      	str	r3, [r7, #0]
 8003800:	460b      	mov	r3, r1
 8003802:	817b      	strh	r3, [r7, #10]
        uint16_t num_filter, int coefficients, uint32_t sampling_freq,
        uint32_t low_freq, uint32_t high_freq,
        bool output_transposed = false
        )
    {
        const size_t mels_mem_size = (num_filter + 2) * sizeof(float);
 8003804:	897b      	ldrh	r3, [r7, #10]
 8003806:	3302      	adds	r3, #2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	647b      	str	r3, [r7, #68]	; 0x44
        const size_t hertz_mem_size = (num_filter + 2) * sizeof(float);
 800380c:	897b      	ldrh	r3, [r7, #10]
 800380e:	3302      	adds	r3, #2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	643b      	str	r3, [r7, #64]	; 0x40
        const size_t freq_index_mem_size = (num_filter + 2) * sizeof(int);
 8003814:	897b      	ldrh	r3, [r7, #10]
 8003816:	3302      	adds	r3, #2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	63fb      	str	r3, [r7, #60]	; 0x3c

        float *mels = (float*)ei_dsp_malloc(mels_mem_size);
 800381c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800381e:	f024 f873 	bl	8027908 <_Z9ei_mallocj>
 8003822:	63b8      	str	r0, [r7, #56]	; 0x38
        if (!mels) {
 8003824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x3e>
            EIDSP_ERR(EIDSP_OUT_OF_MEM);
 800382a:	4ca3      	ldr	r4, [pc, #652]	; (8003ab8 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x2c8>)
 800382c:	e1bf      	b.n	8003bae <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x3be>
        }

        if (filterbanks->rows != num_filter || filterbanks->cols != static_cast<uint32_t>(coefficients)) {
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	685a      	ldr	r2, [r3, #4]
 8003832:	897b      	ldrh	r3, [r7, #10]
 8003834:	429a      	cmp	r2, r3
 8003836:	d104      	bne.n	8003842 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x52>
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	429a      	cmp	r2, r3
 8003840:	d001      	beq.n	8003846 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x56>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 8003842:	4c9e      	ldr	r4, [pc, #632]	; (8003abc <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x2cc>)
 8003844:	e1b3      	b.n	8003bae <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x3be>
        }

#if EIDSP_QUANTIZE_FILTERBANK
        memset(filterbanks->buffer, 0, filterbanks->rows * filterbanks->cols * sizeof(uint8_t));
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6818      	ldr	r0, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	6892      	ldr	r2, [r2, #8]
 8003852:	fb02 f303 	mul.w	r3, r2, r3
 8003856:	461a      	mov	r2, r3
 8003858:	2100      	movs	r1, #0
 800385a:	f02e fcb9 	bl	80321d0 <memset>

        // Computing the Mel filterbank
        // converting the upper and lower frequencies to Mels.
        // num_filter + 2 is because for num_filter filterbanks we need
        // num_filter+2 point.
        numpy::linspace(
 800385e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003860:	ee07 3a90 	vmov	s15, r3
 8003864:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003868:	eeb0 0a67 	vmov.f32	s0, s15
 800386c:	f7ff f898 	bl	80029a0 <_ZN2ei8speechpy9functions16frequency_to_melEf>
 8003870:	eeb0 8a40 	vmov.f32	s16, s0
 8003874:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003876:	ee07 3a90 	vmov	s15, r3
 800387a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800387e:	eeb0 0a67 	vmov.f32	s0, s15
 8003882:	f7ff f88d 	bl	80029a0 <_ZN2ei8speechpy9functions16frequency_to_melEf>
 8003886:	eef0 7a40 	vmov.f32	s15, s0
            functions::frequency_to_mel(static_cast<float>(low_freq)),
            functions::frequency_to_mel(static_cast<float>(high_freq)),
            num_filter + 2,
 800388a:	897b      	ldrh	r3, [r7, #10]
 800388c:	3302      	adds	r3, #2
        numpy::linspace(
 800388e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003890:	4618      	mov	r0, r3
 8003892:	eef0 0a67 	vmov.f32	s1, s15
 8003896:	eeb0 0a48 	vmov.f32	s0, s16
 800389a:	f7fe fca9 	bl	80021f0 <_ZN2ei5numpy8linspaceEffmPf>
            mels);

        // we should convert Mels back to Hertz because the start and end-points
        // should be at the desired frequencies.
        float *hertz = (float*)ei_dsp_malloc(hertz_mem_size);
 800389e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80038a0:	f024 f832 	bl	8027908 <_Z9ei_mallocj>
 80038a4:	6378      	str	r0, [r7, #52]	; 0x34
        if (!hertz) {
 80038a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d104      	bne.n	80038b6 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0xc6>
            ei_dsp_free(mels, mels_mem_size);
 80038ac:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80038ae:	f024 f845 	bl	802793c <_Z7ei_freePv>
            EIDSP_ERR(EIDSP_OUT_OF_MEM);
 80038b2:	4c81      	ldr	r4, [pc, #516]	; (8003ab8 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x2c8>)
 80038b4:	e17b      	b.n	8003bae <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x3be>
        }
        for (uint16_t ix = 0; ix < num_filter + 2; ix++) {
 80038b6:	2300      	movs	r3, #0
 80038b8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80038bc:	897b      	ldrh	r3, [r7, #10]
 80038be:	1c5a      	adds	r2, r3, #1
 80038c0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80038c4:	429a      	cmp	r2, r3
 80038c6:	db74      	blt.n	80039b2 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x1c2>
            hertz[ix] = functions::mel_to_frequency(mels[ix]);
 80038c8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80038d0:	4413      	add	r3, r2
 80038d2:	edd3 7a00 	vldr	s15, [r3]
 80038d6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80038de:	18d5      	adds	r5, r2, r3
 80038e0:	eeb0 0a67 	vmov.f32	s0, s15
 80038e4:	f7ff f8f8 	bl	8002ad8 <_ZN2ei8speechpy9functions16mel_to_frequencyEf>
 80038e8:	eef0 7a40 	vmov.f32	s15, s0
 80038ec:	edc5 7a00 	vstr	s15, [r5]
            if (hertz[ix] < low_freq) {
 80038f0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80038f8:	4413      	add	r3, r2
 80038fa:	ed93 7a00 	vldr	s14, [r3]
 80038fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003900:	ee07 3a90 	vmov	s15, r3
 8003904:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003908:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800390c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003910:	d50b      	bpl.n	800392a <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x13a>
                hertz[ix] = low_freq;
 8003912:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800391a:	4413      	add	r3, r2
 800391c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800391e:	ee07 2a90 	vmov	s15, r2
 8003922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003926:	edc3 7a00 	vstr	s15, [r3]
            }
            if (hertz[ix] > high_freq) {
 800392a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003932:	4413      	add	r3, r2
 8003934:	ed93 7a00 	vldr	s14, [r3]
 8003938:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800393a:	ee07 3a90 	vmov	s15, r3
 800393e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003942:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800394a:	dd0b      	ble.n	8003964 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x174>
                hertz[ix] = high_freq;
 800394c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003954:	4413      	add	r3, r2
 8003956:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003958:	ee07 2a90 	vmov	s15, r2
 800395c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003960:	edc3 7a00 	vstr	s15, [r3]

            // here is a really annoying bug in Speechpy which calculates the frequency index wrong for the last bucket
            // the last 'hertz' value is not 8,000 (with sampling rate 16,000) but 7,999.999999
            // thus calculating the bucket to 64, not 65.
            // we're adjusting this here a tiny bit to ensure we have the same result
            if (ix == num_filter + 2 - 1) {
 8003964:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 8003968:	897b      	ldrh	r3, [r7, #10]
 800396a:	3301      	adds	r3, #1
 800396c:	429a      	cmp	r2, r3
 800396e:	d11a      	bne.n	80039a6 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x1b6>
                hertz[ix] -= 0.001;
 8003970:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003978:	4413      	add	r3, r2
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4618      	mov	r0, r3
 800397e:	f7fc fded 	bl	800055c <__aeabi_f2d>
 8003982:	a34b      	add	r3, pc, #300	; (adr r3, 8003ab0 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x2c0>)
 8003984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003988:	f7fc fc88 	bl	800029c <__aeabi_dsub>
 800398c:	4602      	mov	r2, r0
 800398e:	460b      	mov	r3, r1
 8003990:	4610      	mov	r0, r2
 8003992:	4619      	mov	r1, r3
 8003994:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800399c:	18d5      	adds	r5, r2, r3
 800399e:	f7fd f92d 	bl	8000bfc <__aeabi_d2f>
 80039a2:	4603      	mov	r3, r0
 80039a4:	602b      	str	r3, [r5, #0]
        for (uint16_t ix = 0; ix < num_filter + 2; ix++) {
 80039a6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80039aa:	3301      	adds	r3, #1
 80039ac:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80039b0:	e784      	b.n	80038bc <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0xcc>
            }
        }
        ei_dsp_free(mels, mels_mem_size);
 80039b2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80039b4:	f023 ffc2 	bl	802793c <_Z7ei_freePv>

        // The frequency resolution required to put filters at the
        // exact points calculated above should be extracted.
        //  So we should round those frequencies to the closest FFT bin.
        int *freq_index = (int*)ei_dsp_malloc(freq_index_mem_size);
 80039b8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80039ba:	f023 ffa5 	bl	8027908 <_Z9ei_mallocj>
 80039be:	6338      	str	r0, [r7, #48]	; 0x30
        if (!freq_index) {
 80039c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d104      	bne.n	80039d0 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x1e0>
            ei_dsp_free(hertz, hertz_mem_size);
 80039c6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80039c8:	f023 ffb8 	bl	802793c <_Z7ei_freePv>
            EIDSP_ERR(EIDSP_OUT_OF_MEM);
 80039cc:	4c3a      	ldr	r4, [pc, #232]	; (8003ab8 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x2c8>)
 80039ce:	e0ee      	b.n	8003bae <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x3be>
        }
        for (uint16_t ix = 0; ix < num_filter + 2; ix++) {
 80039d0:	2300      	movs	r3, #0
 80039d2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 80039d6:	897b      	ldrh	r3, [r7, #10]
 80039d8:	1c5a      	adds	r2, r3, #1
 80039da:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80039de:	429a      	cmp	r2, r3
 80039e0:	db2b      	blt.n	8003a3a <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x24a>
            freq_index[ix] = static_cast<int>(floor((coefficients + 1) * hertz[ix] / sampling_freq));
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	3301      	adds	r3, #1
 80039e6:	ee07 3a90 	vmov	s15, r3
 80039ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80039ee:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039f6:	4413      	add	r3, r2
 80039f8:	edd3 7a00 	vldr	s15, [r3]
 80039fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	ee07 3a90 	vmov	s15, r3
 8003a06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a0a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003a0e:	eeb0 0a66 	vmov.f32	s0, s13
 8003a12:	f7fd fef2 	bl	80017fa <_ZSt5floorf>
 8003a16:	eef0 7a40 	vmov.f32	s15, s0
 8003a1a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a22:	4413      	add	r3, r2
 8003a24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a28:	ee17 2a90 	vmov	r2, s15
 8003a2c:	601a      	str	r2, [r3, #0]
        for (uint16_t ix = 0; ix < num_filter + 2; ix++) {
 8003a2e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8003a32:	3301      	adds	r3, #1
 8003a34:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8003a38:	e7cd      	b.n	80039d6 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x1e6>
        }
        ei_dsp_free(hertz, hertz_mem_size);
 8003a3a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003a3c:	f023 ff7e 	bl	802793c <_Z7ei_freePv>

        for (size_t i = 0; i < num_filter; i++) {
 8003a40:	2300      	movs	r3, #0
 8003a42:	653b      	str	r3, [r7, #80]	; 0x50
 8003a44:	897b      	ldrh	r3, [r7, #10]
 8003a46:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	f080 809e 	bcs.w	8003b8a <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x39a>
            int left = freq_index[i];
 8003a4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a54:	4413      	add	r3, r2
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	62fb      	str	r3, [r7, #44]	; 0x2c
            int middle = freq_index[i + 1];
 8003a5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a62:	4413      	add	r3, r2
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	62bb      	str	r3, [r7, #40]	; 0x28
            int right = freq_index[i + 2];
 8003a68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a6a:	3302      	adds	r3, #2
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a70:	4413      	add	r3, r2
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	627b      	str	r3, [r7, #36]	; 0x24

            EI_DSP_MATRIX(z, 1, (right - left + 1));
 8003a76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	461a      	mov	r2, r3
 8003a80:	f107 0010 	add.w	r0, r7, #16
 8003a84:	2300      	movs	r3, #0
 8003a86:	2101      	movs	r1, #1
 8003a88:	f7fd fdd0 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d102      	bne.n	8003a98 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x2a8>
 8003a92:	4c09      	ldr	r4, [pc, #36]	; (8003ab8 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x2c8>)
 8003a94:	2500      	movs	r5, #0
 8003a96:	e06d      	b.n	8003b74 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x384>
            if (!z.buffer) {
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d110      	bne.n	8003ac0 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x2d0>
                ei_dsp_free(freq_index, freq_index_mem_size);
 8003a9e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003aa0:	f023 ff4c 	bl	802793c <_Z7ei_freePv>
                EIDSP_ERR(EIDSP_OUT_OF_MEM);
 8003aa4:	4c04      	ldr	r4, [pc, #16]	; (8003ab8 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x2c8>)
 8003aa6:	2500      	movs	r5, #0
 8003aa8:	e064      	b.n	8003b74 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x384>
 8003aaa:	bf00      	nop
 8003aac:	f3af 8000 	nop.w
 8003ab0:	d2f1a9fc 	.word	0xd2f1a9fc
 8003ab4:	3f50624d 	.word	0x3f50624d
 8003ab8:	fffffc16 	.word	0xfffffc16
 8003abc:	fffffc14 	.word	0xfffffc14
            }
            numpy::linspace(left, right, (right - left + 1), z.buffer);
 8003ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ac2:	ee07 3a90 	vmov	s15, r3
 8003ac6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003acc:	ee07 3a10 	vmov	s14, r3
 8003ad0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003ad4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	3301      	adds	r3, #1
 8003adc:	461a      	mov	r2, r3
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	4610      	mov	r0, r2
 8003ae4:	eef0 0a47 	vmov.f32	s1, s14
 8003ae8:	eeb0 0a67 	vmov.f32	s0, s15
 8003aec:	f7fe fb80 	bl	80021f0 <_ZN2ei5numpy8linspaceEffmPf>
            functions::triangle(z.buffer, (right - left + 1), left, middle, right);
 8003af0:	6938      	ldr	r0, [r7, #16]
 8003af2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	3301      	adds	r3, #1
 8003afa:	4619      	mov	r1, r3
 8003afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afe:	9300      	str	r3, [sp, #0]
 8003b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b04:	f7ff f80a 	bl	8002b1c <_ZN2ei8speechpy9functions8triangleEPfjiii>

            // so... z now contains some values that we need to overwrite in the filterbank
            for (int zx = 0; zx < (right - left + 1); zx++) {
 8003b08:	2300      	movs	r3, #0
 8003b0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003b14:	429a      	cmp	r2, r3
 8003b16:	dc2c      	bgt.n	8003b72 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x382>
                size_t index = (i * filterbanks->cols) + (left + zx);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003b1e:	fb02 f303 	mul.w	r3, r2, r3
 8003b22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003b24:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003b26:	440a      	add	r2, r1
 8003b28:	4413      	add	r3, r2
 8003b2a:	64bb      	str	r3, [r7, #72]	; 0x48

                if (output_transposed) {
 8003b2c:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d00a      	beq.n	8003b4a <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x35a>
                    index = ((left + zx) * filterbanks->rows) + i;
 8003b34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b38:	4413      	add	r3, r2
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	fb02 f303 	mul.w	r3, r2, r3
 8003b44:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003b46:	4413      	add	r3, r2
 8003b48:	64bb      	str	r3, [r7, #72]	; 0x48
                }

#if EIDSP_QUANTIZE_FILTERBANK
                filterbanks->buffer[index] = numpy::quantize_zero_one(z.buffer[zx]);
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4413      	add	r3, r2
 8003b52:	edd3 7a00 	vldr	s15, [r3]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b5c:	18d5      	adds	r5, r2, r3
 8003b5e:	eeb0 0a67 	vmov.f32	s0, s15
 8003b62:	f7fd ff67 	bl	8001a34 <_ZN2ei5numpy17quantize_zero_oneEf>
 8003b66:	4603      	mov	r3, r0
 8003b68:	702b      	strb	r3, [r5, #0]
            for (int zx = 0; zx < (right - left + 1); zx++) {
 8003b6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b70:	e7cc      	b.n	8003b0c <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x31c>
 8003b72:	2501      	movs	r5, #1
 8003b74:	f107 0310 	add.w	r3, r7, #16
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f7fd fd82 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
 8003b7e:	2d01      	cmp	r5, #1
 8003b80:	d115      	bne.n	8003bae <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x3be>
        for (size_t i = 0; i < num_filter; i++) {
 8003b82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003b84:	3301      	adds	r3, #1
 8003b86:	653b      	str	r3, [r7, #80]	; 0x50
 8003b88:	e75c      	b.n	8003a44 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x254>
                filterbanks->buffer[index] = z.buffer[zx];
#endif
            }
        }

        if (output_transposed) {
 8003b8a:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d009      	beq.n	8003ba6 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb+0x3b6>
            uint16_t r = filterbanks->rows;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	847b      	strh	r3, [r7, #34]	; 0x22
            filterbanks->rows = filterbanks->cols;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	689a      	ldr	r2, [r3, #8]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	605a      	str	r2, [r3, #4]
            filterbanks->cols = r;
 8003ba0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	609a      	str	r2, [r3, #8]
        }

        ei_dsp_free(freq_index, freq_index_mem_size);
 8003ba6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ba8:	f023 fec8 	bl	802793c <_Z7ei_freePv>

        return EIDSP_OK;
 8003bac:	2400      	movs	r4, #0
    }
 8003bae:	4623      	mov	r3, r4
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3758      	adds	r7, #88	; 0x58
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	ecbd 8b02 	vpop	{d8}
 8003bba:	bdb0      	pop	{r4, r5, r7, pc}

08003bbc <_ZNSt12_Vector_baseImSaImEE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f002 f8fe 	bl	8005dc6 <_ZNSaImED1Ev>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3708      	adds	r7, #8
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <_ZNSt12_Vector_baseImSaImEEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b082      	sub	sp, #8
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	4618      	mov	r0, r3
 8003be0:	f002 f8e1 	bl	8005da6 <_ZNSt12_Vector_baseImSaImEE12_Vector_implC1Ev>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	4618      	mov	r0, r3
 8003be8:	3708      	adds	r7, #8
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <_ZNSt6vectorImSaImEEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b082      	sub	sp, #8
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7ff ffeb 	bl	8003bd4 <_ZNSt12_Vector_baseImSaImEEC1Ev>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4618      	mov	r0, r3
 8003c02:	3708      	adds	r7, #8
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <_ZN2ei8speechpy20ei_stack_frames_infoD1Ev>:
typedef struct ei_stack_frames_info {
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	3304      	adds	r3, #4
 8003c14:	4618      	mov	r0, r3
 8003c16:	f002 f8fb 	bl	8005e10 <_ZNSt6vectorImSaImEED1Ev>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3708      	adds	r7, #8
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt>:
     *     In Hz, default is 0.
     * @param high_frequency (int): highest band edge of mel filters.
     *     In Hz, default is samplerate/2
     * @EIDSP_OK if OK
     */
    static int mfe(matrix_t *out_features, matrix_t *out_energies,
 8003c24:	b5b0      	push	{r4, r5, r7, lr}
 8003c26:	b0a4      	sub	sp, #144	; 0x90
 8003c28:	af04      	add	r7, sp, #16
 8003c2a:	6178      	str	r0, [r7, #20]
 8003c2c:	6139      	str	r1, [r7, #16]
 8003c2e:	60fa      	str	r2, [r7, #12]
 8003c30:	60bb      	str	r3, [r7, #8]
 8003c32:	ed87 0a01 	vstr	s0, [r7, #4]
 8003c36:	edc7 0a00 	vstr	s1, [r7]
        float frame_length, float frame_stride, uint16_t num_filters,
        uint16_t fft_length, uint32_t low_frequency, uint32_t high_frequency,
        uint16_t version
        )
    {
        int ret = 0;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	66fb      	str	r3, [r7, #108]	; 0x6c

        if (high_frequency == 0) {
 8003c3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d103      	bne.n	8003c4e <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x2a>
            high_frequency = sampling_frequency / 2;
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	085b      	lsrs	r3, r3, #1
 8003c4a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        }

        if (low_frequency == 0) {
 8003c4e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d103      	bne.n	8003c5e <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x3a>
            low_frequency = 300;
 8003c56:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003c5a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        }

        stack_frames_info_t stack_frame_info = { 0 };
 8003c5e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003c62:	2200      	movs	r2, #0
 8003c64:	601a      	str	r2, [r3, #0]
 8003c66:	605a      	str	r2, [r3, #4]
 8003c68:	609a      	str	r2, [r3, #8]
 8003c6a:	60da      	str	r2, [r3, #12]
 8003c6c:	611a      	str	r2, [r3, #16]
 8003c6e:	2300      	movs	r3, #0
 8003c70:	653b      	str	r3, [r7, #80]	; 0x50
 8003c72:	2300      	movs	r3, #0
 8003c74:	657b      	str	r3, [r7, #84]	; 0x54
 8003c76:	2300      	movs	r3, #0
 8003c78:	65bb      	str	r3, [r7, #88]	; 0x58
 8003c7a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003c7e:	3304      	adds	r3, #4
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7ff ffb4 	bl	8003bee <_ZNSt6vectorImSaImEEC1Ev>
        stack_frame_info.signal = signal;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	64fb      	str	r3, [r7, #76]	; 0x4c

        ret = processing::stack_frames(
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	ee07 3a90 	vmov	s15, r3
 8003c90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c94:	f8b7 20a0 	ldrh.w	r2, [r7, #160]	; 0xa0
 8003c98:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003c9c:	2100      	movs	r1, #0
 8003c9e:	ed97 1a00 	vldr	s2, [r7]
 8003ca2:	edd7 0a01 	vldr	s1, [r7, #4]
 8003ca6:	eeb0 0a67 	vmov.f32	s0, s15
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7ff f98c 	bl	8002fc8 <_ZN2ei8speechpy10processingL12stack_framesEPNS0_20ei_stack_frames_infoEfffbt>
 8003cb0:	66f8      	str	r0, [r7, #108]	; 0x6c
            frame_length,
            frame_stride,
            false,
            version
        );
        if (ret != 0) {
 8003cb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d001      	beq.n	8003cbc <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x98>
            EIDSP_ERR(ret);
 8003cb8:	6efc      	ldr	r4, [r7, #108]	; 0x6c
 8003cba:	e134      	b.n	8003f26 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x302>
        }

        if (stack_frame_info.frame_ixs.size() != out_features->rows) {
 8003cbc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003cc0:	3304      	adds	r3, #4
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f002 f8bf 	bl	8005e46 <_ZNKSt6vectorImSaImEE4sizeEv>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	bf14      	ite	ne
 8003cd2:	2301      	movne	r3, #1
 8003cd4:	2300      	moveq	r3, #0
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d001      	beq.n	8003ce0 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0xbc>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 8003cdc:	4c97      	ldr	r4, [pc, #604]	; (8003f3c <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x318>)
 8003cde:	e122      	b.n	8003f26 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x302>
        }

        if (num_filters != out_features->cols) {
 8003ce0:	f8b7 2090 	ldrh.w	r2, [r7, #144]	; 0x90
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d001      	beq.n	8003cf0 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0xcc>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 8003cec:	4c93      	ldr	r4, [pc, #588]	; (8003f3c <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x318>)
 8003cee:	e11a      	b.n	8003f26 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x302>
        }

        if (stack_frame_info.frame_ixs.size() != out_energies->rows || out_energies->cols != 1) {
 8003cf0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003cf4:	3304      	adds	r3, #4
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f002 f8a5 	bl	8005e46 <_ZNKSt6vectorImSaImEE4sizeEv>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d103      	bne.n	8003d0e <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0xea>
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d001      	beq.n	8003d12 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0xee>
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e000      	b.n	8003d14 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0xf0>
 8003d12:	2300      	movs	r3, #0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d001      	beq.n	8003d1c <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0xf8>
            EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 8003d18:	4c88      	ldr	r4, [pc, #544]	; (8003f3c <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x318>)
 8003d1a:	e104      	b.n	8003f26 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x302>
        }

        for (uint32_t i = 0; i < out_features->rows * out_features->cols; i++) {
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	697a      	ldr	r2, [r7, #20]
 8003d26:	6892      	ldr	r2, [r2, #8]
 8003d28:	fb02 f303 	mul.w	r3, r2, r3
 8003d2c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d20b      	bcs.n	8003d4a <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x126>
            *(out_features->buffer + i) = 0;
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	4413      	add	r3, r2
 8003d3c:	f04f 0200 	mov.w	r2, #0
 8003d40:	601a      	str	r2, [r3, #0]
        for (uint32_t i = 0; i < out_features->rows * out_features->cols; i++) {
 8003d42:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003d44:	3301      	adds	r3, #1
 8003d46:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003d48:	e7ea      	b.n	8003d20 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0xfc>
        }

        uint16_t coefficients = fft_length / 2 + 1;
 8003d4a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8003d4e:	085b      	lsrs	r3, r3, #1
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	3301      	adds	r3, #1
 8003d54:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a

        // calculate the filterbanks first... preferably I would want to do the matrix multiplications
        // whenever they happen, but OK...
#if EIDSP_QUANTIZE_FILTERBANK
        EI_DSP_QUANTIZED_MATRIX(filterbanks, num_filters, coefficients, &numpy::dequantize_zero_one);
 8003d58:	f8b7 1090 	ldrh.w	r1, [r7, #144]	; 0x90
 8003d5c:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
 8003d60:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8003d64:	2300      	movs	r3, #0
 8003d66:	9300      	str	r3, [sp, #0]
 8003d68:	4b75      	ldr	r3, [pc, #468]	; (8003f40 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x31c>)
 8003d6a:	f7fd fce0 	bl	800172e <_ZN2ei19ei_quantized_matrixC1EmmPFfhEPh>
 8003d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d101      	bne.n	8003d78 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x154>
 8003d74:	4c73      	ldr	r4, [pc, #460]	; (8003f44 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x320>)
 8003d76:	e0d1      	b.n	8003f1c <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x2f8>
#else
        EI_DSP_MATRIX(filterbanks, num_filters, coefficients);
#endif
        if (!filterbanks.buffer) {
 8003d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d101      	bne.n	8003d82 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x15e>
            EIDSP_ERR(EIDSP_OUT_OF_MEM);
 8003d7e:	4c71      	ldr	r4, [pc, #452]	; (8003f44 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x320>)
 8003d80:	e0cc      	b.n	8003f1c <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x2f8>
        }

        ret = feature::filterbanks(
 8003d82:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
 8003d86:	f8b7 1090 	ldrh.w	r1, [r7, #144]	; 0x90
 8003d8a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8003d8e:	2301      	movs	r3, #1
 8003d90:	9302      	str	r3, [sp, #8]
 8003d92:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003d96:	9301      	str	r3, [sp, #4]
 8003d98:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003d9c:	9300      	str	r3, [sp, #0]
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	f7ff fd26 	bl	80037f0 <_ZN2ei8speechpy7feature11filterbanksEPNS_19ei_quantized_matrixEtimmmb>
 8003da4:	66f8      	str	r0, [r7, #108]	; 0x6c
            &filterbanks, num_filters, coefficients, sampling_frequency, low_frequency, high_frequency, true);
        if (ret != 0) {
 8003da6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d001      	beq.n	8003db0 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x18c>
            EIDSP_ERR(ret);
 8003dac:	6efc      	ldr	r4, [r7, #108]	; 0x6c
 8003dae:	e0b5      	b.n	8003f1c <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x2f8>
        }
        for (size_t ix = 0; ix < stack_frame_info.frame_ixs.size(); ix++) {
 8003db0:	2300      	movs	r3, #0
 8003db2:	67bb      	str	r3, [r7, #120]	; 0x78
 8003db4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003db8:	3304      	adds	r3, #4
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f002 f843 	bl	8005e46 <_ZNKSt6vectorImSaImEE4sizeEv>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	bf34      	ite	cc
 8003dc8:	2301      	movcc	r3, #1
 8003dca:	2300      	movcs	r3, #0
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	f000 80a0 	beq.w	8003f14 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x2f0>
            size_t power_spectrum_frame_size = (fft_length / 2 + 1);
 8003dd4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8003dd8:	085b      	lsrs	r3, r3, #1
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	3301      	adds	r3, #1
 8003dde:	667b      	str	r3, [r7, #100]	; 0x64

            EI_DSP_MATRIX(power_spectrum_frame, 1, power_spectrum_frame_size);
 8003de0:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8003de4:	2300      	movs	r3, #0
 8003de6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003de8:	2101      	movs	r1, #1
 8003dea:	f7fd fc1f 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
 8003dee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d102      	bne.n	8003dfa <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x1d6>
 8003df4:	4c53      	ldr	r4, [pc, #332]	; (8003f44 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x320>)
 8003df6:	2500      	movs	r5, #0
 8003df8:	e081      	b.n	8003efe <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x2da>
            if (!power_spectrum_frame.buffer) {
 8003dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d102      	bne.n	8003e06 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x1e2>
                EIDSP_ERR(EIDSP_OUT_OF_MEM);
 8003e00:	4c50      	ldr	r4, [pc, #320]	; (8003f44 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x320>)
 8003e02:	2500      	movs	r5, #0
 8003e04:	e07b      	b.n	8003efe <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x2da>
            }

            // get signal data from the audio file
            EI_DSP_MATRIX(signal_frame, 1, stack_frame_info.frame_length);
 8003e06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e08:	461a      	mov	r2, r3
 8003e0a:	f107 0018 	add.w	r0, r7, #24
 8003e0e:	2300      	movs	r3, #0
 8003e10:	2101      	movs	r1, #1
 8003e12:	f7fd fc0b 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d102      	bne.n	8003e22 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x1fe>
 8003e1c:	4c49      	ldr	r4, [pc, #292]	; (8003f44 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x320>)
 8003e1e:	2500      	movs	r5, #0
 8003e20:	e063      	b.n	8003eea <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x2c6>

            // don't read outside of the audio buffer... we'll automatically zero pad then
            size_t signal_offset = stack_frame_info.frame_ixs.at(ix);
 8003e22:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003e26:	3304      	adds	r3, #4
 8003e28:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f002 f81b 	bl	8005e66 <_ZNSt6vectorImSaImEE2atEj>
 8003e30:	4603      	mov	r3, r0
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	663b      	str	r3, [r7, #96]	; 0x60
            size_t signal_length = stack_frame_info.frame_length;
 8003e36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e38:	677b      	str	r3, [r7, #116]	; 0x74
            if (signal_offset + signal_length > stack_frame_info.signal->total_length) {
 8003e3a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003e3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e3e:	441a      	add	r2, r3
 8003e40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d908      	bls.n	8003e5a <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x236>
                signal_length = signal_length -
                    (stack_frame_info.signal->total_length - (signal_offset + signal_length));
 8003e48:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003e4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e4c:	441a      	add	r2, r3
 8003e4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e50:	691b      	ldr	r3, [r3, #16]
                signal_length = signal_length -
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003e56:	4413      	add	r3, r2
 8003e58:	677b      	str	r3, [r7, #116]	; 0x74
            }

            ret = stack_frame_info.signal->get_data(
 8003e5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003e62:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8003e64:	f001 ff42 	bl	8005cec <_ZNKSt8functionIFijjPfEEclEjjS0_>
 8003e68:	66f8      	str	r0, [r7, #108]	; 0x6c
                signal_offset,
                signal_length,
                signal_frame.buffer
            );
            if (ret != 0) {
 8003e6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d002      	beq.n	8003e76 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x252>
                EIDSP_ERR(ret);
 8003e70:	6efc      	ldr	r4, [r7, #108]	; 0x6c
 8003e72:	2500      	movs	r5, #0
 8003e74:	e039      	b.n	8003eea <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x2c6>
            }

            ret = numpy::power_spectrum(
 8003e76:	69b8      	ldr	r0, [r7, #24]
                signal_frame.buffer,
                stack_frame_info.frame_length,
 8003e78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
            ret = numpy::power_spectrum(
 8003e7a:	4619      	mov	r1, r3
 8003e7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e7e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8003e82:	9300      	str	r3, [sp, #0]
 8003e84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e86:	f7fe fce5 	bl	8002854 <_ZN2ei5numpy14power_spectrumEPfjS1_jt>
 8003e8a:	66f8      	str	r0, [r7, #108]	; 0x6c
                power_spectrum_frame.buffer,
                power_spectrum_frame_size,
                fft_length
            );

            if (ret != 0) {
 8003e8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d002      	beq.n	8003e98 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x274>
                EIDSP_ERR(ret);
 8003e92:	6efc      	ldr	r4, [r7, #108]	; 0x6c
 8003e94:	2500      	movs	r5, #0
 8003e96:	e028      	b.n	8003eea <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x2c6>
            }

            float energy = numpy::sum(power_spectrum_frame.buffer, power_spectrum_frame_size);
 8003e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e9a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7fd fd3f 	bl	8001920 <_ZN2ei5numpy3sumEPfj>
 8003ea2:	ed87 0a1c 	vstr	s0, [r7, #112]	; 0x70
            if (energy == 0) {
 8003ea6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8003eaa:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eb2:	d101      	bne.n	8003eb8 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x294>
                energy = 1e-10;
 8003eb4:	4b24      	ldr	r3, [pc, #144]	; (8003f48 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x324>)
 8003eb6:	673b      	str	r3, [r7, #112]	; 0x70
            }

            out_energies->buffer[ix] = energy;
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	4413      	add	r3, r2
 8003ec2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8003ec4:	601a      	str	r2, [r3, #0]

            // calculate the out_features directly here
            ret = numpy::dot_by_row(
 8003ec6:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8003ec8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003eca:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	9300      	str	r3, [sp, #0]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003ed6:	f7fd fd4b 	bl	8001970 <_ZN2ei5numpy10dot_by_rowEiPfjPNS_19ei_quantized_matrixEPNS_9ei_matrixE>
 8003eda:	66f8      	str	r0, [r7, #108]	; 0x6c
                power_spectrum_frame_size,
                &filterbanks,
                out_features
            );

            if (ret != 0) {
 8003edc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d002      	beq.n	8003ee8 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x2c4>
                EIDSP_ERR(ret);
 8003ee2:	6efc      	ldr	r4, [r7, #108]	; 0x6c
 8003ee4:	2500      	movs	r5, #0
 8003ee6:	e000      	b.n	8003eea <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x2c6>
 8003ee8:	2501      	movs	r5, #1
 8003eea:	f107 0318 	add.w	r3, r7, #24
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f7fd fbc7 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
 8003ef4:	2d01      	cmp	r5, #1
 8003ef6:	d001      	beq.n	8003efc <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x2d8>
 8003ef8:	2500      	movs	r5, #0
 8003efa:	e000      	b.n	8003efe <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x2da>
 8003efc:	2501      	movs	r5, #1
 8003efe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003f02:	4618      	mov	r0, r3
 8003f04:	f7fd fbbd 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
 8003f08:	2d01      	cmp	r5, #1
 8003f0a:	d107      	bne.n	8003f1c <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x2f8>
        for (size_t ix = 0; ix < stack_frame_info.frame_ixs.size(); ix++) {
 8003f0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f0e:	3301      	adds	r3, #1
 8003f10:	67bb      	str	r3, [r7, #120]	; 0x78
 8003f12:	e74f      	b.n	8003db4 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt+0x190>
            }
        }

        numpy::zero_handling(out_features);
 8003f14:	6978      	ldr	r0, [r7, #20]
 8003f16:	f7fe fd2f 	bl	8002978 <_ZN2ei5numpy13zero_handlingEPNS_9ei_matrixE>

        return EIDSP_OK;
 8003f1a:	2400      	movs	r4, #0
        EI_DSP_QUANTIZED_MATRIX(filterbanks, num_filters, coefficients, &numpy::dequantize_zero_one);
 8003f1c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003f20:	4618      	mov	r0, r3
 8003f22:	f7fd fc31 	bl	8001788 <_ZN2ei19ei_quantized_matrixD1Ev>
        stack_frames_info_t stack_frame_info = { 0 };
 8003f26:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7ff fe6c 	bl	8003c08 <_ZN2ei8speechpy20ei_stack_frames_infoD1Ev>
    }
 8003f30:	4623      	mov	r3, r4
 8003f32:	4618      	mov	r0, r3
 8003f34:	3780      	adds	r7, #128	; 0x80
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bdb0      	pop	{r4, r5, r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	fffffc14 	.word	0xfffffc14
 8003f40:	08001b89 	.word	0x08001b89
 8003f44:	fffffc16 	.word	0xfffffc16
 8003f48:	2edbe6ff 	.word	0x2edbe6ff

08003f4c <_ZN2ei8speechpy7feature25calculate_mfe_buffer_sizeEjmfftt>:
     * @param sampling_frequency (int): The sampling frequency of the signal.
     * @param frame_length (float): The length of the frame in second.
     * @param frame_stride (float): The stride between frames.
     * @param num_filters
     */
    static matrix_size_t calculate_mfe_buffer_size(
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b088      	sub	sp, #32
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6178      	str	r0, [r7, #20]
 8003f54:	6139      	str	r1, [r7, #16]
 8003f56:	60fa      	str	r2, [r7, #12]
 8003f58:	ed87 0a02 	vstr	s0, [r7, #8]
 8003f5c:	edc7 0a01 	vstr	s1, [r7, #4]
 8003f60:	807b      	strh	r3, [r7, #2]
        size_t signal_length,
        uint32_t sampling_frequency,
        float frame_length, float frame_stride, uint16_t num_filters,
        uint16_t version)
    {
        int32_t rows = processing::calculate_no_of_stack_frames(
 8003f62:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003f64:	2200      	movs	r2, #0
 8003f66:	edd7 0a01 	vldr	s1, [r7, #4]
 8003f6a:	ed97 0a02 	vldr	s0, [r7, #8]
 8003f6e:	68f9      	ldr	r1, [r7, #12]
 8003f70:	6938      	ldr	r0, [r7, #16]
 8003f72:	f7ff f93d 	bl	80031f0 <_ZN2ei8speechpy10processingL28calculate_no_of_stack_framesEjmffbt>
 8003f76:	61f8      	str	r0, [r7, #28]
            sampling_frequency,
            frame_length,
            frame_stride,
            false,
            version);
        int32_t cols = num_filters;
 8003f78:	887b      	ldrh	r3, [r7, #2]
 8003f7a:	61bb      	str	r3, [r7, #24]

        matrix_size_t size_matrix;
        size_matrix.rows = (uint32_t)rows;
 8003f7c:	69fa      	ldr	r2, [r7, #28]
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	601a      	str	r2, [r3, #0]
        size_matrix.cols = (uint32_t)cols;
 8003f82:	69ba      	ldr	r2, [r7, #24]
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	605a      	str	r2, [r3, #4]
        return size_matrix;
 8003f88:	bf00      	nop
    }
 8003f8a:	6978      	ldr	r0, [r7, #20]
 8003f8c:	3720      	adds	r7, #32
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <_ZNSt8functionIFijjPfEED1Ev>:
   *  @ingroup functors
   *
   *  Polymorphic function wrapper.
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b082      	sub	sp, #8
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f7fd fb21 	bl	80015e4 <_ZNSt14_Function_baseD1Ev>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3708      	adds	r7, #8
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <_ZN2ei11ei_signal_tC1Ev>:
typedef struct ei_signal_t {
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f001 ff67 	bl	8005e8a <_ZNSt8functionIFijjPfEEC1Ev>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3708      	adds	r7, #8
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}

08003fc6 <_ZN2ei11ei_signal_tD1Ev>:
 8003fc6:	b580      	push	{r7, lr}
 8003fc8:	b082      	sub	sp, #8
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7ff ffde 	bl	8003f92 <_ZNSt8functionIFijjPfEED1Ev>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3708      	adds	r7, #8
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <_ZN12_GLOBAL__N_1L35preemphasized_audio_signal_get_dataEjjPf>:

    return EIDSP_OK;
}

static class speechpy::processing::preemphasis *preemphasis;
static int preemphasized_audio_signal_get_data(size_t offset, size_t length, float *out_ptr) {
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	607a      	str	r2, [r7, #4]
    return preemphasis->get_data(offset, length, out_ptr);
 8003fec:	4b05      	ldr	r3, [pc, #20]	; (8004004 <_ZN12_GLOBAL__N_1L35preemphasized_audio_signal_get_dataEjjPf+0x24>)
 8003fee:	6818      	ldr	r0, [r3, #0]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	68ba      	ldr	r2, [r7, #8]
 8003ff4:	68f9      	ldr	r1, [r7, #12]
 8003ff6:	f7fe fe89 	bl	8002d0c <_ZN2ei8speechpy10processing11preemphasis8get_dataEjjPf>
 8003ffa:	4603      	mov	r3, r0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3710      	adds	r7, #16
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	200005b0 	.word	0x200005b0

08004008 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf>:
    return EIDSP_OK;
#endif
}


__attribute__((unused)) int extract_mfe_features(signal_t *signal, matrix_t *output_matrix, void *config_ptr, const float sampling_frequency) {
 8004008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800400a:	b0a5      	sub	sp, #148	; 0x94
 800400c:	af06      	add	r7, sp, #24
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
 8004014:	ed87 0a00 	vstr	s0, [r7]
    ei_dsp_config_mfe_t config = *((ei_dsp_config_mfe_t*)config_ptr);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f107 0440 	add.w	r4, r7, #64	; 0x40
 800401e:	461d      	mov	r5, r3
 8004020:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004022:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004024:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004026:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004028:	e895 0003 	ldmia.w	r5, {r0, r1}
 800402c:	e884 0003 	stmia.w	r4, {r0, r1}

    if (config.axes != 1) {
 8004030:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004032:	2b01      	cmp	r3, #1
 8004034:	d001      	beq.n	800403a <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x32>
        EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 8004036:	4c91      	ldr	r4, [pc, #580]	; (800427c <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x274>)
 8004038:	e11b      	b.n	8004272 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x26a>
    }

    if (signal->total_length == 0) {
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d101      	bne.n	8004046 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x3e>
        EIDSP_ERR(EIDSP_PARAMETER_INVALID);
 8004042:	4c8f      	ldr	r4, [pc, #572]	; (8004280 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x278>)
 8004044:	e115      	b.n	8004272 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x26a>
    }

    const uint32_t frequency = static_cast<uint32_t>(sampling_frequency);
 8004046:	edd7 7a00 	vldr	s15, [r7]
 800404a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800404e:	ee17 3a90 	vmov	r3, s15
 8004052:	677b      	str	r3, [r7, #116]	; 0x74

    signal_t preemphasized_audio_signal;
 8004054:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004058:	4618      	mov	r0, r3
 800405a:	f7ff ffa7 	bl	8003fac <_ZN2ei11ei_signal_tC1Ev>

    // before version 3 we did not have preemphasis
    if (config.implementation_version < 3) {
 800405e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004062:	2b02      	cmp	r3, #2
 8004064:	d80d      	bhi.n	8004082 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x7a>
        preemphasis = nullptr;
 8004066:	4b87      	ldr	r3, [pc, #540]	; (8004284 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x27c>)
 8004068:	2200      	movs	r2, #0
 800406a:	601a      	str	r2, [r3, #0]

        preemphasized_audio_signal.total_length = signal->total_length;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	691b      	ldr	r3, [r3, #16]
 8004070:	63fb      	str	r3, [r7, #60]	; 0x3c
        preemphasized_audio_signal.get_data = signal->get_data;
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004078:	4611      	mov	r1, r2
 800407a:	4618      	mov	r0, r3
 800407c:	f001 ff32 	bl	8005ee4 <_ZNSt8functionIFijjPfEEaSERKS2_>
 8004080:	e01d      	b.n	80040be <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0xb6>
    }
    else {
        // preemphasis class to preprocess the audio...
        class speechpy::processing::preemphasis *pre = new class speechpy::processing::preemphasis(signal, 1, 0.98f, true);
 8004082:	201c      	movs	r0, #28
 8004084:	f02b fbae 	bl	802f7e4 <_Znwj>
 8004088:	4603      	mov	r3, r0
 800408a:	461c      	mov	r4, r3
 800408c:	2301      	movs	r3, #1
 800408e:	ed9f 0a7e 	vldr	s0, [pc, #504]	; 8004288 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x280>
 8004092:	2201      	movs	r2, #1
 8004094:	68f9      	ldr	r1, [r7, #12]
 8004096:	4620      	mov	r0, r4
 8004098:	f7fe fdea 	bl	8002c70 <_ZN2ei8speechpy10processing11preemphasisC1EPNS_11ei_signal_tEifb>
 800409c:	673c      	str	r4, [r7, #112]	; 0x70
        preemphasis = pre;
 800409e:	4a79      	ldr	r2, [pc, #484]	; (8004284 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x27c>)
 80040a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80040a2:	6013      	str	r3, [r2, #0]

        preemphasized_audio_signal.total_length = signal->total_length;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        preemphasized_audio_signal.get_data = &preemphasized_audio_signal_get_data;
 80040aa:	4b78      	ldr	r3, [pc, #480]	; (800428c <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x284>)
 80040ac:	66bb      	str	r3, [r7, #104]	; 0x68
 80040ae:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80040b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80040b6:	4611      	mov	r1, r2
 80040b8:	4618      	mov	r0, r3
 80040ba:	f001 fef3 	bl	8005ea4 <_ZNSt8functionIFijjPfEEaSIPS1_EENSt9enable_ifIXsrNS2_9_CallableINSt5decayIT_E4typeESt15__invoke_resultIRSA_JjjS0_EEEE5valueERS2_E4typeEOS8_>

    // calculate the size of the MFE matrix
    matrix_size_t out_matrix_size =
        speechpy::feature::calculate_mfe_buffer_size(
            preemphasized_audio_signal.total_length, frequency, config.frame_length, config.frame_stride, config.num_filters,
            config.implementation_version);
 80040be:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80040c0:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80040c4:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
            preemphasized_audio_signal.total_length, frequency, config.frame_length, config.frame_stride, config.num_filters,
 80040c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
            config.implementation_version);
 80040ca:	b29a      	uxth	r2, r3
 80040cc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80040d0:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80040d4:	9300      	str	r3, [sp, #0]
 80040d6:	4613      	mov	r3, r2
 80040d8:	eef0 0a47 	vmov.f32	s1, s14
 80040dc:	eeb0 0a67 	vmov.f32	s0, s15
 80040e0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80040e2:	f7ff ff33 	bl	8003f4c <_ZN2ei8speechpy7feature25calculate_mfe_buffer_sizeEjmfftt>
    /* Only throw size mismatch error calculated buffer doesn't fit for continuous inferencing */
    if (out_matrix_size.rows * out_matrix_size.cols > output_matrix->rows * output_matrix->cols) {
 80040e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040ea:	fb03 f202 	mul.w	r2, r3, r2
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	68b9      	ldr	r1, [r7, #8]
 80040f4:	6889      	ldr	r1, [r1, #8]
 80040f6:	fb01 f303 	mul.w	r3, r1, r3
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d920      	bls.n	8004140 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x138>
        ei_printf("out_matrix = %dx%d\n", (int)output_matrix->rows, (int)output_matrix->cols);
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	4619      	mov	r1, r3
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	461a      	mov	r2, r3
 800410a:	4861      	ldr	r0, [pc, #388]	; (8004290 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x288>)
 800410c:	f001 fbce 	bl	80058ac <_Z9ei_printfPKcz>
        ei_printf("calculated size = %dx%d\n", (int)out_matrix_size.rows, (int)out_matrix_size.cols);
 8004110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004112:	4619      	mov	r1, r3
 8004114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004116:	461a      	mov	r2, r3
 8004118:	485e      	ldr	r0, [pc, #376]	; (8004294 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x28c>)
 800411a:	f001 fbc7 	bl	80058ac <_Z9ei_printfPKcz>
        if (preemphasis) {
 800411e:	4b59      	ldr	r3, [pc, #356]	; (8004284 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x27c>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d00a      	beq.n	800413c <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x134>
            delete preemphasis;
 8004126:	4b57      	ldr	r3, [pc, #348]	; (8004284 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x27c>)
 8004128:	681c      	ldr	r4, [r3, #0]
 800412a:	2c00      	cmp	r4, #0
 800412c:	d006      	beq.n	800413c <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x134>
 800412e:	4620      	mov	r0, r4
 8004130:	f7fe feee 	bl	8002f10 <_ZN2ei8speechpy10processing11preemphasisD1Ev>
 8004134:	211c      	movs	r1, #28
 8004136:	4620      	mov	r0, r4
 8004138:	f02b fb50 	bl	802f7dc <_ZdlPvj>
        }
        EIDSP_ERR(EIDSP_MATRIX_SIZE_MISMATCH);
 800413c:	4c4f      	ldr	r4, [pc, #316]	; (800427c <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x274>)
 800413e:	e093      	b.n	8004268 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x260>
    }

    output_matrix->rows = out_matrix_size.rows;
 8004140:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	605a      	str	r2, [r3, #4]
    output_matrix->cols = out_matrix_size.cols;
 8004146:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	609a      	str	r2, [r3, #8]

    // and run the MFE extraction
    EI_DSP_MATRIX(energy_matrix, output_matrix->rows, 1);
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	6859      	ldr	r1, [r3, #4]
 8004150:	f107 0014 	add.w	r0, r7, #20
 8004154:	2300      	movs	r3, #0
 8004156:	2201      	movs	r2, #1
 8004158:	f7fd fa68 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d101      	bne.n	8004166 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x15e>
 8004162:	4c4d      	ldr	r4, [pc, #308]	; (8004298 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x290>)
 8004164:	e07b      	b.n	800425e <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x256>
    if (!energy_matrix.buffer) {
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d110      	bne.n	800418e <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x186>
        if (preemphasis) {
 800416c:	4b45      	ldr	r3, [pc, #276]	; (8004284 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x27c>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00a      	beq.n	800418a <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x182>
            delete preemphasis;
 8004174:	4b43      	ldr	r3, [pc, #268]	; (8004284 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x27c>)
 8004176:	681c      	ldr	r4, [r3, #0]
 8004178:	2c00      	cmp	r4, #0
 800417a:	d006      	beq.n	800418a <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x182>
 800417c:	4620      	mov	r0, r4
 800417e:	f7fe fec7 	bl	8002f10 <_ZN2ei8speechpy10processing11preemphasisD1Ev>
 8004182:	211c      	movs	r1, #28
 8004184:	4620      	mov	r0, r4
 8004186:	f02b fb29 	bl	802f7dc <_ZdlPvj>
        }
        EIDSP_ERR(EIDSP_OUT_OF_MEM);
 800418a:	4c43      	ldr	r4, [pc, #268]	; (8004298 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x290>)
 800418c:	e067      	b.n	800425e <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x256>
    }

    int ret = speechpy::feature::mfe(output_matrix, &energy_matrix, &preemphasized_audio_signal,
 800418e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8004192:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
        frequency, config.frame_length, config.frame_stride, config.num_filters, config.fft_length,
 8004196:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    int ret = speechpy::feature::mfe(output_matrix, &energy_matrix, &preemphasized_audio_signal,
 8004198:	b29b      	uxth	r3, r3
        frequency, config.frame_length, config.frame_stride, config.num_filters, config.fft_length,
 800419a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    int ret = speechpy::feature::mfe(output_matrix, &energy_matrix, &preemphasized_audio_signal,
 800419c:	b292      	uxth	r2, r2
        config.low_frequency, config.high_frequency, config.implementation_version);
 800419e:	6db9      	ldr	r1, [r7, #88]	; 0x58
    int ret = speechpy::feature::mfe(output_matrix, &energy_matrix, &preemphasized_audio_signal,
 80041a0:	460d      	mov	r5, r1
        config.low_frequency, config.high_frequency, config.implementation_version);
 80041a2:	6df9      	ldr	r1, [r7, #92]	; 0x5c
    int ret = speechpy::feature::mfe(output_matrix, &energy_matrix, &preemphasized_audio_signal,
 80041a4:	460e      	mov	r6, r1
 80041a6:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 80041aa:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 80041ae:	f107 0014 	add.w	r0, r7, #20
 80041b2:	9104      	str	r1, [sp, #16]
 80041b4:	9603      	str	r6, [sp, #12]
 80041b6:	9502      	str	r5, [sp, #8]
 80041b8:	9201      	str	r2, [sp, #4]
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	eef0 0a47 	vmov.f32	s1, s14
 80041c0:	eeb0 0a67 	vmov.f32	s0, s15
 80041c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041c6:	4622      	mov	r2, r4
 80041c8:	4601      	mov	r1, r0
 80041ca:	68b8      	ldr	r0, [r7, #8]
 80041cc:	f7ff fd2a 	bl	8003c24 <_ZN2ei8speechpy7feature3mfeEPNS_9ei_matrixES3_PNS_11ei_signal_tEmffttmmt>
 80041d0:	66f8      	str	r0, [r7, #108]	; 0x6c
    if (preemphasis) {
 80041d2:	4b2c      	ldr	r3, [pc, #176]	; (8004284 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x27c>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00a      	beq.n	80041f0 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x1e8>
        delete preemphasis;
 80041da:	4b2a      	ldr	r3, [pc, #168]	; (8004284 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x27c>)
 80041dc:	681c      	ldr	r4, [r3, #0]
 80041de:	2c00      	cmp	r4, #0
 80041e0:	d006      	beq.n	80041f0 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x1e8>
 80041e2:	4620      	mov	r0, r4
 80041e4:	f7fe fe94 	bl	8002f10 <_ZN2ei8speechpy10processing11preemphasisD1Ev>
 80041e8:	211c      	movs	r1, #28
 80041ea:	4620      	mov	r0, r4
 80041ec:	f02b faf6 	bl	802f7dc <_ZdlPvj>
    }
    if (ret != EIDSP_OK) {
 80041f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d005      	beq.n	8004202 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x1fa>
        ei_printf("ERR: MFE failed (%d)\n", ret);
 80041f6:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80041f8:	4828      	ldr	r0, [pc, #160]	; (800429c <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x294>)
 80041fa:	f001 fb57 	bl	80058ac <_Z9ei_printfPKcz>
        EIDSP_ERR(ret);
 80041fe:	6efc      	ldr	r4, [r7, #108]	; 0x6c
 8004200:	e02d      	b.n	800425e <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x256>
    }

    if (config.implementation_version < 3) {
 8004202:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004206:	2b02      	cmp	r3, #2
 8004208:	d810      	bhi.n	800422c <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x224>
        // cepstral mean and variance normalization
        ret = speechpy::processing::cmvnw(output_matrix, config.win_size, false, true);
 800420a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800420c:	b299      	uxth	r1, r3
 800420e:	2301      	movs	r3, #1
 8004210:	2200      	movs	r2, #0
 8004212:	68b8      	ldr	r0, [r7, #8]
 8004214:	f7ff f888 	bl	8003328 <_ZN2ei8speechpy10processingL5cmvnwEPNS_9ei_matrixEtbb>
 8004218:	66f8      	str	r0, [r7, #108]	; 0x6c
        if (ret != EIDSP_OK) {
 800421a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800421c:	2b00      	cmp	r3, #0
 800421e:	d014      	beq.n	800424a <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x242>
            ei_printf("ERR: cmvnw failed (%d)\n", ret);
 8004220:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8004222:	481f      	ldr	r0, [pc, #124]	; (80042a0 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x298>)
 8004224:	f001 fb42 	bl	80058ac <_Z9ei_printfPKcz>
            EIDSP_ERR(ret);
 8004228:	6efc      	ldr	r4, [r7, #108]	; 0x6c
 800422a:	e018      	b.n	800425e <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x256>
        }
    }
    else {
        // normalization
        ret = speechpy::processing::mfe_normalization(output_matrix, config.noise_floor_db);
 800422c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800422e:	4619      	mov	r1, r3
 8004230:	68b8      	ldr	r0, [r7, #8]
 8004232:	f7ff f9f9 	bl	8003628 <_ZN2ei8speechpy10processingL17mfe_normalizationEPNS_9ei_matrixEi>
 8004236:	66f8      	str	r0, [r7, #108]	; 0x6c
        if (ret != EIDSP_OK) {
 8004238:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800423a:	2b00      	cmp	r3, #0
 800423c:	d005      	beq.n	800424a <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x242>
            ei_printf("ERR: normalization failed (%d)\n", ret);
 800423e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8004240:	4818      	ldr	r0, [pc, #96]	; (80042a4 <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x29c>)
 8004242:	f001 fb33 	bl	80058ac <_Z9ei_printfPKcz>
            EIDSP_ERR(ret);
 8004246:	6efc      	ldr	r4, [r7, #108]	; 0x6c
 8004248:	e009      	b.n	800425e <_ZN12_GLOBAL__N_120extract_mfe_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x256>
        }
    }

    output_matrix->cols = out_matrix_size.rows * out_matrix_size.cols;
 800424a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800424c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800424e:	fb03 f202 	mul.w	r2, r3, r2
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	609a      	str	r2, [r3, #8]
    output_matrix->rows = 1;
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	2201      	movs	r2, #1
 800425a:	605a      	str	r2, [r3, #4]

    return EIDSP_OK;
 800425c:	2400      	movs	r4, #0
    EI_DSP_MATRIX(energy_matrix, output_matrix->rows, 1);
 800425e:	f107 0314 	add.w	r3, r7, #20
 8004262:	4618      	mov	r0, r3
 8004264:	f7fd fa0d 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
    signal_t preemphasized_audio_signal;
 8004268:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800426c:	4618      	mov	r0, r3
 800426e:	f7ff feaa 	bl	8003fc6 <_ZN2ei11ei_signal_tD1Ev>
}
 8004272:	4623      	mov	r3, r4
 8004274:	4618      	mov	r0, r3
 8004276:	377c      	adds	r7, #124	; 0x7c
 8004278:	46bd      	mov	sp, r7
 800427a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800427c:	fffffc14 	.word	0xfffffc14
 8004280:	fffffc10 	.word	0xfffffc10
 8004284:	200005b0 	.word	0x200005b0
 8004288:	3f7ae148 	.word	0x3f7ae148
 800428c:	08003fe1 	.word	0x08003fe1
 8004290:	080336d4 	.word	0x080336d4
 8004294:	080336e8 	.word	0x080336e8
 8004298:	fffffc16 	.word	0xfffffc16
 800429c:	080338cc 	.word	0x080338cc
 80042a0:	0803371c 	.word	0x0803371c
 80042a4:	0803386c 	.word	0x0803386c

080042a8 <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf>:

    return EIDSP_OK;
#endif
}

__attribute__((unused)) int extract_image_features(signal_t *signal, matrix_t *output_matrix, void *config_ptr, const float frequency) {
 80042a8:	b5b0      	push	{r4, r5, r7, lr}
 80042aa:	b098      	sub	sp, #96	; 0x60
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	607a      	str	r2, [r7, #4]
 80042b4:	ed87 0a00 	vstr	s0, [r7]
    ei_dsp_config_image_t config = *((ei_dsp_config_image_t*)config_ptr);
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80042be:	ca07      	ldmia	r2, {r0, r1, r2}
 80042c0:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    int16_t channel_count = strcmp(config.channels, "Grayscale") == 0 ? 1 : 3;
 80042c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042c6:	4967      	ldr	r1, [pc, #412]	; (8004464 <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x1bc>)
 80042c8:	4618      	mov	r0, r3
 80042ca:	f7fb ffd1 	bl	8000270 <strcmp>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x30>
 80042d4:	2301      	movs	r3, #1
 80042d6:	e000      	b.n	80042da <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x32>
 80042d8:	2303      	movs	r3, #3
 80042da:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

    size_t output_ix = 0;
 80042de:	2300      	movs	r3, #0
 80042e0:	65fb      	str	r3, [r7, #92]	; 0x5c

#if defined(EI_DSP_IMAGE_BUFFER_STATIC_SIZE)
    const size_t page_size = EI_DSP_IMAGE_BUFFER_STATIC_SIZE;
#else
    const size_t page_size = 1024;
 80042e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042e6:	64fb      	str	r3, [r7, #76]	; 0x4c
#endif

    // buffered read from the signal
    size_t bytes_left = signal->total_length;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	691b      	ldr	r3, [r3, #16]
 80042ec:	627b      	str	r3, [r7, #36]	; 0x24
    for (size_t ix = 0; ix < signal->total_length; ix += page_size) {
 80042ee:	2300      	movs	r3, #0
 80042f0:	65bb      	str	r3, [r7, #88]	; 0x58
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80042f8:	429a      	cmp	r2, r3
 80042fa:	f080 80ac 	bcs.w	8004456 <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x1ae>
        size_t elements_to_read = bytes_left > page_size ? page_size : bytes_left;
 80042fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004300:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004304:	d803      	bhi.n	800430e <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x66>
 8004306:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	e001      	b.n	8004312 <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x6a>
 800430e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004312:	64bb      	str	r3, [r7, #72]	; 0x48

#if defined(EI_DSP_IMAGE_BUFFER_STATIC_SIZE)
        matrix_t input_matrix(elements_to_read, config.axes, ei_dsp_image_buffer);
#else
        matrix_t input_matrix(elements_to_read, config.axes);
 8004314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004316:	461a      	mov	r2, r3
 8004318:	f107 0014 	add.w	r0, r7, #20
 800431c:	2300      	movs	r3, #0
 800431e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004320:	f7fd f984 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
#endif
        if (!input_matrix.buffer) {
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d102      	bne.n	8004330 <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x88>
            EIDSP_ERR(EIDSP_OUT_OF_MEM);
 800432a:	4d4f      	ldr	r5, [pc, #316]	; (8004468 <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x1c0>)
 800432c:	2400      	movs	r4, #0
 800432e:	e086      	b.n	800443e <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x196>
        }
        signal->get_data(ix, elements_to_read, input_matrix.buffer);
 8004330:	68f8      	ldr	r0, [r7, #12]
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004336:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004338:	f001 fcd8 	bl	8005cec <_ZNKSt8functionIFijjPfEEclEjjS0_>

        for (size_t jx = 0; jx < elements_to_read; jx++) {
 800433c:	2300      	movs	r3, #0
 800433e:	657b      	str	r3, [r7, #84]	; 0x54
 8004340:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004342:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004344:	429a      	cmp	r2, r3
 8004346:	d275      	bcs.n	8004434 <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x18c>
            uint32_t pixel = static_cast<uint32_t>(input_matrix.buffer[jx]);
 8004348:	697a      	ldr	r2, [r7, #20]
 800434a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4413      	add	r3, r2
 8004350:	edd3 7a00 	vldr	s15, [r3]
 8004354:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004358:	ee17 3a90 	vmov	r3, s15
 800435c:	647b      	str	r3, [r7, #68]	; 0x44

            // rgb to 0..1
            float r = static_cast<float>(pixel >> 16 & 0xff) / 255.0f;
 800435e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004360:	0c1b      	lsrs	r3, r3, #16
 8004362:	b2db      	uxtb	r3, r3
 8004364:	ee07 3a90 	vmov	s15, r3
 8004368:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800436c:	eddf 6a3f 	vldr	s13, [pc, #252]	; 800446c <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x1c4>
 8004370:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004374:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
            float g = static_cast<float>(pixel >> 8 & 0xff) / 255.0f;
 8004378:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800437a:	0a1b      	lsrs	r3, r3, #8
 800437c:	b2db      	uxtb	r3, r3
 800437e:	ee07 3a90 	vmov	s15, r3
 8004382:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004386:	eddf 6a39 	vldr	s13, [pc, #228]	; 800446c <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x1c4>
 800438a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800438e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
            float b = static_cast<float>(pixel & 0xff) / 255.0f;
 8004392:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004394:	b2db      	uxtb	r3, r3
 8004396:	ee07 3a90 	vmov	s15, r3
 800439a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800439e:	eddf 6a33 	vldr	s13, [pc, #204]	; 800446c <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x1c4>
 80043a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80043a6:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

            if (channel_count == 3) {
 80043aa:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 80043ae:	2b03      	cmp	r3, #3
 80043b0:	d11b      	bne.n	80043ea <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x142>
                output_matrix->buffer[output_ix++] = r;
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043b8:	1c59      	adds	r1, r3, #1
 80043ba:	65f9      	str	r1, [r7, #92]	; 0x5c
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	4413      	add	r3, r2
 80043c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80043c2:	601a      	str	r2, [r3, #0]
                output_matrix->buffer[output_ix++] = g;
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043ca:	1c59      	adds	r1, r3, #1
 80043cc:	65f9      	str	r1, [r7, #92]	; 0x5c
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	4413      	add	r3, r2
 80043d2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80043d4:	601a      	str	r2, [r3, #0]
                output_matrix->buffer[output_ix++] = b;
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043dc:	1c59      	adds	r1, r3, #1
 80043de:	65f9      	str	r1, [r7, #92]	; 0x5c
 80043e0:	009b      	lsls	r3, r3, #2
 80043e2:	4413      	add	r3, r2
 80043e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80043e6:	601a      	str	r2, [r3, #0]
 80043e8:	e020      	b.n	800442c <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x184>
            }
            else {
                // ITU-R 601-2 luma transform
                // see: https://pillow.readthedocs.io/en/stable/reference/Image.html#PIL.Image.Image.convert
                float v = (0.299f * r) + (0.587f * g) + (0.114f * b);
 80043ea:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80043ee:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8004470 <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x1c8>
 80043f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80043f6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80043fa:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8004474 <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x1cc>
 80043fe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004402:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004406:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800440a:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8004478 <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x1d0>
 800440e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004412:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004416:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
                output_matrix->buffer[output_ix++] = v;
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004420:	1c59      	adds	r1, r3, #1
 8004422:	65f9      	str	r1, [r7, #92]	; 0x5c
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	4413      	add	r3, r2
 8004428:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800442a:	601a      	str	r2, [r3, #0]
        for (size_t jx = 0; jx < elements_to_read; jx++) {
 800442c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800442e:	3301      	adds	r3, #1
 8004430:	657b      	str	r3, [r7, #84]	; 0x54
 8004432:	e785      	b.n	8004340 <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x98>
            }
        }

        bytes_left -= elements_to_read;
 8004434:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004436:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	627b      	str	r3, [r7, #36]	; 0x24
 800443c:	2401      	movs	r4, #1
 800443e:	f107 0314 	add.w	r3, r7, #20
 8004442:	4618      	mov	r0, r3
 8004444:	f7fd f91d 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
 8004448:	2c01      	cmp	r4, #1
 800444a:	d105      	bne.n	8004458 <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x1b0>
    for (size_t ix = 0; ix < signal->total_length; ix += page_size) {
 800444c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800444e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004452:	65bb      	str	r3, [r7, #88]	; 0x58
 8004454:	e74d      	b.n	80042f2 <_ZN12_GLOBAL__N_122extract_image_featuresEPN2ei11ei_signal_tEPNS0_9ei_matrixEPvf+0x4a>
    }

    return EIDSP_OK;
 8004456:	2500      	movs	r5, #0
}
 8004458:	462b      	mov	r3, r5
 800445a:	4618      	mov	r0, r3
 800445c:	3760      	adds	r7, #96	; 0x60
 800445e:	46bd      	mov	sp, r7
 8004460:	bdb0      	pop	{r4, r5, r7, pc}
 8004462:	bf00      	nop
 8004464:	080338e4 	.word	0x080338e4
 8004468:	fffffc16 	.word	0xfffffc16
 800446c:	437f0000 	.word	0x437f0000
 8004470:	3e991687 	.word	0x3e991687
 8004474:	3f1645a2 	.word	0x3f1645a2
 8004478:	3de978d5 	.word	0x3de978d5

0800447c <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf>:

#endif //(EI_CLASSIFIER_TFLITE_INPUT_QUANTIZED == 1) && (EI_CLASSIFIER_INFERENCING_ENGINE == EI_CLASSIFIER_DRPAI)

#if (EI_CLASSIFIER_TFLITE_INPUT_QUANTIZED == 1) && (EI_CLASSIFIER_INFERENCING_ENGINE != EI_CLASSIFIER_DRPAI)

__attribute__((unused)) int extract_image_features_quantized(const ei_impulse_t *impulse, signal_t *signal, matrix_i8_t *output_matrix, void *config_ptr, const float frequency) {
 800447c:	b5b0      	push	{r4, r5, r7, lr}
 800447e:	b0a6      	sub	sp, #152	; 0x98
 8004480:	af00      	add	r7, sp, #0
 8004482:	6178      	str	r0, [r7, #20]
 8004484:	6139      	str	r1, [r7, #16]
 8004486:	60fa      	str	r2, [r7, #12]
 8004488:	60bb      	str	r3, [r7, #8]
 800448a:	ed87 0a01 	vstr	s0, [r7, #4]
    ei_dsp_config_image_t config = *((ei_dsp_config_image_t*)config_ptr);
 800448e:	68ba      	ldr	r2, [r7, #8]
 8004490:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004494:	ca07      	ldmia	r2, {r0, r1, r2}
 8004496:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    int16_t channel_count = strcmp(config.channels, "Grayscale") == 0 ? 1 : 3;
 800449a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800449c:	49ab      	ldr	r1, [pc, #684]	; (800474c <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2d0>)
 800449e:	4618      	mov	r0, r3
 80044a0:	f7fb fee6 	bl	8000270 <strcmp>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d101      	bne.n	80044ae <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x32>
 80044aa:	2301      	movs	r3, #1
 80044ac:	e000      	b.n	80044b0 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x34>
 80044ae:	2303      	movs	r3, #3
 80044b0:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    size_t output_ix = 0;
 80044b4:	2300      	movs	r3, #0
 80044b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

    const int32_t iRedToGray = (int32_t)(0.299f * 65536.0f);
 80044ba:	f644 438b 	movw	r3, #19595	; 0x4c8b
 80044be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    const int32_t iGreenToGray = (int32_t)(0.587f * 65536.0f);
 80044c2:	f249 6345 	movw	r3, #38469	; 0x9645
 80044c6:	67fb      	str	r3, [r7, #124]	; 0x7c
    const int32_t iBlueToGray = (int32_t)(0.114f * 65536.0f);
 80044c8:	f641 532f 	movw	r3, #7471	; 0x1d2f
 80044cc:	67bb      	str	r3, [r7, #120]	; 0x78

#if defined(EI_DSP_IMAGE_BUFFER_STATIC_SIZE)
    const size_t page_size = EI_DSP_IMAGE_BUFFER_STATIC_SIZE;
#else
    const size_t page_size = 1024;
 80044ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80044d2:	677b      	str	r3, [r7, #116]	; 0x74
#endif

    // buffered read from the signal
    size_t bytes_left = signal->total_length;
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	691b      	ldr	r3, [r3, #16]
 80044d8:	62bb      	str	r3, [r7, #40]	; 0x28
    for (size_t ix = 0; ix < signal->total_length; ix += page_size) {
 80044da:	2300      	movs	r3, #0
 80044dc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	691b      	ldr	r3, [r3, #16]
 80044e4:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80044e8:	429a      	cmp	r2, r3
 80044ea:	f080 821d 	bcs.w	8004928 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x4ac>
        size_t elements_to_read = bytes_left > page_size ? page_size : bytes_left;
 80044ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044f4:	d803      	bhi.n	80044fe <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x82>
 80044f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	e001      	b.n	8004502 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x86>
 80044fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004502:	673b      	str	r3, [r7, #112]	; 0x70

#if defined(EI_DSP_IMAGE_BUFFER_STATIC_SIZE)
        matrix_t input_matrix(elements_to_read, config.axes, ei_dsp_image_buffer);
#else
        matrix_t input_matrix(elements_to_read, config.axes);
 8004504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004506:	461a      	mov	r2, r3
 8004508:	f107 0018 	add.w	r0, r7, #24
 800450c:	2300      	movs	r3, #0
 800450e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8004510:	f7fd f88c 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
#endif
        if (!input_matrix.buffer) {
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d102      	bne.n	8004520 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0xa4>
            EIDSP_ERR(EIDSP_OUT_OF_MEM);
 800451a:	4d8d      	ldr	r5, [pc, #564]	; (8004750 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2d4>)
 800451c:	2400      	movs	r4, #0
 800451e:	e1f5      	b.n	800490c <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x490>
        }
        signal->get_data(ix, elements_to_read, input_matrix.buffer);
 8004520:	6938      	ldr	r0, [r7, #16]
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004526:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800452a:	f001 fbdf 	bl	8005cec <_ZNKSt8functionIFijjPfEEclEjjS0_>

        for (size_t jx = 0; jx < elements_to_read; jx++) {
 800452e:	2300      	movs	r3, #0
 8004530:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8004534:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004538:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800453a:	429a      	cmp	r2, r3
 800453c:	f080 81e1 	bcs.w	8004902 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x486>
            uint32_t pixel = static_cast<uint32_t>(input_matrix.buffer[jx]);
 8004540:	69ba      	ldr	r2, [r7, #24]
 8004542:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	4413      	add	r3, r2
 800454a:	edd3 7a00 	vldr	s15, [r3]
 800454e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004552:	ee17 3a90 	vmov	r3, s15
 8004556:	66fb      	str	r3, [r7, #108]	; 0x6c

            if (channel_count == 3) {
 8004558:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	; 0x86
 800455c:	2b03      	cmp	r3, #3
 800455e:	f040 8105 	bne.w	800476c <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2f0>
                // fast code path
                if (impulse->tflite_input_scale == 0.003921568859368563f && impulse->tflite_input_zeropoint == -128) {
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004568:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8004754 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2d8>
 800456c:	eef4 7a47 	vcmp.f32	s15, s14
 8004570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004574:	d160      	bne.n	8004638 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x1bc>
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800457c:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8004758 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2dc>
 8004580:	eef4 7a47 	vcmp.f32	s15, s14
 8004584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004588:	d156      	bne.n	8004638 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x1bc>
                    int32_t r = static_cast<int32_t>(pixel >> 16 & 0xff);
 800458a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800458c:	0c1b      	lsrs	r3, r3, #16
 800458e:	b2db      	uxtb	r3, r3
 8004590:	64fb      	str	r3, [r7, #76]	; 0x4c
                    int32_t g = static_cast<int32_t>(pixel >> 8 & 0xff);
 8004592:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004594:	0a1b      	lsrs	r3, r3, #8
 8004596:	b2db      	uxtb	r3, r3
 8004598:	64bb      	str	r3, [r7, #72]	; 0x48
                    int32_t b = static_cast<int32_t>(pixel & 0xff);
 800459a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800459c:	b2db      	uxtb	r3, r3
 800459e:	647b      	str	r3, [r7, #68]	; 0x44

                    output_matrix->buffer[output_ix++] = static_cast<int8_t>(r + impulse->tflite_input_zeropoint);
 80045a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045a2:	ee07 3a90 	vmov	s15, r3
 80045a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80045b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80045bc:	1c59      	adds	r1, r3, #1
 80045be:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 80045c2:	4413      	add	r3, r2
 80045c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80045c8:	edc7 7a00 	vstr	s15, [r7]
 80045cc:	783a      	ldrb	r2, [r7, #0]
 80045ce:	b252      	sxtb	r2, r2
 80045d0:	701a      	strb	r2, [r3, #0]
                    output_matrix->buffer[output_ix++] = static_cast<int8_t>(g + impulse->tflite_input_zeropoint);
 80045d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045d4:	ee07 3a90 	vmov	s15, r3
 80045d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80045e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80045ee:	1c59      	adds	r1, r3, #1
 80045f0:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 80045f4:	4413      	add	r3, r2
 80045f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80045fa:	edc7 7a00 	vstr	s15, [r7]
 80045fe:	783a      	ldrb	r2, [r7, #0]
 8004600:	b252      	sxtb	r2, r2
 8004602:	701a      	strb	r2, [r3, #0]
                    output_matrix->buffer[output_ix++] = static_cast<int8_t>(b + impulse->tflite_input_zeropoint);
 8004604:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004606:	ee07 3a90 	vmov	s15, r3
 800460a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8004614:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004620:	1c59      	adds	r1, r3, #1
 8004622:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 8004626:	4413      	add	r3, r2
 8004628:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800462c:	edc7 7a00 	vstr	s15, [r7]
 8004630:	783a      	ldrb	r2, [r7, #0]
 8004632:	b252      	sxtb	r2, r2
 8004634:	701a      	strb	r2, [r3, #0]
 8004636:	e15e      	b.n	80048f6 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x47a>
                }
                // slow code path
                else {
                    float r = static_cast<float>(pixel >> 16 & 0xff) / 255.0f;
 8004638:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800463a:	0c1b      	lsrs	r3, r3, #16
 800463c:	b2db      	uxtb	r3, r3
 800463e:	ee07 3a90 	vmov	s15, r3
 8004642:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004646:	eddf 6a45 	vldr	s13, [pc, #276]	; 800475c <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2e0>
 800464a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800464e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
                    float g = static_cast<float>(pixel >> 8 & 0xff) / 255.0f;
 8004652:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004654:	0a1b      	lsrs	r3, r3, #8
 8004656:	b2db      	uxtb	r3, r3
 8004658:	ee07 3a90 	vmov	s15, r3
 800465c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004660:	eddf 6a3e 	vldr	s13, [pc, #248]	; 800475c <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2e0>
 8004664:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004668:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
                    float b = static_cast<float>(pixel & 0xff) / 255.0f;
 800466c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800466e:	b2db      	uxtb	r3, r3
 8004670:	ee07 3a90 	vmov	s15, r3
 8004674:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004678:	eddf 6a38 	vldr	s13, [pc, #224]	; 800475c <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2e0>
 800467c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004680:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

                    output_matrix->buffer[output_ix++] = static_cast<int8_t>(round(r / impulse->tflite_input_scale) + impulse->tflite_input_zeropoint);
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800468a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800468e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004692:	eeb0 0a66 	vmov.f32	s0, s13
 8004696:	f7fd f8c0 	bl	800181a <_ZSt5roundf>
 800469a:	eeb0 7a40 	vmov.f32	s14, s0
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80046a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80046b0:	1c59      	adds	r1, r3, #1
 80046b2:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 80046b6:	4413      	add	r3, r2
 80046b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80046bc:	edc7 7a00 	vstr	s15, [r7]
 80046c0:	783a      	ldrb	r2, [r7, #0]
 80046c2:	b252      	sxtb	r2, r2
 80046c4:	701a      	strb	r2, [r3, #0]
                    output_matrix->buffer[output_ix++] = static_cast<int8_t>(round(g / impulse->tflite_input_scale) + impulse->tflite_input_zeropoint);
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80046cc:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80046d0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80046d4:	eeb0 0a66 	vmov.f32	s0, s13
 80046d8:	f7fd f89f 	bl	800181a <_ZSt5roundf>
 80046dc:	eeb0 7a40 	vmov.f32	s14, s0
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80046e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80046f2:	1c59      	adds	r1, r3, #1
 80046f4:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 80046f8:	4413      	add	r3, r2
 80046fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80046fe:	edc7 7a00 	vstr	s15, [r7]
 8004702:	783a      	ldrb	r2, [r7, #0]
 8004704:	b252      	sxtb	r2, r2
 8004706:	701a      	strb	r2, [r3, #0]
                    output_matrix->buffer[output_ix++] = static_cast<int8_t>(round(b / impulse->tflite_input_scale) + impulse->tflite_input_zeropoint);
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800470e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004712:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004716:	eeb0 0a66 	vmov.f32	s0, s13
 800471a:	f7fd f87e 	bl	800181a <_ZSt5roundf>
 800471e:	eeb0 7a40 	vmov.f32	s14, s0
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8004728:	ee77 7a27 	vadd.f32	s15, s14, s15
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004734:	1c59      	adds	r1, r3, #1
 8004736:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 800473a:	4413      	add	r3, r2
 800473c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004740:	edc7 7a00 	vstr	s15, [r7]
 8004744:	783a      	ldrb	r2, [r7, #0]
 8004746:	b252      	sxtb	r2, r2
 8004748:	701a      	strb	r2, [r3, #0]
 800474a:	e0d4      	b.n	80048f6 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x47a>
 800474c:	080338e4 	.word	0x080338e4
 8004750:	fffffc16 	.word	0xfffffc16
 8004754:	3b808081 	.word	0x3b808081
 8004758:	c3000000 	.word	0xc3000000
 800475c:	437f0000 	.word	0x437f0000
 8004760:	3e991687 	.word	0x3e991687
 8004764:	3f1645a2 	.word	0x3f1645a2
 8004768:	3de978d5 	.word	0x3de978d5
                }
            }
            else {
                // fast code path
                if (impulse->tflite_input_scale == 0.003921568859368563f && impulse->tflite_input_zeropoint == -128) {
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004772:	ed1f 7a08 	vldr	s14, [pc, #-32]	; 8004754 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2d8>
 8004776:	eef4 7a47 	vcmp.f32	s15, s14
 800477a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800477e:	d15b      	bne.n	8004838 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x3bc>
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8004786:	ed1f 7a0c 	vldr	s14, [pc, #-48]	; 8004758 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2dc>
 800478a:	eef4 7a47 	vcmp.f32	s15, s14
 800478e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004792:	d151      	bne.n	8004838 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x3bc>
                    int32_t r = static_cast<int32_t>(pixel >> 16 & 0xff);
 8004794:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004796:	0c1b      	lsrs	r3, r3, #16
 8004798:	b2db      	uxtb	r3, r3
 800479a:	66bb      	str	r3, [r7, #104]	; 0x68
                    int32_t g = static_cast<int32_t>(pixel >> 8 & 0xff);
 800479c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800479e:	0a1b      	lsrs	r3, r3, #8
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	667b      	str	r3, [r7, #100]	; 0x64
                    int32_t b = static_cast<int32_t>(pixel & 0xff);
 80047a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	663b      	str	r3, [r7, #96]	; 0x60

                    // ITU-R 601-2 luma transform
                    // see: https://pillow.readthedocs.io/en/stable/reference/Image.html#PIL.Image.Image.convert
                    int32_t gray = (iRedToGray * r) + (iGreenToGray * g) + (iBlueToGray * b);
 80047aa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80047ac:	f644 428b 	movw	r2, #19595	; 0x4c8b
 80047b0:	fb03 f202 	mul.w	r2, r3, r2
 80047b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80047b6:	f249 6145 	movw	r1, #38469	; 0x9645
 80047ba:	fb01 f303 	mul.w	r3, r1, r3
 80047be:	441a      	add	r2, r3
 80047c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80047c2:	f641 512f 	movw	r1, #7471	; 0x1d2f
 80047c6:	fb01 f303 	mul.w	r3, r1, r3
 80047ca:	4413      	add	r3, r2
 80047cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                    gray >>= 16; // scale down to int8_t
 80047d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80047d4:	141b      	asrs	r3, r3, #16
 80047d6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                    gray += impulse->tflite_input_zeropoint;
 80047da:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80047de:	ee07 3a90 	vmov	s15, r3
 80047e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80047ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80047f4:	ee17 3a90 	vmov	r3, s15
 80047f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                    if (gray < - 128) gray = -128;
 80047fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004800:	f113 0f80 	cmn.w	r3, #128	; 0x80
 8004804:	da04      	bge.n	8004810 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x394>
 8004806:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 800480a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800480e:	e006      	b.n	800481e <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x3a2>
                    else if (gray > 127) gray = 127;
 8004810:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004814:	2b7f      	cmp	r3, #127	; 0x7f
 8004816:	dd02      	ble.n	800481e <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x3a2>
 8004818:	237f      	movs	r3, #127	; 0x7f
 800481a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                    output_matrix->buffer[output_ix++] = static_cast<int8_t>(gray);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004826:	1c59      	adds	r1, r3, #1
 8004828:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 800482c:	4413      	add	r3, r2
 800482e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8004832:	b252      	sxtb	r2, r2
 8004834:	701a      	strb	r2, [r3, #0]
 8004836:	e05e      	b.n	80048f6 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x47a>
                }
                // slow code path
                else {
                    float r = static_cast<float>(pixel >> 16 & 0xff) / 255.0f;
 8004838:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800483a:	0c1b      	lsrs	r3, r3, #16
 800483c:	b2db      	uxtb	r3, r3
 800483e:	ee07 3a90 	vmov	s15, r3
 8004842:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004846:	ed5f 6a3b 	vldr	s13, [pc, #-236]	; 800475c <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2e0>
 800484a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800484e:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
                    float g = static_cast<float>(pixel >> 8 & 0xff) / 255.0f;
 8004852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004854:	0a1b      	lsrs	r3, r3, #8
 8004856:	b2db      	uxtb	r3, r3
 8004858:	ee07 3a90 	vmov	s15, r3
 800485c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004860:	ed5f 6a42 	vldr	s13, [pc, #-264]	; 800475c <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2e0>
 8004864:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004868:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
                    float b = static_cast<float>(pixel & 0xff) / 255.0f;
 800486c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800486e:	b2db      	uxtb	r3, r3
 8004870:	ee07 3a90 	vmov	s15, r3
 8004874:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004878:	ed5f 6a48 	vldr	s13, [pc, #-288]	; 800475c <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2e0>
 800487c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004880:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

                    // ITU-R 601-2 luma transform
                    // see: https://pillow.readthedocs.io/en/stable/reference/Image.html#PIL.Image.Image.convert
                    float v = (0.299f * r) + (0.587f * g) + (0.114f * b);
 8004884:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8004888:	ed1f 7a4b 	vldr	s14, [pc, #-300]	; 8004760 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2e4>
 800488c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004890:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8004894:	ed5f 6a4d 	vldr	s13, [pc, #-308]	; 8004764 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2e8>
 8004898:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800489c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80048a0:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80048a4:	ed5f 6a50 	vldr	s13, [pc, #-320]	; 8004768 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x2ec>
 80048a8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80048ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048b0:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
                    output_matrix->buffer[output_ix++] = static_cast<int8_t>(round(v / impulse->tflite_input_scale) + impulse->tflite_input_zeropoint);
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80048ba:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80048be:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80048c2:	eeb0 0a66 	vmov.f32	s0, s13
 80048c6:	f7fc ffa8 	bl	800181a <_ZSt5roundf>
 80048ca:	eeb0 7a40 	vmov.f32	s14, s0
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80048d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80048e0:	1c59      	adds	r1, r3, #1
 80048e2:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 80048e6:	4413      	add	r3, r2
 80048e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80048ec:	edc7 7a00 	vstr	s15, [r7]
 80048f0:	783a      	ldrb	r2, [r7, #0]
 80048f2:	b252      	sxtb	r2, r2
 80048f4:	701a      	strb	r2, [r3, #0]
        for (size_t jx = 0; jx < elements_to_read; jx++) {
 80048f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80048fa:	3301      	adds	r3, #1
 80048fc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8004900:	e618      	b.n	8004534 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0xb8>
                }
            }
        }

        bytes_left -= elements_to_read;
 8004902:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004904:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	62bb      	str	r3, [r7, #40]	; 0x28
 800490a:	2401      	movs	r4, #1
 800490c:	f107 0318 	add.w	r3, r7, #24
 8004910:	4618      	mov	r0, r3
 8004912:	f7fc feb6 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
 8004916:	2c01      	cmp	r4, #1
 8004918:	d107      	bne.n	800492a <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x4ae>
    for (size_t ix = 0; ix < signal->total_length; ix += page_size) {
 800491a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800491e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004922:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004926:	e5db      	b.n	80044e0 <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf+0x64>
    }

    return EIDSP_OK;
 8004928:	2500      	movs	r5, #0
}
 800492a:	462b      	mov	r3, r5
 800492c:	4618      	mov	r0, r3
 800492e:	3798      	adds	r7, #152	; 0x98
 8004930:	46bd      	mov	sp, r7
 8004932:	bdb0      	pop	{r4, r5, r7, pc}

08004934 <_ZN14SignalWithAxesC1EPN2ei11ei_signal_tEPhjPK10ei_impulse>:

using namespace ei;

class SignalWithAxes {
public:
    SignalWithAxes(signal_t *original_signal, uint8_t *axes, size_t axes_count, const ei_impulse_t *impulse):
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	607a      	str	r2, [r7, #4]
 8004940:	603b      	str	r3, [r7, #0]
        _original_signal(original_signal), _axes(axes), _axes_count(axes_count), _impulse(impulse)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	68ba      	ldr	r2, [r7, #8]
 8004946:	601a      	str	r2, [r3, #0]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	605a      	str	r2, [r3, #4]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	609a      	str	r2, [r3, #8]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	69ba      	ldr	r2, [r7, #24]
 8004958:	60da      	str	r2, [r3, #12]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	3310      	adds	r3, #16
 800495e:	4618      	mov	r0, r3
 8004960:	f7ff fb24 	bl	8003fac <_ZN2ei11ei_signal_tC1Ev>
    {

    }
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	4618      	mov	r0, r3
 8004968:	3710      	adds	r7, #16
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}

0800496e <_ZZN14SignalWithAxes10get_signalEvENKUljjPfE_clEjjS0_>:

        wrapped_signal.total_length = _original_signal->total_length / _impulse->raw_samples_per_frame * _axes_count;
#ifdef __MBED__
        wrapped_signal.get_data = mbed::callback(this, &SignalWithAxes::get_data);
#else
        wrapped_signal.get_data = [this](size_t offset, size_t length, float *out_ptr) {
 800496e:	b580      	push	{r7, lr}
 8004970:	b084      	sub	sp, #16
 8004972:	af00      	add	r7, sp, #0
 8004974:	60f8      	str	r0, [r7, #12]
 8004976:	60b9      	str	r1, [r7, #8]
 8004978:	607a      	str	r2, [r7, #4]
 800497a:	603b      	str	r3, [r7, #0]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6818      	ldr	r0, [r3, #0]
            return this->get_data(offset, length, out_ptr);
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	68b9      	ldr	r1, [r7, #8]
 8004986:	f000 f832 	bl	80049ee <_ZN14SignalWithAxes8get_dataEjjPf>
 800498a:	4603      	mov	r3, r0
        };
 800498c:	4618      	mov	r0, r3
 800498e:	3710      	adds	r7, #16
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}

08004994 <_ZN14SignalWithAxes10get_signalEv>:
    signal_t * get_signal() {
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
        if (this->_axes_count == _impulse->raw_samples_per_frame) {
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689a      	ldr	r2, [r3, #8]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d102      	bne.n	80049b0 <_ZN14SignalWithAxes10get_signalEv+0x1c>
            return this->_original_signal;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	e01a      	b.n	80049e6 <_ZN14SignalWithAxes10get_signalEv+0x52>
        wrapped_signal.total_length = _original_signal->total_length / _impulse->raw_samples_per_frame * _axes_count;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	691a      	ldr	r2, [r3, #16]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	68db      	ldr	r3, [r3, #12]
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80049c0:	687a      	ldr	r2, [r7, #4]
 80049c2:	6892      	ldr	r2, [r2, #8]
 80049c4:	fb03 f202 	mul.w	r2, r3, r2
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	621a      	str	r2, [r3, #32]
        };
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f103 0210 	add.w	r2, r3, #16
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	60fb      	str	r3, [r7, #12]
 80049d6:	f107 030c 	add.w	r3, r7, #12
 80049da:	4619      	mov	r1, r3
 80049dc:	4610      	mov	r0, r2
 80049de:	f001 fa9c 	bl	8005f1a <_ZNSt8functionIFijjPfEEaSIZN14SignalWithAxes10get_signalEvEUljjS0_E_EENSt9enable_ifIXsrNS2_9_CallableINSt5decayIT_E4typeESt15__invoke_resultIRSB_JjjS0_EEEE5valueERS2_E4typeEOS9_>
#endif
        return &wrapped_signal;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	3310      	adds	r3, #16
    }
 80049e6:	4618      	mov	r0, r3
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <_ZN14SignalWithAxes8get_dataEjjPf>:

    int get_data(size_t offset, size_t length, float *out_ptr) {
 80049ee:	b580      	push	{r7, lr}
 80049f0:	b08a      	sub	sp, #40	; 0x28
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	60f8      	str	r0, [r7, #12]
 80049f6:	60b9      	str	r1, [r7, #8]
 80049f8:	607a      	str	r2, [r7, #4]
 80049fa:	603b      	str	r3, [r7, #0]
        size_t offset_on_original_signal = offset / _axes_count * _impulse->raw_samples_per_frame;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	68ba      	ldr	r2, [r7, #8]
 8004a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a06:	68fa      	ldr	r2, [r7, #12]
 8004a08:	68d2      	ldr	r2, [r2, #12]
 8004a0a:	6992      	ldr	r2, [r2, #24]
 8004a0c:	fb02 f303 	mul.w	r3, r2, r3
 8004a10:	61bb      	str	r3, [r7, #24]
        size_t length_on_original_signal = length / _axes_count * _impulse->raw_samples_per_frame;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a1c:	68fa      	ldr	r2, [r7, #12]
 8004a1e:	68d2      	ldr	r2, [r2, #12]
 8004a20:	6992      	ldr	r2, [r2, #24]
 8004a22:	fb02 f303 	mul.w	r3, r2, r3
 8004a26:	617b      	str	r3, [r7, #20]

        size_t out_ptr_ix = 0;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	627b      	str	r3, [r7, #36]	; 0x24

        for (size_t ix = offset_on_original_signal; ix < offset_on_original_signal + length_on_original_signal; ix += _impulse->raw_samples_per_frame) {
 8004a2c:	69bb      	ldr	r3, [r7, #24]
 8004a2e:	623b      	str	r3, [r7, #32]
 8004a30:	69ba      	ldr	r2, [r7, #24]
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	4413      	add	r3, r2
 8004a36:	6a3a      	ldr	r2, [r7, #32]
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d22b      	bcs.n	8004a94 <_ZN14SignalWithAxes8get_dataEjjPf+0xa6>
            for (size_t axis_ix = 0; axis_ix < this->_axes_count; axis_ix++) {
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	61fb      	str	r3, [r7, #28]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	69fa      	ldr	r2, [r7, #28]
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d21d      	bcs.n	8004a86 <_ZN14SignalWithAxes8get_dataEjjPf+0x98>
                int r = _original_signal->get_data(ix + _axes[axis_ix], 1, &out_ptr[out_ptr_ix++]);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4618      	mov	r0, r3
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	685a      	ldr	r2, [r3, #4]
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	4413      	add	r3, r2
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	18d1      	adds	r1, r2, r3
 8004a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a62:	1c5a      	adds	r2, r3, #1
 8004a64:	627a      	str	r2, [r7, #36]	; 0x24
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	683a      	ldr	r2, [r7, #0]
 8004a6a:	4413      	add	r3, r2
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	f001 f93d 	bl	8005cec <_ZNKSt8functionIFijjPfEEclEjjS0_>
 8004a72:	6138      	str	r0, [r7, #16]
                if (r != 0) {
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d001      	beq.n	8004a7e <_ZN14SignalWithAxes8get_dataEjjPf+0x90>
                    return r;
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	e00b      	b.n	8004a96 <_ZN14SignalWithAxes8get_dataEjjPf+0xa8>
            for (size_t axis_ix = 0; axis_ix < this->_axes_count; axis_ix++) {
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	3301      	adds	r3, #1
 8004a82:	61fb      	str	r3, [r7, #28]
 8004a84:	e7dc      	b.n	8004a40 <_ZN14SignalWithAxes8get_dataEjjPf+0x52>
        for (size_t ix = offset_on_original_signal; ix < offset_on_original_signal + length_on_original_signal; ix += _impulse->raw_samples_per_frame) {
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	699b      	ldr	r3, [r3, #24]
 8004a8c:	6a3a      	ldr	r2, [r7, #32]
 8004a8e:	4413      	add	r3, r2
 8004a90:	623b      	str	r3, [r7, #32]
 8004a92:	e7cd      	b.n	8004a30 <_ZN14SignalWithAxes8get_dataEjjPf+0x42>
                }
            }
        }

        return 0;
 8004a94:	2300      	movs	r3, #0
    }
 8004a96:	4618      	mov	r0, r3
 8004a98:	3728      	adds	r7, #40	; 0x28
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}

08004a9e <_ZL27fill_result_struct_f32_fomoPK10ei_impulseP19ei_impulse_result_tPfii>:

__attribute__((unused)) static EI_IMPULSE_ERROR fill_result_struct_f32_fomo(const ei_impulse_t *impulse,
                                                                            ei_impulse_result_t *result,
                                                                            float *data,
                                                                            int out_width,
                                                                            int out_height) {
 8004a9e:	b480      	push	{r7}
 8004aa0:	b085      	sub	sp, #20
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	60f8      	str	r0, [r7, #12]
 8004aa6:	60b9      	str	r1, [r7, #8]
 8004aa8:	607a      	str	r2, [r7, #4]
 8004aaa:	603b      	str	r3, [r7, #0]

    fill_result_struct_from_cubes(result, &cubes, out_width_factor, impulse->object_detection_count);

    return EI_IMPULSE_OK;
#else
    return EI_IMPULSE_LAST_LAYER_NOT_AVAILABLE;
 8004aac:	f06f 0314 	mvn.w	r3, #20
#endif
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3714      	adds	r7, #20
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr

08004abc <_ZL26fill_result_struct_i8_fomoPK10ei_impulseP19ei_impulse_result_tPaffii>:
                                                                           ei_impulse_result_t *result,
                                                                           int8_t *data,
                                                                           float zero_point,
                                                                           float scale,
                                                                           int out_width,
                                                                           int out_height) {
 8004abc:	b480      	push	{r7}
 8004abe:	b087      	sub	sp, #28
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6178      	str	r0, [r7, #20]
 8004ac4:	6139      	str	r1, [r7, #16]
 8004ac6:	60fa      	str	r2, [r7, #12]
 8004ac8:	ed87 0a02 	vstr	s0, [r7, #8]
 8004acc:	edc7 0a01 	vstr	s1, [r7, #4]
 8004ad0:	603b      	str	r3, [r7, #0]

    fill_result_struct_from_cubes(result, &cubes, out_width_factor, impulse->object_detection_count);

    return EI_IMPULSE_OK;
#else
    return EI_IMPULSE_LAST_LAYER_NOT_AVAILABLE;
 8004ad2:	f06f 0314 	mvn.w	r3, #20
#endif
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	371c      	adds	r7, #28
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
	...

08004ae4 <_ZL21fill_result_struct_i8PK10ei_impulseP19ei_impulse_result_tPaffb>:
__attribute__((unused)) static EI_IMPULSE_ERROR fill_result_struct_i8(const ei_impulse_t *impulse,
                                                                      ei_impulse_result_t *result,
                                                                      int8_t *data,
                                                                      float zero_point,
                                                                      float scale,
                                                                      bool debug) {
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b088      	sub	sp, #32
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6178      	str	r0, [r7, #20]
 8004aec:	6139      	str	r1, [r7, #16]
 8004aee:	60fa      	str	r2, [r7, #12]
 8004af0:	ed87 0a02 	vstr	s0, [r7, #8]
 8004af4:	edc7 0a01 	vstr	s1, [r7, #4]
 8004af8:	70fb      	strb	r3, [r7, #3]
    for (uint32_t ix = 0; ix < impulse->label_count; ix++) {
 8004afa:	2300      	movs	r3, #0
 8004afc:	61fb      	str	r3, [r7, #28]
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8004b02:	461a      	mov	r2, r3
 8004b04:	69fb      	ldr	r3, [r7, #28]
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d23f      	bcs.n	8004b8a <_ZL21fill_result_struct_i8PK10ei_impulseP19ei_impulse_result_tPaffb+0xa6>
        float value = static_cast<float>(data[ix] - zero_point) * scale;
 8004b0a:	68fa      	ldr	r2, [r7, #12]
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	4413      	add	r3, r2
 8004b10:	f993 3000 	ldrsb.w	r3, [r3]
 8004b14:	ee07 3a90 	vmov	s15, r3
 8004b18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004b1c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004b20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b24:	ed97 7a01 	vldr	s14, [r7, #4]
 8004b28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b2c:	edc7 7a06 	vstr	s15, [r7, #24]

        if (debug) {
 8004b30:	78fb      	ldrb	r3, [r7, #3]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d011      	beq.n	8004b5a <_ZL21fill_result_struct_i8PK10ei_impulseP19ei_impulse_result_tPaffb+0x76>
            ei_printf("%s:\t", impulse->categories[ix]);
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	4413      	add	r3, r2
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4619      	mov	r1, r3
 8004b46:	4813      	ldr	r0, [pc, #76]	; (8004b94 <_ZL21fill_result_struct_i8PK10ei_impulseP19ei_impulse_result_tPaffb+0xb0>)
 8004b48:	f000 feb0 	bl	80058ac <_Z9ei_printfPKcz>
            ei_printf_float(value);
 8004b4c:	ed97 0a06 	vldr	s0, [r7, #24]
 8004b50:	f022 fdca 	bl	80276e8 <_Z15ei_printf_floatf>
            ei_printf("\n");
 8004b54:	4810      	ldr	r0, [pc, #64]	; (8004b98 <_ZL21fill_result_struct_i8PK10ei_impulseP19ei_impulse_result_tPaffb+0xb4>)
 8004b56:	f000 fea9 	bl	80058ac <_Z9ei_printfPKcz>
        }
        result->classification[ix].label = impulse->categories[ix];
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	4413      	add	r3, r2
 8004b66:	6819      	ldr	r1, [r3, #0]
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	69fa      	ldr	r2, [r7, #28]
 8004b6c:	3201      	adds	r2, #1
 8004b6e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
        result->classification[ix].value = value;
 8004b72:	693a      	ldr	r2, [r7, #16]
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	3301      	adds	r3, #1
 8004b78:	00db      	lsls	r3, r3, #3
 8004b7a:	4413      	add	r3, r2
 8004b7c:	3304      	adds	r3, #4
 8004b7e:	69ba      	ldr	r2, [r7, #24]
 8004b80:	601a      	str	r2, [r3, #0]
    for (uint32_t ix = 0; ix < impulse->label_count; ix++) {
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	3301      	adds	r3, #1
 8004b86:	61fb      	str	r3, [r7, #28]
 8004b88:	e7b9      	b.n	8004afe <_ZL21fill_result_struct_i8PK10ei_impulseP19ei_impulse_result_tPaffb+0x1a>
    }

    return EI_IMPULSE_OK;
 8004b8a:	2300      	movs	r3, #0
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3720      	adds	r7, #32
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}
 8004b94:	08033960 	.word	0x08033960
 8004b98:	08033968 	.word	0x08033968

08004b9c <_ZL22fill_result_struct_f32PK10ei_impulseP19ei_impulse_result_tPfb>:
 * Fill the result structure from an unquantized output tensor
 */
__attribute__((unused)) static EI_IMPULSE_ERROR fill_result_struct_f32(const ei_impulse_t *impulse,
                                                                       ei_impulse_result_t *result,
                                                                       float *data,
                                                                       bool debug) {
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b086      	sub	sp, #24
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	60f8      	str	r0, [r7, #12]
 8004ba4:	60b9      	str	r1, [r7, #8]
 8004ba6:	607a      	str	r2, [r7, #4]
 8004ba8:	70fb      	strb	r3, [r7, #3]
    for (uint32_t ix = 0; ix < impulse->label_count; ix++) {
 8004baa:	2300      	movs	r3, #0
 8004bac:	617b      	str	r3, [r7, #20]
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d232      	bcs.n	8004c20 <_ZL22fill_result_struct_f32PK10ei_impulseP19ei_impulse_result_tPfb+0x84>
        float value = data[ix];
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	4413      	add	r3, r2
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	613b      	str	r3, [r7, #16]

        if (debug) {
 8004bc6:	78fb      	ldrb	r3, [r7, #3]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d011      	beq.n	8004bf0 <_ZL22fill_result_struct_f32PK10ei_impulseP19ei_impulse_result_tPfb+0x54>
            ei_printf("%s:\t", impulse->categories[ix]);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	4413      	add	r3, r2
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4619      	mov	r1, r3
 8004bdc:	4813      	ldr	r0, [pc, #76]	; (8004c2c <_ZL22fill_result_struct_f32PK10ei_impulseP19ei_impulse_result_tPfb+0x90>)
 8004bde:	f000 fe65 	bl	80058ac <_Z9ei_printfPKcz>
            ei_printf_float(value);
 8004be2:	ed97 0a04 	vldr	s0, [r7, #16]
 8004be6:	f022 fd7f 	bl	80276e8 <_Z15ei_printf_floatf>
            ei_printf("\n");
 8004bea:	4811      	ldr	r0, [pc, #68]	; (8004c30 <_ZL22fill_result_struct_f32PK10ei_impulseP19ei_impulse_result_tPfb+0x94>)
 8004bec:	f000 fe5e 	bl	80058ac <_Z9ei_printfPKcz>
        }
        result->classification[ix].label = impulse->categories[ix];
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	4413      	add	r3, r2
 8004bfc:	6819      	ldr	r1, [r3, #0]
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	697a      	ldr	r2, [r7, #20]
 8004c02:	3201      	adds	r2, #1
 8004c04:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
        result->classification[ix].value = value;
 8004c08:	68ba      	ldr	r2, [r7, #8]
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	3301      	adds	r3, #1
 8004c0e:	00db      	lsls	r3, r3, #3
 8004c10:	4413      	add	r3, r2
 8004c12:	3304      	adds	r3, #4
 8004c14:	693a      	ldr	r2, [r7, #16]
 8004c16:	601a      	str	r2, [r3, #0]
    for (uint32_t ix = 0; ix < impulse->label_count; ix++) {
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	617b      	str	r3, [r7, #20]
 8004c1e:	e7c6      	b.n	8004bae <_ZL22fill_result_struct_f32PK10ei_impulseP19ei_impulse_result_tPfb+0x12>
    }

    return EI_IMPULSE_OK;
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3718      	adds	r7, #24
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	08033960 	.word	0x08033960
 8004c30:	08033968 	.word	0x08033968

08004c34 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE>:
 * @return  EI_IMPULSE_OK if successful
 */
static EI_IMPULSE_ERROR inference_tflite_setup(const ei_impulse_t *impulse, uint64_t *ctx_start_us, TfLiteTensor** input, TfLiteTensor** output,
    TfLiteTensor** output_labels,
    TfLiteTensor** output_scores,
    ei_unique_ptr_t& p_tensor_arena) {
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b086      	sub	sp, #24
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
 8004c40:	603b      	str	r3, [r7, #0]

    *ctx_start_us = ei_read_timer_us();
 8004c42:	f022 fd3d 	bl	80276c0 <_Z16ei_read_timer_usv>
 8004c46:	4602      	mov	r2, r0
 8004c48:	460b      	mov	r3, r1
 8004c4a:	68b9      	ldr	r1, [r7, #8]
 8004c4c:	e9c1 2300 	strd	r2, r3, [r1]

    TfLiteStatus init_status = trained_model_init(ei_aligned_calloc);
 8004c50:	486e      	ldr	r0, [pc, #440]	; (8004e0c <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1d8>)
 8004c52:	f029 fdcb 	bl	802e7ec <_Z18trained_model_initPFPvjjE>
 8004c56:	4603      	mov	r3, r0
 8004c58:	75fb      	strb	r3, [r7, #23]
    if (init_status != kTfLiteOk) {
 8004c5a:	7dfb      	ldrb	r3, [r7, #23]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d007      	beq.n	8004c70 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x3c>
        ei_printf("Failed to allocate TFLite arena (error code %d)\n", init_status);
 8004c60:	7dfb      	ldrb	r3, [r7, #23]
 8004c62:	4619      	mov	r1, r3
 8004c64:	486a      	ldr	r0, [pc, #424]	; (8004e10 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1dc>)
 8004c66:	f000 fe21 	bl	80058ac <_Z9ei_printfPKcz>
        return EI_IMPULSE_TFLITE_ARENA_ALLOC_FAILED;
 8004c6a:	f06f 0305 	mvn.w	r3, #5
 8004c6e:	e0c8      	b.n	8004e02 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1ce>
    }

    static bool tflite_first_run = true;

    *input = impulse->model_input(0);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c76:	2000      	movs	r0, #0
 8004c78:	4798      	blx	r3
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	601a      	str	r2, [r3, #0]
    *output = impulse->model_output(0);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c86:	2000      	movs	r0, #0
 8004c88:	4798      	blx	r3
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	601a      	str	r2, [r3, #0]

    if (impulse->object_detection_last_layer == EI_CLASSIFIER_LAST_LAYER_SSD) {
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f993 3048 	ldrsb.w	r3, [r3, #72]	; 0x48
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d115      	bne.n	8004cc6 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x92>
        *output_scores = impulse->model_output(impulse->tflite_output_score_tensor);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ca0:	68fa      	ldr	r2, [r7, #12]
 8004ca2:	f892 204a 	ldrb.w	r2, [r2, #74]	; 0x4a
 8004ca6:	4610      	mov	r0, r2
 8004ca8:	4798      	blx	r3
 8004caa:	4602      	mov	r2, r0
 8004cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cae:	601a      	str	r2, [r3, #0]
        *output_labels = impulse->model_output(impulse->tflite_output_labels_tensor);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	f892 2049 	ldrb.w	r2, [r2, #73]	; 0x49
 8004cbc:	4610      	mov	r0, r2
 8004cbe:	4798      	blx	r3
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	6a3b      	ldr	r3, [r7, #32]
 8004cc4:	601a      	str	r2, [r3, #0]
    }

    // Assert that our quantization parameters match the model
    if (tflite_first_run) {
 8004cc6:	4b53      	ldr	r3, [pc, #332]	; (8004e14 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1e0>)
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	f000 8098 	beq.w	8004e00 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1cc>
        assert((*input)->type == impulse->tflite_input_datatype);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	781a      	ldrb	r2, [r3, #0]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d005      	beq.n	8004cec <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0xb8>
 8004ce0:	4b4d      	ldr	r3, [pc, #308]	; (8004e18 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1e4>)
 8004ce2:	4a4e      	ldr	r2, [pc, #312]	; (8004e1c <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1e8>)
 8004ce4:	2159      	movs	r1, #89	; 0x59
 8004ce6:	484e      	ldr	r0, [pc, #312]	; (8004e20 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1ec>)
 8004ce8:	f02d f9d4 	bl	8032094 <__assert_func>
        assert((*output)->type == impulse->tflite_output_datatype);
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	781a      	ldrb	r2, [r3, #0]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d005      	beq.n	8004d08 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0xd4>
 8004cfc:	4b49      	ldr	r3, [pc, #292]	; (8004e24 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1f0>)
 8004cfe:	4a47      	ldr	r2, [pc, #284]	; (8004e1c <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1e8>)
 8004d00:	215a      	movs	r1, #90	; 0x5a
 8004d02:	4847      	ldr	r0, [pc, #284]	; (8004e20 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1ec>)
 8004d04:	f02d f9c6 	bl	8032094 <__assert_func>
        if (impulse->object_detection_last_layer == EI_CLASSIFIER_LAST_LAYER_SSD) {
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f993 3048 	ldrsb.w	r3, [r3, #72]	; 0x48
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d11b      	bne.n	8004d4a <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x116>
            assert((*output_scores)->type == impulse->tflite_output_datatype);
 8004d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	781a      	ldrb	r2, [r3, #0]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d005      	beq.n	8004d2e <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0xfa>
 8004d22:	4b41      	ldr	r3, [pc, #260]	; (8004e28 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1f4>)
 8004d24:	4a3d      	ldr	r2, [pc, #244]	; (8004e1c <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1e8>)
 8004d26:	215c      	movs	r1, #92	; 0x5c
 8004d28:	483d      	ldr	r0, [pc, #244]	; (8004e20 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1ec>)
 8004d2a:	f02d f9b3 	bl	8032094 <__assert_func>
            assert((*output_labels)->type == impulse->tflite_output_datatype);
 8004d2e:	6a3b      	ldr	r3, [r7, #32]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	781a      	ldrb	r2, [r3, #0]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d005      	beq.n	8004d4a <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x116>
 8004d3e:	4b3b      	ldr	r3, [pc, #236]	; (8004e2c <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1f8>)
 8004d40:	4a36      	ldr	r2, [pc, #216]	; (8004e1c <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1e8>)
 8004d42:	215d      	movs	r1, #93	; 0x5d
 8004d44:	4836      	ldr	r0, [pc, #216]	; (8004e20 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1ec>)
 8004d46:	f02d f9a5 	bl	8032094 <__assert_func>
        }
        if (impulse->tflite_input_quantized) {
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d026      	beq.n	8004da2 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x16e>
            assert((*input)->params.scale == impulse->tflite_input_scale);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	ed93 7a03 	vldr	s14, [r3, #12]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004d62:	eeb4 7a67 	vcmp.f32	s14, s15
 8004d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d6a:	d005      	beq.n	8004d78 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x144>
 8004d6c:	4b30      	ldr	r3, [pc, #192]	; (8004e30 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1fc>)
 8004d6e:	4a2b      	ldr	r2, [pc, #172]	; (8004e1c <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1e8>)
 8004d70:	2160      	movs	r1, #96	; 0x60
 8004d72:	482b      	ldr	r0, [pc, #172]	; (8004e20 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1ec>)
 8004d74:	f02d f98e 	bl	8032094 <__assert_func>
            assert((*input)->params.zero_point == impulse->tflite_input_zeropoint);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	ee07 3a90 	vmov	s15, r3
 8004d82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8004d8c:	eeb4 7a67 	vcmp.f32	s14, s15
 8004d90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d94:	d005      	beq.n	8004da2 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x16e>
 8004d96:	4b27      	ldr	r3, [pc, #156]	; (8004e34 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x200>)
 8004d98:	4a20      	ldr	r2, [pc, #128]	; (8004e1c <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1e8>)
 8004d9a:	2161      	movs	r1, #97	; 0x61
 8004d9c:	4820      	ldr	r0, [pc, #128]	; (8004e20 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1ec>)
 8004d9e:	f02d f979 	bl	8032094 <__assert_func>
        }
        if (impulse->tflite_output_quantized) {
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d026      	beq.n	8004dfa <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1c6>
            assert((*output)->params.scale == impulse->tflite_output_scale);
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	ed93 7a03 	vldr	s14, [r3, #12]
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8004dba:	eeb4 7a67 	vcmp.f32	s14, s15
 8004dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dc2:	d005      	beq.n	8004dd0 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x19c>
 8004dc4:	4b1c      	ldr	r3, [pc, #112]	; (8004e38 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x204>)
 8004dc6:	4a15      	ldr	r2, [pc, #84]	; (8004e1c <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1e8>)
 8004dc8:	2164      	movs	r1, #100	; 0x64
 8004dca:	4815      	ldr	r0, [pc, #84]	; (8004e20 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1ec>)
 8004dcc:	f02d f962 	bl	8032094 <__assert_func>
            assert((*output)->params.zero_point == impulse->tflite_output_zeropoint);
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	ee07 3a90 	vmov	s15, r3
 8004dda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8004de4:	eeb4 7a67 	vcmp.f32	s14, s15
 8004de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dec:	d005      	beq.n	8004dfa <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1c6>
 8004dee:	4b13      	ldr	r3, [pc, #76]	; (8004e3c <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x208>)
 8004df0:	4a0a      	ldr	r2, [pc, #40]	; (8004e1c <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1e8>)
 8004df2:	2165      	movs	r1, #101	; 0x65
 8004df4:	480a      	ldr	r0, [pc, #40]	; (8004e20 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1ec>)
 8004df6:	f02d f94d 	bl	8032094 <__assert_func>
        }
        tflite_first_run = false;
 8004dfa:	4b06      	ldr	r3, [pc, #24]	; (8004e14 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE+0x1e0>)
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	701a      	strb	r2, [r3, #0]
    }
    return EI_IMPULSE_OK;
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3718      	adds	r7, #24
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	080014d1 	.word	0x080014d1
 8004e10:	0803396c 	.word	0x0803396c
 8004e14:	20000048 	.word	0x20000048
 8004e18:	080339a0 	.word	0x080339a0
 8004e1c:	080339d4 	.word	0x080339d4
 8004e20:	08033a70 	.word	0x08033a70
 8004e24:	08033afc 	.word	0x08033afc
 8004e28:	08033b30 	.word	0x08033b30
 8004e2c:	08033b6c 	.word	0x08033b6c
 8004e30:	08033ba8 	.word	0x08033ba8
 8004e34:	08033be0 	.word	0x08033be0
 8004e38:	08033c20 	.word	0x08033c20
 8004e3c:	08033c58 	.word	0x08033c58

08004e40 <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb>:
    TfLiteTensor* output,
    TfLiteTensor* labels_tensor,
    TfLiteTensor* scores_tensor,
    uint8_t* tensor_arena,
    ei_impulse_result_t *result,
    bool debug) {
 8004e40:	b5b0      	push	{r4, r5, r7, lr}
 8004e42:	b08c      	sub	sp, #48	; 0x30
 8004e44:	af02      	add	r7, sp, #8
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	e9c7 2300 	strd	r2, r3, [r7]

    if(trained_model_invoke() != kTfLiteOk) {
 8004e4c:	f029 ff58 	bl	802ed00 <_Z20trained_model_invokev>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	bf14      	ite	ne
 8004e56:	2301      	movne	r3, #1
 8004e58:	2300      	moveq	r3, #0
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d002      	beq.n	8004e66 <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x26>
        return EI_IMPULSE_TFLITE_ERROR;
 8004e60:	f06f 0302 	mvn.w	r3, #2
 8004e64:	e0ea      	b.n	800503c <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x1fc>
    }

    uint64_t ctx_end_us = ei_read_timer_us();
 8004e66:	f022 fc2b 	bl	80276c0 <_Z16ei_read_timer_usv>
 8004e6a:	e9c7 0106 	strd	r0, r1, [r7, #24]

    result->timing.classification_us = ctx_end_us - ctx_start_us;
 8004e6e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004e72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e76:	1a84      	subs	r4, r0, r2
 8004e78:	eb61 0503 	sbc.w	r5, r1, r3
 8004e7c:	4622      	mov	r2, r4
 8004e7e:	462b      	mov	r3, r5
 8004e80:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004e82:	e9c1 233c 	strd	r2, r3, [r1, #240]	; 0xf0
    result->timing.classification = (int)(result->timing.classification_us / 1000);
 8004e86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e88:	e9d3 013c 	ldrd	r0, r1, [r3, #240]	; 0xf0
 8004e8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004e90:	f04f 0300 	mov.w	r3, #0
 8004e94:	f7fb ff02 	bl	8000c9c <__aeabi_ldivmod>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e9e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0

    // Read the predicted y value from the model's output tensor
    if (debug) {
 8004ea2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d006      	beq.n	8004eb8 <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x78>
        ei_printf("Predictions (time: %d ms.):\n", result->timing.classification);
 8004eaa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004eac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004eb0:	4619      	mov	r1, r3
 8004eb2:	4864      	ldr	r0, [pc, #400]	; (8005044 <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x204>)
 8004eb4:	f000 fcfa 	bl	80058ac <_Z9ei_printfPKcz>
    }

    EI_IMPULSE_ERROR fill_res = EI_IMPULSE_OK;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (impulse->object_detection) {
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d072      	beq.n	8004fae <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x16e>
        switch (impulse->object_detection_last_layer) {
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f993 3048 	ldrsb.w	r3, [r3, #72]	; 0x48
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	2b04      	cmp	r3, #4
 8004ed2:	d862      	bhi.n	8004f9a <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x15a>
 8004ed4:	a201      	add	r2, pc, #4	; (adr r2, 8004edc <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x9c>)
 8004ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eda:	bf00      	nop
 8004edc:	08004f67 	.word	0x08004f67
 8004ee0:	08004ef1 	.word	0x08004ef1
 8004ee4:	08004f73 	.word	0x08004f73
 8004ee8:	08004f87 	.word	0x08004f87
 8004eec:	08004f73 	.word	0x08004f73
            case EI_CLASSIFIER_LAST_LAYER_FOMO: {
                bool int8_output = output->type == TfLiteType::kTfLiteInt8;
 8004ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	2b09      	cmp	r3, #9
 8004ef6:	bf0c      	ite	eq
 8004ef8:	2301      	moveq	r3, #1
 8004efa:	2300      	movne	r3, #0
 8004efc:	75bb      	strb	r3, [r7, #22]
                if (int8_output) {
 8004efe:	7dbb      	ldrb	r3, [r7, #22]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d01e      	beq.n	8004f42 <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x102>
                    fill_res = fill_result_struct_i8_fomo(impulse, result, output->data.int8, output->params.zero_point, output->params.scale,
 8004f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f06:	685a      	ldr	r2, [r3, #4]
 8004f08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f0a:	691b      	ldr	r3, [r3, #16]
 8004f0c:	ee07 3a90 	vmov	s15, r3
 8004f10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f16:	ed93 7a03 	vldr	s14, [r3, #12]
                        (int)output->dims->data[1], (int)output->dims->data[2]);
 8004f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	6899      	ldr	r1, [r3, #8]
 8004f20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	68db      	ldr	r3, [r3, #12]
                    fill_res = fill_result_struct_i8_fomo(impulse, result, output->data.int8, output->params.zero_point, output->params.scale,
 8004f26:	9300      	str	r3, [sp, #0]
 8004f28:	460b      	mov	r3, r1
 8004f2a:	eef0 0a47 	vmov.f32	s1, s14
 8004f2e:	eeb0 0a67 	vmov.f32	s0, s15
 8004f32:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004f34:	68f8      	ldr	r0, [r7, #12]
 8004f36:	f7ff fdc1 	bl	8004abc <_ZL26fill_result_struct_i8_fomoPK10ei_impulseP19ei_impulse_result_tPaffii>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                }
                else {
                    fill_res = fill_result_struct_f32_fomo(impulse, result, output->data.f, (int)output->dims->data[1], (int)output->dims->data[2]);
                }
                break;
 8004f40:	e063      	b.n	800500a <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x1ca>
                    fill_res = fill_result_struct_f32_fomo(impulse, result, output->data.f, (int)output->dims->data[1], (int)output->dims->data[2]);
 8004f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f44:	685a      	ldr	r2, [r3, #4]
 8004f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	6899      	ldr	r1, [r3, #8]
 8004f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	9300      	str	r3, [sp, #0]
 8004f54:	460b      	mov	r3, r1
 8004f56:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004f58:	68f8      	ldr	r0, [r7, #12]
 8004f5a:	f7ff fda0 	bl	8004a9e <_ZL27fill_result_struct_f32_fomoPK10ei_impulseP19ei_impulse_result_tPfii>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                break;
 8004f64:	e051      	b.n	800500a <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x1ca>
            }
            case EI_CLASSIFIER_LAST_LAYER_SSD: {
                #if EI_CLASSIFIER_ENABLE_DETECTION_POSTPROCESS_OP
                    fill_res = fill_result_struct_f32_object_detection(impulse, result, tflite::post_process_boxes, tflite::post_process_scores, tflite::post_process_classes, debug);
                #else
                    ei_printf("ERR: Cannot run SSD model, EI_CLASSIFIER_ENABLE_DETECTION_POSTPROCESS_OP is disabled\n");
 8004f66:	4838      	ldr	r0, [pc, #224]	; (8005048 <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x208>)
 8004f68:	f000 fca0 	bl	80058ac <_Z9ei_printfPKcz>
                    return EI_IMPULSE_UNSUPPORTED_INFERENCING_ENGINE;
 8004f6c:	f06f 0309 	mvn.w	r3, #9
 8004f70:	e064      	b.n	800503c <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x1fc>
                break;
            }
            case EI_CLASSIFIER_LAST_LAYER_YOLOV5:
            case EI_CLASSIFIER_LAST_LAYER_YOLOV5_V5_DRPAI: {
                ei_printf("ERR: YOLOv5 models are not supported using EON Compiler, use full TFLite (%d)\n",
                    impulse->object_detection_last_layer);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	f993 3048 	ldrsb.w	r3, [r3, #72]	; 0x48
                ei_printf("ERR: YOLOv5 models are not supported using EON Compiler, use full TFLite (%d)\n",
 8004f78:	4619      	mov	r1, r3
 8004f7a:	4834      	ldr	r0, [pc, #208]	; (800504c <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x20c>)
 8004f7c:	f000 fc96 	bl	80058ac <_Z9ei_printfPKcz>
                return EI_IMPULSE_UNSUPPORTED_INFERENCING_ENGINE;
 8004f80:	f06f 0309 	mvn.w	r3, #9
 8004f84:	e05a      	b.n	800503c <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x1fc>
            }
            case EI_CLASSIFIER_LAST_LAYER_YOLOX: {
                ei_printf("ERR: YOLOX models are not supported using EON Compiler, use full TFLite (%d)\n",
                    impulse->object_detection_last_layer);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f993 3048 	ldrsb.w	r3, [r3, #72]	; 0x48
                ei_printf("ERR: YOLOX models are not supported using EON Compiler, use full TFLite (%d)\n",
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	4830      	ldr	r0, [pc, #192]	; (8005050 <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x210>)
 8004f90:	f000 fc8c 	bl	80058ac <_Z9ei_printfPKcz>
                return EI_IMPULSE_UNSUPPORTED_INFERENCING_ENGINE;
 8004f94:	f06f 0309 	mvn.w	r3, #9
 8004f98:	e050      	b.n	800503c <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x1fc>
            }
            default: {
                ei_printf("ERR: Unsupported object detection last layer (%d)\n",
                    impulse->object_detection_last_layer);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f993 3048 	ldrsb.w	r3, [r3, #72]	; 0x48
                ei_printf("ERR: Unsupported object detection last layer (%d)\n",
 8004fa0:	4619      	mov	r1, r3
 8004fa2:	482c      	ldr	r0, [pc, #176]	; (8005054 <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x214>)
 8004fa4:	f000 fc82 	bl	80058ac <_Z9ei_printfPKcz>
                return EI_IMPULSE_UNSUPPORTED_INFERENCING_ENGINE;
 8004fa8:	f06f 0309 	mvn.w	r3, #9
 8004fac:	e046      	b.n	800503c <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x1fc>
            }
        }
    }
    else {
        bool int8_output = output->type == TfLiteType::kTfLiteInt8;
 8004fae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	2b09      	cmp	r3, #9
 8004fb4:	bf0c      	ite	eq
 8004fb6:	2301      	moveq	r3, #1
 8004fb8:	2300      	movne	r3, #0
 8004fba:	75fb      	strb	r3, [r7, #23]
        if (int8_output) {
 8004fbc:	7dfb      	ldrb	r3, [r7, #23]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d018      	beq.n	8004ff4 <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x1b4>
            fill_res = fill_result_struct_i8(impulse, result, output->data.int8, output->params.zero_point, output->params.scale, debug);
 8004fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fc4:	685a      	ldr	r2, [r3, #4]
 8004fc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	ee07 3a90 	vmov	s15, r3
 8004fce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fd4:	ed93 7a03 	vldr	s14, [r3, #12]
 8004fd8:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8004fdc:	eef0 0a47 	vmov.f32	s1, s14
 8004fe0:	eeb0 0a67 	vmov.f32	s0, s15
 8004fe4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004fe6:	68f8      	ldr	r0, [r7, #12]
 8004fe8:	f7ff fd7c 	bl	8004ae4 <_ZL21fill_result_struct_i8PK10ei_impulseP19ei_impulse_result_tPaffb>
 8004fec:	4603      	mov	r3, r0
 8004fee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004ff2:	e00a      	b.n	800500a <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x1ca>
        }
        else {
            fill_res = fill_result_struct_f32(impulse, result, output->data.f, debug);
 8004ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8004ffc:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004ffe:	68f8      	ldr	r0, [r7, #12]
 8005000:	f7ff fdcc 	bl	8004b9c <_ZL22fill_result_struct_f32PK10ei_impulseP19ei_impulse_result_tPfb>
 8005004:	4603      	mov	r3, r0
 8005006:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    trained_model_reset(ei_aligned_free);
 800500a:	4813      	ldr	r0, [pc, #76]	; (8005058 <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x218>)
 800500c:	f029 feae 	bl	802ed6c <_Z19trained_model_resetPFvPvE>

    if (fill_res != EI_IMPULSE_OK) {
 8005010:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005014:	2b00      	cmp	r3, #0
 8005016:	d002      	beq.n	800501e <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x1de>
        return fill_res;
 8005018:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800501c:	e00e      	b.n	800503c <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x1fc>
    }

    if (ei_run_impulse_check_canceled() == EI_IMPULSE_CANCELED) {
 800501e:	f022 fb47 	bl	80276b0 <_Z29ei_run_impulse_check_canceledv>
 8005022:	4603      	mov	r3, r0
 8005024:	f113 0f02 	cmn.w	r3, #2
 8005028:	bf0c      	ite	eq
 800502a:	2301      	moveq	r3, #1
 800502c:	2300      	movne	r3, #0
 800502e:	b2db      	uxtb	r3, r3
 8005030:	2b00      	cmp	r3, #0
 8005032:	d002      	beq.n	800503a <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x1fa>
        return EI_IMPULSE_CANCELED;
 8005034:	f06f 0301 	mvn.w	r3, #1
 8005038:	e000      	b.n	800503c <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb+0x1fc>
    }

    return EI_IMPULSE_OK;
 800503a:	2300      	movs	r3, #0
}
 800503c:	4618      	mov	r0, r3
 800503e:	3728      	adds	r7, #40	; 0x28
 8005040:	46bd      	mov	sp, r7
 8005042:	bdb0      	pop	{r4, r5, r7, pc}
 8005044:	08033c9c 	.word	0x08033c9c
 8005048:	08033cbc 	.word	0x08033cbc
 800504c:	08033d14 	.word	0x08033d14
 8005050:	08033d64 	.word	0x08033d64
 8005054:	08033db4 	.word	0x08033db4
 8005058:	08001555 	.word	0x08001555

0800505c <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb>:
EI_IMPULSE_ERROR run_nn_inference(
    const ei_impulse_t *impulse,
    ei::matrix_t *fmatrix,
    ei_impulse_result_t *result,
    bool debug = false)
{
 800505c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8005060:	b09e      	sub	sp, #120	; 0x78
 8005062:	af06      	add	r7, sp, #24
 8005064:	6178      	str	r0, [r7, #20]
 8005066:	6139      	str	r1, [r7, #16]
 8005068:	60fa      	str	r2, [r7, #12]
 800506a:	72fb      	strb	r3, [r7, #11]
    TfLiteTensor* input;
    TfLiteTensor* output;
    TfLiteTensor* output_scores;
    TfLiteTensor* output_labels;

    uint64_t ctx_start_us = ei_read_timer_us();
 800506c:	f022 fb28 	bl	80276c0 <_Z16ei_read_timer_usv>
 8005070:	4602      	mov	r2, r0
 8005072:	460b      	mov	r3, r1
 8005074:	e9c7 2308 	strd	r2, r3, [r7, #32]
    ei_unique_ptr_t p_tensor_arena(nullptr, ei_aligned_free);
 8005078:	4b7b      	ldr	r3, [pc, #492]	; (8005268 <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x20c>)
 800507a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800507c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8005080:	f107 0318 	add.w	r3, r7, #24
 8005084:	2100      	movs	r1, #0
 8005086:	4618      	mov	r0, r3
 8005088:	f000 fde1 	bl	8005c4e <_ZNSt10unique_ptrIvPFvPvEEC1IS2_vEES0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOS7_E4typeE>

    EI_IMPULSE_ERROR init_res = inference_tflite_setup(impulse,
 800508c:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8005090:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005094:	f107 0120 	add.w	r1, r7, #32
 8005098:	f107 0318 	add.w	r3, r7, #24
 800509c:	9302      	str	r3, [sp, #8]
 800509e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80050a2:	9301      	str	r3, [sp, #4]
 80050a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80050a8:	9300      	str	r3, [sp, #0]
 80050aa:	4603      	mov	r3, r0
 80050ac:	6978      	ldr	r0, [r7, #20]
 80050ae:	f7ff fdc1 	bl	8004c34 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE>
 80050b2:	4603      	mov	r3, r0
 80050b4:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
        &input, &output,
        &output_labels,
        &output_scores,
        p_tensor_arena);

    if (init_res != EI_IMPULSE_OK) {
 80050b8:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d002      	beq.n	80050c6 <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x6a>
        return init_res;
 80050c0:	f997 4053 	ldrsb.w	r4, [r7, #83]	; 0x53
 80050c4:	e0c5      	b.n	8005252 <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x1f6>
    }

    uint8_t* tensor_arena = static_cast<uint8_t*>(p_tensor_arena.get());
 80050c6:	f107 0318 	add.w	r3, r7, #24
 80050ca:	4618      	mov	r0, r3
 80050cc:	f000 ff44 	bl	8005f58 <_ZNKSt10unique_ptrIvPFvPvEE3getEv>
 80050d0:	64f8      	str	r0, [r7, #76]	; 0x4c

    switch (input->type) {
 80050d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050d4:	781b      	ldrb	r3, [r3, #0]
 80050d6:	2b09      	cmp	r3, #9
 80050d8:	d022      	beq.n	8005120 <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0xc4>
 80050da:	2b09      	cmp	r3, #9
 80050dc:	f300 8083 	bgt.w	80051e6 <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x18a>
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d002      	beq.n	80050ea <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x8e>
 80050e4:	2b03      	cmp	r3, #3
 80050e6:	d051      	beq.n	800518c <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x130>
 80050e8:	e07d      	b.n	80051e6 <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x18a>
        case kTfLiteFloat32: {
            for (size_t ix = 0; ix < fmatrix->rows * fmatrix->cols; ix++) {
 80050ea:	2300      	movs	r3, #0
 80050ec:	65fb      	str	r3, [r7, #92]	; 0x5c
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	6892      	ldr	r2, [r2, #8]
 80050f6:	fb02 f303 	mul.w	r3, r2, r3
 80050fa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d27b      	bcs.n	80051f8 <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x19c>
                input->data.f[ix] = fmatrix->buffer[ix];
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	441a      	add	r2, r3
 800510a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800510c:	6859      	ldr	r1, [r3, #4]
 800510e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005110:	009b      	lsls	r3, r3, #2
 8005112:	440b      	add	r3, r1
 8005114:	6812      	ldr	r2, [r2, #0]
 8005116:	601a      	str	r2, [r3, #0]
            for (size_t ix = 0; ix < fmatrix->rows * fmatrix->cols; ix++) {
 8005118:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800511a:	3301      	adds	r3, #1
 800511c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800511e:	e7e6      	b.n	80050ee <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x92>
            }
            break;
        }
        case kTfLiteInt8: {
            for (size_t ix = 0; ix < fmatrix->rows * fmatrix->cols; ix++) {
 8005120:	2300      	movs	r3, #0
 8005122:	65bb      	str	r3, [r7, #88]	; 0x58
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	693a      	ldr	r2, [r7, #16]
 800512a:	6892      	ldr	r2, [r2, #8]
 800512c:	fb02 f303 	mul.w	r3, r2, r3
 8005130:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005132:	429a      	cmp	r2, r3
 8005134:	d262      	bcs.n	80051fc <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x1a0>
                float pixel = (float)fmatrix->buffer[ix];
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	4413      	add	r3, r2
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	64bb      	str	r3, [r7, #72]	; 0x48
                input->data.int8[ix] = static_cast<int8_t>(round(pixel / input->params.scale) + input->params.zero_point);
 8005144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005146:	edd3 7a03 	vldr	s15, [r3, #12]
 800514a:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800514e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005152:	eeb0 0a66 	vmov.f32	s0, s13
 8005156:	f7fc fb60 	bl	800181a <_ZSt5roundf>
 800515a:	eeb0 7a40 	vmov.f32	s14, s0
 800515e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005160:	691b      	ldr	r3, [r3, #16]
 8005162:	ee07 3a90 	vmov	s15, r3
 8005166:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800516a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800516e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005170:	685a      	ldr	r2, [r3, #4]
 8005172:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005174:	4413      	add	r3, r2
 8005176:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800517a:	edc7 7a01 	vstr	s15, [r7, #4]
 800517e:	793a      	ldrb	r2, [r7, #4]
 8005180:	b252      	sxtb	r2, r2
 8005182:	701a      	strb	r2, [r3, #0]
            for (size_t ix = 0; ix < fmatrix->rows * fmatrix->cols; ix++) {
 8005184:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005186:	3301      	adds	r3, #1
 8005188:	65bb      	str	r3, [r7, #88]	; 0x58
 800518a:	e7cb      	b.n	8005124 <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0xc8>
            }
            break;
        }
        case kTfLiteUInt8: {
            for (size_t ix = 0; ix < fmatrix->rows * fmatrix->cols; ix++) {
 800518c:	2300      	movs	r3, #0
 800518e:	657b      	str	r3, [r7, #84]	; 0x54
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	693a      	ldr	r2, [r7, #16]
 8005196:	6892      	ldr	r2, [r2, #8]
 8005198:	fb02 f303 	mul.w	r3, r2, r3
 800519c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800519e:	429a      	cmp	r2, r3
 80051a0:	d221      	bcs.n	80051e6 <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x18a>
                float pixel = (float)fmatrix->buffer[ix];
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	4413      	add	r3, r2
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	647b      	str	r3, [r7, #68]	; 0x44
                input->data.uint8[ix] = static_cast<uint8_t>((pixel / impulse->tflite_input_scale) + impulse->tflite_input_zeropoint);
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80051b6:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 80051ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80051c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80051c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051ca:	685a      	ldr	r2, [r3, #4]
 80051cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80051ce:	4413      	add	r3, r2
 80051d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051d4:	edc7 7a01 	vstr	s15, [r7, #4]
 80051d8:	793a      	ldrb	r2, [r7, #4]
 80051da:	b2d2      	uxtb	r2, r2
 80051dc:	701a      	strb	r2, [r3, #0]
            for (size_t ix = 0; ix < fmatrix->rows * fmatrix->cols; ix++) {
 80051de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80051e0:	3301      	adds	r3, #1
 80051e2:	657b      	str	r3, [r7, #84]	; 0x54
 80051e4:	e7d4      	b.n	8005190 <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x134>
            }
        }
        default: {
            ei_printf("ERR: Cannot handle input type (%d)\n", input->type);
 80051e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051e8:	781b      	ldrb	r3, [r3, #0]
 80051ea:	4619      	mov	r1, r3
 80051ec:	481f      	ldr	r0, [pc, #124]	; (800526c <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x210>)
 80051ee:	f000 fb5d 	bl	80058ac <_Z9ei_printfPKcz>
            return EI_IMPULSE_INPUT_TENSOR_WAS_NULL;
 80051f2:	f06f 040c 	mvn.w	r4, #12
 80051f6:	e02c      	b.n	8005252 <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x1f6>
            break;
 80051f8:	bf00      	nop
 80051fa:	e000      	b.n	80051fe <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x1a2>
            break;
 80051fc:	bf00      	nop
        }
    }

    EI_IMPULSE_ERROR run_res = inference_tflite_run(impulse, ctx_start_us,
 80051fe:	e9d7 bc08 	ldrd	fp, ip, [r7, #32]
 8005202:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005204:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005206:	6b3e      	ldr	r6, [r7, #48]	; 0x30
 8005208:	7afb      	ldrb	r3, [r7, #11]
 800520a:	9305      	str	r3, [sp, #20]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	9304      	str	r3, [sp, #16]
 8005210:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005212:	9303      	str	r3, [sp, #12]
 8005214:	9602      	str	r6, [sp, #8]
 8005216:	9001      	str	r0, [sp, #4]
 8005218:	9100      	str	r1, [sp, #0]
 800521a:	465a      	mov	r2, fp
 800521c:	4663      	mov	r3, ip
 800521e:	6978      	ldr	r0, [r7, #20]
 8005220:	f7ff fe0e 	bl	8004e40 <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb>
 8005224:	4603      	mov	r3, r0
 8005226:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
                                                    output, output_labels, output_scores,
                                                    tensor_arena, result, debug);

    result->timing.classification_us = ei_read_timer_us() - ctx_start_us;
 800522a:	f022 fa49 	bl	80276c0 <_Z16ei_read_timer_usv>
 800522e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005232:	1a84      	subs	r4, r0, r2
 8005234:	eb61 0503 	sbc.w	r5, r1, r3
 8005238:	4622      	mov	r2, r4
 800523a:	462b      	mov	r3, r5
 800523c:	68f9      	ldr	r1, [r7, #12]
 800523e:	e9c1 233c 	strd	r2, r3, [r1, #240]	; 0xf0

    if (run_res != EI_IMPULSE_OK) {
 8005242:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 8005246:	2b00      	cmp	r3, #0
 8005248:	d002      	beq.n	8005250 <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x1f4>
        return run_res;
 800524a:	f997 4043 	ldrsb.w	r4, [r7, #67]	; 0x43
 800524e:	e000      	b.n	8005252 <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb+0x1f6>
    }

    return EI_IMPULSE_OK;
 8005250:	2400      	movs	r4, #0
    ei_unique_ptr_t p_tensor_arena(nullptr, ei_aligned_free);
 8005252:	f107 0318 	add.w	r3, r7, #24
 8005256:	4618      	mov	r0, r3
 8005258:	f000 fd0e 	bl	8005c78 <_ZNSt10unique_ptrIvPFvPvEED1Ev>
}
 800525c:	4623      	mov	r3, r4
 800525e:	4618      	mov	r0, r3
 8005260:	3760      	adds	r7, #96	; 0x60
 8005262:	46bd      	mov	sp, r7
 8005264:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8005268:	08001555 	.word	0x08001555
 800526c:	08033de8 	.word	0x08033de8

08005270 <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb>:
 */
EI_IMPULSE_ERROR run_nn_inference_image_quantized(
    const ei_impulse_t *impulse,
    signal_t *signal,
    ei_impulse_result_t *result,
    bool debug = false) {
 8005270:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005274:	b0a1      	sub	sp, #132	; 0x84
 8005276:	af06      	add	r7, sp, #24
 8005278:	6178      	str	r0, [r7, #20]
 800527a:	6139      	str	r1, [r7, #16]
 800527c:	60fa      	str	r2, [r7, #12]
 800527e:	72fb      	strb	r3, [r7, #11]

    memset(result, 0, sizeof(ei_impulse_result_t));
 8005280:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005284:	2100      	movs	r1, #0
 8005286:	68f8      	ldr	r0, [r7, #12]
 8005288:	f02c ffa2 	bl	80321d0 <memset>
    TfLiteTensor* input;
    TfLiteTensor* output;
    TfLiteTensor* output_scores;
    TfLiteTensor* output_labels;

    ei_unique_ptr_t p_tensor_arena(nullptr, ei_aligned_free);
 800528c:	4b7b      	ldr	r3, [pc, #492]	; (800547c <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x20c>)
 800528e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005290:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8005294:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005298:	2100      	movs	r1, #0
 800529a:	4618      	mov	r0, r3
 800529c:	f000 fcd7 	bl	8005c4e <_ZNSt10unique_ptrIvPFvPvEEC1IS2_vEES0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOS7_E4typeE>

    EI_IMPULSE_ERROR init_res = inference_tflite_setup(impulse,
 80052a0:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80052a4:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80052a8:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80052ac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80052b0:	9302      	str	r3, [sp, #8]
 80052b2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80052b6:	9301      	str	r3, [sp, #4]
 80052b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80052bc:	9300      	str	r3, [sp, #0]
 80052be:	4603      	mov	r3, r0
 80052c0:	6978      	ldr	r0, [r7, #20]
 80052c2:	f7ff fcb7 	bl	8004c34 <_ZL22inference_tflite_setupPK10ei_impulsePyPP12TfLiteTensorS5_S5_S5_RSt10unique_ptrIvPFvPvEE>
 80052c6:	4603      	mov	r3, r0
 80052c8:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
        &ctx_start_us, &input, &output,
        &output_labels,
        &output_scores,
        p_tensor_arena);
    if (init_res != EI_IMPULSE_OK) {
 80052cc:	f997 3063 	ldrsb.w	r3, [r7, #99]	; 0x63
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d002      	beq.n	80052da <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x6a>
        return init_res;
 80052d4:	f997 4063 	ldrsb.w	r4, [r7, #99]	; 0x63
 80052d8:	e0c4      	b.n	8005464 <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x1f4>
    }

    if (input->type != TfLiteType::kTfLiteInt8) {
 80052da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052dc:	781b      	ldrb	r3, [r3, #0]
 80052de:	2b09      	cmp	r3, #9
 80052e0:	d002      	beq.n	80052e8 <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x78>
        return EI_IMPULSE_ONLY_SUPPORTED_FOR_IMAGES;
 80052e2:	f06f 0408 	mvn.w	r4, #8
 80052e6:	e0bd      	b.n	8005464 <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x1f4>
    }

    uint64_t dsp_start_us = ei_read_timer_us();
 80052e8:	f022 f9ea 	bl	80276c0 <_Z16ei_read_timer_usv>
 80052ec:	e9c7 0116 	strd	r0, r1, [r7, #88]	; 0x58

    // features matrix maps around the input tensor to not allocate any memory
    ei::matrix_i8_t features_matrix(1, impulse->nn_input_frame_size, input->data.int8);
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	691a      	ldr	r2, [r3, #16]
 80052f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	f107 0018 	add.w	r0, r7, #24
 80052fc:	2101      	movs	r1, #1
 80052fe:	f7fc f9d6 	bl	80016ae <_ZN2ei12ei_matrix_i8C1EmmPa>

    // run DSP process and quantize automatically
    int ret = extract_image_features_quantized(impulse, signal, &features_matrix, ei_dsp_blocks[0].config, impulse->frequency);
 8005302:	4b5f      	ldr	r3, [pc, #380]	; (8005480 <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x210>)
 8005304:	6899      	ldr	r1, [r3, #8]
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800530c:	f107 0218 	add.w	r2, r7, #24
 8005310:	eeb0 0a67 	vmov.f32	s0, s15
 8005314:	460b      	mov	r3, r1
 8005316:	6939      	ldr	r1, [r7, #16]
 8005318:	6978      	ldr	r0, [r7, #20]
 800531a:	f7ff f8af 	bl	800447c <_ZN12_GLOBAL__N_132extract_image_features_quantizedEPK10ei_impulsePN2ei11ei_signal_tEPNS3_12ei_matrix_i8EPvf>
 800531e:	6578      	str	r0, [r7, #84]	; 0x54
    if (ret != EIDSP_OK) {
 8005320:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005322:	2b00      	cmp	r3, #0
 8005324:	d006      	beq.n	8005334 <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0xc4>
        ei_printf("ERR: Failed to run DSP process (%d)\n", ret);
 8005326:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005328:	4856      	ldr	r0, [pc, #344]	; (8005484 <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x214>)
 800532a:	f000 fabf 	bl	80058ac <_Z9ei_printfPKcz>
        return EI_IMPULSE_DSP_ERROR;
 800532e:	f06f 0404 	mvn.w	r4, #4
 8005332:	e092      	b.n	800545a <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x1ea>
    }

    if (ei_run_impulse_check_canceled() == EI_IMPULSE_CANCELED) {
 8005334:	f022 f9bc 	bl	80276b0 <_Z29ei_run_impulse_check_canceledv>
 8005338:	4603      	mov	r3, r0
 800533a:	f113 0f02 	cmn.w	r3, #2
 800533e:	bf0c      	ite	eq
 8005340:	2301      	moveq	r3, #1
 8005342:	2300      	movne	r3, #0
 8005344:	b2db      	uxtb	r3, r3
 8005346:	2b00      	cmp	r3, #0
 8005348:	d002      	beq.n	8005350 <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0xe0>
        return EI_IMPULSE_CANCELED;
 800534a:	f06f 0401 	mvn.w	r4, #1
 800534e:	e084      	b.n	800545a <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x1ea>
    }

    result->timing.dsp_us = ei_read_timer_us() - dsp_start_us;
 8005350:	f022 f9b6 	bl	80276c0 <_Z16ei_read_timer_usv>
 8005354:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005358:	ebb0 0802 	subs.w	r8, r0, r2
 800535c:	eb61 0903 	sbc.w	r9, r1, r3
 8005360:	4642      	mov	r2, r8
 8005362:	464b      	mov	r3, r9
 8005364:	68f9      	ldr	r1, [r7, #12]
 8005366:	e9c1 233a 	strd	r2, r3, [r1, #232]	; 0xe8
    result->timing.dsp = (int)(result->timing.dsp_us / 1000);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	e9d3 013a 	ldrd	r0, r1, [r3, #232]	; 0xe8
 8005370:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005374:	f04f 0300 	mov.w	r3, #0
 8005378:	f7fb fc90 	bl	8000c9c <__aeabi_ldivmod>
 800537c:	4602      	mov	r2, r0
 800537e:	460b      	mov	r3, r1
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

    if (debug) {
 8005386:	7afb      	ldrb	r3, [r7, #11]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d02d      	beq.n	80053e8 <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x178>
        ei_printf("Features (%d ms.): ", result->timing.dsp);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005392:	4619      	mov	r1, r3
 8005394:	483c      	ldr	r0, [pc, #240]	; (8005488 <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x218>)
 8005396:	f000 fa89 	bl	80058ac <_Z9ei_printfPKcz>
        for (size_t ix = 0; ix < features_matrix.cols; ix++) {
 800539a:	2300      	movs	r3, #0
 800539c:	667b      	str	r3, [r7, #100]	; 0x64
 800539e:	6a3b      	ldr	r3, [r7, #32]
 80053a0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d21d      	bcs.n	80053e2 <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x172>
            ei_printf_float((features_matrix.buffer[ix] - impulse->tflite_input_zeropoint) * impulse->tflite_input_scale);
 80053a6:	69ba      	ldr	r2, [r7, #24]
 80053a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053aa:	4413      	add	r3, r2
 80053ac:	f993 3000 	ldrsb.w	r3, [r3]
 80053b0:	ee07 3a90 	vmov	s15, r3
 80053b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80053be:	ee37 7a67 	vsub.f32	s14, s14, s15
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80053c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053cc:	eeb0 0a67 	vmov.f32	s0, s15
 80053d0:	f022 f98a 	bl	80276e8 <_Z15ei_printf_floatf>
            ei_printf(" ");
 80053d4:	482d      	ldr	r0, [pc, #180]	; (800548c <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x21c>)
 80053d6:	f000 fa69 	bl	80058ac <_Z9ei_printfPKcz>
        for (size_t ix = 0; ix < features_matrix.cols; ix++) {
 80053da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053dc:	3301      	adds	r3, #1
 80053de:	667b      	str	r3, [r7, #100]	; 0x64
 80053e0:	e7dd      	b.n	800539e <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x12e>
        }
        ei_printf("\n");
 80053e2:	482b      	ldr	r0, [pc, #172]	; (8005490 <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x220>)
 80053e4:	f000 fa62 	bl	80058ac <_Z9ei_printfPKcz>
    }

    ctx_start_us = ei_read_timer_us();
 80053e8:	f022 f96a 	bl	80276c0 <_Z16ei_read_timer_usv>
 80053ec:	4602      	mov	r2, r0
 80053ee:	460b      	mov	r3, r1
 80053f0:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

    EI_IMPULSE_ERROR run_res = inference_tflite_run(impulse,
 80053f4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80053f8:	6bbe      	ldr	r6, [r7, #56]	; 0x38
 80053fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053fc:	607b      	str	r3, [r7, #4]
 80053fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005400:	603a      	str	r2, [r7, #0]
        ctx_start_us,
        output,
        output_labels,
        output_scores,
        static_cast<uint8_t*>(p_tensor_arena.get()),
 8005402:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005406:	4618      	mov	r0, r3
 8005408:	f000 fda6 	bl	8005f58 <_ZNKSt10unique_ptrIvPFvPvEE3getEv>
 800540c:	4602      	mov	r2, r0
    EI_IMPULSE_ERROR run_res = inference_tflite_run(impulse,
 800540e:	7afb      	ldrb	r3, [r7, #11]
 8005410:	9305      	str	r3, [sp, #20]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	9304      	str	r3, [sp, #16]
 8005416:	9203      	str	r2, [sp, #12]
 8005418:	683a      	ldr	r2, [r7, #0]
 800541a:	9202      	str	r2, [sp, #8]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	9301      	str	r3, [sp, #4]
 8005420:	9600      	str	r6, [sp, #0]
 8005422:	4642      	mov	r2, r8
 8005424:	464b      	mov	r3, r9
 8005426:	6978      	ldr	r0, [r7, #20]
 8005428:	f7ff fd0a 	bl	8004e40 <_ZL20inference_tflite_runPK10ei_impulseyP12TfLiteTensorS3_S3_PhP19ei_impulse_result_tb>
 800542c:	4603      	mov	r3, r0
 800542e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
        result, debug);

    if (run_res != EI_IMPULSE_OK) {
 8005432:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8005436:	2b00      	cmp	r3, #0
 8005438:	d002      	beq.n	8005440 <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x1d0>
        return run_res;
 800543a:	f997 4053 	ldrsb.w	r4, [r7, #83]	; 0x53
 800543e:	e00c      	b.n	800545a <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb+0x1ea>
    }

    result->timing.classification_us = ei_read_timer_us() - ctx_start_us;
 8005440:	f022 f93e 	bl	80276c0 <_Z16ei_read_timer_usv>
 8005444:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005448:	1a84      	subs	r4, r0, r2
 800544a:	eb61 0503 	sbc.w	r5, r1, r3
 800544e:	4622      	mov	r2, r4
 8005450:	462b      	mov	r3, r5
 8005452:	68f9      	ldr	r1, [r7, #12]
 8005454:	e9c1 233c 	strd	r2, r3, [r1, #240]	; 0xf0

    return EI_IMPULSE_OK;
 8005458:	2400      	movs	r4, #0
    ei::matrix_i8_t features_matrix(1, impulse->nn_input_frame_size, input->data.int8);
 800545a:	f107 0318 	add.w	r3, r7, #24
 800545e:	4618      	mov	r0, r3
 8005460:	f7fc f94f 	bl	8001702 <_ZN2ei12ei_matrix_i8D1Ev>
    ei_unique_ptr_t p_tensor_arena(nullptr, ei_aligned_free);
 8005464:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005468:	4618      	mov	r0, r3
 800546a:	f000 fc05 	bl	8005c78 <_ZNSt10unique_ptrIvPFvPvEED1Ev>
}
 800546e:	4623      	mov	r3, r4
 8005470:	4618      	mov	r0, r3
 8005472:	376c      	adds	r7, #108	; 0x6c
 8005474:	46bd      	mov	sp, r7
 8005476:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800547a:	bf00      	nop
 800547c:	08001555 	.word	0x08001555
 8005480:	20000034 	.word	0x20000034
 8005484:	08033e0c 	.word	0x08033e0c
 8005488:	08033e34 	.word	0x08033e34
 800548c:	08033e48 	.word	0x08033e48
 8005490:	08033968 	.word	0x08033968

08005494 <run_inference>:
extern "C" EI_IMPULSE_ERROR run_inference(
    const ei_impulse_t *impulse,
    ei::matrix_t *fmatrix,
    ei_impulse_result_t *result,
    bool debug = false)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b086      	sub	sp, #24
 8005498:	af00      	add	r7, sp, #0
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	60b9      	str	r1, [r7, #8]
 800549e:	607a      	str	r2, [r7, #4]
 80054a0:	70fb      	strb	r3, [r7, #3]
#if (EI_CLASSIFIER_INFERENCING_ENGINE != EI_CLASSIFIER_NONE && EI_CLASSIFIER_INFERENCING_ENGINE != EI_CLASSIFIER_DRPAI)
    EI_IMPULSE_ERROR nn_res = run_nn_inference(impulse, fmatrix, result, debug);
 80054a2:	78fb      	ldrb	r3, [r7, #3]
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	68b9      	ldr	r1, [r7, #8]
 80054a8:	68f8      	ldr	r0, [r7, #12]
 80054aa:	f7ff fdd7 	bl	800505c <_Z16run_nn_inferencePK10ei_impulsePN2ei9ei_matrixEP19ei_impulse_result_tb>
 80054ae:	4603      	mov	r3, r0
 80054b0:	75fb      	strb	r3, [r7, #23]
    if (nn_res != EI_IMPULSE_OK) {
 80054b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d002      	beq.n	80054c0 <run_inference+0x2c>
        return nn_res;
 80054ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80054be:	e00e      	b.n	80054de <run_inference+0x4a>
            return anomaly_res;
        }
    }
#endif

    if (ei_run_impulse_check_canceled() == EI_IMPULSE_CANCELED) {
 80054c0:	f022 f8f6 	bl	80276b0 <_Z29ei_run_impulse_check_canceledv>
 80054c4:	4603      	mov	r3, r0
 80054c6:	f113 0f02 	cmn.w	r3, #2
 80054ca:	bf0c      	ite	eq
 80054cc:	2301      	moveq	r3, #1
 80054ce:	2300      	movne	r3, #0
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d002      	beq.n	80054dc <run_inference+0x48>
        return EI_IMPULSE_CANCELED;
 80054d6:	f06f 0301 	mvn.w	r3, #1
 80054da:	e000      	b.n	80054de <run_inference+0x4a>
    }

    return EI_IMPULSE_OK;
 80054dc:	2300      	movs	r3, #0
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3718      	adds	r7, #24
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}

080054e6 <_ZN14SignalWithAxesD1Ev>:
class SignalWithAxes {
 80054e6:	b580      	push	{r7, lr}
 80054e8:	b082      	sub	sp, #8
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	6078      	str	r0, [r7, #4]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	3310      	adds	r3, #16
 80054f2:	4618      	mov	r0, r3
 80054f4:	f7fe fd67 	bl	8003fc6 <_ZN2ei11ei_signal_tD1Ev>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4618      	mov	r0, r3
 80054fc:	3708      	adds	r7, #8
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
	...

08005504 <process_impulse>:
 */
extern "C" EI_IMPULSE_ERROR process_impulse(const ei_impulse_t *impulse,
                                            signal_t *signal,
                                            ei_impulse_result_t *result,
                                            bool debug = false)
{
 8005504:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005508:	b0a5      	sub	sp, #148	; 0x94
 800550a:	af02      	add	r7, sp, #8
 800550c:	60f8      	str	r0, [r7, #12]
 800550e:	60b9      	str	r1, [r7, #8]
 8005510:	607a      	str	r2, [r7, #4]
 8005512:	70fb      	strb	r3, [r7, #3]
 8005514:	2600      	movs	r6, #0

#if (EI_CLASSIFIER_TFLITE_INPUT_QUANTIZED == 1 && (EI_CLASSIFIER_INFERENCING_ENGINE == EI_CLASSIFIER_TFLITE || EI_CLASSIFIER_INFERENCING_ENGINE == EI_CLASSIFIER_TENSAIFLOW)) || EI_CLASSIFIER_INFERENCING_ENGINE == EI_CLASSIFIER_DRPAI
    // Shortcut for quantized image models
    if (can_run_classifier_image_quantized(impulse) == EI_IMPULSE_OK) {
 8005516:	68f8      	ldr	r0, [r7, #12]
 8005518:	f000 f928 	bl	800576c <_ZN12_GLOBAL__N_1L34can_run_classifier_image_quantizedEPK10ei_impulse>
 800551c:	4603      	mov	r3, r0
 800551e:	2b00      	cmp	r3, #0
 8005520:	bf0c      	ite	eq
 8005522:	2301      	moveq	r3, #1
 8005524:	2300      	movne	r3, #0
 8005526:	b2db      	uxtb	r3, r3
 8005528:	2b00      	cmp	r3, #0
 800552a:	d008      	beq.n	800553e <process_impulse+0x3a>
        return run_classifier_image_quantized(impulse, signal, result, debug);
 800552c:	78fb      	ldrb	r3, [r7, #3]
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	68b9      	ldr	r1, [r7, #8]
 8005532:	68f8      	ldr	r0, [r7, #12]
 8005534:	f000 f954 	bl	80057e0 <run_classifier_image_quantized>
 8005538:	4603      	mov	r3, r0
 800553a:	461e      	mov	r6, r3
 800553c:	e0ef      	b.n	800571e <process_impulse+0x21a>
    }
#endif

    memset(result, 0, sizeof(ei_impulse_result_t));
 800553e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005542:	2100      	movs	r1, #0
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f02c fe43 	bl	80321d0 <memset>

    ei::matrix_t features_matrix(1, impulse->nn_input_frame_size);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	691a      	ldr	r2, [r3, #16]
 800554e:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8005552:	2300      	movs	r3, #0
 8005554:	2101      	movs	r1, #1
 8005556:	f7fc f869 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>

    uint64_t dsp_start_us = ei_read_timer_us();
 800555a:	f022 f8b1 	bl	80276c0 <_Z16ei_read_timer_usv>
 800555e:	e9c7 011c 	strd	r0, r1, [r7, #112]	; 0x70

    size_t out_features_index = 0;
 8005562:	2300      	movs	r3, #0
 8005564:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

    for (size_t ix = 0; ix < impulse->dsp_blocks_size; ix++) {
 8005568:	2300      	movs	r3, #0
 800556a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005572:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005576:	429a      	cmp	r2, r3
 8005578:	d27c      	bcs.n	8005674 <process_impulse+0x170>
        ei_model_dsp_t block = impulse->dsp_blocks[ix];
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800557e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005582:	4613      	mov	r3, r2
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	4413      	add	r3, r2
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	440b      	add	r3, r1
 800558c:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8005590:	461d      	mov	r5, r3
 8005592:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005594:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005596:	682b      	ldr	r3, [r5, #0]
 8005598:	6023      	str	r3, [r4, #0]

        if (out_features_index + block.n_output_features > impulse->nn_input_frame_size) {
 800559a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800559c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80055a0:	441a      	add	r2, r3
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d905      	bls.n	80055b6 <process_impulse+0xb2>
            ei_printf("ERR: Would write outside feature buffer\n");
 80055aa:	4860      	ldr	r0, [pc, #384]	; (800572c <process_impulse+0x228>)
 80055ac:	f000 f97e 	bl	80058ac <_Z9ei_printfPKcz>
            return EI_IMPULSE_DSP_ERROR;
 80055b0:	f06f 0604 	mvn.w	r6, #4
 80055b4:	e0ad      	b.n	8005712 <process_impulse+0x20e>
        }

        ei::matrix_t fm(1, block.n_output_features, features_matrix.buffer + out_features_index);
 80055b6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80055b8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80055ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	4413      	add	r3, r2
 80055c2:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80055c6:	460a      	mov	r2, r1
 80055c8:	2101      	movs	r1, #1
 80055ca:	f7fc f82f 	bl	800162c <_ZN2ei9ei_matrixC1EmmPf>
            ei_printf("ERR: EIDSP_SIGNAL_C_FN_POINTER can only be used when all axes are selected for DSP blocks\n");
            return EI_IMPULSE_DSP_ERROR;
        }
        int ret = block.extract_fn(signal, &fm, block.config, impulse->frequency);
#else
        SignalWithAxes swa(signal, block.axes, block.axes_size, impulse);
 80055ce:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80055d0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80055d2:	f107 0014 	add.w	r0, r7, #20
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	9300      	str	r3, [sp, #0]
 80055da:	460b      	mov	r3, r1
 80055dc:	68b9      	ldr	r1, [r7, #8]
 80055de:	f7ff f9a9 	bl	8004934 <_ZN14SignalWithAxesC1EPN2ei11ei_signal_tEPhjPK10ei_impulse>
        int ret = block.extract_fn(swa.get_signal(), &fm, block.config, impulse->frequency);
 80055e2:	6cfc      	ldr	r4, [r7, #76]	; 0x4c
 80055e4:	f107 0314 	add.w	r3, r7, #20
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7ff f9d3 	bl	8004994 <_ZN14SignalWithAxes10get_signalEv>
 80055ee:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80055f6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80055fa:	eeb0 0a67 	vmov.f32	s0, s15
 80055fe:	4619      	mov	r1, r3
 8005600:	47a0      	blx	r4
 8005602:	66f8      	str	r0, [r7, #108]	; 0x6c
#endif

        if (ret != EIDSP_OK) {
 8005604:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005606:	2b00      	cmp	r3, #0
 8005608:	d007      	beq.n	800561a <process_impulse+0x116>
            ei_printf("ERR: Failed to run DSP process (%d)\n", ret);
 800560a:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800560c:	4848      	ldr	r0, [pc, #288]	; (8005730 <process_impulse+0x22c>)
 800560e:	f000 f94d 	bl	80058ac <_Z9ei_printfPKcz>
            return EI_IMPULSE_DSP_ERROR;
 8005612:	f06f 0604 	mvn.w	r6, #4
 8005616:	2400      	movs	r4, #0
 8005618:	e015      	b.n	8005646 <process_impulse+0x142>
        }

        if (ei_run_impulse_check_canceled() == EI_IMPULSE_CANCELED) {
 800561a:	f022 f849 	bl	80276b0 <_Z29ei_run_impulse_check_canceledv>
 800561e:	4603      	mov	r3, r0
 8005620:	f113 0f02 	cmn.w	r3, #2
 8005624:	bf0c      	ite	eq
 8005626:	2301      	moveq	r3, #1
 8005628:	2300      	movne	r3, #0
 800562a:	b2db      	uxtb	r3, r3
 800562c:	2b00      	cmp	r3, #0
 800562e:	d003      	beq.n	8005638 <process_impulse+0x134>
            return EI_IMPULSE_CANCELED;
 8005630:	f06f 0601 	mvn.w	r6, #1
 8005634:	2400      	movs	r4, #0
 8005636:	e006      	b.n	8005646 <process_impulse+0x142>
        }

        out_features_index += block.n_output_features;
 8005638:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800563a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800563e:	4413      	add	r3, r2
 8005640:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005644:	2401      	movs	r4, #1
 8005646:	f107 0314 	add.w	r3, r7, #20
 800564a:	4618      	mov	r0, r3
 800564c:	f7ff ff4b 	bl	80054e6 <_ZN14SignalWithAxesD1Ev>
 8005650:	2c01      	cmp	r4, #1
 8005652:	d001      	beq.n	8005658 <process_impulse+0x154>
 8005654:	2400      	movs	r4, #0
 8005656:	e000      	b.n	800565a <process_impulse+0x156>
 8005658:	2401      	movs	r4, #1
 800565a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800565e:	4618      	mov	r0, r3
 8005660:	f7fc f80f 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>
 8005664:	2c01      	cmp	r4, #1
 8005666:	d154      	bne.n	8005712 <process_impulse+0x20e>
    for (size_t ix = 0; ix < impulse->dsp_blocks_size; ix++) {
 8005668:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800566c:	3301      	adds	r3, #1
 800566e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005672:	e77c      	b.n	800556e <process_impulse+0x6a>
    }

    result->timing.dsp_us = ei_read_timer_us() - dsp_start_us;
 8005674:	f022 f824 	bl	80276c0 <_Z16ei_read_timer_usv>
 8005678:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800567c:	ebb0 0802 	subs.w	r8, r0, r2
 8005680:	eb61 0903 	sbc.w	r9, r1, r3
 8005684:	4642      	mov	r2, r8
 8005686:	464b      	mov	r3, r9
 8005688:	6879      	ldr	r1, [r7, #4]
 800568a:	e9c1 233a 	strd	r2, r3, [r1, #232]	; 0xe8
    result->timing.dsp = (int)(result->timing.dsp_us / 1000);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	e9d3 013a 	ldrd	r0, r1, [r3, #232]	; 0xe8
 8005694:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005698:	f04f 0300 	mov.w	r3, #0
 800569c:	f7fb fafe 	bl	8000c9c <__aeabi_ldivmod>
 80056a0:	4602      	mov	r2, r0
 80056a2:	460b      	mov	r3, r1
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

    if (debug) {
 80056aa:	78fb      	ldrb	r3, [r7, #3]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d020      	beq.n	80056f2 <process_impulse+0x1ee>
        ei_printf("Features (%d ms.): ", result->timing.dsp);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80056b6:	4619      	mov	r1, r3
 80056b8:	481e      	ldr	r0, [pc, #120]	; (8005734 <process_impulse+0x230>)
 80056ba:	f000 f8f7 	bl	80058ac <_Z9ei_printfPKcz>
        for (size_t ix = 0; ix < features_matrix.cols; ix++) {
 80056be:	2300      	movs	r3, #0
 80056c0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80056c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056c4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d210      	bcs.n	80056ec <process_impulse+0x1e8>
            ei_printf_float(features_matrix.buffer[ix]);
 80056ca:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80056cc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	4413      	add	r3, r2
 80056d2:	edd3 7a00 	vldr	s15, [r3]
 80056d6:	eeb0 0a67 	vmov.f32	s0, s15
 80056da:	f022 f805 	bl	80276e8 <_Z15ei_printf_floatf>
            ei_printf(" ");
 80056de:	4816      	ldr	r0, [pc, #88]	; (8005738 <process_impulse+0x234>)
 80056e0:	f000 f8e4 	bl	80058ac <_Z9ei_printfPKcz>
        for (size_t ix = 0; ix < features_matrix.cols; ix++) {
 80056e4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80056e6:	3301      	adds	r3, #1
 80056e8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80056ea:	e7ea      	b.n	80056c2 <process_impulse+0x1be>
        }
        ei_printf("\n");
 80056ec:	4813      	ldr	r0, [pc, #76]	; (800573c <process_impulse+0x238>)
 80056ee:	f000 f8dd 	bl	80058ac <_Z9ei_printfPKcz>
    }

    if (debug) {
 80056f2:	78fb      	ldrb	r3, [r7, #3]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d002      	beq.n	80056fe <process_impulse+0x1fa>
        ei_printf("Running impulse...\n");
 80056f8:	4811      	ldr	r0, [pc, #68]	; (8005740 <process_impulse+0x23c>)
 80056fa:	f000 f8d7 	bl	80058ac <_Z9ei_printfPKcz>
    }

    return run_inference(impulse, &features_matrix, result, debug);
 80056fe:	78fb      	ldrb	r3, [r7, #3]
 8005700:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	68f8      	ldr	r0, [r7, #12]
 8005708:	f7ff fec4 	bl	8005494 <run_inference>
 800570c:	4603      	mov	r3, r0
 800570e:	461e      	mov	r6, r3
 8005710:	e000      	b.n	8005714 <process_impulse+0x210>
            return EI_IMPULSE_DSP_ERROR;
 8005712:	bf00      	nop
    ei::matrix_t features_matrix(1, impulse->nn_input_frame_size);
 8005714:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005718:	4618      	mov	r0, r3
 800571a:	f7fb ffb2 	bl	8001682 <_ZN2ei9ei_matrixD1Ev>

}
 800571e:	4633      	mov	r3, r6
 8005720:	4618      	mov	r0, r3
 8005722:	378c      	adds	r7, #140	; 0x8c
 8005724:	46bd      	mov	sp, r7
 8005726:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800572a:	bf00      	nop
 800572c:	08033e4c 	.word	0x08033e4c
 8005730:	08033e0c 	.word	0x08033e0c
 8005734:	08033e34 	.word	0x08033e34
 8005738:	08033e48 	.word	0x08033e48
 800573c:	08033968 	.word	0x08033968
 8005740:	08033e78 	.word	0x08033e78

08005744 <ei_construct_impulse>:
#if EI_CLASSIFIER_STUDIO_VERSION < 3
/**
 * @brief      Construct impulse from macros - for run_classifer compatibility
 */
extern "C" const ei_impulse_t ei_construct_impulse()
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b082      	sub	sp, #8
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]

const ei_impulse_t impulse =
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a06      	ldr	r2, [pc, #24]	; (8005768 <ei_construct_impulse+0x24>)
 8005750:	4618      	mov	r0, r3
 8005752:	4611      	mov	r1, r2
 8005754:	23a4      	movs	r3, #164	; 0xa4
 8005756:	461a      	mov	r2, r3
 8005758:	f02c fd12 	bl	8032180 <memcpy>
    .model_reset = NULL,
#endif
    .categories = ei_classifier_inferencing_categories
    };

    return impulse;
 800575c:	bf00      	nop
}
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	3708      	adds	r7, #8
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	0803408c 	.word	0x0803408c

0800576c <_ZN12_GLOBAL__N_1L34can_run_classifier_image_quantizedEPK10ei_impulse>:
#endif

/**
 * Check if the current impulse could be used by 'run_classifier_image_quantized'
 */
__attribute__((unused)) static EI_IMPULSE_ERROR can_run_classifier_image_quantized(const ei_impulse_t *impulse) {
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]

    if (impulse->inferencing_engine != EI_CLASSIFIER_TFLITE
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005778:	2b02      	cmp	r3, #2
 800577a:	d00a      	beq.n	8005792 <_ZN12_GLOBAL__N_1L34can_run_classifier_image_quantizedEPK10ei_impulse+0x26>
        && impulse->inferencing_engine != EI_CLASSIFIER_TENSAIFLOW
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005780:	2b05      	cmp	r3, #5
 8005782:	d006      	beq.n	8005792 <_ZN12_GLOBAL__N_1L34can_run_classifier_image_quantizedEPK10ei_impulse+0x26>
        && impulse->inferencing_engine != EI_CLASSIFIER_DRPAI) // check later
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005788:	2b07      	cmp	r3, #7
 800578a:	d002      	beq.n	8005792 <_ZN12_GLOBAL__N_1L34can_run_classifier_image_quantizedEPK10ei_impulse+0x26>
    {
        return EI_IMPULSE_UNSUPPORTED_INFERENCING_ENGINE;
 800578c:	f06f 0309 	mvn.w	r3, #9
 8005790:	e01d      	b.n	80057ce <_ZN12_GLOBAL__N_1L34can_run_classifier_image_quantizedEPK10ei_impulse+0x62>
    }

    if (impulse->has_anomaly == 1){
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005798:	2b01      	cmp	r3, #1
 800579a:	d102      	bne.n	80057a2 <_ZN12_GLOBAL__N_1L34can_run_classifier_image_quantizedEPK10ei_impulse+0x36>
        return EI_IMPULSE_ONLY_SUPPORTED_FOR_IMAGES;
 800579c:	f06f 0308 	mvn.w	r3, #8
 80057a0:	e015      	b.n	80057ce <_ZN12_GLOBAL__N_1L34can_run_classifier_image_quantizedEPK10ei_impulse+0x62>
    }

        // Check if we have a quantized NN Input layer (input is always quantized for DRP-AI)
    if (impulse->tflite_input_quantized != 1) {
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d002      	beq.n	80057b2 <_ZN12_GLOBAL__N_1L34can_run_classifier_image_quantizedEPK10ei_impulse+0x46>
        return EI_IMPULSE_ONLY_SUPPORTED_FOR_IMAGES;
 80057ac:	f06f 0308 	mvn.w	r3, #8
 80057b0:	e00d      	b.n	80057ce <_ZN12_GLOBAL__N_1L34can_run_classifier_image_quantizedEPK10ei_impulse+0x62>
    }

    // And if we have one DSP block which operates on images...
    if (impulse->dsp_blocks_size != 1 || impulse->dsp_blocks[0].extract_fn != extract_image_features) {
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d105      	bne.n	80057c6 <_ZN12_GLOBAL__N_1L34can_run_classifier_image_quantizedEPK10ei_impulse+0x5a>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	4a06      	ldr	r2, [pc, #24]	; (80057dc <_ZN12_GLOBAL__N_1L34can_run_classifier_image_quantizedEPK10ei_impulse+0x70>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d002      	beq.n	80057cc <_ZN12_GLOBAL__N_1L34can_run_classifier_image_quantizedEPK10ei_impulse+0x60>
        return EI_IMPULSE_ONLY_SUPPORTED_FOR_IMAGES;
 80057c6:	f06f 0308 	mvn.w	r3, #8
 80057ca:	e000      	b.n	80057ce <_ZN12_GLOBAL__N_1L34can_run_classifier_image_quantizedEPK10ei_impulse+0x62>
    }

    return EI_IMPULSE_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	370c      	adds	r7, #12
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	080042a9 	.word	0x080042a9

080057e0 <run_classifier_image_quantized>:
extern "C" EI_IMPULSE_ERROR run_classifier_image_quantized(
    const ei_impulse_t *impulse,
    signal_t *signal,
    ei_impulse_result_t *result,
    bool debug = false)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b086      	sub	sp, #24
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
 80057ec:	70fb      	strb	r3, [r7, #3]
    EI_IMPULSE_ERROR verify_res = can_run_classifier_image_quantized(impulse);
 80057ee:	68f8      	ldr	r0, [r7, #12]
 80057f0:	f7ff ffbc 	bl	800576c <_ZN12_GLOBAL__N_1L34can_run_classifier_image_quantizedEPK10ei_impulse>
 80057f4:	4603      	mov	r3, r0
 80057f6:	75fb      	strb	r3, [r7, #23]
    if (verify_res != EI_IMPULSE_OK) {
 80057f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d002      	beq.n	8005806 <run_classifier_image_quantized+0x26>
        return verify_res;
 8005800:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005804:	e00d      	b.n	8005822 <run_classifier_image_quantized+0x42>
    }

    memset(result, 0, sizeof(ei_impulse_result_t));
 8005806:	f44f 7280 	mov.w	r2, #256	; 0x100
 800580a:	2100      	movs	r1, #0
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f02c fcdf 	bl	80321d0 <memset>

    return run_nn_inference_image_quantized(impulse, signal, result, debug);
 8005812:	78fb      	ldrb	r3, [r7, #3]
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	68b9      	ldr	r1, [r7, #8]
 8005818:	68f8      	ldr	r0, [r7, #12]
 800581a:	f7ff fd29 	bl	8005270 <_Z32run_nn_inference_image_quantizedPK10ei_impulsePN2ei11ei_signal_tEP19ei_impulse_result_tb>
 800581e:	4603      	mov	r3, r0
 8005820:	bf00      	nop

}
 8005822:	4618      	mov	r0, r3
 8005824:	3718      	adds	r7, #24
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}

0800582a <run_classifier>:
 */
extern "C" EI_IMPULSE_ERROR run_classifier(
    signal_t *signal,
    ei_impulse_result_t *result,
    bool debug = false)
{
 800582a:	b580      	push	{r7, lr}
 800582c:	b0ae      	sub	sp, #184	; 0xb8
 800582e:	af00      	add	r7, sp, #0
 8005830:	60f8      	str	r0, [r7, #12]
 8005832:	60b9      	str	r1, [r7, #8]
 8005834:	4613      	mov	r3, r2
 8005836:	71fb      	strb	r3, [r7, #7]
#if EI_CLASSIFIER_STUDIO_VERSION < 3
        const ei_impulse_t impulse = ei_construct_impulse();
 8005838:	f107 0314 	add.w	r3, r7, #20
 800583c:	4618      	mov	r0, r3
 800583e:	f7ff ff81 	bl	8005744 <ei_construct_impulse>
#else
       const ei_impulse_t impulse = ei_default_impulse;
#endif
    return process_impulse(&impulse, signal, result, debug);
 8005842:	79fb      	ldrb	r3, [r7, #7]
 8005844:	f107 0014 	add.w	r0, r7, #20
 8005848:	68ba      	ldr	r2, [r7, #8]
 800584a:	68f9      	ldr	r1, [r7, #12]
 800584c:	f7ff fe5a 	bl	8005504 <process_impulse>
 8005850:	4603      	mov	r3, r0
}
 8005852:	4618      	mov	r0, r3
 8005854:	37b8      	adds	r7, #184	; 0xb8
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}
	...

0800585c <_Z6vprintPKcSt9__va_list>:
//				2494.5335, 2502.9620, 2482.9162, 2443.3203, 2486.2656,
//				2501.7580, 2524.7427, 2582.2399, 2514.9058, 2504.5065,
//				2468.6755, 2531.2172, 2492.1379, 2498.8317, 2516.9022, 2509.2742, 2470.6026, 2505.1213, 2518.6949, 2517.4841, 2525.5654, 2525.3428, 2539.1571, 2519.6324, 2526.2584, 2532.2948, 2537.8981, 2538.9300, 2537.2832, 2537.9397, 2541.1048, 2549.9967, 2549.6641, 2543.8244, 2544.0925, 2553.2190, 2558.6315, 2574.2700, 2573.1071, 2576.4620, 2579.9821, 2583.3200, 2582.4430, 2583.0847, 2595.7684, 2593.8583, 2583.0942, 2596.8924, 2596.4298, 2595.4570, 2599.4650, 2607.0363, 2602.9226, 2597.1584, 2609.6130, 2610.7610, 2618.4764, 2616.3800, 2634.0363, 2624.7649, 2643.6454, 2602.9466, 2590.6834, 2645.9193, 2622.9725, 2644.2343, 2635.1112, 2643.3290, 2656.2478, 2629.9788, 2632.5185, 2657.0350, 2660.3200, 2665.7466, 2667.6980, 2659.2607, 2665.4041, 2675.1639, 2652.2617, 2662.8999, 2670.9071, 2674.2785, 2673.8920, 2681.8246, 2697.0081, 2659.9382, 2707.3006, 2688.7870, 2691.9612, 2686.7279, 2693.0771, 2723.1887, 2701.6300, 2801.5390, 2727.5602, 2743.9021, 2757.8082, 2676.2277, 2786.1303, 2747.5064, 2757.8284, 2765.4000, 2739.7069, 2718.7437, 2741.3288, 2756.3010, 2757.2683, 2749.5426, 2763.7727, 2763.3389, 2747.7314, 2762.4180, 2756.1463, 2759.9780, 2768.0674, 2768.3670, 2773.6812, 2787.2323, 2778.0325, 2775.2731, 2788.0689, 2808.8509, 2777.4630, 2779.4358, 2792.5648, 2791.1004, 2783.9042, 2812.7666, 2804.2394, 2806.4852, 2805.2805, 2807.8846, 2805.5331, 2800.4602, 2813.7637, 2834.1569, 2821.9152, 2816.5539, 2825.0999, 2828.6648, 2935.0022, 2911.8751, 2833.3216, 2989.1403, 2956.4398, 2768.0904, 2711.7631, 2900.1775, 2999.8835, 2748.6684, 2885.5814, 2822.3724, 2630.9776, 2832.8247, 2870.2828, 2874.2900, 2832.8064, 3048.8825, 2844.4920, 2699.4921, 2850.9678, 2958.7655, 2882.2669, 2601.5430, 2833.0584, 2736.4528, 2884.5141, 2926.8442, 2693.7215
//		};
void vprint(const char *fmt, va_list argp)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b0b4      	sub	sp, #208	; 0xd0
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
    char string[200];
    if(0 < vsprintf(string, fmt, argp)) // build string
 8005866:	f107 0308 	add.w	r3, r7, #8
 800586a:	683a      	ldr	r2, [r7, #0]
 800586c:	6879      	ldr	r1, [r7, #4]
 800586e:	4618      	mov	r0, r3
 8005870:	f02d f904 	bl	8032a7c <vsiprintf>
 8005874:	4603      	mov	r3, r0
 8005876:	2b00      	cmp	r3, #0
 8005878:	bfcc      	ite	gt
 800587a:	2301      	movgt	r3, #1
 800587c:	2300      	movle	r3, #0
 800587e:	b2db      	uxtb	r3, r3
 8005880:	2b00      	cmp	r3, #0
 8005882:	d00d      	beq.n	80058a0 <_Z6vprintPKcSt9__va_list+0x44>
    {
    	HAL_UART_Transmit(&huart2, (uint8_t*)string, strlen(string), 0xffffff);
 8005884:	f107 0308 	add.w	r3, r7, #8
 8005888:	4618      	mov	r0, r3
 800588a:	f7fa fcfb 	bl	8000284 <strlen>
 800588e:	4603      	mov	r3, r0
 8005890:	b29a      	uxth	r2, r3
 8005892:	f107 0108 	add.w	r1, r7, #8
 8005896:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800589a:	4803      	ldr	r0, [pc, #12]	; (80058a8 <_Z6vprintPKcSt9__va_list+0x4c>)
 800589c:	f00a fe5e 	bl	801055c <HAL_UART_Transmit>
    }
}
 80058a0:	bf00      	nop
 80058a2:	37d0      	adds	r7, #208	; 0xd0
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	20000668 	.word	0x20000668

080058ac <_Z9ei_printfPKcz>:

void ei_printf(const char *format, ...) {
 80058ac:	b40f      	push	{r0, r1, r2, r3}
 80058ae:	b580      	push	{r7, lr}
 80058b0:	b082      	sub	sp, #8
 80058b2:	af00      	add	r7, sp, #0
    va_list myargs;
    va_start(myargs, format);
 80058b4:	f107 0314 	add.w	r3, r7, #20
 80058b8:	607b      	str	r3, [r7, #4]
    vprint(format, myargs);
 80058ba:	6879      	ldr	r1, [r7, #4]
 80058bc:	6938      	ldr	r0, [r7, #16]
 80058be:	f7ff ffcd 	bl	800585c <_Z6vprintPKcSt9__va_list>
    va_end(myargs);
}
 80058c2:	bf00      	nop
 80058c4:	3708      	adds	r7, #8
 80058c6:	46bd      	mov	sp, r7
 80058c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80058cc:	b004      	add	sp, #16
 80058ce:	4770      	bx	lr

080058d0 <_Z16get_feature_datajjPf>:
int get_feature_data(size_t offset, size_t length, float *out_ptr) {
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b086      	sub	sp, #24
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	607a      	str	r2, [r7, #4]
//	memcpy(out_ptr, features, sizeof(features));
	for (size_t var = 0; var < sizeof(features)/sizeof(features[0]); ++var) {
 80058dc:	2300      	movs	r3, #0
 80058de:	617b      	str	r3, [r7, #20]
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	2b1a      	cmp	r3, #26
 80058e4:	d81a      	bhi.n	800591c <_Z16get_feature_datajjPf+0x4c>
		out_ptr[var] = (features)[var];
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	687a      	ldr	r2, [r7, #4]
 80058ec:	4413      	add	r3, r2
 80058ee:	4911      	ldr	r1, [pc, #68]	; (8005934 <_Z16get_feature_datajjPf+0x64>)
 80058f0:	697a      	ldr	r2, [r7, #20]
 80058f2:	0092      	lsls	r2, r2, #2
 80058f4:	440a      	add	r2, r1
 80058f6:	6812      	ldr	r2, [r2, #0]
 80058f8:	601a      	str	r2, [r3, #0]
		ei_printf_float(out_ptr[var]);
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	4413      	add	r3, r2
 8005902:	edd3 7a00 	vldr	s15, [r3]
 8005906:	eeb0 0a67 	vmov.f32	s0, s15
 800590a:	f021 feed 	bl	80276e8 <_Z15ei_printf_floatf>
		ei_printf(" ");
 800590e:	480a      	ldr	r0, [pc, #40]	; (8005938 <_Z16get_feature_datajjPf+0x68>)
 8005910:	f7ff ffcc 	bl	80058ac <_Z9ei_printfPKcz>
	for (size_t var = 0; var < sizeof(features)/sizeof(features[0]); ++var) {
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	3301      	adds	r3, #1
 8005918:	617b      	str	r3, [r7, #20]
 800591a:	e7e1      	b.n	80058e0 <_Z16get_feature_datajjPf+0x10>
	}
	ei_printf("\n\n\n\n\n");
 800591c:	4807      	ldr	r0, [pc, #28]	; (800593c <_Z16get_feature_datajjPf+0x6c>)
 800591e:	f7ff ffc5 	bl	80058ac <_Z9ei_printfPKcz>
	ei_printf("%l", offset);
 8005922:	68f9      	ldr	r1, [r7, #12]
 8005924:	4806      	ldr	r0, [pc, #24]	; (8005940 <_Z16get_feature_datajjPf+0x70>)
 8005926:	f7ff ffc1 	bl	80058ac <_Z9ei_printfPKcz>
	 return 0;
 800592a:	2300      	movs	r3, #0
}
 800592c:	4618      	mov	r0, r3
 800592e:	3718      	adds	r7, #24
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}
 8005934:	2000004c 	.word	0x2000004c
 8005938:	08033e48 	.word	0x08033e48
 800593c:	0803415c 	.word	0x0803415c
 8005940:	08034164 	.word	0x08034164

08005944 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b0ca      	sub	sp, #296	; 0x128
 8005948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  uint16_t maxym = 0;
 800594a:	2300      	movs	r3, #0
 800594c:	f8a7 311e 	strh.w	r3, [r7, #286]	; 0x11e
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005950:	f002 f8c2 	bl	8007ad8 <HAL_Init>

  /* USER CODE BEGIN Init */
	signal_t signal;
 8005954:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8005958:	4618      	mov	r0, r3
 800595a:	f7fe fb27 	bl	8003fac <_ZN2ei11ei_signal_tC1Ev>
	signal.total_length = EI_CLASSIFIER_DSP_INPUT_FRAME_SIZE;
 800595e:	f242 2360 	movw	r3, #8800	; 0x2260
 8005962:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	signal.get_data = &get_feature_data;
 8005966:	4b4f      	ldr	r3, [pc, #316]	; (8005aa4 <main+0x160>)
 8005968:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800596c:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8005970:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8005974:	4611      	mov	r1, r2
 8005976:	4618      	mov	r0, r3
 8005978:	f000 fa94 	bl	8005ea4 <_ZNSt8functionIFijjPfEEaSIPS1_EENSt9enable_ifIXsrNS2_9_CallableINSt5decayIT_E4typeESt15__invoke_resultIRSA_JjjS0_EEEE5valueERS2_E4typeEOS8_>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800597c:	f000 f8a8 	bl	8005ad0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005980:	f7fb fc98 	bl	80012b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8005984:	f7fb fd14 	bl	80013b0 <MX_I2C1_Init>
  MX_SPI1_Init();
 8005988:	f001 fd90 	bl	80074ac <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 800598c:	f029 fa82 	bl	802ee94 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 8005990:	f7fb fb74 	bl	800107c <MX_ADC1_Init>
  MX_TIM2_Init();
 8005994:	f001 ff3a 	bl	800780c <MX_TIM2_Init>
  MX_CRC_Init();
 8005998:	f7fb fc4a 	bl	8001230 <MX_CRC_Init>
  MX_USART2_UART_Init();
 800599c:	f002 f800 	bl	80079a0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80059a0:	2100      	movs	r1, #0
 80059a2:	4841      	ldr	r0, [pc, #260]	; (8005aa8 <main+0x164>)
 80059a4:	f009 f820 	bl	800e9e8 <HAL_TIM_PWM_Start>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80059a8:	2100      	movs	r1, #0
 80059aa:	4840      	ldr	r0, [pc, #256]	; (8005aac <main+0x168>)
 80059ac:	f002 fc44 	bl	8008238 <HAL_ADCEx_Calibration_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
  	for (int var = 0; var < sizeof(features)/sizeof(features[0]); ++var) {
 80059b0:	2300      	movs	r3, #0
 80059b2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80059b6:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80059ba:	2b1a      	cmp	r3, #26
 80059bc:	d813      	bhi.n	80059e6 <main+0xa2>
		ei_printf_float(features[var]);
 80059be:	4a3c      	ldr	r2, [pc, #240]	; (8005ab0 <main+0x16c>)
 80059c0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4413      	add	r3, r2
 80059c8:	edd3 7a00 	vldr	s15, [r3]
 80059cc:	eeb0 0a67 	vmov.f32	s0, s15
 80059d0:	f021 fe8a 	bl	80276e8 <_Z15ei_printf_floatf>
		ei_printf(" ");
 80059d4:	4837      	ldr	r0, [pc, #220]	; (8005ab4 <main+0x170>)
 80059d6:	f7ff ff69 	bl	80058ac <_Z9ei_printfPKcz>
  	for (int var = 0; var < sizeof(features)/sizeof(features[0]); ++var) {
 80059da:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80059de:	3301      	adds	r3, #1
 80059e0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80059e4:	e7e7      	b.n	80059b6 <main+0x72>
	}
  	ei_printf("\n\n\n");
 80059e6:	4834      	ldr	r0, [pc, #208]	; (8005ab8 <main+0x174>)
 80059e8:	f7ff ff60 	bl	80058ac <_Z9ei_printfPKcz>
	ei_impulse_result_t result = { 0 };
 80059ec:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80059f0:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80059f4:	4618      	mov	r0, r3
 80059f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80059fa:	461a      	mov	r2, r3
 80059fc:	2100      	movs	r1, #0
 80059fe:	f02c fbe7 	bl	80321d0 <memset>
	EI_IMPULSE_ERROR res = run_classifier(&signal, &result, false);
 8005a02:	4639      	mov	r1, r7
 8005a04:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8005a08:	2200      	movs	r2, #0
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f7ff ff0d 	bl	800582a <run_classifier>
 8005a10:	4603      	mov	r3, r0
 8005a12:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d
	ei_printf("run_classifier returned: %d\n", res);
 8005a16:	f997 311d 	ldrsb.w	r3, [r7, #285]	; 0x11d
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	4827      	ldr	r0, [pc, #156]	; (8005abc <main+0x178>)
 8005a1e:	f7ff ff45 	bl	80058ac <_Z9ei_printfPKcz>

	ei_printf("Predictions (DSP: %d ms., Classification: %d ms., Anomaly: %d ms.): \n",
 8005a22:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8005a26:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005a2a:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8005a2e:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8005a32:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005a36:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005a3a:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8005a3e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005a42:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005a46:	481e      	ldr	r0, [pc, #120]	; (8005ac0 <main+0x17c>)
 8005a48:	f7ff ff30 	bl	80058ac <_Z9ei_printfPKcz>
	  result.timing.dsp, result.timing.classification, result.timing.anomaly);

	// print the predictions
	ei_printf("[");
 8005a4c:	481d      	ldr	r0, [pc, #116]	; (8005ac4 <main+0x180>)
 8005a4e:	f7ff ff2d 	bl	80058ac <_Z9ei_printfPKcz>
	for (size_t ix = 0; ix < EI_CLASSIFIER_LABEL_COUNT; ix++) {
 8005a52:	2300      	movs	r3, #0
 8005a54:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005a58:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005a5c:	2b02      	cmp	r3, #2
 8005a5e:	d81c      	bhi.n	8005a9a <main+0x156>
	  ei_printf_float(result.classification[ix].value);
 8005a60:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8005a64:	f5a3 7294 	sub.w	r2, r3, #296	; 0x128
 8005a68:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	00db      	lsls	r3, r3, #3
 8005a70:	4413      	add	r3, r2
 8005a72:	3304      	adds	r3, #4
 8005a74:	edd3 7a00 	vldr	s15, [r3]
 8005a78:	eeb0 0a67 	vmov.f32	s0, s15
 8005a7c:	f021 fe34 	bl	80276e8 <_Z15ei_printf_floatf>
	#if EI_CLASSIFIER_HAS_ANOMALY == 1
	  ei_printf(", ");
	#else
	  if (ix != EI_CLASSIFIER_LABEL_COUNT - 1) {
 8005a80:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	d002      	beq.n	8005a8e <main+0x14a>
		  ei_printf(", ");
 8005a88:	480f      	ldr	r0, [pc, #60]	; (8005ac8 <main+0x184>)
 8005a8a:	f7ff ff0f 	bl	80058ac <_Z9ei_printfPKcz>
	for (size_t ix = 0; ix < EI_CLASSIFIER_LABEL_COUNT; ix++) {
 8005a8e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005a92:	3301      	adds	r3, #1
 8005a94:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005a98:	e7de      	b.n	8005a58 <main+0x114>
	#endif
	}
	#if EI_CLASSIFIER_HAS_ANOMALY == 1
	ei_printf_float(result.anomaly);
	#endif
	ei_printf("]\n\n\n");
 8005a9a:	480c      	ldr	r0, [pc, #48]	; (8005acc <main+0x188>)
 8005a9c:	f7ff ff06 	bl	80058ac <_Z9ei_printfPKcz>




//		CDC_Transmit_FS(reinterpret_cast<uint8_t*>(&maxym), 2*200);
  }
 8005aa0:	e786      	b.n	80059b0 <main+0x6c>
 8005aa2:	bf00      	nop
 8005aa4:	080058d1 	.word	0x080058d1
 8005aa8:	2000061c 	.word	0x2000061c
 8005aac:	200004ec 	.word	0x200004ec
 8005ab0:	2000004c 	.word	0x2000004c
 8005ab4:	08033e48 	.word	0x08033e48
 8005ab8:	08034168 	.word	0x08034168
 8005abc:	0803416c 	.word	0x0803416c
 8005ac0:	0803418c 	.word	0x0803418c
 8005ac4:	080341d4 	.word	0x080341d4
 8005ac8:	080341d8 	.word	0x080341d8
 8005acc:	080341dc 	.word	0x080341dc

08005ad0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b09e      	sub	sp, #120	; 0x78
 8005ad4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005ad6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005ada:	2228      	movs	r2, #40	; 0x28
 8005adc:	2100      	movs	r1, #0
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f02c fb76 	bl	80321d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005ae4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005ae8:	2200      	movs	r2, #0
 8005aea:	601a      	str	r2, [r3, #0]
 8005aec:	605a      	str	r2, [r3, #4]
 8005aee:	609a      	str	r2, [r3, #8]
 8005af0:	60da      	str	r2, [r3, #12]
 8005af2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005af4:	463b      	mov	r3, r7
 8005af6:	223c      	movs	r2, #60	; 0x3c
 8005af8:	2100      	movs	r1, #0
 8005afa:	4618      	mov	r0, r3
 8005afc:	f02c fb68 	bl	80321d0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8005b00:	2303      	movs	r3, #3
 8005b02:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005b04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b08:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005b12:	2310      	movs	r3, #16
 8005b14:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005b16:	2302      	movs	r3, #2
 8005b18:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005b1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b1e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8005b20:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8005b24:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005b26:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f006 fbee 	bl	800c30c <HAL_RCC_OscConfig>
 8005b30:	4603      	mov	r3, r0
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	bf14      	ite	ne
 8005b36:	2301      	movne	r3, #1
 8005b38:	2300      	moveq	r3, #0
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d001      	beq.n	8005b44 <_Z18SystemClock_Configv+0x74>
  {
    Error_Handler();
 8005b40:	f000 f838 	bl	8005bb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005b44:	230f      	movs	r3, #15
 8005b46:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005b48:	2302      	movs	r3, #2
 8005b4a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005b50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b54:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005b56:	2300      	movs	r3, #0
 8005b58:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005b5a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005b5e:	2102      	movs	r1, #2
 8005b60:	4618      	mov	r0, r3
 8005b62:	f007 fd87 	bl	800d674 <HAL_RCC_ClockConfig>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	bf14      	ite	ne
 8005b6c:	2301      	movne	r3, #1
 8005b6e:	2300      	moveq	r3, #0
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <_Z18SystemClock_Configv+0xaa>
  {
    Error_Handler();
 8005b76:	f000 f81d 	bl	8005bb4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1
 8005b7a:	4b0d      	ldr	r3, [pc, #52]	; (8005bb0 <_Z18SystemClock_Configv+0xe0>)
 8005b7c:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8005b7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b82:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8005b84:	2300      	movs	r3, #0
 8005b86:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005b8c:	463b      	mov	r3, r7
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f008 f84c 	bl	800dc2c <HAL_RCCEx_PeriphCLKConfig>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	bf14      	ite	ne
 8005b9a:	2301      	movne	r3, #1
 8005b9c:	2300      	moveq	r3, #0
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d001      	beq.n	8005ba8 <_Z18SystemClock_Configv+0xd8>
  {
    Error_Handler();
 8005ba4:	f000 f806 	bl	8005bb4 <Error_Handler>
  }
}
 8005ba8:	bf00      	nop
 8005baa:	3778      	adds	r7, #120	; 0x78
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}
 8005bb0:	000200a0 	.word	0x000200a0

08005bb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005bb8:	b672      	cpsid	i
}
 8005bba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005bbc:	e7fe      	b.n	8005bbc <Error_Handler+0x8>

08005bbe <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8005bbe:	b480      	push	{r7}
 8005bc0:	b083      	sub	sp, #12
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	6078      	str	r0, [r7, #4]
 8005bc6:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8005bc8:	bf00      	nop
 8005bca:	370c      	adds	r7, #12
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr

08005bd4 <_ZSt4moveIRmEONSt16remove_referenceIT_E4typeEOS2_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8005bd4:	b480      	push	{r7}
 8005bd6:	b083      	sub	sp, #12
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	4618      	mov	r0, r3
 8005be0:	370c      	adds	r7, #12
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr

08005bea <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8005bea:	b5b0      	push	{r4, r5, r7, lr}
 8005bec:	b082      	sub	sp, #8
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	ed87 0a01 	vstr	s0, [r7, #4]
 8005bf4:	6038      	str	r0, [r7, #0]
      return pow(__type(__x), __type(__y));
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f7fa fcb0 	bl	800055c <__aeabi_f2d>
 8005bfc:	4604      	mov	r4, r0
 8005bfe:	460d      	mov	r5, r1
 8005c00:	6838      	ldr	r0, [r7, #0]
 8005c02:	f7fa fc99 	bl	8000538 <__aeabi_i2d>
 8005c06:	4602      	mov	r2, r0
 8005c08:	460b      	mov	r3, r1
 8005c0a:	ec43 2b11 	vmov	d1, r2, r3
 8005c0e:	ec45 4b10 	vmov	d0, r4, r5
 8005c12:	f02a f93b 	bl	802fe8c <pow>
 8005c16:	eeb0 7a40 	vmov.f32	s14, s0
 8005c1a:	eef0 7a60 	vmov.f32	s15, s1
    }
 8005c1e:	eeb0 0a47 	vmov.f32	s0, s14
 8005c22:	eef0 0a67 	vmov.f32	s1, s15
 8005c26:	3708      	adds	r7, #8
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bdb0      	pop	{r4, r5, r7, pc}

08005c2c <_ZNSt15__uniq_ptr_dataIvPFvPvELb1ELb1EECI1St15__uniq_ptr_implIvS2_EIS2_EES0_OT_>:
  template <typename _Tp, typename _Dp,
	    bool = is_move_constructible<_Dp>::value,
	    bool = is_move_assignable<_Dp>::value>
    struct __uniq_ptr_data : __uniq_ptr_impl<_Tp, _Dp>
    {
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	60b9      	str	r1, [r7, #8]
 8005c36:	607a      	str	r2, [r7, #4]
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	68b9      	ldr	r1, [r7, #8]
 8005c3c:	687a      	ldr	r2, [r7, #4]
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f000 f9c3 	bl	8005fca <_ZNSt15__uniq_ptr_implIvPFvPvEEC1IS2_EES0_OT_>
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	4618      	mov	r0, r3
 8005c48:	3710      	adds	r7, #16
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}

08005c4e <_ZNSt10unique_ptrIvPFvPvEEC1IS2_vEES0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOS7_E4typeE>:
       *
       * The deleter will be initialized with @p std::move(__d)
       */
      template<typename _Del = deleter_type,
	       typename = _Require<is_move_constructible<_Del>>>
	unique_ptr(pointer __p,
 8005c4e:	b590      	push	{r4, r7, lr}
 8005c50:	b085      	sub	sp, #20
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	60f8      	str	r0, [r7, #12]
 8005c56:	60b9      	str	r1, [r7, #8]
 8005c58:	607a      	str	r2, [r7, #4]
		   __enable_if_t<!is_lvalue_reference<_Del>::value,
				 _Del&&> __d) noexcept
	: _M_t(__p, std::move(__d))
 8005c5a:	68fc      	ldr	r4, [r7, #12]
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f000 f9a9 	bl	8005fb4 <_ZSt4moveIRPFvPvEEONSt16remove_referenceIT_E4typeEOS5_>
 8005c62:	4603      	mov	r3, r0
 8005c64:	461a      	mov	r2, r3
 8005c66:	68b9      	ldr	r1, [r7, #8]
 8005c68:	4620      	mov	r0, r4
 8005c6a:	f7ff ffdf 	bl	8005c2c <_ZNSt15__uniq_ptr_dataIvPFvPvELb1ELb1EECI1St15__uniq_ptr_implIvS2_EIS2_EES0_OT_>
	{ }
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	4618      	mov	r0, r3
 8005c72:	3714      	adds	r7, #20
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd90      	pop	{r4, r7, pc}

08005c78 <_ZNSt10unique_ptrIvPFvPvEED1Ev>:
	unique_ptr(auto_ptr<_Up>&& __u) noexcept;
#pragma GCC diagnostic pop
#endif

      /// Destructor, invokes the deleter if the stored pointer is not null.
      ~unique_ptr() noexcept
 8005c78:	b590      	push	{r4, r7, lr}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
      {
	static_assert(__is_invocable<deleter_type&, pointer>::value,
		      "unique_ptr's deleter must be invocable with a pointer");
	auto& __ptr = _M_t._M_ptr();
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4618      	mov	r0, r3
 8005c84:	f000 f9b7 	bl	8005ff6 <_ZNSt15__uniq_ptr_implIvPFvPvEE6_M_ptrEv>
 8005c88:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00b      	beq.n	8005caa <_ZNSt10unique_ptrIvPFvPvEED1Ev+0x32>
	  get_deleter()(std::move(__ptr));
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f000 f9bc 	bl	8006010 <_ZNSt10unique_ptrIvPFvPvEE11get_deleterEv>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	681c      	ldr	r4, [r3, #0]
 8005c9c:	68f8      	ldr	r0, [r7, #12]
 8005c9e:	f000 f9c4 	bl	800602a <_ZSt4moveIRPvEONSt16remove_referenceIT_E4typeEOS3_>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	47a0      	blx	r4
	__ptr = pointer();
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	601a      	str	r2, [r3, #0]
      }
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3714      	adds	r7, #20
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd90      	pop	{r4, r7, pc}

08005cba <_ZSt3maxIfERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8005cba:	b480      	push	{r7}
 8005cbc:	b083      	sub	sp, #12
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
 8005cc2:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	ed93 7a00 	vldr	s14, [r3]
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	edd3 7a00 	vldr	s15, [r3]
 8005cd0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cd8:	d501      	bpl.n	8005cde <_ZSt3maxIfERKT_S2_S2_+0x24>
	return __b;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	e000      	b.n	8005ce0 <_ZSt3maxIfERKT_S2_S2_+0x26>
      return __a;
 8005cde:	687b      	ldr	r3, [r7, #4]
    }
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	370c      	adds	r7, #12
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <_ZNKSt8functionIFijjPfEEclEjjS0_>:
	  }
      }

  template<typename _Res, typename... _ArgTypes>
    _Res
    function<_Res(_ArgTypes...)>::
 8005cec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cf0:	b084      	sub	sp, #16
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	60f8      	str	r0, [r7, #12]
 8005cf6:	60b9      	str	r1, [r7, #8]
 8005cf8:	607a      	str	r2, [r7, #4]
 8005cfa:	603b      	str	r3, [r7, #0]
    operator()(_ArgTypes... __args) const
    {
      if (_M_empty())
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f7fb fc83 	bl	800160a <_ZNKSt14_Function_base8_M_emptyEv>
 8005d04:	4603      	mov	r3, r0
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d001      	beq.n	8005d0e <_ZNKSt8functionIFijjPfEEclEjjS0_+0x22>
	__throw_bad_function_call();
 8005d0a:	f7fb fd53 	bl	80017b4 <_ZSt25__throw_bad_function_callv>
      return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	68dc      	ldr	r4, [r3, #12]
 8005d12:	68fd      	ldr	r5, [r7, #12]
 8005d14:	f107 0308 	add.w	r3, r7, #8
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f000 f991 	bl	8006040 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 8005d1e:	4606      	mov	r6, r0
 8005d20:	1d3b      	adds	r3, r7, #4
 8005d22:	4618      	mov	r0, r3
 8005d24:	f000 f98c 	bl	8006040 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 8005d28:	4680      	mov	r8, r0
 8005d2a:	463b      	mov	r3, r7
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f000 f992 	bl	8006056 <_ZSt7forwardIPfEOT_RNSt16remove_referenceIS1_E4typeE>
 8005d32:	4603      	mov	r3, r0
 8005d34:	4642      	mov	r2, r8
 8005d36:	4631      	mov	r1, r6
 8005d38:	4628      	mov	r0, r5
 8005d3a:	47a0      	blx	r4
 8005d3c:	4603      	mov	r3, r0
    }
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3710      	adds	r7, #16
 8005d42:	46bd      	mov	sp, r7
 8005d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005d48 <_ZNKSt8functionIFijjPfEEcvbEv>:
      explicit operator bool() const noexcept
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b082      	sub	sp, #8
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7fb fc59 	bl	800160a <_ZNKSt14_Function_base8_M_emptyEv>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	f083 0301 	eor.w	r3, r3, #1
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	4618      	mov	r0, r3
 8005d62:	3708      	adds	r7, #8
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <_ZNSt6vectorImSaImEE5clearEv>:
       *  elements, and that if the elements themselves are pointers, the
       *  pointed-to memory is not touched in any way.  Managing the pointer is
       *  the user's responsibility.
       */
      void
      clear() _GLIBCXX_NOEXCEPT
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
      { _M_erase_at_end(this->_M_impl._M_start); }
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4619      	mov	r1, r3
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f000 f978 	bl	800606c <_ZNSt6vectorImSaImEE15_M_erase_at_endEPm>
 8005d7c:	bf00      	nop
 8005d7e:	3708      	adds	r7, #8
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}

08005d84 <_ZNSt6vectorImSaImEE9push_backEOm>:
      push_back(value_type&& __x)
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b082      	sub	sp, #8
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
      { emplace_back(std::move(__x)); }
 8005d8e:	6838      	ldr	r0, [r7, #0]
 8005d90:	f7ff ff20 	bl	8005bd4 <_ZSt4moveIRmEONSt16remove_referenceIT_E4typeEOS2_>
 8005d94:	4603      	mov	r3, r0
 8005d96:	4619      	mov	r1, r3
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 f988 	bl	80060ae <_ZNSt6vectorImSaImEE12emplace_backIJmEEEvDpOT_>
 8005d9e:	bf00      	nop
 8005da0:	3708      	adds	r7, #8
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}

08005da6 <_ZNSt12_Vector_baseImSaImEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8005da6:	b580      	push	{r7, lr}
 8005da8:	b082      	sub	sp, #8
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f000 f9ab 	bl	800610a <_ZNSaImEC1Ev>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4618      	mov	r0, r3
 8005db8:	f000 f9b3 	bl	8006122 <_ZNSt12_Vector_baseImSaImEE17_Vector_impl_dataC1Ev>
	{ }
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3708      	adds	r7, #8
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}

08005dc6 <_ZNSaImED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8005dc6:	b580      	push	{r7, lr}
 8005dc8:	b082      	sub	sp, #8
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6078      	str	r0, [r7, #4]
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 f9bb 	bl	800614a <_ZN9__gnu_cxx13new_allocatorImED1Ev>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3708      	adds	r7, #8
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}

08005dde <_ZNSt12_Vector_baseImSaImEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8005dde:	b580      	push	{r7, lr}
 8005de0:	b082      	sub	sp, #8
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	689a      	ldr	r2, [r3, #8]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8005df6:	461a      	mov	r2, r3
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f000 f9b1 	bl	8006160 <_ZNSt12_Vector_baseImSaImEE13_M_deallocateEPmj>
      }
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4618      	mov	r0, r3
 8005e02:	f7fd fedb 	bl	8003bbc <_ZNSt12_Vector_baseImSaImEE12_Vector_implD1Ev>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3708      	adds	r7, #8
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}

08005e10 <_ZNSt6vectorImSaImEED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8005e10:	b5b0      	push	{r4, r5, r7, lr}
 8005e12:	b082      	sub	sp, #8
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681c      	ldr	r4, [r3, #0]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	4618      	mov	r0, r3
 8005e24:	f000 f9af 	bl	8006186 <_ZNSt12_Vector_baseImSaImEE19_M_get_Tp_allocatorEv>
 8005e28:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	4629      	mov	r1, r5
 8005e2e:	4620      	mov	r0, r4
 8005e30:	f000 f9b4 	bl	800619c <_ZSt8_DestroyIPmmEvT_S1_RSaIT0_E>
      }
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	4618      	mov	r0, r3
 8005e38:	f7ff ffd1 	bl	8005dde <_ZNSt12_Vector_baseImSaImEED1Ev>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3708      	adds	r7, #8
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bdb0      	pop	{r4, r5, r7, pc}

08005e46 <_ZNKSt6vectorImSaImEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8005e46:	b480      	push	{r7}
 8005e48:	b083      	sub	sp, #12
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	685a      	ldr	r2, [r3, #4]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	1ad3      	subs	r3, r2, r3
 8005e58:	109b      	asrs	r3, r3, #2
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	370c      	adds	r7, #12
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr

08005e66 <_ZNSt6vectorImSaImEE2atEj>:
      at(size_type __n)
 8005e66:	b580      	push	{r7, lr}
 8005e68:	b082      	sub	sp, #8
 8005e6a:	af00      	add	r7, sp, #0
 8005e6c:	6078      	str	r0, [r7, #4]
 8005e6e:	6039      	str	r1, [r7, #0]
	_M_range_check(__n);
 8005e70:	6839      	ldr	r1, [r7, #0]
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f000 f9a0 	bl	80061b8 <_ZNKSt6vectorImSaImEE14_M_range_checkEj>
	return (*this)[__n];
 8005e78:	6839      	ldr	r1, [r7, #0]
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 f9bc 	bl	80061f8 <_ZNSt6vectorImSaImEEixEj>
 8005e80:	4603      	mov	r3, r0
      }
 8005e82:	4618      	mov	r0, r3
 8005e84:	3708      	adds	r7, #8
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}

08005e8a <_ZNSt8functionIFijjPfEEC1Ev>:
      function() noexcept
 8005e8a:	b580      	push	{r7, lr}
 8005e8c:	b082      	sub	sp, #8
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	6078      	str	r0, [r7, #4]
      : _Function_base() { }
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4618      	mov	r0, r3
 8005e96:	f7fb fb97 	bl	80015c8 <_ZNSt14_Function_baseC1Ev>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	3708      	adds	r7, #8
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd80      	pop	{r7, pc}

08005ea4 <_ZNSt8functionIFijjPfEEaSIPS1_EENSt9enable_ifIXsrNS2_9_CallableINSt5decayIT_E4typeESt15__invoke_resultIRSA_JjjS0_EEEE5valueERS2_E4typeEOS8_>:
	operator=(_Functor&& __f)
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b086      	sub	sp, #24
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
	  function(std::forward<_Functor>(__f)).swap(*this);
 8005eae:	6838      	ldr	r0, [r7, #0]
 8005eb0:	f000 f9b2 	bl	8006218 <_ZSt7forwardIPFijjPfEEOT_RNSt16remove_referenceIS3_E4typeE>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	681a      	ldr	r2, [r3, #0]
 8005eb8:	f107 0308 	add.w	r3, r7, #8
 8005ebc:	4611      	mov	r1, r2
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f000 f9b6 	bl	8006230 <_ZNSt8functionIFijjPfEEC1IPS1_vvEET_>
 8005ec4:	f107 0308 	add.w	r3, r7, #8
 8005ec8:	6879      	ldr	r1, [r7, #4]
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f000 f851 	bl	8005f72 <_ZNSt8functionIFijjPfEE4swapERS2_>
 8005ed0:	f107 0308 	add.w	r3, r7, #8
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f7fe f85c 	bl	8003f92 <_ZNSt8functionIFijjPfEED1Ev>
	  return *this;
 8005eda:	687b      	ldr	r3, [r7, #4]
	}
 8005edc:	4618      	mov	r0, r3
 8005ede:	3718      	adds	r7, #24
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bd80      	pop	{r7, pc}

08005ee4 <_ZNSt8functionIFijjPfEEaSERKS2_>:
      operator=(const function& __x)
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b086      	sub	sp, #24
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	6039      	str	r1, [r7, #0]
	function(__x).swap(*this);
 8005eee:	f107 0308 	add.w	r3, r7, #8
 8005ef2:	6839      	ldr	r1, [r7, #0]
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f000 f9c5 	bl	8006284 <_ZNSt8functionIFijjPfEEC1ERKS2_>
 8005efa:	f107 0308 	add.w	r3, r7, #8
 8005efe:	6879      	ldr	r1, [r7, #4]
 8005f00:	4618      	mov	r0, r3
 8005f02:	f000 f836 	bl	8005f72 <_ZNSt8functionIFijjPfEE4swapERS2_>
 8005f06:	f107 0308 	add.w	r3, r7, #8
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f7fe f841 	bl	8003f92 <_ZNSt8functionIFijjPfEED1Ev>
	return *this;
 8005f10:	687b      	ldr	r3, [r7, #4]
      }
 8005f12:	4618      	mov	r0, r3
 8005f14:	3718      	adds	r7, #24
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}

08005f1a <_ZNSt8functionIFijjPfEEaSIZN14SignalWithAxes10get_signalEvEUljjS0_E_EENSt9enable_ifIXsrNS2_9_CallableINSt5decayIT_E4typeESt15__invoke_resultIRSB_JjjS0_EEEE5valueERS2_E4typeEOS9_>:
	operator=(_Functor&& __f)
 8005f1a:	b580      	push	{r7, lr}
 8005f1c:	b086      	sub	sp, #24
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	6078      	str	r0, [r7, #4]
 8005f22:	6039      	str	r1, [r7, #0]
	  function(std::forward<_Functor>(__f)).swap(*this);
 8005f24:	6838      	ldr	r0, [r7, #0]
 8005f26:	f000 f9cf 	bl	80062c8 <_ZSt7forwardIZN14SignalWithAxes10get_signalEvEUljjPfE_EOT_RNSt16remove_referenceIS3_E4typeE>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	f107 0308 	add.w	r3, r7, #8
 8005f30:	6811      	ldr	r1, [r2, #0]
 8005f32:	4618      	mov	r0, r3
 8005f34:	f000 f9d4 	bl	80062e0 <_ZNSt8functionIFijjPfEEC1IZN14SignalWithAxes10get_signalEvEUljjS0_E_vvEET_>
 8005f38:	f107 0308 	add.w	r3, r7, #8
 8005f3c:	6879      	ldr	r1, [r7, #4]
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f000 f817 	bl	8005f72 <_ZNSt8functionIFijjPfEE4swapERS2_>
 8005f44:	f107 0308 	add.w	r3, r7, #8
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f7fe f822 	bl	8003f92 <_ZNSt8functionIFijjPfEED1Ev>
	  return *this;
 8005f4e:	687b      	ldr	r3, [r7, #4]
	}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3718      	adds	r7, #24
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}

08005f58 <_ZNKSt10unique_ptrIvPFvPvEE3getEv>:
	return get();
      }

      /// Return the stored pointer.
      pointer
      get() const noexcept
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b082      	sub	sp, #8
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4618      	mov	r0, r3
 8005f64:	f000 f9e6 	bl	8006334 <_ZNKSt15__uniq_ptr_implIvPFvPvEE6_M_ptrEv>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3708      	adds	r7, #8
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}

08005f72 <_ZNSt8functionIFijjPfEE4swapERS2_>:
      void swap(function& __x) noexcept
 8005f72:	b580      	push	{r7, lr}
 8005f74:	b082      	sub	sp, #8
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	6078      	str	r0, [r7, #4]
 8005f7a:	6039      	str	r1, [r7, #0]
	std::swap(_M_functor, __x._M_functor);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	683a      	ldr	r2, [r7, #0]
 8005f80:	4611      	mov	r1, r2
 8005f82:	4618      	mov	r0, r3
 8005f84:	f000 f9ef 	bl	8006366 <_ZSt4swapISt9_Any_dataENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS5_ESt18is_move_assignableIS5_EEE5valueEvE4typeERS5_SF_>
	std::swap(_M_manager, __x._M_manager);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f103 0208 	add.w	r2, r3, #8
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	3308      	adds	r3, #8
 8005f92:	4619      	mov	r1, r3
 8005f94:	4610      	mov	r0, r2
 8005f96:	f000 fa18 	bl	80063ca <_ZSt4swapIPFbRSt9_Any_dataRKS0_St18_Manager_operationEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISB_ESt18is_move_assignableISB_EEE5valueEvE4typeERSB_SL_>
	std::swap(_M_invoker, __x._M_invoker);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f103 020c 	add.w	r2, r3, #12
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	330c      	adds	r3, #12
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	4610      	mov	r0, r2
 8005fa8:	f000 fa39 	bl	800641e <_ZSt4swapIPFiRKSt9_Any_dataOjS3_OPfEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISC_ESt18is_move_assignableISC_EEE5valueEvE4typeERSC_SM_>
      }
 8005fac:	bf00      	nop
 8005fae:	3708      	adds	r7, #8
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <_ZSt4moveIRPFvPvEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	370c      	adds	r7, #12
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr

08005fca <_ZNSt15__uniq_ptr_implIvPFvPvEEC1IS2_EES0_OT_>:
      __uniq_ptr_impl(pointer __p, _Del&& __d)
 8005fca:	b590      	push	{r4, r7, lr}
 8005fcc:	b085      	sub	sp, #20
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	60f8      	str	r0, [r7, #12]
 8005fd2:	60b9      	str	r1, [r7, #8]
 8005fd4:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::forward<_Del>(__d)) { }
 8005fd6:	68fc      	ldr	r4, [r7, #12]
 8005fd8:	6878      	ldr	r0, [r7, #4]
 8005fda:	f000 fa3f 	bl	800645c <_ZSt7forwardIPFvPvEEOT_RNSt16remove_referenceIS3_E4typeE>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	f107 0308 	add.w	r3, r7, #8
 8005fe4:	4619      	mov	r1, r3
 8005fe6:	4620      	mov	r0, r4
 8005fe8:	f000 fa43 	bl	8006472 <_ZNSt5tupleIJPvPFvS0_EEEC1IRS0_S2_Lb1EEEOT_OT0_>
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3714      	adds	r7, #20
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd90      	pop	{r4, r7, pc}

08005ff6 <_ZNSt15__uniq_ptr_implIvPFvPvEE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 8005ff6:	b580      	push	{r7, lr}
 8005ff8:	b082      	sub	sp, #8
 8005ffa:	af00      	add	r7, sp, #0
 8005ffc:	6078      	str	r0, [r7, #4]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4618      	mov	r0, r3
 8006002:	f000 fa4f 	bl	80064a4 <_ZSt3getILj0EJPvPFvS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS7_>
 8006006:	4603      	mov	r3, r0
 8006008:	4618      	mov	r0, r3
 800600a:	3708      	adds	r7, #8
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <_ZNSt10unique_ptrIvPFvPvEE11get_deleterEv>:

      /// Return a reference to the stored deleter.
      deleter_type&
      get_deleter() noexcept
 8006010:	b580      	push	{r7, lr}
 8006012:	b082      	sub	sp, #8
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4618      	mov	r0, r3
 800601c:	f000 fa4f 	bl	80064be <_ZNSt15__uniq_ptr_implIvPFvPvEE10_M_deleterEv>
 8006020:	4603      	mov	r3, r0
 8006022:	4618      	mov	r0, r3
 8006024:	3708      	adds	r7, #8
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}

0800602a <_ZSt4moveIRPvEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 800602a:	b480      	push	{r7}
 800602c:	b083      	sub	sp, #12
 800602e:	af00      	add	r7, sp, #0
 8006030:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4618      	mov	r0, r3
 8006036:	370c      	adds	r7, #12
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr

08006040 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8006040:	b480      	push	{r7}
 8006042:	b083      	sub	sp, #12
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4618      	mov	r0, r3
 800604c:	370c      	adds	r7, #12
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr

08006056 <_ZSt7forwardIPfEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8006056:	b480      	push	{r7}
 8006058:	b083      	sub	sp, #12
 800605a:	af00      	add	r7, sp, #0
 800605c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4618      	mov	r0, r3
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <_ZNSt6vectorImSaImEE15_M_erase_at_endEPm>:
      // Internal erase functions follow.

      // Called by erase(q1,q2), clear(), resize(), _M_fill_assign,
      // _M_assign_aux.
      void
      _M_erase_at_end(pointer __pos) _GLIBCXX_NOEXCEPT
 800606c:	b590      	push	{r4, r7, lr}
 800606e:	b085      	sub	sp, #20
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
      {
	if (size_type __n = this->_M_impl._M_finish - __pos)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	685a      	ldr	r2, [r3, #4]
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	1ad3      	subs	r3, r2, r3
 800607e:	109b      	asrs	r3, r3, #2
 8006080:	60fb      	str	r3, [r7, #12]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d00e      	beq.n	80060a6 <_ZNSt6vectorImSaImEE15_M_erase_at_endEPm+0x3a>
	  {
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	685c      	ldr	r4, [r3, #4]
			  _M_get_Tp_allocator());
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4618      	mov	r0, r3
 8006090:	f000 f879 	bl	8006186 <_ZNSt12_Vector_baseImSaImEE19_M_get_Tp_allocatorEv>
 8006094:	4603      	mov	r3, r0
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 8006096:	461a      	mov	r2, r3
 8006098:	4621      	mov	r1, r4
 800609a:	6838      	ldr	r0, [r7, #0]
 800609c:	f000 f87e 	bl	800619c <_ZSt8_DestroyIPmmEvT_S1_RSaIT0_E>
	    this->_M_impl._M_finish = __pos;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	683a      	ldr	r2, [r7, #0]
 80060a4:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_SHRINK(__n);
	  }
      }
 80060a6:	bf00      	nop
 80060a8:	3714      	adds	r7, #20
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd90      	pop	{r4, r7, pc}

080060ae <_ZNSt6vectorImSaImEE12emplace_backIJmEEEvDpOT_>:
#if __cplusplus > 201402L
      typename vector<_Tp, _Alloc>::reference
#else
      void
#endif
      vector<_Tp, _Alloc>::
 80060ae:	b5b0      	push	{r4, r5, r7, lr}
 80060b0:	b082      	sub	sp, #8
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
 80060b6:	6039      	str	r1, [r7, #0]
      emplace_back(_Args&&... __args)
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	685a      	ldr	r2, [r3, #4]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d011      	beq.n	80060e8 <_ZNSt6vectorImSaImEE12emplace_backIJmEEEvDpOT_+0x3a>
	  {
	    _GLIBCXX_ASAN_ANNOTATE_GROW(1);
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 80060c4:	687c      	ldr	r4, [r7, #4]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	685d      	ldr	r5, [r3, #4]
 80060ca:	6838      	ldr	r0, [r7, #0]
 80060cc:	f000 fa04 	bl	80064d8 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 80060d0:	4603      	mov	r3, r0
 80060d2:	461a      	mov	r2, r3
 80060d4:	4629      	mov	r1, r5
 80060d6:	4620      	mov	r0, r4
 80060d8:	f000 fa09 	bl	80064ee <_ZNSt16allocator_traitsISaImEE9constructImJmEEEvRS0_PT_DpOT0_>
				     std::forward<_Args>(__args)...);
	    ++this->_M_impl._M_finish;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	1d1a      	adds	r2, r3, #4
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	605a      	str	r2, [r3, #4]
	else
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
#if __cplusplus > 201402L
	return back();
#endif
      }
 80060e6:	e00c      	b.n	8006102 <_ZNSt6vectorImSaImEE12emplace_backIJmEEEvDpOT_+0x54>
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f000 fa13 	bl	8006514 <_ZNSt6vectorImSaImEE3endEv>
 80060ee:	4604      	mov	r4, r0
 80060f0:	6838      	ldr	r0, [r7, #0]
 80060f2:	f000 f9f1 	bl	80064d8 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 80060f6:	4603      	mov	r3, r0
 80060f8:	461a      	mov	r2, r3
 80060fa:	4621      	mov	r1, r4
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f000 fa31 	bl	8006564 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_>
      }
 8006102:	bf00      	nop
 8006104:	3708      	adds	r7, #8
 8006106:	46bd      	mov	sp, r7
 8006108:	bdb0      	pop	{r4, r5, r7, pc}

0800610a <_ZNSaImEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 800610a:	b580      	push	{r7, lr}
 800610c:	b082      	sub	sp, #8
 800610e:	af00      	add	r7, sp, #0
 8006110:	6078      	str	r0, [r7, #4]
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f000 fae2 	bl	80066dc <_ZN9__gnu_cxx13new_allocatorImEC1Ev>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	4618      	mov	r0, r3
 800611c:	3708      	adds	r7, #8
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}

08006122 <_ZNSt12_Vector_baseImSaImEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8006122:	b480      	push	{r7}
 8006124:	b083      	sub	sp, #12
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2200      	movs	r2, #0
 800612e:	601a      	str	r2, [r3, #0]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	605a      	str	r2, [r3, #4]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	609a      	str	r2, [r3, #8]
	{ }
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4618      	mov	r0, r3
 8006140:	370c      	adds	r7, #12
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr

0800614a <_ZN9__gnu_cxx13new_allocatorImED1Ev>:
      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

#if __cplusplus <= 201703L
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800614a:	b480      	push	{r7}
 800614c:	b083      	sub	sp, #12
 800614e:	af00      	add	r7, sp, #0
 8006150:	6078      	str	r0, [r7, #4]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4618      	mov	r0, r3
 8006156:	370c      	adds	r7, #12
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <_ZNSt12_Vector_baseImSaImEE13_M_deallocateEPmj>:
      _M_deallocate(pointer __p, size_t __n)
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
	if (__p)
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d005      	beq.n	800617e <_ZNSt12_Vector_baseImSaImEE13_M_deallocateEPmj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	687a      	ldr	r2, [r7, #4]
 8006176:	68b9      	ldr	r1, [r7, #8]
 8006178:	4618      	mov	r0, r3
 800617a:	f000 faba 	bl	80066f2 <_ZNSt16allocator_traitsISaImEE10deallocateERS0_Pmj>
      }
 800617e:	bf00      	nop
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}

08006186 <_ZNSt12_Vector_baseImSaImEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8006186:	b480      	push	{r7}
 8006188:	b083      	sub	sp, #12
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4618      	mov	r0, r3
 8006192:	370c      	adds	r7, #12
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr

0800619c <_ZSt8_DestroyIPmmEvT_S1_RSaIT0_E>:
#endif
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 80061a8:	68b9      	ldr	r1, [r7, #8]
 80061aa:	68f8      	ldr	r0, [r7, #12]
 80061ac:	f000 fab0 	bl	8006710 <_ZSt8_DestroyIPmEvT_S1_>
    }
 80061b0:	bf00      	nop
 80061b2:	3710      	adds	r7, #16
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}

080061b8 <_ZNKSt6vectorImSaImEE14_M_range_checkEj>:
      _M_range_check(size_type __n) const
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
	if (__n >= this->size())
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f7ff fe3f 	bl	8005e46 <_ZNKSt6vectorImSaImEE4sizeEv>
 80061c8:	4602      	mov	r2, r0
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	4293      	cmp	r3, r2
 80061ce:	bf2c      	ite	cs
 80061d0:	2301      	movcs	r3, #1
 80061d2:	2300      	movcc	r3, #0
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d008      	beq.n	80061ec <_ZNKSt6vectorImSaImEE14_M_range_checkEj+0x34>
	  __throw_out_of_range_fmt(__N("vector::_M_range_check: __n "
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f7ff fe33 	bl	8005e46 <_ZNKSt6vectorImSaImEE4sizeEv>
 80061e0:	4603      	mov	r3, r0
 80061e2:	461a      	mov	r2, r3
 80061e4:	6839      	ldr	r1, [r7, #0]
 80061e6:	4803      	ldr	r0, [pc, #12]	; (80061f4 <_ZNKSt6vectorImSaImEE14_M_range_checkEj+0x3c>)
 80061e8:	f029 fb18 	bl	802f81c <_ZSt24__throw_out_of_range_fmtPKcz>
      }
 80061ec:	bf00      	nop
 80061ee:	3708      	adds	r7, #8
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}
 80061f4:	08034200 	.word	0x08034200

080061f8 <_ZNSt6vectorImSaImEEixEj>:
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	6039      	str	r1, [r7, #0]
	return *(this->_M_impl._M_start + __n);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	009b      	lsls	r3, r3, #2
 800620a:	4413      	add	r3, r2
      }
 800620c:	4618      	mov	r0, r3
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <_ZSt7forwardIPFijjPfEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	4618      	mov	r0, r3
 8006224:	370c      	adds	r7, #12
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr
	...

08006230 <_ZNSt8functionIFijjPfEEC1IPS1_vvEET_>:
      function<_Res(_ArgTypes...)>::
 8006230:	b590      	push	{r4, r7, lr}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
      : _Function_base()
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4618      	mov	r0, r3
 800623e:	f7fb f9c3 	bl	80015c8 <_ZNSt14_Function_baseC1Ev>
	if (_My_handler::_M_not_empty_function(__f))
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	4618      	mov	r0, r3
 8006246:	f000 fa70 	bl	800672a <_ZNSt14_Function_base13_Base_managerIPFijjPfEE21_M_not_empty_functionIS2_EEbPT_>
 800624a:	4603      	mov	r3, r0
 800624c:	2b00      	cmp	r3, #0
 800624e:	d00f      	beq.n	8006270 <_ZNSt8functionIFijjPfEEC1IPS1_vvEET_+0x40>
	    _My_handler::_M_init_functor(_M_functor, std::move(__f));
 8006250:	687c      	ldr	r4, [r7, #4]
 8006252:	463b      	mov	r3, r7
 8006254:	4618      	mov	r0, r3
 8006256:	f000 fa78 	bl	800674a <_ZSt4moveIRPFijjPfEEONSt16remove_referenceIT_E4typeEOS5_>
 800625a:	4603      	mov	r3, r0
 800625c:	4619      	mov	r1, r3
 800625e:	4620      	mov	r0, r4
 8006260:	f000 fa7e 	bl	8006760 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE15_M_init_functorERSt9_Any_dataOS3_>
	    _M_invoker = &_My_handler::_M_invoke;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	4a05      	ldr	r2, [pc, #20]	; (800627c <_ZNSt8functionIFijjPfEEC1IPS1_vvEET_+0x4c>)
 8006268:	60da      	str	r2, [r3, #12]
	    _M_manager = &_My_handler::_M_manager;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a04      	ldr	r2, [pc, #16]	; (8006280 <_ZNSt8functionIFijjPfEEC1IPS1_vvEET_+0x50>)
 800626e:	609a      	str	r2, [r3, #8]
      }
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4618      	mov	r0, r3
 8006274:	370c      	adds	r7, #12
 8006276:	46bd      	mov	sp, r7
 8006278:	bd90      	pop	{r4, r7, pc}
 800627a:	bf00      	nop
 800627c:	08006785 	.word	0x08006785
 8006280:	080067c7 	.word	0x080067c7

08006284 <_ZNSt8functionIFijjPfEEC1ERKS2_>:
    function<_Res(_ArgTypes...)>::
 8006284:	b580      	push	{r7, lr}
 8006286:	b082      	sub	sp, #8
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
    : _Function_base()
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4618      	mov	r0, r3
 8006292:	f7fb f999 	bl	80015c8 <_ZNSt14_Function_baseC1Ev>
      if (static_cast<bool>(__x))
 8006296:	6838      	ldr	r0, [r7, #0]
 8006298:	f7ff fd56 	bl	8005d48 <_ZNKSt8functionIFijjPfEEcvbEv>
 800629c:	4603      	mov	r3, r0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d00d      	beq.n	80062be <_ZNSt8functionIFijjPfEEC1ERKS2_+0x3a>
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	6839      	ldr	r1, [r7, #0]
 80062aa:	2202      	movs	r2, #2
 80062ac:	4798      	blx	r3
	  _M_invoker = __x._M_invoker;
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	68da      	ldr	r2, [r3, #12]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	60da      	str	r2, [r3, #12]
	  _M_manager = __x._M_manager;
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	689a      	ldr	r2, [r3, #8]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	609a      	str	r2, [r3, #8]
    }
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	4618      	mov	r0, r3
 80062c2:	3708      	adds	r7, #8
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <_ZSt7forwardIZN14SignalWithAxes10get_signalEvEUljjPfE_EOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	4618      	mov	r0, r3
 80062d4:	370c      	adds	r7, #12
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr
	...

080062e0 <_ZNSt8functionIFijjPfEEC1IZN14SignalWithAxes10get_signalEvEUljjS0_E_vvEET_>:
      function<_Res(_ArgTypes...)>::
 80062e0:	b590      	push	{r4, r7, lr}
 80062e2:	b083      	sub	sp, #12
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
 80062e8:	6039      	str	r1, [r7, #0]
      : _Function_base()
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4618      	mov	r0, r3
 80062ee:	f7fb f96b 	bl	80015c8 <_ZNSt14_Function_baseC1Ev>
	if (_My_handler::_M_not_empty_function(__f))
 80062f2:	463b      	mov	r3, r7
 80062f4:	4618      	mov	r0, r3
 80062f6:	f000 fa85 	bl	8006804 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E21_M_not_empty_functionIS3_EEbRKT_>
 80062fa:	4603      	mov	r3, r0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d00f      	beq.n	8006320 <_ZNSt8functionIFijjPfEEC1IZN14SignalWithAxes10get_signalEvEUljjS0_E_vvEET_+0x40>
	    _My_handler::_M_init_functor(_M_functor, std::move(__f));
 8006300:	687c      	ldr	r4, [r7, #4]
 8006302:	463b      	mov	r3, r7
 8006304:	4618      	mov	r0, r3
 8006306:	f000 fa88 	bl	800681a <_ZSt4moveIRZN14SignalWithAxes10get_signalEvEUljjPfE_EONSt16remove_referenceIT_E4typeEOS5_>
 800630a:	4603      	mov	r3, r0
 800630c:	4619      	mov	r1, r3
 800630e:	4620      	mov	r0, r4
 8006310:	f000 fa8e 	bl	8006830 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E15_M_init_functorERSt9_Any_dataOS3_>
	    _M_invoker = &_My_handler::_M_invoke;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4a05      	ldr	r2, [pc, #20]	; (800632c <_ZNSt8functionIFijjPfEEC1IZN14SignalWithAxes10get_signalEvEUljjS0_E_vvEET_+0x4c>)
 8006318:	60da      	str	r2, [r3, #12]
	    _M_manager = &_My_handler::_M_manager;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	4a04      	ldr	r2, [pc, #16]	; (8006330 <_ZNSt8functionIFijjPfEEC1IZN14SignalWithAxes10get_signalEvEUljjS0_E_vvEET_+0x50>)
 800631e:	609a      	str	r2, [r3, #8]
      }
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	4618      	mov	r0, r3
 8006324:	370c      	adds	r7, #12
 8006326:	46bd      	mov	sp, r7
 8006328:	bd90      	pop	{r4, r7, pc}
 800632a:	bf00      	nop
 800632c:	08006855 	.word	0x08006855
 8006330:	08006897 	.word	0x08006897

08006334 <_ZNKSt15__uniq_ptr_implIvPFvPvEE6_M_ptrEv>:
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
 8006334:	b580      	push	{r7, lr}
 8006336:	b082      	sub	sp, #8
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	4618      	mov	r0, r3
 8006340:	f000 fac8 	bl	80068d4 <_ZSt3getILj0EJPvPFvS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS7_>
 8006344:	4603      	mov	r3, r0
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4618      	mov	r0, r3
 800634a:	3708      	adds	r7, #8
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}

08006350 <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 8006350:	b480      	push	{r7}
 8006352:	b083      	sub	sp, #12
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4618      	mov	r0, r3
 800635c:	370c      	adds	r7, #12
 800635e:	46bd      	mov	sp, r7
 8006360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006364:	4770      	bx	lr

08006366 <_ZSt4swapISt9_Any_dataENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS5_ESt18is_move_assignableIS5_EEE5valueEvE4typeERS5_SF_>:
			      is_move_constructible<_Tp>,
			      is_move_assignable<_Tp>>::value>::type
#else
    void
#endif
    swap(_Tp& __a, _Tp& __b)
 8006366:	b580      	push	{r7, lr}
 8006368:	b084      	sub	sp, #16
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
 800636e:	6039      	str	r1, [r7, #0]
    {
#if __cplusplus < 201103L
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)
#endif
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f7ff ffed 	bl	8006350 <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>
 8006376:	4602      	mov	r2, r0
 8006378:	f107 0308 	add.w	r3, r7, #8
 800637c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006380:	e883 0003 	stmia.w	r3, {r0, r1}
      __a = _GLIBCXX_MOVE(__b);
 8006384:	6838      	ldr	r0, [r7, #0]
 8006386:	f7ff ffe3 	bl	8006350 <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>
 800638a:	4602      	mov	r2, r0
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006392:	e883 0003 	stmia.w	r3, {r0, r1}
      __b = _GLIBCXX_MOVE(__tmp);
 8006396:	f107 0308 	add.w	r3, r7, #8
 800639a:	4618      	mov	r0, r3
 800639c:	f7ff ffd8 	bl	8006350 <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>
 80063a0:	4602      	mov	r2, r0
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80063a8:	e883 0003 	stmia.w	r3, {r0, r1}
    }
 80063ac:	bf00      	nop
 80063ae:	3710      	adds	r7, #16
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>:
    move(_Tp&& __t) noexcept
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	4618      	mov	r0, r3
 80063c0:	370c      	adds	r7, #12
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr

080063ca <_ZSt4swapIPFbRSt9_Any_dataRKS0_St18_Manager_operationEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISB_ESt18is_move_assignableISB_EEE5valueEvE4typeERSB_SL_>:
    swap(_Tp& __a, _Tp& __b)
 80063ca:	b580      	push	{r7, lr}
 80063cc:	b084      	sub	sp, #16
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
 80063d2:	6039      	str	r1, [r7, #0]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f7ff ffed 	bl	80063b4 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>
 80063da:	4603      	mov	r3, r0
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 80063e0:	6838      	ldr	r0, [r7, #0]
 80063e2:	f7ff ffe7 	bl	80063b4 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>
 80063e6:	4603      	mov	r3, r0
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 80063ee:	f107 030c 	add.w	r3, r7, #12
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7ff ffde 	bl	80063b4 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>
 80063f8:	4603      	mov	r3, r0
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	601a      	str	r2, [r3, #0]
    }
 8006400:	bf00      	nop
 8006402:	3710      	adds	r7, #16
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}

08006408 <_ZSt4moveIRPFiRKSt9_Any_dataOjS3_OPfEEONSt16remove_referenceIT_E4typeEOSA_>:
    move(_Tp&& __t) noexcept
 8006408:	b480      	push	{r7}
 800640a:	b083      	sub	sp, #12
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	4618      	mov	r0, r3
 8006414:	370c      	adds	r7, #12
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr

0800641e <_ZSt4swapIPFiRKSt9_Any_dataOjS3_OPfEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISC_ESt18is_move_assignableISC_EEE5valueEvE4typeERSC_SM_>:
    swap(_Tp& __a, _Tp& __b)
 800641e:	b580      	push	{r7, lr}
 8006420:	b084      	sub	sp, #16
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
 8006426:	6039      	str	r1, [r7, #0]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f7ff ffed 	bl	8006408 <_ZSt4moveIRPFiRKSt9_Any_dataOjS3_OPfEEONSt16remove_referenceIT_E4typeEOSA_>
 800642e:	4603      	mov	r3, r0
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 8006434:	6838      	ldr	r0, [r7, #0]
 8006436:	f7ff ffe7 	bl	8006408 <_ZSt4moveIRPFiRKSt9_Any_dataOjS3_OPfEEONSt16remove_referenceIT_E4typeEOSA_>
 800643a:	4603      	mov	r3, r0
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 8006442:	f107 030c 	add.w	r3, r7, #12
 8006446:	4618      	mov	r0, r3
 8006448:	f7ff ffde 	bl	8006408 <_ZSt4moveIRPFiRKSt9_Any_dataOjS3_OPfEEONSt16remove_referenceIT_E4typeEOSA_>
 800644c:	4603      	mov	r3, r0
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	601a      	str	r2, [r3, #0]
    }
 8006454:	bf00      	nop
 8006456:	3710      	adds	r7, #16
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <_ZSt7forwardIPFvPvEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	4618      	mov	r0, r3
 8006468:	370c      	adds	r7, #12
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr

08006472 <_ZNSt5tupleIJPvPFvS0_EEEC1IRS0_S2_Lb1EEEOT_OT0_>:
	: _Inherited(__a1, __a2) { }

      template<typename _U1, typename _U2,
	       _ImplicitCtor<!__is_alloc_arg<_U1>(), _U1, _U2> = true>
	constexpr
	tuple(_U1&& __a1, _U2&& __a2)
 8006472:	b5b0      	push	{r4, r5, r7, lr}
 8006474:	b084      	sub	sp, #16
 8006476:	af00      	add	r7, sp, #0
 8006478:	60f8      	str	r0, [r7, #12]
 800647a:	60b9      	str	r1, [r7, #8]
 800647c:	607a      	str	r2, [r7, #4]
	noexcept(__nothrow_constructible<_U1, _U2>())
	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 800647e:	68fc      	ldr	r4, [r7, #12]
 8006480:	68b8      	ldr	r0, [r7, #8]
 8006482:	f000 fa34 	bl	80068ee <_ZSt7forwardIRPvEOT_RNSt16remove_referenceIS2_E4typeE>
 8006486:	4605      	mov	r5, r0
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f7ff ffe7 	bl	800645c <_ZSt7forwardIPFvPvEEOT_RNSt16remove_referenceIS3_E4typeE>
 800648e:	4603      	mov	r3, r0
 8006490:	461a      	mov	r2, r3
 8006492:	4629      	mov	r1, r5
 8006494:	4620      	mov	r0, r4
 8006496:	f000 fa35 	bl	8006904 <_ZNSt11_Tuple_implILj0EJPvPFvS0_EEEC1IRS0_JS2_EvEEOT_DpOT0_>
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	4618      	mov	r0, r3
 800649e:	3710      	adds	r7, #16
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bdb0      	pop	{r4, r5, r7, pc}

080064a4 <_ZSt3getILj0EJPvPFvS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS7_>:
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }

  /// Return a reference to the ith element of a tuple.
  template<std::size_t __i, typename... _Elements>
    constexpr __tuple_element_t<__i, tuple<_Elements...>>&
    get(tuple<_Elements...>& __t) noexcept
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b082      	sub	sp, #8
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	4618      	mov	r0, r3
 80064b0:	f000 fa46 	bl	8006940 <_ZSt12__get_helperILj0EPvJPFvS0_EEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 80064b4:	4603      	mov	r3, r0
 80064b6:	4618      	mov	r0, r3
 80064b8:	3708      	adds	r7, #8
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}

080064be <_ZNSt15__uniq_ptr_implIvPFvPvEE10_M_deleterEv>:
      _Dp&       _M_deleter() { return std::get<1>(_M_t); }
 80064be:	b580      	push	{r7, lr}
 80064c0:	b082      	sub	sp, #8
 80064c2:	af00      	add	r7, sp, #0
 80064c4:	6078      	str	r0, [r7, #4]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4618      	mov	r0, r3
 80064ca:	f000 fa45 	bl	8006958 <_ZSt3getILj1EJPvPFvS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS7_>
 80064ce:	4603      	mov	r3, r0
 80064d0:	4618      	mov	r0, r3
 80064d2:	3708      	adds	r7, #8
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	4618      	mov	r0, r3
 80064e4:	370c      	adds	r7, #12
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr

080064ee <_ZNSt16allocator_traitsISaImEE9constructImJmEEEvRS0_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 80064ee:	b580      	push	{r7, lr}
 80064f0:	b084      	sub	sp, #16
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	60f8      	str	r0, [r7, #12]
 80064f6:	60b9      	str	r1, [r7, #8]
 80064f8:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f7ff ffec 	bl	80064d8 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 8006500:	4603      	mov	r3, r0
 8006502:	461a      	mov	r2, r3
 8006504:	68b9      	ldr	r1, [r7, #8]
 8006506:	68f8      	ldr	r0, [r7, #12]
 8006508:	f000 fa5b 	bl	80069c2 <_ZN9__gnu_cxx13new_allocatorImE9constructImJmEEEvPT_DpOT0_>
	}
 800650c:	bf00      	nop
 800650e:	3710      	adds	r7, #16
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}

08006514 <_ZNSt6vectorImSaImEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	1d1a      	adds	r2, r3, #4
 8006520:	f107 030c 	add.w	r3, r7, #12
 8006524:	4611      	mov	r1, r2
 8006526:	4618      	mov	r0, r3
 8006528:	f000 fa61 	bl	80069ee <_ZN9__gnu_cxx17__normal_iteratorIPmSt6vectorImSaImEEEC1ERKS1_>
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	4618      	mov	r0, r3
 8006530:	3710      	adds	r7, #16
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}

08006536 <_ZNSt6vectorImSaImEE15_S_use_relocateEv>:
      _S_use_relocate()
 8006536:	b580      	push	{r7, lr}
 8006538:	b082      	sub	sp, #8
 800653a:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 800653c:	4618      	mov	r0, r3
 800653e:	f000 f805 	bl	800654c <_ZNSt6vectorImSaImEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8006542:	4603      	mov	r3, r0
      }
 8006544:	4618      	mov	r0, r3
 8006546:	3708      	adds	r7, #8
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}

0800654c <_ZNSt6vectorImSaImEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
 8006552:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 8006554:	2301      	movs	r3, #1
      }
 8006556:	4618      	mov	r0, r3
 8006558:	370c      	adds	r7, #12
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr
	...

08006564 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_>:

#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      void
      vector<_Tp, _Alloc>::
 8006564:	b5b0      	push	{r4, r5, r7, lr}
 8006566:	b08c      	sub	sp, #48	; 0x30
 8006568:	af00      	add	r7, sp, #0
 800656a:	60f8      	str	r0, [r7, #12]
 800656c:	60b9      	str	r1, [r7, #8]
 800656e:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8006570:	4a59      	ldr	r2, [pc, #356]	; (80066d8 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x174>)
 8006572:	2101      	movs	r1, #1
 8006574:	68f8      	ldr	r0, [r7, #12]
 8006576:	f000 fa4a 	bl	8006a0e <_ZNKSt6vectorImSaImEE12_M_check_lenEjPKc>
 800657a:	62b8      	str	r0, [r7, #40]	; 0x28
      pointer __old_start = this->_M_impl._M_start;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	627b      	str	r3, [r7, #36]	; 0x24
      pointer __old_finish = this->_M_impl._M_finish;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	623b      	str	r3, [r7, #32]
      const size_type __elems_before = __position - begin();
 8006588:	68f8      	ldr	r0, [r7, #12]
 800658a:	f000 fa87 	bl	8006a9c <_ZNSt6vectorImSaImEE5beginEv>
 800658e:	4603      	mov	r3, r0
 8006590:	617b      	str	r3, [r7, #20]
 8006592:	f107 0214 	add.w	r2, r7, #20
 8006596:	f107 0308 	add.w	r3, r7, #8
 800659a:	4611      	mov	r1, r2
 800659c:	4618      	mov	r0, r3
 800659e:	f000 fa8d 	bl	8006abc <_ZN9__gnu_cxxmiIPmSt6vectorImSaImEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>
 80065a2:	4603      	mov	r3, r0
 80065a4:	61fb      	str	r3, [r7, #28]
      pointer __new_start(this->_M_allocate(__len));
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80065aa:	4618      	mov	r0, r3
 80065ac:	f000 fa9b 	bl	8006ae6 <_ZNSt12_Vector_baseImSaImEE11_M_allocateEj>
 80065b0:	61b8      	str	r0, [r7, #24]
      pointer __new_finish(__new_start);
 80065b2:	69bb      	ldr	r3, [r7, #24]
 80065b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 80065b6:	68fc      	ldr	r4, [r7, #12]
				   __new_start + __elems_before,
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 80065bc:	69ba      	ldr	r2, [r7, #24]
 80065be:	18d5      	adds	r5, r2, r3
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f7ff ff89 	bl	80064d8 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 80065c6:	4603      	mov	r3, r0
 80065c8:	461a      	mov	r2, r3
 80065ca:	4629      	mov	r1, r5
 80065cc:	4620      	mov	r0, r4
 80065ce:	f7ff ff8e 	bl	80064ee <_ZNSt16allocator_traitsISaImEE9constructImJmEEEvRS0_PT_DpOT0_>
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 80065d2:	2300      	movs	r3, #0
 80065d4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 80065d6:	f7ff ffae 	bl	8006536 <_ZNSt6vectorImSaImEE15_S_use_relocateEv>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d027      	beq.n	8006630 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xcc>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 80065e0:	f107 0308 	add.w	r3, r7, #8
 80065e4:	4618      	mov	r0, r3
 80065e6:	f000 faa6 	bl	8006b36 <_ZNK9__gnu_cxx17__normal_iteratorIPmSt6vectorImSaImEEE4baseEv>
 80065ea:	4603      	mov	r3, r0
 80065ec:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	4618      	mov	r0, r3
 80065f2:	f7ff fdc8 	bl	8006186 <_ZNSt12_Vector_baseImSaImEE19_M_get_Tp_allocatorEv>
 80065f6:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 80065f8:	69ba      	ldr	r2, [r7, #24]
 80065fa:	4621      	mov	r1, r4
 80065fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80065fe:	f000 fa86 	bl	8006b0e <_ZNSt6vectorImSaImEE11_S_relocateEPmS2_S2_RS0_>
 8006602:	62f8      	str	r0, [r7, #44]	; 0x2c

	      ++__new_finish;
 8006604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006606:	3304      	adds	r3, #4
 8006608:	62fb      	str	r3, [r7, #44]	; 0x2c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 800660a:	f107 0308 	add.w	r3, r7, #8
 800660e:	4618      	mov	r0, r3
 8006610:	f000 fa91 	bl	8006b36 <_ZNK9__gnu_cxx17__normal_iteratorIPmSt6vectorImSaImEEE4baseEv>
 8006614:	4603      	mov	r3, r0
 8006616:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	4618      	mov	r0, r3
 800661c:	f7ff fdb3 	bl	8006186 <_ZNSt12_Vector_baseImSaImEE19_M_get_Tp_allocatorEv>
 8006620:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8006622:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006624:	6a39      	ldr	r1, [r7, #32]
 8006626:	4620      	mov	r0, r4
 8006628:	f000 fa71 	bl	8006b0e <_ZNSt6vectorImSaImEE11_S_relocateEPmS2_S2_RS0_>
 800662c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800662e:	e026      	b.n	800667e <_ZNSt6vectorImSaImEE17_M_realloc_insertIJmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x11a>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 8006630:	f107 0308 	add.w	r3, r7, #8
 8006634:	4618      	mov	r0, r3
 8006636:	f000 fa7e 	bl	8006b36 <_ZNK9__gnu_cxx17__normal_iteratorIPmSt6vectorImSaImEEE4baseEv>
 800663a:	4603      	mov	r3, r0
 800663c:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	4618      	mov	r0, r3
 8006642:	f7ff fda0 	bl	8006186 <_ZNSt12_Vector_baseImSaImEE19_M_get_Tp_allocatorEv>
 8006646:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8006648:	69ba      	ldr	r2, [r7, #24]
 800664a:	4621      	mov	r1, r4
 800664c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800664e:	f000 fa7d 	bl	8006b4c <_ZSt34__uninitialized_move_if_noexcept_aIPmS0_SaImEET0_T_S3_S2_RT1_>
 8006652:	62f8      	str	r0, [r7, #44]	; 0x2c

	      ++__new_finish;
 8006654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006656:	3304      	adds	r3, #4
 8006658:	62fb      	str	r3, [r7, #44]	; 0x2c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 800665a:	f107 0308 	add.w	r3, r7, #8
 800665e:	4618      	mov	r0, r3
 8006660:	f000 fa69 	bl	8006b36 <_ZNK9__gnu_cxx17__normal_iteratorIPmSt6vectorImSaImEEE4baseEv>
 8006664:	4603      	mov	r3, r0
 8006666:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	4618      	mov	r0, r3
 800666c:	f7ff fd8b 	bl	8006186 <_ZNSt12_Vector_baseImSaImEE19_M_get_Tp_allocatorEv>
 8006670:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 8006672:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006674:	6a39      	ldr	r1, [r7, #32]
 8006676:	4620      	mov	r0, r4
 8006678:	f000 fa68 	bl	8006b4c <_ZSt34__uninitialized_move_if_noexcept_aIPmS0_SaImEET0_T_S3_S2_RT1_>
 800667c:	62f8      	str	r0, [r7, #44]	; 0x2c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 800667e:	f7ff ff5a 	bl	8006536 <_ZNSt6vectorImSaImEE15_S_use_relocateEv>
 8006682:	4603      	mov	r3, r0
 8006684:	f083 0301 	eor.w	r3, r3, #1
 8006688:	b2db      	uxtb	r3, r3
 800668a:	2b00      	cmp	r3, #0
 800668c:	d009      	beq.n	80066a2 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x13e>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	4618      	mov	r0, r3
 8006692:	f7ff fd78 	bl	8006186 <_ZNSt12_Vector_baseImSaImEE19_M_get_Tp_allocatorEv>
 8006696:	4603      	mov	r3, r0
 8006698:	461a      	mov	r2, r3
 800669a:	6a39      	ldr	r1, [r7, #32]
 800669c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800669e:	f7ff fd7d 	bl	800619c <_ZSt8_DestroyIPmmEvT_S1_RSaIT0_E>
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 80066a2:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	689a      	ldr	r2, [r3, #8]
 80066a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 80066ae:	461a      	mov	r2, r3
 80066b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80066b2:	f7ff fd55 	bl	8006160 <_ZNSt12_Vector_baseImSaImEE13_M_deallocateEPmj>
      this->_M_impl._M_start = __new_start;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	69ba      	ldr	r2, [r7, #24]
 80066ba:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066c0:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 80066c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066c4:	009b      	lsls	r3, r3, #2
 80066c6:	69ba      	ldr	r2, [r7, #24]
 80066c8:	441a      	add	r2, r3
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	609a      	str	r2, [r3, #8]
    }
 80066ce:	bf00      	nop
 80066d0:	3730      	adds	r7, #48	; 0x30
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bdb0      	pop	{r4, r5, r7, pc}
 80066d6:	bf00      	nop
 80066d8:	080341e4 	.word	0x080341e4

080066dc <_ZN9__gnu_cxx13new_allocatorImEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4618      	mov	r0, r3
 80066e8:	370c      	adds	r7, #12
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr

080066f2 <_ZNSt16allocator_traitsISaImEE10deallocateERS0_Pmj>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80066f2:	b580      	push	{r7, lr}
 80066f4:	b084      	sub	sp, #16
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	60f8      	str	r0, [r7, #12]
 80066fa:	60b9      	str	r1, [r7, #8]
 80066fc:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 80066fe:	687a      	ldr	r2, [r7, #4]
 8006700:	68b9      	ldr	r1, [r7, #8]
 8006702:	68f8      	ldr	r0, [r7, #12]
 8006704:	f000 fa3b 	bl	8006b7e <_ZN9__gnu_cxx13new_allocatorImE10deallocateEPmj>
 8006708:	bf00      	nop
 800670a:	3710      	adds	r7, #16
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}

08006710 <_ZSt8_DestroyIPmEvT_S1_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8006710:	b580      	push	{r7, lr}
 8006712:	b082      	sub	sp, #8
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
#if __cplusplus > 201703L && defined __cpp_lib_is_constant_evaluated
      if (std::is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 800671a:	6839      	ldr	r1, [r7, #0]
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f000 fa3e 	bl	8006b9e <_ZNSt12_Destroy_auxILb1EE9__destroyIPmEEvT_S3_>
    }
 8006722:	bf00      	nop
 8006724:	3708      	adds	r7, #8
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}

0800672a <_ZNSt14_Function_base13_Base_managerIPFijjPfEE21_M_not_empty_functionIS2_EEbPT_>:
	  _M_not_empty_function(_Tp* __fp)
 800672a:	b480      	push	{r7}
 800672c:	b083      	sub	sp, #12
 800672e:	af00      	add	r7, sp, #0
 8006730:	6078      	str	r0, [r7, #4]
	  { return __fp != nullptr; }
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2b00      	cmp	r3, #0
 8006736:	bf14      	ite	ne
 8006738:	2301      	movne	r3, #1
 800673a:	2300      	moveq	r3, #0
 800673c:	b2db      	uxtb	r3, r3
 800673e:	4618      	mov	r0, r3
 8006740:	370c      	adds	r7, #12
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr

0800674a <_ZSt4moveIRPFijjPfEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 800674a:	b480      	push	{r7}
 800674c:	b083      	sub	sp, #12
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	4618      	mov	r0, r3
 8006756:	370c      	adds	r7, #12
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr

08006760 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE15_M_init_functorERSt9_Any_dataOS3_>:
	_M_init_functor(_Any_data& __functor, _Functor&& __f)
 8006760:	b590      	push	{r4, r7, lr}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
	{ _M_init_functor(__functor, std::move(__f), _Local_storage()); }
 800676a:	6838      	ldr	r0, [r7, #0]
 800676c:	f7ff ffed 	bl	800674a <_ZSt4moveIRPFijjPfEEONSt16remove_referenceIT_E4typeEOS5_>
 8006770:	4603      	mov	r3, r0
 8006772:	4622      	mov	r2, r4
 8006774:	4619      	mov	r1, r3
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 fa1c 	bl	8006bb4 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE15_M_init_functorERSt9_Any_dataOS3_St17integral_constantIbLb1EE>
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	bd90      	pop	{r4, r7, pc}

08006784 <_ZNSt17_Function_handlerIFijjPfEPS1_E9_M_invokeERKSt9_Any_dataOjS7_OS0_>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 8006784:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006786:	b085      	sub	sp, #20
 8006788:	af00      	add	r7, sp, #0
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	607a      	str	r2, [r7, #4]
 8006790:	603b      	str	r3, [r7, #0]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 8006792:	68f8      	ldr	r0, [r7, #12]
 8006794:	f000 fa27 	bl	8006be6 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE14_M_get_pointerERKSt9_Any_data>
 8006798:	4604      	mov	r4, r0
 800679a:	68b8      	ldr	r0, [r7, #8]
 800679c:	f7ff fc50 	bl	8006040 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 80067a0:	4605      	mov	r5, r0
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f7ff fc4c 	bl	8006040 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 80067a8:	4606      	mov	r6, r0
 80067aa:	6838      	ldr	r0, [r7, #0]
 80067ac:	f7ff fc53 	bl	8006056 <_ZSt7forwardIPfEOT_RNSt16remove_referenceIS1_E4typeE>
 80067b0:	4603      	mov	r3, r0
 80067b2:	4632      	mov	r2, r6
 80067b4:	4629      	mov	r1, r5
 80067b6:	4620      	mov	r0, r4
 80067b8:	f000 fa26 	bl	8006c08 <_ZSt10__invoke_rIiRPFijjPfEJjjS0_EENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt7is_voidIT_EESt14is_convertibleINSt15__invoke_resultIT0_JDpT1_EE4typeES8_EEE5valueES8_E4typeEOSD_DpOSE_>
 80067bc:	4603      	mov	r3, r0
      }
 80067be:	4618      	mov	r0, r3
 80067c0:	3714      	adds	r7, #20
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080067c6 <_ZNSt17_Function_handlerIFijjPfEPS1_E10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 80067c6:	b590      	push	{r4, r7, lr}
 80067c8:	b085      	sub	sp, #20
 80067ca:	af00      	add	r7, sp, #0
 80067cc:	60f8      	str	r0, [r7, #12]
 80067ce:	60b9      	str	r1, [r7, #8]
 80067d0:	4613      	mov	r3, r2
 80067d2:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 80067d4:	79fb      	ldrb	r3, [r7, #7]
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	d109      	bne.n	80067ee <_ZNSt17_Function_handlerIFijjPfEPS1_E10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 80067da:	68f8      	ldr	r0, [r7, #12]
 80067dc:	f000 fa39 	bl	8006c52 <_ZNSt9_Any_data9_M_accessIPPFijjPfEEERT_v>
 80067e0:	4604      	mov	r4, r0
 80067e2:	68b8      	ldr	r0, [r7, #8]
 80067e4:	f000 f9ff 	bl	8006be6 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE14_M_get_pointerERKSt9_Any_data>
 80067e8:	4603      	mov	r3, r0
 80067ea:	6023      	str	r3, [r4, #0]
	    break;
 80067ec:	e005      	b.n	80067fa <_ZNSt17_Function_handlerIFijjPfEPS1_E10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 80067ee:	79fb      	ldrb	r3, [r7, #7]
 80067f0:	461a      	mov	r2, r3
 80067f2:	68b9      	ldr	r1, [r7, #8]
 80067f4:	68f8      	ldr	r0, [r7, #12]
 80067f6:	f000 fa38 	bl	8006c6a <_ZNSt14_Function_base13_Base_managerIPFijjPfEE10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation>
	return false;
 80067fa:	2300      	movs	r3, #0
      }
 80067fc:	4618      	mov	r0, r3
 80067fe:	3714      	adds	r7, #20
 8006800:	46bd      	mov	sp, r7
 8006802:	bd90      	pop	{r4, r7, pc}

08006804 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E21_M_not_empty_functionIS3_EEbRKT_>:
	  _M_not_empty_function(const _Tp&)
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
	  { return true; }
 800680c:	2301      	movs	r3, #1
 800680e:	4618      	mov	r0, r3
 8006810:	370c      	adds	r7, #12
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr

0800681a <_ZSt4moveIRZN14SignalWithAxes10get_signalEvEUljjPfE_EONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 800681a:	b480      	push	{r7}
 800681c:	b083      	sub	sp, #12
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4618      	mov	r0, r3
 8006826:	370c      	adds	r7, #12
 8006828:	46bd      	mov	sp, r7
 800682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682e:	4770      	bx	lr

08006830 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E15_M_init_functorERSt9_Any_dataOS3_>:
	_M_init_functor(_Any_data& __functor, _Functor&& __f)
 8006830:	b590      	push	{r4, r7, lr}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
	{ _M_init_functor(__functor, std::move(__f), _Local_storage()); }
 800683a:	6838      	ldr	r0, [r7, #0]
 800683c:	f7ff ffed 	bl	800681a <_ZSt4moveIRZN14SignalWithAxes10get_signalEvEUljjPfE_EONSt16remove_referenceIT_E4typeEOS5_>
 8006840:	4603      	mov	r3, r0
 8006842:	4622      	mov	r2, r4
 8006844:	4619      	mov	r1, r3
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 fa3a 	bl	8006cc0 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E15_M_init_functorERSt9_Any_dataOS3_St17integral_constantIbLb1EE>
 800684c:	bf00      	nop
 800684e:	370c      	adds	r7, #12
 8006850:	46bd      	mov	sp, r7
 8006852:	bd90      	pop	{r4, r7, pc}

08006854 <_ZNSt17_Function_handlerIFijjPfEZN14SignalWithAxes10get_signalEvEUljjS0_E_E9_M_invokeERKSt9_Any_dataOjS8_OS0_>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 8006854:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006856:	b085      	sub	sp, #20
 8006858:	af00      	add	r7, sp, #0
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
 8006860:	603b      	str	r3, [r7, #0]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 8006862:	68f8      	ldr	r0, [r7, #12]
 8006864:	f000 fa45 	bl	8006cf2 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E14_M_get_pointerERKSt9_Any_data>
 8006868:	4604      	mov	r4, r0
 800686a:	68b8      	ldr	r0, [r7, #8]
 800686c:	f7ff fbe8 	bl	8006040 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 8006870:	4605      	mov	r5, r0
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f7ff fbe4 	bl	8006040 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 8006878:	4606      	mov	r6, r0
 800687a:	6838      	ldr	r0, [r7, #0]
 800687c:	f7ff fbeb 	bl	8006056 <_ZSt7forwardIPfEOT_RNSt16remove_referenceIS1_E4typeE>
 8006880:	4603      	mov	r3, r0
 8006882:	4632      	mov	r2, r6
 8006884:	4629      	mov	r1, r5
 8006886:	4620      	mov	r0, r4
 8006888:	f000 fa44 	bl	8006d14 <_ZSt10__invoke_rIiRZN14SignalWithAxes10get_signalEvEUljjPfE_JjjS1_EENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt7is_voidIT_EESt14is_convertibleINSt15__invoke_resultIT0_JDpT1_EE4typeES8_EEE5valueES8_E4typeEOSD_DpOSE_>
 800688c:	4603      	mov	r3, r0
      }
 800688e:	4618      	mov	r0, r3
 8006890:	3714      	adds	r7, #20
 8006892:	46bd      	mov	sp, r7
 8006894:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006896 <_ZNSt17_Function_handlerIFijjPfEZN14SignalWithAxes10get_signalEvEUljjS0_E_E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 8006896:	b590      	push	{r4, r7, lr}
 8006898:	b085      	sub	sp, #20
 800689a:	af00      	add	r7, sp, #0
 800689c:	60f8      	str	r0, [r7, #12]
 800689e:	60b9      	str	r1, [r7, #8]
 80068a0:	4613      	mov	r3, r2
 80068a2:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 80068a4:	79fb      	ldrb	r3, [r7, #7]
 80068a6:	2b01      	cmp	r3, #1
 80068a8:	d109      	bne.n	80068be <_ZNSt17_Function_handlerIFijjPfEZN14SignalWithAxes10get_signalEvEUljjS0_E_E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 80068aa:	68f8      	ldr	r0, [r7, #12]
 80068ac:	f000 fa57 	bl	8006d5e <_ZNSt9_Any_data9_M_accessIPZN14SignalWithAxes10get_signalEvEUljjPfE_EERT_v>
 80068b0:	4604      	mov	r4, r0
 80068b2:	68b8      	ldr	r0, [r7, #8]
 80068b4:	f000 fa1d 	bl	8006cf2 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E14_M_get_pointerERKSt9_Any_data>
 80068b8:	4603      	mov	r3, r0
 80068ba:	6023      	str	r3, [r4, #0]
	    break;
 80068bc:	e005      	b.n	80068ca <_ZNSt17_Function_handlerIFijjPfEZN14SignalWithAxes10get_signalEvEUljjS0_E_E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 80068be:	79fb      	ldrb	r3, [r7, #7]
 80068c0:	461a      	mov	r2, r3
 80068c2:	68b9      	ldr	r1, [r7, #8]
 80068c4:	68f8      	ldr	r0, [r7, #12]
 80068c6:	f000 fa56 	bl	8006d76 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation>
	return false;
 80068ca:	2300      	movs	r3, #0
      }
 80068cc:	4618      	mov	r0, r3
 80068ce:	3714      	adds	r7, #20
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd90      	pop	{r4, r7, pc}

080068d4 <_ZSt3getILj0EJPvPFvS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS7_>:

  /// Return a const reference to the ith element of a const tuple.
  template<std::size_t __i, typename... _Elements>
    constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
    get(const tuple<_Elements...>& __t) noexcept
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b082      	sub	sp, #8
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	4618      	mov	r0, r3
 80068e0:	f000 fa74 	bl	8006dcc <_ZSt12__get_helperILj0EPvJPFvS0_EEERKT0_RKSt11_Tuple_implIXT_EJS3_DpT1_EE>
 80068e4:	4603      	mov	r3, r0
 80068e6:	4618      	mov	r0, r3
 80068e8:	3708      	adds	r7, #8
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}

080068ee <_ZSt7forwardIRPvEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80068ee:	b480      	push	{r7}
 80068f0:	b083      	sub	sp, #12
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4618      	mov	r0, r3
 80068fa:	370c      	adds	r7, #12
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr

08006904 <_ZNSt11_Tuple_implILj0EJPvPFvS0_EEEC1IRS0_JS2_EvEEOT_DpOT0_>:
        constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 8006904:	b590      	push	{r4, r7, lr}
 8006906:	b085      	sub	sp, #20
 8006908:	af00      	add	r7, sp, #0
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	60b9      	str	r1, [r7, #8]
 800690e:	607a      	str	r2, [r7, #4]
	  _Base(std::forward<_UHead>(__head)) { }
 8006910:	68fc      	ldr	r4, [r7, #12]
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f7ff fda2 	bl	800645c <_ZSt7forwardIPFvPvEEOT_RNSt16remove_referenceIS3_E4typeE>
 8006918:	4603      	mov	r3, r0
 800691a:	4619      	mov	r1, r3
 800691c:	4620      	mov	r0, r4
 800691e:	f000 fa61 	bl	8006de4 <_ZNSt11_Tuple_implILj1EJPFvPvEEEC1IS2_EEOT_>
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	1d1c      	adds	r4, r3, #4
 8006926:	68b8      	ldr	r0, [r7, #8]
 8006928:	f7ff ffe1 	bl	80068ee <_ZSt7forwardIRPvEOT_RNSt16remove_referenceIS2_E4typeE>
 800692c:	4603      	mov	r3, r0
 800692e:	4619      	mov	r1, r3
 8006930:	4620      	mov	r0, r4
 8006932:	f000 fa6a 	bl	8006e0a <_ZNSt10_Head_baseILj0EPvLb0EEC1IRS0_EEOT_>
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	4618      	mov	r0, r3
 800693a:	3714      	adds	r7, #20
 800693c:	46bd      	mov	sp, r7
 800693e:	bd90      	pop	{r4, r7, pc}

08006940 <_ZSt12__get_helperILj0EPvJPFvS0_EEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8006940:	b580      	push	{r7, lr}
 8006942:	b082      	sub	sp, #8
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	f000 fa6f 	bl	8006e2c <_ZNSt11_Tuple_implILj0EJPvPFvS0_EEE7_M_headERS3_>
 800694e:	4603      	mov	r3, r0
 8006950:	4618      	mov	r0, r3
 8006952:	3708      	adds	r7, #8
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}

08006958 <_ZSt3getILj1EJPvPFvS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS7_>:
    get(tuple<_Elements...>& __t) noexcept
 8006958:	b580      	push	{r7, lr}
 800695a:	b082      	sub	sp, #8
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	4618      	mov	r0, r3
 8006964:	f000 fa70 	bl	8006e48 <_ZSt12__get_helperILj1EPFvPvEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 8006968:	4603      	mov	r3, r0
 800696a:	4618      	mov	r0, r3
 800696c:	3708      	adds	r7, #8
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}

08006972 <_ZSt3maxIjERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 8006972:	b480      	push	{r7}
 8006974:	b083      	sub	sp, #12
 8006976:	af00      	add	r7, sp, #0
 8006978:	6078      	str	r0, [r7, #4]
 800697a:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	429a      	cmp	r2, r3
 8006986:	d201      	bcs.n	800698c <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	e000      	b.n	800698e <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 800698c:	687b      	ldr	r3, [r7, #4]
    }
 800698e:	4618      	mov	r0, r3
 8006990:	370c      	adds	r7, #12
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr

0800699a <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 800699a:	b480      	push	{r7}
 800699c:	b083      	sub	sp, #12
 800699e:	af00      	add	r7, sp, #0
 80069a0:	6078      	str	r0, [r7, #4]
 80069a2:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d201      	bcs.n	80069b4 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	e000      	b.n	80069b6 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 80069b4:	687b      	ldr	r3, [r7, #4]
    }
 80069b6:	4618      	mov	r0, r3
 80069b8:	370c      	adds	r7, #12
 80069ba:	46bd      	mov	sp, r7
 80069bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c0:	4770      	bx	lr

080069c2 <_ZN9__gnu_cxx13new_allocatorImE9constructImJmEEEvPT_DpOT0_>:
      { return _M_max_size(); }

#if __cplusplus >= 201103L
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
 80069c2:	b590      	push	{r4, r7, lr}
 80069c4:	b085      	sub	sp, #20
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	60f8      	str	r0, [r7, #12]
 80069ca:	60b9      	str	r1, [r7, #8]
 80069cc:	607a      	str	r2, [r7, #4]
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f7ff fd82 	bl	80064d8 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 80069d4:	4603      	mov	r3, r0
 80069d6:	681c      	ldr	r4, [r3, #0]
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	4619      	mov	r1, r3
 80069dc:	2004      	movs	r0, #4
 80069de:	f7fa fd6b 	bl	80014b8 <_ZnwjPv>
 80069e2:	4603      	mov	r3, r0
 80069e4:	601c      	str	r4, [r3, #0]
 80069e6:	bf00      	nop
 80069e8:	3714      	adds	r7, #20
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd90      	pop	{r4, r7, pc}

080069ee <_ZN9__gnu_cxx17__normal_iteratorIPmSt6vectorImSaImEEEC1ERKS1_>:

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit _GLIBCXX20_CONSTEXPR
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 80069ee:	b480      	push	{r7}
 80069f0:	b083      	sub	sp, #12
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
 80069f6:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	601a      	str	r2, [r3, #0]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	4618      	mov	r0, r3
 8006a04:	370c      	adds	r7, #12
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr

08006a0e <_ZNKSt6vectorImSaImEE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 8006a0e:	b590      	push	{r4, r7, lr}
 8006a10:	b087      	sub	sp, #28
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	60f8      	str	r0, [r7, #12]
 8006a16:	60b9      	str	r1, [r7, #8]
 8006a18:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 8006a1a:	68f8      	ldr	r0, [r7, #12]
 8006a1c:	f000 fa20 	bl	8006e60 <_ZNKSt6vectorImSaImEE8max_sizeEv>
 8006a20:	4604      	mov	r4, r0
 8006a22:	68f8      	ldr	r0, [r7, #12]
 8006a24:	f7ff fa0f 	bl	8005e46 <_ZNKSt6vectorImSaImEE4sizeEv>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	1ae2      	subs	r2, r4, r3
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	bf34      	ite	cc
 8006a32:	2301      	movcc	r3, #1
 8006a34:	2300      	movcs	r3, #0
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d002      	beq.n	8006a42 <_ZNKSt6vectorImSaImEE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f028 feea 	bl	802f816 <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 8006a42:	68f8      	ldr	r0, [r7, #12]
 8006a44:	f7ff f9ff 	bl	8005e46 <_ZNKSt6vectorImSaImEE4sizeEv>
 8006a48:	4604      	mov	r4, r0
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f7ff f9fb 	bl	8005e46 <_ZNKSt6vectorImSaImEE4sizeEv>
 8006a50:	4603      	mov	r3, r0
 8006a52:	613b      	str	r3, [r7, #16]
 8006a54:	f107 0208 	add.w	r2, r7, #8
 8006a58:	f107 0310 	add.w	r3, r7, #16
 8006a5c:	4611      	mov	r1, r2
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f7ff ff87 	bl	8006972 <_ZSt3maxIjERKT_S2_S2_>
 8006a64:	4603      	mov	r3, r0
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4423      	add	r3, r4
 8006a6a:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8006a6c:	68f8      	ldr	r0, [r7, #12]
 8006a6e:	f7ff f9ea 	bl	8005e46 <_ZNKSt6vectorImSaImEE4sizeEv>
 8006a72:	4602      	mov	r2, r0
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d306      	bcc.n	8006a88 <_ZNKSt6vectorImSaImEE12_M_check_lenEjPKc+0x7a>
 8006a7a:	68f8      	ldr	r0, [r7, #12]
 8006a7c:	f000 f9f0 	bl	8006e60 <_ZNKSt6vectorImSaImEE8max_sizeEv>
 8006a80:	4602      	mov	r2, r0
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d904      	bls.n	8006a92 <_ZNKSt6vectorImSaImEE12_M_check_lenEjPKc+0x84>
 8006a88:	68f8      	ldr	r0, [r7, #12]
 8006a8a:	f000 f9e9 	bl	8006e60 <_ZNKSt6vectorImSaImEE8max_sizeEv>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	e000      	b.n	8006a94 <_ZNKSt6vectorImSaImEE12_M_check_lenEjPKc+0x86>
 8006a92:	697b      	ldr	r3, [r7, #20]
      }
 8006a94:	4618      	mov	r0, r3
 8006a96:	371c      	adds	r7, #28
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd90      	pop	{r4, r7, pc}

08006a9c <_ZNSt6vectorImSaImEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b084      	sub	sp, #16
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8006aa4:	687a      	ldr	r2, [r7, #4]
 8006aa6:	f107 030c 	add.w	r3, r7, #12
 8006aaa:	4611      	mov	r1, r2
 8006aac:	4618      	mov	r0, r3
 8006aae:	f7ff ff9e 	bl	80069ee <_ZN9__gnu_cxx17__normal_iteratorIPmSt6vectorImSaImEEEC1ERKS1_>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3710      	adds	r7, #16
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}

08006abc <_ZN9__gnu_cxxmiIPmSt6vectorImSaImEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8006abc:	b590      	push	{r4, r7, lr}
 8006abe:	b083      	sub	sp, #12
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 f835 	bl	8006b36 <_ZNK9__gnu_cxx17__normal_iteratorIPmSt6vectorImSaImEEE4baseEv>
 8006acc:	4603      	mov	r3, r0
 8006ace:	681c      	ldr	r4, [r3, #0]
 8006ad0:	6838      	ldr	r0, [r7, #0]
 8006ad2:	f000 f830 	bl	8006b36 <_ZNK9__gnu_cxx17__normal_iteratorIPmSt6vectorImSaImEEE4baseEv>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	1ae3      	subs	r3, r4, r3
 8006adc:	109b      	asrs	r3, r3, #2
 8006ade:	4618      	mov	r0, r3
 8006ae0:	370c      	adds	r7, #12
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd90      	pop	{r4, r7, pc}

08006ae6 <_ZNSt12_Vector_baseImSaImEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8006ae6:	b580      	push	{r7, lr}
 8006ae8:	b082      	sub	sp, #8
 8006aea:	af00      	add	r7, sp, #0
 8006aec:	6078      	str	r0, [r7, #4]
 8006aee:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d006      	beq.n	8006b04 <_ZNSt12_Vector_baseImSaImEE11_M_allocateEj+0x1e>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6839      	ldr	r1, [r7, #0]
 8006afa:	4618      	mov	r0, r3
 8006afc:	f000 f9c1 	bl	8006e82 <_ZNSt16allocator_traitsISaImEE8allocateERS0_j>
 8006b00:	4603      	mov	r3, r0
 8006b02:	e000      	b.n	8006b06 <_ZNSt12_Vector_baseImSaImEE11_M_allocateEj+0x20>
 8006b04:	2300      	movs	r3, #0
      }
 8006b06:	4618      	mov	r0, r3
 8006b08:	3708      	adds	r7, #8
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}

08006b0e <_ZNSt6vectorImSaImEE11_S_relocateEPmS2_S2_RS0_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8006b0e:	b590      	push	{r4, r7, lr}
 8006b10:	b087      	sub	sp, #28
 8006b12:	af02      	add	r7, sp, #8
 8006b14:	60f8      	str	r0, [r7, #12]
 8006b16:	60b9      	str	r1, [r7, #8]
 8006b18:	607a      	str	r2, [r7, #4]
 8006b1a:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 8006b1c:	f88d 4000 	strb.w	r4, [sp]
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	687a      	ldr	r2, [r7, #4]
 8006b24:	68b9      	ldr	r1, [r7, #8]
 8006b26:	68f8      	ldr	r0, [r7, #12]
 8006b28:	f000 f9ba 	bl	8006ea0 <_ZNSt6vectorImSaImEE14_S_do_relocateEPmS2_S2_RS0_St17integral_constantIbLb1EE>
 8006b2c:	4603      	mov	r3, r0
      }
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3714      	adds	r7, #20
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd90      	pop	{r4, r7, pc}

08006b36 <_ZNK9__gnu_cxx17__normal_iteratorIPmSt6vectorImSaImEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8006b36:	b480      	push	{r7}
 8006b38:	b083      	sub	sp, #12
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	4618      	mov	r0, r3
 8006b42:	370c      	adds	r7, #12
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr

08006b4c <_ZSt34__uninitialized_move_if_noexcept_aIPmS0_SaImEET0_T_S3_S2_RT1_>:
    }

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 8006b4c:	b590      	push	{r4, r7, lr}
 8006b4e:	b085      	sub	sp, #20
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	60f8      	str	r0, [r7, #12]
 8006b54:	60b9      	str	r1, [r7, #8]
 8006b56:	607a      	str	r2, [r7, #4]
 8006b58:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 8006b5a:	68f8      	ldr	r0, [r7, #12]
 8006b5c:	f000 f9b2 	bl	8006ec4 <_ZSt32__make_move_if_noexcept_iteratorImSt13move_iteratorIPmEET0_PT_>
 8006b60:	4604      	mov	r4, r0
 8006b62:	68b8      	ldr	r0, [r7, #8]
 8006b64:	f000 f9ae 	bl	8006ec4 <_ZSt32__make_move_if_noexcept_iteratorImSt13move_iteratorIPmEET0_PT_>
 8006b68:	4601      	mov	r1, r0
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	4620      	mov	r0, r4
 8006b70:	f000 f9b7 	bl	8006ee2 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPmES1_mET0_T_S4_S3_RSaIT1_E>
 8006b74:	4603      	mov	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 8006b76:	4618      	mov	r0, r3
 8006b78:	3714      	adds	r7, #20
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd90      	pop	{r4, r7, pc}

08006b7e <_ZN9__gnu_cxx13new_allocatorImE10deallocateEPmj>:
      deallocate(_Tp* __p, size_type __t)
 8006b7e:	b580      	push	{r7, lr}
 8006b80:	b084      	sub	sp, #16
 8006b82:	af00      	add	r7, sp, #0
 8006b84:	60f8      	str	r0, [r7, #12]
 8006b86:	60b9      	str	r1, [r7, #8]
 8006b88:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	009b      	lsls	r3, r3, #2
 8006b8e:	4619      	mov	r1, r3
 8006b90:	68b8      	ldr	r0, [r7, #8]
 8006b92:	f028 fe23 	bl	802f7dc <_ZdlPvj>
      }
 8006b96:	bf00      	nop
 8006b98:	3710      	adds	r7, #16
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}

08006b9e <_ZNSt12_Destroy_auxILb1EE9__destroyIPmEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8006b9e:	b480      	push	{r7}
 8006ba0:	b083      	sub	sp, #12
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	6078      	str	r0, [r7, #4]
 8006ba6:	6039      	str	r1, [r7, #0]
 8006ba8:	bf00      	nop
 8006baa:	370c      	adds	r7, #12
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr

08006bb4 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE15_M_init_functorERSt9_Any_dataOS3_St17integral_constantIbLb1EE>:
	_M_init_functor(_Any_data& __functor, _Functor&& __f, true_type)
 8006bb4:	b590      	push	{r4, r7, lr}
 8006bb6:	b085      	sub	sp, #20
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	60f8      	str	r0, [r7, #12]
 8006bbc:	60b9      	str	r1, [r7, #8]
 8006bbe:	713a      	strb	r2, [r7, #4]
	{ ::new (__functor._M_access()) _Functor(std::move(__f)); }
 8006bc0:	68b8      	ldr	r0, [r7, #8]
 8006bc2:	f7ff fdc2 	bl	800674a <_ZSt4moveIRPFijjPfEEONSt16remove_referenceIT_E4typeEOS5_>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	681c      	ldr	r4, [r3, #0]
 8006bca:	68f8      	ldr	r0, [r7, #12]
 8006bcc:	f7fa fce6 	bl	800159c <_ZNSt9_Any_data9_M_accessEv>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	4619      	mov	r1, r3
 8006bd4:	2004      	movs	r0, #4
 8006bd6:	f7fa fc6f 	bl	80014b8 <_ZnwjPv>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	601c      	str	r4, [r3, #0]
 8006bde:	bf00      	nop
 8006be0:	3714      	adds	r7, #20
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd90      	pop	{r4, r7, pc}

08006be6 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source)
 8006be6:	b580      	push	{r7, lr}
 8006be8:	b084      	sub	sp, #16
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 f988 	bl	8006f04 <_ZNKSt9_Any_data9_M_accessIPFijjPfEEERKT_v>
 8006bf4:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 8006bf6:	68f8      	ldr	r0, [r7, #12]
 8006bf8:	f000 f990 	bl	8006f1c <_ZSt11__addressofIKPFijjPfEEPT_RS4_>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	bf00      	nop
	}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3710      	adds	r7, #16
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <_ZSt10__invoke_rIiRPFijjPfEJjjS0_EENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt7is_voidIT_EESt14is_convertibleINSt15__invoke_resultIT0_JDpT1_EE4typeES8_EEE5valueES8_E4typeEOSD_DpOSE_>:
    >;

  // INVOKE<R>: Invoke a callable object and convert the result to R.
  template<typename _Res, typename _Callable, typename... _Args>
    constexpr __can_invoke_as_nonvoid<_Res, _Callable, _Args...>
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 8006c08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c0c:	b086      	sub	sp, #24
 8006c0e:	af02      	add	r7, sp, #8
 8006c10:	60f8      	str	r0, [r7, #12]
 8006c12:	60b9      	str	r1, [r7, #8]
 8006c14:	607a      	str	r2, [r7, #4]
 8006c16:	603b      	str	r3, [r7, #0]
    {
      using __result = __invoke_result<_Callable, _Args...>;
      using __type = typename __result::type;
      using __tag = typename __result::__invoke_type;
      return std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
 8006c18:	68f8      	ldr	r0, [r7, #12]
 8006c1a:	f000 f98a 	bl	8006f32 <_ZSt7forwardIRPFijjPfEEOT_RNSt16remove_referenceIS4_E4typeE>
 8006c1e:	4604      	mov	r4, r0
 8006c20:	68b8      	ldr	r0, [r7, #8]
 8006c22:	f7ff fa0d 	bl	8006040 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 8006c26:	4605      	mov	r5, r0
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f7ff fa09 	bl	8006040 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 8006c2e:	4606      	mov	r6, r0
 8006c30:	6838      	ldr	r0, [r7, #0]
 8006c32:	f7ff fa10 	bl	8006056 <_ZSt7forwardIPfEOT_RNSt16remove_referenceIS1_E4typeE>
 8006c36:	4603      	mov	r3, r0
 8006c38:	9300      	str	r3, [sp, #0]
 8006c3a:	4633      	mov	r3, r6
 8006c3c:	462a      	mov	r2, r5
 8006c3e:	4621      	mov	r1, r4
 8006c40:	4640      	mov	r0, r8
 8006c42:	f000 f981 	bl	8006f48 <_ZSt13__invoke_implIiRPFijjPfEJjjS0_EET_St14__invoke_otherOT0_DpOT1_>
 8006c46:	4603      	mov	r3, r0
					std::forward<_Args>(__args)...);
    }
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3710      	adds	r7, #16
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006c52 <_ZNSt9_Any_data9_M_accessIPPFijjPfEEERT_v>:
      _M_access()
 8006c52:	b580      	push	{r7, lr}
 8006c54:	b082      	sub	sp, #8
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f7fa fc9e 	bl	800159c <_ZNSt9_Any_data9_M_accessEv>
 8006c60:	4603      	mov	r3, r0
 8006c62:	4618      	mov	r0, r3
 8006c64:	3708      	adds	r7, #8
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}

08006c6a <_ZNSt14_Function_base13_Base_managerIPFijjPfEE10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 8006c6a:	b5b0      	push	{r4, r5, r7, lr}
 8006c6c:	b084      	sub	sp, #16
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	60f8      	str	r0, [r7, #12]
 8006c72:	60b9      	str	r1, [r7, #8]
 8006c74:	4613      	mov	r3, r2
 8006c76:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 8006c78:	79fb      	ldrb	r3, [r7, #7]
 8006c7a:	2b03      	cmp	r3, #3
 8006c7c:	d016      	beq.n	8006cac <_ZNSt14_Function_base13_Base_managerIPFijjPfEE10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x42>
 8006c7e:	2b03      	cmp	r3, #3
 8006c80:	dc19      	bgt.n	8006cb6 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x4c>
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d002      	beq.n	8006c8c <_ZNSt14_Function_base13_Base_managerIPFijjPfEE10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x22>
 8006c86:	2b02      	cmp	r3, #2
 8006c88:	d00a      	beq.n	8006ca0 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x36>
 8006c8a:	e014      	b.n	8006cb6 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x4c>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 8006c8c:	68f8      	ldr	r0, [r7, #12]
 8006c8e:	f7ff ffe0 	bl	8006c52 <_ZNSt9_Any_data9_M_accessIPPFijjPfEEERT_v>
 8006c92:	4604      	mov	r4, r0
 8006c94:	68b8      	ldr	r0, [r7, #8]
 8006c96:	f7ff ffa6 	bl	8006be6 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE14_M_get_pointerERKSt9_Any_data>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	6023      	str	r3, [r4, #0]
	      break;
 8006c9e:	e00a      	b.n	8006cb6 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x4c>
	      _M_clone(__dest, __source, _Local_storage());
 8006ca0:	462a      	mov	r2, r5
 8006ca2:	68b9      	ldr	r1, [r7, #8]
 8006ca4:	68f8      	ldr	r0, [r7, #12]
 8006ca6:	f000 f973 	bl	8006f90 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE8_M_cloneERSt9_Any_dataRKS5_St17integral_constantIbLb1EE>
	      break;
 8006caa:	e004      	b.n	8006cb6 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x4c>
	      _M_destroy(__dest, _Local_storage());
 8006cac:	4621      	mov	r1, r4
 8006cae:	68f8      	ldr	r0, [r7, #12]
 8006cb0:	f000 f987 	bl	8006fc2 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 8006cb4:	bf00      	nop
	  return false;
 8006cb6:	2300      	movs	r3, #0
	}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3710      	adds	r7, #16
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bdb0      	pop	{r4, r5, r7, pc}

08006cc0 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E15_M_init_functorERSt9_Any_dataOS3_St17integral_constantIbLb1EE>:
	_M_init_functor(_Any_data& __functor, _Functor&& __f, true_type)
 8006cc0:	b590      	push	{r4, r7, lr}
 8006cc2:	b085      	sub	sp, #20
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	713a      	strb	r2, [r7, #4]
	{ ::new (__functor._M_access()) _Functor(std::move(__f)); }
 8006ccc:	68b8      	ldr	r0, [r7, #8]
 8006cce:	f7ff fda4 	bl	800681a <_ZSt4moveIRZN14SignalWithAxes10get_signalEvEUljjPfE_EONSt16remove_referenceIT_E4typeEOS5_>
 8006cd2:	4604      	mov	r4, r0
 8006cd4:	68f8      	ldr	r0, [r7, #12]
 8006cd6:	f7fa fc61 	bl	800159c <_ZNSt9_Any_data9_M_accessEv>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	4619      	mov	r1, r3
 8006cde:	2004      	movs	r0, #4
 8006ce0:	f7fa fbea 	bl	80014b8 <_ZnwjPv>
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	6823      	ldr	r3, [r4, #0]
 8006ce8:	6013      	str	r3, [r2, #0]
 8006cea:	bf00      	nop
 8006cec:	3714      	adds	r7, #20
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd90      	pop	{r4, r7, pc}

08006cf2 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source)
 8006cf2:	b580      	push	{r7, lr}
 8006cf4:	b084      	sub	sp, #16
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f000 f96d 	bl	8006fda <_ZNKSt9_Any_data9_M_accessIZN14SignalWithAxes10get_signalEvEUljjPfE_EERKT_v>
 8006d00:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 8006d02:	68f8      	ldr	r0, [r7, #12]
 8006d04:	f000 f975 	bl	8006ff2 <_ZSt11__addressofIKZN14SignalWithAxes10get_signalEvEUljjPfE_EPT_RS4_>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	bf00      	nop
	}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3710      	adds	r7, #16
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}

08006d14 <_ZSt10__invoke_rIiRZN14SignalWithAxes10get_signalEvEUljjPfE_JjjS1_EENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt7is_voidIT_EESt14is_convertibleINSt15__invoke_resultIT0_JDpT1_EE4typeES8_EEE5valueES8_E4typeEOSD_DpOSE_>:
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 8006d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d18:	b086      	sub	sp, #24
 8006d1a:	af02      	add	r7, sp, #8
 8006d1c:	60f8      	str	r0, [r7, #12]
 8006d1e:	60b9      	str	r1, [r7, #8]
 8006d20:	607a      	str	r2, [r7, #4]
 8006d22:	603b      	str	r3, [r7, #0]
      return std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
 8006d24:	68f8      	ldr	r0, [r7, #12]
 8006d26:	f000 f96f 	bl	8007008 <_ZSt7forwardIRZN14SignalWithAxes10get_signalEvEUljjPfE_EOT_RNSt16remove_referenceIS4_E4typeE>
 8006d2a:	4604      	mov	r4, r0
 8006d2c:	68b8      	ldr	r0, [r7, #8]
 8006d2e:	f7ff f987 	bl	8006040 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 8006d32:	4605      	mov	r5, r0
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f7ff f983 	bl	8006040 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 8006d3a:	4606      	mov	r6, r0
 8006d3c:	6838      	ldr	r0, [r7, #0]
 8006d3e:	f7ff f98a 	bl	8006056 <_ZSt7forwardIPfEOT_RNSt16remove_referenceIS1_E4typeE>
 8006d42:	4603      	mov	r3, r0
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	4633      	mov	r3, r6
 8006d48:	462a      	mov	r2, r5
 8006d4a:	4621      	mov	r1, r4
 8006d4c:	4640      	mov	r0, r8
 8006d4e:	f000 f966 	bl	800701e <_ZSt13__invoke_implIiRZN14SignalWithAxes10get_signalEvEUljjPfE_JjjS1_EET_St14__invoke_otherOT0_DpOT1_>
 8006d52:	4603      	mov	r3, r0
    }
 8006d54:	4618      	mov	r0, r3
 8006d56:	3710      	adds	r7, #16
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006d5e <_ZNSt9_Any_data9_M_accessIPZN14SignalWithAxes10get_signalEvEUljjPfE_EERT_v>:
      _M_access()
 8006d5e:	b580      	push	{r7, lr}
 8006d60:	b082      	sub	sp, #8
 8006d62:	af00      	add	r7, sp, #0
 8006d64:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f7fa fc18 	bl	800159c <_ZNSt9_Any_data9_M_accessEv>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3708      	adds	r7, #8
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}

08006d76 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 8006d76:	b5b0      	push	{r4, r5, r7, lr}
 8006d78:	b084      	sub	sp, #16
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	60f8      	str	r0, [r7, #12]
 8006d7e:	60b9      	str	r1, [r7, #8]
 8006d80:	4613      	mov	r3, r2
 8006d82:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 8006d84:	79fb      	ldrb	r3, [r7, #7]
 8006d86:	2b03      	cmp	r3, #3
 8006d88:	d016      	beq.n	8006db8 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x42>
 8006d8a:	2b03      	cmp	r3, #3
 8006d8c:	dc19      	bgt.n	8006dc2 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x4c>
 8006d8e:	2b01      	cmp	r3, #1
 8006d90:	d002      	beq.n	8006d98 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x22>
 8006d92:	2b02      	cmp	r3, #2
 8006d94:	d00a      	beq.n	8006dac <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x36>
 8006d96:	e014      	b.n	8006dc2 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x4c>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 8006d98:	68f8      	ldr	r0, [r7, #12]
 8006d9a:	f7ff ffe0 	bl	8006d5e <_ZNSt9_Any_data9_M_accessIPZN14SignalWithAxes10get_signalEvEUljjPfE_EERT_v>
 8006d9e:	4604      	mov	r4, r0
 8006da0:	68b8      	ldr	r0, [r7, #8]
 8006da2:	f7ff ffa6 	bl	8006cf2 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E14_M_get_pointerERKSt9_Any_data>
 8006da6:	4603      	mov	r3, r0
 8006da8:	6023      	str	r3, [r4, #0]
	      break;
 8006daa:	e00a      	b.n	8006dc2 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x4c>
	      _M_clone(__dest, __source, _Local_storage());
 8006dac:	462a      	mov	r2, r5
 8006dae:	68b9      	ldr	r1, [r7, #8]
 8006db0:	68f8      	ldr	r0, [r7, #12]
 8006db2:	f000 f958 	bl	8007066 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E8_M_cloneERSt9_Any_dataRKS5_St17integral_constantIbLb1EE>
	      break;
 8006db6:	e004      	b.n	8006dc2 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x4c>
	      _M_destroy(__dest, _Local_storage());
 8006db8:	4621      	mov	r1, r4
 8006dba:	68f8      	ldr	r0, [r7, #12]
 8006dbc:	f000 f96c 	bl	8007098 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 8006dc0:	bf00      	nop
	  return false;
 8006dc2:	2300      	movs	r3, #0
	}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3710      	adds	r7, #16
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bdb0      	pop	{r4, r5, r7, pc}

08006dcc <_ZSt12__get_helperILj0EPvJPFvS0_EEERKT0_RKSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b082      	sub	sp, #8
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f000 f96b 	bl	80070b0 <_ZNSt11_Tuple_implILj0EJPvPFvS0_EEE7_M_headERKS3_>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	4618      	mov	r0, r3
 8006dde:	3708      	adds	r7, #8
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bd80      	pop	{r7, pc}

08006de4 <_ZNSt11_Tuple_implILj1EJPFvPvEEEC1IS2_EEOT_>:
        constexpr _Tuple_impl(_UHead&& __head)
 8006de4:	b590      	push	{r4, r7, lr}
 8006de6:	b083      	sub	sp, #12
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
 8006dec:	6039      	str	r1, [r7, #0]
	: _Base(std::forward<_UHead>(__head)) { }
 8006dee:	687c      	ldr	r4, [r7, #4]
 8006df0:	6838      	ldr	r0, [r7, #0]
 8006df2:	f7ff fb33 	bl	800645c <_ZSt7forwardIPFvPvEEOT_RNSt16remove_referenceIS3_E4typeE>
 8006df6:	4603      	mov	r3, r0
 8006df8:	4619      	mov	r1, r3
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	f000 f966 	bl	80070cc <_ZNSt10_Head_baseILj1EPFvPvELb0EEC1IS2_EEOT_>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	4618      	mov	r0, r3
 8006e04:	370c      	adds	r7, #12
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd90      	pop	{r4, r7, pc}

08006e0a <_ZNSt10_Head_baseILj0EPvLb0EEC1IRS0_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 8006e0a:	b580      	push	{r7, lr}
 8006e0c:	b082      	sub	sp, #8
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	6078      	str	r0, [r7, #4]
 8006e12:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 8006e14:	6838      	ldr	r0, [r7, #0]
 8006e16:	f7ff fd6a 	bl	80068ee <_ZSt7forwardIRPvEOT_RNSt16remove_referenceIS2_E4typeE>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	601a      	str	r2, [r3, #0]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	4618      	mov	r0, r3
 8006e26:	3708      	adds	r7, #8
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}

08006e2c <_ZNSt11_Tuple_implILj0EJPvPFvS0_EEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b082      	sub	sp, #8
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	3304      	adds	r3, #4
 8006e38:	4618      	mov	r0, r3
 8006e3a:	f000 f958 	bl	80070ee <_ZNSt10_Head_baseILj0EPvLb0EE7_M_headERS1_>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	4618      	mov	r0, r3
 8006e42:	3708      	adds	r7, #8
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <_ZSt12__get_helperILj1EPFvPvEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b082      	sub	sp, #8
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f000 f957 	bl	8007104 <_ZNSt11_Tuple_implILj1EJPFvPvEEE7_M_headERS3_>
 8006e56:	4603      	mov	r3, r0
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3708      	adds	r7, #8
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}

08006e60 <_ZNKSt6vectorImSaImEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b082      	sub	sp, #8
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f000 f971 	bl	8007152 <_ZNKSt12_Vector_baseImSaImEE19_M_get_Tp_allocatorEv>
 8006e70:	4603      	mov	r3, r0
 8006e72:	4618      	mov	r0, r3
 8006e74:	f000 f953 	bl	800711e <_ZNSt6vectorImSaImEE11_S_max_sizeERKS0_>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3708      	adds	r7, #8
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}

08006e82 <_ZNSt16allocator_traitsISaImEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8006e82:	b580      	push	{r7, lr}
 8006e84:	b082      	sub	sp, #8
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
 8006e8a:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	6839      	ldr	r1, [r7, #0]
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f000 f969 	bl	8007168 <_ZN9__gnu_cxx13new_allocatorImE8allocateEjPKv>
 8006e96:	4603      	mov	r3, r0
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3708      	adds	r7, #8
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}

08006ea0 <_ZNSt6vectorImSaImEE14_S_do_relocateEPmS2_S2_RS0_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b084      	sub	sp, #16
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	60f8      	str	r0, [r7, #12]
 8006ea8:	60b9      	str	r1, [r7, #8]
 8006eaa:	607a      	str	r2, [r7, #4]
 8006eac:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	68b9      	ldr	r1, [r7, #8]
 8006eb4:	68f8      	ldr	r0, [r7, #12]
 8006eb6:	f000 f975 	bl	80071a4 <_ZSt12__relocate_aIPmS0_SaImEET0_T_S3_S2_RT1_>
 8006eba:	4603      	mov	r3, r0
      }
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3710      	adds	r7, #16
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}

08006ec4 <_ZSt32__make_move_if_noexcept_iteratorImSt13move_iteratorIPmEET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = typename conditional<__move_if_noexcept_cond<_Tp>::value,
			   const _Tp*, move_iterator<_Tp*>>::type>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b084      	sub	sp, #16
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 8006ecc:	f107 030c 	add.w	r3, r7, #12
 8006ed0:	6879      	ldr	r1, [r7, #4]
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f000 f983 	bl	80071de <_ZNSt13move_iteratorIPmEC1ES0_>
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	4618      	mov	r0, r3
 8006edc:	3710      	adds	r7, #16
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}

08006ee2 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPmES1_mET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8006ee2:	b580      	push	{r7, lr}
 8006ee4:	b084      	sub	sp, #16
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	60f8      	str	r0, [r7, #12]
 8006eea:	60b9      	str	r1, [r7, #8]
 8006eec:	607a      	str	r2, [r7, #4]
 8006eee:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	68b9      	ldr	r1, [r7, #8]
 8006ef4:	68f8      	ldr	r0, [r7, #12]
 8006ef6:	f000 f984 	bl	8007202 <_ZSt18uninitialized_copyISt13move_iteratorIPmES1_ET0_T_S4_S3_>
 8006efa:	4603      	mov	r3, r0
 8006efc:	4618      	mov	r0, r3
 8006efe:	3710      	adds	r7, #16
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}

08006f04 <_ZNKSt9_Any_data9_M_accessIPFijjPfEEERKT_v>:
      _M_access() const
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b082      	sub	sp, #8
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f7fa fb50 	bl	80015b2 <_ZNKSt9_Any_data9_M_accessEv>
 8006f12:	4603      	mov	r3, r0
 8006f14:	4618      	mov	r0, r3
 8006f16:	3708      	adds	r7, #8
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <_ZSt11__addressofIKPFijjPfEEPT_RS4_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8006f1c:	b480      	push	{r7}
 8006f1e:	b083      	sub	sp, #12
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	4618      	mov	r0, r3
 8006f28:	370c      	adds	r7, #12
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr

08006f32 <_ZSt7forwardIRPFijjPfEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8006f32:	b480      	push	{r7}
 8006f34:	b083      	sub	sp, #12
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	370c      	adds	r7, #12
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <_ZSt13__invoke_implIiRPFijjPfEJjjS0_EET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 8006f48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	7338      	strb	r0, [r7, #12]
 8006f50:	60b9      	str	r1, [r7, #8]
 8006f52:	607a      	str	r2, [r7, #4]
 8006f54:	603b      	str	r3, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 8006f56:	68b8      	ldr	r0, [r7, #8]
 8006f58:	f7ff ffeb 	bl	8006f32 <_ZSt7forwardIRPFijjPfEEOT_RNSt16remove_referenceIS4_E4typeE>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	681c      	ldr	r4, [r3, #0]
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f7ff f86d 	bl	8006040 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 8006f66:	4603      	mov	r3, r0
 8006f68:	681d      	ldr	r5, [r3, #0]
 8006f6a:	6838      	ldr	r0, [r7, #0]
 8006f6c:	f7ff f868 	bl	8006040 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 8006f70:	4603      	mov	r3, r0
 8006f72:	681e      	ldr	r6, [r3, #0]
 8006f74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f76:	f7ff f86e 	bl	8006056 <_ZSt7forwardIPfEOT_RNSt16remove_referenceIS1_E4typeE>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	461a      	mov	r2, r3
 8006f80:	4631      	mov	r1, r6
 8006f82:	4628      	mov	r0, r5
 8006f84:	47a0      	blx	r4
 8006f86:	4603      	mov	r3, r0
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3714      	adds	r7, #20
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006f90 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE8_M_cloneERSt9_Any_dataRKS5_St17integral_constantIbLb1EE>:
	_M_clone(_Any_data& __dest, const _Any_data& __source, true_type)
 8006f90:	b590      	push	{r4, r7, lr}
 8006f92:	b085      	sub	sp, #20
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	60f8      	str	r0, [r7, #12]
 8006f98:	60b9      	str	r1, [r7, #8]
 8006f9a:	713a      	strb	r2, [r7, #4]
	  ::new (__dest._M_access()) _Functor(__source._M_access<_Functor>());
 8006f9c:	68b8      	ldr	r0, [r7, #8]
 8006f9e:	f7ff ffb1 	bl	8006f04 <_ZNKSt9_Any_data9_M_accessIPFijjPfEEERKT_v>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	681c      	ldr	r4, [r3, #0]
 8006fa6:	68f8      	ldr	r0, [r7, #12]
 8006fa8:	f7fa faf8 	bl	800159c <_ZNSt9_Any_data9_M_accessEv>
 8006fac:	4603      	mov	r3, r0
 8006fae:	4619      	mov	r1, r3
 8006fb0:	2004      	movs	r0, #4
 8006fb2:	f7fa fa81 	bl	80014b8 <_ZnwjPv>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	601c      	str	r4, [r3, #0]
	}
 8006fba:	bf00      	nop
 8006fbc:	3714      	adds	r7, #20
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd90      	pop	{r4, r7, pc}

08006fc2 <_ZNSt14_Function_base13_Base_managerIPFijjPfEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 8006fc2:	b580      	push	{r7, lr}
 8006fc4:	b082      	sub	sp, #8
 8006fc6:	af00      	add	r7, sp, #0
 8006fc8:	6078      	str	r0, [r7, #4]
 8006fca:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 8006fcc:	6878      	ldr	r0, [r7, #4]
 8006fce:	f000 f92a 	bl	8007226 <_ZNSt9_Any_data9_M_accessIPFijjPfEEERT_v>
	}
 8006fd2:	bf00      	nop
 8006fd4:	3708      	adds	r7, #8
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}

08006fda <_ZNKSt9_Any_data9_M_accessIZN14SignalWithAxes10get_signalEvEUljjPfE_EERKT_v>:
      _M_access() const
 8006fda:	b580      	push	{r7, lr}
 8006fdc:	b082      	sub	sp, #8
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f7fa fae5 	bl	80015b2 <_ZNKSt9_Any_data9_M_accessEv>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	4618      	mov	r0, r3
 8006fec:	3708      	adds	r7, #8
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}

08006ff2 <_ZSt11__addressofIKZN14SignalWithAxes10get_signalEvEUljjPfE_EPT_RS4_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8006ff2:	b480      	push	{r7}
 8006ff4:	b083      	sub	sp, #12
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	370c      	adds	r7, #12
 8007000:	46bd      	mov	sp, r7
 8007002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007006:	4770      	bx	lr

08007008 <_ZSt7forwardIRZN14SignalWithAxes10get_signalEvEUljjPfE_EOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8007008:	b480      	push	{r7}
 800700a:	b083      	sub	sp, #12
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	4618      	mov	r0, r3
 8007014:	370c      	adds	r7, #12
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr

0800701e <_ZSt13__invoke_implIiRZN14SignalWithAxes10get_signalEvEUljjPfE_JjjS1_EET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 800701e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007020:	b085      	sub	sp, #20
 8007022:	af00      	add	r7, sp, #0
 8007024:	7338      	strb	r0, [r7, #12]
 8007026:	60b9      	str	r1, [r7, #8]
 8007028:	607a      	str	r2, [r7, #4]
 800702a:	603b      	str	r3, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 800702c:	68b8      	ldr	r0, [r7, #8]
 800702e:	f7ff ffeb 	bl	8007008 <_ZSt7forwardIRZN14SignalWithAxes10get_signalEvEUljjPfE_EOT_RNSt16remove_referenceIS4_E4typeE>
 8007032:	4606      	mov	r6, r0
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f7ff f803 	bl	8006040 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 800703a:	4603      	mov	r3, r0
 800703c:	681c      	ldr	r4, [r3, #0]
 800703e:	6838      	ldr	r0, [r7, #0]
 8007040:	f7fe fffe 	bl	8006040 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 8007044:	4603      	mov	r3, r0
 8007046:	681d      	ldr	r5, [r3, #0]
 8007048:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800704a:	f7ff f804 	bl	8006056 <_ZSt7forwardIPfEOT_RNSt16remove_referenceIS1_E4typeE>
 800704e:	4603      	mov	r3, r0
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	462a      	mov	r2, r5
 8007054:	4621      	mov	r1, r4
 8007056:	4630      	mov	r0, r6
 8007058:	f7fd fc89 	bl	800496e <_ZZN14SignalWithAxes10get_signalEvENKUljjPfE_clEjjS0_>
 800705c:	4603      	mov	r3, r0
 800705e:	4618      	mov	r0, r3
 8007060:	3714      	adds	r7, #20
 8007062:	46bd      	mov	sp, r7
 8007064:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007066 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E8_M_cloneERSt9_Any_dataRKS5_St17integral_constantIbLb1EE>:
	_M_clone(_Any_data& __dest, const _Any_data& __source, true_type)
 8007066:	b590      	push	{r4, r7, lr}
 8007068:	b085      	sub	sp, #20
 800706a:	af00      	add	r7, sp, #0
 800706c:	60f8      	str	r0, [r7, #12]
 800706e:	60b9      	str	r1, [r7, #8]
 8007070:	713a      	strb	r2, [r7, #4]
	  ::new (__dest._M_access()) _Functor(__source._M_access<_Functor>());
 8007072:	68b8      	ldr	r0, [r7, #8]
 8007074:	f7ff ffb1 	bl	8006fda <_ZNKSt9_Any_data9_M_accessIZN14SignalWithAxes10get_signalEvEUljjPfE_EERKT_v>
 8007078:	4604      	mov	r4, r0
 800707a:	68f8      	ldr	r0, [r7, #12]
 800707c:	f7fa fa8e 	bl	800159c <_ZNSt9_Any_data9_M_accessEv>
 8007080:	4603      	mov	r3, r0
 8007082:	4619      	mov	r1, r3
 8007084:	2004      	movs	r0, #4
 8007086:	f7fa fa17 	bl	80014b8 <_ZnwjPv>
 800708a:	4602      	mov	r2, r0
 800708c:	6823      	ldr	r3, [r4, #0]
 800708e:	6013      	str	r3, [r2, #0]
	}
 8007090:	bf00      	nop
 8007092:	3714      	adds	r7, #20
 8007094:	46bd      	mov	sp, r7
 8007096:	bd90      	pop	{r4, r7, pc}

08007098 <_ZNSt14_Function_base13_Base_managerIZN14SignalWithAxes10get_signalEvEUljjPfE_E10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 8007098:	b580      	push	{r7, lr}
 800709a:	b082      	sub	sp, #8
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f000 f8cb 	bl	800723e <_ZNSt9_Any_data9_M_accessIZN14SignalWithAxes10get_signalEvEUljjPfE_EERT_v>
	}
 80070a8:	bf00      	nop
 80070aa:	3708      	adds	r7, #8
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <_ZNSt11_Tuple_implILj0EJPvPFvS0_EEE7_M_headERKS3_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b082      	sub	sp, #8
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	3304      	adds	r3, #4
 80070bc:	4618      	mov	r0, r3
 80070be:	f000 f8ca 	bl	8007256 <_ZNSt10_Head_baseILj0EPvLb0EE7_M_headERKS1_>
 80070c2:	4603      	mov	r3, r0
 80070c4:	4618      	mov	r0, r3
 80070c6:	3708      	adds	r7, #8
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}

080070cc <_ZNSt10_Head_baseILj1EPFvPvELb0EEC1IS2_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b082      	sub	sp, #8
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
 80070d4:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 80070d6:	6838      	ldr	r0, [r7, #0]
 80070d8:	f7ff f9c0 	bl	800645c <_ZSt7forwardIPFvPvEEOT_RNSt16remove_referenceIS3_E4typeE>
 80070dc:	4603      	mov	r3, r0
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	601a      	str	r2, [r3, #0]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	4618      	mov	r0, r3
 80070e8:	3708      	adds	r7, #8
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}

080070ee <_ZNSt10_Head_baseILj0EPvLb0EE7_M_headERS1_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 80070ee:	b480      	push	{r7}
 80070f0:	b083      	sub	sp, #12
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	6078      	str	r0, [r7, #4]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4618      	mov	r0, r3
 80070fa:	370c      	adds	r7, #12
 80070fc:	46bd      	mov	sp, r7
 80070fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007102:	4770      	bx	lr

08007104 <_ZNSt11_Tuple_implILj1EJPFvPvEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8007104:	b580      	push	{r7, lr}
 8007106:	b082      	sub	sp, #8
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	4618      	mov	r0, r3
 8007110:	f000 f8ac 	bl	800726c <_ZNSt10_Head_baseILj1EPFvPvELb0EE7_M_headERS3_>
 8007114:	4603      	mov	r3, r0
 8007116:	4618      	mov	r0, r3
 8007118:	3708      	adds	r7, #8
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}

0800711e <_ZNSt6vectorImSaImEE11_S_max_sizeERKS0_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 800711e:	b580      	push	{r7, lr}
 8007120:	b084      	sub	sp, #16
 8007122:	af00      	add	r7, sp, #0
 8007124:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8007126:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 800712a:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f000 f8a8 	bl	8007282 <_ZNSt16allocator_traitsISaImEE8max_sizeERKS0_>
 8007132:	4603      	mov	r3, r0
 8007134:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8007136:	f107 0208 	add.w	r2, r7, #8
 800713a:	f107 030c 	add.w	r3, r7, #12
 800713e:	4611      	mov	r1, r2
 8007140:	4618      	mov	r0, r3
 8007142:	f7ff fc2a 	bl	800699a <_ZSt3minIjERKT_S2_S2_>
 8007146:	4603      	mov	r3, r0
 8007148:	681b      	ldr	r3, [r3, #0]
      }
 800714a:	4618      	mov	r0, r3
 800714c:	3710      	adds	r7, #16
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}

08007152 <_ZNKSt12_Vector_baseImSaImEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8007152:	b480      	push	{r7}
 8007154:	b083      	sub	sp, #12
 8007156:	af00      	add	r7, sp, #0
 8007158:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	4618      	mov	r0, r3
 800715e:	370c      	adds	r7, #12
 8007160:	46bd      	mov	sp, r7
 8007162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007166:	4770      	bx	lr

08007168 <_ZN9__gnu_cxx13new_allocatorImE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8007168:	b580      	push	{r7, lr}
 800716a:	b084      	sub	sp, #16
 800716c:	af00      	add	r7, sp, #0
 800716e:	60f8      	str	r0, [r7, #12]
 8007170:	60b9      	str	r1, [r7, #8]
 8007172:	607a      	str	r2, [r7, #4]
	if (__n > this->_M_max_size())
 8007174:	68f8      	ldr	r0, [r7, #12]
 8007176:	f000 f890 	bl	800729a <_ZNK9__gnu_cxx13new_allocatorImE11_M_max_sizeEv>
 800717a:	4602      	mov	r2, r0
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	4293      	cmp	r3, r2
 8007180:	bf8c      	ite	hi
 8007182:	2301      	movhi	r3, #1
 8007184:	2300      	movls	r3, #0
 8007186:	b2db      	uxtb	r3, r3
 8007188:	2b00      	cmp	r3, #0
 800718a:	d001      	beq.n	8007190 <_ZN9__gnu_cxx13new_allocatorImE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 800718c:	f028 fb3d 	bl	802f80a <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	009b      	lsls	r3, r3, #2
 8007194:	4618      	mov	r0, r3
 8007196:	f028 fb25 	bl	802f7e4 <_Znwj>
 800719a:	4603      	mov	r3, r0
      }
 800719c:	4618      	mov	r0, r3
 800719e:	3710      	adds	r7, #16
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bd80      	pop	{r7, pc}

080071a4 <_ZSt12__relocate_aIPmS0_SaImEET0_T_S3_S2_RT1_>:
    }

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 80071a4:	b5b0      	push	{r4, r5, r7, lr}
 80071a6:	b084      	sub	sp, #16
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	60f8      	str	r0, [r7, #12]
 80071ac:	60b9      	str	r1, [r7, #8]
 80071ae:	607a      	str	r2, [r7, #4]
 80071b0:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return __relocate_a_1(std::__niter_base(__first),
 80071b2:	68f8      	ldr	r0, [r7, #12]
 80071b4:	f000 f87d 	bl	80072b2 <_ZSt12__niter_baseIPmET_S1_>
 80071b8:	4604      	mov	r4, r0
 80071ba:	68b8      	ldr	r0, [r7, #8]
 80071bc:	f000 f879 	bl	80072b2 <_ZSt12__niter_baseIPmET_S1_>
 80071c0:	4605      	mov	r5, r0
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 f875 	bl	80072b2 <_ZSt12__niter_baseIPmET_S1_>
 80071c8:	4602      	mov	r2, r0
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	4629      	mov	r1, r5
 80071ce:	4620      	mov	r0, r4
 80071d0:	f000 f87a 	bl	80072c8 <_ZSt14__relocate_a_1ImmENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>
 80071d4:	4603      	mov	r3, r0
			    std::__niter_base(__last),
			    std::__niter_base(__result), __alloc);
    }
 80071d6:	4618      	mov	r0, r3
 80071d8:	3710      	adds	r7, #16
 80071da:	46bd      	mov	sp, r7
 80071dc:	bdb0      	pop	{r4, r5, r7, pc}

080071de <_ZNSt13move_iteratorIPmEC1ES0_>:
      move_iterator(iterator_type __i)
 80071de:	b580      	push	{r7, lr}
 80071e0:	b082      	sub	sp, #8
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
 80071e6:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 80071e8:	463b      	mov	r3, r7
 80071ea:	4618      	mov	r0, r3
 80071ec:	f000 f88a 	bl	8007304 <_ZSt4moveIRPmEONSt16remove_referenceIT_E4typeEOS3_>
 80071f0:	4603      	mov	r3, r0
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	601a      	str	r2, [r3, #0]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	4618      	mov	r0, r3
 80071fc:	3708      	adds	r7, #8
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <_ZSt18uninitialized_copyISt13move_iteratorIPmES1_ET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8007202:	b580      	push	{r7, lr}
 8007204:	b086      	sub	sp, #24
 8007206:	af00      	add	r7, sp, #0
 8007208:	60f8      	str	r0, [r7, #12]
 800720a:	60b9      	str	r1, [r7, #8]
 800720c:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 800720e:	2301      	movs	r3, #1
 8007210:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	68b9      	ldr	r1, [r7, #8]
 8007216:	68f8      	ldr	r0, [r7, #12]
 8007218:	f000 f87f 	bl	800731a <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPmES3_EET0_T_S6_S5_>
 800721c:	4603      	mov	r3, r0
    }
 800721e:	4618      	mov	r0, r3
 8007220:	3718      	adds	r7, #24
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}

08007226 <_ZNSt9_Any_data9_M_accessIPFijjPfEEERT_v>:
      _M_access()
 8007226:	b580      	push	{r7, lr}
 8007228:	b082      	sub	sp, #8
 800722a:	af00      	add	r7, sp, #0
 800722c:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	f7fa f9b4 	bl	800159c <_ZNSt9_Any_data9_M_accessEv>
 8007234:	4603      	mov	r3, r0
 8007236:	4618      	mov	r0, r3
 8007238:	3708      	adds	r7, #8
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}

0800723e <_ZNSt9_Any_data9_M_accessIZN14SignalWithAxes10get_signalEvEUljjPfE_EERT_v>:
      _M_access()
 800723e:	b580      	push	{r7, lr}
 8007240:	b082      	sub	sp, #8
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f7fa f9a8 	bl	800159c <_ZNSt9_Any_data9_M_accessEv>
 800724c:	4603      	mov	r3, r0
 800724e:	4618      	mov	r0, r3
 8007250:	3708      	adds	r7, #8
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}

08007256 <_ZNSt10_Head_baseILj0EPvLb0EE7_M_headERKS1_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 8007256:	b480      	push	{r7}
 8007258:	b083      	sub	sp, #12
 800725a:	af00      	add	r7, sp, #0
 800725c:	6078      	str	r0, [r7, #4]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	4618      	mov	r0, r3
 8007262:	370c      	adds	r7, #12
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr

0800726c <_ZNSt10_Head_baseILj1EPFvPvELb0EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800726c:	b480      	push	{r7}
 800726e:	b083      	sub	sp, #12
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	4618      	mov	r0, r3
 8007278:	370c      	adds	r7, #12
 800727a:	46bd      	mov	sp, r7
 800727c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007280:	4770      	bx	lr

08007282 <_ZNSt16allocator_traitsISaImEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8007282:	b580      	push	{r7, lr}
 8007284:	b082      	sub	sp, #8
 8007286:	af00      	add	r7, sp, #0
 8007288:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f000 f855 	bl	800733a <_ZNK9__gnu_cxx13new_allocatorImE8max_sizeEv>
 8007290:	4603      	mov	r3, r0
      }
 8007292:	4618      	mov	r0, r3
 8007294:	3708      	adds	r7, #8
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}

0800729a <_ZNK9__gnu_cxx13new_allocatorImE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 800729a:	b480      	push	{r7}
 800729c:	b083      	sub	sp, #12
 800729e:	af00      	add	r7, sp, #0
 80072a0:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80072a2:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 80072a6:	4618      	mov	r0, r3
 80072a8:	370c      	adds	r7, #12
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr

080072b2 <_ZSt12__niter_baseIPmET_S1_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the __normal_iterator wrapper. See copy, fill, ...
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __niter_base(_Iterator __it)
 80072b2:	b480      	push	{r7}
 80072b4:	b083      	sub	sp, #12
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it; }
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	4618      	mov	r0, r3
 80072be:	370c      	adds	r7, #12
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr

080072c8 <_ZSt14__relocate_a_1ImmENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b086      	sub	sp, #24
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	60f8      	str	r0, [r7, #12]
 80072d0:	60b9      	str	r1, [r7, #8]
 80072d2:	607a      	str	r2, [r7, #4]
 80072d4:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 80072d6:	68ba      	ldr	r2, [r7, #8]
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	1ad3      	subs	r3, r2, r3
 80072dc:	109b      	asrs	r3, r3, #2
 80072de:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	dd06      	ble.n	80072f4 <_ZSt14__relocate_a_1ImmENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E+0x2c>
	__builtin_memmove(__result, __first, __count * sizeof(_Tp));
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	009b      	lsls	r3, r3, #2
 80072ea:	461a      	mov	r2, r3
 80072ec:	68f9      	ldr	r1, [r7, #12]
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f02a ff54 	bl	803219c <memmove>
      return __result + __count;
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	009b      	lsls	r3, r3, #2
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	4413      	add	r3, r2
    }
 80072fc:	4618      	mov	r0, r3
 80072fe:	3718      	adds	r7, #24
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}

08007304 <_ZSt4moveIRPmEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 8007304:	b480      	push	{r7}
 8007306:	b083      	sub	sp, #12
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	4618      	mov	r0, r3
 8007310:	370c      	adds	r7, #12
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr

0800731a <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPmES3_EET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 800731a:	b580      	push	{r7, lr}
 800731c:	b084      	sub	sp, #16
 800731e:	af00      	add	r7, sp, #0
 8007320:	60f8      	str	r0, [r7, #12]
 8007322:	60b9      	str	r1, [r7, #8]
 8007324:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8007326:	687a      	ldr	r2, [r7, #4]
 8007328:	68b9      	ldr	r1, [r7, #8]
 800732a:	68f8      	ldr	r0, [r7, #12]
 800732c:	f000 f811 	bl	8007352 <_ZSt4copyISt13move_iteratorIPmES1_ET0_T_S4_S3_>
 8007330:	4603      	mov	r3, r0
 8007332:	4618      	mov	r0, r3
 8007334:	3710      	adds	r7, #16
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}

0800733a <_ZNK9__gnu_cxx13new_allocatorImE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 800733a:	b580      	push	{r7, lr}
 800733c:	b082      	sub	sp, #8
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f7ff ffa9 	bl	800729a <_ZNK9__gnu_cxx13new_allocatorImE11_M_max_sizeEv>
 8007348:	4603      	mov	r3, r0
 800734a:	4618      	mov	r0, r3
 800734c:	3708      	adds	r7, #8
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}

08007352 <_ZSt4copyISt13move_iteratorIPmES1_ET0_T_S4_S3_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8007352:	b590      	push	{r4, r7, lr}
 8007354:	b085      	sub	sp, #20
 8007356:	af00      	add	r7, sp, #0
 8007358:	60f8      	str	r0, [r7, #12]
 800735a:	60b9      	str	r1, [r7, #8]
 800735c:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 800735e:	68f8      	ldr	r0, [r7, #12]
 8007360:	f000 f80f 	bl	8007382 <_ZSt12__miter_baseIPmEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8007364:	4604      	mov	r4, r0
 8007366:	68b8      	ldr	r0, [r7, #8]
 8007368:	f000 f80b 	bl	8007382 <_ZSt12__miter_baseIPmEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 800736c:	4603      	mov	r3, r0
 800736e:	687a      	ldr	r2, [r7, #4]
 8007370:	4619      	mov	r1, r3
 8007372:	4620      	mov	r0, r4
 8007374:	f000 f816 	bl	80073a4 <_ZSt13__copy_move_aILb1EPmS0_ET1_T0_S2_S1_>
 8007378:	4603      	mov	r3, r0
    }
 800737a:	4618      	mov	r0, r3
 800737c:	3714      	adds	r7, #20
 800737e:	46bd      	mov	sp, r7
 8007380:	bd90      	pop	{r4, r7, pc}

08007382 <_ZSt12__miter_baseIPmEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
      typedef __true_type __type;
    };

  template<typename _Iterator>
    auto
    __miter_base(move_iterator<_Iterator> __it)
 8007382:	b580      	push	{r7, lr}
 8007384:	b082      	sub	sp, #8
 8007386:	af00      	add	r7, sp, #0
 8007388:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 800738a:	1d3b      	adds	r3, r7, #4
 800738c:	4618      	mov	r0, r3
 800738e:	f000 f82c 	bl	80073ea <_ZNKSt13move_iteratorIPmE4baseEv>
 8007392:	4603      	mov	r3, r0
 8007394:	4618      	mov	r0, r3
 8007396:	f000 f834 	bl	8007402 <_ZSt12__miter_baseIPmET_S1_>
 800739a:	4603      	mov	r3, r0
 800739c:	4618      	mov	r0, r3
 800739e:	3708      	adds	r7, #8
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <_ZSt13__copy_move_aILb1EPmS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80073a4:	b5b0      	push	{r4, r5, r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	60f8      	str	r0, [r7, #12]
 80073ac:	60b9      	str	r1, [r7, #8]
 80073ae:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 80073b0:	68f8      	ldr	r0, [r7, #12]
 80073b2:	f7ff ff7e 	bl	80072b2 <_ZSt12__niter_baseIPmET_S1_>
 80073b6:	4604      	mov	r4, r0
 80073b8:	68b8      	ldr	r0, [r7, #8]
 80073ba:	f7ff ff7a 	bl	80072b2 <_ZSt12__niter_baseIPmET_S1_>
 80073be:	4605      	mov	r5, r0
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	4618      	mov	r0, r3
 80073c4:	f7ff ff75 	bl	80072b2 <_ZSt12__niter_baseIPmET_S1_>
 80073c8:	4603      	mov	r3, r0
 80073ca:	461a      	mov	r2, r3
 80073cc:	4629      	mov	r1, r5
 80073ce:	4620      	mov	r0, r4
 80073d0:	f000 f822 	bl	8007418 <_ZSt14__copy_move_a1ILb1EPmS0_ET1_T0_S2_S1_>
 80073d4:	4602      	mov	r2, r0
 80073d6:	1d3b      	adds	r3, r7, #4
 80073d8:	4611      	mov	r1, r2
 80073da:	4618      	mov	r0, r3
 80073dc:	f000 f82c 	bl	8007438 <_ZSt12__niter_wrapIPmET_RKS1_S1_>
 80073e0:	4603      	mov	r3, r0
    }
 80073e2:	4618      	mov	r0, r3
 80073e4:	3710      	adds	r7, #16
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bdb0      	pop	{r4, r5, r7, pc}

080073ea <_ZNKSt13move_iteratorIPmE4baseEv>:
      base() const
 80073ea:	b480      	push	{r7}
 80073ec:	b083      	sub	sp, #12
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4618      	mov	r0, r3
 80073f8:	370c      	adds	r7, #12
 80073fa:	46bd      	mov	sp, r7
 80073fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007400:	4770      	bx	lr

08007402 <_ZSt12__miter_baseIPmET_S1_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8007402:	b480      	push	{r7}
 8007404:	b083      	sub	sp, #12
 8007406:	af00      	add	r7, sp, #0
 8007408:	6078      	str	r0, [r7, #4]
    { return __it; }
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	4618      	mov	r0, r3
 800740e:	370c      	adds	r7, #12
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr

08007418 <_ZSt14__copy_move_a1ILb1EPmS0_ET1_T0_S2_S1_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8007418:	b580      	push	{r7, lr}
 800741a:	b084      	sub	sp, #16
 800741c:	af00      	add	r7, sp, #0
 800741e:	60f8      	str	r0, [r7, #12]
 8007420:	60b9      	str	r1, [r7, #8]
 8007422:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	68b9      	ldr	r1, [r7, #8]
 8007428:	68f8      	ldr	r0, [r7, #12]
 800742a:	f000 f811 	bl	8007450 <_ZSt14__copy_move_a2ILb1EPmS0_ET1_T0_S2_S1_>
 800742e:	4603      	mov	r3, r0
 8007430:	4618      	mov	r0, r3
 8007432:	3710      	adds	r7, #16
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}

08007438 <_ZSt12__niter_wrapIPmET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8007438:	b480      	push	{r7}
 800743a:	b083      	sub	sp, #12
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]
    { return __res; }
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	4618      	mov	r0, r3
 8007446:	370c      	adds	r7, #12
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr

08007450 <_ZSt14__copy_move_a2ILb1EPmS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8007450:	b580      	push	{r7, lr}
 8007452:	b084      	sub	sp, #16
 8007454:	af00      	add	r7, sp, #0
 8007456:	60f8      	str	r0, [r7, #12]
 8007458:	60b9      	str	r1, [r7, #8]
 800745a:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	68b9      	ldr	r1, [r7, #8]
 8007460:	68f8      	ldr	r0, [r7, #12]
 8007462:	f000 f805 	bl	8007470 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mImEEPT_PKS3_S6_S4_>
 8007466:	4603      	mov	r3, r0
    }
 8007468:	4618      	mov	r0, r3
 800746a:	3710      	adds	r7, #16
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}

08007470 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mImEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8007470:	b580      	push	{r7, lr}
 8007472:	b086      	sub	sp, #24
 8007474:	af00      	add	r7, sp, #0
 8007476:	60f8      	str	r0, [r7, #12]
 8007478:	60b9      	str	r1, [r7, #8]
 800747a:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 800747c:	68ba      	ldr	r2, [r7, #8]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	1ad3      	subs	r3, r2, r3
 8007482:	109b      	asrs	r3, r3, #2
 8007484:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d006      	beq.n	800749a <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mImEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	461a      	mov	r2, r3
 8007492:	68f9      	ldr	r1, [r7, #12]
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f02a fe81 	bl	803219c <memmove>
	  return __result + _Num;
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	009b      	lsls	r3, r3, #2
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	4413      	add	r3, r2
	}
 80074a2:	4618      	mov	r0, r3
 80074a4:	3718      	adds	r7, #24
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}
	...

080074ac <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80074b0:	4b1b      	ldr	r3, [pc, #108]	; (8007520 <MX_SPI1_Init+0x74>)
 80074b2:	4a1c      	ldr	r2, [pc, #112]	; (8007524 <MX_SPI1_Init+0x78>)
 80074b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80074b6:	4b1a      	ldr	r3, [pc, #104]	; (8007520 <MX_SPI1_Init+0x74>)
 80074b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80074bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80074be:	4b18      	ldr	r3, [pc, #96]	; (8007520 <MX_SPI1_Init+0x74>)
 80074c0:	2200      	movs	r2, #0
 80074c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80074c4:	4b16      	ldr	r3, [pc, #88]	; (8007520 <MX_SPI1_Init+0x74>)
 80074c6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80074ca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80074cc:	4b14      	ldr	r3, [pc, #80]	; (8007520 <MX_SPI1_Init+0x74>)
 80074ce:	2200      	movs	r2, #0
 80074d0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80074d2:	4b13      	ldr	r3, [pc, #76]	; (8007520 <MX_SPI1_Init+0x74>)
 80074d4:	2200      	movs	r2, #0
 80074d6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80074d8:	4b11      	ldr	r3, [pc, #68]	; (8007520 <MX_SPI1_Init+0x74>)
 80074da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074de:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80074e0:	4b0f      	ldr	r3, [pc, #60]	; (8007520 <MX_SPI1_Init+0x74>)
 80074e2:	2208      	movs	r2, #8
 80074e4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80074e6:	4b0e      	ldr	r3, [pc, #56]	; (8007520 <MX_SPI1_Init+0x74>)
 80074e8:	2200      	movs	r2, #0
 80074ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80074ec:	4b0c      	ldr	r3, [pc, #48]	; (8007520 <MX_SPI1_Init+0x74>)
 80074ee:	2200      	movs	r2, #0
 80074f0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80074f2:	4b0b      	ldr	r3, [pc, #44]	; (8007520 <MX_SPI1_Init+0x74>)
 80074f4:	2200      	movs	r2, #0
 80074f6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80074f8:	4b09      	ldr	r3, [pc, #36]	; (8007520 <MX_SPI1_Init+0x74>)
 80074fa:	2207      	movs	r2, #7
 80074fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80074fe:	4b08      	ldr	r3, [pc, #32]	; (8007520 <MX_SPI1_Init+0x74>)
 8007500:	2200      	movs	r2, #0
 8007502:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007504:	4b06      	ldr	r3, [pc, #24]	; (8007520 <MX_SPI1_Init+0x74>)
 8007506:	2208      	movs	r2, #8
 8007508:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800750a:	4805      	ldr	r0, [pc, #20]	; (8007520 <MX_SPI1_Init+0x74>)
 800750c:	f006 feb4 	bl	800e278 <HAL_SPI_Init>
 8007510:	4603      	mov	r3, r0
 8007512:	2b00      	cmp	r3, #0
 8007514:	d001      	beq.n	800751a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8007516:	f7fe fb4d 	bl	8005bb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800751a:	bf00      	nop
 800751c:	bd80      	pop	{r7, pc}
 800751e:	bf00      	nop
 8007520:	200005b4 	.word	0x200005b4
 8007524:	40013000 	.word	0x40013000

08007528 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b08a      	sub	sp, #40	; 0x28
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007530:	f107 0314 	add.w	r3, r7, #20
 8007534:	2200      	movs	r2, #0
 8007536:	601a      	str	r2, [r3, #0]
 8007538:	605a      	str	r2, [r3, #4]
 800753a:	609a      	str	r2, [r3, #8]
 800753c:	60da      	str	r2, [r3, #12]
 800753e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a17      	ldr	r2, [pc, #92]	; (80075a4 <HAL_SPI_MspInit+0x7c>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d128      	bne.n	800759c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800754a:	4b17      	ldr	r3, [pc, #92]	; (80075a8 <HAL_SPI_MspInit+0x80>)
 800754c:	699b      	ldr	r3, [r3, #24]
 800754e:	4a16      	ldr	r2, [pc, #88]	; (80075a8 <HAL_SPI_MspInit+0x80>)
 8007550:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007554:	6193      	str	r3, [r2, #24]
 8007556:	4b14      	ldr	r3, [pc, #80]	; (80075a8 <HAL_SPI_MspInit+0x80>)
 8007558:	699b      	ldr	r3, [r3, #24]
 800755a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800755e:	613b      	str	r3, [r7, #16]
 8007560:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007562:	4b11      	ldr	r3, [pc, #68]	; (80075a8 <HAL_SPI_MspInit+0x80>)
 8007564:	695b      	ldr	r3, [r3, #20]
 8007566:	4a10      	ldr	r2, [pc, #64]	; (80075a8 <HAL_SPI_MspInit+0x80>)
 8007568:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800756c:	6153      	str	r3, [r2, #20]
 800756e:	4b0e      	ldr	r3, [pc, #56]	; (80075a8 <HAL_SPI_MspInit+0x80>)
 8007570:	695b      	ldr	r3, [r3, #20]
 8007572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007576:	60fb      	str	r3, [r7, #12]
 8007578:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 800757a:	23e0      	movs	r3, #224	; 0xe0
 800757c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800757e:	2302      	movs	r3, #2
 8007580:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007582:	2300      	movs	r3, #0
 8007584:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007586:	2303      	movs	r3, #3
 8007588:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800758a:	2305      	movs	r3, #5
 800758c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800758e:	f107 0314 	add.w	r3, r7, #20
 8007592:	4619      	mov	r1, r3
 8007594:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007598:	f002 fd64 	bl	800a064 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800759c:	bf00      	nop
 800759e:	3728      	adds	r7, #40	; 0x28
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}
 80075a4:	40013000 	.word	0x40013000
 80075a8:	40021000 	.word	0x40021000

080075ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b082      	sub	sp, #8
 80075b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80075b2:	4b0f      	ldr	r3, [pc, #60]	; (80075f0 <HAL_MspInit+0x44>)
 80075b4:	699b      	ldr	r3, [r3, #24]
 80075b6:	4a0e      	ldr	r2, [pc, #56]	; (80075f0 <HAL_MspInit+0x44>)
 80075b8:	f043 0301 	orr.w	r3, r3, #1
 80075bc:	6193      	str	r3, [r2, #24]
 80075be:	4b0c      	ldr	r3, [pc, #48]	; (80075f0 <HAL_MspInit+0x44>)
 80075c0:	699b      	ldr	r3, [r3, #24]
 80075c2:	f003 0301 	and.w	r3, r3, #1
 80075c6:	607b      	str	r3, [r7, #4]
 80075c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80075ca:	4b09      	ldr	r3, [pc, #36]	; (80075f0 <HAL_MspInit+0x44>)
 80075cc:	69db      	ldr	r3, [r3, #28]
 80075ce:	4a08      	ldr	r2, [pc, #32]	; (80075f0 <HAL_MspInit+0x44>)
 80075d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075d4:	61d3      	str	r3, [r2, #28]
 80075d6:	4b06      	ldr	r3, [pc, #24]	; (80075f0 <HAL_MspInit+0x44>)
 80075d8:	69db      	ldr	r3, [r3, #28]
 80075da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075de:	603b      	str	r3, [r7, #0]
 80075e0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80075e2:	2007      	movs	r0, #7
 80075e4:	f002 fb7e 	bl	8009ce4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80075e8:	bf00      	nop
 80075ea:	3708      	adds	r7, #8
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}
 80075f0:	40021000 	.word	0x40021000

080075f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80075f4:	b480      	push	{r7}
 80075f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80075f8:	e7fe      	b.n	80075f8 <NMI_Handler+0x4>

080075fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80075fa:	b480      	push	{r7}
 80075fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80075fe:	e7fe      	b.n	80075fe <HardFault_Handler+0x4>

08007600 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007600:	b480      	push	{r7}
 8007602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007604:	e7fe      	b.n	8007604 <MemManage_Handler+0x4>

08007606 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007606:	b480      	push	{r7}
 8007608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800760a:	e7fe      	b.n	800760a <BusFault_Handler+0x4>

0800760c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800760c:	b480      	push	{r7}
 800760e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007610:	e7fe      	b.n	8007610 <UsageFault_Handler+0x4>

08007612 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007612:	b480      	push	{r7}
 8007614:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007616:	bf00      	nop
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr

08007620 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007620:	b480      	push	{r7}
 8007622:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007624:	bf00      	nop
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr

0800762e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800762e:	b480      	push	{r7}
 8007630:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007632:	bf00      	nop
 8007634:	46bd      	mov	sp, r7
 8007636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763a:	4770      	bx	lr

0800763c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007640:	f000 fa90 	bl	8007b64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007644:	bf00      	nop
 8007646:	bd80      	pop	{r7, pc}

08007648 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800764c:	4802      	ldr	r0, [pc, #8]	; (8007658 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 800764e:	f003 fa75 	bl	800ab3c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8007652:	bf00      	nop
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	20001d5c 	.word	0x20001d5c

0800765c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800765c:	b480      	push	{r7}
 800765e:	af00      	add	r7, sp, #0
	return 1;
 8007660:	2301      	movs	r3, #1
}
 8007662:	4618      	mov	r0, r3
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr

0800766c <_kill>:

int _kill(int pid, int sig)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b082      	sub	sp, #8
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8007676:	f02a fd33 	bl	80320e0 <__errno>
 800767a:	4603      	mov	r3, r0
 800767c:	2216      	movs	r2, #22
 800767e:	601a      	str	r2, [r3, #0]
	return -1;
 8007680:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007684:	4618      	mov	r0, r3
 8007686:	3708      	adds	r7, #8
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}

0800768c <_exit>:

void _exit (int status)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b082      	sub	sp, #8
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8007694:	f04f 31ff 	mov.w	r1, #4294967295
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f7ff ffe7 	bl	800766c <_kill>
	while (1) {}		/* Make sure we hang here */
 800769e:	e7fe      	b.n	800769e <_exit+0x12>

080076a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b086      	sub	sp, #24
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	60b9      	str	r1, [r7, #8]
 80076aa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80076ac:	2300      	movs	r3, #0
 80076ae:	617b      	str	r3, [r7, #20]
 80076b0:	e00a      	b.n	80076c8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80076b2:	f3af 8000 	nop.w
 80076b6:	4601      	mov	r1, r0
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	1c5a      	adds	r2, r3, #1
 80076bc:	60ba      	str	r2, [r7, #8]
 80076be:	b2ca      	uxtb	r2, r1
 80076c0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	3301      	adds	r3, #1
 80076c6:	617b      	str	r3, [r7, #20]
 80076c8:	697a      	ldr	r2, [r7, #20]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	429a      	cmp	r2, r3
 80076ce:	dbf0      	blt.n	80076b2 <_read+0x12>
	}

return len;
 80076d0:	687b      	ldr	r3, [r7, #4]
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	3718      	adds	r7, #24
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}

080076da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80076da:	b580      	push	{r7, lr}
 80076dc:	b086      	sub	sp, #24
 80076de:	af00      	add	r7, sp, #0
 80076e0:	60f8      	str	r0, [r7, #12]
 80076e2:	60b9      	str	r1, [r7, #8]
 80076e4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80076e6:	2300      	movs	r3, #0
 80076e8:	617b      	str	r3, [r7, #20]
 80076ea:	e009      	b.n	8007700 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	1c5a      	adds	r2, r3, #1
 80076f0:	60ba      	str	r2, [r7, #8]
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	4618      	mov	r0, r3
 80076f6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	3301      	adds	r3, #1
 80076fe:	617b      	str	r3, [r7, #20]
 8007700:	697a      	ldr	r2, [r7, #20]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	429a      	cmp	r2, r3
 8007706:	dbf1      	blt.n	80076ec <_write+0x12>
	}
	return len;
 8007708:	687b      	ldr	r3, [r7, #4]
}
 800770a:	4618      	mov	r0, r3
 800770c:	3718      	adds	r7, #24
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}

08007712 <_close>:

int _close(int file)
{
 8007712:	b480      	push	{r7}
 8007714:	b083      	sub	sp, #12
 8007716:	af00      	add	r7, sp, #0
 8007718:	6078      	str	r0, [r7, #4]
	return -1;
 800771a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800771e:	4618      	mov	r0, r3
 8007720:	370c      	adds	r7, #12
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr

0800772a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800772a:	b480      	push	{r7}
 800772c:	b083      	sub	sp, #12
 800772e:	af00      	add	r7, sp, #0
 8007730:	6078      	str	r0, [r7, #4]
 8007732:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800773a:	605a      	str	r2, [r3, #4]
	return 0;
 800773c:	2300      	movs	r3, #0
}
 800773e:	4618      	mov	r0, r3
 8007740:	370c      	adds	r7, #12
 8007742:	46bd      	mov	sp, r7
 8007744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007748:	4770      	bx	lr

0800774a <_isatty>:

int _isatty(int file)
{
 800774a:	b480      	push	{r7}
 800774c:	b083      	sub	sp, #12
 800774e:	af00      	add	r7, sp, #0
 8007750:	6078      	str	r0, [r7, #4]
	return 1;
 8007752:	2301      	movs	r3, #1
}
 8007754:	4618      	mov	r0, r3
 8007756:	370c      	adds	r7, #12
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr

08007760 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007760:	b480      	push	{r7}
 8007762:	b085      	sub	sp, #20
 8007764:	af00      	add	r7, sp, #0
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	60b9      	str	r1, [r7, #8]
 800776a:	607a      	str	r2, [r7, #4]
	return 0;
 800776c:	2300      	movs	r3, #0
}
 800776e:	4618      	mov	r0, r3
 8007770:	3714      	adds	r7, #20
 8007772:	46bd      	mov	sp, r7
 8007774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007778:	4770      	bx	lr
	...

0800777c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b086      	sub	sp, #24
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007784:	4a14      	ldr	r2, [pc, #80]	; (80077d8 <_sbrk+0x5c>)
 8007786:	4b15      	ldr	r3, [pc, #84]	; (80077dc <_sbrk+0x60>)
 8007788:	1ad3      	subs	r3, r2, r3
 800778a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007790:	4b13      	ldr	r3, [pc, #76]	; (80077e0 <_sbrk+0x64>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d102      	bne.n	800779e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007798:	4b11      	ldr	r3, [pc, #68]	; (80077e0 <_sbrk+0x64>)
 800779a:	4a12      	ldr	r2, [pc, #72]	; (80077e4 <_sbrk+0x68>)
 800779c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800779e:	4b10      	ldr	r3, [pc, #64]	; (80077e0 <_sbrk+0x64>)
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	4413      	add	r3, r2
 80077a6:	693a      	ldr	r2, [r7, #16]
 80077a8:	429a      	cmp	r2, r3
 80077aa:	d207      	bcs.n	80077bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80077ac:	f02a fc98 	bl	80320e0 <__errno>
 80077b0:	4603      	mov	r3, r0
 80077b2:	220c      	movs	r2, #12
 80077b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80077b6:	f04f 33ff 	mov.w	r3, #4294967295
 80077ba:	e009      	b.n	80077d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80077bc:	4b08      	ldr	r3, [pc, #32]	; (80077e0 <_sbrk+0x64>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80077c2:	4b07      	ldr	r3, [pc, #28]	; (80077e0 <_sbrk+0x64>)
 80077c4:	681a      	ldr	r2, [r3, #0]
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	4413      	add	r3, r2
 80077ca:	4a05      	ldr	r2, [pc, #20]	; (80077e0 <_sbrk+0x64>)
 80077cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80077ce:	68fb      	ldr	r3, [r7, #12]
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3718      	adds	r7, #24
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}
 80077d8:	2000a000 	.word	0x2000a000
 80077dc:	00000400 	.word	0x00000400
 80077e0:	20000618 	.word	0x20000618
 80077e4:	20002280 	.word	0x20002280

080077e8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80077e8:	b480      	push	{r7}
 80077ea:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80077ec:	4b06      	ldr	r3, [pc, #24]	; (8007808 <SystemInit+0x20>)
 80077ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077f2:	4a05      	ldr	r2, [pc, #20]	; (8007808 <SystemInit+0x20>)
 80077f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80077f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80077fc:	bf00      	nop
 80077fe:	46bd      	mov	sp, r7
 8007800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007804:	4770      	bx	lr
 8007806:	bf00      	nop
 8007808:	e000ed00 	.word	0xe000ed00

0800780c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b08e      	sub	sp, #56	; 0x38
 8007810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007812:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007816:	2200      	movs	r2, #0
 8007818:	601a      	str	r2, [r3, #0]
 800781a:	605a      	str	r2, [r3, #4]
 800781c:	609a      	str	r2, [r3, #8]
 800781e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007820:	f107 031c 	add.w	r3, r7, #28
 8007824:	2200      	movs	r2, #0
 8007826:	601a      	str	r2, [r3, #0]
 8007828:	605a      	str	r2, [r3, #4]
 800782a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800782c:	463b      	mov	r3, r7
 800782e:	2200      	movs	r2, #0
 8007830:	601a      	str	r2, [r3, #0]
 8007832:	605a      	str	r2, [r3, #4]
 8007834:	609a      	str	r2, [r3, #8]
 8007836:	60da      	str	r2, [r3, #12]
 8007838:	611a      	str	r2, [r3, #16]
 800783a:	615a      	str	r2, [r3, #20]
 800783c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800783e:	4b2d      	ldr	r3, [pc, #180]	; (80078f4 <MX_TIM2_Init+0xe8>)
 8007840:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007844:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8007846:	4b2b      	ldr	r3, [pc, #172]	; (80078f4 <MX_TIM2_Init+0xe8>)
 8007848:	2200      	movs	r2, #0
 800784a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800784c:	4b29      	ldr	r3, [pc, #164]	; (80078f4 <MX_TIM2_Init+0xe8>)
 800784e:	2200      	movs	r2, #0
 8007850:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8007852:	4b28      	ldr	r3, [pc, #160]	; (80078f4 <MX_TIM2_Init+0xe8>)
 8007854:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007858:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800785a:	4b26      	ldr	r3, [pc, #152]	; (80078f4 <MX_TIM2_Init+0xe8>)
 800785c:	2200      	movs	r2, #0
 800785e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007860:	4b24      	ldr	r3, [pc, #144]	; (80078f4 <MX_TIM2_Init+0xe8>)
 8007862:	2280      	movs	r2, #128	; 0x80
 8007864:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007866:	4823      	ldr	r0, [pc, #140]	; (80078f4 <MX_TIM2_Init+0xe8>)
 8007868:	f006 fefc 	bl	800e664 <HAL_TIM_Base_Init>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d001      	beq.n	8007876 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8007872:	f7fe f99f 	bl	8005bb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007876:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800787a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800787c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007880:	4619      	mov	r1, r3
 8007882:	481c      	ldr	r0, [pc, #112]	; (80078f4 <MX_TIM2_Init+0xe8>)
 8007884:	f007 fc76 	bl	800f174 <HAL_TIM_ConfigClockSource>
 8007888:	4603      	mov	r3, r0
 800788a:	2b00      	cmp	r3, #0
 800788c:	d001      	beq.n	8007892 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800788e:	f7fe f991 	bl	8005bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8007892:	4818      	ldr	r0, [pc, #96]	; (80078f4 <MX_TIM2_Init+0xe8>)
 8007894:	f006 ffc2 	bl	800e81c <HAL_TIM_PWM_Init>
 8007898:	4603      	mov	r3, r0
 800789a:	2b00      	cmp	r3, #0
 800789c:	d001      	beq.n	80078a2 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800789e:	f7fe f989 	bl	8005bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80078a2:	2300      	movs	r3, #0
 80078a4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80078a6:	2300      	movs	r3, #0
 80078a8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80078aa:	f107 031c 	add.w	r3, r7, #28
 80078ae:	4619      	mov	r1, r3
 80078b0:	4810      	ldr	r0, [pc, #64]	; (80078f4 <MX_TIM2_Init+0xe8>)
 80078b2:	f008 fc77 	bl	80101a4 <HAL_TIMEx_MasterConfigSynchronization>
 80078b6:	4603      	mov	r3, r0
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d001      	beq.n	80078c0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80078bc:	f7fe f97a 	bl	8005bb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80078c0:	2360      	movs	r3, #96	; 0x60
 80078c2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80078c4:	2300      	movs	r3, #0
 80078c6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80078c8:	2300      	movs	r3, #0
 80078ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80078cc:	2300      	movs	r3, #0
 80078ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80078d0:	463b      	mov	r3, r7
 80078d2:	2200      	movs	r2, #0
 80078d4:	4619      	mov	r1, r3
 80078d6:	4807      	ldr	r0, [pc, #28]	; (80078f4 <MX_TIM2_Init+0xe8>)
 80078d8:	f007 fa16 	bl	800ed08 <HAL_TIM_PWM_ConfigChannel>
 80078dc:	4603      	mov	r3, r0
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d001      	beq.n	80078e6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80078e2:	f7fe f967 	bl	8005bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80078e6:	4803      	ldr	r0, [pc, #12]	; (80078f4 <MX_TIM2_Init+0xe8>)
 80078e8:	f000 f824 	bl	8007934 <HAL_TIM_MspPostInit>

}
 80078ec:	bf00      	nop
 80078ee:	3738      	adds	r7, #56	; 0x38
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}
 80078f4:	2000061c 	.word	0x2000061c

080078f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b085      	sub	sp, #20
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007908:	d10b      	bne.n	8007922 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800790a:	4b09      	ldr	r3, [pc, #36]	; (8007930 <HAL_TIM_Base_MspInit+0x38>)
 800790c:	69db      	ldr	r3, [r3, #28]
 800790e:	4a08      	ldr	r2, [pc, #32]	; (8007930 <HAL_TIM_Base_MspInit+0x38>)
 8007910:	f043 0301 	orr.w	r3, r3, #1
 8007914:	61d3      	str	r3, [r2, #28]
 8007916:	4b06      	ldr	r3, [pc, #24]	; (8007930 <HAL_TIM_Base_MspInit+0x38>)
 8007918:	69db      	ldr	r3, [r3, #28]
 800791a:	f003 0301 	and.w	r3, r3, #1
 800791e:	60fb      	str	r3, [r7, #12]
 8007920:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8007922:	bf00      	nop
 8007924:	3714      	adds	r7, #20
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr
 800792e:	bf00      	nop
 8007930:	40021000 	.word	0x40021000

08007934 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b088      	sub	sp, #32
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800793c:	f107 030c 	add.w	r3, r7, #12
 8007940:	2200      	movs	r2, #0
 8007942:	601a      	str	r2, [r3, #0]
 8007944:	605a      	str	r2, [r3, #4]
 8007946:	609a      	str	r2, [r3, #8]
 8007948:	60da      	str	r2, [r3, #12]
 800794a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007954:	d11d      	bne.n	8007992 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007956:	4b11      	ldr	r3, [pc, #68]	; (800799c <HAL_TIM_MspPostInit+0x68>)
 8007958:	695b      	ldr	r3, [r3, #20]
 800795a:	4a10      	ldr	r2, [pc, #64]	; (800799c <HAL_TIM_MspPostInit+0x68>)
 800795c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007960:	6153      	str	r3, [r2, #20]
 8007962:	4b0e      	ldr	r3, [pc, #56]	; (800799c <HAL_TIM_MspPostInit+0x68>)
 8007964:	695b      	ldr	r3, [r3, #20]
 8007966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800796a:	60bb      	str	r3, [r7, #8]
 800796c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800796e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007972:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007974:	2302      	movs	r3, #2
 8007976:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007978:	2300      	movs	r3, #0
 800797a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800797c:	2300      	movs	r3, #0
 800797e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007980:	2301      	movs	r3, #1
 8007982:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007984:	f107 030c 	add.w	r3, r7, #12
 8007988:	4619      	mov	r1, r3
 800798a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800798e:	f002 fb69 	bl	800a064 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8007992:	bf00      	nop
 8007994:	3720      	adds	r7, #32
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}
 800799a:	bf00      	nop
 800799c:	40021000 	.word	0x40021000

080079a0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80079a4:	4b14      	ldr	r3, [pc, #80]	; (80079f8 <MX_USART2_UART_Init+0x58>)
 80079a6:	4a15      	ldr	r2, [pc, #84]	; (80079fc <MX_USART2_UART_Init+0x5c>)
 80079a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80079aa:	4b13      	ldr	r3, [pc, #76]	; (80079f8 <MX_USART2_UART_Init+0x58>)
 80079ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80079b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80079b2:	4b11      	ldr	r3, [pc, #68]	; (80079f8 <MX_USART2_UART_Init+0x58>)
 80079b4:	2200      	movs	r2, #0
 80079b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80079b8:	4b0f      	ldr	r3, [pc, #60]	; (80079f8 <MX_USART2_UART_Init+0x58>)
 80079ba:	2200      	movs	r2, #0
 80079bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80079be:	4b0e      	ldr	r3, [pc, #56]	; (80079f8 <MX_USART2_UART_Init+0x58>)
 80079c0:	2200      	movs	r2, #0
 80079c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80079c4:	4b0c      	ldr	r3, [pc, #48]	; (80079f8 <MX_USART2_UART_Init+0x58>)
 80079c6:	220c      	movs	r2, #12
 80079c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80079ca:	4b0b      	ldr	r3, [pc, #44]	; (80079f8 <MX_USART2_UART_Init+0x58>)
 80079cc:	2200      	movs	r2, #0
 80079ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80079d0:	4b09      	ldr	r3, [pc, #36]	; (80079f8 <MX_USART2_UART_Init+0x58>)
 80079d2:	2200      	movs	r2, #0
 80079d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80079d6:	4b08      	ldr	r3, [pc, #32]	; (80079f8 <MX_USART2_UART_Init+0x58>)
 80079d8:	2200      	movs	r2, #0
 80079da:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80079dc:	4b06      	ldr	r3, [pc, #24]	; (80079f8 <MX_USART2_UART_Init+0x58>)
 80079de:	2200      	movs	r2, #0
 80079e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80079e2:	4805      	ldr	r0, [pc, #20]	; (80079f8 <MX_USART2_UART_Init+0x58>)
 80079e4:	f008 fd28 	bl	8010438 <HAL_UART_Init>
 80079e8:	4603      	mov	r3, r0
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d001      	beq.n	80079f2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80079ee:	f7fe f8e1 	bl	8005bb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80079f2:	bf00      	nop
 80079f4:	bd80      	pop	{r7, pc}
 80079f6:	bf00      	nop
 80079f8:	20000668 	.word	0x20000668
 80079fc:	40004400 	.word	0x40004400

08007a00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b08a      	sub	sp, #40	; 0x28
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a08:	f107 0314 	add.w	r3, r7, #20
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	601a      	str	r2, [r3, #0]
 8007a10:	605a      	str	r2, [r3, #4]
 8007a12:	609a      	str	r2, [r3, #8]
 8007a14:	60da      	str	r2, [r3, #12]
 8007a16:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4a17      	ldr	r2, [pc, #92]	; (8007a7c <HAL_UART_MspInit+0x7c>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d128      	bne.n	8007a74 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8007a22:	4b17      	ldr	r3, [pc, #92]	; (8007a80 <HAL_UART_MspInit+0x80>)
 8007a24:	69db      	ldr	r3, [r3, #28]
 8007a26:	4a16      	ldr	r2, [pc, #88]	; (8007a80 <HAL_UART_MspInit+0x80>)
 8007a28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a2c:	61d3      	str	r3, [r2, #28]
 8007a2e:	4b14      	ldr	r3, [pc, #80]	; (8007a80 <HAL_UART_MspInit+0x80>)
 8007a30:	69db      	ldr	r3, [r3, #28]
 8007a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a36:	613b      	str	r3, [r7, #16]
 8007a38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a3a:	4b11      	ldr	r3, [pc, #68]	; (8007a80 <HAL_UART_MspInit+0x80>)
 8007a3c:	695b      	ldr	r3, [r3, #20]
 8007a3e:	4a10      	ldr	r2, [pc, #64]	; (8007a80 <HAL_UART_MspInit+0x80>)
 8007a40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a44:	6153      	str	r3, [r2, #20]
 8007a46:	4b0e      	ldr	r3, [pc, #56]	; (8007a80 <HAL_UART_MspInit+0x80>)
 8007a48:	695b      	ldr	r3, [r3, #20]
 8007a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a4e:	60fb      	str	r3, [r7, #12]
 8007a50:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007a52:	230c      	movs	r3, #12
 8007a54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a56:	2302      	movs	r3, #2
 8007a58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007a5e:	2303      	movs	r3, #3
 8007a60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007a62:	2307      	movs	r3, #7
 8007a64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007a66:	f107 0314 	add.w	r3, r7, #20
 8007a6a:	4619      	mov	r1, r3
 8007a6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007a70:	f002 faf8 	bl	800a064 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8007a74:	bf00      	nop
 8007a76:	3728      	adds	r7, #40	; 0x28
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}
 8007a7c:	40004400 	.word	0x40004400
 8007a80:	40021000 	.word	0x40021000

08007a84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007a84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007abc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007a88:	480d      	ldr	r0, [pc, #52]	; (8007ac0 <LoopForever+0x6>)
  ldr r1, =_edata
 8007a8a:	490e      	ldr	r1, [pc, #56]	; (8007ac4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007a8c:	4a0e      	ldr	r2, [pc, #56]	; (8007ac8 <LoopForever+0xe>)
  movs r3, #0
 8007a8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007a90:	e002      	b.n	8007a98 <LoopCopyDataInit>

08007a92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007a92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007a94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007a96:	3304      	adds	r3, #4

08007a98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007a98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007a9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007a9c:	d3f9      	bcc.n	8007a92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007a9e:	4a0b      	ldr	r2, [pc, #44]	; (8007acc <LoopForever+0x12>)
  ldr r4, =_ebss
 8007aa0:	4c0b      	ldr	r4, [pc, #44]	; (8007ad0 <LoopForever+0x16>)
  movs r3, #0
 8007aa2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007aa4:	e001      	b.n	8007aaa <LoopFillZerobss>

08007aa6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007aa6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007aa8:	3204      	adds	r2, #4

08007aaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007aaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007aac:	d3fb      	bcc.n	8007aa6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007aae:	f7ff fe9b 	bl	80077e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007ab2:	f02a fb2d 	bl	8032110 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007ab6:	f7fd ff45 	bl	8005944 <main>

08007aba <LoopForever>:

LoopForever:
    b LoopForever
 8007aba:	e7fe      	b.n	8007aba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007abc:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8007ac0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007ac4:	200004d0 	.word	0x200004d0
  ldr r2, =_sidata
 8007ac8:	080382a8 	.word	0x080382a8
  ldr r2, =_sbss
 8007acc:	200004d0 	.word	0x200004d0
  ldr r4, =_ebss
 8007ad0:	2000227c 	.word	0x2000227c

08007ad4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007ad4:	e7fe      	b.n	8007ad4 <ADC1_2_IRQHandler>
	...

08007ad8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007adc:	4b08      	ldr	r3, [pc, #32]	; (8007b00 <HAL_Init+0x28>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a07      	ldr	r2, [pc, #28]	; (8007b00 <HAL_Init+0x28>)
 8007ae2:	f043 0310 	orr.w	r3, r3, #16
 8007ae6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007ae8:	2003      	movs	r0, #3
 8007aea:	f002 f8fb 	bl	8009ce4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007aee:	2000      	movs	r0, #0
 8007af0:	f000 f808 	bl	8007b04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007af4:	f7ff fd5a 	bl	80075ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007af8:	2300      	movs	r3, #0
}
 8007afa:	4618      	mov	r0, r3
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	bf00      	nop
 8007b00:	40022000 	.word	0x40022000

08007b04 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b082      	sub	sp, #8
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007b0c:	4b12      	ldr	r3, [pc, #72]	; (8007b58 <HAL_InitTick+0x54>)
 8007b0e:	681a      	ldr	r2, [r3, #0]
 8007b10:	4b12      	ldr	r3, [pc, #72]	; (8007b5c <HAL_InitTick+0x58>)
 8007b12:	781b      	ldrb	r3, [r3, #0]
 8007b14:	4619      	mov	r1, r3
 8007b16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007b1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8007b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b22:	4618      	mov	r0, r3
 8007b24:	f002 f942 	bl	8009dac <HAL_SYSTICK_Config>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d001      	beq.n	8007b32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	e00e      	b.n	8007b50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2b0f      	cmp	r3, #15
 8007b36:	d80a      	bhi.n	8007b4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007b38:	2200      	movs	r2, #0
 8007b3a:	6879      	ldr	r1, [r7, #4]
 8007b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b40:	f002 f8f0 	bl	8009d24 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007b44:	4a06      	ldr	r2, [pc, #24]	; (8007b60 <HAL_InitTick+0x5c>)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	e000      	b.n	8007b50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007b4e:	2301      	movs	r3, #1
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	3708      	adds	r7, #8
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bd80      	pop	{r7, pc}
 8007b58:	200000b8 	.word	0x200000b8
 8007b5c:	200000c0 	.word	0x200000c0
 8007b60:	200000bc 	.word	0x200000bc

08007b64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007b64:	b480      	push	{r7}
 8007b66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007b68:	4b06      	ldr	r3, [pc, #24]	; (8007b84 <HAL_IncTick+0x20>)
 8007b6a:	781b      	ldrb	r3, [r3, #0]
 8007b6c:	461a      	mov	r2, r3
 8007b6e:	4b06      	ldr	r3, [pc, #24]	; (8007b88 <HAL_IncTick+0x24>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4413      	add	r3, r2
 8007b74:	4a04      	ldr	r2, [pc, #16]	; (8007b88 <HAL_IncTick+0x24>)
 8007b76:	6013      	str	r3, [r2, #0]
}
 8007b78:	bf00      	nop
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b80:	4770      	bx	lr
 8007b82:	bf00      	nop
 8007b84:	200000c0 	.word	0x200000c0
 8007b88:	200006ec 	.word	0x200006ec

08007b8c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	af00      	add	r7, sp, #0
  return uwTick;  
 8007b90:	4b03      	ldr	r3, [pc, #12]	; (8007ba0 <HAL_GetTick+0x14>)
 8007b92:	681b      	ldr	r3, [r3, #0]
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	46bd      	mov	sp, r7
 8007b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9c:	4770      	bx	lr
 8007b9e:	bf00      	nop
 8007ba0:	200006ec 	.word	0x200006ec

08007ba4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b09a      	sub	sp, #104	; 0x68
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007bac:	2300      	movs	r3, #0
 8007bae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d101      	bne.n	8007bc4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	e32e      	b.n	8008222 <HAL_ADC_Init+0x67e>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007bcc:	d012      	beq.n	8007bf4 <HAL_ADC_Init+0x50>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	4a8b      	ldr	r2, [pc, #556]	; (8007e00 <HAL_ADC_Init+0x25c>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d00d      	beq.n	8007bf4 <HAL_ADC_Init+0x50>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a89      	ldr	r2, [pc, #548]	; (8007e04 <HAL_ADC_Init+0x260>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d008      	beq.n	8007bf4 <HAL_ADC_Init+0x50>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4a88      	ldr	r2, [pc, #544]	; (8007e08 <HAL_ADC_Init+0x264>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d003      	beq.n	8007bf4 <HAL_ADC_Init+0x50>
 8007bec:	21f9      	movs	r1, #249	; 0xf9
 8007bee:	4887      	ldr	r0, [pc, #540]	; (8007e0c <HAL_ADC_Init+0x268>)
 8007bf0:	f7fd ffe5 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d012      	beq.n	8007c22 <HAL_ADC_Init+0x7e>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c04:	d00d      	beq.n	8007c22 <HAL_ADC_Init+0x7e>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	685b      	ldr	r3, [r3, #4]
 8007c0a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007c0e:	d008      	beq.n	8007c22 <HAL_ADC_Init+0x7e>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007c18:	d003      	beq.n	8007c22 <HAL_ADC_Init+0x7e>
 8007c1a:	21fa      	movs	r1, #250	; 0xfa
 8007c1c:	487b      	ldr	r0, [pc, #492]	; (8007e0c <HAL_ADC_Init+0x268>)
 8007c1e:	f7fd ffce 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	689b      	ldr	r3, [r3, #8]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d00f      	beq.n	8007c4a <HAL_ADC_Init+0xa6>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	2b08      	cmp	r3, #8
 8007c30:	d00b      	beq.n	8007c4a <HAL_ADC_Init+0xa6>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	2b10      	cmp	r3, #16
 8007c38:	d007      	beq.n	8007c4a <HAL_ADC_Init+0xa6>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	689b      	ldr	r3, [r3, #8]
 8007c3e:	2b18      	cmp	r3, #24
 8007c40:	d003      	beq.n	8007c4a <HAL_ADC_Init+0xa6>
 8007c42:	21fb      	movs	r1, #251	; 0xfb
 8007c44:	4871      	ldr	r0, [pc, #452]	; (8007e0c <HAL_ADC_Init+0x268>)
 8007c46:	f7fd ffba 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign)); 
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	68db      	ldr	r3, [r3, #12]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d007      	beq.n	8007c62 <HAL_ADC_Init+0xbe>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	68db      	ldr	r3, [r3, #12]
 8007c56:	2b20      	cmp	r3, #32
 8007c58:	d003      	beq.n	8007c62 <HAL_ADC_Init+0xbe>
 8007c5a:	21fc      	movs	r1, #252	; 0xfc
 8007c5c:	486b      	ldr	r0, [pc, #428]	; (8007e0c <HAL_ADC_Init+0x268>)
 8007c5e:	f7fd ffae 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	691b      	ldr	r3, [r3, #16]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d007      	beq.n	8007c7a <HAL_ADC_Init+0xd6>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	691b      	ldr	r3, [r3, #16]
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d003      	beq.n	8007c7a <HAL_ADC_Init+0xd6>
 8007c72:	21fd      	movs	r1, #253	; 0xfd
 8007c74:	4865      	ldr	r0, [pc, #404]	; (8007e0c <HAL_ADC_Init+0x268>)
 8007c76:	f7fd ffa2 	bl	8005bbe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	7e5b      	ldrb	r3, [r3, #25]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d007      	beq.n	8007c92 <HAL_ADC_Init+0xee>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	7e5b      	ldrb	r3, [r3, #25]
 8007c86:	2b01      	cmp	r3, #1
 8007c88:	d003      	beq.n	8007c92 <HAL_ADC_Init+0xee>
 8007c8a:	21fe      	movs	r1, #254	; 0xfe
 8007c8c:	485f      	ldr	r0, [pc, #380]	; (8007e0c <HAL_ADC_Init+0x268>)
 8007c8e:	f7fd ff96 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d012      	beq.n	8007cc0 <HAL_ADC_Init+0x11c>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ca2:	d00d      	beq.n	8007cc0 <HAL_ADC_Init+0x11c>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ca8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007cac:	d008      	beq.n	8007cc0 <HAL_ADC_Init+0x11c>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cb2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007cb6:	d003      	beq.n	8007cc0 <HAL_ADC_Init+0x11c>
 8007cb8:	21ff      	movs	r1, #255	; 0xff
 8007cba:	4854      	ldr	r0, [pc, #336]	; (8007e0c <HAL_ADC_Init+0x268>)
 8007cbc:	f7fd ff7f 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d070      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ccc:	2b40      	cmp	r3, #64	; 0x40
 8007cce:	d06c      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cd4:	2bc0      	cmp	r3, #192	; 0xc0
 8007cd6:	d068      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cdc:	f5b3 7f70 	cmp.w	r3, #960	; 0x3c0
 8007ce0:	d063      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ce6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8007cea:	d05e      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cf0:	f5b3 7f50 	cmp.w	r3, #832	; 0x340
 8007cf4:	d059      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cfa:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8007cfe:	d054      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d04:	f5b3 7f70 	cmp.w	r3, #960	; 0x3c0
 8007d08:	d04f      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d0e:	2b40      	cmp	r3, #64	; 0x40
 8007d10:	d04b      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d047      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d1e:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8007d22:	d042      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d28:	f5b3 7f50 	cmp.w	r3, #832	; 0x340
 8007d2c:	d03d      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d32:	2bc0      	cmp	r3, #192	; 0xc0
 8007d34:	d039      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d3a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8007d3e:	d034      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d44:	2b80      	cmp	r3, #128	; 0x80
 8007d46:	d030      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d4c:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 8007d50:	d02b      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d56:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8007d5a:	d026      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d60:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8007d64:	d021      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d6e:	d01c      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d74:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d78:	d017      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d7e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8007d82:	d012      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d8c:	d00d      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d92:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8007d96:	d008      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d004      	beq.n	8007daa <HAL_ADC_Init+0x206>
 8007da0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007da4:	4819      	ldr	r0, [pc, #100]	; (8007e0c <HAL_ADC_Init+0x268>)
 8007da6:	f7fd ff0a 	bl	8005bbe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d009      	beq.n	8007dc8 <HAL_ADC_Init+0x224>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007dba:	2b01      	cmp	r3, #1
 8007dbc:	d004      	beq.n	8007dc8 <HAL_ADC_Init+0x224>
 8007dbe:	f240 1101 	movw	r1, #257	; 0x101
 8007dc2:	4812      	ldr	r0, [pc, #72]	; (8007e0c <HAL_ADC_Init+0x268>)
 8007dc4:	f7fd fefb 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	695b      	ldr	r3, [r3, #20]
 8007dcc:	2b04      	cmp	r3, #4
 8007dce:	d008      	beq.n	8007de2 <HAL_ADC_Init+0x23e>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	695b      	ldr	r3, [r3, #20]
 8007dd4:	2b08      	cmp	r3, #8
 8007dd6:	d004      	beq.n	8007de2 <HAL_ADC_Init+0x23e>
 8007dd8:	f44f 7181 	mov.w	r1, #258	; 0x102
 8007ddc:	480b      	ldr	r0, [pc, #44]	; (8007e0c <HAL_ADC_Init+0x268>)
 8007dde:	f7fd feee 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007de6:	2b01      	cmp	r3, #1
 8007de8:	d012      	beq.n	8007e10 <HAL_ADC_Init+0x26c>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d00e      	beq.n	8007e10 <HAL_ADC_Init+0x26c>
 8007df2:	f240 1103 	movw	r1, #259	; 0x103
 8007df6:	4805      	ldr	r0, [pc, #20]	; (8007e0c <HAL_ADC_Init+0x268>)
 8007df8:	f7fd fee1 	bl	8005bbe <assert_failed>
 8007dfc:	e008      	b.n	8007e10 <HAL_ADC_Init+0x26c>
 8007dfe:	bf00      	nop
 8007e00:	50000100 	.word	0x50000100
 8007e04:	50000400 	.word	0x50000400
 8007e08:	50000500 	.word	0x50000500
 8007e0c:	0803424c 	.word	0x0803424c
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	7e1b      	ldrb	r3, [r3, #24]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d008      	beq.n	8007e2a <HAL_ADC_Init+0x286>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	7e1b      	ldrb	r3, [r3, #24]
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d004      	beq.n	8007e2a <HAL_ADC_Init+0x286>
 8007e20:	f44f 7182 	mov.w	r1, #260	; 0x104
 8007e24:	4891      	ldr	r0, [pc, #580]	; (800806c <HAL_ADC_Init+0x4c8>)
 8007e26:	f7fd feca 	bl	8005bbe <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	691b      	ldr	r3, [r3, #16]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d02d      	beq.n	8007e8e <HAL_ADC_Init+0x2ea>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	69db      	ldr	r3, [r3, #28]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d003      	beq.n	8007e42 <HAL_ADC_Init+0x29e>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	69db      	ldr	r3, [r3, #28]
 8007e3e:	2b10      	cmp	r3, #16
 8007e40:	d904      	bls.n	8007e4c <HAL_ADC_Init+0x2a8>
 8007e42:	f44f 7184 	mov.w	r1, #264	; 0x108
 8007e46:	4889      	ldr	r0, [pc, #548]	; (800806c <HAL_ADC_Init+0x4c8>)
 8007e48:	f7fd feb9 	bl	8005bbe <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d009      	beq.n	8007e6a <HAL_ADC_Init+0x2c6>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d004      	beq.n	8007e6a <HAL_ADC_Init+0x2c6>
 8007e60:	f240 1109 	movw	r1, #265	; 0x109
 8007e64:	4881      	ldr	r0, [pc, #516]	; (800806c <HAL_ADC_Init+0x4c8>)
 8007e66:	f7fd feaa 	bl	8005bbe <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d00c      	beq.n	8007e8e <HAL_ADC_Init+0x2ea>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d003      	beq.n	8007e84 <HAL_ADC_Init+0x2e0>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e80:	2b08      	cmp	r3, #8
 8007e82:	d904      	bls.n	8007e8e <HAL_ADC_Init+0x2ea>
 8007e84:	f44f 7186 	mov.w	r1, #268	; 0x10c
 8007e88:	4878      	ldr	r0, [pc, #480]	; (800806c <HAL_ADC_Init+0x4c8>)
 8007e8a:	f7fd fe98 	bl	8005bbe <assert_failed>
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e92:	f003 0310 	and.w	r3, r3, #16
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d176      	bne.n	8007f88 <HAL_ADC_Init+0x3e4>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d152      	bne.n	8007f48 <HAL_ADC_Init+0x3a4>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f7f9 f979 	bl	80011b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d13b      	bne.n	8007f48 <HAL_ADC_Init+0x3a4>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f001 fdd1 	bl	8009a78 <ADC_Disable>
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee0:	f003 0310 	and.w	r3, r3, #16
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d12f      	bne.n	8007f48 <HAL_ADC_Init+0x3a4>
 8007ee8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d12b      	bne.n	8007f48 <HAL_ADC_Init+0x3a4>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ef4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007ef8:	f023 0302 	bic.w	r3, r3, #2
 8007efc:	f043 0202 	orr.w	r2, r3, #2
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	689a      	ldr	r2, [r3, #8]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007f12:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	689a      	ldr	r2, [r3, #8]
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007f22:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007f24:	4b52      	ldr	r3, [pc, #328]	; (8008070 <HAL_ADC_Init+0x4cc>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a52      	ldr	r2, [pc, #328]	; (8008074 <HAL_ADC_Init+0x4d0>)
 8007f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8007f2e:	0c9a      	lsrs	r2, r3, #18
 8007f30:	4613      	mov	r3, r2
 8007f32:	009b      	lsls	r3, r3, #2
 8007f34:	4413      	add	r3, r2
 8007f36:	005b      	lsls	r3, r3, #1
 8007f38:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8007f3a:	e002      	b.n	8007f42 <HAL_ADC_Init+0x39e>
          {
            wait_loop_index--;
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	3b01      	subs	r3, #1
 8007f40:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d1f9      	bne.n	8007f3c <HAL_ADC_Init+0x398>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d007      	beq.n	8007f66 <HAL_ADC_Init+0x3c2>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	689b      	ldr	r3, [r3, #8]
 8007f5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8007f60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f64:	d110      	bne.n	8007f88 <HAL_ADC_Init+0x3e4>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f6a:	f023 0312 	bic.w	r3, r3, #18
 8007f6e:	f043 0210 	orr.w	r2, r3, #16
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f7a:	f043 0201 	orr.w	r2, r3, #1
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8007f82:	2301      	movs	r3, #1
 8007f84:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f8c:	f003 0310 	and.w	r3, r3, #16
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	f040 8139 	bne.w	8008208 <HAL_ADC_Init+0x664>
 8007f96:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	f040 8134 	bne.w	8008208 <HAL_ADC_Init+0x664>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	689b      	ldr	r3, [r3, #8]
 8007fa6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	f040 812c 	bne.w	8008208 <HAL_ADC_Init+0x664>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fb4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8007fb8:	f043 0202 	orr.w	r2, r3, #2
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007fc8:	d004      	beq.n	8007fd4 <HAL_ADC_Init+0x430>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	4a2a      	ldr	r2, [pc, #168]	; (8008078 <HAL_ADC_Init+0x4d4>)
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d101      	bne.n	8007fd8 <HAL_ADC_Init+0x434>
 8007fd4:	4b29      	ldr	r3, [pc, #164]	; (800807c <HAL_ADC_Init+0x4d8>)
 8007fd6:	e000      	b.n	8007fda <HAL_ADC_Init+0x436>
 8007fd8:	4b29      	ldr	r3, [pc, #164]	; (8008080 <HAL_ADC_Init+0x4dc>)
 8007fda:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007fe4:	d102      	bne.n	8007fec <HAL_ADC_Init+0x448>
 8007fe6:	4b24      	ldr	r3, [pc, #144]	; (8008078 <HAL_ADC_Init+0x4d4>)
 8007fe8:	60fb      	str	r3, [r7, #12]
 8007fea:	e01a      	b.n	8008022 <HAL_ADC_Init+0x47e>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a21      	ldr	r2, [pc, #132]	; (8008078 <HAL_ADC_Init+0x4d4>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d103      	bne.n	8007ffe <HAL_ADC_Init+0x45a>
 8007ff6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007ffa:	60fb      	str	r3, [r7, #12]
 8007ffc:	e011      	b.n	8008022 <HAL_ADC_Init+0x47e>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4a20      	ldr	r2, [pc, #128]	; (8008084 <HAL_ADC_Init+0x4e0>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d102      	bne.n	800800e <HAL_ADC_Init+0x46a>
 8008008:	4b1f      	ldr	r3, [pc, #124]	; (8008088 <HAL_ADC_Init+0x4e4>)
 800800a:	60fb      	str	r3, [r7, #12]
 800800c:	e009      	b.n	8008022 <HAL_ADC_Init+0x47e>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a1d      	ldr	r2, [pc, #116]	; (8008088 <HAL_ADC_Init+0x4e4>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d102      	bne.n	800801e <HAL_ADC_Init+0x47a>
 8008018:	4b1a      	ldr	r3, [pc, #104]	; (8008084 <HAL_ADC_Init+0x4e0>)
 800801a:	60fb      	str	r3, [r7, #12]
 800801c:	e001      	b.n	8008022 <HAL_ADC_Init+0x47e>
 800801e:	2300      	movs	r3, #0
 8008020:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	689b      	ldr	r3, [r3, #8]
 8008028:	f003 0303 	and.w	r3, r3, #3
 800802c:	2b01      	cmp	r3, #1
 800802e:	d108      	bne.n	8008042 <HAL_ADC_Init+0x49e>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f003 0301 	and.w	r3, r3, #1
 800803a:	2b01      	cmp	r3, #1
 800803c:	d101      	bne.n	8008042 <HAL_ADC_Init+0x49e>
 800803e:	2301      	movs	r3, #1
 8008040:	e000      	b.n	8008044 <HAL_ADC_Init+0x4a0>
 8008042:	2300      	movs	r3, #0
 8008044:	2b00      	cmp	r3, #0
 8008046:	d12d      	bne.n	80080a4 <HAL_ADC_Init+0x500>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8008048:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800804a:	2b00      	cmp	r3, #0
 800804c:	d021      	beq.n	8008092 <HAL_ADC_Init+0x4ee>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	689b      	ldr	r3, [r3, #8]
 8008052:	f003 0303 	and.w	r3, r3, #3
 8008056:	2b01      	cmp	r3, #1
 8008058:	d118      	bne.n	800808c <HAL_ADC_Init+0x4e8>
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f003 0301 	and.w	r3, r3, #1
 8008062:	2b01      	cmp	r3, #1
 8008064:	d112      	bne.n	800808c <HAL_ADC_Init+0x4e8>
 8008066:	2301      	movs	r3, #1
 8008068:	e011      	b.n	800808e <HAL_ADC_Init+0x4ea>
 800806a:	bf00      	nop
 800806c:	0803424c 	.word	0x0803424c
 8008070:	200000b8 	.word	0x200000b8
 8008074:	431bde83 	.word	0x431bde83
 8008078:	50000100 	.word	0x50000100
 800807c:	50000300 	.word	0x50000300
 8008080:	50000700 	.word	0x50000700
 8008084:	50000400 	.word	0x50000400
 8008088:	50000500 	.word	0x50000500
 800808c:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800808e:	2b00      	cmp	r3, #0
 8008090:	d108      	bne.n	80080a4 <HAL_ADC_Init+0x500>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8008092:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008094:	689b      	ldr	r3, [r3, #8]
 8008096:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	431a      	orrs	r2, r3
 80080a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080a2:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	7e5b      	ldrb	r3, [r3, #25]
 80080a8:	035b      	lsls	r3, r3, #13
 80080aa:	687a      	ldr	r2, [r7, #4]
 80080ac:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80080ae:	2a01      	cmp	r2, #1
 80080b0:	d002      	beq.n	80080b8 <HAL_ADC_Init+0x514>
 80080b2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80080b6:	e000      	b.n	80080ba <HAL_ADC_Init+0x516>
 80080b8:	2200      	movs	r2, #0
 80080ba:	431a      	orrs	r2, r3
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	68db      	ldr	r3, [r3, #12]
 80080c0:	431a      	orrs	r2, r3
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	4313      	orrs	r3, r2
 80080c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80080ca:	4313      	orrs	r3, r2
 80080cc:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80080d4:	2b01      	cmp	r3, #1
 80080d6:	d11b      	bne.n	8008110 <HAL_ADC_Init+0x56c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	7e5b      	ldrb	r3, [r3, #25]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d109      	bne.n	80080f4 <HAL_ADC_Init+0x550>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080e4:	3b01      	subs	r3, #1
 80080e6:	045a      	lsls	r2, r3, #17
 80080e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80080ea:	4313      	orrs	r3, r2
 80080ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80080f0:	663b      	str	r3, [r7, #96]	; 0x60
 80080f2:	e00d      	b.n	8008110 <HAL_ADC_Init+0x56c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080f8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80080fc:	f043 0220 	orr.w	r2, r3, #32
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008108:	f043 0201 	orr.w	r2, r3, #1
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008114:	2b01      	cmp	r3, #1
 8008116:	d02c      	beq.n	8008172 <HAL_ADC_Init+0x5ce>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a43      	ldr	r2, [pc, #268]	; (800822c <HAL_ADC_Init+0x688>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d004      	beq.n	800812c <HAL_ADC_Init+0x588>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4a42      	ldr	r2, [pc, #264]	; (8008230 <HAL_ADC_Init+0x68c>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d11a      	bne.n	8008162 <HAL_ADC_Init+0x5be>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008130:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8008134:	d012      	beq.n	800815c <HAL_ADC_Init+0x5b8>
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800813a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800813e:	d00a      	beq.n	8008156 <HAL_ADC_Init+0x5b2>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008144:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8008148:	d002      	beq.n	8008150 <HAL_ADC_Init+0x5ac>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800814e:	e00a      	b.n	8008166 <HAL_ADC_Init+0x5c2>
 8008150:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008154:	e007      	b.n	8008166 <HAL_ADC_Init+0x5c2>
 8008156:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 800815a:	e004      	b.n	8008166 <HAL_ADC_Init+0x5c2>
 800815c:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8008160:	e001      	b.n	8008166 <HAL_ADC_Init+0x5c2>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800816a:	4313      	orrs	r3, r2
 800816c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800816e:	4313      	orrs	r3, r2
 8008170:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	f003 030c 	and.w	r3, r3, #12
 800817c:	2b00      	cmp	r3, #0
 800817e:	d114      	bne.n	80081aa <HAL_ADC_Init+0x606>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	68db      	ldr	r3, [r3, #12]
 8008186:	687a      	ldr	r2, [r7, #4]
 8008188:	6812      	ldr	r2, [r2, #0]
 800818a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800818e:	f023 0302 	bic.w	r3, r3, #2
 8008192:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	7e1b      	ldrb	r3, [r3, #24]
 8008198:	039a      	lsls	r2, r3, #14
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80081a0:	005b      	lsls	r3, r3, #1
 80081a2:	4313      	orrs	r3, r2
 80081a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80081a6:	4313      	orrs	r3, r2
 80081a8:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	68da      	ldr	r2, [r3, #12]
 80081b0:	4b20      	ldr	r3, [pc, #128]	; (8008234 <HAL_ADC_Init+0x690>)
 80081b2:	4013      	ands	r3, r2
 80081b4:	687a      	ldr	r2, [r7, #4]
 80081b6:	6812      	ldr	r2, [r2, #0]
 80081b8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80081ba:	430b      	orrs	r3, r1
 80081bc:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	691b      	ldr	r3, [r3, #16]
 80081c2:	2b01      	cmp	r3, #1
 80081c4:	d10c      	bne.n	80081e0 <HAL_ADC_Init+0x63c>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081cc:	f023 010f 	bic.w	r1, r3, #15
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	69db      	ldr	r3, [r3, #28]
 80081d4:	1e5a      	subs	r2, r3, #1
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	430a      	orrs	r2, r1
 80081dc:	631a      	str	r2, [r3, #48]	; 0x30
 80081de:	e007      	b.n	80081f0 <HAL_ADC_Init+0x64c>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f022 020f 	bic.w	r2, r2, #15
 80081ee:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2200      	movs	r2, #0
 80081f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081fa:	f023 0303 	bic.w	r3, r3, #3
 80081fe:	f043 0201 	orr.w	r2, r3, #1
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	641a      	str	r2, [r3, #64]	; 0x40
 8008206:	e00a      	b.n	800821e <HAL_ADC_Init+0x67a>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800820c:	f023 0312 	bic.w	r3, r3, #18
 8008210:	f043 0210 	orr.w	r2, r3, #16
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8008218:	2301      	movs	r3, #1
 800821a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800821e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8008222:	4618      	mov	r0, r3
 8008224:	3768      	adds	r7, #104	; 0x68
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}
 800822a:	bf00      	nop
 800822c:	50000400 	.word	0x50000400
 8008230:	50000500 	.word	0x50000500
 8008234:	fff0c007 	.word	0xfff0c007

08008238 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008242:	2300      	movs	r3, #0
 8008244:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart;
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800824e:	d013      	beq.n	8008278 <HAL_ADCEx_Calibration_Start+0x40>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4a43      	ldr	r2, [pc, #268]	; (8008364 <HAL_ADCEx_Calibration_Start+0x12c>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d00e      	beq.n	8008278 <HAL_ADCEx_Calibration_Start+0x40>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a42      	ldr	r2, [pc, #264]	; (8008368 <HAL_ADCEx_Calibration_Start+0x130>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d009      	beq.n	8008278 <HAL_ADCEx_Calibration_Start+0x40>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4a40      	ldr	r2, [pc, #256]	; (800836c <HAL_ADCEx_Calibration_Start+0x134>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d004      	beq.n	8008278 <HAL_ADCEx_Calibration_Start+0x40>
 800826e:	f640 510e 	movw	r1, #3342	; 0xd0e
 8008272:	483f      	ldr	r0, [pc, #252]	; (8008370 <HAL_ADCEx_Calibration_Start+0x138>)
 8008274:	f7fd fca3 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d007      	beq.n	800828e <HAL_ADCEx_Calibration_Start+0x56>
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	2b01      	cmp	r3, #1
 8008282:	d004      	beq.n	800828e <HAL_ADCEx_Calibration_Start+0x56>
 8008284:	f640 510f 	movw	r1, #3343	; 0xd0f
 8008288:	4839      	ldr	r0, [pc, #228]	; (8008370 <HAL_ADCEx_Calibration_Start+0x138>)
 800828a:	f7fd fc98 	bl	8005bbe <assert_failed>

  /* Process locked */
  __HAL_LOCK(hadc);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008294:	2b01      	cmp	r3, #1
 8008296:	d101      	bne.n	800829c <HAL_ADCEx_Calibration_Start+0x64>
 8008298:	2302      	movs	r3, #2
 800829a:	e05f      	b.n	800835c <HAL_ADCEx_Calibration_Start+0x124>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f001 fbe7 	bl	8009a78 <ADC_Disable>
 80082aa:	4603      	mov	r3, r0
 80082ac:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80082ae:	7bfb      	ldrb	r3, [r7, #15]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d14e      	bne.n	8008352 <HAL_ADCEx_Calibration_Start+0x11a>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	689a      	ldr	r2, [r3, #8]
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80082c8:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d107      	bne.n	80082e0 <HAL_ADCEx_Calibration_Start+0xa8>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	689a      	ldr	r2, [r3, #8]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80082de:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	689a      	ldr	r2, [r3, #8]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80082ee:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80082f0:	f7ff fc4c 	bl	8007b8c <HAL_GetTick>
 80082f4:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80082f6:	e01c      	b.n	8008332 <HAL_ADCEx_Calibration_Start+0xfa>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80082f8:	f7ff fc48 	bl	8007b8c <HAL_GetTick>
 80082fc:	4602      	mov	r2, r0
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	1ad3      	subs	r3, r2, r3
 8008302:	2b0a      	cmp	r3, #10
 8008304:	d915      	bls.n	8008332 <HAL_ADCEx_Calibration_Start+0xfa>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	689b      	ldr	r3, [r3, #8]
 800830c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008310:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008314:	d10d      	bne.n	8008332 <HAL_ADCEx_Calibration_Start+0xfa>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800831a:	f023 0312 	bic.w	r3, r3, #18
 800831e:	f043 0210 	orr.w	r2, r3, #16
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	e014      	b.n	800835c <HAL_ADCEx_Calibration_Start+0x124>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	689b      	ldr	r3, [r3, #8]
 8008338:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800833c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008340:	d0da      	beq.n	80082f8 <HAL_ADCEx_Calibration_Start+0xc0>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008346:	f023 0303 	bic.w	r3, r3, #3
 800834a:	f043 0201 	orr.w	r2, r3, #1
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800835a:	7bfb      	ldrb	r3, [r7, #15]
}
 800835c:	4618      	mov	r0, r3
 800835e:	3710      	adds	r7, #16
 8008360:	46bd      	mov	sp, r7
 8008362:	bd80      	pop	{r7, pc}
 8008364:	50000100 	.word	0x50000100
 8008368:	50000400 	.word	0x50000400
 800836c:	50000500 	.word	0x50000500
 8008370:	0803424c 	.word	0x0803424c

08008374 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b09a      	sub	sp, #104	; 0x68
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
 800837c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800837e:	2300      	movs	r3, #0
 8008380:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8008384:	2300      	movs	r3, #0
 8008386:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008390:	d013      	beq.n	80083ba <HAL_ADC_ConfigChannel+0x46>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a6b      	ldr	r2, [pc, #428]	; (8008544 <HAL_ADC_ConfigChannel+0x1d0>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d00e      	beq.n	80083ba <HAL_ADC_ConfigChannel+0x46>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a69      	ldr	r2, [pc, #420]	; (8008548 <HAL_ADC_ConfigChannel+0x1d4>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d009      	beq.n	80083ba <HAL_ADC_ConfigChannel+0x46>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a68      	ldr	r2, [pc, #416]	; (800854c <HAL_ADC_ConfigChannel+0x1d8>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d004      	beq.n	80083ba <HAL_ADC_ConfigChannel+0x46>
 80083b0:	f241 51b7 	movw	r1, #5559	; 0x15b7
 80083b4:	4866      	ldr	r0, [pc, #408]	; (8008550 <HAL_ADC_ConfigChannel+0x1dc>)
 80083b6:	f7fd fc02 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	2b01      	cmp	r3, #1
 80083c0:	d040      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	2b02      	cmp	r3, #2
 80083c8:	d03c      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	2b03      	cmp	r3, #3
 80083d0:	d038      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	685b      	ldr	r3, [r3, #4]
 80083d6:	2b04      	cmp	r3, #4
 80083d8:	d034      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	2b05      	cmp	r3, #5
 80083e0:	d030      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	685b      	ldr	r3, [r3, #4]
 80083e6:	2b06      	cmp	r3, #6
 80083e8:	d02c      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	2b07      	cmp	r3, #7
 80083f0:	d028      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	2b08      	cmp	r3, #8
 80083f8:	d024      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	2b09      	cmp	r3, #9
 8008400:	d020      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	685b      	ldr	r3, [r3, #4]
 8008406:	2b0a      	cmp	r3, #10
 8008408:	d01c      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	685b      	ldr	r3, [r3, #4]
 800840e:	2b0b      	cmp	r3, #11
 8008410:	d018      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	2b0c      	cmp	r3, #12
 8008418:	d014      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	685b      	ldr	r3, [r3, #4]
 800841e:	2b0d      	cmp	r3, #13
 8008420:	d010      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	2b0e      	cmp	r3, #14
 8008428:	d00c      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	2b0f      	cmp	r3, #15
 8008430:	d008      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	685b      	ldr	r3, [r3, #4]
 8008436:	2b10      	cmp	r3, #16
 8008438:	d004      	beq.n	8008444 <HAL_ADC_ConfigChannel+0xd0>
 800843a:	f241 51b8 	movw	r1, #5560	; 0x15b8
 800843e:	4844      	ldr	r0, [pc, #272]	; (8008550 <HAL_ADC_ConfigChannel+0x1dc>)
 8008440:	f7fd fbbd 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	689b      	ldr	r3, [r3, #8]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d020      	beq.n	800848e <HAL_ADC_ConfigChannel+0x11a>
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	2b01      	cmp	r3, #1
 8008452:	d01c      	beq.n	800848e <HAL_ADC_ConfigChannel+0x11a>
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	689b      	ldr	r3, [r3, #8]
 8008458:	2b02      	cmp	r3, #2
 800845a:	d018      	beq.n	800848e <HAL_ADC_ConfigChannel+0x11a>
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	689b      	ldr	r3, [r3, #8]
 8008460:	2b03      	cmp	r3, #3
 8008462:	d014      	beq.n	800848e <HAL_ADC_ConfigChannel+0x11a>
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	689b      	ldr	r3, [r3, #8]
 8008468:	2b04      	cmp	r3, #4
 800846a:	d010      	beq.n	800848e <HAL_ADC_ConfigChannel+0x11a>
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	689b      	ldr	r3, [r3, #8]
 8008470:	2b05      	cmp	r3, #5
 8008472:	d00c      	beq.n	800848e <HAL_ADC_ConfigChannel+0x11a>
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	689b      	ldr	r3, [r3, #8]
 8008478:	2b06      	cmp	r3, #6
 800847a:	d008      	beq.n	800848e <HAL_ADC_ConfigChannel+0x11a>
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	2b07      	cmp	r3, #7
 8008482:	d004      	beq.n	800848e <HAL_ADC_ConfigChannel+0x11a>
 8008484:	f241 51b9 	movw	r1, #5561	; 0x15b9
 8008488:	4831      	ldr	r0, [pc, #196]	; (8008550 <HAL_ADC_ConfigChannel+0x1dc>)
 800848a:	f7fd fb98 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	68db      	ldr	r3, [r3, #12]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d008      	beq.n	80084a8 <HAL_ADC_ConfigChannel+0x134>
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	68db      	ldr	r3, [r3, #12]
 800849a:	2b01      	cmp	r3, #1
 800849c:	d004      	beq.n	80084a8 <HAL_ADC_ConfigChannel+0x134>
 800849e:	f241 51ba 	movw	r1, #5562	; 0x15ba
 80084a2:	482b      	ldr	r0, [pc, #172]	; (8008550 <HAL_ADC_ConfigChannel+0x1dc>)
 80084a4:	f7fd fb8b 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	691b      	ldr	r3, [r3, #16]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d014      	beq.n	80084da <HAL_ADC_ConfigChannel+0x166>
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	691b      	ldr	r3, [r3, #16]
 80084b4:	2b01      	cmp	r3, #1
 80084b6:	d010      	beq.n	80084da <HAL_ADC_ConfigChannel+0x166>
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	691b      	ldr	r3, [r3, #16]
 80084bc:	2b02      	cmp	r3, #2
 80084be:	d00c      	beq.n	80084da <HAL_ADC_ConfigChannel+0x166>
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	691b      	ldr	r3, [r3, #16]
 80084c4:	2b03      	cmp	r3, #3
 80084c6:	d008      	beq.n	80084da <HAL_ADC_ConfigChannel+0x166>
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	691b      	ldr	r3, [r3, #16]
 80084cc:	2b04      	cmp	r3, #4
 80084ce:	d004      	beq.n	80084da <HAL_ADC_ConfigChannel+0x166>
 80084d0:	f241 51bb 	movw	r1, #5563	; 0x15bb
 80084d4:	481e      	ldr	r0, [pc, #120]	; (8008550 <HAL_ADC_ConfigChannel+0x1dc>)
 80084d6:	f7fd fb72 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	68db      	ldr	r3, [r3, #12]
 80084e0:	f003 0318 	and.w	r3, r3, #24
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d104      	bne.n	80084f2 <HAL_ADC_ConfigChannel+0x17e>
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	695b      	ldr	r3, [r3, #20]
 80084ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084f0:	d330      	bcc.n	8008554 <HAL_ADC_ConfigChannel+0x1e0>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	68db      	ldr	r3, [r3, #12]
 80084f8:	f003 0318 	and.w	r3, r3, #24
 80084fc:	2b08      	cmp	r3, #8
 80084fe:	d104      	bne.n	800850a <HAL_ADC_ConfigChannel+0x196>
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	695b      	ldr	r3, [r3, #20]
 8008504:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008508:	d324      	bcc.n	8008554 <HAL_ADC_ConfigChannel+0x1e0>
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	68db      	ldr	r3, [r3, #12]
 8008510:	f003 0318 	and.w	r3, r3, #24
 8008514:	2b10      	cmp	r3, #16
 8008516:	d103      	bne.n	8008520 <HAL_ADC_ConfigChannel+0x1ac>
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	695b      	ldr	r3, [r3, #20]
 800851c:	2bff      	cmp	r3, #255	; 0xff
 800851e:	d919      	bls.n	8008554 <HAL_ADC_ConfigChannel+0x1e0>
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	68db      	ldr	r3, [r3, #12]
 8008526:	f003 0318 	and.w	r3, r3, #24
 800852a:	2b18      	cmp	r3, #24
 800852c:	d103      	bne.n	8008536 <HAL_ADC_ConfigChannel+0x1c2>
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	695b      	ldr	r3, [r3, #20]
 8008532:	2b3f      	cmp	r3, #63	; 0x3f
 8008534:	d90e      	bls.n	8008554 <HAL_ADC_ConfigChannel+0x1e0>
 8008536:	f241 51bc 	movw	r1, #5564	; 0x15bc
 800853a:	4805      	ldr	r0, [pc, #20]	; (8008550 <HAL_ADC_ConfigChannel+0x1dc>)
 800853c:	f7fd fb3f 	bl	8005bbe <assert_failed>
 8008540:	e008      	b.n	8008554 <HAL_ADC_ConfigChannel+0x1e0>
 8008542:	bf00      	nop
 8008544:	50000100 	.word	0x50000100
 8008548:	50000400 	.word	0x50000400
 800854c:	50000500 	.word	0x50000500
 8008550:	0803424c 	.word	0x0803424c
  
  
  /* Verification of channel number: Channels 1 to 14 are available in        */  
  /* differential mode. Channels 15U, 16U, 17U, 18 can be used only in           */
  /* single-ended mode.                                                       */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	68db      	ldr	r3, [r3, #12]
 8008558:	2b01      	cmp	r3, #1
 800855a:	d063      	beq.n	8008624 <HAL_ADC_ConfigChannel+0x2b0>
  {
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	2b01      	cmp	r3, #1
 8008562:	f000 809c 	beq.w	800869e <HAL_ADC_ConfigChannel+0x32a>
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	2b02      	cmp	r3, #2
 800856c:	f000 8097 	beq.w	800869e <HAL_ADC_ConfigChannel+0x32a>
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	2b03      	cmp	r3, #3
 8008576:	f000 8092 	beq.w	800869e <HAL_ADC_ConfigChannel+0x32a>
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	2b04      	cmp	r3, #4
 8008580:	f000 808d 	beq.w	800869e <HAL_ADC_ConfigChannel+0x32a>
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	2b05      	cmp	r3, #5
 800858a:	f000 8088 	beq.w	800869e <HAL_ADC_ConfigChannel+0x32a>
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	2b06      	cmp	r3, #6
 8008594:	f000 8083 	beq.w	800869e <HAL_ADC_ConfigChannel+0x32a>
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	2b07      	cmp	r3, #7
 800859e:	d07e      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	2b08      	cmp	r3, #8
 80085a6:	d07a      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	2b09      	cmp	r3, #9
 80085ae:	d076      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	2b0a      	cmp	r3, #10
 80085b6:	d072      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	2b0b      	cmp	r3, #11
 80085be:	d06e      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	2b0c      	cmp	r3, #12
 80085c6:	d06a      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	2b0d      	cmp	r3, #13
 80085ce:	d066      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	2b0e      	cmp	r3, #14
 80085d6:	d062      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	2b0f      	cmp	r3, #15
 80085de:	d05e      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	2b10      	cmp	r3, #16
 80085e6:	d05a      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	2b11      	cmp	r3, #17
 80085ee:	d056      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	2b12      	cmp	r3, #18
 80085f6:	d052      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	2b0f      	cmp	r3, #15
 80085fe:	d04e      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	2b11      	cmp	r3, #17
 8008606:	d04a      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	2b11      	cmp	r3, #17
 800860e:	d046      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	2b11      	cmp	r3, #17
 8008616:	d042      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 8008618:	f241 51c4 	movw	r1, #5572	; 0x15c4
 800861c:	489b      	ldr	r0, [pc, #620]	; (800888c <HAL_ADC_ConfigChannel+0x518>)
 800861e:	f7fd face 	bl	8005bbe <assert_failed>
 8008622:	e03c      	b.n	800869e <HAL_ADC_ConfigChannel+0x32a>
  }
  else
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	2b01      	cmp	r3, #1
 800862a:	d038      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	2b02      	cmp	r3, #2
 8008632:	d034      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	2b03      	cmp	r3, #3
 800863a:	d030      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	2b04      	cmp	r3, #4
 8008642:	d02c      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	2b05      	cmp	r3, #5
 800864a:	d028      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	2b06      	cmp	r3, #6
 8008652:	d024      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	2b07      	cmp	r3, #7
 800865a:	d020      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	2b08      	cmp	r3, #8
 8008662:	d01c      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	2b09      	cmp	r3, #9
 800866a:	d018      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	2b0a      	cmp	r3, #10
 8008672:	d014      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	2b0b      	cmp	r3, #11
 800867a:	d010      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	2b0c      	cmp	r3, #12
 8008682:	d00c      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	2b0d      	cmp	r3, #13
 800868a:	d008      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	2b0e      	cmp	r3, #14
 8008692:	d004      	beq.n	800869e <HAL_ADC_ConfigChannel+0x32a>
 8008694:	f241 51c8 	movw	r1, #5576	; 0x15c8
 8008698:	487c      	ldr	r0, [pc, #496]	; (800888c <HAL_ADC_ConfigChannel+0x518>)
 800869a:	f7fd fa90 	bl	8005bbe <assert_failed>
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086a4:	2b01      	cmp	r3, #1
 80086a6:	d101      	bne.n	80086ac <HAL_ADC_ConfigChannel+0x338>
 80086a8:	2302      	movs	r3, #2
 80086aa:	e2cb      	b.n	8008c44 <HAL_ADC_ConfigChannel+0x8d0>
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2201      	movs	r2, #1
 80086b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	f003 0304 	and.w	r3, r3, #4
 80086be:	2b00      	cmp	r3, #0
 80086c0:	f040 82af 	bne.w	8008c22 <HAL_ADC_ConfigChannel+0x8ae>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	2b04      	cmp	r3, #4
 80086ca:	d81c      	bhi.n	8008706 <HAL_ADC_ConfigChannel+0x392>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	685a      	ldr	r2, [r3, #4]
 80086d6:	4613      	mov	r3, r2
 80086d8:	005b      	lsls	r3, r3, #1
 80086da:	4413      	add	r3, r2
 80086dc:	005b      	lsls	r3, r3, #1
 80086de:	461a      	mov	r2, r3
 80086e0:	231f      	movs	r3, #31
 80086e2:	4093      	lsls	r3, r2
 80086e4:	43db      	mvns	r3, r3
 80086e6:	4019      	ands	r1, r3
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	6818      	ldr	r0, [r3, #0]
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	685a      	ldr	r2, [r3, #4]
 80086f0:	4613      	mov	r3, r2
 80086f2:	005b      	lsls	r3, r3, #1
 80086f4:	4413      	add	r3, r2
 80086f6:	005b      	lsls	r3, r3, #1
 80086f8:	fa00 f203 	lsl.w	r2, r0, r3
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	430a      	orrs	r2, r1
 8008702:	631a      	str	r2, [r3, #48]	; 0x30
 8008704:	e063      	b.n	80087ce <HAL_ADC_ConfigChannel+0x45a>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	2b09      	cmp	r3, #9
 800870c:	d81e      	bhi.n	800874c <HAL_ADC_ConfigChannel+0x3d8>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	685a      	ldr	r2, [r3, #4]
 8008718:	4613      	mov	r3, r2
 800871a:	005b      	lsls	r3, r3, #1
 800871c:	4413      	add	r3, r2
 800871e:	005b      	lsls	r3, r3, #1
 8008720:	3b1e      	subs	r3, #30
 8008722:	221f      	movs	r2, #31
 8008724:	fa02 f303 	lsl.w	r3, r2, r3
 8008728:	43db      	mvns	r3, r3
 800872a:	4019      	ands	r1, r3
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	6818      	ldr	r0, [r3, #0]
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	685a      	ldr	r2, [r3, #4]
 8008734:	4613      	mov	r3, r2
 8008736:	005b      	lsls	r3, r3, #1
 8008738:	4413      	add	r3, r2
 800873a:	005b      	lsls	r3, r3, #1
 800873c:	3b1e      	subs	r3, #30
 800873e:	fa00 f203 	lsl.w	r2, r0, r3
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	430a      	orrs	r2, r1
 8008748:	635a      	str	r2, [r3, #52]	; 0x34
 800874a:	e040      	b.n	80087ce <HAL_ADC_ConfigChannel+0x45a>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	685b      	ldr	r3, [r3, #4]
 8008750:	2b0e      	cmp	r3, #14
 8008752:	d81e      	bhi.n	8008792 <HAL_ADC_ConfigChannel+0x41e>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	685a      	ldr	r2, [r3, #4]
 800875e:	4613      	mov	r3, r2
 8008760:	005b      	lsls	r3, r3, #1
 8008762:	4413      	add	r3, r2
 8008764:	005b      	lsls	r3, r3, #1
 8008766:	3b3c      	subs	r3, #60	; 0x3c
 8008768:	221f      	movs	r2, #31
 800876a:	fa02 f303 	lsl.w	r3, r2, r3
 800876e:	43db      	mvns	r3, r3
 8008770:	4019      	ands	r1, r3
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	6818      	ldr	r0, [r3, #0]
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	685a      	ldr	r2, [r3, #4]
 800877a:	4613      	mov	r3, r2
 800877c:	005b      	lsls	r3, r3, #1
 800877e:	4413      	add	r3, r2
 8008780:	005b      	lsls	r3, r3, #1
 8008782:	3b3c      	subs	r3, #60	; 0x3c
 8008784:	fa00 f203 	lsl.w	r2, r0, r3
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	430a      	orrs	r2, r1
 800878e:	639a      	str	r2, [r3, #56]	; 0x38
 8008790:	e01d      	b.n	80087ce <HAL_ADC_ConfigChannel+0x45a>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	685a      	ldr	r2, [r3, #4]
 800879c:	4613      	mov	r3, r2
 800879e:	005b      	lsls	r3, r3, #1
 80087a0:	4413      	add	r3, r2
 80087a2:	005b      	lsls	r3, r3, #1
 80087a4:	3b5a      	subs	r3, #90	; 0x5a
 80087a6:	221f      	movs	r2, #31
 80087a8:	fa02 f303 	lsl.w	r3, r2, r3
 80087ac:	43db      	mvns	r3, r3
 80087ae:	4019      	ands	r1, r3
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	6818      	ldr	r0, [r3, #0]
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	685a      	ldr	r2, [r3, #4]
 80087b8:	4613      	mov	r3, r2
 80087ba:	005b      	lsls	r3, r3, #1
 80087bc:	4413      	add	r3, r2
 80087be:	005b      	lsls	r3, r3, #1
 80087c0:	3b5a      	subs	r3, #90	; 0x5a
 80087c2:	fa00 f203 	lsl.w	r2, r0, r3
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	430a      	orrs	r2, r1
 80087cc:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	689b      	ldr	r3, [r3, #8]
 80087d4:	f003 030c 	and.w	r3, r3, #12
 80087d8:	2b00      	cmp	r3, #0
 80087da:	f040 80e6 	bne.w	80089aa <HAL_ADC_ConfigChannel+0x636>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	2b09      	cmp	r3, #9
 80087e4:	d91c      	bls.n	8008820 <HAL_ADC_ConfigChannel+0x4ac>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	6999      	ldr	r1, [r3, #24]
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	4613      	mov	r3, r2
 80087f2:	005b      	lsls	r3, r3, #1
 80087f4:	4413      	add	r3, r2
 80087f6:	3b1e      	subs	r3, #30
 80087f8:	2207      	movs	r2, #7
 80087fa:	fa02 f303 	lsl.w	r3, r2, r3
 80087fe:	43db      	mvns	r3, r3
 8008800:	4019      	ands	r1, r3
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	6898      	ldr	r0, [r3, #8]
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	681a      	ldr	r2, [r3, #0]
 800880a:	4613      	mov	r3, r2
 800880c:	005b      	lsls	r3, r3, #1
 800880e:	4413      	add	r3, r2
 8008810:	3b1e      	subs	r3, #30
 8008812:	fa00 f203 	lsl.w	r2, r0, r3
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	430a      	orrs	r2, r1
 800881c:	619a      	str	r2, [r3, #24]
 800881e:	e019      	b.n	8008854 <HAL_ADC_ConfigChannel+0x4e0>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	6959      	ldr	r1, [r3, #20]
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	681a      	ldr	r2, [r3, #0]
 800882a:	4613      	mov	r3, r2
 800882c:	005b      	lsls	r3, r3, #1
 800882e:	4413      	add	r3, r2
 8008830:	2207      	movs	r2, #7
 8008832:	fa02 f303 	lsl.w	r3, r2, r3
 8008836:	43db      	mvns	r3, r3
 8008838:	4019      	ands	r1, r3
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	6898      	ldr	r0, [r3, #8]
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	4613      	mov	r3, r2
 8008844:	005b      	lsls	r3, r3, #1
 8008846:	4413      	add	r3, r2
 8008848:	fa00 f203 	lsl.w	r2, r0, r3
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	430a      	orrs	r2, r1
 8008852:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	695a      	ldr	r2, [r3, #20]
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	68db      	ldr	r3, [r3, #12]
 800885e:	08db      	lsrs	r3, r3, #3
 8008860:	f003 0303 	and.w	r3, r3, #3
 8008864:	005b      	lsls	r3, r3, #1
 8008866:	fa02 f303 	lsl.w	r3, r2, r3
 800886a:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	691b      	ldr	r3, [r3, #16]
 8008870:	3b01      	subs	r3, #1
 8008872:	2b03      	cmp	r3, #3
 8008874:	d850      	bhi.n	8008918 <HAL_ADC_ConfigChannel+0x5a4>
 8008876:	a201      	add	r2, pc, #4	; (adr r2, 800887c <HAL_ADC_ConfigChannel+0x508>)
 8008878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800887c:	08008891 	.word	0x08008891
 8008880:	080088b3 	.word	0x080088b3
 8008884:	080088d5 	.word	0x080088d5
 8008888:	080088f7 	.word	0x080088f7
 800888c:	0803424c 	.word	0x0803424c
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008896:	4b9a      	ldr	r3, [pc, #616]	; (8008b00 <HAL_ADC_ConfigChannel+0x78c>)
 8008898:	4013      	ands	r3, r2
 800889a:	683a      	ldr	r2, [r7, #0]
 800889c:	6812      	ldr	r2, [r2, #0]
 800889e:	0691      	lsls	r1, r2, #26
 80088a0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80088a2:	430a      	orrs	r2, r1
 80088a4:	431a      	orrs	r2, r3
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80088ae:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80088b0:	e07e      	b.n	80089b0 <HAL_ADC_ConfigChannel+0x63c>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80088b8:	4b91      	ldr	r3, [pc, #580]	; (8008b00 <HAL_ADC_ConfigChannel+0x78c>)
 80088ba:	4013      	ands	r3, r2
 80088bc:	683a      	ldr	r2, [r7, #0]
 80088be:	6812      	ldr	r2, [r2, #0]
 80088c0:	0691      	lsls	r1, r2, #26
 80088c2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80088c4:	430a      	orrs	r2, r1
 80088c6:	431a      	orrs	r2, r3
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80088d0:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80088d2:	e06d      	b.n	80089b0 <HAL_ADC_ConfigChannel+0x63c>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80088da:	4b89      	ldr	r3, [pc, #548]	; (8008b00 <HAL_ADC_ConfigChannel+0x78c>)
 80088dc:	4013      	ands	r3, r2
 80088de:	683a      	ldr	r2, [r7, #0]
 80088e0:	6812      	ldr	r2, [r2, #0]
 80088e2:	0691      	lsls	r1, r2, #26
 80088e4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80088e6:	430a      	orrs	r2, r1
 80088e8:	431a      	orrs	r2, r3
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80088f2:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80088f4:	e05c      	b.n	80089b0 <HAL_ADC_ConfigChannel+0x63c>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80088fc:	4b80      	ldr	r3, [pc, #512]	; (8008b00 <HAL_ADC_ConfigChannel+0x78c>)
 80088fe:	4013      	ands	r3, r2
 8008900:	683a      	ldr	r2, [r7, #0]
 8008902:	6812      	ldr	r2, [r2, #0]
 8008904:	0691      	lsls	r1, r2, #26
 8008906:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008908:	430a      	orrs	r2, r1
 800890a:	431a      	orrs	r2, r3
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8008914:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8008916:	e04b      	b.n	80089b0 <HAL_ADC_ConfigChannel+0x63c>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800891e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	069b      	lsls	r3, r3, #26
 8008928:	429a      	cmp	r2, r3
 800892a:	d107      	bne.n	800893c <HAL_ADC_ConfigChannel+0x5c8>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800893a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008942:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	069b      	lsls	r3, r3, #26
 800894c:	429a      	cmp	r2, r3
 800894e:	d107      	bne.n	8008960 <HAL_ADC_ConfigChannel+0x5ec>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800895e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008966:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	069b      	lsls	r3, r3, #26
 8008970:	429a      	cmp	r2, r3
 8008972:	d107      	bne.n	8008984 <HAL_ADC_ConfigChannel+0x610>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8008982:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800898a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	069b      	lsls	r3, r3, #26
 8008994:	429a      	cmp	r2, r3
 8008996:	d10a      	bne.n	80089ae <HAL_ADC_ConfigChannel+0x63a>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80089a6:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80089a8:	e001      	b.n	80089ae <HAL_ADC_ConfigChannel+0x63a>
    }

  }
 80089aa:	bf00      	nop
 80089ac:	e000      	b.n	80089b0 <HAL_ADC_ConfigChannel+0x63c>
      break;
 80089ae:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	689b      	ldr	r3, [r3, #8]
 80089b6:	f003 0303 	and.w	r3, r3, #3
 80089ba:	2b01      	cmp	r3, #1
 80089bc:	d108      	bne.n	80089d0 <HAL_ADC_ConfigChannel+0x65c>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f003 0301 	and.w	r3, r3, #1
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	d101      	bne.n	80089d0 <HAL_ADC_ConfigChannel+0x65c>
 80089cc:	2301      	movs	r3, #1
 80089ce:	e000      	b.n	80089d2 <HAL_ADC_ConfigChannel+0x65e>
 80089d0:	2300      	movs	r3, #0
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	f040 8130 	bne.w	8008c38 <HAL_ADC_ConfigChannel+0x8c4>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	68db      	ldr	r3, [r3, #12]
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d00f      	beq.n	8008a00 <HAL_ADC_ConfigChannel+0x68c>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	2201      	movs	r2, #1
 80089ee:	fa02 f303 	lsl.w	r3, r2, r3
 80089f2:	43da      	mvns	r2, r3
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	400a      	ands	r2, r1
 80089fa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80089fe:	e049      	b.n	8008a94 <HAL_ADC_ConfigChannel+0x720>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	2201      	movs	r2, #1
 8008a0e:	409a      	lsls	r2, r3
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	430a      	orrs	r2, r1
 8008a16:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	2b09      	cmp	r3, #9
 8008a20:	d91c      	bls.n	8008a5c <HAL_ADC_ConfigChannel+0x6e8>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	6999      	ldr	r1, [r3, #24]
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	681a      	ldr	r2, [r3, #0]
 8008a2c:	4613      	mov	r3, r2
 8008a2e:	005b      	lsls	r3, r3, #1
 8008a30:	4413      	add	r3, r2
 8008a32:	3b1b      	subs	r3, #27
 8008a34:	2207      	movs	r2, #7
 8008a36:	fa02 f303 	lsl.w	r3, r2, r3
 8008a3a:	43db      	mvns	r3, r3
 8008a3c:	4019      	ands	r1, r3
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	6898      	ldr	r0, [r3, #8]
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	681a      	ldr	r2, [r3, #0]
 8008a46:	4613      	mov	r3, r2
 8008a48:	005b      	lsls	r3, r3, #1
 8008a4a:	4413      	add	r3, r2
 8008a4c:	3b1b      	subs	r3, #27
 8008a4e:	fa00 f203 	lsl.w	r2, r0, r3
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	430a      	orrs	r2, r1
 8008a58:	619a      	str	r2, [r3, #24]
 8008a5a:	e01b      	b.n	8008a94 <HAL_ADC_ConfigChannel+0x720>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	6959      	ldr	r1, [r3, #20]
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	1c5a      	adds	r2, r3, #1
 8008a68:	4613      	mov	r3, r2
 8008a6a:	005b      	lsls	r3, r3, #1
 8008a6c:	4413      	add	r3, r2
 8008a6e:	2207      	movs	r2, #7
 8008a70:	fa02 f303 	lsl.w	r3, r2, r3
 8008a74:	43db      	mvns	r3, r3
 8008a76:	4019      	ands	r1, r3
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	6898      	ldr	r0, [r3, #8]
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	1c5a      	adds	r2, r3, #1
 8008a82:	4613      	mov	r3, r2
 8008a84:	005b      	lsls	r3, r3, #1
 8008a86:	4413      	add	r3, r2
 8008a88:	fa00 f203 	lsl.w	r2, r0, r3
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	430a      	orrs	r2, r1
 8008a92:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008a9c:	d004      	beq.n	8008aa8 <HAL_ADC_ConfigChannel+0x734>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4a18      	ldr	r2, [pc, #96]	; (8008b04 <HAL_ADC_ConfigChannel+0x790>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d101      	bne.n	8008aac <HAL_ADC_ConfigChannel+0x738>
 8008aa8:	4b17      	ldr	r3, [pc, #92]	; (8008b08 <HAL_ADC_ConfigChannel+0x794>)
 8008aaa:	e000      	b.n	8008aae <HAL_ADC_ConfigChannel+0x73a>
 8008aac:	4b17      	ldr	r3, [pc, #92]	; (8008b0c <HAL_ADC_ConfigChannel+0x798>)
 8008aae:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	2b10      	cmp	r3, #16
 8008ab6:	d105      	bne.n	8008ac4 <HAL_ADC_ConfigChannel+0x750>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8008ab8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008aba:	689b      	ldr	r3, [r3, #8]
 8008abc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d015      	beq.n	8008af0 <HAL_ADC_ConfigChannel+0x77c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8008ac8:	2b11      	cmp	r3, #17
 8008aca:	d105      	bne.n	8008ad8 <HAL_ADC_ConfigChannel+0x764>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8008acc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008ace:	689b      	ldr	r3, [r3, #8]
 8008ad0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d00b      	beq.n	8008af0 <HAL_ADC_ConfigChannel+0x77c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8008adc:	2b12      	cmp	r3, #18
 8008ade:	f040 80ab 	bne.w	8008c38 <HAL_ADC_ConfigChannel+0x8c4>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8008ae2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008ae4:	689b      	ldr	r3, [r3, #8]
 8008ae6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	f040 80a4 	bne.w	8008c38 <HAL_ADC_ConfigChannel+0x8c4>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008af8:	d10a      	bne.n	8008b10 <HAL_ADC_ConfigChannel+0x79c>
 8008afa:	4b02      	ldr	r3, [pc, #8]	; (8008b04 <HAL_ADC_ConfigChannel+0x790>)
 8008afc:	60fb      	str	r3, [r7, #12]
 8008afe:	e022      	b.n	8008b46 <HAL_ADC_ConfigChannel+0x7d2>
 8008b00:	83fff000 	.word	0x83fff000
 8008b04:	50000100 	.word	0x50000100
 8008b08:	50000300 	.word	0x50000300
 8008b0c:	50000700 	.word	0x50000700
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a4d      	ldr	r2, [pc, #308]	; (8008c4c <HAL_ADC_ConfigChannel+0x8d8>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d103      	bne.n	8008b22 <HAL_ADC_ConfigChannel+0x7ae>
 8008b1a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8008b1e:	60fb      	str	r3, [r7, #12]
 8008b20:	e011      	b.n	8008b46 <HAL_ADC_ConfigChannel+0x7d2>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	4a4a      	ldr	r2, [pc, #296]	; (8008c50 <HAL_ADC_ConfigChannel+0x8dc>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d102      	bne.n	8008b32 <HAL_ADC_ConfigChannel+0x7be>
 8008b2c:	4b49      	ldr	r3, [pc, #292]	; (8008c54 <HAL_ADC_ConfigChannel+0x8e0>)
 8008b2e:	60fb      	str	r3, [r7, #12]
 8008b30:	e009      	b.n	8008b46 <HAL_ADC_ConfigChannel+0x7d2>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4a47      	ldr	r2, [pc, #284]	; (8008c54 <HAL_ADC_ConfigChannel+0x8e0>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d102      	bne.n	8008b42 <HAL_ADC_ConfigChannel+0x7ce>
 8008b3c:	4b44      	ldr	r3, [pc, #272]	; (8008c50 <HAL_ADC_ConfigChannel+0x8dc>)
 8008b3e:	60fb      	str	r3, [r7, #12]
 8008b40:	e001      	b.n	8008b46 <HAL_ADC_ConfigChannel+0x7d2>
 8008b42:	2300      	movs	r3, #0
 8008b44:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	f003 0303 	and.w	r3, r3, #3
 8008b50:	2b01      	cmp	r3, #1
 8008b52:	d108      	bne.n	8008b66 <HAL_ADC_ConfigChannel+0x7f2>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f003 0301 	and.w	r3, r3, #1
 8008b5e:	2b01      	cmp	r3, #1
 8008b60:	d101      	bne.n	8008b66 <HAL_ADC_ConfigChannel+0x7f2>
 8008b62:	2301      	movs	r3, #1
 8008b64:	e000      	b.n	8008b68 <HAL_ADC_ConfigChannel+0x7f4>
 8008b66:	2300      	movs	r3, #0
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d150      	bne.n	8008c0e <HAL_ADC_ConfigChannel+0x89a>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8008b6c:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d010      	beq.n	8008b94 <HAL_ADC_ConfigChannel+0x820>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	689b      	ldr	r3, [r3, #8]
 8008b76:	f003 0303 	and.w	r3, r3, #3
 8008b7a:	2b01      	cmp	r3, #1
 8008b7c:	d107      	bne.n	8008b8e <HAL_ADC_ConfigChannel+0x81a>
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f003 0301 	and.w	r3, r3, #1
 8008b86:	2b01      	cmp	r3, #1
 8008b88:	d101      	bne.n	8008b8e <HAL_ADC_ConfigChannel+0x81a>
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	e000      	b.n	8008b90 <HAL_ADC_ConfigChannel+0x81c>
 8008b8e:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d13c      	bne.n	8008c0e <HAL_ADC_ConfigChannel+0x89a>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	2b10      	cmp	r3, #16
 8008b9a:	d11d      	bne.n	8008bd8 <HAL_ADC_ConfigChannel+0x864>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008ba4:	d118      	bne.n	8008bd8 <HAL_ADC_ConfigChannel+0x864>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8008ba6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008ba8:	689b      	ldr	r3, [r3, #8]
 8008baa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8008bae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008bb0:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8008bb2:	4b29      	ldr	r3, [pc, #164]	; (8008c58 <HAL_ADC_ConfigChannel+0x8e4>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	4a29      	ldr	r2, [pc, #164]	; (8008c5c <HAL_ADC_ConfigChannel+0x8e8>)
 8008bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8008bbc:	0c9a      	lsrs	r2, r3, #18
 8008bbe:	4613      	mov	r3, r2
 8008bc0:	009b      	lsls	r3, r3, #2
 8008bc2:	4413      	add	r3, r2
 8008bc4:	005b      	lsls	r3, r3, #1
 8008bc6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8008bc8:	e002      	b.n	8008bd0 <HAL_ADC_ConfigChannel+0x85c>
          {
            wait_loop_index--;
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	3b01      	subs	r3, #1
 8008bce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d1f9      	bne.n	8008bca <HAL_ADC_ConfigChannel+0x856>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8008bd6:	e02e      	b.n	8008c36 <HAL_ADC_ConfigChannel+0x8c2>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	2b11      	cmp	r3, #17
 8008bde:	d10b      	bne.n	8008bf8 <HAL_ADC_ConfigChannel+0x884>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008be8:	d106      	bne.n	8008bf8 <HAL_ADC_ConfigChannel+0x884>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8008bea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008bec:	689b      	ldr	r3, [r3, #8]
 8008bee:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8008bf2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008bf4:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8008bf6:	e01e      	b.n	8008c36 <HAL_ADC_ConfigChannel+0x8c2>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	2b12      	cmp	r3, #18
 8008bfe:	d11a      	bne.n	8008c36 <HAL_ADC_ConfigChannel+0x8c2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8008c00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008c02:	689b      	ldr	r3, [r3, #8]
 8008c04:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8008c08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008c0a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8008c0c:	e013      	b.n	8008c36 <HAL_ADC_ConfigChannel+0x8c2>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c12:	f043 0220 	orr.w	r2, r3, #32
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8008c20:	e00a      	b.n	8008c38 <HAL_ADC_ConfigChannel+0x8c4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c26:	f043 0220 	orr.w	r2, r3, #32
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8008c2e:	2301      	movs	r3, #1
 8008c30:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8008c34:	e000      	b.n	8008c38 <HAL_ADC_ConfigChannel+0x8c4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8008c36:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8008c40:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	3768      	adds	r7, #104	; 0x68
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}
 8008c4c:	50000100 	.word	0x50000100
 8008c50:	50000400 	.word	0x50000400
 8008c54:	50000500 	.word	0x50000500
 8008c58:	200000b8 	.word	0x200000b8
 8008c5c:	431bde83 	.word	0x431bde83

08008c60 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b09c      	sub	sp, #112	; 0x70
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8008c70:	2300      	movs	r3, #0
 8008c72:	60fb      	str	r3, [r7, #12]
  
  /* Injected context queue feature: temporary JSQR variables defined in      */
  /* static to be passed over calls of this function                          */
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8008c74:	2300      	movs	r3, #0
 8008c76:	66bb      	str	r3, [r7, #104]	; 0x68
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008c80:	d013      	beq.n	8008caa <HAL_ADCEx_InjectedConfigChannel+0x4a>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a85      	ldr	r2, [pc, #532]	; (8008e9c <HAL_ADCEx_InjectedConfigChannel+0x23c>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d00e      	beq.n	8008caa <HAL_ADCEx_InjectedConfigChannel+0x4a>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a83      	ldr	r2, [pc, #524]	; (8008ea0 <HAL_ADCEx_InjectedConfigChannel+0x240>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d009      	beq.n	8008caa <HAL_ADCEx_InjectedConfigChannel+0x4a>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a82      	ldr	r2, [pc, #520]	; (8008ea4 <HAL_ADCEx_InjectedConfigChannel+0x244>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d004      	beq.n	8008caa <HAL_ADCEx_InjectedConfigChannel+0x4a>
 8008ca0:	f241 718d 	movw	r1, #6029	; 0x178d
 8008ca4:	4880      	ldr	r0, [pc, #512]	; (8008ea8 <HAL_ADCEx_InjectedConfigChannel+0x248>)
 8008ca6:	f7fc ff8a 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfigInjected->InjectedSamplingTime));
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	689b      	ldr	r3, [r3, #8]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d020      	beq.n	8008cf4 <HAL_ADCEx_InjectedConfigChannel+0x94>
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	689b      	ldr	r3, [r3, #8]
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d01c      	beq.n	8008cf4 <HAL_ADCEx_InjectedConfigChannel+0x94>
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	689b      	ldr	r3, [r3, #8]
 8008cbe:	2b02      	cmp	r3, #2
 8008cc0:	d018      	beq.n	8008cf4 <HAL_ADCEx_InjectedConfigChannel+0x94>
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	689b      	ldr	r3, [r3, #8]
 8008cc6:	2b03      	cmp	r3, #3
 8008cc8:	d014      	beq.n	8008cf4 <HAL_ADCEx_InjectedConfigChannel+0x94>
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	2b04      	cmp	r3, #4
 8008cd0:	d010      	beq.n	8008cf4 <HAL_ADCEx_InjectedConfigChannel+0x94>
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	689b      	ldr	r3, [r3, #8]
 8008cd6:	2b05      	cmp	r3, #5
 8008cd8:	d00c      	beq.n	8008cf4 <HAL_ADCEx_InjectedConfigChannel+0x94>
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	689b      	ldr	r3, [r3, #8]
 8008cde:	2b06      	cmp	r3, #6
 8008ce0:	d008      	beq.n	8008cf4 <HAL_ADCEx_InjectedConfigChannel+0x94>
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	689b      	ldr	r3, [r3, #8]
 8008ce6:	2b07      	cmp	r3, #7
 8008ce8:	d004      	beq.n	8008cf4 <HAL_ADCEx_InjectedConfigChannel+0x94>
 8008cea:	f241 718e 	movw	r1, #6030	; 0x178e
 8008cee:	486e      	ldr	r0, [pc, #440]	; (8008ea8 <HAL_ADCEx_InjectedConfigChannel+0x248>)
 8008cf0:	f7fc ff65 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfigInjected->InjectedSingleDiff));
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	68db      	ldr	r3, [r3, #12]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d008      	beq.n	8008d0e <HAL_ADCEx_InjectedConfigChannel+0xae>
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	68db      	ldr	r3, [r3, #12]
 8008d00:	2b01      	cmp	r3, #1
 8008d02:	d004      	beq.n	8008d0e <HAL_ADCEx_InjectedConfigChannel+0xae>
 8008d04:	f241 718f 	movw	r1, #6031	; 0x178f
 8008d08:	4867      	ldr	r0, [pc, #412]	; (8008ea8 <HAL_ADCEx_InjectedConfigChannel+0x248>)
 8008d0a:	f7fc ff58 	bl	8005bbe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->AutoInjectedConv));
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	7f5b      	ldrb	r3, [r3, #29]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d008      	beq.n	8008d28 <HAL_ADCEx_InjectedConfigChannel+0xc8>
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	7f5b      	ldrb	r3, [r3, #29]
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	d004      	beq.n	8008d28 <HAL_ADCEx_InjectedConfigChannel+0xc8>
 8008d1e:	f241 7190 	movw	r1, #6032	; 0x1790
 8008d22:	4861      	ldr	r0, [pc, #388]	; (8008ea8 <HAL_ADCEx_InjectedConfigChannel+0x248>)
 8008d24:	f7fc ff4b 	bl	8005bbe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->QueueInjectedContext));
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	7f9b      	ldrb	r3, [r3, #30]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d008      	beq.n	8008d42 <HAL_ADCEx_InjectedConfigChannel+0xe2>
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	7f9b      	ldrb	r3, [r3, #30]
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	d004      	beq.n	8008d42 <HAL_ADCEx_InjectedConfigChannel+0xe2>
 8008d38:	f241 7191 	movw	r1, #6033	; 0x1791
 8008d3c:	485a      	ldr	r0, [pc, #360]	; (8008ea8 <HAL_ADCEx_InjectedConfigChannel+0x248>)
 8008d3e:	f7fc ff3e 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_EXTTRIGINJEC_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d010      	beq.n	8008d6c <HAL_ADCEx_InjectedConfigChannel+0x10c>
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d4e:	2b40      	cmp	r3, #64	; 0x40
 8008d50:	d00c      	beq.n	8008d6c <HAL_ADCEx_InjectedConfigChannel+0x10c>
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d56:	2b80      	cmp	r3, #128	; 0x80
 8008d58:	d008      	beq.n	8008d6c <HAL_ADCEx_InjectedConfigChannel+0x10c>
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d5e:	2bc0      	cmp	r3, #192	; 0xc0
 8008d60:	d004      	beq.n	8008d6c <HAL_ADCEx_InjectedConfigChannel+0x10c>
 8008d62:	f241 7192 	movw	r1, #6034	; 0x1792
 8008d66:	4850      	ldr	r0, [pc, #320]	; (8008ea8 <HAL_ADCEx_InjectedConfigChannel+0x248>)
 8008d68:	f7fc ff29 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_EXTTRIGINJEC(sConfigInjected->ExternalTrigInjecConv));
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	6a1b      	ldr	r3, [r3, #32]
 8008d70:	2b0c      	cmp	r3, #12
 8008d72:	d055      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	6a1b      	ldr	r3, [r3, #32]
 8008d78:	2b34      	cmp	r3, #52	; 0x34
 8008d7a:	d051      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	6a1b      	ldr	r3, [r3, #32]
 8008d80:	2b10      	cmp	r3, #16
 8008d82:	d04d      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	6a1b      	ldr	r3, [r3, #32]
 8008d88:	2b38      	cmp	r3, #56	; 0x38
 8008d8a:	d049      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	6a1b      	ldr	r3, [r3, #32]
 8008d90:	2b18      	cmp	r3, #24
 8008d92:	d045      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	6a1b      	ldr	r3, [r3, #32]
 8008d98:	4a44      	ldr	r2, [pc, #272]	; (8008eac <HAL_ADCEx_InjectedConfigChannel+0x24c>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d040      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	6a1b      	ldr	r3, [r3, #32]
 8008da2:	2b18      	cmp	r3, #24
 8008da4:	d03c      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	6a1b      	ldr	r3, [r3, #32]
 8008daa:	2b38      	cmp	r3, #56	; 0x38
 8008dac:	d038      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	6a1b      	ldr	r3, [r3, #32]
 8008db2:	2b0c      	cmp	r3, #12
 8008db4:	d034      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	6a1b      	ldr	r3, [r3, #32]
 8008dba:	2b04      	cmp	r3, #4
 8008dbc:	d030      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	6a1b      	ldr	r3, [r3, #32]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d02c      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	6a1b      	ldr	r3, [r3, #32]
 8008dca:	2b20      	cmp	r3, #32
 8008dcc:	d028      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	6a1b      	ldr	r3, [r3, #32]
 8008dd2:	2b08      	cmp	r3, #8
 8008dd4:	d024      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	6a1b      	ldr	r3, [r3, #32]
 8008dda:	2b2c      	cmp	r3, #44	; 0x2c
 8008ddc:	d020      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	6a1b      	ldr	r3, [r3, #32]
 8008de2:	2b30      	cmp	r3, #48	; 0x30
 8008de4:	d01c      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	6a1b      	ldr	r3, [r3, #32]
 8008dea:	2b14      	cmp	r3, #20
 8008dec:	d018      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	6a1b      	ldr	r3, [r3, #32]
 8008df2:	2b1c      	cmp	r3, #28
 8008df4:	d014      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	6a1b      	ldr	r3, [r3, #32]
 8008dfa:	2b24      	cmp	r3, #36	; 0x24
 8008dfc:	d010      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	6a1b      	ldr	r3, [r3, #32]
 8008e02:	2b28      	cmp	r3, #40	; 0x28
 8008e04:	d00c      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	6a1b      	ldr	r3, [r3, #32]
 8008e0a:	2b3c      	cmp	r3, #60	; 0x3c
 8008e0c:	d008      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	6a1b      	ldr	r3, [r3, #32]
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	d004      	beq.n	8008e20 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
 8008e16:	f241 7193 	movw	r1, #6035	; 0x1793
 8008e1a:	4823      	ldr	r0, [pc, #140]	; (8008ea8 <HAL_ADCEx_InjectedConfigChannel+0x248>)
 8008e1c:	f7fc fecf 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_OFFSET_NUMBER(sConfigInjected->InjectedOffsetNumber));
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	691b      	ldr	r3, [r3, #16]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d014      	beq.n	8008e52 <HAL_ADCEx_InjectedConfigChannel+0x1f2>
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	691b      	ldr	r3, [r3, #16]
 8008e2c:	2b01      	cmp	r3, #1
 8008e2e:	d010      	beq.n	8008e52 <HAL_ADCEx_InjectedConfigChannel+0x1f2>
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	691b      	ldr	r3, [r3, #16]
 8008e34:	2b02      	cmp	r3, #2
 8008e36:	d00c      	beq.n	8008e52 <HAL_ADCEx_InjectedConfigChannel+0x1f2>
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	691b      	ldr	r3, [r3, #16]
 8008e3c:	2b03      	cmp	r3, #3
 8008e3e:	d008      	beq.n	8008e52 <HAL_ADCEx_InjectedConfigChannel+0x1f2>
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	691b      	ldr	r3, [r3, #16]
 8008e44:	2b04      	cmp	r3, #4
 8008e46:	d004      	beq.n	8008e52 <HAL_ADCEx_InjectedConfigChannel+0x1f2>
 8008e48:	f241 7194 	movw	r1, #6036	; 0x1794
 8008e4c:	4816      	ldr	r0, [pc, #88]	; (8008ea8 <HAL_ADCEx_InjectedConfigChannel+0x248>)
 8008e4e:	f7fc feb6 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfigInjected->InjectedOffset));
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	68db      	ldr	r3, [r3, #12]
 8008e58:	f003 0318 	and.w	r3, r3, #24
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d104      	bne.n	8008e6a <HAL_ADCEx_InjectedConfigChannel+0x20a>
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	695b      	ldr	r3, [r3, #20]
 8008e64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e68:	d332      	bcc.n	8008ed0 <HAL_ADCEx_InjectedConfigChannel+0x270>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	68db      	ldr	r3, [r3, #12]
 8008e70:	f003 0318 	and.w	r3, r3, #24
 8008e74:	2b08      	cmp	r3, #8
 8008e76:	d104      	bne.n	8008e82 <HAL_ADCEx_InjectedConfigChannel+0x222>
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	695b      	ldr	r3, [r3, #20]
 8008e7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e80:	d326      	bcc.n	8008ed0 <HAL_ADCEx_InjectedConfigChannel+0x270>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	68db      	ldr	r3, [r3, #12]
 8008e88:	f003 0318 	and.w	r3, r3, #24
 8008e8c:	2b10      	cmp	r3, #16
 8008e8e:	d10f      	bne.n	8008eb0 <HAL_ADCEx_InjectedConfigChannel+0x250>
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	695b      	ldr	r3, [r3, #20]
 8008e94:	2bff      	cmp	r3, #255	; 0xff
 8008e96:	d91b      	bls.n	8008ed0 <HAL_ADCEx_InjectedConfigChannel+0x270>
 8008e98:	e00a      	b.n	8008eb0 <HAL_ADCEx_InjectedConfigChannel+0x250>
 8008e9a:	bf00      	nop
 8008e9c:	50000100 	.word	0x50000100
 8008ea0:	50000400 	.word	0x50000400
 8008ea4:	50000500 	.word	0x50000500
 8008ea8:	0803424c 	.word	0x0803424c
 8008eac:	00010008 	.word	0x00010008
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	68db      	ldr	r3, [r3, #12]
 8008eb6:	f003 0318 	and.w	r3, r3, #24
 8008eba:	2b18      	cmp	r3, #24
 8008ebc:	d103      	bne.n	8008ec6 <HAL_ADCEx_InjectedConfigChannel+0x266>
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	695b      	ldr	r3, [r3, #20]
 8008ec2:	2b3f      	cmp	r3, #63	; 0x3f
 8008ec4:	d904      	bls.n	8008ed0 <HAL_ADCEx_InjectedConfigChannel+0x270>
 8008ec6:	f241 7195 	movw	r1, #6037	; 0x1795
 8008eca:	4889      	ldr	r0, [pc, #548]	; (80090f0 <HAL_ADCEx_InjectedConfigChannel+0x490>)
 8008ecc:	f7fc fe77 	bl	8005bbe <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	691b      	ldr	r3, [r3, #16]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d02e      	beq.n	8008f36 <HAL_ADCEx_InjectedConfigChannel+0x2d6>
  {
    assert_param(IS_ADC_INJECTED_RANK(sConfigInjected->InjectedRank));
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	2b01      	cmp	r3, #1
 8008ede:	d010      	beq.n	8008f02 <HAL_ADCEx_InjectedConfigChannel+0x2a2>
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	685b      	ldr	r3, [r3, #4]
 8008ee4:	2b02      	cmp	r3, #2
 8008ee6:	d00c      	beq.n	8008f02 <HAL_ADCEx_InjectedConfigChannel+0x2a2>
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	685b      	ldr	r3, [r3, #4]
 8008eec:	2b03      	cmp	r3, #3
 8008eee:	d008      	beq.n	8008f02 <HAL_ADCEx_InjectedConfigChannel+0x2a2>
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	685b      	ldr	r3, [r3, #4]
 8008ef4:	2b04      	cmp	r3, #4
 8008ef6:	d004      	beq.n	8008f02 <HAL_ADCEx_InjectedConfigChannel+0x2a2>
 8008ef8:	f241 7199 	movw	r1, #6041	; 0x1799
 8008efc:	487c      	ldr	r0, [pc, #496]	; (80090f0 <HAL_ADCEx_InjectedConfigChannel+0x490>)
 8008efe:	f7fc fe5e 	bl	8005bbe <assert_failed>
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	699b      	ldr	r3, [r3, #24]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d003      	beq.n	8008f12 <HAL_ADCEx_InjectedConfigChannel+0x2b2>
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	699b      	ldr	r3, [r3, #24]
 8008f0e:	2b04      	cmp	r3, #4
 8008f10:	d904      	bls.n	8008f1c <HAL_ADCEx_InjectedConfigChannel+0x2bc>
 8008f12:	f241 719a 	movw	r1, #6042	; 0x179a
 8008f16:	4876      	ldr	r0, [pc, #472]	; (80090f0 <HAL_ADCEx_InjectedConfigChannel+0x490>)
 8008f18:	f7fc fe51 	bl	8005bbe <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	7f1b      	ldrb	r3, [r3, #28]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d008      	beq.n	8008f36 <HAL_ADCEx_InjectedConfigChannel+0x2d6>
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	7f1b      	ldrb	r3, [r3, #28]
 8008f28:	2b01      	cmp	r3, #1
 8008f2a:	d004      	beq.n	8008f36 <HAL_ADCEx_InjectedConfigChannel+0x2d6>
 8008f2c:	f241 719b 	movw	r1, #6043	; 0x179b
 8008f30:	486f      	ldr	r0, [pc, #444]	; (80090f0 <HAL_ADCEx_InjectedConfigChannel+0x490>)
 8008f32:	f7fc fe44 	bl	8005bbe <assert_failed>
  }
  
  /* Verification of channel number: Channels 1 to 14 are available in        */  
  /* differential mode. Channels 15U, 16U, 17U, 18 can be used only in           */
  /* single-ended mode.                                                       */
  if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	68db      	ldr	r3, [r3, #12]
 8008f3a:	2b01      	cmp	r3, #1
 8008f3c:	d063      	beq.n	8009006 <HAL_ADCEx_InjectedConfigChannel+0x3a6>
  {
    assert_param(IS_ADC_CHANNEL(sConfigInjected->InjectedChannel));
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	2b01      	cmp	r3, #1
 8008f44:	f000 809c 	beq.w	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	2b02      	cmp	r3, #2
 8008f4e:	f000 8097 	beq.w	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	2b03      	cmp	r3, #3
 8008f58:	f000 8092 	beq.w	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	2b04      	cmp	r3, #4
 8008f62:	f000 808d 	beq.w	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	2b05      	cmp	r3, #5
 8008f6c:	f000 8088 	beq.w	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	2b06      	cmp	r3, #6
 8008f76:	f000 8083 	beq.w	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	2b07      	cmp	r3, #7
 8008f80:	d07e      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	2b08      	cmp	r3, #8
 8008f88:	d07a      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	2b09      	cmp	r3, #9
 8008f90:	d076      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	2b0a      	cmp	r3, #10
 8008f98:	d072      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	2b0b      	cmp	r3, #11
 8008fa0:	d06e      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	2b0c      	cmp	r3, #12
 8008fa8:	d06a      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	2b0d      	cmp	r3, #13
 8008fb0:	d066      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	2b0e      	cmp	r3, #14
 8008fb8:	d062      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	2b0f      	cmp	r3, #15
 8008fc0:	d05e      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	2b10      	cmp	r3, #16
 8008fc8:	d05a      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	2b11      	cmp	r3, #17
 8008fd0:	d056      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	2b12      	cmp	r3, #18
 8008fd8:	d052      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	2b0f      	cmp	r3, #15
 8008fe0:	d04e      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	2b11      	cmp	r3, #17
 8008fe8:	d04a      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	2b11      	cmp	r3, #17
 8008ff0:	d046      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	2b11      	cmp	r3, #17
 8008ff8:	d042      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8008ffa:	f241 71a3 	movw	r1, #6051	; 0x17a3
 8008ffe:	483c      	ldr	r0, [pc, #240]	; (80090f0 <HAL_ADCEx_InjectedConfigChannel+0x490>)
 8009000:	f7fc fddd 	bl	8005bbe <assert_failed>
 8009004:	e03c      	b.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
  }
  else
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfigInjected->InjectedChannel));
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	2b01      	cmp	r3, #1
 800900c:	d038      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	2b02      	cmp	r3, #2
 8009014:	d034      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	2b03      	cmp	r3, #3
 800901c:	d030      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	2b04      	cmp	r3, #4
 8009024:	d02c      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	2b05      	cmp	r3, #5
 800902c:	d028      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	2b06      	cmp	r3, #6
 8009034:	d024      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2b07      	cmp	r3, #7
 800903c:	d020      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	2b08      	cmp	r3, #8
 8009044:	d01c      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	2b09      	cmp	r3, #9
 800904c:	d018      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	2b0a      	cmp	r3, #10
 8009054:	d014      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	2b0b      	cmp	r3, #11
 800905c:	d010      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	2b0c      	cmp	r3, #12
 8009064:	d00c      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	2b0d      	cmp	r3, #13
 800906c:	d008      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	2b0e      	cmp	r3, #14
 8009074:	d004      	beq.n	8009080 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8009076:	f241 71a7 	movw	r1, #6055	; 0x17a7
 800907a:	481d      	ldr	r0, [pc, #116]	; (80090f0 <HAL_ADCEx_InjectedConfigChannel+0x490>)
 800907c:	f7fc fd9f 	bl	8005bbe <assert_failed>
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009086:	2b01      	cmp	r3, #1
 8009088:	d101      	bne.n	800908e <HAL_ADCEx_InjectedConfigChannel+0x42e>
 800908a:	2302      	movs	r3, #2
 800908c:	e36a      	b.n	8009764 <HAL_ADCEx_InjectedConfigChannel+0xb04>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2201      	movs	r2, #1
 8009092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */
  
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	691b      	ldr	r3, [r3, #16]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d003      	beq.n	80090a6 <HAL_ADCEx_InjectedConfigChannel+0x446>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80090a2:	2b01      	cmp	r3, #1
 80090a4:	d158      	bne.n	8009158 <HAL_ADCEx_InjectedConfigChannel+0x4f8>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 used)        */
    
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	2b01      	cmp	r3, #1
 80090ac:	d14a      	bne.n	8009144 <HAL_ADCEx_InjectedConfigChannel+0x4e4>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	6a1b      	ldr	r3, [r3, #32]
 80090b2:	2b01      	cmp	r3, #1
 80090b4:	d032      	beq.n	800911c <HAL_ADCEx_InjectedConfigChannel+0x4bc>
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	021a      	lsls	r2, r3, #8
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	490c      	ldr	r1, [pc, #48]	; (80090f4 <HAL_ADCEx_InjectedConfigChannel+0x494>)
 80090c2:	428b      	cmp	r3, r1
 80090c4:	d004      	beq.n	80090d0 <HAL_ADCEx_InjectedConfigChannel+0x470>
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	490b      	ldr	r1, [pc, #44]	; (80090f8 <HAL_ADCEx_InjectedConfigChannel+0x498>)
 80090cc:	428b      	cmp	r3, r1
 80090ce:	d11b      	bne.n	8009108 <HAL_ADCEx_InjectedConfigChannel+0x4a8>
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	6a1b      	ldr	r3, [r3, #32]
 80090d4:	2b08      	cmp	r3, #8
 80090d6:	d015      	beq.n	8009104 <HAL_ADCEx_InjectedConfigChannel+0x4a4>
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	6a1b      	ldr	r3, [r3, #32]
 80090dc:	2b14      	cmp	r3, #20
 80090de:	d00f      	beq.n	8009100 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	6a1b      	ldr	r3, [r3, #32]
 80090e4:	2b1c      	cmp	r3, #28
 80090e6:	d009      	beq.n	80090fc <HAL_ADCEx_InjectedConfigChannel+0x49c>
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	6a1b      	ldr	r3, [r3, #32]
 80090ec:	e00e      	b.n	800910c <HAL_ADCEx_InjectedConfigChannel+0x4ac>
 80090ee:	bf00      	nop
 80090f0:	0803424c 	.word	0x0803424c
 80090f4:	50000400 	.word	0x50000400
 80090f8:	50000500 	.word	0x50000500
 80090fc:	2310      	movs	r3, #16
 80090fe:	e005      	b.n	800910c <HAL_ADCEx_InjectedConfigChannel+0x4ac>
 8009100:	231c      	movs	r3, #28
 8009102:	e003      	b.n	800910c <HAL_ADCEx_InjectedConfigChannel+0x4ac>
 8009104:	2334      	movs	r3, #52	; 0x34
 8009106:	e001      	b.n	800910c <HAL_ADCEx_InjectedConfigChannel+0x4ac>
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	6a1b      	ldr	r3, [r3, #32]
 800910c:	431a      	orrs	r2, r3
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009112:	4313      	orrs	r3, r2
 8009114:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009116:	4313      	orrs	r3, r2
 8009118:	66bb      	str	r3, [r7, #104]	; 0x68
 800911a:	e005      	b.n	8009128 <HAL_ADCEx_InjectedConfigChannel+0x4c8>
                                                 ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                 sConfigInjected->ExternalTrigInjecConvEdge                          );
      }
      else
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	021b      	lsls	r3, r3, #8
 8009122:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009124:	4313      	orrs	r3, r2
 8009126:	66bb      	str	r3, [r7, #104]	; 0x68
      }
      
      /* Update ADC register JSQR */
      MODIFY_REG(hadc->Instance->JSQR           ,
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800912e:	4b87      	ldr	r3, [pc, #540]	; (800934c <HAL_ADCEx_InjectedConfigChannel+0x6ec>)
 8009130:	4013      	ands	r3, r2
 8009132:	687a      	ldr	r2, [r7, #4]
 8009134:	6812      	ldr	r2, [r2, #0]
 8009136:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009138:	430b      	orrs	r3, r1
 800913a:	64d3      	str	r3, [r2, #76]	; 0x4c
                 ADC_JSQR_JEXTSEL |
                 ADC_JSQR_JL                    ,
                 tmp_JSQR_ContextQueueBeingBuilt );
      
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009140:	649a      	str	r2, [r3, #72]	; 0x48
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8009142:	e07f      	b.n	8009244 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009148:	f043 0220 	orr.w	r2, r3, #32
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	641a      	str	r2, [r3, #64]	; 0x40
      
      tmp_hal_status = HAL_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8009156:	e075      	b.n	8009244 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
    /* Procedure to define injected context register JSQR over successive     */
    /* calls of this function, for each injected channel rank:                */
    
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger                      */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800915c:	2b00      	cmp	r3, #0
 800915e:	d140      	bne.n	80091e2 <HAL_ADCEx_InjectedConfigChannel+0x582>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	699a      	ldr	r2, [r3, #24]
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Initialize value that will be set into register JSQR */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2200      	movs	r2, #0
 800916c:	649a      	str	r2, [r3, #72]	; 0x48
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	6a1b      	ldr	r3, [r3, #32]
 8009172:	2b01      	cmp	r3, #1
 8009174:	d02d      	beq.n	80091d2 <HAL_ADCEx_InjectedConfigChannel+0x572>
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	699b      	ldr	r3, [r3, #24]
 800917e:	1e59      	subs	r1, r3, #1
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	4872      	ldr	r0, [pc, #456]	; (8009350 <HAL_ADCEx_InjectedConfigChannel+0x6f0>)
 8009186:	4283      	cmp	r3, r0
 8009188:	d004      	beq.n	8009194 <HAL_ADCEx_InjectedConfigChannel+0x534>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	4871      	ldr	r0, [pc, #452]	; (8009354 <HAL_ADCEx_InjectedConfigChannel+0x6f4>)
 8009190:	4283      	cmp	r3, r0
 8009192:	d114      	bne.n	80091be <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	6a1b      	ldr	r3, [r3, #32]
 8009198:	2b08      	cmp	r3, #8
 800919a:	d00e      	beq.n	80091ba <HAL_ADCEx_InjectedConfigChannel+0x55a>
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	6a1b      	ldr	r3, [r3, #32]
 80091a0:	2b14      	cmp	r3, #20
 80091a2:	d008      	beq.n	80091b6 <HAL_ADCEx_InjectedConfigChannel+0x556>
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	6a1b      	ldr	r3, [r3, #32]
 80091a8:	2b1c      	cmp	r3, #28
 80091aa:	d002      	beq.n	80091b2 <HAL_ADCEx_InjectedConfigChannel+0x552>
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	6a1b      	ldr	r3, [r3, #32]
 80091b0:	e007      	b.n	80091c2 <HAL_ADCEx_InjectedConfigChannel+0x562>
 80091b2:	2310      	movs	r3, #16
 80091b4:	e005      	b.n	80091c2 <HAL_ADCEx_InjectedConfigChannel+0x562>
 80091b6:	231c      	movs	r3, #28
 80091b8:	e003      	b.n	80091c2 <HAL_ADCEx_InjectedConfigChannel+0x562>
 80091ba:	2334      	movs	r3, #52	; 0x34
 80091bc:	e001      	b.n	80091c2 <HAL_ADCEx_InjectedConfigChannel+0x562>
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	6a1b      	ldr	r3, [r3, #32]
 80091c2:	4319      	orrs	r1, r3
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c8:	430b      	orrs	r3, r1
 80091ca:	431a      	orrs	r2, r3
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	649a      	str	r2, [r3, #72]	; 0x48
 80091d0:	e007      	b.n	80091e2 <HAL_ADCEx_InjectedConfigChannel+0x582>
                                                    ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                    sConfigInjected->ExternalTrigInjecConvEdge                          );        
      }
      else
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	699b      	ldr	r3, [r3, #24]
 80091da:	3b01      	subs	r3, #1
 80091dc:	431a      	orrs	r2, r3
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	649a      	str	r2, [r3, #72]	; 0x48

      /* 2. Continue setting of context under definition with parameter       */
      /*    related to each channel: channel rank sequence                    */
      
      /* Set the JSQx bits for the selected rank */
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	685a      	ldr	r2, [r3, #4]
 80091ea:	4613      	mov	r3, r2
 80091ec:	005b      	lsls	r3, r3, #1
 80091ee:	4413      	add	r3, r2
 80091f0:	005b      	lsls	r3, r3, #1
 80091f2:	3302      	adds	r3, #2
 80091f4:	221f      	movs	r2, #31
 80091f6:	fa02 f303 	lsl.w	r3, r2, r3
 80091fa:	43db      	mvns	r3, r3
 80091fc:	4019      	ands	r1, r3
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	6818      	ldr	r0, [r3, #0]
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	685a      	ldr	r2, [r3, #4]
 8009206:	4613      	mov	r3, r2
 8009208:	005b      	lsls	r3, r3, #1
 800920a:	4413      	add	r3, r2
 800920c:	005b      	lsls	r3, r3, #1
 800920e:	3302      	adds	r3, #2
 8009210:	fa00 f303 	lsl.w	r3, r0, r3
 8009214:	ea41 0203 	orr.w	r2, r1, r3
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	649a      	str	r2, [r3, #72]	; 0x48
                 ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank)                   ,
                 ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank) );
      
      /* Decrease channel count after setting into temporary JSQR variable */
      hadc->InjectionConfig.ChannelCount --;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009220:	1e5a      	subs	r2, r3, #1
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* 3. End of context setting: If last channel set, then write context   */
      /*    into register JSQR and make it enter into queue                   */
      if (hadc->InjectionConfig.ChannelCount == 0U)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800922a:	2b00      	cmp	r3, #0
 800922c:	d10a      	bne.n	8009244 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
      {
        /* Update ADC register JSQR */
        MODIFY_REG(hadc->Instance->JSQR              ,
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009234:	4b45      	ldr	r3, [pc, #276]	; (800934c <HAL_ADCEx_InjectedConfigChannel+0x6ec>)
 8009236:	4013      	ands	r3, r2
 8009238:	687a      	ldr	r2, [r7, #4]
 800923a:	6c91      	ldr	r1, [r2, #72]	; 0x48
 800923c:	687a      	ldr	r2, [r7, #4]
 800923e:	6812      	ldr	r2, [r2, #0]
 8009240:	430b      	orrs	r3, r1
 8009242:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	689b      	ldr	r3, [r3, #8]
 800924a:	f003 0308 	and.w	r3, r3, #8
 800924e:	2b00      	cmp	r3, #0
 8009250:	d12d      	bne.n	80092ae <HAL_ADCEx_InjectedConfigChannel+0x64e>
  {     
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	7f5b      	ldrb	r3, [r3, #29]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d110      	bne.n	800927c <HAL_ADCEx_InjectedConfigChannel+0x61c>
    {
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	68db      	ldr	r3, [r3, #12]
 8009260:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	7f9b      	ldrb	r3, [r3, #30]
 8009268:	055a      	lsls	r2, r3, #21
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	7f1b      	ldrb	r3, [r3, #28]
 800926e:	051b      	lsls	r3, r3, #20
 8009270:	431a      	orrs	r2, r3
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	430a      	orrs	r2, r1
 8009278:	60da      	str	r2, [r3, #12]
 800927a:	e018      	b.n	80092ae <HAL_ADCEx_InjectedConfigChannel+0x64e>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	68db      	ldr	r3, [r3, #12]
 8009282:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	7f9b      	ldrb	r3, [r3, #30]
 800928a:	055a      	lsls	r2, r3, #21
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	430a      	orrs	r2, r1
 8009292:	60da      	str	r2, [r3, #12]
                 ADC_CFGR_JDISCEN                                                    ,
                 ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)sConfigInjected->QueueInjectedContext) );
      
      /* If injected discontinuous mode was intended to be set and could not  */
      /* due to auto-injected enabled, error is reported.                     */
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	7f1b      	ldrb	r3, [r3, #28]
 8009298:	2b01      	cmp	r3, #1
 800929a:	d108      	bne.n	80092ae <HAL_ADCEx_InjectedConfigChannel+0x64e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092a0:	f043 0220 	orr.w	r2, r3, #32
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80092a8:	2301      	movs	r3, #1
 80092aa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	689b      	ldr	r3, [r3, #8]
 80092b4:	f003 030c 	and.w	r3, r3, #12
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	f040 8110 	bne.w	80094de <HAL_ADCEx_InjectedConfigChannel+0x87e>
  {    
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	6a1b      	ldr	r3, [r3, #32]
 80092c2:	2b01      	cmp	r3, #1
 80092c4:	d10c      	bne.n	80092e0 <HAL_ADCEx_InjectedConfigChannel+0x680>
    {
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	68db      	ldr	r3, [r3, #12]
 80092cc:	f023 7100 	bic.w	r1, r3, #33554432	; 0x2000000
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	7f5b      	ldrb	r3, [r3, #29]
 80092d4:	065a      	lsls	r2, r3, #25
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	430a      	orrs	r2, r1
 80092dc:	60da      	str	r2, [r3, #12]
 80092de:	e014      	b.n	800930a <HAL_ADCEx_InjectedConfigChannel+0x6aa>
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      /* Disable Automatic injected conversion */
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	68da      	ldr	r2, [r3, #12]
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80092ee:	60da      	str	r2, [r3, #12]
      
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	7f5b      	ldrb	r3, [r3, #29]
 80092f4:	2b01      	cmp	r3, #1
 80092f6:	d108      	bne.n	800930a <HAL_ADCEx_InjectedConfigChannel+0x6aa>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092fc:	f043 0220 	orr.w	r2, r3, #32
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8009304:	2301      	movs	r3, #1
 8009306:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    }
      

    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	2b09      	cmp	r3, #9
 8009310:	d922      	bls.n	8009358 <HAL_ADCEx_InjectedConfigChannel+0x6f8>
    {
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	6999      	ldr	r1, [r3, #24]
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	681a      	ldr	r2, [r3, #0]
 800931c:	4613      	mov	r3, r2
 800931e:	005b      	lsls	r3, r3, #1
 8009320:	4413      	add	r3, r2
 8009322:	3b1e      	subs	r3, #30
 8009324:	2207      	movs	r2, #7
 8009326:	fa02 f303 	lsl.w	r3, r2, r3
 800932a:	43db      	mvns	r3, r3
 800932c:	4019      	ands	r1, r3
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	6898      	ldr	r0, [r3, #8]
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	681a      	ldr	r2, [r3, #0]
 8009336:	4613      	mov	r3, r2
 8009338:	005b      	lsls	r3, r3, #1
 800933a:	4413      	add	r3, r2
 800933c:	3b1e      	subs	r3, #30
 800933e:	fa00 f203 	lsl.w	r2, r0, r3
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	430a      	orrs	r2, r1
 8009348:	619a      	str	r2, [r3, #24]
 800934a:	e01f      	b.n	800938c <HAL_ADCEx_InjectedConfigChannel+0x72c>
 800934c:	82082000 	.word	0x82082000
 8009350:	50000400 	.word	0x50000400
 8009354:	50000500 	.word	0x50000500
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel)                      ,
                 ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	6959      	ldr	r1, [r3, #20]
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	681a      	ldr	r2, [r3, #0]
 8009362:	4613      	mov	r3, r2
 8009364:	005b      	lsls	r3, r3, #1
 8009366:	4413      	add	r3, r2
 8009368:	2207      	movs	r2, #7
 800936a:	fa02 f303 	lsl.w	r3, r2, r3
 800936e:	43db      	mvns	r3, r3
 8009370:	4019      	ands	r1, r3
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	6898      	ldr	r0, [r3, #8]
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	681a      	ldr	r2, [r3, #0]
 800937a:	4613      	mov	r3, r2
 800937c:	005b      	lsls	r3, r3, #1
 800937e:	4413      	add	r3, r2
 8009380:	fa00 f203 	lsl.w	r2, r0, r3
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	430a      	orrs	r2, r1
 800938a:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */
    
    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	695a      	ldr	r2, [r3, #20]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	68db      	ldr	r3, [r3, #12]
 8009396:	08db      	lsrs	r3, r3, #3
 8009398:	f003 0303 	and.w	r3, r3, #3
 800939c:	005b      	lsls	r3, r3, #1
 800939e:	fa02 f303 	lsl.w	r3, r2, r3
 80093a2:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfigInjected->InjectedOffsetNumber)
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	691b      	ldr	r3, [r3, #16]
 80093a8:	3b01      	subs	r3, #1
 80093aa:	2b03      	cmp	r3, #3
 80093ac:	d84e      	bhi.n	800944c <HAL_ADCEx_InjectedConfigChannel+0x7ec>
 80093ae:	a201      	add	r2, pc, #4	; (adr r2, 80093b4 <HAL_ADCEx_InjectedConfigChannel+0x754>)
 80093b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093b4:	080093c5 	.word	0x080093c5
 80093b8:	080093e7 	.word	0x080093e7
 80093bc:	08009409 	.word	0x08009409
 80093c0:	0800942b 	.word	0x0800942b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1                               ,
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80093ca:	4b9a      	ldr	r3, [pc, #616]	; (8009634 <HAL_ADCEx_InjectedConfigChannel+0x9d4>)
 80093cc:	4013      	ands	r3, r2
 80093ce:	683a      	ldr	r2, [r7, #0]
 80093d0:	6812      	ldr	r2, [r2, #0]
 80093d2:	0691      	lsls	r1, r2, #26
 80093d4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80093d6:	430a      	orrs	r2, r1
 80093d8:	431a      	orrs	r2, r3
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80093e2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                                   ,
                 ADC_OFR1_OFFSET1_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 80093e4:	e07e      	b.n	80094e4 <HAL_ADCEx_InjectedConfigChannel+0x884>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2                               ,
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80093ec:	4b91      	ldr	r3, [pc, #580]	; (8009634 <HAL_ADCEx_InjectedConfigChannel+0x9d4>)
 80093ee:	4013      	ands	r3, r2
 80093f0:	683a      	ldr	r2, [r7, #0]
 80093f2:	6812      	ldr	r2, [r2, #0]
 80093f4:	0691      	lsls	r1, r2, #26
 80093f6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80093f8:	430a      	orrs	r2, r1
 80093fa:	431a      	orrs	r2, r3
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8009404:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                                   ,
                 ADC_OFR2_OFFSET2_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8009406:	e06d      	b.n	80094e4 <HAL_ADCEx_InjectedConfigChannel+0x884>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3                               ,
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800940e:	4b89      	ldr	r3, [pc, #548]	; (8009634 <HAL_ADCEx_InjectedConfigChannel+0x9d4>)
 8009410:	4013      	ands	r3, r2
 8009412:	683a      	ldr	r2, [r7, #0]
 8009414:	6812      	ldr	r2, [r2, #0]
 8009416:	0691      	lsls	r1, r2, #26
 8009418:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800941a:	430a      	orrs	r2, r1
 800941c:	431a      	orrs	r2, r3
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8009426:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                                   ,
                 ADC_OFR3_OFFSET3_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8009428:	e05c      	b.n	80094e4 <HAL_ADCEx_InjectedConfigChannel+0x884>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4                               ,
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8009430:	4b80      	ldr	r3, [pc, #512]	; (8009634 <HAL_ADCEx_InjectedConfigChannel+0x9d4>)
 8009432:	4013      	ands	r3, r2
 8009434:	683a      	ldr	r2, [r7, #0]
 8009436:	6812      	ldr	r2, [r2, #0]
 8009438:	0691      	lsls	r1, r2, #26
 800943a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800943c:	430a      	orrs	r2, r1
 800943e:	431a      	orrs	r2, r3
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8009448:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                                   ,
                 ADC_OFR4_OFFSET4_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 800944a:	e04b      	b.n	80094e4 <HAL_ADCEx_InjectedConfigChannel+0x884>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009452:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	069b      	lsls	r3, r3, #26
 800945c:	429a      	cmp	r2, r3
 800945e:	d107      	bne.n	8009470 <HAL_ADCEx_InjectedConfigChannel+0x810>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800946e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009476:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	069b      	lsls	r3, r3, #26
 8009480:	429a      	cmp	r2, r3
 8009482:	d107      	bne.n	8009494 <HAL_ADCEx_InjectedConfigChannel+0x834>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8009492:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800949a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	069b      	lsls	r3, r3, #26
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d107      	bne.n	80094b8 <HAL_ADCEx_InjectedConfigChannel+0x858>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80094b6:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80094be:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	069b      	lsls	r3, r3, #26
 80094c8:	429a      	cmp	r2, r3
 80094ca:	d10a      	bne.n	80094e2 <HAL_ADCEx_InjectedConfigChannel+0x882>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80094da:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80094dc:	e001      	b.n	80094e2 <HAL_ADCEx_InjectedConfigChannel+0x882>
    }
    
  }
 80094de:	bf00      	nop
 80094e0:	e000      	b.n	80094e4 <HAL_ADCEx_InjectedConfigChannel+0x884>
      break;
 80094e2:	bf00      	nop
  
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	689b      	ldr	r3, [r3, #8]
 80094ea:	f003 0303 	and.w	r3, r3, #3
 80094ee:	2b01      	cmp	r3, #1
 80094f0:	d108      	bne.n	8009504 <HAL_ADCEx_InjectedConfigChannel+0x8a4>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f003 0301 	and.w	r3, r3, #1
 80094fc:	2b01      	cmp	r3, #1
 80094fe:	d101      	bne.n	8009504 <HAL_ADCEx_InjectedConfigChannel+0x8a4>
 8009500:	2301      	movs	r3, #1
 8009502:	e000      	b.n	8009506 <HAL_ADCEx_InjectedConfigChannel+0x8a6>
 8009504:	2300      	movs	r3, #0
 8009506:	2b00      	cmp	r3, #0
 8009508:	f040 8126 	bne.w	8009758 <HAL_ADCEx_InjectedConfigChannel+0xaf8>
  {
    /* Configuration of differential mode */
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	68db      	ldr	r3, [r3, #12]
 8009510:	2b01      	cmp	r3, #1
 8009512:	d00f      	beq.n	8009534 <HAL_ADCEx_InjectedConfigChannel+0x8d4>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	2201      	movs	r2, #1
 8009522:	fa02 f303 	lsl.w	r3, r2, r3
 8009526:	43da      	mvns	r2, r3
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	400a      	ands	r2, r1
 800952e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8009532:	e049      	b.n	80095c8 <HAL_ADCEx_InjectedConfigChannel+0x968>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	2201      	movs	r2, #1
 8009542:	409a      	lsls	r2, r3
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	430a      	orrs	r2, r1
 800954a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	2b09      	cmp	r3, #9
 8009554:	d91c      	bls.n	8009590 <HAL_ADCEx_InjectedConfigChannel+0x930>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	6999      	ldr	r1, [r3, #24]
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	681a      	ldr	r2, [r3, #0]
 8009560:	4613      	mov	r3, r2
 8009562:	005b      	lsls	r3, r3, #1
 8009564:	4413      	add	r3, r2
 8009566:	3b1b      	subs	r3, #27
 8009568:	2207      	movs	r2, #7
 800956a:	fa02 f303 	lsl.w	r3, r2, r3
 800956e:	43db      	mvns	r3, r3
 8009570:	4019      	ands	r1, r3
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	6898      	ldr	r0, [r3, #8]
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	681a      	ldr	r2, [r3, #0]
 800957a:	4613      	mov	r3, r2
 800957c:	005b      	lsls	r3, r3, #1
 800957e:	4413      	add	r3, r2
 8009580:	3b1b      	subs	r3, #27
 8009582:	fa00 f203 	lsl.w	r2, r0, r3
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	430a      	orrs	r2, r1
 800958c:	619a      	str	r2, [r3, #24]
 800958e:	e01b      	b.n	80095c8 <HAL_ADCEx_InjectedConfigChannel+0x968>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel +1U),
                   ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	6959      	ldr	r1, [r3, #20]
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	1c5a      	adds	r2, r3, #1
 800959c:	4613      	mov	r3, r2
 800959e:	005b      	lsls	r3, r3, #1
 80095a0:	4413      	add	r3, r2
 80095a2:	2207      	movs	r2, #7
 80095a4:	fa02 f303 	lsl.w	r3, r2, r3
 80095a8:	43db      	mvns	r3, r3
 80095aa:	4019      	ands	r1, r3
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	6898      	ldr	r0, [r3, #8]
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	1c5a      	adds	r2, r3, #1
 80095b6:	4613      	mov	r3, r2
 80095b8:	005b      	lsls	r3, r3, #1
 80095ba:	4413      	add	r3, r2
 80095bc:	fa00 f203 	lsl.w	r2, r0, r3
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	430a      	orrs	r2, r1
 80095c6:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80095d0:	d004      	beq.n	80095dc <HAL_ADCEx_InjectedConfigChannel+0x97c>
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4a18      	ldr	r2, [pc, #96]	; (8009638 <HAL_ADCEx_InjectedConfigChannel+0x9d8>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d101      	bne.n	80095e0 <HAL_ADCEx_InjectedConfigChannel+0x980>
 80095dc:	4b17      	ldr	r3, [pc, #92]	; (800963c <HAL_ADCEx_InjectedConfigChannel+0x9dc>)
 80095de:	e000      	b.n	80095e2 <HAL_ADCEx_InjectedConfigChannel+0x982>
 80095e0:	4b17      	ldr	r3, [pc, #92]	; (8009640 <HAL_ADCEx_InjectedConfigChannel+0x9e0>)
 80095e2:	663b      	str	r3, [r7, #96]	; 0x60
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	2b10      	cmp	r3, #16
 80095ea:	d105      	bne.n	80095f8 <HAL_ADCEx_InjectedConfigChannel+0x998>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80095ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80095ee:	689b      	ldr	r3, [r3, #8]
 80095f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d015      	beq.n	8009624 <HAL_ADCEx_InjectedConfigChannel+0x9c4>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80095fc:	2b11      	cmp	r3, #17
 80095fe:	d105      	bne.n	800960c <HAL_ADCEx_InjectedConfigChannel+0x9ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8009600:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009602:	689b      	ldr	r3, [r3, #8]
 8009604:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8009608:	2b00      	cmp	r3, #0
 800960a:	d00b      	beq.n	8009624 <HAL_ADCEx_InjectedConfigChannel+0x9c4>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8009610:	2b12      	cmp	r3, #18
 8009612:	f040 80a1 	bne.w	8009758 <HAL_ADCEx_InjectedConfigChannel+0xaf8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8009616:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009618:	689b      	ldr	r3, [r3, #8]
 800961a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 800961e:	2b00      	cmp	r3, #0
 8009620:	f040 809a 	bne.w	8009758 <HAL_ADCEx_InjectedConfigChannel+0xaf8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800962c:	d10a      	bne.n	8009644 <HAL_ADCEx_InjectedConfigChannel+0x9e4>
 800962e:	4b02      	ldr	r3, [pc, #8]	; (8009638 <HAL_ADCEx_InjectedConfigChannel+0x9d8>)
 8009630:	613b      	str	r3, [r7, #16]
 8009632:	e022      	b.n	800967a <HAL_ADCEx_InjectedConfigChannel+0xa1a>
 8009634:	83fff000 	.word	0x83fff000
 8009638:	50000100 	.word	0x50000100
 800963c:	50000300 	.word	0x50000300
 8009640:	50000700 	.word	0x50000700
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	4a48      	ldr	r2, [pc, #288]	; (800976c <HAL_ADCEx_InjectedConfigChannel+0xb0c>)
 800964a:	4293      	cmp	r3, r2
 800964c:	d103      	bne.n	8009656 <HAL_ADCEx_InjectedConfigChannel+0x9f6>
 800964e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8009652:	613b      	str	r3, [r7, #16]
 8009654:	e011      	b.n	800967a <HAL_ADCEx_InjectedConfigChannel+0xa1a>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4a45      	ldr	r2, [pc, #276]	; (8009770 <HAL_ADCEx_InjectedConfigChannel+0xb10>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d102      	bne.n	8009666 <HAL_ADCEx_InjectedConfigChannel+0xa06>
 8009660:	4b44      	ldr	r3, [pc, #272]	; (8009774 <HAL_ADCEx_InjectedConfigChannel+0xb14>)
 8009662:	613b      	str	r3, [r7, #16]
 8009664:	e009      	b.n	800967a <HAL_ADCEx_InjectedConfigChannel+0xa1a>
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	4a42      	ldr	r2, [pc, #264]	; (8009774 <HAL_ADCEx_InjectedConfigChannel+0xb14>)
 800966c:	4293      	cmp	r3, r2
 800966e:	d102      	bne.n	8009676 <HAL_ADCEx_InjectedConfigChannel+0xa16>
 8009670:	4b3f      	ldr	r3, [pc, #252]	; (8009770 <HAL_ADCEx_InjectedConfigChannel+0xb10>)
 8009672:	613b      	str	r3, [r7, #16]
 8009674:	e001      	b.n	800967a <HAL_ADCEx_InjectedConfigChannel+0xa1a>
 8009676:	2300      	movs	r3, #0
 8009678:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	689b      	ldr	r3, [r3, #8]
 8009680:	f003 0303 	and.w	r3, r3, #3
 8009684:	2b01      	cmp	r3, #1
 8009686:	d108      	bne.n	800969a <HAL_ADCEx_InjectedConfigChannel+0xa3a>
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	f003 0301 	and.w	r3, r3, #1
 8009692:	2b01      	cmp	r3, #1
 8009694:	d101      	bne.n	800969a <HAL_ADCEx_InjectedConfigChannel+0xa3a>
 8009696:	2301      	movs	r3, #1
 8009698:	e000      	b.n	800969c <HAL_ADCEx_InjectedConfigChannel+0xa3c>
 800969a:	2300      	movs	r3, #0
 800969c:	2b00      	cmp	r3, #0
 800969e:	d150      	bne.n	8009742 <HAL_ADCEx_InjectedConfigChannel+0xae2>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80096a0:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d010      	beq.n	80096c8 <HAL_ADCEx_InjectedConfigChannel+0xa68>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80096a6:	693b      	ldr	r3, [r7, #16]
 80096a8:	689b      	ldr	r3, [r3, #8]
 80096aa:	f003 0303 	and.w	r3, r3, #3
 80096ae:	2b01      	cmp	r3, #1
 80096b0:	d107      	bne.n	80096c2 <HAL_ADCEx_InjectedConfigChannel+0xa62>
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f003 0301 	and.w	r3, r3, #1
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d101      	bne.n	80096c2 <HAL_ADCEx_InjectedConfigChannel+0xa62>
 80096be:	2301      	movs	r3, #1
 80096c0:	e000      	b.n	80096c4 <HAL_ADCEx_InjectedConfigChannel+0xa64>
 80096c2:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d13c      	bne.n	8009742 <HAL_ADCEx_InjectedConfigChannel+0xae2>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	2b10      	cmp	r3, #16
 80096ce:	d11d      	bne.n	800970c <HAL_ADCEx_InjectedConfigChannel+0xaac>
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80096d8:	d118      	bne.n	800970c <HAL_ADCEx_InjectedConfigChannel+0xaac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80096da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80096dc:	689b      	ldr	r3, [r3, #8]
 80096de:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80096e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80096e4:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80096e6:	4b24      	ldr	r3, [pc, #144]	; (8009778 <HAL_ADCEx_InjectedConfigChannel+0xb18>)
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	4a24      	ldr	r2, [pc, #144]	; (800977c <HAL_ADCEx_InjectedConfigChannel+0xb1c>)
 80096ec:	fba2 2303 	umull	r2, r3, r2, r3
 80096f0:	0c9a      	lsrs	r2, r3, #18
 80096f2:	4613      	mov	r3, r2
 80096f4:	009b      	lsls	r3, r3, #2
 80096f6:	4413      	add	r3, r2
 80096f8:	005b      	lsls	r3, r3, #1
 80096fa:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 80096fc:	e002      	b.n	8009704 <HAL_ADCEx_InjectedConfigChannel+0xaa4>
          {
            wait_loop_index--;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	3b01      	subs	r3, #1
 8009702:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d1f9      	bne.n	80096fe <HAL_ADCEx_InjectedConfigChannel+0xa9e>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800970a:	e024      	b.n	8009756 <HAL_ADCEx_InjectedConfigChannel+0xaf6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	2b11      	cmp	r3, #17
 8009712:	d10b      	bne.n	800972c <HAL_ADCEx_InjectedConfigChannel+0xacc>
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800971c:	d106      	bne.n	800972c <HAL_ADCEx_InjectedConfigChannel+0xacc>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800971e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009720:	689b      	ldr	r3, [r3, #8]
 8009722:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8009726:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009728:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800972a:	e014      	b.n	8009756 <HAL_ADCEx_InjectedConfigChannel+0xaf6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	2b12      	cmp	r3, #18
 8009732:	d110      	bne.n	8009756 <HAL_ADCEx_InjectedConfigChannel+0xaf6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8009734:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009736:	689b      	ldr	r3, [r3, #8]
 8009738:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800973c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800973e:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8009740:	e009      	b.n	8009756 <HAL_ADCEx_InjectedConfigChannel+0xaf6>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009746:	f043 0220 	orr.w	r2, r3, #32
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800974e:	2301      	movs	r3, #1
 8009750:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8009754:	e000      	b.n	8009758 <HAL_ADCEx_InjectedConfigChannel+0xaf8>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8009756:	bf00      	nop
    }
    
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2200      	movs	r2, #0
 800975c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8009760:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8009764:	4618      	mov	r0, r3
 8009766:	3770      	adds	r7, #112	; 0x70
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}
 800976c:	50000100 	.word	0x50000100
 8009770:	50000400 	.word	0x50000400
 8009774:	50000500 	.word	0x50000500
 8009778:	200000b8 	.word	0x200000b8
 800977c:	431bde83 	.word	0x431bde83

08009780 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b098      	sub	sp, #96	; 0x60
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
 8009788:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800978a:	2300      	movs	r3, #0
 800978c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009798:	d009      	beq.n	80097ae <HAL_ADCEx_MultiModeConfigChannel+0x2e>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	4a8c      	ldr	r2, [pc, #560]	; (80099d0 <HAL_ADCEx_MultiModeConfigChannel+0x250>)
 80097a0:	4293      	cmp	r3, r2
 80097a2:	d004      	beq.n	80097ae <HAL_ADCEx_MultiModeConfigChannel+0x2e>
 80097a4:	f641 3194 	movw	r1, #7060	; 0x1b94
 80097a8:	488a      	ldr	r0, [pc, #552]	; (80099d4 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 80097aa:	f7fc fa08 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_MODE(multimode->Mode));
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d020      	beq.n	80097f8 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	2b01      	cmp	r3, #1
 80097bc:	d01c      	beq.n	80097f8 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	2b02      	cmp	r3, #2
 80097c4:	d018      	beq.n	80097f8 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	2b03      	cmp	r3, #3
 80097cc:	d014      	beq.n	80097f8 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	2b05      	cmp	r3, #5
 80097d4:	d010      	beq.n	80097f8 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	2b06      	cmp	r3, #6
 80097dc:	d00c      	beq.n	80097f8 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	2b07      	cmp	r3, #7
 80097e4:	d008      	beq.n	80097f8 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	2b09      	cmp	r3, #9
 80097ec:	d004      	beq.n	80097f8 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 80097ee:	f641 3195 	movw	r1, #7061	; 0x1b95
 80097f2:	4878      	ldr	r0, [pc, #480]	; (80099d4 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 80097f4:	f7fc f9e3 	bl	8005bbe <assert_failed>
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d052      	beq.n	80098a6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
  {
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	685b      	ldr	r3, [r3, #4]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d00e      	beq.n	8009826 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	685b      	ldr	r3, [r3, #4]
 800980c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009810:	d009      	beq.n	8009826 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	685b      	ldr	r3, [r3, #4]
 8009816:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800981a:	d004      	beq.n	8009826 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 800981c:	f641 3198 	movw	r1, #7064	; 0x1b98
 8009820:	486c      	ldr	r0, [pc, #432]	; (80099d4 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 8009822:	f7fc f9cc 	bl	8005bbe <assert_failed>
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	689b      	ldr	r3, [r3, #8]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d03b      	beq.n	80098a6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009836:	d036      	beq.n	80098a6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	689b      	ldr	r3, [r3, #8]
 800983c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009840:	d031      	beq.n	80098a6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	689b      	ldr	r3, [r3, #8]
 8009846:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800984a:	d02c      	beq.n	80098a6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	689b      	ldr	r3, [r3, #8]
 8009850:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009854:	d027      	beq.n	80098a6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	689b      	ldr	r3, [r3, #8]
 800985a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800985e:	d022      	beq.n	80098a6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	689b      	ldr	r3, [r3, #8]
 8009864:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009868:	d01d      	beq.n	80098a6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	689b      	ldr	r3, [r3, #8]
 800986e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009872:	d018      	beq.n	80098a6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	689b      	ldr	r3, [r3, #8]
 8009878:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800987c:	d013      	beq.n	80098a6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	689b      	ldr	r3, [r3, #8]
 8009882:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8009886:	d00e      	beq.n	80098a6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	689b      	ldr	r3, [r3, #8]
 800988c:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8009890:	d009      	beq.n	80098a6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	f5b3 6f30 	cmp.w	r3, #2816	; 0xb00
 800989a:	d004      	beq.n	80098a6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 800989c:	f641 3199 	movw	r1, #7065	; 0x1b99
 80098a0:	484c      	ldr	r0, [pc, #304]	; (80099d4 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 80098a2:	f7fc f98c 	bl	8005bbe <assert_failed>
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80098ae:	d102      	bne.n	80098b6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80098b0:	4b49      	ldr	r3, [pc, #292]	; (80099d8 <HAL_ADCEx_MultiModeConfigChannel+0x258>)
 80098b2:	60bb      	str	r3, [r7, #8]
 80098b4:	e01a      	b.n	80098ec <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	4a47      	ldr	r2, [pc, #284]	; (80099d8 <HAL_ADCEx_MultiModeConfigChannel+0x258>)
 80098bc:	4293      	cmp	r3, r2
 80098be:	d103      	bne.n	80098c8 <HAL_ADCEx_MultiModeConfigChannel+0x148>
 80098c0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80098c4:	60bb      	str	r3, [r7, #8]
 80098c6:	e011      	b.n	80098ec <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	4a40      	ldr	r2, [pc, #256]	; (80099d0 <HAL_ADCEx_MultiModeConfigChannel+0x250>)
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d102      	bne.n	80098d8 <HAL_ADCEx_MultiModeConfigChannel+0x158>
 80098d2:	4b42      	ldr	r3, [pc, #264]	; (80099dc <HAL_ADCEx_MultiModeConfigChannel+0x25c>)
 80098d4:	60bb      	str	r3, [r7, #8]
 80098d6:	e009      	b.n	80098ec <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4a3f      	ldr	r2, [pc, #252]	; (80099dc <HAL_ADCEx_MultiModeConfigChannel+0x25c>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d102      	bne.n	80098e8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80098e2:	4b3b      	ldr	r3, [pc, #236]	; (80099d0 <HAL_ADCEx_MultiModeConfigChannel+0x250>)
 80098e4:	60bb      	str	r3, [r7, #8]
 80098e6:	e001      	b.n	80098ec <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 80098e8:	2300      	movs	r3, #0
 80098ea:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d101      	bne.n	80098f6 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  {
    /* Return function status */
    return HAL_ERROR;
 80098f2:	2301      	movs	r3, #1
 80098f4:	e0bc      	b.n	8009a70 <HAL_ADCEx_MultiModeConfigChannel+0x2f0>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d101      	bne.n	8009904 <HAL_ADCEx_MultiModeConfigChannel+0x184>
 8009900:	2302      	movs	r3, #2
 8009902:	e0b5      	b.n	8009a70 <HAL_ADCEx_MultiModeConfigChannel+0x2f0>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2201      	movs	r2, #1
 8009908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	689b      	ldr	r3, [r3, #8]
 8009912:	f003 0304 	and.w	r3, r3, #4
 8009916:	2b00      	cmp	r3, #0
 8009918:	f040 8099 	bne.w	8009a4e <HAL_ADCEx_MultiModeConfigChannel+0x2ce>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	689b      	ldr	r3, [r3, #8]
 8009920:	f003 0304 	and.w	r3, r3, #4
 8009924:	2b00      	cmp	r3, #0
 8009926:	f040 8092 	bne.w	8009a4e <HAL_ADCEx_MultiModeConfigChannel+0x2ce>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009932:	d004      	beq.n	800993e <HAL_ADCEx_MultiModeConfigChannel+0x1be>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a27      	ldr	r2, [pc, #156]	; (80099d8 <HAL_ADCEx_MultiModeConfigChannel+0x258>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d101      	bne.n	8009942 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800993e:	4b28      	ldr	r3, [pc, #160]	; (80099e0 <HAL_ADCEx_MultiModeConfigChannel+0x260>)
 8009940:	e000      	b.n	8009944 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
 8009942:	4b28      	ldr	r3, [pc, #160]	; (80099e4 <HAL_ADCEx_MultiModeConfigChannel+0x264>)
 8009944:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d04c      	beq.n	80099e8 <HAL_ADCEx_MultiModeConfigChannel+0x268>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800994e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009950:	689b      	ldr	r3, [r3, #8]
 8009952:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	6859      	ldr	r1, [r3, #4]
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009960:	035b      	lsls	r3, r3, #13
 8009962:	430b      	orrs	r3, r1
 8009964:	431a      	orrs	r2, r3
 8009966:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009968:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	689b      	ldr	r3, [r3, #8]
 8009970:	f003 0303 	and.w	r3, r3, #3
 8009974:	2b01      	cmp	r3, #1
 8009976:	d108      	bne.n	800998a <HAL_ADCEx_MultiModeConfigChannel+0x20a>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f003 0301 	and.w	r3, r3, #1
 8009982:	2b01      	cmp	r3, #1
 8009984:	d101      	bne.n	800998a <HAL_ADCEx_MultiModeConfigChannel+0x20a>
 8009986:	2301      	movs	r3, #1
 8009988:	e000      	b.n	800998c <HAL_ADCEx_MultiModeConfigChannel+0x20c>
 800998a:	2300      	movs	r3, #0
 800998c:	2b00      	cmp	r3, #0
 800998e:	d168      	bne.n	8009a62 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	689b      	ldr	r3, [r3, #8]
 8009994:	f003 0303 	and.w	r3, r3, #3
 8009998:	2b01      	cmp	r3, #1
 800999a:	d107      	bne.n	80099ac <HAL_ADCEx_MultiModeConfigChannel+0x22c>
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f003 0301 	and.w	r3, r3, #1
 80099a4:	2b01      	cmp	r3, #1
 80099a6:	d101      	bne.n	80099ac <HAL_ADCEx_MultiModeConfigChannel+0x22c>
 80099a8:	2301      	movs	r3, #1
 80099aa:	e000      	b.n	80099ae <HAL_ADCEx_MultiModeConfigChannel+0x22e>
 80099ac:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d157      	bne.n	8009a62 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80099b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80099b4:	689b      	ldr	r3, [r3, #8]
 80099b6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80099ba:	f023 030f 	bic.w	r3, r3, #15
 80099be:	683a      	ldr	r2, [r7, #0]
 80099c0:	6811      	ldr	r1, [r2, #0]
 80099c2:	683a      	ldr	r2, [r7, #0]
 80099c4:	6892      	ldr	r2, [r2, #8]
 80099c6:	430a      	orrs	r2, r1
 80099c8:	431a      	orrs	r2, r3
 80099ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80099cc:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80099ce:	e048      	b.n	8009a62 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
 80099d0:	50000400 	.word	0x50000400
 80099d4:	0803424c 	.word	0x0803424c
 80099d8:	50000100 	.word	0x50000100
 80099dc:	50000500 	.word	0x50000500
 80099e0:	50000300 	.word	0x50000300
 80099e4:	50000700 	.word	0x50000700
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80099e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80099ea:	689b      	ldr	r3, [r3, #8]
 80099ec:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80099f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80099f2:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	689b      	ldr	r3, [r3, #8]
 80099fa:	f003 0303 	and.w	r3, r3, #3
 80099fe:	2b01      	cmp	r3, #1
 8009a00:	d108      	bne.n	8009a14 <HAL_ADCEx_MultiModeConfigChannel+0x294>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	f003 0301 	and.w	r3, r3, #1
 8009a0c:	2b01      	cmp	r3, #1
 8009a0e:	d101      	bne.n	8009a14 <HAL_ADCEx_MultiModeConfigChannel+0x294>
 8009a10:	2301      	movs	r3, #1
 8009a12:	e000      	b.n	8009a16 <HAL_ADCEx_MultiModeConfigChannel+0x296>
 8009a14:	2300      	movs	r3, #0
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d123      	bne.n	8009a62 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	689b      	ldr	r3, [r3, #8]
 8009a1e:	f003 0303 	and.w	r3, r3, #3
 8009a22:	2b01      	cmp	r3, #1
 8009a24:	d107      	bne.n	8009a36 <HAL_ADCEx_MultiModeConfigChannel+0x2b6>
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f003 0301 	and.w	r3, r3, #1
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d101      	bne.n	8009a36 <HAL_ADCEx_MultiModeConfigChannel+0x2b6>
 8009a32:	2301      	movs	r3, #1
 8009a34:	e000      	b.n	8009a38 <HAL_ADCEx_MultiModeConfigChannel+0x2b8>
 8009a36:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d112      	bne.n	8009a62 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8009a3c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009a3e:	689b      	ldr	r3, [r3, #8]
 8009a40:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8009a44:	f023 030f 	bic.w	r3, r3, #15
 8009a48:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009a4a:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8009a4c:	e009      	b.n	8009a62 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a52:	f043 0220 	orr.w	r2, r3, #32
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009a60:	e000      	b.n	8009a64 <HAL_ADCEx_MultiModeConfigChannel+0x2e4>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8009a62:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2200      	movs	r2, #0
 8009a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8009a6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8009a70:	4618      	mov	r0, r3
 8009a72:	3760      	adds	r7, #96	; 0x60
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}

08009a78 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b084      	sub	sp, #16
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009a80:	2300      	movs	r3, #0
 8009a82:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	689b      	ldr	r3, [r3, #8]
 8009a8a:	f003 0303 	and.w	r3, r3, #3
 8009a8e:	2b01      	cmp	r3, #1
 8009a90:	d108      	bne.n	8009aa4 <ADC_Disable+0x2c>
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f003 0301 	and.w	r3, r3, #1
 8009a9c:	2b01      	cmp	r3, #1
 8009a9e:	d101      	bne.n	8009aa4 <ADC_Disable+0x2c>
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	e000      	b.n	8009aa6 <ADC_Disable+0x2e>
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d047      	beq.n	8009b3a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	689b      	ldr	r3, [r3, #8]
 8009ab0:	f003 030d 	and.w	r3, r3, #13
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d10f      	bne.n	8009ad8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	689a      	ldr	r2, [r3, #8]
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	f042 0202 	orr.w	r2, r2, #2
 8009ac6:	609a      	str	r2, [r3, #8]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	2203      	movs	r2, #3
 8009ace:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8009ad0:	f7fe f85c 	bl	8007b8c <HAL_GetTick>
 8009ad4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8009ad6:	e029      	b.n	8009b2c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009adc:	f043 0210 	orr.w	r2, r3, #16
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ae8:	f043 0201 	orr.w	r2, r3, #1
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8009af0:	2301      	movs	r3, #1
 8009af2:	e023      	b.n	8009b3c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8009af4:	f7fe f84a 	bl	8007b8c <HAL_GetTick>
 8009af8:	4602      	mov	r2, r0
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	1ad3      	subs	r3, r2, r3
 8009afe:	2b02      	cmp	r3, #2
 8009b00:	d914      	bls.n	8009b2c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	689b      	ldr	r3, [r3, #8]
 8009b08:	f003 0301 	and.w	r3, r3, #1
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	d10d      	bne.n	8009b2c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b14:	f043 0210 	orr.w	r2, r3, #16
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b20:	f043 0201 	orr.w	r2, r3, #1
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8009b28:	2301      	movs	r3, #1
 8009b2a:	e007      	b.n	8009b3c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	689b      	ldr	r3, [r3, #8]
 8009b32:	f003 0301 	and.w	r3, r3, #1
 8009b36:	2b01      	cmp	r3, #1
 8009b38:	d0dc      	beq.n	8009af4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8009b3a:	2300      	movs	r3, #0
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3710      	adds	r7, #16
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}

08009b44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009b44:	b480      	push	{r7}
 8009b46:	b085      	sub	sp, #20
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f003 0307 	and.w	r3, r3, #7
 8009b52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009b54:	4b0c      	ldr	r3, [pc, #48]	; (8009b88 <__NVIC_SetPriorityGrouping+0x44>)
 8009b56:	68db      	ldr	r3, [r3, #12]
 8009b58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009b5a:	68ba      	ldr	r2, [r7, #8]
 8009b5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009b60:	4013      	ands	r3, r2
 8009b62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009b6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009b70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009b74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009b76:	4a04      	ldr	r2, [pc, #16]	; (8009b88 <__NVIC_SetPriorityGrouping+0x44>)
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	60d3      	str	r3, [r2, #12]
}
 8009b7c:	bf00      	nop
 8009b7e:	3714      	adds	r7, #20
 8009b80:	46bd      	mov	sp, r7
 8009b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b86:	4770      	bx	lr
 8009b88:	e000ed00 	.word	0xe000ed00

08009b8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009b90:	4b04      	ldr	r3, [pc, #16]	; (8009ba4 <__NVIC_GetPriorityGrouping+0x18>)
 8009b92:	68db      	ldr	r3, [r3, #12]
 8009b94:	0a1b      	lsrs	r3, r3, #8
 8009b96:	f003 0307 	and.w	r3, r3, #7
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba2:	4770      	bx	lr
 8009ba4:	e000ed00 	.word	0xe000ed00

08009ba8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009ba8:	b480      	push	{r7}
 8009baa:	b083      	sub	sp, #12
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	4603      	mov	r3, r0
 8009bb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	db0b      	blt.n	8009bd2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009bba:	79fb      	ldrb	r3, [r7, #7]
 8009bbc:	f003 021f 	and.w	r2, r3, #31
 8009bc0:	4907      	ldr	r1, [pc, #28]	; (8009be0 <__NVIC_EnableIRQ+0x38>)
 8009bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009bc6:	095b      	lsrs	r3, r3, #5
 8009bc8:	2001      	movs	r0, #1
 8009bca:	fa00 f202 	lsl.w	r2, r0, r2
 8009bce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8009bd2:	bf00      	nop
 8009bd4:	370c      	adds	r7, #12
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bdc:	4770      	bx	lr
 8009bde:	bf00      	nop
 8009be0:	e000e100 	.word	0xe000e100

08009be4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009be4:	b480      	push	{r7}
 8009be6:	b083      	sub	sp, #12
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	4603      	mov	r3, r0
 8009bec:	6039      	str	r1, [r7, #0]
 8009bee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	db0a      	blt.n	8009c0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	b2da      	uxtb	r2, r3
 8009bfc:	490c      	ldr	r1, [pc, #48]	; (8009c30 <__NVIC_SetPriority+0x4c>)
 8009bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009c02:	0112      	lsls	r2, r2, #4
 8009c04:	b2d2      	uxtb	r2, r2
 8009c06:	440b      	add	r3, r1
 8009c08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009c0c:	e00a      	b.n	8009c24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	b2da      	uxtb	r2, r3
 8009c12:	4908      	ldr	r1, [pc, #32]	; (8009c34 <__NVIC_SetPriority+0x50>)
 8009c14:	79fb      	ldrb	r3, [r7, #7]
 8009c16:	f003 030f 	and.w	r3, r3, #15
 8009c1a:	3b04      	subs	r3, #4
 8009c1c:	0112      	lsls	r2, r2, #4
 8009c1e:	b2d2      	uxtb	r2, r2
 8009c20:	440b      	add	r3, r1
 8009c22:	761a      	strb	r2, [r3, #24]
}
 8009c24:	bf00      	nop
 8009c26:	370c      	adds	r7, #12
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2e:	4770      	bx	lr
 8009c30:	e000e100 	.word	0xe000e100
 8009c34:	e000ed00 	.word	0xe000ed00

08009c38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b089      	sub	sp, #36	; 0x24
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	60f8      	str	r0, [r7, #12]
 8009c40:	60b9      	str	r1, [r7, #8]
 8009c42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f003 0307 	and.w	r3, r3, #7
 8009c4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009c4c:	69fb      	ldr	r3, [r7, #28]
 8009c4e:	f1c3 0307 	rsb	r3, r3, #7
 8009c52:	2b04      	cmp	r3, #4
 8009c54:	bf28      	it	cs
 8009c56:	2304      	movcs	r3, #4
 8009c58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009c5a:	69fb      	ldr	r3, [r7, #28]
 8009c5c:	3304      	adds	r3, #4
 8009c5e:	2b06      	cmp	r3, #6
 8009c60:	d902      	bls.n	8009c68 <NVIC_EncodePriority+0x30>
 8009c62:	69fb      	ldr	r3, [r7, #28]
 8009c64:	3b03      	subs	r3, #3
 8009c66:	e000      	b.n	8009c6a <NVIC_EncodePriority+0x32>
 8009c68:	2300      	movs	r3, #0
 8009c6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c70:	69bb      	ldr	r3, [r7, #24]
 8009c72:	fa02 f303 	lsl.w	r3, r2, r3
 8009c76:	43da      	mvns	r2, r3
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	401a      	ands	r2, r3
 8009c7c:	697b      	ldr	r3, [r7, #20]
 8009c7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009c80:	f04f 31ff 	mov.w	r1, #4294967295
 8009c84:	697b      	ldr	r3, [r7, #20]
 8009c86:	fa01 f303 	lsl.w	r3, r1, r3
 8009c8a:	43d9      	mvns	r1, r3
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009c90:	4313      	orrs	r3, r2
         );
}
 8009c92:	4618      	mov	r0, r3
 8009c94:	3724      	adds	r7, #36	; 0x24
 8009c96:	46bd      	mov	sp, r7
 8009c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9c:	4770      	bx	lr
	...

08009ca0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b082      	sub	sp, #8
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	3b01      	subs	r3, #1
 8009cac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009cb0:	d301      	bcc.n	8009cb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	e00f      	b.n	8009cd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009cb6:	4a0a      	ldr	r2, [pc, #40]	; (8009ce0 <SysTick_Config+0x40>)
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	3b01      	subs	r3, #1
 8009cbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009cbe:	210f      	movs	r1, #15
 8009cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8009cc4:	f7ff ff8e 	bl	8009be4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009cc8:	4b05      	ldr	r3, [pc, #20]	; (8009ce0 <SysTick_Config+0x40>)
 8009cca:	2200      	movs	r2, #0
 8009ccc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009cce:	4b04      	ldr	r3, [pc, #16]	; (8009ce0 <SysTick_Config+0x40>)
 8009cd0:	2207      	movs	r2, #7
 8009cd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009cd4:	2300      	movs	r3, #0
}
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	3708      	adds	r7, #8
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}
 8009cde:	bf00      	nop
 8009ce0:	e000e010 	.word	0xe000e010

08009ce4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b082      	sub	sp, #8
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2b07      	cmp	r3, #7
 8009cf0:	d00f      	beq.n	8009d12 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2b06      	cmp	r3, #6
 8009cf6:	d00c      	beq.n	8009d12 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2b05      	cmp	r3, #5
 8009cfc:	d009      	beq.n	8009d12 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2b04      	cmp	r3, #4
 8009d02:	d006      	beq.n	8009d12 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2b03      	cmp	r3, #3
 8009d08:	d003      	beq.n	8009d12 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8009d0a:	21ac      	movs	r1, #172	; 0xac
 8009d0c:	4804      	ldr	r0, [pc, #16]	; (8009d20 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8009d0e:	f7fb ff56 	bl	8005bbe <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	f7ff ff16 	bl	8009b44 <__NVIC_SetPriorityGrouping>
}
 8009d18:	bf00      	nop
 8009d1a:	3708      	adds	r7, #8
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}
 8009d20:	08034288 	.word	0x08034288

08009d24 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b086      	sub	sp, #24
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	60b9      	str	r1, [r7, #8]
 8009d2e:	607a      	str	r2, [r7, #4]
 8009d30:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8009d32:	2300      	movs	r3, #0
 8009d34:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2b0f      	cmp	r3, #15
 8009d3a:	d903      	bls.n	8009d44 <HAL_NVIC_SetPriority+0x20>
 8009d3c:	21c4      	movs	r1, #196	; 0xc4
 8009d3e:	480e      	ldr	r0, [pc, #56]	; (8009d78 <HAL_NVIC_SetPriority+0x54>)
 8009d40:	f7fb ff3d 	bl	8005bbe <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	2b0f      	cmp	r3, #15
 8009d48:	d903      	bls.n	8009d52 <HAL_NVIC_SetPriority+0x2e>
 8009d4a:	21c5      	movs	r1, #197	; 0xc5
 8009d4c:	480a      	ldr	r0, [pc, #40]	; (8009d78 <HAL_NVIC_SetPriority+0x54>)
 8009d4e:	f7fb ff36 	bl	8005bbe <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8009d52:	f7ff ff1b 	bl	8009b8c <__NVIC_GetPriorityGrouping>
 8009d56:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009d58:	687a      	ldr	r2, [r7, #4]
 8009d5a:	68b9      	ldr	r1, [r7, #8]
 8009d5c:	6978      	ldr	r0, [r7, #20]
 8009d5e:	f7ff ff6b 	bl	8009c38 <NVIC_EncodePriority>
 8009d62:	4602      	mov	r2, r0
 8009d64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009d68:	4611      	mov	r1, r2
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	f7ff ff3a 	bl	8009be4 <__NVIC_SetPriority>
}
 8009d70:	bf00      	nop
 8009d72:	3718      	adds	r7, #24
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}
 8009d78:	08034288 	.word	0x08034288

08009d7c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b082      	sub	sp, #8
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	4603      	mov	r3, r0
 8009d84:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8009d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	da03      	bge.n	8009d96 <HAL_NVIC_EnableIRQ+0x1a>
 8009d8e:	21d8      	movs	r1, #216	; 0xd8
 8009d90:	4805      	ldr	r0, [pc, #20]	; (8009da8 <HAL_NVIC_EnableIRQ+0x2c>)
 8009d92:	f7fb ff14 	bl	8005bbe <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	f7ff ff04 	bl	8009ba8 <__NVIC_EnableIRQ>
}
 8009da0:	bf00      	nop
 8009da2:	3708      	adds	r7, #8
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}
 8009da8:	08034288 	.word	0x08034288

08009dac <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b082      	sub	sp, #8
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	f7ff ff73 	bl	8009ca0 <SysTick_Config>
 8009dba:	4603      	mov	r3, r0
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3708      	adds	r7, #8
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}

08009dc4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b082      	sub	sp, #8
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d101      	bne.n	8009dd6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	e0a5      	b.n	8009f22 <HAL_CRC_Init+0x15e>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	4a54      	ldr	r2, [pc, #336]	; (8009f2c <HAL_CRC_Init+0x168>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d003      	beq.n	8009de8 <HAL_CRC_Init+0x24>
 8009de0:	2170      	movs	r1, #112	; 0x70
 8009de2:	4853      	ldr	r0, [pc, #332]	; (8009f30 <HAL_CRC_Init+0x16c>)
 8009de4:	f7fb feeb 	bl	8005bbe <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	7f5b      	ldrb	r3, [r3, #29]
 8009dec:	b2db      	uxtb	r3, r3
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d105      	bne.n	8009dfe <HAL_CRC_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2200      	movs	r2, #0
 8009df6:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8009df8:	6878      	ldr	r0, [r7, #4]
 8009dfa:	f7f7 fa3b 	bl	8001274 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2202      	movs	r2, #2
 8009e02:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	791b      	ldrb	r3, [r3, #4]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d007      	beq.n	8009e1c <HAL_CRC_Init+0x58>
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	791b      	ldrb	r3, [r3, #4]
 8009e10:	2b01      	cmp	r3, #1
 8009e12:	d003      	beq.n	8009e1c <HAL_CRC_Init+0x58>
 8009e14:	217e      	movs	r1, #126	; 0x7e
 8009e16:	4846      	ldr	r0, [pc, #280]	; (8009f30 <HAL_CRC_Init+0x16c>)
 8009e18:	f7fb fed1 	bl	8005bbe <assert_failed>
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	791b      	ldrb	r3, [r3, #4]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d10c      	bne.n	8009e3e <HAL_CRC_Init+0x7a>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	4a42      	ldr	r2, [pc, #264]	; (8009f34 <HAL_CRC_Init+0x170>)
 8009e2a:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	689a      	ldr	r2, [r3, #8]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	f022 0218 	bic.w	r2, r2, #24
 8009e3a:	609a      	str	r2, [r3, #8]
 8009e3c:	e00c      	b.n	8009e58 <HAL_CRC_Init+0x94>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6899      	ldr	r1, [r3, #8]
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	68db      	ldr	r3, [r3, #12]
 8009e46:	461a      	mov	r2, r3
 8009e48:	6878      	ldr	r0, [r7, #4]
 8009e4a:	f000 f875 	bl	8009f38 <HAL_CRCEx_Polynomial_Set>
 8009e4e:	4603      	mov	r3, r0
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d001      	beq.n	8009e58 <HAL_CRC_Init+0x94>
    {
      return HAL_ERROR;
 8009e54:	2301      	movs	r3, #1
 8009e56:	e064      	b.n	8009f22 <HAL_CRC_Init+0x15e>
    }
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	795b      	ldrb	r3, [r3, #5]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d007      	beq.n	8009e70 <HAL_CRC_Init+0xac>
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	795b      	ldrb	r3, [r3, #5]
 8009e64:	2b01      	cmp	r3, #1
 8009e66:	d003      	beq.n	8009e70 <HAL_CRC_Init+0xac>
 8009e68:	2190      	movs	r1, #144	; 0x90
 8009e6a:	4831      	ldr	r0, [pc, #196]	; (8009f30 <HAL_CRC_Init+0x16c>)
 8009e6c:	f7fb fea7 	bl	8005bbe <assert_failed>
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	795b      	ldrb	r3, [r3, #5]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d105      	bne.n	8009e84 <HAL_CRC_Init+0xc0>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8009e80:	611a      	str	r2, [r3, #16]
 8009e82:	e004      	b.n	8009e8e <HAL_CRC_Init+0xca>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	687a      	ldr	r2, [r7, #4]
 8009e8a:	6912      	ldr	r2, [r2, #16]
 8009e8c:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	695b      	ldr	r3, [r3, #20]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d00f      	beq.n	8009eb6 <HAL_CRC_Init+0xf2>
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	695b      	ldr	r3, [r3, #20]
 8009e9a:	2b20      	cmp	r3, #32
 8009e9c:	d00b      	beq.n	8009eb6 <HAL_CRC_Init+0xf2>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	695b      	ldr	r3, [r3, #20]
 8009ea2:	2b40      	cmp	r3, #64	; 0x40
 8009ea4:	d007      	beq.n	8009eb6 <HAL_CRC_Init+0xf2>
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	695b      	ldr	r3, [r3, #20]
 8009eaa:	2b60      	cmp	r3, #96	; 0x60
 8009eac:	d003      	beq.n	8009eb6 <HAL_CRC_Init+0xf2>
 8009eae:	219c      	movs	r1, #156	; 0x9c
 8009eb0:	481f      	ldr	r0, [pc, #124]	; (8009f30 <HAL_CRC_Init+0x16c>)
 8009eb2:	f7fb fe84 	bl	8005bbe <assert_failed>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	689b      	ldr	r3, [r3, #8]
 8009ebc:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	695a      	ldr	r2, [r3, #20]
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	430a      	orrs	r2, r1
 8009eca:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	699b      	ldr	r3, [r3, #24]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d007      	beq.n	8009ee4 <HAL_CRC_Init+0x120>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	699b      	ldr	r3, [r3, #24]
 8009ed8:	2b80      	cmp	r3, #128	; 0x80
 8009eda:	d003      	beq.n	8009ee4 <HAL_CRC_Init+0x120>
 8009edc:	21a0      	movs	r1, #160	; 0xa0
 8009ede:	4814      	ldr	r0, [pc, #80]	; (8009f30 <HAL_CRC_Init+0x16c>)
 8009ee0:	f7fb fe6d 	bl	8005bbe <assert_failed>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	689b      	ldr	r3, [r3, #8]
 8009eea:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	699a      	ldr	r2, [r3, #24]
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	430a      	orrs	r2, r1
 8009ef8:	609a      	str	r2, [r3, #8]

  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6a1b      	ldr	r3, [r3, #32]
 8009efe:	2b01      	cmp	r3, #1
 8009f00:	d00b      	beq.n	8009f1a <HAL_CRC_Init+0x156>
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	6a1b      	ldr	r3, [r3, #32]
 8009f06:	2b02      	cmp	r3, #2
 8009f08:	d007      	beq.n	8009f1a <HAL_CRC_Init+0x156>
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6a1b      	ldr	r3, [r3, #32]
 8009f0e:	2b03      	cmp	r3, #3
 8009f10:	d003      	beq.n	8009f1a <HAL_CRC_Init+0x156>
 8009f12:	21a5      	movs	r1, #165	; 0xa5
 8009f14:	4806      	ldr	r0, [pc, #24]	; (8009f30 <HAL_CRC_Init+0x16c>)
 8009f16:	f7fb fe52 	bl	8005bbe <assert_failed>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2201      	movs	r2, #1
 8009f1e:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8009f20:	2300      	movs	r3, #0
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3708      	adds	r7, #8
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bd80      	pop	{r7, pc}
 8009f2a:	bf00      	nop
 8009f2c:	40023000 	.word	0x40023000
 8009f30:	080342c4 	.word	0x080342c4
 8009f34:	04c11db7 	.word	0x04c11db7

08009f38 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b086      	sub	sp, #24
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	60f8      	str	r0, [r7, #12]
 8009f40:	60b9      	str	r1, [r7, #8]
 8009f42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f44:	2300      	movs	r3, #0
 8009f46:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8009f48:	231f      	movs	r3, #31
 8009f4a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d00c      	beq.n	8009f6c <HAL_CRCEx_Polynomial_Set+0x34>
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2b08      	cmp	r3, #8
 8009f56:	d009      	beq.n	8009f6c <HAL_CRCEx_Polynomial_Set+0x34>
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2b10      	cmp	r3, #16
 8009f5c:	d006      	beq.n	8009f6c <HAL_CRCEx_Polynomial_Set+0x34>
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2b18      	cmp	r3, #24
 8009f62:	d003      	beq.n	8009f6c <HAL_CRCEx_Polynomial_Set+0x34>
 8009f64:	215f      	movs	r1, #95	; 0x5f
 8009f66:	483e      	ldr	r0, [pc, #248]	; (800a060 <HAL_CRCEx_Polynomial_Set+0x128>)
 8009f68:	f7fb fe29 	bl	8005bbe <assert_failed>
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8009f6c:	bf00      	nop
 8009f6e:	693b      	ldr	r3, [r7, #16]
 8009f70:	1e5a      	subs	r2, r3, #1
 8009f72:	613a      	str	r2, [r7, #16]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d009      	beq.n	8009f8c <HAL_CRCEx_Polynomial_Set+0x54>
 8009f78:	693b      	ldr	r3, [r7, #16]
 8009f7a:	f003 031f 	and.w	r3, r3, #31
 8009f7e:	68ba      	ldr	r2, [r7, #8]
 8009f80:	fa22 f303 	lsr.w	r3, r2, r3
 8009f84:	f003 0301 	and.w	r3, r3, #1
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d0f0      	beq.n	8009f6e <HAL_CRCEx_Polynomial_Set+0x36>
  {
  }

  switch (PolyLength)
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2b18      	cmp	r3, #24
 8009f90:	d846      	bhi.n	800a020 <HAL_CRCEx_Polynomial_Set+0xe8>
 8009f92:	a201      	add	r2, pc, #4	; (adr r2, 8009f98 <HAL_CRCEx_Polynomial_Set+0x60>)
 8009f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f98:	0800a027 	.word	0x0800a027
 8009f9c:	0800a021 	.word	0x0800a021
 8009fa0:	0800a021 	.word	0x0800a021
 8009fa4:	0800a021 	.word	0x0800a021
 8009fa8:	0800a021 	.word	0x0800a021
 8009fac:	0800a021 	.word	0x0800a021
 8009fb0:	0800a021 	.word	0x0800a021
 8009fb4:	0800a021 	.word	0x0800a021
 8009fb8:	0800a015 	.word	0x0800a015
 8009fbc:	0800a021 	.word	0x0800a021
 8009fc0:	0800a021 	.word	0x0800a021
 8009fc4:	0800a021 	.word	0x0800a021
 8009fc8:	0800a021 	.word	0x0800a021
 8009fcc:	0800a021 	.word	0x0800a021
 8009fd0:	0800a021 	.word	0x0800a021
 8009fd4:	0800a021 	.word	0x0800a021
 8009fd8:	0800a009 	.word	0x0800a009
 8009fdc:	0800a021 	.word	0x0800a021
 8009fe0:	0800a021 	.word	0x0800a021
 8009fe4:	0800a021 	.word	0x0800a021
 8009fe8:	0800a021 	.word	0x0800a021
 8009fec:	0800a021 	.word	0x0800a021
 8009ff0:	0800a021 	.word	0x0800a021
 8009ff4:	0800a021 	.word	0x0800a021
 8009ff8:	08009ffd 	.word	0x08009ffd
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8009ffc:	693b      	ldr	r3, [r7, #16]
 8009ffe:	2b06      	cmp	r3, #6
 800a000:	d913      	bls.n	800a02a <HAL_CRCEx_Polynomial_Set+0xf2>
      {
        status =   HAL_ERROR;
 800a002:	2301      	movs	r3, #1
 800a004:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800a006:	e010      	b.n	800a02a <HAL_CRCEx_Polynomial_Set+0xf2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	2b07      	cmp	r3, #7
 800a00c:	d90f      	bls.n	800a02e <HAL_CRCEx_Polynomial_Set+0xf6>
      {
        status =   HAL_ERROR;
 800a00e:	2301      	movs	r3, #1
 800a010:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800a012:	e00c      	b.n	800a02e <HAL_CRCEx_Polynomial_Set+0xf6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 800a014:	693b      	ldr	r3, [r7, #16]
 800a016:	2b0f      	cmp	r3, #15
 800a018:	d90b      	bls.n	800a032 <HAL_CRCEx_Polynomial_Set+0xfa>
      {
        status =   HAL_ERROR;
 800a01a:	2301      	movs	r3, #1
 800a01c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800a01e:	e008      	b.n	800a032 <HAL_CRCEx_Polynomial_Set+0xfa>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 800a020:	2301      	movs	r3, #1
 800a022:	75fb      	strb	r3, [r7, #23]
      break;
 800a024:	e006      	b.n	800a034 <HAL_CRCEx_Polynomial_Set+0xfc>
      break;
 800a026:	bf00      	nop
 800a028:	e004      	b.n	800a034 <HAL_CRCEx_Polynomial_Set+0xfc>
      break;
 800a02a:	bf00      	nop
 800a02c:	e002      	b.n	800a034 <HAL_CRCEx_Polynomial_Set+0xfc>
      break;
 800a02e:	bf00      	nop
 800a030:	e000      	b.n	800a034 <HAL_CRCEx_Polynomial_Set+0xfc>
      break;
 800a032:	bf00      	nop
  }
  if (status == HAL_OK)
 800a034:	7dfb      	ldrb	r3, [r7, #23]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d10d      	bne.n	800a056 <HAL_CRCEx_Polynomial_Set+0x11e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	68ba      	ldr	r2, [r7, #8]
 800a040:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	689b      	ldr	r3, [r3, #8]
 800a048:	f023 0118 	bic.w	r1, r3, #24
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	687a      	ldr	r2, [r7, #4]
 800a052:	430a      	orrs	r2, r1
 800a054:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800a056:	7dfb      	ldrb	r3, [r7, #23]
}
 800a058:	4618      	mov	r0, r3
 800a05a:	3718      	adds	r7, #24
 800a05c:	46bd      	mov	sp, r7
 800a05e:	bd80      	pop	{r7, pc}
 800a060:	080342fc 	.word	0x080342fc

0800a064 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b086      	sub	sp, #24
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
 800a06c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800a06e:	2300      	movs	r3, #0
 800a070:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a078:	d017      	beq.n	800a0aa <HAL_GPIO_Init+0x46>
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	4a36      	ldr	r2, [pc, #216]	; (800a158 <HAL_GPIO_Init+0xf4>)
 800a07e:	4293      	cmp	r3, r2
 800a080:	d013      	beq.n	800a0aa <HAL_GPIO_Init+0x46>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	4a35      	ldr	r2, [pc, #212]	; (800a15c <HAL_GPIO_Init+0xf8>)
 800a086:	4293      	cmp	r3, r2
 800a088:	d00f      	beq.n	800a0aa <HAL_GPIO_Init+0x46>
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	4a34      	ldr	r2, [pc, #208]	; (800a160 <HAL_GPIO_Init+0xfc>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d00b      	beq.n	800a0aa <HAL_GPIO_Init+0x46>
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	4a33      	ldr	r2, [pc, #204]	; (800a164 <HAL_GPIO_Init+0x100>)
 800a096:	4293      	cmp	r3, r2
 800a098:	d007      	beq.n	800a0aa <HAL_GPIO_Init+0x46>
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	4a32      	ldr	r2, [pc, #200]	; (800a168 <HAL_GPIO_Init+0x104>)
 800a09e:	4293      	cmp	r3, r2
 800a0a0:	d003      	beq.n	800a0aa <HAL_GPIO_Init+0x46>
 800a0a2:	21b2      	movs	r1, #178	; 0xb2
 800a0a4:	4831      	ldr	r0, [pc, #196]	; (800a16c <HAL_GPIO_Init+0x108>)
 800a0a6:	f7fb fd8a 	bl	8005bbe <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d005      	beq.n	800a0c0 <HAL_GPIO_Init+0x5c>
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	0c1b      	lsrs	r3, r3, #16
 800a0ba:	041b      	lsls	r3, r3, #16
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d003      	beq.n	800a0c8 <HAL_GPIO_Init+0x64>
 800a0c0:	21b3      	movs	r1, #179	; 0xb3
 800a0c2:	482a      	ldr	r0, [pc, #168]	; (800a16c <HAL_GPIO_Init+0x108>)
 800a0c4:	f7fb fd7b 	bl	8005bbe <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	685b      	ldr	r3, [r3, #4]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	f000 8200 	beq.w	800a4d2 <HAL_GPIO_Init+0x46e>
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	685b      	ldr	r3, [r3, #4]
 800a0d6:	2b01      	cmp	r3, #1
 800a0d8:	f000 81fb 	beq.w	800a4d2 <HAL_GPIO_Init+0x46e>
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	685b      	ldr	r3, [r3, #4]
 800a0e0:	2b11      	cmp	r3, #17
 800a0e2:	f000 81f6 	beq.w	800a4d2 <HAL_GPIO_Init+0x46e>
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	685b      	ldr	r3, [r3, #4]
 800a0ea:	2b02      	cmp	r3, #2
 800a0ec:	f000 81f1 	beq.w	800a4d2 <HAL_GPIO_Init+0x46e>
 800a0f0:	683b      	ldr	r3, [r7, #0]
 800a0f2:	685b      	ldr	r3, [r3, #4]
 800a0f4:	2b12      	cmp	r3, #18
 800a0f6:	f000 81ec 	beq.w	800a4d2 <HAL_GPIO_Init+0x46e>
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	685b      	ldr	r3, [r3, #4]
 800a0fe:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 800a102:	f000 81e6 	beq.w	800a4d2 <HAL_GPIO_Init+0x46e>
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	685b      	ldr	r3, [r3, #4]
 800a10a:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 800a10e:	f000 81e0 	beq.w	800a4d2 <HAL_GPIO_Init+0x46e>
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	685b      	ldr	r3, [r3, #4]
 800a116:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 800a11a:	f000 81da 	beq.w	800a4d2 <HAL_GPIO_Init+0x46e>
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	685b      	ldr	r3, [r3, #4]
 800a122:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 800a126:	f000 81d4 	beq.w	800a4d2 <HAL_GPIO_Init+0x46e>
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	685b      	ldr	r3, [r3, #4]
 800a12e:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 800a132:	f000 81ce 	beq.w	800a4d2 <HAL_GPIO_Init+0x46e>
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	685b      	ldr	r3, [r3, #4]
 800a13a:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 800a13e:	f000 81c8 	beq.w	800a4d2 <HAL_GPIO_Init+0x46e>
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	685b      	ldr	r3, [r3, #4]
 800a146:	2b03      	cmp	r3, #3
 800a148:	f000 81c3 	beq.w	800a4d2 <HAL_GPIO_Init+0x46e>
 800a14c:	21b4      	movs	r1, #180	; 0xb4
 800a14e:	4807      	ldr	r0, [pc, #28]	; (800a16c <HAL_GPIO_Init+0x108>)
 800a150:	f7fb fd35 	bl	8005bbe <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a154:	e1bd      	b.n	800a4d2 <HAL_GPIO_Init+0x46e>
 800a156:	bf00      	nop
 800a158:	48000400 	.word	0x48000400
 800a15c:	48000800 	.word	0x48000800
 800a160:	48000c00 	.word	0x48000c00
 800a164:	48001000 	.word	0x48001000
 800a168:	48001400 	.word	0x48001400
 800a16c:	08034338 	.word	0x08034338
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	681a      	ldr	r2, [r3, #0]
 800a174:	2101      	movs	r1, #1
 800a176:	697b      	ldr	r3, [r7, #20]
 800a178:	fa01 f303 	lsl.w	r3, r1, r3
 800a17c:	4013      	ands	r3, r2
 800a17e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	2b00      	cmp	r3, #0
 800a184:	f000 81a2 	beq.w	800a4cc <HAL_GPIO_Init+0x468>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	685b      	ldr	r3, [r3, #4]
 800a18c:	f003 0303 	and.w	r3, r3, #3
 800a190:	2b01      	cmp	r3, #1
 800a192:	d005      	beq.n	800a1a0 <HAL_GPIO_Init+0x13c>
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	685b      	ldr	r3, [r3, #4]
 800a198:	f003 0303 	and.w	r3, r3, #3
 800a19c:	2b02      	cmp	r3, #2
 800a19e:	d140      	bne.n	800a222 <HAL_GPIO_Init+0x1be>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	68db      	ldr	r3, [r3, #12]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d00b      	beq.n	800a1c0 <HAL_GPIO_Init+0x15c>
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	68db      	ldr	r3, [r3, #12]
 800a1ac:	2b01      	cmp	r3, #1
 800a1ae:	d007      	beq.n	800a1c0 <HAL_GPIO_Init+0x15c>
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	68db      	ldr	r3, [r3, #12]
 800a1b4:	2b03      	cmp	r3, #3
 800a1b6:	d003      	beq.n	800a1c0 <HAL_GPIO_Init+0x15c>
 800a1b8:	21c3      	movs	r1, #195	; 0xc3
 800a1ba:	488a      	ldr	r0, [pc, #552]	; (800a3e4 <HAL_GPIO_Init+0x380>)
 800a1bc:	f7fb fcff 	bl	8005bbe <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	689b      	ldr	r3, [r3, #8]
 800a1c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800a1c6:	697b      	ldr	r3, [r7, #20]
 800a1c8:	005b      	lsls	r3, r3, #1
 800a1ca:	2203      	movs	r2, #3
 800a1cc:	fa02 f303 	lsl.w	r3, r2, r3
 800a1d0:	43db      	mvns	r3, r3
 800a1d2:	693a      	ldr	r2, [r7, #16]
 800a1d4:	4013      	ands	r3, r2
 800a1d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	68da      	ldr	r2, [r3, #12]
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	005b      	lsls	r3, r3, #1
 800a1e0:	fa02 f303 	lsl.w	r3, r2, r3
 800a1e4:	693a      	ldr	r2, [r7, #16]
 800a1e6:	4313      	orrs	r3, r2
 800a1e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	693a      	ldr	r2, [r7, #16]
 800a1ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	685b      	ldr	r3, [r3, #4]
 800a1f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800a1f6:	2201      	movs	r2, #1
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a1fe:	43db      	mvns	r3, r3
 800a200:	693a      	ldr	r2, [r7, #16]
 800a202:	4013      	ands	r3, r2
 800a204:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	685b      	ldr	r3, [r3, #4]
 800a20a:	091b      	lsrs	r3, r3, #4
 800a20c:	f003 0201 	and.w	r2, r3, #1
 800a210:	697b      	ldr	r3, [r7, #20]
 800a212:	fa02 f303 	lsl.w	r3, r2, r3
 800a216:	693a      	ldr	r2, [r7, #16]
 800a218:	4313      	orrs	r3, r2
 800a21a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	693a      	ldr	r2, [r7, #16]
 800a220:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	685b      	ldr	r3, [r3, #4]
 800a226:	f003 0303 	and.w	r3, r3, #3
 800a22a:	2b03      	cmp	r3, #3
 800a22c:	d027      	beq.n	800a27e <HAL_GPIO_Init+0x21a>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	689b      	ldr	r3, [r3, #8]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d00b      	beq.n	800a24e <HAL_GPIO_Init+0x1ea>
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	689b      	ldr	r3, [r3, #8]
 800a23a:	2b01      	cmp	r3, #1
 800a23c:	d007      	beq.n	800a24e <HAL_GPIO_Init+0x1ea>
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	689b      	ldr	r3, [r3, #8]
 800a242:	2b02      	cmp	r3, #2
 800a244:	d003      	beq.n	800a24e <HAL_GPIO_Init+0x1ea>
 800a246:	21d4      	movs	r1, #212	; 0xd4
 800a248:	4866      	ldr	r0, [pc, #408]	; (800a3e4 <HAL_GPIO_Init+0x380>)
 800a24a:	f7fb fcb8 	bl	8005bbe <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	68db      	ldr	r3, [r3, #12]
 800a252:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	005b      	lsls	r3, r3, #1
 800a258:	2203      	movs	r2, #3
 800a25a:	fa02 f303 	lsl.w	r3, r2, r3
 800a25e:	43db      	mvns	r3, r3
 800a260:	693a      	ldr	r2, [r7, #16]
 800a262:	4013      	ands	r3, r2
 800a264:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	689a      	ldr	r2, [r3, #8]
 800a26a:	697b      	ldr	r3, [r7, #20]
 800a26c:	005b      	lsls	r3, r3, #1
 800a26e:	fa02 f303 	lsl.w	r3, r2, r3
 800a272:	693a      	ldr	r2, [r7, #16]
 800a274:	4313      	orrs	r3, r2
 800a276:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	693a      	ldr	r2, [r7, #16]
 800a27c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	685b      	ldr	r3, [r3, #4]
 800a282:	f003 0303 	and.w	r3, r3, #3
 800a286:	2b02      	cmp	r3, #2
 800a288:	d14f      	bne.n	800a32a <HAL_GPIO_Init+0x2c6>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a290:	d017      	beq.n	800a2c2 <HAL_GPIO_Init+0x25e>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	4a54      	ldr	r2, [pc, #336]	; (800a3e8 <HAL_GPIO_Init+0x384>)
 800a296:	4293      	cmp	r3, r2
 800a298:	d013      	beq.n	800a2c2 <HAL_GPIO_Init+0x25e>
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	4a53      	ldr	r2, [pc, #332]	; (800a3ec <HAL_GPIO_Init+0x388>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d00f      	beq.n	800a2c2 <HAL_GPIO_Init+0x25e>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	4a52      	ldr	r2, [pc, #328]	; (800a3f0 <HAL_GPIO_Init+0x38c>)
 800a2a6:	4293      	cmp	r3, r2
 800a2a8:	d00b      	beq.n	800a2c2 <HAL_GPIO_Init+0x25e>
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	4a51      	ldr	r2, [pc, #324]	; (800a3f4 <HAL_GPIO_Init+0x390>)
 800a2ae:	4293      	cmp	r3, r2
 800a2b0:	d007      	beq.n	800a2c2 <HAL_GPIO_Init+0x25e>
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	4a50      	ldr	r2, [pc, #320]	; (800a3f8 <HAL_GPIO_Init+0x394>)
 800a2b6:	4293      	cmp	r3, r2
 800a2b8:	d003      	beq.n	800a2c2 <HAL_GPIO_Init+0x25e>
 800a2ba:	21e2      	movs	r1, #226	; 0xe2
 800a2bc:	4849      	ldr	r0, [pc, #292]	; (800a3e4 <HAL_GPIO_Init+0x380>)
 800a2be:	f7fb fc7e 	bl	8005bbe <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	691b      	ldr	r3, [r3, #16]
 800a2c6:	2b0c      	cmp	r3, #12
 800a2c8:	d90b      	bls.n	800a2e2 <HAL_GPIO_Init+0x27e>
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	691b      	ldr	r3, [r3, #16]
 800a2ce:	2b0e      	cmp	r3, #14
 800a2d0:	d007      	beq.n	800a2e2 <HAL_GPIO_Init+0x27e>
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	691b      	ldr	r3, [r3, #16]
 800a2d6:	2b0f      	cmp	r3, #15
 800a2d8:	d003      	beq.n	800a2e2 <HAL_GPIO_Init+0x27e>
 800a2da:	21e3      	movs	r1, #227	; 0xe3
 800a2dc:	4841      	ldr	r0, [pc, #260]	; (800a3e4 <HAL_GPIO_Init+0x380>)
 800a2de:	f7fb fc6e 	bl	8005bbe <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800a2e2:	697b      	ldr	r3, [r7, #20]
 800a2e4:	08da      	lsrs	r2, r3, #3
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	3208      	adds	r2, #8
 800a2ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800a2f0:	697b      	ldr	r3, [r7, #20]
 800a2f2:	f003 0307 	and.w	r3, r3, #7
 800a2f6:	009b      	lsls	r3, r3, #2
 800a2f8:	220f      	movs	r2, #15
 800a2fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a2fe:	43db      	mvns	r3, r3
 800a300:	693a      	ldr	r2, [r7, #16]
 800a302:	4013      	ands	r3, r2
 800a304:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	691a      	ldr	r2, [r3, #16]
 800a30a:	697b      	ldr	r3, [r7, #20]
 800a30c:	f003 0307 	and.w	r3, r3, #7
 800a310:	009b      	lsls	r3, r3, #2
 800a312:	fa02 f303 	lsl.w	r3, r2, r3
 800a316:	693a      	ldr	r2, [r7, #16]
 800a318:	4313      	orrs	r3, r2
 800a31a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800a31c:	697b      	ldr	r3, [r7, #20]
 800a31e:	08da      	lsrs	r2, r3, #3
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	3208      	adds	r2, #8
 800a324:	6939      	ldr	r1, [r7, #16]
 800a326:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800a330:	697b      	ldr	r3, [r7, #20]
 800a332:	005b      	lsls	r3, r3, #1
 800a334:	2203      	movs	r2, #3
 800a336:	fa02 f303 	lsl.w	r3, r2, r3
 800a33a:	43db      	mvns	r3, r3
 800a33c:	693a      	ldr	r2, [r7, #16]
 800a33e:	4013      	ands	r3, r2
 800a340:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	685b      	ldr	r3, [r3, #4]
 800a346:	f003 0203 	and.w	r2, r3, #3
 800a34a:	697b      	ldr	r3, [r7, #20]
 800a34c:	005b      	lsls	r3, r3, #1
 800a34e:	fa02 f303 	lsl.w	r3, r2, r3
 800a352:	693a      	ldr	r2, [r7, #16]
 800a354:	4313      	orrs	r3, r2
 800a356:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	693a      	ldr	r2, [r7, #16]
 800a35c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	685b      	ldr	r3, [r3, #4]
 800a362:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a366:	2b00      	cmp	r3, #0
 800a368:	f000 80b0 	beq.w	800a4cc <HAL_GPIO_Init+0x468>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a36c:	4b23      	ldr	r3, [pc, #140]	; (800a3fc <HAL_GPIO_Init+0x398>)
 800a36e:	699b      	ldr	r3, [r3, #24]
 800a370:	4a22      	ldr	r2, [pc, #136]	; (800a3fc <HAL_GPIO_Init+0x398>)
 800a372:	f043 0301 	orr.w	r3, r3, #1
 800a376:	6193      	str	r3, [r2, #24]
 800a378:	4b20      	ldr	r3, [pc, #128]	; (800a3fc <HAL_GPIO_Init+0x398>)
 800a37a:	699b      	ldr	r3, [r3, #24]
 800a37c:	f003 0301 	and.w	r3, r3, #1
 800a380:	60bb      	str	r3, [r7, #8]
 800a382:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800a384:	4a1e      	ldr	r2, [pc, #120]	; (800a400 <HAL_GPIO_Init+0x39c>)
 800a386:	697b      	ldr	r3, [r7, #20]
 800a388:	089b      	lsrs	r3, r3, #2
 800a38a:	3302      	adds	r3, #2
 800a38c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a390:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	f003 0303 	and.w	r3, r3, #3
 800a398:	009b      	lsls	r3, r3, #2
 800a39a:	220f      	movs	r2, #15
 800a39c:	fa02 f303 	lsl.w	r3, r2, r3
 800a3a0:	43db      	mvns	r3, r3
 800a3a2:	693a      	ldr	r2, [r7, #16]
 800a3a4:	4013      	ands	r3, r2
 800a3a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a3ae:	d029      	beq.n	800a404 <HAL_GPIO_Init+0x3a0>
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	4a0d      	ldr	r2, [pc, #52]	; (800a3e8 <HAL_GPIO_Init+0x384>)
 800a3b4:	4293      	cmp	r3, r2
 800a3b6:	d013      	beq.n	800a3e0 <HAL_GPIO_Init+0x37c>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	4a0c      	ldr	r2, [pc, #48]	; (800a3ec <HAL_GPIO_Init+0x388>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d00d      	beq.n	800a3dc <HAL_GPIO_Init+0x378>
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	4a0b      	ldr	r2, [pc, #44]	; (800a3f0 <HAL_GPIO_Init+0x38c>)
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	d007      	beq.n	800a3d8 <HAL_GPIO_Init+0x374>
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	4a0a      	ldr	r2, [pc, #40]	; (800a3f4 <HAL_GPIO_Init+0x390>)
 800a3cc:	4293      	cmp	r3, r2
 800a3ce:	d101      	bne.n	800a3d4 <HAL_GPIO_Init+0x370>
 800a3d0:	2304      	movs	r3, #4
 800a3d2:	e018      	b.n	800a406 <HAL_GPIO_Init+0x3a2>
 800a3d4:	2305      	movs	r3, #5
 800a3d6:	e016      	b.n	800a406 <HAL_GPIO_Init+0x3a2>
 800a3d8:	2303      	movs	r3, #3
 800a3da:	e014      	b.n	800a406 <HAL_GPIO_Init+0x3a2>
 800a3dc:	2302      	movs	r3, #2
 800a3de:	e012      	b.n	800a406 <HAL_GPIO_Init+0x3a2>
 800a3e0:	2301      	movs	r3, #1
 800a3e2:	e010      	b.n	800a406 <HAL_GPIO_Init+0x3a2>
 800a3e4:	08034338 	.word	0x08034338
 800a3e8:	48000400 	.word	0x48000400
 800a3ec:	48000800 	.word	0x48000800
 800a3f0:	48000c00 	.word	0x48000c00
 800a3f4:	48001000 	.word	0x48001000
 800a3f8:	48001400 	.word	0x48001400
 800a3fc:	40021000 	.word	0x40021000
 800a400:	40010000 	.word	0x40010000
 800a404:	2300      	movs	r3, #0
 800a406:	697a      	ldr	r2, [r7, #20]
 800a408:	f002 0203 	and.w	r2, r2, #3
 800a40c:	0092      	lsls	r2, r2, #2
 800a40e:	4093      	lsls	r3, r2
 800a410:	693a      	ldr	r2, [r7, #16]
 800a412:	4313      	orrs	r3, r2
 800a414:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800a416:	4935      	ldr	r1, [pc, #212]	; (800a4ec <HAL_GPIO_Init+0x488>)
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	089b      	lsrs	r3, r3, #2
 800a41c:	3302      	adds	r3, #2
 800a41e:	693a      	ldr	r2, [r7, #16]
 800a420:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800a424:	4b32      	ldr	r3, [pc, #200]	; (800a4f0 <HAL_GPIO_Init+0x48c>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	43db      	mvns	r3, r3
 800a42e:	693a      	ldr	r2, [r7, #16]
 800a430:	4013      	ands	r3, r2
 800a432:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d003      	beq.n	800a448 <HAL_GPIO_Init+0x3e4>
        {
          temp |= iocurrent;
 800a440:	693a      	ldr	r2, [r7, #16]
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	4313      	orrs	r3, r2
 800a446:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800a448:	4a29      	ldr	r2, [pc, #164]	; (800a4f0 <HAL_GPIO_Init+0x48c>)
 800a44a:	693b      	ldr	r3, [r7, #16]
 800a44c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800a44e:	4b28      	ldr	r3, [pc, #160]	; (800a4f0 <HAL_GPIO_Init+0x48c>)
 800a450:	685b      	ldr	r3, [r3, #4]
 800a452:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	43db      	mvns	r3, r3
 800a458:	693a      	ldr	r2, [r7, #16]
 800a45a:	4013      	ands	r3, r2
 800a45c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a466:	2b00      	cmp	r3, #0
 800a468:	d003      	beq.n	800a472 <HAL_GPIO_Init+0x40e>
        {
          temp |= iocurrent;
 800a46a:	693a      	ldr	r2, [r7, #16]
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	4313      	orrs	r3, r2
 800a470:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800a472:	4a1f      	ldr	r2, [pc, #124]	; (800a4f0 <HAL_GPIO_Init+0x48c>)
 800a474:	693b      	ldr	r3, [r7, #16]
 800a476:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800a478:	4b1d      	ldr	r3, [pc, #116]	; (800a4f0 <HAL_GPIO_Init+0x48c>)
 800a47a:	689b      	ldr	r3, [r3, #8]
 800a47c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	43db      	mvns	r3, r3
 800a482:	693a      	ldr	r2, [r7, #16]
 800a484:	4013      	ands	r3, r2
 800a486:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	685b      	ldr	r3, [r3, #4]
 800a48c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a490:	2b00      	cmp	r3, #0
 800a492:	d003      	beq.n	800a49c <HAL_GPIO_Init+0x438>
        {
          temp |= iocurrent;
 800a494:	693a      	ldr	r2, [r7, #16]
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	4313      	orrs	r3, r2
 800a49a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800a49c:	4a14      	ldr	r2, [pc, #80]	; (800a4f0 <HAL_GPIO_Init+0x48c>)
 800a49e:	693b      	ldr	r3, [r7, #16]
 800a4a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800a4a2:	4b13      	ldr	r3, [pc, #76]	; (800a4f0 <HAL_GPIO_Init+0x48c>)
 800a4a4:	68db      	ldr	r3, [r3, #12]
 800a4a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	43db      	mvns	r3, r3
 800a4ac:	693a      	ldr	r2, [r7, #16]
 800a4ae:	4013      	ands	r3, r2
 800a4b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800a4b2:	683b      	ldr	r3, [r7, #0]
 800a4b4:	685b      	ldr	r3, [r3, #4]
 800a4b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d003      	beq.n	800a4c6 <HAL_GPIO_Init+0x462>
        {
          temp |= iocurrent;
 800a4be:	693a      	ldr	r2, [r7, #16]
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	4313      	orrs	r3, r2
 800a4c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800a4c6:	4a0a      	ldr	r2, [pc, #40]	; (800a4f0 <HAL_GPIO_Init+0x48c>)
 800a4c8:	693b      	ldr	r3, [r7, #16]
 800a4ca:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800a4cc:	697b      	ldr	r3, [r7, #20]
 800a4ce:	3301      	adds	r3, #1
 800a4d0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	681a      	ldr	r2, [r3, #0]
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	fa22 f303 	lsr.w	r3, r2, r3
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	f47f ae47 	bne.w	800a170 <HAL_GPIO_Init+0x10c>
  }
}
 800a4e2:	bf00      	nop
 800a4e4:	bf00      	nop
 800a4e6:	3718      	adds	r7, #24
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}
 800a4ec:	40010000 	.word	0x40010000
 800a4f0:	40010400 	.word	0x40010400

0800a4f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b082      	sub	sp, #8
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
 800a4fc:	460b      	mov	r3, r1
 800a4fe:	807b      	strh	r3, [r7, #2]
 800a500:	4613      	mov	r3, r2
 800a502:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800a504:	887b      	ldrh	r3, [r7, #2]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d004      	beq.n	800a514 <HAL_GPIO_WritePin+0x20>
 800a50a:	887b      	ldrh	r3, [r7, #2]
 800a50c:	0c1b      	lsrs	r3, r3, #16
 800a50e:	041b      	lsls	r3, r3, #16
 800a510:	2b00      	cmp	r3, #0
 800a512:	d004      	beq.n	800a51e <HAL_GPIO_WritePin+0x2a>
 800a514:	f44f 71d2 	mov.w	r1, #420	; 0x1a4
 800a518:	480d      	ldr	r0, [pc, #52]	; (800a550 <HAL_GPIO_WritePin+0x5c>)
 800a51a:	f7fb fb50 	bl	8005bbe <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800a51e:	787b      	ldrb	r3, [r7, #1]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d007      	beq.n	800a534 <HAL_GPIO_WritePin+0x40>
 800a524:	787b      	ldrb	r3, [r7, #1]
 800a526:	2b01      	cmp	r3, #1
 800a528:	d004      	beq.n	800a534 <HAL_GPIO_WritePin+0x40>
 800a52a:	f240 11a5 	movw	r1, #421	; 0x1a5
 800a52e:	4808      	ldr	r0, [pc, #32]	; (800a550 <HAL_GPIO_WritePin+0x5c>)
 800a530:	f7fb fb45 	bl	8005bbe <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 800a534:	787b      	ldrb	r3, [r7, #1]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d003      	beq.n	800a542 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a53a:	887a      	ldrh	r2, [r7, #2]
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a540:	e002      	b.n	800a548 <HAL_GPIO_WritePin+0x54>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a542:	887a      	ldrh	r2, [r7, #2]
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a548:	bf00      	nop
 800a54a:	3708      	adds	r7, #8
 800a54c:	46bd      	mov	sp, r7
 800a54e:	bd80      	pop	{r7, pc}
 800a550:	08034338 	.word	0x08034338

0800a554 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b082      	sub	sp, #8
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d101      	bne.n	800a566 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a562:	2301      	movs	r3, #1
 800a564:	e0ff      	b.n	800a766 <HAL_I2C_Init+0x212>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	4a81      	ldr	r2, [pc, #516]	; (800a770 <HAL_I2C_Init+0x21c>)
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d009      	beq.n	800a584 <HAL_I2C_Init+0x30>
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	4a7f      	ldr	r2, [pc, #508]	; (800a774 <HAL_I2C_Init+0x220>)
 800a576:	4293      	cmp	r3, r2
 800a578:	d004      	beq.n	800a584 <HAL_I2C_Init+0x30>
 800a57a:	f240 2113 	movw	r1, #531	; 0x213
 800a57e:	487e      	ldr	r0, [pc, #504]	; (800a778 <HAL_I2C_Init+0x224>)
 800a580:	f7fb fb1d 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	689b      	ldr	r3, [r3, #8]
 800a588:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a58c:	d304      	bcc.n	800a598 <HAL_I2C_Init+0x44>
 800a58e:	f44f 7105 	mov.w	r1, #532	; 0x214
 800a592:	4879      	ldr	r0, [pc, #484]	; (800a778 <HAL_I2C_Init+0x224>)
 800a594:	f7fb fb13 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	68db      	ldr	r3, [r3, #12]
 800a59c:	2b01      	cmp	r3, #1
 800a59e:	d008      	beq.n	800a5b2 <HAL_I2C_Init+0x5e>
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	68db      	ldr	r3, [r3, #12]
 800a5a4:	2b02      	cmp	r3, #2
 800a5a6:	d004      	beq.n	800a5b2 <HAL_I2C_Init+0x5e>
 800a5a8:	f240 2115 	movw	r1, #533	; 0x215
 800a5ac:	4872      	ldr	r0, [pc, #456]	; (800a778 <HAL_I2C_Init+0x224>)
 800a5ae:	f7fb fb06 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	691b      	ldr	r3, [r3, #16]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d009      	beq.n	800a5ce <HAL_I2C_Init+0x7a>
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	691b      	ldr	r3, [r3, #16]
 800a5be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a5c2:	d004      	beq.n	800a5ce <HAL_I2C_Init+0x7a>
 800a5c4:	f240 2116 	movw	r1, #534	; 0x216
 800a5c8:	486b      	ldr	r0, [pc, #428]	; (800a778 <HAL_I2C_Init+0x224>)
 800a5ca:	f7fb faf8 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	695b      	ldr	r3, [r3, #20]
 800a5d2:	2bff      	cmp	r3, #255	; 0xff
 800a5d4:	d904      	bls.n	800a5e0 <HAL_I2C_Init+0x8c>
 800a5d6:	f240 2117 	movw	r1, #535	; 0x217
 800a5da:	4867      	ldr	r0, [pc, #412]	; (800a778 <HAL_I2C_Init+0x224>)
 800a5dc:	f7fb faef 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	699b      	ldr	r3, [r3, #24]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d020      	beq.n	800a62a <HAL_I2C_Init+0xd6>
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	699b      	ldr	r3, [r3, #24]
 800a5ec:	2b01      	cmp	r3, #1
 800a5ee:	d01c      	beq.n	800a62a <HAL_I2C_Init+0xd6>
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	699b      	ldr	r3, [r3, #24]
 800a5f4:	2b02      	cmp	r3, #2
 800a5f6:	d018      	beq.n	800a62a <HAL_I2C_Init+0xd6>
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	699b      	ldr	r3, [r3, #24]
 800a5fc:	2b03      	cmp	r3, #3
 800a5fe:	d014      	beq.n	800a62a <HAL_I2C_Init+0xd6>
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	699b      	ldr	r3, [r3, #24]
 800a604:	2b04      	cmp	r3, #4
 800a606:	d010      	beq.n	800a62a <HAL_I2C_Init+0xd6>
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	699b      	ldr	r3, [r3, #24]
 800a60c:	2b05      	cmp	r3, #5
 800a60e:	d00c      	beq.n	800a62a <HAL_I2C_Init+0xd6>
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	699b      	ldr	r3, [r3, #24]
 800a614:	2b06      	cmp	r3, #6
 800a616:	d008      	beq.n	800a62a <HAL_I2C_Init+0xd6>
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	699b      	ldr	r3, [r3, #24]
 800a61c:	2b07      	cmp	r3, #7
 800a61e:	d004      	beq.n	800a62a <HAL_I2C_Init+0xd6>
 800a620:	f44f 7106 	mov.w	r1, #536	; 0x218
 800a624:	4854      	ldr	r0, [pc, #336]	; (800a778 <HAL_I2C_Init+0x224>)
 800a626:	f7fb faca 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	69db      	ldr	r3, [r3, #28]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d009      	beq.n	800a646 <HAL_I2C_Init+0xf2>
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	69db      	ldr	r3, [r3, #28]
 800a636:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a63a:	d004      	beq.n	800a646 <HAL_I2C_Init+0xf2>
 800a63c:	f240 2119 	movw	r1, #537	; 0x219
 800a640:	484d      	ldr	r0, [pc, #308]	; (800a778 <HAL_I2C_Init+0x224>)
 800a642:	f7fb fabc 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6a1b      	ldr	r3, [r3, #32]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d009      	beq.n	800a662 <HAL_I2C_Init+0x10e>
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	6a1b      	ldr	r3, [r3, #32]
 800a652:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a656:	d004      	beq.n	800a662 <HAL_I2C_Init+0x10e>
 800a658:	f240 211a 	movw	r1, #538	; 0x21a
 800a65c:	4846      	ldr	r0, [pc, #280]	; (800a778 <HAL_I2C_Init+0x224>)
 800a65e:	f7fb faae 	bl	8005bbe <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a668:	b2db      	uxtb	r3, r3
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d106      	bne.n	800a67c <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2200      	movs	r2, #0
 800a672:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f7f6 feda 	bl	8001430 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2224      	movs	r2, #36	; 0x24
 800a680:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	681a      	ldr	r2, [r3, #0]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f022 0201 	bic.w	r2, r2, #1
 800a692:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	685a      	ldr	r2, [r3, #4]
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a6a0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	689a      	ldr	r2, [r3, #8]
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a6b0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	68db      	ldr	r3, [r3, #12]
 800a6b6:	2b01      	cmp	r3, #1
 800a6b8:	d107      	bne.n	800a6ca <HAL_I2C_Init+0x176>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	689a      	ldr	r2, [r3, #8]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a6c6:	609a      	str	r2, [r3, #8]
 800a6c8:	e006      	b.n	800a6d8 <HAL_I2C_Init+0x184>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	689a      	ldr	r2, [r3, #8]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800a6d6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	68db      	ldr	r3, [r3, #12]
 800a6dc:	2b02      	cmp	r3, #2
 800a6de:	d104      	bne.n	800a6ea <HAL_I2C_Init+0x196>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a6e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	685b      	ldr	r3, [r3, #4]
 800a6f0:	687a      	ldr	r2, [r7, #4]
 800a6f2:	6812      	ldr	r2, [r2, #0]
 800a6f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a6f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a6fc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	68da      	ldr	r2, [r3, #12]
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a70c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	691a      	ldr	r2, [r3, #16]
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	695b      	ldr	r3, [r3, #20]
 800a716:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	699b      	ldr	r3, [r3, #24]
 800a71e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	430a      	orrs	r2, r1
 800a726:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	69d9      	ldr	r1, [r3, #28]
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	6a1a      	ldr	r2, [r3, #32]
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	430a      	orrs	r2, r1
 800a736:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	681a      	ldr	r2, [r3, #0]
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f042 0201 	orr.w	r2, r2, #1
 800a746:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2200      	movs	r2, #0
 800a74c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2220      	movs	r2, #32
 800a752:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2200      	movs	r2, #0
 800a75a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	2200      	movs	r2, #0
 800a760:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800a764:	2300      	movs	r3, #0
}
 800a766:	4618      	mov	r0, r3
 800a768:	3708      	adds	r7, #8
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}
 800a76e:	bf00      	nop
 800a770:	40005400 	.word	0x40005400
 800a774:	40005800 	.word	0x40005800
 800a778:	08034374 	.word	0x08034374

0800a77c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b082      	sub	sp, #8
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
 800a784:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	4a2d      	ldr	r2, [pc, #180]	; (800a840 <HAL_I2CEx_ConfigAnalogFilter+0xc4>)
 800a78c:	4293      	cmp	r3, r2
 800a78e:	d008      	beq.n	800a7a2 <HAL_I2CEx_ConfigAnalogFilter+0x26>
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	4a2b      	ldr	r2, [pc, #172]	; (800a844 <HAL_I2CEx_ConfigAnalogFilter+0xc8>)
 800a796:	4293      	cmp	r3, r2
 800a798:	d003      	beq.n	800a7a2 <HAL_I2CEx_ConfigAnalogFilter+0x26>
 800a79a:	2164      	movs	r1, #100	; 0x64
 800a79c:	482a      	ldr	r0, [pc, #168]	; (800a848 <HAL_I2CEx_ConfigAnalogFilter+0xcc>)
 800a79e:	f7fb fa0e 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d007      	beq.n	800a7b8 <HAL_I2CEx_ConfigAnalogFilter+0x3c>
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a7ae:	d003      	beq.n	800a7b8 <HAL_I2CEx_ConfigAnalogFilter+0x3c>
 800a7b0:	2165      	movs	r1, #101	; 0x65
 800a7b2:	4825      	ldr	r0, [pc, #148]	; (800a848 <HAL_I2CEx_ConfigAnalogFilter+0xcc>)
 800a7b4:	f7fb fa03 	bl	8005bbe <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a7be:	b2db      	uxtb	r3, r3
 800a7c0:	2b20      	cmp	r3, #32
 800a7c2:	d138      	bne.n	800a836 <HAL_I2CEx_ConfigAnalogFilter+0xba>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a7ca:	2b01      	cmp	r3, #1
 800a7cc:	d101      	bne.n	800a7d2 <HAL_I2CEx_ConfigAnalogFilter+0x56>
 800a7ce:	2302      	movs	r3, #2
 800a7d0:	e032      	b.n	800a838 <HAL_I2CEx_ConfigAnalogFilter+0xbc>
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2201      	movs	r2, #1
 800a7d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2224      	movs	r2, #36	; 0x24
 800a7de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	681a      	ldr	r2, [r3, #0]
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f022 0201 	bic.w	r2, r2, #1
 800a7f0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	681a      	ldr	r2, [r3, #0]
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a800:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	6819      	ldr	r1, [r3, #0]
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	683a      	ldr	r2, [r7, #0]
 800a80e:	430a      	orrs	r2, r1
 800a810:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	681a      	ldr	r2, [r3, #0]
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	f042 0201 	orr.w	r2, r2, #1
 800a820:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2220      	movs	r2, #32
 800a826:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2200      	movs	r2, #0
 800a82e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a832:	2300      	movs	r3, #0
 800a834:	e000      	b.n	800a838 <HAL_I2CEx_ConfigAnalogFilter+0xbc>
  }
  else
  {
    return HAL_BUSY;
 800a836:	2302      	movs	r3, #2
  }
}
 800a838:	4618      	mov	r0, r3
 800a83a:	3708      	adds	r7, #8
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bd80      	pop	{r7, pc}
 800a840:	40005400 	.word	0x40005400
 800a844:	40005800 	.word	0x40005800
 800a848:	080343ac 	.word	0x080343ac

0800a84c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b084      	sub	sp, #16
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	4a2c      	ldr	r2, [pc, #176]	; (800a90c <HAL_I2CEx_ConfigDigitalFilter+0xc0>)
 800a85c:	4293      	cmp	r3, r2
 800a85e:	d008      	beq.n	800a872 <HAL_I2CEx_ConfigDigitalFilter+0x26>
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	4a2a      	ldr	r2, [pc, #168]	; (800a910 <HAL_I2CEx_ConfigDigitalFilter+0xc4>)
 800a866:	4293      	cmp	r3, r2
 800a868:	d003      	beq.n	800a872 <HAL_I2CEx_ConfigDigitalFilter+0x26>
 800a86a:	2192      	movs	r1, #146	; 0x92
 800a86c:	4829      	ldr	r0, [pc, #164]	; (800a914 <HAL_I2CEx_ConfigDigitalFilter+0xc8>)
 800a86e:	f7fb f9a6 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	2b0f      	cmp	r3, #15
 800a876:	d903      	bls.n	800a880 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 800a878:	2193      	movs	r1, #147	; 0x93
 800a87a:	4826      	ldr	r0, [pc, #152]	; (800a914 <HAL_I2CEx_ConfigDigitalFilter+0xc8>)
 800a87c:	f7fb f99f 	bl	8005bbe <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a886:	b2db      	uxtb	r3, r3
 800a888:	2b20      	cmp	r3, #32
 800a88a:	d139      	bne.n	800a900 <HAL_I2CEx_ConfigDigitalFilter+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a892:	2b01      	cmp	r3, #1
 800a894:	d101      	bne.n	800a89a <HAL_I2CEx_ConfigDigitalFilter+0x4e>
 800a896:	2302      	movs	r3, #2
 800a898:	e033      	b.n	800a902 <HAL_I2CEx_ConfigDigitalFilter+0xb6>
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2201      	movs	r2, #1
 800a89e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2224      	movs	r2, #36	; 0x24
 800a8a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	681a      	ldr	r2, [r3, #0]
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	f022 0201 	bic.w	r2, r2, #1
 800a8b8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a8c8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	021b      	lsls	r3, r3, #8
 800a8ce:	68fa      	ldr	r2, [r7, #12]
 800a8d0:	4313      	orrs	r3, r2
 800a8d2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	68fa      	ldr	r2, [r7, #12]
 800a8da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	681a      	ldr	r2, [r3, #0]
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	f042 0201 	orr.w	r2, r2, #1
 800a8ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2220      	movs	r2, #32
 800a8f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	e000      	b.n	800a902 <HAL_I2CEx_ConfigDigitalFilter+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800a900:	2302      	movs	r3, #2
  }
}
 800a902:	4618      	mov	r0, r3
 800a904:	3710      	adds	r7, #16
 800a906:	46bd      	mov	sp, r7
 800a908:	bd80      	pop	{r7, pc}
 800a90a:	bf00      	nop
 800a90c:	40005400 	.word	0x40005400
 800a910:	40005800 	.word	0x40005800
 800a914:	080343ac 	.word	0x080343ac

0800a918 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a91a:	b08b      	sub	sp, #44	; 0x2c
 800a91c:	af06      	add	r7, sp, #24
 800a91e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d101      	bne.n	800a92a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800a926:	2301      	movs	r3, #1
 800a928:	e0d9      	b.n	800aade <HAL_PCD_Init+0x1c6>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	4a6e      	ldr	r2, [pc, #440]	; (800aae8 <HAL_PCD_Init+0x1d0>)
 800a930:	4293      	cmp	r3, r2
 800a932:	d003      	beq.n	800a93c <HAL_PCD_Init+0x24>
 800a934:	2185      	movs	r1, #133	; 0x85
 800a936:	486d      	ldr	r0, [pc, #436]	; (800aaec <HAL_PCD_Init+0x1d4>)
 800a938:	f7fb f941 	bl	8005bbe <assert_failed>

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800a942:	b2db      	uxtb	r3, r3
 800a944:	2b00      	cmp	r3, #0
 800a946:	d106      	bne.n	800a956 <HAL_PCD_Init+0x3e>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2200      	movs	r2, #0
 800a94c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800a950:	6878      	ldr	r0, [r7, #4]
 800a952:	f024 fc6d 	bl	802f230 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2203      	movs	r2, #3
 800a95a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	4618      	mov	r0, r3
 800a964:	f006 fb62 	bl	801102c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a968:	2300      	movs	r3, #0
 800a96a:	73fb      	strb	r3, [r7, #15]
 800a96c:	e04c      	b.n	800aa08 <HAL_PCD_Init+0xf0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800a96e:	7bfb      	ldrb	r3, [r7, #15]
 800a970:	6879      	ldr	r1, [r7, #4]
 800a972:	1c5a      	adds	r2, r3, #1
 800a974:	4613      	mov	r3, r2
 800a976:	009b      	lsls	r3, r3, #2
 800a978:	4413      	add	r3, r2
 800a97a:	00db      	lsls	r3, r3, #3
 800a97c:	440b      	add	r3, r1
 800a97e:	3301      	adds	r3, #1
 800a980:	2201      	movs	r2, #1
 800a982:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800a984:	7bfb      	ldrb	r3, [r7, #15]
 800a986:	6879      	ldr	r1, [r7, #4]
 800a988:	1c5a      	adds	r2, r3, #1
 800a98a:	4613      	mov	r3, r2
 800a98c:	009b      	lsls	r3, r3, #2
 800a98e:	4413      	add	r3, r2
 800a990:	00db      	lsls	r3, r3, #3
 800a992:	440b      	add	r3, r1
 800a994:	7bfa      	ldrb	r2, [r7, #15]
 800a996:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a998:	7bfa      	ldrb	r2, [r7, #15]
 800a99a:	7bfb      	ldrb	r3, [r7, #15]
 800a99c:	b298      	uxth	r0, r3
 800a99e:	6879      	ldr	r1, [r7, #4]
 800a9a0:	4613      	mov	r3, r2
 800a9a2:	009b      	lsls	r3, r3, #2
 800a9a4:	4413      	add	r3, r2
 800a9a6:	00db      	lsls	r3, r3, #3
 800a9a8:	440b      	add	r3, r1
 800a9aa:	3336      	adds	r3, #54	; 0x36
 800a9ac:	4602      	mov	r2, r0
 800a9ae:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a9b0:	7bfb      	ldrb	r3, [r7, #15]
 800a9b2:	6879      	ldr	r1, [r7, #4]
 800a9b4:	1c5a      	adds	r2, r3, #1
 800a9b6:	4613      	mov	r3, r2
 800a9b8:	009b      	lsls	r3, r3, #2
 800a9ba:	4413      	add	r3, r2
 800a9bc:	00db      	lsls	r3, r3, #3
 800a9be:	440b      	add	r3, r1
 800a9c0:	3303      	adds	r3, #3
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800a9c6:	7bfa      	ldrb	r2, [r7, #15]
 800a9c8:	6879      	ldr	r1, [r7, #4]
 800a9ca:	4613      	mov	r3, r2
 800a9cc:	009b      	lsls	r3, r3, #2
 800a9ce:	4413      	add	r3, r2
 800a9d0:	00db      	lsls	r3, r3, #3
 800a9d2:	440b      	add	r3, r1
 800a9d4:	3338      	adds	r3, #56	; 0x38
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a9da:	7bfa      	ldrb	r2, [r7, #15]
 800a9dc:	6879      	ldr	r1, [r7, #4]
 800a9de:	4613      	mov	r3, r2
 800a9e0:	009b      	lsls	r3, r3, #2
 800a9e2:	4413      	add	r3, r2
 800a9e4:	00db      	lsls	r3, r3, #3
 800a9e6:	440b      	add	r3, r1
 800a9e8:	333c      	adds	r3, #60	; 0x3c
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800a9ee:	7bfa      	ldrb	r2, [r7, #15]
 800a9f0:	6879      	ldr	r1, [r7, #4]
 800a9f2:	4613      	mov	r3, r2
 800a9f4:	009b      	lsls	r3, r3, #2
 800a9f6:	4413      	add	r3, r2
 800a9f8:	00db      	lsls	r3, r3, #3
 800a9fa:	440b      	add	r3, r1
 800a9fc:	3340      	adds	r3, #64	; 0x40
 800a9fe:	2200      	movs	r2, #0
 800aa00:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800aa02:	7bfb      	ldrb	r3, [r7, #15]
 800aa04:	3301      	adds	r3, #1
 800aa06:	73fb      	strb	r3, [r7, #15]
 800aa08:	7bfa      	ldrb	r2, [r7, #15]
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	429a      	cmp	r2, r3
 800aa10:	d3ad      	bcc.n	800a96e <HAL_PCD_Init+0x56>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800aa12:	2300      	movs	r3, #0
 800aa14:	73fb      	strb	r3, [r7, #15]
 800aa16:	e044      	b.n	800aaa2 <HAL_PCD_Init+0x18a>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800aa18:	7bfa      	ldrb	r2, [r7, #15]
 800aa1a:	6879      	ldr	r1, [r7, #4]
 800aa1c:	4613      	mov	r3, r2
 800aa1e:	009b      	lsls	r3, r3, #2
 800aa20:	4413      	add	r3, r2
 800aa22:	00db      	lsls	r3, r3, #3
 800aa24:	440b      	add	r3, r1
 800aa26:	f203 1369 	addw	r3, r3, #361	; 0x169
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800aa2e:	7bfa      	ldrb	r2, [r7, #15]
 800aa30:	6879      	ldr	r1, [r7, #4]
 800aa32:	4613      	mov	r3, r2
 800aa34:	009b      	lsls	r3, r3, #2
 800aa36:	4413      	add	r3, r2
 800aa38:	00db      	lsls	r3, r3, #3
 800aa3a:	440b      	add	r3, r1
 800aa3c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800aa40:	7bfa      	ldrb	r2, [r7, #15]
 800aa42:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800aa44:	7bfa      	ldrb	r2, [r7, #15]
 800aa46:	6879      	ldr	r1, [r7, #4]
 800aa48:	4613      	mov	r3, r2
 800aa4a:	009b      	lsls	r3, r3, #2
 800aa4c:	4413      	add	r3, r2
 800aa4e:	00db      	lsls	r3, r3, #3
 800aa50:	440b      	add	r3, r1
 800aa52:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800aa56:	2200      	movs	r2, #0
 800aa58:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800aa5a:	7bfa      	ldrb	r2, [r7, #15]
 800aa5c:	6879      	ldr	r1, [r7, #4]
 800aa5e:	4613      	mov	r3, r2
 800aa60:	009b      	lsls	r3, r3, #2
 800aa62:	4413      	add	r3, r2
 800aa64:	00db      	lsls	r3, r3, #3
 800aa66:	440b      	add	r3, r1
 800aa68:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800aa70:	7bfa      	ldrb	r2, [r7, #15]
 800aa72:	6879      	ldr	r1, [r7, #4]
 800aa74:	4613      	mov	r3, r2
 800aa76:	009b      	lsls	r3, r3, #2
 800aa78:	4413      	add	r3, r2
 800aa7a:	00db      	lsls	r3, r3, #3
 800aa7c:	440b      	add	r3, r1
 800aa7e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800aa82:	2200      	movs	r2, #0
 800aa84:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800aa86:	7bfa      	ldrb	r2, [r7, #15]
 800aa88:	6879      	ldr	r1, [r7, #4]
 800aa8a:	4613      	mov	r3, r2
 800aa8c:	009b      	lsls	r3, r3, #2
 800aa8e:	4413      	add	r3, r2
 800aa90:	00db      	lsls	r3, r3, #3
 800aa92:	440b      	add	r3, r1
 800aa94:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800aa98:	2200      	movs	r2, #0
 800aa9a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800aa9c:	7bfb      	ldrb	r3, [r7, #15]
 800aa9e:	3301      	adds	r3, #1
 800aaa0:	73fb      	strb	r3, [r7, #15]
 800aaa2:	7bfa      	ldrb	r2, [r7, #15]
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	685b      	ldr	r3, [r3, #4]
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d3b5      	bcc.n	800aa18 <HAL_PCD_Init+0x100>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	603b      	str	r3, [r7, #0]
 800aab2:	687e      	ldr	r6, [r7, #4]
 800aab4:	466d      	mov	r5, sp
 800aab6:	f106 0410 	add.w	r4, r6, #16
 800aaba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800aabc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800aabe:	6823      	ldr	r3, [r4, #0]
 800aac0:	602b      	str	r3, [r5, #0]
 800aac2:	1d33      	adds	r3, r6, #4
 800aac4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800aac6:	6838      	ldr	r0, [r7, #0]
 800aac8:	f006 facb 	bl	8011062 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2200      	movs	r2, #0
 800aad0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2201      	movs	r2, #1
 800aad8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 800aadc:	2300      	movs	r3, #0
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3714      	adds	r7, #20
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aae6:	bf00      	nop
 800aae8:	40005c00 	.word	0x40005c00
 800aaec:	080343e8 	.word	0x080343e8

0800aaf0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b082      	sub	sp, #8
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800aafe:	2b01      	cmp	r3, #1
 800ab00:	d101      	bne.n	800ab06 <HAL_PCD_Start+0x16>
 800ab02:	2302      	movs	r3, #2
 800ab04:	e016      	b.n	800ab34 <HAL_PCD_Start+0x44>
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	2201      	movs	r2, #1
 800ab0a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	4618      	mov	r0, r3
 800ab14:	f006 fa73 	bl	8010ffe <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800ab18:	2101      	movs	r1, #1
 800ab1a:	6878      	ldr	r0, [r7, #4]
 800ab1c:	f024 fe26 	bl	802f76c <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	4618      	mov	r0, r3
 800ab26:	f008 fc87 	bl	8013438 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800ab32:	2300      	movs	r3, #0
}
 800ab34:	4618      	mov	r0, r3
 800ab36:	3708      	adds	r7, #8
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	bd80      	pop	{r7, pc}

0800ab3c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	4618      	mov	r0, r3
 800ab4a:	f008 fc80 	bl	801344e <USB_ReadInterrupts>
 800ab4e:	4603      	mov	r3, r0
 800ab50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ab54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ab58:	d102      	bne.n	800ab60 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800ab5a:	6878      	ldr	r0, [r7, #4]
 800ab5c:	f000 faf6 	bl	800b14c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	4618      	mov	r0, r3
 800ab66:	f008 fc72 	bl	801344e <USB_ReadInterrupts>
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ab70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ab74:	d112      	bne.n	800ab9c <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800ab7e:	b29a      	uxth	r2, r3
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ab88:	b292      	uxth	r2, r2
 800ab8a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800ab8e:	6878      	ldr	r0, [r7, #4]
 800ab90:	f024 fbef 	bl	802f372 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800ab94:	2100      	movs	r1, #0
 800ab96:	6878      	ldr	r0, [r7, #4]
 800ab98:	f000 f8c7 	bl	800ad2a <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	4618      	mov	r0, r3
 800aba2:	f008 fc54 	bl	801344e <USB_ReadInterrupts>
 800aba6:	4603      	mov	r3, r0
 800aba8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800abac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800abb0:	d10b      	bne.n	800abca <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800abba:	b29a      	uxth	r2, r3
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800abc4:	b292      	uxth	r2, r2
 800abc6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	4618      	mov	r0, r3
 800abd0:	f008 fc3d 	bl	801344e <USB_ReadInterrupts>
 800abd4:	4603      	mov	r3, r0
 800abd6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800abda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800abde:	d10b      	bne.n	800abf8 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800abe8:	b29a      	uxth	r2, r3
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800abf2:	b292      	uxth	r2, r2
 800abf4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	4618      	mov	r0, r3
 800abfe:	f008 fc26 	bl	801344e <USB_ReadInterrupts>
 800ac02:	4603      	mov	r3, r0
 800ac04:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ac08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac0c:	d126      	bne.n	800ac5c <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800ac16:	b29a      	uxth	r2, r3
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	f022 0204 	bic.w	r2, r2, #4
 800ac20:	b292      	uxth	r2, r2
 800ac22:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800ac2e:	b29a      	uxth	r2, r3
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f022 0208 	bic.w	r2, r2, #8
 800ac38:	b292      	uxth	r2, r2
 800ac3a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f024 fbd0 	bl	802f3e4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800ac4c:	b29a      	uxth	r2, r3
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ac56:	b292      	uxth	r2, r2
 800ac58:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	4618      	mov	r0, r3
 800ac62:	f008 fbf4 	bl	801344e <USB_ReadInterrupts>
 800ac66:	4603      	mov	r3, r0
 800ac68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ac6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ac70:	d126      	bne.n	800acc0 <HAL_PCD_IRQHandler+0x184>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800ac7a:	b29a      	uxth	r2, r3
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	f042 0208 	orr.w	r2, r2, #8
 800ac84:	b292      	uxth	r2, r2
 800ac86:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800ac92:	b29a      	uxth	r2, r3
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ac9c:	b292      	uxth	r2, r2
 800ac9e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800acaa:	b29a      	uxth	r2, r3
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	f042 0204 	orr.w	r2, r2, #4
 800acb4:	b292      	uxth	r2, r2
 800acb6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	f024 fb78 	bl	802f3b0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	4618      	mov	r0, r3
 800acc6:	f008 fbc2 	bl	801344e <USB_ReadInterrupts>
 800acca:	4603      	mov	r3, r0
 800accc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800acd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800acd4:	d10e      	bne.n	800acf4 <HAL_PCD_IRQHandler+0x1b8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800acde:	b29a      	uxth	r2, r3
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800ace8:	b292      	uxth	r2, r2
 800acea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800acee:	6878      	ldr	r0, [r7, #4]
 800acf0:	f024 fb31 	bl	802f356 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	4618      	mov	r0, r3
 800acfa:	f008 fba8 	bl	801344e <USB_ReadInterrupts>
 800acfe:	4603      	mov	r3, r0
 800ad00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ad08:	d10b      	bne.n	800ad22 <HAL_PCD_IRQHandler+0x1e6>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800ad12:	b29a      	uxth	r2, r3
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ad1c:	b292      	uxth	r2, r2
 800ad1e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 800ad22:	bf00      	nop
 800ad24:	3708      	adds	r7, #8
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}

0800ad2a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800ad2a:	b580      	push	{r7, lr}
 800ad2c:	b082      	sub	sp, #8
 800ad2e:	af00      	add	r7, sp, #0
 800ad30:	6078      	str	r0, [r7, #4]
 800ad32:	460b      	mov	r3, r1
 800ad34:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800ad3c:	2b01      	cmp	r3, #1
 800ad3e:	d101      	bne.n	800ad44 <HAL_PCD_SetAddress+0x1a>
 800ad40:	2302      	movs	r3, #2
 800ad42:	e013      	b.n	800ad6c <HAL_PCD_SetAddress+0x42>
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2201      	movs	r2, #1
 800ad48:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	78fa      	ldrb	r2, [r7, #3]
 800ad50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	78fa      	ldrb	r2, [r7, #3]
 800ad5a:	4611      	mov	r1, r2
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	f008 fb57 	bl	8013410 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	2200      	movs	r2, #0
 800ad66:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800ad6a:	2300      	movs	r3, #0
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	3708      	adds	r7, #8
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}

0800ad74 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b084      	sub	sp, #16
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
 800ad7c:	4608      	mov	r0, r1
 800ad7e:	4611      	mov	r1, r2
 800ad80:	461a      	mov	r2, r3
 800ad82:	4603      	mov	r3, r0
 800ad84:	70fb      	strb	r3, [r7, #3]
 800ad86:	460b      	mov	r3, r1
 800ad88:	803b      	strh	r3, [r7, #0]
 800ad8a:	4613      	mov	r3, r2
 800ad8c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800ad92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	da0e      	bge.n	800adb8 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ad9a:	78fb      	ldrb	r3, [r7, #3]
 800ad9c:	f003 0307 	and.w	r3, r3, #7
 800ada0:	1c5a      	adds	r2, r3, #1
 800ada2:	4613      	mov	r3, r2
 800ada4:	009b      	lsls	r3, r3, #2
 800ada6:	4413      	add	r3, r2
 800ada8:	00db      	lsls	r3, r3, #3
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	4413      	add	r3, r2
 800adae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	2201      	movs	r2, #1
 800adb4:	705a      	strb	r2, [r3, #1]
 800adb6:	e00e      	b.n	800add6 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800adb8:	78fb      	ldrb	r3, [r7, #3]
 800adba:	f003 0207 	and.w	r2, r3, #7
 800adbe:	4613      	mov	r3, r2
 800adc0:	009b      	lsls	r3, r3, #2
 800adc2:	4413      	add	r3, r2
 800adc4:	00db      	lsls	r3, r3, #3
 800adc6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800adca:	687a      	ldr	r2, [r7, #4]
 800adcc:	4413      	add	r3, r2
 800adce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	2200      	movs	r2, #0
 800add4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800add6:	78fb      	ldrb	r3, [r7, #3]
 800add8:	f003 0307 	and.w	r3, r3, #7
 800addc:	b2da      	uxtb	r2, r3
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800ade2:	883a      	ldrh	r2, [r7, #0]
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	78ba      	ldrb	r2, [r7, #2]
 800adec:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	785b      	ldrb	r3, [r3, #1]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d004      	beq.n	800ae00 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	781b      	ldrb	r3, [r3, #0]
 800adfa:	b29a      	uxth	r2, r3
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800ae00:	78bb      	ldrb	r3, [r7, #2]
 800ae02:	2b02      	cmp	r3, #2
 800ae04:	d102      	bne.n	800ae0c <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	2200      	movs	r2, #0
 800ae0a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800ae12:	2b01      	cmp	r3, #1
 800ae14:	d101      	bne.n	800ae1a <HAL_PCD_EP_Open+0xa6>
 800ae16:	2302      	movs	r3, #2
 800ae18:	e00e      	b.n	800ae38 <HAL_PCD_EP_Open+0xc4>
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	2201      	movs	r2, #1
 800ae1e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	68f9      	ldr	r1, [r7, #12]
 800ae28:	4618      	mov	r0, r3
 800ae2a:	f006 f93b 	bl	80110a4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	2200      	movs	r2, #0
 800ae32:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 800ae36:	7afb      	ldrb	r3, [r7, #11]
}
 800ae38:	4618      	mov	r0, r3
 800ae3a:	3710      	adds	r7, #16
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	bd80      	pop	{r7, pc}

0800ae40 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b084      	sub	sp, #16
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
 800ae48:	460b      	mov	r3, r1
 800ae4a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800ae4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	da0e      	bge.n	800ae72 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae54:	78fb      	ldrb	r3, [r7, #3]
 800ae56:	f003 0307 	and.w	r3, r3, #7
 800ae5a:	1c5a      	adds	r2, r3, #1
 800ae5c:	4613      	mov	r3, r2
 800ae5e:	009b      	lsls	r3, r3, #2
 800ae60:	4413      	add	r3, r2
 800ae62:	00db      	lsls	r3, r3, #3
 800ae64:	687a      	ldr	r2, [r7, #4]
 800ae66:	4413      	add	r3, r2
 800ae68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	2201      	movs	r2, #1
 800ae6e:	705a      	strb	r2, [r3, #1]
 800ae70:	e00e      	b.n	800ae90 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ae72:	78fb      	ldrb	r3, [r7, #3]
 800ae74:	f003 0207 	and.w	r2, r3, #7
 800ae78:	4613      	mov	r3, r2
 800ae7a:	009b      	lsls	r3, r3, #2
 800ae7c:	4413      	add	r3, r2
 800ae7e:	00db      	lsls	r3, r3, #3
 800ae80:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800ae84:	687a      	ldr	r2, [r7, #4]
 800ae86:	4413      	add	r3, r2
 800ae88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800ae90:	78fb      	ldrb	r3, [r7, #3]
 800ae92:	f003 0307 	and.w	r3, r3, #7
 800ae96:	b2da      	uxtb	r2, r3
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800aea2:	2b01      	cmp	r3, #1
 800aea4:	d101      	bne.n	800aeaa <HAL_PCD_EP_Close+0x6a>
 800aea6:	2302      	movs	r3, #2
 800aea8:	e00e      	b.n	800aec8 <HAL_PCD_EP_Close+0x88>
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2201      	movs	r2, #1
 800aeae:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	68f9      	ldr	r1, [r7, #12]
 800aeb8:	4618      	mov	r0, r3
 800aeba:	f006 fc87 	bl	80117cc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2200      	movs	r2, #0
 800aec2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 800aec6:	2300      	movs	r3, #0
}
 800aec8:	4618      	mov	r0, r3
 800aeca:	3710      	adds	r7, #16
 800aecc:	46bd      	mov	sp, r7
 800aece:	bd80      	pop	{r7, pc}

0800aed0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800aed0:	b580      	push	{r7, lr}
 800aed2:	b086      	sub	sp, #24
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	60f8      	str	r0, [r7, #12]
 800aed8:	607a      	str	r2, [r7, #4]
 800aeda:	603b      	str	r3, [r7, #0]
 800aedc:	460b      	mov	r3, r1
 800aede:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aee0:	7afb      	ldrb	r3, [r7, #11]
 800aee2:	f003 0207 	and.w	r2, r3, #7
 800aee6:	4613      	mov	r3, r2
 800aee8:	009b      	lsls	r3, r3, #2
 800aeea:	4413      	add	r3, r2
 800aeec:	00db      	lsls	r3, r3, #3
 800aeee:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800aef2:	68fa      	ldr	r2, [r7, #12]
 800aef4:	4413      	add	r3, r2
 800aef6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800aef8:	697b      	ldr	r3, [r7, #20]
 800aefa:	687a      	ldr	r2, [r7, #4]
 800aefc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800aefe:	697b      	ldr	r3, [r7, #20]
 800af00:	683a      	ldr	r2, [r7, #0]
 800af02:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800af04:	697b      	ldr	r3, [r7, #20]
 800af06:	2200      	movs	r2, #0
 800af08:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800af0a:	697b      	ldr	r3, [r7, #20]
 800af0c:	2200      	movs	r2, #0
 800af0e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800af10:	7afb      	ldrb	r3, [r7, #11]
 800af12:	f003 0307 	and.w	r3, r3, #7
 800af16:	b2da      	uxtb	r2, r3
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800af1c:	7afb      	ldrb	r3, [r7, #11]
 800af1e:	f003 0307 	and.w	r3, r3, #7
 800af22:	2b00      	cmp	r3, #0
 800af24:	d106      	bne.n	800af34 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	6979      	ldr	r1, [r7, #20]
 800af2c:	4618      	mov	r0, r3
 800af2e:	f006 fe3a 	bl	8011ba6 <USB_EPStartXfer>
 800af32:	e005      	b.n	800af40 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	6979      	ldr	r1, [r7, #20]
 800af3a:	4618      	mov	r0, r3
 800af3c:	f006 fe33 	bl	8011ba6 <USB_EPStartXfer>
  }

  return HAL_OK;
 800af40:	2300      	movs	r3, #0
}
 800af42:	4618      	mov	r0, r3
 800af44:	3718      	adds	r7, #24
 800af46:	46bd      	mov	sp, r7
 800af48:	bd80      	pop	{r7, pc}

0800af4a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800af4a:	b480      	push	{r7}
 800af4c:	b083      	sub	sp, #12
 800af4e:	af00      	add	r7, sp, #0
 800af50:	6078      	str	r0, [r7, #4]
 800af52:	460b      	mov	r3, r1
 800af54:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800af56:	78fb      	ldrb	r3, [r7, #3]
 800af58:	f003 0207 	and.w	r2, r3, #7
 800af5c:	6879      	ldr	r1, [r7, #4]
 800af5e:	4613      	mov	r3, r2
 800af60:	009b      	lsls	r3, r3, #2
 800af62:	4413      	add	r3, r2
 800af64:	00db      	lsls	r3, r3, #3
 800af66:	440b      	add	r3, r1
 800af68:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800af6c:	681b      	ldr	r3, [r3, #0]
}
 800af6e:	4618      	mov	r0, r3
 800af70:	370c      	adds	r7, #12
 800af72:	46bd      	mov	sp, r7
 800af74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af78:	4770      	bx	lr

0800af7a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800af7a:	b580      	push	{r7, lr}
 800af7c:	b086      	sub	sp, #24
 800af7e:	af00      	add	r7, sp, #0
 800af80:	60f8      	str	r0, [r7, #12]
 800af82:	607a      	str	r2, [r7, #4]
 800af84:	603b      	str	r3, [r7, #0]
 800af86:	460b      	mov	r3, r1
 800af88:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800af8a:	7afb      	ldrb	r3, [r7, #11]
 800af8c:	f003 0307 	and.w	r3, r3, #7
 800af90:	1c5a      	adds	r2, r3, #1
 800af92:	4613      	mov	r3, r2
 800af94:	009b      	lsls	r3, r3, #2
 800af96:	4413      	add	r3, r2
 800af98:	00db      	lsls	r3, r3, #3
 800af9a:	68fa      	ldr	r2, [r7, #12]
 800af9c:	4413      	add	r3, r2
 800af9e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800afa0:	697b      	ldr	r3, [r7, #20]
 800afa2:	687a      	ldr	r2, [r7, #4]
 800afa4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800afa6:	697b      	ldr	r3, [r7, #20]
 800afa8:	683a      	ldr	r2, [r7, #0]
 800afaa:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800afac:	697b      	ldr	r3, [r7, #20]
 800afae:	2201      	movs	r2, #1
 800afb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800afb4:	697b      	ldr	r3, [r7, #20]
 800afb6:	683a      	ldr	r2, [r7, #0]
 800afb8:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	2200      	movs	r2, #0
 800afbe:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800afc0:	697b      	ldr	r3, [r7, #20]
 800afc2:	2201      	movs	r2, #1
 800afc4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800afc6:	7afb      	ldrb	r3, [r7, #11]
 800afc8:	f003 0307 	and.w	r3, r3, #7
 800afcc:	b2da      	uxtb	r2, r3
 800afce:	697b      	ldr	r3, [r7, #20]
 800afd0:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800afd2:	7afb      	ldrb	r3, [r7, #11]
 800afd4:	f003 0307 	and.w	r3, r3, #7
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d106      	bne.n	800afea <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	6979      	ldr	r1, [r7, #20]
 800afe2:	4618      	mov	r0, r3
 800afe4:	f006 fddf 	bl	8011ba6 <USB_EPStartXfer>
 800afe8:	e005      	b.n	800aff6 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	6979      	ldr	r1, [r7, #20]
 800aff0:	4618      	mov	r0, r3
 800aff2:	f006 fdd8 	bl	8011ba6 <USB_EPStartXfer>
  }

  return HAL_OK;
 800aff6:	2300      	movs	r3, #0
}
 800aff8:	4618      	mov	r0, r3
 800affa:	3718      	adds	r7, #24
 800affc:	46bd      	mov	sp, r7
 800affe:	bd80      	pop	{r7, pc}

0800b000 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b084      	sub	sp, #16
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
 800b008:	460b      	mov	r3, r1
 800b00a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800b00c:	78fb      	ldrb	r3, [r7, #3]
 800b00e:	f003 0207 	and.w	r2, r3, #7
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	685b      	ldr	r3, [r3, #4]
 800b016:	429a      	cmp	r2, r3
 800b018:	d901      	bls.n	800b01e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800b01a:	2301      	movs	r3, #1
 800b01c:	e03e      	b.n	800b09c <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b01e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b022:	2b00      	cmp	r3, #0
 800b024:	da0e      	bge.n	800b044 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b026:	78fb      	ldrb	r3, [r7, #3]
 800b028:	f003 0307 	and.w	r3, r3, #7
 800b02c:	1c5a      	adds	r2, r3, #1
 800b02e:	4613      	mov	r3, r2
 800b030:	009b      	lsls	r3, r3, #2
 800b032:	4413      	add	r3, r2
 800b034:	00db      	lsls	r3, r3, #3
 800b036:	687a      	ldr	r2, [r7, #4]
 800b038:	4413      	add	r3, r2
 800b03a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	2201      	movs	r2, #1
 800b040:	705a      	strb	r2, [r3, #1]
 800b042:	e00c      	b.n	800b05e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b044:	78fa      	ldrb	r2, [r7, #3]
 800b046:	4613      	mov	r3, r2
 800b048:	009b      	lsls	r3, r3, #2
 800b04a:	4413      	add	r3, r2
 800b04c:	00db      	lsls	r3, r3, #3
 800b04e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800b052:	687a      	ldr	r2, [r7, #4]
 800b054:	4413      	add	r3, r2
 800b056:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	2200      	movs	r2, #0
 800b05c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	2201      	movs	r2, #1
 800b062:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b064:	78fb      	ldrb	r3, [r7, #3]
 800b066:	f003 0307 	and.w	r3, r3, #7
 800b06a:	b2da      	uxtb	r2, r3
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b076:	2b01      	cmp	r3, #1
 800b078:	d101      	bne.n	800b07e <HAL_PCD_EP_SetStall+0x7e>
 800b07a:	2302      	movs	r3, #2
 800b07c:	e00e      	b.n	800b09c <HAL_PCD_EP_SetStall+0x9c>
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	2201      	movs	r2, #1
 800b082:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	68f9      	ldr	r1, [r7, #12]
 800b08c:	4618      	mov	r0, r3
 800b08e:	f008 f8c0 	bl	8013212 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	2200      	movs	r2, #0
 800b096:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800b09a:	2300      	movs	r3, #0
}
 800b09c:	4618      	mov	r0, r3
 800b09e:	3710      	adds	r7, #16
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
 800b0ac:	460b      	mov	r3, r1
 800b0ae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b0b0:	78fb      	ldrb	r3, [r7, #3]
 800b0b2:	f003 020f 	and.w	r2, r3, #15
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	685b      	ldr	r3, [r3, #4]
 800b0ba:	429a      	cmp	r2, r3
 800b0bc:	d901      	bls.n	800b0c2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800b0be:	2301      	movs	r3, #1
 800b0c0:	e040      	b.n	800b144 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b0c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	da0e      	bge.n	800b0e8 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b0ca:	78fb      	ldrb	r3, [r7, #3]
 800b0cc:	f003 0307 	and.w	r3, r3, #7
 800b0d0:	1c5a      	adds	r2, r3, #1
 800b0d2:	4613      	mov	r3, r2
 800b0d4:	009b      	lsls	r3, r3, #2
 800b0d6:	4413      	add	r3, r2
 800b0d8:	00db      	lsls	r3, r3, #3
 800b0da:	687a      	ldr	r2, [r7, #4]
 800b0dc:	4413      	add	r3, r2
 800b0de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	2201      	movs	r2, #1
 800b0e4:	705a      	strb	r2, [r3, #1]
 800b0e6:	e00e      	b.n	800b106 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b0e8:	78fb      	ldrb	r3, [r7, #3]
 800b0ea:	f003 0207 	and.w	r2, r3, #7
 800b0ee:	4613      	mov	r3, r2
 800b0f0:	009b      	lsls	r3, r3, #2
 800b0f2:	4413      	add	r3, r2
 800b0f4:	00db      	lsls	r3, r3, #3
 800b0f6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800b0fa:	687a      	ldr	r2, [r7, #4]
 800b0fc:	4413      	add	r3, r2
 800b0fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	2200      	movs	r2, #0
 800b104:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	2200      	movs	r2, #0
 800b10a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b10c:	78fb      	ldrb	r3, [r7, #3]
 800b10e:	f003 0307 	and.w	r3, r3, #7
 800b112:	b2da      	uxtb	r2, r3
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b11e:	2b01      	cmp	r3, #1
 800b120:	d101      	bne.n	800b126 <HAL_PCD_EP_ClrStall+0x82>
 800b122:	2302      	movs	r3, #2
 800b124:	e00e      	b.n	800b144 <HAL_PCD_EP_ClrStall+0xa0>
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2201      	movs	r2, #1
 800b12a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	68f9      	ldr	r1, [r7, #12]
 800b134:	4618      	mov	r0, r3
 800b136:	f008 f8bd 	bl	80132b4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	2200      	movs	r2, #0
 800b13e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800b142:	2300      	movs	r3, #0
}
 800b144:	4618      	mov	r0, r3
 800b146:	3710      	adds	r7, #16
 800b148:	46bd      	mov	sp, r7
 800b14a:	bd80      	pop	{r7, pc}

0800b14c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b096      	sub	sp, #88	; 0x58
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800b154:	e3a9      	b.n	800b8aa <PCD_EP_ISR_Handler+0x75e>
  {
    wIstr = hpcd->Instance->ISTR;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800b15e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800b162:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b166:	b2db      	uxtb	r3, r3
 800b168:	f003 030f 	and.w	r3, r3, #15
 800b16c:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

    if (epindex == 0U)
 800b170:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800b174:	2b00      	cmp	r3, #0
 800b176:	f040 8164 	bne.w	800b442 <PCD_EP_ISR_Handler+0x2f6>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800b17a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b17e:	f003 0310 	and.w	r3, r3, #16
 800b182:	2b00      	cmp	r3, #0
 800b184:	d152      	bne.n	800b22c <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	881b      	ldrh	r3, [r3, #0]
 800b18c:	b29b      	uxth	r3, r3
 800b18e:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800b192:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b196:	81fb      	strh	r3, [r7, #14]
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681a      	ldr	r2, [r3, #0]
 800b19c:	89fb      	ldrh	r3, [r7, #14]
 800b19e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b1a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b1a6:	b29b      	uxth	r3, r3
 800b1a8:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	3328      	adds	r3, #40	; 0x28
 800b1ae:	64fb      	str	r3, [r7, #76]	; 0x4c

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b1b8:	b29b      	uxth	r3, r3
 800b1ba:	461a      	mov	r2, r3
 800b1bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b1be:	781b      	ldrb	r3, [r3, #0]
 800b1c0:	00db      	lsls	r3, r3, #3
 800b1c2:	4413      	add	r3, r2
 800b1c4:	3302      	adds	r3, #2
 800b1c6:	005b      	lsls	r3, r3, #1
 800b1c8:	687a      	ldr	r2, [r7, #4]
 800b1ca:	6812      	ldr	r2, [r2, #0]
 800b1cc:	4413      	add	r3, r2
 800b1ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b1d2:	881b      	ldrh	r3, [r3, #0]
 800b1d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800b1d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b1da:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800b1dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b1de:	695a      	ldr	r2, [r3, #20]
 800b1e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b1e2:	69db      	ldr	r3, [r3, #28]
 800b1e4:	441a      	add	r2, r3
 800b1e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b1e8:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800b1ea:	2100      	movs	r1, #0
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f024 f898 	bl	802f322 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b1f8:	b2db      	uxtb	r3, r3
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	f000 8355 	beq.w	800b8aa <PCD_EP_ISR_Handler+0x75e>
 800b200:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b202:	699b      	ldr	r3, [r3, #24]
 800b204:	2b00      	cmp	r3, #0
 800b206:	f040 8350 	bne.w	800b8aa <PCD_EP_ISR_Handler+0x75e>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b210:	b2db      	uxtb	r3, r3
 800b212:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b216:	b2da      	uxtb	r2, r3
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	b292      	uxth	r2, r2
 800b21e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	2200      	movs	r2, #0
 800b226:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800b22a:	e33e      	b.n	800b8aa <PCD_EP_ISR_Handler+0x75e>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800b232:	64fb      	str	r3, [r7, #76]	; 0x4c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	881b      	ldrh	r3, [r3, #0]
 800b23a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800b23e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800b242:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b246:	2b00      	cmp	r3, #0
 800b248:	d034      	beq.n	800b2b4 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b252:	b29b      	uxth	r3, r3
 800b254:	461a      	mov	r2, r3
 800b256:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b258:	781b      	ldrb	r3, [r3, #0]
 800b25a:	00db      	lsls	r3, r3, #3
 800b25c:	4413      	add	r3, r2
 800b25e:	3306      	adds	r3, #6
 800b260:	005b      	lsls	r3, r3, #1
 800b262:	687a      	ldr	r2, [r7, #4]
 800b264:	6812      	ldr	r2, [r2, #0]
 800b266:	4413      	add	r3, r2
 800b268:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b26c:	881b      	ldrh	r3, [r3, #0]
 800b26e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800b272:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b274:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6818      	ldr	r0, [r3, #0]
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 800b280:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b282:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800b284:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b286:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800b288:	b29b      	uxth	r3, r3
 800b28a:	f008 f936 	bl	80134fa <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	881b      	ldrh	r3, [r3, #0]
 800b294:	b29a      	uxth	r2, r3
 800b296:	f640 738f 	movw	r3, #3983	; 0xf8f
 800b29a:	4013      	ands	r3, r2
 800b29c:	823b      	strh	r3, [r7, #16]
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	8a3a      	ldrh	r2, [r7, #16]
 800b2a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b2a8:	b292      	uxth	r2, r2
 800b2aa:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f024 f80b 	bl	802f2c8 <HAL_PCD_SetupStageCallback>
 800b2b2:	e2fa      	b.n	800b8aa <PCD_EP_ISR_Handler+0x75e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800b2b4:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	f280 82f6 	bge.w	800b8aa <PCD_EP_ISR_Handler+0x75e>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	881b      	ldrh	r3, [r3, #0]
 800b2c4:	b29a      	uxth	r2, r3
 800b2c6:	f640 738f 	movw	r3, #3983	; 0xf8f
 800b2ca:	4013      	ands	r3, r2
 800b2cc:	83fb      	strh	r3, [r7, #30]
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	8bfa      	ldrh	r2, [r7, #30]
 800b2d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b2d8:	b292      	uxth	r2, r2
 800b2da:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b2e4:	b29b      	uxth	r3, r3
 800b2e6:	461a      	mov	r2, r3
 800b2e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2ea:	781b      	ldrb	r3, [r3, #0]
 800b2ec:	00db      	lsls	r3, r3, #3
 800b2ee:	4413      	add	r3, r2
 800b2f0:	3306      	adds	r3, #6
 800b2f2:	005b      	lsls	r3, r3, #1
 800b2f4:	687a      	ldr	r2, [r7, #4]
 800b2f6:	6812      	ldr	r2, [r2, #0]
 800b2f8:	4413      	add	r3, r2
 800b2fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b2fe:	881b      	ldrh	r3, [r3, #0]
 800b300:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800b304:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b306:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800b308:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b30a:	69db      	ldr	r3, [r3, #28]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d019      	beq.n	800b344 <PCD_EP_ISR_Handler+0x1f8>
 800b310:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b312:	695b      	ldr	r3, [r3, #20]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d015      	beq.n	800b344 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	6818      	ldr	r0, [r3, #0]
 800b31c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b31e:	6959      	ldr	r1, [r3, #20]
 800b320:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b322:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800b324:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b326:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800b328:	b29b      	uxth	r3, r3
 800b32a:	f008 f8e6 	bl	80134fa <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800b32e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b330:	695a      	ldr	r2, [r3, #20]
 800b332:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b334:	69db      	ldr	r3, [r3, #28]
 800b336:	441a      	add	r2, r3
 800b338:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b33a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800b33c:	2100      	movs	r1, #0
 800b33e:	6878      	ldr	r0, [r7, #4]
 800b340:	f023 ffd4 	bl	802f2ec <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	881b      	ldrh	r3, [r3, #0]
 800b34a:	b29b      	uxth	r3, r3
 800b34c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b350:	2b00      	cmp	r3, #0
 800b352:	f040 82aa 	bne.w	800b8aa <PCD_EP_ISR_Handler+0x75e>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	61bb      	str	r3, [r7, #24]
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b364:	b29b      	uxth	r3, r3
 800b366:	461a      	mov	r2, r3
 800b368:	69bb      	ldr	r3, [r7, #24]
 800b36a:	4413      	add	r3, r2
 800b36c:	61bb      	str	r3, [r7, #24]
 800b36e:	69bb      	ldr	r3, [r7, #24]
 800b370:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b374:	617b      	str	r3, [r7, #20]
 800b376:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b378:	691b      	ldr	r3, [r3, #16]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d112      	bne.n	800b3a4 <PCD_EP_ISR_Handler+0x258>
 800b37e:	697b      	ldr	r3, [r7, #20]
 800b380:	881b      	ldrh	r3, [r3, #0]
 800b382:	b29b      	uxth	r3, r3
 800b384:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b388:	b29a      	uxth	r2, r3
 800b38a:	697b      	ldr	r3, [r7, #20]
 800b38c:	801a      	strh	r2, [r3, #0]
 800b38e:	697b      	ldr	r3, [r7, #20]
 800b390:	881b      	ldrh	r3, [r3, #0]
 800b392:	b29b      	uxth	r3, r3
 800b394:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b398:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b39c:	b29a      	uxth	r2, r3
 800b39e:	697b      	ldr	r3, [r7, #20]
 800b3a0:	801a      	strh	r2, [r3, #0]
 800b3a2:	e02f      	b.n	800b404 <PCD_EP_ISR_Handler+0x2b8>
 800b3a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b3a6:	691b      	ldr	r3, [r3, #16]
 800b3a8:	2b3e      	cmp	r3, #62	; 0x3e
 800b3aa:	d813      	bhi.n	800b3d4 <PCD_EP_ISR_Handler+0x288>
 800b3ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b3ae:	691b      	ldr	r3, [r3, #16]
 800b3b0:	085b      	lsrs	r3, r3, #1
 800b3b2:	647b      	str	r3, [r7, #68]	; 0x44
 800b3b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b3b6:	691b      	ldr	r3, [r3, #16]
 800b3b8:	f003 0301 	and.w	r3, r3, #1
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d002      	beq.n	800b3c6 <PCD_EP_ISR_Handler+0x27a>
 800b3c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b3c2:	3301      	adds	r3, #1
 800b3c4:	647b      	str	r3, [r7, #68]	; 0x44
 800b3c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b3c8:	b29b      	uxth	r3, r3
 800b3ca:	029b      	lsls	r3, r3, #10
 800b3cc:	b29a      	uxth	r2, r3
 800b3ce:	697b      	ldr	r3, [r7, #20]
 800b3d0:	801a      	strh	r2, [r3, #0]
 800b3d2:	e017      	b.n	800b404 <PCD_EP_ISR_Handler+0x2b8>
 800b3d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b3d6:	691b      	ldr	r3, [r3, #16]
 800b3d8:	095b      	lsrs	r3, r3, #5
 800b3da:	647b      	str	r3, [r7, #68]	; 0x44
 800b3dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b3de:	691b      	ldr	r3, [r3, #16]
 800b3e0:	f003 031f 	and.w	r3, r3, #31
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d102      	bne.n	800b3ee <PCD_EP_ISR_Handler+0x2a2>
 800b3e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b3ea:	3b01      	subs	r3, #1
 800b3ec:	647b      	str	r3, [r7, #68]	; 0x44
 800b3ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b3f0:	b29b      	uxth	r3, r3
 800b3f2:	029b      	lsls	r3, r3, #10
 800b3f4:	b29b      	uxth	r3, r3
 800b3f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b3fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b3fe:	b29a      	uxth	r2, r3
 800b400:	697b      	ldr	r3, [r7, #20]
 800b402:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	881b      	ldrh	r3, [r3, #0]
 800b40a:	b29b      	uxth	r3, r3
 800b40c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b410:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b414:	827b      	strh	r3, [r7, #18]
 800b416:	8a7b      	ldrh	r3, [r7, #18]
 800b418:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b41c:	827b      	strh	r3, [r7, #18]
 800b41e:	8a7b      	ldrh	r3, [r7, #18]
 800b420:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b424:	827b      	strh	r3, [r7, #18]
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681a      	ldr	r2, [r3, #0]
 800b42a:	8a7b      	ldrh	r3, [r7, #18]
 800b42c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b430:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b434:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b438:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b43c:	b29b      	uxth	r3, r3
 800b43e:	8013      	strh	r3, [r2, #0]
 800b440:	e233      	b.n	800b8aa <PCD_EP_ISR_Handler+0x75e>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	461a      	mov	r2, r3
 800b448:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800b44c:	009b      	lsls	r3, r3, #2
 800b44e:	4413      	add	r3, r2
 800b450:	881b      	ldrh	r3, [r3, #0]
 800b452:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800b456:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	f280 80fc 	bge.w	800b658 <PCD_EP_ISR_Handler+0x50c>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	461a      	mov	r2, r3
 800b466:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800b46a:	009b      	lsls	r3, r3, #2
 800b46c:	4413      	add	r3, r2
 800b46e:	881b      	ldrh	r3, [r3, #0]
 800b470:	b29a      	uxth	r2, r3
 800b472:	f640 738f 	movw	r3, #3983	; 0xf8f
 800b476:	4013      	ands	r3, r2
 800b478:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	461a      	mov	r2, r3
 800b482:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800b486:	009b      	lsls	r3, r3, #2
 800b488:	4413      	add	r3, r2
 800b48a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800b48e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b492:	b292      	uxth	r2, r2
 800b494:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800b496:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 800b49a:	4613      	mov	r3, r2
 800b49c:	009b      	lsls	r3, r3, #2
 800b49e:	4413      	add	r3, r2
 800b4a0:	00db      	lsls	r3, r3, #3
 800b4a2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800b4a6:	687a      	ldr	r2, [r7, #4]
 800b4a8:	4413      	add	r3, r2
 800b4aa:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800b4ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4ae:	7b1b      	ldrb	r3, [r3, #12]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d125      	bne.n	800b500 <PCD_EP_ISR_Handler+0x3b4>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b4bc:	b29b      	uxth	r3, r3
 800b4be:	461a      	mov	r2, r3
 800b4c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4c2:	781b      	ldrb	r3, [r3, #0]
 800b4c4:	00db      	lsls	r3, r3, #3
 800b4c6:	4413      	add	r3, r2
 800b4c8:	3306      	adds	r3, #6
 800b4ca:	005b      	lsls	r3, r3, #1
 800b4cc:	687a      	ldr	r2, [r7, #4]
 800b4ce:	6812      	ldr	r2, [r2, #0]
 800b4d0:	4413      	add	r3, r2
 800b4d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b4d6:	881b      	ldrh	r3, [r3, #0]
 800b4d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b4dc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

          if (count != 0U)
 800b4e0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	f000 8092 	beq.w	800b60e <PCD_EP_ISR_Handler+0x4c2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	6818      	ldr	r0, [r3, #0]
 800b4ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4f0:	6959      	ldr	r1, [r3, #20]
 800b4f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4f4:	88da      	ldrh	r2, [r3, #6]
 800b4f6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800b4fa:	f007 fffe 	bl	80134fa <USB_ReadPMA>
 800b4fe:	e086      	b.n	800b60e <PCD_EP_ISR_Handler+0x4c2>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800b500:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b502:	78db      	ldrb	r3, [r3, #3]
 800b504:	2b02      	cmp	r3, #2
 800b506:	d10a      	bne.n	800b51e <PCD_EP_ISR_Handler+0x3d2>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800b508:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800b50c:	461a      	mov	r2, r3
 800b50e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b510:	6878      	ldr	r0, [r7, #4]
 800b512:	f000 f9d8 	bl	800b8c6 <HAL_PCD_EP_DB_Receive>
 800b516:	4603      	mov	r3, r0
 800b518:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800b51c:	e077      	b.n	800b60e <PCD_EP_ISR_Handler+0x4c2>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	461a      	mov	r2, r3
 800b524:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b526:	781b      	ldrb	r3, [r3, #0]
 800b528:	009b      	lsls	r3, r3, #2
 800b52a:	4413      	add	r3, r2
 800b52c:	881b      	ldrh	r3, [r3, #0]
 800b52e:	b29b      	uxth	r3, r3
 800b530:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b534:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b538:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	461a      	mov	r2, r3
 800b542:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b544:	781b      	ldrb	r3, [r3, #0]
 800b546:	009b      	lsls	r3, r3, #2
 800b548:	441a      	add	r2, r3
 800b54a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800b54e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b552:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b556:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b55a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b55e:	b29b      	uxth	r3, r3
 800b560:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	461a      	mov	r2, r3
 800b568:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b56a:	781b      	ldrb	r3, [r3, #0]
 800b56c:	009b      	lsls	r3, r3, #2
 800b56e:	4413      	add	r3, r2
 800b570:	881b      	ldrh	r3, [r3, #0]
 800b572:	b29b      	uxth	r3, r3
 800b574:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d024      	beq.n	800b5c6 <PCD_EP_ISR_Handler+0x47a>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b584:	b29b      	uxth	r3, r3
 800b586:	461a      	mov	r2, r3
 800b588:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b58a:	781b      	ldrb	r3, [r3, #0]
 800b58c:	00db      	lsls	r3, r3, #3
 800b58e:	4413      	add	r3, r2
 800b590:	3302      	adds	r3, #2
 800b592:	005b      	lsls	r3, r3, #1
 800b594:	687a      	ldr	r2, [r7, #4]
 800b596:	6812      	ldr	r2, [r2, #0]
 800b598:	4413      	add	r3, r2
 800b59a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b59e:	881b      	ldrh	r3, [r3, #0]
 800b5a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b5a4:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 800b5a8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d02e      	beq.n	800b60e <PCD_EP_ISR_Handler+0x4c2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	6818      	ldr	r0, [r3, #0]
 800b5b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b5b6:	6959      	ldr	r1, [r3, #20]
 800b5b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b5ba:	891a      	ldrh	r2, [r3, #8]
 800b5bc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800b5c0:	f007 ff9b 	bl	80134fa <USB_ReadPMA>
 800b5c4:	e023      	b.n	800b60e <PCD_EP_ISR_Handler+0x4c2>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b5ce:	b29b      	uxth	r3, r3
 800b5d0:	461a      	mov	r2, r3
 800b5d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b5d4:	781b      	ldrb	r3, [r3, #0]
 800b5d6:	00db      	lsls	r3, r3, #3
 800b5d8:	4413      	add	r3, r2
 800b5da:	3306      	adds	r3, #6
 800b5dc:	005b      	lsls	r3, r3, #1
 800b5de:	687a      	ldr	r2, [r7, #4]
 800b5e0:	6812      	ldr	r2, [r2, #0]
 800b5e2:	4413      	add	r3, r2
 800b5e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b5e8:	881b      	ldrh	r3, [r3, #0]
 800b5ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b5ee:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 800b5f2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d009      	beq.n	800b60e <PCD_EP_ISR_Handler+0x4c2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6818      	ldr	r0, [r3, #0]
 800b5fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b600:	6959      	ldr	r1, [r3, #20]
 800b602:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b604:	895a      	ldrh	r2, [r3, #10]
 800b606:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800b60a:	f007 ff76 	bl	80134fa <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800b60e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b610:	69da      	ldr	r2, [r3, #28]
 800b612:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800b616:	441a      	add	r2, r3
 800b618:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b61a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800b61c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b61e:	695a      	ldr	r2, [r3, #20]
 800b620:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800b624:	441a      	add	r2, r3
 800b626:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b628:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800b62a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b62c:	699b      	ldr	r3, [r3, #24]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d005      	beq.n	800b63e <PCD_EP_ISR_Handler+0x4f2>
 800b632:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800b636:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b638:	691b      	ldr	r3, [r3, #16]
 800b63a:	429a      	cmp	r2, r3
 800b63c:	d206      	bcs.n	800b64c <PCD_EP_ISR_Handler+0x500>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800b63e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b640:	781b      	ldrb	r3, [r3, #0]
 800b642:	4619      	mov	r1, r3
 800b644:	6878      	ldr	r0, [r7, #4]
 800b646:	f023 fe51 	bl	802f2ec <HAL_PCD_DataOutStageCallback>
 800b64a:	e005      	b.n	800b658 <PCD_EP_ISR_Handler+0x50c>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b652:	4618      	mov	r0, r3
 800b654:	f006 faa7 	bl	8011ba6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800b658:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800b65c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b660:	2b00      	cmp	r3, #0
 800b662:	f000 8122 	beq.w	800b8aa <PCD_EP_ISR_Handler+0x75e>
      {
        ep = &hpcd->IN_ep[epindex];
 800b666:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800b66a:	1c5a      	adds	r2, r3, #1
 800b66c:	4613      	mov	r3, r2
 800b66e:	009b      	lsls	r3, r3, #2
 800b670:	4413      	add	r3, r2
 800b672:	00db      	lsls	r3, r3, #3
 800b674:	687a      	ldr	r2, [r7, #4]
 800b676:	4413      	add	r3, r2
 800b678:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	461a      	mov	r2, r3
 800b680:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800b684:	009b      	lsls	r3, r3, #2
 800b686:	4413      	add	r3, r2
 800b688:	881b      	ldrh	r3, [r3, #0]
 800b68a:	b29b      	uxth	r3, r3
 800b68c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800b690:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b694:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	461a      	mov	r2, r3
 800b69e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800b6a2:	009b      	lsls	r3, r3, #2
 800b6a4:	441a      	add	r2, r3
 800b6a6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800b6aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b6ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b6b2:	b29b      	uxth	r3, r3
 800b6b4:	8013      	strh	r3, [r2, #0]

        if (ep->type != EP_TYPE_BULK)
 800b6b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b6b8:	78db      	ldrb	r3, [r3, #3]
 800b6ba:	2b02      	cmp	r3, #2
 800b6bc:	f000 809d 	beq.w	800b7fa <PCD_EP_ISR_Handler+0x6ae>
        {
          ep->xfer_len = 0U;
 800b6c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	619a      	str	r2, [r3, #24]

          if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800b6c6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800b6ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d046      	beq.n	800b760 <PCD_EP_ISR_Handler+0x614>
          {
            PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b6d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b6d4:	785b      	ldrb	r3, [r3, #1]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d126      	bne.n	800b728 <PCD_EP_ISR_Handler+0x5dc>
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	627b      	str	r3, [r7, #36]	; 0x24
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b6e8:	b29b      	uxth	r3, r3
 800b6ea:	461a      	mov	r2, r3
 800b6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6ee:	4413      	add	r3, r2
 800b6f0:	627b      	str	r3, [r7, #36]	; 0x24
 800b6f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b6f4:	781b      	ldrb	r3, [r3, #0]
 800b6f6:	011a      	lsls	r2, r3, #4
 800b6f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6fa:	4413      	add	r3, r2
 800b6fc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b700:	623b      	str	r3, [r7, #32]
 800b702:	6a3b      	ldr	r3, [r7, #32]
 800b704:	881b      	ldrh	r3, [r3, #0]
 800b706:	b29b      	uxth	r3, r3
 800b708:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b70c:	b29a      	uxth	r2, r3
 800b70e:	6a3b      	ldr	r3, [r7, #32]
 800b710:	801a      	strh	r2, [r3, #0]
 800b712:	6a3b      	ldr	r3, [r7, #32]
 800b714:	881b      	ldrh	r3, [r3, #0]
 800b716:	b29b      	uxth	r3, r3
 800b718:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b71c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b720:	b29a      	uxth	r2, r3
 800b722:	6a3b      	ldr	r3, [r7, #32]
 800b724:	801a      	strh	r2, [r3, #0]
 800b726:	e061      	b.n	800b7ec <PCD_EP_ISR_Handler+0x6a0>
 800b728:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b72a:	785b      	ldrb	r3, [r3, #1]
 800b72c:	2b01      	cmp	r3, #1
 800b72e:	d15d      	bne.n	800b7ec <PCD_EP_ISR_Handler+0x6a0>
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b73e:	b29b      	uxth	r3, r3
 800b740:	461a      	mov	r2, r3
 800b742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b744:	4413      	add	r3, r2
 800b746:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b748:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b74a:	781b      	ldrb	r3, [r3, #0]
 800b74c:	011a      	lsls	r2, r3, #4
 800b74e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b750:	4413      	add	r3, r2
 800b752:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b756:	62bb      	str	r3, [r7, #40]	; 0x28
 800b758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b75a:	2200      	movs	r2, #0
 800b75c:	801a      	strh	r2, [r3, #0]
 800b75e:	e045      	b.n	800b7ec <PCD_EP_ISR_Handler+0x6a0>
          }
          else
          {
            PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b766:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b768:	785b      	ldrb	r3, [r3, #1]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d126      	bne.n	800b7bc <PCD_EP_ISR_Handler+0x670>
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	637b      	str	r3, [r7, #52]	; 0x34
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b77c:	b29b      	uxth	r3, r3
 800b77e:	461a      	mov	r2, r3
 800b780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b782:	4413      	add	r3, r2
 800b784:	637b      	str	r3, [r7, #52]	; 0x34
 800b786:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b788:	781b      	ldrb	r3, [r3, #0]
 800b78a:	011a      	lsls	r2, r3, #4
 800b78c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b78e:	4413      	add	r3, r2
 800b790:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b794:	633b      	str	r3, [r7, #48]	; 0x30
 800b796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b798:	881b      	ldrh	r3, [r3, #0]
 800b79a:	b29b      	uxth	r3, r3
 800b79c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b7a0:	b29a      	uxth	r2, r3
 800b7a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7a4:	801a      	strh	r2, [r3, #0]
 800b7a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7a8:	881b      	ldrh	r3, [r3, #0]
 800b7aa:	b29b      	uxth	r3, r3
 800b7ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b7b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b7b4:	b29a      	uxth	r2, r3
 800b7b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7b8:	801a      	strh	r2, [r3, #0]
 800b7ba:	e017      	b.n	800b7ec <PCD_EP_ISR_Handler+0x6a0>
 800b7bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7be:	785b      	ldrb	r3, [r3, #1]
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d113      	bne.n	800b7ec <PCD_EP_ISR_Handler+0x6a0>
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b7cc:	b29b      	uxth	r3, r3
 800b7ce:	461a      	mov	r2, r3
 800b7d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7d2:	4413      	add	r3, r2
 800b7d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b7d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7d8:	781b      	ldrb	r3, [r3, #0]
 800b7da:	011a      	lsls	r2, r3, #4
 800b7dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7de:	4413      	add	r3, r2
 800b7e0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b7e4:	63bb      	str	r3, [r7, #56]	; 0x38
 800b7e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b7ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7ee:	781b      	ldrb	r3, [r3, #0]
 800b7f0:	4619      	mov	r1, r3
 800b7f2:	6878      	ldr	r0, [r7, #4]
 800b7f4:	f023 fd95 	bl	802f322 <HAL_PCD_DataInStageCallback>
 800b7f8:	e057      	b.n	800b8aa <PCD_EP_ISR_Handler+0x75e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        /* Manage Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U))
 800b7fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7fc:	78db      	ldrb	r3, [r3, #3]
 800b7fe:	2b02      	cmp	r3, #2
 800b800:	d14c      	bne.n	800b89c <PCD_EP_ISR_Handler+0x750>
 800b802:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800b806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d146      	bne.n	800b89c <PCD_EP_ISR_Handler+0x750>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b816:	b29b      	uxth	r3, r3
 800b818:	461a      	mov	r2, r3
 800b81a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b81c:	781b      	ldrb	r3, [r3, #0]
 800b81e:	00db      	lsls	r3, r3, #3
 800b820:	4413      	add	r3, r2
 800b822:	3302      	adds	r3, #2
 800b824:	005b      	lsls	r3, r3, #1
 800b826:	687a      	ldr	r2, [r7, #4]
 800b828:	6812      	ldr	r2, [r2, #0]
 800b82a:	4413      	add	r3, r2
 800b82c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b830:	881b      	ldrh	r3, [r3, #0]
 800b832:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b836:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

          if (ep->xfer_len > TxByteNbre)
 800b83a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b83c:	699a      	ldr	r2, [r3, #24]
 800b83e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800b842:	429a      	cmp	r2, r3
 800b844:	d907      	bls.n	800b856 <PCD_EP_ISR_Handler+0x70a>
          {
            ep->xfer_len -= TxByteNbre;
 800b846:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b848:	699a      	ldr	r2, [r3, #24]
 800b84a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800b84e:	1ad2      	subs	r2, r2, r3
 800b850:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b852:	619a      	str	r2, [r3, #24]
 800b854:	e002      	b.n	800b85c <PCD_EP_ISR_Handler+0x710>
          }
          else
          {
            ep->xfer_len = 0U;
 800b856:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b858:	2200      	movs	r2, #0
 800b85a:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 800b85c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b85e:	699b      	ldr	r3, [r3, #24]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d106      	bne.n	800b872 <PCD_EP_ISR_Handler+0x726>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b864:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b866:	781b      	ldrb	r3, [r3, #0]
 800b868:	4619      	mov	r1, r3
 800b86a:	6878      	ldr	r0, [r7, #4]
 800b86c:	f023 fd59 	bl	802f322 <HAL_PCD_DataInStageCallback>
 800b870:	e01b      	b.n	800b8aa <PCD_EP_ISR_Handler+0x75e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 800b872:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b874:	695a      	ldr	r2, [r3, #20]
 800b876:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800b87a:	441a      	add	r2, r3
 800b87c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b87e:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 800b880:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b882:	69da      	ldr	r2, [r3, #28]
 800b884:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800b888:	441a      	add	r2, r3
 800b88a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b88c:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b894:	4618      	mov	r0, r3
 800b896:	f006 f986 	bl	8011ba6 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 800b89a:	e006      	b.n	800b8aa <PCD_EP_ISR_Handler+0x75e>
          }
        }
        /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800b89c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800b8a0:	461a      	mov	r2, r3
 800b8a2:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f000 f91b 	bl	800bae0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800b8b2:	b29b      	uxth	r3, r3
 800b8b4:	b21b      	sxth	r3, r3
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	f6ff ac4d 	blt.w	800b156 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800b8bc:	2300      	movs	r3, #0
}
 800b8be:	4618      	mov	r0, r3
 800b8c0:	3758      	adds	r7, #88	; 0x58
 800b8c2:	46bd      	mov	sp, r7
 800b8c4:	bd80      	pop	{r7, pc}

0800b8c6 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800b8c6:	b580      	push	{r7, lr}
 800b8c8:	b088      	sub	sp, #32
 800b8ca:	af00      	add	r7, sp, #0
 800b8cc:	60f8      	str	r0, [r7, #12]
 800b8ce:	60b9      	str	r1, [r7, #8]
 800b8d0:	4613      	mov	r3, r2
 800b8d2:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800b8d4:	88fb      	ldrh	r3, [r7, #6]
 800b8d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d07e      	beq.n	800b9dc <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b8e6:	b29b      	uxth	r3, r3
 800b8e8:	461a      	mov	r2, r3
 800b8ea:	68bb      	ldr	r3, [r7, #8]
 800b8ec:	781b      	ldrb	r3, [r3, #0]
 800b8ee:	00db      	lsls	r3, r3, #3
 800b8f0:	4413      	add	r3, r2
 800b8f2:	3302      	adds	r3, #2
 800b8f4:	005b      	lsls	r3, r3, #1
 800b8f6:	68fa      	ldr	r2, [r7, #12]
 800b8f8:	6812      	ldr	r2, [r2, #0]
 800b8fa:	4413      	add	r3, r2
 800b8fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b900:	881b      	ldrh	r3, [r3, #0]
 800b902:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b906:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	699a      	ldr	r2, [r3, #24]
 800b90c:	8b7b      	ldrh	r3, [r7, #26]
 800b90e:	429a      	cmp	r2, r3
 800b910:	d306      	bcc.n	800b920 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800b912:	68bb      	ldr	r3, [r7, #8]
 800b914:	699a      	ldr	r2, [r3, #24]
 800b916:	8b7b      	ldrh	r3, [r7, #26]
 800b918:	1ad2      	subs	r2, r2, r3
 800b91a:	68bb      	ldr	r3, [r7, #8]
 800b91c:	619a      	str	r2, [r3, #24]
 800b91e:	e002      	b.n	800b926 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	2200      	movs	r2, #0
 800b924:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800b926:	68bb      	ldr	r3, [r7, #8]
 800b928:	699b      	ldr	r3, [r3, #24]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d123      	bne.n	800b976 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	461a      	mov	r2, r3
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	781b      	ldrb	r3, [r3, #0]
 800b938:	009b      	lsls	r3, r3, #2
 800b93a:	4413      	add	r3, r2
 800b93c:	881b      	ldrh	r3, [r3, #0]
 800b93e:	b29b      	uxth	r3, r3
 800b940:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b944:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b948:	833b      	strh	r3, [r7, #24]
 800b94a:	8b3b      	ldrh	r3, [r7, #24]
 800b94c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b950:	833b      	strh	r3, [r7, #24]
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	461a      	mov	r2, r3
 800b958:	68bb      	ldr	r3, [r7, #8]
 800b95a:	781b      	ldrb	r3, [r3, #0]
 800b95c:	009b      	lsls	r3, r3, #2
 800b95e:	441a      	add	r2, r3
 800b960:	8b3b      	ldrh	r3, [r7, #24]
 800b962:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b966:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b96a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b96e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b972:	b29b      	uxth	r3, r3
 800b974:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800b976:	88fb      	ldrh	r3, [r7, #6]
 800b978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d01f      	beq.n	800b9c0 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	461a      	mov	r2, r3
 800b986:	68bb      	ldr	r3, [r7, #8]
 800b988:	781b      	ldrb	r3, [r3, #0]
 800b98a:	009b      	lsls	r3, r3, #2
 800b98c:	4413      	add	r3, r2
 800b98e:	881b      	ldrh	r3, [r3, #0]
 800b990:	b29b      	uxth	r3, r3
 800b992:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b996:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b99a:	82fb      	strh	r3, [r7, #22]
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	461a      	mov	r2, r3
 800b9a2:	68bb      	ldr	r3, [r7, #8]
 800b9a4:	781b      	ldrb	r3, [r3, #0]
 800b9a6:	009b      	lsls	r3, r3, #2
 800b9a8:	441a      	add	r2, r3
 800b9aa:	8afb      	ldrh	r3, [r7, #22]
 800b9ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b9b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b9b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b9b8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b9bc:	b29b      	uxth	r3, r3
 800b9be:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800b9c0:	8b7b      	ldrh	r3, [r7, #26]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	f000 8087 	beq.w	800bad6 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	6818      	ldr	r0, [r3, #0]
 800b9cc:	68bb      	ldr	r3, [r7, #8]
 800b9ce:	6959      	ldr	r1, [r3, #20]
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	891a      	ldrh	r2, [r3, #8]
 800b9d4:	8b7b      	ldrh	r3, [r7, #26]
 800b9d6:	f007 fd90 	bl	80134fa <USB_ReadPMA>
 800b9da:	e07c      	b.n	800bad6 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b9e4:	b29b      	uxth	r3, r3
 800b9e6:	461a      	mov	r2, r3
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	781b      	ldrb	r3, [r3, #0]
 800b9ec:	00db      	lsls	r3, r3, #3
 800b9ee:	4413      	add	r3, r2
 800b9f0:	3306      	adds	r3, #6
 800b9f2:	005b      	lsls	r3, r3, #1
 800b9f4:	68fa      	ldr	r2, [r7, #12]
 800b9f6:	6812      	ldr	r2, [r2, #0]
 800b9f8:	4413      	add	r3, r2
 800b9fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b9fe:	881b      	ldrh	r3, [r3, #0]
 800ba00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ba04:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	699a      	ldr	r2, [r3, #24]
 800ba0a:	8b7b      	ldrh	r3, [r7, #26]
 800ba0c:	429a      	cmp	r2, r3
 800ba0e:	d306      	bcc.n	800ba1e <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	699a      	ldr	r2, [r3, #24]
 800ba14:	8b7b      	ldrh	r3, [r7, #26]
 800ba16:	1ad2      	subs	r2, r2, r3
 800ba18:	68bb      	ldr	r3, [r7, #8]
 800ba1a:	619a      	str	r2, [r3, #24]
 800ba1c:	e002      	b.n	800ba24 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 800ba1e:	68bb      	ldr	r3, [r7, #8]
 800ba20:	2200      	movs	r2, #0
 800ba22:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	699b      	ldr	r3, [r3, #24]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d123      	bne.n	800ba74 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	461a      	mov	r2, r3
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	781b      	ldrb	r3, [r3, #0]
 800ba36:	009b      	lsls	r3, r3, #2
 800ba38:	4413      	add	r3, r2
 800ba3a:	881b      	ldrh	r3, [r3, #0]
 800ba3c:	b29b      	uxth	r3, r3
 800ba3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ba42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ba46:	83fb      	strh	r3, [r7, #30]
 800ba48:	8bfb      	ldrh	r3, [r7, #30]
 800ba4a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ba4e:	83fb      	strh	r3, [r7, #30]
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	461a      	mov	r2, r3
 800ba56:	68bb      	ldr	r3, [r7, #8]
 800ba58:	781b      	ldrb	r3, [r3, #0]
 800ba5a:	009b      	lsls	r3, r3, #2
 800ba5c:	441a      	add	r2, r3
 800ba5e:	8bfb      	ldrh	r3, [r7, #30]
 800ba60:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ba64:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ba68:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ba6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba70:	b29b      	uxth	r3, r3
 800ba72:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800ba74:	88fb      	ldrh	r3, [r7, #6]
 800ba76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d11f      	bne.n	800babe <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	461a      	mov	r2, r3
 800ba84:	68bb      	ldr	r3, [r7, #8]
 800ba86:	781b      	ldrb	r3, [r3, #0]
 800ba88:	009b      	lsls	r3, r3, #2
 800ba8a:	4413      	add	r3, r2
 800ba8c:	881b      	ldrh	r3, [r3, #0]
 800ba8e:	b29b      	uxth	r3, r3
 800ba90:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ba94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ba98:	83bb      	strh	r3, [r7, #28]
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	461a      	mov	r2, r3
 800baa0:	68bb      	ldr	r3, [r7, #8]
 800baa2:	781b      	ldrb	r3, [r3, #0]
 800baa4:	009b      	lsls	r3, r3, #2
 800baa6:	441a      	add	r2, r3
 800baa8:	8bbb      	ldrh	r3, [r7, #28]
 800baaa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800baae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bab2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bab6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800baba:	b29b      	uxth	r3, r3
 800babc:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800babe:	8b7b      	ldrh	r3, [r7, #26]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d008      	beq.n	800bad6 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	6818      	ldr	r0, [r3, #0]
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	6959      	ldr	r1, [r3, #20]
 800bacc:	68bb      	ldr	r3, [r7, #8]
 800bace:	895a      	ldrh	r2, [r3, #10]
 800bad0:	8b7b      	ldrh	r3, [r7, #26]
 800bad2:	f007 fd12 	bl	80134fa <USB_ReadPMA>
    }
  }

  return count;
 800bad6:	8b7b      	ldrh	r3, [r7, #26]
}
 800bad8:	4618      	mov	r0, r3
 800bada:	3720      	adds	r7, #32
 800badc:	46bd      	mov	sp, r7
 800bade:	bd80      	pop	{r7, pc}

0800bae0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b0a2      	sub	sp, #136	; 0x88
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	60f8      	str	r0, [r7, #12]
 800bae8:	60b9      	str	r1, [r7, #8]
 800baea:	4613      	mov	r3, r2
 800baec:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800baee:	88fb      	ldrh	r3, [r7, #6]
 800baf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	f000 81c7 	beq.w	800be88 <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bb02:	b29b      	uxth	r3, r3
 800bb04:	461a      	mov	r2, r3
 800bb06:	68bb      	ldr	r3, [r7, #8]
 800bb08:	781b      	ldrb	r3, [r3, #0]
 800bb0a:	00db      	lsls	r3, r3, #3
 800bb0c:	4413      	add	r3, r2
 800bb0e:	3302      	adds	r3, #2
 800bb10:	005b      	lsls	r3, r3, #1
 800bb12:	68fa      	ldr	r2, [r7, #12]
 800bb14:	6812      	ldr	r2, [r2, #0]
 800bb16:	4413      	add	r3, r2
 800bb18:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bb1c:	881b      	ldrh	r3, [r3, #0]
 800bb1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bb22:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 800bb26:	68bb      	ldr	r3, [r7, #8]
 800bb28:	699a      	ldr	r2, [r3, #24]
 800bb2a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800bb2e:	429a      	cmp	r2, r3
 800bb30:	d907      	bls.n	800bb42 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 800bb32:	68bb      	ldr	r3, [r7, #8]
 800bb34:	699a      	ldr	r2, [r3, #24]
 800bb36:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800bb3a:	1ad2      	subs	r2, r2, r3
 800bb3c:	68bb      	ldr	r3, [r7, #8]
 800bb3e:	619a      	str	r2, [r3, #24]
 800bb40:	e002      	b.n	800bb48 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800bb42:	68bb      	ldr	r3, [r7, #8]
 800bb44:	2200      	movs	r2, #0
 800bb46:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800bb48:	68bb      	ldr	r3, [r7, #8]
 800bb4a:	699b      	ldr	r3, [r3, #24]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	f040 80b9 	bne.w	800bcc4 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	785b      	ldrb	r3, [r3, #1]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d126      	bne.n	800bba8 <HAL_PCD_EP_DB_Transmit+0xc8>
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	62bb      	str	r3, [r7, #40]	; 0x28
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bb68:	b29b      	uxth	r3, r3
 800bb6a:	461a      	mov	r2, r3
 800bb6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb6e:	4413      	add	r3, r2
 800bb70:	62bb      	str	r3, [r7, #40]	; 0x28
 800bb72:	68bb      	ldr	r3, [r7, #8]
 800bb74:	781b      	ldrb	r3, [r3, #0]
 800bb76:	011a      	lsls	r2, r3, #4
 800bb78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb7a:	4413      	add	r3, r2
 800bb7c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bb80:	627b      	str	r3, [r7, #36]	; 0x24
 800bb82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb84:	881b      	ldrh	r3, [r3, #0]
 800bb86:	b29b      	uxth	r3, r3
 800bb88:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bb8c:	b29a      	uxth	r2, r3
 800bb8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb90:	801a      	strh	r2, [r3, #0]
 800bb92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb94:	881b      	ldrh	r3, [r3, #0]
 800bb96:	b29b      	uxth	r3, r3
 800bb98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bba0:	b29a      	uxth	r2, r3
 800bba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bba4:	801a      	strh	r2, [r3, #0]
 800bba6:	e01a      	b.n	800bbde <HAL_PCD_EP_DB_Transmit+0xfe>
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	785b      	ldrb	r3, [r3, #1]
 800bbac:	2b01      	cmp	r3, #1
 800bbae:	d116      	bne.n	800bbde <HAL_PCD_EP_DB_Transmit+0xfe>
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	633b      	str	r3, [r7, #48]	; 0x30
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bbbe:	b29b      	uxth	r3, r3
 800bbc0:	461a      	mov	r2, r3
 800bbc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbc4:	4413      	add	r3, r2
 800bbc6:	633b      	str	r3, [r7, #48]	; 0x30
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	781b      	ldrb	r3, [r3, #0]
 800bbcc:	011a      	lsls	r2, r3, #4
 800bbce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbd0:	4413      	add	r3, r2
 800bbd2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bbd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bbd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbda:	2200      	movs	r2, #0
 800bbdc:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	623b      	str	r3, [r7, #32]
 800bbe4:	68bb      	ldr	r3, [r7, #8]
 800bbe6:	785b      	ldrb	r3, [r3, #1]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d126      	bne.n	800bc3a <HAL_PCD_EP_DB_Transmit+0x15a>
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	61bb      	str	r3, [r7, #24]
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bbfa:	b29b      	uxth	r3, r3
 800bbfc:	461a      	mov	r2, r3
 800bbfe:	69bb      	ldr	r3, [r7, #24]
 800bc00:	4413      	add	r3, r2
 800bc02:	61bb      	str	r3, [r7, #24]
 800bc04:	68bb      	ldr	r3, [r7, #8]
 800bc06:	781b      	ldrb	r3, [r3, #0]
 800bc08:	011a      	lsls	r2, r3, #4
 800bc0a:	69bb      	ldr	r3, [r7, #24]
 800bc0c:	4413      	add	r3, r2
 800bc0e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bc12:	617b      	str	r3, [r7, #20]
 800bc14:	697b      	ldr	r3, [r7, #20]
 800bc16:	881b      	ldrh	r3, [r3, #0]
 800bc18:	b29b      	uxth	r3, r3
 800bc1a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bc1e:	b29a      	uxth	r2, r3
 800bc20:	697b      	ldr	r3, [r7, #20]
 800bc22:	801a      	strh	r2, [r3, #0]
 800bc24:	697b      	ldr	r3, [r7, #20]
 800bc26:	881b      	ldrh	r3, [r3, #0]
 800bc28:	b29b      	uxth	r3, r3
 800bc2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc32:	b29a      	uxth	r2, r3
 800bc34:	697b      	ldr	r3, [r7, #20]
 800bc36:	801a      	strh	r2, [r3, #0]
 800bc38:	e017      	b.n	800bc6a <HAL_PCD_EP_DB_Transmit+0x18a>
 800bc3a:	68bb      	ldr	r3, [r7, #8]
 800bc3c:	785b      	ldrb	r3, [r3, #1]
 800bc3e:	2b01      	cmp	r3, #1
 800bc40:	d113      	bne.n	800bc6a <HAL_PCD_EP_DB_Transmit+0x18a>
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bc4a:	b29b      	uxth	r3, r3
 800bc4c:	461a      	mov	r2, r3
 800bc4e:	6a3b      	ldr	r3, [r7, #32]
 800bc50:	4413      	add	r3, r2
 800bc52:	623b      	str	r3, [r7, #32]
 800bc54:	68bb      	ldr	r3, [r7, #8]
 800bc56:	781b      	ldrb	r3, [r3, #0]
 800bc58:	011a      	lsls	r2, r3, #4
 800bc5a:	6a3b      	ldr	r3, [r7, #32]
 800bc5c:	4413      	add	r3, r2
 800bc5e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bc62:	61fb      	str	r3, [r7, #28]
 800bc64:	69fb      	ldr	r3, [r7, #28]
 800bc66:	2200      	movs	r2, #0
 800bc68:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800bc6a:	68bb      	ldr	r3, [r7, #8]
 800bc6c:	781b      	ldrb	r3, [r3, #0]
 800bc6e:	4619      	mov	r1, r3
 800bc70:	68f8      	ldr	r0, [r7, #12]
 800bc72:	f023 fb56 	bl	802f322 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800bc76:	88fb      	ldrh	r3, [r7, #6]
 800bc78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	f000 82d4 	beq.w	800c22a <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	461a      	mov	r2, r3
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	781b      	ldrb	r3, [r3, #0]
 800bc8c:	009b      	lsls	r3, r3, #2
 800bc8e:	4413      	add	r3, r2
 800bc90:	881b      	ldrh	r3, [r3, #0]
 800bc92:	b29b      	uxth	r3, r3
 800bc94:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bc98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bc9c:	827b      	strh	r3, [r7, #18]
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	461a      	mov	r2, r3
 800bca4:	68bb      	ldr	r3, [r7, #8]
 800bca6:	781b      	ldrb	r3, [r3, #0]
 800bca8:	009b      	lsls	r3, r3, #2
 800bcaa:	441a      	add	r2, r3
 800bcac:	8a7b      	ldrh	r3, [r7, #18]
 800bcae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bcb2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bcb6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800bcba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bcbe:	b29b      	uxth	r3, r3
 800bcc0:	8013      	strh	r3, [r2, #0]
 800bcc2:	e2b2      	b.n	800c22a <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800bcc4:	88fb      	ldrh	r3, [r7, #6]
 800bcc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d021      	beq.n	800bd12 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	461a      	mov	r2, r3
 800bcd4:	68bb      	ldr	r3, [r7, #8]
 800bcd6:	781b      	ldrb	r3, [r3, #0]
 800bcd8:	009b      	lsls	r3, r3, #2
 800bcda:	4413      	add	r3, r2
 800bcdc:	881b      	ldrh	r3, [r3, #0]
 800bcde:	b29b      	uxth	r3, r3
 800bce0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bce4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bce8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	461a      	mov	r2, r3
 800bcf2:	68bb      	ldr	r3, [r7, #8]
 800bcf4:	781b      	ldrb	r3, [r3, #0]
 800bcf6:	009b      	lsls	r3, r3, #2
 800bcf8:	441a      	add	r2, r3
 800bcfa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800bcfe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bd02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bd06:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800bd0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd0e:	b29b      	uxth	r3, r3
 800bd10:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800bd12:	68bb      	ldr	r3, [r7, #8]
 800bd14:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800bd18:	2b01      	cmp	r3, #1
 800bd1a:	f040 8286 	bne.w	800c22a <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 800bd1e:	68bb      	ldr	r3, [r7, #8]
 800bd20:	695a      	ldr	r2, [r3, #20]
 800bd22:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800bd26:	441a      	add	r2, r3
 800bd28:	68bb      	ldr	r3, [r7, #8]
 800bd2a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	69da      	ldr	r2, [r3, #28]
 800bd30:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800bd34:	441a      	add	r2, r3
 800bd36:	68bb      	ldr	r3, [r7, #8]
 800bd38:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800bd3a:	68bb      	ldr	r3, [r7, #8]
 800bd3c:	6a1a      	ldr	r2, [r3, #32]
 800bd3e:	68bb      	ldr	r3, [r7, #8]
 800bd40:	691b      	ldr	r3, [r3, #16]
 800bd42:	429a      	cmp	r2, r3
 800bd44:	d309      	bcc.n	800bd5a <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 800bd46:	68bb      	ldr	r3, [r7, #8]
 800bd48:	691b      	ldr	r3, [r3, #16]
 800bd4a:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 800bd4c:	68bb      	ldr	r3, [r7, #8]
 800bd4e:	6a1a      	ldr	r2, [r3, #32]
 800bd50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd52:	1ad2      	subs	r2, r2, r3
 800bd54:	68bb      	ldr	r3, [r7, #8]
 800bd56:	621a      	str	r2, [r3, #32]
 800bd58:	e015      	b.n	800bd86 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	6a1b      	ldr	r3, [r3, #32]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d107      	bne.n	800bd72 <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 800bd62:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800bd66:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800bd68:	68bb      	ldr	r3, [r7, #8]
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800bd70:	e009      	b.n	800bd86 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800bd72:	68bb      	ldr	r3, [r7, #8]
 800bd74:	2200      	movs	r2, #0
 800bd76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800bd7a:	68bb      	ldr	r3, [r7, #8]
 800bd7c:	6a1b      	ldr	r3, [r3, #32]
 800bd7e:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800bd80:	68bb      	ldr	r3, [r7, #8]
 800bd82:	2200      	movs	r2, #0
 800bd84:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800bd86:	68bb      	ldr	r3, [r7, #8]
 800bd88:	785b      	ldrb	r3, [r3, #1]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d155      	bne.n	800be3a <HAL_PCD_EP_DB_Transmit+0x35a>
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	63bb      	str	r3, [r7, #56]	; 0x38
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bd9c:	b29b      	uxth	r3, r3
 800bd9e:	461a      	mov	r2, r3
 800bda0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bda2:	4413      	add	r3, r2
 800bda4:	63bb      	str	r3, [r7, #56]	; 0x38
 800bda6:	68bb      	ldr	r3, [r7, #8]
 800bda8:	781b      	ldrb	r3, [r3, #0]
 800bdaa:	011a      	lsls	r2, r3, #4
 800bdac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdae:	4413      	add	r3, r2
 800bdb0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bdb4:	637b      	str	r3, [r7, #52]	; 0x34
 800bdb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d112      	bne.n	800bde2 <HAL_PCD_EP_DB_Transmit+0x302>
 800bdbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bdbe:	881b      	ldrh	r3, [r3, #0]
 800bdc0:	b29b      	uxth	r3, r3
 800bdc2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bdc6:	b29a      	uxth	r2, r3
 800bdc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bdca:	801a      	strh	r2, [r3, #0]
 800bdcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bdce:	881b      	ldrh	r3, [r3, #0]
 800bdd0:	b29b      	uxth	r3, r3
 800bdd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bdd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bdda:	b29a      	uxth	r2, r3
 800bddc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bdde:	801a      	strh	r2, [r3, #0]
 800bde0:	e047      	b.n	800be72 <HAL_PCD_EP_DB_Transmit+0x392>
 800bde2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bde4:	2b3e      	cmp	r3, #62	; 0x3e
 800bde6:	d811      	bhi.n	800be0c <HAL_PCD_EP_DB_Transmit+0x32c>
 800bde8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bdea:	085b      	lsrs	r3, r3, #1
 800bdec:	64bb      	str	r3, [r7, #72]	; 0x48
 800bdee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bdf0:	f003 0301 	and.w	r3, r3, #1
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d002      	beq.n	800bdfe <HAL_PCD_EP_DB_Transmit+0x31e>
 800bdf8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bdfa:	3301      	adds	r3, #1
 800bdfc:	64bb      	str	r3, [r7, #72]	; 0x48
 800bdfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800be00:	b29b      	uxth	r3, r3
 800be02:	029b      	lsls	r3, r3, #10
 800be04:	b29a      	uxth	r2, r3
 800be06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be08:	801a      	strh	r2, [r3, #0]
 800be0a:	e032      	b.n	800be72 <HAL_PCD_EP_DB_Transmit+0x392>
 800be0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800be0e:	095b      	lsrs	r3, r3, #5
 800be10:	64bb      	str	r3, [r7, #72]	; 0x48
 800be12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800be14:	f003 031f 	and.w	r3, r3, #31
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d102      	bne.n	800be22 <HAL_PCD_EP_DB_Transmit+0x342>
 800be1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800be1e:	3b01      	subs	r3, #1
 800be20:	64bb      	str	r3, [r7, #72]	; 0x48
 800be22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800be24:	b29b      	uxth	r3, r3
 800be26:	029b      	lsls	r3, r3, #10
 800be28:	b29b      	uxth	r3, r3
 800be2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be32:	b29a      	uxth	r2, r3
 800be34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be36:	801a      	strh	r2, [r3, #0]
 800be38:	e01b      	b.n	800be72 <HAL_PCD_EP_DB_Transmit+0x392>
 800be3a:	68bb      	ldr	r3, [r7, #8]
 800be3c:	785b      	ldrb	r3, [r3, #1]
 800be3e:	2b01      	cmp	r3, #1
 800be40:	d117      	bne.n	800be72 <HAL_PCD_EP_DB_Transmit+0x392>
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	643b      	str	r3, [r7, #64]	; 0x40
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800be50:	b29b      	uxth	r3, r3
 800be52:	461a      	mov	r2, r3
 800be54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800be56:	4413      	add	r3, r2
 800be58:	643b      	str	r3, [r7, #64]	; 0x40
 800be5a:	68bb      	ldr	r3, [r7, #8]
 800be5c:	781b      	ldrb	r3, [r3, #0]
 800be5e:	011a      	lsls	r2, r3, #4
 800be60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800be62:	4413      	add	r3, r2
 800be64:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800be68:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800be6c:	b29a      	uxth	r2, r3
 800be6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be70:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	6818      	ldr	r0, [r3, #0]
 800be76:	68bb      	ldr	r3, [r7, #8]
 800be78:	6959      	ldr	r1, [r3, #20]
 800be7a:	68bb      	ldr	r3, [r7, #8]
 800be7c:	891a      	ldrh	r2, [r3, #8]
 800be7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800be80:	b29b      	uxth	r3, r3
 800be82:	f007 faf4 	bl	801346e <USB_WritePMA>
 800be86:	e1d0      	b.n	800c22a <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800be90:	b29b      	uxth	r3, r3
 800be92:	461a      	mov	r2, r3
 800be94:	68bb      	ldr	r3, [r7, #8]
 800be96:	781b      	ldrb	r3, [r3, #0]
 800be98:	00db      	lsls	r3, r3, #3
 800be9a:	4413      	add	r3, r2
 800be9c:	3306      	adds	r3, #6
 800be9e:	005b      	lsls	r3, r3, #1
 800bea0:	68fa      	ldr	r2, [r7, #12]
 800bea2:	6812      	ldr	r2, [r2, #0]
 800bea4:	4413      	add	r3, r2
 800bea6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800beaa:	881b      	ldrh	r3, [r3, #0]
 800beac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800beb0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 800beb4:	68bb      	ldr	r3, [r7, #8]
 800beb6:	699a      	ldr	r2, [r3, #24]
 800beb8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800bebc:	429a      	cmp	r2, r3
 800bebe:	d307      	bcc.n	800bed0 <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	699a      	ldr	r2, [r3, #24]
 800bec4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800bec8:	1ad2      	subs	r2, r2, r3
 800beca:	68bb      	ldr	r3, [r7, #8]
 800becc:	619a      	str	r2, [r3, #24]
 800bece:	e002      	b.n	800bed6 <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 800bed0:	68bb      	ldr	r3, [r7, #8]
 800bed2:	2200      	movs	r2, #0
 800bed4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800bed6:	68bb      	ldr	r3, [r7, #8]
 800bed8:	699b      	ldr	r3, [r3, #24]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	f040 80c4 	bne.w	800c068 <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800bee0:	68bb      	ldr	r3, [r7, #8]
 800bee2:	785b      	ldrb	r3, [r3, #1]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d126      	bne.n	800bf36 <HAL_PCD_EP_DB_Transmit+0x456>
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	66fb      	str	r3, [r7, #108]	; 0x6c
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bef6:	b29b      	uxth	r3, r3
 800bef8:	461a      	mov	r2, r3
 800befa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800befc:	4413      	add	r3, r2
 800befe:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bf00:	68bb      	ldr	r3, [r7, #8]
 800bf02:	781b      	ldrb	r3, [r3, #0]
 800bf04:	011a      	lsls	r2, r3, #4
 800bf06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf08:	4413      	add	r3, r2
 800bf0a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bf0e:	66bb      	str	r3, [r7, #104]	; 0x68
 800bf10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bf12:	881b      	ldrh	r3, [r3, #0]
 800bf14:	b29b      	uxth	r3, r3
 800bf16:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bf1a:	b29a      	uxth	r2, r3
 800bf1c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bf1e:	801a      	strh	r2, [r3, #0]
 800bf20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bf22:	881b      	ldrh	r3, [r3, #0]
 800bf24:	b29b      	uxth	r3, r3
 800bf26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bf2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bf2e:	b29a      	uxth	r2, r3
 800bf30:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bf32:	801a      	strh	r2, [r3, #0]
 800bf34:	e01a      	b.n	800bf6c <HAL_PCD_EP_DB_Transmit+0x48c>
 800bf36:	68bb      	ldr	r3, [r7, #8]
 800bf38:	785b      	ldrb	r3, [r3, #1]
 800bf3a:	2b01      	cmp	r3, #1
 800bf3c:	d116      	bne.n	800bf6c <HAL_PCD_EP_DB_Transmit+0x48c>
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	677b      	str	r3, [r7, #116]	; 0x74
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bf4c:	b29b      	uxth	r3, r3
 800bf4e:	461a      	mov	r2, r3
 800bf50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bf52:	4413      	add	r3, r2
 800bf54:	677b      	str	r3, [r7, #116]	; 0x74
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	781b      	ldrb	r3, [r3, #0]
 800bf5a:	011a      	lsls	r2, r3, #4
 800bf5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bf5e:	4413      	add	r3, r2
 800bf60:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bf64:	673b      	str	r3, [r7, #112]	; 0x70
 800bf66:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bf68:	2200      	movs	r2, #0
 800bf6a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	67bb      	str	r3, [r7, #120]	; 0x78
 800bf72:	68bb      	ldr	r3, [r7, #8]
 800bf74:	785b      	ldrb	r3, [r3, #1]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d12f      	bne.n	800bfda <HAL_PCD_EP_DB_Transmit+0x4fa>
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bf8a:	b29b      	uxth	r3, r3
 800bf8c:	461a      	mov	r2, r3
 800bf8e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800bf92:	4413      	add	r3, r2
 800bf94:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	781b      	ldrb	r3, [r3, #0]
 800bf9c:	011a      	lsls	r2, r3, #4
 800bf9e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800bfa2:	4413      	add	r3, r2
 800bfa4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bfa8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bfac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bfb0:	881b      	ldrh	r3, [r3, #0]
 800bfb2:	b29b      	uxth	r3, r3
 800bfb4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bfb8:	b29a      	uxth	r2, r3
 800bfba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bfbe:	801a      	strh	r2, [r3, #0]
 800bfc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bfc4:	881b      	ldrh	r3, [r3, #0]
 800bfc6:	b29b      	uxth	r3, r3
 800bfc8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bfcc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bfd0:	b29a      	uxth	r2, r3
 800bfd2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bfd6:	801a      	strh	r2, [r3, #0]
 800bfd8:	e017      	b.n	800c00a <HAL_PCD_EP_DB_Transmit+0x52a>
 800bfda:	68bb      	ldr	r3, [r7, #8]
 800bfdc:	785b      	ldrb	r3, [r3, #1]
 800bfde:	2b01      	cmp	r3, #1
 800bfe0:	d113      	bne.n	800c00a <HAL_PCD_EP_DB_Transmit+0x52a>
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bfea:	b29b      	uxth	r3, r3
 800bfec:	461a      	mov	r2, r3
 800bfee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bff0:	4413      	add	r3, r2
 800bff2:	67bb      	str	r3, [r7, #120]	; 0x78
 800bff4:	68bb      	ldr	r3, [r7, #8]
 800bff6:	781b      	ldrb	r3, [r3, #0]
 800bff8:	011a      	lsls	r2, r3, #4
 800bffa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bffc:	4413      	add	r3, r2
 800bffe:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c002:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c004:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c006:	2200      	movs	r2, #0
 800c008:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c00a:	68bb      	ldr	r3, [r7, #8]
 800c00c:	781b      	ldrb	r3, [r3, #0]
 800c00e:	4619      	mov	r1, r3
 800c010:	68f8      	ldr	r0, [r7, #12]
 800c012:	f023 f986 	bl	802f322 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800c016:	88fb      	ldrh	r3, [r7, #6]
 800c018:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	f040 8104 	bne.w	800c22a <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	461a      	mov	r2, r3
 800c028:	68bb      	ldr	r3, [r7, #8]
 800c02a:	781b      	ldrb	r3, [r3, #0]
 800c02c:	009b      	lsls	r3, r3, #2
 800c02e:	4413      	add	r3, r2
 800c030:	881b      	ldrh	r3, [r3, #0]
 800c032:	b29b      	uxth	r3, r3
 800c034:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c038:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c03c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	461a      	mov	r2, r3
 800c046:	68bb      	ldr	r3, [r7, #8]
 800c048:	781b      	ldrb	r3, [r3, #0]
 800c04a:	009b      	lsls	r3, r3, #2
 800c04c:	441a      	add	r2, r3
 800c04e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800c052:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c056:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c05a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c05e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c062:	b29b      	uxth	r3, r3
 800c064:	8013      	strh	r3, [r2, #0]
 800c066:	e0e0      	b.n	800c22a <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800c068:	88fb      	ldrh	r3, [r7, #6]
 800c06a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d121      	bne.n	800c0b6 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	461a      	mov	r2, r3
 800c078:	68bb      	ldr	r3, [r7, #8]
 800c07a:	781b      	ldrb	r3, [r3, #0]
 800c07c:	009b      	lsls	r3, r3, #2
 800c07e:	4413      	add	r3, r2
 800c080:	881b      	ldrh	r3, [r3, #0]
 800c082:	b29b      	uxth	r3, r3
 800c084:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c088:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c08c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	461a      	mov	r2, r3
 800c096:	68bb      	ldr	r3, [r7, #8]
 800c098:	781b      	ldrb	r3, [r3, #0]
 800c09a:	009b      	lsls	r3, r3, #2
 800c09c:	441a      	add	r2, r3
 800c09e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800c0a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c0a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c0aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c0ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0b2:	b29b      	uxth	r3, r3
 800c0b4:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800c0bc:	2b01      	cmp	r3, #1
 800c0be:	f040 80b4 	bne.w	800c22a <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 800c0c2:	68bb      	ldr	r3, [r7, #8]
 800c0c4:	695a      	ldr	r2, [r3, #20]
 800c0c6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800c0ca:	441a      	add	r2, r3
 800c0cc:	68bb      	ldr	r3, [r7, #8]
 800c0ce:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800c0d0:	68bb      	ldr	r3, [r7, #8]
 800c0d2:	69da      	ldr	r2, [r3, #28]
 800c0d4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800c0d8:	441a      	add	r2, r3
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800c0de:	68bb      	ldr	r3, [r7, #8]
 800c0e0:	6a1a      	ldr	r2, [r3, #32]
 800c0e2:	68bb      	ldr	r3, [r7, #8]
 800c0e4:	691b      	ldr	r3, [r3, #16]
 800c0e6:	429a      	cmp	r2, r3
 800c0e8:	d309      	bcc.n	800c0fe <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 800c0ea:	68bb      	ldr	r3, [r7, #8]
 800c0ec:	691b      	ldr	r3, [r3, #16]
 800c0ee:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 800c0f0:	68bb      	ldr	r3, [r7, #8]
 800c0f2:	6a1a      	ldr	r2, [r3, #32]
 800c0f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c0f6:	1ad2      	subs	r2, r2, r3
 800c0f8:	68bb      	ldr	r3, [r7, #8]
 800c0fa:	621a      	str	r2, [r3, #32]
 800c0fc:	e015      	b.n	800c12a <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 800c0fe:	68bb      	ldr	r3, [r7, #8]
 800c100:	6a1b      	ldr	r3, [r3, #32]
 800c102:	2b00      	cmp	r3, #0
 800c104:	d107      	bne.n	800c116 <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 800c106:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800c10a:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800c10c:	68bb      	ldr	r3, [r7, #8]
 800c10e:	2200      	movs	r2, #0
 800c110:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800c114:	e009      	b.n	800c12a <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 800c116:	68bb      	ldr	r3, [r7, #8]
 800c118:	6a1b      	ldr	r3, [r3, #32]
 800c11a:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800c11c:	68bb      	ldr	r3, [r7, #8]
 800c11e:	2200      	movs	r2, #0
 800c120:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800c122:	68bb      	ldr	r3, [r7, #8]
 800c124:	2200      	movs	r2, #0
 800c126:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	667b      	str	r3, [r7, #100]	; 0x64
 800c130:	68bb      	ldr	r3, [r7, #8]
 800c132:	785b      	ldrb	r3, [r3, #1]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d155      	bne.n	800c1e4 <HAL_PCD_EP_DB_Transmit+0x704>
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c146:	b29b      	uxth	r3, r3
 800c148:	461a      	mov	r2, r3
 800c14a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c14c:	4413      	add	r3, r2
 800c14e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c150:	68bb      	ldr	r3, [r7, #8]
 800c152:	781b      	ldrb	r3, [r3, #0]
 800c154:	011a      	lsls	r2, r3, #4
 800c156:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c158:	4413      	add	r3, r2
 800c15a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c15e:	65bb      	str	r3, [r7, #88]	; 0x58
 800c160:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c162:	2b00      	cmp	r3, #0
 800c164:	d112      	bne.n	800c18c <HAL_PCD_EP_DB_Transmit+0x6ac>
 800c166:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c168:	881b      	ldrh	r3, [r3, #0]
 800c16a:	b29b      	uxth	r3, r3
 800c16c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c170:	b29a      	uxth	r2, r3
 800c172:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c174:	801a      	strh	r2, [r3, #0]
 800c176:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c178:	881b      	ldrh	r3, [r3, #0]
 800c17a:	b29b      	uxth	r3, r3
 800c17c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c180:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c184:	b29a      	uxth	r2, r3
 800c186:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c188:	801a      	strh	r2, [r3, #0]
 800c18a:	e044      	b.n	800c216 <HAL_PCD_EP_DB_Transmit+0x736>
 800c18c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c18e:	2b3e      	cmp	r3, #62	; 0x3e
 800c190:	d811      	bhi.n	800c1b6 <HAL_PCD_EP_DB_Transmit+0x6d6>
 800c192:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c194:	085b      	lsrs	r3, r3, #1
 800c196:	657b      	str	r3, [r7, #84]	; 0x54
 800c198:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c19a:	f003 0301 	and.w	r3, r3, #1
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d002      	beq.n	800c1a8 <HAL_PCD_EP_DB_Transmit+0x6c8>
 800c1a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c1a4:	3301      	adds	r3, #1
 800c1a6:	657b      	str	r3, [r7, #84]	; 0x54
 800c1a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c1aa:	b29b      	uxth	r3, r3
 800c1ac:	029b      	lsls	r3, r3, #10
 800c1ae:	b29a      	uxth	r2, r3
 800c1b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c1b2:	801a      	strh	r2, [r3, #0]
 800c1b4:	e02f      	b.n	800c216 <HAL_PCD_EP_DB_Transmit+0x736>
 800c1b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c1b8:	095b      	lsrs	r3, r3, #5
 800c1ba:	657b      	str	r3, [r7, #84]	; 0x54
 800c1bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c1be:	f003 031f 	and.w	r3, r3, #31
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d102      	bne.n	800c1cc <HAL_PCD_EP_DB_Transmit+0x6ec>
 800c1c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c1c8:	3b01      	subs	r3, #1
 800c1ca:	657b      	str	r3, [r7, #84]	; 0x54
 800c1cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c1ce:	b29b      	uxth	r3, r3
 800c1d0:	029b      	lsls	r3, r3, #10
 800c1d2:	b29b      	uxth	r3, r3
 800c1d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c1d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c1dc:	b29a      	uxth	r2, r3
 800c1de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c1e0:	801a      	strh	r2, [r3, #0]
 800c1e2:	e018      	b.n	800c216 <HAL_PCD_EP_DB_Transmit+0x736>
 800c1e4:	68bb      	ldr	r3, [r7, #8]
 800c1e6:	785b      	ldrb	r3, [r3, #1]
 800c1e8:	2b01      	cmp	r3, #1
 800c1ea:	d114      	bne.n	800c216 <HAL_PCD_EP_DB_Transmit+0x736>
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c1f4:	b29b      	uxth	r3, r3
 800c1f6:	461a      	mov	r2, r3
 800c1f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c1fa:	4413      	add	r3, r2
 800c1fc:	667b      	str	r3, [r7, #100]	; 0x64
 800c1fe:	68bb      	ldr	r3, [r7, #8]
 800c200:	781b      	ldrb	r3, [r3, #0]
 800c202:	011a      	lsls	r2, r3, #4
 800c204:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c206:	4413      	add	r3, r2
 800c208:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c20c:	663b      	str	r3, [r7, #96]	; 0x60
 800c20e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c210:	b29a      	uxth	r2, r3
 800c212:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c214:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	6818      	ldr	r0, [r3, #0]
 800c21a:	68bb      	ldr	r3, [r7, #8]
 800c21c:	6959      	ldr	r1, [r3, #20]
 800c21e:	68bb      	ldr	r3, [r7, #8]
 800c220:	895a      	ldrh	r2, [r3, #10]
 800c222:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c224:	b29b      	uxth	r3, r3
 800c226:	f007 f922 	bl	801346e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	461a      	mov	r2, r3
 800c230:	68bb      	ldr	r3, [r7, #8]
 800c232:	781b      	ldrb	r3, [r3, #0]
 800c234:	009b      	lsls	r3, r3, #2
 800c236:	4413      	add	r3, r2
 800c238:	881b      	ldrh	r3, [r3, #0]
 800c23a:	b29b      	uxth	r3, r3
 800c23c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c240:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c244:	823b      	strh	r3, [r7, #16]
 800c246:	8a3b      	ldrh	r3, [r7, #16]
 800c248:	f083 0310 	eor.w	r3, r3, #16
 800c24c:	823b      	strh	r3, [r7, #16]
 800c24e:	8a3b      	ldrh	r3, [r7, #16]
 800c250:	f083 0320 	eor.w	r3, r3, #32
 800c254:	823b      	strh	r3, [r7, #16]
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	461a      	mov	r2, r3
 800c25c:	68bb      	ldr	r3, [r7, #8]
 800c25e:	781b      	ldrb	r3, [r3, #0]
 800c260:	009b      	lsls	r3, r3, #2
 800c262:	441a      	add	r2, r3
 800c264:	8a3b      	ldrh	r3, [r7, #16]
 800c266:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c26a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c26e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c272:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c276:	b29b      	uxth	r3, r3
 800c278:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800c27a:	2300      	movs	r3, #0
}
 800c27c:	4618      	mov	r0, r3
 800c27e:	3788      	adds	r7, #136	; 0x88
 800c280:	46bd      	mov	sp, r7
 800c282:	bd80      	pop	{r7, pc}

0800c284 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800c284:	b480      	push	{r7}
 800c286:	b087      	sub	sp, #28
 800c288:	af00      	add	r7, sp, #0
 800c28a:	60f8      	str	r0, [r7, #12]
 800c28c:	607b      	str	r3, [r7, #4]
 800c28e:	460b      	mov	r3, r1
 800c290:	817b      	strh	r3, [r7, #10]
 800c292:	4613      	mov	r3, r2
 800c294:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800c296:	897b      	ldrh	r3, [r7, #10]
 800c298:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c29c:	b29b      	uxth	r3, r3
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d00b      	beq.n	800c2ba <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c2a2:	897b      	ldrh	r3, [r7, #10]
 800c2a4:	f003 0307 	and.w	r3, r3, #7
 800c2a8:	1c5a      	adds	r2, r3, #1
 800c2aa:	4613      	mov	r3, r2
 800c2ac:	009b      	lsls	r3, r3, #2
 800c2ae:	4413      	add	r3, r2
 800c2b0:	00db      	lsls	r3, r3, #3
 800c2b2:	68fa      	ldr	r2, [r7, #12]
 800c2b4:	4413      	add	r3, r2
 800c2b6:	617b      	str	r3, [r7, #20]
 800c2b8:	e009      	b.n	800c2ce <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c2ba:	897a      	ldrh	r2, [r7, #10]
 800c2bc:	4613      	mov	r3, r2
 800c2be:	009b      	lsls	r3, r3, #2
 800c2c0:	4413      	add	r3, r2
 800c2c2:	00db      	lsls	r3, r3, #3
 800c2c4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800c2c8:	68fa      	ldr	r2, [r7, #12]
 800c2ca:	4413      	add	r3, r2
 800c2cc:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800c2ce:	893b      	ldrh	r3, [r7, #8]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d107      	bne.n	800c2e4 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800c2d4:	697b      	ldr	r3, [r7, #20]
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	b29a      	uxth	r2, r3
 800c2de:	697b      	ldr	r3, [r7, #20]
 800c2e0:	80da      	strh	r2, [r3, #6]
 800c2e2:	e00b      	b.n	800c2fc <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800c2e4:	697b      	ldr	r3, [r7, #20]
 800c2e6:	2201      	movs	r2, #1
 800c2e8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	b29a      	uxth	r2, r3
 800c2ee:	697b      	ldr	r3, [r7, #20]
 800c2f0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	0c1b      	lsrs	r3, r3, #16
 800c2f6:	b29a      	uxth	r2, r3
 800c2f8:	697b      	ldr	r3, [r7, #20]
 800c2fa:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 800c2fc:	2300      	movs	r3, #0
}
 800c2fe:	4618      	mov	r0, r3
 800c300:	371c      	adds	r7, #28
 800c302:	46bd      	mov	sp, r7
 800c304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c308:	4770      	bx	lr
	...

0800c30c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800c312:	af00      	add	r7, sp, #0
 800c314:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c318:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c31c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800c31e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c322:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d102      	bne.n	800c332 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800c32c:	2301      	movs	r3, #1
 800c32e:	f001 b99a 	b.w	800d666 <HAL_RCC_OscConfig+0x135a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800c332:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c336:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d02c      	beq.n	800c39c <HAL_RCC_OscConfig+0x90>
 800c342:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c346:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	f003 0301 	and.w	r3, r3, #1
 800c352:	2b00      	cmp	r3, #0
 800c354:	d122      	bne.n	800c39c <HAL_RCC_OscConfig+0x90>
 800c356:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c35a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	f003 0302 	and.w	r3, r3, #2
 800c366:	2b00      	cmp	r3, #0
 800c368:	d118      	bne.n	800c39c <HAL_RCC_OscConfig+0x90>
 800c36a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c36e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	f003 0308 	and.w	r3, r3, #8
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d10e      	bne.n	800c39c <HAL_RCC_OscConfig+0x90>
 800c37e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c382:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	f003 0304 	and.w	r3, r3, #4
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d104      	bne.n	800c39c <HAL_RCC_OscConfig+0x90>
 800c392:	f240 114b 	movw	r1, #331	; 0x14b
 800c396:	48ba      	ldr	r0, [pc, #744]	; (800c680 <HAL_RCC_OscConfig+0x374>)
 800c398:	f7f9 fc11 	bl	8005bbe <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c39c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c3a0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	f003 0301 	and.w	r3, r3, #1
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	f000 819d 	beq.w	800c6ec <HAL_RCC_OscConfig+0x3e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800c3b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c3b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	685b      	ldr	r3, [r3, #4]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d016      	beq.n	800c3f0 <HAL_RCC_OscConfig+0xe4>
 800c3c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c3c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	685b      	ldr	r3, [r3, #4]
 800c3ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c3d2:	d00d      	beq.n	800c3f0 <HAL_RCC_OscConfig+0xe4>
 800c3d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c3d8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	685b      	ldr	r3, [r3, #4]
 800c3e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c3e4:	d004      	beq.n	800c3f0 <HAL_RCC_OscConfig+0xe4>
 800c3e6:	f240 1151 	movw	r1, #337	; 0x151
 800c3ea:	48a5      	ldr	r0, [pc, #660]	; (800c680 <HAL_RCC_OscConfig+0x374>)
 800c3ec:	f7f9 fbe7 	bl	8005bbe <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800c3f0:	4ba4      	ldr	r3, [pc, #656]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c3f2:	685b      	ldr	r3, [r3, #4]
 800c3f4:	f003 030c 	and.w	r3, r3, #12
 800c3f8:	2b04      	cmp	r3, #4
 800c3fa:	d00c      	beq.n	800c416 <HAL_RCC_OscConfig+0x10a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800c3fc:	4ba1      	ldr	r3, [pc, #644]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c3fe:	685b      	ldr	r3, [r3, #4]
 800c400:	f003 030c 	and.w	r3, r3, #12
 800c404:	2b08      	cmp	r3, #8
 800c406:	d15c      	bne.n	800c4c2 <HAL_RCC_OscConfig+0x1b6>
 800c408:	4b9e      	ldr	r3, [pc, #632]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c40a:	685b      	ldr	r3, [r3, #4]
 800c40c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c410:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c414:	d155      	bne.n	800c4c2 <HAL_RCC_OscConfig+0x1b6>
 800c416:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800c41a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c41e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800c422:	fa93 f3a3 	rbit	r3, r3
 800c426:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800c42a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c42e:	fab3 f383 	clz	r3, r3
 800c432:	b2db      	uxtb	r3, r3
 800c434:	095b      	lsrs	r3, r3, #5
 800c436:	b2db      	uxtb	r3, r3
 800c438:	f043 0301 	orr.w	r3, r3, #1
 800c43c:	b2db      	uxtb	r3, r3
 800c43e:	2b01      	cmp	r3, #1
 800c440:	d102      	bne.n	800c448 <HAL_RCC_OscConfig+0x13c>
 800c442:	4b90      	ldr	r3, [pc, #576]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	e015      	b.n	800c474 <HAL_RCC_OscConfig+0x168>
 800c448:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800c44c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c450:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800c454:	fa93 f3a3 	rbit	r3, r3
 800c458:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800c45c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800c460:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800c464:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800c468:	fa93 f3a3 	rbit	r3, r3
 800c46c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800c470:	4b84      	ldr	r3, [pc, #528]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c474:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800c478:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800c47c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800c480:	fa92 f2a2 	rbit	r2, r2
 800c484:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800c488:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800c48c:	fab2 f282 	clz	r2, r2
 800c490:	b2d2      	uxtb	r2, r2
 800c492:	f042 0220 	orr.w	r2, r2, #32
 800c496:	b2d2      	uxtb	r2, r2
 800c498:	f002 021f 	and.w	r2, r2, #31
 800c49c:	2101      	movs	r1, #1
 800c49e:	fa01 f202 	lsl.w	r2, r1, r2
 800c4a2:	4013      	ands	r3, r2
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	f000 8120 	beq.w	800c6ea <HAL_RCC_OscConfig+0x3de>
 800c4aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c4ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	685b      	ldr	r3, [r3, #4]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	f040 8117 	bne.w	800c6ea <HAL_RCC_OscConfig+0x3de>
      {
        return HAL_ERROR;
 800c4bc:	2301      	movs	r3, #1
 800c4be:	f001 b8d2 	b.w	800d666 <HAL_RCC_OscConfig+0x135a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c4c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c4c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	685b      	ldr	r3, [r3, #4]
 800c4ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c4d2:	d106      	bne.n	800c4e2 <HAL_RCC_OscConfig+0x1d6>
 800c4d4:	4b6b      	ldr	r3, [pc, #428]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	4a6a      	ldr	r2, [pc, #424]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c4da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c4de:	6013      	str	r3, [r2, #0]
 800c4e0:	e036      	b.n	800c550 <HAL_RCC_OscConfig+0x244>
 800c4e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c4e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	685b      	ldr	r3, [r3, #4]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d10c      	bne.n	800c50c <HAL_RCC_OscConfig+0x200>
 800c4f2:	4b64      	ldr	r3, [pc, #400]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	4a63      	ldr	r2, [pc, #396]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c4f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c4fc:	6013      	str	r3, [r2, #0]
 800c4fe:	4b61      	ldr	r3, [pc, #388]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	4a60      	ldr	r2, [pc, #384]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c504:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c508:	6013      	str	r3, [r2, #0]
 800c50a:	e021      	b.n	800c550 <HAL_RCC_OscConfig+0x244>
 800c50c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c510:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	685b      	ldr	r3, [r3, #4]
 800c518:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c51c:	d10c      	bne.n	800c538 <HAL_RCC_OscConfig+0x22c>
 800c51e:	4b59      	ldr	r3, [pc, #356]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	4a58      	ldr	r2, [pc, #352]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c524:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c528:	6013      	str	r3, [r2, #0]
 800c52a:	4b56      	ldr	r3, [pc, #344]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	4a55      	ldr	r2, [pc, #340]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c534:	6013      	str	r3, [r2, #0]
 800c536:	e00b      	b.n	800c550 <HAL_RCC_OscConfig+0x244>
 800c538:	4b52      	ldr	r3, [pc, #328]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	4a51      	ldr	r2, [pc, #324]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c53e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c542:	6013      	str	r3, [r2, #0]
 800c544:	4b4f      	ldr	r3, [pc, #316]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	4a4e      	ldr	r2, [pc, #312]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c54a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c54e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800c550:	4b4c      	ldr	r3, [pc, #304]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c554:	f023 020f 	bic.w	r2, r3, #15
 800c558:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c55c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	689b      	ldr	r3, [r3, #8]
 800c564:	4947      	ldr	r1, [pc, #284]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c566:	4313      	orrs	r3, r2
 800c568:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c56a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c56e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	685b      	ldr	r3, [r3, #4]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d059      	beq.n	800c62e <HAL_RCC_OscConfig+0x322>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c57a:	f7fb fb07 	bl	8007b8c <HAL_GetTick>
 800c57e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c582:	e00a      	b.n	800c59a <HAL_RCC_OscConfig+0x28e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800c584:	f7fb fb02 	bl	8007b8c <HAL_GetTick>
 800c588:	4602      	mov	r2, r0
 800c58a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800c58e:	1ad3      	subs	r3, r2, r3
 800c590:	2b64      	cmp	r3, #100	; 0x64
 800c592:	d902      	bls.n	800c59a <HAL_RCC_OscConfig+0x28e>
          {
            return HAL_TIMEOUT;
 800c594:	2303      	movs	r3, #3
 800c596:	f001 b866 	b.w	800d666 <HAL_RCC_OscConfig+0x135a>
 800c59a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800c59e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c5a2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800c5a6:	fa93 f3a3 	rbit	r3, r3
 800c5aa:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800c5ae:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c5b2:	fab3 f383 	clz	r3, r3
 800c5b6:	b2db      	uxtb	r3, r3
 800c5b8:	095b      	lsrs	r3, r3, #5
 800c5ba:	b2db      	uxtb	r3, r3
 800c5bc:	f043 0301 	orr.w	r3, r3, #1
 800c5c0:	b2db      	uxtb	r3, r3
 800c5c2:	2b01      	cmp	r3, #1
 800c5c4:	d102      	bne.n	800c5cc <HAL_RCC_OscConfig+0x2c0>
 800c5c6:	4b2f      	ldr	r3, [pc, #188]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	e015      	b.n	800c5f8 <HAL_RCC_OscConfig+0x2ec>
 800c5cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800c5d0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c5d4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800c5d8:	fa93 f3a3 	rbit	r3, r3
 800c5dc:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800c5e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800c5e4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800c5e8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800c5ec:	fa93 f3a3 	rbit	r3, r3
 800c5f0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800c5f4:	4b23      	ldr	r3, [pc, #140]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c5f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5f8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800c5fc:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800c600:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800c604:	fa92 f2a2 	rbit	r2, r2
 800c608:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800c60c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800c610:	fab2 f282 	clz	r2, r2
 800c614:	b2d2      	uxtb	r2, r2
 800c616:	f042 0220 	orr.w	r2, r2, #32
 800c61a:	b2d2      	uxtb	r2, r2
 800c61c:	f002 021f 	and.w	r2, r2, #31
 800c620:	2101      	movs	r1, #1
 800c622:	fa01 f202 	lsl.w	r2, r1, r2
 800c626:	4013      	ands	r3, r2
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d0ab      	beq.n	800c584 <HAL_RCC_OscConfig+0x278>
 800c62c:	e05e      	b.n	800c6ec <HAL_RCC_OscConfig+0x3e0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c62e:	f7fb faad 	bl	8007b8c <HAL_GetTick>
 800c632:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c636:	e00a      	b.n	800c64e <HAL_RCC_OscConfig+0x342>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800c638:	f7fb faa8 	bl	8007b8c <HAL_GetTick>
 800c63c:	4602      	mov	r2, r0
 800c63e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800c642:	1ad3      	subs	r3, r2, r3
 800c644:	2b64      	cmp	r3, #100	; 0x64
 800c646:	d902      	bls.n	800c64e <HAL_RCC_OscConfig+0x342>
          {
            return HAL_TIMEOUT;
 800c648:	2303      	movs	r3, #3
 800c64a:	f001 b80c 	b.w	800d666 <HAL_RCC_OscConfig+0x135a>
 800c64e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800c652:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c656:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800c65a:	fa93 f3a3 	rbit	r3, r3
 800c65e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800c662:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c666:	fab3 f383 	clz	r3, r3
 800c66a:	b2db      	uxtb	r3, r3
 800c66c:	095b      	lsrs	r3, r3, #5
 800c66e:	b2db      	uxtb	r3, r3
 800c670:	f043 0301 	orr.w	r3, r3, #1
 800c674:	b2db      	uxtb	r3, r3
 800c676:	2b01      	cmp	r3, #1
 800c678:	d106      	bne.n	800c688 <HAL_RCC_OscConfig+0x37c>
 800c67a:	4b02      	ldr	r3, [pc, #8]	; (800c684 <HAL_RCC_OscConfig+0x378>)
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	e019      	b.n	800c6b4 <HAL_RCC_OscConfig+0x3a8>
 800c680:	08034420 	.word	0x08034420
 800c684:	40021000 	.word	0x40021000
 800c688:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800c68c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c690:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800c694:	fa93 f3a3 	rbit	r3, r3
 800c698:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800c69c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800c6a0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800c6a4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800c6a8:	fa93 f3a3 	rbit	r3, r3
 800c6ac:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800c6b0:	4bc0      	ldr	r3, [pc, #768]	; (800c9b4 <HAL_RCC_OscConfig+0x6a8>)
 800c6b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6b4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800c6b8:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800c6bc:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800c6c0:	fa92 f2a2 	rbit	r2, r2
 800c6c4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800c6c8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800c6cc:	fab2 f282 	clz	r2, r2
 800c6d0:	b2d2      	uxtb	r2, r2
 800c6d2:	f042 0220 	orr.w	r2, r2, #32
 800c6d6:	b2d2      	uxtb	r2, r2
 800c6d8:	f002 021f 	and.w	r2, r2, #31
 800c6dc:	2101      	movs	r1, #1
 800c6de:	fa01 f202 	lsl.w	r2, r1, r2
 800c6e2:	4013      	ands	r3, r2
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d1a7      	bne.n	800c638 <HAL_RCC_OscConfig+0x32c>
 800c6e8:	e000      	b.n	800c6ec <HAL_RCC_OscConfig+0x3e0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c6ea:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c6ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c6f0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	f003 0302 	and.w	r3, r3, #2
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	f000 81a2 	beq.w	800ca46 <HAL_RCC_OscConfig+0x73a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800c702:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c706:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	691b      	ldr	r3, [r3, #16]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d00c      	beq.n	800c72c <HAL_RCC_OscConfig+0x420>
 800c712:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c716:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	691b      	ldr	r3, [r3, #16]
 800c71e:	2b01      	cmp	r3, #1
 800c720:	d004      	beq.n	800c72c <HAL_RCC_OscConfig+0x420>
 800c722:	f240 1189 	movw	r1, #393	; 0x189
 800c726:	48a4      	ldr	r0, [pc, #656]	; (800c9b8 <HAL_RCC_OscConfig+0x6ac>)
 800c728:	f7f9 fa49 	bl	8005bbe <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800c72c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c730:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	695b      	ldr	r3, [r3, #20]
 800c738:	2b1f      	cmp	r3, #31
 800c73a:	d904      	bls.n	800c746 <HAL_RCC_OscConfig+0x43a>
 800c73c:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 800c740:	489d      	ldr	r0, [pc, #628]	; (800c9b8 <HAL_RCC_OscConfig+0x6ac>)
 800c742:	f7f9 fa3c 	bl	8005bbe <assert_failed>
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800c746:	4b9b      	ldr	r3, [pc, #620]	; (800c9b4 <HAL_RCC_OscConfig+0x6a8>)
 800c748:	685b      	ldr	r3, [r3, #4]
 800c74a:	f003 030c 	and.w	r3, r3, #12
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d00b      	beq.n	800c76a <HAL_RCC_OscConfig+0x45e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800c752:	4b98      	ldr	r3, [pc, #608]	; (800c9b4 <HAL_RCC_OscConfig+0x6a8>)
 800c754:	685b      	ldr	r3, [r3, #4]
 800c756:	f003 030c 	and.w	r3, r3, #12
 800c75a:	2b08      	cmp	r3, #8
 800c75c:	d172      	bne.n	800c844 <HAL_RCC_OscConfig+0x538>
 800c75e:	4b95      	ldr	r3, [pc, #596]	; (800c9b4 <HAL_RCC_OscConfig+0x6a8>)
 800c760:	685b      	ldr	r3, [r3, #4]
 800c762:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c766:	2b00      	cmp	r3, #0
 800c768:	d16c      	bne.n	800c844 <HAL_RCC_OscConfig+0x538>
 800c76a:	2302      	movs	r3, #2
 800c76c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c770:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800c774:	fa93 f3a3 	rbit	r3, r3
 800c778:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800c77c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c780:	fab3 f383 	clz	r3, r3
 800c784:	b2db      	uxtb	r3, r3
 800c786:	095b      	lsrs	r3, r3, #5
 800c788:	b2db      	uxtb	r3, r3
 800c78a:	f043 0301 	orr.w	r3, r3, #1
 800c78e:	b2db      	uxtb	r3, r3
 800c790:	2b01      	cmp	r3, #1
 800c792:	d102      	bne.n	800c79a <HAL_RCC_OscConfig+0x48e>
 800c794:	4b87      	ldr	r3, [pc, #540]	; (800c9b4 <HAL_RCC_OscConfig+0x6a8>)
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	e013      	b.n	800c7c2 <HAL_RCC_OscConfig+0x4b6>
 800c79a:	2302      	movs	r3, #2
 800c79c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c7a0:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800c7a4:	fa93 f3a3 	rbit	r3, r3
 800c7a8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800c7ac:	2302      	movs	r3, #2
 800c7ae:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800c7b2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800c7b6:	fa93 f3a3 	rbit	r3, r3
 800c7ba:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800c7be:	4b7d      	ldr	r3, [pc, #500]	; (800c9b4 <HAL_RCC_OscConfig+0x6a8>)
 800c7c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7c2:	2202      	movs	r2, #2
 800c7c4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800c7c8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800c7cc:	fa92 f2a2 	rbit	r2, r2
 800c7d0:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800c7d4:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800c7d8:	fab2 f282 	clz	r2, r2
 800c7dc:	b2d2      	uxtb	r2, r2
 800c7de:	f042 0220 	orr.w	r2, r2, #32
 800c7e2:	b2d2      	uxtb	r2, r2
 800c7e4:	f002 021f 	and.w	r2, r2, #31
 800c7e8:	2101      	movs	r1, #1
 800c7ea:	fa01 f202 	lsl.w	r2, r1, r2
 800c7ee:	4013      	ands	r3, r2
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d00a      	beq.n	800c80a <HAL_RCC_OscConfig+0x4fe>
 800c7f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c7f8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	691b      	ldr	r3, [r3, #16]
 800c800:	2b01      	cmp	r3, #1
 800c802:	d002      	beq.n	800c80a <HAL_RCC_OscConfig+0x4fe>
      {
        return HAL_ERROR;
 800c804:	2301      	movs	r3, #1
 800c806:	f000 bf2e 	b.w	800d666 <HAL_RCC_OscConfig+0x135a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c80a:	4b6a      	ldr	r3, [pc, #424]	; (800c9b4 <HAL_RCC_OscConfig+0x6a8>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800c812:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c816:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	695b      	ldr	r3, [r3, #20]
 800c81e:	21f8      	movs	r1, #248	; 0xf8
 800c820:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c824:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800c828:	fa91 f1a1 	rbit	r1, r1
 800c82c:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800c830:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800c834:	fab1 f181 	clz	r1, r1
 800c838:	b2c9      	uxtb	r1, r1
 800c83a:	408b      	lsls	r3, r1
 800c83c:	495d      	ldr	r1, [pc, #372]	; (800c9b4 <HAL_RCC_OscConfig+0x6a8>)
 800c83e:	4313      	orrs	r3, r2
 800c840:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c842:	e100      	b.n	800ca46 <HAL_RCC_OscConfig+0x73a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c844:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c848:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	691b      	ldr	r3, [r3, #16]
 800c850:	2b00      	cmp	r3, #0
 800c852:	f000 8088 	beq.w	800c966 <HAL_RCC_OscConfig+0x65a>
 800c856:	2301      	movs	r3, #1
 800c858:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c85c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800c860:	fa93 f3a3 	rbit	r3, r3
 800c864:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800c868:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c86c:	fab3 f383 	clz	r3, r3
 800c870:	b2db      	uxtb	r3, r3
 800c872:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800c876:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800c87a:	009b      	lsls	r3, r3, #2
 800c87c:	461a      	mov	r2, r3
 800c87e:	2301      	movs	r3, #1
 800c880:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c882:	f7fb f983 	bl	8007b8c <HAL_GetTick>
 800c886:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c88a:	e00a      	b.n	800c8a2 <HAL_RCC_OscConfig+0x596>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800c88c:	f7fb f97e 	bl	8007b8c <HAL_GetTick>
 800c890:	4602      	mov	r2, r0
 800c892:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800c896:	1ad3      	subs	r3, r2, r3
 800c898:	2b02      	cmp	r3, #2
 800c89a:	d902      	bls.n	800c8a2 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800c89c:	2303      	movs	r3, #3
 800c89e:	f000 bee2 	b.w	800d666 <HAL_RCC_OscConfig+0x135a>
 800c8a2:	2302      	movs	r3, #2
 800c8a4:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c8a8:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800c8ac:	fa93 f3a3 	rbit	r3, r3
 800c8b0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800c8b4:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c8b8:	fab3 f383 	clz	r3, r3
 800c8bc:	b2db      	uxtb	r3, r3
 800c8be:	095b      	lsrs	r3, r3, #5
 800c8c0:	b2db      	uxtb	r3, r3
 800c8c2:	f043 0301 	orr.w	r3, r3, #1
 800c8c6:	b2db      	uxtb	r3, r3
 800c8c8:	2b01      	cmp	r3, #1
 800c8ca:	d102      	bne.n	800c8d2 <HAL_RCC_OscConfig+0x5c6>
 800c8cc:	4b39      	ldr	r3, [pc, #228]	; (800c9b4 <HAL_RCC_OscConfig+0x6a8>)
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	e013      	b.n	800c8fa <HAL_RCC_OscConfig+0x5ee>
 800c8d2:	2302      	movs	r3, #2
 800c8d4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c8d8:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800c8dc:	fa93 f3a3 	rbit	r3, r3
 800c8e0:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800c8e4:	2302      	movs	r3, #2
 800c8e6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800c8ea:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800c8ee:	fa93 f3a3 	rbit	r3, r3
 800c8f2:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800c8f6:	4b2f      	ldr	r3, [pc, #188]	; (800c9b4 <HAL_RCC_OscConfig+0x6a8>)
 800c8f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8fa:	2202      	movs	r2, #2
 800c8fc:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800c900:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800c904:	fa92 f2a2 	rbit	r2, r2
 800c908:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800c90c:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800c910:	fab2 f282 	clz	r2, r2
 800c914:	b2d2      	uxtb	r2, r2
 800c916:	f042 0220 	orr.w	r2, r2, #32
 800c91a:	b2d2      	uxtb	r2, r2
 800c91c:	f002 021f 	and.w	r2, r2, #31
 800c920:	2101      	movs	r1, #1
 800c922:	fa01 f202 	lsl.w	r2, r1, r2
 800c926:	4013      	ands	r3, r2
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d0af      	beq.n	800c88c <HAL_RCC_OscConfig+0x580>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c92c:	4b21      	ldr	r3, [pc, #132]	; (800c9b4 <HAL_RCC_OscConfig+0x6a8>)
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800c934:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800c938:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	695b      	ldr	r3, [r3, #20]
 800c940:	21f8      	movs	r1, #248	; 0xf8
 800c942:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c946:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800c94a:	fa91 f1a1 	rbit	r1, r1
 800c94e:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800c952:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800c956:	fab1 f181 	clz	r1, r1
 800c95a:	b2c9      	uxtb	r1, r1
 800c95c:	408b      	lsls	r3, r1
 800c95e:	4915      	ldr	r1, [pc, #84]	; (800c9b4 <HAL_RCC_OscConfig+0x6a8>)
 800c960:	4313      	orrs	r3, r2
 800c962:	600b      	str	r3, [r1, #0]
 800c964:	e06f      	b.n	800ca46 <HAL_RCC_OscConfig+0x73a>
 800c966:	2301      	movs	r3, #1
 800c968:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c96c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800c970:	fa93 f3a3 	rbit	r3, r3
 800c974:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800c978:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c97c:	fab3 f383 	clz	r3, r3
 800c980:	b2db      	uxtb	r3, r3
 800c982:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800c986:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800c98a:	009b      	lsls	r3, r3, #2
 800c98c:	461a      	mov	r2, r3
 800c98e:	2300      	movs	r3, #0
 800c990:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c992:	f7fb f8fb 	bl	8007b8c <HAL_GetTick>
 800c996:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c99a:	e00f      	b.n	800c9bc <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800c99c:	f7fb f8f6 	bl	8007b8c <HAL_GetTick>
 800c9a0:	4602      	mov	r2, r0
 800c9a2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800c9a6:	1ad3      	subs	r3, r2, r3
 800c9a8:	2b02      	cmp	r3, #2
 800c9aa:	d907      	bls.n	800c9bc <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 800c9ac:	2303      	movs	r3, #3
 800c9ae:	f000 be5a 	b.w	800d666 <HAL_RCC_OscConfig+0x135a>
 800c9b2:	bf00      	nop
 800c9b4:	40021000 	.word	0x40021000
 800c9b8:	08034420 	.word	0x08034420
 800c9bc:	2302      	movs	r3, #2
 800c9be:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c9c2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c9c6:	fa93 f3a3 	rbit	r3, r3
 800c9ca:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800c9ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c9d2:	fab3 f383 	clz	r3, r3
 800c9d6:	b2db      	uxtb	r3, r3
 800c9d8:	095b      	lsrs	r3, r3, #5
 800c9da:	b2db      	uxtb	r3, r3
 800c9dc:	f043 0301 	orr.w	r3, r3, #1
 800c9e0:	b2db      	uxtb	r3, r3
 800c9e2:	2b01      	cmp	r3, #1
 800c9e4:	d102      	bne.n	800c9ec <HAL_RCC_OscConfig+0x6e0>
 800c9e6:	4b81      	ldr	r3, [pc, #516]	; (800cbec <HAL_RCC_OscConfig+0x8e0>)
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	e013      	b.n	800ca14 <HAL_RCC_OscConfig+0x708>
 800c9ec:	2302      	movs	r3, #2
 800c9ee:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c9f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c9f6:	fa93 f3a3 	rbit	r3, r3
 800c9fa:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800c9fe:	2302      	movs	r3, #2
 800ca00:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800ca04:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800ca08:	fa93 f3a3 	rbit	r3, r3
 800ca0c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800ca10:	4b76      	ldr	r3, [pc, #472]	; (800cbec <HAL_RCC_OscConfig+0x8e0>)
 800ca12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca14:	2202      	movs	r2, #2
 800ca16:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800ca1a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800ca1e:	fa92 f2a2 	rbit	r2, r2
 800ca22:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800ca26:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800ca2a:	fab2 f282 	clz	r2, r2
 800ca2e:	b2d2      	uxtb	r2, r2
 800ca30:	f042 0220 	orr.w	r2, r2, #32
 800ca34:	b2d2      	uxtb	r2, r2
 800ca36:	f002 021f 	and.w	r2, r2, #31
 800ca3a:	2101      	movs	r1, #1
 800ca3c:	fa01 f202 	lsl.w	r2, r1, r2
 800ca40:	4013      	ands	r3, r2
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d1aa      	bne.n	800c99c <HAL_RCC_OscConfig+0x690>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ca46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ca4a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	f003 0308 	and.w	r3, r3, #8
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	f000 812b 	beq.w	800ccb2 <HAL_RCC_OscConfig+0x9a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800ca5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ca60:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	699b      	ldr	r3, [r3, #24]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d00c      	beq.n	800ca86 <HAL_RCC_OscConfig+0x77a>
 800ca6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ca70:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	699b      	ldr	r3, [r3, #24]
 800ca78:	2b01      	cmp	r3, #1
 800ca7a:	d004      	beq.n	800ca86 <HAL_RCC_OscConfig+0x77a>
 800ca7c:	f44f 71e5 	mov.w	r1, #458	; 0x1ca
 800ca80:	485b      	ldr	r0, [pc, #364]	; (800cbf0 <HAL_RCC_OscConfig+0x8e4>)
 800ca82:	f7f9 f89c 	bl	8005bbe <assert_failed>
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ca86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ca8a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	699b      	ldr	r3, [r3, #24]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d079      	beq.n	800cb8a <HAL_RCC_OscConfig+0x87e>
 800ca96:	2301      	movs	r3, #1
 800ca98:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ca9c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800caa0:	fa93 f3a3 	rbit	r3, r3
 800caa4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800caa8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800caac:	fab3 f383 	clz	r3, r3
 800cab0:	b2db      	uxtb	r3, r3
 800cab2:	461a      	mov	r2, r3
 800cab4:	4b4f      	ldr	r3, [pc, #316]	; (800cbf4 <HAL_RCC_OscConfig+0x8e8>)
 800cab6:	4413      	add	r3, r2
 800cab8:	009b      	lsls	r3, r3, #2
 800caba:	461a      	mov	r2, r3
 800cabc:	2301      	movs	r3, #1
 800cabe:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800cac0:	f7fb f864 	bl	8007b8c <HAL_GetTick>
 800cac4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cac8:	e00a      	b.n	800cae0 <HAL_RCC_OscConfig+0x7d4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800caca:	f7fb f85f 	bl	8007b8c <HAL_GetTick>
 800cace:	4602      	mov	r2, r0
 800cad0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800cad4:	1ad3      	subs	r3, r2, r3
 800cad6:	2b02      	cmp	r3, #2
 800cad8:	d902      	bls.n	800cae0 <HAL_RCC_OscConfig+0x7d4>
        {
          return HAL_TIMEOUT;
 800cada:	2303      	movs	r3, #3
 800cadc:	f000 bdc3 	b.w	800d666 <HAL_RCC_OscConfig+0x135a>
 800cae0:	2302      	movs	r3, #2
 800cae2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cae6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800caea:	fa93 f3a3 	rbit	r3, r3
 800caee:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800caf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800caf6:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800cafa:	2202      	movs	r2, #2
 800cafc:	601a      	str	r2, [r3, #0]
 800cafe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cb02:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	fa93 f2a3 	rbit	r2, r3
 800cb0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cb10:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cb14:	601a      	str	r2, [r3, #0]
 800cb16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cb1a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb1e:	2202      	movs	r2, #2
 800cb20:	601a      	str	r2, [r3, #0]
 800cb22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cb26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	fa93 f2a3 	rbit	r2, r3
 800cb30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cb34:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800cb38:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cb3a:	4b2c      	ldr	r3, [pc, #176]	; (800cbec <HAL_RCC_OscConfig+0x8e0>)
 800cb3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cb3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cb42:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800cb46:	2102      	movs	r1, #2
 800cb48:	6019      	str	r1, [r3, #0]
 800cb4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cb4e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	fa93 f1a3 	rbit	r1, r3
 800cb58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cb5c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800cb60:	6019      	str	r1, [r3, #0]
  return result;
 800cb62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cb66:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	fab3 f383 	clz	r3, r3
 800cb70:	b2db      	uxtb	r3, r3
 800cb72:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800cb76:	b2db      	uxtb	r3, r3
 800cb78:	f003 031f 	and.w	r3, r3, #31
 800cb7c:	2101      	movs	r1, #1
 800cb7e:	fa01 f303 	lsl.w	r3, r1, r3
 800cb82:	4013      	ands	r3, r2
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d0a0      	beq.n	800caca <HAL_RCC_OscConfig+0x7be>
 800cb88:	e093      	b.n	800ccb2 <HAL_RCC_OscConfig+0x9a6>
 800cb8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cb8e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800cb92:	2201      	movs	r2, #1
 800cb94:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cb96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cb9a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	fa93 f2a3 	rbit	r2, r3
 800cba4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cba8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800cbac:	601a      	str	r2, [r3, #0]
  return result;
 800cbae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cbb2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800cbb6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800cbb8:	fab3 f383 	clz	r3, r3
 800cbbc:	b2db      	uxtb	r3, r3
 800cbbe:	461a      	mov	r2, r3
 800cbc0:	4b0c      	ldr	r3, [pc, #48]	; (800cbf4 <HAL_RCC_OscConfig+0x8e8>)
 800cbc2:	4413      	add	r3, r2
 800cbc4:	009b      	lsls	r3, r3, #2
 800cbc6:	461a      	mov	r2, r3
 800cbc8:	2300      	movs	r3, #0
 800cbca:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800cbcc:	f7fa ffde 	bl	8007b8c <HAL_GetTick>
 800cbd0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cbd4:	e010      	b.n	800cbf8 <HAL_RCC_OscConfig+0x8ec>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800cbd6:	f7fa ffd9 	bl	8007b8c <HAL_GetTick>
 800cbda:	4602      	mov	r2, r0
 800cbdc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800cbe0:	1ad3      	subs	r3, r2, r3
 800cbe2:	2b02      	cmp	r3, #2
 800cbe4:	d908      	bls.n	800cbf8 <HAL_RCC_OscConfig+0x8ec>
        {
          return HAL_TIMEOUT;
 800cbe6:	2303      	movs	r3, #3
 800cbe8:	f000 bd3d 	b.w	800d666 <HAL_RCC_OscConfig+0x135a>
 800cbec:	40021000 	.word	0x40021000
 800cbf0:	08034420 	.word	0x08034420
 800cbf4:	10908120 	.word	0x10908120
 800cbf8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cbfc:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800cc00:	2202      	movs	r2, #2
 800cc02:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cc04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cc08:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	fa93 f2a3 	rbit	r2, r3
 800cc12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cc16:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800cc1a:	601a      	str	r2, [r3, #0]
 800cc1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cc20:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800cc24:	2202      	movs	r2, #2
 800cc26:	601a      	str	r2, [r3, #0]
 800cc28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cc2c:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	fa93 f2a3 	rbit	r2, r3
 800cc36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cc3a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cc3e:	601a      	str	r2, [r3, #0]
 800cc40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cc44:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800cc48:	2202      	movs	r2, #2
 800cc4a:	601a      	str	r2, [r3, #0]
 800cc4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cc50:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	fa93 f2a3 	rbit	r2, r3
 800cc5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cc5e:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800cc62:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cc64:	4bb8      	ldr	r3, [pc, #736]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cc66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cc68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cc6c:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800cc70:	2102      	movs	r1, #2
 800cc72:	6019      	str	r1, [r3, #0]
 800cc74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cc78:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	fa93 f1a3 	rbit	r1, r3
 800cc82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cc86:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800cc8a:	6019      	str	r1, [r3, #0]
  return result;
 800cc8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cc90:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	fab3 f383 	clz	r3, r3
 800cc9a:	b2db      	uxtb	r3, r3
 800cc9c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800cca0:	b2db      	uxtb	r3, r3
 800cca2:	f003 031f 	and.w	r3, r3, #31
 800cca6:	2101      	movs	r1, #1
 800cca8:	fa01 f303 	lsl.w	r3, r1, r3
 800ccac:	4013      	ands	r3, r2
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d191      	bne.n	800cbd6 <HAL_RCC_OscConfig+0x8ca>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ccb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ccb6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	f003 0304 	and.w	r3, r3, #4
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	f000 81c0 	beq.w	800d048 <HAL_RCC_OscConfig+0xd3c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ccc8:	2300      	movs	r3, #0
 800ccca:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800ccce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ccd2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	68db      	ldr	r3, [r3, #12]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d014      	beq.n	800cd08 <HAL_RCC_OscConfig+0x9fc>
 800ccde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cce2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	68db      	ldr	r3, [r3, #12]
 800ccea:	2b01      	cmp	r3, #1
 800ccec:	d00c      	beq.n	800cd08 <HAL_RCC_OscConfig+0x9fc>
 800ccee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ccf2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	68db      	ldr	r3, [r3, #12]
 800ccfa:	2b05      	cmp	r3, #5
 800ccfc:	d004      	beq.n	800cd08 <HAL_RCC_OscConfig+0x9fc>
 800ccfe:	f44f 71fb 	mov.w	r1, #502	; 0x1f6
 800cd02:	4892      	ldr	r0, [pc, #584]	; (800cf4c <HAL_RCC_OscConfig+0xc40>)
 800cd04:	f7f8 ff5b 	bl	8005bbe <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800cd08:	4b8f      	ldr	r3, [pc, #572]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cd0a:	69db      	ldr	r3, [r3, #28]
 800cd0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d116      	bne.n	800cd42 <HAL_RCC_OscConfig+0xa36>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cd14:	4b8c      	ldr	r3, [pc, #560]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cd16:	69db      	ldr	r3, [r3, #28]
 800cd18:	4a8b      	ldr	r2, [pc, #556]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cd1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cd1e:	61d3      	str	r3, [r2, #28]
 800cd20:	4b89      	ldr	r3, [pc, #548]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cd22:	69db      	ldr	r3, [r3, #28]
 800cd24:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800cd28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cd2c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800cd30:	601a      	str	r2, [r3, #0]
 800cd32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cd36:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800cd3a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800cd3c:	2301      	movs	r3, #1
 800cd3e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cd42:	4b83      	ldr	r3, [pc, #524]	; (800cf50 <HAL_RCC_OscConfig+0xc44>)
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d11b      	bne.n	800cd86 <HAL_RCC_OscConfig+0xa7a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800cd4e:	4b80      	ldr	r3, [pc, #512]	; (800cf50 <HAL_RCC_OscConfig+0xc44>)
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	4a7f      	ldr	r2, [pc, #508]	; (800cf50 <HAL_RCC_OscConfig+0xc44>)
 800cd54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cd58:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cd5a:	f7fa ff17 	bl	8007b8c <HAL_GetTick>
 800cd5e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cd62:	e00a      	b.n	800cd7a <HAL_RCC_OscConfig+0xa6e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cd64:	f7fa ff12 	bl	8007b8c <HAL_GetTick>
 800cd68:	4602      	mov	r2, r0
 800cd6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800cd6e:	1ad3      	subs	r3, r2, r3
 800cd70:	2b64      	cmp	r3, #100	; 0x64
 800cd72:	d902      	bls.n	800cd7a <HAL_RCC_OscConfig+0xa6e>
        {
          return HAL_TIMEOUT;
 800cd74:	2303      	movs	r3, #3
 800cd76:	f000 bc76 	b.w	800d666 <HAL_RCC_OscConfig+0x135a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cd7a:	4b75      	ldr	r3, [pc, #468]	; (800cf50 <HAL_RCC_OscConfig+0xc44>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d0ee      	beq.n	800cd64 <HAL_RCC_OscConfig+0xa58>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cd86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cd8a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	68db      	ldr	r3, [r3, #12]
 800cd92:	2b01      	cmp	r3, #1
 800cd94:	d106      	bne.n	800cda4 <HAL_RCC_OscConfig+0xa98>
 800cd96:	4b6c      	ldr	r3, [pc, #432]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cd98:	6a1b      	ldr	r3, [r3, #32]
 800cd9a:	4a6b      	ldr	r2, [pc, #428]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cd9c:	f043 0301 	orr.w	r3, r3, #1
 800cda0:	6213      	str	r3, [r2, #32]
 800cda2:	e035      	b.n	800ce10 <HAL_RCC_OscConfig+0xb04>
 800cda4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cda8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	68db      	ldr	r3, [r3, #12]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d10c      	bne.n	800cdce <HAL_RCC_OscConfig+0xac2>
 800cdb4:	4b64      	ldr	r3, [pc, #400]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cdb6:	6a1b      	ldr	r3, [r3, #32]
 800cdb8:	4a63      	ldr	r2, [pc, #396]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cdba:	f023 0301 	bic.w	r3, r3, #1
 800cdbe:	6213      	str	r3, [r2, #32]
 800cdc0:	4b61      	ldr	r3, [pc, #388]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cdc2:	6a1b      	ldr	r3, [r3, #32]
 800cdc4:	4a60      	ldr	r2, [pc, #384]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cdc6:	f023 0304 	bic.w	r3, r3, #4
 800cdca:	6213      	str	r3, [r2, #32]
 800cdcc:	e020      	b.n	800ce10 <HAL_RCC_OscConfig+0xb04>
 800cdce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cdd2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	68db      	ldr	r3, [r3, #12]
 800cdda:	2b05      	cmp	r3, #5
 800cddc:	d10c      	bne.n	800cdf8 <HAL_RCC_OscConfig+0xaec>
 800cdde:	4b5a      	ldr	r3, [pc, #360]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cde0:	6a1b      	ldr	r3, [r3, #32]
 800cde2:	4a59      	ldr	r2, [pc, #356]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cde4:	f043 0304 	orr.w	r3, r3, #4
 800cde8:	6213      	str	r3, [r2, #32]
 800cdea:	4b57      	ldr	r3, [pc, #348]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cdec:	6a1b      	ldr	r3, [r3, #32]
 800cdee:	4a56      	ldr	r2, [pc, #344]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cdf0:	f043 0301 	orr.w	r3, r3, #1
 800cdf4:	6213      	str	r3, [r2, #32]
 800cdf6:	e00b      	b.n	800ce10 <HAL_RCC_OscConfig+0xb04>
 800cdf8:	4b53      	ldr	r3, [pc, #332]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cdfa:	6a1b      	ldr	r3, [r3, #32]
 800cdfc:	4a52      	ldr	r2, [pc, #328]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800cdfe:	f023 0301 	bic.w	r3, r3, #1
 800ce02:	6213      	str	r3, [r2, #32]
 800ce04:	4b50      	ldr	r3, [pc, #320]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800ce06:	6a1b      	ldr	r3, [r3, #32]
 800ce08:	4a4f      	ldr	r2, [pc, #316]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800ce0a:	f023 0304 	bic.w	r3, r3, #4
 800ce0e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800ce10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ce14:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	68db      	ldr	r3, [r3, #12]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	f000 8082 	beq.w	800cf26 <HAL_RCC_OscConfig+0xc1a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ce22:	f7fa feb3 	bl	8007b8c <HAL_GetTick>
 800ce26:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ce2a:	e00c      	b.n	800ce46 <HAL_RCC_OscConfig+0xb3a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ce2c:	f7fa feae 	bl	8007b8c <HAL_GetTick>
 800ce30:	4602      	mov	r2, r0
 800ce32:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800ce36:	1ad3      	subs	r3, r2, r3
 800ce38:	f241 3288 	movw	r2, #5000	; 0x1388
 800ce3c:	4293      	cmp	r3, r2
 800ce3e:	d902      	bls.n	800ce46 <HAL_RCC_OscConfig+0xb3a>
        {
          return HAL_TIMEOUT;
 800ce40:	2303      	movs	r3, #3
 800ce42:	f000 bc10 	b.w	800d666 <HAL_RCC_OscConfig+0x135a>
 800ce46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ce4a:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800ce4e:	2202      	movs	r2, #2
 800ce50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ce52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ce56:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	fa93 f2a3 	rbit	r2, r3
 800ce60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ce64:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800ce68:	601a      	str	r2, [r3, #0]
 800ce6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ce6e:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800ce72:	2202      	movs	r2, #2
 800ce74:	601a      	str	r2, [r3, #0]
 800ce76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ce7a:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	fa93 f2a3 	rbit	r2, r3
 800ce84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ce88:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800ce8c:	601a      	str	r2, [r3, #0]
  return result;
 800ce8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ce92:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800ce96:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ce98:	fab3 f383 	clz	r3, r3
 800ce9c:	b2db      	uxtb	r3, r3
 800ce9e:	095b      	lsrs	r3, r3, #5
 800cea0:	b2db      	uxtb	r3, r3
 800cea2:	f043 0302 	orr.w	r3, r3, #2
 800cea6:	b2db      	uxtb	r3, r3
 800cea8:	2b02      	cmp	r3, #2
 800ceaa:	d102      	bne.n	800ceb2 <HAL_RCC_OscConfig+0xba6>
 800ceac:	4b26      	ldr	r3, [pc, #152]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800ceae:	6a1b      	ldr	r3, [r3, #32]
 800ceb0:	e013      	b.n	800ceda <HAL_RCC_OscConfig+0xbce>
 800ceb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ceb6:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800ceba:	2202      	movs	r2, #2
 800cebc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cebe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cec2:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	fa93 f2a3 	rbit	r2, r3
 800cecc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ced0:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800ced4:	601a      	str	r2, [r3, #0]
 800ced6:	4b1c      	ldr	r3, [pc, #112]	; (800cf48 <HAL_RCC_OscConfig+0xc3c>)
 800ced8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ceda:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800cede:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800cee2:	2102      	movs	r1, #2
 800cee4:	6011      	str	r1, [r2, #0]
 800cee6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800ceea:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800ceee:	6812      	ldr	r2, [r2, #0]
 800cef0:	fa92 f1a2 	rbit	r1, r2
 800cef4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800cef8:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800cefc:	6011      	str	r1, [r2, #0]
  return result;
 800cefe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800cf02:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800cf06:	6812      	ldr	r2, [r2, #0]
 800cf08:	fab2 f282 	clz	r2, r2
 800cf0c:	b2d2      	uxtb	r2, r2
 800cf0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cf12:	b2d2      	uxtb	r2, r2
 800cf14:	f002 021f 	and.w	r2, r2, #31
 800cf18:	2101      	movs	r1, #1
 800cf1a:	fa01 f202 	lsl.w	r2, r1, r2
 800cf1e:	4013      	ands	r3, r2
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d083      	beq.n	800ce2c <HAL_RCC_OscConfig+0xb20>
 800cf24:	e086      	b.n	800d034 <HAL_RCC_OscConfig+0xd28>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800cf26:	f7fa fe31 	bl	8007b8c <HAL_GetTick>
 800cf2a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cf2e:	e011      	b.n	800cf54 <HAL_RCC_OscConfig+0xc48>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800cf30:	f7fa fe2c 	bl	8007b8c <HAL_GetTick>
 800cf34:	4602      	mov	r2, r0
 800cf36:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800cf3a:	1ad3      	subs	r3, r2, r3
 800cf3c:	f241 3288 	movw	r2, #5000	; 0x1388
 800cf40:	4293      	cmp	r3, r2
 800cf42:	d907      	bls.n	800cf54 <HAL_RCC_OscConfig+0xc48>
        {
          return HAL_TIMEOUT;
 800cf44:	2303      	movs	r3, #3
 800cf46:	e38e      	b.n	800d666 <HAL_RCC_OscConfig+0x135a>
 800cf48:	40021000 	.word	0x40021000
 800cf4c:	08034420 	.word	0x08034420
 800cf50:	40007000 	.word	0x40007000
 800cf54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cf58:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800cf5c:	2202      	movs	r2, #2
 800cf5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cf60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cf64:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	fa93 f2a3 	rbit	r2, r3
 800cf6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cf72:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800cf76:	601a      	str	r2, [r3, #0]
 800cf78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cf7c:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800cf80:	2202      	movs	r2, #2
 800cf82:	601a      	str	r2, [r3, #0]
 800cf84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cf88:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	fa93 f2a3 	rbit	r2, r3
 800cf92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cf96:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800cf9a:	601a      	str	r2, [r3, #0]
  return result;
 800cf9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cfa0:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800cfa4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cfa6:	fab3 f383 	clz	r3, r3
 800cfaa:	b2db      	uxtb	r3, r3
 800cfac:	095b      	lsrs	r3, r3, #5
 800cfae:	b2db      	uxtb	r3, r3
 800cfb0:	f043 0302 	orr.w	r3, r3, #2
 800cfb4:	b2db      	uxtb	r3, r3
 800cfb6:	2b02      	cmp	r3, #2
 800cfb8:	d102      	bne.n	800cfc0 <HAL_RCC_OscConfig+0xcb4>
 800cfba:	4bbb      	ldr	r3, [pc, #748]	; (800d2a8 <HAL_RCC_OscConfig+0xf9c>)
 800cfbc:	6a1b      	ldr	r3, [r3, #32]
 800cfbe:	e013      	b.n	800cfe8 <HAL_RCC_OscConfig+0xcdc>
 800cfc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cfc4:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800cfc8:	2202      	movs	r2, #2
 800cfca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cfcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cfd0:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	fa93 f2a3 	rbit	r2, r3
 800cfda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800cfde:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800cfe2:	601a      	str	r2, [r3, #0]
 800cfe4:	4bb0      	ldr	r3, [pc, #704]	; (800d2a8 <HAL_RCC_OscConfig+0xf9c>)
 800cfe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfe8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800cfec:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800cff0:	2102      	movs	r1, #2
 800cff2:	6011      	str	r1, [r2, #0]
 800cff4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800cff8:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800cffc:	6812      	ldr	r2, [r2, #0]
 800cffe:	fa92 f1a2 	rbit	r1, r2
 800d002:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800d006:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800d00a:	6011      	str	r1, [r2, #0]
  return result;
 800d00c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800d010:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800d014:	6812      	ldr	r2, [r2, #0]
 800d016:	fab2 f282 	clz	r2, r2
 800d01a:	b2d2      	uxtb	r2, r2
 800d01c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d020:	b2d2      	uxtb	r2, r2
 800d022:	f002 021f 	and.w	r2, r2, #31
 800d026:	2101      	movs	r1, #1
 800d028:	fa01 f202 	lsl.w	r2, r1, r2
 800d02c:	4013      	ands	r3, r2
 800d02e:	2b00      	cmp	r3, #0
 800d030:	f47f af7e 	bne.w	800cf30 <HAL_RCC_OscConfig+0xc24>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800d034:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800d038:	2b01      	cmp	r3, #1
 800d03a:	d105      	bne.n	800d048 <HAL_RCC_OscConfig+0xd3c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d03c:	4b9a      	ldr	r3, [pc, #616]	; (800d2a8 <HAL_RCC_OscConfig+0xf9c>)
 800d03e:	69db      	ldr	r3, [r3, #28]
 800d040:	4a99      	ldr	r2, [pc, #612]	; (800d2a8 <HAL_RCC_OscConfig+0xf9c>)
 800d042:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d046:	61d3      	str	r3, [r2, #28]
    }
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800d048:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d04c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	69db      	ldr	r3, [r3, #28]
 800d054:	2b00      	cmp	r3, #0
 800d056:	d014      	beq.n	800d082 <HAL_RCC_OscConfig+0xd76>
 800d058:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d05c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	69db      	ldr	r3, [r3, #28]
 800d064:	2b01      	cmp	r3, #1
 800d066:	d00c      	beq.n	800d082 <HAL_RCC_OscConfig+0xd76>
 800d068:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d06c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	69db      	ldr	r3, [r3, #28]
 800d074:	2b02      	cmp	r3, #2
 800d076:	d004      	beq.n	800d082 <HAL_RCC_OscConfig+0xd76>
 800d078:	f240 213a 	movw	r1, #570	; 0x23a
 800d07c:	488b      	ldr	r0, [pc, #556]	; (800d2ac <HAL_RCC_OscConfig+0xfa0>)
 800d07e:	f7f8 fd9e 	bl	8005bbe <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d082:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d086:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	69db      	ldr	r3, [r3, #28]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	f000 82e8 	beq.w	800d664 <HAL_RCC_OscConfig+0x1358>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800d094:	4b84      	ldr	r3, [pc, #528]	; (800d2a8 <HAL_RCC_OscConfig+0xf9c>)
 800d096:	685b      	ldr	r3, [r3, #4]
 800d098:	f003 030c 	and.w	r3, r3, #12
 800d09c:	2b08      	cmp	r3, #8
 800d09e:	f000 82b6 	beq.w	800d60e <HAL_RCC_OscConfig+0x1302>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d0a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d0a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	69db      	ldr	r3, [r3, #28]
 800d0ae:	2b02      	cmp	r3, #2
 800d0b0:	f040 8207 	bne.w	800d4c2 <HAL_RCC_OscConfig+0x11b6>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800d0b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d0b8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	6a1b      	ldr	r3, [r3, #32]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d00d      	beq.n	800d0e0 <HAL_RCC_OscConfig+0xdd4>
 800d0c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d0c8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	6a1b      	ldr	r3, [r3, #32]
 800d0d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d0d4:	d004      	beq.n	800d0e0 <HAL_RCC_OscConfig+0xdd4>
 800d0d6:	f240 2143 	movw	r1, #579	; 0x243
 800d0da:	4874      	ldr	r0, [pc, #464]	; (800d2ac <HAL_RCC_OscConfig+0xfa0>)
 800d0dc:	f7f8 fd6f 	bl	8005bbe <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 800d0e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d0e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	f000 8083 	beq.w	800d1f8 <HAL_RCC_OscConfig+0xeec>
 800d0f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d0f6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0fe:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800d102:	d079      	beq.n	800d1f8 <HAL_RCC_OscConfig+0xeec>
 800d104:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d108:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d110:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800d114:	d070      	beq.n	800d1f8 <HAL_RCC_OscConfig+0xeec>
 800d116:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d11a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d122:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800d126:	d067      	beq.n	800d1f8 <HAL_RCC_OscConfig+0xeec>
 800d128:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d12c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d134:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d138:	d05e      	beq.n	800d1f8 <HAL_RCC_OscConfig+0xeec>
 800d13a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d13e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d146:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800d14a:	d055      	beq.n	800d1f8 <HAL_RCC_OscConfig+0xeec>
 800d14c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d150:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d158:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800d15c:	d04c      	beq.n	800d1f8 <HAL_RCC_OscConfig+0xeec>
 800d15e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d162:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d16a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800d16e:	d043      	beq.n	800d1f8 <HAL_RCC_OscConfig+0xeec>
 800d170:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d174:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d17c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d180:	d03a      	beq.n	800d1f8 <HAL_RCC_OscConfig+0xeec>
 800d182:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d186:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d18e:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800d192:	d031      	beq.n	800d1f8 <HAL_RCC_OscConfig+0xeec>
 800d194:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d198:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1a0:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800d1a4:	d028      	beq.n	800d1f8 <HAL_RCC_OscConfig+0xeec>
 800d1a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d1aa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1b2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800d1b6:	d01f      	beq.n	800d1f8 <HAL_RCC_OscConfig+0xeec>
 800d1b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d1bc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1c4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800d1c8:	d016      	beq.n	800d1f8 <HAL_RCC_OscConfig+0xeec>
 800d1ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d1ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1d6:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 800d1da:	d00d      	beq.n	800d1f8 <HAL_RCC_OscConfig+0xeec>
 800d1dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d1e0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1e8:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 800d1ec:	d004      	beq.n	800d1f8 <HAL_RCC_OscConfig+0xeec>
 800d1ee:	f44f 7111 	mov.w	r1, #580	; 0x244
 800d1f2:	482e      	ldr	r0, [pc, #184]	; (800d2ac <HAL_RCC_OscConfig+0xfa0>)
 800d1f4:	f7f8 fce3 	bl	8005bbe <assert_failed>
 800d1f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d1fc:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800d200:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d204:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d206:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d20a:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	fa93 f2a3 	rbit	r2, r3
 800d214:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d218:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800d21c:	601a      	str	r2, [r3, #0]
  return result;
 800d21e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d222:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800d226:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d228:	fab3 f383 	clz	r3, r3
 800d22c:	b2db      	uxtb	r3, r3
 800d22e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800d232:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800d236:	009b      	lsls	r3, r3, #2
 800d238:	461a      	mov	r2, r3
 800d23a:	2300      	movs	r3, #0
 800d23c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d23e:	f7fa fca5 	bl	8007b8c <HAL_GetTick>
 800d242:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800d246:	e009      	b.n	800d25c <HAL_RCC_OscConfig+0xf50>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d248:	f7fa fca0 	bl	8007b8c <HAL_GetTick>
 800d24c:	4602      	mov	r2, r0
 800d24e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800d252:	1ad3      	subs	r3, r2, r3
 800d254:	2b02      	cmp	r3, #2
 800d256:	d901      	bls.n	800d25c <HAL_RCC_OscConfig+0xf50>
          {
            return HAL_TIMEOUT;
 800d258:	2303      	movs	r3, #3
 800d25a:	e204      	b.n	800d666 <HAL_RCC_OscConfig+0x135a>
 800d25c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d260:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800d264:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800d268:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d26a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d26e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	fa93 f2a3 	rbit	r2, r3
 800d278:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d27c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800d280:	601a      	str	r2, [r3, #0]
  return result;
 800d282:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d286:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800d28a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800d28c:	fab3 f383 	clz	r3, r3
 800d290:	b2db      	uxtb	r3, r3
 800d292:	095b      	lsrs	r3, r3, #5
 800d294:	b2db      	uxtb	r3, r3
 800d296:	f043 0301 	orr.w	r3, r3, #1
 800d29a:	b2db      	uxtb	r3, r3
 800d29c:	2b01      	cmp	r3, #1
 800d29e:	d107      	bne.n	800d2b0 <HAL_RCC_OscConfig+0xfa4>
 800d2a0:	4b01      	ldr	r3, [pc, #4]	; (800d2a8 <HAL_RCC_OscConfig+0xf9c>)
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	e02c      	b.n	800d300 <HAL_RCC_OscConfig+0xff4>
 800d2a6:	bf00      	nop
 800d2a8:	40021000 	.word	0x40021000
 800d2ac:	08034420 	.word	0x08034420
 800d2b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d2b4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800d2b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800d2bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d2be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d2c2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	fa93 f2a3 	rbit	r2, r3
 800d2cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d2d0:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800d2d4:	601a      	str	r2, [r3, #0]
 800d2d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d2da:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800d2de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800d2e2:	601a      	str	r2, [r3, #0]
 800d2e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d2e8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	fa93 f2a3 	rbit	r2, r3
 800d2f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d2f6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800d2fa:	601a      	str	r2, [r3, #0]
 800d2fc:	4bc9      	ldr	r3, [pc, #804]	; (800d624 <HAL_RCC_OscConfig+0x1318>)
 800d2fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d300:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800d304:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800d308:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800d30c:	6011      	str	r1, [r2, #0]
 800d30e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800d312:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800d316:	6812      	ldr	r2, [r2, #0]
 800d318:	fa92 f1a2 	rbit	r1, r2
 800d31c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800d320:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800d324:	6011      	str	r1, [r2, #0]
  return result;
 800d326:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800d32a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800d32e:	6812      	ldr	r2, [r2, #0]
 800d330:	fab2 f282 	clz	r2, r2
 800d334:	b2d2      	uxtb	r2, r2
 800d336:	f042 0220 	orr.w	r2, r2, #32
 800d33a:	b2d2      	uxtb	r2, r2
 800d33c:	f002 021f 	and.w	r2, r2, #31
 800d340:	2101      	movs	r1, #1
 800d342:	fa01 f202 	lsl.w	r2, r1, r2
 800d346:	4013      	ands	r3, r2
 800d348:	2b00      	cmp	r3, #0
 800d34a:	f47f af7d 	bne.w	800d248 <HAL_RCC_OscConfig+0xf3c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d34e:	4bb5      	ldr	r3, [pc, #724]	; (800d624 <HAL_RCC_OscConfig+0x1318>)
 800d350:	685b      	ldr	r3, [r3, #4]
 800d352:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800d356:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d35a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800d362:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d366:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	6a1b      	ldr	r3, [r3, #32]
 800d36e:	430b      	orrs	r3, r1
 800d370:	49ac      	ldr	r1, [pc, #688]	; (800d624 <HAL_RCC_OscConfig+0x1318>)
 800d372:	4313      	orrs	r3, r2
 800d374:	604b      	str	r3, [r1, #4]
 800d376:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d37a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800d37e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d382:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d384:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d388:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	fa93 f2a3 	rbit	r2, r3
 800d392:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d396:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800d39a:	601a      	str	r2, [r3, #0]
  return result;
 800d39c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d3a0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800d3a4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d3a6:	fab3 f383 	clz	r3, r3
 800d3aa:	b2db      	uxtb	r3, r3
 800d3ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800d3b0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800d3b4:	009b      	lsls	r3, r3, #2
 800d3b6:	461a      	mov	r2, r3
 800d3b8:	2301      	movs	r3, #1
 800d3ba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d3bc:	f7fa fbe6 	bl	8007b8c <HAL_GetTick>
 800d3c0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800d3c4:	e009      	b.n	800d3da <HAL_RCC_OscConfig+0x10ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d3c6:	f7fa fbe1 	bl	8007b8c <HAL_GetTick>
 800d3ca:	4602      	mov	r2, r0
 800d3cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800d3d0:	1ad3      	subs	r3, r2, r3
 800d3d2:	2b02      	cmp	r3, #2
 800d3d4:	d901      	bls.n	800d3da <HAL_RCC_OscConfig+0x10ce>
          {
            return HAL_TIMEOUT;
 800d3d6:	2303      	movs	r3, #3
 800d3d8:	e145      	b.n	800d666 <HAL_RCC_OscConfig+0x135a>
 800d3da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d3de:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800d3e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800d3e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d3e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d3ec:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	fa93 f2a3 	rbit	r2, r3
 800d3f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d3fa:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800d3fe:	601a      	str	r2, [r3, #0]
  return result;
 800d400:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d404:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800d408:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800d40a:	fab3 f383 	clz	r3, r3
 800d40e:	b2db      	uxtb	r3, r3
 800d410:	095b      	lsrs	r3, r3, #5
 800d412:	b2db      	uxtb	r3, r3
 800d414:	f043 0301 	orr.w	r3, r3, #1
 800d418:	b2db      	uxtb	r3, r3
 800d41a:	2b01      	cmp	r3, #1
 800d41c:	d102      	bne.n	800d424 <HAL_RCC_OscConfig+0x1118>
 800d41e:	4b81      	ldr	r3, [pc, #516]	; (800d624 <HAL_RCC_OscConfig+0x1318>)
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	e027      	b.n	800d474 <HAL_RCC_OscConfig+0x1168>
 800d424:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d428:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800d42c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800d430:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d432:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d436:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	fa93 f2a3 	rbit	r2, r3
 800d440:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d444:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800d448:	601a      	str	r2, [r3, #0]
 800d44a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d44e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800d452:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800d456:	601a      	str	r2, [r3, #0]
 800d458:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d45c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	fa93 f2a3 	rbit	r2, r3
 800d466:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d46a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800d46e:	601a      	str	r2, [r3, #0]
 800d470:	4b6c      	ldr	r3, [pc, #432]	; (800d624 <HAL_RCC_OscConfig+0x1318>)
 800d472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d474:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800d478:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800d47c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800d480:	6011      	str	r1, [r2, #0]
 800d482:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800d486:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800d48a:	6812      	ldr	r2, [r2, #0]
 800d48c:	fa92 f1a2 	rbit	r1, r2
 800d490:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800d494:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800d498:	6011      	str	r1, [r2, #0]
  return result;
 800d49a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800d49e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800d4a2:	6812      	ldr	r2, [r2, #0]
 800d4a4:	fab2 f282 	clz	r2, r2
 800d4a8:	b2d2      	uxtb	r2, r2
 800d4aa:	f042 0220 	orr.w	r2, r2, #32
 800d4ae:	b2d2      	uxtb	r2, r2
 800d4b0:	f002 021f 	and.w	r2, r2, #31
 800d4b4:	2101      	movs	r1, #1
 800d4b6:	fa01 f202 	lsl.w	r2, r1, r2
 800d4ba:	4013      	ands	r3, r2
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d082      	beq.n	800d3c6 <HAL_RCC_OscConfig+0x10ba>
 800d4c0:	e0d0      	b.n	800d664 <HAL_RCC_OscConfig+0x1358>
 800d4c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d4c6:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800d4ca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d4ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d4d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d4d4:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	fa93 f2a3 	rbit	r2, r3
 800d4de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d4e2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800d4e6:	601a      	str	r2, [r3, #0]
  return result;
 800d4e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d4ec:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800d4f0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d4f2:	fab3 f383 	clz	r3, r3
 800d4f6:	b2db      	uxtb	r3, r3
 800d4f8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800d4fc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800d500:	009b      	lsls	r3, r3, #2
 800d502:	461a      	mov	r2, r3
 800d504:	2300      	movs	r3, #0
 800d506:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d508:	f7fa fb40 	bl	8007b8c <HAL_GetTick>
 800d50c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800d510:	e009      	b.n	800d526 <HAL_RCC_OscConfig+0x121a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d512:	f7fa fb3b 	bl	8007b8c <HAL_GetTick>
 800d516:	4602      	mov	r2, r0
 800d518:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800d51c:	1ad3      	subs	r3, r2, r3
 800d51e:	2b02      	cmp	r3, #2
 800d520:	d901      	bls.n	800d526 <HAL_RCC_OscConfig+0x121a>
          {
            return HAL_TIMEOUT;
 800d522:	2303      	movs	r3, #3
 800d524:	e09f      	b.n	800d666 <HAL_RCC_OscConfig+0x135a>
 800d526:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d52a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800d52e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800d532:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d534:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d538:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	fa93 f2a3 	rbit	r2, r3
 800d542:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d546:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800d54a:	601a      	str	r2, [r3, #0]
  return result;
 800d54c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d550:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800d554:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800d556:	fab3 f383 	clz	r3, r3
 800d55a:	b2db      	uxtb	r3, r3
 800d55c:	095b      	lsrs	r3, r3, #5
 800d55e:	b2db      	uxtb	r3, r3
 800d560:	f043 0301 	orr.w	r3, r3, #1
 800d564:	b2db      	uxtb	r3, r3
 800d566:	2b01      	cmp	r3, #1
 800d568:	d102      	bne.n	800d570 <HAL_RCC_OscConfig+0x1264>
 800d56a:	4b2e      	ldr	r3, [pc, #184]	; (800d624 <HAL_RCC_OscConfig+0x1318>)
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	e027      	b.n	800d5c0 <HAL_RCC_OscConfig+0x12b4>
 800d570:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d574:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800d578:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800d57c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d57e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d582:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	fa93 f2a3 	rbit	r2, r3
 800d58c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d590:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800d594:	601a      	str	r2, [r3, #0]
 800d596:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d59a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800d59e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800d5a2:	601a      	str	r2, [r3, #0]
 800d5a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d5a8:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	fa93 f2a3 	rbit	r2, r3
 800d5b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d5b6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800d5ba:	601a      	str	r2, [r3, #0]
 800d5bc:	4b19      	ldr	r3, [pc, #100]	; (800d624 <HAL_RCC_OscConfig+0x1318>)
 800d5be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5c0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800d5c4:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800d5c8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800d5cc:	6011      	str	r1, [r2, #0]
 800d5ce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800d5d2:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800d5d6:	6812      	ldr	r2, [r2, #0]
 800d5d8:	fa92 f1a2 	rbit	r1, r2
 800d5dc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800d5e0:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800d5e4:	6011      	str	r1, [r2, #0]
  return result;
 800d5e6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800d5ea:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800d5ee:	6812      	ldr	r2, [r2, #0]
 800d5f0:	fab2 f282 	clz	r2, r2
 800d5f4:	b2d2      	uxtb	r2, r2
 800d5f6:	f042 0220 	orr.w	r2, r2, #32
 800d5fa:	b2d2      	uxtb	r2, r2
 800d5fc:	f002 021f 	and.w	r2, r2, #31
 800d600:	2101      	movs	r1, #1
 800d602:	fa01 f202 	lsl.w	r2, r1, r2
 800d606:	4013      	ands	r3, r2
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d182      	bne.n	800d512 <HAL_RCC_OscConfig+0x1206>
 800d60c:	e02a      	b.n	800d664 <HAL_RCC_OscConfig+0x1358>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d60e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d612:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	69db      	ldr	r3, [r3, #28]
 800d61a:	2b01      	cmp	r3, #1
 800d61c:	d104      	bne.n	800d628 <HAL_RCC_OscConfig+0x131c>
      {
        return HAL_ERROR;
 800d61e:	2301      	movs	r3, #1
 800d620:	e021      	b.n	800d666 <HAL_RCC_OscConfig+0x135a>
 800d622:	bf00      	nop
 800d624:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800d628:	4b11      	ldr	r3, [pc, #68]	; (800d670 <HAL_RCC_OscConfig+0x1364>)
 800d62a:	685b      	ldr	r3, [r3, #4]
 800d62c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800d630:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800d634:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800d638:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d63c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	6a1b      	ldr	r3, [r3, #32]
 800d644:	429a      	cmp	r2, r3
 800d646:	d10b      	bne.n	800d660 <HAL_RCC_OscConfig+0x1354>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800d648:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800d64c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800d650:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800d654:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800d65c:	429a      	cmp	r2, r3
 800d65e:	d001      	beq.n	800d664 <HAL_RCC_OscConfig+0x1358>
#endif
        {
          return HAL_ERROR;
 800d660:	2301      	movs	r3, #1
 800d662:	e000      	b.n	800d666 <HAL_RCC_OscConfig+0x135a>
        }
      }
    }
  }

  return HAL_OK;
 800d664:	2300      	movs	r3, #0
}
 800d666:	4618      	mov	r0, r3
 800d668:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800d66c:	46bd      	mov	sp, r7
 800d66e:	bd80      	pop	{r7, pc}
 800d670:	40021000 	.word	0x40021000

0800d674 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d674:	b580      	push	{r7, lr}
 800d676:	b09e      	sub	sp, #120	; 0x78
 800d678:	af00      	add	r7, sp, #0
 800d67a:	6078      	str	r0, [r7, #4]
 800d67c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800d67e:	2300      	movs	r3, #0
 800d680:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d101      	bne.n	800d68c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800d688:	2301      	movs	r3, #1
 800d68a:	e205      	b.n	800da98 <HAL_RCC_ClockConfig+0x424>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	f003 0301 	and.w	r3, r3, #1
 800d694:	2b00      	cmp	r3, #0
 800d696:	d116      	bne.n	800d6c6 <HAL_RCC_ClockConfig+0x52>
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	f003 0302 	and.w	r3, r3, #2
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d110      	bne.n	800d6c6 <HAL_RCC_ClockConfig+0x52>
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	f003 0304 	and.w	r3, r3, #4
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d10a      	bne.n	800d6c6 <HAL_RCC_ClockConfig+0x52>
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	f003 0308 	and.w	r3, r3, #8
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d104      	bne.n	800d6c6 <HAL_RCC_ClockConfig+0x52>
 800d6bc:	f240 21c3 	movw	r1, #707	; 0x2c3
 800d6c0:	489a      	ldr	r0, [pc, #616]	; (800d92c <HAL_RCC_ClockConfig+0x2b8>)
 800d6c2:	f7f8 fa7c 	bl	8005bbe <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800d6c6:	683b      	ldr	r3, [r7, #0]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d00a      	beq.n	800d6e2 <HAL_RCC_ClockConfig+0x6e>
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	2b01      	cmp	r3, #1
 800d6d0:	d007      	beq.n	800d6e2 <HAL_RCC_ClockConfig+0x6e>
 800d6d2:	683b      	ldr	r3, [r7, #0]
 800d6d4:	2b02      	cmp	r3, #2
 800d6d6:	d004      	beq.n	800d6e2 <HAL_RCC_ClockConfig+0x6e>
 800d6d8:	f44f 7131 	mov.w	r1, #708	; 0x2c4
 800d6dc:	4893      	ldr	r0, [pc, #588]	; (800d92c <HAL_RCC_ClockConfig+0x2b8>)
 800d6de:	f7f8 fa6e 	bl	8005bbe <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800d6e2:	4b93      	ldr	r3, [pc, #588]	; (800d930 <HAL_RCC_ClockConfig+0x2bc>)
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	f003 0307 	and.w	r3, r3, #7
 800d6ea:	683a      	ldr	r2, [r7, #0]
 800d6ec:	429a      	cmp	r2, r3
 800d6ee:	d910      	bls.n	800d712 <HAL_RCC_ClockConfig+0x9e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d6f0:	4b8f      	ldr	r3, [pc, #572]	; (800d930 <HAL_RCC_ClockConfig+0x2bc>)
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	f023 0207 	bic.w	r2, r3, #7
 800d6f8:	498d      	ldr	r1, [pc, #564]	; (800d930 <HAL_RCC_ClockConfig+0x2bc>)
 800d6fa:	683b      	ldr	r3, [r7, #0]
 800d6fc:	4313      	orrs	r3, r2
 800d6fe:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d700:	4b8b      	ldr	r3, [pc, #556]	; (800d930 <HAL_RCC_ClockConfig+0x2bc>)
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	f003 0307 	and.w	r3, r3, #7
 800d708:	683a      	ldr	r2, [r7, #0]
 800d70a:	429a      	cmp	r2, r3
 800d70c:	d001      	beq.n	800d712 <HAL_RCC_ClockConfig+0x9e>
    {
      return HAL_ERROR;
 800d70e:	2301      	movs	r3, #1
 800d710:	e1c2      	b.n	800da98 <HAL_RCC_ClockConfig+0x424>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	f003 0302 	and.w	r3, r3, #2
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d031      	beq.n	800d782 <HAL_RCC_ClockConfig+0x10e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	689b      	ldr	r3, [r3, #8]
 800d722:	2b00      	cmp	r3, #0
 800d724:	d024      	beq.n	800d770 <HAL_RCC_ClockConfig+0xfc>
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	689b      	ldr	r3, [r3, #8]
 800d72a:	2b80      	cmp	r3, #128	; 0x80
 800d72c:	d020      	beq.n	800d770 <HAL_RCC_ClockConfig+0xfc>
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	689b      	ldr	r3, [r3, #8]
 800d732:	2b90      	cmp	r3, #144	; 0x90
 800d734:	d01c      	beq.n	800d770 <HAL_RCC_ClockConfig+0xfc>
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	689b      	ldr	r3, [r3, #8]
 800d73a:	2ba0      	cmp	r3, #160	; 0xa0
 800d73c:	d018      	beq.n	800d770 <HAL_RCC_ClockConfig+0xfc>
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	689b      	ldr	r3, [r3, #8]
 800d742:	2bb0      	cmp	r3, #176	; 0xb0
 800d744:	d014      	beq.n	800d770 <HAL_RCC_ClockConfig+0xfc>
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	689b      	ldr	r3, [r3, #8]
 800d74a:	2bc0      	cmp	r3, #192	; 0xc0
 800d74c:	d010      	beq.n	800d770 <HAL_RCC_ClockConfig+0xfc>
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	689b      	ldr	r3, [r3, #8]
 800d752:	2bd0      	cmp	r3, #208	; 0xd0
 800d754:	d00c      	beq.n	800d770 <HAL_RCC_ClockConfig+0xfc>
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	689b      	ldr	r3, [r3, #8]
 800d75a:	2be0      	cmp	r3, #224	; 0xe0
 800d75c:	d008      	beq.n	800d770 <HAL_RCC_ClockConfig+0xfc>
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	689b      	ldr	r3, [r3, #8]
 800d762:	2bf0      	cmp	r3, #240	; 0xf0
 800d764:	d004      	beq.n	800d770 <HAL_RCC_ClockConfig+0xfc>
 800d766:	f240 21db 	movw	r1, #731	; 0x2db
 800d76a:	4870      	ldr	r0, [pc, #448]	; (800d92c <HAL_RCC_ClockConfig+0x2b8>)
 800d76c:	f7f8 fa27 	bl	8005bbe <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d770:	4b70      	ldr	r3, [pc, #448]	; (800d934 <HAL_RCC_ClockConfig+0x2c0>)
 800d772:	685b      	ldr	r3, [r3, #4]
 800d774:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	689b      	ldr	r3, [r3, #8]
 800d77c:	496d      	ldr	r1, [pc, #436]	; (800d934 <HAL_RCC_ClockConfig+0x2c0>)
 800d77e:	4313      	orrs	r3, r2
 800d780:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	f003 0301 	and.w	r3, r3, #1
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	f000 80f5 	beq.w	800d97a <HAL_RCC_ClockConfig+0x306>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	685b      	ldr	r3, [r3, #4]
 800d794:	2b00      	cmp	r3, #0
 800d796:	d00c      	beq.n	800d7b2 <HAL_RCC_ClockConfig+0x13e>
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	685b      	ldr	r3, [r3, #4]
 800d79c:	2b01      	cmp	r3, #1
 800d79e:	d008      	beq.n	800d7b2 <HAL_RCC_ClockConfig+0x13e>
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	685b      	ldr	r3, [r3, #4]
 800d7a4:	2b02      	cmp	r3, #2
 800d7a6:	d004      	beq.n	800d7b2 <HAL_RCC_ClockConfig+0x13e>
 800d7a8:	f240 21e2 	movw	r1, #738	; 0x2e2
 800d7ac:	485f      	ldr	r0, [pc, #380]	; (800d92c <HAL_RCC_ClockConfig+0x2b8>)
 800d7ae:	f7f8 fa06 	bl	8005bbe <assert_failed>
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	685b      	ldr	r3, [r3, #4]
 800d7b6:	2b01      	cmp	r3, #1
 800d7b8:	d13d      	bne.n	800d836 <HAL_RCC_ClockConfig+0x1c2>
 800d7ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800d7be:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d7c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d7c2:	fa93 f3a3 	rbit	r3, r3
 800d7c6:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800d7c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d7ca:	fab3 f383 	clz	r3, r3
 800d7ce:	b2db      	uxtb	r3, r3
 800d7d0:	095b      	lsrs	r3, r3, #5
 800d7d2:	b2db      	uxtb	r3, r3
 800d7d4:	f043 0301 	orr.w	r3, r3, #1
 800d7d8:	b2db      	uxtb	r3, r3
 800d7da:	2b01      	cmp	r3, #1
 800d7dc:	d102      	bne.n	800d7e4 <HAL_RCC_ClockConfig+0x170>
 800d7de:	4b55      	ldr	r3, [pc, #340]	; (800d934 <HAL_RCC_ClockConfig+0x2c0>)
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	e00f      	b.n	800d804 <HAL_RCC_ClockConfig+0x190>
 800d7e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800d7e8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d7ea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d7ec:	fa93 f3a3 	rbit	r3, r3
 800d7f0:	667b      	str	r3, [r7, #100]	; 0x64
 800d7f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800d7f6:	663b      	str	r3, [r7, #96]	; 0x60
 800d7f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d7fa:	fa93 f3a3 	rbit	r3, r3
 800d7fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d800:	4b4c      	ldr	r3, [pc, #304]	; (800d934 <HAL_RCC_ClockConfig+0x2c0>)
 800d802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d804:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d808:	65ba      	str	r2, [r7, #88]	; 0x58
 800d80a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d80c:	fa92 f2a2 	rbit	r2, r2
 800d810:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800d812:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d814:	fab2 f282 	clz	r2, r2
 800d818:	b2d2      	uxtb	r2, r2
 800d81a:	f042 0220 	orr.w	r2, r2, #32
 800d81e:	b2d2      	uxtb	r2, r2
 800d820:	f002 021f 	and.w	r2, r2, #31
 800d824:	2101      	movs	r1, #1
 800d826:	fa01 f202 	lsl.w	r2, r1, r2
 800d82a:	4013      	ands	r3, r2
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	f040 8083 	bne.w	800d938 <HAL_RCC_ClockConfig+0x2c4>
      {
        return HAL_ERROR;
 800d832:	2301      	movs	r3, #1
 800d834:	e130      	b.n	800da98 <HAL_RCC_ClockConfig+0x424>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	685b      	ldr	r3, [r3, #4]
 800d83a:	2b02      	cmp	r3, #2
 800d83c:	d13c      	bne.n	800d8b8 <HAL_RCC_ClockConfig+0x244>
 800d83e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d842:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d844:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d846:	fa93 f3a3 	rbit	r3, r3
 800d84a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800d84c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d84e:	fab3 f383 	clz	r3, r3
 800d852:	b2db      	uxtb	r3, r3
 800d854:	095b      	lsrs	r3, r3, #5
 800d856:	b2db      	uxtb	r3, r3
 800d858:	f043 0301 	orr.w	r3, r3, #1
 800d85c:	b2db      	uxtb	r3, r3
 800d85e:	2b01      	cmp	r3, #1
 800d860:	d102      	bne.n	800d868 <HAL_RCC_ClockConfig+0x1f4>
 800d862:	4b34      	ldr	r3, [pc, #208]	; (800d934 <HAL_RCC_ClockConfig+0x2c0>)
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	e00f      	b.n	800d888 <HAL_RCC_ClockConfig+0x214>
 800d868:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d86c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d86e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d870:	fa93 f3a3 	rbit	r3, r3
 800d874:	647b      	str	r3, [r7, #68]	; 0x44
 800d876:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d87a:	643b      	str	r3, [r7, #64]	; 0x40
 800d87c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d87e:	fa93 f3a3 	rbit	r3, r3
 800d882:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d884:	4b2b      	ldr	r3, [pc, #172]	; (800d934 <HAL_RCC_ClockConfig+0x2c0>)
 800d886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d888:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800d88c:	63ba      	str	r2, [r7, #56]	; 0x38
 800d88e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d890:	fa92 f2a2 	rbit	r2, r2
 800d894:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800d896:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d898:	fab2 f282 	clz	r2, r2
 800d89c:	b2d2      	uxtb	r2, r2
 800d89e:	f042 0220 	orr.w	r2, r2, #32
 800d8a2:	b2d2      	uxtb	r2, r2
 800d8a4:	f002 021f 	and.w	r2, r2, #31
 800d8a8:	2101      	movs	r1, #1
 800d8aa:	fa01 f202 	lsl.w	r2, r1, r2
 800d8ae:	4013      	ands	r3, r2
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d141      	bne.n	800d938 <HAL_RCC_ClockConfig+0x2c4>
      {
        return HAL_ERROR;
 800d8b4:	2301      	movs	r3, #1
 800d8b6:	e0ef      	b.n	800da98 <HAL_RCC_ClockConfig+0x424>
 800d8b8:	2302      	movs	r3, #2
 800d8ba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d8bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8be:	fa93 f3a3 	rbit	r3, r3
 800d8c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800d8c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d8c6:	fab3 f383 	clz	r3, r3
 800d8ca:	b2db      	uxtb	r3, r3
 800d8cc:	095b      	lsrs	r3, r3, #5
 800d8ce:	b2db      	uxtb	r3, r3
 800d8d0:	f043 0301 	orr.w	r3, r3, #1
 800d8d4:	b2db      	uxtb	r3, r3
 800d8d6:	2b01      	cmp	r3, #1
 800d8d8:	d102      	bne.n	800d8e0 <HAL_RCC_ClockConfig+0x26c>
 800d8da:	4b16      	ldr	r3, [pc, #88]	; (800d934 <HAL_RCC_ClockConfig+0x2c0>)
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	e00d      	b.n	800d8fc <HAL_RCC_ClockConfig+0x288>
 800d8e0:	2302      	movs	r3, #2
 800d8e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d8e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8e6:	fa93 f3a3 	rbit	r3, r3
 800d8ea:	627b      	str	r3, [r7, #36]	; 0x24
 800d8ec:	2302      	movs	r3, #2
 800d8ee:	623b      	str	r3, [r7, #32]
 800d8f0:	6a3b      	ldr	r3, [r7, #32]
 800d8f2:	fa93 f3a3 	rbit	r3, r3
 800d8f6:	61fb      	str	r3, [r7, #28]
 800d8f8:	4b0e      	ldr	r3, [pc, #56]	; (800d934 <HAL_RCC_ClockConfig+0x2c0>)
 800d8fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8fc:	2202      	movs	r2, #2
 800d8fe:	61ba      	str	r2, [r7, #24]
 800d900:	69ba      	ldr	r2, [r7, #24]
 800d902:	fa92 f2a2 	rbit	r2, r2
 800d906:	617a      	str	r2, [r7, #20]
  return result;
 800d908:	697a      	ldr	r2, [r7, #20]
 800d90a:	fab2 f282 	clz	r2, r2
 800d90e:	b2d2      	uxtb	r2, r2
 800d910:	f042 0220 	orr.w	r2, r2, #32
 800d914:	b2d2      	uxtb	r2, r2
 800d916:	f002 021f 	and.w	r2, r2, #31
 800d91a:	2101      	movs	r1, #1
 800d91c:	fa01 f202 	lsl.w	r2, r1, r2
 800d920:	4013      	ands	r3, r2
 800d922:	2b00      	cmp	r3, #0
 800d924:	d108      	bne.n	800d938 <HAL_RCC_ClockConfig+0x2c4>
      {
        return HAL_ERROR;
 800d926:	2301      	movs	r3, #1
 800d928:	e0b6      	b.n	800da98 <HAL_RCC_ClockConfig+0x424>
 800d92a:	bf00      	nop
 800d92c:	08034420 	.word	0x08034420
 800d930:	40022000 	.word	0x40022000
 800d934:	40021000 	.word	0x40021000
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d938:	4b59      	ldr	r3, [pc, #356]	; (800daa0 <HAL_RCC_ClockConfig+0x42c>)
 800d93a:	685b      	ldr	r3, [r3, #4]
 800d93c:	f023 0203 	bic.w	r2, r3, #3
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	685b      	ldr	r3, [r3, #4]
 800d944:	4956      	ldr	r1, [pc, #344]	; (800daa0 <HAL_RCC_ClockConfig+0x42c>)
 800d946:	4313      	orrs	r3, r2
 800d948:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800d94a:	f7fa f91f 	bl	8007b8c <HAL_GetTick>
 800d94e:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d950:	e00a      	b.n	800d968 <HAL_RCC_ClockConfig+0x2f4>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d952:	f7fa f91b 	bl	8007b8c <HAL_GetTick>
 800d956:	4602      	mov	r2, r0
 800d958:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d95a:	1ad3      	subs	r3, r2, r3
 800d95c:	f241 3288 	movw	r2, #5000	; 0x1388
 800d960:	4293      	cmp	r3, r2
 800d962:	d901      	bls.n	800d968 <HAL_RCC_ClockConfig+0x2f4>
      {
        return HAL_TIMEOUT;
 800d964:	2303      	movs	r3, #3
 800d966:	e097      	b.n	800da98 <HAL_RCC_ClockConfig+0x424>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d968:	4b4d      	ldr	r3, [pc, #308]	; (800daa0 <HAL_RCC_ClockConfig+0x42c>)
 800d96a:	685b      	ldr	r3, [r3, #4]
 800d96c:	f003 020c 	and.w	r2, r3, #12
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	685b      	ldr	r3, [r3, #4]
 800d974:	009b      	lsls	r3, r3, #2
 800d976:	429a      	cmp	r2, r3
 800d978:	d1eb      	bne.n	800d952 <HAL_RCC_ClockConfig+0x2de>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800d97a:	4b4a      	ldr	r3, [pc, #296]	; (800daa4 <HAL_RCC_ClockConfig+0x430>)
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	f003 0307 	and.w	r3, r3, #7
 800d982:	683a      	ldr	r2, [r7, #0]
 800d984:	429a      	cmp	r2, r3
 800d986:	d210      	bcs.n	800d9aa <HAL_RCC_ClockConfig+0x336>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d988:	4b46      	ldr	r3, [pc, #280]	; (800daa4 <HAL_RCC_ClockConfig+0x430>)
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	f023 0207 	bic.w	r2, r3, #7
 800d990:	4944      	ldr	r1, [pc, #272]	; (800daa4 <HAL_RCC_ClockConfig+0x430>)
 800d992:	683b      	ldr	r3, [r7, #0]
 800d994:	4313      	orrs	r3, r2
 800d996:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d998:	4b42      	ldr	r3, [pc, #264]	; (800daa4 <HAL_RCC_ClockConfig+0x430>)
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	f003 0307 	and.w	r3, r3, #7
 800d9a0:	683a      	ldr	r2, [r7, #0]
 800d9a2:	429a      	cmp	r2, r3
 800d9a4:	d001      	beq.n	800d9aa <HAL_RCC_ClockConfig+0x336>
    {
      return HAL_ERROR;
 800d9a6:	2301      	movs	r3, #1
 800d9a8:	e076      	b.n	800da98 <HAL_RCC_ClockConfig+0x424>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	f003 0304 	and.w	r3, r3, #4
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d025      	beq.n	800da02 <HAL_RCC_ClockConfig+0x38e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	68db      	ldr	r3, [r3, #12]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d018      	beq.n	800d9f0 <HAL_RCC_ClockConfig+0x37c>
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	68db      	ldr	r3, [r3, #12]
 800d9c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d9c6:	d013      	beq.n	800d9f0 <HAL_RCC_ClockConfig+0x37c>
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	68db      	ldr	r3, [r3, #12]
 800d9cc:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800d9d0:	d00e      	beq.n	800d9f0 <HAL_RCC_ClockConfig+0x37c>
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	68db      	ldr	r3, [r3, #12]
 800d9d6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800d9da:	d009      	beq.n	800d9f0 <HAL_RCC_ClockConfig+0x37c>
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	68db      	ldr	r3, [r3, #12]
 800d9e0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d9e4:	d004      	beq.n	800d9f0 <HAL_RCC_ClockConfig+0x37c>
 800d9e6:	f240 311e 	movw	r1, #798	; 0x31e
 800d9ea:	482f      	ldr	r0, [pc, #188]	; (800daa8 <HAL_RCC_ClockConfig+0x434>)
 800d9ec:	f7f8 f8e7 	bl	8005bbe <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d9f0:	4b2b      	ldr	r3, [pc, #172]	; (800daa0 <HAL_RCC_ClockConfig+0x42c>)
 800d9f2:	685b      	ldr	r3, [r3, #4]
 800d9f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	68db      	ldr	r3, [r3, #12]
 800d9fc:	4928      	ldr	r1, [pc, #160]	; (800daa0 <HAL_RCC_ClockConfig+0x42c>)
 800d9fe:	4313      	orrs	r3, r2
 800da00:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	f003 0308 	and.w	r3, r3, #8
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d026      	beq.n	800da5c <HAL_RCC_ClockConfig+0x3e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	691b      	ldr	r3, [r3, #16]
 800da12:	2b00      	cmp	r3, #0
 800da14:	d018      	beq.n	800da48 <HAL_RCC_ClockConfig+0x3d4>
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	691b      	ldr	r3, [r3, #16]
 800da1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800da1e:	d013      	beq.n	800da48 <HAL_RCC_ClockConfig+0x3d4>
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	691b      	ldr	r3, [r3, #16]
 800da24:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800da28:	d00e      	beq.n	800da48 <HAL_RCC_ClockConfig+0x3d4>
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	691b      	ldr	r3, [r3, #16]
 800da2e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800da32:	d009      	beq.n	800da48 <HAL_RCC_ClockConfig+0x3d4>
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	691b      	ldr	r3, [r3, #16]
 800da38:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800da3c:	d004      	beq.n	800da48 <HAL_RCC_ClockConfig+0x3d4>
 800da3e:	f240 3125 	movw	r1, #805	; 0x325
 800da42:	4819      	ldr	r0, [pc, #100]	; (800daa8 <HAL_RCC_ClockConfig+0x434>)
 800da44:	f7f8 f8bb 	bl	8005bbe <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800da48:	4b15      	ldr	r3, [pc, #84]	; (800daa0 <HAL_RCC_ClockConfig+0x42c>)
 800da4a:	685b      	ldr	r3, [r3, #4]
 800da4c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	691b      	ldr	r3, [r3, #16]
 800da54:	00db      	lsls	r3, r3, #3
 800da56:	4912      	ldr	r1, [pc, #72]	; (800daa0 <HAL_RCC_ClockConfig+0x42c>)
 800da58:	4313      	orrs	r3, r2
 800da5a:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800da5c:	f000 f82c 	bl	800dab8 <HAL_RCC_GetSysClockFreq>
 800da60:	4601      	mov	r1, r0
 800da62:	4b0f      	ldr	r3, [pc, #60]	; (800daa0 <HAL_RCC_ClockConfig+0x42c>)
 800da64:	685b      	ldr	r3, [r3, #4]
 800da66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800da6a:	22f0      	movs	r2, #240	; 0xf0
 800da6c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800da6e:	693a      	ldr	r2, [r7, #16]
 800da70:	fa92 f2a2 	rbit	r2, r2
 800da74:	60fa      	str	r2, [r7, #12]
  return result;
 800da76:	68fa      	ldr	r2, [r7, #12]
 800da78:	fab2 f282 	clz	r2, r2
 800da7c:	b2d2      	uxtb	r2, r2
 800da7e:	40d3      	lsrs	r3, r2
 800da80:	4a0a      	ldr	r2, [pc, #40]	; (800daac <HAL_RCC_ClockConfig+0x438>)
 800da82:	5cd3      	ldrb	r3, [r2, r3]
 800da84:	fa21 f303 	lsr.w	r3, r1, r3
 800da88:	4a09      	ldr	r2, [pc, #36]	; (800dab0 <HAL_RCC_ClockConfig+0x43c>)
 800da8a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800da8c:	4b09      	ldr	r3, [pc, #36]	; (800dab4 <HAL_RCC_ClockConfig+0x440>)
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	4618      	mov	r0, r3
 800da92:	f7fa f837 	bl	8007b04 <HAL_InitTick>
  
  return HAL_OK;
 800da96:	2300      	movs	r3, #0
}
 800da98:	4618      	mov	r0, r3
 800da9a:	3778      	adds	r7, #120	; 0x78
 800da9c:	46bd      	mov	sp, r7
 800da9e:	bd80      	pop	{r7, pc}
 800daa0:	40021000 	.word	0x40021000
 800daa4:	40022000 	.word	0x40022000
 800daa8:	08034420 	.word	0x08034420
 800daac:	080362d4 	.word	0x080362d4
 800dab0:	200000b8 	.word	0x200000b8
 800dab4:	200000bc 	.word	0x200000bc

0800dab8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dab8:	b480      	push	{r7}
 800daba:	b08b      	sub	sp, #44	; 0x2c
 800dabc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800dabe:	2300      	movs	r3, #0
 800dac0:	61fb      	str	r3, [r7, #28]
 800dac2:	2300      	movs	r3, #0
 800dac4:	61bb      	str	r3, [r7, #24]
 800dac6:	2300      	movs	r3, #0
 800dac8:	627b      	str	r3, [r7, #36]	; 0x24
 800daca:	2300      	movs	r3, #0
 800dacc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800dace:	2300      	movs	r3, #0
 800dad0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800dad2:	4b29      	ldr	r3, [pc, #164]	; (800db78 <HAL_RCC_GetSysClockFreq+0xc0>)
 800dad4:	685b      	ldr	r3, [r3, #4]
 800dad6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800dad8:	69fb      	ldr	r3, [r7, #28]
 800dada:	f003 030c 	and.w	r3, r3, #12
 800dade:	2b04      	cmp	r3, #4
 800dae0:	d002      	beq.n	800dae8 <HAL_RCC_GetSysClockFreq+0x30>
 800dae2:	2b08      	cmp	r3, #8
 800dae4:	d003      	beq.n	800daee <HAL_RCC_GetSysClockFreq+0x36>
 800dae6:	e03c      	b.n	800db62 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800dae8:	4b24      	ldr	r3, [pc, #144]	; (800db7c <HAL_RCC_GetSysClockFreq+0xc4>)
 800daea:	623b      	str	r3, [r7, #32]
      break;
 800daec:	e03c      	b.n	800db68 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800daee:	69fb      	ldr	r3, [r7, #28]
 800daf0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800daf4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800daf8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dafa:	68ba      	ldr	r2, [r7, #8]
 800dafc:	fa92 f2a2 	rbit	r2, r2
 800db00:	607a      	str	r2, [r7, #4]
  return result;
 800db02:	687a      	ldr	r2, [r7, #4]
 800db04:	fab2 f282 	clz	r2, r2
 800db08:	b2d2      	uxtb	r2, r2
 800db0a:	40d3      	lsrs	r3, r2
 800db0c:	4a1c      	ldr	r2, [pc, #112]	; (800db80 <HAL_RCC_GetSysClockFreq+0xc8>)
 800db0e:	5cd3      	ldrb	r3, [r2, r3]
 800db10:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800db12:	4b19      	ldr	r3, [pc, #100]	; (800db78 <HAL_RCC_GetSysClockFreq+0xc0>)
 800db14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db16:	f003 030f 	and.w	r3, r3, #15
 800db1a:	220f      	movs	r2, #15
 800db1c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800db1e:	693a      	ldr	r2, [r7, #16]
 800db20:	fa92 f2a2 	rbit	r2, r2
 800db24:	60fa      	str	r2, [r7, #12]
  return result;
 800db26:	68fa      	ldr	r2, [r7, #12]
 800db28:	fab2 f282 	clz	r2, r2
 800db2c:	b2d2      	uxtb	r2, r2
 800db2e:	40d3      	lsrs	r3, r2
 800db30:	4a14      	ldr	r2, [pc, #80]	; (800db84 <HAL_RCC_GetSysClockFreq+0xcc>)
 800db32:	5cd3      	ldrb	r3, [r2, r3]
 800db34:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800db36:	69fb      	ldr	r3, [r7, #28]
 800db38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d008      	beq.n	800db52 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800db40:	4a0e      	ldr	r2, [pc, #56]	; (800db7c <HAL_RCC_GetSysClockFreq+0xc4>)
 800db42:	69bb      	ldr	r3, [r7, #24]
 800db44:	fbb2 f2f3 	udiv	r2, r2, r3
 800db48:	697b      	ldr	r3, [r7, #20]
 800db4a:	fb02 f303 	mul.w	r3, r2, r3
 800db4e:	627b      	str	r3, [r7, #36]	; 0x24
 800db50:	e004      	b.n	800db5c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800db52:	697b      	ldr	r3, [r7, #20]
 800db54:	4a0c      	ldr	r2, [pc, #48]	; (800db88 <HAL_RCC_GetSysClockFreq+0xd0>)
 800db56:	fb02 f303 	mul.w	r3, r2, r3
 800db5a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800db5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db5e:	623b      	str	r3, [r7, #32]
      break;
 800db60:	e002      	b.n	800db68 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800db62:	4b06      	ldr	r3, [pc, #24]	; (800db7c <HAL_RCC_GetSysClockFreq+0xc4>)
 800db64:	623b      	str	r3, [r7, #32]
      break;
 800db66:	bf00      	nop
    }
  }
  return sysclockfreq;
 800db68:	6a3b      	ldr	r3, [r7, #32]
}
 800db6a:	4618      	mov	r0, r3
 800db6c:	372c      	adds	r7, #44	; 0x2c
 800db6e:	46bd      	mov	sp, r7
 800db70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db74:	4770      	bx	lr
 800db76:	bf00      	nop
 800db78:	40021000 	.word	0x40021000
 800db7c:	007a1200 	.word	0x007a1200
 800db80:	080362ec 	.word	0x080362ec
 800db84:	080362fc 	.word	0x080362fc
 800db88:	003d0900 	.word	0x003d0900

0800db8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800db8c:	b480      	push	{r7}
 800db8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800db90:	4b03      	ldr	r3, [pc, #12]	; (800dba0 <HAL_RCC_GetHCLKFreq+0x14>)
 800db92:	681b      	ldr	r3, [r3, #0]
}
 800db94:	4618      	mov	r0, r3
 800db96:	46bd      	mov	sp, r7
 800db98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9c:	4770      	bx	lr
 800db9e:	bf00      	nop
 800dba0:	200000b8 	.word	0x200000b8

0800dba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800dba4:	b580      	push	{r7, lr}
 800dba6:	b082      	sub	sp, #8
 800dba8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800dbaa:	f7ff ffef 	bl	800db8c <HAL_RCC_GetHCLKFreq>
 800dbae:	4601      	mov	r1, r0
 800dbb0:	4b0b      	ldr	r3, [pc, #44]	; (800dbe0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800dbb2:	685b      	ldr	r3, [r3, #4]
 800dbb4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800dbb8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800dbbc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dbbe:	687a      	ldr	r2, [r7, #4]
 800dbc0:	fa92 f2a2 	rbit	r2, r2
 800dbc4:	603a      	str	r2, [r7, #0]
  return result;
 800dbc6:	683a      	ldr	r2, [r7, #0]
 800dbc8:	fab2 f282 	clz	r2, r2
 800dbcc:	b2d2      	uxtb	r2, r2
 800dbce:	40d3      	lsrs	r3, r2
 800dbd0:	4a04      	ldr	r2, [pc, #16]	; (800dbe4 <HAL_RCC_GetPCLK1Freq+0x40>)
 800dbd2:	5cd3      	ldrb	r3, [r2, r3]
 800dbd4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800dbd8:	4618      	mov	r0, r3
 800dbda:	3708      	adds	r7, #8
 800dbdc:	46bd      	mov	sp, r7
 800dbde:	bd80      	pop	{r7, pc}
 800dbe0:	40021000 	.word	0x40021000
 800dbe4:	080362e4 	.word	0x080362e4

0800dbe8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800dbe8:	b580      	push	{r7, lr}
 800dbea:	b082      	sub	sp, #8
 800dbec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800dbee:	f7ff ffcd 	bl	800db8c <HAL_RCC_GetHCLKFreq>
 800dbf2:	4601      	mov	r1, r0
 800dbf4:	4b0b      	ldr	r3, [pc, #44]	; (800dc24 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800dbf6:	685b      	ldr	r3, [r3, #4]
 800dbf8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800dbfc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800dc00:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dc02:	687a      	ldr	r2, [r7, #4]
 800dc04:	fa92 f2a2 	rbit	r2, r2
 800dc08:	603a      	str	r2, [r7, #0]
  return result;
 800dc0a:	683a      	ldr	r2, [r7, #0]
 800dc0c:	fab2 f282 	clz	r2, r2
 800dc10:	b2d2      	uxtb	r2, r2
 800dc12:	40d3      	lsrs	r3, r2
 800dc14:	4a04      	ldr	r2, [pc, #16]	; (800dc28 <HAL_RCC_GetPCLK2Freq+0x40>)
 800dc16:	5cd3      	ldrb	r3, [r2, r3]
 800dc18:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800dc1c:	4618      	mov	r0, r3
 800dc1e:	3708      	adds	r7, #8
 800dc20:	46bd      	mov	sp, r7
 800dc22:	bd80      	pop	{r7, pc}
 800dc24:	40021000 	.word	0x40021000
 800dc28:	080362e4 	.word	0x080362e4

0800dc2c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800dc2c:	b580      	push	{r7, lr}
 800dc2e:	b092      	sub	sp, #72	; 0x48
 800dc30:	af00      	add	r7, sp, #0
 800dc32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800dc34:	2300      	movs	r3, #0
 800dc36:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800dc38:	2300      	movs	r3, #0
 800dc3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	f5b3 3f4d 	cmp.w	r3, #209920	; 0x33400
 800dc4a:	d303      	bcc.n	800dc54 <HAL_RCCEx_PeriphCLKConfig+0x28>
 800dc4c:	2172      	movs	r1, #114	; 0x72
 800dc4e:	485f      	ldr	r0, [pc, #380]	; (800ddcc <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 800dc50:	f7f7 ffb5 	bl	8005bbe <assert_failed>
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	f000 80ed 	beq.w	800de3c <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	685b      	ldr	r3, [r3, #4]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d012      	beq.n	800dc90 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	685b      	ldr	r3, [r3, #4]
 800dc6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dc72:	d00d      	beq.n	800dc90 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	685b      	ldr	r3, [r3, #4]
 800dc78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dc7c:	d008      	beq.n	800dc90 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	685b      	ldr	r3, [r3, #4]
 800dc82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dc86:	d003      	beq.n	800dc90 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800dc88:	2178      	movs	r1, #120	; 0x78
 800dc8a:	4850      	ldr	r0, [pc, #320]	; (800ddcc <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 800dc8c:	f7f7 ff97 	bl	8005bbe <assert_failed>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800dc90:	4b4f      	ldr	r3, [pc, #316]	; (800ddd0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800dc92:	69db      	ldr	r3, [r3, #28]
 800dc94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d10e      	bne.n	800dcba <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800dc9c:	4b4c      	ldr	r3, [pc, #304]	; (800ddd0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800dc9e:	69db      	ldr	r3, [r3, #28]
 800dca0:	4a4b      	ldr	r2, [pc, #300]	; (800ddd0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800dca2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dca6:	61d3      	str	r3, [r2, #28]
 800dca8:	4b49      	ldr	r3, [pc, #292]	; (800ddd0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800dcaa:	69db      	ldr	r3, [r3, #28]
 800dcac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dcb0:	60bb      	str	r3, [r7, #8]
 800dcb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800dcb4:	2301      	movs	r3, #1
 800dcb6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800dcba:	4b46      	ldr	r3, [pc, #280]	; (800ddd4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d118      	bne.n	800dcf8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800dcc6:	4b43      	ldr	r3, [pc, #268]	; (800ddd4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	4a42      	ldr	r2, [pc, #264]	; (800ddd4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800dccc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800dcd0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800dcd2:	f7f9 ff5b 	bl	8007b8c <HAL_GetTick>
 800dcd6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800dcd8:	e008      	b.n	800dcec <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800dcda:	f7f9 ff57 	bl	8007b8c <HAL_GetTick>
 800dcde:	4602      	mov	r2, r0
 800dce0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dce2:	1ad3      	subs	r3, r2, r3
 800dce4:	2b64      	cmp	r3, #100	; 0x64
 800dce6:	d901      	bls.n	800dcec <HAL_RCCEx_PeriphCLKConfig+0xc0>
        {
          return HAL_TIMEOUT;
 800dce8:	2303      	movs	r3, #3
 800dcea:	e2bc      	b.n	800e266 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800dcec:	4b39      	ldr	r3, [pc, #228]	; (800ddd4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d0f0      	beq.n	800dcda <HAL_RCCEx_PeriphCLKConfig+0xae>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800dcf8:	4b35      	ldr	r3, [pc, #212]	; (800ddd0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800dcfa:	6a1b      	ldr	r3, [r3, #32]
 800dcfc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dd00:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800dd02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	f000 8086 	beq.w	800de16 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	685b      	ldr	r3, [r3, #4]
 800dd0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dd12:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800dd14:	429a      	cmp	r2, r3
 800dd16:	d07e      	beq.n	800de16 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800dd18:	4b2d      	ldr	r3, [pc, #180]	; (800ddd0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800dd1a:	6a1b      	ldr	r3, [r3, #32]
 800dd1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800dd20:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dd22:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800dd26:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dd28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd2a:	fa93 f3a3 	rbit	r3, r3
 800dd2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800dd30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800dd32:	fab3 f383 	clz	r3, r3
 800dd36:	b2db      	uxtb	r3, r3
 800dd38:	461a      	mov	r2, r3
 800dd3a:	4b27      	ldr	r3, [pc, #156]	; (800ddd8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800dd3c:	4413      	add	r3, r2
 800dd3e:	009b      	lsls	r3, r3, #2
 800dd40:	461a      	mov	r2, r3
 800dd42:	2301      	movs	r3, #1
 800dd44:	6013      	str	r3, [r2, #0]
 800dd46:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800dd4a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dd4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd4e:	fa93 f3a3 	rbit	r3, r3
 800dd52:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800dd54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800dd56:	fab3 f383 	clz	r3, r3
 800dd5a:	b2db      	uxtb	r3, r3
 800dd5c:	461a      	mov	r2, r3
 800dd5e:	4b1e      	ldr	r3, [pc, #120]	; (800ddd8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800dd60:	4413      	add	r3, r2
 800dd62:	009b      	lsls	r3, r3, #2
 800dd64:	461a      	mov	r2, r3
 800dd66:	2300      	movs	r3, #0
 800dd68:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800dd6a:	4a19      	ldr	r2, [pc, #100]	; (800ddd0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800dd6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd6e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800dd70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd72:	f003 0301 	and.w	r3, r3, #1
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d04d      	beq.n	800de16 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800dd7a:	f7f9 ff07 	bl	8007b8c <HAL_GetTick>
 800dd7e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800dd80:	e00a      	b.n	800dd98 <HAL_RCCEx_PeriphCLKConfig+0x16c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dd82:	f7f9 ff03 	bl	8007b8c <HAL_GetTick>
 800dd86:	4602      	mov	r2, r0
 800dd88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dd8a:	1ad3      	subs	r3, r2, r3
 800dd8c:	f241 3288 	movw	r2, #5000	; 0x1388
 800dd90:	4293      	cmp	r3, r2
 800dd92:	d901      	bls.n	800dd98 <HAL_RCCEx_PeriphCLKConfig+0x16c>
          {
            return HAL_TIMEOUT;
 800dd94:	2303      	movs	r3, #3
 800dd96:	e266      	b.n	800e266 <HAL_RCCEx_PeriphCLKConfig+0x63a>
 800dd98:	2302      	movs	r3, #2
 800dd9a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dd9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd9e:	fa93 f3a3 	rbit	r3, r3
 800dda2:	627b      	str	r3, [r7, #36]	; 0x24
 800dda4:	2302      	movs	r3, #2
 800dda6:	623b      	str	r3, [r7, #32]
 800dda8:	6a3b      	ldr	r3, [r7, #32]
 800ddaa:	fa93 f3a3 	rbit	r3, r3
 800ddae:	61fb      	str	r3, [r7, #28]
  return result;
 800ddb0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ddb2:	fab3 f383 	clz	r3, r3
 800ddb6:	b2db      	uxtb	r3, r3
 800ddb8:	095b      	lsrs	r3, r3, #5
 800ddba:	b2db      	uxtb	r3, r3
 800ddbc:	f043 0302 	orr.w	r3, r3, #2
 800ddc0:	b2db      	uxtb	r3, r3
 800ddc2:	2b02      	cmp	r3, #2
 800ddc4:	d10a      	bne.n	800dddc <HAL_RCCEx_PeriphCLKConfig+0x1b0>
 800ddc6:	4b02      	ldr	r3, [pc, #8]	; (800ddd0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800ddc8:	6a1b      	ldr	r3, [r3, #32]
 800ddca:	e00f      	b.n	800ddec <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800ddcc:	08034458 	.word	0x08034458
 800ddd0:	40021000 	.word	0x40021000
 800ddd4:	40007000 	.word	0x40007000
 800ddd8:	10908100 	.word	0x10908100
 800dddc:	2302      	movs	r3, #2
 800ddde:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dde0:	69bb      	ldr	r3, [r7, #24]
 800dde2:	fa93 f3a3 	rbit	r3, r3
 800dde6:	617b      	str	r3, [r7, #20]
 800dde8:	4b89      	ldr	r3, [pc, #548]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800ddea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ddec:	2202      	movs	r2, #2
 800ddee:	613a      	str	r2, [r7, #16]
 800ddf0:	693a      	ldr	r2, [r7, #16]
 800ddf2:	fa92 f2a2 	rbit	r2, r2
 800ddf6:	60fa      	str	r2, [r7, #12]
  return result;
 800ddf8:	68fa      	ldr	r2, [r7, #12]
 800ddfa:	fab2 f282 	clz	r2, r2
 800ddfe:	b2d2      	uxtb	r2, r2
 800de00:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800de04:	b2d2      	uxtb	r2, r2
 800de06:	f002 021f 	and.w	r2, r2, #31
 800de0a:	2101      	movs	r1, #1
 800de0c:	fa01 f202 	lsl.w	r2, r1, r2
 800de10:	4013      	ands	r3, r2
 800de12:	2b00      	cmp	r3, #0
 800de14:	d0b5      	beq.n	800dd82 <HAL_RCCEx_PeriphCLKConfig+0x156>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800de16:	4b7e      	ldr	r3, [pc, #504]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800de18:	6a1b      	ldr	r3, [r3, #32]
 800de1a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	685b      	ldr	r3, [r3, #4]
 800de22:	497b      	ldr	r1, [pc, #492]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800de24:	4313      	orrs	r3, r2
 800de26:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800de28:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800de2c:	2b01      	cmp	r3, #1
 800de2e:	d105      	bne.n	800de3c <HAL_RCCEx_PeriphCLKConfig+0x210>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800de30:	4b77      	ldr	r3, [pc, #476]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800de32:	69db      	ldr	r3, [r3, #28]
 800de34:	4a76      	ldr	r2, [pc, #472]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800de36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800de3a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	f003 0301 	and.w	r3, r3, #1
 800de44:	2b00      	cmp	r3, #0
 800de46:	d01c      	beq.n	800de82 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	689b      	ldr	r3, [r3, #8]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d00f      	beq.n	800de70 <HAL_RCCEx_PeriphCLKConfig+0x244>
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	689b      	ldr	r3, [r3, #8]
 800de54:	2b01      	cmp	r3, #1
 800de56:	d00b      	beq.n	800de70 <HAL_RCCEx_PeriphCLKConfig+0x244>
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	689b      	ldr	r3, [r3, #8]
 800de5c:	2b02      	cmp	r3, #2
 800de5e:	d007      	beq.n	800de70 <HAL_RCCEx_PeriphCLKConfig+0x244>
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	689b      	ldr	r3, [r3, #8]
 800de64:	2b03      	cmp	r3, #3
 800de66:	d003      	beq.n	800de70 <HAL_RCCEx_PeriphCLKConfig+0x244>
 800de68:	21be      	movs	r1, #190	; 0xbe
 800de6a:	486a      	ldr	r0, [pc, #424]	; (800e014 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800de6c:	f7f7 fea7 	bl	8005bbe <assert_failed>
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800de70:	4b67      	ldr	r3, [pc, #412]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800de72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de74:	f023 0203 	bic.w	r2, r3, #3
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	689b      	ldr	r3, [r3, #8]
 800de7c:	4964      	ldr	r1, [pc, #400]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800de7e:	4313      	orrs	r3, r2
 800de80:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	681b      	ldr	r3, [r3, #0]
 800de86:	f003 0302 	and.w	r3, r3, #2
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d01f      	beq.n	800dece <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	68db      	ldr	r3, [r3, #12]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d012      	beq.n	800debc <HAL_RCCEx_PeriphCLKConfig+0x290>
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	68db      	ldr	r3, [r3, #12]
 800de9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800de9e:	d00d      	beq.n	800debc <HAL_RCCEx_PeriphCLKConfig+0x290>
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	68db      	ldr	r3, [r3, #12]
 800dea4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800dea8:	d008      	beq.n	800debc <HAL_RCCEx_PeriphCLKConfig+0x290>
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	68db      	ldr	r3, [r3, #12]
 800deae:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800deb2:	d003      	beq.n	800debc <HAL_RCCEx_PeriphCLKConfig+0x290>
 800deb4:	21c9      	movs	r1, #201	; 0xc9
 800deb6:	4857      	ldr	r0, [pc, #348]	; (800e014 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800deb8:	f7f7 fe81 	bl	8005bbe <assert_failed>
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800debc:	4b54      	ldr	r3, [pc, #336]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800debe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dec0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	68db      	ldr	r3, [r3, #12]
 800dec8:	4951      	ldr	r1, [pc, #324]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800deca:	4313      	orrs	r3, r2
 800decc:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	f003 0304 	and.w	r3, r3, #4
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d01f      	beq.n	800df1a <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	691b      	ldr	r3, [r3, #16]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d012      	beq.n	800df08 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	691b      	ldr	r3, [r3, #16]
 800dee6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800deea:	d00d      	beq.n	800df08 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	691b      	ldr	r3, [r3, #16]
 800def0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800def4:	d008      	beq.n	800df08 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	691b      	ldr	r3, [r3, #16]
 800defa:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800defe:	d003      	beq.n	800df08 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 800df00:	21d5      	movs	r1, #213	; 0xd5
 800df02:	4844      	ldr	r0, [pc, #272]	; (800e014 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800df04:	f7f7 fe5b 	bl	8005bbe <assert_failed>
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800df08:	4b41      	ldr	r3, [pc, #260]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800df0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df0c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	691b      	ldr	r3, [r3, #16]
 800df14:	493e      	ldr	r1, [pc, #248]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800df16:	4313      	orrs	r3, r2
 800df18:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	f003 0320 	and.w	r3, r3, #32
 800df22:	2b00      	cmp	r3, #0
 800df24:	d014      	beq.n	800df50 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	69db      	ldr	r3, [r3, #28]
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d007      	beq.n	800df3e <HAL_RCCEx_PeriphCLKConfig+0x312>
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	69db      	ldr	r3, [r3, #28]
 800df32:	2b10      	cmp	r3, #16
 800df34:	d003      	beq.n	800df3e <HAL_RCCEx_PeriphCLKConfig+0x312>
 800df36:	21e0      	movs	r1, #224	; 0xe0
 800df38:	4836      	ldr	r0, [pc, #216]	; (800e014 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800df3a:	f7f7 fe40 	bl	8005bbe <assert_failed>
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800df3e:	4b34      	ldr	r3, [pc, #208]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800df40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df42:	f023 0210 	bic.w	r2, r3, #16
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	69db      	ldr	r3, [r3, #28]
 800df4a:	4931      	ldr	r1, [pc, #196]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800df4c:	4313      	orrs	r3, r2
 800df4e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d015      	beq.n	800df88 <HAL_RCCEx_PeriphCLKConfig+0x35c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800df64:	d007      	beq.n	800df76 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d003      	beq.n	800df76 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800df6e:	21ee      	movs	r1, #238	; 0xee
 800df70:	4828      	ldr	r0, [pc, #160]	; (800e014 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800df72:	f7f7 fe24 	bl	8005bbe <assert_failed>
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800df76:	4b26      	ldr	r3, [pc, #152]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800df78:	685b      	ldr	r3, [r3, #4]
 800df7a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df82:	4923      	ldr	r1, [pc, #140]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800df84:	4313      	orrs	r3, r2
 800df86:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df90:	2b00      	cmp	r3, #0
 800df92:	d015      	beq.n	800dfc0 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	6a1b      	ldr	r3, [r3, #32]
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d008      	beq.n	800dfae <HAL_RCCEx_PeriphCLKConfig+0x382>
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	6a1b      	ldr	r3, [r3, #32]
 800dfa0:	2b20      	cmp	r3, #32
 800dfa2:	d004      	beq.n	800dfae <HAL_RCCEx_PeriphCLKConfig+0x382>
 800dfa4:	f44f 7181 	mov.w	r1, #258	; 0x102
 800dfa8:	481a      	ldr	r0, [pc, #104]	; (800e014 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800dfaa:	f7f7 fe08 	bl	8005bbe <assert_failed>
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800dfae:	4b18      	ldr	r3, [pc, #96]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800dfb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfb2:	f023 0220 	bic.w	r2, r3, #32
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	6a1b      	ldr	r3, [r3, #32]
 800dfba:	4915      	ldr	r1, [pc, #84]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800dfbc:	4313      	orrs	r3, r2
 800dfbe:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	f003 0308 	and.w	r3, r3, #8
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d025      	beq.n	800e018 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	695b      	ldr	r3, [r3, #20]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d013      	beq.n	800dffc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	695b      	ldr	r3, [r3, #20]
 800dfd8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dfdc:	d00e      	beq.n	800dffc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	695b      	ldr	r3, [r3, #20]
 800dfe2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800dfe6:	d009      	beq.n	800dffc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	695b      	ldr	r3, [r3, #20]
 800dfec:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800dff0:	d004      	beq.n	800dffc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800dff2:	f240 1123 	movw	r1, #291	; 0x123
 800dff6:	4807      	ldr	r0, [pc, #28]	; (800e014 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800dff8:	f7f7 fde1 	bl	8005bbe <assert_failed>
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800dffc:	4b04      	ldr	r3, [pc, #16]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800dffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e000:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	695b      	ldr	r3, [r3, #20]
 800e008:	4901      	ldr	r1, [pc, #4]	; (800e010 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800e00a:	4313      	orrs	r3, r2
 800e00c:	630b      	str	r3, [r1, #48]	; 0x30
 800e00e:	e003      	b.n	800e018 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 800e010:	40021000 	.word	0x40021000
 800e014:	08034458 	.word	0x08034458
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	f003 0310 	and.w	r3, r3, #16
 800e020:	2b00      	cmp	r3, #0
 800e022:	d020      	beq.n	800e066 <HAL_RCCEx_PeriphCLKConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	699b      	ldr	r3, [r3, #24]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d013      	beq.n	800e054 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	699b      	ldr	r3, [r3, #24]
 800e030:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e034:	d00e      	beq.n	800e054 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	699b      	ldr	r3, [r3, #24]
 800e03a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e03e:	d009      	beq.n	800e054 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	699b      	ldr	r3, [r3, #24]
 800e044:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800e048:	d004      	beq.n	800e054 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800e04a:	f240 112d 	movw	r1, #301	; 0x12d
 800e04e:	4888      	ldr	r0, [pc, #544]	; (800e270 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800e050:	f7f7 fdb5 	bl	8005bbe <assert_failed>
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800e054:	4b87      	ldr	r3, [pc, #540]	; (800e274 <HAL_RCCEx_PeriphCLKConfig+0x648>)
 800e056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e058:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	699b      	ldr	r3, [r3, #24]
 800e060:	4984      	ldr	r1, [pc, #528]	; (800e274 <HAL_RCCEx_PeriphCLKConfig+0x648>)
 800e062:	4313      	orrs	r3, r2
 800e064:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d016      	beq.n	800e0a0 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e076:	2b00      	cmp	r3, #0
 800e078:	d009      	beq.n	800e08e <HAL_RCCEx_PeriphCLKConfig+0x462>
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e07e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e082:	d004      	beq.n	800e08e <HAL_RCCEx_PeriphCLKConfig+0x462>
 800e084:	f240 113d 	movw	r1, #317	; 0x13d
 800e088:	4879      	ldr	r0, [pc, #484]	; (800e270 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800e08a:	f7f7 fd98 	bl	8005bbe <assert_failed>
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e08e:	4b79      	ldr	r3, [pc, #484]	; (800e274 <HAL_RCCEx_PeriphCLKConfig+0x648>)
 800e090:	685b      	ldr	r3, [r3, #4]
 800e092:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e09a:	4976      	ldr	r1, [pc, #472]	; (800e274 <HAL_RCCEx_PeriphCLKConfig+0x648>)
 800e09c:	4313      	orrs	r3, r2
 800e09e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d04d      	beq.n	800e148 <HAL_RCCEx_PeriphCLKConfig+0x51c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d040      	beq.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e0bc:	d03b      	beq.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0c2:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 800e0c6:	d036      	beq.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0cc:	f5b3 7f90 	cmp.w	r3, #288	; 0x120
 800e0d0:	d031      	beq.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0d6:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 800e0da:	d02c      	beq.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0e0:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800e0e4:	d027      	beq.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0ea:	f5b3 7fa8 	cmp.w	r3, #336	; 0x150
 800e0ee:	d022      	beq.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0f4:	f5b3 7fb0 	cmp.w	r3, #352	; 0x160
 800e0f8:	d01d      	beq.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0fe:	f5b3 7fb8 	cmp.w	r3, #368	; 0x170
 800e102:	d018      	beq.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e108:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 800e10c:	d013      	beq.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e112:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800e116:	d00e      	beq.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e11c:	f5b3 7fd0 	cmp.w	r3, #416	; 0x1a0
 800e120:	d009      	beq.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e126:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 800e12a:	d004      	beq.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e12c:	f240 115d 	movw	r1, #349	; 0x15d
 800e130:	484f      	ldr	r0, [pc, #316]	; (800e270 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800e132:	f7f7 fd44 	bl	8005bbe <assert_failed>
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800e136:	4b4f      	ldr	r3, [pc, #316]	; (800e274 <HAL_RCCEx_PeriphCLKConfig+0x648>)
 800e138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e13a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e142:	494c      	ldr	r1, [pc, #304]	; (800e274 <HAL_RCCEx_PeriphCLKConfig+0x648>)
 800e144:	4313      	orrs	r3, r2
 800e146:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e150:	2b00      	cmp	r3, #0
 800e152:	d04d      	beq.n	800e1f0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d040      	beq.n	800e1de <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e160:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e164:	d03b      	beq.n	800e1de <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e16a:	f5b3 5f08 	cmp.w	r3, #8704	; 0x2200
 800e16e:	d036      	beq.n	800e1de <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e174:	f5b3 5f10 	cmp.w	r3, #9216	; 0x2400
 800e178:	d031      	beq.n	800e1de <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e17e:	f5b3 5f18 	cmp.w	r3, #9728	; 0x2600
 800e182:	d02c      	beq.n	800e1de <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e188:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800e18c:	d027      	beq.n	800e1de <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e192:	f5b3 5f28 	cmp.w	r3, #10752	; 0x2a00
 800e196:	d022      	beq.n	800e1de <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e19c:	f5b3 5f30 	cmp.w	r3, #11264	; 0x2c00
 800e1a0:	d01d      	beq.n	800e1de <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1a6:	f5b3 5f38 	cmp.w	r3, #11776	; 0x2e00
 800e1aa:	d018      	beq.n	800e1de <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1b0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800e1b4:	d013      	beq.n	800e1de <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1ba:	f5b3 5f48 	cmp.w	r3, #12800	; 0x3200
 800e1be:	d00e      	beq.n	800e1de <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1c4:	f5b3 5f50 	cmp.w	r3, #13312	; 0x3400
 800e1c8:	d009      	beq.n	800e1de <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1ce:	f5b3 5f58 	cmp.w	r3, #13824	; 0x3600
 800e1d2:	d004      	beq.n	800e1de <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 800e1d4:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 800e1d8:	4825      	ldr	r0, [pc, #148]	; (800e270 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800e1da:	f7f7 fcf0 	bl	8005bbe <assert_failed>
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800e1de:	4b25      	ldr	r3, [pc, #148]	; (800e274 <HAL_RCCEx_PeriphCLKConfig+0x648>)
 800e1e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1e2:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1ea:	4922      	ldr	r1, [pc, #136]	; (800e274 <HAL_RCCEx_PeriphCLKConfig+0x648>)
 800e1ec:	4313      	orrs	r3, r2
 800e1ee:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d016      	beq.n	800e22a <HAL_RCCEx_PeriphCLKConfig+0x5fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e200:	2b00      	cmp	r3, #0
 800e202:	d009      	beq.n	800e218 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e208:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e20c:	d004      	beq.n	800e218 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
 800e20e:	f44f 71c7 	mov.w	r1, #398	; 0x18e
 800e212:	4817      	ldr	r0, [pc, #92]	; (800e270 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800e214:	f7f7 fcd3 	bl	8005bbe <assert_failed>
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800e218:	4b16      	ldr	r3, [pc, #88]	; (800e274 <HAL_RCCEx_PeriphCLKConfig+0x648>)
 800e21a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e21c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e224:	4913      	ldr	r1, [pc, #76]	; (800e274 <HAL_RCCEx_PeriphCLKConfig+0x648>)
 800e226:	4313      	orrs	r3, r2
 800e228:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e232:	2b00      	cmp	r3, #0
 800e234:	d016      	beq.n	800e264 <HAL_RCCEx_PeriphCLKConfig+0x638>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d009      	beq.n	800e252 <HAL_RCCEx_PeriphCLKConfig+0x626>
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e242:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e246:	d004      	beq.n	800e252 <HAL_RCCEx_PeriphCLKConfig+0x626>
 800e248:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 800e24c:	4808      	ldr	r0, [pc, #32]	; (800e270 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800e24e:	f7f7 fcb6 	bl	8005bbe <assert_failed>
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800e252:	4b08      	ldr	r3, [pc, #32]	; (800e274 <HAL_RCCEx_PeriphCLKConfig+0x648>)
 800e254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e256:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e25e:	4905      	ldr	r1, [pc, #20]	; (800e274 <HAL_RCCEx_PeriphCLKConfig+0x648>)
 800e260:	4313      	orrs	r3, r2
 800e262:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800e264:	2300      	movs	r3, #0
}
 800e266:	4618      	mov	r0, r3
 800e268:	3748      	adds	r7, #72	; 0x48
 800e26a:	46bd      	mov	sp, r7
 800e26c:	bd80      	pop	{r7, pc}
 800e26e:	bf00      	nop
 800e270:	08034458 	.word	0x08034458
 800e274:	40021000 	.word	0x40021000

0800e278 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e278:	b580      	push	{r7, lr}
 800e27a:	b084      	sub	sp, #16
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	2b00      	cmp	r3, #0
 800e284:	d101      	bne.n	800e28a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e286:	2301      	movs	r3, #1
 800e288:	e1e5      	b.n	800e656 <HAL_SPI_Init+0x3de>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	4a7b      	ldr	r2, [pc, #492]	; (800e47c <HAL_SPI_Init+0x204>)
 800e290:	4293      	cmp	r3, r2
 800e292:	d00e      	beq.n	800e2b2 <HAL_SPI_Init+0x3a>
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	4a79      	ldr	r2, [pc, #484]	; (800e480 <HAL_SPI_Init+0x208>)
 800e29a:	4293      	cmp	r3, r2
 800e29c:	d009      	beq.n	800e2b2 <HAL_SPI_Init+0x3a>
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	4a78      	ldr	r2, [pc, #480]	; (800e484 <HAL_SPI_Init+0x20c>)
 800e2a4:	4293      	cmp	r3, r2
 800e2a6:	d004      	beq.n	800e2b2 <HAL_SPI_Init+0x3a>
 800e2a8:	f240 1147 	movw	r1, #327	; 0x147
 800e2ac:	4876      	ldr	r0, [pc, #472]	; (800e488 <HAL_SPI_Init+0x210>)
 800e2ae:	f7f7 fc86 	bl	8005bbe <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	685b      	ldr	r3, [r3, #4]
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d009      	beq.n	800e2ce <HAL_SPI_Init+0x56>
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	685b      	ldr	r3, [r3, #4]
 800e2be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e2c2:	d004      	beq.n	800e2ce <HAL_SPI_Init+0x56>
 800e2c4:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800e2c8:	486f      	ldr	r0, [pc, #444]	; (800e488 <HAL_SPI_Init+0x210>)
 800e2ca:	f7f7 fc78 	bl	8005bbe <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	689b      	ldr	r3, [r3, #8]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d00e      	beq.n	800e2f4 <HAL_SPI_Init+0x7c>
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	689b      	ldr	r3, [r3, #8]
 800e2da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e2de:	d009      	beq.n	800e2f4 <HAL_SPI_Init+0x7c>
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	689b      	ldr	r3, [r3, #8]
 800e2e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e2e8:	d004      	beq.n	800e2f4 <HAL_SPI_Init+0x7c>
 800e2ea:	f240 1149 	movw	r1, #329	; 0x149
 800e2ee:	4866      	ldr	r0, [pc, #408]	; (800e488 <HAL_SPI_Init+0x210>)
 800e2f0:	f7f7 fc65 	bl	8005bbe <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	68db      	ldr	r3, [r3, #12]
 800e2f8:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800e2fc:	d040      	beq.n	800e380 <HAL_SPI_Init+0x108>
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	68db      	ldr	r3, [r3, #12]
 800e302:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 800e306:	d03b      	beq.n	800e380 <HAL_SPI_Init+0x108>
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	68db      	ldr	r3, [r3, #12]
 800e30c:	f5b3 6f50 	cmp.w	r3, #3328	; 0xd00
 800e310:	d036      	beq.n	800e380 <HAL_SPI_Init+0x108>
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	68db      	ldr	r3, [r3, #12]
 800e316:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e31a:	d031      	beq.n	800e380 <HAL_SPI_Init+0x108>
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	68db      	ldr	r3, [r3, #12]
 800e320:	f5b3 6f30 	cmp.w	r3, #2816	; 0xb00
 800e324:	d02c      	beq.n	800e380 <HAL_SPI_Init+0x108>
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	68db      	ldr	r3, [r3, #12]
 800e32a:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800e32e:	d027      	beq.n	800e380 <HAL_SPI_Init+0x108>
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	68db      	ldr	r3, [r3, #12]
 800e334:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 800e338:	d022      	beq.n	800e380 <HAL_SPI_Init+0x108>
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	68db      	ldr	r3, [r3, #12]
 800e33e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e342:	d01d      	beq.n	800e380 <HAL_SPI_Init+0x108>
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	68db      	ldr	r3, [r3, #12]
 800e348:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e34c:	d018      	beq.n	800e380 <HAL_SPI_Init+0x108>
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	68db      	ldr	r3, [r3, #12]
 800e352:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800e356:	d013      	beq.n	800e380 <HAL_SPI_Init+0x108>
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	68db      	ldr	r3, [r3, #12]
 800e35c:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800e360:	d00e      	beq.n	800e380 <HAL_SPI_Init+0x108>
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	68db      	ldr	r3, [r3, #12]
 800e366:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e36a:	d009      	beq.n	800e380 <HAL_SPI_Init+0x108>
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	68db      	ldr	r3, [r3, #12]
 800e370:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e374:	d004      	beq.n	800e380 <HAL_SPI_Init+0x108>
 800e376:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 800e37a:	4843      	ldr	r0, [pc, #268]	; (800e488 <HAL_SPI_Init+0x210>)
 800e37c:	f7f7 fc1f 	bl	8005bbe <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	699b      	ldr	r3, [r3, #24]
 800e384:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e388:	d00d      	beq.n	800e3a6 <HAL_SPI_Init+0x12e>
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	699b      	ldr	r3, [r3, #24]
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d009      	beq.n	800e3a6 <HAL_SPI_Init+0x12e>
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	699b      	ldr	r3, [r3, #24]
 800e396:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e39a:	d004      	beq.n	800e3a6 <HAL_SPI_Init+0x12e>
 800e39c:	f240 114b 	movw	r1, #331	; 0x14b
 800e3a0:	4839      	ldr	r0, [pc, #228]	; (800e488 <HAL_SPI_Init+0x210>)
 800e3a2:	f7f7 fc0c 	bl	8005bbe <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3aa:	2b08      	cmp	r3, #8
 800e3ac:	d008      	beq.n	800e3c0 <HAL_SPI_Init+0x148>
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d004      	beq.n	800e3c0 <HAL_SPI_Init+0x148>
 800e3b6:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800e3ba:	4833      	ldr	r0, [pc, #204]	; (800e488 <HAL_SPI_Init+0x210>)
 800e3bc:	f7f7 fbff 	bl	8005bbe <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	69db      	ldr	r3, [r3, #28]
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d020      	beq.n	800e40a <HAL_SPI_Init+0x192>
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	69db      	ldr	r3, [r3, #28]
 800e3cc:	2b08      	cmp	r3, #8
 800e3ce:	d01c      	beq.n	800e40a <HAL_SPI_Init+0x192>
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	69db      	ldr	r3, [r3, #28]
 800e3d4:	2b10      	cmp	r3, #16
 800e3d6:	d018      	beq.n	800e40a <HAL_SPI_Init+0x192>
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	69db      	ldr	r3, [r3, #28]
 800e3dc:	2b18      	cmp	r3, #24
 800e3de:	d014      	beq.n	800e40a <HAL_SPI_Init+0x192>
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	69db      	ldr	r3, [r3, #28]
 800e3e4:	2b20      	cmp	r3, #32
 800e3e6:	d010      	beq.n	800e40a <HAL_SPI_Init+0x192>
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	69db      	ldr	r3, [r3, #28]
 800e3ec:	2b28      	cmp	r3, #40	; 0x28
 800e3ee:	d00c      	beq.n	800e40a <HAL_SPI_Init+0x192>
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	69db      	ldr	r3, [r3, #28]
 800e3f4:	2b30      	cmp	r3, #48	; 0x30
 800e3f6:	d008      	beq.n	800e40a <HAL_SPI_Init+0x192>
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	69db      	ldr	r3, [r3, #28]
 800e3fc:	2b38      	cmp	r3, #56	; 0x38
 800e3fe:	d004      	beq.n	800e40a <HAL_SPI_Init+0x192>
 800e400:	f240 114d 	movw	r1, #333	; 0x14d
 800e404:	4820      	ldr	r0, [pc, #128]	; (800e488 <HAL_SPI_Init+0x210>)
 800e406:	f7f7 fbda 	bl	8005bbe <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	6a1b      	ldr	r3, [r3, #32]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d008      	beq.n	800e424 <HAL_SPI_Init+0x1ac>
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	6a1b      	ldr	r3, [r3, #32]
 800e416:	2b80      	cmp	r3, #128	; 0x80
 800e418:	d004      	beq.n	800e424 <HAL_SPI_Init+0x1ac>
 800e41a:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 800e41e:	481a      	ldr	r0, [pc, #104]	; (800e488 <HAL_SPI_Init+0x210>)
 800e420:	f7f7 fbcd 	bl	8005bbe <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d008      	beq.n	800e43e <HAL_SPI_Init+0x1c6>
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e430:	2b10      	cmp	r3, #16
 800e432:	d004      	beq.n	800e43e <HAL_SPI_Init+0x1c6>
 800e434:	f240 114f 	movw	r1, #335	; 0x14f
 800e438:	4813      	ldr	r0, [pc, #76]	; (800e488 <HAL_SPI_Init+0x210>)
 800e43a:	f7f7 fbc0 	bl	8005bbe <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e442:	2b00      	cmp	r3, #0
 800e444:	d151      	bne.n	800e4ea <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	691b      	ldr	r3, [r3, #16]
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d008      	beq.n	800e460 <HAL_SPI_Init+0x1e8>
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	691b      	ldr	r3, [r3, #16]
 800e452:	2b02      	cmp	r3, #2
 800e454:	d004      	beq.n	800e460 <HAL_SPI_Init+0x1e8>
 800e456:	f44f 71a9 	mov.w	r1, #338	; 0x152
 800e45a:	480b      	ldr	r0, [pc, #44]	; (800e488 <HAL_SPI_Init+0x210>)
 800e45c:	f7f7 fbaf 	bl	8005bbe <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	695b      	ldr	r3, [r3, #20]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d011      	beq.n	800e48c <HAL_SPI_Init+0x214>
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	695b      	ldr	r3, [r3, #20]
 800e46c:	2b01      	cmp	r3, #1
 800e46e:	d00d      	beq.n	800e48c <HAL_SPI_Init+0x214>
 800e470:	f240 1153 	movw	r1, #339	; 0x153
 800e474:	4804      	ldr	r0, [pc, #16]	; (800e488 <HAL_SPI_Init+0x210>)
 800e476:	f7f7 fba2 	bl	8005bbe <assert_failed>
 800e47a:	e007      	b.n	800e48c <HAL_SPI_Init+0x214>
 800e47c:	40013000 	.word	0x40013000
 800e480:	40003800 	.word	0x40003800
 800e484:	40003c00 	.word	0x40003c00
 800e488:	080344b4 	.word	0x080344b4

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	685b      	ldr	r3, [r3, #4]
 800e490:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e494:	d125      	bne.n	800e4e2 <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	69db      	ldr	r3, [r3, #28]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d050      	beq.n	800e540 <HAL_SPI_Init+0x2c8>
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	69db      	ldr	r3, [r3, #28]
 800e4a2:	2b08      	cmp	r3, #8
 800e4a4:	d04c      	beq.n	800e540 <HAL_SPI_Init+0x2c8>
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	69db      	ldr	r3, [r3, #28]
 800e4aa:	2b10      	cmp	r3, #16
 800e4ac:	d048      	beq.n	800e540 <HAL_SPI_Init+0x2c8>
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	69db      	ldr	r3, [r3, #28]
 800e4b2:	2b18      	cmp	r3, #24
 800e4b4:	d044      	beq.n	800e540 <HAL_SPI_Init+0x2c8>
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	69db      	ldr	r3, [r3, #28]
 800e4ba:	2b20      	cmp	r3, #32
 800e4bc:	d040      	beq.n	800e540 <HAL_SPI_Init+0x2c8>
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	69db      	ldr	r3, [r3, #28]
 800e4c2:	2b28      	cmp	r3, #40	; 0x28
 800e4c4:	d03c      	beq.n	800e540 <HAL_SPI_Init+0x2c8>
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	69db      	ldr	r3, [r3, #28]
 800e4ca:	2b30      	cmp	r3, #48	; 0x30
 800e4cc:	d038      	beq.n	800e540 <HAL_SPI_Init+0x2c8>
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	69db      	ldr	r3, [r3, #28]
 800e4d2:	2b38      	cmp	r3, #56	; 0x38
 800e4d4:	d034      	beq.n	800e540 <HAL_SPI_Init+0x2c8>
 800e4d6:	f240 1157 	movw	r1, #343	; 0x157
 800e4da:	4861      	ldr	r0, [pc, #388]	; (800e660 <HAL_SPI_Init+0x3e8>)
 800e4dc:	f7f7 fb6f 	bl	8005bbe <assert_failed>
 800e4e0:	e02e      	b.n	800e540 <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	2200      	movs	r2, #0
 800e4e6:	61da      	str	r2, [r3, #28]
 800e4e8:	e02a      	b.n	800e540 <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	69db      	ldr	r3, [r3, #28]
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d020      	beq.n	800e534 <HAL_SPI_Init+0x2bc>
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	69db      	ldr	r3, [r3, #28]
 800e4f6:	2b08      	cmp	r3, #8
 800e4f8:	d01c      	beq.n	800e534 <HAL_SPI_Init+0x2bc>
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	69db      	ldr	r3, [r3, #28]
 800e4fe:	2b10      	cmp	r3, #16
 800e500:	d018      	beq.n	800e534 <HAL_SPI_Init+0x2bc>
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	69db      	ldr	r3, [r3, #28]
 800e506:	2b18      	cmp	r3, #24
 800e508:	d014      	beq.n	800e534 <HAL_SPI_Init+0x2bc>
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	69db      	ldr	r3, [r3, #28]
 800e50e:	2b20      	cmp	r3, #32
 800e510:	d010      	beq.n	800e534 <HAL_SPI_Init+0x2bc>
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	69db      	ldr	r3, [r3, #28]
 800e516:	2b28      	cmp	r3, #40	; 0x28
 800e518:	d00c      	beq.n	800e534 <HAL_SPI_Init+0x2bc>
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	69db      	ldr	r3, [r3, #28]
 800e51e:	2b30      	cmp	r3, #48	; 0x30
 800e520:	d008      	beq.n	800e534 <HAL_SPI_Init+0x2bc>
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	69db      	ldr	r3, [r3, #28]
 800e526:	2b38      	cmp	r3, #56	; 0x38
 800e528:	d004      	beq.n	800e534 <HAL_SPI_Init+0x2bc>
 800e52a:	f240 1161 	movw	r1, #353	; 0x161
 800e52e:	484c      	ldr	r0, [pc, #304]	; (800e660 <HAL_SPI_Init+0x3e8>)
 800e530:	f7f7 fb45 	bl	8005bbe <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	2200      	movs	r2, #0
 800e538:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	2200      	movs	r2, #0
 800e53e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	2200      	movs	r2, #0
 800e544:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e54c:	b2db      	uxtb	r3, r3
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d106      	bne.n	800e560 <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	2200      	movs	r2, #0
 800e556:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e55a:	6878      	ldr	r0, [r7, #4]
 800e55c:	f7f8 ffe4 	bl	8007528 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	2202      	movs	r2, #2
 800e564:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	681a      	ldr	r2, [r3, #0]
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e576:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	68db      	ldr	r3, [r3, #12]
 800e57c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e580:	d902      	bls.n	800e588 <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e582:	2300      	movs	r3, #0
 800e584:	60fb      	str	r3, [r7, #12]
 800e586:	e002      	b.n	800e58e <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e588:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e58c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	68db      	ldr	r3, [r3, #12]
 800e592:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800e596:	d007      	beq.n	800e5a8 <HAL_SPI_Init+0x330>
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	68db      	ldr	r3, [r3, #12]
 800e59c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e5a0:	d002      	beq.n	800e5a8 <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	2200      	movs	r2, #0
 800e5a6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	685b      	ldr	r3, [r3, #4]
 800e5ac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	689b      	ldr	r3, [r3, #8]
 800e5b4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800e5b8:	431a      	orrs	r2, r3
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	691b      	ldr	r3, [r3, #16]
 800e5be:	f003 0302 	and.w	r3, r3, #2
 800e5c2:	431a      	orrs	r2, r3
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	695b      	ldr	r3, [r3, #20]
 800e5c8:	f003 0301 	and.w	r3, r3, #1
 800e5cc:	431a      	orrs	r2, r3
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	699b      	ldr	r3, [r3, #24]
 800e5d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e5d6:	431a      	orrs	r2, r3
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	69db      	ldr	r3, [r3, #28]
 800e5dc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e5e0:	431a      	orrs	r2, r3
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	6a1b      	ldr	r3, [r3, #32]
 800e5e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e5ea:	ea42 0103 	orr.w	r1, r2, r3
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e5f2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	430a      	orrs	r2, r1
 800e5fc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	699b      	ldr	r3, [r3, #24]
 800e602:	0c1b      	lsrs	r3, r3, #16
 800e604:	f003 0204 	and.w	r2, r3, #4
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e60c:	f003 0310 	and.w	r3, r3, #16
 800e610:	431a      	orrs	r2, r3
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e616:	f003 0308 	and.w	r3, r3, #8
 800e61a:	431a      	orrs	r2, r3
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	68db      	ldr	r3, [r3, #12]
 800e620:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800e624:	ea42 0103 	orr.w	r1, r2, r3
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	681b      	ldr	r3, [r3, #0]
 800e632:	430a      	orrs	r2, r1
 800e634:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	69da      	ldr	r2, [r3, #28]
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e644:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	2200      	movs	r2, #0
 800e64a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	2201      	movs	r2, #1
 800e650:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800e654:	2300      	movs	r3, #0
}
 800e656:	4618      	mov	r0, r3
 800e658:	3710      	adds	r7, #16
 800e65a:	46bd      	mov	sp, r7
 800e65c:	bd80      	pop	{r7, pc}
 800e65e:	bf00      	nop
 800e660:	080344b4 	.word	0x080344b4

0800e664 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e664:	b580      	push	{r7, lr}
 800e666:	b082      	sub	sp, #8
 800e668:	af00      	add	r7, sp, #0
 800e66a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d101      	bne.n	800e676 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e672:	2301      	movs	r3, #1
 800e674:	e0b9      	b.n	800e7ea <HAL_TIM_Base_Init+0x186>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	4a5e      	ldr	r2, [pc, #376]	; (800e7f4 <HAL_TIM_Base_Init+0x190>)
 800e67c:	4293      	cmp	r3, r2
 800e67e:	d031      	beq.n	800e6e4 <HAL_TIM_Base_Init+0x80>
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e688:	d02c      	beq.n	800e6e4 <HAL_TIM_Base_Init+0x80>
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	4a5a      	ldr	r2, [pc, #360]	; (800e7f8 <HAL_TIM_Base_Init+0x194>)
 800e690:	4293      	cmp	r3, r2
 800e692:	d027      	beq.n	800e6e4 <HAL_TIM_Base_Init+0x80>
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	4a58      	ldr	r2, [pc, #352]	; (800e7fc <HAL_TIM_Base_Init+0x198>)
 800e69a:	4293      	cmp	r3, r2
 800e69c:	d022      	beq.n	800e6e4 <HAL_TIM_Base_Init+0x80>
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	4a57      	ldr	r2, [pc, #348]	; (800e800 <HAL_TIM_Base_Init+0x19c>)
 800e6a4:	4293      	cmp	r3, r2
 800e6a6:	d01d      	beq.n	800e6e4 <HAL_TIM_Base_Init+0x80>
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	4a55      	ldr	r2, [pc, #340]	; (800e804 <HAL_TIM_Base_Init+0x1a0>)
 800e6ae:	4293      	cmp	r3, r2
 800e6b0:	d018      	beq.n	800e6e4 <HAL_TIM_Base_Init+0x80>
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	4a54      	ldr	r2, [pc, #336]	; (800e808 <HAL_TIM_Base_Init+0x1a4>)
 800e6b8:	4293      	cmp	r3, r2
 800e6ba:	d013      	beq.n	800e6e4 <HAL_TIM_Base_Init+0x80>
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	4a52      	ldr	r2, [pc, #328]	; (800e80c <HAL_TIM_Base_Init+0x1a8>)
 800e6c2:	4293      	cmp	r3, r2
 800e6c4:	d00e      	beq.n	800e6e4 <HAL_TIM_Base_Init+0x80>
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	4a51      	ldr	r2, [pc, #324]	; (800e810 <HAL_TIM_Base_Init+0x1ac>)
 800e6cc:	4293      	cmp	r3, r2
 800e6ce:	d009      	beq.n	800e6e4 <HAL_TIM_Base_Init+0x80>
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	4a4f      	ldr	r2, [pc, #316]	; (800e814 <HAL_TIM_Base_Init+0x1b0>)
 800e6d6:	4293      	cmp	r3, r2
 800e6d8:	d004      	beq.n	800e6e4 <HAL_TIM_Base_Init+0x80>
 800e6da:	f44f 718d 	mov.w	r1, #282	; 0x11a
 800e6de:	484e      	ldr	r0, [pc, #312]	; (800e818 <HAL_TIM_Base_Init+0x1b4>)
 800e6e0:	f7f7 fa6d 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	689b      	ldr	r3, [r3, #8]
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d014      	beq.n	800e716 <HAL_TIM_Base_Init+0xb2>
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	689b      	ldr	r3, [r3, #8]
 800e6f0:	2b10      	cmp	r3, #16
 800e6f2:	d010      	beq.n	800e716 <HAL_TIM_Base_Init+0xb2>
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	689b      	ldr	r3, [r3, #8]
 800e6f8:	2b20      	cmp	r3, #32
 800e6fa:	d00c      	beq.n	800e716 <HAL_TIM_Base_Init+0xb2>
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	689b      	ldr	r3, [r3, #8]
 800e700:	2b40      	cmp	r3, #64	; 0x40
 800e702:	d008      	beq.n	800e716 <HAL_TIM_Base_Init+0xb2>
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	689b      	ldr	r3, [r3, #8]
 800e708:	2b60      	cmp	r3, #96	; 0x60
 800e70a:	d004      	beq.n	800e716 <HAL_TIM_Base_Init+0xb2>
 800e70c:	f240 111b 	movw	r1, #283	; 0x11b
 800e710:	4841      	ldr	r0, [pc, #260]	; (800e818 <HAL_TIM_Base_Init+0x1b4>)
 800e712:	f7f7 fa54 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	691b      	ldr	r3, [r3, #16]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d00e      	beq.n	800e73c <HAL_TIM_Base_Init+0xd8>
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	691b      	ldr	r3, [r3, #16]
 800e722:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e726:	d009      	beq.n	800e73c <HAL_TIM_Base_Init+0xd8>
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	691b      	ldr	r3, [r3, #16]
 800e72c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e730:	d004      	beq.n	800e73c <HAL_TIM_Base_Init+0xd8>
 800e732:	f44f 718e 	mov.w	r1, #284	; 0x11c
 800e736:	4838      	ldr	r0, [pc, #224]	; (800e818 <HAL_TIM_Base_Init+0x1b4>)
 800e738:	f7f7 fa41 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	699b      	ldr	r3, [r3, #24]
 800e740:	2b00      	cmp	r3, #0
 800e742:	d008      	beq.n	800e756 <HAL_TIM_Base_Init+0xf2>
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	699b      	ldr	r3, [r3, #24]
 800e748:	2b80      	cmp	r3, #128	; 0x80
 800e74a:	d004      	beq.n	800e756 <HAL_TIM_Base_Init+0xf2>
 800e74c:	f240 111d 	movw	r1, #285	; 0x11d
 800e750:	4831      	ldr	r0, [pc, #196]	; (800e818 <HAL_TIM_Base_Init+0x1b4>)
 800e752:	f7f7 fa34 	bl	8005bbe <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e75c:	b2db      	uxtb	r3, r3
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d106      	bne.n	800e770 <HAL_TIM_Base_Init+0x10c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	2200      	movs	r2, #0
 800e766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e76a:	6878      	ldr	r0, [r7, #4]
 800e76c:	f7f9 f8c4 	bl	80078f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	2202      	movs	r2, #2
 800e774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	681a      	ldr	r2, [r3, #0]
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	3304      	adds	r3, #4
 800e780:	4619      	mov	r1, r3
 800e782:	4610      	mov	r0, r2
 800e784:	f001 f812 	bl	800f7ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	2201      	movs	r2, #1
 800e78c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	2201      	movs	r2, #1
 800e794:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	2201      	movs	r2, #1
 800e79c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	2201      	movs	r2, #1
 800e7a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	2201      	movs	r2, #1
 800e7ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	2201      	movs	r2, #1
 800e7b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	2201      	movs	r2, #1
 800e7bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	2201      	movs	r2, #1
 800e7c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	2201      	movs	r2, #1
 800e7cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	2201      	movs	r2, #1
 800e7d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	2201      	movs	r2, #1
 800e7dc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	2201      	movs	r2, #1
 800e7e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e7e8:	2300      	movs	r3, #0
}
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	3708      	adds	r7, #8
 800e7ee:	46bd      	mov	sp, r7
 800e7f0:	bd80      	pop	{r7, pc}
 800e7f2:	bf00      	nop
 800e7f4:	40012c00 	.word	0x40012c00
 800e7f8:	40000400 	.word	0x40000400
 800e7fc:	40000800 	.word	0x40000800
 800e800:	40001000 	.word	0x40001000
 800e804:	40001400 	.word	0x40001400
 800e808:	40013400 	.word	0x40013400
 800e80c:	40014000 	.word	0x40014000
 800e810:	40014400 	.word	0x40014400
 800e814:	40014800 	.word	0x40014800
 800e818:	080344ec 	.word	0x080344ec

0800e81c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e81c:	b580      	push	{r7, lr}
 800e81e:	b082      	sub	sp, #8
 800e820:	af00      	add	r7, sp, #0
 800e822:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	2b00      	cmp	r3, #0
 800e828:	d101      	bne.n	800e82e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e82a:	2301      	movs	r3, #1
 800e82c:	e0b9      	b.n	800e9a2 <HAL_TIM_PWM_Init+0x186>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	4a5e      	ldr	r2, [pc, #376]	; (800e9ac <HAL_TIM_PWM_Init+0x190>)
 800e834:	4293      	cmp	r3, r2
 800e836:	d031      	beq.n	800e89c <HAL_TIM_PWM_Init+0x80>
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e840:	d02c      	beq.n	800e89c <HAL_TIM_PWM_Init+0x80>
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	4a5a      	ldr	r2, [pc, #360]	; (800e9b0 <HAL_TIM_PWM_Init+0x194>)
 800e848:	4293      	cmp	r3, r2
 800e84a:	d027      	beq.n	800e89c <HAL_TIM_PWM_Init+0x80>
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	4a58      	ldr	r2, [pc, #352]	; (800e9b4 <HAL_TIM_PWM_Init+0x198>)
 800e852:	4293      	cmp	r3, r2
 800e854:	d022      	beq.n	800e89c <HAL_TIM_PWM_Init+0x80>
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	4a57      	ldr	r2, [pc, #348]	; (800e9b8 <HAL_TIM_PWM_Init+0x19c>)
 800e85c:	4293      	cmp	r3, r2
 800e85e:	d01d      	beq.n	800e89c <HAL_TIM_PWM_Init+0x80>
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	4a55      	ldr	r2, [pc, #340]	; (800e9bc <HAL_TIM_PWM_Init+0x1a0>)
 800e866:	4293      	cmp	r3, r2
 800e868:	d018      	beq.n	800e89c <HAL_TIM_PWM_Init+0x80>
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	4a54      	ldr	r2, [pc, #336]	; (800e9c0 <HAL_TIM_PWM_Init+0x1a4>)
 800e870:	4293      	cmp	r3, r2
 800e872:	d013      	beq.n	800e89c <HAL_TIM_PWM_Init+0x80>
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	4a52      	ldr	r2, [pc, #328]	; (800e9c4 <HAL_TIM_PWM_Init+0x1a8>)
 800e87a:	4293      	cmp	r3, r2
 800e87c:	d00e      	beq.n	800e89c <HAL_TIM_PWM_Init+0x80>
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	4a51      	ldr	r2, [pc, #324]	; (800e9c8 <HAL_TIM_PWM_Init+0x1ac>)
 800e884:	4293      	cmp	r3, r2
 800e886:	d009      	beq.n	800e89c <HAL_TIM_PWM_Init+0x80>
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	4a4f      	ldr	r2, [pc, #316]	; (800e9cc <HAL_TIM_PWM_Init+0x1b0>)
 800e88e:	4293      	cmp	r3, r2
 800e890:	d004      	beq.n	800e89c <HAL_TIM_PWM_Init+0x80>
 800e892:	f240 5136 	movw	r1, #1334	; 0x536
 800e896:	484e      	ldr	r0, [pc, #312]	; (800e9d0 <HAL_TIM_PWM_Init+0x1b4>)
 800e898:	f7f7 f991 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	689b      	ldr	r3, [r3, #8]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d014      	beq.n	800e8ce <HAL_TIM_PWM_Init+0xb2>
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	689b      	ldr	r3, [r3, #8]
 800e8a8:	2b10      	cmp	r3, #16
 800e8aa:	d010      	beq.n	800e8ce <HAL_TIM_PWM_Init+0xb2>
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	689b      	ldr	r3, [r3, #8]
 800e8b0:	2b20      	cmp	r3, #32
 800e8b2:	d00c      	beq.n	800e8ce <HAL_TIM_PWM_Init+0xb2>
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	689b      	ldr	r3, [r3, #8]
 800e8b8:	2b40      	cmp	r3, #64	; 0x40
 800e8ba:	d008      	beq.n	800e8ce <HAL_TIM_PWM_Init+0xb2>
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	689b      	ldr	r3, [r3, #8]
 800e8c0:	2b60      	cmp	r3, #96	; 0x60
 800e8c2:	d004      	beq.n	800e8ce <HAL_TIM_PWM_Init+0xb2>
 800e8c4:	f240 5137 	movw	r1, #1335	; 0x537
 800e8c8:	4841      	ldr	r0, [pc, #260]	; (800e9d0 <HAL_TIM_PWM_Init+0x1b4>)
 800e8ca:	f7f7 f978 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	691b      	ldr	r3, [r3, #16]
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d00e      	beq.n	800e8f4 <HAL_TIM_PWM_Init+0xd8>
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	691b      	ldr	r3, [r3, #16]
 800e8da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e8de:	d009      	beq.n	800e8f4 <HAL_TIM_PWM_Init+0xd8>
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	691b      	ldr	r3, [r3, #16]
 800e8e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e8e8:	d004      	beq.n	800e8f4 <HAL_TIM_PWM_Init+0xd8>
 800e8ea:	f44f 61a7 	mov.w	r1, #1336	; 0x538
 800e8ee:	4838      	ldr	r0, [pc, #224]	; (800e9d0 <HAL_TIM_PWM_Init+0x1b4>)
 800e8f0:	f7f7 f965 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	699b      	ldr	r3, [r3, #24]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d008      	beq.n	800e90e <HAL_TIM_PWM_Init+0xf2>
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	699b      	ldr	r3, [r3, #24]
 800e900:	2b80      	cmp	r3, #128	; 0x80
 800e902:	d004      	beq.n	800e90e <HAL_TIM_PWM_Init+0xf2>
 800e904:	f240 5139 	movw	r1, #1337	; 0x539
 800e908:	4831      	ldr	r0, [pc, #196]	; (800e9d0 <HAL_TIM_PWM_Init+0x1b4>)
 800e90a:	f7f7 f958 	bl	8005bbe <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e914:	b2db      	uxtb	r3, r3
 800e916:	2b00      	cmp	r3, #0
 800e918:	d106      	bne.n	800e928 <HAL_TIM_PWM_Init+0x10c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	2200      	movs	r2, #0
 800e91e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e922:	6878      	ldr	r0, [r7, #4]
 800e924:	f000 f856 	bl	800e9d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	2202      	movs	r2, #2
 800e92c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	681a      	ldr	r2, [r3, #0]
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	3304      	adds	r3, #4
 800e938:	4619      	mov	r1, r3
 800e93a:	4610      	mov	r0, r2
 800e93c:	f000 ff36 	bl	800f7ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	2201      	movs	r2, #1
 800e944:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	2201      	movs	r2, #1
 800e94c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	2201      	movs	r2, #1
 800e954:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	2201      	movs	r2, #1
 800e95c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	2201      	movs	r2, #1
 800e964:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	2201      	movs	r2, #1
 800e96c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	2201      	movs	r2, #1
 800e974:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	2201      	movs	r2, #1
 800e97c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	2201      	movs	r2, #1
 800e984:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	2201      	movs	r2, #1
 800e98c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	2201      	movs	r2, #1
 800e994:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	2201      	movs	r2, #1
 800e99c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e9a0:	2300      	movs	r3, #0
}
 800e9a2:	4618      	mov	r0, r3
 800e9a4:	3708      	adds	r7, #8
 800e9a6:	46bd      	mov	sp, r7
 800e9a8:	bd80      	pop	{r7, pc}
 800e9aa:	bf00      	nop
 800e9ac:	40012c00 	.word	0x40012c00
 800e9b0:	40000400 	.word	0x40000400
 800e9b4:	40000800 	.word	0x40000800
 800e9b8:	40001000 	.word	0x40001000
 800e9bc:	40001400 	.word	0x40001400
 800e9c0:	40013400 	.word	0x40013400
 800e9c4:	40014000 	.word	0x40014000
 800e9c8:	40014400 	.word	0x40014400
 800e9cc:	40014800 	.word	0x40014800
 800e9d0:	080344ec 	.word	0x080344ec

0800e9d4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800e9d4:	b480      	push	{r7}
 800e9d6:	b083      	sub	sp, #12
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800e9dc:	bf00      	nop
 800e9de:	370c      	adds	r7, #12
 800e9e0:	46bd      	mov	sp, r7
 800e9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e6:	4770      	bx	lr

0800e9e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e9e8:	b580      	push	{r7, lr}
 800e9ea:	b084      	sub	sp, #16
 800e9ec:	af00      	add	r7, sp, #0
 800e9ee:	6078      	str	r0, [r7, #4]
 800e9f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	4a7a      	ldr	r2, [pc, #488]	; (800ebe0 <HAL_TIM_PWM_Start+0x1f8>)
 800e9f8:	4293      	cmp	r3, r2
 800e9fa:	d111      	bne.n	800ea20 <HAL_TIM_PWM_Start+0x38>
 800e9fc:	683b      	ldr	r3, [r7, #0]
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d078      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea02:	683b      	ldr	r3, [r7, #0]
 800ea04:	2b04      	cmp	r3, #4
 800ea06:	d075      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea08:	683b      	ldr	r3, [r7, #0]
 800ea0a:	2b08      	cmp	r3, #8
 800ea0c:	d072      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea0e:	683b      	ldr	r3, [r7, #0]
 800ea10:	2b0c      	cmp	r3, #12
 800ea12:	d06f      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea14:	683b      	ldr	r3, [r7, #0]
 800ea16:	2b10      	cmp	r3, #16
 800ea18:	d06c      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea1a:	683b      	ldr	r3, [r7, #0]
 800ea1c:	2b14      	cmp	r3, #20
 800ea1e:	d069      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	681b      	ldr	r3, [r3, #0]
 800ea24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ea28:	d10b      	bne.n	800ea42 <HAL_TIM_PWM_Start+0x5a>
 800ea2a:	683b      	ldr	r3, [r7, #0]
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d061      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea30:	683b      	ldr	r3, [r7, #0]
 800ea32:	2b04      	cmp	r3, #4
 800ea34:	d05e      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	2b08      	cmp	r3, #8
 800ea3a:	d05b      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea3c:	683b      	ldr	r3, [r7, #0]
 800ea3e:	2b0c      	cmp	r3, #12
 800ea40:	d058      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	4a67      	ldr	r2, [pc, #412]	; (800ebe4 <HAL_TIM_PWM_Start+0x1fc>)
 800ea48:	4293      	cmp	r3, r2
 800ea4a:	d10b      	bne.n	800ea64 <HAL_TIM_PWM_Start+0x7c>
 800ea4c:	683b      	ldr	r3, [r7, #0]
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d050      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea52:	683b      	ldr	r3, [r7, #0]
 800ea54:	2b04      	cmp	r3, #4
 800ea56:	d04d      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea58:	683b      	ldr	r3, [r7, #0]
 800ea5a:	2b08      	cmp	r3, #8
 800ea5c:	d04a      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea5e:	683b      	ldr	r3, [r7, #0]
 800ea60:	2b0c      	cmp	r3, #12
 800ea62:	d047      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	4a5f      	ldr	r2, [pc, #380]	; (800ebe8 <HAL_TIM_PWM_Start+0x200>)
 800ea6a:	4293      	cmp	r3, r2
 800ea6c:	d10b      	bne.n	800ea86 <HAL_TIM_PWM_Start+0x9e>
 800ea6e:	683b      	ldr	r3, [r7, #0]
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d03f      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea74:	683b      	ldr	r3, [r7, #0]
 800ea76:	2b04      	cmp	r3, #4
 800ea78:	d03c      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	2b08      	cmp	r3, #8
 800ea7e:	d039      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea80:	683b      	ldr	r3, [r7, #0]
 800ea82:	2b0c      	cmp	r3, #12
 800ea84:	d036      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	4a58      	ldr	r2, [pc, #352]	; (800ebec <HAL_TIM_PWM_Start+0x204>)
 800ea8c:	4293      	cmp	r3, r2
 800ea8e:	d111      	bne.n	800eab4 <HAL_TIM_PWM_Start+0xcc>
 800ea90:	683b      	ldr	r3, [r7, #0]
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d02e      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea96:	683b      	ldr	r3, [r7, #0]
 800ea98:	2b04      	cmp	r3, #4
 800ea9a:	d02b      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800ea9c:	683b      	ldr	r3, [r7, #0]
 800ea9e:	2b08      	cmp	r3, #8
 800eaa0:	d028      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800eaa2:	683b      	ldr	r3, [r7, #0]
 800eaa4:	2b0c      	cmp	r3, #12
 800eaa6:	d025      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800eaa8:	683b      	ldr	r3, [r7, #0]
 800eaaa:	2b10      	cmp	r3, #16
 800eaac:	d022      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800eaae:	683b      	ldr	r3, [r7, #0]
 800eab0:	2b14      	cmp	r3, #20
 800eab2:	d01f      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	4a4d      	ldr	r2, [pc, #308]	; (800ebf0 <HAL_TIM_PWM_Start+0x208>)
 800eaba:	4293      	cmp	r3, r2
 800eabc:	d105      	bne.n	800eaca <HAL_TIM_PWM_Start+0xe2>
 800eabe:	683b      	ldr	r3, [r7, #0]
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d017      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800eac4:	683b      	ldr	r3, [r7, #0]
 800eac6:	2b04      	cmp	r3, #4
 800eac8:	d014      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	681b      	ldr	r3, [r3, #0]
 800eace:	4a49      	ldr	r2, [pc, #292]	; (800ebf4 <HAL_TIM_PWM_Start+0x20c>)
 800ead0:	4293      	cmp	r3, r2
 800ead2:	d102      	bne.n	800eada <HAL_TIM_PWM_Start+0xf2>
 800ead4:	683b      	ldr	r3, [r7, #0]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d00c      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	4a46      	ldr	r2, [pc, #280]	; (800ebf8 <HAL_TIM_PWM_Start+0x210>)
 800eae0:	4293      	cmp	r3, r2
 800eae2:	d102      	bne.n	800eaea <HAL_TIM_PWM_Start+0x102>
 800eae4:	683b      	ldr	r3, [r7, #0]
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d004      	beq.n	800eaf4 <HAL_TIM_PWM_Start+0x10c>
 800eaea:	f240 51bf 	movw	r1, #1471	; 0x5bf
 800eaee:	4843      	ldr	r0, [pc, #268]	; (800ebfc <HAL_TIM_PWM_Start+0x214>)
 800eaf0:	f7f7 f865 	bl	8005bbe <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800eaf4:	683b      	ldr	r3, [r7, #0]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d109      	bne.n	800eb0e <HAL_TIM_PWM_Start+0x126>
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800eb00:	b2db      	uxtb	r3, r3
 800eb02:	2b01      	cmp	r3, #1
 800eb04:	bf14      	ite	ne
 800eb06:	2301      	movne	r3, #1
 800eb08:	2300      	moveq	r3, #0
 800eb0a:	b2db      	uxtb	r3, r3
 800eb0c:	e03c      	b.n	800eb88 <HAL_TIM_PWM_Start+0x1a0>
 800eb0e:	683b      	ldr	r3, [r7, #0]
 800eb10:	2b04      	cmp	r3, #4
 800eb12:	d109      	bne.n	800eb28 <HAL_TIM_PWM_Start+0x140>
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800eb1a:	b2db      	uxtb	r3, r3
 800eb1c:	2b01      	cmp	r3, #1
 800eb1e:	bf14      	ite	ne
 800eb20:	2301      	movne	r3, #1
 800eb22:	2300      	moveq	r3, #0
 800eb24:	b2db      	uxtb	r3, r3
 800eb26:	e02f      	b.n	800eb88 <HAL_TIM_PWM_Start+0x1a0>
 800eb28:	683b      	ldr	r3, [r7, #0]
 800eb2a:	2b08      	cmp	r3, #8
 800eb2c:	d109      	bne.n	800eb42 <HAL_TIM_PWM_Start+0x15a>
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800eb34:	b2db      	uxtb	r3, r3
 800eb36:	2b01      	cmp	r3, #1
 800eb38:	bf14      	ite	ne
 800eb3a:	2301      	movne	r3, #1
 800eb3c:	2300      	moveq	r3, #0
 800eb3e:	b2db      	uxtb	r3, r3
 800eb40:	e022      	b.n	800eb88 <HAL_TIM_PWM_Start+0x1a0>
 800eb42:	683b      	ldr	r3, [r7, #0]
 800eb44:	2b0c      	cmp	r3, #12
 800eb46:	d109      	bne.n	800eb5c <HAL_TIM_PWM_Start+0x174>
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800eb4e:	b2db      	uxtb	r3, r3
 800eb50:	2b01      	cmp	r3, #1
 800eb52:	bf14      	ite	ne
 800eb54:	2301      	movne	r3, #1
 800eb56:	2300      	moveq	r3, #0
 800eb58:	b2db      	uxtb	r3, r3
 800eb5a:	e015      	b.n	800eb88 <HAL_TIM_PWM_Start+0x1a0>
 800eb5c:	683b      	ldr	r3, [r7, #0]
 800eb5e:	2b10      	cmp	r3, #16
 800eb60:	d109      	bne.n	800eb76 <HAL_TIM_PWM_Start+0x18e>
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800eb68:	b2db      	uxtb	r3, r3
 800eb6a:	2b01      	cmp	r3, #1
 800eb6c:	bf14      	ite	ne
 800eb6e:	2301      	movne	r3, #1
 800eb70:	2300      	moveq	r3, #0
 800eb72:	b2db      	uxtb	r3, r3
 800eb74:	e008      	b.n	800eb88 <HAL_TIM_PWM_Start+0x1a0>
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800eb7c:	b2db      	uxtb	r3, r3
 800eb7e:	2b01      	cmp	r3, #1
 800eb80:	bf14      	ite	ne
 800eb82:	2301      	movne	r3, #1
 800eb84:	2300      	moveq	r3, #0
 800eb86:	b2db      	uxtb	r3, r3
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d001      	beq.n	800eb90 <HAL_TIM_PWM_Start+0x1a8>
  {
    return HAL_ERROR;
 800eb8c:	2301      	movs	r3, #1
 800eb8e:	e0a7      	b.n	800ece0 <HAL_TIM_PWM_Start+0x2f8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800eb90:	683b      	ldr	r3, [r7, #0]
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d104      	bne.n	800eba0 <HAL_TIM_PWM_Start+0x1b8>
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	2202      	movs	r2, #2
 800eb9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800eb9e:	e033      	b.n	800ec08 <HAL_TIM_PWM_Start+0x220>
 800eba0:	683b      	ldr	r3, [r7, #0]
 800eba2:	2b04      	cmp	r3, #4
 800eba4:	d104      	bne.n	800ebb0 <HAL_TIM_PWM_Start+0x1c8>
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	2202      	movs	r2, #2
 800ebaa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ebae:	e02b      	b.n	800ec08 <HAL_TIM_PWM_Start+0x220>
 800ebb0:	683b      	ldr	r3, [r7, #0]
 800ebb2:	2b08      	cmp	r3, #8
 800ebb4:	d104      	bne.n	800ebc0 <HAL_TIM_PWM_Start+0x1d8>
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	2202      	movs	r2, #2
 800ebba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ebbe:	e023      	b.n	800ec08 <HAL_TIM_PWM_Start+0x220>
 800ebc0:	683b      	ldr	r3, [r7, #0]
 800ebc2:	2b0c      	cmp	r3, #12
 800ebc4:	d104      	bne.n	800ebd0 <HAL_TIM_PWM_Start+0x1e8>
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	2202      	movs	r2, #2
 800ebca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ebce:	e01b      	b.n	800ec08 <HAL_TIM_PWM_Start+0x220>
 800ebd0:	683b      	ldr	r3, [r7, #0]
 800ebd2:	2b10      	cmp	r3, #16
 800ebd4:	d114      	bne.n	800ec00 <HAL_TIM_PWM_Start+0x218>
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	2202      	movs	r2, #2
 800ebda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ebde:	e013      	b.n	800ec08 <HAL_TIM_PWM_Start+0x220>
 800ebe0:	40012c00 	.word	0x40012c00
 800ebe4:	40000400 	.word	0x40000400
 800ebe8:	40000800 	.word	0x40000800
 800ebec:	40013400 	.word	0x40013400
 800ebf0:	40014000 	.word	0x40014000
 800ebf4:	40014400 	.word	0x40014400
 800ebf8:	40014800 	.word	0x40014800
 800ebfc:	080344ec 	.word	0x080344ec
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	2202      	movs	r2, #2
 800ec04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	2201      	movs	r2, #1
 800ec0e:	6839      	ldr	r1, [r7, #0]
 800ec10:	4618      	mov	r0, r3
 800ec12:	f001 fa55 	bl	80100c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	4a33      	ldr	r2, [pc, #204]	; (800ece8 <HAL_TIM_PWM_Start+0x300>)
 800ec1c:	4293      	cmp	r3, r2
 800ec1e:	d013      	beq.n	800ec48 <HAL_TIM_PWM_Start+0x260>
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	4a31      	ldr	r2, [pc, #196]	; (800ecec <HAL_TIM_PWM_Start+0x304>)
 800ec26:	4293      	cmp	r3, r2
 800ec28:	d00e      	beq.n	800ec48 <HAL_TIM_PWM_Start+0x260>
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	4a30      	ldr	r2, [pc, #192]	; (800ecf0 <HAL_TIM_PWM_Start+0x308>)
 800ec30:	4293      	cmp	r3, r2
 800ec32:	d009      	beq.n	800ec48 <HAL_TIM_PWM_Start+0x260>
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	681b      	ldr	r3, [r3, #0]
 800ec38:	4a2e      	ldr	r2, [pc, #184]	; (800ecf4 <HAL_TIM_PWM_Start+0x30c>)
 800ec3a:	4293      	cmp	r3, r2
 800ec3c:	d004      	beq.n	800ec48 <HAL_TIM_PWM_Start+0x260>
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	4a2d      	ldr	r2, [pc, #180]	; (800ecf8 <HAL_TIM_PWM_Start+0x310>)
 800ec44:	4293      	cmp	r3, r2
 800ec46:	d101      	bne.n	800ec4c <HAL_TIM_PWM_Start+0x264>
 800ec48:	2301      	movs	r3, #1
 800ec4a:	e000      	b.n	800ec4e <HAL_TIM_PWM_Start+0x266>
 800ec4c:	2300      	movs	r3, #0
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d007      	beq.n	800ec62 <HAL_TIM_PWM_Start+0x27a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ec60:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	4a20      	ldr	r2, [pc, #128]	; (800ece8 <HAL_TIM_PWM_Start+0x300>)
 800ec68:	4293      	cmp	r3, r2
 800ec6a:	d018      	beq.n	800ec9e <HAL_TIM_PWM_Start+0x2b6>
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ec74:	d013      	beq.n	800ec9e <HAL_TIM_PWM_Start+0x2b6>
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	4a20      	ldr	r2, [pc, #128]	; (800ecfc <HAL_TIM_PWM_Start+0x314>)
 800ec7c:	4293      	cmp	r3, r2
 800ec7e:	d00e      	beq.n	800ec9e <HAL_TIM_PWM_Start+0x2b6>
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	4a1e      	ldr	r2, [pc, #120]	; (800ed00 <HAL_TIM_PWM_Start+0x318>)
 800ec86:	4293      	cmp	r3, r2
 800ec88:	d009      	beq.n	800ec9e <HAL_TIM_PWM_Start+0x2b6>
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	4a17      	ldr	r2, [pc, #92]	; (800ecec <HAL_TIM_PWM_Start+0x304>)
 800ec90:	4293      	cmp	r3, r2
 800ec92:	d004      	beq.n	800ec9e <HAL_TIM_PWM_Start+0x2b6>
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	4a15      	ldr	r2, [pc, #84]	; (800ecf0 <HAL_TIM_PWM_Start+0x308>)
 800ec9a:	4293      	cmp	r3, r2
 800ec9c:	d115      	bne.n	800ecca <HAL_TIM_PWM_Start+0x2e2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	689a      	ldr	r2, [r3, #8]
 800eca4:	4b17      	ldr	r3, [pc, #92]	; (800ed04 <HAL_TIM_PWM_Start+0x31c>)
 800eca6:	4013      	ands	r3, r2
 800eca8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	2b06      	cmp	r3, #6
 800ecae:	d015      	beq.n	800ecdc <HAL_TIM_PWM_Start+0x2f4>
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ecb6:	d011      	beq.n	800ecdc <HAL_TIM_PWM_Start+0x2f4>
    {
      __HAL_TIM_ENABLE(htim);
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	681a      	ldr	r2, [r3, #0]
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	f042 0201 	orr.w	r2, r2, #1
 800ecc6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ecc8:	e008      	b.n	800ecdc <HAL_TIM_PWM_Start+0x2f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	681a      	ldr	r2, [r3, #0]
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	f042 0201 	orr.w	r2, r2, #1
 800ecd8:	601a      	str	r2, [r3, #0]
 800ecda:	e000      	b.n	800ecde <HAL_TIM_PWM_Start+0x2f6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ecdc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ecde:	2300      	movs	r3, #0
}
 800ece0:	4618      	mov	r0, r3
 800ece2:	3710      	adds	r7, #16
 800ece4:	46bd      	mov	sp, r7
 800ece6:	bd80      	pop	{r7, pc}
 800ece8:	40012c00 	.word	0x40012c00
 800ecec:	40013400 	.word	0x40013400
 800ecf0:	40014000 	.word	0x40014000
 800ecf4:	40014400 	.word	0x40014400
 800ecf8:	40014800 	.word	0x40014800
 800ecfc:	40000400 	.word	0x40000400
 800ed00:	40000800 	.word	0x40000800
 800ed04:	00010007 	.word	0x00010007

0800ed08 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ed08:	b580      	push	{r7, lr}
 800ed0a:	b086      	sub	sp, #24
 800ed0c:	af00      	add	r7, sp, #0
 800ed0e:	60f8      	str	r0, [r7, #12]
 800ed10:	60b9      	str	r1, [r7, #8]
 800ed12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ed14:	2300      	movs	r3, #0
 800ed16:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d016      	beq.n	800ed4c <HAL_TIM_PWM_ConfigChannel+0x44>
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	2b04      	cmp	r3, #4
 800ed22:	d013      	beq.n	800ed4c <HAL_TIM_PWM_ConfigChannel+0x44>
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	2b08      	cmp	r3, #8
 800ed28:	d010      	beq.n	800ed4c <HAL_TIM_PWM_ConfigChannel+0x44>
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	2b0c      	cmp	r3, #12
 800ed2e:	d00d      	beq.n	800ed4c <HAL_TIM_PWM_ConfigChannel+0x44>
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	2b10      	cmp	r3, #16
 800ed34:	d00a      	beq.n	800ed4c <HAL_TIM_PWM_ConfigChannel+0x44>
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	2b14      	cmp	r3, #20
 800ed3a:	d007      	beq.n	800ed4c <HAL_TIM_PWM_ConfigChannel+0x44>
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	2b3c      	cmp	r3, #60	; 0x3c
 800ed40:	d004      	beq.n	800ed4c <HAL_TIM_PWM_ConfigChannel+0x44>
 800ed42:	f241 01b7 	movw	r1, #4279	; 0x10b7
 800ed46:	4886      	ldr	r0, [pc, #536]	; (800ef60 <HAL_TIM_PWM_ConfigChannel+0x258>)
 800ed48:	f7f6 ff39 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800ed4c:	68bb      	ldr	r3, [r7, #8]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	2b60      	cmp	r3, #96	; 0x60
 800ed52:	d01c      	beq.n	800ed8e <HAL_TIM_PWM_ConfigChannel+0x86>
 800ed54:	68bb      	ldr	r3, [r7, #8]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	2b70      	cmp	r3, #112	; 0x70
 800ed5a:	d018      	beq.n	800ed8e <HAL_TIM_PWM_ConfigChannel+0x86>
 800ed5c:	68bb      	ldr	r3, [r7, #8]
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	4a80      	ldr	r2, [pc, #512]	; (800ef64 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 800ed62:	4293      	cmp	r3, r2
 800ed64:	d013      	beq.n	800ed8e <HAL_TIM_PWM_ConfigChannel+0x86>
 800ed66:	68bb      	ldr	r3, [r7, #8]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	4a7f      	ldr	r2, [pc, #508]	; (800ef68 <HAL_TIM_PWM_ConfigChannel+0x260>)
 800ed6c:	4293      	cmp	r3, r2
 800ed6e:	d00e      	beq.n	800ed8e <HAL_TIM_PWM_ConfigChannel+0x86>
 800ed70:	68bb      	ldr	r3, [r7, #8]
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	4a7d      	ldr	r2, [pc, #500]	; (800ef6c <HAL_TIM_PWM_ConfigChannel+0x264>)
 800ed76:	4293      	cmp	r3, r2
 800ed78:	d009      	beq.n	800ed8e <HAL_TIM_PWM_ConfigChannel+0x86>
 800ed7a:	68bb      	ldr	r3, [r7, #8]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	4a7c      	ldr	r2, [pc, #496]	; (800ef70 <HAL_TIM_PWM_ConfigChannel+0x268>)
 800ed80:	4293      	cmp	r3, r2
 800ed82:	d004      	beq.n	800ed8e <HAL_TIM_PWM_ConfigChannel+0x86>
 800ed84:	f241 01b8 	movw	r1, #4280	; 0x10b8
 800ed88:	4875      	ldr	r0, [pc, #468]	; (800ef60 <HAL_TIM_PWM_ConfigChannel+0x258>)
 800ed8a:	f7f6 ff18 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800ed8e:	68bb      	ldr	r3, [r7, #8]
 800ed90:	689b      	ldr	r3, [r3, #8]
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d008      	beq.n	800eda8 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800ed96:	68bb      	ldr	r3, [r7, #8]
 800ed98:	689b      	ldr	r3, [r3, #8]
 800ed9a:	2b02      	cmp	r3, #2
 800ed9c:	d004      	beq.n	800eda8 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800ed9e:	f241 01b9 	movw	r1, #4281	; 0x10b9
 800eda2:	486f      	ldr	r0, [pc, #444]	; (800ef60 <HAL_TIM_PWM_ConfigChannel+0x258>)
 800eda4:	f7f6 ff0b 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800eda8:	68bb      	ldr	r3, [r7, #8]
 800edaa:	691b      	ldr	r3, [r3, #16]
 800edac:	2b00      	cmp	r3, #0
 800edae:	d008      	beq.n	800edc2 <HAL_TIM_PWM_ConfigChannel+0xba>
 800edb0:	68bb      	ldr	r3, [r7, #8]
 800edb2:	691b      	ldr	r3, [r3, #16]
 800edb4:	2b04      	cmp	r3, #4
 800edb6:	d004      	beq.n	800edc2 <HAL_TIM_PWM_ConfigChannel+0xba>
 800edb8:	f241 01ba 	movw	r1, #4282	; 0x10ba
 800edbc:	4868      	ldr	r0, [pc, #416]	; (800ef60 <HAL_TIM_PWM_ConfigChannel+0x258>)
 800edbe:	f7f6 fefe 	bl	8005bbe <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800edc8:	2b01      	cmp	r3, #1
 800edca:	d101      	bne.n	800edd0 <HAL_TIM_PWM_ConfigChannel+0xc8>
 800edcc:	2302      	movs	r3, #2
 800edce:	e1c3      	b.n	800f158 <HAL_TIM_PWM_ConfigChannel+0x450>
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	2201      	movs	r2, #1
 800edd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	2b14      	cmp	r3, #20
 800eddc:	f200 81b4 	bhi.w	800f148 <HAL_TIM_PWM_ConfigChannel+0x440>
 800ede0:	a201      	add	r2, pc, #4	; (adr r2, 800ede8 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 800ede2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ede6:	bf00      	nop
 800ede8:	0800ee3d 	.word	0x0800ee3d
 800edec:	0800f149 	.word	0x0800f149
 800edf0:	0800f149 	.word	0x0800f149
 800edf4:	0800f149 	.word	0x0800f149
 800edf8:	0800eed7 	.word	0x0800eed7
 800edfc:	0800f149 	.word	0x0800f149
 800ee00:	0800f149 	.word	0x0800f149
 800ee04:	0800f149 	.word	0x0800f149
 800ee08:	0800ef91 	.word	0x0800ef91
 800ee0c:	0800f149 	.word	0x0800f149
 800ee10:	0800f149 	.word	0x0800f149
 800ee14:	0800f149 	.word	0x0800f149
 800ee18:	0800f00d 	.word	0x0800f00d
 800ee1c:	0800f149 	.word	0x0800f149
 800ee20:	0800f149 	.word	0x0800f149
 800ee24:	0800f149 	.word	0x0800f149
 800ee28:	0800f08b 	.word	0x0800f08b
 800ee2c:	0800f149 	.word	0x0800f149
 800ee30:	0800f149 	.word	0x0800f149
 800ee34:	0800f149 	.word	0x0800f149
 800ee38:	0800f0e9 	.word	0x0800f0e9
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800ee3c:	68fb      	ldr	r3, [r7, #12]
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	4a4c      	ldr	r2, [pc, #304]	; (800ef74 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800ee42:	4293      	cmp	r3, r2
 800ee44:	d027      	beq.n	800ee96 <HAL_TIM_PWM_ConfigChannel+0x18e>
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ee4e:	d022      	beq.n	800ee96 <HAL_TIM_PWM_ConfigChannel+0x18e>
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	4a48      	ldr	r2, [pc, #288]	; (800ef78 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800ee56:	4293      	cmp	r3, r2
 800ee58:	d01d      	beq.n	800ee96 <HAL_TIM_PWM_ConfigChannel+0x18e>
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	4a47      	ldr	r2, [pc, #284]	; (800ef7c <HAL_TIM_PWM_ConfigChannel+0x274>)
 800ee60:	4293      	cmp	r3, r2
 800ee62:	d018      	beq.n	800ee96 <HAL_TIM_PWM_ConfigChannel+0x18e>
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	4a45      	ldr	r2, [pc, #276]	; (800ef80 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800ee6a:	4293      	cmp	r3, r2
 800ee6c:	d013      	beq.n	800ee96 <HAL_TIM_PWM_ConfigChannel+0x18e>
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	4a44      	ldr	r2, [pc, #272]	; (800ef84 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800ee74:	4293      	cmp	r3, r2
 800ee76:	d00e      	beq.n	800ee96 <HAL_TIM_PWM_ConfigChannel+0x18e>
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	4a42      	ldr	r2, [pc, #264]	; (800ef88 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800ee7e:	4293      	cmp	r3, r2
 800ee80:	d009      	beq.n	800ee96 <HAL_TIM_PWM_ConfigChannel+0x18e>
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	4a41      	ldr	r2, [pc, #260]	; (800ef8c <HAL_TIM_PWM_ConfigChannel+0x284>)
 800ee88:	4293      	cmp	r3, r2
 800ee8a:	d004      	beq.n	800ee96 <HAL_TIM_PWM_ConfigChannel+0x18e>
 800ee8c:	f241 01c4 	movw	r1, #4292	; 0x10c4
 800ee90:	4833      	ldr	r0, [pc, #204]	; (800ef60 <HAL_TIM_PWM_ConfigChannel+0x258>)
 800ee92:	f7f6 fe94 	bl	8005bbe <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	681b      	ldr	r3, [r3, #0]
 800ee9a:	68b9      	ldr	r1, [r7, #8]
 800ee9c:	4618      	mov	r0, r3
 800ee9e:	f000 fd15 	bl	800f8cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	699a      	ldr	r2, [r3, #24]
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	f042 0208 	orr.w	r2, r2, #8
 800eeb0:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	699a      	ldr	r2, [r3, #24]
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	f022 0204 	bic.w	r2, r2, #4
 800eec0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	6999      	ldr	r1, [r3, #24]
 800eec8:	68bb      	ldr	r3, [r7, #8]
 800eeca:	691a      	ldr	r2, [r3, #16]
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	430a      	orrs	r2, r1
 800eed2:	619a      	str	r2, [r3, #24]
      break;
 800eed4:	e13b      	b.n	800f14e <HAL_TIM_PWM_ConfigChannel+0x446>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800eed6:	68fb      	ldr	r3, [r7, #12]
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	4a26      	ldr	r2, [pc, #152]	; (800ef74 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800eedc:	4293      	cmp	r3, r2
 800eede:	d01d      	beq.n	800ef1c <HAL_TIM_PWM_ConfigChannel+0x214>
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eee8:	d018      	beq.n	800ef1c <HAL_TIM_PWM_ConfigChannel+0x214>
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	4a22      	ldr	r2, [pc, #136]	; (800ef78 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800eef0:	4293      	cmp	r3, r2
 800eef2:	d013      	beq.n	800ef1c <HAL_TIM_PWM_ConfigChannel+0x214>
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	4a20      	ldr	r2, [pc, #128]	; (800ef7c <HAL_TIM_PWM_ConfigChannel+0x274>)
 800eefa:	4293      	cmp	r3, r2
 800eefc:	d00e      	beq.n	800ef1c <HAL_TIM_PWM_ConfigChannel+0x214>
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	4a1f      	ldr	r2, [pc, #124]	; (800ef80 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800ef04:	4293      	cmp	r3, r2
 800ef06:	d009      	beq.n	800ef1c <HAL_TIM_PWM_ConfigChannel+0x214>
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	4a1d      	ldr	r2, [pc, #116]	; (800ef84 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800ef0e:	4293      	cmp	r3, r2
 800ef10:	d004      	beq.n	800ef1c <HAL_TIM_PWM_ConfigChannel+0x214>
 800ef12:	f241 01d5 	movw	r1, #4309	; 0x10d5
 800ef16:	4812      	ldr	r0, [pc, #72]	; (800ef60 <HAL_TIM_PWM_ConfigChannel+0x258>)
 800ef18:	f7f6 fe51 	bl	8005bbe <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	68b9      	ldr	r1, [r7, #8]
 800ef22:	4618      	mov	r0, r3
 800ef24:	f000 fd8c 	bl	800fa40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	699a      	ldr	r2, [r3, #24]
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ef36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	699a      	ldr	r2, [r3, #24]
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ef46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	6999      	ldr	r1, [r3, #24]
 800ef4e:	68bb      	ldr	r3, [r7, #8]
 800ef50:	691b      	ldr	r3, [r3, #16]
 800ef52:	021a      	lsls	r2, r3, #8
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	430a      	orrs	r2, r1
 800ef5a:	619a      	str	r2, [r3, #24]
      break;
 800ef5c:	e0f7      	b.n	800f14e <HAL_TIM_PWM_ConfigChannel+0x446>
 800ef5e:	bf00      	nop
 800ef60:	080344ec 	.word	0x080344ec
 800ef64:	00010040 	.word	0x00010040
 800ef68:	00010050 	.word	0x00010050
 800ef6c:	00010060 	.word	0x00010060
 800ef70:	00010070 	.word	0x00010070
 800ef74:	40012c00 	.word	0x40012c00
 800ef78:	40000400 	.word	0x40000400
 800ef7c:	40000800 	.word	0x40000800
 800ef80:	40013400 	.word	0x40013400
 800ef84:	40014000 	.word	0x40014000
 800ef88:	40014400 	.word	0x40014400
 800ef8c:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	681b      	ldr	r3, [r3, #0]
 800ef94:	4a72      	ldr	r2, [pc, #456]	; (800f160 <HAL_TIM_PWM_ConfigChannel+0x458>)
 800ef96:	4293      	cmp	r3, r2
 800ef98:	d018      	beq.n	800efcc <HAL_TIM_PWM_ConfigChannel+0x2c4>
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800efa2:	d013      	beq.n	800efcc <HAL_TIM_PWM_ConfigChannel+0x2c4>
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	4a6e      	ldr	r2, [pc, #440]	; (800f164 <HAL_TIM_PWM_ConfigChannel+0x45c>)
 800efaa:	4293      	cmp	r3, r2
 800efac:	d00e      	beq.n	800efcc <HAL_TIM_PWM_ConfigChannel+0x2c4>
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	4a6d      	ldr	r2, [pc, #436]	; (800f168 <HAL_TIM_PWM_ConfigChannel+0x460>)
 800efb4:	4293      	cmp	r3, r2
 800efb6:	d009      	beq.n	800efcc <HAL_TIM_PWM_ConfigChannel+0x2c4>
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	4a6b      	ldr	r2, [pc, #428]	; (800f16c <HAL_TIM_PWM_ConfigChannel+0x464>)
 800efbe:	4293      	cmp	r3, r2
 800efc0:	d004      	beq.n	800efcc <HAL_TIM_PWM_ConfigChannel+0x2c4>
 800efc2:	f241 01e6 	movw	r1, #4326	; 0x10e6
 800efc6:	486a      	ldr	r0, [pc, #424]	; (800f170 <HAL_TIM_PWM_ConfigChannel+0x468>)
 800efc8:	f7f6 fdf9 	bl	8005bbe <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	68b9      	ldr	r1, [r7, #8]
 800efd2:	4618      	mov	r0, r3
 800efd4:	f000 fde6 	bl	800fba4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	69da      	ldr	r2, [r3, #28]
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	f042 0208 	orr.w	r2, r2, #8
 800efe6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	69da      	ldr	r2, [r3, #28]
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	f022 0204 	bic.w	r2, r2, #4
 800eff6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	69d9      	ldr	r1, [r3, #28]
 800effe:	68bb      	ldr	r3, [r7, #8]
 800f000:	691a      	ldr	r2, [r3, #16]
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	430a      	orrs	r2, r1
 800f008:	61da      	str	r2, [r3, #28]
      break;
 800f00a:	e0a0      	b.n	800f14e <HAL_TIM_PWM_ConfigChannel+0x446>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	681b      	ldr	r3, [r3, #0]
 800f010:	4a53      	ldr	r2, [pc, #332]	; (800f160 <HAL_TIM_PWM_ConfigChannel+0x458>)
 800f012:	4293      	cmp	r3, r2
 800f014:	d018      	beq.n	800f048 <HAL_TIM_PWM_ConfigChannel+0x340>
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	681b      	ldr	r3, [r3, #0]
 800f01a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f01e:	d013      	beq.n	800f048 <HAL_TIM_PWM_ConfigChannel+0x340>
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	4a4f      	ldr	r2, [pc, #316]	; (800f164 <HAL_TIM_PWM_ConfigChannel+0x45c>)
 800f026:	4293      	cmp	r3, r2
 800f028:	d00e      	beq.n	800f048 <HAL_TIM_PWM_ConfigChannel+0x340>
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	4a4e      	ldr	r2, [pc, #312]	; (800f168 <HAL_TIM_PWM_ConfigChannel+0x460>)
 800f030:	4293      	cmp	r3, r2
 800f032:	d009      	beq.n	800f048 <HAL_TIM_PWM_ConfigChannel+0x340>
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	4a4c      	ldr	r2, [pc, #304]	; (800f16c <HAL_TIM_PWM_ConfigChannel+0x464>)
 800f03a:	4293      	cmp	r3, r2
 800f03c:	d004      	beq.n	800f048 <HAL_TIM_PWM_ConfigChannel+0x340>
 800f03e:	f241 01f7 	movw	r1, #4343	; 0x10f7
 800f042:	484b      	ldr	r0, [pc, #300]	; (800f170 <HAL_TIM_PWM_ConfigChannel+0x468>)
 800f044:	f7f6 fdbb 	bl	8005bbe <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	681b      	ldr	r3, [r3, #0]
 800f04c:	68b9      	ldr	r1, [r7, #8]
 800f04e:	4618      	mov	r0, r3
 800f050:	f000 fe5a 	bl	800fd08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	681b      	ldr	r3, [r3, #0]
 800f058:	69da      	ldr	r2, [r3, #28]
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	681b      	ldr	r3, [r3, #0]
 800f05e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f062:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f064:	68fb      	ldr	r3, [r7, #12]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	69da      	ldr	r2, [r3, #28]
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f072:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	69d9      	ldr	r1, [r3, #28]
 800f07a:	68bb      	ldr	r3, [r7, #8]
 800f07c:	691b      	ldr	r3, [r3, #16]
 800f07e:	021a      	lsls	r2, r3, #8
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	430a      	orrs	r2, r1
 800f086:	61da      	str	r2, [r3, #28]
      break;
 800f088:	e061      	b.n	800f14e <HAL_TIM_PWM_ConfigChannel+0x446>

#if defined(TIM_CCER_CC5E)
    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	4a34      	ldr	r2, [pc, #208]	; (800f160 <HAL_TIM_PWM_ConfigChannel+0x458>)
 800f090:	4293      	cmp	r3, r2
 800f092:	d009      	beq.n	800f0a8 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	4a34      	ldr	r2, [pc, #208]	; (800f16c <HAL_TIM_PWM_ConfigChannel+0x464>)
 800f09a:	4293      	cmp	r3, r2
 800f09c:	d004      	beq.n	800f0a8 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 800f09e:	f241 1109 	movw	r1, #4361	; 0x1109
 800f0a2:	4833      	ldr	r0, [pc, #204]	; (800f170 <HAL_TIM_PWM_ConfigChannel+0x468>)
 800f0a4:	f7f6 fd8b 	bl	8005bbe <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	68b9      	ldr	r1, [r7, #8]
 800f0ae:	4618      	mov	r0, r3
 800f0b0:	f000 fea2 	bl	800fdf8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	f042 0208 	orr.w	r2, r2, #8
 800f0c2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	f022 0204 	bic.w	r2, r2, #4
 800f0d2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800f0da:	68bb      	ldr	r3, [r7, #8]
 800f0dc:	691a      	ldr	r2, [r3, #16]
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	430a      	orrs	r2, r1
 800f0e4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800f0e6:	e032      	b.n	800f14e <HAL_TIM_PWM_ConfigChannel+0x446>

#if defined(TIM_CCER_CC6E)
    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	4a1c      	ldr	r2, [pc, #112]	; (800f160 <HAL_TIM_PWM_ConfigChannel+0x458>)
 800f0ee:	4293      	cmp	r3, r2
 800f0f0:	d009      	beq.n	800f106 <HAL_TIM_PWM_ConfigChannel+0x3fe>
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	681b      	ldr	r3, [r3, #0]
 800f0f6:	4a1d      	ldr	r2, [pc, #116]	; (800f16c <HAL_TIM_PWM_ConfigChannel+0x464>)
 800f0f8:	4293      	cmp	r3, r2
 800f0fa:	d004      	beq.n	800f106 <HAL_TIM_PWM_ConfigChannel+0x3fe>
 800f0fc:	f241 111c 	movw	r1, #4380	; 0x111c
 800f100:	481b      	ldr	r0, [pc, #108]	; (800f170 <HAL_TIM_PWM_ConfigChannel+0x468>)
 800f102:	f7f6 fd5c 	bl	8005bbe <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	68b9      	ldr	r1, [r7, #8]
 800f10c:	4618      	mov	r0, r3
 800f10e:	f000 fed7 	bl	800fec0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f120:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f130:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800f138:	68bb      	ldr	r3, [r7, #8]
 800f13a:	691b      	ldr	r3, [r3, #16]
 800f13c:	021a      	lsls	r2, r3, #8
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	430a      	orrs	r2, r1
 800f144:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800f146:	e002      	b.n	800f14e <HAL_TIM_PWM_ConfigChannel+0x446>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800f148:	2301      	movs	r3, #1
 800f14a:	75fb      	strb	r3, [r7, #23]
      break;
 800f14c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	2200      	movs	r2, #0
 800f152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800f156:	7dfb      	ldrb	r3, [r7, #23]
}
 800f158:	4618      	mov	r0, r3
 800f15a:	3718      	adds	r7, #24
 800f15c:	46bd      	mov	sp, r7
 800f15e:	bd80      	pop	{r7, pc}
 800f160:	40012c00 	.word	0x40012c00
 800f164:	40000400 	.word	0x40000400
 800f168:	40000800 	.word	0x40000800
 800f16c:	40013400 	.word	0x40013400
 800f170:	080344ec 	.word	0x080344ec

0800f174 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f174:	b580      	push	{r7, lr}
 800f176:	b084      	sub	sp, #16
 800f178:	af00      	add	r7, sp, #0
 800f17a:	6078      	str	r0, [r7, #4]
 800f17c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f17e:	2300      	movs	r3, #0
 800f180:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f188:	2b01      	cmp	r3, #1
 800f18a:	d101      	bne.n	800f190 <HAL_TIM_ConfigClockSource+0x1c>
 800f18c:	2302      	movs	r3, #2
 800f18e:	e2fc      	b.n	800f78a <HAL_TIM_ConfigClockSource+0x616>
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	2201      	movs	r2, #1
 800f194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	2202      	movs	r2, #2
 800f19c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800f1a0:	683b      	ldr	r3, [r7, #0]
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f1a8:	d029      	beq.n	800f1fe <HAL_TIM_ConfigClockSource+0x8a>
 800f1aa:	683b      	ldr	r3, [r7, #0]
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f1b2:	d024      	beq.n	800f1fe <HAL_TIM_ConfigClockSource+0x8a>
 800f1b4:	683b      	ldr	r3, [r7, #0]
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d020      	beq.n	800f1fe <HAL_TIM_ConfigClockSource+0x8a>
 800f1bc:	683b      	ldr	r3, [r7, #0]
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	2b10      	cmp	r3, #16
 800f1c2:	d01c      	beq.n	800f1fe <HAL_TIM_ConfigClockSource+0x8a>
 800f1c4:	683b      	ldr	r3, [r7, #0]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	2b20      	cmp	r3, #32
 800f1ca:	d018      	beq.n	800f1fe <HAL_TIM_ConfigClockSource+0x8a>
 800f1cc:	683b      	ldr	r3, [r7, #0]
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	2b30      	cmp	r3, #48	; 0x30
 800f1d2:	d014      	beq.n	800f1fe <HAL_TIM_ConfigClockSource+0x8a>
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	2b40      	cmp	r3, #64	; 0x40
 800f1da:	d010      	beq.n	800f1fe <HAL_TIM_ConfigClockSource+0x8a>
 800f1dc:	683b      	ldr	r3, [r7, #0]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	2b50      	cmp	r3, #80	; 0x50
 800f1e2:	d00c      	beq.n	800f1fe <HAL_TIM_ConfigClockSource+0x8a>
 800f1e4:	683b      	ldr	r3, [r7, #0]
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	2b60      	cmp	r3, #96	; 0x60
 800f1ea:	d008      	beq.n	800f1fe <HAL_TIM_ConfigClockSource+0x8a>
 800f1ec:	683b      	ldr	r3, [r7, #0]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	2b70      	cmp	r3, #112	; 0x70
 800f1f2:	d004      	beq.n	800f1fe <HAL_TIM_ConfigClockSource+0x8a>
 800f1f4:	f241 516a 	movw	r1, #5482	; 0x156a
 800f1f8:	4880      	ldr	r0, [pc, #512]	; (800f3fc <HAL_TIM_ConfigClockSource+0x288>)
 800f1fa:	f7f6 fce0 	bl	8005bbe <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	689b      	ldr	r3, [r3, #8]
 800f204:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f206:	68bb      	ldr	r3, [r7, #8]
 800f208:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f20c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800f210:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f212:	68bb      	ldr	r3, [r7, #8]
 800f214:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f218:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	68ba      	ldr	r2, [r7, #8]
 800f220:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f222:	683b      	ldr	r3, [r7, #0]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f22a:	f000 80fb 	beq.w	800f424 <HAL_TIM_ConfigClockSource+0x2b0>
 800f22e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f232:	f200 829d 	bhi.w	800f770 <HAL_TIM_ConfigClockSource+0x5fc>
 800f236:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f23a:	d02d      	beq.n	800f298 <HAL_TIM_ConfigClockSource+0x124>
 800f23c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f240:	f200 8296 	bhi.w	800f770 <HAL_TIM_ConfigClockSource+0x5fc>
 800f244:	2b70      	cmp	r3, #112	; 0x70
 800f246:	d069      	beq.n	800f31c <HAL_TIM_ConfigClockSource+0x1a8>
 800f248:	2b70      	cmp	r3, #112	; 0x70
 800f24a:	f200 8291 	bhi.w	800f770 <HAL_TIM_ConfigClockSource+0x5fc>
 800f24e:	2b60      	cmp	r3, #96	; 0x60
 800f250:	f000 81aa 	beq.w	800f5a8 <HAL_TIM_ConfigClockSource+0x434>
 800f254:	2b60      	cmp	r3, #96	; 0x60
 800f256:	f200 828b 	bhi.w	800f770 <HAL_TIM_ConfigClockSource+0x5fc>
 800f25a:	2b50      	cmp	r3, #80	; 0x50
 800f25c:	f000 814e 	beq.w	800f4fc <HAL_TIM_ConfigClockSource+0x388>
 800f260:	2b50      	cmp	r3, #80	; 0x50
 800f262:	f200 8285 	bhi.w	800f770 <HAL_TIM_ConfigClockSource+0x5fc>
 800f266:	2b40      	cmp	r3, #64	; 0x40
 800f268:	f000 8200 	beq.w	800f66c <HAL_TIM_ConfigClockSource+0x4f8>
 800f26c:	2b40      	cmp	r3, #64	; 0x40
 800f26e:	f200 827f 	bhi.w	800f770 <HAL_TIM_ConfigClockSource+0x5fc>
 800f272:	2b30      	cmp	r3, #48	; 0x30
 800f274:	f000 8250 	beq.w	800f718 <HAL_TIM_ConfigClockSource+0x5a4>
 800f278:	2b30      	cmp	r3, #48	; 0x30
 800f27a:	f200 8279 	bhi.w	800f770 <HAL_TIM_ConfigClockSource+0x5fc>
 800f27e:	2b20      	cmp	r3, #32
 800f280:	f000 824a 	beq.w	800f718 <HAL_TIM_ConfigClockSource+0x5a4>
 800f284:	2b20      	cmp	r3, #32
 800f286:	f200 8273 	bhi.w	800f770 <HAL_TIM_ConfigClockSource+0x5fc>
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	f000 8244 	beq.w	800f718 <HAL_TIM_ConfigClockSource+0x5a4>
 800f290:	2b10      	cmp	r3, #16
 800f292:	f000 8241 	beq.w	800f718 <HAL_TIM_ConfigClockSource+0x5a4>
 800f296:	e26b      	b.n	800f770 <HAL_TIM_ConfigClockSource+0x5fc>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	4a58      	ldr	r2, [pc, #352]	; (800f400 <HAL_TIM_ConfigClockSource+0x28c>)
 800f29e:	4293      	cmp	r3, r2
 800f2a0:	f000 8269 	beq.w	800f776 <HAL_TIM_ConfigClockSource+0x602>
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f2ac:	f000 8263 	beq.w	800f776 <HAL_TIM_ConfigClockSource+0x602>
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	4a53      	ldr	r2, [pc, #332]	; (800f404 <HAL_TIM_ConfigClockSource+0x290>)
 800f2b6:	4293      	cmp	r3, r2
 800f2b8:	f000 825d 	beq.w	800f776 <HAL_TIM_ConfigClockSource+0x602>
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	4a51      	ldr	r2, [pc, #324]	; (800f408 <HAL_TIM_ConfigClockSource+0x294>)
 800f2c2:	4293      	cmp	r3, r2
 800f2c4:	f000 8257 	beq.w	800f776 <HAL_TIM_ConfigClockSource+0x602>
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	4a4f      	ldr	r2, [pc, #316]	; (800f40c <HAL_TIM_ConfigClockSource+0x298>)
 800f2ce:	4293      	cmp	r3, r2
 800f2d0:	f000 8251 	beq.w	800f776 <HAL_TIM_ConfigClockSource+0x602>
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	4a4d      	ldr	r2, [pc, #308]	; (800f410 <HAL_TIM_ConfigClockSource+0x29c>)
 800f2da:	4293      	cmp	r3, r2
 800f2dc:	f000 824b 	beq.w	800f776 <HAL_TIM_ConfigClockSource+0x602>
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	4a4b      	ldr	r2, [pc, #300]	; (800f414 <HAL_TIM_ConfigClockSource+0x2a0>)
 800f2e6:	4293      	cmp	r3, r2
 800f2e8:	f000 8245 	beq.w	800f776 <HAL_TIM_ConfigClockSource+0x602>
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	4a49      	ldr	r2, [pc, #292]	; (800f418 <HAL_TIM_ConfigClockSource+0x2a4>)
 800f2f2:	4293      	cmp	r3, r2
 800f2f4:	f000 823f 	beq.w	800f776 <HAL_TIM_ConfigClockSource+0x602>
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	4a47      	ldr	r2, [pc, #284]	; (800f41c <HAL_TIM_ConfigClockSource+0x2a8>)
 800f2fe:	4293      	cmp	r3, r2
 800f300:	f000 8239 	beq.w	800f776 <HAL_TIM_ConfigClockSource+0x602>
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	4a45      	ldr	r2, [pc, #276]	; (800f420 <HAL_TIM_ConfigClockSource+0x2ac>)
 800f30a:	4293      	cmp	r3, r2
 800f30c:	f000 8233 	beq.w	800f776 <HAL_TIM_ConfigClockSource+0x602>
 800f310:	f241 5176 	movw	r1, #5494	; 0x1576
 800f314:	4839      	ldr	r0, [pc, #228]	; (800f3fc <HAL_TIM_ConfigClockSource+0x288>)
 800f316:	f7f6 fc52 	bl	8005bbe <assert_failed>
      break;
 800f31a:	e22c      	b.n	800f776 <HAL_TIM_ConfigClockSource+0x602>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	4a37      	ldr	r2, [pc, #220]	; (800f400 <HAL_TIM_ConfigClockSource+0x28c>)
 800f322:	4293      	cmp	r3, r2
 800f324:	d018      	beq.n	800f358 <HAL_TIM_ConfigClockSource+0x1e4>
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f32e:	d013      	beq.n	800f358 <HAL_TIM_ConfigClockSource+0x1e4>
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	4a33      	ldr	r2, [pc, #204]	; (800f404 <HAL_TIM_ConfigClockSource+0x290>)
 800f336:	4293      	cmp	r3, r2
 800f338:	d00e      	beq.n	800f358 <HAL_TIM_ConfigClockSource+0x1e4>
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	4a32      	ldr	r2, [pc, #200]	; (800f408 <HAL_TIM_ConfigClockSource+0x294>)
 800f340:	4293      	cmp	r3, r2
 800f342:	d009      	beq.n	800f358 <HAL_TIM_ConfigClockSource+0x1e4>
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	4a32      	ldr	r2, [pc, #200]	; (800f414 <HAL_TIM_ConfigClockSource+0x2a0>)
 800f34a:	4293      	cmp	r3, r2
 800f34c:	d004      	beq.n	800f358 <HAL_TIM_ConfigClockSource+0x1e4>
 800f34e:	f241 517d 	movw	r1, #5501	; 0x157d
 800f352:	482a      	ldr	r0, [pc, #168]	; (800f3fc <HAL_TIM_ConfigClockSource+0x288>)
 800f354:	f7f6 fc33 	bl	8005bbe <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800f358:	683b      	ldr	r3, [r7, #0]
 800f35a:	689b      	ldr	r3, [r3, #8]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d013      	beq.n	800f388 <HAL_TIM_ConfigClockSource+0x214>
 800f360:	683b      	ldr	r3, [r7, #0]
 800f362:	689b      	ldr	r3, [r3, #8]
 800f364:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f368:	d00e      	beq.n	800f388 <HAL_TIM_ConfigClockSource+0x214>
 800f36a:	683b      	ldr	r3, [r7, #0]
 800f36c:	689b      	ldr	r3, [r3, #8]
 800f36e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f372:	d009      	beq.n	800f388 <HAL_TIM_ConfigClockSource+0x214>
 800f374:	683b      	ldr	r3, [r7, #0]
 800f376:	689b      	ldr	r3, [r3, #8]
 800f378:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800f37c:	d004      	beq.n	800f388 <HAL_TIM_ConfigClockSource+0x214>
 800f37e:	f44f 51ac 	mov.w	r1, #5504	; 0x1580
 800f382:	481e      	ldr	r0, [pc, #120]	; (800f3fc <HAL_TIM_ConfigClockSource+0x288>)
 800f384:	f7f6 fc1b 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800f388:	683b      	ldr	r3, [r7, #0]
 800f38a:	685b      	ldr	r3, [r3, #4]
 800f38c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f390:	d014      	beq.n	800f3bc <HAL_TIM_ConfigClockSource+0x248>
 800f392:	683b      	ldr	r3, [r7, #0]
 800f394:	685b      	ldr	r3, [r3, #4]
 800f396:	2b00      	cmp	r3, #0
 800f398:	d010      	beq.n	800f3bc <HAL_TIM_ConfigClockSource+0x248>
 800f39a:	683b      	ldr	r3, [r7, #0]
 800f39c:	685b      	ldr	r3, [r3, #4]
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d00c      	beq.n	800f3bc <HAL_TIM_ConfigClockSource+0x248>
 800f3a2:	683b      	ldr	r3, [r7, #0]
 800f3a4:	685b      	ldr	r3, [r3, #4]
 800f3a6:	2b02      	cmp	r3, #2
 800f3a8:	d008      	beq.n	800f3bc <HAL_TIM_ConfigClockSource+0x248>
 800f3aa:	683b      	ldr	r3, [r7, #0]
 800f3ac:	685b      	ldr	r3, [r3, #4]
 800f3ae:	2b0a      	cmp	r3, #10
 800f3b0:	d004      	beq.n	800f3bc <HAL_TIM_ConfigClockSource+0x248>
 800f3b2:	f241 5181 	movw	r1, #5505	; 0x1581
 800f3b6:	4811      	ldr	r0, [pc, #68]	; (800f3fc <HAL_TIM_ConfigClockSource+0x288>)
 800f3b8:	f7f6 fc01 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800f3bc:	683b      	ldr	r3, [r7, #0]
 800f3be:	68db      	ldr	r3, [r3, #12]
 800f3c0:	2b0f      	cmp	r3, #15
 800f3c2:	d904      	bls.n	800f3ce <HAL_TIM_ConfigClockSource+0x25a>
 800f3c4:	f241 5182 	movw	r1, #5506	; 0x1582
 800f3c8:	480c      	ldr	r0, [pc, #48]	; (800f3fc <HAL_TIM_ConfigClockSource+0x288>)
 800f3ca:	f7f6 fbf8 	bl	8005bbe <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	6818      	ldr	r0, [r3, #0]
 800f3d2:	683b      	ldr	r3, [r7, #0]
 800f3d4:	6899      	ldr	r1, [r3, #8]
 800f3d6:	683b      	ldr	r3, [r7, #0]
 800f3d8:	685a      	ldr	r2, [r3, #4]
 800f3da:	683b      	ldr	r3, [r7, #0]
 800f3dc:	68db      	ldr	r3, [r3, #12]
 800f3de:	f000 fe4f 	bl	8010080 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	689b      	ldr	r3, [r3, #8]
 800f3e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f3ea:	68bb      	ldr	r3, [r7, #8]
 800f3ec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800f3f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	68ba      	ldr	r2, [r7, #8]
 800f3f8:	609a      	str	r2, [r3, #8]
      break;
 800f3fa:	e1bd      	b.n	800f778 <HAL_TIM_ConfigClockSource+0x604>
 800f3fc:	080344ec 	.word	0x080344ec
 800f400:	40012c00 	.word	0x40012c00
 800f404:	40000400 	.word	0x40000400
 800f408:	40000800 	.word	0x40000800
 800f40c:	40001000 	.word	0x40001000
 800f410:	40001400 	.word	0x40001400
 800f414:	40013400 	.word	0x40013400
 800f418:	40014000 	.word	0x40014000
 800f41c:	40014400 	.word	0x40014400
 800f420:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	4a8a      	ldr	r2, [pc, #552]	; (800f654 <HAL_TIM_ConfigClockSource+0x4e0>)
 800f42a:	4293      	cmp	r3, r2
 800f42c:	d018      	beq.n	800f460 <HAL_TIM_ConfigClockSource+0x2ec>
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f436:	d013      	beq.n	800f460 <HAL_TIM_ConfigClockSource+0x2ec>
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	4a86      	ldr	r2, [pc, #536]	; (800f658 <HAL_TIM_ConfigClockSource+0x4e4>)
 800f43e:	4293      	cmp	r3, r2
 800f440:	d00e      	beq.n	800f460 <HAL_TIM_ConfigClockSource+0x2ec>
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	4a85      	ldr	r2, [pc, #532]	; (800f65c <HAL_TIM_ConfigClockSource+0x4e8>)
 800f448:	4293      	cmp	r3, r2
 800f44a:	d009      	beq.n	800f460 <HAL_TIM_ConfigClockSource+0x2ec>
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	4a83      	ldr	r2, [pc, #524]	; (800f660 <HAL_TIM_ConfigClockSource+0x4ec>)
 800f452:	4293      	cmp	r3, r2
 800f454:	d004      	beq.n	800f460 <HAL_TIM_ConfigClockSource+0x2ec>
 800f456:	f241 5195 	movw	r1, #5525	; 0x1595
 800f45a:	4882      	ldr	r0, [pc, #520]	; (800f664 <HAL_TIM_ConfigClockSource+0x4f0>)
 800f45c:	f7f6 fbaf 	bl	8005bbe <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800f460:	683b      	ldr	r3, [r7, #0]
 800f462:	689b      	ldr	r3, [r3, #8]
 800f464:	2b00      	cmp	r3, #0
 800f466:	d013      	beq.n	800f490 <HAL_TIM_ConfigClockSource+0x31c>
 800f468:	683b      	ldr	r3, [r7, #0]
 800f46a:	689b      	ldr	r3, [r3, #8]
 800f46c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f470:	d00e      	beq.n	800f490 <HAL_TIM_ConfigClockSource+0x31c>
 800f472:	683b      	ldr	r3, [r7, #0]
 800f474:	689b      	ldr	r3, [r3, #8]
 800f476:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f47a:	d009      	beq.n	800f490 <HAL_TIM_ConfigClockSource+0x31c>
 800f47c:	683b      	ldr	r3, [r7, #0]
 800f47e:	689b      	ldr	r3, [r3, #8]
 800f480:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800f484:	d004      	beq.n	800f490 <HAL_TIM_ConfigClockSource+0x31c>
 800f486:	f241 5198 	movw	r1, #5528	; 0x1598
 800f48a:	4876      	ldr	r0, [pc, #472]	; (800f664 <HAL_TIM_ConfigClockSource+0x4f0>)
 800f48c:	f7f6 fb97 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800f490:	683b      	ldr	r3, [r7, #0]
 800f492:	685b      	ldr	r3, [r3, #4]
 800f494:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f498:	d014      	beq.n	800f4c4 <HAL_TIM_ConfigClockSource+0x350>
 800f49a:	683b      	ldr	r3, [r7, #0]
 800f49c:	685b      	ldr	r3, [r3, #4]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d010      	beq.n	800f4c4 <HAL_TIM_ConfigClockSource+0x350>
 800f4a2:	683b      	ldr	r3, [r7, #0]
 800f4a4:	685b      	ldr	r3, [r3, #4]
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d00c      	beq.n	800f4c4 <HAL_TIM_ConfigClockSource+0x350>
 800f4aa:	683b      	ldr	r3, [r7, #0]
 800f4ac:	685b      	ldr	r3, [r3, #4]
 800f4ae:	2b02      	cmp	r3, #2
 800f4b0:	d008      	beq.n	800f4c4 <HAL_TIM_ConfigClockSource+0x350>
 800f4b2:	683b      	ldr	r3, [r7, #0]
 800f4b4:	685b      	ldr	r3, [r3, #4]
 800f4b6:	2b0a      	cmp	r3, #10
 800f4b8:	d004      	beq.n	800f4c4 <HAL_TIM_ConfigClockSource+0x350>
 800f4ba:	f241 5199 	movw	r1, #5529	; 0x1599
 800f4be:	4869      	ldr	r0, [pc, #420]	; (800f664 <HAL_TIM_ConfigClockSource+0x4f0>)
 800f4c0:	f7f6 fb7d 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800f4c4:	683b      	ldr	r3, [r7, #0]
 800f4c6:	68db      	ldr	r3, [r3, #12]
 800f4c8:	2b0f      	cmp	r3, #15
 800f4ca:	d904      	bls.n	800f4d6 <HAL_TIM_ConfigClockSource+0x362>
 800f4cc:	f241 519a 	movw	r1, #5530	; 0x159a
 800f4d0:	4864      	ldr	r0, [pc, #400]	; (800f664 <HAL_TIM_ConfigClockSource+0x4f0>)
 800f4d2:	f7f6 fb74 	bl	8005bbe <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	6818      	ldr	r0, [r3, #0]
 800f4da:	683b      	ldr	r3, [r7, #0]
 800f4dc:	6899      	ldr	r1, [r3, #8]
 800f4de:	683b      	ldr	r3, [r7, #0]
 800f4e0:	685a      	ldr	r2, [r3, #4]
 800f4e2:	683b      	ldr	r3, [r7, #0]
 800f4e4:	68db      	ldr	r3, [r3, #12]
 800f4e6:	f000 fdcb 	bl	8010080 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	689a      	ldr	r2, [r3, #8]
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f4f8:	609a      	str	r2, [r3, #8]
      break;
 800f4fa:	e13d      	b.n	800f778 <HAL_TIM_ConfigClockSource+0x604>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	4a54      	ldr	r2, [pc, #336]	; (800f654 <HAL_TIM_ConfigClockSource+0x4e0>)
 800f502:	4293      	cmp	r3, r2
 800f504:	d01d      	beq.n	800f542 <HAL_TIM_ConfigClockSource+0x3ce>
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f50e:	d018      	beq.n	800f542 <HAL_TIM_ConfigClockSource+0x3ce>
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	4a50      	ldr	r2, [pc, #320]	; (800f658 <HAL_TIM_ConfigClockSource+0x4e4>)
 800f516:	4293      	cmp	r3, r2
 800f518:	d013      	beq.n	800f542 <HAL_TIM_ConfigClockSource+0x3ce>
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	681b      	ldr	r3, [r3, #0]
 800f51e:	4a4f      	ldr	r2, [pc, #316]	; (800f65c <HAL_TIM_ConfigClockSource+0x4e8>)
 800f520:	4293      	cmp	r3, r2
 800f522:	d00e      	beq.n	800f542 <HAL_TIM_ConfigClockSource+0x3ce>
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	4a4d      	ldr	r2, [pc, #308]	; (800f660 <HAL_TIM_ConfigClockSource+0x4ec>)
 800f52a:	4293      	cmp	r3, r2
 800f52c:	d009      	beq.n	800f542 <HAL_TIM_ConfigClockSource+0x3ce>
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	4a4d      	ldr	r2, [pc, #308]	; (800f668 <HAL_TIM_ConfigClockSource+0x4f4>)
 800f534:	4293      	cmp	r3, r2
 800f536:	d004      	beq.n	800f542 <HAL_TIM_ConfigClockSource+0x3ce>
 800f538:	f241 51a9 	movw	r1, #5545	; 0x15a9
 800f53c:	4849      	ldr	r0, [pc, #292]	; (800f664 <HAL_TIM_ConfigClockSource+0x4f0>)
 800f53e:	f7f6 fb3e 	bl	8005bbe <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800f542:	683b      	ldr	r3, [r7, #0]
 800f544:	685b      	ldr	r3, [r3, #4]
 800f546:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f54a:	d014      	beq.n	800f576 <HAL_TIM_ConfigClockSource+0x402>
 800f54c:	683b      	ldr	r3, [r7, #0]
 800f54e:	685b      	ldr	r3, [r3, #4]
 800f550:	2b00      	cmp	r3, #0
 800f552:	d010      	beq.n	800f576 <HAL_TIM_ConfigClockSource+0x402>
 800f554:	683b      	ldr	r3, [r7, #0]
 800f556:	685b      	ldr	r3, [r3, #4]
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d00c      	beq.n	800f576 <HAL_TIM_ConfigClockSource+0x402>
 800f55c:	683b      	ldr	r3, [r7, #0]
 800f55e:	685b      	ldr	r3, [r3, #4]
 800f560:	2b02      	cmp	r3, #2
 800f562:	d008      	beq.n	800f576 <HAL_TIM_ConfigClockSource+0x402>
 800f564:	683b      	ldr	r3, [r7, #0]
 800f566:	685b      	ldr	r3, [r3, #4]
 800f568:	2b0a      	cmp	r3, #10
 800f56a:	d004      	beq.n	800f576 <HAL_TIM_ConfigClockSource+0x402>
 800f56c:	f241 51ac 	movw	r1, #5548	; 0x15ac
 800f570:	483c      	ldr	r0, [pc, #240]	; (800f664 <HAL_TIM_ConfigClockSource+0x4f0>)
 800f572:	f7f6 fb24 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800f576:	683b      	ldr	r3, [r7, #0]
 800f578:	68db      	ldr	r3, [r3, #12]
 800f57a:	2b0f      	cmp	r3, #15
 800f57c:	d904      	bls.n	800f588 <HAL_TIM_ConfigClockSource+0x414>
 800f57e:	f241 51ad 	movw	r1, #5549	; 0x15ad
 800f582:	4838      	ldr	r0, [pc, #224]	; (800f664 <HAL_TIM_ConfigClockSource+0x4f0>)
 800f584:	f7f6 fb1b 	bl	8005bbe <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	6818      	ldr	r0, [r3, #0]
 800f58c:	683b      	ldr	r3, [r7, #0]
 800f58e:	6859      	ldr	r1, [r3, #4]
 800f590:	683b      	ldr	r3, [r7, #0]
 800f592:	68db      	ldr	r3, [r3, #12]
 800f594:	461a      	mov	r2, r3
 800f596:	f000 fcf9 	bl	800ff8c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	2150      	movs	r1, #80	; 0x50
 800f5a0:	4618      	mov	r0, r3
 800f5a2:	f000 fd52 	bl	801004a <TIM_ITRx_SetConfig>
      break;
 800f5a6:	e0e7      	b.n	800f778 <HAL_TIM_ConfigClockSource+0x604>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	4a29      	ldr	r2, [pc, #164]	; (800f654 <HAL_TIM_ConfigClockSource+0x4e0>)
 800f5ae:	4293      	cmp	r3, r2
 800f5b0:	d01d      	beq.n	800f5ee <HAL_TIM_ConfigClockSource+0x47a>
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f5ba:	d018      	beq.n	800f5ee <HAL_TIM_ConfigClockSource+0x47a>
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	4a25      	ldr	r2, [pc, #148]	; (800f658 <HAL_TIM_ConfigClockSource+0x4e4>)
 800f5c2:	4293      	cmp	r3, r2
 800f5c4:	d013      	beq.n	800f5ee <HAL_TIM_ConfigClockSource+0x47a>
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	4a24      	ldr	r2, [pc, #144]	; (800f65c <HAL_TIM_ConfigClockSource+0x4e8>)
 800f5cc:	4293      	cmp	r3, r2
 800f5ce:	d00e      	beq.n	800f5ee <HAL_TIM_ConfigClockSource+0x47a>
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	4a22      	ldr	r2, [pc, #136]	; (800f660 <HAL_TIM_ConfigClockSource+0x4ec>)
 800f5d6:	4293      	cmp	r3, r2
 800f5d8:	d009      	beq.n	800f5ee <HAL_TIM_ConfigClockSource+0x47a>
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	4a22      	ldr	r2, [pc, #136]	; (800f668 <HAL_TIM_ConfigClockSource+0x4f4>)
 800f5e0:	4293      	cmp	r3, r2
 800f5e2:	d004      	beq.n	800f5ee <HAL_TIM_ConfigClockSource+0x47a>
 800f5e4:	f241 51b9 	movw	r1, #5561	; 0x15b9
 800f5e8:	481e      	ldr	r0, [pc, #120]	; (800f664 <HAL_TIM_ConfigClockSource+0x4f0>)
 800f5ea:	f7f6 fae8 	bl	8005bbe <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800f5ee:	683b      	ldr	r3, [r7, #0]
 800f5f0:	685b      	ldr	r3, [r3, #4]
 800f5f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f5f6:	d014      	beq.n	800f622 <HAL_TIM_ConfigClockSource+0x4ae>
 800f5f8:	683b      	ldr	r3, [r7, #0]
 800f5fa:	685b      	ldr	r3, [r3, #4]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d010      	beq.n	800f622 <HAL_TIM_ConfigClockSource+0x4ae>
 800f600:	683b      	ldr	r3, [r7, #0]
 800f602:	685b      	ldr	r3, [r3, #4]
 800f604:	2b00      	cmp	r3, #0
 800f606:	d00c      	beq.n	800f622 <HAL_TIM_ConfigClockSource+0x4ae>
 800f608:	683b      	ldr	r3, [r7, #0]
 800f60a:	685b      	ldr	r3, [r3, #4]
 800f60c:	2b02      	cmp	r3, #2
 800f60e:	d008      	beq.n	800f622 <HAL_TIM_ConfigClockSource+0x4ae>
 800f610:	683b      	ldr	r3, [r7, #0]
 800f612:	685b      	ldr	r3, [r3, #4]
 800f614:	2b0a      	cmp	r3, #10
 800f616:	d004      	beq.n	800f622 <HAL_TIM_ConfigClockSource+0x4ae>
 800f618:	f241 51bc 	movw	r1, #5564	; 0x15bc
 800f61c:	4811      	ldr	r0, [pc, #68]	; (800f664 <HAL_TIM_ConfigClockSource+0x4f0>)
 800f61e:	f7f6 face 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800f622:	683b      	ldr	r3, [r7, #0]
 800f624:	68db      	ldr	r3, [r3, #12]
 800f626:	2b0f      	cmp	r3, #15
 800f628:	d904      	bls.n	800f634 <HAL_TIM_ConfigClockSource+0x4c0>
 800f62a:	f241 51bd 	movw	r1, #5565	; 0x15bd
 800f62e:	480d      	ldr	r0, [pc, #52]	; (800f664 <HAL_TIM_ConfigClockSource+0x4f0>)
 800f630:	f7f6 fac5 	bl	8005bbe <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	6818      	ldr	r0, [r3, #0]
 800f638:	683b      	ldr	r3, [r7, #0]
 800f63a:	6859      	ldr	r1, [r3, #4]
 800f63c:	683b      	ldr	r3, [r7, #0]
 800f63e:	68db      	ldr	r3, [r3, #12]
 800f640:	461a      	mov	r2, r3
 800f642:	f000 fcd2 	bl	800ffea <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	2160      	movs	r1, #96	; 0x60
 800f64c:	4618      	mov	r0, r3
 800f64e:	f000 fcfc 	bl	801004a <TIM_ITRx_SetConfig>
      break;
 800f652:	e091      	b.n	800f778 <HAL_TIM_ConfigClockSource+0x604>
 800f654:	40012c00 	.word	0x40012c00
 800f658:	40000400 	.word	0x40000400
 800f65c:	40000800 	.word	0x40000800
 800f660:	40013400 	.word	0x40013400
 800f664:	080344ec 	.word	0x080344ec
 800f668:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	4a48      	ldr	r2, [pc, #288]	; (800f794 <HAL_TIM_ConfigClockSource+0x620>)
 800f672:	4293      	cmp	r3, r2
 800f674:	d01d      	beq.n	800f6b2 <HAL_TIM_ConfigClockSource+0x53e>
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f67e:	d018      	beq.n	800f6b2 <HAL_TIM_ConfigClockSource+0x53e>
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	4a44      	ldr	r2, [pc, #272]	; (800f798 <HAL_TIM_ConfigClockSource+0x624>)
 800f686:	4293      	cmp	r3, r2
 800f688:	d013      	beq.n	800f6b2 <HAL_TIM_ConfigClockSource+0x53e>
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	4a43      	ldr	r2, [pc, #268]	; (800f79c <HAL_TIM_ConfigClockSource+0x628>)
 800f690:	4293      	cmp	r3, r2
 800f692:	d00e      	beq.n	800f6b2 <HAL_TIM_ConfigClockSource+0x53e>
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	4a41      	ldr	r2, [pc, #260]	; (800f7a0 <HAL_TIM_ConfigClockSource+0x62c>)
 800f69a:	4293      	cmp	r3, r2
 800f69c:	d009      	beq.n	800f6b2 <HAL_TIM_ConfigClockSource+0x53e>
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	4a40      	ldr	r2, [pc, #256]	; (800f7a4 <HAL_TIM_ConfigClockSource+0x630>)
 800f6a4:	4293      	cmp	r3, r2
 800f6a6:	d004      	beq.n	800f6b2 <HAL_TIM_ConfigClockSource+0x53e>
 800f6a8:	f241 51c9 	movw	r1, #5577	; 0x15c9
 800f6ac:	483e      	ldr	r0, [pc, #248]	; (800f7a8 <HAL_TIM_ConfigClockSource+0x634>)
 800f6ae:	f7f6 fa86 	bl	8005bbe <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800f6b2:	683b      	ldr	r3, [r7, #0]
 800f6b4:	685b      	ldr	r3, [r3, #4]
 800f6b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f6ba:	d014      	beq.n	800f6e6 <HAL_TIM_ConfigClockSource+0x572>
 800f6bc:	683b      	ldr	r3, [r7, #0]
 800f6be:	685b      	ldr	r3, [r3, #4]
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d010      	beq.n	800f6e6 <HAL_TIM_ConfigClockSource+0x572>
 800f6c4:	683b      	ldr	r3, [r7, #0]
 800f6c6:	685b      	ldr	r3, [r3, #4]
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d00c      	beq.n	800f6e6 <HAL_TIM_ConfigClockSource+0x572>
 800f6cc:	683b      	ldr	r3, [r7, #0]
 800f6ce:	685b      	ldr	r3, [r3, #4]
 800f6d0:	2b02      	cmp	r3, #2
 800f6d2:	d008      	beq.n	800f6e6 <HAL_TIM_ConfigClockSource+0x572>
 800f6d4:	683b      	ldr	r3, [r7, #0]
 800f6d6:	685b      	ldr	r3, [r3, #4]
 800f6d8:	2b0a      	cmp	r3, #10
 800f6da:	d004      	beq.n	800f6e6 <HAL_TIM_ConfigClockSource+0x572>
 800f6dc:	f241 51cc 	movw	r1, #5580	; 0x15cc
 800f6e0:	4831      	ldr	r0, [pc, #196]	; (800f7a8 <HAL_TIM_ConfigClockSource+0x634>)
 800f6e2:	f7f6 fa6c 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800f6e6:	683b      	ldr	r3, [r7, #0]
 800f6e8:	68db      	ldr	r3, [r3, #12]
 800f6ea:	2b0f      	cmp	r3, #15
 800f6ec:	d904      	bls.n	800f6f8 <HAL_TIM_ConfigClockSource+0x584>
 800f6ee:	f241 51cd 	movw	r1, #5581	; 0x15cd
 800f6f2:	482d      	ldr	r0, [pc, #180]	; (800f7a8 <HAL_TIM_ConfigClockSource+0x634>)
 800f6f4:	f7f6 fa63 	bl	8005bbe <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	6818      	ldr	r0, [r3, #0]
 800f6fc:	683b      	ldr	r3, [r7, #0]
 800f6fe:	6859      	ldr	r1, [r3, #4]
 800f700:	683b      	ldr	r3, [r7, #0]
 800f702:	68db      	ldr	r3, [r3, #12]
 800f704:	461a      	mov	r2, r3
 800f706:	f000 fc41 	bl	800ff8c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	2140      	movs	r1, #64	; 0x40
 800f710:	4618      	mov	r0, r3
 800f712:	f000 fc9a 	bl	801004a <TIM_ITRx_SetConfig>
      break;
 800f716:	e02f      	b.n	800f778 <HAL_TIM_ConfigClockSource+0x604>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	681b      	ldr	r3, [r3, #0]
 800f71c:	4a1d      	ldr	r2, [pc, #116]	; (800f794 <HAL_TIM_ConfigClockSource+0x620>)
 800f71e:	4293      	cmp	r3, r2
 800f720:	d01d      	beq.n	800f75e <HAL_TIM_ConfigClockSource+0x5ea>
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f72a:	d018      	beq.n	800f75e <HAL_TIM_ConfigClockSource+0x5ea>
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	681b      	ldr	r3, [r3, #0]
 800f730:	4a19      	ldr	r2, [pc, #100]	; (800f798 <HAL_TIM_ConfigClockSource+0x624>)
 800f732:	4293      	cmp	r3, r2
 800f734:	d013      	beq.n	800f75e <HAL_TIM_ConfigClockSource+0x5ea>
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	4a18      	ldr	r2, [pc, #96]	; (800f79c <HAL_TIM_ConfigClockSource+0x628>)
 800f73c:	4293      	cmp	r3, r2
 800f73e:	d00e      	beq.n	800f75e <HAL_TIM_ConfigClockSource+0x5ea>
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	4a16      	ldr	r2, [pc, #88]	; (800f7a0 <HAL_TIM_ConfigClockSource+0x62c>)
 800f746:	4293      	cmp	r3, r2
 800f748:	d009      	beq.n	800f75e <HAL_TIM_ConfigClockSource+0x5ea>
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	4a15      	ldr	r2, [pc, #84]	; (800f7a4 <HAL_TIM_ConfigClockSource+0x630>)
 800f750:	4293      	cmp	r3, r2
 800f752:	d004      	beq.n	800f75e <HAL_TIM_ConfigClockSource+0x5ea>
 800f754:	f241 51dc 	movw	r1, #5596	; 0x15dc
 800f758:	4813      	ldr	r0, [pc, #76]	; (800f7a8 <HAL_TIM_ConfigClockSource+0x634>)
 800f75a:	f7f6 fa30 	bl	8005bbe <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	681a      	ldr	r2, [r3, #0]
 800f762:	683b      	ldr	r3, [r7, #0]
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	4619      	mov	r1, r3
 800f768:	4610      	mov	r0, r2
 800f76a:	f000 fc6e 	bl	801004a <TIM_ITRx_SetConfig>
      break;
 800f76e:	e003      	b.n	800f778 <HAL_TIM_ConfigClockSource+0x604>
    }

    default:
      status = HAL_ERROR;
 800f770:	2301      	movs	r3, #1
 800f772:	73fb      	strb	r3, [r7, #15]
      break;
 800f774:	e000      	b.n	800f778 <HAL_TIM_ConfigClockSource+0x604>
      break;
 800f776:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	2201      	movs	r2, #1
 800f77c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	2200      	movs	r2, #0
 800f784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800f788:	7bfb      	ldrb	r3, [r7, #15]
}
 800f78a:	4618      	mov	r0, r3
 800f78c:	3710      	adds	r7, #16
 800f78e:	46bd      	mov	sp, r7
 800f790:	bd80      	pop	{r7, pc}
 800f792:	bf00      	nop
 800f794:	40012c00 	.word	0x40012c00
 800f798:	40000400 	.word	0x40000400
 800f79c:	40000800 	.word	0x40000800
 800f7a0:	40013400 	.word	0x40013400
 800f7a4:	40014000 	.word	0x40014000
 800f7a8:	080344ec 	.word	0x080344ec

0800f7ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f7ac:	b480      	push	{r7}
 800f7ae:	b085      	sub	sp, #20
 800f7b0:	af00      	add	r7, sp, #0
 800f7b2:	6078      	str	r0, [r7, #4]
 800f7b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	4a3c      	ldr	r2, [pc, #240]	; (800f8b0 <TIM_Base_SetConfig+0x104>)
 800f7c0:	4293      	cmp	r3, r2
 800f7c2:	d00f      	beq.n	800f7e4 <TIM_Base_SetConfig+0x38>
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f7ca:	d00b      	beq.n	800f7e4 <TIM_Base_SetConfig+0x38>
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	4a39      	ldr	r2, [pc, #228]	; (800f8b4 <TIM_Base_SetConfig+0x108>)
 800f7d0:	4293      	cmp	r3, r2
 800f7d2:	d007      	beq.n	800f7e4 <TIM_Base_SetConfig+0x38>
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	4a38      	ldr	r2, [pc, #224]	; (800f8b8 <TIM_Base_SetConfig+0x10c>)
 800f7d8:	4293      	cmp	r3, r2
 800f7da:	d003      	beq.n	800f7e4 <TIM_Base_SetConfig+0x38>
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	4a37      	ldr	r2, [pc, #220]	; (800f8bc <TIM_Base_SetConfig+0x110>)
 800f7e0:	4293      	cmp	r3, r2
 800f7e2:	d108      	bne.n	800f7f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f7e4:	68fb      	ldr	r3, [r7, #12]
 800f7e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f7ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f7ec:	683b      	ldr	r3, [r7, #0]
 800f7ee:	685b      	ldr	r3, [r3, #4]
 800f7f0:	68fa      	ldr	r2, [r7, #12]
 800f7f2:	4313      	orrs	r3, r2
 800f7f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	4a2d      	ldr	r2, [pc, #180]	; (800f8b0 <TIM_Base_SetConfig+0x104>)
 800f7fa:	4293      	cmp	r3, r2
 800f7fc:	d01b      	beq.n	800f836 <TIM_Base_SetConfig+0x8a>
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f804:	d017      	beq.n	800f836 <TIM_Base_SetConfig+0x8a>
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	4a2a      	ldr	r2, [pc, #168]	; (800f8b4 <TIM_Base_SetConfig+0x108>)
 800f80a:	4293      	cmp	r3, r2
 800f80c:	d013      	beq.n	800f836 <TIM_Base_SetConfig+0x8a>
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	4a29      	ldr	r2, [pc, #164]	; (800f8b8 <TIM_Base_SetConfig+0x10c>)
 800f812:	4293      	cmp	r3, r2
 800f814:	d00f      	beq.n	800f836 <TIM_Base_SetConfig+0x8a>
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	4a28      	ldr	r2, [pc, #160]	; (800f8bc <TIM_Base_SetConfig+0x110>)
 800f81a:	4293      	cmp	r3, r2
 800f81c:	d00b      	beq.n	800f836 <TIM_Base_SetConfig+0x8a>
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	4a27      	ldr	r2, [pc, #156]	; (800f8c0 <TIM_Base_SetConfig+0x114>)
 800f822:	4293      	cmp	r3, r2
 800f824:	d007      	beq.n	800f836 <TIM_Base_SetConfig+0x8a>
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	4a26      	ldr	r2, [pc, #152]	; (800f8c4 <TIM_Base_SetConfig+0x118>)
 800f82a:	4293      	cmp	r3, r2
 800f82c:	d003      	beq.n	800f836 <TIM_Base_SetConfig+0x8a>
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	4a25      	ldr	r2, [pc, #148]	; (800f8c8 <TIM_Base_SetConfig+0x11c>)
 800f832:	4293      	cmp	r3, r2
 800f834:	d108      	bne.n	800f848 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f836:	68fb      	ldr	r3, [r7, #12]
 800f838:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f83c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f83e:	683b      	ldr	r3, [r7, #0]
 800f840:	68db      	ldr	r3, [r3, #12]
 800f842:	68fa      	ldr	r2, [r7, #12]
 800f844:	4313      	orrs	r3, r2
 800f846:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f84e:	683b      	ldr	r3, [r7, #0]
 800f850:	695b      	ldr	r3, [r3, #20]
 800f852:	4313      	orrs	r3, r2
 800f854:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	68fa      	ldr	r2, [r7, #12]
 800f85a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f85c:	683b      	ldr	r3, [r7, #0]
 800f85e:	689a      	ldr	r2, [r3, #8]
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f864:	683b      	ldr	r3, [r7, #0]
 800f866:	681a      	ldr	r2, [r3, #0]
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	4a10      	ldr	r2, [pc, #64]	; (800f8b0 <TIM_Base_SetConfig+0x104>)
 800f870:	4293      	cmp	r3, r2
 800f872:	d00f      	beq.n	800f894 <TIM_Base_SetConfig+0xe8>
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	4a11      	ldr	r2, [pc, #68]	; (800f8bc <TIM_Base_SetConfig+0x110>)
 800f878:	4293      	cmp	r3, r2
 800f87a:	d00b      	beq.n	800f894 <TIM_Base_SetConfig+0xe8>
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	4a10      	ldr	r2, [pc, #64]	; (800f8c0 <TIM_Base_SetConfig+0x114>)
 800f880:	4293      	cmp	r3, r2
 800f882:	d007      	beq.n	800f894 <TIM_Base_SetConfig+0xe8>
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	4a0f      	ldr	r2, [pc, #60]	; (800f8c4 <TIM_Base_SetConfig+0x118>)
 800f888:	4293      	cmp	r3, r2
 800f88a:	d003      	beq.n	800f894 <TIM_Base_SetConfig+0xe8>
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	4a0e      	ldr	r2, [pc, #56]	; (800f8c8 <TIM_Base_SetConfig+0x11c>)
 800f890:	4293      	cmp	r3, r2
 800f892:	d103      	bne.n	800f89c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f894:	683b      	ldr	r3, [r7, #0]
 800f896:	691a      	ldr	r2, [r3, #16]
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	2201      	movs	r2, #1
 800f8a0:	615a      	str	r2, [r3, #20]
}
 800f8a2:	bf00      	nop
 800f8a4:	3714      	adds	r7, #20
 800f8a6:	46bd      	mov	sp, r7
 800f8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ac:	4770      	bx	lr
 800f8ae:	bf00      	nop
 800f8b0:	40012c00 	.word	0x40012c00
 800f8b4:	40000400 	.word	0x40000400
 800f8b8:	40000800 	.word	0x40000800
 800f8bc:	40013400 	.word	0x40013400
 800f8c0:	40014000 	.word	0x40014000
 800f8c4:	40014400 	.word	0x40014400
 800f8c8:	40014800 	.word	0x40014800

0800f8cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b086      	sub	sp, #24
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	6078      	str	r0, [r7, #4]
 800f8d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	6a1b      	ldr	r3, [r3, #32]
 800f8da:	f023 0201 	bic.w	r2, r3, #1
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	6a1b      	ldr	r3, [r3, #32]
 800f8e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	685b      	ldr	r3, [r3, #4]
 800f8ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	699b      	ldr	r3, [r3, #24]
 800f8f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f8fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f8fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	f023 0303 	bic.w	r3, r3, #3
 800f906:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f908:	683b      	ldr	r3, [r7, #0]
 800f90a:	681b      	ldr	r3, [r3, #0]
 800f90c:	68fa      	ldr	r2, [r7, #12]
 800f90e:	4313      	orrs	r3, r2
 800f910:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f912:	697b      	ldr	r3, [r7, #20]
 800f914:	f023 0302 	bic.w	r3, r3, #2
 800f918:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f91a:	683b      	ldr	r3, [r7, #0]
 800f91c:	689b      	ldr	r3, [r3, #8]
 800f91e:	697a      	ldr	r2, [r7, #20]
 800f920:	4313      	orrs	r3, r2
 800f922:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	4a40      	ldr	r2, [pc, #256]	; (800fa28 <TIM_OC1_SetConfig+0x15c>)
 800f928:	4293      	cmp	r3, r2
 800f92a:	d00f      	beq.n	800f94c <TIM_OC1_SetConfig+0x80>
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	4a3f      	ldr	r2, [pc, #252]	; (800fa2c <TIM_OC1_SetConfig+0x160>)
 800f930:	4293      	cmp	r3, r2
 800f932:	d00b      	beq.n	800f94c <TIM_OC1_SetConfig+0x80>
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	4a3e      	ldr	r2, [pc, #248]	; (800fa30 <TIM_OC1_SetConfig+0x164>)
 800f938:	4293      	cmp	r3, r2
 800f93a:	d007      	beq.n	800f94c <TIM_OC1_SetConfig+0x80>
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	4a3d      	ldr	r2, [pc, #244]	; (800fa34 <TIM_OC1_SetConfig+0x168>)
 800f940:	4293      	cmp	r3, r2
 800f942:	d003      	beq.n	800f94c <TIM_OC1_SetConfig+0x80>
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	4a3c      	ldr	r2, [pc, #240]	; (800fa38 <TIM_OC1_SetConfig+0x16c>)
 800f948:	4293      	cmp	r3, r2
 800f94a:	d119      	bne.n	800f980 <TIM_OC1_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800f94c:	683b      	ldr	r3, [r7, #0]
 800f94e:	68db      	ldr	r3, [r3, #12]
 800f950:	2b00      	cmp	r3, #0
 800f952:	d008      	beq.n	800f966 <TIM_OC1_SetConfig+0x9a>
 800f954:	683b      	ldr	r3, [r7, #0]
 800f956:	68db      	ldr	r3, [r3, #12]
 800f958:	2b08      	cmp	r3, #8
 800f95a:	d004      	beq.n	800f966 <TIM_OC1_SetConfig+0x9a>
 800f95c:	f641 318d 	movw	r1, #7053	; 0x1b8d
 800f960:	4836      	ldr	r0, [pc, #216]	; (800fa3c <TIM_OC1_SetConfig+0x170>)
 800f962:	f7f6 f92c 	bl	8005bbe <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f966:	697b      	ldr	r3, [r7, #20]
 800f968:	f023 0308 	bic.w	r3, r3, #8
 800f96c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f96e:	683b      	ldr	r3, [r7, #0]
 800f970:	68db      	ldr	r3, [r3, #12]
 800f972:	697a      	ldr	r2, [r7, #20]
 800f974:	4313      	orrs	r3, r2
 800f976:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f978:	697b      	ldr	r3, [r7, #20]
 800f97a:	f023 0304 	bic.w	r3, r3, #4
 800f97e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	4a29      	ldr	r2, [pc, #164]	; (800fa28 <TIM_OC1_SetConfig+0x15c>)
 800f984:	4293      	cmp	r3, r2
 800f986:	d00f      	beq.n	800f9a8 <TIM_OC1_SetConfig+0xdc>
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	4a28      	ldr	r2, [pc, #160]	; (800fa2c <TIM_OC1_SetConfig+0x160>)
 800f98c:	4293      	cmp	r3, r2
 800f98e:	d00b      	beq.n	800f9a8 <TIM_OC1_SetConfig+0xdc>
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	4a27      	ldr	r2, [pc, #156]	; (800fa30 <TIM_OC1_SetConfig+0x164>)
 800f994:	4293      	cmp	r3, r2
 800f996:	d007      	beq.n	800f9a8 <TIM_OC1_SetConfig+0xdc>
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	4a26      	ldr	r2, [pc, #152]	; (800fa34 <TIM_OC1_SetConfig+0x168>)
 800f99c:	4293      	cmp	r3, r2
 800f99e:	d003      	beq.n	800f9a8 <TIM_OC1_SetConfig+0xdc>
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	4a25      	ldr	r2, [pc, #148]	; (800fa38 <TIM_OC1_SetConfig+0x16c>)
 800f9a4:	4293      	cmp	r3, r2
 800f9a6:	d12d      	bne.n	800fa04 <TIM_OC1_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800f9a8:	683b      	ldr	r3, [r7, #0]
 800f9aa:	699b      	ldr	r3, [r3, #24]
 800f9ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f9b0:	d008      	beq.n	800f9c4 <TIM_OC1_SetConfig+0xf8>
 800f9b2:	683b      	ldr	r3, [r7, #0]
 800f9b4:	699b      	ldr	r3, [r3, #24]
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d004      	beq.n	800f9c4 <TIM_OC1_SetConfig+0xf8>
 800f9ba:	f641 319a 	movw	r1, #7066	; 0x1b9a
 800f9be:	481f      	ldr	r0, [pc, #124]	; (800fa3c <TIM_OC1_SetConfig+0x170>)
 800f9c0:	f7f6 f8fd 	bl	8005bbe <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800f9c4:	683b      	ldr	r3, [r7, #0]
 800f9c6:	695b      	ldr	r3, [r3, #20]
 800f9c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f9cc:	d008      	beq.n	800f9e0 <TIM_OC1_SetConfig+0x114>
 800f9ce:	683b      	ldr	r3, [r7, #0]
 800f9d0:	695b      	ldr	r3, [r3, #20]
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d004      	beq.n	800f9e0 <TIM_OC1_SetConfig+0x114>
 800f9d6:	f641 319b 	movw	r1, #7067	; 0x1b9b
 800f9da:	4818      	ldr	r0, [pc, #96]	; (800fa3c <TIM_OC1_SetConfig+0x170>)
 800f9dc:	f7f6 f8ef 	bl	8005bbe <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f9e0:	693b      	ldr	r3, [r7, #16]
 800f9e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f9e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f9e8:	693b      	ldr	r3, [r7, #16]
 800f9ea:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f9ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f9f0:	683b      	ldr	r3, [r7, #0]
 800f9f2:	695b      	ldr	r3, [r3, #20]
 800f9f4:	693a      	ldr	r2, [r7, #16]
 800f9f6:	4313      	orrs	r3, r2
 800f9f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	699b      	ldr	r3, [r3, #24]
 800f9fe:	693a      	ldr	r2, [r7, #16]
 800fa00:	4313      	orrs	r3, r2
 800fa02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	693a      	ldr	r2, [r7, #16]
 800fa08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	68fa      	ldr	r2, [r7, #12]
 800fa0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800fa10:	683b      	ldr	r3, [r7, #0]
 800fa12:	685a      	ldr	r2, [r3, #4]
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	697a      	ldr	r2, [r7, #20]
 800fa1c:	621a      	str	r2, [r3, #32]
}
 800fa1e:	bf00      	nop
 800fa20:	3718      	adds	r7, #24
 800fa22:	46bd      	mov	sp, r7
 800fa24:	bd80      	pop	{r7, pc}
 800fa26:	bf00      	nop
 800fa28:	40012c00 	.word	0x40012c00
 800fa2c:	40013400 	.word	0x40013400
 800fa30:	40014000 	.word	0x40014000
 800fa34:	40014400 	.word	0x40014400
 800fa38:	40014800 	.word	0x40014800
 800fa3c:	080344ec 	.word	0x080344ec

0800fa40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fa40:	b580      	push	{r7, lr}
 800fa42:	b086      	sub	sp, #24
 800fa44:	af00      	add	r7, sp, #0
 800fa46:	6078      	str	r0, [r7, #4]
 800fa48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	6a1b      	ldr	r3, [r3, #32]
 800fa4e:	f023 0210 	bic.w	r2, r3, #16
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	6a1b      	ldr	r3, [r3, #32]
 800fa5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	685b      	ldr	r3, [r3, #4]
 800fa60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	699b      	ldr	r3, [r3, #24]
 800fa66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800fa6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fa72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fa7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fa7c:	683b      	ldr	r3, [r7, #0]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	021b      	lsls	r3, r3, #8
 800fa82:	68fa      	ldr	r2, [r7, #12]
 800fa84:	4313      	orrs	r3, r2
 800fa86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800fa88:	697b      	ldr	r3, [r7, #20]
 800fa8a:	f023 0320 	bic.w	r3, r3, #32
 800fa8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800fa90:	683b      	ldr	r3, [r7, #0]
 800fa92:	689b      	ldr	r3, [r3, #8]
 800fa94:	011b      	lsls	r3, r3, #4
 800fa96:	697a      	ldr	r2, [r7, #20]
 800fa98:	4313      	orrs	r3, r2
 800fa9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	4a3b      	ldr	r2, [pc, #236]	; (800fb8c <TIM_OC2_SetConfig+0x14c>)
 800faa0:	4293      	cmp	r3, r2
 800faa2:	d003      	beq.n	800faac <TIM_OC2_SetConfig+0x6c>
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	4a3a      	ldr	r2, [pc, #232]	; (800fb90 <TIM_OC2_SetConfig+0x150>)
 800faa8:	4293      	cmp	r3, r2
 800faaa:	d11a      	bne.n	800fae2 <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800faac:	683b      	ldr	r3, [r7, #0]
 800faae:	68db      	ldr	r3, [r3, #12]
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d008      	beq.n	800fac6 <TIM_OC2_SetConfig+0x86>
 800fab4:	683b      	ldr	r3, [r7, #0]
 800fab6:	68db      	ldr	r3, [r3, #12]
 800fab8:	2b08      	cmp	r3, #8
 800faba:	d004      	beq.n	800fac6 <TIM_OC2_SetConfig+0x86>
 800fabc:	f641 31d8 	movw	r1, #7128	; 0x1bd8
 800fac0:	4834      	ldr	r0, [pc, #208]	; (800fb94 <TIM_OC2_SetConfig+0x154>)
 800fac2:	f7f6 f87c 	bl	8005bbe <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800fac6:	697b      	ldr	r3, [r7, #20]
 800fac8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800facc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800face:	683b      	ldr	r3, [r7, #0]
 800fad0:	68db      	ldr	r3, [r3, #12]
 800fad2:	011b      	lsls	r3, r3, #4
 800fad4:	697a      	ldr	r2, [r7, #20]
 800fad6:	4313      	orrs	r3, r2
 800fad8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800fada:	697b      	ldr	r3, [r7, #20]
 800fadc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fae0:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	4a29      	ldr	r2, [pc, #164]	; (800fb8c <TIM_OC2_SetConfig+0x14c>)
 800fae6:	4293      	cmp	r3, r2
 800fae8:	d00f      	beq.n	800fb0a <TIM_OC2_SetConfig+0xca>
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	4a28      	ldr	r2, [pc, #160]	; (800fb90 <TIM_OC2_SetConfig+0x150>)
 800faee:	4293      	cmp	r3, r2
 800faf0:	d00b      	beq.n	800fb0a <TIM_OC2_SetConfig+0xca>
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	4a28      	ldr	r2, [pc, #160]	; (800fb98 <TIM_OC2_SetConfig+0x158>)
 800faf6:	4293      	cmp	r3, r2
 800faf8:	d007      	beq.n	800fb0a <TIM_OC2_SetConfig+0xca>
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	4a27      	ldr	r2, [pc, #156]	; (800fb9c <TIM_OC2_SetConfig+0x15c>)
 800fafe:	4293      	cmp	r3, r2
 800fb00:	d003      	beq.n	800fb0a <TIM_OC2_SetConfig+0xca>
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	4a26      	ldr	r2, [pc, #152]	; (800fba0 <TIM_OC2_SetConfig+0x160>)
 800fb06:	4293      	cmp	r3, r2
 800fb08:	d12f      	bne.n	800fb6a <TIM_OC2_SetConfig+0x12a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800fb0a:	683b      	ldr	r3, [r7, #0]
 800fb0c:	699b      	ldr	r3, [r3, #24]
 800fb0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fb12:	d008      	beq.n	800fb26 <TIM_OC2_SetConfig+0xe6>
 800fb14:	683b      	ldr	r3, [r7, #0]
 800fb16:	699b      	ldr	r3, [r3, #24]
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d004      	beq.n	800fb26 <TIM_OC2_SetConfig+0xe6>
 800fb1c:	f641 31e6 	movw	r1, #7142	; 0x1be6
 800fb20:	481c      	ldr	r0, [pc, #112]	; (800fb94 <TIM_OC2_SetConfig+0x154>)
 800fb22:	f7f6 f84c 	bl	8005bbe <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800fb26:	683b      	ldr	r3, [r7, #0]
 800fb28:	695b      	ldr	r3, [r3, #20]
 800fb2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fb2e:	d008      	beq.n	800fb42 <TIM_OC2_SetConfig+0x102>
 800fb30:	683b      	ldr	r3, [r7, #0]
 800fb32:	695b      	ldr	r3, [r3, #20]
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d004      	beq.n	800fb42 <TIM_OC2_SetConfig+0x102>
 800fb38:	f641 31e7 	movw	r1, #7143	; 0x1be7
 800fb3c:	4815      	ldr	r0, [pc, #84]	; (800fb94 <TIM_OC2_SetConfig+0x154>)
 800fb3e:	f7f6 f83e 	bl	8005bbe <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800fb42:	693b      	ldr	r3, [r7, #16]
 800fb44:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800fb48:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800fb4a:	693b      	ldr	r3, [r7, #16]
 800fb4c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fb50:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800fb52:	683b      	ldr	r3, [r7, #0]
 800fb54:	695b      	ldr	r3, [r3, #20]
 800fb56:	009b      	lsls	r3, r3, #2
 800fb58:	693a      	ldr	r2, [r7, #16]
 800fb5a:	4313      	orrs	r3, r2
 800fb5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800fb5e:	683b      	ldr	r3, [r7, #0]
 800fb60:	699b      	ldr	r3, [r3, #24]
 800fb62:	009b      	lsls	r3, r3, #2
 800fb64:	693a      	ldr	r2, [r7, #16]
 800fb66:	4313      	orrs	r3, r2
 800fb68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	693a      	ldr	r2, [r7, #16]
 800fb6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	68fa      	ldr	r2, [r7, #12]
 800fb74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800fb76:	683b      	ldr	r3, [r7, #0]
 800fb78:	685a      	ldr	r2, [r3, #4]
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	697a      	ldr	r2, [r7, #20]
 800fb82:	621a      	str	r2, [r3, #32]
}
 800fb84:	bf00      	nop
 800fb86:	3718      	adds	r7, #24
 800fb88:	46bd      	mov	sp, r7
 800fb8a:	bd80      	pop	{r7, pc}
 800fb8c:	40012c00 	.word	0x40012c00
 800fb90:	40013400 	.word	0x40013400
 800fb94:	080344ec 	.word	0x080344ec
 800fb98:	40014000 	.word	0x40014000
 800fb9c:	40014400 	.word	0x40014400
 800fba0:	40014800 	.word	0x40014800

0800fba4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fba4:	b580      	push	{r7, lr}
 800fba6:	b086      	sub	sp, #24
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]
 800fbac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	6a1b      	ldr	r3, [r3, #32]
 800fbb2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	6a1b      	ldr	r3, [r3, #32]
 800fbbe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	685b      	ldr	r3, [r3, #4]
 800fbc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	69db      	ldr	r3, [r3, #28]
 800fbca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800fbd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fbd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	f023 0303 	bic.w	r3, r3, #3
 800fbde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fbe0:	683b      	ldr	r3, [r7, #0]
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	68fa      	ldr	r2, [r7, #12]
 800fbe6:	4313      	orrs	r3, r2
 800fbe8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800fbea:	697b      	ldr	r3, [r7, #20]
 800fbec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800fbf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800fbf2:	683b      	ldr	r3, [r7, #0]
 800fbf4:	689b      	ldr	r3, [r3, #8]
 800fbf6:	021b      	lsls	r3, r3, #8
 800fbf8:	697a      	ldr	r2, [r7, #20]
 800fbfa:	4313      	orrs	r3, r2
 800fbfc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	4a3b      	ldr	r2, [pc, #236]	; (800fcf0 <TIM_OC3_SetConfig+0x14c>)
 800fc02:	4293      	cmp	r3, r2
 800fc04:	d003      	beq.n	800fc0e <TIM_OC3_SetConfig+0x6a>
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	4a3a      	ldr	r2, [pc, #232]	; (800fcf4 <TIM_OC3_SetConfig+0x150>)
 800fc0a:	4293      	cmp	r3, r2
 800fc0c:	d11a      	bne.n	800fc44 <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800fc0e:	683b      	ldr	r3, [r7, #0]
 800fc10:	68db      	ldr	r3, [r3, #12]
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d008      	beq.n	800fc28 <TIM_OC3_SetConfig+0x84>
 800fc16:	683b      	ldr	r3, [r7, #0]
 800fc18:	68db      	ldr	r3, [r3, #12]
 800fc1a:	2b08      	cmp	r3, #8
 800fc1c:	d004      	beq.n	800fc28 <TIM_OC3_SetConfig+0x84>
 800fc1e:	f641 4125 	movw	r1, #7205	; 0x1c25
 800fc22:	4835      	ldr	r0, [pc, #212]	; (800fcf8 <TIM_OC3_SetConfig+0x154>)
 800fc24:	f7f5 ffcb 	bl	8005bbe <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800fc28:	697b      	ldr	r3, [r7, #20]
 800fc2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fc2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800fc30:	683b      	ldr	r3, [r7, #0]
 800fc32:	68db      	ldr	r3, [r3, #12]
 800fc34:	021b      	lsls	r3, r3, #8
 800fc36:	697a      	ldr	r2, [r7, #20]
 800fc38:	4313      	orrs	r3, r2
 800fc3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800fc3c:	697b      	ldr	r3, [r7, #20]
 800fc3e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800fc42:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	4a2a      	ldr	r2, [pc, #168]	; (800fcf0 <TIM_OC3_SetConfig+0x14c>)
 800fc48:	4293      	cmp	r3, r2
 800fc4a:	d00f      	beq.n	800fc6c <TIM_OC3_SetConfig+0xc8>
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	4a29      	ldr	r2, [pc, #164]	; (800fcf4 <TIM_OC3_SetConfig+0x150>)
 800fc50:	4293      	cmp	r3, r2
 800fc52:	d00b      	beq.n	800fc6c <TIM_OC3_SetConfig+0xc8>
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	4a29      	ldr	r2, [pc, #164]	; (800fcfc <TIM_OC3_SetConfig+0x158>)
 800fc58:	4293      	cmp	r3, r2
 800fc5a:	d007      	beq.n	800fc6c <TIM_OC3_SetConfig+0xc8>
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	4a28      	ldr	r2, [pc, #160]	; (800fd00 <TIM_OC3_SetConfig+0x15c>)
 800fc60:	4293      	cmp	r3, r2
 800fc62:	d003      	beq.n	800fc6c <TIM_OC3_SetConfig+0xc8>
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	4a27      	ldr	r2, [pc, #156]	; (800fd04 <TIM_OC3_SetConfig+0x160>)
 800fc68:	4293      	cmp	r3, r2
 800fc6a:	d12f      	bne.n	800fccc <TIM_OC3_SetConfig+0x128>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800fc6c:	683b      	ldr	r3, [r7, #0]
 800fc6e:	699b      	ldr	r3, [r3, #24]
 800fc70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fc74:	d008      	beq.n	800fc88 <TIM_OC3_SetConfig+0xe4>
 800fc76:	683b      	ldr	r3, [r7, #0]
 800fc78:	699b      	ldr	r3, [r3, #24]
 800fc7a:	2b00      	cmp	r3, #0
 800fc7c:	d004      	beq.n	800fc88 <TIM_OC3_SetConfig+0xe4>
 800fc7e:	f641 4133 	movw	r1, #7219	; 0x1c33
 800fc82:	481d      	ldr	r0, [pc, #116]	; (800fcf8 <TIM_OC3_SetConfig+0x154>)
 800fc84:	f7f5 ff9b 	bl	8005bbe <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800fc88:	683b      	ldr	r3, [r7, #0]
 800fc8a:	695b      	ldr	r3, [r3, #20]
 800fc8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fc90:	d008      	beq.n	800fca4 <TIM_OC3_SetConfig+0x100>
 800fc92:	683b      	ldr	r3, [r7, #0]
 800fc94:	695b      	ldr	r3, [r3, #20]
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d004      	beq.n	800fca4 <TIM_OC3_SetConfig+0x100>
 800fc9a:	f641 4134 	movw	r1, #7220	; 0x1c34
 800fc9e:	4816      	ldr	r0, [pc, #88]	; (800fcf8 <TIM_OC3_SetConfig+0x154>)
 800fca0:	f7f5 ff8d 	bl	8005bbe <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800fca4:	693b      	ldr	r3, [r7, #16]
 800fca6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fcaa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800fcac:	693b      	ldr	r3, [r7, #16]
 800fcae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fcb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800fcb4:	683b      	ldr	r3, [r7, #0]
 800fcb6:	695b      	ldr	r3, [r3, #20]
 800fcb8:	011b      	lsls	r3, r3, #4
 800fcba:	693a      	ldr	r2, [r7, #16]
 800fcbc:	4313      	orrs	r3, r2
 800fcbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800fcc0:	683b      	ldr	r3, [r7, #0]
 800fcc2:	699b      	ldr	r3, [r3, #24]
 800fcc4:	011b      	lsls	r3, r3, #4
 800fcc6:	693a      	ldr	r2, [r7, #16]
 800fcc8:	4313      	orrs	r3, r2
 800fcca:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	693a      	ldr	r2, [r7, #16]
 800fcd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	68fa      	ldr	r2, [r7, #12]
 800fcd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fcd8:	683b      	ldr	r3, [r7, #0]
 800fcda:	685a      	ldr	r2, [r3, #4]
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	697a      	ldr	r2, [r7, #20]
 800fce4:	621a      	str	r2, [r3, #32]
}
 800fce6:	bf00      	nop
 800fce8:	3718      	adds	r7, #24
 800fcea:	46bd      	mov	sp, r7
 800fcec:	bd80      	pop	{r7, pc}
 800fcee:	bf00      	nop
 800fcf0:	40012c00 	.word	0x40012c00
 800fcf4:	40013400 	.word	0x40013400
 800fcf8:	080344ec 	.word	0x080344ec
 800fcfc:	40014000 	.word	0x40014000
 800fd00:	40014400 	.word	0x40014400
 800fd04:	40014800 	.word	0x40014800

0800fd08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fd08:	b580      	push	{r7, lr}
 800fd0a:	b086      	sub	sp, #24
 800fd0c:	af00      	add	r7, sp, #0
 800fd0e:	6078      	str	r0, [r7, #4]
 800fd10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	6a1b      	ldr	r3, [r3, #32]
 800fd16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	6a1b      	ldr	r3, [r3, #32]
 800fd22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	685b      	ldr	r3, [r3, #4]
 800fd28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	69db      	ldr	r3, [r3, #28]
 800fd2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800fd36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fd3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800fd3c:	68fb      	ldr	r3, [r7, #12]
 800fd3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fd42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fd44:	683b      	ldr	r3, [r7, #0]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	021b      	lsls	r3, r3, #8
 800fd4a:	68fa      	ldr	r2, [r7, #12]
 800fd4c:	4313      	orrs	r3, r2
 800fd4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800fd50:	693b      	ldr	r3, [r7, #16]
 800fd52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fd56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800fd58:	683b      	ldr	r3, [r7, #0]
 800fd5a:	689b      	ldr	r3, [r3, #8]
 800fd5c:	031b      	lsls	r3, r3, #12
 800fd5e:	693a      	ldr	r2, [r7, #16]
 800fd60:	4313      	orrs	r3, r2
 800fd62:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	4a1e      	ldr	r2, [pc, #120]	; (800fde0 <TIM_OC4_SetConfig+0xd8>)
 800fd68:	4293      	cmp	r3, r2
 800fd6a:	d00f      	beq.n	800fd8c <TIM_OC4_SetConfig+0x84>
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	4a1d      	ldr	r2, [pc, #116]	; (800fde4 <TIM_OC4_SetConfig+0xdc>)
 800fd70:	4293      	cmp	r3, r2
 800fd72:	d00b      	beq.n	800fd8c <TIM_OC4_SetConfig+0x84>
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	4a1c      	ldr	r2, [pc, #112]	; (800fde8 <TIM_OC4_SetConfig+0xe0>)
 800fd78:	4293      	cmp	r3, r2
 800fd7a:	d007      	beq.n	800fd8c <TIM_OC4_SetConfig+0x84>
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	4a1b      	ldr	r2, [pc, #108]	; (800fdec <TIM_OC4_SetConfig+0xe4>)
 800fd80:	4293      	cmp	r3, r2
 800fd82:	d003      	beq.n	800fd8c <TIM_OC4_SetConfig+0x84>
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	4a1a      	ldr	r2, [pc, #104]	; (800fdf0 <TIM_OC4_SetConfig+0xe8>)
 800fd88:	4293      	cmp	r3, r2
 800fd8a:	d117      	bne.n	800fdbc <TIM_OC4_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800fd8c:	683b      	ldr	r3, [r7, #0]
 800fd8e:	695b      	ldr	r3, [r3, #20]
 800fd90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fd94:	d008      	beq.n	800fda8 <TIM_OC4_SetConfig+0xa0>
 800fd96:	683b      	ldr	r3, [r7, #0]
 800fd98:	695b      	ldr	r3, [r3, #20]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d004      	beq.n	800fda8 <TIM_OC4_SetConfig+0xa0>
 800fd9e:	f641 4174 	movw	r1, #7284	; 0x1c74
 800fda2:	4814      	ldr	r0, [pc, #80]	; (800fdf4 <TIM_OC4_SetConfig+0xec>)
 800fda4:	f7f5 ff0b 	bl	8005bbe <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800fda8:	697b      	ldr	r3, [r7, #20]
 800fdaa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800fdae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800fdb0:	683b      	ldr	r3, [r7, #0]
 800fdb2:	695b      	ldr	r3, [r3, #20]
 800fdb4:	019b      	lsls	r3, r3, #6
 800fdb6:	697a      	ldr	r2, [r7, #20]
 800fdb8:	4313      	orrs	r3, r2
 800fdba:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	697a      	ldr	r2, [r7, #20]
 800fdc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	68fa      	ldr	r2, [r7, #12]
 800fdc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800fdc8:	683b      	ldr	r3, [r7, #0]
 800fdca:	685a      	ldr	r2, [r3, #4]
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	693a      	ldr	r2, [r7, #16]
 800fdd4:	621a      	str	r2, [r3, #32]
}
 800fdd6:	bf00      	nop
 800fdd8:	3718      	adds	r7, #24
 800fdda:	46bd      	mov	sp, r7
 800fddc:	bd80      	pop	{r7, pc}
 800fdde:	bf00      	nop
 800fde0:	40012c00 	.word	0x40012c00
 800fde4:	40013400 	.word	0x40013400
 800fde8:	40014000 	.word	0x40014000
 800fdec:	40014400 	.word	0x40014400
 800fdf0:	40014800 	.word	0x40014800
 800fdf4:	080344ec 	.word	0x080344ec

0800fdf8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800fdf8:	b480      	push	{r7}
 800fdfa:	b087      	sub	sp, #28
 800fdfc:	af00      	add	r7, sp, #0
 800fdfe:	6078      	str	r0, [r7, #4]
 800fe00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	6a1b      	ldr	r3, [r3, #32]
 800fe06:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	6a1b      	ldr	r3, [r3, #32]
 800fe12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	685b      	ldr	r3, [r3, #4]
 800fe18:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fe1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800fe26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fe2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fe2c:	683b      	ldr	r3, [r7, #0]
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	68fa      	ldr	r2, [r7, #12]
 800fe32:	4313      	orrs	r3, r2
 800fe34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800fe36:	693b      	ldr	r3, [r7, #16]
 800fe38:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800fe3c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800fe3e:	683b      	ldr	r3, [r7, #0]
 800fe40:	689b      	ldr	r3, [r3, #8]
 800fe42:	041b      	lsls	r3, r3, #16
 800fe44:	693a      	ldr	r2, [r7, #16]
 800fe46:	4313      	orrs	r3, r2
 800fe48:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	4a17      	ldr	r2, [pc, #92]	; (800feac <TIM_OC5_SetConfig+0xb4>)
 800fe4e:	4293      	cmp	r3, r2
 800fe50:	d00f      	beq.n	800fe72 <TIM_OC5_SetConfig+0x7a>
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	4a16      	ldr	r2, [pc, #88]	; (800feb0 <TIM_OC5_SetConfig+0xb8>)
 800fe56:	4293      	cmp	r3, r2
 800fe58:	d00b      	beq.n	800fe72 <TIM_OC5_SetConfig+0x7a>
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	4a15      	ldr	r2, [pc, #84]	; (800feb4 <TIM_OC5_SetConfig+0xbc>)
 800fe5e:	4293      	cmp	r3, r2
 800fe60:	d007      	beq.n	800fe72 <TIM_OC5_SetConfig+0x7a>
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	4a14      	ldr	r2, [pc, #80]	; (800feb8 <TIM_OC5_SetConfig+0xc0>)
 800fe66:	4293      	cmp	r3, r2
 800fe68:	d003      	beq.n	800fe72 <TIM_OC5_SetConfig+0x7a>
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	4a13      	ldr	r2, [pc, #76]	; (800febc <TIM_OC5_SetConfig+0xc4>)
 800fe6e:	4293      	cmp	r3, r2
 800fe70:	d109      	bne.n	800fe86 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800fe72:	697b      	ldr	r3, [r7, #20]
 800fe74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800fe78:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800fe7a:	683b      	ldr	r3, [r7, #0]
 800fe7c:	695b      	ldr	r3, [r3, #20]
 800fe7e:	021b      	lsls	r3, r3, #8
 800fe80:	697a      	ldr	r2, [r7, #20]
 800fe82:	4313      	orrs	r3, r2
 800fe84:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	697a      	ldr	r2, [r7, #20]
 800fe8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	68fa      	ldr	r2, [r7, #12]
 800fe90:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800fe92:	683b      	ldr	r3, [r7, #0]
 800fe94:	685a      	ldr	r2, [r3, #4]
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	693a      	ldr	r2, [r7, #16]
 800fe9e:	621a      	str	r2, [r3, #32]
}
 800fea0:	bf00      	nop
 800fea2:	371c      	adds	r7, #28
 800fea4:	46bd      	mov	sp, r7
 800fea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feaa:	4770      	bx	lr
 800feac:	40012c00 	.word	0x40012c00
 800feb0:	40013400 	.word	0x40013400
 800feb4:	40014000 	.word	0x40014000
 800feb8:	40014400 	.word	0x40014400
 800febc:	40014800 	.word	0x40014800

0800fec0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800fec0:	b480      	push	{r7}
 800fec2:	b087      	sub	sp, #28
 800fec4:	af00      	add	r7, sp, #0
 800fec6:	6078      	str	r0, [r7, #4]
 800fec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	6a1b      	ldr	r3, [r3, #32]
 800fece:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	6a1b      	ldr	r3, [r3, #32]
 800feda:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	685b      	ldr	r3, [r3, #4]
 800fee0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800feee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fef2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fef4:	683b      	ldr	r3, [r7, #0]
 800fef6:	681b      	ldr	r3, [r3, #0]
 800fef8:	021b      	lsls	r3, r3, #8
 800fefa:	68fa      	ldr	r2, [r7, #12]
 800fefc:	4313      	orrs	r3, r2
 800fefe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ff00:	693b      	ldr	r3, [r7, #16]
 800ff02:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ff06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ff08:	683b      	ldr	r3, [r7, #0]
 800ff0a:	689b      	ldr	r3, [r3, #8]
 800ff0c:	051b      	lsls	r3, r3, #20
 800ff0e:	693a      	ldr	r2, [r7, #16]
 800ff10:	4313      	orrs	r3, r2
 800ff12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	4a18      	ldr	r2, [pc, #96]	; (800ff78 <TIM_OC6_SetConfig+0xb8>)
 800ff18:	4293      	cmp	r3, r2
 800ff1a:	d00f      	beq.n	800ff3c <TIM_OC6_SetConfig+0x7c>
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	4a17      	ldr	r2, [pc, #92]	; (800ff7c <TIM_OC6_SetConfig+0xbc>)
 800ff20:	4293      	cmp	r3, r2
 800ff22:	d00b      	beq.n	800ff3c <TIM_OC6_SetConfig+0x7c>
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	4a16      	ldr	r2, [pc, #88]	; (800ff80 <TIM_OC6_SetConfig+0xc0>)
 800ff28:	4293      	cmp	r3, r2
 800ff2a:	d007      	beq.n	800ff3c <TIM_OC6_SetConfig+0x7c>
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	4a15      	ldr	r2, [pc, #84]	; (800ff84 <TIM_OC6_SetConfig+0xc4>)
 800ff30:	4293      	cmp	r3, r2
 800ff32:	d003      	beq.n	800ff3c <TIM_OC6_SetConfig+0x7c>
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	4a14      	ldr	r2, [pc, #80]	; (800ff88 <TIM_OC6_SetConfig+0xc8>)
 800ff38:	4293      	cmp	r3, r2
 800ff3a:	d109      	bne.n	800ff50 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ff3c:	697b      	ldr	r3, [r7, #20]
 800ff3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ff42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ff44:	683b      	ldr	r3, [r7, #0]
 800ff46:	695b      	ldr	r3, [r3, #20]
 800ff48:	029b      	lsls	r3, r3, #10
 800ff4a:	697a      	ldr	r2, [r7, #20]
 800ff4c:	4313      	orrs	r3, r2
 800ff4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	697a      	ldr	r2, [r7, #20]
 800ff54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	68fa      	ldr	r2, [r7, #12]
 800ff5a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ff5c:	683b      	ldr	r3, [r7, #0]
 800ff5e:	685a      	ldr	r2, [r3, #4]
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	693a      	ldr	r2, [r7, #16]
 800ff68:	621a      	str	r2, [r3, #32]
}
 800ff6a:	bf00      	nop
 800ff6c:	371c      	adds	r7, #28
 800ff6e:	46bd      	mov	sp, r7
 800ff70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff74:	4770      	bx	lr
 800ff76:	bf00      	nop
 800ff78:	40012c00 	.word	0x40012c00
 800ff7c:	40013400 	.word	0x40013400
 800ff80:	40014000 	.word	0x40014000
 800ff84:	40014400 	.word	0x40014400
 800ff88:	40014800 	.word	0x40014800

0800ff8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ff8c:	b480      	push	{r7}
 800ff8e:	b087      	sub	sp, #28
 800ff90:	af00      	add	r7, sp, #0
 800ff92:	60f8      	str	r0, [r7, #12]
 800ff94:	60b9      	str	r1, [r7, #8]
 800ff96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	6a1b      	ldr	r3, [r3, #32]
 800ff9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	6a1b      	ldr	r3, [r3, #32]
 800ffa2:	f023 0201 	bic.w	r2, r3, #1
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ffaa:	68fb      	ldr	r3, [r7, #12]
 800ffac:	699b      	ldr	r3, [r3, #24]
 800ffae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ffb0:	693b      	ldr	r3, [r7, #16]
 800ffb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ffb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	011b      	lsls	r3, r3, #4
 800ffbc:	693a      	ldr	r2, [r7, #16]
 800ffbe:	4313      	orrs	r3, r2
 800ffc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ffc2:	697b      	ldr	r3, [r7, #20]
 800ffc4:	f023 030a 	bic.w	r3, r3, #10
 800ffc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ffca:	697a      	ldr	r2, [r7, #20]
 800ffcc:	68bb      	ldr	r3, [r7, #8]
 800ffce:	4313      	orrs	r3, r2
 800ffd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ffd2:	68fb      	ldr	r3, [r7, #12]
 800ffd4:	693a      	ldr	r2, [r7, #16]
 800ffd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	697a      	ldr	r2, [r7, #20]
 800ffdc:	621a      	str	r2, [r3, #32]
}
 800ffde:	bf00      	nop
 800ffe0:	371c      	adds	r7, #28
 800ffe2:	46bd      	mov	sp, r7
 800ffe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffe8:	4770      	bx	lr

0800ffea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ffea:	b480      	push	{r7}
 800ffec:	b087      	sub	sp, #28
 800ffee:	af00      	add	r7, sp, #0
 800fff0:	60f8      	str	r0, [r7, #12]
 800fff2:	60b9      	str	r1, [r7, #8]
 800fff4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fff6:	68fb      	ldr	r3, [r7, #12]
 800fff8:	6a1b      	ldr	r3, [r3, #32]
 800fffa:	f023 0210 	bic.w	r2, r3, #16
 800fffe:	68fb      	ldr	r3, [r7, #12]
 8010000:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010002:	68fb      	ldr	r3, [r7, #12]
 8010004:	699b      	ldr	r3, [r3, #24]
 8010006:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	6a1b      	ldr	r3, [r3, #32]
 801000c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801000e:	697b      	ldr	r3, [r7, #20]
 8010010:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8010014:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	031b      	lsls	r3, r3, #12
 801001a:	697a      	ldr	r2, [r7, #20]
 801001c:	4313      	orrs	r3, r2
 801001e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010020:	693b      	ldr	r3, [r7, #16]
 8010022:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010026:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010028:	68bb      	ldr	r3, [r7, #8]
 801002a:	011b      	lsls	r3, r3, #4
 801002c:	693a      	ldr	r2, [r7, #16]
 801002e:	4313      	orrs	r3, r2
 8010030:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	697a      	ldr	r2, [r7, #20]
 8010036:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	693a      	ldr	r2, [r7, #16]
 801003c:	621a      	str	r2, [r3, #32]
}
 801003e:	bf00      	nop
 8010040:	371c      	adds	r7, #28
 8010042:	46bd      	mov	sp, r7
 8010044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010048:	4770      	bx	lr

0801004a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801004a:	b480      	push	{r7}
 801004c:	b085      	sub	sp, #20
 801004e:	af00      	add	r7, sp, #0
 8010050:	6078      	str	r0, [r7, #4]
 8010052:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	689b      	ldr	r3, [r3, #8]
 8010058:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010060:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010062:	683a      	ldr	r2, [r7, #0]
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	4313      	orrs	r3, r2
 8010068:	f043 0307 	orr.w	r3, r3, #7
 801006c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	68fa      	ldr	r2, [r7, #12]
 8010072:	609a      	str	r2, [r3, #8]
}
 8010074:	bf00      	nop
 8010076:	3714      	adds	r7, #20
 8010078:	46bd      	mov	sp, r7
 801007a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801007e:	4770      	bx	lr

08010080 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010080:	b480      	push	{r7}
 8010082:	b087      	sub	sp, #28
 8010084:	af00      	add	r7, sp, #0
 8010086:	60f8      	str	r0, [r7, #12]
 8010088:	60b9      	str	r1, [r7, #8]
 801008a:	607a      	str	r2, [r7, #4]
 801008c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	689b      	ldr	r3, [r3, #8]
 8010092:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010094:	697b      	ldr	r3, [r7, #20]
 8010096:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801009a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801009c:	683b      	ldr	r3, [r7, #0]
 801009e:	021a      	lsls	r2, r3, #8
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	431a      	orrs	r2, r3
 80100a4:	68bb      	ldr	r3, [r7, #8]
 80100a6:	4313      	orrs	r3, r2
 80100a8:	697a      	ldr	r2, [r7, #20]
 80100aa:	4313      	orrs	r3, r2
 80100ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	697a      	ldr	r2, [r7, #20]
 80100b2:	609a      	str	r2, [r3, #8]
}
 80100b4:	bf00      	nop
 80100b6:	371c      	adds	r7, #28
 80100b8:	46bd      	mov	sp, r7
 80100ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100be:	4770      	bx	lr

080100c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80100c0:	b580      	push	{r7, lr}
 80100c2:	b086      	sub	sp, #24
 80100c4:	af00      	add	r7, sp, #0
 80100c6:	60f8      	str	r0, [r7, #12]
 80100c8:	60b9      	str	r1, [r7, #8]
 80100ca:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	4a2d      	ldr	r2, [pc, #180]	; (8010184 <TIM_CCxChannelCmd+0xc4>)
 80100d0:	4293      	cmp	r3, r2
 80100d2:	d020      	beq.n	8010116 <TIM_CCxChannelCmd+0x56>
 80100d4:	68fb      	ldr	r3, [r7, #12]
 80100d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80100da:	d01c      	beq.n	8010116 <TIM_CCxChannelCmd+0x56>
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	4a2a      	ldr	r2, [pc, #168]	; (8010188 <TIM_CCxChannelCmd+0xc8>)
 80100e0:	4293      	cmp	r3, r2
 80100e2:	d018      	beq.n	8010116 <TIM_CCxChannelCmd+0x56>
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	4a29      	ldr	r2, [pc, #164]	; (801018c <TIM_CCxChannelCmd+0xcc>)
 80100e8:	4293      	cmp	r3, r2
 80100ea:	d014      	beq.n	8010116 <TIM_CCxChannelCmd+0x56>
 80100ec:	68fb      	ldr	r3, [r7, #12]
 80100ee:	4a28      	ldr	r2, [pc, #160]	; (8010190 <TIM_CCxChannelCmd+0xd0>)
 80100f0:	4293      	cmp	r3, r2
 80100f2:	d010      	beq.n	8010116 <TIM_CCxChannelCmd+0x56>
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	4a27      	ldr	r2, [pc, #156]	; (8010194 <TIM_CCxChannelCmd+0xd4>)
 80100f8:	4293      	cmp	r3, r2
 80100fa:	d00c      	beq.n	8010116 <TIM_CCxChannelCmd+0x56>
 80100fc:	68fb      	ldr	r3, [r7, #12]
 80100fe:	4a26      	ldr	r2, [pc, #152]	; (8010198 <TIM_CCxChannelCmd+0xd8>)
 8010100:	4293      	cmp	r3, r2
 8010102:	d008      	beq.n	8010116 <TIM_CCxChannelCmd+0x56>
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	4a25      	ldr	r2, [pc, #148]	; (801019c <TIM_CCxChannelCmd+0xdc>)
 8010108:	4293      	cmp	r3, r2
 801010a:	d004      	beq.n	8010116 <TIM_CCxChannelCmd+0x56>
 801010c:	f641 61d1 	movw	r1, #7889	; 0x1ed1
 8010110:	4823      	ldr	r0, [pc, #140]	; (80101a0 <TIM_CCxChannelCmd+0xe0>)
 8010112:	f7f5 fd54 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8010116:	68bb      	ldr	r3, [r7, #8]
 8010118:	2b00      	cmp	r3, #0
 801011a:	d016      	beq.n	801014a <TIM_CCxChannelCmd+0x8a>
 801011c:	68bb      	ldr	r3, [r7, #8]
 801011e:	2b04      	cmp	r3, #4
 8010120:	d013      	beq.n	801014a <TIM_CCxChannelCmd+0x8a>
 8010122:	68bb      	ldr	r3, [r7, #8]
 8010124:	2b08      	cmp	r3, #8
 8010126:	d010      	beq.n	801014a <TIM_CCxChannelCmd+0x8a>
 8010128:	68bb      	ldr	r3, [r7, #8]
 801012a:	2b0c      	cmp	r3, #12
 801012c:	d00d      	beq.n	801014a <TIM_CCxChannelCmd+0x8a>
 801012e:	68bb      	ldr	r3, [r7, #8]
 8010130:	2b10      	cmp	r3, #16
 8010132:	d00a      	beq.n	801014a <TIM_CCxChannelCmd+0x8a>
 8010134:	68bb      	ldr	r3, [r7, #8]
 8010136:	2b14      	cmp	r3, #20
 8010138:	d007      	beq.n	801014a <TIM_CCxChannelCmd+0x8a>
 801013a:	68bb      	ldr	r3, [r7, #8]
 801013c:	2b3c      	cmp	r3, #60	; 0x3c
 801013e:	d004      	beq.n	801014a <TIM_CCxChannelCmd+0x8a>
 8010140:	f641 61d2 	movw	r1, #7890	; 0x1ed2
 8010144:	4816      	ldr	r0, [pc, #88]	; (80101a0 <TIM_CCxChannelCmd+0xe0>)
 8010146:	f7f5 fd3a 	bl	8005bbe <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801014a:	68bb      	ldr	r3, [r7, #8]
 801014c:	f003 031f 	and.w	r3, r3, #31
 8010150:	2201      	movs	r2, #1
 8010152:	fa02 f303 	lsl.w	r3, r2, r3
 8010156:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8010158:	68fb      	ldr	r3, [r7, #12]
 801015a:	6a1a      	ldr	r2, [r3, #32]
 801015c:	697b      	ldr	r3, [r7, #20]
 801015e:	43db      	mvns	r3, r3
 8010160:	401a      	ands	r2, r3
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	6a1a      	ldr	r2, [r3, #32]
 801016a:	68bb      	ldr	r3, [r7, #8]
 801016c:	f003 031f 	and.w	r3, r3, #31
 8010170:	6879      	ldr	r1, [r7, #4]
 8010172:	fa01 f303 	lsl.w	r3, r1, r3
 8010176:	431a      	orrs	r2, r3
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	621a      	str	r2, [r3, #32]
}
 801017c:	bf00      	nop
 801017e:	3718      	adds	r7, #24
 8010180:	46bd      	mov	sp, r7
 8010182:	bd80      	pop	{r7, pc}
 8010184:	40012c00 	.word	0x40012c00
 8010188:	40000400 	.word	0x40000400
 801018c:	40000800 	.word	0x40000800
 8010190:	40013400 	.word	0x40013400
 8010194:	40014000 	.word	0x40014000
 8010198:	40014400 	.word	0x40014400
 801019c:	40014800 	.word	0x40014800
 80101a0:	080344ec 	.word	0x080344ec

080101a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80101a4:	b580      	push	{r7, lr}
 80101a6:	b084      	sub	sp, #16
 80101a8:	af00      	add	r7, sp, #0
 80101aa:	6078      	str	r0, [r7, #4]
 80101ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	681b      	ldr	r3, [r3, #0]
 80101b2:	4a32      	ldr	r2, [pc, #200]	; (801027c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80101b4:	4293      	cmp	r3, r2
 80101b6:	d027      	beq.n	8010208 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80101c0:	d022      	beq.n	8010208 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	4a2e      	ldr	r2, [pc, #184]	; (8010280 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80101c8:	4293      	cmp	r3, r2
 80101ca:	d01d      	beq.n	8010208 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	4a2c      	ldr	r2, [pc, #176]	; (8010284 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80101d2:	4293      	cmp	r3, r2
 80101d4:	d018      	beq.n	8010208 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	4a2b      	ldr	r2, [pc, #172]	; (8010288 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80101dc:	4293      	cmp	r3, r2
 80101de:	d013      	beq.n	8010208 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	4a29      	ldr	r2, [pc, #164]	; (801028c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80101e6:	4293      	cmp	r3, r2
 80101e8:	d00e      	beq.n	8010208 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	681b      	ldr	r3, [r3, #0]
 80101ee:	4a28      	ldr	r2, [pc, #160]	; (8010290 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80101f0:	4293      	cmp	r3, r2
 80101f2:	d009      	beq.n	8010208 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	681b      	ldr	r3, [r3, #0]
 80101f8:	4a26      	ldr	r2, [pc, #152]	; (8010294 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80101fa:	4293      	cmp	r3, r2
 80101fc:	d004      	beq.n	8010208 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80101fe:	f240 71b4 	movw	r1, #1972	; 0x7b4
 8010202:	4825      	ldr	r0, [pc, #148]	; (8010298 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8010204:	f7f5 fcdb 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8010208:	683b      	ldr	r3, [r7, #0]
 801020a:	681b      	ldr	r3, [r3, #0]
 801020c:	2b00      	cmp	r3, #0
 801020e:	d020      	beq.n	8010252 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8010210:	683b      	ldr	r3, [r7, #0]
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	2b10      	cmp	r3, #16
 8010216:	d01c      	beq.n	8010252 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8010218:	683b      	ldr	r3, [r7, #0]
 801021a:	681b      	ldr	r3, [r3, #0]
 801021c:	2b20      	cmp	r3, #32
 801021e:	d018      	beq.n	8010252 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8010220:	683b      	ldr	r3, [r7, #0]
 8010222:	681b      	ldr	r3, [r3, #0]
 8010224:	2b30      	cmp	r3, #48	; 0x30
 8010226:	d014      	beq.n	8010252 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8010228:	683b      	ldr	r3, [r7, #0]
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	2b40      	cmp	r3, #64	; 0x40
 801022e:	d010      	beq.n	8010252 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8010230:	683b      	ldr	r3, [r7, #0]
 8010232:	681b      	ldr	r3, [r3, #0]
 8010234:	2b50      	cmp	r3, #80	; 0x50
 8010236:	d00c      	beq.n	8010252 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8010238:	683b      	ldr	r3, [r7, #0]
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	2b60      	cmp	r3, #96	; 0x60
 801023e:	d008      	beq.n	8010252 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8010240:	683b      	ldr	r3, [r7, #0]
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	2b70      	cmp	r3, #112	; 0x70
 8010246:	d004      	beq.n	8010252 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8010248:	f240 71b5 	movw	r1, #1973	; 0x7b5
 801024c:	4812      	ldr	r0, [pc, #72]	; (8010298 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 801024e:	f7f5 fcb6 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8010252:	683b      	ldr	r3, [r7, #0]
 8010254:	689b      	ldr	r3, [r3, #8]
 8010256:	2b80      	cmp	r3, #128	; 0x80
 8010258:	d008      	beq.n	801026c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801025a:	683b      	ldr	r3, [r7, #0]
 801025c:	689b      	ldr	r3, [r3, #8]
 801025e:	2b00      	cmp	r3, #0
 8010260:	d004      	beq.n	801026c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010262:	f240 71b6 	movw	r1, #1974	; 0x7b6
 8010266:	480c      	ldr	r0, [pc, #48]	; (8010298 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8010268:	f7f5 fca9 	bl	8005bbe <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010272:	2b01      	cmp	r3, #1
 8010274:	d112      	bne.n	801029c <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8010276:	2302      	movs	r3, #2
 8010278:	e0cd      	b.n	8010416 <HAL_TIMEx_MasterConfigSynchronization+0x272>
 801027a:	bf00      	nop
 801027c:	40012c00 	.word	0x40012c00
 8010280:	40000400 	.word	0x40000400
 8010284:	40000800 	.word	0x40000800
 8010288:	40001000 	.word	0x40001000
 801028c:	40001400 	.word	0x40001400
 8010290:	40013400 	.word	0x40013400
 8010294:	40014000 	.word	0x40014000
 8010298:	08034524 	.word	0x08034524
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	2201      	movs	r2, #1
 80102a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	2202      	movs	r2, #2
 80102a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	685b      	ldr	r3, [r3, #4]
 80102b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	681b      	ldr	r3, [r3, #0]
 80102b8:	689b      	ldr	r3, [r3, #8]
 80102ba:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	4a57      	ldr	r2, [pc, #348]	; (8010420 <HAL_TIMEx_MasterConfigSynchronization+0x27c>)
 80102c2:	4293      	cmp	r3, r2
 80102c4:	d004      	beq.n	80102d0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	681b      	ldr	r3, [r3, #0]
 80102ca:	4a56      	ldr	r2, [pc, #344]	; (8010424 <HAL_TIMEx_MasterConfigSynchronization+0x280>)
 80102cc:	4293      	cmp	r3, r2
 80102ce:	d161      	bne.n	8010394 <HAL_TIMEx_MasterConfigSynchronization+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 80102d0:	683b      	ldr	r3, [r7, #0]
 80102d2:	685b      	ldr	r3, [r3, #4]
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d054      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80102d8:	683b      	ldr	r3, [r7, #0]
 80102da:	685b      	ldr	r3, [r3, #4]
 80102dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80102e0:	d04f      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80102e2:	683b      	ldr	r3, [r7, #0]
 80102e4:	685b      	ldr	r3, [r3, #4]
 80102e6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80102ea:	d04a      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80102ec:	683b      	ldr	r3, [r7, #0]
 80102ee:	685b      	ldr	r3, [r3, #4]
 80102f0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80102f4:	d045      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80102f6:	683b      	ldr	r3, [r7, #0]
 80102f8:	685b      	ldr	r3, [r3, #4]
 80102fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80102fe:	d040      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8010300:	683b      	ldr	r3, [r7, #0]
 8010302:	685b      	ldr	r3, [r3, #4]
 8010304:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 8010308:	d03b      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 801030a:	683b      	ldr	r3, [r7, #0]
 801030c:	685b      	ldr	r3, [r3, #4]
 801030e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8010312:	d036      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8010314:	683b      	ldr	r3, [r7, #0]
 8010316:	685b      	ldr	r3, [r3, #4]
 8010318:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 801031c:	d031      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 801031e:	683b      	ldr	r3, [r7, #0]
 8010320:	685b      	ldr	r3, [r3, #4]
 8010322:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 8010326:	d02c      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8010328:	683b      	ldr	r3, [r7, #0]
 801032a:	685b      	ldr	r3, [r3, #4]
 801032c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8010330:	d027      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8010332:	683b      	ldr	r3, [r7, #0]
 8010334:	685b      	ldr	r3, [r3, #4]
 8010336:	f5b3 0f10 	cmp.w	r3, #9437184	; 0x900000
 801033a:	d022      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 801033c:	683b      	ldr	r3, [r7, #0]
 801033e:	685b      	ldr	r3, [r3, #4]
 8010340:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8010344:	d01d      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8010346:	683b      	ldr	r3, [r7, #0]
 8010348:	685b      	ldr	r3, [r3, #4]
 801034a:	f5b3 0f30 	cmp.w	r3, #11534336	; 0xb00000
 801034e:	d018      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8010350:	683b      	ldr	r3, [r7, #0]
 8010352:	685b      	ldr	r3, [r3, #4]
 8010354:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8010358:	d013      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 801035a:	683b      	ldr	r3, [r7, #0]
 801035c:	685b      	ldr	r3, [r3, #4]
 801035e:	f5b3 0f50 	cmp.w	r3, #13631488	; 0xd00000
 8010362:	d00e      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8010364:	683b      	ldr	r3, [r7, #0]
 8010366:	685b      	ldr	r3, [r3, #4]
 8010368:	f5b3 0f60 	cmp.w	r3, #14680064	; 0xe00000
 801036c:	d009      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 801036e:	683b      	ldr	r3, [r7, #0]
 8010370:	685b      	ldr	r3, [r3, #4]
 8010372:	f5b3 0f70 	cmp.w	r3, #15728640	; 0xf00000
 8010376:	d004      	beq.n	8010382 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8010378:	f240 71c9 	movw	r1, #1993	; 0x7c9
 801037c:	482a      	ldr	r0, [pc, #168]	; (8010428 <HAL_TIMEx_MasterConfigSynchronization+0x284>)
 801037e:	f7f5 fc1e 	bl	8005bbe <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8010382:	68fb      	ldr	r3, [r7, #12]
 8010384:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8010388:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801038a:	683b      	ldr	r3, [r7, #0]
 801038c:	685b      	ldr	r3, [r3, #4]
 801038e:	68fa      	ldr	r2, [r7, #12]
 8010390:	4313      	orrs	r3, r2
 8010392:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010394:	68fb      	ldr	r3, [r7, #12]
 8010396:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801039a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801039c:	683b      	ldr	r3, [r7, #0]
 801039e:	681b      	ldr	r3, [r3, #0]
 80103a0:	68fa      	ldr	r2, [r7, #12]
 80103a2:	4313      	orrs	r3, r2
 80103a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	681b      	ldr	r3, [r3, #0]
 80103aa:	68fa      	ldr	r2, [r7, #12]
 80103ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	681b      	ldr	r3, [r3, #0]
 80103b2:	4a1b      	ldr	r2, [pc, #108]	; (8010420 <HAL_TIMEx_MasterConfigSynchronization+0x27c>)
 80103b4:	4293      	cmp	r3, r2
 80103b6:	d018      	beq.n	80103ea <HAL_TIMEx_MasterConfigSynchronization+0x246>
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	681b      	ldr	r3, [r3, #0]
 80103bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80103c0:	d013      	beq.n	80103ea <HAL_TIMEx_MasterConfigSynchronization+0x246>
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	681b      	ldr	r3, [r3, #0]
 80103c6:	4a19      	ldr	r2, [pc, #100]	; (801042c <HAL_TIMEx_MasterConfigSynchronization+0x288>)
 80103c8:	4293      	cmp	r3, r2
 80103ca:	d00e      	beq.n	80103ea <HAL_TIMEx_MasterConfigSynchronization+0x246>
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	4a17      	ldr	r2, [pc, #92]	; (8010430 <HAL_TIMEx_MasterConfigSynchronization+0x28c>)
 80103d2:	4293      	cmp	r3, r2
 80103d4:	d009      	beq.n	80103ea <HAL_TIMEx_MasterConfigSynchronization+0x246>
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	4a12      	ldr	r2, [pc, #72]	; (8010424 <HAL_TIMEx_MasterConfigSynchronization+0x280>)
 80103dc:	4293      	cmp	r3, r2
 80103de:	d004      	beq.n	80103ea <HAL_TIMEx_MasterConfigSynchronization+0x246>
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	681b      	ldr	r3, [r3, #0]
 80103e4:	4a13      	ldr	r2, [pc, #76]	; (8010434 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 80103e6:	4293      	cmp	r3, r2
 80103e8:	d10c      	bne.n	8010404 <HAL_TIMEx_MasterConfigSynchronization+0x260>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80103ea:	68bb      	ldr	r3, [r7, #8]
 80103ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80103f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80103f2:	683b      	ldr	r3, [r7, #0]
 80103f4:	689b      	ldr	r3, [r3, #8]
 80103f6:	68ba      	ldr	r2, [r7, #8]
 80103f8:	4313      	orrs	r3, r2
 80103fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	68ba      	ldr	r2, [r7, #8]
 8010402:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	2201      	movs	r2, #1
 8010408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	2200      	movs	r2, #0
 8010410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010414:	2300      	movs	r3, #0
}
 8010416:	4618      	mov	r0, r3
 8010418:	3710      	adds	r7, #16
 801041a:	46bd      	mov	sp, r7
 801041c:	bd80      	pop	{r7, pc}
 801041e:	bf00      	nop
 8010420:	40012c00 	.word	0x40012c00
 8010424:	40013400 	.word	0x40013400
 8010428:	08034524 	.word	0x08034524
 801042c:	40000400 	.word	0x40000400
 8010430:	40000800 	.word	0x40000800
 8010434:	40014000 	.word	0x40014000

08010438 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010438:	b580      	push	{r7, lr}
 801043a:	b082      	sub	sp, #8
 801043c:	af00      	add	r7, sp, #0
 801043e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	2b00      	cmp	r3, #0
 8010444:	d101      	bne.n	801044a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010446:	2301      	movs	r3, #1
 8010448:	e077      	b.n	801053a <HAL_UART_Init+0x102>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	699b      	ldr	r3, [r3, #24]
 801044e:	2b00      	cmp	r3, #0
 8010450:	d014      	beq.n	801047c <HAL_UART_Init+0x44>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	4a3b      	ldr	r2, [pc, #236]	; (8010544 <HAL_UART_Init+0x10c>)
 8010458:	4293      	cmp	r3, r2
 801045a:	d02d      	beq.n	80104b8 <HAL_UART_Init+0x80>
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	4a39      	ldr	r2, [pc, #228]	; (8010548 <HAL_UART_Init+0x110>)
 8010462:	4293      	cmp	r3, r2
 8010464:	d028      	beq.n	80104b8 <HAL_UART_Init+0x80>
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	4a38      	ldr	r2, [pc, #224]	; (801054c <HAL_UART_Init+0x114>)
 801046c:	4293      	cmp	r3, r2
 801046e:	d023      	beq.n	80104b8 <HAL_UART_Init+0x80>
 8010470:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8010474:	4836      	ldr	r0, [pc, #216]	; (8010550 <HAL_UART_Init+0x118>)
 8010476:	f7f5 fba2 	bl	8005bbe <assert_failed>
 801047a:	e01d      	b.n	80104b8 <HAL_UART_Init+0x80>
  }
  else
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	681b      	ldr	r3, [r3, #0]
 8010480:	4a30      	ldr	r2, [pc, #192]	; (8010544 <HAL_UART_Init+0x10c>)
 8010482:	4293      	cmp	r3, r2
 8010484:	d018      	beq.n	80104b8 <HAL_UART_Init+0x80>
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	4a2f      	ldr	r2, [pc, #188]	; (8010548 <HAL_UART_Init+0x110>)
 801048c:	4293      	cmp	r3, r2
 801048e:	d013      	beq.n	80104b8 <HAL_UART_Init+0x80>
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	4a2d      	ldr	r2, [pc, #180]	; (801054c <HAL_UART_Init+0x114>)
 8010496:	4293      	cmp	r3, r2
 8010498:	d00e      	beq.n	80104b8 <HAL_UART_Init+0x80>
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	681b      	ldr	r3, [r3, #0]
 801049e:	4a2d      	ldr	r2, [pc, #180]	; (8010554 <HAL_UART_Init+0x11c>)
 80104a0:	4293      	cmp	r3, r2
 80104a2:	d009      	beq.n	80104b8 <HAL_UART_Init+0x80>
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	4a2b      	ldr	r2, [pc, #172]	; (8010558 <HAL_UART_Init+0x120>)
 80104aa:	4293      	cmp	r3, r2
 80104ac:	d004      	beq.n	80104b8 <HAL_UART_Init+0x80>
 80104ae:	f240 1131 	movw	r1, #305	; 0x131
 80104b2:	4827      	ldr	r0, [pc, #156]	; (8010550 <HAL_UART_Init+0x118>)
 80104b4:	f7f5 fb83 	bl	8005bbe <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d106      	bne.n	80104ce <HAL_UART_Init+0x96>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	2200      	movs	r2, #0
 80104c4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80104c8:	6878      	ldr	r0, [r7, #4]
 80104ca:	f7f7 fa99 	bl	8007a00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	2224      	movs	r2, #36	; 0x24
 80104d2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	681a      	ldr	r2, [r3, #0]
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	f022 0201 	bic.w	r2, r2, #1
 80104e2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80104e4:	6878      	ldr	r0, [r7, #4]
 80104e6:	f000 f8cd 	bl	8010684 <UART_SetConfig>
 80104ea:	4603      	mov	r3, r0
 80104ec:	2b01      	cmp	r3, #1
 80104ee:	d101      	bne.n	80104f4 <HAL_UART_Init+0xbc>
  {
    return HAL_ERROR;
 80104f0:	2301      	movs	r3, #1
 80104f2:	e022      	b.n	801053a <HAL_UART_Init+0x102>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d002      	beq.n	8010502 <HAL_UART_Init+0xca>
  {
    UART_AdvFeatureConfig(huart);
 80104fc:	6878      	ldr	r0, [r7, #4]
 80104fe:	f000 fb21 	bl	8010b44 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	681b      	ldr	r3, [r3, #0]
 8010506:	685a      	ldr	r2, [r3, #4]
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010510:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	689a      	ldr	r2, [r3, #8]
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010520:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	681a      	ldr	r2, [r3, #0]
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	f042 0201 	orr.w	r2, r2, #1
 8010530:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010532:	6878      	ldr	r0, [r7, #4]
 8010534:	f000 fc56 	bl	8010de4 <UART_CheckIdleState>
 8010538:	4603      	mov	r3, r0
}
 801053a:	4618      	mov	r0, r3
 801053c:	3708      	adds	r7, #8
 801053e:	46bd      	mov	sp, r7
 8010540:	bd80      	pop	{r7, pc}
 8010542:	bf00      	nop
 8010544:	40013800 	.word	0x40013800
 8010548:	40004400 	.word	0x40004400
 801054c:	40004800 	.word	0x40004800
 8010550:	08034560 	.word	0x08034560
 8010554:	40004c00 	.word	0x40004c00
 8010558:	40005000 	.word	0x40005000

0801055c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b08a      	sub	sp, #40	; 0x28
 8010560:	af02      	add	r7, sp, #8
 8010562:	60f8      	str	r0, [r7, #12]
 8010564:	60b9      	str	r1, [r7, #8]
 8010566:	603b      	str	r3, [r7, #0]
 8010568:	4613      	mov	r3, r2
 801056a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801056c:	68fb      	ldr	r3, [r7, #12]
 801056e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010570:	2b20      	cmp	r3, #32
 8010572:	f040 8082 	bne.w	801067a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8010576:	68bb      	ldr	r3, [r7, #8]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d002      	beq.n	8010582 <HAL_UART_Transmit+0x26>
 801057c:	88fb      	ldrh	r3, [r7, #6]
 801057e:	2b00      	cmp	r3, #0
 8010580:	d101      	bne.n	8010586 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8010582:	2301      	movs	r3, #1
 8010584:	e07a      	b.n	801067c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8010586:	68fb      	ldr	r3, [r7, #12]
 8010588:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 801058c:	2b01      	cmp	r3, #1
 801058e:	d101      	bne.n	8010594 <HAL_UART_Transmit+0x38>
 8010590:	2302      	movs	r3, #2
 8010592:	e073      	b.n	801067c <HAL_UART_Transmit+0x120>
 8010594:	68fb      	ldr	r3, [r7, #12]
 8010596:	2201      	movs	r2, #1
 8010598:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801059c:	68fb      	ldr	r3, [r7, #12]
 801059e:	2200      	movs	r2, #0
 80105a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80105a4:	68fb      	ldr	r3, [r7, #12]
 80105a6:	2221      	movs	r2, #33	; 0x21
 80105a8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80105aa:	f7f7 faef 	bl	8007b8c <HAL_GetTick>
 80105ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	88fa      	ldrh	r2, [r7, #6]
 80105b4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80105b8:	68fb      	ldr	r3, [r7, #12]
 80105ba:	88fa      	ldrh	r2, [r7, #6]
 80105bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80105c0:	68fb      	ldr	r3, [r7, #12]
 80105c2:	689b      	ldr	r3, [r3, #8]
 80105c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80105c8:	d108      	bne.n	80105dc <HAL_UART_Transmit+0x80>
 80105ca:	68fb      	ldr	r3, [r7, #12]
 80105cc:	691b      	ldr	r3, [r3, #16]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d104      	bne.n	80105dc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80105d2:	2300      	movs	r3, #0
 80105d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80105d6:	68bb      	ldr	r3, [r7, #8]
 80105d8:	61bb      	str	r3, [r7, #24]
 80105da:	e003      	b.n	80105e4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80105dc:	68bb      	ldr	r3, [r7, #8]
 80105de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80105e0:	2300      	movs	r3, #0
 80105e2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	2200      	movs	r2, #0
 80105e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80105ec:	e02d      	b.n	801064a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80105ee:	683b      	ldr	r3, [r7, #0]
 80105f0:	9300      	str	r3, [sp, #0]
 80105f2:	697b      	ldr	r3, [r7, #20]
 80105f4:	2200      	movs	r2, #0
 80105f6:	2180      	movs	r1, #128	; 0x80
 80105f8:	68f8      	ldr	r0, [r7, #12]
 80105fa:	f000 fc3c 	bl	8010e76 <UART_WaitOnFlagUntilTimeout>
 80105fe:	4603      	mov	r3, r0
 8010600:	2b00      	cmp	r3, #0
 8010602:	d001      	beq.n	8010608 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8010604:	2303      	movs	r3, #3
 8010606:	e039      	b.n	801067c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8010608:	69fb      	ldr	r3, [r7, #28]
 801060a:	2b00      	cmp	r3, #0
 801060c:	d10b      	bne.n	8010626 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 801060e:	69bb      	ldr	r3, [r7, #24]
 8010610:	881a      	ldrh	r2, [r3, #0]
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801061a:	b292      	uxth	r2, r2
 801061c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 801061e:	69bb      	ldr	r3, [r7, #24]
 8010620:	3302      	adds	r3, #2
 8010622:	61bb      	str	r3, [r7, #24]
 8010624:	e008      	b.n	8010638 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8010626:	69fb      	ldr	r3, [r7, #28]
 8010628:	781a      	ldrb	r2, [r3, #0]
 801062a:	68fb      	ldr	r3, [r7, #12]
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	b292      	uxth	r2, r2
 8010630:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8010632:	69fb      	ldr	r3, [r7, #28]
 8010634:	3301      	adds	r3, #1
 8010636:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8010638:	68fb      	ldr	r3, [r7, #12]
 801063a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 801063e:	b29b      	uxth	r3, r3
 8010640:	3b01      	subs	r3, #1
 8010642:	b29a      	uxth	r2, r3
 8010644:	68fb      	ldr	r3, [r7, #12]
 8010646:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8010650:	b29b      	uxth	r3, r3
 8010652:	2b00      	cmp	r3, #0
 8010654:	d1cb      	bne.n	80105ee <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010656:	683b      	ldr	r3, [r7, #0]
 8010658:	9300      	str	r3, [sp, #0]
 801065a:	697b      	ldr	r3, [r7, #20]
 801065c:	2200      	movs	r2, #0
 801065e:	2140      	movs	r1, #64	; 0x40
 8010660:	68f8      	ldr	r0, [r7, #12]
 8010662:	f000 fc08 	bl	8010e76 <UART_WaitOnFlagUntilTimeout>
 8010666:	4603      	mov	r3, r0
 8010668:	2b00      	cmp	r3, #0
 801066a:	d001      	beq.n	8010670 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 801066c:	2303      	movs	r3, #3
 801066e:	e005      	b.n	801067c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8010670:	68fb      	ldr	r3, [r7, #12]
 8010672:	2220      	movs	r2, #32
 8010674:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8010676:	2300      	movs	r3, #0
 8010678:	e000      	b.n	801067c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 801067a:	2302      	movs	r3, #2
  }
}
 801067c:	4618      	mov	r0, r3
 801067e:	3720      	adds	r7, #32
 8010680:	46bd      	mov	sp, r7
 8010682:	bd80      	pop	{r7, pc}

08010684 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010684:	b580      	push	{r7, lr}
 8010686:	b088      	sub	sp, #32
 8010688:	af00      	add	r7, sp, #0
 801068a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801068c:	2300      	movs	r3, #0
 801068e:	77bb      	strb	r3, [r7, #30]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	685b      	ldr	r3, [r3, #4]
 8010694:	4a99      	ldr	r2, [pc, #612]	; (80108fc <UART_SetConfig+0x278>)
 8010696:	4293      	cmp	r3, r2
 8010698:	d904      	bls.n	80106a4 <UART_SetConfig+0x20>
 801069a:	f640 313f 	movw	r1, #2879	; 0xb3f
 801069e:	4898      	ldr	r0, [pc, #608]	; (8010900 <UART_SetConfig+0x27c>)
 80106a0:	f7f5 fa8d 	bl	8005bbe <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	689b      	ldr	r3, [r3, #8]
 80106a8:	2b00      	cmp	r3, #0
 80106aa:	d009      	beq.n	80106c0 <UART_SetConfig+0x3c>
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	689b      	ldr	r3, [r3, #8]
 80106b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80106b4:	d004      	beq.n	80106c0 <UART_SetConfig+0x3c>
 80106b6:	f44f 6134 	mov.w	r1, #2880	; 0xb40
 80106ba:	4891      	ldr	r0, [pc, #580]	; (8010900 <UART_SetConfig+0x27c>)
 80106bc:	f7f5 fa7f 	bl	8005bbe <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	68db      	ldr	r3, [r3, #12]
 80106c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80106c8:	d012      	beq.n	80106f0 <UART_SetConfig+0x6c>
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	68db      	ldr	r3, [r3, #12]
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d00e      	beq.n	80106f0 <UART_SetConfig+0x6c>
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	68db      	ldr	r3, [r3, #12]
 80106d6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80106da:	d009      	beq.n	80106f0 <UART_SetConfig+0x6c>
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	68db      	ldr	r3, [r3, #12]
 80106e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80106e4:	d004      	beq.n	80106f0 <UART_SetConfig+0x6c>
 80106e6:	f640 3141 	movw	r1, #2881	; 0xb41
 80106ea:	4885      	ldr	r0, [pc, #532]	; (8010900 <UART_SetConfig+0x27c>)
 80106ec:	f7f5 fa67 	bl	8005bbe <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	6a1b      	ldr	r3, [r3, #32]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d009      	beq.n	801070c <UART_SetConfig+0x88>
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	6a1b      	ldr	r3, [r3, #32]
 80106fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010700:	d004      	beq.n	801070c <UART_SetConfig+0x88>
 8010702:	f640 3142 	movw	r1, #2882	; 0xb42
 8010706:	487e      	ldr	r0, [pc, #504]	; (8010900 <UART_SetConfig+0x27c>)
 8010708:	f7f5 fa59 	bl	8005bbe <assert_failed>

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	691b      	ldr	r3, [r3, #16]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d00e      	beq.n	8010732 <UART_SetConfig+0xae>
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	691b      	ldr	r3, [r3, #16]
 8010718:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801071c:	d009      	beq.n	8010732 <UART_SetConfig+0xae>
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	691b      	ldr	r3, [r3, #16]
 8010722:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8010726:	d004      	beq.n	8010732 <UART_SetConfig+0xae>
 8010728:	f640 3144 	movw	r1, #2884	; 0xb44
 801072c:	4874      	ldr	r0, [pc, #464]	; (8010900 <UART_SetConfig+0x27c>)
 801072e:	f7f5 fa46 	bl	8005bbe <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	695b      	ldr	r3, [r3, #20]
 8010736:	f023 030c 	bic.w	r3, r3, #12
 801073a:	2b00      	cmp	r3, #0
 801073c:	d103      	bne.n	8010746 <UART_SetConfig+0xc2>
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	695b      	ldr	r3, [r3, #20]
 8010742:	2b00      	cmp	r3, #0
 8010744:	d104      	bne.n	8010750 <UART_SetConfig+0xcc>
 8010746:	f640 3145 	movw	r1, #2885	; 0xb45
 801074a:	486d      	ldr	r0, [pc, #436]	; (8010900 <UART_SetConfig+0x27c>)
 801074c:	f7f5 fa37 	bl	8005bbe <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	699b      	ldr	r3, [r3, #24]
 8010754:	2b00      	cmp	r3, #0
 8010756:	d013      	beq.n	8010780 <UART_SetConfig+0xfc>
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	699b      	ldr	r3, [r3, #24]
 801075c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010760:	d00e      	beq.n	8010780 <UART_SetConfig+0xfc>
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	699b      	ldr	r3, [r3, #24]
 8010766:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801076a:	d009      	beq.n	8010780 <UART_SetConfig+0xfc>
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	699b      	ldr	r3, [r3, #24]
 8010770:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010774:	d004      	beq.n	8010780 <UART_SetConfig+0xfc>
 8010776:	f640 3146 	movw	r1, #2886	; 0xb46
 801077a:	4861      	ldr	r0, [pc, #388]	; (8010900 <UART_SetConfig+0x27c>)
 801077c:	f7f5 fa1f 	bl	8005bbe <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	69db      	ldr	r3, [r3, #28]
 8010784:	2b00      	cmp	r3, #0
 8010786:	d009      	beq.n	801079c <UART_SetConfig+0x118>
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	69db      	ldr	r3, [r3, #28]
 801078c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010790:	d004      	beq.n	801079c <UART_SetConfig+0x118>
 8010792:	f640 3147 	movw	r1, #2887	; 0xb47
 8010796:	485a      	ldr	r0, [pc, #360]	; (8010900 <UART_SetConfig+0x27c>)
 8010798:	f7f5 fa11 	bl	8005bbe <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	689a      	ldr	r2, [r3, #8]
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	691b      	ldr	r3, [r3, #16]
 80107a4:	431a      	orrs	r2, r3
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	695b      	ldr	r3, [r3, #20]
 80107aa:	431a      	orrs	r2, r3
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	69db      	ldr	r3, [r3, #28]
 80107b0:	4313      	orrs	r3, r2
 80107b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	681b      	ldr	r3, [r3, #0]
 80107b8:	681b      	ldr	r3, [r3, #0]
 80107ba:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80107be:	f023 030c 	bic.w	r3, r3, #12
 80107c2:	687a      	ldr	r2, [r7, #4]
 80107c4:	6812      	ldr	r2, [r2, #0]
 80107c6:	6979      	ldr	r1, [r7, #20]
 80107c8:	430b      	orrs	r3, r1
 80107ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	685b      	ldr	r3, [r3, #4]
 80107d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	68da      	ldr	r2, [r3, #12]
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	430a      	orrs	r2, r1
 80107e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	699b      	ldr	r3, [r3, #24]
 80107e6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	6a1b      	ldr	r3, [r3, #32]
 80107ec:	697a      	ldr	r2, [r7, #20]
 80107ee:	4313      	orrs	r3, r2
 80107f0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	689b      	ldr	r3, [r3, #8]
 80107f8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	697a      	ldr	r2, [r7, #20]
 8010802:	430a      	orrs	r2, r1
 8010804:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	4a3e      	ldr	r2, [pc, #248]	; (8010904 <UART_SetConfig+0x280>)
 801080c:	4293      	cmp	r3, r2
 801080e:	d120      	bne.n	8010852 <UART_SetConfig+0x1ce>
 8010810:	4b3d      	ldr	r3, [pc, #244]	; (8010908 <UART_SetConfig+0x284>)
 8010812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010814:	f003 0303 	and.w	r3, r3, #3
 8010818:	2b03      	cmp	r3, #3
 801081a:	d817      	bhi.n	801084c <UART_SetConfig+0x1c8>
 801081c:	a201      	add	r2, pc, #4	; (adr r2, 8010824 <UART_SetConfig+0x1a0>)
 801081e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010822:	bf00      	nop
 8010824:	08010835 	.word	0x08010835
 8010828:	08010841 	.word	0x08010841
 801082c:	08010847 	.word	0x08010847
 8010830:	0801083b 	.word	0x0801083b
 8010834:	2301      	movs	r3, #1
 8010836:	77fb      	strb	r3, [r7, #31]
 8010838:	e0c2      	b.n	80109c0 <UART_SetConfig+0x33c>
 801083a:	2302      	movs	r3, #2
 801083c:	77fb      	strb	r3, [r7, #31]
 801083e:	e0bf      	b.n	80109c0 <UART_SetConfig+0x33c>
 8010840:	2304      	movs	r3, #4
 8010842:	77fb      	strb	r3, [r7, #31]
 8010844:	e0bc      	b.n	80109c0 <UART_SetConfig+0x33c>
 8010846:	2308      	movs	r3, #8
 8010848:	77fb      	strb	r3, [r7, #31]
 801084a:	e0b9      	b.n	80109c0 <UART_SetConfig+0x33c>
 801084c:	2310      	movs	r3, #16
 801084e:	77fb      	strb	r3, [r7, #31]
 8010850:	e0b6      	b.n	80109c0 <UART_SetConfig+0x33c>
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	4a2d      	ldr	r2, [pc, #180]	; (801090c <UART_SetConfig+0x288>)
 8010858:	4293      	cmp	r3, r2
 801085a:	d124      	bne.n	80108a6 <UART_SetConfig+0x222>
 801085c:	4b2a      	ldr	r3, [pc, #168]	; (8010908 <UART_SetConfig+0x284>)
 801085e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010860:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8010864:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8010868:	d011      	beq.n	801088e <UART_SetConfig+0x20a>
 801086a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 801086e:	d817      	bhi.n	80108a0 <UART_SetConfig+0x21c>
 8010870:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010874:	d011      	beq.n	801089a <UART_SetConfig+0x216>
 8010876:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 801087a:	d811      	bhi.n	80108a0 <UART_SetConfig+0x21c>
 801087c:	2b00      	cmp	r3, #0
 801087e:	d003      	beq.n	8010888 <UART_SetConfig+0x204>
 8010880:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010884:	d006      	beq.n	8010894 <UART_SetConfig+0x210>
 8010886:	e00b      	b.n	80108a0 <UART_SetConfig+0x21c>
 8010888:	2300      	movs	r3, #0
 801088a:	77fb      	strb	r3, [r7, #31]
 801088c:	e098      	b.n	80109c0 <UART_SetConfig+0x33c>
 801088e:	2302      	movs	r3, #2
 8010890:	77fb      	strb	r3, [r7, #31]
 8010892:	e095      	b.n	80109c0 <UART_SetConfig+0x33c>
 8010894:	2304      	movs	r3, #4
 8010896:	77fb      	strb	r3, [r7, #31]
 8010898:	e092      	b.n	80109c0 <UART_SetConfig+0x33c>
 801089a:	2308      	movs	r3, #8
 801089c:	77fb      	strb	r3, [r7, #31]
 801089e:	e08f      	b.n	80109c0 <UART_SetConfig+0x33c>
 80108a0:	2310      	movs	r3, #16
 80108a2:	77fb      	strb	r3, [r7, #31]
 80108a4:	e08c      	b.n	80109c0 <UART_SetConfig+0x33c>
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	4a19      	ldr	r2, [pc, #100]	; (8010910 <UART_SetConfig+0x28c>)
 80108ac:	4293      	cmp	r3, r2
 80108ae:	d131      	bne.n	8010914 <UART_SetConfig+0x290>
 80108b0:	4b15      	ldr	r3, [pc, #84]	; (8010908 <UART_SetConfig+0x284>)
 80108b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80108b4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80108b8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80108bc:	d011      	beq.n	80108e2 <UART_SetConfig+0x25e>
 80108be:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80108c2:	d817      	bhi.n	80108f4 <UART_SetConfig+0x270>
 80108c4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80108c8:	d011      	beq.n	80108ee <UART_SetConfig+0x26a>
 80108ca:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80108ce:	d811      	bhi.n	80108f4 <UART_SetConfig+0x270>
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	d003      	beq.n	80108dc <UART_SetConfig+0x258>
 80108d4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80108d8:	d006      	beq.n	80108e8 <UART_SetConfig+0x264>
 80108da:	e00b      	b.n	80108f4 <UART_SetConfig+0x270>
 80108dc:	2300      	movs	r3, #0
 80108de:	77fb      	strb	r3, [r7, #31]
 80108e0:	e06e      	b.n	80109c0 <UART_SetConfig+0x33c>
 80108e2:	2302      	movs	r3, #2
 80108e4:	77fb      	strb	r3, [r7, #31]
 80108e6:	e06b      	b.n	80109c0 <UART_SetConfig+0x33c>
 80108e8:	2304      	movs	r3, #4
 80108ea:	77fb      	strb	r3, [r7, #31]
 80108ec:	e068      	b.n	80109c0 <UART_SetConfig+0x33c>
 80108ee:	2308      	movs	r3, #8
 80108f0:	77fb      	strb	r3, [r7, #31]
 80108f2:	e065      	b.n	80109c0 <UART_SetConfig+0x33c>
 80108f4:	2310      	movs	r3, #16
 80108f6:	77fb      	strb	r3, [r7, #31]
 80108f8:	e062      	b.n	80109c0 <UART_SetConfig+0x33c>
 80108fa:	bf00      	nop
 80108fc:	00895440 	.word	0x00895440
 8010900:	08034560 	.word	0x08034560
 8010904:	40013800 	.word	0x40013800
 8010908:	40021000 	.word	0x40021000
 801090c:	40004400 	.word	0x40004400
 8010910:	40004800 	.word	0x40004800
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	4a86      	ldr	r2, [pc, #536]	; (8010b34 <UART_SetConfig+0x4b0>)
 801091a:	4293      	cmp	r3, r2
 801091c:	d124      	bne.n	8010968 <UART_SetConfig+0x2e4>
 801091e:	4b86      	ldr	r3, [pc, #536]	; (8010b38 <UART_SetConfig+0x4b4>)
 8010920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010922:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8010926:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 801092a:	d011      	beq.n	8010950 <UART_SetConfig+0x2cc>
 801092c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8010930:	d817      	bhi.n	8010962 <UART_SetConfig+0x2de>
 8010932:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8010936:	d011      	beq.n	801095c <UART_SetConfig+0x2d8>
 8010938:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801093c:	d811      	bhi.n	8010962 <UART_SetConfig+0x2de>
 801093e:	2b00      	cmp	r3, #0
 8010940:	d003      	beq.n	801094a <UART_SetConfig+0x2c6>
 8010942:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010946:	d006      	beq.n	8010956 <UART_SetConfig+0x2d2>
 8010948:	e00b      	b.n	8010962 <UART_SetConfig+0x2de>
 801094a:	2300      	movs	r3, #0
 801094c:	77fb      	strb	r3, [r7, #31]
 801094e:	e037      	b.n	80109c0 <UART_SetConfig+0x33c>
 8010950:	2302      	movs	r3, #2
 8010952:	77fb      	strb	r3, [r7, #31]
 8010954:	e034      	b.n	80109c0 <UART_SetConfig+0x33c>
 8010956:	2304      	movs	r3, #4
 8010958:	77fb      	strb	r3, [r7, #31]
 801095a:	e031      	b.n	80109c0 <UART_SetConfig+0x33c>
 801095c:	2308      	movs	r3, #8
 801095e:	77fb      	strb	r3, [r7, #31]
 8010960:	e02e      	b.n	80109c0 <UART_SetConfig+0x33c>
 8010962:	2310      	movs	r3, #16
 8010964:	77fb      	strb	r3, [r7, #31]
 8010966:	e02b      	b.n	80109c0 <UART_SetConfig+0x33c>
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	4a73      	ldr	r2, [pc, #460]	; (8010b3c <UART_SetConfig+0x4b8>)
 801096e:	4293      	cmp	r3, r2
 8010970:	d124      	bne.n	80109bc <UART_SetConfig+0x338>
 8010972:	4b71      	ldr	r3, [pc, #452]	; (8010b38 <UART_SetConfig+0x4b4>)
 8010974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010976:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 801097a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 801097e:	d011      	beq.n	80109a4 <UART_SetConfig+0x320>
 8010980:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8010984:	d817      	bhi.n	80109b6 <UART_SetConfig+0x332>
 8010986:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801098a:	d011      	beq.n	80109b0 <UART_SetConfig+0x32c>
 801098c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8010990:	d811      	bhi.n	80109b6 <UART_SetConfig+0x332>
 8010992:	2b00      	cmp	r3, #0
 8010994:	d003      	beq.n	801099e <UART_SetConfig+0x31a>
 8010996:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 801099a:	d006      	beq.n	80109aa <UART_SetConfig+0x326>
 801099c:	e00b      	b.n	80109b6 <UART_SetConfig+0x332>
 801099e:	2300      	movs	r3, #0
 80109a0:	77fb      	strb	r3, [r7, #31]
 80109a2:	e00d      	b.n	80109c0 <UART_SetConfig+0x33c>
 80109a4:	2302      	movs	r3, #2
 80109a6:	77fb      	strb	r3, [r7, #31]
 80109a8:	e00a      	b.n	80109c0 <UART_SetConfig+0x33c>
 80109aa:	2304      	movs	r3, #4
 80109ac:	77fb      	strb	r3, [r7, #31]
 80109ae:	e007      	b.n	80109c0 <UART_SetConfig+0x33c>
 80109b0:	2308      	movs	r3, #8
 80109b2:	77fb      	strb	r3, [r7, #31]
 80109b4:	e004      	b.n	80109c0 <UART_SetConfig+0x33c>
 80109b6:	2310      	movs	r3, #16
 80109b8:	77fb      	strb	r3, [r7, #31]
 80109ba:	e001      	b.n	80109c0 <UART_SetConfig+0x33c>
 80109bc:	2310      	movs	r3, #16
 80109be:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	69db      	ldr	r3, [r3, #28]
 80109c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80109c8:	d15c      	bne.n	8010a84 <UART_SetConfig+0x400>
  {
    switch (clocksource)
 80109ca:	7ffb      	ldrb	r3, [r7, #31]
 80109cc:	2b08      	cmp	r3, #8
 80109ce:	d828      	bhi.n	8010a22 <UART_SetConfig+0x39e>
 80109d0:	a201      	add	r2, pc, #4	; (adr r2, 80109d8 <UART_SetConfig+0x354>)
 80109d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109d6:	bf00      	nop
 80109d8:	080109fd 	.word	0x080109fd
 80109dc:	08010a05 	.word	0x08010a05
 80109e0:	08010a0d 	.word	0x08010a0d
 80109e4:	08010a23 	.word	0x08010a23
 80109e8:	08010a13 	.word	0x08010a13
 80109ec:	08010a23 	.word	0x08010a23
 80109f0:	08010a23 	.word	0x08010a23
 80109f4:	08010a23 	.word	0x08010a23
 80109f8:	08010a1b 	.word	0x08010a1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80109fc:	f7fd f8d2 	bl	800dba4 <HAL_RCC_GetPCLK1Freq>
 8010a00:	61b8      	str	r0, [r7, #24]
        break;
 8010a02:	e013      	b.n	8010a2c <UART_SetConfig+0x3a8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010a04:	f7fd f8f0 	bl	800dbe8 <HAL_RCC_GetPCLK2Freq>
 8010a08:	61b8      	str	r0, [r7, #24]
        break;
 8010a0a:	e00f      	b.n	8010a2c <UART_SetConfig+0x3a8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010a0c:	4b4c      	ldr	r3, [pc, #304]	; (8010b40 <UART_SetConfig+0x4bc>)
 8010a0e:	61bb      	str	r3, [r7, #24]
        break;
 8010a10:	e00c      	b.n	8010a2c <UART_SetConfig+0x3a8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010a12:	f7fd f851 	bl	800dab8 <HAL_RCC_GetSysClockFreq>
 8010a16:	61b8      	str	r0, [r7, #24]
        break;
 8010a18:	e008      	b.n	8010a2c <UART_SetConfig+0x3a8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010a1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010a1e:	61bb      	str	r3, [r7, #24]
        break;
 8010a20:	e004      	b.n	8010a2c <UART_SetConfig+0x3a8>
      default:
        pclk = 0U;
 8010a22:	2300      	movs	r3, #0
 8010a24:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8010a26:	2301      	movs	r3, #1
 8010a28:	77bb      	strb	r3, [r7, #30]
        break;
 8010a2a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010a2c:	69bb      	ldr	r3, [r7, #24]
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d074      	beq.n	8010b1c <UART_SetConfig+0x498>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8010a32:	69bb      	ldr	r3, [r7, #24]
 8010a34:	005a      	lsls	r2, r3, #1
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	685b      	ldr	r3, [r3, #4]
 8010a3a:	085b      	lsrs	r3, r3, #1
 8010a3c:	441a      	add	r2, r3
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	685b      	ldr	r3, [r3, #4]
 8010a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8010a46:	b29b      	uxth	r3, r3
 8010a48:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010a4a:	693b      	ldr	r3, [r7, #16]
 8010a4c:	2b0f      	cmp	r3, #15
 8010a4e:	d916      	bls.n	8010a7e <UART_SetConfig+0x3fa>
 8010a50:	693b      	ldr	r3, [r7, #16]
 8010a52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010a56:	d212      	bcs.n	8010a7e <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010a58:	693b      	ldr	r3, [r7, #16]
 8010a5a:	b29b      	uxth	r3, r3
 8010a5c:	f023 030f 	bic.w	r3, r3, #15
 8010a60:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010a62:	693b      	ldr	r3, [r7, #16]
 8010a64:	085b      	lsrs	r3, r3, #1
 8010a66:	b29b      	uxth	r3, r3
 8010a68:	f003 0307 	and.w	r3, r3, #7
 8010a6c:	b29a      	uxth	r2, r3
 8010a6e:	89fb      	ldrh	r3, [r7, #14]
 8010a70:	4313      	orrs	r3, r2
 8010a72:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	89fa      	ldrh	r2, [r7, #14]
 8010a7a:	60da      	str	r2, [r3, #12]
 8010a7c:	e04e      	b.n	8010b1c <UART_SetConfig+0x498>
      }
      else
      {
        ret = HAL_ERROR;
 8010a7e:	2301      	movs	r3, #1
 8010a80:	77bb      	strb	r3, [r7, #30]
 8010a82:	e04b      	b.n	8010b1c <UART_SetConfig+0x498>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010a84:	7ffb      	ldrb	r3, [r7, #31]
 8010a86:	2b08      	cmp	r3, #8
 8010a88:	d827      	bhi.n	8010ada <UART_SetConfig+0x456>
 8010a8a:	a201      	add	r2, pc, #4	; (adr r2, 8010a90 <UART_SetConfig+0x40c>)
 8010a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a90:	08010ab5 	.word	0x08010ab5
 8010a94:	08010abd 	.word	0x08010abd
 8010a98:	08010ac5 	.word	0x08010ac5
 8010a9c:	08010adb 	.word	0x08010adb
 8010aa0:	08010acb 	.word	0x08010acb
 8010aa4:	08010adb 	.word	0x08010adb
 8010aa8:	08010adb 	.word	0x08010adb
 8010aac:	08010adb 	.word	0x08010adb
 8010ab0:	08010ad3 	.word	0x08010ad3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010ab4:	f7fd f876 	bl	800dba4 <HAL_RCC_GetPCLK1Freq>
 8010ab8:	61b8      	str	r0, [r7, #24]
        break;
 8010aba:	e013      	b.n	8010ae4 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010abc:	f7fd f894 	bl	800dbe8 <HAL_RCC_GetPCLK2Freq>
 8010ac0:	61b8      	str	r0, [r7, #24]
        break;
 8010ac2:	e00f      	b.n	8010ae4 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010ac4:	4b1e      	ldr	r3, [pc, #120]	; (8010b40 <UART_SetConfig+0x4bc>)
 8010ac6:	61bb      	str	r3, [r7, #24]
        break;
 8010ac8:	e00c      	b.n	8010ae4 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010aca:	f7fc fff5 	bl	800dab8 <HAL_RCC_GetSysClockFreq>
 8010ace:	61b8      	str	r0, [r7, #24]
        break;
 8010ad0:	e008      	b.n	8010ae4 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010ad2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010ad6:	61bb      	str	r3, [r7, #24]
        break;
 8010ad8:	e004      	b.n	8010ae4 <UART_SetConfig+0x460>
      default:
        pclk = 0U;
 8010ada:	2300      	movs	r3, #0
 8010adc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8010ade:	2301      	movs	r3, #1
 8010ae0:	77bb      	strb	r3, [r7, #30]
        break;
 8010ae2:	bf00      	nop
    }

    if (pclk != 0U)
 8010ae4:	69bb      	ldr	r3, [r7, #24]
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d018      	beq.n	8010b1c <UART_SetConfig+0x498>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	685b      	ldr	r3, [r3, #4]
 8010aee:	085a      	lsrs	r2, r3, #1
 8010af0:	69bb      	ldr	r3, [r7, #24]
 8010af2:	441a      	add	r2, r3
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	685b      	ldr	r3, [r3, #4]
 8010af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8010afc:	b29b      	uxth	r3, r3
 8010afe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010b00:	693b      	ldr	r3, [r7, #16]
 8010b02:	2b0f      	cmp	r3, #15
 8010b04:	d908      	bls.n	8010b18 <UART_SetConfig+0x494>
 8010b06:	693b      	ldr	r3, [r7, #16]
 8010b08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010b0c:	d204      	bcs.n	8010b18 <UART_SetConfig+0x494>
      {
        huart->Instance->BRR = usartdiv;
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	693a      	ldr	r2, [r7, #16]
 8010b14:	60da      	str	r2, [r3, #12]
 8010b16:	e001      	b.n	8010b1c <UART_SetConfig+0x498>
      }
      else
      {
        ret = HAL_ERROR;
 8010b18:	2301      	movs	r3, #1
 8010b1a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	2200      	movs	r2, #0
 8010b20:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	2200      	movs	r2, #0
 8010b26:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8010b28:	7fbb      	ldrb	r3, [r7, #30]
}
 8010b2a:	4618      	mov	r0, r3
 8010b2c:	3720      	adds	r7, #32
 8010b2e:	46bd      	mov	sp, r7
 8010b30:	bd80      	pop	{r7, pc}
 8010b32:	bf00      	nop
 8010b34:	40004c00 	.word	0x40004c00
 8010b38:	40021000 	.word	0x40021000
 8010b3c:	40005000 	.word	0x40005000
 8010b40:	007a1200 	.word	0x007a1200

08010b44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010b44:	b580      	push	{r7, lr}
 8010b46:	b082      	sub	sp, #8
 8010b48:	af00      	add	r7, sp, #0
 8010b4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b50:	2bff      	cmp	r3, #255	; 0xff
 8010b52:	d904      	bls.n	8010b5e <UART_AdvFeatureConfig+0x1a>
 8010b54:	f640 31c8 	movw	r1, #3016	; 0xbc8
 8010b58:	4896      	ldr	r0, [pc, #600]	; (8010db4 <UART_AdvFeatureConfig+0x270>)
 8010b5a:	f7f5 f830 	bl	8005bbe <assert_failed>

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b62:	f003 0301 	and.w	r3, r3, #1
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	d018      	beq.n	8010b9c <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010b6e:	2b00      	cmp	r3, #0
 8010b70:	d009      	beq.n	8010b86 <UART_AdvFeatureConfig+0x42>
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010b76:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010b7a:	d004      	beq.n	8010b86 <UART_AdvFeatureConfig+0x42>
 8010b7c:	f640 31cd 	movw	r1, #3021	; 0xbcd
 8010b80:	488c      	ldr	r0, [pc, #560]	; (8010db4 <UART_AdvFeatureConfig+0x270>)
 8010b82:	f7f5 f81c 	bl	8005bbe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	685b      	ldr	r3, [r3, #4]
 8010b8c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	430a      	orrs	r2, r1
 8010b9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010ba0:	f003 0302 	and.w	r3, r3, #2
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d018      	beq.n	8010bda <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d009      	beq.n	8010bc4 <UART_AdvFeatureConfig+0x80>
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010bb8:	d004      	beq.n	8010bc4 <UART_AdvFeatureConfig+0x80>
 8010bba:	f640 31d4 	movw	r1, #3028	; 0xbd4
 8010bbe:	487d      	ldr	r0, [pc, #500]	; (8010db4 <UART_AdvFeatureConfig+0x270>)
 8010bc0:	f7f4 fffd 	bl	8005bbe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	685b      	ldr	r3, [r3, #4]
 8010bca:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	430a      	orrs	r2, r1
 8010bd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010bde:	f003 0304 	and.w	r3, r3, #4
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d018      	beq.n	8010c18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	d009      	beq.n	8010c02 <UART_AdvFeatureConfig+0xbe>
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010bf2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8010bf6:	d004      	beq.n	8010c02 <UART_AdvFeatureConfig+0xbe>
 8010bf8:	f640 31db 	movw	r1, #3035	; 0xbdb
 8010bfc:	486d      	ldr	r0, [pc, #436]	; (8010db4 <UART_AdvFeatureConfig+0x270>)
 8010bfe:	f7f4 ffde 	bl	8005bbe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	681b      	ldr	r3, [r3, #0]
 8010c06:	685b      	ldr	r3, [r3, #4]
 8010c08:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	681b      	ldr	r3, [r3, #0]
 8010c14:	430a      	orrs	r2, r1
 8010c16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c1c:	f003 0308 	and.w	r3, r3, #8
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	d018      	beq.n	8010c56 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c28:	2b00      	cmp	r3, #0
 8010c2a:	d009      	beq.n	8010c40 <UART_AdvFeatureConfig+0xfc>
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010c34:	d004      	beq.n	8010c40 <UART_AdvFeatureConfig+0xfc>
 8010c36:	f640 31e2 	movw	r1, #3042	; 0xbe2
 8010c3a:	485e      	ldr	r0, [pc, #376]	; (8010db4 <UART_AdvFeatureConfig+0x270>)
 8010c3c:	f7f4 ffbf 	bl	8005bbe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	681b      	ldr	r3, [r3, #0]
 8010c44:	685b      	ldr	r3, [r3, #4]
 8010c46:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	681b      	ldr	r3, [r3, #0]
 8010c52:	430a      	orrs	r2, r1
 8010c54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c5a:	f003 0310 	and.w	r3, r3, #16
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d018      	beq.n	8010c94 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d009      	beq.n	8010c7e <UART_AdvFeatureConfig+0x13a>
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010c6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010c72:	d004      	beq.n	8010c7e <UART_AdvFeatureConfig+0x13a>
 8010c74:	f640 31e9 	movw	r1, #3049	; 0xbe9
 8010c78:	484e      	ldr	r0, [pc, #312]	; (8010db4 <UART_AdvFeatureConfig+0x270>)
 8010c7a:	f7f4 ffa0 	bl	8005bbe <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	689b      	ldr	r3, [r3, #8]
 8010c84:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	681b      	ldr	r3, [r3, #0]
 8010c90:	430a      	orrs	r2, r1
 8010c92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c98:	f003 0320 	and.w	r3, r3, #32
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d018      	beq.n	8010cd2 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d009      	beq.n	8010cbc <UART_AdvFeatureConfig+0x178>
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010cac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8010cb0:	d004      	beq.n	8010cbc <UART_AdvFeatureConfig+0x178>
 8010cb2:	f44f 613f 	mov.w	r1, #3056	; 0xbf0
 8010cb6:	483f      	ldr	r0, [pc, #252]	; (8010db4 <UART_AdvFeatureConfig+0x270>)
 8010cb8:	f7f4 ff81 	bl	8005bbe <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	681b      	ldr	r3, [r3, #0]
 8010cc0:	689b      	ldr	r3, [r3, #8]
 8010cc2:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	681b      	ldr	r3, [r3, #0]
 8010cce:	430a      	orrs	r2, r1
 8010cd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	d054      	beq.n	8010d88 <UART_AdvFeatureConfig+0x244>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	681b      	ldr	r3, [r3, #0]
 8010ce2:	4a35      	ldr	r2, [pc, #212]	; (8010db8 <UART_AdvFeatureConfig+0x274>)
 8010ce4:	4293      	cmp	r3, r2
 8010ce6:	d00e      	beq.n	8010d06 <UART_AdvFeatureConfig+0x1c2>
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	681b      	ldr	r3, [r3, #0]
 8010cec:	4a33      	ldr	r2, [pc, #204]	; (8010dbc <UART_AdvFeatureConfig+0x278>)
 8010cee:	4293      	cmp	r3, r2
 8010cf0:	d009      	beq.n	8010d06 <UART_AdvFeatureConfig+0x1c2>
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	4a32      	ldr	r2, [pc, #200]	; (8010dc0 <UART_AdvFeatureConfig+0x27c>)
 8010cf8:	4293      	cmp	r3, r2
 8010cfa:	d004      	beq.n	8010d06 <UART_AdvFeatureConfig+0x1c2>
 8010cfc:	f640 31f7 	movw	r1, #3063	; 0xbf7
 8010d00:	482c      	ldr	r0, [pc, #176]	; (8010db4 <UART_AdvFeatureConfig+0x270>)
 8010d02:	f7f4 ff5c 	bl	8005bbe <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d009      	beq.n	8010d22 <UART_AdvFeatureConfig+0x1de>
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010d16:	d004      	beq.n	8010d22 <UART_AdvFeatureConfig+0x1de>
 8010d18:	f640 31f8 	movw	r1, #3064	; 0xbf8
 8010d1c:	4825      	ldr	r0, [pc, #148]	; (8010db4 <UART_AdvFeatureConfig+0x270>)
 8010d1e:	f7f4 ff4e 	bl	8005bbe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	685b      	ldr	r3, [r3, #4]
 8010d28:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	681b      	ldr	r3, [r3, #0]
 8010d34:	430a      	orrs	r2, r1
 8010d36:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d3c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010d40:	d122      	bne.n	8010d88 <UART_AdvFeatureConfig+0x244>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d013      	beq.n	8010d72 <UART_AdvFeatureConfig+0x22e>
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010d4e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8010d52:	d00e      	beq.n	8010d72 <UART_AdvFeatureConfig+0x22e>
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010d58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8010d5c:	d009      	beq.n	8010d72 <UART_AdvFeatureConfig+0x22e>
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010d62:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8010d66:	d004      	beq.n	8010d72 <UART_AdvFeatureConfig+0x22e>
 8010d68:	f640 31fd 	movw	r1, #3069	; 0xbfd
 8010d6c:	4811      	ldr	r0, [pc, #68]	; (8010db4 <UART_AdvFeatureConfig+0x270>)
 8010d6e:	f7f4 ff26 	bl	8005bbe <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	681b      	ldr	r3, [r3, #0]
 8010d76:	685b      	ldr	r3, [r3, #4]
 8010d78:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	430a      	orrs	r2, r1
 8010d86:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d022      	beq.n	8010dda <UART_AdvFeatureConfig+0x296>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d013      	beq.n	8010dc4 <UART_AdvFeatureConfig+0x280>
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010da0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8010da4:	d00e      	beq.n	8010dc4 <UART_AdvFeatureConfig+0x280>
 8010da6:	f640 4105 	movw	r1, #3077	; 0xc05
 8010daa:	4802      	ldr	r0, [pc, #8]	; (8010db4 <UART_AdvFeatureConfig+0x270>)
 8010dac:	f7f4 ff07 	bl	8005bbe <assert_failed>
 8010db0:	e008      	b.n	8010dc4 <UART_AdvFeatureConfig+0x280>
 8010db2:	bf00      	nop
 8010db4:	08034560 	.word	0x08034560
 8010db8:	40013800 	.word	0x40013800
 8010dbc:	40004400 	.word	0x40004400
 8010dc0:	40004800 	.word	0x40004800
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	685b      	ldr	r3, [r3, #4]
 8010dca:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	430a      	orrs	r2, r1
 8010dd8:	605a      	str	r2, [r3, #4]
  }
}
 8010dda:	bf00      	nop
 8010ddc:	3708      	adds	r7, #8
 8010dde:	46bd      	mov	sp, r7
 8010de0:	bd80      	pop	{r7, pc}
 8010de2:	bf00      	nop

08010de4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010de4:	b580      	push	{r7, lr}
 8010de6:	b086      	sub	sp, #24
 8010de8:	af02      	add	r7, sp, #8
 8010dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	2200      	movs	r2, #0
 8010df0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010df4:	f7f6 feca 	bl	8007b8c <HAL_GetTick>
 8010df8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	f003 0308 	and.w	r3, r3, #8
 8010e04:	2b08      	cmp	r3, #8
 8010e06:	d10e      	bne.n	8010e26 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010e08:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8010e0c:	9300      	str	r3, [sp, #0]
 8010e0e:	68fb      	ldr	r3, [r7, #12]
 8010e10:	2200      	movs	r2, #0
 8010e12:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8010e16:	6878      	ldr	r0, [r7, #4]
 8010e18:	f000 f82d 	bl	8010e76 <UART_WaitOnFlagUntilTimeout>
 8010e1c:	4603      	mov	r3, r0
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d001      	beq.n	8010e26 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010e22:	2303      	movs	r3, #3
 8010e24:	e023      	b.n	8010e6e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	681b      	ldr	r3, [r3, #0]
 8010e2c:	f003 0304 	and.w	r3, r3, #4
 8010e30:	2b04      	cmp	r3, #4
 8010e32:	d10e      	bne.n	8010e52 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010e34:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8010e38:	9300      	str	r3, [sp, #0]
 8010e3a:	68fb      	ldr	r3, [r7, #12]
 8010e3c:	2200      	movs	r2, #0
 8010e3e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8010e42:	6878      	ldr	r0, [r7, #4]
 8010e44:	f000 f817 	bl	8010e76 <UART_WaitOnFlagUntilTimeout>
 8010e48:	4603      	mov	r3, r0
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d001      	beq.n	8010e52 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010e4e:	2303      	movs	r3, #3
 8010e50:	e00d      	b.n	8010e6e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	2220      	movs	r2, #32
 8010e56:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	2220      	movs	r2, #32
 8010e5c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	2200      	movs	r2, #0
 8010e62:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	2200      	movs	r2, #0
 8010e68:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8010e6c:	2300      	movs	r3, #0
}
 8010e6e:	4618      	mov	r0, r3
 8010e70:	3710      	adds	r7, #16
 8010e72:	46bd      	mov	sp, r7
 8010e74:	bd80      	pop	{r7, pc}

08010e76 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010e76:	b580      	push	{r7, lr}
 8010e78:	b09c      	sub	sp, #112	; 0x70
 8010e7a:	af00      	add	r7, sp, #0
 8010e7c:	60f8      	str	r0, [r7, #12]
 8010e7e:	60b9      	str	r1, [r7, #8]
 8010e80:	603b      	str	r3, [r7, #0]
 8010e82:	4613      	mov	r3, r2
 8010e84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010e86:	e0a5      	b.n	8010fd4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010e88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e8e:	f000 80a1 	beq.w	8010fd4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010e92:	f7f6 fe7b 	bl	8007b8c <HAL_GetTick>
 8010e96:	4602      	mov	r2, r0
 8010e98:	683b      	ldr	r3, [r7, #0]
 8010e9a:	1ad3      	subs	r3, r2, r3
 8010e9c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8010e9e:	429a      	cmp	r2, r3
 8010ea0:	d302      	bcc.n	8010ea8 <UART_WaitOnFlagUntilTimeout+0x32>
 8010ea2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d13e      	bne.n	8010f26 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8010ea8:	68fb      	ldr	r3, [r7, #12]
 8010eaa:	681b      	ldr	r3, [r3, #0]
 8010eac:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010eae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010eb0:	e853 3f00 	ldrex	r3, [r3]
 8010eb4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8010eb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010eb8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8010ebc:	667b      	str	r3, [r7, #100]	; 0x64
 8010ebe:	68fb      	ldr	r3, [r7, #12]
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	461a      	mov	r2, r3
 8010ec4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010ec6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010ec8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010eca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010ecc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8010ece:	e841 2300 	strex	r3, r2, [r1]
 8010ed2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8010ed4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d1e6      	bne.n	8010ea8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010eda:	68fb      	ldr	r3, [r7, #12]
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	3308      	adds	r3, #8
 8010ee0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ee2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010ee4:	e853 3f00 	ldrex	r3, [r3]
 8010ee8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8010eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010eec:	f023 0301 	bic.w	r3, r3, #1
 8010ef0:	663b      	str	r3, [r7, #96]	; 0x60
 8010ef2:	68fb      	ldr	r3, [r7, #12]
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	3308      	adds	r3, #8
 8010ef8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010efa:	64ba      	str	r2, [r7, #72]	; 0x48
 8010efc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010efe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010f00:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010f02:	e841 2300 	strex	r3, r2, [r1]
 8010f06:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8010f08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d1e5      	bne.n	8010eda <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8010f0e:	68fb      	ldr	r3, [r7, #12]
 8010f10:	2220      	movs	r2, #32
 8010f12:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	2220      	movs	r2, #32
 8010f18:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8010f1a:	68fb      	ldr	r3, [r7, #12]
 8010f1c:	2200      	movs	r2, #0
 8010f1e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8010f22:	2303      	movs	r3, #3
 8010f24:	e067      	b.n	8010ff6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	f003 0304 	and.w	r3, r3, #4
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d04f      	beq.n	8010fd4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	69db      	ldr	r3, [r3, #28]
 8010f3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010f3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010f42:	d147      	bne.n	8010fd4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010f44:	68fb      	ldr	r3, [r7, #12]
 8010f46:	681b      	ldr	r3, [r3, #0]
 8010f48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010f4c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8010f4e:	68fb      	ldr	r3, [r7, #12]
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f56:	e853 3f00 	ldrex	r3, [r3]
 8010f5a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8010f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f5e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8010f62:	66fb      	str	r3, [r7, #108]	; 0x6c
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	461a      	mov	r2, r3
 8010f6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010f6c:	637b      	str	r3, [r7, #52]	; 0x34
 8010f6e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f70:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8010f72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010f74:	e841 2300 	strex	r3, r2, [r1]
 8010f78:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8010f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d1e6      	bne.n	8010f4e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010f80:	68fb      	ldr	r3, [r7, #12]
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	3308      	adds	r3, #8
 8010f86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f88:	697b      	ldr	r3, [r7, #20]
 8010f8a:	e853 3f00 	ldrex	r3, [r3]
 8010f8e:	613b      	str	r3, [r7, #16]
   return(result);
 8010f90:	693b      	ldr	r3, [r7, #16]
 8010f92:	f023 0301 	bic.w	r3, r3, #1
 8010f96:	66bb      	str	r3, [r7, #104]	; 0x68
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	3308      	adds	r3, #8
 8010f9e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8010fa0:	623a      	str	r2, [r7, #32]
 8010fa2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fa4:	69f9      	ldr	r1, [r7, #28]
 8010fa6:	6a3a      	ldr	r2, [r7, #32]
 8010fa8:	e841 2300 	strex	r3, r2, [r1]
 8010fac:	61bb      	str	r3, [r7, #24]
   return(result);
 8010fae:	69bb      	ldr	r3, [r7, #24]
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	d1e5      	bne.n	8010f80 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8010fb4:	68fb      	ldr	r3, [r7, #12]
 8010fb6:	2220      	movs	r2, #32
 8010fb8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8010fba:	68fb      	ldr	r3, [r7, #12]
 8010fbc:	2220      	movs	r2, #32
 8010fbe:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010fc0:	68fb      	ldr	r3, [r7, #12]
 8010fc2:	2220      	movs	r2, #32
 8010fc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010fc8:	68fb      	ldr	r3, [r7, #12]
 8010fca:	2200      	movs	r2, #0
 8010fcc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8010fd0:	2303      	movs	r3, #3
 8010fd2:	e010      	b.n	8010ff6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010fd4:	68fb      	ldr	r3, [r7, #12]
 8010fd6:	681b      	ldr	r3, [r3, #0]
 8010fd8:	69da      	ldr	r2, [r3, #28]
 8010fda:	68bb      	ldr	r3, [r7, #8]
 8010fdc:	4013      	ands	r3, r2
 8010fde:	68ba      	ldr	r2, [r7, #8]
 8010fe0:	429a      	cmp	r2, r3
 8010fe2:	bf0c      	ite	eq
 8010fe4:	2301      	moveq	r3, #1
 8010fe6:	2300      	movne	r3, #0
 8010fe8:	b2db      	uxtb	r3, r3
 8010fea:	461a      	mov	r2, r3
 8010fec:	79fb      	ldrb	r3, [r7, #7]
 8010fee:	429a      	cmp	r2, r3
 8010ff0:	f43f af4a 	beq.w	8010e88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010ff4:	2300      	movs	r3, #0
}
 8010ff6:	4618      	mov	r0, r3
 8010ff8:	3770      	adds	r7, #112	; 0x70
 8010ffa:	46bd      	mov	sp, r7
 8010ffc:	bd80      	pop	{r7, pc}

08010ffe <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8010ffe:	b480      	push	{r7}
 8011000:	b085      	sub	sp, #20
 8011002:	af00      	add	r7, sp, #0
 8011004:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	2200      	movs	r2, #0
 801100a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 801100e:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8011012:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8011014:	68fb      	ldr	r3, [r7, #12]
 8011016:	b29a      	uxth	r2, r3
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 801101e:	2300      	movs	r3, #0
}
 8011020:	4618      	mov	r0, r3
 8011022:	3714      	adds	r7, #20
 8011024:	46bd      	mov	sp, r7
 8011026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801102a:	4770      	bx	lr

0801102c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 801102c:	b480      	push	{r7}
 801102e:	b085      	sub	sp, #20
 8011030:	af00      	add	r7, sp, #0
 8011032:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8011034:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8011038:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8011040:	b29a      	uxth	r2, r3
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	b29b      	uxth	r3, r3
 8011046:	43db      	mvns	r3, r3
 8011048:	b29b      	uxth	r3, r3
 801104a:	4013      	ands	r3, r2
 801104c:	b29a      	uxth	r2, r3
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8011054:	2300      	movs	r3, #0
}
 8011056:	4618      	mov	r0, r3
 8011058:	3714      	adds	r7, #20
 801105a:	46bd      	mov	sp, r7
 801105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011060:	4770      	bx	lr

08011062 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8011062:	b084      	sub	sp, #16
 8011064:	b480      	push	{r7}
 8011066:	b083      	sub	sp, #12
 8011068:	af00      	add	r7, sp, #0
 801106a:	6078      	str	r0, [r7, #4]
 801106c:	f107 0014 	add.w	r0, r7, #20
 8011070:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	2201      	movs	r2, #1
 8011078:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	2200      	movs	r2, #0
 8011080:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	2200      	movs	r2, #0
 8011088:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	2200      	movs	r2, #0
 8011090:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8011094:	2300      	movs	r3, #0
}
 8011096:	4618      	mov	r0, r3
 8011098:	370c      	adds	r7, #12
 801109a:	46bd      	mov	sp, r7
 801109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110a0:	b004      	add	sp, #16
 80110a2:	4770      	bx	lr

080110a4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80110a4:	b480      	push	{r7}
 80110a6:	b09d      	sub	sp, #116	; 0x74
 80110a8:	af00      	add	r7, sp, #0
 80110aa:	6078      	str	r0, [r7, #4]
 80110ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80110ae:	2300      	movs	r3, #0
 80110b0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80110b4:	687a      	ldr	r2, [r7, #4]
 80110b6:	683b      	ldr	r3, [r7, #0]
 80110b8:	781b      	ldrb	r3, [r3, #0]
 80110ba:	009b      	lsls	r3, r3, #2
 80110bc:	4413      	add	r3, r2
 80110be:	881b      	ldrh	r3, [r3, #0]
 80110c0:	b29b      	uxth	r3, r3
 80110c2:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80110c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80110ca:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80110ce:	683b      	ldr	r3, [r7, #0]
 80110d0:	78db      	ldrb	r3, [r3, #3]
 80110d2:	2b03      	cmp	r3, #3
 80110d4:	d81f      	bhi.n	8011116 <USB_ActivateEndpoint+0x72>
 80110d6:	a201      	add	r2, pc, #4	; (adr r2, 80110dc <USB_ActivateEndpoint+0x38>)
 80110d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110dc:	080110ed 	.word	0x080110ed
 80110e0:	08011109 	.word	0x08011109
 80110e4:	0801111f 	.word	0x0801111f
 80110e8:	080110fb 	.word	0x080110fb
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80110ec:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80110f0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80110f4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80110f8:	e012      	b.n	8011120 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80110fa:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80110fe:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8011102:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8011106:	e00b      	b.n	8011120 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8011108:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 801110c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8011110:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8011114:	e004      	b.n	8011120 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8011116:	2301      	movs	r3, #1
 8011118:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 801111c:	e000      	b.n	8011120 <USB_ActivateEndpoint+0x7c>
      break;
 801111e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8011120:	687a      	ldr	r2, [r7, #4]
 8011122:	683b      	ldr	r3, [r7, #0]
 8011124:	781b      	ldrb	r3, [r3, #0]
 8011126:	009b      	lsls	r3, r3, #2
 8011128:	441a      	add	r2, r3
 801112a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 801112e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011132:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011136:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801113a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801113e:	b29b      	uxth	r3, r3
 8011140:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8011142:	687a      	ldr	r2, [r7, #4]
 8011144:	683b      	ldr	r3, [r7, #0]
 8011146:	781b      	ldrb	r3, [r3, #0]
 8011148:	009b      	lsls	r3, r3, #2
 801114a:	4413      	add	r3, r2
 801114c:	881b      	ldrh	r3, [r3, #0]
 801114e:	b29b      	uxth	r3, r3
 8011150:	b21b      	sxth	r3, r3
 8011152:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011156:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801115a:	b21a      	sxth	r2, r3
 801115c:	683b      	ldr	r3, [r7, #0]
 801115e:	781b      	ldrb	r3, [r3, #0]
 8011160:	b21b      	sxth	r3, r3
 8011162:	4313      	orrs	r3, r2
 8011164:	b21b      	sxth	r3, r3
 8011166:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 801116a:	687a      	ldr	r2, [r7, #4]
 801116c:	683b      	ldr	r3, [r7, #0]
 801116e:	781b      	ldrb	r3, [r3, #0]
 8011170:	009b      	lsls	r3, r3, #2
 8011172:	441a      	add	r2, r3
 8011174:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8011178:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801117c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011180:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011184:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011188:	b29b      	uxth	r3, r3
 801118a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 801118c:	683b      	ldr	r3, [r7, #0]
 801118e:	7b1b      	ldrb	r3, [r3, #12]
 8011190:	2b00      	cmp	r3, #0
 8011192:	f040 8149 	bne.w	8011428 <USB_ActivateEndpoint+0x384>
  {
    if (ep->is_in != 0U)
 8011196:	683b      	ldr	r3, [r7, #0]
 8011198:	785b      	ldrb	r3, [r3, #1]
 801119a:	2b00      	cmp	r3, #0
 801119c:	f000 8084 	beq.w	80112a8 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	61bb      	str	r3, [r7, #24]
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80111aa:	b29b      	uxth	r3, r3
 80111ac:	461a      	mov	r2, r3
 80111ae:	69bb      	ldr	r3, [r7, #24]
 80111b0:	4413      	add	r3, r2
 80111b2:	61bb      	str	r3, [r7, #24]
 80111b4:	683b      	ldr	r3, [r7, #0]
 80111b6:	781b      	ldrb	r3, [r3, #0]
 80111b8:	011a      	lsls	r2, r3, #4
 80111ba:	69bb      	ldr	r3, [r7, #24]
 80111bc:	4413      	add	r3, r2
 80111be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80111c2:	617b      	str	r3, [r7, #20]
 80111c4:	683b      	ldr	r3, [r7, #0]
 80111c6:	88db      	ldrh	r3, [r3, #6]
 80111c8:	085b      	lsrs	r3, r3, #1
 80111ca:	b29b      	uxth	r3, r3
 80111cc:	005b      	lsls	r3, r3, #1
 80111ce:	b29a      	uxth	r2, r3
 80111d0:	697b      	ldr	r3, [r7, #20]
 80111d2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80111d4:	687a      	ldr	r2, [r7, #4]
 80111d6:	683b      	ldr	r3, [r7, #0]
 80111d8:	781b      	ldrb	r3, [r3, #0]
 80111da:	009b      	lsls	r3, r3, #2
 80111dc:	4413      	add	r3, r2
 80111de:	881b      	ldrh	r3, [r3, #0]
 80111e0:	827b      	strh	r3, [r7, #18]
 80111e2:	8a7b      	ldrh	r3, [r7, #18]
 80111e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d01b      	beq.n	8011224 <USB_ActivateEndpoint+0x180>
 80111ec:	687a      	ldr	r2, [r7, #4]
 80111ee:	683b      	ldr	r3, [r7, #0]
 80111f0:	781b      	ldrb	r3, [r3, #0]
 80111f2:	009b      	lsls	r3, r3, #2
 80111f4:	4413      	add	r3, r2
 80111f6:	881b      	ldrh	r3, [r3, #0]
 80111f8:	b29b      	uxth	r3, r3
 80111fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80111fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011202:	823b      	strh	r3, [r7, #16]
 8011204:	687a      	ldr	r2, [r7, #4]
 8011206:	683b      	ldr	r3, [r7, #0]
 8011208:	781b      	ldrb	r3, [r3, #0]
 801120a:	009b      	lsls	r3, r3, #2
 801120c:	441a      	add	r2, r3
 801120e:	8a3b      	ldrh	r3, [r7, #16]
 8011210:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011214:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011218:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801121c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8011220:	b29b      	uxth	r3, r3
 8011222:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011224:	683b      	ldr	r3, [r7, #0]
 8011226:	78db      	ldrb	r3, [r3, #3]
 8011228:	2b01      	cmp	r3, #1
 801122a:	d020      	beq.n	801126e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801122c:	687a      	ldr	r2, [r7, #4]
 801122e:	683b      	ldr	r3, [r7, #0]
 8011230:	781b      	ldrb	r3, [r3, #0]
 8011232:	009b      	lsls	r3, r3, #2
 8011234:	4413      	add	r3, r2
 8011236:	881b      	ldrh	r3, [r3, #0]
 8011238:	b29b      	uxth	r3, r3
 801123a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801123e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011242:	81bb      	strh	r3, [r7, #12]
 8011244:	89bb      	ldrh	r3, [r7, #12]
 8011246:	f083 0320 	eor.w	r3, r3, #32
 801124a:	81bb      	strh	r3, [r7, #12]
 801124c:	687a      	ldr	r2, [r7, #4]
 801124e:	683b      	ldr	r3, [r7, #0]
 8011250:	781b      	ldrb	r3, [r3, #0]
 8011252:	009b      	lsls	r3, r3, #2
 8011254:	441a      	add	r2, r3
 8011256:	89bb      	ldrh	r3, [r7, #12]
 8011258:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801125c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011260:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011268:	b29b      	uxth	r3, r3
 801126a:	8013      	strh	r3, [r2, #0]
 801126c:	e2a6      	b.n	80117bc <USB_ActivateEndpoint+0x718>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801126e:	687a      	ldr	r2, [r7, #4]
 8011270:	683b      	ldr	r3, [r7, #0]
 8011272:	781b      	ldrb	r3, [r3, #0]
 8011274:	009b      	lsls	r3, r3, #2
 8011276:	4413      	add	r3, r2
 8011278:	881b      	ldrh	r3, [r3, #0]
 801127a:	b29b      	uxth	r3, r3
 801127c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011280:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011284:	81fb      	strh	r3, [r7, #14]
 8011286:	687a      	ldr	r2, [r7, #4]
 8011288:	683b      	ldr	r3, [r7, #0]
 801128a:	781b      	ldrb	r3, [r3, #0]
 801128c:	009b      	lsls	r3, r3, #2
 801128e:	441a      	add	r2, r3
 8011290:	89fb      	ldrh	r3, [r7, #14]
 8011292:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011296:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801129a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801129e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80112a2:	b29b      	uxth	r3, r3
 80112a4:	8013      	strh	r3, [r2, #0]
 80112a6:	e289      	b.n	80117bc <USB_ActivateEndpoint+0x718>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	633b      	str	r3, [r7, #48]	; 0x30
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80112b2:	b29b      	uxth	r3, r3
 80112b4:	461a      	mov	r2, r3
 80112b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112b8:	4413      	add	r3, r2
 80112ba:	633b      	str	r3, [r7, #48]	; 0x30
 80112bc:	683b      	ldr	r3, [r7, #0]
 80112be:	781b      	ldrb	r3, [r3, #0]
 80112c0:	011a      	lsls	r2, r3, #4
 80112c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112c4:	4413      	add	r3, r2
 80112c6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80112ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80112cc:	683b      	ldr	r3, [r7, #0]
 80112ce:	88db      	ldrh	r3, [r3, #6]
 80112d0:	085b      	lsrs	r3, r3, #1
 80112d2:	b29b      	uxth	r3, r3
 80112d4:	005b      	lsls	r3, r3, #1
 80112d6:	b29a      	uxth	r2, r3
 80112d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112da:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80112dc:	687b      	ldr	r3, [r7, #4]
 80112de:	62bb      	str	r3, [r7, #40]	; 0x28
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80112e6:	b29b      	uxth	r3, r3
 80112e8:	461a      	mov	r2, r3
 80112ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112ec:	4413      	add	r3, r2
 80112ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80112f0:	683b      	ldr	r3, [r7, #0]
 80112f2:	781b      	ldrb	r3, [r3, #0]
 80112f4:	011a      	lsls	r2, r3, #4
 80112f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112f8:	4413      	add	r3, r2
 80112fa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80112fe:	627b      	str	r3, [r7, #36]	; 0x24
 8011300:	683b      	ldr	r3, [r7, #0]
 8011302:	691b      	ldr	r3, [r3, #16]
 8011304:	2b00      	cmp	r3, #0
 8011306:	d112      	bne.n	801132e <USB_ActivateEndpoint+0x28a>
 8011308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801130a:	881b      	ldrh	r3, [r3, #0]
 801130c:	b29b      	uxth	r3, r3
 801130e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8011312:	b29a      	uxth	r2, r3
 8011314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011316:	801a      	strh	r2, [r3, #0]
 8011318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801131a:	881b      	ldrh	r3, [r3, #0]
 801131c:	b29b      	uxth	r3, r3
 801131e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011322:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011326:	b29a      	uxth	r2, r3
 8011328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801132a:	801a      	strh	r2, [r3, #0]
 801132c:	e02f      	b.n	801138e <USB_ActivateEndpoint+0x2ea>
 801132e:	683b      	ldr	r3, [r7, #0]
 8011330:	691b      	ldr	r3, [r3, #16]
 8011332:	2b3e      	cmp	r3, #62	; 0x3e
 8011334:	d813      	bhi.n	801135e <USB_ActivateEndpoint+0x2ba>
 8011336:	683b      	ldr	r3, [r7, #0]
 8011338:	691b      	ldr	r3, [r3, #16]
 801133a:	085b      	lsrs	r3, r3, #1
 801133c:	66bb      	str	r3, [r7, #104]	; 0x68
 801133e:	683b      	ldr	r3, [r7, #0]
 8011340:	691b      	ldr	r3, [r3, #16]
 8011342:	f003 0301 	and.w	r3, r3, #1
 8011346:	2b00      	cmp	r3, #0
 8011348:	d002      	beq.n	8011350 <USB_ActivateEndpoint+0x2ac>
 801134a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801134c:	3301      	adds	r3, #1
 801134e:	66bb      	str	r3, [r7, #104]	; 0x68
 8011350:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011352:	b29b      	uxth	r3, r3
 8011354:	029b      	lsls	r3, r3, #10
 8011356:	b29a      	uxth	r2, r3
 8011358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801135a:	801a      	strh	r2, [r3, #0]
 801135c:	e017      	b.n	801138e <USB_ActivateEndpoint+0x2ea>
 801135e:	683b      	ldr	r3, [r7, #0]
 8011360:	691b      	ldr	r3, [r3, #16]
 8011362:	095b      	lsrs	r3, r3, #5
 8011364:	66bb      	str	r3, [r7, #104]	; 0x68
 8011366:	683b      	ldr	r3, [r7, #0]
 8011368:	691b      	ldr	r3, [r3, #16]
 801136a:	f003 031f 	and.w	r3, r3, #31
 801136e:	2b00      	cmp	r3, #0
 8011370:	d102      	bne.n	8011378 <USB_ActivateEndpoint+0x2d4>
 8011372:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011374:	3b01      	subs	r3, #1
 8011376:	66bb      	str	r3, [r7, #104]	; 0x68
 8011378:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801137a:	b29b      	uxth	r3, r3
 801137c:	029b      	lsls	r3, r3, #10
 801137e:	b29b      	uxth	r3, r3
 8011380:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011384:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011388:	b29a      	uxth	r2, r3
 801138a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801138c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801138e:	687a      	ldr	r2, [r7, #4]
 8011390:	683b      	ldr	r3, [r7, #0]
 8011392:	781b      	ldrb	r3, [r3, #0]
 8011394:	009b      	lsls	r3, r3, #2
 8011396:	4413      	add	r3, r2
 8011398:	881b      	ldrh	r3, [r3, #0]
 801139a:	847b      	strh	r3, [r7, #34]	; 0x22
 801139c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801139e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d01b      	beq.n	80113de <USB_ActivateEndpoint+0x33a>
 80113a6:	687a      	ldr	r2, [r7, #4]
 80113a8:	683b      	ldr	r3, [r7, #0]
 80113aa:	781b      	ldrb	r3, [r3, #0]
 80113ac:	009b      	lsls	r3, r3, #2
 80113ae:	4413      	add	r3, r2
 80113b0:	881b      	ldrh	r3, [r3, #0]
 80113b2:	b29b      	uxth	r3, r3
 80113b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80113b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80113bc:	843b      	strh	r3, [r7, #32]
 80113be:	687a      	ldr	r2, [r7, #4]
 80113c0:	683b      	ldr	r3, [r7, #0]
 80113c2:	781b      	ldrb	r3, [r3, #0]
 80113c4:	009b      	lsls	r3, r3, #2
 80113c6:	441a      	add	r2, r3
 80113c8:	8c3b      	ldrh	r3, [r7, #32]
 80113ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80113ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80113d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80113d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80113da:	b29b      	uxth	r3, r3
 80113dc:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80113de:	687a      	ldr	r2, [r7, #4]
 80113e0:	683b      	ldr	r3, [r7, #0]
 80113e2:	781b      	ldrb	r3, [r3, #0]
 80113e4:	009b      	lsls	r3, r3, #2
 80113e6:	4413      	add	r3, r2
 80113e8:	881b      	ldrh	r3, [r3, #0]
 80113ea:	b29b      	uxth	r3, r3
 80113ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80113f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80113f4:	83fb      	strh	r3, [r7, #30]
 80113f6:	8bfb      	ldrh	r3, [r7, #30]
 80113f8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80113fc:	83fb      	strh	r3, [r7, #30]
 80113fe:	8bfb      	ldrh	r3, [r7, #30]
 8011400:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8011404:	83fb      	strh	r3, [r7, #30]
 8011406:	687a      	ldr	r2, [r7, #4]
 8011408:	683b      	ldr	r3, [r7, #0]
 801140a:	781b      	ldrb	r3, [r3, #0]
 801140c:	009b      	lsls	r3, r3, #2
 801140e:	441a      	add	r2, r3
 8011410:	8bfb      	ldrh	r3, [r7, #30]
 8011412:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011416:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801141a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801141e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011422:	b29b      	uxth	r3, r3
 8011424:	8013      	strh	r3, [r2, #0]
 8011426:	e1c9      	b.n	80117bc <USB_ActivateEndpoint+0x718>
    }
  }
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8011428:	683b      	ldr	r3, [r7, #0]
 801142a:	78db      	ldrb	r3, [r3, #3]
 801142c:	2b02      	cmp	r3, #2
 801142e:	d11e      	bne.n	801146e <USB_ActivateEndpoint+0x3ca>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011430:	687a      	ldr	r2, [r7, #4]
 8011432:	683b      	ldr	r3, [r7, #0]
 8011434:	781b      	ldrb	r3, [r3, #0]
 8011436:	009b      	lsls	r3, r3, #2
 8011438:	4413      	add	r3, r2
 801143a:	881b      	ldrh	r3, [r3, #0]
 801143c:	b29b      	uxth	r3, r3
 801143e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011442:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011446:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 801144a:	687a      	ldr	r2, [r7, #4]
 801144c:	683b      	ldr	r3, [r7, #0]
 801144e:	781b      	ldrb	r3, [r3, #0]
 8011450:	009b      	lsls	r3, r3, #2
 8011452:	441a      	add	r2, r3
 8011454:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8011458:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801145c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011460:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8011464:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011468:	b29b      	uxth	r3, r3
 801146a:	8013      	strh	r3, [r2, #0]
 801146c:	e01d      	b.n	80114aa <USB_ActivateEndpoint+0x406>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 801146e:	687a      	ldr	r2, [r7, #4]
 8011470:	683b      	ldr	r3, [r7, #0]
 8011472:	781b      	ldrb	r3, [r3, #0]
 8011474:	009b      	lsls	r3, r3, #2
 8011476:	4413      	add	r3, r2
 8011478:	881b      	ldrh	r3, [r3, #0]
 801147a:	b29b      	uxth	r3, r3
 801147c:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8011480:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011484:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8011488:	687a      	ldr	r2, [r7, #4]
 801148a:	683b      	ldr	r3, [r7, #0]
 801148c:	781b      	ldrb	r3, [r3, #0]
 801148e:	009b      	lsls	r3, r3, #2
 8011490:	441a      	add	r2, r3
 8011492:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8011496:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801149a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801149e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80114a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80114a6:	b29b      	uxth	r3, r3
 80114a8:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80114b4:	b29b      	uxth	r3, r3
 80114b6:	461a      	mov	r2, r3
 80114b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80114ba:	4413      	add	r3, r2
 80114bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80114be:	683b      	ldr	r3, [r7, #0]
 80114c0:	781b      	ldrb	r3, [r3, #0]
 80114c2:	011a      	lsls	r2, r3, #4
 80114c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80114c6:	4413      	add	r3, r2
 80114c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80114cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80114ce:	683b      	ldr	r3, [r7, #0]
 80114d0:	891b      	ldrh	r3, [r3, #8]
 80114d2:	085b      	lsrs	r3, r3, #1
 80114d4:	b29b      	uxth	r3, r3
 80114d6:	005b      	lsls	r3, r3, #1
 80114d8:	b29a      	uxth	r2, r3
 80114da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80114dc:	801a      	strh	r2, [r3, #0]
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	657b      	str	r3, [r7, #84]	; 0x54
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80114e8:	b29b      	uxth	r3, r3
 80114ea:	461a      	mov	r2, r3
 80114ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80114ee:	4413      	add	r3, r2
 80114f0:	657b      	str	r3, [r7, #84]	; 0x54
 80114f2:	683b      	ldr	r3, [r7, #0]
 80114f4:	781b      	ldrb	r3, [r3, #0]
 80114f6:	011a      	lsls	r2, r3, #4
 80114f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80114fa:	4413      	add	r3, r2
 80114fc:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8011500:	653b      	str	r3, [r7, #80]	; 0x50
 8011502:	683b      	ldr	r3, [r7, #0]
 8011504:	895b      	ldrh	r3, [r3, #10]
 8011506:	085b      	lsrs	r3, r3, #1
 8011508:	b29b      	uxth	r3, r3
 801150a:	005b      	lsls	r3, r3, #1
 801150c:	b29a      	uxth	r2, r3
 801150e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011510:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8011512:	683b      	ldr	r3, [r7, #0]
 8011514:	785b      	ldrb	r3, [r3, #1]
 8011516:	2b00      	cmp	r3, #0
 8011518:	f040 8093 	bne.w	8011642 <USB_ActivateEndpoint+0x59e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801151c:	687a      	ldr	r2, [r7, #4]
 801151e:	683b      	ldr	r3, [r7, #0]
 8011520:	781b      	ldrb	r3, [r3, #0]
 8011522:	009b      	lsls	r3, r3, #2
 8011524:	4413      	add	r3, r2
 8011526:	881b      	ldrh	r3, [r3, #0]
 8011528:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 801152c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8011530:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011534:	2b00      	cmp	r3, #0
 8011536:	d01b      	beq.n	8011570 <USB_ActivateEndpoint+0x4cc>
 8011538:	687a      	ldr	r2, [r7, #4]
 801153a:	683b      	ldr	r3, [r7, #0]
 801153c:	781b      	ldrb	r3, [r3, #0]
 801153e:	009b      	lsls	r3, r3, #2
 8011540:	4413      	add	r3, r2
 8011542:	881b      	ldrh	r3, [r3, #0]
 8011544:	b29b      	uxth	r3, r3
 8011546:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801154a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801154e:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8011550:	687a      	ldr	r2, [r7, #4]
 8011552:	683b      	ldr	r3, [r7, #0]
 8011554:	781b      	ldrb	r3, [r3, #0]
 8011556:	009b      	lsls	r3, r3, #2
 8011558:	441a      	add	r2, r3
 801155a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801155c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011560:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011564:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8011568:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801156c:	b29b      	uxth	r3, r3
 801156e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011570:	687a      	ldr	r2, [r7, #4]
 8011572:	683b      	ldr	r3, [r7, #0]
 8011574:	781b      	ldrb	r3, [r3, #0]
 8011576:	009b      	lsls	r3, r3, #2
 8011578:	4413      	add	r3, r2
 801157a:	881b      	ldrh	r3, [r3, #0]
 801157c:	87bb      	strh	r3, [r7, #60]	; 0x3c
 801157e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8011580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011584:	2b00      	cmp	r3, #0
 8011586:	d01b      	beq.n	80115c0 <USB_ActivateEndpoint+0x51c>
 8011588:	687a      	ldr	r2, [r7, #4]
 801158a:	683b      	ldr	r3, [r7, #0]
 801158c:	781b      	ldrb	r3, [r3, #0]
 801158e:	009b      	lsls	r3, r3, #2
 8011590:	4413      	add	r3, r2
 8011592:	881b      	ldrh	r3, [r3, #0]
 8011594:	b29b      	uxth	r3, r3
 8011596:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801159a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801159e:	877b      	strh	r3, [r7, #58]	; 0x3a
 80115a0:	687a      	ldr	r2, [r7, #4]
 80115a2:	683b      	ldr	r3, [r7, #0]
 80115a4:	781b      	ldrb	r3, [r3, #0]
 80115a6:	009b      	lsls	r3, r3, #2
 80115a8:	441a      	add	r2, r3
 80115aa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80115ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80115b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80115b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80115b8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80115bc:	b29b      	uxth	r3, r3
 80115be:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80115c0:	687a      	ldr	r2, [r7, #4]
 80115c2:	683b      	ldr	r3, [r7, #0]
 80115c4:	781b      	ldrb	r3, [r3, #0]
 80115c6:	009b      	lsls	r3, r3, #2
 80115c8:	4413      	add	r3, r2
 80115ca:	881b      	ldrh	r3, [r3, #0]
 80115cc:	b29b      	uxth	r3, r3
 80115ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80115d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80115d6:	873b      	strh	r3, [r7, #56]	; 0x38
 80115d8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80115da:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80115de:	873b      	strh	r3, [r7, #56]	; 0x38
 80115e0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80115e2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80115e6:	873b      	strh	r3, [r7, #56]	; 0x38
 80115e8:	687a      	ldr	r2, [r7, #4]
 80115ea:	683b      	ldr	r3, [r7, #0]
 80115ec:	781b      	ldrb	r3, [r3, #0]
 80115ee:	009b      	lsls	r3, r3, #2
 80115f0:	441a      	add	r2, r3
 80115f2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80115f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80115f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80115fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011600:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011604:	b29b      	uxth	r3, r3
 8011606:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011608:	687a      	ldr	r2, [r7, #4]
 801160a:	683b      	ldr	r3, [r7, #0]
 801160c:	781b      	ldrb	r3, [r3, #0]
 801160e:	009b      	lsls	r3, r3, #2
 8011610:	4413      	add	r3, r2
 8011612:	881b      	ldrh	r3, [r3, #0]
 8011614:	b29b      	uxth	r3, r3
 8011616:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801161a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801161e:	86fb      	strh	r3, [r7, #54]	; 0x36
 8011620:	687a      	ldr	r2, [r7, #4]
 8011622:	683b      	ldr	r3, [r7, #0]
 8011624:	781b      	ldrb	r3, [r3, #0]
 8011626:	009b      	lsls	r3, r3, #2
 8011628:	441a      	add	r2, r3
 801162a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801162c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011630:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011634:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011638:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801163c:	b29b      	uxth	r3, r3
 801163e:	8013      	strh	r3, [r2, #0]
 8011640:	e0bc      	b.n	80117bc <USB_ActivateEndpoint+0x718>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011642:	687a      	ldr	r2, [r7, #4]
 8011644:	683b      	ldr	r3, [r7, #0]
 8011646:	781b      	ldrb	r3, [r3, #0]
 8011648:	009b      	lsls	r3, r3, #2
 801164a:	4413      	add	r3, r2
 801164c:	881b      	ldrh	r3, [r3, #0]
 801164e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8011652:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8011656:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801165a:	2b00      	cmp	r3, #0
 801165c:	d01d      	beq.n	801169a <USB_ActivateEndpoint+0x5f6>
 801165e:	687a      	ldr	r2, [r7, #4]
 8011660:	683b      	ldr	r3, [r7, #0]
 8011662:	781b      	ldrb	r3, [r3, #0]
 8011664:	009b      	lsls	r3, r3, #2
 8011666:	4413      	add	r3, r2
 8011668:	881b      	ldrh	r3, [r3, #0]
 801166a:	b29b      	uxth	r3, r3
 801166c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011670:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011674:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8011678:	687a      	ldr	r2, [r7, #4]
 801167a:	683b      	ldr	r3, [r7, #0]
 801167c:	781b      	ldrb	r3, [r3, #0]
 801167e:	009b      	lsls	r3, r3, #2
 8011680:	441a      	add	r2, r3
 8011682:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8011686:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801168a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801168e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8011692:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011696:	b29b      	uxth	r3, r3
 8011698:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801169a:	687a      	ldr	r2, [r7, #4]
 801169c:	683b      	ldr	r3, [r7, #0]
 801169e:	781b      	ldrb	r3, [r3, #0]
 80116a0:	009b      	lsls	r3, r3, #2
 80116a2:	4413      	add	r3, r2
 80116a4:	881b      	ldrh	r3, [r3, #0]
 80116a6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80116aa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80116ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d01d      	beq.n	80116f2 <USB_ActivateEndpoint+0x64e>
 80116b6:	687a      	ldr	r2, [r7, #4]
 80116b8:	683b      	ldr	r3, [r7, #0]
 80116ba:	781b      	ldrb	r3, [r3, #0]
 80116bc:	009b      	lsls	r3, r3, #2
 80116be:	4413      	add	r3, r2
 80116c0:	881b      	ldrh	r3, [r3, #0]
 80116c2:	b29b      	uxth	r3, r3
 80116c4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80116c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80116cc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80116d0:	687a      	ldr	r2, [r7, #4]
 80116d2:	683b      	ldr	r3, [r7, #0]
 80116d4:	781b      	ldrb	r3, [r3, #0]
 80116d6:	009b      	lsls	r3, r3, #2
 80116d8:	441a      	add	r2, r3
 80116da:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80116de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80116e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80116e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80116ea:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80116ee:	b29b      	uxth	r3, r3
 80116f0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80116f2:	683b      	ldr	r3, [r7, #0]
 80116f4:	78db      	ldrb	r3, [r3, #3]
 80116f6:	2b01      	cmp	r3, #1
 80116f8:	d024      	beq.n	8011744 <USB_ActivateEndpoint+0x6a0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80116fa:	687a      	ldr	r2, [r7, #4]
 80116fc:	683b      	ldr	r3, [r7, #0]
 80116fe:	781b      	ldrb	r3, [r3, #0]
 8011700:	009b      	lsls	r3, r3, #2
 8011702:	4413      	add	r3, r2
 8011704:	881b      	ldrh	r3, [r3, #0]
 8011706:	b29b      	uxth	r3, r3
 8011708:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801170c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011710:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8011714:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8011718:	f083 0320 	eor.w	r3, r3, #32
 801171c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8011720:	687a      	ldr	r2, [r7, #4]
 8011722:	683b      	ldr	r3, [r7, #0]
 8011724:	781b      	ldrb	r3, [r3, #0]
 8011726:	009b      	lsls	r3, r3, #2
 8011728:	441a      	add	r2, r3
 801172a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801172e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011732:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011736:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801173a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801173e:	b29b      	uxth	r3, r3
 8011740:	8013      	strh	r3, [r2, #0]
 8011742:	e01d      	b.n	8011780 <USB_ActivateEndpoint+0x6dc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011744:	687a      	ldr	r2, [r7, #4]
 8011746:	683b      	ldr	r3, [r7, #0]
 8011748:	781b      	ldrb	r3, [r3, #0]
 801174a:	009b      	lsls	r3, r3, #2
 801174c:	4413      	add	r3, r2
 801174e:	881b      	ldrh	r3, [r3, #0]
 8011750:	b29b      	uxth	r3, r3
 8011752:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011756:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801175a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 801175e:	687a      	ldr	r2, [r7, #4]
 8011760:	683b      	ldr	r3, [r7, #0]
 8011762:	781b      	ldrb	r3, [r3, #0]
 8011764:	009b      	lsls	r3, r3, #2
 8011766:	441a      	add	r2, r3
 8011768:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801176c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011770:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011774:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801177c:	b29b      	uxth	r3, r3
 801177e:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011780:	687a      	ldr	r2, [r7, #4]
 8011782:	683b      	ldr	r3, [r7, #0]
 8011784:	781b      	ldrb	r3, [r3, #0]
 8011786:	009b      	lsls	r3, r3, #2
 8011788:	4413      	add	r3, r2
 801178a:	881b      	ldrh	r3, [r3, #0]
 801178c:	b29b      	uxth	r3, r3
 801178e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8011792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011796:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 801179a:	687a      	ldr	r2, [r7, #4]
 801179c:	683b      	ldr	r3, [r7, #0]
 801179e:	781b      	ldrb	r3, [r3, #0]
 80117a0:	009b      	lsls	r3, r3, #2
 80117a2:	441a      	add	r2, r3
 80117a4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80117a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80117ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80117b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80117b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80117b8:	b29b      	uxth	r3, r3
 80117ba:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80117bc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 80117c0:	4618      	mov	r0, r3
 80117c2:	3774      	adds	r7, #116	; 0x74
 80117c4:	46bd      	mov	sp, r7
 80117c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ca:	4770      	bx	lr

080117cc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80117cc:	b480      	push	{r7}
 80117ce:	b08d      	sub	sp, #52	; 0x34
 80117d0:	af00      	add	r7, sp, #0
 80117d2:	6078      	str	r0, [r7, #4]
 80117d4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80117d6:	683b      	ldr	r3, [r7, #0]
 80117d8:	7b1b      	ldrb	r3, [r3, #12]
 80117da:	2b00      	cmp	r3, #0
 80117dc:	f040 808e 	bne.w	80118fc <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80117e0:	683b      	ldr	r3, [r7, #0]
 80117e2:	785b      	ldrb	r3, [r3, #1]
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d044      	beq.n	8011872 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80117e8:	687a      	ldr	r2, [r7, #4]
 80117ea:	683b      	ldr	r3, [r7, #0]
 80117ec:	781b      	ldrb	r3, [r3, #0]
 80117ee:	009b      	lsls	r3, r3, #2
 80117f0:	4413      	add	r3, r2
 80117f2:	881b      	ldrh	r3, [r3, #0]
 80117f4:	81bb      	strh	r3, [r7, #12]
 80117f6:	89bb      	ldrh	r3, [r7, #12]
 80117f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d01b      	beq.n	8011838 <USB_DeactivateEndpoint+0x6c>
 8011800:	687a      	ldr	r2, [r7, #4]
 8011802:	683b      	ldr	r3, [r7, #0]
 8011804:	781b      	ldrb	r3, [r3, #0]
 8011806:	009b      	lsls	r3, r3, #2
 8011808:	4413      	add	r3, r2
 801180a:	881b      	ldrh	r3, [r3, #0]
 801180c:	b29b      	uxth	r3, r3
 801180e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011812:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011816:	817b      	strh	r3, [r7, #10]
 8011818:	687a      	ldr	r2, [r7, #4]
 801181a:	683b      	ldr	r3, [r7, #0]
 801181c:	781b      	ldrb	r3, [r3, #0]
 801181e:	009b      	lsls	r3, r3, #2
 8011820:	441a      	add	r2, r3
 8011822:	897b      	ldrh	r3, [r7, #10]
 8011824:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011828:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801182c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011830:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8011834:	b29b      	uxth	r3, r3
 8011836:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011838:	687a      	ldr	r2, [r7, #4]
 801183a:	683b      	ldr	r3, [r7, #0]
 801183c:	781b      	ldrb	r3, [r3, #0]
 801183e:	009b      	lsls	r3, r3, #2
 8011840:	4413      	add	r3, r2
 8011842:	881b      	ldrh	r3, [r3, #0]
 8011844:	b29b      	uxth	r3, r3
 8011846:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801184a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801184e:	813b      	strh	r3, [r7, #8]
 8011850:	687a      	ldr	r2, [r7, #4]
 8011852:	683b      	ldr	r3, [r7, #0]
 8011854:	781b      	ldrb	r3, [r3, #0]
 8011856:	009b      	lsls	r3, r3, #2
 8011858:	441a      	add	r2, r3
 801185a:	893b      	ldrh	r3, [r7, #8]
 801185c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011860:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011864:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801186c:	b29b      	uxth	r3, r3
 801186e:	8013      	strh	r3, [r2, #0]
 8011870:	e192      	b.n	8011b98 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011872:	687a      	ldr	r2, [r7, #4]
 8011874:	683b      	ldr	r3, [r7, #0]
 8011876:	781b      	ldrb	r3, [r3, #0]
 8011878:	009b      	lsls	r3, r3, #2
 801187a:	4413      	add	r3, r2
 801187c:	881b      	ldrh	r3, [r3, #0]
 801187e:	827b      	strh	r3, [r7, #18]
 8011880:	8a7b      	ldrh	r3, [r7, #18]
 8011882:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011886:	2b00      	cmp	r3, #0
 8011888:	d01b      	beq.n	80118c2 <USB_DeactivateEndpoint+0xf6>
 801188a:	687a      	ldr	r2, [r7, #4]
 801188c:	683b      	ldr	r3, [r7, #0]
 801188e:	781b      	ldrb	r3, [r3, #0]
 8011890:	009b      	lsls	r3, r3, #2
 8011892:	4413      	add	r3, r2
 8011894:	881b      	ldrh	r3, [r3, #0]
 8011896:	b29b      	uxth	r3, r3
 8011898:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801189c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80118a0:	823b      	strh	r3, [r7, #16]
 80118a2:	687a      	ldr	r2, [r7, #4]
 80118a4:	683b      	ldr	r3, [r7, #0]
 80118a6:	781b      	ldrb	r3, [r3, #0]
 80118a8:	009b      	lsls	r3, r3, #2
 80118aa:	441a      	add	r2, r3
 80118ac:	8a3b      	ldrh	r3, [r7, #16]
 80118ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80118b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80118b6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80118ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80118be:	b29b      	uxth	r3, r3
 80118c0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80118c2:	687a      	ldr	r2, [r7, #4]
 80118c4:	683b      	ldr	r3, [r7, #0]
 80118c6:	781b      	ldrb	r3, [r3, #0]
 80118c8:	009b      	lsls	r3, r3, #2
 80118ca:	4413      	add	r3, r2
 80118cc:	881b      	ldrh	r3, [r3, #0]
 80118ce:	b29b      	uxth	r3, r3
 80118d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80118d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80118d8:	81fb      	strh	r3, [r7, #14]
 80118da:	687a      	ldr	r2, [r7, #4]
 80118dc:	683b      	ldr	r3, [r7, #0]
 80118de:	781b      	ldrb	r3, [r3, #0]
 80118e0:	009b      	lsls	r3, r3, #2
 80118e2:	441a      	add	r2, r3
 80118e4:	89fb      	ldrh	r3, [r7, #14]
 80118e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80118ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80118ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80118f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80118f6:	b29b      	uxth	r3, r3
 80118f8:	8013      	strh	r3, [r2, #0]
 80118fa:	e14d      	b.n	8011b98 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80118fc:	683b      	ldr	r3, [r7, #0]
 80118fe:	785b      	ldrb	r3, [r3, #1]
 8011900:	2b00      	cmp	r3, #0
 8011902:	f040 80a5 	bne.w	8011a50 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011906:	687a      	ldr	r2, [r7, #4]
 8011908:	683b      	ldr	r3, [r7, #0]
 801190a:	781b      	ldrb	r3, [r3, #0]
 801190c:	009b      	lsls	r3, r3, #2
 801190e:	4413      	add	r3, r2
 8011910:	881b      	ldrh	r3, [r3, #0]
 8011912:	843b      	strh	r3, [r7, #32]
 8011914:	8c3b      	ldrh	r3, [r7, #32]
 8011916:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801191a:	2b00      	cmp	r3, #0
 801191c:	d01b      	beq.n	8011956 <USB_DeactivateEndpoint+0x18a>
 801191e:	687a      	ldr	r2, [r7, #4]
 8011920:	683b      	ldr	r3, [r7, #0]
 8011922:	781b      	ldrb	r3, [r3, #0]
 8011924:	009b      	lsls	r3, r3, #2
 8011926:	4413      	add	r3, r2
 8011928:	881b      	ldrh	r3, [r3, #0]
 801192a:	b29b      	uxth	r3, r3
 801192c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011930:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011934:	83fb      	strh	r3, [r7, #30]
 8011936:	687a      	ldr	r2, [r7, #4]
 8011938:	683b      	ldr	r3, [r7, #0]
 801193a:	781b      	ldrb	r3, [r3, #0]
 801193c:	009b      	lsls	r3, r3, #2
 801193e:	441a      	add	r2, r3
 8011940:	8bfb      	ldrh	r3, [r7, #30]
 8011942:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011946:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801194a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801194e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011952:	b29b      	uxth	r3, r3
 8011954:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011956:	687a      	ldr	r2, [r7, #4]
 8011958:	683b      	ldr	r3, [r7, #0]
 801195a:	781b      	ldrb	r3, [r3, #0]
 801195c:	009b      	lsls	r3, r3, #2
 801195e:	4413      	add	r3, r2
 8011960:	881b      	ldrh	r3, [r3, #0]
 8011962:	83bb      	strh	r3, [r7, #28]
 8011964:	8bbb      	ldrh	r3, [r7, #28]
 8011966:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801196a:	2b00      	cmp	r3, #0
 801196c:	d01b      	beq.n	80119a6 <USB_DeactivateEndpoint+0x1da>
 801196e:	687a      	ldr	r2, [r7, #4]
 8011970:	683b      	ldr	r3, [r7, #0]
 8011972:	781b      	ldrb	r3, [r3, #0]
 8011974:	009b      	lsls	r3, r3, #2
 8011976:	4413      	add	r3, r2
 8011978:	881b      	ldrh	r3, [r3, #0]
 801197a:	b29b      	uxth	r3, r3
 801197c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011980:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011984:	837b      	strh	r3, [r7, #26]
 8011986:	687a      	ldr	r2, [r7, #4]
 8011988:	683b      	ldr	r3, [r7, #0]
 801198a:	781b      	ldrb	r3, [r3, #0]
 801198c:	009b      	lsls	r3, r3, #2
 801198e:	441a      	add	r2, r3
 8011990:	8b7b      	ldrh	r3, [r7, #26]
 8011992:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011996:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801199a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801199e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80119a2:	b29b      	uxth	r3, r3
 80119a4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80119a6:	687a      	ldr	r2, [r7, #4]
 80119a8:	683b      	ldr	r3, [r7, #0]
 80119aa:	781b      	ldrb	r3, [r3, #0]
 80119ac:	009b      	lsls	r3, r3, #2
 80119ae:	4413      	add	r3, r2
 80119b0:	881b      	ldrh	r3, [r3, #0]
 80119b2:	b29b      	uxth	r3, r3
 80119b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80119b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80119bc:	833b      	strh	r3, [r7, #24]
 80119be:	687a      	ldr	r2, [r7, #4]
 80119c0:	683b      	ldr	r3, [r7, #0]
 80119c2:	781b      	ldrb	r3, [r3, #0]
 80119c4:	009b      	lsls	r3, r3, #2
 80119c6:	441a      	add	r2, r3
 80119c8:	8b3b      	ldrh	r3, [r7, #24]
 80119ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80119ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80119d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80119d6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80119da:	b29b      	uxth	r3, r3
 80119dc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80119de:	687a      	ldr	r2, [r7, #4]
 80119e0:	683b      	ldr	r3, [r7, #0]
 80119e2:	781b      	ldrb	r3, [r3, #0]
 80119e4:	009b      	lsls	r3, r3, #2
 80119e6:	4413      	add	r3, r2
 80119e8:	881b      	ldrh	r3, [r3, #0]
 80119ea:	b29b      	uxth	r3, r3
 80119ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80119f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80119f4:	82fb      	strh	r3, [r7, #22]
 80119f6:	687a      	ldr	r2, [r7, #4]
 80119f8:	683b      	ldr	r3, [r7, #0]
 80119fa:	781b      	ldrb	r3, [r3, #0]
 80119fc:	009b      	lsls	r3, r3, #2
 80119fe:	441a      	add	r2, r3
 8011a00:	8afb      	ldrh	r3, [r7, #22]
 8011a02:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011a06:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011a0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011a0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011a12:	b29b      	uxth	r3, r3
 8011a14:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011a16:	687a      	ldr	r2, [r7, #4]
 8011a18:	683b      	ldr	r3, [r7, #0]
 8011a1a:	781b      	ldrb	r3, [r3, #0]
 8011a1c:	009b      	lsls	r3, r3, #2
 8011a1e:	4413      	add	r3, r2
 8011a20:	881b      	ldrh	r3, [r3, #0]
 8011a22:	b29b      	uxth	r3, r3
 8011a24:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011a28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011a2c:	82bb      	strh	r3, [r7, #20]
 8011a2e:	687a      	ldr	r2, [r7, #4]
 8011a30:	683b      	ldr	r3, [r7, #0]
 8011a32:	781b      	ldrb	r3, [r3, #0]
 8011a34:	009b      	lsls	r3, r3, #2
 8011a36:	441a      	add	r2, r3
 8011a38:	8abb      	ldrh	r3, [r7, #20]
 8011a3a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011a3e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011a42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011a46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011a4a:	b29b      	uxth	r3, r3
 8011a4c:	8013      	strh	r3, [r2, #0]
 8011a4e:	e0a3      	b.n	8011b98 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011a50:	687a      	ldr	r2, [r7, #4]
 8011a52:	683b      	ldr	r3, [r7, #0]
 8011a54:	781b      	ldrb	r3, [r3, #0]
 8011a56:	009b      	lsls	r3, r3, #2
 8011a58:	4413      	add	r3, r2
 8011a5a:	881b      	ldrh	r3, [r3, #0]
 8011a5c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8011a5e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8011a60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	d01b      	beq.n	8011aa0 <USB_DeactivateEndpoint+0x2d4>
 8011a68:	687a      	ldr	r2, [r7, #4]
 8011a6a:	683b      	ldr	r3, [r7, #0]
 8011a6c:	781b      	ldrb	r3, [r3, #0]
 8011a6e:	009b      	lsls	r3, r3, #2
 8011a70:	4413      	add	r3, r2
 8011a72:	881b      	ldrh	r3, [r3, #0]
 8011a74:	b29b      	uxth	r3, r3
 8011a76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011a7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011a7e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8011a80:	687a      	ldr	r2, [r7, #4]
 8011a82:	683b      	ldr	r3, [r7, #0]
 8011a84:	781b      	ldrb	r3, [r3, #0]
 8011a86:	009b      	lsls	r3, r3, #2
 8011a88:	441a      	add	r2, r3
 8011a8a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8011a8c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011a90:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011a94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8011a98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011a9c:	b29b      	uxth	r3, r3
 8011a9e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011aa0:	687a      	ldr	r2, [r7, #4]
 8011aa2:	683b      	ldr	r3, [r7, #0]
 8011aa4:	781b      	ldrb	r3, [r3, #0]
 8011aa6:	009b      	lsls	r3, r3, #2
 8011aa8:	4413      	add	r3, r2
 8011aaa:	881b      	ldrh	r3, [r3, #0]
 8011aac:	857b      	strh	r3, [r7, #42]	; 0x2a
 8011aae:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8011ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d01b      	beq.n	8011af0 <USB_DeactivateEndpoint+0x324>
 8011ab8:	687a      	ldr	r2, [r7, #4]
 8011aba:	683b      	ldr	r3, [r7, #0]
 8011abc:	781b      	ldrb	r3, [r3, #0]
 8011abe:	009b      	lsls	r3, r3, #2
 8011ac0:	4413      	add	r3, r2
 8011ac2:	881b      	ldrh	r3, [r3, #0]
 8011ac4:	b29b      	uxth	r3, r3
 8011ac6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011aca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011ace:	853b      	strh	r3, [r7, #40]	; 0x28
 8011ad0:	687a      	ldr	r2, [r7, #4]
 8011ad2:	683b      	ldr	r3, [r7, #0]
 8011ad4:	781b      	ldrb	r3, [r3, #0]
 8011ad6:	009b      	lsls	r3, r3, #2
 8011ad8:	441a      	add	r2, r3
 8011ada:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8011adc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011ae0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011ae4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011ae8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8011aec:	b29b      	uxth	r3, r3
 8011aee:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8011af0:	687a      	ldr	r2, [r7, #4]
 8011af2:	683b      	ldr	r3, [r7, #0]
 8011af4:	781b      	ldrb	r3, [r3, #0]
 8011af6:	009b      	lsls	r3, r3, #2
 8011af8:	4413      	add	r3, r2
 8011afa:	881b      	ldrh	r3, [r3, #0]
 8011afc:	b29b      	uxth	r3, r3
 8011afe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011b02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011b06:	84fb      	strh	r3, [r7, #38]	; 0x26
 8011b08:	687a      	ldr	r2, [r7, #4]
 8011b0a:	683b      	ldr	r3, [r7, #0]
 8011b0c:	781b      	ldrb	r3, [r3, #0]
 8011b0e:	009b      	lsls	r3, r3, #2
 8011b10:	441a      	add	r2, r3
 8011b12:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011b14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011b18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011b1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8011b20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b24:	b29b      	uxth	r3, r3
 8011b26:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011b28:	687a      	ldr	r2, [r7, #4]
 8011b2a:	683b      	ldr	r3, [r7, #0]
 8011b2c:	781b      	ldrb	r3, [r3, #0]
 8011b2e:	009b      	lsls	r3, r3, #2
 8011b30:	4413      	add	r3, r2
 8011b32:	881b      	ldrh	r3, [r3, #0]
 8011b34:	b29b      	uxth	r3, r3
 8011b36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011b3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011b3e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8011b40:	687a      	ldr	r2, [r7, #4]
 8011b42:	683b      	ldr	r3, [r7, #0]
 8011b44:	781b      	ldrb	r3, [r3, #0]
 8011b46:	009b      	lsls	r3, r3, #2
 8011b48:	441a      	add	r2, r3
 8011b4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011b4c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011b50:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011b54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011b58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b5c:	b29b      	uxth	r3, r3
 8011b5e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011b60:	687a      	ldr	r2, [r7, #4]
 8011b62:	683b      	ldr	r3, [r7, #0]
 8011b64:	781b      	ldrb	r3, [r3, #0]
 8011b66:	009b      	lsls	r3, r3, #2
 8011b68:	4413      	add	r3, r2
 8011b6a:	881b      	ldrh	r3, [r3, #0]
 8011b6c:	b29b      	uxth	r3, r3
 8011b6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8011b72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011b76:	847b      	strh	r3, [r7, #34]	; 0x22
 8011b78:	687a      	ldr	r2, [r7, #4]
 8011b7a:	683b      	ldr	r3, [r7, #0]
 8011b7c:	781b      	ldrb	r3, [r3, #0]
 8011b7e:	009b      	lsls	r3, r3, #2
 8011b80:	441a      	add	r2, r3
 8011b82:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011b84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011b88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011b8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011b90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b94:	b29b      	uxth	r3, r3
 8011b96:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8011b98:	2300      	movs	r3, #0
}
 8011b9a:	4618      	mov	r0, r3
 8011b9c:	3734      	adds	r7, #52	; 0x34
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ba4:	4770      	bx	lr

08011ba6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011ba6:	b580      	push	{r7, lr}
 8011ba8:	b0c2      	sub	sp, #264	; 0x108
 8011baa:	af00      	add	r7, sp, #0
 8011bac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011bb0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011bb4:	6018      	str	r0, [r3, #0]
 8011bb6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011bba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011bbe:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011bc0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011bc4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011bc8:	681b      	ldr	r3, [r3, #0]
 8011bca:	785b      	ldrb	r3, [r3, #1]
 8011bcc:	2b01      	cmp	r3, #1
 8011bce:	f040 867b 	bne.w	80128c8 <USB_EPStartXfer+0xd22>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8011bd2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011bd6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011bda:	681b      	ldr	r3, [r3, #0]
 8011bdc:	699a      	ldr	r2, [r3, #24]
 8011bde:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011be2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011be6:	681b      	ldr	r3, [r3, #0]
 8011be8:	691b      	ldr	r3, [r3, #16]
 8011bea:	429a      	cmp	r2, r3
 8011bec:	d908      	bls.n	8011c00 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8011bee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011bf2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011bf6:	681b      	ldr	r3, [r3, #0]
 8011bf8:	691b      	ldr	r3, [r3, #16]
 8011bfa:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8011bfe:	e007      	b.n	8011c10 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8011c00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011c08:	681b      	ldr	r3, [r3, #0]
 8011c0a:	699b      	ldr	r3, [r3, #24]
 8011c0c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8011c10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011c18:	681b      	ldr	r3, [r3, #0]
 8011c1a:	7b1b      	ldrb	r3, [r3, #12]
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d13a      	bne.n	8011c96 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8011c20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	6959      	ldr	r1, [r3, #20]
 8011c2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011c34:	681b      	ldr	r3, [r3, #0]
 8011c36:	88da      	ldrh	r2, [r3, #6]
 8011c38:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011c3c:	b29b      	uxth	r3, r3
 8011c3e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8011c42:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8011c46:	6800      	ldr	r0, [r0, #0]
 8011c48:	f001 fc11 	bl	801346e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8011c4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c50:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	613b      	str	r3, [r7, #16]
 8011c58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c5c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011c66:	b29b      	uxth	r3, r3
 8011c68:	461a      	mov	r2, r3
 8011c6a:	693b      	ldr	r3, [r7, #16]
 8011c6c:	4413      	add	r3, r2
 8011c6e:	613b      	str	r3, [r7, #16]
 8011c70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011c78:	681b      	ldr	r3, [r3, #0]
 8011c7a:	781b      	ldrb	r3, [r3, #0]
 8011c7c:	011a      	lsls	r2, r3, #4
 8011c7e:	693b      	ldr	r3, [r7, #16]
 8011c80:	4413      	add	r3, r2
 8011c82:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8011c86:	60fb      	str	r3, [r7, #12]
 8011c88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011c8c:	b29a      	uxth	r2, r3
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	801a      	strh	r2, [r3, #0]
 8011c92:	f000 bde3 	b.w	801285c <USB_EPStartXfer+0xcb6>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8011c96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c9a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	78db      	ldrb	r3, [r3, #3]
 8011ca2:	2b02      	cmp	r3, #2
 8011ca4:	f040 843a 	bne.w	801251c <USB_EPStartXfer+0x976>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8011ca8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011cac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011cb0:	681b      	ldr	r3, [r3, #0]
 8011cb2:	6a1a      	ldr	r2, [r3, #32]
 8011cb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011cb8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	691b      	ldr	r3, [r3, #16]
 8011cc0:	429a      	cmp	r2, r3
 8011cc2:	f240 83b7 	bls.w	8012434 <USB_EPStartXfer+0x88e>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011cc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011cca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011cce:	681a      	ldr	r2, [r3, #0]
 8011cd0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011cd4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011cd8:	681b      	ldr	r3, [r3, #0]
 8011cda:	781b      	ldrb	r3, [r3, #0]
 8011cdc:	009b      	lsls	r3, r3, #2
 8011cde:	4413      	add	r3, r2
 8011ce0:	881b      	ldrh	r3, [r3, #0]
 8011ce2:	b29b      	uxth	r3, r3
 8011ce4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011ce8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011cec:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8011cf0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011cf4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011cf8:	681a      	ldr	r2, [r3, #0]
 8011cfa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011cfe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011d02:	681b      	ldr	r3, [r3, #0]
 8011d04:	781b      	ldrb	r3, [r3, #0]
 8011d06:	009b      	lsls	r3, r3, #2
 8011d08:	441a      	add	r2, r3
 8011d0a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8011d0e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011d12:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011d16:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8011d1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011d1e:	b29b      	uxth	r3, r3
 8011d20:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8011d22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011d2a:	681b      	ldr	r3, [r3, #0]
 8011d2c:	6a1a      	ldr	r2, [r3, #32]
 8011d2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011d32:	1ad2      	subs	r2, r2, r3
 8011d34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011d3c:	681b      	ldr	r3, [r3, #0]
 8011d3e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8011d40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d44:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011d48:	681a      	ldr	r2, [r3, #0]
 8011d4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011d52:	681b      	ldr	r3, [r3, #0]
 8011d54:	781b      	ldrb	r3, [r3, #0]
 8011d56:	009b      	lsls	r3, r3, #2
 8011d58:	4413      	add	r3, r2
 8011d5a:	881b      	ldrh	r3, [r3, #0]
 8011d5c:	b29b      	uxth	r3, r3
 8011d5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	f000 81b3 	beq.w	80120ce <USB_EPStartXfer+0x528>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011d68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d6c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	633b      	str	r3, [r7, #48]	; 0x30
 8011d74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d78:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011d7c:	681b      	ldr	r3, [r3, #0]
 8011d7e:	785b      	ldrb	r3, [r3, #1]
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d16d      	bne.n	8011e60 <USB_EPStartXfer+0x2ba>
 8011d84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d88:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	62bb      	str	r3, [r7, #40]	; 0x28
 8011d90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d94:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011d98:	681b      	ldr	r3, [r3, #0]
 8011d9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011d9e:	b29b      	uxth	r3, r3
 8011da0:	461a      	mov	r2, r3
 8011da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011da4:	4413      	add	r3, r2
 8011da6:	62bb      	str	r3, [r7, #40]	; 0x28
 8011da8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011dac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011db0:	681b      	ldr	r3, [r3, #0]
 8011db2:	781b      	ldrb	r3, [r3, #0]
 8011db4:	011a      	lsls	r2, r3, #4
 8011db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011db8:	4413      	add	r3, r2
 8011dba:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8011dbe:	627b      	str	r3, [r7, #36]	; 0x24
 8011dc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d112      	bne.n	8011dee <USB_EPStartXfer+0x248>
 8011dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dca:	881b      	ldrh	r3, [r3, #0]
 8011dcc:	b29b      	uxth	r3, r3
 8011dce:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8011dd2:	b29a      	uxth	r2, r3
 8011dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dd6:	801a      	strh	r2, [r3, #0]
 8011dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dda:	881b      	ldrh	r3, [r3, #0]
 8011ddc:	b29b      	uxth	r3, r3
 8011dde:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011de2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011de6:	b29a      	uxth	r2, r3
 8011de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dea:	801a      	strh	r2, [r3, #0]
 8011dec:	e05d      	b.n	8011eaa <USB_EPStartXfer+0x304>
 8011dee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011df2:	2b3e      	cmp	r3, #62	; 0x3e
 8011df4:	d817      	bhi.n	8011e26 <USB_EPStartXfer+0x280>
 8011df6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011dfa:	085b      	lsrs	r3, r3, #1
 8011dfc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8011e00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011e04:	f003 0301 	and.w	r3, r3, #1
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d004      	beq.n	8011e16 <USB_EPStartXfer+0x270>
 8011e0c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8011e10:	3301      	adds	r3, #1
 8011e12:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8011e16:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8011e1a:	b29b      	uxth	r3, r3
 8011e1c:	029b      	lsls	r3, r3, #10
 8011e1e:	b29a      	uxth	r2, r3
 8011e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e22:	801a      	strh	r2, [r3, #0]
 8011e24:	e041      	b.n	8011eaa <USB_EPStartXfer+0x304>
 8011e26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011e2a:	095b      	lsrs	r3, r3, #5
 8011e2c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8011e30:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011e34:	f003 031f 	and.w	r3, r3, #31
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d104      	bne.n	8011e46 <USB_EPStartXfer+0x2a0>
 8011e3c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8011e40:	3b01      	subs	r3, #1
 8011e42:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8011e46:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8011e4a:	b29b      	uxth	r3, r3
 8011e4c:	029b      	lsls	r3, r3, #10
 8011e4e:	b29b      	uxth	r3, r3
 8011e50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011e54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011e58:	b29a      	uxth	r2, r3
 8011e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e5c:	801a      	strh	r2, [r3, #0]
 8011e5e:	e024      	b.n	8011eaa <USB_EPStartXfer+0x304>
 8011e60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e68:	681b      	ldr	r3, [r3, #0]
 8011e6a:	785b      	ldrb	r3, [r3, #1]
 8011e6c:	2b01      	cmp	r3, #1
 8011e6e:	d11c      	bne.n	8011eaa <USB_EPStartXfer+0x304>
 8011e70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e74:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011e78:	681b      	ldr	r3, [r3, #0]
 8011e7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011e7e:	b29b      	uxth	r3, r3
 8011e80:	461a      	mov	r2, r3
 8011e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e84:	4413      	add	r3, r2
 8011e86:	633b      	str	r3, [r7, #48]	; 0x30
 8011e88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e90:	681b      	ldr	r3, [r3, #0]
 8011e92:	781b      	ldrb	r3, [r3, #0]
 8011e94:	011a      	lsls	r2, r3, #4
 8011e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e98:	4413      	add	r3, r2
 8011e9a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8011e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011ea0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011ea4:	b29a      	uxth	r2, r3
 8011ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ea8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8011eaa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011eae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011eb2:	681b      	ldr	r3, [r3, #0]
 8011eb4:	895b      	ldrh	r3, [r3, #10]
 8011eb6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011eba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ebe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ec2:	681b      	ldr	r3, [r3, #0]
 8011ec4:	6959      	ldr	r1, [r3, #20]
 8011ec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011eca:	b29b      	uxth	r3, r3
 8011ecc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8011ed0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8011ed4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8011ed8:	6800      	ldr	r0, [r0, #0]
 8011eda:	f001 fac8 	bl	801346e <USB_WritePMA>
            ep->xfer_buff += len;
 8011ede:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ee2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	695a      	ldr	r2, [r3, #20]
 8011eea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011eee:	441a      	add	r2, r3
 8011ef0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ef4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ef8:	681b      	ldr	r3, [r3, #0]
 8011efa:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8011efc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f04:	681b      	ldr	r3, [r3, #0]
 8011f06:	6a1a      	ldr	r2, [r3, #32]
 8011f08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f10:	681b      	ldr	r3, [r3, #0]
 8011f12:	691b      	ldr	r3, [r3, #16]
 8011f14:	429a      	cmp	r2, r3
 8011f16:	d90f      	bls.n	8011f38 <USB_EPStartXfer+0x392>
            {
              ep->xfer_len_db -= len;
 8011f18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f20:	681b      	ldr	r3, [r3, #0]
 8011f22:	6a1a      	ldr	r2, [r3, #32]
 8011f24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011f28:	1ad2      	subs	r2, r2, r3
 8011f2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f32:	681b      	ldr	r3, [r3, #0]
 8011f34:	621a      	str	r2, [r3, #32]
 8011f36:	e00e      	b.n	8011f56 <USB_EPStartXfer+0x3b0>
            }
            else
            {
              len = ep->xfer_len_db;
 8011f38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	6a1b      	ldr	r3, [r3, #32]
 8011f44:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8011f48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f50:	681b      	ldr	r3, [r3, #0]
 8011f52:	2200      	movs	r2, #0
 8011f54:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8011f56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f5e:	681b      	ldr	r3, [r3, #0]
 8011f60:	785b      	ldrb	r3, [r3, #1]
 8011f62:	2b00      	cmp	r3, #0
 8011f64:	d16d      	bne.n	8012042 <USB_EPStartXfer+0x49c>
 8011f66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f6a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011f6e:	681b      	ldr	r3, [r3, #0]
 8011f70:	61bb      	str	r3, [r7, #24]
 8011f72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f76:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011f7a:	681b      	ldr	r3, [r3, #0]
 8011f7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011f80:	b29b      	uxth	r3, r3
 8011f82:	461a      	mov	r2, r3
 8011f84:	69bb      	ldr	r3, [r7, #24]
 8011f86:	4413      	add	r3, r2
 8011f88:	61bb      	str	r3, [r7, #24]
 8011f8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f8e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f92:	681b      	ldr	r3, [r3, #0]
 8011f94:	781b      	ldrb	r3, [r3, #0]
 8011f96:	011a      	lsls	r2, r3, #4
 8011f98:	69bb      	ldr	r3, [r7, #24]
 8011f9a:	4413      	add	r3, r2
 8011f9c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8011fa0:	617b      	str	r3, [r7, #20]
 8011fa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011fa6:	2b00      	cmp	r3, #0
 8011fa8:	d112      	bne.n	8011fd0 <USB_EPStartXfer+0x42a>
 8011faa:	697b      	ldr	r3, [r7, #20]
 8011fac:	881b      	ldrh	r3, [r3, #0]
 8011fae:	b29b      	uxth	r3, r3
 8011fb0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8011fb4:	b29a      	uxth	r2, r3
 8011fb6:	697b      	ldr	r3, [r7, #20]
 8011fb8:	801a      	strh	r2, [r3, #0]
 8011fba:	697b      	ldr	r3, [r7, #20]
 8011fbc:	881b      	ldrh	r3, [r3, #0]
 8011fbe:	b29b      	uxth	r3, r3
 8011fc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011fc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011fc8:	b29a      	uxth	r2, r3
 8011fca:	697b      	ldr	r3, [r7, #20]
 8011fcc:	801a      	strh	r2, [r3, #0]
 8011fce:	e063      	b.n	8012098 <USB_EPStartXfer+0x4f2>
 8011fd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011fd4:	2b3e      	cmp	r3, #62	; 0x3e
 8011fd6:	d817      	bhi.n	8012008 <USB_EPStartXfer+0x462>
 8011fd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011fdc:	085b      	lsrs	r3, r3, #1
 8011fde:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8011fe2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011fe6:	f003 0301 	and.w	r3, r3, #1
 8011fea:	2b00      	cmp	r3, #0
 8011fec:	d004      	beq.n	8011ff8 <USB_EPStartXfer+0x452>
 8011fee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8011ff2:	3301      	adds	r3, #1
 8011ff4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8011ff8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8011ffc:	b29b      	uxth	r3, r3
 8011ffe:	029b      	lsls	r3, r3, #10
 8012000:	b29a      	uxth	r2, r3
 8012002:	697b      	ldr	r3, [r7, #20]
 8012004:	801a      	strh	r2, [r3, #0]
 8012006:	e047      	b.n	8012098 <USB_EPStartXfer+0x4f2>
 8012008:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801200c:	095b      	lsrs	r3, r3, #5
 801200e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8012012:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012016:	f003 031f 	and.w	r3, r3, #31
 801201a:	2b00      	cmp	r3, #0
 801201c:	d104      	bne.n	8012028 <USB_EPStartXfer+0x482>
 801201e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8012022:	3b01      	subs	r3, #1
 8012024:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8012028:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 801202c:	b29b      	uxth	r3, r3
 801202e:	029b      	lsls	r3, r3, #10
 8012030:	b29b      	uxth	r3, r3
 8012032:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012036:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801203a:	b29a      	uxth	r2, r3
 801203c:	697b      	ldr	r3, [r7, #20]
 801203e:	801a      	strh	r2, [r3, #0]
 8012040:	e02a      	b.n	8012098 <USB_EPStartXfer+0x4f2>
 8012042:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012046:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801204a:	681b      	ldr	r3, [r3, #0]
 801204c:	785b      	ldrb	r3, [r3, #1]
 801204e:	2b01      	cmp	r3, #1
 8012050:	d122      	bne.n	8012098 <USB_EPStartXfer+0x4f2>
 8012052:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012056:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	623b      	str	r3, [r7, #32]
 801205e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012062:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012066:	681b      	ldr	r3, [r3, #0]
 8012068:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801206c:	b29b      	uxth	r3, r3
 801206e:	461a      	mov	r2, r3
 8012070:	6a3b      	ldr	r3, [r7, #32]
 8012072:	4413      	add	r3, r2
 8012074:	623b      	str	r3, [r7, #32]
 8012076:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801207a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	781b      	ldrb	r3, [r3, #0]
 8012082:	011a      	lsls	r2, r3, #4
 8012084:	6a3b      	ldr	r3, [r7, #32]
 8012086:	4413      	add	r3, r2
 8012088:	f203 4304 	addw	r3, r3, #1028	; 0x404
 801208c:	61fb      	str	r3, [r7, #28]
 801208e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012092:	b29a      	uxth	r2, r3
 8012094:	69fb      	ldr	r3, [r7, #28]
 8012096:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8012098:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801209c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	891b      	ldrh	r3, [r3, #8]
 80120a4:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80120a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80120b0:	681b      	ldr	r3, [r3, #0]
 80120b2:	6959      	ldr	r1, [r3, #20]
 80120b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80120b8:	b29b      	uxth	r3, r3
 80120ba:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80120be:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80120c2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80120c6:	6800      	ldr	r0, [r0, #0]
 80120c8:	f001 f9d1 	bl	801346e <USB_WritePMA>
 80120cc:	e3c6      	b.n	801285c <USB_EPStartXfer+0xcb6>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80120ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80120d6:	681b      	ldr	r3, [r3, #0]
 80120d8:	785b      	ldrb	r3, [r3, #1]
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d16d      	bne.n	80121ba <USB_EPStartXfer+0x614>
 80120de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120e2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	64bb      	str	r3, [r7, #72]	; 0x48
 80120ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80120f2:	681b      	ldr	r3, [r3, #0]
 80120f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80120f8:	b29b      	uxth	r3, r3
 80120fa:	461a      	mov	r2, r3
 80120fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80120fe:	4413      	add	r3, r2
 8012100:	64bb      	str	r3, [r7, #72]	; 0x48
 8012102:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012106:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801210a:	681b      	ldr	r3, [r3, #0]
 801210c:	781b      	ldrb	r3, [r3, #0]
 801210e:	011a      	lsls	r2, r3, #4
 8012110:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012112:	4413      	add	r3, r2
 8012114:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8012118:	647b      	str	r3, [r7, #68]	; 0x44
 801211a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801211e:	2b00      	cmp	r3, #0
 8012120:	d112      	bne.n	8012148 <USB_EPStartXfer+0x5a2>
 8012122:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012124:	881b      	ldrh	r3, [r3, #0]
 8012126:	b29b      	uxth	r3, r3
 8012128:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801212c:	b29a      	uxth	r2, r3
 801212e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012130:	801a      	strh	r2, [r3, #0]
 8012132:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012134:	881b      	ldrh	r3, [r3, #0]
 8012136:	b29b      	uxth	r3, r3
 8012138:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801213c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012140:	b29a      	uxth	r2, r3
 8012142:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012144:	801a      	strh	r2, [r3, #0]
 8012146:	e063      	b.n	8012210 <USB_EPStartXfer+0x66a>
 8012148:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801214c:	2b3e      	cmp	r3, #62	; 0x3e
 801214e:	d817      	bhi.n	8012180 <USB_EPStartXfer+0x5da>
 8012150:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012154:	085b      	lsrs	r3, r3, #1
 8012156:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 801215a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801215e:	f003 0301 	and.w	r3, r3, #1
 8012162:	2b00      	cmp	r3, #0
 8012164:	d004      	beq.n	8012170 <USB_EPStartXfer+0x5ca>
 8012166:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 801216a:	3301      	adds	r3, #1
 801216c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8012170:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8012174:	b29b      	uxth	r3, r3
 8012176:	029b      	lsls	r3, r3, #10
 8012178:	b29a      	uxth	r2, r3
 801217a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801217c:	801a      	strh	r2, [r3, #0]
 801217e:	e047      	b.n	8012210 <USB_EPStartXfer+0x66a>
 8012180:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012184:	095b      	lsrs	r3, r3, #5
 8012186:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 801218a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801218e:	f003 031f 	and.w	r3, r3, #31
 8012192:	2b00      	cmp	r3, #0
 8012194:	d104      	bne.n	80121a0 <USB_EPStartXfer+0x5fa>
 8012196:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 801219a:	3b01      	subs	r3, #1
 801219c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80121a0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80121a4:	b29b      	uxth	r3, r3
 80121a6:	029b      	lsls	r3, r3, #10
 80121a8:	b29b      	uxth	r3, r3
 80121aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80121ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80121b2:	b29a      	uxth	r2, r3
 80121b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80121b6:	801a      	strh	r2, [r3, #0]
 80121b8:	e02a      	b.n	8012210 <USB_EPStartXfer+0x66a>
 80121ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80121be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80121c2:	681b      	ldr	r3, [r3, #0]
 80121c4:	785b      	ldrb	r3, [r3, #1]
 80121c6:	2b01      	cmp	r3, #1
 80121c8:	d122      	bne.n	8012210 <USB_EPStartXfer+0x66a>
 80121ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80121ce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80121d2:	681b      	ldr	r3, [r3, #0]
 80121d4:	653b      	str	r3, [r7, #80]	; 0x50
 80121d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80121da:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80121de:	681b      	ldr	r3, [r3, #0]
 80121e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80121e4:	b29b      	uxth	r3, r3
 80121e6:	461a      	mov	r2, r3
 80121e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80121ea:	4413      	add	r3, r2
 80121ec:	653b      	str	r3, [r7, #80]	; 0x50
 80121ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80121f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	781b      	ldrb	r3, [r3, #0]
 80121fa:	011a      	lsls	r2, r3, #4
 80121fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80121fe:	4413      	add	r3, r2
 8012200:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8012204:	64fb      	str	r3, [r7, #76]	; 0x4c
 8012206:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801220a:	b29a      	uxth	r2, r3
 801220c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801220e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8012210:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012214:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012218:	681b      	ldr	r3, [r3, #0]
 801221a:	891b      	ldrh	r3, [r3, #8]
 801221c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012220:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012224:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012228:	681b      	ldr	r3, [r3, #0]
 801222a:	6959      	ldr	r1, [r3, #20]
 801222c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012230:	b29b      	uxth	r3, r3
 8012232:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8012236:	f507 7084 	add.w	r0, r7, #264	; 0x108
 801223a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 801223e:	6800      	ldr	r0, [r0, #0]
 8012240:	f001 f915 	bl	801346e <USB_WritePMA>
            ep->xfer_buff += len;
 8012244:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012248:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801224c:	681b      	ldr	r3, [r3, #0]
 801224e:	695a      	ldr	r2, [r3, #20]
 8012250:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012254:	441a      	add	r2, r3
 8012256:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801225a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801225e:	681b      	ldr	r3, [r3, #0]
 8012260:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8012262:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012266:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	6a1a      	ldr	r2, [r3, #32]
 801226e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012272:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012276:	681b      	ldr	r3, [r3, #0]
 8012278:	691b      	ldr	r3, [r3, #16]
 801227a:	429a      	cmp	r2, r3
 801227c:	d90f      	bls.n	801229e <USB_EPStartXfer+0x6f8>
            {
              ep->xfer_len_db -= len;
 801227e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012282:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012286:	681b      	ldr	r3, [r3, #0]
 8012288:	6a1a      	ldr	r2, [r3, #32]
 801228a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801228e:	1ad2      	subs	r2, r2, r3
 8012290:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012294:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012298:	681b      	ldr	r3, [r3, #0]
 801229a:	621a      	str	r2, [r3, #32]
 801229c:	e00e      	b.n	80122bc <USB_EPStartXfer+0x716>
            }
            else
            {
              len = ep->xfer_len_db;
 801229e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80122a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80122a6:	681b      	ldr	r3, [r3, #0]
 80122a8:	6a1b      	ldr	r3, [r3, #32]
 80122aa:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 80122ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80122b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80122b6:	681b      	ldr	r3, [r3, #0]
 80122b8:	2200      	movs	r2, #0
 80122ba:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80122bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80122c0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80122c4:	681b      	ldr	r3, [r3, #0]
 80122c6:	643b      	str	r3, [r7, #64]	; 0x40
 80122c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80122cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80122d0:	681b      	ldr	r3, [r3, #0]
 80122d2:	785b      	ldrb	r3, [r3, #1]
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d16d      	bne.n	80123b4 <USB_EPStartXfer+0x80e>
 80122d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80122dc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80122e0:	681b      	ldr	r3, [r3, #0]
 80122e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80122e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80122e8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80122ec:	681b      	ldr	r3, [r3, #0]
 80122ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80122f2:	b29b      	uxth	r3, r3
 80122f4:	461a      	mov	r2, r3
 80122f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80122f8:	4413      	add	r3, r2
 80122fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80122fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012300:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012304:	681b      	ldr	r3, [r3, #0]
 8012306:	781b      	ldrb	r3, [r3, #0]
 8012308:	011a      	lsls	r2, r3, #4
 801230a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801230c:	4413      	add	r3, r2
 801230e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8012312:	637b      	str	r3, [r7, #52]	; 0x34
 8012314:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012318:	2b00      	cmp	r3, #0
 801231a:	d112      	bne.n	8012342 <USB_EPStartXfer+0x79c>
 801231c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801231e:	881b      	ldrh	r3, [r3, #0]
 8012320:	b29b      	uxth	r3, r3
 8012322:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8012326:	b29a      	uxth	r2, r3
 8012328:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801232a:	801a      	strh	r2, [r3, #0]
 801232c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801232e:	881b      	ldrh	r3, [r3, #0]
 8012330:	b29b      	uxth	r3, r3
 8012332:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012336:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801233a:	b29a      	uxth	r2, r3
 801233c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801233e:	801a      	strh	r2, [r3, #0]
 8012340:	e05d      	b.n	80123fe <USB_EPStartXfer+0x858>
 8012342:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012346:	2b3e      	cmp	r3, #62	; 0x3e
 8012348:	d817      	bhi.n	801237a <USB_EPStartXfer+0x7d4>
 801234a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801234e:	085b      	lsrs	r3, r3, #1
 8012350:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8012354:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012358:	f003 0301 	and.w	r3, r3, #1
 801235c:	2b00      	cmp	r3, #0
 801235e:	d004      	beq.n	801236a <USB_EPStartXfer+0x7c4>
 8012360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8012364:	3301      	adds	r3, #1
 8012366:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 801236a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801236e:	b29b      	uxth	r3, r3
 8012370:	029b      	lsls	r3, r3, #10
 8012372:	b29a      	uxth	r2, r3
 8012374:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012376:	801a      	strh	r2, [r3, #0]
 8012378:	e041      	b.n	80123fe <USB_EPStartXfer+0x858>
 801237a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801237e:	095b      	lsrs	r3, r3, #5
 8012380:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8012384:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012388:	f003 031f 	and.w	r3, r3, #31
 801238c:	2b00      	cmp	r3, #0
 801238e:	d104      	bne.n	801239a <USB_EPStartXfer+0x7f4>
 8012390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8012394:	3b01      	subs	r3, #1
 8012396:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 801239a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801239e:	b29b      	uxth	r3, r3
 80123a0:	029b      	lsls	r3, r3, #10
 80123a2:	b29b      	uxth	r3, r3
 80123a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80123a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80123ac:	b29a      	uxth	r2, r3
 80123ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80123b0:	801a      	strh	r2, [r3, #0]
 80123b2:	e024      	b.n	80123fe <USB_EPStartXfer+0x858>
 80123b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80123b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80123bc:	681b      	ldr	r3, [r3, #0]
 80123be:	785b      	ldrb	r3, [r3, #1]
 80123c0:	2b01      	cmp	r3, #1
 80123c2:	d11c      	bne.n	80123fe <USB_EPStartXfer+0x858>
 80123c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80123c8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80123cc:	681b      	ldr	r3, [r3, #0]
 80123ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80123d2:	b29b      	uxth	r3, r3
 80123d4:	461a      	mov	r2, r3
 80123d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80123d8:	4413      	add	r3, r2
 80123da:	643b      	str	r3, [r7, #64]	; 0x40
 80123dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80123e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80123e4:	681b      	ldr	r3, [r3, #0]
 80123e6:	781b      	ldrb	r3, [r3, #0]
 80123e8:	011a      	lsls	r2, r3, #4
 80123ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80123ec:	4413      	add	r3, r2
 80123ee:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80123f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80123f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80123f8:	b29a      	uxth	r2, r3
 80123fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80123fc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80123fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012402:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	895b      	ldrh	r3, [r3, #10]
 801240a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801240e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012412:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	6959      	ldr	r1, [r3, #20]
 801241a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801241e:	b29b      	uxth	r3, r3
 8012420:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8012424:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8012428:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 801242c:	6800      	ldr	r0, [r0, #0]
 801242e:	f001 f81e 	bl	801346e <USB_WritePMA>
 8012432:	e213      	b.n	801285c <USB_EPStartXfer+0xcb6>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8012434:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012438:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801243c:	681b      	ldr	r3, [r3, #0]
 801243e:	6a1b      	ldr	r3, [r3, #32]
 8012440:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8012444:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012448:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801244c:	681a      	ldr	r2, [r3, #0]
 801244e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012452:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012456:	681b      	ldr	r3, [r3, #0]
 8012458:	781b      	ldrb	r3, [r3, #0]
 801245a:	009b      	lsls	r3, r3, #2
 801245c:	4413      	add	r3, r2
 801245e:	881b      	ldrh	r3, [r3, #0]
 8012460:	b29b      	uxth	r3, r3
 8012462:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8012466:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801246a:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 801246e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012472:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012476:	681a      	ldr	r2, [r3, #0]
 8012478:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801247c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	781b      	ldrb	r3, [r3, #0]
 8012484:	009b      	lsls	r3, r3, #2
 8012486:	441a      	add	r2, r3
 8012488:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 801248c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8012490:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8012494:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8012498:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801249c:	b29b      	uxth	r3, r3
 801249e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80124a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80124a4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80124ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80124b0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80124b4:	681b      	ldr	r3, [r3, #0]
 80124b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80124ba:	b29b      	uxth	r3, r3
 80124bc:	461a      	mov	r2, r3
 80124be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80124c0:	4413      	add	r3, r2
 80124c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80124c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80124c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80124cc:	681b      	ldr	r3, [r3, #0]
 80124ce:	781b      	ldrb	r3, [r3, #0]
 80124d0:	011a      	lsls	r2, r3, #4
 80124d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80124d4:	4413      	add	r3, r2
 80124d6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80124da:	65bb      	str	r3, [r7, #88]	; 0x58
 80124dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80124e0:	b29a      	uxth	r2, r3
 80124e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80124e4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80124e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80124ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80124ee:	681b      	ldr	r3, [r3, #0]
 80124f0:	891b      	ldrh	r3, [r3, #8]
 80124f2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80124f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80124fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80124fe:	681b      	ldr	r3, [r3, #0]
 8012500:	6959      	ldr	r1, [r3, #20]
 8012502:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012506:	b29b      	uxth	r3, r3
 8012508:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 801250c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8012510:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8012514:	6800      	ldr	r0, [r0, #0]
 8012516:	f000 ffaa 	bl	801346e <USB_WritePMA>
 801251a:	e19f      	b.n	801285c <USB_EPStartXfer+0xcb6>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 801251c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012520:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012524:	681b      	ldr	r3, [r3, #0]
 8012526:	6a1a      	ldr	r2, [r3, #32]
 8012528:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801252c:	1ad2      	subs	r2, r2, r3
 801252e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012532:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012536:	681b      	ldr	r3, [r3, #0]
 8012538:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801253a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801253e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012542:	681a      	ldr	r2, [r3, #0]
 8012544:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012548:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801254c:	681b      	ldr	r3, [r3, #0]
 801254e:	781b      	ldrb	r3, [r3, #0]
 8012550:	009b      	lsls	r3, r3, #2
 8012552:	4413      	add	r3, r2
 8012554:	881b      	ldrh	r3, [r3, #0]
 8012556:	b29b      	uxth	r3, r3
 8012558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801255c:	2b00      	cmp	r3, #0
 801255e:	f000 80bc 	beq.w	80126da <USB_EPStartXfer+0xb34>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8012562:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012566:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	673b      	str	r3, [r7, #112]	; 0x70
 801256e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012572:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	785b      	ldrb	r3, [r3, #1]
 801257a:	2b00      	cmp	r3, #0
 801257c:	d16d      	bne.n	801265a <USB_EPStartXfer+0xab4>
 801257e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012582:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012586:	681b      	ldr	r3, [r3, #0]
 8012588:	66bb      	str	r3, [r7, #104]	; 0x68
 801258a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801258e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012592:	681b      	ldr	r3, [r3, #0]
 8012594:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012598:	b29b      	uxth	r3, r3
 801259a:	461a      	mov	r2, r3
 801259c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801259e:	4413      	add	r3, r2
 80125a0:	66bb      	str	r3, [r7, #104]	; 0x68
 80125a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80125a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80125aa:	681b      	ldr	r3, [r3, #0]
 80125ac:	781b      	ldrb	r3, [r3, #0]
 80125ae:	011a      	lsls	r2, r3, #4
 80125b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80125b2:	4413      	add	r3, r2
 80125b4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80125b8:	667b      	str	r3, [r7, #100]	; 0x64
 80125ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80125be:	2b00      	cmp	r3, #0
 80125c0:	d112      	bne.n	80125e8 <USB_EPStartXfer+0xa42>
 80125c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80125c4:	881b      	ldrh	r3, [r3, #0]
 80125c6:	b29b      	uxth	r3, r3
 80125c8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80125cc:	b29a      	uxth	r2, r3
 80125ce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80125d0:	801a      	strh	r2, [r3, #0]
 80125d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80125d4:	881b      	ldrh	r3, [r3, #0]
 80125d6:	b29b      	uxth	r3, r3
 80125d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80125dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80125e0:	b29a      	uxth	r2, r3
 80125e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80125e4:	801a      	strh	r2, [r3, #0]
 80125e6:	e05d      	b.n	80126a4 <USB_EPStartXfer+0xafe>
 80125e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80125ec:	2b3e      	cmp	r3, #62	; 0x3e
 80125ee:	d817      	bhi.n	8012620 <USB_EPStartXfer+0xa7a>
 80125f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80125f4:	085b      	lsrs	r3, r3, #1
 80125f6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80125fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80125fe:	f003 0301 	and.w	r3, r3, #1
 8012602:	2b00      	cmp	r3, #0
 8012604:	d004      	beq.n	8012610 <USB_EPStartXfer+0xa6a>
 8012606:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 801260a:	3301      	adds	r3, #1
 801260c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8012610:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8012614:	b29b      	uxth	r3, r3
 8012616:	029b      	lsls	r3, r3, #10
 8012618:	b29a      	uxth	r2, r3
 801261a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801261c:	801a      	strh	r2, [r3, #0]
 801261e:	e041      	b.n	80126a4 <USB_EPStartXfer+0xafe>
 8012620:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012624:	095b      	lsrs	r3, r3, #5
 8012626:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 801262a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801262e:	f003 031f 	and.w	r3, r3, #31
 8012632:	2b00      	cmp	r3, #0
 8012634:	d104      	bne.n	8012640 <USB_EPStartXfer+0xa9a>
 8012636:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 801263a:	3b01      	subs	r3, #1
 801263c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8012640:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8012644:	b29b      	uxth	r3, r3
 8012646:	029b      	lsls	r3, r3, #10
 8012648:	b29b      	uxth	r3, r3
 801264a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801264e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012652:	b29a      	uxth	r2, r3
 8012654:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012656:	801a      	strh	r2, [r3, #0]
 8012658:	e024      	b.n	80126a4 <USB_EPStartXfer+0xafe>
 801265a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801265e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012662:	681b      	ldr	r3, [r3, #0]
 8012664:	785b      	ldrb	r3, [r3, #1]
 8012666:	2b01      	cmp	r3, #1
 8012668:	d11c      	bne.n	80126a4 <USB_EPStartXfer+0xafe>
 801266a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801266e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012672:	681b      	ldr	r3, [r3, #0]
 8012674:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012678:	b29b      	uxth	r3, r3
 801267a:	461a      	mov	r2, r3
 801267c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801267e:	4413      	add	r3, r2
 8012680:	673b      	str	r3, [r7, #112]	; 0x70
 8012682:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012686:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801268a:	681b      	ldr	r3, [r3, #0]
 801268c:	781b      	ldrb	r3, [r3, #0]
 801268e:	011a      	lsls	r2, r3, #4
 8012690:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012692:	4413      	add	r3, r2
 8012694:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8012698:	66fb      	str	r3, [r7, #108]	; 0x6c
 801269a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801269e:	b29a      	uxth	r2, r3
 80126a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80126a2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80126a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80126a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80126ac:	681b      	ldr	r3, [r3, #0]
 80126ae:	895b      	ldrh	r3, [r3, #10]
 80126b0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80126b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80126b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80126bc:	681b      	ldr	r3, [r3, #0]
 80126be:	6959      	ldr	r1, [r3, #20]
 80126c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80126c4:	b29b      	uxth	r3, r3
 80126c6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80126ca:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80126ce:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80126d2:	6800      	ldr	r0, [r0, #0]
 80126d4:	f000 fecb 	bl	801346e <USB_WritePMA>
 80126d8:	e0c0      	b.n	801285c <USB_EPStartXfer+0xcb6>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80126da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80126de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80126e2:	681b      	ldr	r3, [r3, #0]
 80126e4:	785b      	ldrb	r3, [r3, #1]
 80126e6:	2b00      	cmp	r3, #0
 80126e8:	d16d      	bne.n	80127c6 <USB_EPStartXfer+0xc20>
 80126ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80126ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80126f2:	681b      	ldr	r3, [r3, #0]
 80126f4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80126f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80126fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80126fe:	681b      	ldr	r3, [r3, #0]
 8012700:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012704:	b29b      	uxth	r3, r3
 8012706:	461a      	mov	r2, r3
 8012708:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801270a:	4413      	add	r3, r2
 801270c:	67fb      	str	r3, [r7, #124]	; 0x7c
 801270e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012712:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012716:	681b      	ldr	r3, [r3, #0]
 8012718:	781b      	ldrb	r3, [r3, #0]
 801271a:	011a      	lsls	r2, r3, #4
 801271c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801271e:	4413      	add	r3, r2
 8012720:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8012724:	67bb      	str	r3, [r7, #120]	; 0x78
 8012726:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801272a:	2b00      	cmp	r3, #0
 801272c:	d112      	bne.n	8012754 <USB_EPStartXfer+0xbae>
 801272e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8012730:	881b      	ldrh	r3, [r3, #0]
 8012732:	b29b      	uxth	r3, r3
 8012734:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8012738:	b29a      	uxth	r2, r3
 801273a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801273c:	801a      	strh	r2, [r3, #0]
 801273e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8012740:	881b      	ldrh	r3, [r3, #0]
 8012742:	b29b      	uxth	r3, r3
 8012744:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012748:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801274c:	b29a      	uxth	r2, r3
 801274e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8012750:	801a      	strh	r2, [r3, #0]
 8012752:	e069      	b.n	8012828 <USB_EPStartXfer+0xc82>
 8012754:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012758:	2b3e      	cmp	r3, #62	; 0x3e
 801275a:	d817      	bhi.n	801278c <USB_EPStartXfer+0xbe6>
 801275c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012760:	085b      	lsrs	r3, r3, #1
 8012762:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8012766:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801276a:	f003 0301 	and.w	r3, r3, #1
 801276e:	2b00      	cmp	r3, #0
 8012770:	d004      	beq.n	801277c <USB_EPStartXfer+0xbd6>
 8012772:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8012776:	3301      	adds	r3, #1
 8012778:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 801277c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8012780:	b29b      	uxth	r3, r3
 8012782:	029b      	lsls	r3, r3, #10
 8012784:	b29a      	uxth	r2, r3
 8012786:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8012788:	801a      	strh	r2, [r3, #0]
 801278a:	e04d      	b.n	8012828 <USB_EPStartXfer+0xc82>
 801278c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012790:	095b      	lsrs	r3, r3, #5
 8012792:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8012796:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801279a:	f003 031f 	and.w	r3, r3, #31
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d104      	bne.n	80127ac <USB_EPStartXfer+0xc06>
 80127a2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80127a6:	3b01      	subs	r3, #1
 80127a8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80127ac:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80127b0:	b29b      	uxth	r3, r3
 80127b2:	029b      	lsls	r3, r3, #10
 80127b4:	b29b      	uxth	r3, r3
 80127b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80127ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80127be:	b29a      	uxth	r2, r3
 80127c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80127c2:	801a      	strh	r2, [r3, #0]
 80127c4:	e030      	b.n	8012828 <USB_EPStartXfer+0xc82>
 80127c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80127ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	785b      	ldrb	r3, [r3, #1]
 80127d2:	2b01      	cmp	r3, #1
 80127d4:	d128      	bne.n	8012828 <USB_EPStartXfer+0xc82>
 80127d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80127da:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80127e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80127e8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80127ec:	681b      	ldr	r3, [r3, #0]
 80127ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80127f2:	b29b      	uxth	r3, r3
 80127f4:	461a      	mov	r2, r3
 80127f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80127fa:	4413      	add	r3, r2
 80127fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8012800:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012804:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012808:	681b      	ldr	r3, [r3, #0]
 801280a:	781b      	ldrb	r3, [r3, #0]
 801280c:	011a      	lsls	r2, r3, #4
 801280e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8012812:	4413      	add	r3, r2
 8012814:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8012818:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 801281c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012820:	b29a      	uxth	r2, r3
 8012822:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8012826:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8012828:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801282c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012830:	681b      	ldr	r3, [r3, #0]
 8012832:	891b      	ldrh	r3, [r3, #8]
 8012834:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012838:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801283c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012840:	681b      	ldr	r3, [r3, #0]
 8012842:	6959      	ldr	r1, [r3, #20]
 8012844:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012848:	b29b      	uxth	r3, r3
 801284a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 801284e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8012852:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8012856:	6800      	ldr	r0, [r0, #0]
 8012858:	f000 fe09 	bl	801346e <USB_WritePMA>
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 801285c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012860:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012864:	681a      	ldr	r2, [r3, #0]
 8012866:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801286a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801286e:	681b      	ldr	r3, [r3, #0]
 8012870:	781b      	ldrb	r3, [r3, #0]
 8012872:	009b      	lsls	r3, r3, #2
 8012874:	4413      	add	r3, r2
 8012876:	881b      	ldrh	r3, [r3, #0]
 8012878:	b29b      	uxth	r3, r3
 801287a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801287e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012882:	817b      	strh	r3, [r7, #10]
 8012884:	897b      	ldrh	r3, [r7, #10]
 8012886:	f083 0310 	eor.w	r3, r3, #16
 801288a:	817b      	strh	r3, [r7, #10]
 801288c:	897b      	ldrh	r3, [r7, #10]
 801288e:	f083 0320 	eor.w	r3, r3, #32
 8012892:	817b      	strh	r3, [r7, #10]
 8012894:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012898:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801289c:	681a      	ldr	r2, [r3, #0]
 801289e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80128a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80128a6:	681b      	ldr	r3, [r3, #0]
 80128a8:	781b      	ldrb	r3, [r3, #0]
 80128aa:	009b      	lsls	r3, r3, #2
 80128ac:	441a      	add	r2, r3
 80128ae:	897b      	ldrh	r3, [r7, #10]
 80128b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80128b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80128b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80128bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80128c0:	b29b      	uxth	r3, r3
 80128c2:	8013      	strh	r3, [r2, #0]
 80128c4:	f000 bc9f 	b.w	8013206 <USB_EPStartXfer+0x1660>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80128c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80128cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	7b1b      	ldrb	r3, [r3, #12]
 80128d4:	2b00      	cmp	r3, #0
 80128d6:	f040 80ae 	bne.w	8012a36 <USB_EPStartXfer+0xe90>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80128da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80128de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80128e2:	681b      	ldr	r3, [r3, #0]
 80128e4:	699a      	ldr	r2, [r3, #24]
 80128e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80128ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80128ee:	681b      	ldr	r3, [r3, #0]
 80128f0:	691b      	ldr	r3, [r3, #16]
 80128f2:	429a      	cmp	r2, r3
 80128f4:	d917      	bls.n	8012926 <USB_EPStartXfer+0xd80>
      {
        len = ep->maxpacket;
 80128f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80128fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80128fe:	681b      	ldr	r3, [r3, #0]
 8012900:	691b      	ldr	r3, [r3, #16]
 8012902:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 8012906:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801290a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801290e:	681b      	ldr	r3, [r3, #0]
 8012910:	699a      	ldr	r2, [r3, #24]
 8012912:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012916:	1ad2      	subs	r2, r2, r3
 8012918:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801291c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012920:	681b      	ldr	r3, [r3, #0]
 8012922:	619a      	str	r2, [r3, #24]
 8012924:	e00e      	b.n	8012944 <USB_EPStartXfer+0xd9e>
      }
      else
      {
        len = ep->xfer_len;
 8012926:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801292a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801292e:	681b      	ldr	r3, [r3, #0]
 8012930:	699b      	ldr	r3, [r3, #24]
 8012932:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 8012936:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801293a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801293e:	681b      	ldr	r3, [r3, #0]
 8012940:	2200      	movs	r2, #0
 8012942:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8012944:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012948:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801294c:	681b      	ldr	r3, [r3, #0]
 801294e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8012952:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012956:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801295a:	681b      	ldr	r3, [r3, #0]
 801295c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012960:	b29b      	uxth	r3, r3
 8012962:	461a      	mov	r2, r3
 8012964:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8012968:	4413      	add	r3, r2
 801296a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801296e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012972:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012976:	681b      	ldr	r3, [r3, #0]
 8012978:	781b      	ldrb	r3, [r3, #0]
 801297a:	011a      	lsls	r2, r3, #4
 801297c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8012980:	4413      	add	r3, r2
 8012982:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8012986:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 801298a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801298e:	2b00      	cmp	r3, #0
 8012990:	d116      	bne.n	80129c0 <USB_EPStartXfer+0xe1a>
 8012992:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8012996:	881b      	ldrh	r3, [r3, #0]
 8012998:	b29b      	uxth	r3, r3
 801299a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801299e:	b29a      	uxth	r2, r3
 80129a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80129a4:	801a      	strh	r2, [r3, #0]
 80129a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80129aa:	881b      	ldrh	r3, [r3, #0]
 80129ac:	b29b      	uxth	r3, r3
 80129ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80129b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80129b6:	b29a      	uxth	r2, r3
 80129b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80129bc:	801a      	strh	r2, [r3, #0]
 80129be:	e3e8      	b.n	8013192 <USB_EPStartXfer+0x15ec>
 80129c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80129c4:	2b3e      	cmp	r3, #62	; 0x3e
 80129c6:	d818      	bhi.n	80129fa <USB_EPStartXfer+0xe54>
 80129c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80129cc:	085b      	lsrs	r3, r3, #1
 80129ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80129d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80129d6:	f003 0301 	and.w	r3, r3, #1
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d004      	beq.n	80129e8 <USB_EPStartXfer+0xe42>
 80129de:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80129e2:	3301      	adds	r3, #1
 80129e4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80129e8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80129ec:	b29b      	uxth	r3, r3
 80129ee:	029b      	lsls	r3, r3, #10
 80129f0:	b29a      	uxth	r2, r3
 80129f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80129f6:	801a      	strh	r2, [r3, #0]
 80129f8:	e3cb      	b.n	8013192 <USB_EPStartXfer+0x15ec>
 80129fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80129fe:	095b      	lsrs	r3, r3, #5
 8012a00:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8012a04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012a08:	f003 031f 	and.w	r3, r3, #31
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	d104      	bne.n	8012a1a <USB_EPStartXfer+0xe74>
 8012a10:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8012a14:	3b01      	subs	r3, #1
 8012a16:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8012a1a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8012a1e:	b29b      	uxth	r3, r3
 8012a20:	029b      	lsls	r3, r3, #10
 8012a22:	b29b      	uxth	r3, r3
 8012a24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012a28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012a2c:	b29a      	uxth	r2, r3
 8012a2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8012a32:	801a      	strh	r2, [r3, #0]
 8012a34:	e3ad      	b.n	8013192 <USB_EPStartXfer+0x15ec>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8012a36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012a3a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012a3e:	681b      	ldr	r3, [r3, #0]
 8012a40:	78db      	ldrb	r3, [r3, #3]
 8012a42:	2b02      	cmp	r3, #2
 8012a44:	f040 8200 	bne.w	8012e48 <USB_EPStartXfer+0x12a2>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8012a48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012a4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012a50:	681b      	ldr	r3, [r3, #0]
 8012a52:	785b      	ldrb	r3, [r3, #1]
 8012a54:	2b00      	cmp	r3, #0
 8012a56:	f040 8091 	bne.w	8012b7c <USB_EPStartXfer+0xfd6>
 8012a5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012a5e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012a62:	681b      	ldr	r3, [r3, #0]
 8012a64:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8012a68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012a6c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012a70:	681b      	ldr	r3, [r3, #0]
 8012a72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012a76:	b29b      	uxth	r3, r3
 8012a78:	461a      	mov	r2, r3
 8012a7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8012a7e:	4413      	add	r3, r2
 8012a80:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8012a84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012a88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012a8c:	681b      	ldr	r3, [r3, #0]
 8012a8e:	781b      	ldrb	r3, [r3, #0]
 8012a90:	011a      	lsls	r2, r3, #4
 8012a92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8012a96:	4413      	add	r3, r2
 8012a98:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8012a9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8012aa0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012aa4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012aa8:	681b      	ldr	r3, [r3, #0]
 8012aaa:	691b      	ldr	r3, [r3, #16]
 8012aac:	2b00      	cmp	r3, #0
 8012aae:	d116      	bne.n	8012ade <USB_EPStartXfer+0xf38>
 8012ab0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012ab4:	881b      	ldrh	r3, [r3, #0]
 8012ab6:	b29b      	uxth	r3, r3
 8012ab8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8012abc:	b29a      	uxth	r2, r3
 8012abe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012ac2:	801a      	strh	r2, [r3, #0]
 8012ac4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012ac8:	881b      	ldrh	r3, [r3, #0]
 8012aca:	b29b      	uxth	r3, r3
 8012acc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012ad0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012ad4:	b29a      	uxth	r2, r3
 8012ad6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012ada:	801a      	strh	r2, [r3, #0]
 8012adc:	e083      	b.n	8012be6 <USB_EPStartXfer+0x1040>
 8012ade:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012ae2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012ae6:	681b      	ldr	r3, [r3, #0]
 8012ae8:	691b      	ldr	r3, [r3, #16]
 8012aea:	2b3e      	cmp	r3, #62	; 0x3e
 8012aec:	d820      	bhi.n	8012b30 <USB_EPStartXfer+0xf8a>
 8012aee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012af2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	691b      	ldr	r3, [r3, #16]
 8012afa:	085b      	lsrs	r3, r3, #1
 8012afc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8012b00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012b04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012b08:	681b      	ldr	r3, [r3, #0]
 8012b0a:	691b      	ldr	r3, [r3, #16]
 8012b0c:	f003 0301 	and.w	r3, r3, #1
 8012b10:	2b00      	cmp	r3, #0
 8012b12:	d004      	beq.n	8012b1e <USB_EPStartXfer+0xf78>
 8012b14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012b18:	3301      	adds	r3, #1
 8012b1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8012b1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012b22:	b29b      	uxth	r3, r3
 8012b24:	029b      	lsls	r3, r3, #10
 8012b26:	b29a      	uxth	r2, r3
 8012b28:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012b2c:	801a      	strh	r2, [r3, #0]
 8012b2e:	e05a      	b.n	8012be6 <USB_EPStartXfer+0x1040>
 8012b30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012b34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012b38:	681b      	ldr	r3, [r3, #0]
 8012b3a:	691b      	ldr	r3, [r3, #16]
 8012b3c:	095b      	lsrs	r3, r3, #5
 8012b3e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8012b42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012b46:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012b4a:	681b      	ldr	r3, [r3, #0]
 8012b4c:	691b      	ldr	r3, [r3, #16]
 8012b4e:	f003 031f 	and.w	r3, r3, #31
 8012b52:	2b00      	cmp	r3, #0
 8012b54:	d104      	bne.n	8012b60 <USB_EPStartXfer+0xfba>
 8012b56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012b5a:	3b01      	subs	r3, #1
 8012b5c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8012b60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012b64:	b29b      	uxth	r3, r3
 8012b66:	029b      	lsls	r3, r3, #10
 8012b68:	b29b      	uxth	r3, r3
 8012b6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012b6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012b72:	b29a      	uxth	r2, r3
 8012b74:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012b78:	801a      	strh	r2, [r3, #0]
 8012b7a:	e034      	b.n	8012be6 <USB_EPStartXfer+0x1040>
 8012b7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012b80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012b84:	681b      	ldr	r3, [r3, #0]
 8012b86:	785b      	ldrb	r3, [r3, #1]
 8012b88:	2b01      	cmp	r3, #1
 8012b8a:	d12c      	bne.n	8012be6 <USB_EPStartXfer+0x1040>
 8012b8c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012b90:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012b94:	681b      	ldr	r3, [r3, #0]
 8012b96:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8012b9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012b9e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012ba2:	681b      	ldr	r3, [r3, #0]
 8012ba4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012ba8:	b29b      	uxth	r3, r3
 8012baa:	461a      	mov	r2, r3
 8012bac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8012bb0:	4413      	add	r3, r2
 8012bb2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8012bb6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012bba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012bbe:	681b      	ldr	r3, [r3, #0]
 8012bc0:	781b      	ldrb	r3, [r3, #0]
 8012bc2:	011a      	lsls	r2, r3, #4
 8012bc4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8012bc8:	4413      	add	r3, r2
 8012bca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8012bce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8012bd2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012bd6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012bda:	681b      	ldr	r3, [r3, #0]
 8012bdc:	691b      	ldr	r3, [r3, #16]
 8012bde:	b29a      	uxth	r2, r3
 8012be0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8012be4:	801a      	strh	r2, [r3, #0]
 8012be6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012bea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8012bf4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012bf8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012bfc:	681b      	ldr	r3, [r3, #0]
 8012bfe:	785b      	ldrb	r3, [r3, #1]
 8012c00:	2b00      	cmp	r3, #0
 8012c02:	f040 8091 	bne.w	8012d28 <USB_EPStartXfer+0x1182>
 8012c06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012c0a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012c0e:	681b      	ldr	r3, [r3, #0]
 8012c10:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8012c14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012c18:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012c1c:	681b      	ldr	r3, [r3, #0]
 8012c1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012c22:	b29b      	uxth	r3, r3
 8012c24:	461a      	mov	r2, r3
 8012c26:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8012c2a:	4413      	add	r3, r2
 8012c2c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8012c30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012c34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012c38:	681b      	ldr	r3, [r3, #0]
 8012c3a:	781b      	ldrb	r3, [r3, #0]
 8012c3c:	011a      	lsls	r2, r3, #4
 8012c3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8012c42:	4413      	add	r3, r2
 8012c44:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8012c48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8012c4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012c50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012c54:	681b      	ldr	r3, [r3, #0]
 8012c56:	691b      	ldr	r3, [r3, #16]
 8012c58:	2b00      	cmp	r3, #0
 8012c5a:	d116      	bne.n	8012c8a <USB_EPStartXfer+0x10e4>
 8012c5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012c60:	881b      	ldrh	r3, [r3, #0]
 8012c62:	b29b      	uxth	r3, r3
 8012c64:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8012c68:	b29a      	uxth	r2, r3
 8012c6a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012c6e:	801a      	strh	r2, [r3, #0]
 8012c70:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012c74:	881b      	ldrh	r3, [r3, #0]
 8012c76:	b29b      	uxth	r3, r3
 8012c78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012c7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012c80:	b29a      	uxth	r2, r3
 8012c82:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012c86:	801a      	strh	r2, [r3, #0]
 8012c88:	e07c      	b.n	8012d84 <USB_EPStartXfer+0x11de>
 8012c8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012c8e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012c92:	681b      	ldr	r3, [r3, #0]
 8012c94:	691b      	ldr	r3, [r3, #16]
 8012c96:	2b3e      	cmp	r3, #62	; 0x3e
 8012c98:	d820      	bhi.n	8012cdc <USB_EPStartXfer+0x1136>
 8012c9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012c9e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012ca2:	681b      	ldr	r3, [r3, #0]
 8012ca4:	691b      	ldr	r3, [r3, #16]
 8012ca6:	085b      	lsrs	r3, r3, #1
 8012ca8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8012cac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012cb0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012cb4:	681b      	ldr	r3, [r3, #0]
 8012cb6:	691b      	ldr	r3, [r3, #16]
 8012cb8:	f003 0301 	and.w	r3, r3, #1
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	d004      	beq.n	8012cca <USB_EPStartXfer+0x1124>
 8012cc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8012cc4:	3301      	adds	r3, #1
 8012cc6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8012cca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8012cce:	b29b      	uxth	r3, r3
 8012cd0:	029b      	lsls	r3, r3, #10
 8012cd2:	b29a      	uxth	r2, r3
 8012cd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012cd8:	801a      	strh	r2, [r3, #0]
 8012cda:	e053      	b.n	8012d84 <USB_EPStartXfer+0x11de>
 8012cdc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012ce0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012ce4:	681b      	ldr	r3, [r3, #0]
 8012ce6:	691b      	ldr	r3, [r3, #16]
 8012ce8:	095b      	lsrs	r3, r3, #5
 8012cea:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8012cee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012cf2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012cf6:	681b      	ldr	r3, [r3, #0]
 8012cf8:	691b      	ldr	r3, [r3, #16]
 8012cfa:	f003 031f 	and.w	r3, r3, #31
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d104      	bne.n	8012d0c <USB_EPStartXfer+0x1166>
 8012d02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8012d06:	3b01      	subs	r3, #1
 8012d08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8012d0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8012d10:	b29b      	uxth	r3, r3
 8012d12:	029b      	lsls	r3, r3, #10
 8012d14:	b29b      	uxth	r3, r3
 8012d16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012d1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012d1e:	b29a      	uxth	r2, r3
 8012d20:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012d24:	801a      	strh	r2, [r3, #0]
 8012d26:	e02d      	b.n	8012d84 <USB_EPStartXfer+0x11de>
 8012d28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012d2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012d30:	681b      	ldr	r3, [r3, #0]
 8012d32:	785b      	ldrb	r3, [r3, #1]
 8012d34:	2b01      	cmp	r3, #1
 8012d36:	d125      	bne.n	8012d84 <USB_EPStartXfer+0x11de>
 8012d38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012d3c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012d40:	681b      	ldr	r3, [r3, #0]
 8012d42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012d46:	b29b      	uxth	r3, r3
 8012d48:	461a      	mov	r2, r3
 8012d4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8012d4e:	4413      	add	r3, r2
 8012d50:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8012d54:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012d58:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012d5c:	681b      	ldr	r3, [r3, #0]
 8012d5e:	781b      	ldrb	r3, [r3, #0]
 8012d60:	011a      	lsls	r2, r3, #4
 8012d62:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8012d66:	4413      	add	r3, r2
 8012d68:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8012d6c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8012d70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012d74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	691b      	ldr	r3, [r3, #16]
 8012d7c:	b29a      	uxth	r2, r3
 8012d7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8012d82:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8012d84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012d88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012d8c:	681b      	ldr	r3, [r3, #0]
 8012d8e:	69db      	ldr	r3, [r3, #28]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	f000 81fe 	beq.w	8013192 <USB_EPStartXfer+0x15ec>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8012d96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012d9a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012d9e:	681a      	ldr	r2, [r3, #0]
 8012da0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012da4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012da8:	681b      	ldr	r3, [r3, #0]
 8012daa:	781b      	ldrb	r3, [r3, #0]
 8012dac:	009b      	lsls	r3, r3, #2
 8012dae:	4413      	add	r3, r2
 8012db0:	881b      	ldrh	r3, [r3, #0]
 8012db2:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012db6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8012dba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d005      	beq.n	8012dce <USB_EPStartXfer+0x1228>
 8012dc2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8012dc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d10d      	bne.n	8012dea <USB_EPStartXfer+0x1244>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012dce:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8012dd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012dd6:	2b00      	cmp	r3, #0
 8012dd8:	f040 81db 	bne.w	8013192 <USB_EPStartXfer+0x15ec>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012ddc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8012de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012de4:	2b00      	cmp	r3, #0
 8012de6:	f040 81d4 	bne.w	8013192 <USB_EPStartXfer+0x15ec>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8012dea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012dee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012df2:	681a      	ldr	r2, [r3, #0]
 8012df4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012df8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012dfc:	681b      	ldr	r3, [r3, #0]
 8012dfe:	781b      	ldrb	r3, [r3, #0]
 8012e00:	009b      	lsls	r3, r3, #2
 8012e02:	4413      	add	r3, r2
 8012e04:	881b      	ldrh	r3, [r3, #0]
 8012e06:	b29b      	uxth	r3, r3
 8012e08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8012e0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012e10:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8012e14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012e18:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012e1c:	681a      	ldr	r2, [r3, #0]
 8012e1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012e22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012e26:	681b      	ldr	r3, [r3, #0]
 8012e28:	781b      	ldrb	r3, [r3, #0]
 8012e2a:	009b      	lsls	r3, r3, #2
 8012e2c:	441a      	add	r2, r3
 8012e2e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8012e32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8012e36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8012e3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8012e3e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8012e42:	b29b      	uxth	r3, r3
 8012e44:	8013      	strh	r3, [r2, #0]
 8012e46:	e1a4      	b.n	8013192 <USB_EPStartXfer+0x15ec>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8012e48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012e4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012e50:	681b      	ldr	r3, [r3, #0]
 8012e52:	78db      	ldrb	r3, [r3, #3]
 8012e54:	2b01      	cmp	r3, #1
 8012e56:	f040 819a 	bne.w	801318e <USB_EPStartXfer+0x15e8>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8012e5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012e5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012e62:	681b      	ldr	r3, [r3, #0]
 8012e64:	699a      	ldr	r2, [r3, #24]
 8012e66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012e6a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012e6e:	681b      	ldr	r3, [r3, #0]
 8012e70:	691b      	ldr	r3, [r3, #16]
 8012e72:	429a      	cmp	r2, r3
 8012e74:	d917      	bls.n	8012ea6 <USB_EPStartXfer+0x1300>
        {
          len = ep->maxpacket;
 8012e76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012e7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012e7e:	681b      	ldr	r3, [r3, #0]
 8012e80:	691b      	ldr	r3, [r3, #16]
 8012e82:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 8012e86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012e8a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012e8e:	681b      	ldr	r3, [r3, #0]
 8012e90:	699a      	ldr	r2, [r3, #24]
 8012e92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012e96:	1ad2      	subs	r2, r2, r3
 8012e98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012e9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012ea0:	681b      	ldr	r3, [r3, #0]
 8012ea2:	619a      	str	r2, [r3, #24]
 8012ea4:	e00e      	b.n	8012ec4 <USB_EPStartXfer+0x131e>
        }
        else
        {
          len = ep->xfer_len;
 8012ea6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012eaa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012eae:	681b      	ldr	r3, [r3, #0]
 8012eb0:	699b      	ldr	r3, [r3, #24]
 8012eb2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 8012eb6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012eba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	2200      	movs	r2, #0
 8012ec2:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8012ec4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012ec8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012ecc:	681b      	ldr	r3, [r3, #0]
 8012ece:	785b      	ldrb	r3, [r3, #1]
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	d178      	bne.n	8012fc6 <USB_EPStartXfer+0x1420>
 8012ed4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012ed8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012edc:	681b      	ldr	r3, [r3, #0]
 8012ede:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8012ee2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012ee6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012eea:	681b      	ldr	r3, [r3, #0]
 8012eec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012ef0:	b29b      	uxth	r3, r3
 8012ef2:	461a      	mov	r2, r3
 8012ef4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8012ef8:	4413      	add	r3, r2
 8012efa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8012efe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012f02:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012f06:	681b      	ldr	r3, [r3, #0]
 8012f08:	781b      	ldrb	r3, [r3, #0]
 8012f0a:	011a      	lsls	r2, r3, #4
 8012f0c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8012f10:	4413      	add	r3, r2
 8012f12:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8012f16:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8012f1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012f1e:	2b00      	cmp	r3, #0
 8012f20:	d116      	bne.n	8012f50 <USB_EPStartXfer+0x13aa>
 8012f22:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8012f26:	881b      	ldrh	r3, [r3, #0]
 8012f28:	b29b      	uxth	r3, r3
 8012f2a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8012f2e:	b29a      	uxth	r2, r3
 8012f30:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8012f34:	801a      	strh	r2, [r3, #0]
 8012f36:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8012f3a:	881b      	ldrh	r3, [r3, #0]
 8012f3c:	b29b      	uxth	r3, r3
 8012f3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012f42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012f46:	b29a      	uxth	r2, r3
 8012f48:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8012f4c:	801a      	strh	r2, [r3, #0]
 8012f4e:	e06b      	b.n	8013028 <USB_EPStartXfer+0x1482>
 8012f50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012f54:	2b3e      	cmp	r3, #62	; 0x3e
 8012f56:	d818      	bhi.n	8012f8a <USB_EPStartXfer+0x13e4>
 8012f58:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012f5c:	085b      	lsrs	r3, r3, #1
 8012f5e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8012f62:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012f66:	f003 0301 	and.w	r3, r3, #1
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	d004      	beq.n	8012f78 <USB_EPStartXfer+0x13d2>
 8012f6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8012f72:	3301      	adds	r3, #1
 8012f74:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8012f78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8012f7c:	b29b      	uxth	r3, r3
 8012f7e:	029b      	lsls	r3, r3, #10
 8012f80:	b29a      	uxth	r2, r3
 8012f82:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8012f86:	801a      	strh	r2, [r3, #0]
 8012f88:	e04e      	b.n	8013028 <USB_EPStartXfer+0x1482>
 8012f8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012f8e:	095b      	lsrs	r3, r3, #5
 8012f90:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8012f94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012f98:	f003 031f 	and.w	r3, r3, #31
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d104      	bne.n	8012faa <USB_EPStartXfer+0x1404>
 8012fa0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8012fa4:	3b01      	subs	r3, #1
 8012fa6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8012faa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8012fae:	b29b      	uxth	r3, r3
 8012fb0:	029b      	lsls	r3, r3, #10
 8012fb2:	b29b      	uxth	r3, r3
 8012fb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012fb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012fbc:	b29a      	uxth	r2, r3
 8012fbe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8012fc2:	801a      	strh	r2, [r3, #0]
 8012fc4:	e030      	b.n	8013028 <USB_EPStartXfer+0x1482>
 8012fc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012fca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012fce:	681b      	ldr	r3, [r3, #0]
 8012fd0:	785b      	ldrb	r3, [r3, #1]
 8012fd2:	2b01      	cmp	r3, #1
 8012fd4:	d128      	bne.n	8013028 <USB_EPStartXfer+0x1482>
 8012fd6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012fda:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012fde:	681b      	ldr	r3, [r3, #0]
 8012fe0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8012fe4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012fe8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012fec:	681b      	ldr	r3, [r3, #0]
 8012fee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012ff2:	b29b      	uxth	r3, r3
 8012ff4:	461a      	mov	r2, r3
 8012ff6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8012ffa:	4413      	add	r3, r2
 8012ffc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8013000:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013004:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8013008:	681b      	ldr	r3, [r3, #0]
 801300a:	781b      	ldrb	r3, [r3, #0]
 801300c:	011a      	lsls	r2, r3, #4
 801300e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8013012:	4413      	add	r3, r2
 8013014:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8013018:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 801301c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8013020:	b29a      	uxth	r2, r3
 8013022:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8013026:	801a      	strh	r2, [r3, #0]
 8013028:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801302c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8013030:	681b      	ldr	r3, [r3, #0]
 8013032:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8013036:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801303a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801303e:	681b      	ldr	r3, [r3, #0]
 8013040:	785b      	ldrb	r3, [r3, #1]
 8013042:	2b00      	cmp	r3, #0
 8013044:	d178      	bne.n	8013138 <USB_EPStartXfer+0x1592>
 8013046:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801304a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801304e:	681b      	ldr	r3, [r3, #0]
 8013050:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8013054:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013058:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8013062:	b29b      	uxth	r3, r3
 8013064:	461a      	mov	r2, r3
 8013066:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801306a:	4413      	add	r3, r2
 801306c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8013070:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013074:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8013078:	681b      	ldr	r3, [r3, #0]
 801307a:	781b      	ldrb	r3, [r3, #0]
 801307c:	011a      	lsls	r2, r3, #4
 801307e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8013082:	4413      	add	r3, r2
 8013084:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8013088:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 801308c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8013090:	2b00      	cmp	r3, #0
 8013092:	d116      	bne.n	80130c2 <USB_EPStartXfer+0x151c>
 8013094:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8013098:	881b      	ldrh	r3, [r3, #0]
 801309a:	b29b      	uxth	r3, r3
 801309c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80130a0:	b29a      	uxth	r2, r3
 80130a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80130a6:	801a      	strh	r2, [r3, #0]
 80130a8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80130ac:	881b      	ldrh	r3, [r3, #0]
 80130ae:	b29b      	uxth	r3, r3
 80130b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80130b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80130b8:	b29a      	uxth	r2, r3
 80130ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80130be:	801a      	strh	r2, [r3, #0]
 80130c0:	e067      	b.n	8013192 <USB_EPStartXfer+0x15ec>
 80130c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80130c6:	2b3e      	cmp	r3, #62	; 0x3e
 80130c8:	d818      	bhi.n	80130fc <USB_EPStartXfer+0x1556>
 80130ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80130ce:	085b      	lsrs	r3, r3, #1
 80130d0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80130d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80130d8:	f003 0301 	and.w	r3, r3, #1
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d004      	beq.n	80130ea <USB_EPStartXfer+0x1544>
 80130e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80130e4:	3301      	adds	r3, #1
 80130e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80130ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80130ee:	b29b      	uxth	r3, r3
 80130f0:	029b      	lsls	r3, r3, #10
 80130f2:	b29a      	uxth	r2, r3
 80130f4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80130f8:	801a      	strh	r2, [r3, #0]
 80130fa:	e04a      	b.n	8013192 <USB_EPStartXfer+0x15ec>
 80130fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8013100:	095b      	lsrs	r3, r3, #5
 8013102:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8013106:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801310a:	f003 031f 	and.w	r3, r3, #31
 801310e:	2b00      	cmp	r3, #0
 8013110:	d104      	bne.n	801311c <USB_EPStartXfer+0x1576>
 8013112:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8013116:	3b01      	subs	r3, #1
 8013118:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 801311c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8013120:	b29b      	uxth	r3, r3
 8013122:	029b      	lsls	r3, r3, #10
 8013124:	b29b      	uxth	r3, r3
 8013126:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801312a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801312e:	b29a      	uxth	r2, r3
 8013130:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8013134:	801a      	strh	r2, [r3, #0]
 8013136:	e02c      	b.n	8013192 <USB_EPStartXfer+0x15ec>
 8013138:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801313c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8013140:	681b      	ldr	r3, [r3, #0]
 8013142:	785b      	ldrb	r3, [r3, #1]
 8013144:	2b01      	cmp	r3, #1
 8013146:	d124      	bne.n	8013192 <USB_EPStartXfer+0x15ec>
 8013148:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801314c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8013150:	681b      	ldr	r3, [r3, #0]
 8013152:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8013156:	b29b      	uxth	r3, r3
 8013158:	461a      	mov	r2, r3
 801315a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801315e:	4413      	add	r3, r2
 8013160:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8013164:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013168:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801316c:	681b      	ldr	r3, [r3, #0]
 801316e:	781b      	ldrb	r3, [r3, #0]
 8013170:	011a      	lsls	r2, r3, #4
 8013172:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8013176:	4413      	add	r3, r2
 8013178:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801317c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8013180:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8013184:	b29a      	uxth	r2, r3
 8013186:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 801318a:	801a      	strh	r2, [r3, #0]
 801318c:	e001      	b.n	8013192 <USB_EPStartXfer+0x15ec>
      }
      else
      {
        return HAL_ERROR;
 801318e:	2301      	movs	r3, #1
 8013190:	e03a      	b.n	8013208 <USB_EPStartXfer+0x1662>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8013192:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013196:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801319a:	681a      	ldr	r2, [r3, #0]
 801319c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80131a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	781b      	ldrb	r3, [r3, #0]
 80131a8:	009b      	lsls	r3, r3, #2
 80131aa:	4413      	add	r3, r2
 80131ac:	881b      	ldrh	r3, [r3, #0]
 80131ae:	b29b      	uxth	r3, r3
 80131b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80131b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80131b8:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80131bc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80131c0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80131c4:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80131c8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80131cc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80131d0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80131d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80131d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80131dc:	681a      	ldr	r2, [r3, #0]
 80131de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80131e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80131e6:	681b      	ldr	r3, [r3, #0]
 80131e8:	781b      	ldrb	r3, [r3, #0]
 80131ea:	009b      	lsls	r3, r3, #2
 80131ec:	441a      	add	r2, r3
 80131ee:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80131f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80131f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80131fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80131fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013202:	b29b      	uxth	r3, r3
 8013204:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8013206:	2300      	movs	r3, #0
}
 8013208:	4618      	mov	r0, r3
 801320a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 801320e:	46bd      	mov	sp, r7
 8013210:	bd80      	pop	{r7, pc}

08013212 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8013212:	b480      	push	{r7}
 8013214:	b085      	sub	sp, #20
 8013216:	af00      	add	r7, sp, #0
 8013218:	6078      	str	r0, [r7, #4]
 801321a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801321c:	683b      	ldr	r3, [r7, #0]
 801321e:	785b      	ldrb	r3, [r3, #1]
 8013220:	2b00      	cmp	r3, #0
 8013222:	d020      	beq.n	8013266 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8013224:	687a      	ldr	r2, [r7, #4]
 8013226:	683b      	ldr	r3, [r7, #0]
 8013228:	781b      	ldrb	r3, [r3, #0]
 801322a:	009b      	lsls	r3, r3, #2
 801322c:	4413      	add	r3, r2
 801322e:	881b      	ldrh	r3, [r3, #0]
 8013230:	b29b      	uxth	r3, r3
 8013232:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8013236:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801323a:	81bb      	strh	r3, [r7, #12]
 801323c:	89bb      	ldrh	r3, [r7, #12]
 801323e:	f083 0310 	eor.w	r3, r3, #16
 8013242:	81bb      	strh	r3, [r7, #12]
 8013244:	687a      	ldr	r2, [r7, #4]
 8013246:	683b      	ldr	r3, [r7, #0]
 8013248:	781b      	ldrb	r3, [r3, #0]
 801324a:	009b      	lsls	r3, r3, #2
 801324c:	441a      	add	r2, r3
 801324e:	89bb      	ldrh	r3, [r7, #12]
 8013250:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8013254:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8013258:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801325c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013260:	b29b      	uxth	r3, r3
 8013262:	8013      	strh	r3, [r2, #0]
 8013264:	e01f      	b.n	80132a6 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8013266:	687a      	ldr	r2, [r7, #4]
 8013268:	683b      	ldr	r3, [r7, #0]
 801326a:	781b      	ldrb	r3, [r3, #0]
 801326c:	009b      	lsls	r3, r3, #2
 801326e:	4413      	add	r3, r2
 8013270:	881b      	ldrh	r3, [r3, #0]
 8013272:	b29b      	uxth	r3, r3
 8013274:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8013278:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801327c:	81fb      	strh	r3, [r7, #14]
 801327e:	89fb      	ldrh	r3, [r7, #14]
 8013280:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8013284:	81fb      	strh	r3, [r7, #14]
 8013286:	687a      	ldr	r2, [r7, #4]
 8013288:	683b      	ldr	r3, [r7, #0]
 801328a:	781b      	ldrb	r3, [r3, #0]
 801328c:	009b      	lsls	r3, r3, #2
 801328e:	441a      	add	r2, r3
 8013290:	89fb      	ldrh	r3, [r7, #14]
 8013292:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8013296:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801329a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801329e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80132a2:	b29b      	uxth	r3, r3
 80132a4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80132a6:	2300      	movs	r3, #0
}
 80132a8:	4618      	mov	r0, r3
 80132aa:	3714      	adds	r7, #20
 80132ac:	46bd      	mov	sp, r7
 80132ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132b2:	4770      	bx	lr

080132b4 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80132b4:	b480      	push	{r7}
 80132b6:	b087      	sub	sp, #28
 80132b8:	af00      	add	r7, sp, #0
 80132ba:	6078      	str	r0, [r7, #4]
 80132bc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80132be:	683b      	ldr	r3, [r7, #0]
 80132c0:	7b1b      	ldrb	r3, [r3, #12]
 80132c2:	2b00      	cmp	r3, #0
 80132c4:	f040 809d 	bne.w	8013402 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80132c8:	683b      	ldr	r3, [r7, #0]
 80132ca:	785b      	ldrb	r3, [r3, #1]
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d04c      	beq.n	801336a <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80132d0:	687a      	ldr	r2, [r7, #4]
 80132d2:	683b      	ldr	r3, [r7, #0]
 80132d4:	781b      	ldrb	r3, [r3, #0]
 80132d6:	009b      	lsls	r3, r3, #2
 80132d8:	4413      	add	r3, r2
 80132da:	881b      	ldrh	r3, [r3, #0]
 80132dc:	823b      	strh	r3, [r7, #16]
 80132de:	8a3b      	ldrh	r3, [r7, #16]
 80132e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d01b      	beq.n	8013320 <USB_EPClearStall+0x6c>
 80132e8:	687a      	ldr	r2, [r7, #4]
 80132ea:	683b      	ldr	r3, [r7, #0]
 80132ec:	781b      	ldrb	r3, [r3, #0]
 80132ee:	009b      	lsls	r3, r3, #2
 80132f0:	4413      	add	r3, r2
 80132f2:	881b      	ldrh	r3, [r3, #0]
 80132f4:	b29b      	uxth	r3, r3
 80132f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80132fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80132fe:	81fb      	strh	r3, [r7, #14]
 8013300:	687a      	ldr	r2, [r7, #4]
 8013302:	683b      	ldr	r3, [r7, #0]
 8013304:	781b      	ldrb	r3, [r3, #0]
 8013306:	009b      	lsls	r3, r3, #2
 8013308:	441a      	add	r2, r3
 801330a:	89fb      	ldrh	r3, [r7, #14]
 801330c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8013310:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8013314:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8013318:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801331c:	b29b      	uxth	r3, r3
 801331e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8013320:	683b      	ldr	r3, [r7, #0]
 8013322:	78db      	ldrb	r3, [r3, #3]
 8013324:	2b01      	cmp	r3, #1
 8013326:	d06c      	beq.n	8013402 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8013328:	687a      	ldr	r2, [r7, #4]
 801332a:	683b      	ldr	r3, [r7, #0]
 801332c:	781b      	ldrb	r3, [r3, #0]
 801332e:	009b      	lsls	r3, r3, #2
 8013330:	4413      	add	r3, r2
 8013332:	881b      	ldrh	r3, [r3, #0]
 8013334:	b29b      	uxth	r3, r3
 8013336:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801333a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801333e:	81bb      	strh	r3, [r7, #12]
 8013340:	89bb      	ldrh	r3, [r7, #12]
 8013342:	f083 0320 	eor.w	r3, r3, #32
 8013346:	81bb      	strh	r3, [r7, #12]
 8013348:	687a      	ldr	r2, [r7, #4]
 801334a:	683b      	ldr	r3, [r7, #0]
 801334c:	781b      	ldrb	r3, [r3, #0]
 801334e:	009b      	lsls	r3, r3, #2
 8013350:	441a      	add	r2, r3
 8013352:	89bb      	ldrh	r3, [r7, #12]
 8013354:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8013358:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801335c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8013360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013364:	b29b      	uxth	r3, r3
 8013366:	8013      	strh	r3, [r2, #0]
 8013368:	e04b      	b.n	8013402 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801336a:	687a      	ldr	r2, [r7, #4]
 801336c:	683b      	ldr	r3, [r7, #0]
 801336e:	781b      	ldrb	r3, [r3, #0]
 8013370:	009b      	lsls	r3, r3, #2
 8013372:	4413      	add	r3, r2
 8013374:	881b      	ldrh	r3, [r3, #0]
 8013376:	82fb      	strh	r3, [r7, #22]
 8013378:	8afb      	ldrh	r3, [r7, #22]
 801337a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801337e:	2b00      	cmp	r3, #0
 8013380:	d01b      	beq.n	80133ba <USB_EPClearStall+0x106>
 8013382:	687a      	ldr	r2, [r7, #4]
 8013384:	683b      	ldr	r3, [r7, #0]
 8013386:	781b      	ldrb	r3, [r3, #0]
 8013388:	009b      	lsls	r3, r3, #2
 801338a:	4413      	add	r3, r2
 801338c:	881b      	ldrh	r3, [r3, #0]
 801338e:	b29b      	uxth	r3, r3
 8013390:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8013394:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013398:	82bb      	strh	r3, [r7, #20]
 801339a:	687a      	ldr	r2, [r7, #4]
 801339c:	683b      	ldr	r3, [r7, #0]
 801339e:	781b      	ldrb	r3, [r3, #0]
 80133a0:	009b      	lsls	r3, r3, #2
 80133a2:	441a      	add	r2, r3
 80133a4:	8abb      	ldrh	r3, [r7, #20]
 80133a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80133aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80133ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80133b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80133b6:	b29b      	uxth	r3, r3
 80133b8:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80133ba:	687a      	ldr	r2, [r7, #4]
 80133bc:	683b      	ldr	r3, [r7, #0]
 80133be:	781b      	ldrb	r3, [r3, #0]
 80133c0:	009b      	lsls	r3, r3, #2
 80133c2:	4413      	add	r3, r2
 80133c4:	881b      	ldrh	r3, [r3, #0]
 80133c6:	b29b      	uxth	r3, r3
 80133c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80133cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80133d0:	827b      	strh	r3, [r7, #18]
 80133d2:	8a7b      	ldrh	r3, [r7, #18]
 80133d4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80133d8:	827b      	strh	r3, [r7, #18]
 80133da:	8a7b      	ldrh	r3, [r7, #18]
 80133dc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80133e0:	827b      	strh	r3, [r7, #18]
 80133e2:	687a      	ldr	r2, [r7, #4]
 80133e4:	683b      	ldr	r3, [r7, #0]
 80133e6:	781b      	ldrb	r3, [r3, #0]
 80133e8:	009b      	lsls	r3, r3, #2
 80133ea:	441a      	add	r2, r3
 80133ec:	8a7b      	ldrh	r3, [r7, #18]
 80133ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80133f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80133f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80133fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80133fe:	b29b      	uxth	r3, r3
 8013400:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8013402:	2300      	movs	r3, #0
}
 8013404:	4618      	mov	r0, r3
 8013406:	371c      	adds	r7, #28
 8013408:	46bd      	mov	sp, r7
 801340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801340e:	4770      	bx	lr

08013410 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8013410:	b480      	push	{r7}
 8013412:	b083      	sub	sp, #12
 8013414:	af00      	add	r7, sp, #0
 8013416:	6078      	str	r0, [r7, #4]
 8013418:	460b      	mov	r3, r1
 801341a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 801341c:	78fb      	ldrb	r3, [r7, #3]
 801341e:	2b00      	cmp	r3, #0
 8013420:	d103      	bne.n	801342a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	2280      	movs	r2, #128	; 0x80
 8013426:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 801342a:	2300      	movs	r3, #0
}
 801342c:	4618      	mov	r0, r3
 801342e:	370c      	adds	r7, #12
 8013430:	46bd      	mov	sp, r7
 8013432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013436:	4770      	bx	lr

08013438 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8013438:	b480      	push	{r7}
 801343a:	b083      	sub	sp, #12
 801343c:	af00      	add	r7, sp, #0
 801343e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8013440:	2300      	movs	r3, #0
}
 8013442:	4618      	mov	r0, r3
 8013444:	370c      	adds	r7, #12
 8013446:	46bd      	mov	sp, r7
 8013448:	f85d 7b04 	ldr.w	r7, [sp], #4
 801344c:	4770      	bx	lr

0801344e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 801344e:	b480      	push	{r7}
 8013450:	b085      	sub	sp, #20
 8013452:	af00      	add	r7, sp, #0
 8013454:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 801345c:	b29b      	uxth	r3, r3
 801345e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8013460:	68fb      	ldr	r3, [r7, #12]
}
 8013462:	4618      	mov	r0, r3
 8013464:	3714      	adds	r7, #20
 8013466:	46bd      	mov	sp, r7
 8013468:	f85d 7b04 	ldr.w	r7, [sp], #4
 801346c:	4770      	bx	lr

0801346e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801346e:	b480      	push	{r7}
 8013470:	b08d      	sub	sp, #52	; 0x34
 8013472:	af00      	add	r7, sp, #0
 8013474:	60f8      	str	r0, [r7, #12]
 8013476:	60b9      	str	r1, [r7, #8]
 8013478:	4611      	mov	r1, r2
 801347a:	461a      	mov	r2, r3
 801347c:	460b      	mov	r3, r1
 801347e:	80fb      	strh	r3, [r7, #6]
 8013480:	4613      	mov	r3, r2
 8013482:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8013484:	88bb      	ldrh	r3, [r7, #4]
 8013486:	3301      	adds	r3, #1
 8013488:	085b      	lsrs	r3, r3, #1
 801348a:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 801348c:	68fb      	ldr	r3, [r7, #12]
 801348e:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8013490:	68bb      	ldr	r3, [r7, #8]
 8013492:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8013494:	88fb      	ldrh	r3, [r7, #6]
 8013496:	005a      	lsls	r2, r3, #1
 8013498:	69fb      	ldr	r3, [r7, #28]
 801349a:	4413      	add	r3, r2
 801349c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80134a0:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80134a2:	6a3b      	ldr	r3, [r7, #32]
 80134a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80134a6:	e01e      	b.n	80134e6 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 80134a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134aa:	781b      	ldrb	r3, [r3, #0]
 80134ac:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80134ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134b0:	3301      	adds	r3, #1
 80134b2:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80134b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134b6:	781b      	ldrb	r3, [r3, #0]
 80134b8:	b29b      	uxth	r3, r3
 80134ba:	021b      	lsls	r3, r3, #8
 80134bc:	b29b      	uxth	r3, r3
 80134be:	461a      	mov	r2, r3
 80134c0:	69bb      	ldr	r3, [r7, #24]
 80134c2:	4313      	orrs	r3, r2
 80134c4:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80134c6:	697b      	ldr	r3, [r7, #20]
 80134c8:	b29a      	uxth	r2, r3
 80134ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134cc:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80134ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134d0:	3302      	adds	r3, #2
 80134d2:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80134d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134d6:	3302      	adds	r3, #2
 80134d8:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80134da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134dc:	3301      	adds	r3, #1
 80134de:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80134e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80134e2:	3b01      	subs	r3, #1
 80134e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80134e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	d1dd      	bne.n	80134a8 <USB_WritePMA+0x3a>
  }
}
 80134ec:	bf00      	nop
 80134ee:	bf00      	nop
 80134f0:	3734      	adds	r7, #52	; 0x34
 80134f2:	46bd      	mov	sp, r7
 80134f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134f8:	4770      	bx	lr

080134fa <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80134fa:	b480      	push	{r7}
 80134fc:	b08b      	sub	sp, #44	; 0x2c
 80134fe:	af00      	add	r7, sp, #0
 8013500:	60f8      	str	r0, [r7, #12]
 8013502:	60b9      	str	r1, [r7, #8]
 8013504:	4611      	mov	r1, r2
 8013506:	461a      	mov	r2, r3
 8013508:	460b      	mov	r3, r1
 801350a:	80fb      	strh	r3, [r7, #6]
 801350c:	4613      	mov	r3, r2
 801350e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8013510:	88bb      	ldrh	r3, [r7, #4]
 8013512:	085b      	lsrs	r3, r3, #1
 8013514:	b29b      	uxth	r3, r3
 8013516:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8013518:	68fb      	ldr	r3, [r7, #12]
 801351a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 801351c:	68bb      	ldr	r3, [r7, #8]
 801351e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8013520:	88fb      	ldrh	r3, [r7, #6]
 8013522:	005a      	lsls	r2, r3, #1
 8013524:	697b      	ldr	r3, [r7, #20]
 8013526:	4413      	add	r3, r2
 8013528:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801352c:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 801352e:	69bb      	ldr	r3, [r7, #24]
 8013530:	627b      	str	r3, [r7, #36]	; 0x24
 8013532:	e01b      	b.n	801356c <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8013534:	6a3b      	ldr	r3, [r7, #32]
 8013536:	881b      	ldrh	r3, [r3, #0]
 8013538:	b29b      	uxth	r3, r3
 801353a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 801353c:	6a3b      	ldr	r3, [r7, #32]
 801353e:	3302      	adds	r3, #2
 8013540:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8013542:	693b      	ldr	r3, [r7, #16]
 8013544:	b2da      	uxtb	r2, r3
 8013546:	69fb      	ldr	r3, [r7, #28]
 8013548:	701a      	strb	r2, [r3, #0]
    pBuf++;
 801354a:	69fb      	ldr	r3, [r7, #28]
 801354c:	3301      	adds	r3, #1
 801354e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8013550:	693b      	ldr	r3, [r7, #16]
 8013552:	0a1b      	lsrs	r3, r3, #8
 8013554:	b2da      	uxtb	r2, r3
 8013556:	69fb      	ldr	r3, [r7, #28]
 8013558:	701a      	strb	r2, [r3, #0]
    pBuf++;
 801355a:	69fb      	ldr	r3, [r7, #28]
 801355c:	3301      	adds	r3, #1
 801355e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8013560:	6a3b      	ldr	r3, [r7, #32]
 8013562:	3302      	adds	r3, #2
 8013564:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8013566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013568:	3b01      	subs	r3, #1
 801356a:	627b      	str	r3, [r7, #36]	; 0x24
 801356c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801356e:	2b00      	cmp	r3, #0
 8013570:	d1e0      	bne.n	8013534 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8013572:	88bb      	ldrh	r3, [r7, #4]
 8013574:	f003 0301 	and.w	r3, r3, #1
 8013578:	b29b      	uxth	r3, r3
 801357a:	2b00      	cmp	r3, #0
 801357c:	d007      	beq.n	801358e <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 801357e:	6a3b      	ldr	r3, [r7, #32]
 8013580:	881b      	ldrh	r3, [r3, #0]
 8013582:	b29b      	uxth	r3, r3
 8013584:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8013586:	693b      	ldr	r3, [r7, #16]
 8013588:	b2da      	uxtb	r2, r3
 801358a:	69fb      	ldr	r3, [r7, #28]
 801358c:	701a      	strb	r2, [r3, #0]
  }
}
 801358e:	bf00      	nop
 8013590:	372c      	adds	r7, #44	; 0x2c
 8013592:	46bd      	mov	sp, r7
 8013594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013598:	4770      	bx	lr

0801359a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801359a:	b580      	push	{r7, lr}
 801359c:	b084      	sub	sp, #16
 801359e:	af00      	add	r7, sp, #0
 80135a0:	6078      	str	r0, [r7, #4]
 80135a2:	460b      	mov	r3, r1
 80135a4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80135a6:	2300      	movs	r3, #0
 80135a8:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	7c1b      	ldrb	r3, [r3, #16]
 80135ae:	2b00      	cmp	r3, #0
 80135b0:	d115      	bne.n	80135de <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80135b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80135b6:	2202      	movs	r2, #2
 80135b8:	2181      	movs	r1, #129	; 0x81
 80135ba:	6878      	ldr	r0, [r7, #4]
 80135bc:	f01b ff95 	bl	802f4ea <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	2201      	movs	r2, #1
 80135c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80135c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80135ca:	2202      	movs	r2, #2
 80135cc:	2101      	movs	r1, #1
 80135ce:	6878      	ldr	r0, [r7, #4]
 80135d0:	f01b ff8b 	bl	802f4ea <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	2201      	movs	r2, #1
 80135d8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80135dc:	e012      	b.n	8013604 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80135de:	2340      	movs	r3, #64	; 0x40
 80135e0:	2202      	movs	r2, #2
 80135e2:	2181      	movs	r1, #129	; 0x81
 80135e4:	6878      	ldr	r0, [r7, #4]
 80135e6:	f01b ff80 	bl	802f4ea <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	2201      	movs	r2, #1
 80135ee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80135f0:	2340      	movs	r3, #64	; 0x40
 80135f2:	2202      	movs	r2, #2
 80135f4:	2101      	movs	r1, #1
 80135f6:	6878      	ldr	r0, [r7, #4]
 80135f8:	f01b ff77 	bl	802f4ea <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	2201      	movs	r2, #1
 8013600:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8013604:	2308      	movs	r3, #8
 8013606:	2203      	movs	r2, #3
 8013608:	2182      	movs	r1, #130	; 0x82
 801360a:	6878      	ldr	r0, [r7, #4]
 801360c:	f01b ff6d 	bl	802f4ea <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	2201      	movs	r2, #1
 8013614:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8013616:	f44f 7007 	mov.w	r0, #540	; 0x21c
 801361a:	f01c f88f 	bl	802f73c <USBD_static_malloc>
 801361e:	4602      	mov	r2, r0
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801362c:	2b00      	cmp	r3, #0
 801362e:	d102      	bne.n	8013636 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8013630:	2301      	movs	r3, #1
 8013632:	73fb      	strb	r3, [r7, #15]
 8013634:	e026      	b.n	8013684 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801363c:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8013648:	68bb      	ldr	r3, [r7, #8]
 801364a:	2200      	movs	r2, #0
 801364c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8013650:	68bb      	ldr	r3, [r7, #8]
 8013652:	2200      	movs	r2, #0
 8013654:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	7c1b      	ldrb	r3, [r3, #16]
 801365c:	2b00      	cmp	r3, #0
 801365e:	d109      	bne.n	8013674 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013660:	68bb      	ldr	r3, [r7, #8]
 8013662:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8013666:	f44f 7300 	mov.w	r3, #512	; 0x200
 801366a:	2101      	movs	r1, #1
 801366c:	6878      	ldr	r0, [r7, #4]
 801366e:	f01c f82e 	bl	802f6ce <USBD_LL_PrepareReceive>
 8013672:	e007      	b.n	8013684 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013674:	68bb      	ldr	r3, [r7, #8]
 8013676:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 801367a:	2340      	movs	r3, #64	; 0x40
 801367c:	2101      	movs	r1, #1
 801367e:	6878      	ldr	r0, [r7, #4]
 8013680:	f01c f825 	bl	802f6ce <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8013684:	7bfb      	ldrb	r3, [r7, #15]
}
 8013686:	4618      	mov	r0, r3
 8013688:	3710      	adds	r7, #16
 801368a:	46bd      	mov	sp, r7
 801368c:	bd80      	pop	{r7, pc}

0801368e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801368e:	b580      	push	{r7, lr}
 8013690:	b084      	sub	sp, #16
 8013692:	af00      	add	r7, sp, #0
 8013694:	6078      	str	r0, [r7, #4]
 8013696:	460b      	mov	r3, r1
 8013698:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 801369a:	2300      	movs	r3, #0
 801369c:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 801369e:	2181      	movs	r1, #129	; 0x81
 80136a0:	6878      	ldr	r0, [r7, #4]
 80136a2:	f01b ff48 	bl	802f536 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	2200      	movs	r2, #0
 80136aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80136ac:	2101      	movs	r1, #1
 80136ae:	6878      	ldr	r0, [r7, #4]
 80136b0:	f01b ff41 	bl	802f536 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	2200      	movs	r2, #0
 80136b8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80136bc:	2182      	movs	r1, #130	; 0x82
 80136be:	6878      	ldr	r0, [r7, #4]
 80136c0:	f01b ff39 	bl	802f536 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	2200      	movs	r2, #0
 80136c8:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d00e      	beq.n	80136f2 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80136da:	685b      	ldr	r3, [r3, #4]
 80136dc:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80136e4:	4618      	mov	r0, r3
 80136e6:	f01c f837 	bl	802f758 <USBD_static_free>
    pdev->pClassData = NULL;
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	2200      	movs	r2, #0
 80136ee:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80136f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80136f4:	4618      	mov	r0, r3
 80136f6:	3710      	adds	r7, #16
 80136f8:	46bd      	mov	sp, r7
 80136fa:	bd80      	pop	{r7, pc}

080136fc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80136fc:	b580      	push	{r7, lr}
 80136fe:	b086      	sub	sp, #24
 8013700:	af00      	add	r7, sp, #0
 8013702:	6078      	str	r0, [r7, #4]
 8013704:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8013706:	687b      	ldr	r3, [r7, #4]
 8013708:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801370c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 801370e:	2300      	movs	r3, #0
 8013710:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8013712:	2300      	movs	r3, #0
 8013714:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8013716:	2300      	movs	r3, #0
 8013718:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801371a:	683b      	ldr	r3, [r7, #0]
 801371c:	781b      	ldrb	r3, [r3, #0]
 801371e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8013722:	2b00      	cmp	r3, #0
 8013724:	d039      	beq.n	801379a <USBD_CDC_Setup+0x9e>
 8013726:	2b20      	cmp	r3, #32
 8013728:	d17f      	bne.n	801382a <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 801372a:	683b      	ldr	r3, [r7, #0]
 801372c:	88db      	ldrh	r3, [r3, #6]
 801372e:	2b00      	cmp	r3, #0
 8013730:	d029      	beq.n	8013786 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8013732:	683b      	ldr	r3, [r7, #0]
 8013734:	781b      	ldrb	r3, [r3, #0]
 8013736:	b25b      	sxtb	r3, r3
 8013738:	2b00      	cmp	r3, #0
 801373a:	da11      	bge.n	8013760 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801373c:	687b      	ldr	r3, [r7, #4]
 801373e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013742:	689b      	ldr	r3, [r3, #8]
 8013744:	683a      	ldr	r2, [r7, #0]
 8013746:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8013748:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801374a:	683a      	ldr	r2, [r7, #0]
 801374c:	88d2      	ldrh	r2, [r2, #6]
 801374e:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8013750:	6939      	ldr	r1, [r7, #16]
 8013752:	683b      	ldr	r3, [r7, #0]
 8013754:	88db      	ldrh	r3, [r3, #6]
 8013756:	461a      	mov	r2, r3
 8013758:	6878      	ldr	r0, [r7, #4]
 801375a:	f001 f9e4 	bl	8014b26 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 801375e:	e06b      	b.n	8013838 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8013760:	683b      	ldr	r3, [r7, #0]
 8013762:	785a      	ldrb	r2, [r3, #1]
 8013764:	693b      	ldr	r3, [r7, #16]
 8013766:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 801376a:	683b      	ldr	r3, [r7, #0]
 801376c:	88db      	ldrh	r3, [r3, #6]
 801376e:	b2da      	uxtb	r2, r3
 8013770:	693b      	ldr	r3, [r7, #16]
 8013772:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8013776:	6939      	ldr	r1, [r7, #16]
 8013778:	683b      	ldr	r3, [r7, #0]
 801377a:	88db      	ldrh	r3, [r3, #6]
 801377c:	461a      	mov	r2, r3
 801377e:	6878      	ldr	r0, [r7, #4]
 8013780:	f001 f9ff 	bl	8014b82 <USBD_CtlPrepareRx>
      break;
 8013784:	e058      	b.n	8013838 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801378c:	689b      	ldr	r3, [r3, #8]
 801378e:	683a      	ldr	r2, [r7, #0]
 8013790:	7850      	ldrb	r0, [r2, #1]
 8013792:	2200      	movs	r2, #0
 8013794:	6839      	ldr	r1, [r7, #0]
 8013796:	4798      	blx	r3
      break;
 8013798:	e04e      	b.n	8013838 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801379a:	683b      	ldr	r3, [r7, #0]
 801379c:	785b      	ldrb	r3, [r3, #1]
 801379e:	2b0b      	cmp	r3, #11
 80137a0:	d02e      	beq.n	8013800 <USBD_CDC_Setup+0x104>
 80137a2:	2b0b      	cmp	r3, #11
 80137a4:	dc38      	bgt.n	8013818 <USBD_CDC_Setup+0x11c>
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d002      	beq.n	80137b0 <USBD_CDC_Setup+0xb4>
 80137aa:	2b0a      	cmp	r3, #10
 80137ac:	d014      	beq.n	80137d8 <USBD_CDC_Setup+0xdc>
 80137ae:	e033      	b.n	8013818 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80137b6:	2b03      	cmp	r3, #3
 80137b8:	d107      	bne.n	80137ca <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80137ba:	f107 030c 	add.w	r3, r7, #12
 80137be:	2202      	movs	r2, #2
 80137c0:	4619      	mov	r1, r3
 80137c2:	6878      	ldr	r0, [r7, #4]
 80137c4:	f001 f9af 	bl	8014b26 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80137c8:	e02e      	b.n	8013828 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80137ca:	6839      	ldr	r1, [r7, #0]
 80137cc:	6878      	ldr	r0, [r7, #4]
 80137ce:	f001 f93f 	bl	8014a50 <USBD_CtlError>
            ret = USBD_FAIL;
 80137d2:	2302      	movs	r3, #2
 80137d4:	75fb      	strb	r3, [r7, #23]
          break;
 80137d6:	e027      	b.n	8013828 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80137de:	2b03      	cmp	r3, #3
 80137e0:	d107      	bne.n	80137f2 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80137e2:	f107 030f 	add.w	r3, r7, #15
 80137e6:	2201      	movs	r2, #1
 80137e8:	4619      	mov	r1, r3
 80137ea:	6878      	ldr	r0, [r7, #4]
 80137ec:	f001 f99b 	bl	8014b26 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80137f0:	e01a      	b.n	8013828 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80137f2:	6839      	ldr	r1, [r7, #0]
 80137f4:	6878      	ldr	r0, [r7, #4]
 80137f6:	f001 f92b 	bl	8014a50 <USBD_CtlError>
            ret = USBD_FAIL;
 80137fa:	2302      	movs	r3, #2
 80137fc:	75fb      	strb	r3, [r7, #23]
          break;
 80137fe:	e013      	b.n	8013828 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013806:	2b03      	cmp	r3, #3
 8013808:	d00d      	beq.n	8013826 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 801380a:	6839      	ldr	r1, [r7, #0]
 801380c:	6878      	ldr	r0, [r7, #4]
 801380e:	f001 f91f 	bl	8014a50 <USBD_CtlError>
            ret = USBD_FAIL;
 8013812:	2302      	movs	r3, #2
 8013814:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8013816:	e006      	b.n	8013826 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8013818:	6839      	ldr	r1, [r7, #0]
 801381a:	6878      	ldr	r0, [r7, #4]
 801381c:	f001 f918 	bl	8014a50 <USBD_CtlError>
          ret = USBD_FAIL;
 8013820:	2302      	movs	r3, #2
 8013822:	75fb      	strb	r3, [r7, #23]
          break;
 8013824:	e000      	b.n	8013828 <USBD_CDC_Setup+0x12c>
          break;
 8013826:	bf00      	nop
      }
      break;
 8013828:	e006      	b.n	8013838 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801382a:	6839      	ldr	r1, [r7, #0]
 801382c:	6878      	ldr	r0, [r7, #4]
 801382e:	f001 f90f 	bl	8014a50 <USBD_CtlError>
      ret = USBD_FAIL;
 8013832:	2302      	movs	r3, #2
 8013834:	75fb      	strb	r3, [r7, #23]
      break;
 8013836:	bf00      	nop
  }

  return ret;
 8013838:	7dfb      	ldrb	r3, [r7, #23]
}
 801383a:	4618      	mov	r0, r3
 801383c:	3718      	adds	r7, #24
 801383e:	46bd      	mov	sp, r7
 8013840:	bd80      	pop	{r7, pc}

08013842 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013842:	b580      	push	{r7, lr}
 8013844:	b084      	sub	sp, #16
 8013846:	af00      	add	r7, sp, #0
 8013848:	6078      	str	r0, [r7, #4]
 801384a:	460b      	mov	r3, r1
 801384c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013854:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8013856:	687b      	ldr	r3, [r7, #4]
 8013858:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801385c:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 801385e:	687b      	ldr	r3, [r7, #4]
 8013860:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013864:	2b00      	cmp	r3, #0
 8013866:	d03a      	beq.n	80138de <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8013868:	78fa      	ldrb	r2, [r7, #3]
 801386a:	6879      	ldr	r1, [r7, #4]
 801386c:	4613      	mov	r3, r2
 801386e:	009b      	lsls	r3, r3, #2
 8013870:	4413      	add	r3, r2
 8013872:	009b      	lsls	r3, r3, #2
 8013874:	440b      	add	r3, r1
 8013876:	331c      	adds	r3, #28
 8013878:	681b      	ldr	r3, [r3, #0]
 801387a:	2b00      	cmp	r3, #0
 801387c:	d029      	beq.n	80138d2 <USBD_CDC_DataIn+0x90>
 801387e:	78fa      	ldrb	r2, [r7, #3]
 8013880:	6879      	ldr	r1, [r7, #4]
 8013882:	4613      	mov	r3, r2
 8013884:	009b      	lsls	r3, r3, #2
 8013886:	4413      	add	r3, r2
 8013888:	009b      	lsls	r3, r3, #2
 801388a:	440b      	add	r3, r1
 801388c:	331c      	adds	r3, #28
 801388e:	681a      	ldr	r2, [r3, #0]
 8013890:	78f9      	ldrb	r1, [r7, #3]
 8013892:	68b8      	ldr	r0, [r7, #8]
 8013894:	460b      	mov	r3, r1
 8013896:	009b      	lsls	r3, r3, #2
 8013898:	440b      	add	r3, r1
 801389a:	00db      	lsls	r3, r3, #3
 801389c:	4403      	add	r3, r0
 801389e:	3338      	adds	r3, #56	; 0x38
 80138a0:	681b      	ldr	r3, [r3, #0]
 80138a2:	fbb2 f1f3 	udiv	r1, r2, r3
 80138a6:	fb01 f303 	mul.w	r3, r1, r3
 80138aa:	1ad3      	subs	r3, r2, r3
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d110      	bne.n	80138d2 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80138b0:	78fa      	ldrb	r2, [r7, #3]
 80138b2:	6879      	ldr	r1, [r7, #4]
 80138b4:	4613      	mov	r3, r2
 80138b6:	009b      	lsls	r3, r3, #2
 80138b8:	4413      	add	r3, r2
 80138ba:	009b      	lsls	r3, r3, #2
 80138bc:	440b      	add	r3, r1
 80138be:	331c      	adds	r3, #28
 80138c0:	2200      	movs	r2, #0
 80138c2:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80138c4:	78f9      	ldrb	r1, [r7, #3]
 80138c6:	2300      	movs	r3, #0
 80138c8:	2200      	movs	r2, #0
 80138ca:	6878      	ldr	r0, [r7, #4]
 80138cc:	f01b fedc 	bl	802f688 <USBD_LL_Transmit>
 80138d0:	e003      	b.n	80138da <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80138d2:	68fb      	ldr	r3, [r7, #12]
 80138d4:	2200      	movs	r2, #0
 80138d6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80138da:	2300      	movs	r3, #0
 80138dc:	e000      	b.n	80138e0 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80138de:	2302      	movs	r3, #2
  }
}
 80138e0:	4618      	mov	r0, r3
 80138e2:	3710      	adds	r7, #16
 80138e4:	46bd      	mov	sp, r7
 80138e6:	bd80      	pop	{r7, pc}

080138e8 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80138e8:	b580      	push	{r7, lr}
 80138ea:	b084      	sub	sp, #16
 80138ec:	af00      	add	r7, sp, #0
 80138ee:	6078      	str	r0, [r7, #4]
 80138f0:	460b      	mov	r3, r1
 80138f2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80138fa:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80138fc:	78fb      	ldrb	r3, [r7, #3]
 80138fe:	4619      	mov	r1, r3
 8013900:	6878      	ldr	r0, [r7, #4]
 8013902:	f01b ff07 	bl	802f714 <USBD_LL_GetRxDataSize>
 8013906:	4602      	mov	r2, r0
 8013908:	68fb      	ldr	r3, [r7, #12]
 801390a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013914:	2b00      	cmp	r3, #0
 8013916:	d00d      	beq.n	8013934 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801391e:	68db      	ldr	r3, [r3, #12]
 8013920:	68fa      	ldr	r2, [r7, #12]
 8013922:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8013926:	68fa      	ldr	r2, [r7, #12]
 8013928:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 801392c:	4611      	mov	r1, r2
 801392e:	4798      	blx	r3

    return USBD_OK;
 8013930:	2300      	movs	r3, #0
 8013932:	e000      	b.n	8013936 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8013934:	2302      	movs	r3, #2
  }
}
 8013936:	4618      	mov	r0, r3
 8013938:	3710      	adds	r7, #16
 801393a:	46bd      	mov	sp, r7
 801393c:	bd80      	pop	{r7, pc}

0801393e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 801393e:	b580      	push	{r7, lr}
 8013940:	b084      	sub	sp, #16
 8013942:	af00      	add	r7, sp, #0
 8013944:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801394c:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801394e:	687b      	ldr	r3, [r7, #4]
 8013950:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013954:	2b00      	cmp	r3, #0
 8013956:	d015      	beq.n	8013984 <USBD_CDC_EP0_RxReady+0x46>
 8013958:	68fb      	ldr	r3, [r7, #12]
 801395a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 801395e:	2bff      	cmp	r3, #255	; 0xff
 8013960:	d010      	beq.n	8013984 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013968:	689b      	ldr	r3, [r3, #8]
 801396a:	68fa      	ldr	r2, [r7, #12]
 801396c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8013970:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8013972:	68fa      	ldr	r2, [r7, #12]
 8013974:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8013978:	b292      	uxth	r2, r2
 801397a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801397c:	68fb      	ldr	r3, [r7, #12]
 801397e:	22ff      	movs	r2, #255	; 0xff
 8013980:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8013984:	2300      	movs	r3, #0
}
 8013986:	4618      	mov	r0, r3
 8013988:	3710      	adds	r7, #16
 801398a:	46bd      	mov	sp, r7
 801398c:	bd80      	pop	{r7, pc}
	...

08013990 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8013990:	b480      	push	{r7}
 8013992:	b083      	sub	sp, #12
 8013994:	af00      	add	r7, sp, #0
 8013996:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	2243      	movs	r2, #67	; 0x43
 801399c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 801399e:	4b03      	ldr	r3, [pc, #12]	; (80139ac <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80139a0:	4618      	mov	r0, r3
 80139a2:	370c      	adds	r7, #12
 80139a4:	46bd      	mov	sp, r7
 80139a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139aa:	4770      	bx	lr
 80139ac:	2000014c 	.word	0x2000014c

080139b0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80139b0:	b480      	push	{r7}
 80139b2:	b083      	sub	sp, #12
 80139b4:	af00      	add	r7, sp, #0
 80139b6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	2243      	movs	r2, #67	; 0x43
 80139bc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80139be:	4b03      	ldr	r3, [pc, #12]	; (80139cc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80139c0:	4618      	mov	r0, r3
 80139c2:	370c      	adds	r7, #12
 80139c4:	46bd      	mov	sp, r7
 80139c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139ca:	4770      	bx	lr
 80139cc:	20000108 	.word	0x20000108

080139d0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80139d0:	b480      	push	{r7}
 80139d2:	b083      	sub	sp, #12
 80139d4:	af00      	add	r7, sp, #0
 80139d6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	2243      	movs	r2, #67	; 0x43
 80139dc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80139de:	4b03      	ldr	r3, [pc, #12]	; (80139ec <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80139e0:	4618      	mov	r0, r3
 80139e2:	370c      	adds	r7, #12
 80139e4:	46bd      	mov	sp, r7
 80139e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139ea:	4770      	bx	lr
 80139ec:	20000190 	.word	0x20000190

080139f0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80139f0:	b480      	push	{r7}
 80139f2:	b083      	sub	sp, #12
 80139f4:	af00      	add	r7, sp, #0
 80139f6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	220a      	movs	r2, #10
 80139fc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80139fe:	4b03      	ldr	r3, [pc, #12]	; (8013a0c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8013a00:	4618      	mov	r0, r3
 8013a02:	370c      	adds	r7, #12
 8013a04:	46bd      	mov	sp, r7
 8013a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a0a:	4770      	bx	lr
 8013a0c:	200000c4 	.word	0x200000c4

08013a10 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8013a10:	b480      	push	{r7}
 8013a12:	b085      	sub	sp, #20
 8013a14:	af00      	add	r7, sp, #0
 8013a16:	6078      	str	r0, [r7, #4]
 8013a18:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8013a1a:	2302      	movs	r3, #2
 8013a1c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8013a1e:	683b      	ldr	r3, [r7, #0]
 8013a20:	2b00      	cmp	r3, #0
 8013a22:	d005      	beq.n	8013a30 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8013a24:	687b      	ldr	r3, [r7, #4]
 8013a26:	683a      	ldr	r2, [r7, #0]
 8013a28:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8013a2c:	2300      	movs	r3, #0
 8013a2e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8013a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a32:	4618      	mov	r0, r3
 8013a34:	3714      	adds	r7, #20
 8013a36:	46bd      	mov	sp, r7
 8013a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a3c:	4770      	bx	lr

08013a3e <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8013a3e:	b480      	push	{r7}
 8013a40:	b087      	sub	sp, #28
 8013a42:	af00      	add	r7, sp, #0
 8013a44:	60f8      	str	r0, [r7, #12]
 8013a46:	60b9      	str	r1, [r7, #8]
 8013a48:	4613      	mov	r3, r2
 8013a4a:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8013a4c:	68fb      	ldr	r3, [r7, #12]
 8013a4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013a52:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8013a54:	697b      	ldr	r3, [r7, #20]
 8013a56:	68ba      	ldr	r2, [r7, #8]
 8013a58:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8013a5c:	88fa      	ldrh	r2, [r7, #6]
 8013a5e:	697b      	ldr	r3, [r7, #20]
 8013a60:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8013a64:	2300      	movs	r3, #0
}
 8013a66:	4618      	mov	r0, r3
 8013a68:	371c      	adds	r7, #28
 8013a6a:	46bd      	mov	sp, r7
 8013a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a70:	4770      	bx	lr

08013a72 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8013a72:	b480      	push	{r7}
 8013a74:	b085      	sub	sp, #20
 8013a76:	af00      	add	r7, sp, #0
 8013a78:	6078      	str	r0, [r7, #4]
 8013a7a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013a82:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8013a84:	68fb      	ldr	r3, [r7, #12]
 8013a86:	683a      	ldr	r2, [r7, #0]
 8013a88:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8013a8c:	2300      	movs	r3, #0
}
 8013a8e:	4618      	mov	r0, r3
 8013a90:	3714      	adds	r7, #20
 8013a92:	46bd      	mov	sp, r7
 8013a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a98:	4770      	bx	lr

08013a9a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8013a9a:	b580      	push	{r7, lr}
 8013a9c:	b084      	sub	sp, #16
 8013a9e:	af00      	add	r7, sp, #0
 8013aa0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013aa8:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d017      	beq.n	8013ae4 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	7c1b      	ldrb	r3, [r3, #16]
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d109      	bne.n	8013ad0 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8013abc:	68fb      	ldr	r3, [r7, #12]
 8013abe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8013ac2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013ac6:	2101      	movs	r1, #1
 8013ac8:	6878      	ldr	r0, [r7, #4]
 8013aca:	f01b fe00 	bl	802f6ce <USBD_LL_PrepareReceive>
 8013ace:	e007      	b.n	8013ae0 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8013ad0:	68fb      	ldr	r3, [r7, #12]
 8013ad2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8013ad6:	2340      	movs	r3, #64	; 0x40
 8013ad8:	2101      	movs	r1, #1
 8013ada:	6878      	ldr	r0, [r7, #4]
 8013adc:	f01b fdf7 	bl	802f6ce <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8013ae0:	2300      	movs	r3, #0
 8013ae2:	e000      	b.n	8013ae6 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8013ae4:	2302      	movs	r3, #2
  }
}
 8013ae6:	4618      	mov	r0, r3
 8013ae8:	3710      	adds	r7, #16
 8013aea:	46bd      	mov	sp, r7
 8013aec:	bd80      	pop	{r7, pc}

08013aee <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8013aee:	b580      	push	{r7, lr}
 8013af0:	b084      	sub	sp, #16
 8013af2:	af00      	add	r7, sp, #0
 8013af4:	60f8      	str	r0, [r7, #12]
 8013af6:	60b9      	str	r1, [r7, #8]
 8013af8:	4613      	mov	r3, r2
 8013afa:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8013afc:	68fb      	ldr	r3, [r7, #12]
 8013afe:	2b00      	cmp	r3, #0
 8013b00:	d101      	bne.n	8013b06 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8013b02:	2302      	movs	r3, #2
 8013b04:	e01a      	b.n	8013b3c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8013b06:	68fb      	ldr	r3, [r7, #12]
 8013b08:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	d003      	beq.n	8013b18 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8013b10:	68fb      	ldr	r3, [r7, #12]
 8013b12:	2200      	movs	r2, #0
 8013b14:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8013b18:	68bb      	ldr	r3, [r7, #8]
 8013b1a:	2b00      	cmp	r3, #0
 8013b1c:	d003      	beq.n	8013b26 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8013b1e:	68fb      	ldr	r3, [r7, #12]
 8013b20:	68ba      	ldr	r2, [r7, #8]
 8013b22:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013b26:	68fb      	ldr	r3, [r7, #12]
 8013b28:	2201      	movs	r2, #1
 8013b2a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8013b2e:	68fb      	ldr	r3, [r7, #12]
 8013b30:	79fa      	ldrb	r2, [r7, #7]
 8013b32:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8013b34:	68f8      	ldr	r0, [r7, #12]
 8013b36:	f01b fc63 	bl	802f400 <USBD_LL_Init>

  return USBD_OK;
 8013b3a:	2300      	movs	r3, #0
}
 8013b3c:	4618      	mov	r0, r3
 8013b3e:	3710      	adds	r7, #16
 8013b40:	46bd      	mov	sp, r7
 8013b42:	bd80      	pop	{r7, pc}

08013b44 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8013b44:	b480      	push	{r7}
 8013b46:	b085      	sub	sp, #20
 8013b48:	af00      	add	r7, sp, #0
 8013b4a:	6078      	str	r0, [r7, #4]
 8013b4c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8013b4e:	2300      	movs	r3, #0
 8013b50:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8013b52:	683b      	ldr	r3, [r7, #0]
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	d006      	beq.n	8013b66 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	683a      	ldr	r2, [r7, #0]
 8013b5c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8013b60:	2300      	movs	r3, #0
 8013b62:	73fb      	strb	r3, [r7, #15]
 8013b64:	e001      	b.n	8013b6a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8013b66:	2302      	movs	r3, #2
 8013b68:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013b6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8013b6c:	4618      	mov	r0, r3
 8013b6e:	3714      	adds	r7, #20
 8013b70:	46bd      	mov	sp, r7
 8013b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b76:	4770      	bx	lr

08013b78 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8013b78:	b580      	push	{r7, lr}
 8013b7a:	b082      	sub	sp, #8
 8013b7c:	af00      	add	r7, sp, #0
 8013b7e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8013b80:	6878      	ldr	r0, [r7, #4]
 8013b82:	f01b fc97 	bl	802f4b4 <USBD_LL_Start>

  return USBD_OK;
 8013b86:	2300      	movs	r3, #0
}
 8013b88:	4618      	mov	r0, r3
 8013b8a:	3708      	adds	r7, #8
 8013b8c:	46bd      	mov	sp, r7
 8013b8e:	bd80      	pop	{r7, pc}

08013b90 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8013b90:	b480      	push	{r7}
 8013b92:	b083      	sub	sp, #12
 8013b94:	af00      	add	r7, sp, #0
 8013b96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8013b98:	2300      	movs	r3, #0
}
 8013b9a:	4618      	mov	r0, r3
 8013b9c:	370c      	adds	r7, #12
 8013b9e:	46bd      	mov	sp, r7
 8013ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ba4:	4770      	bx	lr

08013ba6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8013ba6:	b580      	push	{r7, lr}
 8013ba8:	b084      	sub	sp, #16
 8013baa:	af00      	add	r7, sp, #0
 8013bac:	6078      	str	r0, [r7, #4]
 8013bae:	460b      	mov	r3, r1
 8013bb0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8013bb2:	2302      	movs	r3, #2
 8013bb4:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8013bb6:	687b      	ldr	r3, [r7, #4]
 8013bb8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	d00c      	beq.n	8013bda <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013bc6:	681b      	ldr	r3, [r3, #0]
 8013bc8:	78fa      	ldrb	r2, [r7, #3]
 8013bca:	4611      	mov	r1, r2
 8013bcc:	6878      	ldr	r0, [r7, #4]
 8013bce:	4798      	blx	r3
 8013bd0:	4603      	mov	r3, r0
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d101      	bne.n	8013bda <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8013bd6:	2300      	movs	r3, #0
 8013bd8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8013bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8013bdc:	4618      	mov	r0, r3
 8013bde:	3710      	adds	r7, #16
 8013be0:	46bd      	mov	sp, r7
 8013be2:	bd80      	pop	{r7, pc}

08013be4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8013be4:	b580      	push	{r7, lr}
 8013be6:	b082      	sub	sp, #8
 8013be8:	af00      	add	r7, sp, #0
 8013bea:	6078      	str	r0, [r7, #4]
 8013bec:	460b      	mov	r3, r1
 8013bee:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013bf6:	685b      	ldr	r3, [r3, #4]
 8013bf8:	78fa      	ldrb	r2, [r7, #3]
 8013bfa:	4611      	mov	r1, r2
 8013bfc:	6878      	ldr	r0, [r7, #4]
 8013bfe:	4798      	blx	r3

  return USBD_OK;
 8013c00:	2300      	movs	r3, #0
}
 8013c02:	4618      	mov	r0, r3
 8013c04:	3708      	adds	r7, #8
 8013c06:	46bd      	mov	sp, r7
 8013c08:	bd80      	pop	{r7, pc}

08013c0a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8013c0a:	b580      	push	{r7, lr}
 8013c0c:	b082      	sub	sp, #8
 8013c0e:	af00      	add	r7, sp, #0
 8013c10:	6078      	str	r0, [r7, #4]
 8013c12:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8013c14:	687b      	ldr	r3, [r7, #4]
 8013c16:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8013c1a:	6839      	ldr	r1, [r7, #0]
 8013c1c:	4618      	mov	r0, r3
 8013c1e:	f000 feda 	bl	80149d6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	2201      	movs	r2, #1
 8013c26:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8013c2a:	687b      	ldr	r3, [r7, #4]
 8013c2c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8013c30:	461a      	mov	r2, r3
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8013c3e:	f003 031f 	and.w	r3, r3, #31
 8013c42:	2b02      	cmp	r3, #2
 8013c44:	d016      	beq.n	8013c74 <USBD_LL_SetupStage+0x6a>
 8013c46:	2b02      	cmp	r3, #2
 8013c48:	d81c      	bhi.n	8013c84 <USBD_LL_SetupStage+0x7a>
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d002      	beq.n	8013c54 <USBD_LL_SetupStage+0x4a>
 8013c4e:	2b01      	cmp	r3, #1
 8013c50:	d008      	beq.n	8013c64 <USBD_LL_SetupStage+0x5a>
 8013c52:	e017      	b.n	8013c84 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8013c5a:	4619      	mov	r1, r3
 8013c5c:	6878      	ldr	r0, [r7, #4]
 8013c5e:	f000 f9cd 	bl	8013ffc <USBD_StdDevReq>
      break;
 8013c62:	e01a      	b.n	8013c9a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8013c64:	687b      	ldr	r3, [r7, #4]
 8013c66:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8013c6a:	4619      	mov	r1, r3
 8013c6c:	6878      	ldr	r0, [r7, #4]
 8013c6e:	f000 fa2f 	bl	80140d0 <USBD_StdItfReq>
      break;
 8013c72:	e012      	b.n	8013c9a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8013c74:	687b      	ldr	r3, [r7, #4]
 8013c76:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8013c7a:	4619      	mov	r1, r3
 8013c7c:	6878      	ldr	r0, [r7, #4]
 8013c7e:	f000 fa6f 	bl	8014160 <USBD_StdEPReq>
      break;
 8013c82:	e00a      	b.n	8013c9a <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8013c84:	687b      	ldr	r3, [r7, #4]
 8013c86:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8013c8a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8013c8e:	b2db      	uxtb	r3, r3
 8013c90:	4619      	mov	r1, r3
 8013c92:	6878      	ldr	r0, [r7, #4]
 8013c94:	f01b fc6e 	bl	802f574 <USBD_LL_StallEP>
      break;
 8013c98:	bf00      	nop
  }

  return USBD_OK;
 8013c9a:	2300      	movs	r3, #0
}
 8013c9c:	4618      	mov	r0, r3
 8013c9e:	3708      	adds	r7, #8
 8013ca0:	46bd      	mov	sp, r7
 8013ca2:	bd80      	pop	{r7, pc}

08013ca4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8013ca4:	b580      	push	{r7, lr}
 8013ca6:	b086      	sub	sp, #24
 8013ca8:	af00      	add	r7, sp, #0
 8013caa:	60f8      	str	r0, [r7, #12]
 8013cac:	460b      	mov	r3, r1
 8013cae:	607a      	str	r2, [r7, #4]
 8013cb0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8013cb2:	7afb      	ldrb	r3, [r7, #11]
 8013cb4:	2b00      	cmp	r3, #0
 8013cb6:	d14b      	bne.n	8013d50 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8013cb8:	68fb      	ldr	r3, [r7, #12]
 8013cba:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8013cbe:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8013cc0:	68fb      	ldr	r3, [r7, #12]
 8013cc2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8013cc6:	2b03      	cmp	r3, #3
 8013cc8:	d134      	bne.n	8013d34 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8013cca:	697b      	ldr	r3, [r7, #20]
 8013ccc:	68da      	ldr	r2, [r3, #12]
 8013cce:	697b      	ldr	r3, [r7, #20]
 8013cd0:	691b      	ldr	r3, [r3, #16]
 8013cd2:	429a      	cmp	r2, r3
 8013cd4:	d919      	bls.n	8013d0a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8013cd6:	697b      	ldr	r3, [r7, #20]
 8013cd8:	68da      	ldr	r2, [r3, #12]
 8013cda:	697b      	ldr	r3, [r7, #20]
 8013cdc:	691b      	ldr	r3, [r3, #16]
 8013cde:	1ad2      	subs	r2, r2, r3
 8013ce0:	697b      	ldr	r3, [r7, #20]
 8013ce2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8013ce4:	697b      	ldr	r3, [r7, #20]
 8013ce6:	68da      	ldr	r2, [r3, #12]
 8013ce8:	697b      	ldr	r3, [r7, #20]
 8013cea:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8013cec:	429a      	cmp	r2, r3
 8013cee:	d203      	bcs.n	8013cf8 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8013cf0:	697b      	ldr	r3, [r7, #20]
 8013cf2:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8013cf4:	b29b      	uxth	r3, r3
 8013cf6:	e002      	b.n	8013cfe <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8013cf8:	697b      	ldr	r3, [r7, #20]
 8013cfa:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8013cfc:	b29b      	uxth	r3, r3
 8013cfe:	461a      	mov	r2, r3
 8013d00:	6879      	ldr	r1, [r7, #4]
 8013d02:	68f8      	ldr	r0, [r7, #12]
 8013d04:	f000 ff5b 	bl	8014bbe <USBD_CtlContinueRx>
 8013d08:	e038      	b.n	8013d7c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8013d0a:	68fb      	ldr	r3, [r7, #12]
 8013d0c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013d10:	691b      	ldr	r3, [r3, #16]
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	d00a      	beq.n	8013d2c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8013d16:	68fb      	ldr	r3, [r7, #12]
 8013d18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8013d1c:	2b03      	cmp	r3, #3
 8013d1e:	d105      	bne.n	8013d2c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8013d20:	68fb      	ldr	r3, [r7, #12]
 8013d22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013d26:	691b      	ldr	r3, [r3, #16]
 8013d28:	68f8      	ldr	r0, [r7, #12]
 8013d2a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8013d2c:	68f8      	ldr	r0, [r7, #12]
 8013d2e:	f000 ff58 	bl	8014be2 <USBD_CtlSendStatus>
 8013d32:	e023      	b.n	8013d7c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8013d34:	68fb      	ldr	r3, [r7, #12]
 8013d36:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8013d3a:	2b05      	cmp	r3, #5
 8013d3c:	d11e      	bne.n	8013d7c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8013d3e:	68fb      	ldr	r3, [r7, #12]
 8013d40:	2200      	movs	r2, #0
 8013d42:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8013d46:	2100      	movs	r1, #0
 8013d48:	68f8      	ldr	r0, [r7, #12]
 8013d4a:	f01b fc13 	bl	802f574 <USBD_LL_StallEP>
 8013d4e:	e015      	b.n	8013d7c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8013d50:	68fb      	ldr	r3, [r7, #12]
 8013d52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013d56:	699b      	ldr	r3, [r3, #24]
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	d00d      	beq.n	8013d78 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8013d5c:	68fb      	ldr	r3, [r7, #12]
 8013d5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8013d62:	2b03      	cmp	r3, #3
 8013d64:	d108      	bne.n	8013d78 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8013d66:	68fb      	ldr	r3, [r7, #12]
 8013d68:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013d6c:	699b      	ldr	r3, [r3, #24]
 8013d6e:	7afa      	ldrb	r2, [r7, #11]
 8013d70:	4611      	mov	r1, r2
 8013d72:	68f8      	ldr	r0, [r7, #12]
 8013d74:	4798      	blx	r3
 8013d76:	e001      	b.n	8013d7c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8013d78:	2302      	movs	r3, #2
 8013d7a:	e000      	b.n	8013d7e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8013d7c:	2300      	movs	r3, #0
}
 8013d7e:	4618      	mov	r0, r3
 8013d80:	3718      	adds	r7, #24
 8013d82:	46bd      	mov	sp, r7
 8013d84:	bd80      	pop	{r7, pc}

08013d86 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8013d86:	b580      	push	{r7, lr}
 8013d88:	b086      	sub	sp, #24
 8013d8a:	af00      	add	r7, sp, #0
 8013d8c:	60f8      	str	r0, [r7, #12]
 8013d8e:	460b      	mov	r3, r1
 8013d90:	607a      	str	r2, [r7, #4]
 8013d92:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8013d94:	7afb      	ldrb	r3, [r7, #11]
 8013d96:	2b00      	cmp	r3, #0
 8013d98:	d17f      	bne.n	8013e9a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8013d9a:	68fb      	ldr	r3, [r7, #12]
 8013d9c:	3314      	adds	r3, #20
 8013d9e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8013da0:	68fb      	ldr	r3, [r7, #12]
 8013da2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8013da6:	2b02      	cmp	r3, #2
 8013da8:	d15c      	bne.n	8013e64 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8013daa:	697b      	ldr	r3, [r7, #20]
 8013dac:	68da      	ldr	r2, [r3, #12]
 8013dae:	697b      	ldr	r3, [r7, #20]
 8013db0:	691b      	ldr	r3, [r3, #16]
 8013db2:	429a      	cmp	r2, r3
 8013db4:	d915      	bls.n	8013de2 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8013db6:	697b      	ldr	r3, [r7, #20]
 8013db8:	68da      	ldr	r2, [r3, #12]
 8013dba:	697b      	ldr	r3, [r7, #20]
 8013dbc:	691b      	ldr	r3, [r3, #16]
 8013dbe:	1ad2      	subs	r2, r2, r3
 8013dc0:	697b      	ldr	r3, [r7, #20]
 8013dc2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8013dc4:	697b      	ldr	r3, [r7, #20]
 8013dc6:	68db      	ldr	r3, [r3, #12]
 8013dc8:	b29b      	uxth	r3, r3
 8013dca:	461a      	mov	r2, r3
 8013dcc:	6879      	ldr	r1, [r7, #4]
 8013dce:	68f8      	ldr	r0, [r7, #12]
 8013dd0:	f000 fec5 	bl	8014b5e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013dd4:	2300      	movs	r3, #0
 8013dd6:	2200      	movs	r2, #0
 8013dd8:	2100      	movs	r1, #0
 8013dda:	68f8      	ldr	r0, [r7, #12]
 8013ddc:	f01b fc77 	bl	802f6ce <USBD_LL_PrepareReceive>
 8013de0:	e04e      	b.n	8013e80 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8013de2:	697b      	ldr	r3, [r7, #20]
 8013de4:	689b      	ldr	r3, [r3, #8]
 8013de6:	697a      	ldr	r2, [r7, #20]
 8013de8:	6912      	ldr	r2, [r2, #16]
 8013dea:	fbb3 f1f2 	udiv	r1, r3, r2
 8013dee:	fb01 f202 	mul.w	r2, r1, r2
 8013df2:	1a9b      	subs	r3, r3, r2
 8013df4:	2b00      	cmp	r3, #0
 8013df6:	d11c      	bne.n	8013e32 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8013df8:	697b      	ldr	r3, [r7, #20]
 8013dfa:	689a      	ldr	r2, [r3, #8]
 8013dfc:	697b      	ldr	r3, [r7, #20]
 8013dfe:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8013e00:	429a      	cmp	r2, r3
 8013e02:	d316      	bcc.n	8013e32 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8013e04:	697b      	ldr	r3, [r7, #20]
 8013e06:	689a      	ldr	r2, [r3, #8]
 8013e08:	68fb      	ldr	r3, [r7, #12]
 8013e0a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8013e0e:	429a      	cmp	r2, r3
 8013e10:	d20f      	bcs.n	8013e32 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8013e12:	2200      	movs	r2, #0
 8013e14:	2100      	movs	r1, #0
 8013e16:	68f8      	ldr	r0, [r7, #12]
 8013e18:	f000 fea1 	bl	8014b5e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8013e1c:	68fb      	ldr	r3, [r7, #12]
 8013e1e:	2200      	movs	r2, #0
 8013e20:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013e24:	2300      	movs	r3, #0
 8013e26:	2200      	movs	r2, #0
 8013e28:	2100      	movs	r1, #0
 8013e2a:	68f8      	ldr	r0, [r7, #12]
 8013e2c:	f01b fc4f 	bl	802f6ce <USBD_LL_PrepareReceive>
 8013e30:	e026      	b.n	8013e80 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8013e32:	68fb      	ldr	r3, [r7, #12]
 8013e34:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013e38:	68db      	ldr	r3, [r3, #12]
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d00a      	beq.n	8013e54 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8013e3e:	68fb      	ldr	r3, [r7, #12]
 8013e40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8013e44:	2b03      	cmp	r3, #3
 8013e46:	d105      	bne.n	8013e54 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8013e48:	68fb      	ldr	r3, [r7, #12]
 8013e4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013e4e:	68db      	ldr	r3, [r3, #12]
 8013e50:	68f8      	ldr	r0, [r7, #12]
 8013e52:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8013e54:	2180      	movs	r1, #128	; 0x80
 8013e56:	68f8      	ldr	r0, [r7, #12]
 8013e58:	f01b fb8c 	bl	802f574 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8013e5c:	68f8      	ldr	r0, [r7, #12]
 8013e5e:	f000 fed3 	bl	8014c08 <USBD_CtlReceiveStatus>
 8013e62:	e00d      	b.n	8013e80 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8013e64:	68fb      	ldr	r3, [r7, #12]
 8013e66:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8013e6a:	2b04      	cmp	r3, #4
 8013e6c:	d004      	beq.n	8013e78 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8013e6e:	68fb      	ldr	r3, [r7, #12]
 8013e70:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8013e74:	2b00      	cmp	r3, #0
 8013e76:	d103      	bne.n	8013e80 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8013e78:	2180      	movs	r1, #128	; 0x80
 8013e7a:	68f8      	ldr	r0, [r7, #12]
 8013e7c:	f01b fb7a 	bl	802f574 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8013e80:	68fb      	ldr	r3, [r7, #12]
 8013e82:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8013e86:	2b01      	cmp	r3, #1
 8013e88:	d11d      	bne.n	8013ec6 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8013e8a:	68f8      	ldr	r0, [r7, #12]
 8013e8c:	f7ff fe80 	bl	8013b90 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8013e90:	68fb      	ldr	r3, [r7, #12]
 8013e92:	2200      	movs	r2, #0
 8013e94:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8013e98:	e015      	b.n	8013ec6 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8013e9a:	68fb      	ldr	r3, [r7, #12]
 8013e9c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013ea0:	695b      	ldr	r3, [r3, #20]
 8013ea2:	2b00      	cmp	r3, #0
 8013ea4:	d00d      	beq.n	8013ec2 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8013ea6:	68fb      	ldr	r3, [r7, #12]
 8013ea8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8013eac:	2b03      	cmp	r3, #3
 8013eae:	d108      	bne.n	8013ec2 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8013eb0:	68fb      	ldr	r3, [r7, #12]
 8013eb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013eb6:	695b      	ldr	r3, [r3, #20]
 8013eb8:	7afa      	ldrb	r2, [r7, #11]
 8013eba:	4611      	mov	r1, r2
 8013ebc:	68f8      	ldr	r0, [r7, #12]
 8013ebe:	4798      	blx	r3
 8013ec0:	e001      	b.n	8013ec6 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8013ec2:	2302      	movs	r3, #2
 8013ec4:	e000      	b.n	8013ec8 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8013ec6:	2300      	movs	r3, #0
}
 8013ec8:	4618      	mov	r0, r3
 8013eca:	3718      	adds	r7, #24
 8013ecc:	46bd      	mov	sp, r7
 8013ece:	bd80      	pop	{r7, pc}

08013ed0 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8013ed0:	b580      	push	{r7, lr}
 8013ed2:	b082      	sub	sp, #8
 8013ed4:	af00      	add	r7, sp, #0
 8013ed6:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013ed8:	2340      	movs	r3, #64	; 0x40
 8013eda:	2200      	movs	r2, #0
 8013edc:	2100      	movs	r1, #0
 8013ede:	6878      	ldr	r0, [r7, #4]
 8013ee0:	f01b fb03 	bl	802f4ea <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	2201      	movs	r2, #1
 8013ee8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8013eec:	687b      	ldr	r3, [r7, #4]
 8013eee:	2240      	movs	r2, #64	; 0x40
 8013ef0:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013ef4:	2340      	movs	r3, #64	; 0x40
 8013ef6:	2200      	movs	r2, #0
 8013ef8:	2180      	movs	r1, #128	; 0x80
 8013efa:	6878      	ldr	r0, [r7, #4]
 8013efc:	f01b faf5 	bl	802f4ea <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	2201      	movs	r2, #1
 8013f04:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	2240      	movs	r2, #64	; 0x40
 8013f0a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	2201      	movs	r2, #1
 8013f10:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	2200      	movs	r2, #0
 8013f18:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	2200      	movs	r2, #0
 8013f20:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	2200      	movs	r2, #0
 8013f26:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013f30:	2b00      	cmp	r3, #0
 8013f32:	d009      	beq.n	8013f48 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013f3a:	685b      	ldr	r3, [r3, #4]
 8013f3c:	687a      	ldr	r2, [r7, #4]
 8013f3e:	6852      	ldr	r2, [r2, #4]
 8013f40:	b2d2      	uxtb	r2, r2
 8013f42:	4611      	mov	r1, r2
 8013f44:	6878      	ldr	r0, [r7, #4]
 8013f46:	4798      	blx	r3
  }

  return USBD_OK;
 8013f48:	2300      	movs	r3, #0
}
 8013f4a:	4618      	mov	r0, r3
 8013f4c:	3708      	adds	r7, #8
 8013f4e:	46bd      	mov	sp, r7
 8013f50:	bd80      	pop	{r7, pc}

08013f52 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8013f52:	b480      	push	{r7}
 8013f54:	b083      	sub	sp, #12
 8013f56:	af00      	add	r7, sp, #0
 8013f58:	6078      	str	r0, [r7, #4]
 8013f5a:	460b      	mov	r3, r1
 8013f5c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8013f5e:	687b      	ldr	r3, [r7, #4]
 8013f60:	78fa      	ldrb	r2, [r7, #3]
 8013f62:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8013f64:	2300      	movs	r3, #0
}
 8013f66:	4618      	mov	r0, r3
 8013f68:	370c      	adds	r7, #12
 8013f6a:	46bd      	mov	sp, r7
 8013f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f70:	4770      	bx	lr

08013f72 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8013f72:	b480      	push	{r7}
 8013f74:	b083      	sub	sp, #12
 8013f76:	af00      	add	r7, sp, #0
 8013f78:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8013f86:	687b      	ldr	r3, [r7, #4]
 8013f88:	2204      	movs	r2, #4
 8013f8a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8013f8e:	2300      	movs	r3, #0
}
 8013f90:	4618      	mov	r0, r3
 8013f92:	370c      	adds	r7, #12
 8013f94:	46bd      	mov	sp, r7
 8013f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f9a:	4770      	bx	lr

08013f9c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8013f9c:	b480      	push	{r7}
 8013f9e:	b083      	sub	sp, #12
 8013fa0:	af00      	add	r7, sp, #0
 8013fa2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8013fa4:	687b      	ldr	r3, [r7, #4]
 8013fa6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013faa:	2b04      	cmp	r3, #4
 8013fac:	d105      	bne.n	8013fba <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8013fba:	2300      	movs	r3, #0
}
 8013fbc:	4618      	mov	r0, r3
 8013fbe:	370c      	adds	r7, #12
 8013fc0:	46bd      	mov	sp, r7
 8013fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fc6:	4770      	bx	lr

08013fc8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8013fc8:	b580      	push	{r7, lr}
 8013fca:	b082      	sub	sp, #8
 8013fcc:	af00      	add	r7, sp, #0
 8013fce:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013fd0:	687b      	ldr	r3, [r7, #4]
 8013fd2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013fd6:	2b03      	cmp	r3, #3
 8013fd8:	d10b      	bne.n	8013ff2 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013fe0:	69db      	ldr	r3, [r3, #28]
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d005      	beq.n	8013ff2 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013fec:	69db      	ldr	r3, [r3, #28]
 8013fee:	6878      	ldr	r0, [r7, #4]
 8013ff0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8013ff2:	2300      	movs	r3, #0
}
 8013ff4:	4618      	mov	r0, r3
 8013ff6:	3708      	adds	r7, #8
 8013ff8:	46bd      	mov	sp, r7
 8013ffa:	bd80      	pop	{r7, pc}

08013ffc <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8013ffc:	b580      	push	{r7, lr}
 8013ffe:	b084      	sub	sp, #16
 8014000:	af00      	add	r7, sp, #0
 8014002:	6078      	str	r0, [r7, #4]
 8014004:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014006:	2300      	movs	r3, #0
 8014008:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801400a:	683b      	ldr	r3, [r7, #0]
 801400c:	781b      	ldrb	r3, [r3, #0]
 801400e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8014012:	2b40      	cmp	r3, #64	; 0x40
 8014014:	d005      	beq.n	8014022 <USBD_StdDevReq+0x26>
 8014016:	2b40      	cmp	r3, #64	; 0x40
 8014018:	d84f      	bhi.n	80140ba <USBD_StdDevReq+0xbe>
 801401a:	2b00      	cmp	r3, #0
 801401c:	d009      	beq.n	8014032 <USBD_StdDevReq+0x36>
 801401e:	2b20      	cmp	r3, #32
 8014020:	d14b      	bne.n	80140ba <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014028:	689b      	ldr	r3, [r3, #8]
 801402a:	6839      	ldr	r1, [r7, #0]
 801402c:	6878      	ldr	r0, [r7, #4]
 801402e:	4798      	blx	r3
      break;
 8014030:	e048      	b.n	80140c4 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8014032:	683b      	ldr	r3, [r7, #0]
 8014034:	785b      	ldrb	r3, [r3, #1]
 8014036:	2b09      	cmp	r3, #9
 8014038:	d839      	bhi.n	80140ae <USBD_StdDevReq+0xb2>
 801403a:	a201      	add	r2, pc, #4	; (adr r2, 8014040 <USBD_StdDevReq+0x44>)
 801403c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014040:	08014091 	.word	0x08014091
 8014044:	080140a5 	.word	0x080140a5
 8014048:	080140af 	.word	0x080140af
 801404c:	0801409b 	.word	0x0801409b
 8014050:	080140af 	.word	0x080140af
 8014054:	08014073 	.word	0x08014073
 8014058:	08014069 	.word	0x08014069
 801405c:	080140af 	.word	0x080140af
 8014060:	08014087 	.word	0x08014087
 8014064:	0801407d 	.word	0x0801407d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8014068:	6839      	ldr	r1, [r7, #0]
 801406a:	6878      	ldr	r0, [r7, #4]
 801406c:	f000 f9dc 	bl	8014428 <USBD_GetDescriptor>
          break;
 8014070:	e022      	b.n	80140b8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8014072:	6839      	ldr	r1, [r7, #0]
 8014074:	6878      	ldr	r0, [r7, #4]
 8014076:	f000 fb3f 	bl	80146f8 <USBD_SetAddress>
          break;
 801407a:	e01d      	b.n	80140b8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 801407c:	6839      	ldr	r1, [r7, #0]
 801407e:	6878      	ldr	r0, [r7, #4]
 8014080:	f000 fb7e 	bl	8014780 <USBD_SetConfig>
          break;
 8014084:	e018      	b.n	80140b8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8014086:	6839      	ldr	r1, [r7, #0]
 8014088:	6878      	ldr	r0, [r7, #4]
 801408a:	f000 fc07 	bl	801489c <USBD_GetConfig>
          break;
 801408e:	e013      	b.n	80140b8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8014090:	6839      	ldr	r1, [r7, #0]
 8014092:	6878      	ldr	r0, [r7, #4]
 8014094:	f000 fc37 	bl	8014906 <USBD_GetStatus>
          break;
 8014098:	e00e      	b.n	80140b8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801409a:	6839      	ldr	r1, [r7, #0]
 801409c:	6878      	ldr	r0, [r7, #4]
 801409e:	f000 fc65 	bl	801496c <USBD_SetFeature>
          break;
 80140a2:	e009      	b.n	80140b8 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80140a4:	6839      	ldr	r1, [r7, #0]
 80140a6:	6878      	ldr	r0, [r7, #4]
 80140a8:	f000 fc74 	bl	8014994 <USBD_ClrFeature>
          break;
 80140ac:	e004      	b.n	80140b8 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80140ae:	6839      	ldr	r1, [r7, #0]
 80140b0:	6878      	ldr	r0, [r7, #4]
 80140b2:	f000 fccd 	bl	8014a50 <USBD_CtlError>
          break;
 80140b6:	bf00      	nop
      }
      break;
 80140b8:	e004      	b.n	80140c4 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80140ba:	6839      	ldr	r1, [r7, #0]
 80140bc:	6878      	ldr	r0, [r7, #4]
 80140be:	f000 fcc7 	bl	8014a50 <USBD_CtlError>
      break;
 80140c2:	bf00      	nop
  }

  return ret;
 80140c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80140c6:	4618      	mov	r0, r3
 80140c8:	3710      	adds	r7, #16
 80140ca:	46bd      	mov	sp, r7
 80140cc:	bd80      	pop	{r7, pc}
 80140ce:	bf00      	nop

080140d0 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80140d0:	b580      	push	{r7, lr}
 80140d2:	b084      	sub	sp, #16
 80140d4:	af00      	add	r7, sp, #0
 80140d6:	6078      	str	r0, [r7, #4]
 80140d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80140da:	2300      	movs	r3, #0
 80140dc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80140de:	683b      	ldr	r3, [r7, #0]
 80140e0:	781b      	ldrb	r3, [r3, #0]
 80140e2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80140e6:	2b40      	cmp	r3, #64	; 0x40
 80140e8:	d005      	beq.n	80140f6 <USBD_StdItfReq+0x26>
 80140ea:	2b40      	cmp	r3, #64	; 0x40
 80140ec:	d82e      	bhi.n	801414c <USBD_StdItfReq+0x7c>
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d001      	beq.n	80140f6 <USBD_StdItfReq+0x26>
 80140f2:	2b20      	cmp	r3, #32
 80140f4:	d12a      	bne.n	801414c <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80140f6:	687b      	ldr	r3, [r7, #4]
 80140f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80140fc:	3b01      	subs	r3, #1
 80140fe:	2b02      	cmp	r3, #2
 8014100:	d81d      	bhi.n	801413e <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8014102:	683b      	ldr	r3, [r7, #0]
 8014104:	889b      	ldrh	r3, [r3, #4]
 8014106:	b2db      	uxtb	r3, r3
 8014108:	2b01      	cmp	r3, #1
 801410a:	d813      	bhi.n	8014134 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014112:	689b      	ldr	r3, [r3, #8]
 8014114:	6839      	ldr	r1, [r7, #0]
 8014116:	6878      	ldr	r0, [r7, #4]
 8014118:	4798      	blx	r3
 801411a:	4603      	mov	r3, r0
 801411c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801411e:	683b      	ldr	r3, [r7, #0]
 8014120:	88db      	ldrh	r3, [r3, #6]
 8014122:	2b00      	cmp	r3, #0
 8014124:	d110      	bne.n	8014148 <USBD_StdItfReq+0x78>
 8014126:	7bfb      	ldrb	r3, [r7, #15]
 8014128:	2b00      	cmp	r3, #0
 801412a:	d10d      	bne.n	8014148 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 801412c:	6878      	ldr	r0, [r7, #4]
 801412e:	f000 fd58 	bl	8014be2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8014132:	e009      	b.n	8014148 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8014134:	6839      	ldr	r1, [r7, #0]
 8014136:	6878      	ldr	r0, [r7, #4]
 8014138:	f000 fc8a 	bl	8014a50 <USBD_CtlError>
          break;
 801413c:	e004      	b.n	8014148 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 801413e:	6839      	ldr	r1, [r7, #0]
 8014140:	6878      	ldr	r0, [r7, #4]
 8014142:	f000 fc85 	bl	8014a50 <USBD_CtlError>
          break;
 8014146:	e000      	b.n	801414a <USBD_StdItfReq+0x7a>
          break;
 8014148:	bf00      	nop
      }
      break;
 801414a:	e004      	b.n	8014156 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 801414c:	6839      	ldr	r1, [r7, #0]
 801414e:	6878      	ldr	r0, [r7, #4]
 8014150:	f000 fc7e 	bl	8014a50 <USBD_CtlError>
      break;
 8014154:	bf00      	nop
  }

  return USBD_OK;
 8014156:	2300      	movs	r3, #0
}
 8014158:	4618      	mov	r0, r3
 801415a:	3710      	adds	r7, #16
 801415c:	46bd      	mov	sp, r7
 801415e:	bd80      	pop	{r7, pc}

08014160 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8014160:	b580      	push	{r7, lr}
 8014162:	b084      	sub	sp, #16
 8014164:	af00      	add	r7, sp, #0
 8014166:	6078      	str	r0, [r7, #4]
 8014168:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 801416a:	2300      	movs	r3, #0
 801416c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 801416e:	683b      	ldr	r3, [r7, #0]
 8014170:	889b      	ldrh	r3, [r3, #4]
 8014172:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8014174:	683b      	ldr	r3, [r7, #0]
 8014176:	781b      	ldrb	r3, [r3, #0]
 8014178:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801417c:	2b40      	cmp	r3, #64	; 0x40
 801417e:	d007      	beq.n	8014190 <USBD_StdEPReq+0x30>
 8014180:	2b40      	cmp	r3, #64	; 0x40
 8014182:	f200 8146 	bhi.w	8014412 <USBD_StdEPReq+0x2b2>
 8014186:	2b00      	cmp	r3, #0
 8014188:	d00a      	beq.n	80141a0 <USBD_StdEPReq+0x40>
 801418a:	2b20      	cmp	r3, #32
 801418c:	f040 8141 	bne.w	8014412 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8014190:	687b      	ldr	r3, [r7, #4]
 8014192:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014196:	689b      	ldr	r3, [r3, #8]
 8014198:	6839      	ldr	r1, [r7, #0]
 801419a:	6878      	ldr	r0, [r7, #4]
 801419c:	4798      	blx	r3
      break;
 801419e:	e13d      	b.n	801441c <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80141a0:	683b      	ldr	r3, [r7, #0]
 80141a2:	781b      	ldrb	r3, [r3, #0]
 80141a4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80141a8:	2b20      	cmp	r3, #32
 80141aa:	d10a      	bne.n	80141c2 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80141b2:	689b      	ldr	r3, [r3, #8]
 80141b4:	6839      	ldr	r1, [r7, #0]
 80141b6:	6878      	ldr	r0, [r7, #4]
 80141b8:	4798      	blx	r3
 80141ba:	4603      	mov	r3, r0
 80141bc:	73fb      	strb	r3, [r7, #15]

        return ret;
 80141be:	7bfb      	ldrb	r3, [r7, #15]
 80141c0:	e12d      	b.n	801441e <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 80141c2:	683b      	ldr	r3, [r7, #0]
 80141c4:	785b      	ldrb	r3, [r3, #1]
 80141c6:	2b03      	cmp	r3, #3
 80141c8:	d007      	beq.n	80141da <USBD_StdEPReq+0x7a>
 80141ca:	2b03      	cmp	r3, #3
 80141cc:	f300 811b 	bgt.w	8014406 <USBD_StdEPReq+0x2a6>
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d072      	beq.n	80142ba <USBD_StdEPReq+0x15a>
 80141d4:	2b01      	cmp	r3, #1
 80141d6:	d03a      	beq.n	801424e <USBD_StdEPReq+0xee>
 80141d8:	e115      	b.n	8014406 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80141e0:	2b02      	cmp	r3, #2
 80141e2:	d002      	beq.n	80141ea <USBD_StdEPReq+0x8a>
 80141e4:	2b03      	cmp	r3, #3
 80141e6:	d015      	beq.n	8014214 <USBD_StdEPReq+0xb4>
 80141e8:	e02b      	b.n	8014242 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80141ea:	7bbb      	ldrb	r3, [r7, #14]
 80141ec:	2b00      	cmp	r3, #0
 80141ee:	d00c      	beq.n	801420a <USBD_StdEPReq+0xaa>
 80141f0:	7bbb      	ldrb	r3, [r7, #14]
 80141f2:	2b80      	cmp	r3, #128	; 0x80
 80141f4:	d009      	beq.n	801420a <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80141f6:	7bbb      	ldrb	r3, [r7, #14]
 80141f8:	4619      	mov	r1, r3
 80141fa:	6878      	ldr	r0, [r7, #4]
 80141fc:	f01b f9ba 	bl	802f574 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8014200:	2180      	movs	r1, #128	; 0x80
 8014202:	6878      	ldr	r0, [r7, #4]
 8014204:	f01b f9b6 	bl	802f574 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8014208:	e020      	b.n	801424c <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 801420a:	6839      	ldr	r1, [r7, #0]
 801420c:	6878      	ldr	r0, [r7, #4]
 801420e:	f000 fc1f 	bl	8014a50 <USBD_CtlError>
              break;
 8014212:	e01b      	b.n	801424c <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8014214:	683b      	ldr	r3, [r7, #0]
 8014216:	885b      	ldrh	r3, [r3, #2]
 8014218:	2b00      	cmp	r3, #0
 801421a:	d10e      	bne.n	801423a <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 801421c:	7bbb      	ldrb	r3, [r7, #14]
 801421e:	2b00      	cmp	r3, #0
 8014220:	d00b      	beq.n	801423a <USBD_StdEPReq+0xda>
 8014222:	7bbb      	ldrb	r3, [r7, #14]
 8014224:	2b80      	cmp	r3, #128	; 0x80
 8014226:	d008      	beq.n	801423a <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8014228:	683b      	ldr	r3, [r7, #0]
 801422a:	88db      	ldrh	r3, [r3, #6]
 801422c:	2b00      	cmp	r3, #0
 801422e:	d104      	bne.n	801423a <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8014230:	7bbb      	ldrb	r3, [r7, #14]
 8014232:	4619      	mov	r1, r3
 8014234:	6878      	ldr	r0, [r7, #4]
 8014236:	f01b f99d 	bl	802f574 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 801423a:	6878      	ldr	r0, [r7, #4]
 801423c:	f000 fcd1 	bl	8014be2 <USBD_CtlSendStatus>

              break;
 8014240:	e004      	b.n	801424c <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8014242:	6839      	ldr	r1, [r7, #0]
 8014244:	6878      	ldr	r0, [r7, #4]
 8014246:	f000 fc03 	bl	8014a50 <USBD_CtlError>
              break;
 801424a:	bf00      	nop
          }
          break;
 801424c:	e0e0      	b.n	8014410 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801424e:	687b      	ldr	r3, [r7, #4]
 8014250:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014254:	2b02      	cmp	r3, #2
 8014256:	d002      	beq.n	801425e <USBD_StdEPReq+0xfe>
 8014258:	2b03      	cmp	r3, #3
 801425a:	d015      	beq.n	8014288 <USBD_StdEPReq+0x128>
 801425c:	e026      	b.n	80142ac <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801425e:	7bbb      	ldrb	r3, [r7, #14]
 8014260:	2b00      	cmp	r3, #0
 8014262:	d00c      	beq.n	801427e <USBD_StdEPReq+0x11e>
 8014264:	7bbb      	ldrb	r3, [r7, #14]
 8014266:	2b80      	cmp	r3, #128	; 0x80
 8014268:	d009      	beq.n	801427e <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 801426a:	7bbb      	ldrb	r3, [r7, #14]
 801426c:	4619      	mov	r1, r3
 801426e:	6878      	ldr	r0, [r7, #4]
 8014270:	f01b f980 	bl	802f574 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8014274:	2180      	movs	r1, #128	; 0x80
 8014276:	6878      	ldr	r0, [r7, #4]
 8014278:	f01b f97c 	bl	802f574 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801427c:	e01c      	b.n	80142b8 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 801427e:	6839      	ldr	r1, [r7, #0]
 8014280:	6878      	ldr	r0, [r7, #4]
 8014282:	f000 fbe5 	bl	8014a50 <USBD_CtlError>
              break;
 8014286:	e017      	b.n	80142b8 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8014288:	683b      	ldr	r3, [r7, #0]
 801428a:	885b      	ldrh	r3, [r3, #2]
 801428c:	2b00      	cmp	r3, #0
 801428e:	d112      	bne.n	80142b6 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8014290:	7bbb      	ldrb	r3, [r7, #14]
 8014292:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014296:	2b00      	cmp	r3, #0
 8014298:	d004      	beq.n	80142a4 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 801429a:	7bbb      	ldrb	r3, [r7, #14]
 801429c:	4619      	mov	r1, r3
 801429e:	6878      	ldr	r0, [r7, #4]
 80142a0:	f01b f987 	bl	802f5b2 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80142a4:	6878      	ldr	r0, [r7, #4]
 80142a6:	f000 fc9c 	bl	8014be2 <USBD_CtlSendStatus>
              }
              break;
 80142aa:	e004      	b.n	80142b6 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80142ac:	6839      	ldr	r1, [r7, #0]
 80142ae:	6878      	ldr	r0, [r7, #4]
 80142b0:	f000 fbce 	bl	8014a50 <USBD_CtlError>
              break;
 80142b4:	e000      	b.n	80142b8 <USBD_StdEPReq+0x158>
              break;
 80142b6:	bf00      	nop
          }
          break;
 80142b8:	e0aa      	b.n	8014410 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80142ba:	687b      	ldr	r3, [r7, #4]
 80142bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80142c0:	2b02      	cmp	r3, #2
 80142c2:	d002      	beq.n	80142ca <USBD_StdEPReq+0x16a>
 80142c4:	2b03      	cmp	r3, #3
 80142c6:	d032      	beq.n	801432e <USBD_StdEPReq+0x1ce>
 80142c8:	e097      	b.n	80143fa <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80142ca:	7bbb      	ldrb	r3, [r7, #14]
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d007      	beq.n	80142e0 <USBD_StdEPReq+0x180>
 80142d0:	7bbb      	ldrb	r3, [r7, #14]
 80142d2:	2b80      	cmp	r3, #128	; 0x80
 80142d4:	d004      	beq.n	80142e0 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 80142d6:	6839      	ldr	r1, [r7, #0]
 80142d8:	6878      	ldr	r0, [r7, #4]
 80142da:	f000 fbb9 	bl	8014a50 <USBD_CtlError>
                break;
 80142de:	e091      	b.n	8014404 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80142e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	da0b      	bge.n	8014300 <USBD_StdEPReq+0x1a0>
 80142e8:	7bbb      	ldrb	r3, [r7, #14]
 80142ea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80142ee:	4613      	mov	r3, r2
 80142f0:	009b      	lsls	r3, r3, #2
 80142f2:	4413      	add	r3, r2
 80142f4:	009b      	lsls	r3, r3, #2
 80142f6:	3310      	adds	r3, #16
 80142f8:	687a      	ldr	r2, [r7, #4]
 80142fa:	4413      	add	r3, r2
 80142fc:	3304      	adds	r3, #4
 80142fe:	e00b      	b.n	8014318 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014300:	7bbb      	ldrb	r3, [r7, #14]
 8014302:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014306:	4613      	mov	r3, r2
 8014308:	009b      	lsls	r3, r3, #2
 801430a:	4413      	add	r3, r2
 801430c:	009b      	lsls	r3, r3, #2
 801430e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8014312:	687a      	ldr	r2, [r7, #4]
 8014314:	4413      	add	r3, r2
 8014316:	3304      	adds	r3, #4
 8014318:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801431a:	68bb      	ldr	r3, [r7, #8]
 801431c:	2200      	movs	r2, #0
 801431e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8014320:	68bb      	ldr	r3, [r7, #8]
 8014322:	2202      	movs	r2, #2
 8014324:	4619      	mov	r1, r3
 8014326:	6878      	ldr	r0, [r7, #4]
 8014328:	f000 fbfd 	bl	8014b26 <USBD_CtlSendData>
              break;
 801432c:	e06a      	b.n	8014404 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 801432e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014332:	2b00      	cmp	r3, #0
 8014334:	da11      	bge.n	801435a <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8014336:	7bbb      	ldrb	r3, [r7, #14]
 8014338:	f003 020f 	and.w	r2, r3, #15
 801433c:	6879      	ldr	r1, [r7, #4]
 801433e:	4613      	mov	r3, r2
 8014340:	009b      	lsls	r3, r3, #2
 8014342:	4413      	add	r3, r2
 8014344:	009b      	lsls	r3, r3, #2
 8014346:	440b      	add	r3, r1
 8014348:	3318      	adds	r3, #24
 801434a:	681b      	ldr	r3, [r3, #0]
 801434c:	2b00      	cmp	r3, #0
 801434e:	d117      	bne.n	8014380 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8014350:	6839      	ldr	r1, [r7, #0]
 8014352:	6878      	ldr	r0, [r7, #4]
 8014354:	f000 fb7c 	bl	8014a50 <USBD_CtlError>
                  break;
 8014358:	e054      	b.n	8014404 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801435a:	7bbb      	ldrb	r3, [r7, #14]
 801435c:	f003 020f 	and.w	r2, r3, #15
 8014360:	6879      	ldr	r1, [r7, #4]
 8014362:	4613      	mov	r3, r2
 8014364:	009b      	lsls	r3, r3, #2
 8014366:	4413      	add	r3, r2
 8014368:	009b      	lsls	r3, r3, #2
 801436a:	440b      	add	r3, r1
 801436c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8014370:	681b      	ldr	r3, [r3, #0]
 8014372:	2b00      	cmp	r3, #0
 8014374:	d104      	bne.n	8014380 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8014376:	6839      	ldr	r1, [r7, #0]
 8014378:	6878      	ldr	r0, [r7, #4]
 801437a:	f000 fb69 	bl	8014a50 <USBD_CtlError>
                  break;
 801437e:	e041      	b.n	8014404 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014380:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014384:	2b00      	cmp	r3, #0
 8014386:	da0b      	bge.n	80143a0 <USBD_StdEPReq+0x240>
 8014388:	7bbb      	ldrb	r3, [r7, #14]
 801438a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801438e:	4613      	mov	r3, r2
 8014390:	009b      	lsls	r3, r3, #2
 8014392:	4413      	add	r3, r2
 8014394:	009b      	lsls	r3, r3, #2
 8014396:	3310      	adds	r3, #16
 8014398:	687a      	ldr	r2, [r7, #4]
 801439a:	4413      	add	r3, r2
 801439c:	3304      	adds	r3, #4
 801439e:	e00b      	b.n	80143b8 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80143a0:	7bbb      	ldrb	r3, [r7, #14]
 80143a2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80143a6:	4613      	mov	r3, r2
 80143a8:	009b      	lsls	r3, r3, #2
 80143aa:	4413      	add	r3, r2
 80143ac:	009b      	lsls	r3, r3, #2
 80143ae:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80143b2:	687a      	ldr	r2, [r7, #4]
 80143b4:	4413      	add	r3, r2
 80143b6:	3304      	adds	r3, #4
 80143b8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80143ba:	7bbb      	ldrb	r3, [r7, #14]
 80143bc:	2b00      	cmp	r3, #0
 80143be:	d002      	beq.n	80143c6 <USBD_StdEPReq+0x266>
 80143c0:	7bbb      	ldrb	r3, [r7, #14]
 80143c2:	2b80      	cmp	r3, #128	; 0x80
 80143c4:	d103      	bne.n	80143ce <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80143c6:	68bb      	ldr	r3, [r7, #8]
 80143c8:	2200      	movs	r2, #0
 80143ca:	601a      	str	r2, [r3, #0]
 80143cc:	e00e      	b.n	80143ec <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80143ce:	7bbb      	ldrb	r3, [r7, #14]
 80143d0:	4619      	mov	r1, r3
 80143d2:	6878      	ldr	r0, [r7, #4]
 80143d4:	f01b f90c 	bl	802f5f0 <USBD_LL_IsStallEP>
 80143d8:	4603      	mov	r3, r0
 80143da:	2b00      	cmp	r3, #0
 80143dc:	d003      	beq.n	80143e6 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 80143de:	68bb      	ldr	r3, [r7, #8]
 80143e0:	2201      	movs	r2, #1
 80143e2:	601a      	str	r2, [r3, #0]
 80143e4:	e002      	b.n	80143ec <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 80143e6:	68bb      	ldr	r3, [r7, #8]
 80143e8:	2200      	movs	r2, #0
 80143ea:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80143ec:	68bb      	ldr	r3, [r7, #8]
 80143ee:	2202      	movs	r2, #2
 80143f0:	4619      	mov	r1, r3
 80143f2:	6878      	ldr	r0, [r7, #4]
 80143f4:	f000 fb97 	bl	8014b26 <USBD_CtlSendData>
              break;
 80143f8:	e004      	b.n	8014404 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80143fa:	6839      	ldr	r1, [r7, #0]
 80143fc:	6878      	ldr	r0, [r7, #4]
 80143fe:	f000 fb27 	bl	8014a50 <USBD_CtlError>
              break;
 8014402:	bf00      	nop
          }
          break;
 8014404:	e004      	b.n	8014410 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8014406:	6839      	ldr	r1, [r7, #0]
 8014408:	6878      	ldr	r0, [r7, #4]
 801440a:	f000 fb21 	bl	8014a50 <USBD_CtlError>
          break;
 801440e:	bf00      	nop
      }
      break;
 8014410:	e004      	b.n	801441c <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8014412:	6839      	ldr	r1, [r7, #0]
 8014414:	6878      	ldr	r0, [r7, #4]
 8014416:	f000 fb1b 	bl	8014a50 <USBD_CtlError>
      break;
 801441a:	bf00      	nop
  }

  return ret;
 801441c:	7bfb      	ldrb	r3, [r7, #15]
}
 801441e:	4618      	mov	r0, r3
 8014420:	3710      	adds	r7, #16
 8014422:	46bd      	mov	sp, r7
 8014424:	bd80      	pop	{r7, pc}
	...

08014428 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8014428:	b580      	push	{r7, lr}
 801442a:	b084      	sub	sp, #16
 801442c:	af00      	add	r7, sp, #0
 801442e:	6078      	str	r0, [r7, #4]
 8014430:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8014432:	2300      	movs	r3, #0
 8014434:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8014436:	2300      	movs	r3, #0
 8014438:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801443a:	2300      	movs	r3, #0
 801443c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801443e:	683b      	ldr	r3, [r7, #0]
 8014440:	885b      	ldrh	r3, [r3, #2]
 8014442:	0a1b      	lsrs	r3, r3, #8
 8014444:	b29b      	uxth	r3, r3
 8014446:	3b01      	subs	r3, #1
 8014448:	2b06      	cmp	r3, #6
 801444a:	f200 8128 	bhi.w	801469e <USBD_GetDescriptor+0x276>
 801444e:	a201      	add	r2, pc, #4	; (adr r2, 8014454 <USBD_GetDescriptor+0x2c>)
 8014450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014454:	08014471 	.word	0x08014471
 8014458:	08014489 	.word	0x08014489
 801445c:	080144c9 	.word	0x080144c9
 8014460:	0801469f 	.word	0x0801469f
 8014464:	0801469f 	.word	0x0801469f
 8014468:	0801463f 	.word	0x0801463f
 801446c:	0801466b 	.word	0x0801466b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8014470:	687b      	ldr	r3, [r7, #4]
 8014472:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8014476:	681b      	ldr	r3, [r3, #0]
 8014478:	687a      	ldr	r2, [r7, #4]
 801447a:	7c12      	ldrb	r2, [r2, #16]
 801447c:	f107 0108 	add.w	r1, r7, #8
 8014480:	4610      	mov	r0, r2
 8014482:	4798      	blx	r3
 8014484:	60f8      	str	r0, [r7, #12]
      break;
 8014486:	e112      	b.n	80146ae <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014488:	687b      	ldr	r3, [r7, #4]
 801448a:	7c1b      	ldrb	r3, [r3, #16]
 801448c:	2b00      	cmp	r3, #0
 801448e:	d10d      	bne.n	80144ac <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014498:	f107 0208 	add.w	r2, r7, #8
 801449c:	4610      	mov	r0, r2
 801449e:	4798      	blx	r3
 80144a0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80144a2:	68fb      	ldr	r3, [r7, #12]
 80144a4:	3301      	adds	r3, #1
 80144a6:	2202      	movs	r2, #2
 80144a8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80144aa:	e100      	b.n	80146ae <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80144ac:	687b      	ldr	r3, [r7, #4]
 80144ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80144b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80144b4:	f107 0208 	add.w	r2, r7, #8
 80144b8:	4610      	mov	r0, r2
 80144ba:	4798      	blx	r3
 80144bc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80144be:	68fb      	ldr	r3, [r7, #12]
 80144c0:	3301      	adds	r3, #1
 80144c2:	2202      	movs	r2, #2
 80144c4:	701a      	strb	r2, [r3, #0]
      break;
 80144c6:	e0f2      	b.n	80146ae <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80144c8:	683b      	ldr	r3, [r7, #0]
 80144ca:	885b      	ldrh	r3, [r3, #2]
 80144cc:	b2db      	uxtb	r3, r3
 80144ce:	2b05      	cmp	r3, #5
 80144d0:	f200 80ac 	bhi.w	801462c <USBD_GetDescriptor+0x204>
 80144d4:	a201      	add	r2, pc, #4	; (adr r2, 80144dc <USBD_GetDescriptor+0xb4>)
 80144d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80144da:	bf00      	nop
 80144dc:	080144f5 	.word	0x080144f5
 80144e0:	08014529 	.word	0x08014529
 80144e4:	0801455d 	.word	0x0801455d
 80144e8:	08014591 	.word	0x08014591
 80144ec:	080145c5 	.word	0x080145c5
 80144f0:	080145f9 	.word	0x080145f9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80144f4:	687b      	ldr	r3, [r7, #4]
 80144f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80144fa:	685b      	ldr	r3, [r3, #4]
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	d00b      	beq.n	8014518 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8014500:	687b      	ldr	r3, [r7, #4]
 8014502:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8014506:	685b      	ldr	r3, [r3, #4]
 8014508:	687a      	ldr	r2, [r7, #4]
 801450a:	7c12      	ldrb	r2, [r2, #16]
 801450c:	f107 0108 	add.w	r1, r7, #8
 8014510:	4610      	mov	r0, r2
 8014512:	4798      	blx	r3
 8014514:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014516:	e091      	b.n	801463c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014518:	6839      	ldr	r1, [r7, #0]
 801451a:	6878      	ldr	r0, [r7, #4]
 801451c:	f000 fa98 	bl	8014a50 <USBD_CtlError>
            err++;
 8014520:	7afb      	ldrb	r3, [r7, #11]
 8014522:	3301      	adds	r3, #1
 8014524:	72fb      	strb	r3, [r7, #11]
          break;
 8014526:	e089      	b.n	801463c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8014528:	687b      	ldr	r3, [r7, #4]
 801452a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801452e:	689b      	ldr	r3, [r3, #8]
 8014530:	2b00      	cmp	r3, #0
 8014532:	d00b      	beq.n	801454c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801453a:	689b      	ldr	r3, [r3, #8]
 801453c:	687a      	ldr	r2, [r7, #4]
 801453e:	7c12      	ldrb	r2, [r2, #16]
 8014540:	f107 0108 	add.w	r1, r7, #8
 8014544:	4610      	mov	r0, r2
 8014546:	4798      	blx	r3
 8014548:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801454a:	e077      	b.n	801463c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801454c:	6839      	ldr	r1, [r7, #0]
 801454e:	6878      	ldr	r0, [r7, #4]
 8014550:	f000 fa7e 	bl	8014a50 <USBD_CtlError>
            err++;
 8014554:	7afb      	ldrb	r3, [r7, #11]
 8014556:	3301      	adds	r3, #1
 8014558:	72fb      	strb	r3, [r7, #11]
          break;
 801455a:	e06f      	b.n	801463c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801455c:	687b      	ldr	r3, [r7, #4]
 801455e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8014562:	68db      	ldr	r3, [r3, #12]
 8014564:	2b00      	cmp	r3, #0
 8014566:	d00b      	beq.n	8014580 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8014568:	687b      	ldr	r3, [r7, #4]
 801456a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801456e:	68db      	ldr	r3, [r3, #12]
 8014570:	687a      	ldr	r2, [r7, #4]
 8014572:	7c12      	ldrb	r2, [r2, #16]
 8014574:	f107 0108 	add.w	r1, r7, #8
 8014578:	4610      	mov	r0, r2
 801457a:	4798      	blx	r3
 801457c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801457e:	e05d      	b.n	801463c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014580:	6839      	ldr	r1, [r7, #0]
 8014582:	6878      	ldr	r0, [r7, #4]
 8014584:	f000 fa64 	bl	8014a50 <USBD_CtlError>
            err++;
 8014588:	7afb      	ldrb	r3, [r7, #11]
 801458a:	3301      	adds	r3, #1
 801458c:	72fb      	strb	r3, [r7, #11]
          break;
 801458e:	e055      	b.n	801463c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8014590:	687b      	ldr	r3, [r7, #4]
 8014592:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8014596:	691b      	ldr	r3, [r3, #16]
 8014598:	2b00      	cmp	r3, #0
 801459a:	d00b      	beq.n	80145b4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80145a2:	691b      	ldr	r3, [r3, #16]
 80145a4:	687a      	ldr	r2, [r7, #4]
 80145a6:	7c12      	ldrb	r2, [r2, #16]
 80145a8:	f107 0108 	add.w	r1, r7, #8
 80145ac:	4610      	mov	r0, r2
 80145ae:	4798      	blx	r3
 80145b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80145b2:	e043      	b.n	801463c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80145b4:	6839      	ldr	r1, [r7, #0]
 80145b6:	6878      	ldr	r0, [r7, #4]
 80145b8:	f000 fa4a 	bl	8014a50 <USBD_CtlError>
            err++;
 80145bc:	7afb      	ldrb	r3, [r7, #11]
 80145be:	3301      	adds	r3, #1
 80145c0:	72fb      	strb	r3, [r7, #11]
          break;
 80145c2:	e03b      	b.n	801463c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80145ca:	695b      	ldr	r3, [r3, #20]
 80145cc:	2b00      	cmp	r3, #0
 80145ce:	d00b      	beq.n	80145e8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80145d6:	695b      	ldr	r3, [r3, #20]
 80145d8:	687a      	ldr	r2, [r7, #4]
 80145da:	7c12      	ldrb	r2, [r2, #16]
 80145dc:	f107 0108 	add.w	r1, r7, #8
 80145e0:	4610      	mov	r0, r2
 80145e2:	4798      	blx	r3
 80145e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80145e6:	e029      	b.n	801463c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80145e8:	6839      	ldr	r1, [r7, #0]
 80145ea:	6878      	ldr	r0, [r7, #4]
 80145ec:	f000 fa30 	bl	8014a50 <USBD_CtlError>
            err++;
 80145f0:	7afb      	ldrb	r3, [r7, #11]
 80145f2:	3301      	adds	r3, #1
 80145f4:	72fb      	strb	r3, [r7, #11]
          break;
 80145f6:	e021      	b.n	801463c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80145fe:	699b      	ldr	r3, [r3, #24]
 8014600:	2b00      	cmp	r3, #0
 8014602:	d00b      	beq.n	801461c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801460a:	699b      	ldr	r3, [r3, #24]
 801460c:	687a      	ldr	r2, [r7, #4]
 801460e:	7c12      	ldrb	r2, [r2, #16]
 8014610:	f107 0108 	add.w	r1, r7, #8
 8014614:	4610      	mov	r0, r2
 8014616:	4798      	blx	r3
 8014618:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801461a:	e00f      	b.n	801463c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801461c:	6839      	ldr	r1, [r7, #0]
 801461e:	6878      	ldr	r0, [r7, #4]
 8014620:	f000 fa16 	bl	8014a50 <USBD_CtlError>
            err++;
 8014624:	7afb      	ldrb	r3, [r7, #11]
 8014626:	3301      	adds	r3, #1
 8014628:	72fb      	strb	r3, [r7, #11]
          break;
 801462a:	e007      	b.n	801463c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 801462c:	6839      	ldr	r1, [r7, #0]
 801462e:	6878      	ldr	r0, [r7, #4]
 8014630:	f000 fa0e 	bl	8014a50 <USBD_CtlError>
          err++;
 8014634:	7afb      	ldrb	r3, [r7, #11]
 8014636:	3301      	adds	r3, #1
 8014638:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 801463a:	e038      	b.n	80146ae <USBD_GetDescriptor+0x286>
 801463c:	e037      	b.n	80146ae <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801463e:	687b      	ldr	r3, [r7, #4]
 8014640:	7c1b      	ldrb	r3, [r3, #16]
 8014642:	2b00      	cmp	r3, #0
 8014644:	d109      	bne.n	801465a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801464c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801464e:	f107 0208 	add.w	r2, r7, #8
 8014652:	4610      	mov	r0, r2
 8014654:	4798      	blx	r3
 8014656:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014658:	e029      	b.n	80146ae <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801465a:	6839      	ldr	r1, [r7, #0]
 801465c:	6878      	ldr	r0, [r7, #4]
 801465e:	f000 f9f7 	bl	8014a50 <USBD_CtlError>
        err++;
 8014662:	7afb      	ldrb	r3, [r7, #11]
 8014664:	3301      	adds	r3, #1
 8014666:	72fb      	strb	r3, [r7, #11]
      break;
 8014668:	e021      	b.n	80146ae <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	7c1b      	ldrb	r3, [r3, #16]
 801466e:	2b00      	cmp	r3, #0
 8014670:	d10d      	bne.n	801468e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8014672:	687b      	ldr	r3, [r7, #4]
 8014674:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801467a:	f107 0208 	add.w	r2, r7, #8
 801467e:	4610      	mov	r0, r2
 8014680:	4798      	blx	r3
 8014682:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8014684:	68fb      	ldr	r3, [r7, #12]
 8014686:	3301      	adds	r3, #1
 8014688:	2207      	movs	r2, #7
 801468a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801468c:	e00f      	b.n	80146ae <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801468e:	6839      	ldr	r1, [r7, #0]
 8014690:	6878      	ldr	r0, [r7, #4]
 8014692:	f000 f9dd 	bl	8014a50 <USBD_CtlError>
        err++;
 8014696:	7afb      	ldrb	r3, [r7, #11]
 8014698:	3301      	adds	r3, #1
 801469a:	72fb      	strb	r3, [r7, #11]
      break;
 801469c:	e007      	b.n	80146ae <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 801469e:	6839      	ldr	r1, [r7, #0]
 80146a0:	6878      	ldr	r0, [r7, #4]
 80146a2:	f000 f9d5 	bl	8014a50 <USBD_CtlError>
      err++;
 80146a6:	7afb      	ldrb	r3, [r7, #11]
 80146a8:	3301      	adds	r3, #1
 80146aa:	72fb      	strb	r3, [r7, #11]
      break;
 80146ac:	bf00      	nop
  }

  if (err != 0U)
 80146ae:	7afb      	ldrb	r3, [r7, #11]
 80146b0:	2b00      	cmp	r3, #0
 80146b2:	d11c      	bne.n	80146ee <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80146b4:	893b      	ldrh	r3, [r7, #8]
 80146b6:	2b00      	cmp	r3, #0
 80146b8:	d011      	beq.n	80146de <USBD_GetDescriptor+0x2b6>
 80146ba:	683b      	ldr	r3, [r7, #0]
 80146bc:	88db      	ldrh	r3, [r3, #6]
 80146be:	2b00      	cmp	r3, #0
 80146c0:	d00d      	beq.n	80146de <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80146c2:	683b      	ldr	r3, [r7, #0]
 80146c4:	88da      	ldrh	r2, [r3, #6]
 80146c6:	893b      	ldrh	r3, [r7, #8]
 80146c8:	4293      	cmp	r3, r2
 80146ca:	bf28      	it	cs
 80146cc:	4613      	movcs	r3, r2
 80146ce:	b29b      	uxth	r3, r3
 80146d0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80146d2:	893b      	ldrh	r3, [r7, #8]
 80146d4:	461a      	mov	r2, r3
 80146d6:	68f9      	ldr	r1, [r7, #12]
 80146d8:	6878      	ldr	r0, [r7, #4]
 80146da:	f000 fa24 	bl	8014b26 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80146de:	683b      	ldr	r3, [r7, #0]
 80146e0:	88db      	ldrh	r3, [r3, #6]
 80146e2:	2b00      	cmp	r3, #0
 80146e4:	d104      	bne.n	80146f0 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80146e6:	6878      	ldr	r0, [r7, #4]
 80146e8:	f000 fa7b 	bl	8014be2 <USBD_CtlSendStatus>
 80146ec:	e000      	b.n	80146f0 <USBD_GetDescriptor+0x2c8>
    return;
 80146ee:	bf00      	nop
    }
  }
}
 80146f0:	3710      	adds	r7, #16
 80146f2:	46bd      	mov	sp, r7
 80146f4:	bd80      	pop	{r7, pc}
 80146f6:	bf00      	nop

080146f8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80146f8:	b580      	push	{r7, lr}
 80146fa:	b084      	sub	sp, #16
 80146fc:	af00      	add	r7, sp, #0
 80146fe:	6078      	str	r0, [r7, #4]
 8014700:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8014702:	683b      	ldr	r3, [r7, #0]
 8014704:	889b      	ldrh	r3, [r3, #4]
 8014706:	2b00      	cmp	r3, #0
 8014708:	d130      	bne.n	801476c <USBD_SetAddress+0x74>
 801470a:	683b      	ldr	r3, [r7, #0]
 801470c:	88db      	ldrh	r3, [r3, #6]
 801470e:	2b00      	cmp	r3, #0
 8014710:	d12c      	bne.n	801476c <USBD_SetAddress+0x74>
 8014712:	683b      	ldr	r3, [r7, #0]
 8014714:	885b      	ldrh	r3, [r3, #2]
 8014716:	2b7f      	cmp	r3, #127	; 0x7f
 8014718:	d828      	bhi.n	801476c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801471a:	683b      	ldr	r3, [r7, #0]
 801471c:	885b      	ldrh	r3, [r3, #2]
 801471e:	b2db      	uxtb	r3, r3
 8014720:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014724:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014726:	687b      	ldr	r3, [r7, #4]
 8014728:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801472c:	2b03      	cmp	r3, #3
 801472e:	d104      	bne.n	801473a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8014730:	6839      	ldr	r1, [r7, #0]
 8014732:	6878      	ldr	r0, [r7, #4]
 8014734:	f000 f98c 	bl	8014a50 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014738:	e01d      	b.n	8014776 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	7bfa      	ldrb	r2, [r7, #15]
 801473e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8014742:	7bfb      	ldrb	r3, [r7, #15]
 8014744:	4619      	mov	r1, r3
 8014746:	6878      	ldr	r0, [r7, #4]
 8014748:	f01a ff7f 	bl	802f64a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 801474c:	6878      	ldr	r0, [r7, #4]
 801474e:	f000 fa48 	bl	8014be2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8014752:	7bfb      	ldrb	r3, [r7, #15]
 8014754:	2b00      	cmp	r3, #0
 8014756:	d004      	beq.n	8014762 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8014758:	687b      	ldr	r3, [r7, #4]
 801475a:	2202      	movs	r2, #2
 801475c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014760:	e009      	b.n	8014776 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	2201      	movs	r2, #1
 8014766:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801476a:	e004      	b.n	8014776 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801476c:	6839      	ldr	r1, [r7, #0]
 801476e:	6878      	ldr	r0, [r7, #4]
 8014770:	f000 f96e 	bl	8014a50 <USBD_CtlError>
  }
}
 8014774:	bf00      	nop
 8014776:	bf00      	nop
 8014778:	3710      	adds	r7, #16
 801477a:	46bd      	mov	sp, r7
 801477c:	bd80      	pop	{r7, pc}
	...

08014780 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014780:	b580      	push	{r7, lr}
 8014782:	b082      	sub	sp, #8
 8014784:	af00      	add	r7, sp, #0
 8014786:	6078      	str	r0, [r7, #4]
 8014788:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801478a:	683b      	ldr	r3, [r7, #0]
 801478c:	885b      	ldrh	r3, [r3, #2]
 801478e:	b2da      	uxtb	r2, r3
 8014790:	4b41      	ldr	r3, [pc, #260]	; (8014898 <USBD_SetConfig+0x118>)
 8014792:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8014794:	4b40      	ldr	r3, [pc, #256]	; (8014898 <USBD_SetConfig+0x118>)
 8014796:	781b      	ldrb	r3, [r3, #0]
 8014798:	2b01      	cmp	r3, #1
 801479a:	d904      	bls.n	80147a6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 801479c:	6839      	ldr	r1, [r7, #0]
 801479e:	6878      	ldr	r0, [r7, #4]
 80147a0:	f000 f956 	bl	8014a50 <USBD_CtlError>
 80147a4:	e075      	b.n	8014892 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80147ac:	2b02      	cmp	r3, #2
 80147ae:	d002      	beq.n	80147b6 <USBD_SetConfig+0x36>
 80147b0:	2b03      	cmp	r3, #3
 80147b2:	d023      	beq.n	80147fc <USBD_SetConfig+0x7c>
 80147b4:	e062      	b.n	801487c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80147b6:	4b38      	ldr	r3, [pc, #224]	; (8014898 <USBD_SetConfig+0x118>)
 80147b8:	781b      	ldrb	r3, [r3, #0]
 80147ba:	2b00      	cmp	r3, #0
 80147bc:	d01a      	beq.n	80147f4 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80147be:	4b36      	ldr	r3, [pc, #216]	; (8014898 <USBD_SetConfig+0x118>)
 80147c0:	781b      	ldrb	r3, [r3, #0]
 80147c2:	461a      	mov	r2, r3
 80147c4:	687b      	ldr	r3, [r7, #4]
 80147c6:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	2203      	movs	r2, #3
 80147cc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80147d0:	4b31      	ldr	r3, [pc, #196]	; (8014898 <USBD_SetConfig+0x118>)
 80147d2:	781b      	ldrb	r3, [r3, #0]
 80147d4:	4619      	mov	r1, r3
 80147d6:	6878      	ldr	r0, [r7, #4]
 80147d8:	f7ff f9e5 	bl	8013ba6 <USBD_SetClassConfig>
 80147dc:	4603      	mov	r3, r0
 80147de:	2b02      	cmp	r3, #2
 80147e0:	d104      	bne.n	80147ec <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80147e2:	6839      	ldr	r1, [r7, #0]
 80147e4:	6878      	ldr	r0, [r7, #4]
 80147e6:	f000 f933 	bl	8014a50 <USBD_CtlError>
            return;
 80147ea:	e052      	b.n	8014892 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80147ec:	6878      	ldr	r0, [r7, #4]
 80147ee:	f000 f9f8 	bl	8014be2 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80147f2:	e04e      	b.n	8014892 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80147f4:	6878      	ldr	r0, [r7, #4]
 80147f6:	f000 f9f4 	bl	8014be2 <USBD_CtlSendStatus>
        break;
 80147fa:	e04a      	b.n	8014892 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80147fc:	4b26      	ldr	r3, [pc, #152]	; (8014898 <USBD_SetConfig+0x118>)
 80147fe:	781b      	ldrb	r3, [r3, #0]
 8014800:	2b00      	cmp	r3, #0
 8014802:	d112      	bne.n	801482a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8014804:	687b      	ldr	r3, [r7, #4]
 8014806:	2202      	movs	r2, #2
 8014808:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 801480c:	4b22      	ldr	r3, [pc, #136]	; (8014898 <USBD_SetConfig+0x118>)
 801480e:	781b      	ldrb	r3, [r3, #0]
 8014810:	461a      	mov	r2, r3
 8014812:	687b      	ldr	r3, [r7, #4]
 8014814:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8014816:	4b20      	ldr	r3, [pc, #128]	; (8014898 <USBD_SetConfig+0x118>)
 8014818:	781b      	ldrb	r3, [r3, #0]
 801481a:	4619      	mov	r1, r3
 801481c:	6878      	ldr	r0, [r7, #4]
 801481e:	f7ff f9e1 	bl	8013be4 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8014822:	6878      	ldr	r0, [r7, #4]
 8014824:	f000 f9dd 	bl	8014be2 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8014828:	e033      	b.n	8014892 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 801482a:	4b1b      	ldr	r3, [pc, #108]	; (8014898 <USBD_SetConfig+0x118>)
 801482c:	781b      	ldrb	r3, [r3, #0]
 801482e:	461a      	mov	r2, r3
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	685b      	ldr	r3, [r3, #4]
 8014834:	429a      	cmp	r2, r3
 8014836:	d01d      	beq.n	8014874 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014838:	687b      	ldr	r3, [r7, #4]
 801483a:	685b      	ldr	r3, [r3, #4]
 801483c:	b2db      	uxtb	r3, r3
 801483e:	4619      	mov	r1, r3
 8014840:	6878      	ldr	r0, [r7, #4]
 8014842:	f7ff f9cf 	bl	8013be4 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8014846:	4b14      	ldr	r3, [pc, #80]	; (8014898 <USBD_SetConfig+0x118>)
 8014848:	781b      	ldrb	r3, [r3, #0]
 801484a:	461a      	mov	r2, r3
 801484c:	687b      	ldr	r3, [r7, #4]
 801484e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8014850:	4b11      	ldr	r3, [pc, #68]	; (8014898 <USBD_SetConfig+0x118>)
 8014852:	781b      	ldrb	r3, [r3, #0]
 8014854:	4619      	mov	r1, r3
 8014856:	6878      	ldr	r0, [r7, #4]
 8014858:	f7ff f9a5 	bl	8013ba6 <USBD_SetClassConfig>
 801485c:	4603      	mov	r3, r0
 801485e:	2b02      	cmp	r3, #2
 8014860:	d104      	bne.n	801486c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8014862:	6839      	ldr	r1, [r7, #0]
 8014864:	6878      	ldr	r0, [r7, #4]
 8014866:	f000 f8f3 	bl	8014a50 <USBD_CtlError>
            return;
 801486a:	e012      	b.n	8014892 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 801486c:	6878      	ldr	r0, [r7, #4]
 801486e:	f000 f9b8 	bl	8014be2 <USBD_CtlSendStatus>
        break;
 8014872:	e00e      	b.n	8014892 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8014874:	6878      	ldr	r0, [r7, #4]
 8014876:	f000 f9b4 	bl	8014be2 <USBD_CtlSendStatus>
        break;
 801487a:	e00a      	b.n	8014892 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 801487c:	6839      	ldr	r1, [r7, #0]
 801487e:	6878      	ldr	r0, [r7, #4]
 8014880:	f000 f8e6 	bl	8014a50 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8014884:	4b04      	ldr	r3, [pc, #16]	; (8014898 <USBD_SetConfig+0x118>)
 8014886:	781b      	ldrb	r3, [r3, #0]
 8014888:	4619      	mov	r1, r3
 801488a:	6878      	ldr	r0, [r7, #4]
 801488c:	f7ff f9aa 	bl	8013be4 <USBD_ClrClassConfig>
        break;
 8014890:	bf00      	nop
    }
  }
}
 8014892:	3708      	adds	r7, #8
 8014894:	46bd      	mov	sp, r7
 8014896:	bd80      	pop	{r7, pc}
 8014898:	200006f0 	.word	0x200006f0

0801489c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801489c:	b580      	push	{r7, lr}
 801489e:	b082      	sub	sp, #8
 80148a0:	af00      	add	r7, sp, #0
 80148a2:	6078      	str	r0, [r7, #4]
 80148a4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80148a6:	683b      	ldr	r3, [r7, #0]
 80148a8:	88db      	ldrh	r3, [r3, #6]
 80148aa:	2b01      	cmp	r3, #1
 80148ac:	d004      	beq.n	80148b8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80148ae:	6839      	ldr	r1, [r7, #0]
 80148b0:	6878      	ldr	r0, [r7, #4]
 80148b2:	f000 f8cd 	bl	8014a50 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80148b6:	e022      	b.n	80148fe <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80148be:	2b02      	cmp	r3, #2
 80148c0:	dc02      	bgt.n	80148c8 <USBD_GetConfig+0x2c>
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	dc03      	bgt.n	80148ce <USBD_GetConfig+0x32>
 80148c6:	e015      	b.n	80148f4 <USBD_GetConfig+0x58>
 80148c8:	2b03      	cmp	r3, #3
 80148ca:	d00b      	beq.n	80148e4 <USBD_GetConfig+0x48>
 80148cc:	e012      	b.n	80148f4 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 80148ce:	687b      	ldr	r3, [r7, #4]
 80148d0:	2200      	movs	r2, #0
 80148d2:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80148d4:	687b      	ldr	r3, [r7, #4]
 80148d6:	3308      	adds	r3, #8
 80148d8:	2201      	movs	r2, #1
 80148da:	4619      	mov	r1, r3
 80148dc:	6878      	ldr	r0, [r7, #4]
 80148de:	f000 f922 	bl	8014b26 <USBD_CtlSendData>
        break;
 80148e2:	e00c      	b.n	80148fe <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80148e4:	687b      	ldr	r3, [r7, #4]
 80148e6:	3304      	adds	r3, #4
 80148e8:	2201      	movs	r2, #1
 80148ea:	4619      	mov	r1, r3
 80148ec:	6878      	ldr	r0, [r7, #4]
 80148ee:	f000 f91a 	bl	8014b26 <USBD_CtlSendData>
        break;
 80148f2:	e004      	b.n	80148fe <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 80148f4:	6839      	ldr	r1, [r7, #0]
 80148f6:	6878      	ldr	r0, [r7, #4]
 80148f8:	f000 f8aa 	bl	8014a50 <USBD_CtlError>
        break;
 80148fc:	bf00      	nop
}
 80148fe:	bf00      	nop
 8014900:	3708      	adds	r7, #8
 8014902:	46bd      	mov	sp, r7
 8014904:	bd80      	pop	{r7, pc}

08014906 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014906:	b580      	push	{r7, lr}
 8014908:	b082      	sub	sp, #8
 801490a:	af00      	add	r7, sp, #0
 801490c:	6078      	str	r0, [r7, #4]
 801490e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014916:	3b01      	subs	r3, #1
 8014918:	2b02      	cmp	r3, #2
 801491a:	d81e      	bhi.n	801495a <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801491c:	683b      	ldr	r3, [r7, #0]
 801491e:	88db      	ldrh	r3, [r3, #6]
 8014920:	2b02      	cmp	r3, #2
 8014922:	d004      	beq.n	801492e <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8014924:	6839      	ldr	r1, [r7, #0]
 8014926:	6878      	ldr	r0, [r7, #4]
 8014928:	f000 f892 	bl	8014a50 <USBD_CtlError>
        break;
 801492c:	e01a      	b.n	8014964 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801492e:	687b      	ldr	r3, [r7, #4]
 8014930:	2201      	movs	r2, #1
 8014932:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 801493a:	2b00      	cmp	r3, #0
 801493c:	d005      	beq.n	801494a <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801493e:	687b      	ldr	r3, [r7, #4]
 8014940:	68db      	ldr	r3, [r3, #12]
 8014942:	f043 0202 	orr.w	r2, r3, #2
 8014946:	687b      	ldr	r3, [r7, #4]
 8014948:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 801494a:	687b      	ldr	r3, [r7, #4]
 801494c:	330c      	adds	r3, #12
 801494e:	2202      	movs	r2, #2
 8014950:	4619      	mov	r1, r3
 8014952:	6878      	ldr	r0, [r7, #4]
 8014954:	f000 f8e7 	bl	8014b26 <USBD_CtlSendData>
      break;
 8014958:	e004      	b.n	8014964 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 801495a:	6839      	ldr	r1, [r7, #0]
 801495c:	6878      	ldr	r0, [r7, #4]
 801495e:	f000 f877 	bl	8014a50 <USBD_CtlError>
      break;
 8014962:	bf00      	nop
  }
}
 8014964:	bf00      	nop
 8014966:	3708      	adds	r7, #8
 8014968:	46bd      	mov	sp, r7
 801496a:	bd80      	pop	{r7, pc}

0801496c <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 801496c:	b580      	push	{r7, lr}
 801496e:	b082      	sub	sp, #8
 8014970:	af00      	add	r7, sp, #0
 8014972:	6078      	str	r0, [r7, #4]
 8014974:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014976:	683b      	ldr	r3, [r7, #0]
 8014978:	885b      	ldrh	r3, [r3, #2]
 801497a:	2b01      	cmp	r3, #1
 801497c:	d106      	bne.n	801498c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	2201      	movs	r2, #1
 8014982:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8014986:	6878      	ldr	r0, [r7, #4]
 8014988:	f000 f92b 	bl	8014be2 <USBD_CtlSendStatus>
  }
}
 801498c:	bf00      	nop
 801498e:	3708      	adds	r7, #8
 8014990:	46bd      	mov	sp, r7
 8014992:	bd80      	pop	{r7, pc}

08014994 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8014994:	b580      	push	{r7, lr}
 8014996:	b082      	sub	sp, #8
 8014998:	af00      	add	r7, sp, #0
 801499a:	6078      	str	r0, [r7, #4]
 801499c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801499e:	687b      	ldr	r3, [r7, #4]
 80149a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80149a4:	3b01      	subs	r3, #1
 80149a6:	2b02      	cmp	r3, #2
 80149a8:	d80b      	bhi.n	80149c2 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80149aa:	683b      	ldr	r3, [r7, #0]
 80149ac:	885b      	ldrh	r3, [r3, #2]
 80149ae:	2b01      	cmp	r3, #1
 80149b0:	d10c      	bne.n	80149cc <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	2200      	movs	r2, #0
 80149b6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80149ba:	6878      	ldr	r0, [r7, #4]
 80149bc:	f000 f911 	bl	8014be2 <USBD_CtlSendStatus>
      }
      break;
 80149c0:	e004      	b.n	80149cc <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80149c2:	6839      	ldr	r1, [r7, #0]
 80149c4:	6878      	ldr	r0, [r7, #4]
 80149c6:	f000 f843 	bl	8014a50 <USBD_CtlError>
      break;
 80149ca:	e000      	b.n	80149ce <USBD_ClrFeature+0x3a>
      break;
 80149cc:	bf00      	nop
  }
}
 80149ce:	bf00      	nop
 80149d0:	3708      	adds	r7, #8
 80149d2:	46bd      	mov	sp, r7
 80149d4:	bd80      	pop	{r7, pc}

080149d6 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80149d6:	b480      	push	{r7}
 80149d8:	b083      	sub	sp, #12
 80149da:	af00      	add	r7, sp, #0
 80149dc:	6078      	str	r0, [r7, #4]
 80149de:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80149e0:	683b      	ldr	r3, [r7, #0]
 80149e2:	781a      	ldrb	r2, [r3, #0]
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80149e8:	683b      	ldr	r3, [r7, #0]
 80149ea:	785a      	ldrb	r2, [r3, #1]
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80149f0:	683b      	ldr	r3, [r7, #0]
 80149f2:	3302      	adds	r3, #2
 80149f4:	781b      	ldrb	r3, [r3, #0]
 80149f6:	b29a      	uxth	r2, r3
 80149f8:	683b      	ldr	r3, [r7, #0]
 80149fa:	3303      	adds	r3, #3
 80149fc:	781b      	ldrb	r3, [r3, #0]
 80149fe:	b29b      	uxth	r3, r3
 8014a00:	021b      	lsls	r3, r3, #8
 8014a02:	b29b      	uxth	r3, r3
 8014a04:	4413      	add	r3, r2
 8014a06:	b29a      	uxth	r2, r3
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8014a0c:	683b      	ldr	r3, [r7, #0]
 8014a0e:	3304      	adds	r3, #4
 8014a10:	781b      	ldrb	r3, [r3, #0]
 8014a12:	b29a      	uxth	r2, r3
 8014a14:	683b      	ldr	r3, [r7, #0]
 8014a16:	3305      	adds	r3, #5
 8014a18:	781b      	ldrb	r3, [r3, #0]
 8014a1a:	b29b      	uxth	r3, r3
 8014a1c:	021b      	lsls	r3, r3, #8
 8014a1e:	b29b      	uxth	r3, r3
 8014a20:	4413      	add	r3, r2
 8014a22:	b29a      	uxth	r2, r3
 8014a24:	687b      	ldr	r3, [r7, #4]
 8014a26:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8014a28:	683b      	ldr	r3, [r7, #0]
 8014a2a:	3306      	adds	r3, #6
 8014a2c:	781b      	ldrb	r3, [r3, #0]
 8014a2e:	b29a      	uxth	r2, r3
 8014a30:	683b      	ldr	r3, [r7, #0]
 8014a32:	3307      	adds	r3, #7
 8014a34:	781b      	ldrb	r3, [r3, #0]
 8014a36:	b29b      	uxth	r3, r3
 8014a38:	021b      	lsls	r3, r3, #8
 8014a3a:	b29b      	uxth	r3, r3
 8014a3c:	4413      	add	r3, r2
 8014a3e:	b29a      	uxth	r2, r3
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	80da      	strh	r2, [r3, #6]

}
 8014a44:	bf00      	nop
 8014a46:	370c      	adds	r7, #12
 8014a48:	46bd      	mov	sp, r7
 8014a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a4e:	4770      	bx	lr

08014a50 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8014a50:	b580      	push	{r7, lr}
 8014a52:	b082      	sub	sp, #8
 8014a54:	af00      	add	r7, sp, #0
 8014a56:	6078      	str	r0, [r7, #4]
 8014a58:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8014a5a:	2180      	movs	r1, #128	; 0x80
 8014a5c:	6878      	ldr	r0, [r7, #4]
 8014a5e:	f01a fd89 	bl	802f574 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8014a62:	2100      	movs	r1, #0
 8014a64:	6878      	ldr	r0, [r7, #4]
 8014a66:	f01a fd85 	bl	802f574 <USBD_LL_StallEP>
}
 8014a6a:	bf00      	nop
 8014a6c:	3708      	adds	r7, #8
 8014a6e:	46bd      	mov	sp, r7
 8014a70:	bd80      	pop	{r7, pc}

08014a72 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8014a72:	b580      	push	{r7, lr}
 8014a74:	b086      	sub	sp, #24
 8014a76:	af00      	add	r7, sp, #0
 8014a78:	60f8      	str	r0, [r7, #12]
 8014a7a:	60b9      	str	r1, [r7, #8]
 8014a7c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8014a7e:	2300      	movs	r3, #0
 8014a80:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8014a82:	68fb      	ldr	r3, [r7, #12]
 8014a84:	2b00      	cmp	r3, #0
 8014a86:	d032      	beq.n	8014aee <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8014a88:	68f8      	ldr	r0, [r7, #12]
 8014a8a:	f000 f834 	bl	8014af6 <USBD_GetLen>
 8014a8e:	4603      	mov	r3, r0
 8014a90:	3301      	adds	r3, #1
 8014a92:	b29b      	uxth	r3, r3
 8014a94:	005b      	lsls	r3, r3, #1
 8014a96:	b29a      	uxth	r2, r3
 8014a98:	687b      	ldr	r3, [r7, #4]
 8014a9a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8014a9c:	7dfb      	ldrb	r3, [r7, #23]
 8014a9e:	1c5a      	adds	r2, r3, #1
 8014aa0:	75fa      	strb	r2, [r7, #23]
 8014aa2:	461a      	mov	r2, r3
 8014aa4:	68bb      	ldr	r3, [r7, #8]
 8014aa6:	4413      	add	r3, r2
 8014aa8:	687a      	ldr	r2, [r7, #4]
 8014aaa:	7812      	ldrb	r2, [r2, #0]
 8014aac:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8014aae:	7dfb      	ldrb	r3, [r7, #23]
 8014ab0:	1c5a      	adds	r2, r3, #1
 8014ab2:	75fa      	strb	r2, [r7, #23]
 8014ab4:	461a      	mov	r2, r3
 8014ab6:	68bb      	ldr	r3, [r7, #8]
 8014ab8:	4413      	add	r3, r2
 8014aba:	2203      	movs	r2, #3
 8014abc:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8014abe:	e012      	b.n	8014ae6 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8014ac0:	68fb      	ldr	r3, [r7, #12]
 8014ac2:	1c5a      	adds	r2, r3, #1
 8014ac4:	60fa      	str	r2, [r7, #12]
 8014ac6:	7dfa      	ldrb	r2, [r7, #23]
 8014ac8:	1c51      	adds	r1, r2, #1
 8014aca:	75f9      	strb	r1, [r7, #23]
 8014acc:	4611      	mov	r1, r2
 8014ace:	68ba      	ldr	r2, [r7, #8]
 8014ad0:	440a      	add	r2, r1
 8014ad2:	781b      	ldrb	r3, [r3, #0]
 8014ad4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8014ad6:	7dfb      	ldrb	r3, [r7, #23]
 8014ad8:	1c5a      	adds	r2, r3, #1
 8014ada:	75fa      	strb	r2, [r7, #23]
 8014adc:	461a      	mov	r2, r3
 8014ade:	68bb      	ldr	r3, [r7, #8]
 8014ae0:	4413      	add	r3, r2
 8014ae2:	2200      	movs	r2, #0
 8014ae4:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8014ae6:	68fb      	ldr	r3, [r7, #12]
 8014ae8:	781b      	ldrb	r3, [r3, #0]
 8014aea:	2b00      	cmp	r3, #0
 8014aec:	d1e8      	bne.n	8014ac0 <USBD_GetString+0x4e>
    }
  }
}
 8014aee:	bf00      	nop
 8014af0:	3718      	adds	r7, #24
 8014af2:	46bd      	mov	sp, r7
 8014af4:	bd80      	pop	{r7, pc}

08014af6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8014af6:	b480      	push	{r7}
 8014af8:	b085      	sub	sp, #20
 8014afa:	af00      	add	r7, sp, #0
 8014afc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8014afe:	2300      	movs	r3, #0
 8014b00:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8014b02:	e005      	b.n	8014b10 <USBD_GetLen+0x1a>
  {
    len++;
 8014b04:	7bfb      	ldrb	r3, [r7, #15]
 8014b06:	3301      	adds	r3, #1
 8014b08:	73fb      	strb	r3, [r7, #15]
    buf++;
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	3301      	adds	r3, #1
 8014b0e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8014b10:	687b      	ldr	r3, [r7, #4]
 8014b12:	781b      	ldrb	r3, [r3, #0]
 8014b14:	2b00      	cmp	r3, #0
 8014b16:	d1f5      	bne.n	8014b04 <USBD_GetLen+0xe>
  }

  return len;
 8014b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8014b1a:	4618      	mov	r0, r3
 8014b1c:	3714      	adds	r7, #20
 8014b1e:	46bd      	mov	sp, r7
 8014b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b24:	4770      	bx	lr

08014b26 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8014b26:	b580      	push	{r7, lr}
 8014b28:	b084      	sub	sp, #16
 8014b2a:	af00      	add	r7, sp, #0
 8014b2c:	60f8      	str	r0, [r7, #12]
 8014b2e:	60b9      	str	r1, [r7, #8]
 8014b30:	4613      	mov	r3, r2
 8014b32:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8014b34:	68fb      	ldr	r3, [r7, #12]
 8014b36:	2202      	movs	r2, #2
 8014b38:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8014b3c:	88fa      	ldrh	r2, [r7, #6]
 8014b3e:	68fb      	ldr	r3, [r7, #12]
 8014b40:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8014b42:	88fa      	ldrh	r2, [r7, #6]
 8014b44:	68fb      	ldr	r3, [r7, #12]
 8014b46:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014b48:	88fb      	ldrh	r3, [r7, #6]
 8014b4a:	68ba      	ldr	r2, [r7, #8]
 8014b4c:	2100      	movs	r1, #0
 8014b4e:	68f8      	ldr	r0, [r7, #12]
 8014b50:	f01a fd9a 	bl	802f688 <USBD_LL_Transmit>

  return USBD_OK;
 8014b54:	2300      	movs	r3, #0
}
 8014b56:	4618      	mov	r0, r3
 8014b58:	3710      	adds	r7, #16
 8014b5a:	46bd      	mov	sp, r7
 8014b5c:	bd80      	pop	{r7, pc}

08014b5e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8014b5e:	b580      	push	{r7, lr}
 8014b60:	b084      	sub	sp, #16
 8014b62:	af00      	add	r7, sp, #0
 8014b64:	60f8      	str	r0, [r7, #12]
 8014b66:	60b9      	str	r1, [r7, #8]
 8014b68:	4613      	mov	r3, r2
 8014b6a:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014b6c:	88fb      	ldrh	r3, [r7, #6]
 8014b6e:	68ba      	ldr	r2, [r7, #8]
 8014b70:	2100      	movs	r1, #0
 8014b72:	68f8      	ldr	r0, [r7, #12]
 8014b74:	f01a fd88 	bl	802f688 <USBD_LL_Transmit>

  return USBD_OK;
 8014b78:	2300      	movs	r3, #0
}
 8014b7a:	4618      	mov	r0, r3
 8014b7c:	3710      	adds	r7, #16
 8014b7e:	46bd      	mov	sp, r7
 8014b80:	bd80      	pop	{r7, pc}

08014b82 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8014b82:	b580      	push	{r7, lr}
 8014b84:	b084      	sub	sp, #16
 8014b86:	af00      	add	r7, sp, #0
 8014b88:	60f8      	str	r0, [r7, #12]
 8014b8a:	60b9      	str	r1, [r7, #8]
 8014b8c:	4613      	mov	r3, r2
 8014b8e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8014b90:	68fb      	ldr	r3, [r7, #12]
 8014b92:	2203      	movs	r2, #3
 8014b94:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8014b98:	88fa      	ldrh	r2, [r7, #6]
 8014b9a:	68fb      	ldr	r3, [r7, #12]
 8014b9c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8014ba0:	88fa      	ldrh	r2, [r7, #6]
 8014ba2:	68fb      	ldr	r3, [r7, #12]
 8014ba4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014ba8:	88fb      	ldrh	r3, [r7, #6]
 8014baa:	68ba      	ldr	r2, [r7, #8]
 8014bac:	2100      	movs	r1, #0
 8014bae:	68f8      	ldr	r0, [r7, #12]
 8014bb0:	f01a fd8d 	bl	802f6ce <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014bb4:	2300      	movs	r3, #0
}
 8014bb6:	4618      	mov	r0, r3
 8014bb8:	3710      	adds	r7, #16
 8014bba:	46bd      	mov	sp, r7
 8014bbc:	bd80      	pop	{r7, pc}

08014bbe <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8014bbe:	b580      	push	{r7, lr}
 8014bc0:	b084      	sub	sp, #16
 8014bc2:	af00      	add	r7, sp, #0
 8014bc4:	60f8      	str	r0, [r7, #12]
 8014bc6:	60b9      	str	r1, [r7, #8]
 8014bc8:	4613      	mov	r3, r2
 8014bca:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014bcc:	88fb      	ldrh	r3, [r7, #6]
 8014bce:	68ba      	ldr	r2, [r7, #8]
 8014bd0:	2100      	movs	r1, #0
 8014bd2:	68f8      	ldr	r0, [r7, #12]
 8014bd4:	f01a fd7b 	bl	802f6ce <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014bd8:	2300      	movs	r3, #0
}
 8014bda:	4618      	mov	r0, r3
 8014bdc:	3710      	adds	r7, #16
 8014bde:	46bd      	mov	sp, r7
 8014be0:	bd80      	pop	{r7, pc}

08014be2 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8014be2:	b580      	push	{r7, lr}
 8014be4:	b082      	sub	sp, #8
 8014be6:	af00      	add	r7, sp, #0
 8014be8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8014bea:	687b      	ldr	r3, [r7, #4]
 8014bec:	2204      	movs	r2, #4
 8014bee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8014bf2:	2300      	movs	r3, #0
 8014bf4:	2200      	movs	r2, #0
 8014bf6:	2100      	movs	r1, #0
 8014bf8:	6878      	ldr	r0, [r7, #4]
 8014bfa:	f01a fd45 	bl	802f688 <USBD_LL_Transmit>

  return USBD_OK;
 8014bfe:	2300      	movs	r3, #0
}
 8014c00:	4618      	mov	r0, r3
 8014c02:	3708      	adds	r7, #8
 8014c04:	46bd      	mov	sp, r7
 8014c06:	bd80      	pop	{r7, pc}

08014c08 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8014c08:	b580      	push	{r7, lr}
 8014c0a:	b082      	sub	sp, #8
 8014c0c:	af00      	add	r7, sp, #0
 8014c0e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8014c10:	687b      	ldr	r3, [r7, #4]
 8014c12:	2205      	movs	r2, #5
 8014c14:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014c18:	2300      	movs	r3, #0
 8014c1a:	2200      	movs	r2, #0
 8014c1c:	2100      	movs	r1, #0
 8014c1e:	6878      	ldr	r0, [r7, #4]
 8014c20:	f01a fd55 	bl	802f6ce <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014c24:	2300      	movs	r3, #0
}
 8014c26:	4618      	mov	r0, r3
 8014c28:	3708      	adds	r7, #8
 8014c2a:	46bd      	mov	sp, r7
 8014c2c:	bd80      	pop	{r7, pc}

08014c2e <arm_mat_scale_f32>:
#else
arm_status arm_mat_scale_f32(
  const arm_matrix_instance_f32 * pSrc,
        float32_t                 scale,
        arm_matrix_instance_f32 * pDst)
{
 8014c2e:	b480      	push	{r7}
 8014c30:	b08b      	sub	sp, #44	; 0x2c
 8014c32:	af00      	add	r7, sp, #0
 8014c34:	60f8      	str	r0, [r7, #12]
 8014c36:	ed87 0a02 	vstr	s0, [r7, #8]
 8014c3a:	6079      	str	r1, [r7, #4]
  float32_t *pIn = pSrc->pData;                  /* Input data matrix pointer */
 8014c3c:	68fb      	ldr	r3, [r7, #12]
 8014c3e:	685b      	ldr	r3, [r3, #4]
 8014c40:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 8014c42:	687b      	ldr	r3, [r7, #4]
 8014c44:	685b      	ldr	r3, [r3, #4]
 8014c46:	623b      	str	r3, [r7, #32]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 8014c48:	68fb      	ldr	r3, [r7, #12]
 8014c4a:	881b      	ldrh	r3, [r3, #0]
 8014c4c:	461a      	mov	r2, r3
 8014c4e:	68fb      	ldr	r3, [r7, #12]
 8014c50:	885b      	ldrh	r3, [r3, #2]
 8014c52:	fb02 f303 	mul.w	r3, r2, r3
 8014c56:	61bb      	str	r3, [r7, #24]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 8014c58:	69bb      	ldr	r3, [r7, #24]
 8014c5a:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 8014c5c:	e010      	b.n	8014c80 <arm_mat_scale_f32+0x52>
    {
      /* C(m,n) = A(m,n) * scale */

      /* Scale and store result in destination buffer. */
      *pOut++ = (*pIn++) * scale;
 8014c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c60:	1d1a      	adds	r2, r3, #4
 8014c62:	627a      	str	r2, [r7, #36]	; 0x24
 8014c64:	ed93 7a00 	vldr	s14, [r3]
 8014c68:	6a3b      	ldr	r3, [r7, #32]
 8014c6a:	1d1a      	adds	r2, r3, #4
 8014c6c:	623a      	str	r2, [r7, #32]
 8014c6e:	edd7 7a02 	vldr	s15, [r7, #8]
 8014c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014c76:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 8014c7a:	69fb      	ldr	r3, [r7, #28]
 8014c7c:	3b01      	subs	r3, #1
 8014c7e:	61fb      	str	r3, [r7, #28]
    while (blkCnt > 0U)
 8014c80:	69fb      	ldr	r3, [r7, #28]
 8014c82:	2b00      	cmp	r3, #0
 8014c84:	d1eb      	bne.n	8014c5e <arm_mat_scale_f32+0x30>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8014c86:	2300      	movs	r3, #0
 8014c88:	75fb      	strb	r3, [r7, #23]
  }

  /* Return to application */
  return (status);
 8014c8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8014c8e:	4618      	mov	r0, r3
 8014c90:	372c      	adds	r7, #44	; 0x2c
 8014c92:	46bd      	mov	sp, r7
 8014c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c98:	4770      	bx	lr

08014c9a <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 8014c9a:	b480      	push	{r7}
 8014c9c:	b08b      	sub	sp, #44	; 0x2c
 8014c9e:	af00      	add	r7, sp, #0
 8014ca0:	6078      	str	r0, [r7, #4]
 8014ca2:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 8014ca4:	687b      	ldr	r3, [r7, #4]
 8014ca6:	685b      	ldr	r3, [r3, #4]
 8014ca8:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8014caa:	683b      	ldr	r3, [r7, #0]
 8014cac:	685b      	ldr	r3, [r3, #4]
 8014cae:	613b      	str	r3, [r7, #16]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	881b      	ldrh	r3, [r3, #0]
 8014cb4:	81fb      	strh	r3, [r7, #14]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	885b      	ldrh	r3, [r3, #2]
 8014cba:	81bb      	strh	r3, [r7, #12]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 8014cbc:	89fb      	ldrh	r3, [r7, #14]
 8014cbe:	61bb      	str	r3, [r7, #24]
 8014cc0:	2300      	movs	r3, #0
 8014cc2:	617b      	str	r3, [r7, #20]
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer px is set to starting address of column being processed */
      px = pOut + i;
 8014cc4:	697b      	ldr	r3, [r7, #20]
 8014cc6:	009b      	lsls	r3, r3, #2
 8014cc8:	693a      	ldr	r2, [r7, #16]
 8014cca:	4413      	add	r3, r2
 8014ccc:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 8014cce:	89bb      	ldrh	r3, [r7, #12]
 8014cd0:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 8014cd2:	e00d      	b.n	8014cf0 <arm_mat_trans_f32+0x56>
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 8014cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014cd6:	1d1a      	adds	r2, r3, #4
 8014cd8:	627a      	str	r2, [r7, #36]	; 0x24
 8014cda:	681a      	ldr	r2, [r3, #0]
 8014cdc:	6a3b      	ldr	r3, [r7, #32]
 8014cde:	601a      	str	r2, [r3, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 8014ce0:	89fb      	ldrh	r3, [r7, #14]
 8014ce2:	009b      	lsls	r3, r3, #2
 8014ce4:	6a3a      	ldr	r2, [r7, #32]
 8014ce6:	4413      	add	r3, r2
 8014ce8:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 8014cea:	69fb      	ldr	r3, [r7, #28]
 8014cec:	3b01      	subs	r3, #1
 8014cee:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 8014cf0:	69fb      	ldr	r3, [r7, #28]
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d1ee      	bne.n	8014cd4 <arm_mat_trans_f32+0x3a>
      }

      i++;
 8014cf6:	697b      	ldr	r3, [r7, #20]
 8014cf8:	3301      	adds	r3, #1
 8014cfa:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 8014cfc:	69bb      	ldr	r3, [r7, #24]
 8014cfe:	3b01      	subs	r3, #1
 8014d00:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 8014d02:	69bb      	ldr	r3, [r7, #24]
 8014d04:	2b00      	cmp	r3, #0
 8014d06:	d1dd      	bne.n	8014cc4 <arm_mat_trans_f32+0x2a>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8014d08:	2300      	movs	r3, #0
 8014d0a:	72fb      	strb	r3, [r7, #11]
  }

  /* Return to application */
  return (status);
 8014d0c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8014d10:	4618      	mov	r0, r3
 8014d12:	372c      	adds	r7, #44	; 0x2c
 8014d14:	46bd      	mov	sp, r7
 8014d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d1a:	4770      	bx	lr

08014d1c <arm_max_f32>:
void arm_max_f32(
  const float32_t * pSrc,
        uint32_t blockSize,
        float32_t * pResult,
        uint32_t * pIndex)
{
 8014d1c:	b480      	push	{r7}
 8014d1e:	b089      	sub	sp, #36	; 0x24
 8014d20:	af00      	add	r7, sp, #0
 8014d22:	60f8      	str	r0, [r7, #12]
 8014d24:	60b9      	str	r1, [r7, #8]
 8014d26:	607a      	str	r2, [r7, #4]
 8014d28:	603b      	str	r3, [r7, #0]
#if defined (ARM_MATH_LOOPUNROLL) && !defined(ARM_MATH_AUTOVECTORIZE)
        uint32_t index;                                /* index of maximum value */
#endif

  /* Initialise index value to zero. */
  outIndex = 0U;
 8014d2a:	2300      	movs	r3, #0
 8014d2c:	617b      	str	r3, [r7, #20]

  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 8014d2e:	68fb      	ldr	r3, [r7, #12]
 8014d30:	1d1a      	adds	r2, r3, #4
 8014d32:	60fa      	str	r2, [r7, #12]
 8014d34:	681b      	ldr	r3, [r3, #0]
 8014d36:	61fb      	str	r3, [r7, #28]
  blkCnt = (blockSize - 1U) % 4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = (blockSize - 1U);
 8014d38:	68bb      	ldr	r3, [r7, #8]
 8014d3a:	3b01      	subs	r3, #1
 8014d3c:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 8014d3e:	e016      	b.n	8014d6e <arm_max_f32+0x52>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal = *pSrc++;
 8014d40:	68fb      	ldr	r3, [r7, #12]
 8014d42:	1d1a      	adds	r2, r3, #4
 8014d44:	60fa      	str	r2, [r7, #12]
 8014d46:	681b      	ldr	r3, [r3, #0]
 8014d48:	613b      	str	r3, [r7, #16]

    /* compare for the maximum value */
    if (out < maxVal)
 8014d4a:	ed97 7a07 	vldr	s14, [r7, #28]
 8014d4e:	edd7 7a04 	vldr	s15, [r7, #16]
 8014d52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d5a:	d505      	bpl.n	8014d68 <arm_max_f32+0x4c>
    {
      /* Update the maximum value and it's index */
      out = maxVal;
 8014d5c:	693b      	ldr	r3, [r7, #16]
 8014d5e:	61fb      	str	r3, [r7, #28]
      outIndex = blockSize - blkCnt;
 8014d60:	68ba      	ldr	r2, [r7, #8]
 8014d62:	69bb      	ldr	r3, [r7, #24]
 8014d64:	1ad3      	subs	r3, r2, r3
 8014d66:	617b      	str	r3, [r7, #20]
    }

    /* Decrement loop counter */
    blkCnt--;
 8014d68:	69bb      	ldr	r3, [r7, #24]
 8014d6a:	3b01      	subs	r3, #1
 8014d6c:	61bb      	str	r3, [r7, #24]
  while (blkCnt > 0U)
 8014d6e:	69bb      	ldr	r3, [r7, #24]
 8014d70:	2b00      	cmp	r3, #0
 8014d72:	d1e5      	bne.n	8014d40 <arm_max_f32+0x24>
  }

  /* Store the maximum value and it's index into destination pointers */
  *pResult = out;
 8014d74:	687b      	ldr	r3, [r7, #4]
 8014d76:	69fa      	ldr	r2, [r7, #28]
 8014d78:	601a      	str	r2, [r3, #0]
  *pIndex = outIndex;
 8014d7a:	683b      	ldr	r3, [r7, #0]
 8014d7c:	697a      	ldr	r2, [r7, #20]
 8014d7e:	601a      	str	r2, [r3, #0]
}
 8014d80:	bf00      	nop
 8014d82:	3724      	adds	r7, #36	; 0x24
 8014d84:	46bd      	mov	sp, r7
 8014d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d8a:	4770      	bx	lr

08014d8c <arm_min_f32>:
void arm_min_f32(
  const float32_t * pSrc,
        uint32_t blockSize,
        float32_t * pResult,
        uint32_t * pIndex)
{
 8014d8c:	b480      	push	{r7}
 8014d8e:	b089      	sub	sp, #36	; 0x24
 8014d90:	af00      	add	r7, sp, #0
 8014d92:	60f8      	str	r0, [r7, #12]
 8014d94:	60b9      	str	r1, [r7, #8]
 8014d96:	607a      	str	r2, [r7, #4]
 8014d98:	603b      	str	r3, [r7, #0]
#if defined (ARM_MATH_LOOPUNROLL) && !defined(ARM_MATH_AUTOVECTORIZE)
        uint32_t index;                                /* index of maximum value */
#endif

  /* Initialise index value to zero. */
  outIndex = 0U;
 8014d9a:	2300      	movs	r3, #0
 8014d9c:	617b      	str	r3, [r7, #20]

  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 8014d9e:	68fb      	ldr	r3, [r7, #12]
 8014da0:	1d1a      	adds	r2, r3, #4
 8014da2:	60fa      	str	r2, [r7, #12]
 8014da4:	681b      	ldr	r3, [r3, #0]
 8014da6:	61fb      	str	r3, [r7, #28]
  blkCnt = (blockSize - 1U) % 4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = (blockSize - 1U);
 8014da8:	68bb      	ldr	r3, [r7, #8]
 8014daa:	3b01      	subs	r3, #1
 8014dac:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 8014dae:	e016      	b.n	8014dde <arm_min_f32+0x52>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal = *pSrc++;
 8014db0:	68fb      	ldr	r3, [r7, #12]
 8014db2:	1d1a      	adds	r2, r3, #4
 8014db4:	60fa      	str	r2, [r7, #12]
 8014db6:	681b      	ldr	r3, [r3, #0]
 8014db8:	613b      	str	r3, [r7, #16]

    /* compare for the minimum value */
    if (out > minVal)
 8014dba:	ed97 7a07 	vldr	s14, [r7, #28]
 8014dbe:	edd7 7a04 	vldr	s15, [r7, #16]
 8014dc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014dca:	dd05      	ble.n	8014dd8 <arm_min_f32+0x4c>
    {
      /* Update the minimum value and it's index */
      out = minVal;
 8014dcc:	693b      	ldr	r3, [r7, #16]
 8014dce:	61fb      	str	r3, [r7, #28]
      outIndex = blockSize - blkCnt;
 8014dd0:	68ba      	ldr	r2, [r7, #8]
 8014dd2:	69bb      	ldr	r3, [r7, #24]
 8014dd4:	1ad3      	subs	r3, r2, r3
 8014dd6:	617b      	str	r3, [r7, #20]
    }

    /* Decrement loop counter */
    blkCnt--;
 8014dd8:	69bb      	ldr	r3, [r7, #24]
 8014dda:	3b01      	subs	r3, #1
 8014ddc:	61bb      	str	r3, [r7, #24]
  while (blkCnt > 0U)
 8014dde:	69bb      	ldr	r3, [r7, #24]
 8014de0:	2b00      	cmp	r3, #0
 8014de2:	d1e5      	bne.n	8014db0 <arm_min_f32+0x24>
  }

  /* Store the minimum value and it's index into destination pointers */
  *pResult = out;
 8014de4:	687b      	ldr	r3, [r7, #4]
 8014de6:	69fa      	ldr	r2, [r7, #28]
 8014de8:	601a      	str	r2, [r3, #0]
  *pIndex = outIndex;
 8014dea:	683b      	ldr	r3, [r7, #0]
 8014dec:	697a      	ldr	r2, [r7, #20]
 8014dee:	601a      	str	r2, [r3, #0]
}
 8014df0:	bf00      	nop
 8014df2:	3724      	adds	r7, #36	; 0x24
 8014df4:	46bd      	mov	sp, r7
 8014df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dfa:	4770      	bx	lr

08014dfc <arm_rms_f32>:
#else
void arm_rms_f32(
  const float32_t * pSrc,
        uint32_t blockSize,
        float32_t * pResult)
{
 8014dfc:	b580      	push	{r7, lr}
 8014dfe:	b08a      	sub	sp, #40	; 0x28
 8014e00:	af00      	add	r7, sp, #0
 8014e02:	60f8      	str	r0, [r7, #12]
 8014e04:	60b9      	str	r1, [r7, #8]
 8014e06:	607a      	str	r2, [r7, #4]
        uint32_t blkCnt;                               /* Loop counter */
        float32_t sum = 0.0f;                          /* Temporary result storage */
 8014e08:	f04f 0300 	mov.w	r3, #0
 8014e0c:	623b      	str	r3, [r7, #32]
  blkCnt = blockSize % 0x4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;
 8014e0e:	68bb      	ldr	r3, [r7, #8]
 8014e10:	627b      	str	r3, [r7, #36]	; 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 8014e12:	e011      	b.n	8014e38 <arm_rms_f32+0x3c>
  {
    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */

    in = *pSrc++;
 8014e14:	68fb      	ldr	r3, [r7, #12]
 8014e16:	1d1a      	adds	r2, r3, #4
 8014e18:	60fa      	str	r2, [r7, #12]
 8014e1a:	681b      	ldr	r3, [r3, #0]
 8014e1c:	61fb      	str	r3, [r7, #28]
    /* Compute sum of squares and store result in a temporary variable. */
    sum += ( in * in);
 8014e1e:	edd7 7a07 	vldr	s15, [r7, #28]
 8014e22:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8014e26:	ed97 7a08 	vldr	s14, [r7, #32]
 8014e2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014e2e:	edc7 7a08 	vstr	s15, [r7, #32]

    /* Decrement loop counter */
    blkCnt--;
 8014e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e34:	3b01      	subs	r3, #1
 8014e36:	627b      	str	r3, [r7, #36]	; 0x24
  while (blkCnt > 0U)
 8014e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	d1ea      	bne.n	8014e14 <arm_rms_f32+0x18>
  }

  /* Compute Rms and store result in destination */
  arm_sqrt_f32(sum / (float32_t) blockSize, pResult);
 8014e3e:	68bb      	ldr	r3, [r7, #8]
 8014e40:	ee07 3a90 	vmov	s15, r3
 8014e44:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8014e48:	edd7 6a08 	vldr	s13, [r7, #32]
 8014e4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014e50:	edc7 7a06 	vstr	s15, [r7, #24]
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	617b      	str	r3, [r7, #20]
    if (in >= 0.0f)
 8014e58:	edd7 7a06 	vldr	s15, [r7, #24]
 8014e5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8014e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e64:	db09      	blt.n	8014e7a <arm_rms_f32+0x7e>
      *pOut = sqrtf(in);
 8014e66:	ed97 0a06 	vldr	s0, [r7, #24]
 8014e6a:	f01b f90f 	bl	803008c <sqrtf>
 8014e6e:	eef0 7a40 	vmov.f32	s15, s0
 8014e72:	697b      	ldr	r3, [r7, #20]
 8014e74:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 8014e78:	e004      	b.n	8014e84 <arm_rms_f32+0x88>
      *pOut = 0.0f;
 8014e7a:	697b      	ldr	r3, [r7, #20]
 8014e7c:	f04f 0200 	mov.w	r2, #0
 8014e80:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8014e82:	bf00      	nop
}
 8014e84:	bf00      	nop
 8014e86:	3728      	adds	r7, #40	; 0x28
 8014e88:	46bd      	mov	sp, r7
 8014e8a:	bd80      	pop	{r7, pc}

08014e8c <arm_bitreversal_32>:

void arm_bitreversal_32(
        uint32_t *pSrc,
  const uint16_t bitRevLen,
  const uint16_t *pBitRevTab)
{
 8014e8c:	b480      	push	{r7}
 8014e8e:	b089      	sub	sp, #36	; 0x24
 8014e90:	af00      	add	r7, sp, #0
 8014e92:	60f8      	str	r0, [r7, #12]
 8014e94:	460b      	mov	r3, r1
 8014e96:	607a      	str	r2, [r7, #4]
 8014e98:	817b      	strh	r3, [r7, #10]
  uint32_t a, b, i, tmp;

  for (i = 0; i < bitRevLen; )
 8014e9a:	2300      	movs	r3, #0
 8014e9c:	61fb      	str	r3, [r7, #28]
 8014e9e:	e043      	b.n	8014f28 <arm_bitreversal_32+0x9c>
  {
     a = pBitRevTab[i    ] >> 2;
 8014ea0:	69fb      	ldr	r3, [r7, #28]
 8014ea2:	005b      	lsls	r3, r3, #1
 8014ea4:	687a      	ldr	r2, [r7, #4]
 8014ea6:	4413      	add	r3, r2
 8014ea8:	881b      	ldrh	r3, [r3, #0]
 8014eaa:	089b      	lsrs	r3, r3, #2
 8014eac:	b29b      	uxth	r3, r3
 8014eae:	61bb      	str	r3, [r7, #24]
     b = pBitRevTab[i + 1] >> 2;
 8014eb0:	69fb      	ldr	r3, [r7, #28]
 8014eb2:	3301      	adds	r3, #1
 8014eb4:	005b      	lsls	r3, r3, #1
 8014eb6:	687a      	ldr	r2, [r7, #4]
 8014eb8:	4413      	add	r3, r2
 8014eba:	881b      	ldrh	r3, [r3, #0]
 8014ebc:	089b      	lsrs	r3, r3, #2
 8014ebe:	b29b      	uxth	r3, r3
 8014ec0:	617b      	str	r3, [r7, #20]

     //real
     tmp = pSrc[a];
 8014ec2:	69bb      	ldr	r3, [r7, #24]
 8014ec4:	009b      	lsls	r3, r3, #2
 8014ec6:	68fa      	ldr	r2, [r7, #12]
 8014ec8:	4413      	add	r3, r2
 8014eca:	681b      	ldr	r3, [r3, #0]
 8014ecc:	613b      	str	r3, [r7, #16]
     pSrc[a] = pSrc[b];
 8014ece:	697b      	ldr	r3, [r7, #20]
 8014ed0:	009b      	lsls	r3, r3, #2
 8014ed2:	68fa      	ldr	r2, [r7, #12]
 8014ed4:	441a      	add	r2, r3
 8014ed6:	69bb      	ldr	r3, [r7, #24]
 8014ed8:	009b      	lsls	r3, r3, #2
 8014eda:	68f9      	ldr	r1, [r7, #12]
 8014edc:	440b      	add	r3, r1
 8014ede:	6812      	ldr	r2, [r2, #0]
 8014ee0:	601a      	str	r2, [r3, #0]
     pSrc[b] = tmp;
 8014ee2:	697b      	ldr	r3, [r7, #20]
 8014ee4:	009b      	lsls	r3, r3, #2
 8014ee6:	68fa      	ldr	r2, [r7, #12]
 8014ee8:	4413      	add	r3, r2
 8014eea:	693a      	ldr	r2, [r7, #16]
 8014eec:	601a      	str	r2, [r3, #0]

     //complex
     tmp = pSrc[a+1];
 8014eee:	69bb      	ldr	r3, [r7, #24]
 8014ef0:	3301      	adds	r3, #1
 8014ef2:	009b      	lsls	r3, r3, #2
 8014ef4:	68fa      	ldr	r2, [r7, #12]
 8014ef6:	4413      	add	r3, r2
 8014ef8:	681b      	ldr	r3, [r3, #0]
 8014efa:	613b      	str	r3, [r7, #16]
     pSrc[a+1] = pSrc[b+1];
 8014efc:	697b      	ldr	r3, [r7, #20]
 8014efe:	3301      	adds	r3, #1
 8014f00:	009b      	lsls	r3, r3, #2
 8014f02:	68fa      	ldr	r2, [r7, #12]
 8014f04:	441a      	add	r2, r3
 8014f06:	69bb      	ldr	r3, [r7, #24]
 8014f08:	3301      	adds	r3, #1
 8014f0a:	009b      	lsls	r3, r3, #2
 8014f0c:	68f9      	ldr	r1, [r7, #12]
 8014f0e:	440b      	add	r3, r1
 8014f10:	6812      	ldr	r2, [r2, #0]
 8014f12:	601a      	str	r2, [r3, #0]
     pSrc[b+1] = tmp;
 8014f14:	697b      	ldr	r3, [r7, #20]
 8014f16:	3301      	adds	r3, #1
 8014f18:	009b      	lsls	r3, r3, #2
 8014f1a:	68fa      	ldr	r2, [r7, #12]
 8014f1c:	4413      	add	r3, r2
 8014f1e:	693a      	ldr	r2, [r7, #16]
 8014f20:	601a      	str	r2, [r3, #0]

    i += 2;
 8014f22:	69fb      	ldr	r3, [r7, #28]
 8014f24:	3302      	adds	r3, #2
 8014f26:	61fb      	str	r3, [r7, #28]
  for (i = 0; i < bitRevLen; )
 8014f28:	897b      	ldrh	r3, [r7, #10]
 8014f2a:	69fa      	ldr	r2, [r7, #28]
 8014f2c:	429a      	cmp	r2, r3
 8014f2e:	d3b7      	bcc.n	8014ea0 <arm_bitreversal_32+0x14>
  }
}
 8014f30:	bf00      	nop
 8014f32:	bf00      	nop
 8014f34:	3724      	adds	r7, #36	; 0x24
 8014f36:	46bd      	mov	sp, r7
 8014f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f3c:	4770      	bx	lr

08014f3e <arm_cfft_radix8by2_f32>:
  @endcode
 
 */

void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 8014f3e:	b580      	push	{r7, lr}
 8014f40:	b0a0      	sub	sp, #128	; 0x80
 8014f42:	af00      	add	r7, sp, #0
 8014f44:	6078      	str	r0, [r7, #4]
 8014f46:	6039      	str	r1, [r7, #0]
  uint32_t    L  = S->fftLen;
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	881b      	ldrh	r3, [r3, #0]
 8014f4c:	66bb      	str	r3, [r7, #104]	; 0x68
  float32_t * pCol1, * pCol2, * pMid1, * pMid2;
  float32_t * p2 = p1 + L;
 8014f4e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8014f50:	009b      	lsls	r3, r3, #2
 8014f52:	683a      	ldr	r2, [r7, #0]
 8014f54:	4413      	add	r3, r2
 8014f56:	677b      	str	r3, [r7, #116]	; 0x74
  const float32_t * tw = (float32_t *) S->pTwiddle;
 8014f58:	687b      	ldr	r3, [r7, #4]
 8014f5a:	685b      	ldr	r3, [r3, #4]
 8014f5c:	673b      	str	r3, [r7, #112]	; 0x70
  float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
  float32_t m0, m1, m2, m3;
  uint32_t l;

  pCol1 = p1;
 8014f5e:	683b      	ldr	r3, [r7, #0]
 8014f60:	667b      	str	r3, [r7, #100]	; 0x64
  pCol2 = p2;
 8014f62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8014f64:	663b      	str	r3, [r7, #96]	; 0x60

  /* Define new length */
  L >>= 1;
 8014f66:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8014f68:	085b      	lsrs	r3, r3, #1
 8014f6a:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Initialize mid pointers */
  pMid1 = p1 + L;
 8014f6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8014f6e:	009b      	lsls	r3, r3, #2
 8014f70:	683a      	ldr	r2, [r7, #0]
 8014f72:	4413      	add	r3, r2
 8014f74:	67fb      	str	r3, [r7, #124]	; 0x7c
  pMid2 = p2 + L;
 8014f76:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8014f78:	009b      	lsls	r3, r3, #2
 8014f7a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8014f7c:	4413      	add	r3, r2
 8014f7e:	67bb      	str	r3, [r7, #120]	; 0x78

  /* do two dot Fourier transform */
  for (l = L >> 2; l > 0; l-- )
 8014f80:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8014f82:	089b      	lsrs	r3, r3, #2
 8014f84:	66fb      	str	r3, [r7, #108]	; 0x6c
 8014f86:	e1b6      	b.n	80152f6 <arm_cfft_radix8by2_f32+0x3b8>
  {
    t1[0] = p1[0];
 8014f88:	683b      	ldr	r3, [r7, #0]
 8014f8a:	681b      	ldr	r3, [r3, #0]
 8014f8c:	63bb      	str	r3, [r7, #56]	; 0x38
    t1[1] = p1[1];
 8014f8e:	683b      	ldr	r3, [r7, #0]
 8014f90:	685b      	ldr	r3, [r3, #4]
 8014f92:	63fb      	str	r3, [r7, #60]	; 0x3c
    t1[2] = p1[2];
 8014f94:	683b      	ldr	r3, [r7, #0]
 8014f96:	689b      	ldr	r3, [r3, #8]
 8014f98:	643b      	str	r3, [r7, #64]	; 0x40
    t1[3] = p1[3];
 8014f9a:	683b      	ldr	r3, [r7, #0]
 8014f9c:	68db      	ldr	r3, [r3, #12]
 8014f9e:	647b      	str	r3, [r7, #68]	; 0x44

    t2[0] = p2[0];
 8014fa0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8014fa2:	681b      	ldr	r3, [r3, #0]
 8014fa4:	62bb      	str	r3, [r7, #40]	; 0x28
    t2[1] = p2[1];
 8014fa6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8014fa8:	685b      	ldr	r3, [r3, #4]
 8014faa:	62fb      	str	r3, [r7, #44]	; 0x2c
    t2[2] = p2[2];
 8014fac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8014fae:	689b      	ldr	r3, [r3, #8]
 8014fb0:	633b      	str	r3, [r7, #48]	; 0x30
    t2[3] = p2[3];
 8014fb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8014fb4:	68db      	ldr	r3, [r3, #12]
 8014fb6:	637b      	str	r3, [r7, #52]	; 0x34

    t3[0] = pMid1[0];
 8014fb8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8014fba:	681b      	ldr	r3, [r3, #0]
 8014fbc:	61bb      	str	r3, [r7, #24]
    t3[1] = pMid1[1];
 8014fbe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8014fc0:	685b      	ldr	r3, [r3, #4]
 8014fc2:	61fb      	str	r3, [r7, #28]
    t3[2] = pMid1[2];
 8014fc4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8014fc6:	689b      	ldr	r3, [r3, #8]
 8014fc8:	623b      	str	r3, [r7, #32]
    t3[3] = pMid1[3];
 8014fca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8014fcc:	68db      	ldr	r3, [r3, #12]
 8014fce:	627b      	str	r3, [r7, #36]	; 0x24

    t4[0] = pMid2[0];
 8014fd0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8014fd2:	681b      	ldr	r3, [r3, #0]
 8014fd4:	60bb      	str	r3, [r7, #8]
    t4[1] = pMid2[1];
 8014fd6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8014fd8:	685b      	ldr	r3, [r3, #4]
 8014fda:	60fb      	str	r3, [r7, #12]
    t4[2] = pMid2[2];
 8014fdc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8014fde:	689b      	ldr	r3, [r3, #8]
 8014fe0:	613b      	str	r3, [r7, #16]
    t4[3] = pMid2[3];
 8014fe2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8014fe4:	68db      	ldr	r3, [r3, #12]
 8014fe6:	617b      	str	r3, [r7, #20]

    *p1++ = t1[0] + t2[0];
 8014fe8:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8014fec:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8014ff0:	683b      	ldr	r3, [r7, #0]
 8014ff2:	1d1a      	adds	r2, r3, #4
 8014ff4:	603a      	str	r2, [r7, #0]
 8014ff6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014ffa:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[1] + t2[1];
 8014ffe:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8015002:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8015006:	683b      	ldr	r3, [r7, #0]
 8015008:	1d1a      	adds	r2, r3, #4
 801500a:	603a      	str	r2, [r7, #0]
 801500c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015010:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[2] + t2[2];
 8015014:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8015018:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 801501c:	683b      	ldr	r3, [r7, #0]
 801501e:	1d1a      	adds	r2, r3, #4
 8015020:	603a      	str	r2, [r7, #0]
 8015022:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015026:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[3] + t2[3];    /* col 1 */
 801502a:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 801502e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8015032:	683b      	ldr	r3, [r7, #0]
 8015034:	1d1a      	adds	r2, r3, #4
 8015036:	603a      	str	r2, [r7, #0]
 8015038:	ee77 7a27 	vadd.f32	s15, s14, s15
 801503c:	edc3 7a00 	vstr	s15, [r3]

    t2[0] = t1[0] - t2[0];
 8015040:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8015044:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8015048:	ee77 7a67 	vsub.f32	s15, s14, s15
 801504c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    t2[1] = t1[1] - t2[1];
 8015050:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8015054:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8015058:	ee77 7a67 	vsub.f32	s15, s14, s15
 801505c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[2] = t1[2] - t2[2];
 8015060:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8015064:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8015068:	ee77 7a67 	vsub.f32	s15, s14, s15
 801506c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    t2[3] = t1[3] - t2[3];    /* for col 2 */
 8015070:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8015074:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8015078:	ee77 7a67 	vsub.f32	s15, s14, s15
 801507c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    *pMid1++ = t3[0] + t4[0];
 8015080:	ed97 7a06 	vldr	s14, [r7, #24]
 8015084:	edd7 7a02 	vldr	s15, [r7, #8]
 8015088:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801508a:	1d1a      	adds	r2, r3, #4
 801508c:	67fa      	str	r2, [r7, #124]	; 0x7c
 801508e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015092:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[1] + t4[1];
 8015096:	ed97 7a07 	vldr	s14, [r7, #28]
 801509a:	edd7 7a03 	vldr	s15, [r7, #12]
 801509e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80150a0:	1d1a      	adds	r2, r3, #4
 80150a2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80150a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80150a8:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[2] + t4[2];
 80150ac:	ed97 7a08 	vldr	s14, [r7, #32]
 80150b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80150b4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80150b6:	1d1a      	adds	r2, r3, #4
 80150b8:	67fa      	str	r2, [r7, #124]	; 0x7c
 80150ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80150be:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 80150c2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80150c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80150ca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80150cc:	1d1a      	adds	r2, r3, #4
 80150ce:	67fa      	str	r2, [r7, #124]	; 0x7c
 80150d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80150d4:	edc3 7a00 	vstr	s15, [r3]

    t4[0] = t4[0] - t3[0];
 80150d8:	ed97 7a02 	vldr	s14, [r7, #8]
 80150dc:	edd7 7a06 	vldr	s15, [r7, #24]
 80150e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80150e4:	edc7 7a02 	vstr	s15, [r7, #8]
    t4[1] = t4[1] - t3[1];
 80150e8:	ed97 7a03 	vldr	s14, [r7, #12]
 80150ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80150f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80150f4:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[2] = t4[2] - t3[2];
 80150f8:	ed97 7a04 	vldr	s14, [r7, #16]
 80150fc:	edd7 7a08 	vldr	s15, [r7, #32]
 8015100:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015104:	edc7 7a04 	vstr	s15, [r7, #16]
    t4[3] = t4[3] - t3[3];    /* for col 2 */
 8015108:	ed97 7a05 	vldr	s14, [r7, #20]
 801510c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8015110:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015114:	edc7 7a05 	vstr	s15, [r7, #20]

    twR = *tw++;
 8015118:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801511a:	1d1a      	adds	r2, r3, #4
 801511c:	673a      	str	r2, [r7, #112]	; 0x70
 801511e:	681b      	ldr	r3, [r3, #0]
 8015120:	65fb      	str	r3, [r7, #92]	; 0x5c
    twI = *tw++;
 8015122:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8015124:	1d1a      	adds	r2, r3, #4
 8015126:	673a      	str	r2, [r7, #112]	; 0x70
 8015128:	681b      	ldr	r3, [r3, #0]
 801512a:	65bb      	str	r3, [r7, #88]	; 0x58

    /* multiply by twiddle factors */
    m0 = t2[0] * twR;
 801512c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8015130:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8015134:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015138:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    m1 = t2[1] * twI;
 801513c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8015140:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8015144:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015148:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    m2 = t2[1] * twR;
 801514c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8015150:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8015154:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015158:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    m3 = t2[0] * twI;
 801515c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8015160:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8015164:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015168:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    /* R  =  R  *  Tr - I * Ti */
    *p2++ = m0 + m1;
 801516c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801516e:	1d1a      	adds	r2, r3, #4
 8015170:	677a      	str	r2, [r7, #116]	; 0x74
 8015172:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8015176:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 801517a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801517e:	edc3 7a00 	vstr	s15, [r3]
    /* I  =  I  *  Tr + R * Ti */
    *p2++ = m2 - m3;
 8015182:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8015184:	1d1a      	adds	r2, r3, #4
 8015186:	677a      	str	r2, [r7, #116]	; 0x74
 8015188:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 801518c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8015190:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015194:	edc3 7a00 	vstr	s15, [r3]

    /* use vertical symmetry */
    /*  0.9988 - 0.0491i <==> -0.0491 - 0.9988i */
    m0 = t4[0] * twI;
 8015198:	edd7 7a02 	vldr	s15, [r7, #8]
 801519c:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80151a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80151a4:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    m1 = t4[1] * twR;
 80151a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80151ac:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80151b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80151b4:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    m2 = t4[1] * twI;
 80151b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80151bc:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80151c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80151c4:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    m3 = t4[0] * twR;
 80151c8:	edd7 7a02 	vldr	s15, [r7, #8]
 80151cc:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80151d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80151d4:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    *pMid2++ = m0 - m1;
 80151d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80151da:	1d1a      	adds	r2, r3, #4
 80151dc:	67ba      	str	r2, [r7, #120]	; 0x78
 80151de:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80151e2:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80151e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80151ea:	edc3 7a00 	vstr	s15, [r3]
    *pMid2++ = m2 + m3;
 80151ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80151f0:	1d1a      	adds	r2, r3, #4
 80151f2:	67ba      	str	r2, [r7, #120]	; 0x78
 80151f4:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80151f8:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80151fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015200:	edc3 7a00 	vstr	s15, [r3]

    twR = *tw++;
 8015204:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8015206:	1d1a      	adds	r2, r3, #4
 8015208:	673a      	str	r2, [r7, #112]	; 0x70
 801520a:	681b      	ldr	r3, [r3, #0]
 801520c:	65fb      	str	r3, [r7, #92]	; 0x5c
    twI = *tw++;
 801520e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8015210:	1d1a      	adds	r2, r3, #4
 8015212:	673a      	str	r2, [r7, #112]	; 0x70
 8015214:	681b      	ldr	r3, [r3, #0]
 8015216:	65bb      	str	r3, [r7, #88]	; 0x58

    m0 = t2[2] * twR;
 8015218:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 801521c:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8015220:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015224:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    m1 = t2[3] * twI;
 8015228:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 801522c:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8015230:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015234:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    m2 = t2[3] * twR;
 8015238:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 801523c:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8015240:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015244:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    m3 = t2[2] * twI;
 8015248:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 801524c:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8015250:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015254:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    *p2++ = m0 + m1;
 8015258:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801525a:	1d1a      	adds	r2, r3, #4
 801525c:	677a      	str	r2, [r7, #116]	; 0x74
 801525e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8015262:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8015266:	ee77 7a27 	vadd.f32	s15, s14, s15
 801526a:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 801526e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8015270:	1d1a      	adds	r2, r3, #4
 8015272:	677a      	str	r2, [r7, #116]	; 0x74
 8015274:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015278:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 801527c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015280:	edc3 7a00 	vstr	s15, [r3]

    m0 = t4[2] * twI;
 8015284:	edd7 7a04 	vldr	s15, [r7, #16]
 8015288:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 801528c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015290:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    m1 = t4[3] * twR;
 8015294:	edd7 7a05 	vldr	s15, [r7, #20]
 8015298:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 801529c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80152a0:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    m2 = t4[3] * twI;
 80152a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80152a8:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80152ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80152b0:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    m3 = t4[2] * twR;
 80152b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80152b8:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80152bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80152c0:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    *pMid2++ = m0 - m1;
 80152c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80152c6:	1d1a      	adds	r2, r3, #4
 80152c8:	67ba      	str	r2, [r7, #120]	; 0x78
 80152ca:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80152ce:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80152d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80152d6:	edc3 7a00 	vstr	s15, [r3]
    *pMid2++ = m2 + m3;
 80152da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80152dc:	1d1a      	adds	r2, r3, #4
 80152de:	67ba      	str	r2, [r7, #120]	; 0x78
 80152e0:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80152e4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80152e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80152ec:	edc3 7a00 	vstr	s15, [r3]
  for (l = L >> 2; l > 0; l-- )
 80152f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80152f2:	3b01      	subs	r3, #1
 80152f4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80152f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80152f8:	2b00      	cmp	r3, #0
 80152fa:	f47f ae45 	bne.w	8014f88 <arm_cfft_radix8by2_f32+0x4a>
  }

  /* first col */
  arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 2U);
 80152fe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8015300:	b299      	uxth	r1, r3
 8015302:	687b      	ldr	r3, [r7, #4]
 8015304:	685a      	ldr	r2, [r3, #4]
 8015306:	2302      	movs	r3, #2
 8015308:	6e78      	ldr	r0, [r7, #100]	; 0x64
 801530a:	f000 fef1 	bl	80160f0 <arm_radix8_butterfly_f32>

  /* second col */
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 801530e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8015310:	b299      	uxth	r1, r3
 8015312:	687b      	ldr	r3, [r7, #4]
 8015314:	685a      	ldr	r2, [r3, #4]
 8015316:	2302      	movs	r3, #2
 8015318:	6e38      	ldr	r0, [r7, #96]	; 0x60
 801531a:	f000 fee9 	bl	80160f0 <arm_radix8_butterfly_f32>
}
 801531e:	bf00      	nop
 8015320:	3780      	adds	r7, #128	; 0x80
 8015322:	46bd      	mov	sp, r7
 8015324:	bd80      	pop	{r7, pc}

08015326 <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 8015326:	b580      	push	{r7, lr}
 8015328:	b0ac      	sub	sp, #176	; 0xb0
 801532a:	af00      	add	r7, sp, #0
 801532c:	6078      	str	r0, [r7, #4]
 801532e:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen >> 1;
 8015330:	687b      	ldr	r3, [r7, #4]
 8015332:	881b      	ldrh	r3, [r3, #0]
 8015334:	085b      	lsrs	r3, r3, #1
 8015336:	b29b      	uxth	r3, r3
 8015338:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
    const float32_t *tw2, *tw3, *tw4;
    float32_t * p2 = p1 + L;
 801533c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8015340:	009b      	lsls	r3, r3, #2
 8015342:	683a      	ldr	r2, [r7, #0]
 8015344:	4413      	add	r3, r2
 8015346:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    float32_t * p3 = p2 + L;
 801534a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801534e:	009b      	lsls	r3, r3, #2
 8015350:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8015354:	4413      	add	r3, r2
 8015356:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    float32_t * p4 = p3 + L;
 801535a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801535e:	009b      	lsls	r3, r3, #2
 8015360:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8015364:	4413      	add	r3, r2
 8015366:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    float32_t t2[4], t3[4], t4[4], twR, twI;
    float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
    float32_t m0, m1, m2, m3;
    uint32_t l, twMod2, twMod3, twMod4;

    pCol1 = p1;         /* points to real values by default */
 801536a:	683b      	ldr	r3, [r7, #0]
 801536c:	67fb      	str	r3, [r7, #124]	; 0x7c
    pCol2 = p2;
 801536e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015372:	67bb      	str	r3, [r7, #120]	; 0x78
    pCol3 = p3;
 8015374:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8015378:	677b      	str	r3, [r7, #116]	; 0x74
    pCol4 = p4;
 801537a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 801537e:	673b      	str	r3, [r7, #112]	; 0x70
    pEnd1 = p2 - 1;     /* points to imaginary values by default */
 8015380:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015384:	3b04      	subs	r3, #4
 8015386:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    pEnd2 = p3 - 1;
 801538a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801538e:	3b04      	subs	r3, #4
 8015390:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    pEnd3 = p4 - 1;
 8015394:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015398:	3b04      	subs	r3, #4
 801539a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    pEnd4 = pEnd3 + L;
 801539e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80153a2:	009b      	lsls	r3, r3, #2
 80153a4:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80153a8:	4413      	add	r3, r2
 80153aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 80153ae:	687b      	ldr	r3, [r7, #4]
 80153b0:	685b      	ldr	r3, [r3, #4]
 80153b2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80153b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80153ba:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80153be:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80153c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

    L >>= 1;
 80153c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80153ca:	085b      	lsrs	r3, r3, #1
 80153cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

    /* do four dot Fourier transform */

    twMod2 = 2;
 80153d0:	2302      	movs	r3, #2
 80153d2:	66fb      	str	r3, [r7, #108]	; 0x6c
    twMod3 = 4;
 80153d4:	2304      	movs	r3, #4
 80153d6:	66bb      	str	r3, [r7, #104]	; 0x68
    twMod4 = 6;
 80153d8:	2306      	movs	r3, #6
 80153da:	667b      	str	r3, [r7, #100]	; 0x64

    /* TOP */
    p1ap3_0 = p1[0] + p3[0];
 80153dc:	683b      	ldr	r3, [r7, #0]
 80153de:	ed93 7a00 	vldr	s14, [r3]
 80153e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80153e6:	edd3 7a00 	vldr	s15, [r3]
 80153ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80153ee:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 80153f2:	683b      	ldr	r3, [r7, #0]
 80153f4:	ed93 7a00 	vldr	s14, [r3]
 80153f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80153fc:	edd3 7a00 	vldr	s15, [r3]
 8015400:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015404:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8015408:	683b      	ldr	r3, [r7, #0]
 801540a:	3304      	adds	r3, #4
 801540c:	ed93 7a00 	vldr	s14, [r3]
 8015410:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8015414:	3304      	adds	r3, #4
 8015416:	edd3 7a00 	vldr	s15, [r3]
 801541a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801541e:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 8015422:	683b      	ldr	r3, [r7, #0]
 8015424:	3304      	adds	r3, #4
 8015426:	ed93 7a00 	vldr	s14, [r3]
 801542a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801542e:	3304      	adds	r3, #4
 8015430:	edd3 7a00 	vldr	s15, [r3]
 8015434:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015438:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 801543c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015440:	3304      	adds	r3, #4
 8015442:	ed93 7a00 	vldr	s14, [r3]
 8015446:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 801544a:	ee37 7a27 	vadd.f32	s14, s14, s15
 801544e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015452:	3304      	adds	r3, #4
 8015454:	edd3 7a00 	vldr	s15, [r3]
 8015458:	ee77 7a67 	vsub.f32	s15, s14, s15
 801545c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8015460:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015464:	edd3 7a00 	vldr	s15, [r3]
 8015468:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 801546c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015470:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015474:	edd3 7a00 	vldr	s15, [r3]
 8015478:	ee77 7a27 	vadd.f32	s15, s14, s15
 801547c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    /* col 3 */
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8015480:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015484:	edd3 7a00 	vldr	s15, [r3]
 8015488:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 801548c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015490:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015494:	edd3 7a00 	vldr	s15, [r3]
 8015498:	ee77 7a67 	vsub.f32	s15, s14, s15
 801549c:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 80154a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80154a4:	3304      	adds	r3, #4
 80154a6:	edd3 7a00 	vldr	s15, [r3]
 80154aa:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80154ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80154b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80154b6:	3304      	adds	r3, #4
 80154b8:	edd3 7a00 	vldr	s15, [r3]
 80154bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80154c0:	edc7 7a08 	vstr	s15, [r7, #32]
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 80154c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80154c8:	3304      	adds	r3, #4
 80154ca:	edd3 7a00 	vldr	s15, [r3]
 80154ce:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80154d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80154d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80154da:	3304      	adds	r3, #4
 80154dc:	edd3 7a00 	vldr	s15, [r3]
 80154e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80154e4:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 80154e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80154ec:	ed93 7a00 	vldr	s14, [r3]
 80154f0:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80154f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80154f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80154fc:	edd3 7a00 	vldr	s15, [r3]
 8015500:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015504:	edc7 7a04 	vstr	s15, [r7, #16]
    /* col 1 */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8015508:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801550c:	ed93 7a00 	vldr	s14, [r3]
 8015510:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8015514:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015518:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 801551c:	edd3 7a00 	vldr	s15, [r3]
 8015520:	683b      	ldr	r3, [r7, #0]
 8015522:	1d1a      	adds	r2, r3, #4
 8015524:	603a      	str	r2, [r7, #0]
 8015526:	ee77 7a27 	vadd.f32	s15, s14, s15
 801552a:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 801552e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015532:	3304      	adds	r3, #4
 8015534:	ed93 7a00 	vldr	s14, [r3]
 8015538:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 801553c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015540:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015544:	3304      	adds	r3, #4
 8015546:	edd3 7a00 	vldr	s15, [r3]
 801554a:	683b      	ldr	r3, [r7, #0]
 801554c:	1d1a      	adds	r2, r3, #4
 801554e:	603a      	str	r2, [r7, #0]
 8015550:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015554:	edc3 7a00 	vstr	s15, [r3]

    /* Twiddle factors are ones */
    *p2++ = t2[0];
 8015558:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801555c:	1d1a      	adds	r2, r3, #4
 801555e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8015562:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015564:	601a      	str	r2, [r3, #0]
    *p2++ = t2[1];
 8015566:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801556a:	1d1a      	adds	r2, r3, #4
 801556c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8015570:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015572:	601a      	str	r2, [r3, #0]
    *p3++ = t3[0];
 8015574:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8015578:	1d1a      	adds	r2, r3, #4
 801557a:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 801557e:	69fa      	ldr	r2, [r7, #28]
 8015580:	601a      	str	r2, [r3, #0]
    *p3++ = t3[1];
 8015582:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8015586:	1d1a      	adds	r2, r3, #4
 8015588:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 801558c:	6a3a      	ldr	r2, [r7, #32]
 801558e:	601a      	str	r2, [r3, #0]
    *p4++ = t4[0];
 8015590:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015594:	1d1a      	adds	r2, r3, #4
 8015596:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 801559a:	68fa      	ldr	r2, [r7, #12]
 801559c:	601a      	str	r2, [r3, #0]
    *p4++ = t4[1];
 801559e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80155a2:	1d1a      	adds	r2, r3, #4
 80155a4:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80155a8:	693a      	ldr	r2, [r7, #16]
 80155aa:	601a      	str	r2, [r3, #0]

    tw2 += twMod2;
 80155ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80155ae:	009b      	lsls	r3, r3, #2
 80155b0:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80155b4:	4413      	add	r3, r2
 80155b6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    tw3 += twMod3;
 80155ba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80155bc:	009b      	lsls	r3, r3, #2
 80155be:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80155c2:	4413      	add	r3, r2
 80155c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    tw4 += twMod4;
 80155c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80155ca:	009b      	lsls	r3, r3, #2
 80155cc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80155d0:	4413      	add	r3, r2
 80155d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

    for (l = (L - 2) >> 1; l > 0; l-- )
 80155d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80155da:	3b02      	subs	r3, #2
 80155dc:	085b      	lsrs	r3, r3, #1
 80155de:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80155e2:	e31a      	b.n	8015c1a <arm_cfft_radix8by4_f32+0x8f4>
    {
      /* TOP */
      p1ap3_0 = p1[0] + p3[0];
 80155e4:	683b      	ldr	r3, [r7, #0]
 80155e6:	ed93 7a00 	vldr	s14, [r3]
 80155ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80155ee:	edd3 7a00 	vldr	s15, [r3]
 80155f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80155f6:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
      p1sp3_0 = p1[0] - p3[0];
 80155fa:	683b      	ldr	r3, [r7, #0]
 80155fc:	ed93 7a00 	vldr	s14, [r3]
 8015600:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8015604:	edd3 7a00 	vldr	s15, [r3]
 8015608:	ee77 7a67 	vsub.f32	s15, s14, s15
 801560c:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
      p1ap3_1 = p1[1] + p3[1];
 8015610:	683b      	ldr	r3, [r7, #0]
 8015612:	3304      	adds	r3, #4
 8015614:	ed93 7a00 	vldr	s14, [r3]
 8015618:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801561c:	3304      	adds	r3, #4
 801561e:	edd3 7a00 	vldr	s15, [r3]
 8015622:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015626:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
      p1sp3_1 = p1[1] - p3[1];
 801562a:	683b      	ldr	r3, [r7, #0]
 801562c:	3304      	adds	r3, #4
 801562e:	ed93 7a00 	vldr	s14, [r3]
 8015632:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8015636:	3304      	adds	r3, #4
 8015638:	edd3 7a00 	vldr	s15, [r3]
 801563c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015640:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
      /* col 2 */
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8015644:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015648:	3304      	adds	r3, #4
 801564a:	ed93 7a00 	vldr	s14, [r3]
 801564e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8015652:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015656:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 801565a:	3304      	adds	r3, #4
 801565c:	edd3 7a00 	vldr	s15, [r3]
 8015660:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015664:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8015668:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801566c:	edd3 7a00 	vldr	s15, [r3]
 8015670:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8015674:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015678:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 801567c:	edd3 7a00 	vldr	s15, [r3]
 8015680:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015684:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
      /* col 3 */
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 8015688:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801568c:	edd3 7a00 	vldr	s15, [r3]
 8015690:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8015694:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015698:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 801569c:	edd3 7a00 	vldr	s15, [r3]
 80156a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80156a4:	edc7 7a07 	vstr	s15, [r7, #28]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 80156a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80156ac:	3304      	adds	r3, #4
 80156ae:	edd3 7a00 	vldr	s15, [r3]
 80156b2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80156b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80156ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80156be:	3304      	adds	r3, #4
 80156c0:	edd3 7a00 	vldr	s15, [r3]
 80156c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80156c8:	edc7 7a08 	vstr	s15, [r7, #32]
      /* col 4 */
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 80156cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80156d0:	3304      	adds	r3, #4
 80156d2:	edd3 7a00 	vldr	s15, [r3]
 80156d6:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80156da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80156de:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80156e2:	3304      	adds	r3, #4
 80156e4:	edd3 7a00 	vldr	s15, [r3]
 80156e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80156ec:	edc7 7a03 	vstr	s15, [r7, #12]
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 80156f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80156f4:	ed93 7a00 	vldr	s14, [r3]
 80156f8:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80156fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015700:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015704:	edd3 7a00 	vldr	s15, [r3]
 8015708:	ee77 7a67 	vsub.f32	s15, s14, s15
 801570c:	edc7 7a04 	vstr	s15, [r7, #16]
      /* col 1 - top */
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8015710:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015714:	ed93 7a00 	vldr	s14, [r3]
 8015718:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 801571c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015720:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015724:	edd3 7a00 	vldr	s15, [r3]
 8015728:	683b      	ldr	r3, [r7, #0]
 801572a:	1d1a      	adds	r2, r3, #4
 801572c:	603a      	str	r2, [r7, #0]
 801572e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015732:	edc3 7a00 	vstr	s15, [r3]
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8015736:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801573a:	3304      	adds	r3, #4
 801573c:	ed93 7a00 	vldr	s14, [r3]
 8015740:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8015744:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015748:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 801574c:	3304      	adds	r3, #4
 801574e:	edd3 7a00 	vldr	s15, [r3]
 8015752:	683b      	ldr	r3, [r7, #0]
 8015754:	1d1a      	adds	r2, r3, #4
 8015756:	603a      	str	r2, [r7, #0]
 8015758:	ee77 7a27 	vadd.f32	s15, s14, s15
 801575c:	edc3 7a00 	vstr	s15, [r3]

      /* BOTTOM */
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8015760:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8015764:	3b04      	subs	r3, #4
 8015766:	ed93 7a00 	vldr	s14, [r3]
 801576a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801576e:	3b04      	subs	r3, #4
 8015770:	edd3 7a00 	vldr	s15, [r3]
 8015774:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015778:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
      p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 801577c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8015780:	3b04      	subs	r3, #4
 8015782:	ed93 7a00 	vldr	s14, [r3]
 8015786:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801578a:	3b04      	subs	r3, #4
 801578c:	edd3 7a00 	vldr	s15, [r3]
 8015790:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015794:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8015798:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801579c:	ed93 7a00 	vldr	s14, [r3]
 80157a0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80157a4:	edd3 7a00 	vldr	s15, [r3]
 80157a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80157ac:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
      p1sp3_0 = pEnd1[ 0] - pEnd3[0];
 80157b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80157b4:	ed93 7a00 	vldr	s14, [r3]
 80157b8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80157bc:	edd3 7a00 	vldr	s15, [r3]
 80157c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80157c4:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
      /* col 2 */
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 80157c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80157cc:	ed93 7a00 	vldr	s14, [r3]
 80157d0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80157d4:	edd3 7a00 	vldr	s15, [r3]
 80157d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80157dc:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80157e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80157e4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 80157e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80157ec:	ed93 7a00 	vldr	s14, [r3]
 80157f0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80157f4:	edd3 7a00 	vldr	s15, [r3]
 80157f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80157fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8015800:	3b04      	subs	r3, #4
 8015802:	edd3 7a00 	vldr	s15, [r3]
 8015806:	ee37 7a67 	vsub.f32	s14, s14, s15
 801580a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801580e:	3b04      	subs	r3, #4
 8015810:	edd3 7a00 	vldr	s15, [r3]
 8015814:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015818:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
      /* col 3 */
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 801581c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8015820:	3b04      	subs	r3, #4
 8015822:	edd3 7a00 	vldr	s15, [r3]
 8015826:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 801582a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801582e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8015832:	3b04      	subs	r3, #4
 8015834:	edd3 7a00 	vldr	s15, [r3]
 8015838:	ee77 7a67 	vsub.f32	s15, s14, s15
 801583c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8015840:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8015844:	edd3 7a00 	vldr	s15, [r3]
 8015848:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 801584c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015850:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8015854:	edd3 7a00 	vldr	s15, [r3]
 8015858:	ee77 7a67 	vsub.f32	s15, s14, s15
 801585c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
      /* col 4 */
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 8015860:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8015864:	ed93 7a00 	vldr	s14, [r3]
 8015868:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801586c:	edd3 7a00 	vldr	s15, [r3]
 8015870:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015874:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8015878:	ee77 7a67 	vsub.f32	s15, s14, s15
 801587c:	edc7 7a05 	vstr	s15, [r7, #20]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8015880:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8015884:	3b04      	subs	r3, #4
 8015886:	ed93 7a00 	vldr	s14, [r3]
 801588a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801588e:	3b04      	subs	r3, #4
 8015890:	edd3 7a00 	vldr	s15, [r3]
 8015894:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015898:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 801589c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80158a0:	edc7 7a06 	vstr	s15, [r7, #24]
      /* col 1 - Bottom */
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 80158a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80158a8:	ed93 7a00 	vldr	s14, [r3]
 80158ac:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80158b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80158b4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80158b8:	edd3 7a00 	vldr	s15, [r3]
 80158bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80158c0:	1f1a      	subs	r2, r3, #4
 80158c2:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80158c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80158ca:	edc3 7a00 	vstr	s15, [r3]
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 80158ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80158d2:	3b04      	subs	r3, #4
 80158d4:	ed93 7a00 	vldr	s14, [r3]
 80158d8:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80158dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80158e0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80158e4:	3b04      	subs	r3, #4
 80158e6:	edd3 7a00 	vldr	s15, [r3]
 80158ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80158ee:	1f1a      	subs	r2, r3, #4
 80158f0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80158f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80158f8:	edc3 7a00 	vstr	s15, [r3]

      /* COL 2 */
      /* read twiddle factors */
      twR = *tw2++;
 80158fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8015900:	1d1a      	adds	r2, r3, #4
 8015902:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8015906:	681b      	ldr	r3, [r3, #0]
 8015908:	653b      	str	r3, [r7, #80]	; 0x50
      twI = *tw2++;
 801590a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801590e:	1d1a      	adds	r2, r3, #4
 8015910:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8015914:	681b      	ldr	r3, [r3, #0]
 8015916:	64fb      	str	r3, [r7, #76]	; 0x4c
      /* multiply by twiddle factors */
      /*  let    Z1 = a + i(b),   Z2 = c + i(d) */
      /*   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d) */

      /* Top */
      m0 = t2[0] * twR;
 8015918:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 801591c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015920:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015924:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 = t2[1] * twI;
 8015928:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 801592c:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015930:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015934:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 = t2[1] * twR;
 8015938:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 801593c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015940:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015944:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 = t2[0] * twI;
 8015948:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 801594c:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015950:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015954:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *p2++ = m0 + m1;
 8015958:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801595c:	1d1a      	adds	r2, r3, #4
 801595e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8015962:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8015966:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 801596a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801596e:	edc3 7a00 	vstr	s15, [r3]
      *p2++ = m2 - m3;
 8015972:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015976:	1d1a      	adds	r2, r3, #4
 8015978:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 801597c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8015980:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8015984:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015988:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 2 */
      /* 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i */
      /* Bottom */
      m0 = t2[3] * twI;
 801598c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8015990:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015994:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015998:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 = t2[2] * twR;
 801599c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80159a0:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80159a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80159a8:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 = t2[2] * twI;
 80159ac:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80159b0:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80159b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80159b8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 = t2[3] * twR;
 80159bc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80159c0:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80159c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80159c8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *pEnd2-- = m0 - m1;
 80159cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80159d0:	1f1a      	subs	r2, r3, #4
 80159d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80159d6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80159da:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80159de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80159e2:	edc3 7a00 	vstr	s15, [r3]
      *pEnd2-- = m2 + m3;
 80159e6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80159ea:	1f1a      	subs	r2, r3, #4
 80159ec:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80159f0:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80159f4:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80159f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80159fc:	edc3 7a00 	vstr	s15, [r3]

      /* COL 3 */
      twR = tw3[0];
 8015a00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8015a04:	681b      	ldr	r3, [r3, #0]
 8015a06:	653b      	str	r3, [r7, #80]	; 0x50
      twI = tw3[1];
 8015a08:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8015a0c:	685b      	ldr	r3, [r3, #4]
 8015a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
      tw3 += twMod3;
 8015a10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8015a12:	009b      	lsls	r3, r3, #2
 8015a14:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8015a18:	4413      	add	r3, r2
 8015a1a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
      /* Top */
      m0 = t3[0] * twR;
 8015a1e:	edd7 7a07 	vldr	s15, [r7, #28]
 8015a22:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015a26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015a2a:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 = t3[1] * twI;
 8015a2e:	edd7 7a08 	vldr	s15, [r7, #32]
 8015a32:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015a3a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 = t3[1] * twR;
 8015a3e:	edd7 7a08 	vldr	s15, [r7, #32]
 8015a42:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015a46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015a4a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 = t3[0] * twI;
 8015a4e:	edd7 7a07 	vldr	s15, [r7, #28]
 8015a52:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015a56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015a5a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *p3++ = m0 + m1;
 8015a5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8015a62:	1d1a      	adds	r2, r3, #4
 8015a64:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8015a68:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8015a6c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8015a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015a74:	edc3 7a00 	vstr	s15, [r3]
      *p3++ = m2 - m3;
 8015a78:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8015a7c:	1d1a      	adds	r2, r3, #4
 8015a7e:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8015a82:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8015a86:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8015a8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015a8e:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 3 */
      /* 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i */
      /* Bottom */
      m0 = -t3[3] * twR;
 8015a92:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8015a96:	eef1 7a67 	vneg.f32	s15, s15
 8015a9a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015aa2:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 =  t3[2] * twI;
 8015aa6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8015aaa:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015aae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015ab2:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 =  t3[2] * twR;
 8015ab6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8015aba:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015ac2:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 =  t3[3] * twI;
 8015ac6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8015aca:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015ace:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015ad2:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *pEnd3-- = m0 - m1;
 8015ad6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8015ada:	1f1a      	subs	r2, r3, #4
 8015adc:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8015ae0:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8015ae4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8015ae8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015aec:	edc3 7a00 	vstr	s15, [r3]
      *pEnd3-- = m3 - m2;
 8015af0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8015af4:	1f1a      	subs	r2, r3, #4
 8015af6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8015afa:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8015afe:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8015b02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015b06:	edc3 7a00 	vstr	s15, [r3]

      /* COL 4 */
      twR = tw4[0];
 8015b0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8015b0e:	681b      	ldr	r3, [r3, #0]
 8015b10:	653b      	str	r3, [r7, #80]	; 0x50
      twI = tw4[1];
 8015b12:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8015b16:	685b      	ldr	r3, [r3, #4]
 8015b18:	64fb      	str	r3, [r7, #76]	; 0x4c
      tw4 += twMod4;
 8015b1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8015b1c:	009b      	lsls	r3, r3, #2
 8015b1e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8015b22:	4413      	add	r3, r2
 8015b24:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      /* Top */
      m0 = t4[0] * twR;
 8015b28:	edd7 7a03 	vldr	s15, [r7, #12]
 8015b2c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015b30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015b34:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 = t4[1] * twI;
 8015b38:	edd7 7a04 	vldr	s15, [r7, #16]
 8015b3c:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015b40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015b44:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 = t4[1] * twR;
 8015b48:	edd7 7a04 	vldr	s15, [r7, #16]
 8015b4c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015b50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015b54:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 = t4[0] * twI;
 8015b58:	edd7 7a03 	vldr	s15, [r7, #12]
 8015b5c:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015b60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015b64:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *p4++ = m0 + m1;
 8015b68:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015b6c:	1d1a      	adds	r2, r3, #4
 8015b6e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8015b72:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8015b76:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8015b7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015b7e:	edc3 7a00 	vstr	s15, [r3]
      *p4++ = m2 - m3;
 8015b82:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015b86:	1d1a      	adds	r2, r3, #4
 8015b88:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8015b8c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8015b90:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8015b94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015b98:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 4 */
      /* 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i */
      /* Bottom */
      m0 = t4[3] * twI;
 8015b9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8015ba0:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015ba4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015ba8:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 = t4[2] * twR;
 8015bac:	edd7 7a05 	vldr	s15, [r7, #20]
 8015bb0:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015bb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015bb8:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 = t4[2] * twI;
 8015bbc:	edd7 7a05 	vldr	s15, [r7, #20]
 8015bc0:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015bc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015bc8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 = t4[3] * twR;
 8015bcc:	edd7 7a06 	vldr	s15, [r7, #24]
 8015bd0:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015bd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015bd8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *pEnd4-- = m0 - m1;
 8015bdc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8015be0:	1f1a      	subs	r2, r3, #4
 8015be2:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8015be6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8015bea:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8015bee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015bf2:	edc3 7a00 	vstr	s15, [r3]
      *pEnd4-- = m2 + m3;
 8015bf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8015bfa:	1f1a      	subs	r2, r3, #4
 8015bfc:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8015c00:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8015c04:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8015c08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015c0c:	edc3 7a00 	vstr	s15, [r3]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8015c10:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8015c14:	3b01      	subs	r3, #1
 8015c16:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8015c1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8015c1e:	2b00      	cmp	r3, #0
 8015c20:	f47f ace0 	bne.w	80155e4 <arm_cfft_radix8by4_f32+0x2be>
    }

    /* MIDDLE */
    /* Twiddle factors are */
    /*  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i */
    p1ap3_0 = p1[0] + p3[0];
 8015c24:	683b      	ldr	r3, [r7, #0]
 8015c26:	ed93 7a00 	vldr	s14, [r3]
 8015c2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8015c2e:	edd3 7a00 	vldr	s15, [r3]
 8015c32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015c36:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 8015c3a:	683b      	ldr	r3, [r7, #0]
 8015c3c:	ed93 7a00 	vldr	s14, [r3]
 8015c40:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8015c44:	edd3 7a00 	vldr	s15, [r3]
 8015c48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015c4c:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8015c50:	683b      	ldr	r3, [r7, #0]
 8015c52:	3304      	adds	r3, #4
 8015c54:	ed93 7a00 	vldr	s14, [r3]
 8015c58:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8015c5c:	3304      	adds	r3, #4
 8015c5e:	edd3 7a00 	vldr	s15, [r3]
 8015c62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015c66:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 8015c6a:	683b      	ldr	r3, [r7, #0]
 8015c6c:	3304      	adds	r3, #4
 8015c6e:	ed93 7a00 	vldr	s14, [r3]
 8015c72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8015c76:	3304      	adds	r3, #4
 8015c78:	edd3 7a00 	vldr	s15, [r3]
 8015c7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015c80:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8015c84:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015c88:	3304      	adds	r3, #4
 8015c8a:	ed93 7a00 	vldr	s14, [r3]
 8015c8e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8015c92:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015c96:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015c9a:	3304      	adds	r3, #4
 8015c9c:	edd3 7a00 	vldr	s15, [r3]
 8015ca0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015ca4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8015ca8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015cac:	edd3 7a00 	vldr	s15, [r3]
 8015cb0:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8015cb4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015cb8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015cbc:	edd3 7a00 	vldr	s15, [r3]
 8015cc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015cc4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    /* col 3 */
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8015cc8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015ccc:	edd3 7a00 	vldr	s15, [r3]
 8015cd0:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8015cd4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015cd8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015cdc:	edd3 7a00 	vldr	s15, [r3]
 8015ce0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015ce4:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8015ce8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015cec:	3304      	adds	r3, #4
 8015cee:	edd3 7a00 	vldr	s15, [r3]
 8015cf2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8015cf6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015cfa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015cfe:	3304      	adds	r3, #4
 8015d00:	edd3 7a00 	vldr	s15, [r3]
 8015d04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015d08:	edc7 7a08 	vstr	s15, [r7, #32]
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8015d0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015d10:	3304      	adds	r3, #4
 8015d12:	edd3 7a00 	vldr	s15, [r3]
 8015d16:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8015d1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015d1e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015d22:	3304      	adds	r3, #4
 8015d24:	edd3 7a00 	vldr	s15, [r3]
 8015d28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015d2c:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8015d30:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015d34:	ed93 7a00 	vldr	s14, [r3]
 8015d38:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8015d3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015d40:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015d44:	edd3 7a00 	vldr	s15, [r3]
 8015d48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015d4c:	edc7 7a04 	vstr	s15, [r7, #16]
    /* col 1 - Top */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8015d50:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015d54:	ed93 7a00 	vldr	s14, [r3]
 8015d58:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8015d5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015d60:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015d64:	edd3 7a00 	vldr	s15, [r3]
 8015d68:	683b      	ldr	r3, [r7, #0]
 8015d6a:	1d1a      	adds	r2, r3, #4
 8015d6c:	603a      	str	r2, [r7, #0]
 8015d6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015d72:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8015d76:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015d7a:	3304      	adds	r3, #4
 8015d7c:	ed93 7a00 	vldr	s14, [r3]
 8015d80:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8015d84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015d88:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015d8c:	3304      	adds	r3, #4
 8015d8e:	edd3 7a00 	vldr	s15, [r3]
 8015d92:	683b      	ldr	r3, [r7, #0]
 8015d94:	1d1a      	adds	r2, r3, #4
 8015d96:	603a      	str	r2, [r7, #0]
 8015d98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015d9c:	edc3 7a00 	vstr	s15, [r3]

    /* COL 2 */
    twR = tw2[0];
 8015da0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8015da4:	681b      	ldr	r3, [r3, #0]
 8015da6:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw2[1];
 8015da8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8015dac:	685b      	ldr	r3, [r3, #4]
 8015dae:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t2[0] * twR;
 8015db0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8015db4:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015db8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015dbc:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t2[1] * twI;
 8015dc0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8015dc4:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015dc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015dcc:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t2[1] * twR;
 8015dd0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8015dd4:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015dd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015ddc:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t2[0] * twI;
 8015de0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8015de4:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015de8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015dec:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p2++ = m0 + m1;
 8015df0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015df4:	1d1a      	adds	r2, r3, #4
 8015df6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8015dfa:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8015dfe:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8015e02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015e06:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 8015e0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015e0e:	1d1a      	adds	r2, r3, #4
 8015e10:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8015e14:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8015e18:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8015e1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015e20:	edc3 7a00 	vstr	s15, [r3]
    /* COL 3 */
    twR = tw3[0];
 8015e24:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8015e28:	681b      	ldr	r3, [r3, #0]
 8015e2a:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw3[1];
 8015e2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8015e30:	685b      	ldr	r3, [r3, #4]
 8015e32:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t3[0] * twR;
 8015e34:	edd7 7a07 	vldr	s15, [r7, #28]
 8015e38:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015e3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e40:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t3[1] * twI;
 8015e44:	edd7 7a08 	vldr	s15, [r7, #32]
 8015e48:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015e4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e50:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t3[1] * twR;
 8015e54:	edd7 7a08 	vldr	s15, [r7, #32]
 8015e58:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015e5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e60:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t3[0] * twI;
 8015e64:	edd7 7a07 	vldr	s15, [r7, #28]
 8015e68:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015e6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e70:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p3++ = m0 + m1;
 8015e74:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8015e78:	1d1a      	adds	r2, r3, #4
 8015e7a:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8015e7e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8015e82:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8015e86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015e8a:	edc3 7a00 	vstr	s15, [r3]
    *p3++ = m2 - m3;
 8015e8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8015e92:	1d1a      	adds	r2, r3, #4
 8015e94:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8015e98:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8015e9c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8015ea0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015ea4:	edc3 7a00 	vstr	s15, [r3]
    /* COL 4 */
    twR = tw4[0];
 8015ea8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8015eac:	681b      	ldr	r3, [r3, #0]
 8015eae:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw4[1];
 8015eb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8015eb4:	685b      	ldr	r3, [r3, #4]
 8015eb6:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t4[0] * twR;
 8015eb8:	edd7 7a03 	vldr	s15, [r7, #12]
 8015ebc:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015ec0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015ec4:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t4[1] * twI;
 8015ec8:	edd7 7a04 	vldr	s15, [r7, #16]
 8015ecc:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015ed0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015ed4:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t4[1] * twR;
 8015ed8:	edd7 7a04 	vldr	s15, [r7, #16]
 8015edc:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8015ee0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015ee4:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t4[0] * twI;
 8015ee8:	edd7 7a03 	vldr	s15, [r7, #12]
 8015eec:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8015ef0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015ef4:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p4++ = m0 + m1;
 8015ef8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015efc:	1d1a      	adds	r2, r3, #4
 8015efe:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8015f02:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8015f06:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8015f0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015f0e:	edc3 7a00 	vstr	s15, [r3]
    *p4++ = m2 - m3;
 8015f12:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015f16:	1d1a      	adds	r2, r3, #4
 8015f18:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8015f1c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8015f20:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8015f24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015f28:	edc3 7a00 	vstr	s15, [r3]

    /* first col */
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8015f2c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8015f30:	b299      	uxth	r1, r3
 8015f32:	687b      	ldr	r3, [r7, #4]
 8015f34:	685a      	ldr	r2, [r3, #4]
 8015f36:	2304      	movs	r3, #4
 8015f38:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8015f3a:	f000 f8d9 	bl	80160f0 <arm_radix8_butterfly_f32>

    /* second col */
    arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 4U);
 8015f3e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8015f42:	b299      	uxth	r1, r3
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	685a      	ldr	r2, [r3, #4]
 8015f48:	2304      	movs	r3, #4
 8015f4a:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8015f4c:	f000 f8d0 	bl	80160f0 <arm_radix8_butterfly_f32>

    /* third col */
    arm_radix8_butterfly_f32 (pCol3, L, (float32_t *) S->pTwiddle, 4U);
 8015f50:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8015f54:	b299      	uxth	r1, r3
 8015f56:	687b      	ldr	r3, [r7, #4]
 8015f58:	685a      	ldr	r2, [r3, #4]
 8015f5a:	2304      	movs	r3, #4
 8015f5c:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8015f5e:	f000 f8c7 	bl	80160f0 <arm_radix8_butterfly_f32>

    /* fourth col */
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8015f62:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8015f66:	b299      	uxth	r1, r3
 8015f68:	687b      	ldr	r3, [r7, #4]
 8015f6a:	685a      	ldr	r2, [r3, #4]
 8015f6c:	2304      	movs	r3, #4
 8015f6e:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8015f70:	f000 f8be 	bl	80160f0 <arm_radix8_butterfly_f32>
}
 8015f74:	bf00      	nop
 8015f76:	37b0      	adds	r7, #176	; 0xb0
 8015f78:	46bd      	mov	sp, r7
 8015f7a:	bd80      	pop	{r7, pc}

08015f7c <arm_cfft_f32>:
void arm_cfft_f32(
  const arm_cfft_instance_f32 * S,
        float32_t * p1,
        uint8_t ifftFlag,
        uint8_t bitReverseFlag)
{
 8015f7c:	b580      	push	{r7, lr}
 8015f7e:	b088      	sub	sp, #32
 8015f80:	af00      	add	r7, sp, #0
 8015f82:	60f8      	str	r0, [r7, #12]
 8015f84:	60b9      	str	r1, [r7, #8]
 8015f86:	4611      	mov	r1, r2
 8015f88:	461a      	mov	r2, r3
 8015f8a:	460b      	mov	r3, r1
 8015f8c:	71fb      	strb	r3, [r7, #7]
 8015f8e:	4613      	mov	r3, r2
 8015f90:	71bb      	strb	r3, [r7, #6]
  uint32_t  L = S->fftLen, l;
 8015f92:	68fb      	ldr	r3, [r7, #12]
 8015f94:	881b      	ldrh	r3, [r3, #0]
 8015f96:	617b      	str	r3, [r7, #20]
  float32_t invL, * pSrc;

  if (ifftFlag == 1U)
 8015f98:	79fb      	ldrb	r3, [r7, #7]
 8015f9a:	2b01      	cmp	r3, #1
 8015f9c:	d117      	bne.n	8015fce <arm_cfft_f32+0x52>
  {
    /* Conjugate input data */
    pSrc = p1 + 1;
 8015f9e:	68bb      	ldr	r3, [r7, #8]
 8015fa0:	3304      	adds	r3, #4
 8015fa2:	61bb      	str	r3, [r7, #24]
    for (l = 0; l < L; l++)
 8015fa4:	2300      	movs	r3, #0
 8015fa6:	61fb      	str	r3, [r7, #28]
 8015fa8:	e00d      	b.n	8015fc6 <arm_cfft_f32+0x4a>
    {
      *pSrc = -*pSrc;
 8015faa:	69bb      	ldr	r3, [r7, #24]
 8015fac:	edd3 7a00 	vldr	s15, [r3]
 8015fb0:	eef1 7a67 	vneg.f32	s15, s15
 8015fb4:	69bb      	ldr	r3, [r7, #24]
 8015fb6:	edc3 7a00 	vstr	s15, [r3]
      pSrc += 2;
 8015fba:	69bb      	ldr	r3, [r7, #24]
 8015fbc:	3308      	adds	r3, #8
 8015fbe:	61bb      	str	r3, [r7, #24]
    for (l = 0; l < L; l++)
 8015fc0:	69fb      	ldr	r3, [r7, #28]
 8015fc2:	3301      	adds	r3, #1
 8015fc4:	61fb      	str	r3, [r7, #28]
 8015fc6:	69fa      	ldr	r2, [r7, #28]
 8015fc8:	697b      	ldr	r3, [r7, #20]
 8015fca:	429a      	cmp	r2, r3
 8015fcc:	d3ed      	bcc.n	8015faa <arm_cfft_f32+0x2e>
    }
  }

  switch (L)
 8015fce:	697b      	ldr	r3, [r7, #20]
 8015fd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015fd4:	d040      	beq.n	8016058 <arm_cfft_f32+0xdc>
 8015fd6:	697b      	ldr	r3, [r7, #20]
 8015fd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015fdc:	d845      	bhi.n	801606a <arm_cfft_f32+0xee>
 8015fde:	697b      	ldr	r3, [r7, #20]
 8015fe0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8015fe4:	d033      	beq.n	801604e <arm_cfft_f32+0xd2>
 8015fe6:	697b      	ldr	r3, [r7, #20]
 8015fe8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8015fec:	d83d      	bhi.n	801606a <arm_cfft_f32+0xee>
 8015fee:	697b      	ldr	r3, [r7, #20]
 8015ff0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015ff4:	d026      	beq.n	8016044 <arm_cfft_f32+0xc8>
 8015ff6:	697b      	ldr	r3, [r7, #20]
 8015ff8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015ffc:	d835      	bhi.n	801606a <arm_cfft_f32+0xee>
 8015ffe:	697b      	ldr	r3, [r7, #20]
 8016000:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016004:	d028      	beq.n	8016058 <arm_cfft_f32+0xdc>
 8016006:	697b      	ldr	r3, [r7, #20]
 8016008:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801600c:	d82d      	bhi.n	801606a <arm_cfft_f32+0xee>
 801600e:	697b      	ldr	r3, [r7, #20]
 8016010:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016014:	d01b      	beq.n	801604e <arm_cfft_f32+0xd2>
 8016016:	697b      	ldr	r3, [r7, #20]
 8016018:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801601c:	d825      	bhi.n	801606a <arm_cfft_f32+0xee>
 801601e:	697b      	ldr	r3, [r7, #20]
 8016020:	2b80      	cmp	r3, #128	; 0x80
 8016022:	d00f      	beq.n	8016044 <arm_cfft_f32+0xc8>
 8016024:	697b      	ldr	r3, [r7, #20]
 8016026:	2b80      	cmp	r3, #128	; 0x80
 8016028:	d81f      	bhi.n	801606a <arm_cfft_f32+0xee>
 801602a:	697b      	ldr	r3, [r7, #20]
 801602c:	2b40      	cmp	r3, #64	; 0x40
 801602e:	d013      	beq.n	8016058 <arm_cfft_f32+0xdc>
 8016030:	697b      	ldr	r3, [r7, #20]
 8016032:	2b40      	cmp	r3, #64	; 0x40
 8016034:	d819      	bhi.n	801606a <arm_cfft_f32+0xee>
 8016036:	697b      	ldr	r3, [r7, #20]
 8016038:	2b10      	cmp	r3, #16
 801603a:	d003      	beq.n	8016044 <arm_cfft_f32+0xc8>
 801603c:	697b      	ldr	r3, [r7, #20]
 801603e:	2b20      	cmp	r3, #32
 8016040:	d005      	beq.n	801604e <arm_cfft_f32+0xd2>
 8016042:	e012      	b.n	801606a <arm_cfft_f32+0xee>
  {
  case 16:
  case 128:
  case 1024:
    arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8016044:	68b9      	ldr	r1, [r7, #8]
 8016046:	68f8      	ldr	r0, [r7, #12]
 8016048:	f7fe ff79 	bl	8014f3e <arm_cfft_radix8by2_f32>
    break;
 801604c:	e00d      	b.n	801606a <arm_cfft_f32+0xee>
  case 32:
  case 256:
  case 2048:
    arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
 801604e:	68b9      	ldr	r1, [r7, #8]
 8016050:	68f8      	ldr	r0, [r7, #12]
 8016052:	f7ff f968 	bl	8015326 <arm_cfft_radix8by4_f32>
    break;
 8016056:	e008      	b.n	801606a <arm_cfft_f32+0xee>
  case 64:
  case 512:
  case 4096:
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
 8016058:	697b      	ldr	r3, [r7, #20]
 801605a:	b299      	uxth	r1, r3
 801605c:	68fb      	ldr	r3, [r7, #12]
 801605e:	685a      	ldr	r2, [r3, #4]
 8016060:	2301      	movs	r3, #1
 8016062:	68b8      	ldr	r0, [r7, #8]
 8016064:	f000 f844 	bl	80160f0 <arm_radix8_butterfly_f32>
    break;
 8016068:	bf00      	nop
  }

  if ( bitReverseFlag )
 801606a:	79bb      	ldrb	r3, [r7, #6]
 801606c:	2b00      	cmp	r3, #0
 801606e:	d007      	beq.n	8016080 <arm_cfft_f32+0x104>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 8016070:	68fb      	ldr	r3, [r7, #12]
 8016072:	8999      	ldrh	r1, [r3, #12]
 8016074:	68fb      	ldr	r3, [r7, #12]
 8016076:	689b      	ldr	r3, [r3, #8]
 8016078:	461a      	mov	r2, r3
 801607a:	68b8      	ldr	r0, [r7, #8]
 801607c:	f7fe ff06 	bl	8014e8c <arm_bitreversal_32>

  if (ifftFlag == 1U)
 8016080:	79fb      	ldrb	r3, [r7, #7]
 8016082:	2b01      	cmp	r3, #1
 8016084:	d130      	bne.n	80160e8 <arm_cfft_f32+0x16c>
  {
    invL = 1.0f / (float32_t)L;
 8016086:	697b      	ldr	r3, [r7, #20]
 8016088:	ee07 3a90 	vmov	s15, r3
 801608c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8016090:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8016094:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8016098:	edc7 7a04 	vstr	s15, [r7, #16]

    /* Conjugate and scale output data */
    pSrc = p1;
 801609c:	68bb      	ldr	r3, [r7, #8]
 801609e:	61bb      	str	r3, [r7, #24]
    for (l= 0; l < L; l++)
 80160a0:	2300      	movs	r3, #0
 80160a2:	61fb      	str	r3, [r7, #28]
 80160a4:	e01c      	b.n	80160e0 <arm_cfft_f32+0x164>
    {
      *pSrc++ *=   invL ;
 80160a6:	69bb      	ldr	r3, [r7, #24]
 80160a8:	1d1a      	adds	r2, r3, #4
 80160aa:	61ba      	str	r2, [r7, #24]
 80160ac:	ed93 7a00 	vldr	s14, [r3]
 80160b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80160b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80160b8:	edc3 7a00 	vstr	s15, [r3]
      *pSrc    = -(*pSrc) * invL;
 80160bc:	69bb      	ldr	r3, [r7, #24]
 80160be:	edd3 7a00 	vldr	s15, [r3]
 80160c2:	eeb1 7a67 	vneg.f32	s14, s15
 80160c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80160ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80160ce:	69bb      	ldr	r3, [r7, #24]
 80160d0:	edc3 7a00 	vstr	s15, [r3]
      pSrc++;
 80160d4:	69bb      	ldr	r3, [r7, #24]
 80160d6:	3304      	adds	r3, #4
 80160d8:	61bb      	str	r3, [r7, #24]
    for (l= 0; l < L; l++)
 80160da:	69fb      	ldr	r3, [r7, #28]
 80160dc:	3301      	adds	r3, #1
 80160de:	61fb      	str	r3, [r7, #28]
 80160e0:	69fa      	ldr	r2, [r7, #28]
 80160e2:	697b      	ldr	r3, [r7, #20]
 80160e4:	429a      	cmp	r2, r3
 80160e6:	d3de      	bcc.n	80160a6 <arm_cfft_f32+0x12a>
    }
  }
}
 80160e8:	bf00      	nop
 80160ea:	3720      	adds	r7, #32
 80160ec:	46bd      	mov	sp, r7
 80160ee:	bd80      	pop	{r7, pc}

080160f0 <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
  float32_t * pSrc,
  uint16_t fftLen,
  const float32_t * pCoef,
  uint16_t twidCoefModifier)
{
 80160f0:	b480      	push	{r7}
 80160f2:	b0bd      	sub	sp, #244	; 0xf4
 80160f4:	af00      	add	r7, sp, #0
 80160f6:	60f8      	str	r0, [r7, #12]
 80160f8:	607a      	str	r2, [r7, #4]
 80160fa:	461a      	mov	r2, r3
 80160fc:	460b      	mov	r3, r1
 80160fe:	817b      	strh	r3, [r7, #10]
 8016100:	4613      	mov	r3, r2
 8016102:	813b      	strh	r3, [r7, #8]
   float32_t t1, t2;
   float32_t s1, s2, s3, s4, s5, s6, s7, s8;
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;
 8016104:	4b09      	ldr	r3, [pc, #36]	; (801612c <arm_radix8_butterfly_f32+0x3c>)
 8016106:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

   n2 = fftLen;
 801610a:	897b      	ldrh	r3, [r7, #10]
 801610c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

   do
   {
      n1 = n2;
 8016110:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8016114:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      n2 = n2 >> 3;
 8016118:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801611c:	08db      	lsrs	r3, r3, #3
 801611e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
      i1 = 0;
 8016122:	2300      	movs	r3, #0
 8016124:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8016128:	e002      	b.n	8016130 <arm_radix8_butterfly_f32+0x40>
 801612a:	bf00      	nop
 801612c:	3f3504f3 	.word	0x3f3504f3

      do
      {
         i2 = i1 + n2;
 8016130:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8016134:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8016138:	4413      	add	r3, r2
 801613a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
         i3 = i2 + n2;
 801613e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8016142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8016146:	4413      	add	r3, r2
 8016148:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
         i4 = i3 + n2;
 801614c:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8016150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8016154:	4413      	add	r3, r2
 8016156:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
         i5 = i4 + n2;
 801615a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 801615e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8016162:	4413      	add	r3, r2
 8016164:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
         i6 = i5 + n2;
 8016168:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 801616c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8016170:	4413      	add	r3, r2
 8016172:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
         i7 = i6 + n2;
 8016176:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 801617a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801617e:	4413      	add	r3, r2
 8016180:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
         i8 = i7 + n2;
 8016184:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8016188:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801618c:	4413      	add	r3, r2
 801618e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8016192:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8016196:	00db      	lsls	r3, r3, #3
 8016198:	68fa      	ldr	r2, [r7, #12]
 801619a:	4413      	add	r3, r2
 801619c:	ed93 7a00 	vldr	s14, [r3]
 80161a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80161a4:	00db      	lsls	r3, r3, #3
 80161a6:	68fa      	ldr	r2, [r7, #12]
 80161a8:	4413      	add	r3, r2
 80161aa:	edd3 7a00 	vldr	s15, [r3]
 80161ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80161b2:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 80161b6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80161ba:	00db      	lsls	r3, r3, #3
 80161bc:	68fa      	ldr	r2, [r7, #12]
 80161be:	4413      	add	r3, r2
 80161c0:	ed93 7a00 	vldr	s14, [r3]
 80161c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80161c8:	00db      	lsls	r3, r3, #3
 80161ca:	68fa      	ldr	r2, [r7, #12]
 80161cc:	4413      	add	r3, r2
 80161ce:	edd3 7a00 	vldr	s15, [r3]
 80161d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80161d6:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80161da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80161de:	00db      	lsls	r3, r3, #3
 80161e0:	68fa      	ldr	r2, [r7, #12]
 80161e2:	4413      	add	r3, r2
 80161e4:	ed93 7a00 	vldr	s14, [r3]
 80161e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80161ec:	00db      	lsls	r3, r3, #3
 80161ee:	68fa      	ldr	r2, [r7, #12]
 80161f0:	4413      	add	r3, r2
 80161f2:	edd3 7a00 	vldr	s15, [r3]
 80161f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80161fa:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 80161fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8016202:	00db      	lsls	r3, r3, #3
 8016204:	68fa      	ldr	r2, [r7, #12]
 8016206:	4413      	add	r3, r2
 8016208:	ed93 7a00 	vldr	s14, [r3]
 801620c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8016210:	00db      	lsls	r3, r3, #3
 8016212:	68fa      	ldr	r2, [r7, #12]
 8016214:	4413      	add	r3, r2
 8016216:	edd3 7a00 	vldr	s15, [r3]
 801621a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801621e:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8016222:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8016226:	00db      	lsls	r3, r3, #3
 8016228:	68fa      	ldr	r2, [r7, #12]
 801622a:	4413      	add	r3, r2
 801622c:	ed93 7a00 	vldr	s14, [r3]
 8016230:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8016234:	00db      	lsls	r3, r3, #3
 8016236:	68fa      	ldr	r2, [r7, #12]
 8016238:	4413      	add	r3, r2
 801623a:	edd3 7a00 	vldr	s15, [r3]
 801623e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016242:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8016246:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 801624a:	00db      	lsls	r3, r3, #3
 801624c:	68fa      	ldr	r2, [r7, #12]
 801624e:	4413      	add	r3, r2
 8016250:	ed93 7a00 	vldr	s14, [r3]
 8016254:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8016258:	00db      	lsls	r3, r3, #3
 801625a:	68fa      	ldr	r2, [r7, #12]
 801625c:	4413      	add	r3, r2
 801625e:	edd3 7a00 	vldr	s15, [r3]
 8016262:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016266:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 801626a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801626e:	00db      	lsls	r3, r3, #3
 8016270:	68fa      	ldr	r2, [r7, #12]
 8016272:	4413      	add	r3, r2
 8016274:	ed93 7a00 	vldr	s14, [r3]
 8016278:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801627c:	00db      	lsls	r3, r3, #3
 801627e:	68fa      	ldr	r2, [r7, #12]
 8016280:	4413      	add	r3, r2
 8016282:	edd3 7a00 	vldr	s15, [r3]
 8016286:	ee77 7a27 	vadd.f32	s15, s14, s15
 801628a:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         r8 = pSrc[2 * i4] - pSrc[2 * i8];
 801628e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8016292:	00db      	lsls	r3, r3, #3
 8016294:	68fa      	ldr	r2, [r7, #12]
 8016296:	4413      	add	r3, r2
 8016298:	ed93 7a00 	vldr	s14, [r3]
 801629c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80162a0:	00db      	lsls	r3, r3, #3
 80162a2:	68fa      	ldr	r2, [r7, #12]
 80162a4:	4413      	add	r3, r2
 80162a6:	edd3 7a00 	vldr	s15, [r3]
 80162aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80162ae:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         t1 = r1 - r3;
 80162b2:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80162b6:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80162ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80162be:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r1 = r1 + r3;
 80162c2:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80162c6:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80162ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80162ce:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r3 = r2 - r4;
 80162d2:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 80162d6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80162da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80162de:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r2 = r2 + r4;
 80162e2:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 80162e6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80162ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80162ee:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1] = r1 + r2;
 80162f2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80162f6:	00db      	lsls	r3, r3, #3
 80162f8:	68fa      	ldr	r2, [r7, #12]
 80162fa:	4413      	add	r3, r2
 80162fc:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8016300:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8016304:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016308:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5] = r1 - r2;
 801630c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8016310:	00db      	lsls	r3, r3, #3
 8016312:	68fa      	ldr	r2, [r7, #12]
 8016314:	4413      	add	r3, r2
 8016316:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 801631a:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 801631e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016322:	edc3 7a00 	vstr	s15, [r3]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8016326:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 801632a:	00db      	lsls	r3, r3, #3
 801632c:	3304      	adds	r3, #4
 801632e:	68fa      	ldr	r2, [r7, #12]
 8016330:	4413      	add	r3, r2
 8016332:	ed93 7a00 	vldr	s14, [r3]
 8016336:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801633a:	00db      	lsls	r3, r3, #3
 801633c:	3304      	adds	r3, #4
 801633e:	68fa      	ldr	r2, [r7, #12]
 8016340:	4413      	add	r3, r2
 8016342:	edd3 7a00 	vldr	s15, [r3]
 8016346:	ee77 7a27 	vadd.f32	s15, s14, s15
 801634a:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 801634e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8016352:	00db      	lsls	r3, r3, #3
 8016354:	3304      	adds	r3, #4
 8016356:	68fa      	ldr	r2, [r7, #12]
 8016358:	4413      	add	r3, r2
 801635a:	ed93 7a00 	vldr	s14, [r3]
 801635e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8016362:	00db      	lsls	r3, r3, #3
 8016364:	3304      	adds	r3, #4
 8016366:	68fa      	ldr	r2, [r7, #12]
 8016368:	4413      	add	r3, r2
 801636a:	edd3 7a00 	vldr	s15, [r3]
 801636e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016372:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8016376:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 801637a:	00db      	lsls	r3, r3, #3
 801637c:	3304      	adds	r3, #4
 801637e:	68fa      	ldr	r2, [r7, #12]
 8016380:	4413      	add	r3, r2
 8016382:	ed93 7a00 	vldr	s14, [r3]
 8016386:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801638a:	00db      	lsls	r3, r3, #3
 801638c:	3304      	adds	r3, #4
 801638e:	68fa      	ldr	r2, [r7, #12]
 8016390:	4413      	add	r3, r2
 8016392:	edd3 7a00 	vldr	s15, [r3]
 8016396:	ee77 7a27 	vadd.f32	s15, s14, s15
 801639a:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 801639e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80163a2:	00db      	lsls	r3, r3, #3
 80163a4:	3304      	adds	r3, #4
 80163a6:	68fa      	ldr	r2, [r7, #12]
 80163a8:	4413      	add	r3, r2
 80163aa:	ed93 7a00 	vldr	s14, [r3]
 80163ae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80163b2:	00db      	lsls	r3, r3, #3
 80163b4:	3304      	adds	r3, #4
 80163b6:	68fa      	ldr	r2, [r7, #12]
 80163b8:	4413      	add	r3, r2
 80163ba:	edd3 7a00 	vldr	s15, [r3]
 80163be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80163c2:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 80163c6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80163ca:	00db      	lsls	r3, r3, #3
 80163cc:	3304      	adds	r3, #4
 80163ce:	68fa      	ldr	r2, [r7, #12]
 80163d0:	4413      	add	r3, r2
 80163d2:	ed93 7a00 	vldr	s14, [r3]
 80163d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80163da:	00db      	lsls	r3, r3, #3
 80163dc:	3304      	adds	r3, #4
 80163de:	68fa      	ldr	r2, [r7, #12]
 80163e0:	4413      	add	r3, r2
 80163e2:	edd3 7a00 	vldr	s15, [r3]
 80163e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80163ea:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 80163ee:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80163f2:	00db      	lsls	r3, r3, #3
 80163f4:	3304      	adds	r3, #4
 80163f6:	68fa      	ldr	r2, [r7, #12]
 80163f8:	4413      	add	r3, r2
 80163fa:	ed93 7a00 	vldr	s14, [r3]
 80163fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8016402:	00db      	lsls	r3, r3, #3
 8016404:	3304      	adds	r3, #4
 8016406:	68fa      	ldr	r2, [r7, #12]
 8016408:	4413      	add	r3, r2
 801640a:	edd3 7a00 	vldr	s15, [r3]
 801640e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016412:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8016416:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801641a:	00db      	lsls	r3, r3, #3
 801641c:	3304      	adds	r3, #4
 801641e:	68fa      	ldr	r2, [r7, #12]
 8016420:	4413      	add	r3, r2
 8016422:	ed93 7a00 	vldr	s14, [r3]
 8016426:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801642a:	00db      	lsls	r3, r3, #3
 801642c:	3304      	adds	r3, #4
 801642e:	68fa      	ldr	r2, [r7, #12]
 8016430:	4413      	add	r3, r2
 8016432:	edd3 7a00 	vldr	s15, [r3]
 8016436:	ee77 7a27 	vadd.f32	s15, s14, s15
 801643a:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 801643e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8016442:	00db      	lsls	r3, r3, #3
 8016444:	3304      	adds	r3, #4
 8016446:	68fa      	ldr	r2, [r7, #12]
 8016448:	4413      	add	r3, r2
 801644a:	ed93 7a00 	vldr	s14, [r3]
 801644e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8016452:	00db      	lsls	r3, r3, #3
 8016454:	3304      	adds	r3, #4
 8016456:	68fa      	ldr	r2, [r7, #12]
 8016458:	4413      	add	r3, r2
 801645a:	edd3 7a00 	vldr	s15, [r3]
 801645e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016462:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         t2 = r1 - s3;
 8016466:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 801646a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 801646e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016472:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         r1 = r1 + s3;
 8016476:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 801647a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 801647e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016482:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s3 = r2 - r4;
 8016486:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 801648a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 801648e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016492:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         r2 = r2 + r4;
 8016496:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 801649a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 801649e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80164a2:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1 + 1] = r1 + r2;
 80164a6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80164aa:	00db      	lsls	r3, r3, #3
 80164ac:	3304      	adds	r3, #4
 80164ae:	68fa      	ldr	r2, [r7, #12]
 80164b0:	4413      	add	r3, r2
 80164b2:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80164b6:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80164ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80164be:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5 + 1] = r1 - r2;
 80164c2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80164c6:	00db      	lsls	r3, r3, #3
 80164c8:	3304      	adds	r3, #4
 80164ca:	68fa      	ldr	r2, [r7, #12]
 80164cc:	4413      	add	r3, r2
 80164ce:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80164d2:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80164d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80164da:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3]     = t1 + s3;
 80164de:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80164e2:	00db      	lsls	r3, r3, #3
 80164e4:	68fa      	ldr	r2, [r7, #12]
 80164e6:	4413      	add	r3, r2
 80164e8:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 80164ec:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80164f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80164f4:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7]     = t1 - s3;
 80164f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80164fc:	00db      	lsls	r3, r3, #3
 80164fe:	68fa      	ldr	r2, [r7, #12]
 8016500:	4413      	add	r3, r2
 8016502:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8016506:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 801650a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801650e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3 + 1] = t2 - r3;
 8016512:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8016516:	00db      	lsls	r3, r3, #3
 8016518:	3304      	adds	r3, #4
 801651a:	68fa      	ldr	r2, [r7, #12]
 801651c:	4413      	add	r3, r2
 801651e:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8016522:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8016526:	ee77 7a67 	vsub.f32	s15, s14, s15
 801652a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7 + 1] = t2 + r3;
 801652e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8016532:	00db      	lsls	r3, r3, #3
 8016534:	3304      	adds	r3, #4
 8016536:	68fa      	ldr	r2, [r7, #12]
 8016538:	4413      	add	r3, r2
 801653a:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 801653e:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8016542:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016546:	edc3 7a00 	vstr	s15, [r3]
         r1 = (r6 - r8) * C81;
 801654a:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 801654e:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8016552:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016556:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 801655a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801655e:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r6 = (r6 + r8) * C81;
 8016562:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8016566:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 801656a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801656e:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8016572:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016576:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r2 = (s6 - s8) * C81;
 801657a:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 801657e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8016582:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016586:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 801658a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801658e:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = (s6 + s8) * C81;
 8016592:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8016596:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 801659a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801659e:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 80165a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80165a6:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         t1 = r5 - r1;
 80165aa:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80165ae:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80165b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80165b6:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r5 = r5 + r1;
 80165ba:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80165be:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80165c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80165c6:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r8 = r7 - r6;
 80165ca:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80165ce:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80165d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80165d6:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         r7 = r7 + r6;
 80165da:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80165de:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80165e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80165e6:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         t2 = s5 - r2;
 80165ea:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 80165ee:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80165f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80165f6:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         s5 = s5 + r2;
 80165fa:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 80165fe:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8016602:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016606:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         s8 = s7 - s6;
 801660a:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 801660e:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8016612:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016616:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         s7 = s7 + s6;
 801661a:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 801661e:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8016622:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016626:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         pSrc[2 * i2]     = r5 + s7;
 801662a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 801662e:	00db      	lsls	r3, r3, #3
 8016630:	68fa      	ldr	r2, [r7, #12]
 8016632:	4413      	add	r3, r2
 8016634:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8016638:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 801663c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016640:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8]     = r5 - s7;
 8016644:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8016648:	00db      	lsls	r3, r3, #3
 801664a:	68fa      	ldr	r2, [r7, #12]
 801664c:	4413      	add	r3, r2
 801664e:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8016652:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8016656:	ee77 7a67 	vsub.f32	s15, s14, s15
 801665a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6]     = t1 + s8;
 801665e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8016662:	00db      	lsls	r3, r3, #3
 8016664:	68fa      	ldr	r2, [r7, #12]
 8016666:	4413      	add	r3, r2
 8016668:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 801666c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8016670:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016674:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4]     = t1 - s8;
 8016678:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801667c:	00db      	lsls	r3, r3, #3
 801667e:	68fa      	ldr	r2, [r7, #12]
 8016680:	4413      	add	r3, r2
 8016682:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8016686:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 801668a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801668e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i2 + 1] = s5 - r7;
 8016692:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8016696:	00db      	lsls	r3, r3, #3
 8016698:	3304      	adds	r3, #4
 801669a:	68fa      	ldr	r2, [r7, #12]
 801669c:	4413      	add	r3, r2
 801669e:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 80166a2:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80166a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80166aa:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8 + 1] = s5 + r7;
 80166ae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80166b2:	00db      	lsls	r3, r3, #3
 80166b4:	3304      	adds	r3, #4
 80166b6:	68fa      	ldr	r2, [r7, #12]
 80166b8:	4413      	add	r3, r2
 80166ba:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 80166be:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80166c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80166c6:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6 + 1] = t2 - r8;
 80166ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80166ce:	00db      	lsls	r3, r3, #3
 80166d0:	3304      	adds	r3, #4
 80166d2:	68fa      	ldr	r2, [r7, #12]
 80166d4:	4413      	add	r3, r2
 80166d6:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 80166da:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80166de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80166e2:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4 + 1] = t2 + r8;
 80166e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80166ea:	00db      	lsls	r3, r3, #3
 80166ec:	3304      	adds	r3, #4
 80166ee:	68fa      	ldr	r2, [r7, #12]
 80166f0:	4413      	add	r3, r2
 80166f2:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 80166f6:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80166fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80166fe:	edc3 7a00 	vstr	s15, [r3]

         i1 += n1;
 8016702:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8016706:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 801670a:	4413      	add	r3, r2
 801670c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
      } while (i1 < fftLen);
 8016710:	897b      	ldrh	r3, [r7, #10]
 8016712:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8016716:	429a      	cmp	r2, r3
 8016718:	f4ff ad0a 	bcc.w	8016130 <arm_radix8_butterfly_f32+0x40>

      if (n2 < 8)
 801671c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8016720:	2b07      	cmp	r3, #7
 8016722:	f240 84e3 	bls.w	80170ec <arm_radix8_butterfly_f32+0xffc>
         break;

      ia1 = 0;
 8016726:	2300      	movs	r3, #0
 8016728:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
      j = 1;
 801672c:	2301      	movs	r3, #1
 801672e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 8016732:	893b      	ldrh	r3, [r7, #8]
 8016734:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8016738:	4413      	add	r3, r2
 801673a:	67fb      	str	r3, [r7, #124]	; 0x7c
         ia1 = id;
 801673c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801673e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
         ia2 = ia1 + id;
 8016742:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8016746:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8016748:	4413      	add	r3, r2
 801674a:	67bb      	str	r3, [r7, #120]	; 0x78
         ia3 = ia2 + id;
 801674c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 801674e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8016750:	4413      	add	r3, r2
 8016752:	677b      	str	r3, [r7, #116]	; 0x74
         ia4 = ia3 + id;
 8016754:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8016756:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8016758:	4413      	add	r3, r2
 801675a:	673b      	str	r3, [r7, #112]	; 0x70
         ia5 = ia4 + id;
 801675c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801675e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8016760:	4413      	add	r3, r2
 8016762:	66fb      	str	r3, [r7, #108]	; 0x6c
         ia6 = ia5 + id;
 8016764:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8016766:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8016768:	4413      	add	r3, r2
 801676a:	66bb      	str	r3, [r7, #104]	; 0x68
         ia7 = ia6 + id;
 801676c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801676e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8016770:	4413      	add	r3, r2
 8016772:	667b      	str	r3, [r7, #100]	; 0x64

         co2 = pCoef[2 * ia1];
 8016774:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8016778:	00db      	lsls	r3, r3, #3
 801677a:	687a      	ldr	r2, [r7, #4]
 801677c:	4413      	add	r3, r2
 801677e:	681b      	ldr	r3, [r3, #0]
 8016780:	663b      	str	r3, [r7, #96]	; 0x60
         co3 = pCoef[2 * ia2];
 8016782:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8016784:	00db      	lsls	r3, r3, #3
 8016786:	687a      	ldr	r2, [r7, #4]
 8016788:	4413      	add	r3, r2
 801678a:	681b      	ldr	r3, [r3, #0]
 801678c:	65fb      	str	r3, [r7, #92]	; 0x5c
         co4 = pCoef[2 * ia3];
 801678e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8016790:	00db      	lsls	r3, r3, #3
 8016792:	687a      	ldr	r2, [r7, #4]
 8016794:	4413      	add	r3, r2
 8016796:	681b      	ldr	r3, [r3, #0]
 8016798:	65bb      	str	r3, [r7, #88]	; 0x58
         co5 = pCoef[2 * ia4];
 801679a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801679c:	00db      	lsls	r3, r3, #3
 801679e:	687a      	ldr	r2, [r7, #4]
 80167a0:	4413      	add	r3, r2
 80167a2:	681b      	ldr	r3, [r3, #0]
 80167a4:	657b      	str	r3, [r7, #84]	; 0x54
         co6 = pCoef[2 * ia5];
 80167a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80167a8:	00db      	lsls	r3, r3, #3
 80167aa:	687a      	ldr	r2, [r7, #4]
 80167ac:	4413      	add	r3, r2
 80167ae:	681b      	ldr	r3, [r3, #0]
 80167b0:	653b      	str	r3, [r7, #80]	; 0x50
         co7 = pCoef[2 * ia6];
 80167b2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80167b4:	00db      	lsls	r3, r3, #3
 80167b6:	687a      	ldr	r2, [r7, #4]
 80167b8:	4413      	add	r3, r2
 80167ba:	681b      	ldr	r3, [r3, #0]
 80167bc:	64fb      	str	r3, [r7, #76]	; 0x4c
         co8 = pCoef[2 * ia7];
 80167be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80167c0:	00db      	lsls	r3, r3, #3
 80167c2:	687a      	ldr	r2, [r7, #4]
 80167c4:	4413      	add	r3, r2
 80167c6:	681b      	ldr	r3, [r3, #0]
 80167c8:	64bb      	str	r3, [r7, #72]	; 0x48
         si2 = pCoef[2 * ia1 + 1];
 80167ca:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80167ce:	00db      	lsls	r3, r3, #3
 80167d0:	3304      	adds	r3, #4
 80167d2:	687a      	ldr	r2, [r7, #4]
 80167d4:	4413      	add	r3, r2
 80167d6:	681b      	ldr	r3, [r3, #0]
 80167d8:	647b      	str	r3, [r7, #68]	; 0x44
         si3 = pCoef[2 * ia2 + 1];
 80167da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80167dc:	00db      	lsls	r3, r3, #3
 80167de:	3304      	adds	r3, #4
 80167e0:	687a      	ldr	r2, [r7, #4]
 80167e2:	4413      	add	r3, r2
 80167e4:	681b      	ldr	r3, [r3, #0]
 80167e6:	643b      	str	r3, [r7, #64]	; 0x40
         si4 = pCoef[2 * ia3 + 1];
 80167e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80167ea:	00db      	lsls	r3, r3, #3
 80167ec:	3304      	adds	r3, #4
 80167ee:	687a      	ldr	r2, [r7, #4]
 80167f0:	4413      	add	r3, r2
 80167f2:	681b      	ldr	r3, [r3, #0]
 80167f4:	63fb      	str	r3, [r7, #60]	; 0x3c
         si5 = pCoef[2 * ia4 + 1];
 80167f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80167f8:	00db      	lsls	r3, r3, #3
 80167fa:	3304      	adds	r3, #4
 80167fc:	687a      	ldr	r2, [r7, #4]
 80167fe:	4413      	add	r3, r2
 8016800:	681b      	ldr	r3, [r3, #0]
 8016802:	63bb      	str	r3, [r7, #56]	; 0x38
         si6 = pCoef[2 * ia5 + 1];
 8016804:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016806:	00db      	lsls	r3, r3, #3
 8016808:	3304      	adds	r3, #4
 801680a:	687a      	ldr	r2, [r7, #4]
 801680c:	4413      	add	r3, r2
 801680e:	681b      	ldr	r3, [r3, #0]
 8016810:	637b      	str	r3, [r7, #52]	; 0x34
         si7 = pCoef[2 * ia6 + 1];
 8016812:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8016814:	00db      	lsls	r3, r3, #3
 8016816:	3304      	adds	r3, #4
 8016818:	687a      	ldr	r2, [r7, #4]
 801681a:	4413      	add	r3, r2
 801681c:	681b      	ldr	r3, [r3, #0]
 801681e:	633b      	str	r3, [r7, #48]	; 0x30
         si8 = pCoef[2 * ia7 + 1];
 8016820:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016822:	00db      	lsls	r3, r3, #3
 8016824:	3304      	adds	r3, #4
 8016826:	687a      	ldr	r2, [r7, #4]
 8016828:	4413      	add	r3, r2
 801682a:	681b      	ldr	r3, [r3, #0]
 801682c:	62fb      	str	r3, [r7, #44]	; 0x2c

         i1 = j;
 801682e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8016832:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

         do
         {
            /*  index calculation for the input */
            i2 = i1 + n2;
 8016836:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 801683a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801683e:	4413      	add	r3, r2
 8016840:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
            i3 = i2 + n2;
 8016844:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8016848:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801684c:	4413      	add	r3, r2
 801684e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
            i4 = i3 + n2;
 8016852:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8016856:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801685a:	4413      	add	r3, r2
 801685c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
            i5 = i4 + n2;
 8016860:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8016864:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8016868:	4413      	add	r3, r2
 801686a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
            i6 = i5 + n2;
 801686e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8016872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8016876:	4413      	add	r3, r2
 8016878:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            i7 = i6 + n2;
 801687c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8016880:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8016884:	4413      	add	r3, r2
 8016886:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
            i8 = i7 + n2;
 801688a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 801688e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8016892:	4413      	add	r3, r2
 8016894:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8016898:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 801689c:	00db      	lsls	r3, r3, #3
 801689e:	68fa      	ldr	r2, [r7, #12]
 80168a0:	4413      	add	r3, r2
 80168a2:	ed93 7a00 	vldr	s14, [r3]
 80168a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80168aa:	00db      	lsls	r3, r3, #3
 80168ac:	68fa      	ldr	r2, [r7, #12]
 80168ae:	4413      	add	r3, r2
 80168b0:	edd3 7a00 	vldr	s15, [r3]
 80168b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80168b8:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 80168bc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80168c0:	00db      	lsls	r3, r3, #3
 80168c2:	68fa      	ldr	r2, [r7, #12]
 80168c4:	4413      	add	r3, r2
 80168c6:	ed93 7a00 	vldr	s14, [r3]
 80168ca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80168ce:	00db      	lsls	r3, r3, #3
 80168d0:	68fa      	ldr	r2, [r7, #12]
 80168d2:	4413      	add	r3, r2
 80168d4:	edd3 7a00 	vldr	s15, [r3]
 80168d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80168dc:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80168e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80168e4:	00db      	lsls	r3, r3, #3
 80168e6:	68fa      	ldr	r2, [r7, #12]
 80168e8:	4413      	add	r3, r2
 80168ea:	ed93 7a00 	vldr	s14, [r3]
 80168ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80168f2:	00db      	lsls	r3, r3, #3
 80168f4:	68fa      	ldr	r2, [r7, #12]
 80168f6:	4413      	add	r3, r2
 80168f8:	edd3 7a00 	vldr	s15, [r3]
 80168fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016900:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8016904:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8016908:	00db      	lsls	r3, r3, #3
 801690a:	68fa      	ldr	r2, [r7, #12]
 801690c:	4413      	add	r3, r2
 801690e:	ed93 7a00 	vldr	s14, [r3]
 8016912:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8016916:	00db      	lsls	r3, r3, #3
 8016918:	68fa      	ldr	r2, [r7, #12]
 801691a:	4413      	add	r3, r2
 801691c:	edd3 7a00 	vldr	s15, [r3]
 8016920:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016924:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8016928:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 801692c:	00db      	lsls	r3, r3, #3
 801692e:	68fa      	ldr	r2, [r7, #12]
 8016930:	4413      	add	r3, r2
 8016932:	ed93 7a00 	vldr	s14, [r3]
 8016936:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 801693a:	00db      	lsls	r3, r3, #3
 801693c:	68fa      	ldr	r2, [r7, #12]
 801693e:	4413      	add	r3, r2
 8016940:	edd3 7a00 	vldr	s15, [r3]
 8016944:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016948:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 801694c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8016950:	00db      	lsls	r3, r3, #3
 8016952:	68fa      	ldr	r2, [r7, #12]
 8016954:	4413      	add	r3, r2
 8016956:	ed93 7a00 	vldr	s14, [r3]
 801695a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 801695e:	00db      	lsls	r3, r3, #3
 8016960:	68fa      	ldr	r2, [r7, #12]
 8016962:	4413      	add	r3, r2
 8016964:	edd3 7a00 	vldr	s15, [r3]
 8016968:	ee77 7a67 	vsub.f32	s15, s14, s15
 801696c:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8016970:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8016974:	00db      	lsls	r3, r3, #3
 8016976:	68fa      	ldr	r2, [r7, #12]
 8016978:	4413      	add	r3, r2
 801697a:	ed93 7a00 	vldr	s14, [r3]
 801697e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8016982:	00db      	lsls	r3, r3, #3
 8016984:	68fa      	ldr	r2, [r7, #12]
 8016986:	4413      	add	r3, r2
 8016988:	edd3 7a00 	vldr	s15, [r3]
 801698c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016990:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
 8016994:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8016998:	00db      	lsls	r3, r3, #3
 801699a:	68fa      	ldr	r2, [r7, #12]
 801699c:	4413      	add	r3, r2
 801699e:	ed93 7a00 	vldr	s14, [r3]
 80169a2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80169a6:	00db      	lsls	r3, r3, #3
 80169a8:	68fa      	ldr	r2, [r7, #12]
 80169aa:	4413      	add	r3, r2
 80169ac:	edd3 7a00 	vldr	s15, [r3]
 80169b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80169b4:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            t1 = r1 - r3;
 80169b8:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80169bc:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80169c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80169c4:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r1 = r1 + r3;
 80169c8:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80169cc:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80169d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80169d4:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r3 = r2 - r4;
 80169d8:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 80169dc:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80169e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80169e4:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r2 = r2 + r4;
 80169e8:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 80169ec:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80169f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80169f4:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            pSrc[2 * i1] = r1 + r2;
 80169f8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80169fc:	00db      	lsls	r3, r3, #3
 80169fe:	68fa      	ldr	r2, [r7, #12]
 8016a00:	4413      	add	r3, r2
 8016a02:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8016a06:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8016a0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016a0e:	edc3 7a00 	vstr	s15, [r3]
            r2 = r1 - r2;
 8016a12:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8016a16:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8016a1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016a1e:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8016a22:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8016a26:	00db      	lsls	r3, r3, #3
 8016a28:	3304      	adds	r3, #4
 8016a2a:	68fa      	ldr	r2, [r7, #12]
 8016a2c:	4413      	add	r3, r2
 8016a2e:	ed93 7a00 	vldr	s14, [r3]
 8016a32:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8016a36:	00db      	lsls	r3, r3, #3
 8016a38:	3304      	adds	r3, #4
 8016a3a:	68fa      	ldr	r2, [r7, #12]
 8016a3c:	4413      	add	r3, r2
 8016a3e:	edd3 7a00 	vldr	s15, [r3]
 8016a42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016a46:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8016a4a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8016a4e:	00db      	lsls	r3, r3, #3
 8016a50:	3304      	adds	r3, #4
 8016a52:	68fa      	ldr	r2, [r7, #12]
 8016a54:	4413      	add	r3, r2
 8016a56:	ed93 7a00 	vldr	s14, [r3]
 8016a5a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8016a5e:	00db      	lsls	r3, r3, #3
 8016a60:	3304      	adds	r3, #4
 8016a62:	68fa      	ldr	r2, [r7, #12]
 8016a64:	4413      	add	r3, r2
 8016a66:	edd3 7a00 	vldr	s15, [r3]
 8016a6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016a6e:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8016a72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8016a76:	00db      	lsls	r3, r3, #3
 8016a78:	3304      	adds	r3, #4
 8016a7a:	68fa      	ldr	r2, [r7, #12]
 8016a7c:	4413      	add	r3, r2
 8016a7e:	ed93 7a00 	vldr	s14, [r3]
 8016a82:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8016a86:	00db      	lsls	r3, r3, #3
 8016a88:	3304      	adds	r3, #4
 8016a8a:	68fa      	ldr	r2, [r7, #12]
 8016a8c:	4413      	add	r3, r2
 8016a8e:	edd3 7a00 	vldr	s15, [r3]
 8016a92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016a96:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8016a9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8016a9e:	00db      	lsls	r3, r3, #3
 8016aa0:	3304      	adds	r3, #4
 8016aa2:	68fa      	ldr	r2, [r7, #12]
 8016aa4:	4413      	add	r3, r2
 8016aa6:	ed93 7a00 	vldr	s14, [r3]
 8016aaa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8016aae:	00db      	lsls	r3, r3, #3
 8016ab0:	3304      	adds	r3, #4
 8016ab2:	68fa      	ldr	r2, [r7, #12]
 8016ab4:	4413      	add	r3, r2
 8016ab6:	edd3 7a00 	vldr	s15, [r3]
 8016aba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016abe:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8016ac2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8016ac6:	00db      	lsls	r3, r3, #3
 8016ac8:	3304      	adds	r3, #4
 8016aca:	68fa      	ldr	r2, [r7, #12]
 8016acc:	4413      	add	r3, r2
 8016ace:	ed93 7a00 	vldr	s14, [r3]
 8016ad2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8016ad6:	00db      	lsls	r3, r3, #3
 8016ad8:	3304      	adds	r3, #4
 8016ada:	68fa      	ldr	r2, [r7, #12]
 8016adc:	4413      	add	r3, r2
 8016ade:	edd3 7a00 	vldr	s15, [r3]
 8016ae2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016ae6:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8016aea:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8016aee:	00db      	lsls	r3, r3, #3
 8016af0:	3304      	adds	r3, #4
 8016af2:	68fa      	ldr	r2, [r7, #12]
 8016af4:	4413      	add	r3, r2
 8016af6:	ed93 7a00 	vldr	s14, [r3]
 8016afa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8016afe:	00db      	lsls	r3, r3, #3
 8016b00:	3304      	adds	r3, #4
 8016b02:	68fa      	ldr	r2, [r7, #12]
 8016b04:	4413      	add	r3, r2
 8016b06:	edd3 7a00 	vldr	s15, [r3]
 8016b0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016b0e:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8016b12:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8016b16:	00db      	lsls	r3, r3, #3
 8016b18:	3304      	adds	r3, #4
 8016b1a:	68fa      	ldr	r2, [r7, #12]
 8016b1c:	4413      	add	r3, r2
 8016b1e:	ed93 7a00 	vldr	s14, [r3]
 8016b22:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8016b26:	00db      	lsls	r3, r3, #3
 8016b28:	3304      	adds	r3, #4
 8016b2a:	68fa      	ldr	r2, [r7, #12]
 8016b2c:	4413      	add	r3, r2
 8016b2e:	edd3 7a00 	vldr	s15, [r3]
 8016b32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016b36:	edc7 7a08 	vstr	s15, [r7, #32]
            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 8016b3a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8016b3e:	00db      	lsls	r3, r3, #3
 8016b40:	3304      	adds	r3, #4
 8016b42:	68fa      	ldr	r2, [r7, #12]
 8016b44:	4413      	add	r3, r2
 8016b46:	ed93 7a00 	vldr	s14, [r3]
 8016b4a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8016b4e:	00db      	lsls	r3, r3, #3
 8016b50:	3304      	adds	r3, #4
 8016b52:	68fa      	ldr	r2, [r7, #12]
 8016b54:	4413      	add	r3, r2
 8016b56:	edd3 7a00 	vldr	s15, [r3]
 8016b5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016b5e:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            t2 = s1 - s3;
 8016b62:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8016b66:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8016b6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016b6e:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s1 = s1 + s3;
 8016b72:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8016b76:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8016b7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016b7e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s3 = s2 - s4;
 8016b82:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8016b86:	edd7 7a08 	vldr	s15, [r7, #32]
 8016b8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016b8e:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s2 = s2 + s4;
 8016b92:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8016b96:	edd7 7a08 	vldr	s15, [r7, #32]
 8016b9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016b9e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            r1 = t1 + s3;
 8016ba2:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8016ba6:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8016baa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016bae:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            t1 = t1 - s3;
 8016bb2:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8016bb6:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8016bba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016bbe:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            pSrc[2 * i1 + 1] = s1 + s2;
 8016bc2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8016bc6:	00db      	lsls	r3, r3, #3
 8016bc8:	3304      	adds	r3, #4
 8016bca:	68fa      	ldr	r2, [r7, #12]
 8016bcc:	4413      	add	r3, r2
 8016bce:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8016bd2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8016bd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016bda:	edc3 7a00 	vstr	s15, [r3]
            s2 = s1 - s2;
 8016bde:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8016be2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8016be6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016bea:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s1 = t2 - r3;
 8016bee:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8016bf2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8016bf6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016bfa:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            t2 = t2 + r3;
 8016bfe:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8016c02:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8016c06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016c0a:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co5 * r2;
 8016c0e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8016c12:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8016c16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016c1a:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si5 * s2;
 8016c1e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8016c22:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8016c26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016c2a:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co5 * s2;
 8016c2e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8016c32:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8016c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016c3a:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si5 * r2;
 8016c3e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8016c42:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8016c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016c4a:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i5]     = p1 + p2;
 8016c4e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8016c52:	00db      	lsls	r3, r3, #3
 8016c54:	68fa      	ldr	r2, [r7, #12]
 8016c56:	4413      	add	r3, r2
 8016c58:	ed97 7a07 	vldr	s14, [r7, #28]
 8016c5c:	edd7 7a06 	vldr	s15, [r7, #24]
 8016c60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016c64:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i5 + 1] = p3 - p4;
 8016c68:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8016c6c:	00db      	lsls	r3, r3, #3
 8016c6e:	3304      	adds	r3, #4
 8016c70:	68fa      	ldr	r2, [r7, #12]
 8016c72:	4413      	add	r3, r2
 8016c74:	ed97 7a05 	vldr	s14, [r7, #20]
 8016c78:	edd7 7a04 	vldr	s15, [r7, #16]
 8016c7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016c80:	edc3 7a00 	vstr	s15, [r3]
            p1 = co3 * r1;
 8016c84:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8016c88:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8016c8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016c90:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si3 * s1;
 8016c94:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8016c98:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8016c9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016ca0:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co3 * s1;
 8016ca4:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8016ca8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8016cac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016cb0:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si3 * r1;
 8016cb4:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8016cb8:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8016cbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016cc0:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i3]     = p1 + p2;
 8016cc4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8016cc8:	00db      	lsls	r3, r3, #3
 8016cca:	68fa      	ldr	r2, [r7, #12]
 8016ccc:	4413      	add	r3, r2
 8016cce:	ed97 7a07 	vldr	s14, [r7, #28]
 8016cd2:	edd7 7a06 	vldr	s15, [r7, #24]
 8016cd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016cda:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i3 + 1] = p3 - p4;
 8016cde:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8016ce2:	00db      	lsls	r3, r3, #3
 8016ce4:	3304      	adds	r3, #4
 8016ce6:	68fa      	ldr	r2, [r7, #12]
 8016ce8:	4413      	add	r3, r2
 8016cea:	ed97 7a05 	vldr	s14, [r7, #20]
 8016cee:	edd7 7a04 	vldr	s15, [r7, #16]
 8016cf2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016cf6:	edc3 7a00 	vstr	s15, [r3]
            p1 = co7 * t1;
 8016cfa:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8016cfe:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8016d02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016d06:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si7 * t2;
 8016d0a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8016d0e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8016d12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016d16:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co7 * t2;
 8016d1a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8016d1e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8016d22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016d26:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si7 * t1;
 8016d2a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8016d2e:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8016d32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016d36:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i7]     = p1 + p2;
 8016d3a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8016d3e:	00db      	lsls	r3, r3, #3
 8016d40:	68fa      	ldr	r2, [r7, #12]
 8016d42:	4413      	add	r3, r2
 8016d44:	ed97 7a07 	vldr	s14, [r7, #28]
 8016d48:	edd7 7a06 	vldr	s15, [r7, #24]
 8016d4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016d50:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i7 + 1] = p3 - p4;
 8016d54:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8016d58:	00db      	lsls	r3, r3, #3
 8016d5a:	3304      	adds	r3, #4
 8016d5c:	68fa      	ldr	r2, [r7, #12]
 8016d5e:	4413      	add	r3, r2
 8016d60:	ed97 7a05 	vldr	s14, [r7, #20]
 8016d64:	edd7 7a04 	vldr	s15, [r7, #16]
 8016d68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016d6c:	edc3 7a00 	vstr	s15, [r3]
            r1 = (r6 - r8) * C81;
 8016d70:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8016d74:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8016d78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016d7c:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8016d80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016d84:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r6 = (r6 + r8) * C81;
 8016d88:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8016d8c:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8016d90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016d94:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8016d98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016d9c:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            s1 = (s6 - s8) * C81;
 8016da0:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8016da4:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8016da8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016dac:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8016db0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016db4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s6 = (s6 + s8) * C81;
 8016db8:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8016dbc:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8016dc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016dc4:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8016dc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016dcc:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t1 = r5 - r1;
 8016dd0:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8016dd4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8016dd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016ddc:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r5 = r5 + r1;
 8016de0:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8016de4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8016de8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016dec:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r8 = r7 - r6;
 8016df0:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8016df4:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8016df8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016dfc:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            r7 = r7 + r6;
 8016e00:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8016e04:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8016e08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016e0c:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            t2 = s5 - s1;
 8016e10:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8016e14:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8016e18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016e1c:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s5 = s5 + s1;
 8016e20:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8016e24:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8016e28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016e2c:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s8 = s7 - s6;
 8016e30:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8016e34:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8016e38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016e3c:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            s7 = s7 + s6;
 8016e40:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8016e44:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8016e48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016e4c:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            r1 = r5 + s7;
 8016e50:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8016e54:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8016e58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016e5c:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = r5 - s7;
 8016e60:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8016e64:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8016e68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016e6c:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r6 = t1 + s8;
 8016e70:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8016e74:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8016e78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016e7c:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            t1 = t1 - s8;
 8016e80:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8016e84:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8016e88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016e8c:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            s1 = s5 - r7;
 8016e90:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8016e94:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8016e98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016e9c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = s5 + r7;
 8016ea0:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8016ea4:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8016ea8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016eac:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s6 = t2 - r8;
 8016eb0:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8016eb4:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8016eb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016ebc:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t2 = t2 + r8;
 8016ec0:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8016ec4:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8016ec8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016ecc:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co2 * r1;
 8016ed0:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8016ed4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8016ed8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016edc:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si2 * s1;
 8016ee0:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8016ee4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8016ee8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016eec:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co2 * s1;
 8016ef0:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8016ef4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8016ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016efc:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si2 * r1;
 8016f00:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8016f04:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8016f08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016f0c:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i2]     = p1 + p2;
 8016f10:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8016f14:	00db      	lsls	r3, r3, #3
 8016f16:	68fa      	ldr	r2, [r7, #12]
 8016f18:	4413      	add	r3, r2
 8016f1a:	ed97 7a07 	vldr	s14, [r7, #28]
 8016f1e:	edd7 7a06 	vldr	s15, [r7, #24]
 8016f22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016f26:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i2 + 1] = p3 - p4;
 8016f2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8016f2e:	00db      	lsls	r3, r3, #3
 8016f30:	3304      	adds	r3, #4
 8016f32:	68fa      	ldr	r2, [r7, #12]
 8016f34:	4413      	add	r3, r2
 8016f36:	ed97 7a05 	vldr	s14, [r7, #20]
 8016f3a:	edd7 7a04 	vldr	s15, [r7, #16]
 8016f3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016f42:	edc3 7a00 	vstr	s15, [r3]
            p1 = co8 * r5;
 8016f46:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8016f4a:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8016f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016f52:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si8 * s5;
 8016f56:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8016f5a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8016f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016f62:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co8 * s5;
 8016f66:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8016f6a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8016f6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016f72:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si8 * r5;
 8016f76:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8016f7a:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8016f7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016f82:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i8]     = p1 + p2;
 8016f86:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8016f8a:	00db      	lsls	r3, r3, #3
 8016f8c:	68fa      	ldr	r2, [r7, #12]
 8016f8e:	4413      	add	r3, r2
 8016f90:	ed97 7a07 	vldr	s14, [r7, #28]
 8016f94:	edd7 7a06 	vldr	s15, [r7, #24]
 8016f98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016f9c:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i8 + 1] = p3 - p4;
 8016fa0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8016fa4:	00db      	lsls	r3, r3, #3
 8016fa6:	3304      	adds	r3, #4
 8016fa8:	68fa      	ldr	r2, [r7, #12]
 8016faa:	4413      	add	r3, r2
 8016fac:	ed97 7a05 	vldr	s14, [r7, #20]
 8016fb0:	edd7 7a04 	vldr	s15, [r7, #16]
 8016fb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016fb8:	edc3 7a00 	vstr	s15, [r3]
            p1 = co6 * r6;
 8016fbc:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8016fc0:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8016fc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016fc8:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si6 * s6;
 8016fcc:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8016fd0:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8016fd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016fd8:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co6 * s6;
 8016fdc:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8016fe0:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8016fe4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016fe8:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si6 * r6;
 8016fec:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8016ff0:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8016ff4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016ff8:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i6]     = p1 + p2;
 8016ffc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8017000:	00db      	lsls	r3, r3, #3
 8017002:	68fa      	ldr	r2, [r7, #12]
 8017004:	4413      	add	r3, r2
 8017006:	ed97 7a07 	vldr	s14, [r7, #28]
 801700a:	edd7 7a06 	vldr	s15, [r7, #24]
 801700e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017012:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i6 + 1] = p3 - p4;
 8017016:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801701a:	00db      	lsls	r3, r3, #3
 801701c:	3304      	adds	r3, #4
 801701e:	68fa      	ldr	r2, [r7, #12]
 8017020:	4413      	add	r3, r2
 8017022:	ed97 7a05 	vldr	s14, [r7, #20]
 8017026:	edd7 7a04 	vldr	s15, [r7, #16]
 801702a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801702e:	edc3 7a00 	vstr	s15, [r3]
            p1 = co4 * t1;
 8017032:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8017036:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 801703a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801703e:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si4 * t2;
 8017042:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8017046:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 801704a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801704e:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co4 * t2;
 8017052:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8017056:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 801705a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801705e:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si4 * t1;
 8017062:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8017066:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 801706a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801706e:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i4]     = p1 + p2;
 8017072:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8017076:	00db      	lsls	r3, r3, #3
 8017078:	68fa      	ldr	r2, [r7, #12]
 801707a:	4413      	add	r3, r2
 801707c:	ed97 7a07 	vldr	s14, [r7, #28]
 8017080:	edd7 7a06 	vldr	s15, [r7, #24]
 8017084:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017088:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i4 + 1] = p3 - p4;
 801708c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8017090:	00db      	lsls	r3, r3, #3
 8017092:	3304      	adds	r3, #4
 8017094:	68fa      	ldr	r2, [r7, #12]
 8017096:	4413      	add	r3, r2
 8017098:	ed97 7a05 	vldr	s14, [r7, #20]
 801709c:	edd7 7a04 	vldr	s15, [r7, #16]
 80170a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80170a4:	edc3 7a00 	vstr	s15, [r3]

            i1 += n1;
 80170a8:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80170ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80170b0:	4413      	add	r3, r2
 80170b2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         } while (i1 < fftLen);
 80170b6:	897b      	ldrh	r3, [r7, #10]
 80170b8:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80170bc:	429a      	cmp	r2, r3
 80170be:	f4ff abba 	bcc.w	8016836 <arm_radix8_butterfly_f32+0x746>

         j++;
 80170c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80170c6:	3301      	adds	r3, #1
 80170c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      } while (j < n2);
 80170cc:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80170d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80170d4:	429a      	cmp	r2, r3
 80170d6:	f4ff ab2c 	bcc.w	8016732 <arm_radix8_butterfly_f32+0x642>

      twidCoefModifier <<= 3;
 80170da:	893b      	ldrh	r3, [r7, #8]
 80170dc:	00db      	lsls	r3, r3, #3
 80170de:	813b      	strh	r3, [r7, #8]
   } while (n2 > 7);
 80170e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80170e4:	2b07      	cmp	r3, #7
 80170e6:	f63f a813 	bhi.w	8016110 <arm_radix8_butterfly_f32+0x20>
}
 80170ea:	e000      	b.n	80170ee <arm_radix8_butterfly_f32+0xffe>
         break;
 80170ec:	bf00      	nop
}
 80170ee:	bf00      	nop
 80170f0:	37f4      	adds	r7, #244	; 0xf4
 80170f2:	46bd      	mov	sp, r7
 80170f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170f8:	4770      	bx	lr
 80170fa:	bf00      	nop

080170fc <stage_rfft_f32>:
#else
void stage_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
        float32_t * p,
        float32_t * pOut)
{
 80170fc:	b480      	push	{r7}
 80170fe:	b095      	sub	sp, #84	; 0x54
 8017100:	af00      	add	r7, sp, #0
 8017102:	60f8      	str	r0, [r7, #12]
 8017104:	60b9      	str	r1, [r7, #8]
 8017106:	607a      	str	r2, [r7, #4]
        int32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t * pCoeff = S->pTwiddleRFFT;       /* Points to RFFT Twiddle factors */
 8017108:	68fb      	ldr	r3, [r7, #12]
 801710a:	695b      	ldr	r3, [r3, #20]
 801710c:	64bb      	str	r3, [r7, #72]	; 0x48
        float32_t *pA = p;                          /* increasing pointer */
 801710e:	68bb      	ldr	r3, [r7, #8]
 8017110:	647b      	str	r3, [r7, #68]	; 0x44
        float32_t *pB = p;                          /* decreasing pointer */
 8017112:	68bb      	ldr	r3, [r7, #8]
 8017114:	643b      	str	r3, [r7, #64]	; 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b;                         /* temporary variables */
        float32_t p0, p1, p2, p3;                   /* temporary variables */


   k = (S->Sint).fftLen - 1;
 8017116:	68fb      	ldr	r3, [r7, #12]
 8017118:	881b      	ldrh	r3, [r3, #0]
 801711a:	3b01      	subs	r3, #1
 801711c:	64fb      	str	r3, [r7, #76]	; 0x4c

   /* Pack first and last sample of the frequency domain together */

   xBR = pB[0];
 801711e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017120:	681b      	ldr	r3, [r3, #0]
 8017122:	63fb      	str	r3, [r7, #60]	; 0x3c
   xBI = pB[1];
 8017124:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017126:	685b      	ldr	r3, [r3, #4]
 8017128:	63bb      	str	r3, [r7, #56]	; 0x38
   xAR = pA[0];
 801712a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801712c:	681b      	ldr	r3, [r3, #0]
 801712e:	637b      	str	r3, [r7, #52]	; 0x34
   xAI = pA[1];
 8017130:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017132:	685b      	ldr	r3, [r3, #4]
 8017134:	633b      	str	r3, [r7, #48]	; 0x30

   twR = *pCoeff++ ;
 8017136:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017138:	1d1a      	adds	r2, r3, #4
 801713a:	64ba      	str	r2, [r7, #72]	; 0x48
 801713c:	681b      	ldr	r3, [r3, #0]
 801713e:	62fb      	str	r3, [r7, #44]	; 0x2c
   twI = *pCoeff++ ;
 8017140:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017142:	1d1a      	adds	r2, r3, #4
 8017144:	64ba      	str	r2, [r7, #72]	; 0x48
 8017146:	681b      	ldr	r3, [r3, #0]
 8017148:	62bb      	str	r3, [r7, #40]	; 0x28


   // U1 = XA(1) + XB(1); % It is real
   t1a = xBR + xAR  ;
 801714a:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 801714e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8017152:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017156:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

   // U2 = XB(1) - XA(1); % It is imaginary
   t1b = xBI + xAI  ;
 801715a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 801715e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8017162:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017166:	edc7 7a08 	vstr	s15, [r7, #32]

   // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
   // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
   *pOut++ = 0.5f * ( t1a + t1b );
 801716a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 801716e:	edd7 7a08 	vldr	s15, [r7, #32]
 8017172:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017176:	687b      	ldr	r3, [r7, #4]
 8017178:	1d1a      	adds	r2, r3, #4
 801717a:	607a      	str	r2, [r7, #4]
 801717c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8017180:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017184:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( t1a - t1b );
 8017188:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 801718c:	edd7 7a08 	vldr	s15, [r7, #32]
 8017190:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017194:	687b      	ldr	r3, [r7, #4]
 8017196:	1d1a      	adds	r2, r3, #4
 8017198:	607a      	str	r2, [r7, #4]
 801719a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801719e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80171a2:	edc3 7a00 	vstr	s15, [r3]

   // XA(1) = 1/2*( U1 - imag(U2) +  i*( U1 +imag(U2) ));
   pB  = p + 2*k;
 80171a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80171a8:	00db      	lsls	r3, r3, #3
 80171aa:	68ba      	ldr	r2, [r7, #8]
 80171ac:	4413      	add	r3, r2
 80171ae:	643b      	str	r3, [r7, #64]	; 0x40
   pA += 2;
 80171b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80171b2:	3308      	adds	r3, #8
 80171b4:	647b      	str	r3, [r7, #68]	; 0x44
         end
         XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(1) - XB(1))));
         X = XA;
      */

      xBI = pB[1];
 80171b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80171b8:	685b      	ldr	r3, [r3, #4]
 80171ba:	63bb      	str	r3, [r7, #56]	; 0x38
      xBR = pB[0];
 80171bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80171be:	681b      	ldr	r3, [r3, #0]
 80171c0:	63fb      	str	r3, [r7, #60]	; 0x3c
      xAR = pA[0];
 80171c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80171c4:	681b      	ldr	r3, [r3, #0]
 80171c6:	637b      	str	r3, [r7, #52]	; 0x34
      xAI = pA[1];
 80171c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80171ca:	685b      	ldr	r3, [r3, #4]
 80171cc:	633b      	str	r3, [r7, #48]	; 0x30

      twR = *pCoeff++;
 80171ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80171d0:	1d1a      	adds	r2, r3, #4
 80171d2:	64ba      	str	r2, [r7, #72]	; 0x48
 80171d4:	681b      	ldr	r3, [r3, #0]
 80171d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      twI = *pCoeff++;
 80171d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80171da:	1d1a      	adds	r2, r3, #4
 80171dc:	64ba      	str	r2, [r7, #72]	; 0x48
 80171de:	681b      	ldr	r3, [r3, #0]
 80171e0:	62bb      	str	r3, [r7, #40]	; 0x28

      t1a = xBR - xAR ;
 80171e2:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80171e6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80171ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80171ee:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      t1b = xBI + xAI ;
 80171f2:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80171f6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80171fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80171fe:	edc7 7a08 	vstr	s15, [r7, #32]

      // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
      // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
      p0 = twR * t1a;
 8017202:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8017206:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 801720a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801720e:	edc7 7a07 	vstr	s15, [r7, #28]
      p1 = twI * t1a;
 8017212:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8017216:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 801721a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801721e:	edc7 7a06 	vstr	s15, [r7, #24]
      p2 = twR * t1b;
 8017222:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8017226:	edd7 7a08 	vldr	s15, [r7, #32]
 801722a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801722e:	edc7 7a05 	vstr	s15, [r7, #20]
      p3 = twI * t1b;
 8017232:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8017236:	edd7 7a08 	vldr	s15, [r7, #32]
 801723a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801723e:	edc7 7a04 	vstr	s15, [r7, #16]

      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 8017242:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8017246:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 801724a:	ee37 7a27 	vadd.f32	s14, s14, s15
 801724e:	edd7 7a07 	vldr	s15, [r7, #28]
 8017252:	ee37 7a27 	vadd.f32	s14, s14, s15
 8017256:	edd7 7a04 	vldr	s15, [r7, #16]
 801725a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801725e:	687b      	ldr	r3, [r7, #4]
 8017260:	1d1a      	adds	r2, r3, #4
 8017262:	607a      	str	r2, [r7, #4]
 8017264:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8017268:	ee67 7a87 	vmul.f32	s15, s15, s14
 801726c:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 8017270:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8017274:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8017278:	ee37 7a67 	vsub.f32	s14, s14, s15
 801727c:	edd7 7a06 	vldr	s15, [r7, #24]
 8017280:	ee37 7a27 	vadd.f32	s14, s14, s15
 8017284:	edd7 7a05 	vldr	s15, [r7, #20]
 8017288:	ee77 7a67 	vsub.f32	s15, s14, s15
 801728c:	687b      	ldr	r3, [r7, #4]
 801728e:	1d1a      	adds	r2, r3, #4
 8017290:	607a      	str	r2, [r7, #4]
 8017292:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8017296:	ee67 7a87 	vmul.f32	s15, s15, s14
 801729a:	edc3 7a00 	vstr	s15, [r3]


      pA += 2;
 801729e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80172a0:	3308      	adds	r3, #8
 80172a2:	647b      	str	r3, [r7, #68]	; 0x44
      pB -= 2;
 80172a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80172a6:	3b08      	subs	r3, #8
 80172a8:	643b      	str	r3, [r7, #64]	; 0x40
      k--;
 80172aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80172ac:	3b01      	subs	r3, #1
 80172ae:	64fb      	str	r3, [r7, #76]	; 0x4c
   } while (k > 0);
 80172b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80172b2:	2b00      	cmp	r3, #0
 80172b4:	f73f af7f 	bgt.w	80171b6 <stage_rfft_f32+0xba>
}
 80172b8:	bf00      	nop
 80172ba:	bf00      	nop
 80172bc:	3754      	adds	r7, #84	; 0x54
 80172be:	46bd      	mov	sp, r7
 80172c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172c4:	4770      	bx	lr

080172c6 <merge_rfft_f32>:
/* Prepares data for inverse cfft */
void merge_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
        float32_t * p,
        float32_t * pOut)
{
 80172c6:	b480      	push	{r7}
 80172c8:	b095      	sub	sp, #84	; 0x54
 80172ca:	af00      	add	r7, sp, #0
 80172cc:	60f8      	str	r0, [r7, #12]
 80172ce:	60b9      	str	r1, [r7, #8]
 80172d0:	607a      	str	r2, [r7, #4]
        int32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t *pCoeff = S->pTwiddleRFFT;        /* Points to RFFT Twiddle factors */
 80172d2:	68fb      	ldr	r3, [r7, #12]
 80172d4:	695b      	ldr	r3, [r3, #20]
 80172d6:	64bb      	str	r3, [r7, #72]	; 0x48
        float32_t *pA = p;                          /* increasing pointer */
 80172d8:	68bb      	ldr	r3, [r7, #8]
 80172da:	647b      	str	r3, [r7, #68]	; 0x44
        float32_t *pB = p;                          /* decreasing pointer */
 80172dc:	68bb      	ldr	r3, [r7, #8]
 80172de:	643b      	str	r3, [r7, #64]	; 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b, r, s, t, u;             /* temporary variables */

   k = (S->Sint).fftLen - 1;
 80172e0:	68fb      	ldr	r3, [r7, #12]
 80172e2:	881b      	ldrh	r3, [r3, #0]
 80172e4:	3b01      	subs	r3, #1
 80172e6:	64fb      	str	r3, [r7, #76]	; 0x4c

   xAR = pA[0];
 80172e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80172ea:	681b      	ldr	r3, [r3, #0]
 80172ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   xAI = pA[1];
 80172ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80172f0:	685b      	ldr	r3, [r3, #4]
 80172f2:	63bb      	str	r3, [r7, #56]	; 0x38

   pCoeff += 2 ;
 80172f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80172f6:	3308      	adds	r3, #8
 80172f8:	64bb      	str	r3, [r7, #72]	; 0x48

   *pOut++ = 0.5f * ( xAR + xAI );
 80172fa:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80172fe:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8017302:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017306:	687b      	ldr	r3, [r7, #4]
 8017308:	1d1a      	adds	r2, r3, #4
 801730a:	607a      	str	r2, [r7, #4]
 801730c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8017310:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017314:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( xAR - xAI );
 8017318:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 801731c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8017320:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017324:	687b      	ldr	r3, [r7, #4]
 8017326:	1d1a      	adds	r2, r3, #4
 8017328:	607a      	str	r2, [r7, #4]
 801732a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801732e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017332:	edc3 7a00 	vstr	s15, [r3]

   pB  =  p + 2*k ;
 8017336:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8017338:	00db      	lsls	r3, r3, #3
 801733a:	68ba      	ldr	r2, [r7, #8]
 801733c:	4413      	add	r3, r2
 801733e:	643b      	str	r3, [r7, #64]	; 0x40
   pA +=  2	   ;
 8017340:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017342:	3308      	adds	r3, #8
 8017344:	647b      	str	r3, [r7, #68]	; 0x44

   while (k > 0)
 8017346:	e07c      	b.n	8017442 <merge_rfft_f32+0x17c>
   {
      /* G is half of the frequency complex spectrum */
      //for k = 2:N
      //    Xk(k) = 1/2 * (G(k) + conj(G(N-k+2)) + Tw(k)*( G(k) - conj(G(N-k+2))));
      xBI =   pB[1]    ;
 8017348:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801734a:	685b      	ldr	r3, [r3, #4]
 801734c:	637b      	str	r3, [r7, #52]	; 0x34
      xBR =   pB[0]    ;
 801734e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017350:	681b      	ldr	r3, [r3, #0]
 8017352:	633b      	str	r3, [r7, #48]	; 0x30
      xAR =  pA[0];
 8017354:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017356:	681b      	ldr	r3, [r3, #0]
 8017358:	63fb      	str	r3, [r7, #60]	; 0x3c
      xAI =  pA[1];
 801735a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801735c:	685b      	ldr	r3, [r3, #4]
 801735e:	63bb      	str	r3, [r7, #56]	; 0x38

      twR = *pCoeff++;
 8017360:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017362:	1d1a      	adds	r2, r3, #4
 8017364:	64ba      	str	r2, [r7, #72]	; 0x48
 8017366:	681b      	ldr	r3, [r3, #0]
 8017368:	62fb      	str	r3, [r7, #44]	; 0x2c
      twI = *pCoeff++;
 801736a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801736c:	1d1a      	adds	r2, r3, #4
 801736e:	64ba      	str	r2, [r7, #72]	; 0x48
 8017370:	681b      	ldr	r3, [r3, #0]
 8017372:	62bb      	str	r3, [r7, #40]	; 0x28

      t1a = xAR - xBR ;
 8017374:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8017378:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 801737c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017380:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      t1b = xAI + xBI ;
 8017384:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8017388:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 801738c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017390:	edc7 7a08 	vstr	s15, [r7, #32]

      r = twR * t1a;
 8017394:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8017398:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 801739c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80173a0:	edc7 7a07 	vstr	s15, [r7, #28]
      s = twI * t1b;
 80173a4:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80173a8:	edd7 7a08 	vldr	s15, [r7, #32]
 80173ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80173b0:	edc7 7a06 	vstr	s15, [r7, #24]
      t = twI * t1a;
 80173b4:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80173b8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80173bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80173c0:	edc7 7a05 	vstr	s15, [r7, #20]
      u = twR * t1b;
 80173c4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80173c8:	edd7 7a08 	vldr	s15, [r7, #32]
 80173cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80173d0:	edc7 7a04 	vstr	s15, [r7, #16]

      // real(tw * (xA - xB)) = twR * (xAR - xBR) - twI * (xAI - xBI);
      // imag(tw * (xA - xB)) = twI * (xAR - xBR) + twR * (xAI - xBI);
      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 80173d4:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80173d8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80173dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80173e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80173e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80173e8:	edd7 7a06 	vldr	s15, [r7, #24]
 80173ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80173f0:	687b      	ldr	r3, [r7, #4]
 80173f2:	1d1a      	adds	r2, r3, #4
 80173f4:	607a      	str	r2, [r7, #4]
 80173f6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80173fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80173fe:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 8017402:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8017406:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 801740a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801740e:	edd7 7a05 	vldr	s15, [r7, #20]
 8017412:	ee37 7a27 	vadd.f32	s14, s14, s15
 8017416:	edd7 7a04 	vldr	s15, [r7, #16]
 801741a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801741e:	687b      	ldr	r3, [r7, #4]
 8017420:	1d1a      	adds	r2, r3, #4
 8017422:	607a      	str	r2, [r7, #4]
 8017424:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8017428:	ee67 7a87 	vmul.f32	s15, s15, s14
 801742c:	edc3 7a00 	vstr	s15, [r3]

      pA += 2;
 8017430:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017432:	3308      	adds	r3, #8
 8017434:	647b      	str	r3, [r7, #68]	; 0x44
      pB -= 2;
 8017436:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017438:	3b08      	subs	r3, #8
 801743a:	643b      	str	r3, [r7, #64]	; 0x40
      k--;
 801743c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801743e:	3b01      	subs	r3, #1
 8017440:	64fb      	str	r3, [r7, #76]	; 0x4c
   while (k > 0)
 8017442:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8017444:	2b00      	cmp	r3, #0
 8017446:	f73f af7f 	bgt.w	8017348 <merge_rfft_f32+0x82>
   }

}
 801744a:	bf00      	nop
 801744c:	bf00      	nop
 801744e:	3754      	adds	r7, #84	; 0x54
 8017450:	46bd      	mov	sp, r7
 8017452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017456:	4770      	bx	lr

08017458 <arm_rfft_fast_f32>:
void arm_rfft_fast_f32(
  const arm_rfft_fast_instance_f32 * S,
  float32_t * p,
  float32_t * pOut,
  uint8_t ifftFlag)
{
 8017458:	b580      	push	{r7, lr}
 801745a:	b086      	sub	sp, #24
 801745c:	af00      	add	r7, sp, #0
 801745e:	60f8      	str	r0, [r7, #12]
 8017460:	60b9      	str	r1, [r7, #8]
 8017462:	607a      	str	r2, [r7, #4]
 8017464:	70fb      	strb	r3, [r7, #3]
   const arm_cfft_instance_f32 * Sint = &(S->Sint);
 8017466:	68fb      	ldr	r3, [r7, #12]
 8017468:	617b      	str	r3, [r7, #20]

   /* Calculation of Real FFT */
   if (ifftFlag)
 801746a:	78fb      	ldrb	r3, [r7, #3]
 801746c:	2b00      	cmp	r3, #0
 801746e:	d00b      	beq.n	8017488 <arm_rfft_fast_f32+0x30>
   {
      /*  Real FFT compression */
      merge_rfft_f32(S, p, pOut);
 8017470:	687a      	ldr	r2, [r7, #4]
 8017472:	68b9      	ldr	r1, [r7, #8]
 8017474:	68f8      	ldr	r0, [r7, #12]
 8017476:	f7ff ff26 	bl	80172c6 <merge_rfft_f32>
      /* Complex radix-4 IFFT process */
      arm_cfft_f32( Sint, pOut, ifftFlag, 1);
 801747a:	78fa      	ldrb	r2, [r7, #3]
 801747c:	2301      	movs	r3, #1
 801747e:	6879      	ldr	r1, [r7, #4]
 8017480:	6978      	ldr	r0, [r7, #20]
 8017482:	f7fe fd7b 	bl	8015f7c <arm_cfft_f32>
      arm_cfft_f32( Sint, p, ifftFlag, 1);

      /*  Real FFT extraction */
      stage_rfft_f32(S, p, pOut);
   }
}
 8017486:	e00a      	b.n	801749e <arm_rfft_fast_f32+0x46>
      arm_cfft_f32( Sint, p, ifftFlag, 1);
 8017488:	78fa      	ldrb	r2, [r7, #3]
 801748a:	2301      	movs	r3, #1
 801748c:	68b9      	ldr	r1, [r7, #8]
 801748e:	6978      	ldr	r0, [r7, #20]
 8017490:	f7fe fd74 	bl	8015f7c <arm_cfft_f32>
      stage_rfft_f32(S, p, pOut);
 8017494:	687a      	ldr	r2, [r7, #4]
 8017496:	68b9      	ldr	r1, [r7, #8]
 8017498:	68f8      	ldr	r0, [r7, #12]
 801749a:	f7ff fe2f 	bl	80170fc <stage_rfft_f32>
}
 801749e:	bf00      	nop
 80174a0:	3718      	adds	r7, #24
 80174a2:	46bd      	mov	sp, r7
 80174a4:	bd80      	pop	{r7, pc}

080174a6 <arm_convolve_1_x_n_s8>:
                                 const q7_t *filter_data,
                                 const cmsis_nn_dims *bias_dims,
                                 const int32_t *bias_data,
                                 const cmsis_nn_dims *output_dims,
                                 q7_t *output_data)
{
 80174a6:	b580      	push	{r7, lr}
 80174a8:	b08e      	sub	sp, #56	; 0x38
 80174aa:	af08      	add	r7, sp, #32
 80174ac:	60f8      	str	r0, [r7, #12]
 80174ae:	60b9      	str	r1, [r7, #8]
 80174b0:	607a      	str	r2, [r7, #4]
 80174b2:	603b      	str	r3, [r7, #0]
    (void)bias_dims;
    arm_status status = ARM_MATH_SUCCESS;
 80174b4:	2300      	movs	r3, #0
 80174b6:	75fb      	strb	r3, [r7, #23]
    if (output_dims->w % 4 != 0)
 80174b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80174ba:	689b      	ldr	r3, [r3, #8]
 80174bc:	f003 0303 	and.w	r3, r3, #3
 80174c0:	2b00      	cmp	r3, #0
 80174c2:	d002      	beq.n	80174ca <arm_convolve_1_x_n_s8+0x24>
    {
        status = ARM_MATH_SIZE_MISMATCH;
 80174c4:	23fd      	movs	r3, #253	; 0xfd
 80174c6:	75fb      	strb	r3, [r7, #23]
        goto out;
 80174c8:	e015      	b.n	80174f6 <arm_convolve_1_x_n_s8+0x50>
        }
        output_data += (3 * output_ch);
    }

#else
    status = arm_convolve_s8(ctx,
 80174ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80174cc:	9306      	str	r3, [sp, #24]
 80174ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80174d0:	9305      	str	r3, [sp, #20]
 80174d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80174d4:	9304      	str	r3, [sp, #16]
 80174d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80174d8:	9303      	str	r3, [sp, #12]
 80174da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80174dc:	9302      	str	r3, [sp, #8]
 80174de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80174e0:	9301      	str	r3, [sp, #4]
 80174e2:	6a3b      	ldr	r3, [r7, #32]
 80174e4:	9300      	str	r3, [sp, #0]
 80174e6:	683b      	ldr	r3, [r7, #0]
 80174e8:	687a      	ldr	r2, [r7, #4]
 80174ea:	68b9      	ldr	r1, [r7, #8]
 80174ec:	68f8      	ldr	r0, [r7, #12]
 80174ee:	f000 f87d 	bl	80175ec <arm_convolve_s8>
 80174f2:	4603      	mov	r3, r0
 80174f4:	75fb      	strb	r3, [r7, #23]
                             output_data);
#endif

out:
    /* Return to application */
    return status;
 80174f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80174fa:	4618      	mov	r0, r3
 80174fc:	3718      	adds	r7, #24
 80174fe:	46bd      	mov	sp, r7
 8017500:	bd80      	pop	{r7, pc}

08017502 <arm_convolve_1_x_n_s8_get_buffer_size>:

int32_t arm_convolve_1_x_n_s8_get_buffer_size(const cmsis_nn_dims *input_dims, const cmsis_nn_dims *filter_dims)
{
 8017502:	b480      	push	{r7}
 8017504:	b083      	sub	sp, #12
 8017506:	af00      	add	r7, sp, #0
 8017508:	6078      	str	r0, [r7, #4]
 801750a:	6039      	str	r1, [r7, #0]
#if defined(ARM_MATH_DSP) && !defined(ARM_MATH_MVEI)
    return (2 * input_dims->c * filter_dims->w * filter_dims->h) * sizeof(int16_t);
 801750c:	687b      	ldr	r3, [r7, #4]
 801750e:	68db      	ldr	r3, [r3, #12]
 8017510:	683a      	ldr	r2, [r7, #0]
 8017512:	6892      	ldr	r2, [r2, #8]
 8017514:	fb02 f303 	mul.w	r3, r2, r3
 8017518:	683a      	ldr	r2, [r7, #0]
 801751a:	6852      	ldr	r2, [r2, #4]
 801751c:	fb02 f303 	mul.w	r3, r2, r3
 8017520:	009b      	lsls	r3, r3, #2
#else
    (void)input_dims;
    (void)filter_dims;
    return 0;
#endif
}
 8017522:	4618      	mov	r0, r3
 8017524:	370c      	adds	r7, #12
 8017526:	46bd      	mov	sp, r7
 8017528:	f85d 7b04 	ldr.w	r7, [sp], #4
 801752c:	4770      	bx	lr

0801752e <arm_convolve_1x1_s8_fast>:
                                    const q7_t *filter_data,
                                    const cmsis_nn_dims *bias_dims,
                                    const int32_t *bias_data,
                                    const cmsis_nn_dims *output_dims,
                                    q7_t *output_data)
{
 801752e:	b5b0      	push	{r4, r5, r7, lr}
 8017530:	b092      	sub	sp, #72	; 0x48
 8017532:	af0a      	add	r7, sp, #40	; 0x28
 8017534:	60f8      	str	r0, [r7, #12]
 8017536:	60b9      	str	r1, [r7, #8]
 8017538:	607a      	str	r2, [r7, #4]
 801753a:	603b      	str	r3, [r7, #0]
    if (input_dims->c % 4 != 0 || conv_params->padding.w != 0 || conv_params->padding.h != 0 ||
 801753c:	683b      	ldr	r3, [r7, #0]
 801753e:	68db      	ldr	r3, [r3, #12]
 8017540:	f003 0303 	and.w	r3, r3, #3
 8017544:	2b00      	cmp	r3, #0
 8017546:	d10f      	bne.n	8017568 <arm_convolve_1x1_s8_fast+0x3a>
 8017548:	68bb      	ldr	r3, [r7, #8]
 801754a:	691b      	ldr	r3, [r3, #16]
 801754c:	2b00      	cmp	r3, #0
 801754e:	d10b      	bne.n	8017568 <arm_convolve_1x1_s8_fast+0x3a>
 8017550:	68bb      	ldr	r3, [r7, #8]
 8017552:	695b      	ldr	r3, [r3, #20]
 8017554:	2b00      	cmp	r3, #0
 8017556:	d107      	bne.n	8017568 <arm_convolve_1x1_s8_fast+0x3a>
        conv_params->stride.w != 1 || conv_params->stride.h != 1)
 8017558:	68bb      	ldr	r3, [r7, #8]
 801755a:	689b      	ldr	r3, [r3, #8]
    if (input_dims->c % 4 != 0 || conv_params->padding.w != 0 || conv_params->padding.h != 0 ||
 801755c:	2b01      	cmp	r3, #1
 801755e:	d103      	bne.n	8017568 <arm_convolve_1x1_s8_fast+0x3a>
        conv_params->stride.w != 1 || conv_params->stride.h != 1)
 8017560:	68bb      	ldr	r3, [r7, #8]
 8017562:	68db      	ldr	r3, [r3, #12]
 8017564:	2b01      	cmp	r3, #1
 8017566:	d002      	beq.n	801756e <arm_convolve_1x1_s8_fast+0x40>
    {
        return ARM_MATH_SIZE_MISMATCH;
 8017568:	f06f 0302 	mvn.w	r3, #2
 801756c:	e02f      	b.n	80175ce <arm_convolve_1x1_s8_fast+0xa0>
    }

#else
    /* Run the following code as reference implementation for Cortex-M processors with or without DSP extension */

    const int32_t lhs_rows = input_dims->w * input_dims->h * input_dims->n;
 801756e:	683b      	ldr	r3, [r7, #0]
 8017570:	689b      	ldr	r3, [r3, #8]
 8017572:	683a      	ldr	r2, [r7, #0]
 8017574:	6852      	ldr	r2, [r2, #4]
 8017576:	fb02 f303 	mul.w	r3, r2, r3
 801757a:	683a      	ldr	r2, [r7, #0]
 801757c:	6812      	ldr	r2, [r2, #0]
 801757e:	fb02 f303 	mul.w	r3, r2, r3
 8017582:	61fb      	str	r3, [r7, #28]
    const int32_t rhs_rows = output_dims->c;
 8017584:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017586:	68db      	ldr	r3, [r3, #12]
 8017588:	61bb      	str	r3, [r7, #24]
    const int32_t rhs_cols = input_dims->c;
 801758a:	683b      	ldr	r3, [r7, #0]
 801758c:	68db      	ldr	r3, [r3, #12]
 801758e:	617b      	str	r3, [r7, #20]

    arm_nn_mat_mult_nt_t_s8(input_data,
                            filter_data,
                            bias_data,
                            output_data,
                            quant_params->multiplier,
 8017590:	687b      	ldr	r3, [r7, #4]
 8017592:	681b      	ldr	r3, [r3, #0]
                            quant_params->shift,
 8017594:	687a      	ldr	r2, [r7, #4]
 8017596:	6852      	ldr	r2, [r2, #4]
    arm_nn_mat_mult_nt_t_s8(input_data,
 8017598:	68b9      	ldr	r1, [r7, #8]
 801759a:	6809      	ldr	r1, [r1, #0]
 801759c:	68b8      	ldr	r0, [r7, #8]
 801759e:	6840      	ldr	r0, [r0, #4]
 80175a0:	68bc      	ldr	r4, [r7, #8]
 80175a2:	6a24      	ldr	r4, [r4, #32]
 80175a4:	68bd      	ldr	r5, [r7, #8]
 80175a6:	6a6d      	ldr	r5, [r5, #36]	; 0x24
 80175a8:	9508      	str	r5, [sp, #32]
 80175aa:	9407      	str	r4, [sp, #28]
 80175ac:	9006      	str	r0, [sp, #24]
 80175ae:	9105      	str	r1, [sp, #20]
 80175b0:	6979      	ldr	r1, [r7, #20]
 80175b2:	9104      	str	r1, [sp, #16]
 80175b4:	69b9      	ldr	r1, [r7, #24]
 80175b6:	9103      	str	r1, [sp, #12]
 80175b8:	69f9      	ldr	r1, [r7, #28]
 80175ba:	9102      	str	r1, [sp, #8]
 80175bc:	9201      	str	r2, [sp, #4]
 80175be:	9300      	str	r3, [sp, #0]
 80175c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80175c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80175c4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80175c6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80175c8:	f002 fcaa 	bl	8019f20 <arm_nn_mat_mult_nt_t_s8>
                            conv_params->activation.max);

#endif

    /* Return to application */
    return ARM_MATH_SUCCESS;
 80175cc:	2300      	movs	r3, #0
}
 80175ce:	4618      	mov	r0, r3
 80175d0:	3720      	adds	r7, #32
 80175d2:	46bd      	mov	sp, r7
 80175d4:	bdb0      	pop	{r4, r5, r7, pc}

080175d6 <arm_convolve_1x1_s8_fast_get_buffer_size>:

int32_t arm_convolve_1x1_s8_fast_get_buffer_size(const cmsis_nn_dims *input_dims)
{
 80175d6:	b480      	push	{r7}
 80175d8:	b083      	sub	sp, #12
 80175da:	af00      	add	r7, sp, #0
 80175dc:	6078      	str	r0, [r7, #4]
    (void)input_dims;
    return 0;
 80175de:	2300      	movs	r3, #0
}
 80175e0:	4618      	mov	r0, r3
 80175e2:	370c      	adds	r7, #12
 80175e4:	46bd      	mov	sp, r7
 80175e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175ea:	4770      	bx	lr

080175ec <arm_convolve_s8>:
                           const q7_t *filter_data,
                           const cmsis_nn_dims *bias_dims,
                           const int32_t *bias_data,
                           const cmsis_nn_dims *output_dims,
                           q7_t *output_data)
{
 80175ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80175f0:	b0dd      	sub	sp, #372	; 0x174
 80175f2:	af08      	add	r7, sp, #32
 80175f4:	f507 76a8 	add.w	r6, r7, #336	; 0x150
 80175f8:	f5a6 769e 	sub.w	r6, r6, #316	; 0x13c
 80175fc:	6030      	str	r0, [r6, #0]
 80175fe:	f507 70a8 	add.w	r0, r7, #336	; 0x150
 8017602:	f5a0 70a0 	sub.w	r0, r0, #320	; 0x140
 8017606:	6001      	str	r1, [r0, #0]
 8017608:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 801760c:	f5a1 71a2 	sub.w	r1, r1, #324	; 0x144
 8017610:	600a      	str	r2, [r1, #0]
 8017612:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8017616:	f5a2 72a4 	sub.w	r2, r2, #328	; 0x148
 801761a:	6013      	str	r3, [r2, #0]
    (void)bias_dims;
    q15_t *buffer_a = (q15_t *)ctx->buf;
 801761c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017620:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8017624:	681b      	ldr	r3, [r3, #0]
 8017626:	681b      	ldr	r3, [r3, #0]
 8017628:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

    const uint16_t input_batches = input_dims->n;
 801762c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017630:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8017634:	681b      	ldr	r3, [r3, #0]
 8017636:	681b      	ldr	r3, [r3, #0]
 8017638:	f8a7 311e 	strh.w	r3, [r7, #286]	; 0x11e
    const uint16_t input_x = input_dims->w;
 801763c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017640:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8017644:	681b      	ldr	r3, [r3, #0]
 8017646:	689b      	ldr	r3, [r3, #8]
 8017648:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
    const uint16_t input_y = input_dims->h;
 801764c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017650:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8017654:	681b      	ldr	r3, [r3, #0]
 8017656:	685b      	ldr	r3, [r3, #4]
 8017658:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
    const uint16_t input_ch = input_dims->c;
 801765c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017660:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8017664:	681b      	ldr	r3, [r3, #0]
 8017666:	68db      	ldr	r3, [r3, #12]
 8017668:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
    const uint16_t kernel_x = filter_dims->w;
 801766c:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8017670:	689b      	ldr	r3, [r3, #8]
 8017672:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
    const uint16_t kernel_y = filter_dims->h;
 8017676:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 801767a:	685b      	ldr	r3, [r3, #4]
 801767c:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
    const uint16_t output_x = output_dims->w;
 8017680:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8017684:	689b      	ldr	r3, [r3, #8]
 8017686:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
    const uint16_t output_y = output_dims->h;
 801768a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 801768e:	685b      	ldr	r3, [r3, #4]
 8017690:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
    const uint16_t output_ch = output_dims->c;
 8017694:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8017698:	68db      	ldr	r3, [r3, #12]
 801769a:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

    const uint16_t pad_x = conv_params->padding.w;
 801769e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80176a2:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80176a6:	681b      	ldr	r3, [r3, #0]
 80176a8:	691b      	ldr	r3, [r3, #16]
 80176aa:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
    const uint16_t pad_y = conv_params->padding.h;
 80176ae:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80176b2:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80176b6:	681b      	ldr	r3, [r3, #0]
 80176b8:	695b      	ldr	r3, [r3, #20]
 80176ba:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
    const uint16_t stride_x = conv_params->stride.w;
 80176be:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80176c2:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80176c6:	681b      	ldr	r3, [r3, #0]
 80176c8:	689b      	ldr	r3, [r3, #8]
 80176ca:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
    const uint16_t stride_y = conv_params->stride.h;
 80176ce:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80176d2:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80176d6:	681b      	ldr	r3, [r3, #0]
 80176d8:	68db      	ldr	r3, [r3, #12]
 80176da:	f8a7 3106 	strh.w	r3, [r7, #262]	; 0x106

    const int32_t input_offset = conv_params->input_offset;
 80176de:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80176e2:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80176e6:	681b      	ldr	r3, [r3, #0]
 80176e8:	681b      	ldr	r3, [r3, #0]
 80176ea:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    const int32_t out_offset = conv_params->output_offset;
 80176ee:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80176f2:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80176f6:	681b      	ldr	r3, [r3, #0]
 80176f8:	685b      	ldr	r3, [r3, #4]
 80176fa:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    const int32_t out_activation_min = conv_params->activation.min;
 80176fe:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017702:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8017706:	681b      	ldr	r3, [r3, #0]
 8017708:	6a1b      	ldr	r3, [r3, #32]
 801770a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    const int32_t out_activation_max = conv_params->activation.max;
 801770e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017712:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8017716:	681b      	ldr	r3, [r3, #0]
 8017718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801771a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    int32_t *output_mult = quant_params->multiplier;
 801771e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017722:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8017726:	681b      	ldr	r3, [r3, #0]
 8017728:	681b      	ldr	r3, [r3, #0]
 801772a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    int32_t *output_shift = quant_params->shift;
 801772e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017732:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8017736:	681b      	ldr	r3, [r3, #0]
 8017738:	685b      	ldr	r3, [r3, #4]
 801773a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec

    int i_batch;
    for (i_batch = 0; i_batch < input_batches; i_batch++)
 801773e:	2300      	movs	r3, #0
 8017740:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8017744:	e37f      	b.n	8017e46 <arm_convolve_s8+0x85a>

#elif defined(ARM_MATH_DSP)
        int32_t i_out_y, i_out_x, i_ker_y, i_ker_x;

        /* Generate two columns from the input tensor a GEMM computation */
        q15_t *two_column_buf = buffer_a;
 8017746:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 801774a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
        q7_t *out = output_data;
 801774e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8017752:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134

        /* This part implements the im2col function */
        for (i_out_y = 0; i_out_y < output_y; i_out_y++)
 8017756:	2300      	movs	r3, #0
 8017758:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 801775c:	e0da      	b.n	8017914 <arm_convolve_s8+0x328>
        {
            for (i_out_x = 0; i_out_x < output_x; i_out_x++)
 801775e:	2300      	movs	r3, #0
 8017760:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8017764:	e0ca      	b.n	80178fc <arm_convolve_s8+0x310>
            {
                for (i_ker_y = i_out_y * stride_y - pad_y; i_ker_y < i_out_y * stride_y - pad_y + kernel_y; i_ker_y++)
 8017766:	f8b7 3106 	ldrh.w	r3, [r7, #262]	; 0x106
 801776a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 801776e:	fb03 f202 	mul.w	r2, r3, r2
 8017772:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 8017776:	1ad3      	subs	r3, r2, r3
 8017778:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 801777c:	e065      	b.n	801784a <arm_convolve_s8+0x25e>
                {
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x;
 801777e:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
 8017782:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8017786:	fb03 f202 	mul.w	r2, r3, r2
 801778a:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 801778e:	1ad3      	subs	r3, r2, r3
 8017790:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8017794:	e044      	b.n	8017820 <arm_convolve_s8+0x234>
                         i_ker_x++)
                    {
                        if (i_ker_y < 0 || i_ker_y >= input_y || i_ker_x < 0 || i_ker_x >= input_x)
 8017796:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 801779a:	2b00      	cmp	r3, #0
 801779c:	db0f      	blt.n	80177be <arm_convolve_s8+0x1d2>
 801779e:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 80177a2:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 80177a6:	429a      	cmp	r2, r3
 80177a8:	da09      	bge.n	80177be <arm_convolve_s8+0x1d2>
 80177aa:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80177ae:	2b00      	cmp	r3, #0
 80177b0:	db05      	blt.n	80177be <arm_convolve_s8+0x1d2>
 80177b2:	f8b7 311c 	ldrh.w	r3, [r7, #284]	; 0x11c
 80177b6:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 80177ba:	429a      	cmp	r2, r3
 80177bc:	db09      	blt.n	80177d2 <arm_convolve_s8+0x1e6>
                        {
                            /* Filling 0 for out-of-bound paddings */
                            memset(two_column_buf, 0, sizeof(q15_t) * input_ch);
 80177be:	f8b7 3118 	ldrh.w	r3, [r7, #280]	; 0x118
 80177c2:	005b      	lsls	r3, r3, #1
 80177c4:	461a      	mov	r2, r3
 80177c6:	2100      	movs	r1, #0
 80177c8:	f8d7 0138 	ldr.w	r0, [r7, #312]	; 0x138
 80177cc:	f01a fd00 	bl	80321d0 <memset>
 80177d0:	e019      	b.n	8017806 <arm_convolve_s8+0x21a>
                        }
                        else
                        {
                            /* Copying the pixel data to column */
                            arm_q7_to_q15_with_offset(input_data + (i_ker_y * input_x + i_ker_x) * input_ch,
 80177d2:	f8b7 311c 	ldrh.w	r3, [r7, #284]	; 0x11c
 80177d6:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 80177da:	fb03 f202 	mul.w	r2, r3, r2
 80177de:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80177e2:	4413      	add	r3, r2
 80177e4:	f8b7 2118 	ldrh.w	r2, [r7, #280]	; 0x118
 80177e8:	fb02 f303 	mul.w	r3, r2, r3
 80177ec:	461a      	mov	r2, r3
 80177ee:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 80177f2:	1898      	adds	r0, r3, r2
 80177f4:	f8b7 2118 	ldrh.w	r2, [r7, #280]	; 0x118
 80177f8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80177fc:	b21b      	sxth	r3, r3
 80177fe:	f8d7 1138 	ldr.w	r1, [r7, #312]	; 0x138
 8017802:	f009 ffea 	bl	80217da <arm_q7_to_q15_with_offset>
                                                      two_column_buf,
                                                      input_ch,
                                                      input_offset);
                        }
                        two_column_buf += input_ch;
 8017806:	f8b7 3118 	ldrh.w	r3, [r7, #280]	; 0x118
 801780a:	005b      	lsls	r3, r3, #1
 801780c:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 8017810:	4413      	add	r3, r2
 8017812:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
                         i_ker_x++)
 8017816:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 801781a:	3301      	adds	r3, #1
 801781c:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x;
 8017820:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
 8017824:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8017828:	fb03 f202 	mul.w	r2, r3, r2
 801782c:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8017830:	1ad2      	subs	r2, r2, r3
 8017832:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8017836:	4413      	add	r3, r2
 8017838:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 801783c:	429a      	cmp	r2, r3
 801783e:	dbaa      	blt.n	8017796 <arm_convolve_s8+0x1aa>
                for (i_ker_y = i_out_y * stride_y - pad_y; i_ker_y < i_out_y * stride_y - pad_y + kernel_y; i_ker_y++)
 8017840:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8017844:	3301      	adds	r3, #1
 8017846:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 801784a:	f8b7 3106 	ldrh.w	r3, [r7, #262]	; 0x106
 801784e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8017852:	fb03 f202 	mul.w	r2, r3, r2
 8017856:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 801785a:	1ad2      	subs	r2, r2, r3
 801785c:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8017860:	4413      	add	r3, r2
 8017862:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 8017866:	429a      	cmp	r2, r3
 8017868:	db89      	blt.n	801777e <arm_convolve_s8+0x192>
                    }
                }

                /* Computation is filed for every 2 columns */
                if (two_column_buf == buffer_a + 2 * input_ch * kernel_y * kernel_x)
 801786a:	f8b7 3118 	ldrh.w	r3, [r7, #280]	; 0x118
 801786e:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 8017872:	fb02 f303 	mul.w	r3, r2, r3
 8017876:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 801787a:	fb02 f303 	mul.w	r3, r2, r3
 801787e:	009b      	lsls	r3, r3, #2
 8017880:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8017884:	4413      	add	r3, r2
 8017886:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 801788a:	429a      	cmp	r2, r3
 801788c:	d131      	bne.n	80178f2 <arm_convolve_s8+0x306>
                {
                    out = arm_nn_mat_mult_kernel_s8_s16(filter_data,
 801788e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8017892:	b21b      	sxth	r3, r3
 8017894:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8017898:	b212      	sxth	r2, r2
 801789a:	f8b7 0118 	ldrh.w	r0, [r7, #280]	; 0x118
 801789e:	f8b7 1114 	ldrh.w	r1, [r7, #276]	; 0x114
 80178a2:	fb10 f101 	smulbb	r1, r0, r1
 80178a6:	b289      	uxth	r1, r1
 80178a8:	f8b7 0116 	ldrh.w	r0, [r7, #278]	; 0x116
 80178ac:	fb10 f101 	smulbb	r1, r0, r1
 80178b0:	b289      	uxth	r1, r1
 80178b2:	f8b7 610e 	ldrh.w	r6, [r7, #270]	; 0x10e
 80178b6:	f8d7 0134 	ldr.w	r0, [r7, #308]	; 0x134
 80178ba:	9006      	str	r0, [sp, #24]
 80178bc:	f8d7 0188 	ldr.w	r0, [r7, #392]	; 0x188
 80178c0:	9005      	str	r0, [sp, #20]
 80178c2:	9104      	str	r1, [sp, #16]
 80178c4:	9203      	str	r2, [sp, #12]
 80178c6:	9302      	str	r3, [sp, #8]
 80178c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80178cc:	9301      	str	r3, [sp, #4]
 80178ce:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80178d2:	9300      	str	r3, [sp, #0]
 80178d4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80178d8:	4632      	mov	r2, r6
 80178da:	f8d7 1120 	ldr.w	r1, [r7, #288]	; 0x120
 80178de:	f8d7 0180 	ldr.w	r0, [r7, #384]	; 0x180
 80178e2:	f000 fba3 	bl	801802c <arm_nn_mat_mult_kernel_s8_s16>
 80178e6:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
                                                        input_ch * kernel_y * kernel_x,
                                                        bias_data,
                                                        out);

                    /* counter reset */
                    two_column_buf = buffer_a;
 80178ea:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80178ee:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
            for (i_out_x = 0; i_out_x < output_x; i_out_x++)
 80178f2:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80178f6:	3301      	adds	r3, #1
 80178f8:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80178fc:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 8017900:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8017904:	429a      	cmp	r2, r3
 8017906:	f6ff af2e 	blt.w	8017766 <arm_convolve_s8+0x17a>
        for (i_out_y = 0; i_out_y < output_y; i_out_y++)
 801790a:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 801790e:	3301      	adds	r3, #1
 8017910:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8017914:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8017918:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 801791c:	429a      	cmp	r2, r3
 801791e:	f6ff af1e 	blt.w	801775e <arm_convolve_s8+0x172>
                }
            }
        }

        /* left-over because odd number of output pixels */
        if (two_column_buf != buffer_a)
 8017922:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 8017926:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 801792a:	429a      	cmp	r2, r3
 801792c:	f000 8266 	beq.w	8017dfc <arm_convolve_s8+0x810>
        {
            const q7_t *ker_a = filter_data;
 8017930:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8017934:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
            int i;

            for (i = 0; i < output_ch; i++)
 8017938:	2300      	movs	r3, #0
 801793a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801793e:	e256      	b.n	8017dee <arm_convolve_s8+0x802>
            {
                /* Load the accumulator with bias first */
                q31_t sum = 0;
 8017940:	2300      	movs	r3, #0
 8017942:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
                if (bias_data)
 8017946:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 801794a:	2b00      	cmp	r3, #0
 801794c:	d008      	beq.n	8017960 <arm_convolve_s8+0x374>
                {
                    sum = bias_data[i];
 801794e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8017952:	009b      	lsls	r3, r3, #2
 8017954:	f8d7 2188 	ldr.w	r2, [r7, #392]	; 0x188
 8017958:	4413      	add	r3, r2
 801795a:	681b      	ldr	r3, [r3, #0]
 801795c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
                }

                /* Point to the beginning of the im2col buffer where the input is available as a rearranged column */
                const q15_t *ip_as_col = buffer_a;
 8017960:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017964:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8017968:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 801796c:	601a      	str	r2, [r3, #0]

                /* 4 multiply and accumulates are done in one loop. */
                uint16_t col_count = (input_ch * kernel_y * kernel_x) >> 2;
 801796e:	f8b7 3118 	ldrh.w	r3, [r7, #280]	; 0x118
 8017972:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 8017976:	fb02 f303 	mul.w	r3, r2, r3
 801797a:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 801797e:	fb02 f303 	mul.w	r3, r2, r3
 8017982:	109b      	asrs	r3, r3, #2
 8017984:	f8a7 3126 	strh.w	r3, [r7, #294]	; 0x126

                while (col_count)
 8017988:	e102      	b.n	8017b90 <arm_convolve_s8+0x5a4>
 801798a:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 801798e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8017992:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8017996:	601a      	str	r2, [r3, #0]
 8017998:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801799c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80179a0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80179a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80179a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80179ac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  @return        q31 value
 */
__STATIC_FORCEINLINE q31_t arm_nn_read_q7x4_ia(const q7_t **in_q7)
{
    q31_t val;
    memcpy(&val, *in_q7, 4);
 80179b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80179b4:	681b      	ldr	r3, [r3, #0]
 80179b6:	681b      	ldr	r3, [r3, #0]
 80179b8:	461a      	mov	r2, r3
 80179ba:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80179be:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80179c2:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 80179c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80179c8:	681b      	ldr	r3, [r3, #0]
 80179ca:	1d1a      	adds	r2, r3, #4
 80179cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80179d0:	601a      	str	r2, [r3, #0]

    return (val);
 80179d2:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80179d6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80179da:	681b      	ldr	r3, [r3, #0]
 * @brief read and expand one q7 word into two q15 words
 */

__STATIC_FORCEINLINE const q7_t *read_and_pad(const q7_t *source, q31_t *out1, q31_t *out2)
{
    q31_t inA = arm_nn_read_q7x4_ia(&source);
 80179dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    q31_t inAbuf1 = __SXTB16(__ROR((uint32_t)inA, 8));
 80179e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80179e4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80179e8:	2308      	movs	r3, #8
 80179ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  \param [in]    op2  Number of Bits to rotate
  \return               Rotated value
 */
__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
{
  op2 %= 32U;
 80179ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80179f2:	f003 031f 	and.w	r3, r3, #31
 80179f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  if (op2 == 0U)
 80179fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80179fe:	2b00      	cmp	r3, #0
 8017a00:	d102      	bne.n	8017a08 <arm_convolve_s8+0x41c>
  {
    return op1;
 8017a02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8017a06:	e005      	b.n	8017a14 <arm_convolve_s8+0x428>
  }
  return (op1 >> op2) | (op1 << (32U - op2));
 8017a08:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8017a0c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8017a10:	fa62 f303 	ror.w	r3, r2, r3
 8017a14:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
{
  uint32_t result;

  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8017a18:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8017a1c:	fa2f f383 	sxtb16	r3, r3
 8017a20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  return(result);
 8017a24:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8017a28:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    q31_t inAbuf2 = __SXTB16(inA);
 8017a2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8017a30:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8017a34:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8017a38:	fa2f f383 	sxtb16	r3, r3
 8017a3c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  return(result);
 8017a40:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8017a44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

#ifndef ARM_MATH_BIG_ENDIAN
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 8017a48:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8017a4c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8017a50:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8017a54:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8017a58:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8017a5c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8017a60:	eac3 4322 	pkhtb	r3, r3, r2, asr #16
 8017a64:	67fb      	str	r3, [r7, #124]	; 0x7c
 8017a66:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8017a68:	461a      	mov	r2, r3
 8017a6a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8017a6e:	601a      	str	r2, [r3, #0]
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 8017a70:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8017a74:	67bb      	str	r3, [r7, #120]	; 0x78
 8017a76:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8017a7a:	677b      	str	r3, [r7, #116]	; 0x74
 8017a7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8017a7e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8017a80:	eac3 4302 	pkhbt	r3, r3, r2, lsl #16
 8017a84:	673b      	str	r3, [r7, #112]	; 0x70
 8017a86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8017a88:	461a      	mov	r2, r3
 8017a8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8017a8e:	601a      	str	r2, [r3, #0]
#else
    *out1 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
    *out2 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
#endif

    return source;
 8017a90:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017a94:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8017a98:	681b      	ldr	r3, [r3, #0]
                {
                    q31_t ker_a1, ker_a2;
                    q31_t ip_b1, ip_b2;

                    ker_a = read_and_pad(ker_a, &ker_a1, &ker_a2);
 8017a9a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8017a9e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8017aa2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    memcpy(&val, *in_q15, 4);
 8017aa6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8017aaa:	681b      	ldr	r3, [r3, #0]
 8017aac:	681b      	ldr	r3, [r3, #0]
 8017aae:	461a      	mov	r2, r3
 8017ab0:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017ab4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8017ab8:	601a      	str	r2, [r3, #0]
    *in_q15 += 2;
 8017aba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8017abe:	681b      	ldr	r3, [r3, #0]
 8017ac0:	1d1a      	adds	r2, r3, #4
 8017ac2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8017ac6:	601a      	str	r2, [r3, #0]
    return (val);
 8017ac8:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017acc:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8017ad0:	681b      	ldr	r3, [r3, #0]

                    ip_b1 = arm_nn_read_q15x2_ia(&ip_as_col);
 8017ad2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                    sum = __SMLAD(ker_a1, ip_b1, sum);
 8017ad6:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017ada:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8017ade:	681b      	ldr	r3, [r3, #0]
 8017ae0:	4619      	mov	r1, r3
 8017ae2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8017ae6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8017aea:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 8017aee:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8017af2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0

__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8017af6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8017afa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8017afe:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 8017b02:	fb23 1302 	smlad	r3, r3, r2, r1
 8017b06:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  return(result);
 8017b0a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8017b0e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8017b12:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8017b16:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    memcpy(&val, *in_q15, 4);
 8017b1a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8017b1e:	681b      	ldr	r3, [r3, #0]
 8017b20:	681b      	ldr	r3, [r3, #0]
 8017b22:	461a      	mov	r2, r3
 8017b24:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017b28:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8017b2c:	601a      	str	r2, [r3, #0]
    *in_q15 += 2;
 8017b2e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8017b32:	681b      	ldr	r3, [r3, #0]
 8017b34:	1d1a      	adds	r2, r3, #4
 8017b36:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8017b3a:	601a      	str	r2, [r3, #0]
    return (val);
 8017b3c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017b40:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8017b44:	681b      	ldr	r3, [r3, #0]
                    ip_b2 = arm_nn_read_q15x2_ia(&ip_as_col);
 8017b46:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
                    sum = __SMLAD(ker_a2, ip_b2, sum);
 8017b4a:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017b4e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8017b52:	681b      	ldr	r3, [r3, #0]
 8017b54:	4619      	mov	r1, r3
 8017b56:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8017b5a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8017b5e:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
 8017b62:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8017b66:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8017b6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8017b6e:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 8017b72:	f8d7 10d4 	ldr.w	r1, [r7, #212]	; 0xd4
 8017b76:	fb23 1302 	smlad	r3, r3, r2, r1
 8017b7a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  return(result);
 8017b7e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8017b82:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

                    col_count--;
 8017b86:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 8017b8a:	3b01      	subs	r3, #1
 8017b8c:	f8a7 3126 	strh.w	r3, [r7, #294]	; 0x126
                while (col_count)
 8017b90:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 8017b94:	2b00      	cmp	r3, #0
 8017b96:	f47f aef8 	bne.w	801798a <arm_convolve_s8+0x39e>
                }
                /* Handle left over mac */
                col_count = input_ch * kernel_y * kernel_x & 0x3;
 8017b9a:	f8b7 2118 	ldrh.w	r2, [r7, #280]	; 0x118
 8017b9e:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8017ba2:	fb12 f303 	smulbb	r3, r2, r3
 8017ba6:	b29b      	uxth	r3, r3
 8017ba8:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8017bac:	fb12 f303 	smulbb	r3, r2, r3
 8017bb0:	b29b      	uxth	r3, r3
 8017bb2:	f003 0303 	and.w	r3, r3, #3
 8017bb6:	f8a7 3126 	strh.w	r3, [r7, #294]	; 0x126
                while (col_count)
 8017bba:	e025      	b.n	8017c08 <arm_convolve_s8+0x61c>
                {
                    q7_t ker_a1 = *ker_a++;
 8017bbc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8017bc0:	1c5a      	adds	r2, r3, #1
 8017bc2:	f8c7 2130 	str.w	r2, [r7, #304]	; 0x130
 8017bc6:	781b      	ldrb	r3, [r3, #0]
 8017bc8:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
                    q15_t ip_b1 = *ip_as_col++;
 8017bcc:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017bd0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8017bd4:	681b      	ldr	r3, [r3, #0]
 8017bd6:	1c99      	adds	r1, r3, #2
 8017bd8:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8017bdc:	f5a2 728a 	sub.w	r2, r2, #276	; 0x114
 8017be0:	6011      	str	r1, [r2, #0]
 8017be2:	881b      	ldrh	r3, [r3, #0]
 8017be4:	f8a7 30e8 	strh.w	r3, [r7, #232]	; 0xe8
                    sum += ker_a1 * ip_b1;
 8017be8:	f997 30eb 	ldrsb.w	r3, [r7, #235]	; 0xeb
 8017bec:	f9b7 20e8 	ldrsh.w	r2, [r7, #232]	; 0xe8
 8017bf0:	fb02 f303 	mul.w	r3, r2, r3
 8017bf4:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8017bf8:	4413      	add	r3, r2
 8017bfa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
                    col_count--;
 8017bfe:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 8017c02:	3b01      	subs	r3, #1
 8017c04:	f8a7 3126 	strh.w	r3, [r7, #294]	; 0x126
                while (col_count)
 8017c08:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 8017c0c:	2b00      	cmp	r3, #0
 8017c0e:	d1d5      	bne.n	8017bbc <arm_convolve_s8+0x5d0>
                }

                sum = arm_nn_requantize(sum, output_mult[i], output_shift[i]);
 8017c10:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8017c14:	009b      	lsls	r3, r3, #2
 8017c16:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 8017c1a:	4413      	add	r3, r2
 8017c1c:	681a      	ldr	r2, [r3, #0]
 8017c1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8017c22:	009b      	lsls	r3, r3, #2
 8017c24:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 8017c28:	440b      	add	r3, r1
 8017c2a:	681b      	ldr	r3, [r3, #0]
 8017c2c:	f8d7 1128 	ldr.w	r1, [r7, #296]	; 0x128
 8017c30:	66f9      	str	r1, [r7, #108]	; 0x6c
 8017c32:	66ba      	str	r2, [r7, #104]	; 0x68
 8017c34:	667b      	str	r3, [r7, #100]	; 0x64
 * @return          Returns (val * multiplier)/(2 ^ shift)
 *
 */
__STATIC_FORCEINLINE q31_t arm_nn_requantize(const q31_t val, const q31_t multiplier, const q31_t shift)
{
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8017c36:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017c38:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8017c3c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8017c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8017c42:	663b      	str	r3, [r7, #96]	; 0x60
 8017c44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8017c46:	65fb      	str	r3, [r7, #92]	; 0x5c
    q31_t result = 0;
 8017c48:	2300      	movs	r3, #0
 8017c4a:	65bb      	str	r3, [r7, #88]	; 0x58
    mult.word.low = 1 << 30;
 8017c4c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017c50:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8017c54:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8017c58:	601a      	str	r2, [r3, #0]
    mult.word.high = 0;
 8017c5a:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017c5e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8017c62:	2200      	movs	r2, #0
 8017c64:	605a      	str	r2, [r3, #4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 8017c66:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8017c6a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8017c6c:	17c8      	asrs	r0, r1, #31
 8017c6e:	4688      	mov	r8, r1
 8017c70:	4681      	mov	r9, r0
 8017c72:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8017c74:	17c8      	asrs	r0, r1, #31
 8017c76:	468a      	mov	sl, r1
 8017c78:	4683      	mov	fp, r0
 8017c7a:	fb0a f009 	mul.w	r0, sl, r9
 8017c7e:	fb08 f10b 	mul.w	r1, r8, fp
 8017c82:	4401      	add	r1, r0
 8017c84:	fba8 450a 	umull	r4, r5, r8, sl
 8017c88:	4429      	add	r1, r5
 8017c8a:	460d      	mov	r5, r1
 8017c8c:	1911      	adds	r1, r2, r4
 8017c8e:	6039      	str	r1, [r7, #0]
 8017c90:	416b      	adcs	r3, r5
 8017c92:	607b      	str	r3, [r7, #4]
 8017c94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017c98:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    result = (int32_t)(mult.long_long >> 31);
 8017c9c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8017ca0:	f04f 0200 	mov.w	r2, #0
 8017ca4:	f04f 0300 	mov.w	r3, #0
 8017ca8:	0fc2      	lsrs	r2, r0, #31
 8017caa:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8017cae:	17cb      	asrs	r3, r1, #31
 8017cb0:	4613      	mov	r3, r2
 8017cb2:	65bb      	str	r3, [r7, #88]	; 0x58
    return result;
 8017cb4:	6dba      	ldr	r2, [r7, #88]	; 0x58
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8017cb6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017cb8:	2b00      	cmp	r3, #0
 8017cba:	dc02      	bgt.n	8017cc2 <arm_convolve_s8+0x6d6>
 8017cbc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017cbe:	425b      	negs	r3, r3
 8017cc0:	e000      	b.n	8017cc4 <arm_convolve_s8+0x6d8>
 8017cc2:	2300      	movs	r3, #0
 8017cc4:	657a      	str	r2, [r7, #84]	; 0x54
 8017cc6:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8017cca:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8017cce:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8017cd0:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017cd4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8017cd8:	2200      	movs	r2, #0
 8017cda:	601a      	str	r2, [r3, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 8017cdc:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017ce0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8017ce4:	2201      	movs	r2, #1
 8017ce6:	681b      	ldr	r3, [r3, #0]
 8017ce8:	409a      	lsls	r2, r3
 8017cea:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017cee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8017cf2:	3a01      	subs	r2, #1
 8017cf4:	601a      	str	r2, [r3, #0]
    int32_t remainder = remainder_mask & dividend;
 8017cf6:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017cfa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8017cfe:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8017d02:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8017d06:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8017d08:	6812      	ldr	r2, [r2, #0]
 8017d0a:	400a      	ands	r2, r1
 8017d0c:	601a      	str	r2, [r3, #0]
    result = dividend >> exponent;
 8017d0e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017d12:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8017d16:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8017d1a:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8017d1e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8017d20:	6812      	ldr	r2, [r2, #0]
 8017d22:	fa41 f202 	asr.w	r2, r1, r2
 8017d26:	601a      	str	r2, [r3, #0]
    q31_t threshold = remainder_mask >> 1;
 8017d28:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017d2c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8017d30:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8017d34:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8017d38:	6812      	ldr	r2, [r2, #0]
 8017d3a:	1052      	asrs	r2, r2, #1
 8017d3c:	601a      	str	r2, [r3, #0]
    if (result < 0)
 8017d3e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017d42:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8017d46:	681b      	ldr	r3, [r3, #0]
 8017d48:	2b00      	cmp	r3, #0
 8017d4a:	da0a      	bge.n	8017d62 <arm_convolve_s8+0x776>
        threshold++;
 8017d4c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017d50:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8017d54:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8017d58:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8017d5c:	6812      	ldr	r2, [r2, #0]
 8017d5e:	3201      	adds	r2, #1
 8017d60:	601a      	str	r2, [r3, #0]
    if (remainder > threshold)
 8017d62:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017d66:	f5a3 7286 	sub.w	r2, r3, #268	; 0x10c
 8017d6a:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017d6e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8017d72:	6812      	ldr	r2, [r2, #0]
 8017d74:	681b      	ldr	r3, [r3, #0]
 8017d76:	429a      	cmp	r2, r3
 8017d78:	dd0a      	ble.n	8017d90 <arm_convolve_s8+0x7a4>
        result++;
 8017d7a:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017d7e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8017d82:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8017d86:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8017d8a:	6812      	ldr	r2, [r2, #0]
 8017d8c:	3201      	adds	r2, #1
 8017d8e:	601a      	str	r2, [r3, #0]
    return result;
 8017d90:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8017d94:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8017d98:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8017d9a:	bf00      	nop
 8017d9c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
                sum += out_offset;
 8017da0:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8017da4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8017da8:	4413      	add	r3, r2
 8017daa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
                sum = MAX(sum, out_activation_min);
 8017dae:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8017db2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8017db6:	4293      	cmp	r3, r2
 8017db8:	bfb8      	it	lt
 8017dba:	4613      	movlt	r3, r2
 8017dbc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
                sum = MIN(sum, out_activation_max);
 8017dc0:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8017dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017dc8:	4293      	cmp	r3, r2
 8017dca:	bfa8      	it	ge
 8017dcc:	4613      	movge	r3, r2
 8017dce:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
                *out++ = (q7_t)sum;
 8017dd2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8017dd6:	1c5a      	adds	r2, r3, #1
 8017dd8:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 8017ddc:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8017de0:	b252      	sxtb	r2, r2
 8017de2:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_ch; i++)
 8017de4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8017de8:	3301      	adds	r3, #1
 8017dea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8017dee:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8017df2:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8017df6:	429a      	cmp	r2, r3
 8017df8:	f6ff ada2 	blt.w	8017940 <arm_convolve_s8+0x354>
                }
            }
        }
#endif
        /* Advance to the next batch */
        input_data += (input_x * input_y * input_ch);
 8017dfc:	f8b7 311c 	ldrh.w	r3, [r7, #284]	; 0x11c
 8017e00:	f8b7 211a 	ldrh.w	r2, [r7, #282]	; 0x11a
 8017e04:	fb02 f303 	mul.w	r3, r2, r3
 8017e08:	f8b7 2118 	ldrh.w	r2, [r7, #280]	; 0x118
 8017e0c:	fb02 f303 	mul.w	r3, r2, r3
 8017e10:	461a      	mov	r2, r3
 8017e12:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8017e16:	4413      	add	r3, r2
 8017e18:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
        output_data += (output_x * output_y * output_ch);
 8017e1c:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 8017e20:	f8b7 2110 	ldrh.w	r2, [r7, #272]	; 0x110
 8017e24:	fb02 f303 	mul.w	r3, r2, r3
 8017e28:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 8017e2c:	fb02 f303 	mul.w	r3, r2, r3
 8017e30:	461a      	mov	r2, r3
 8017e32:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8017e36:	4413      	add	r3, r2
 8017e38:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
    for (i_batch = 0; i_batch < input_batches; i_batch++)
 8017e3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8017e40:	3301      	adds	r3, #1
 8017e42:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8017e46:	f8b7 311e 	ldrh.w	r3, [r7, #286]	; 0x11e
 8017e4a:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8017e4e:	429a      	cmp	r2, r3
 8017e50:	f6ff ac79 	blt.w	8017746 <arm_convolve_s8+0x15a>
    }

    /* Return to application */
    return ARM_MATH_SUCCESS;
 8017e54:	2300      	movs	r3, #0
}
 8017e56:	4618      	mov	r0, r3
 8017e58:	f507 77aa 	add.w	r7, r7, #340	; 0x154
 8017e5c:	46bd      	mov	sp, r7
 8017e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017e62 <arm_convolve_s8_get_buffer_size>:

int32_t arm_convolve_s8_get_buffer_size(const cmsis_nn_dims *input_dims, const cmsis_nn_dims *filter_dims)
{
 8017e62:	b480      	push	{r7}
 8017e64:	b083      	sub	sp, #12
 8017e66:	af00      	add	r7, sp, #0
 8017e68:	6078      	str	r0, [r7, #4]
 8017e6a:	6039      	str	r1, [r7, #0]
#if defined(ARM_MATH_DSP)
    return (2 * input_dims->c * filter_dims->w * filter_dims->h) * (int32_t)sizeof(int16_t);
 8017e6c:	687b      	ldr	r3, [r7, #4]
 8017e6e:	68db      	ldr	r3, [r3, #12]
 8017e70:	683a      	ldr	r2, [r7, #0]
 8017e72:	6892      	ldr	r2, [r2, #8]
 8017e74:	fb02 f303 	mul.w	r3, r2, r3
 8017e78:	683a      	ldr	r2, [r7, #0]
 8017e7a:	6852      	ldr	r2, [r2, #4]
 8017e7c:	fb02 f303 	mul.w	r3, r2, r3
 8017e80:	009b      	lsls	r3, r3, #2
#else
    (void)input_dims;
    (void)filter_dims;
    return 0;
#endif
}
 8017e82:	4618      	mov	r0, r3
 8017e84:	370c      	adds	r7, #12
 8017e86:	46bd      	mov	sp, r7
 8017e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e8c:	4770      	bx	lr

08017e8e <arm_convolve_wrapper_s8>:
                                   const q7_t *filter_data,
                                   const cmsis_nn_dims *bias_dims,
                                   const int32_t *bias_data,
                                   const cmsis_nn_dims *output_dims,
                                   q7_t *output_data)
{
 8017e8e:	b580      	push	{r7, lr}
 8017e90:	b08c      	sub	sp, #48	; 0x30
 8017e92:	af08      	add	r7, sp, #32
 8017e94:	60f8      	str	r0, [r7, #12]
 8017e96:	60b9      	str	r1, [r7, #8]
 8017e98:	607a      	str	r2, [r7, #4]
 8017e9a:	603b      	str	r3, [r7, #0]
    if ((conv_params->padding.w == 0) && (conv_params->padding.h == 0) && (input_dims->c % 4 == 0) &&
 8017e9c:	68bb      	ldr	r3, [r7, #8]
 8017e9e:	691b      	ldr	r3, [r3, #16]
 8017ea0:	2b00      	cmp	r3, #0
 8017ea2:	d12f      	bne.n	8017f04 <arm_convolve_wrapper_s8+0x76>
 8017ea4:	68bb      	ldr	r3, [r7, #8]
 8017ea6:	695b      	ldr	r3, [r3, #20]
 8017ea8:	2b00      	cmp	r3, #0
 8017eaa:	d12b      	bne.n	8017f04 <arm_convolve_wrapper_s8+0x76>
 8017eac:	683b      	ldr	r3, [r7, #0]
 8017eae:	68db      	ldr	r3, [r3, #12]
 8017eb0:	f003 0303 	and.w	r3, r3, #3
 8017eb4:	2b00      	cmp	r3, #0
 8017eb6:	d125      	bne.n	8017f04 <arm_convolve_wrapper_s8+0x76>
        (conv_params->stride.w == 1) && (conv_params->stride.h == 1) && (filter_dims->w == 1) && (filter_dims->h == 1))
 8017eb8:	68bb      	ldr	r3, [r7, #8]
 8017eba:	689b      	ldr	r3, [r3, #8]
    if ((conv_params->padding.w == 0) && (conv_params->padding.h == 0) && (input_dims->c % 4 == 0) &&
 8017ebc:	2b01      	cmp	r3, #1
 8017ebe:	d121      	bne.n	8017f04 <arm_convolve_wrapper_s8+0x76>
        (conv_params->stride.w == 1) && (conv_params->stride.h == 1) && (filter_dims->w == 1) && (filter_dims->h == 1))
 8017ec0:	68bb      	ldr	r3, [r7, #8]
 8017ec2:	68db      	ldr	r3, [r3, #12]
 8017ec4:	2b01      	cmp	r3, #1
 8017ec6:	d11d      	bne.n	8017f04 <arm_convolve_wrapper_s8+0x76>
 8017ec8:	69fb      	ldr	r3, [r7, #28]
 8017eca:	689b      	ldr	r3, [r3, #8]
 8017ecc:	2b01      	cmp	r3, #1
 8017ece:	d119      	bne.n	8017f04 <arm_convolve_wrapper_s8+0x76>
 8017ed0:	69fb      	ldr	r3, [r7, #28]
 8017ed2:	685b      	ldr	r3, [r3, #4]
 8017ed4:	2b01      	cmp	r3, #1
 8017ed6:	d115      	bne.n	8017f04 <arm_convolve_wrapper_s8+0x76>
    {
        return arm_convolve_1x1_s8_fast(ctx,
 8017ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017eda:	9306      	str	r3, [sp, #24]
 8017edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017ede:	9305      	str	r3, [sp, #20]
 8017ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017ee2:	9304      	str	r3, [sp, #16]
 8017ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017ee6:	9303      	str	r3, [sp, #12]
 8017ee8:	6a3b      	ldr	r3, [r7, #32]
 8017eea:	9302      	str	r3, [sp, #8]
 8017eec:	69fb      	ldr	r3, [r7, #28]
 8017eee:	9301      	str	r3, [sp, #4]
 8017ef0:	69bb      	ldr	r3, [r7, #24]
 8017ef2:	9300      	str	r3, [sp, #0]
 8017ef4:	683b      	ldr	r3, [r7, #0]
 8017ef6:	687a      	ldr	r2, [r7, #4]
 8017ef8:	68b9      	ldr	r1, [r7, #8]
 8017efa:	68f8      	ldr	r0, [r7, #12]
 8017efc:	f7ff fb17 	bl	801752e <arm_convolve_1x1_s8_fast>
 8017f00:	4603      	mov	r3, r0
 8017f02:	e040      	b.n	8017f86 <arm_convolve_wrapper_s8+0xf8>
                                        bias_dims,
                                        bias_data,
                                        output_dims,
                                        output_data);
    }
    else if ((output_dims->h == 1) && (input_dims->h == 1) && (filter_dims->h == 1) && (output_dims->w % 4 == 0) &&
 8017f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017f06:	685b      	ldr	r3, [r3, #4]
 8017f08:	2b01      	cmp	r3, #1
 8017f0a:	d127      	bne.n	8017f5c <arm_convolve_wrapper_s8+0xce>
 8017f0c:	683b      	ldr	r3, [r7, #0]
 8017f0e:	685b      	ldr	r3, [r3, #4]
 8017f10:	2b01      	cmp	r3, #1
 8017f12:	d123      	bne.n	8017f5c <arm_convolve_wrapper_s8+0xce>
 8017f14:	69fb      	ldr	r3, [r7, #28]
 8017f16:	685b      	ldr	r3, [r3, #4]
 8017f18:	2b01      	cmp	r3, #1
 8017f1a:	d11f      	bne.n	8017f5c <arm_convolve_wrapper_s8+0xce>
 8017f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017f1e:	689b      	ldr	r3, [r3, #8]
 8017f20:	f003 0303 	and.w	r3, r3, #3
 8017f24:	2b00      	cmp	r3, #0
 8017f26:	d119      	bne.n	8017f5c <arm_convolve_wrapper_s8+0xce>
             (input_dims->n == 1))
 8017f28:	683b      	ldr	r3, [r7, #0]
 8017f2a:	681b      	ldr	r3, [r3, #0]
    else if ((output_dims->h == 1) && (input_dims->h == 1) && (filter_dims->h == 1) && (output_dims->w % 4 == 0) &&
 8017f2c:	2b01      	cmp	r3, #1
 8017f2e:	d115      	bne.n	8017f5c <arm_convolve_wrapper_s8+0xce>
    {
        return arm_convolve_1_x_n_s8(ctx,
 8017f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f32:	9306      	str	r3, [sp, #24]
 8017f34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017f36:	9305      	str	r3, [sp, #20]
 8017f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017f3a:	9304      	str	r3, [sp, #16]
 8017f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f3e:	9303      	str	r3, [sp, #12]
 8017f40:	6a3b      	ldr	r3, [r7, #32]
 8017f42:	9302      	str	r3, [sp, #8]
 8017f44:	69fb      	ldr	r3, [r7, #28]
 8017f46:	9301      	str	r3, [sp, #4]
 8017f48:	69bb      	ldr	r3, [r7, #24]
 8017f4a:	9300      	str	r3, [sp, #0]
 8017f4c:	683b      	ldr	r3, [r7, #0]
 8017f4e:	687a      	ldr	r2, [r7, #4]
 8017f50:	68b9      	ldr	r1, [r7, #8]
 8017f52:	68f8      	ldr	r0, [r7, #12]
 8017f54:	f7ff faa7 	bl	80174a6 <arm_convolve_1_x_n_s8>
 8017f58:	4603      	mov	r3, r0
 8017f5a:	e014      	b.n	8017f86 <arm_convolve_wrapper_s8+0xf8>
                                     output_dims,
                                     output_data);
    }
    else
    {
        return arm_convolve_s8(ctx,
 8017f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f5e:	9306      	str	r3, [sp, #24]
 8017f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017f62:	9305      	str	r3, [sp, #20]
 8017f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017f66:	9304      	str	r3, [sp, #16]
 8017f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f6a:	9303      	str	r3, [sp, #12]
 8017f6c:	6a3b      	ldr	r3, [r7, #32]
 8017f6e:	9302      	str	r3, [sp, #8]
 8017f70:	69fb      	ldr	r3, [r7, #28]
 8017f72:	9301      	str	r3, [sp, #4]
 8017f74:	69bb      	ldr	r3, [r7, #24]
 8017f76:	9300      	str	r3, [sp, #0]
 8017f78:	683b      	ldr	r3, [r7, #0]
 8017f7a:	687a      	ldr	r2, [r7, #4]
 8017f7c:	68b9      	ldr	r1, [r7, #8]
 8017f7e:	68f8      	ldr	r0, [r7, #12]
 8017f80:	f7ff fb34 	bl	80175ec <arm_convolve_s8>
 8017f84:	4603      	mov	r3, r0
                               bias_dims,
                               bias_data,
                               output_dims,
                               output_data);
    }
}
 8017f86:	4618      	mov	r0, r3
 8017f88:	3710      	adds	r7, #16
 8017f8a:	46bd      	mov	sp, r7
 8017f8c:	bd80      	pop	{r7, pc}

08017f8e <arm_convolve_wrapper_s8_get_buffer_size>:

int32_t arm_convolve_wrapper_s8_get_buffer_size(const cmsis_nn_conv_params *conv_params,
                                                const cmsis_nn_dims *input_dims,
                                                const cmsis_nn_dims *filter_dims,
                                                const cmsis_nn_dims *output_dims)
{
 8017f8e:	b580      	push	{r7, lr}
 8017f90:	b084      	sub	sp, #16
 8017f92:	af00      	add	r7, sp, #0
 8017f94:	60f8      	str	r0, [r7, #12]
 8017f96:	60b9      	str	r1, [r7, #8]
 8017f98:	607a      	str	r2, [r7, #4]
 8017f9a:	603b      	str	r3, [r7, #0]
    if ((conv_params->padding.w == 0) && (conv_params->padding.h == 0) && (input_dims->c % 4 == 0) &&
 8017f9c:	68fb      	ldr	r3, [r7, #12]
 8017f9e:	691b      	ldr	r3, [r3, #16]
 8017fa0:	2b00      	cmp	r3, #0
 8017fa2:	d11e      	bne.n	8017fe2 <arm_convolve_wrapper_s8_get_buffer_size+0x54>
 8017fa4:	68fb      	ldr	r3, [r7, #12]
 8017fa6:	695b      	ldr	r3, [r3, #20]
 8017fa8:	2b00      	cmp	r3, #0
 8017faa:	d11a      	bne.n	8017fe2 <arm_convolve_wrapper_s8_get_buffer_size+0x54>
 8017fac:	68bb      	ldr	r3, [r7, #8]
 8017fae:	68db      	ldr	r3, [r3, #12]
 8017fb0:	f003 0303 	and.w	r3, r3, #3
 8017fb4:	2b00      	cmp	r3, #0
 8017fb6:	d114      	bne.n	8017fe2 <arm_convolve_wrapper_s8_get_buffer_size+0x54>
        (conv_params->stride.w == 1) && (conv_params->stride.h == 1) && (filter_dims->w == 1) && (filter_dims->h == 1))
 8017fb8:	68fb      	ldr	r3, [r7, #12]
 8017fba:	689b      	ldr	r3, [r3, #8]
    if ((conv_params->padding.w == 0) && (conv_params->padding.h == 0) && (input_dims->c % 4 == 0) &&
 8017fbc:	2b01      	cmp	r3, #1
 8017fbe:	d110      	bne.n	8017fe2 <arm_convolve_wrapper_s8_get_buffer_size+0x54>
        (conv_params->stride.w == 1) && (conv_params->stride.h == 1) && (filter_dims->w == 1) && (filter_dims->h == 1))
 8017fc0:	68fb      	ldr	r3, [r7, #12]
 8017fc2:	68db      	ldr	r3, [r3, #12]
 8017fc4:	2b01      	cmp	r3, #1
 8017fc6:	d10c      	bne.n	8017fe2 <arm_convolve_wrapper_s8_get_buffer_size+0x54>
 8017fc8:	687b      	ldr	r3, [r7, #4]
 8017fca:	689b      	ldr	r3, [r3, #8]
 8017fcc:	2b01      	cmp	r3, #1
 8017fce:	d108      	bne.n	8017fe2 <arm_convolve_wrapper_s8_get_buffer_size+0x54>
 8017fd0:	687b      	ldr	r3, [r7, #4]
 8017fd2:	685b      	ldr	r3, [r3, #4]
 8017fd4:	2b01      	cmp	r3, #1
 8017fd6:	d104      	bne.n	8017fe2 <arm_convolve_wrapper_s8_get_buffer_size+0x54>
    {
        return arm_convolve_1x1_s8_fast_get_buffer_size(input_dims);
 8017fd8:	68b8      	ldr	r0, [r7, #8]
 8017fda:	f7ff fafc 	bl	80175d6 <arm_convolve_1x1_s8_fast_get_buffer_size>
 8017fde:	4603      	mov	r3, r0
 8017fe0:	e020      	b.n	8018024 <arm_convolve_wrapper_s8_get_buffer_size+0x96>
    }
    else if ((output_dims->h == 1) && (input_dims->h == 1) && (filter_dims->h == 1) && (output_dims->w % 4 == 0) &&
 8017fe2:	683b      	ldr	r3, [r7, #0]
 8017fe4:	685b      	ldr	r3, [r3, #4]
 8017fe6:	2b01      	cmp	r3, #1
 8017fe8:	d117      	bne.n	801801a <arm_convolve_wrapper_s8_get_buffer_size+0x8c>
 8017fea:	68bb      	ldr	r3, [r7, #8]
 8017fec:	685b      	ldr	r3, [r3, #4]
 8017fee:	2b01      	cmp	r3, #1
 8017ff0:	d113      	bne.n	801801a <arm_convolve_wrapper_s8_get_buffer_size+0x8c>
 8017ff2:	687b      	ldr	r3, [r7, #4]
 8017ff4:	685b      	ldr	r3, [r3, #4]
 8017ff6:	2b01      	cmp	r3, #1
 8017ff8:	d10f      	bne.n	801801a <arm_convolve_wrapper_s8_get_buffer_size+0x8c>
 8017ffa:	683b      	ldr	r3, [r7, #0]
 8017ffc:	689b      	ldr	r3, [r3, #8]
 8017ffe:	f003 0303 	and.w	r3, r3, #3
 8018002:	2b00      	cmp	r3, #0
 8018004:	d109      	bne.n	801801a <arm_convolve_wrapper_s8_get_buffer_size+0x8c>
             (input_dims->n == 1))
 8018006:	68bb      	ldr	r3, [r7, #8]
 8018008:	681b      	ldr	r3, [r3, #0]
    else if ((output_dims->h == 1) && (input_dims->h == 1) && (filter_dims->h == 1) && (output_dims->w % 4 == 0) &&
 801800a:	2b01      	cmp	r3, #1
 801800c:	d105      	bne.n	801801a <arm_convolve_wrapper_s8_get_buffer_size+0x8c>
    {
        return arm_convolve_1_x_n_s8_get_buffer_size(input_dims, filter_dims);
 801800e:	6879      	ldr	r1, [r7, #4]
 8018010:	68b8      	ldr	r0, [r7, #8]
 8018012:	f7ff fa76 	bl	8017502 <arm_convolve_1_x_n_s8_get_buffer_size>
 8018016:	4603      	mov	r3, r0
 8018018:	e004      	b.n	8018024 <arm_convolve_wrapper_s8_get_buffer_size+0x96>
    }
    else
    {
        return arm_convolve_s8_get_buffer_size(input_dims, filter_dims);
 801801a:	6879      	ldr	r1, [r7, #4]
 801801c:	68b8      	ldr	r0, [r7, #8]
 801801e:	f7ff ff20 	bl	8017e62 <arm_convolve_s8_get_buffer_size>
 8018022:	4603      	mov	r3, r0
    }
}
 8018024:	4618      	mov	r0, r3
 8018026:	3710      	adds	r7, #16
 8018028:	46bd      	mov	sp, r7
 801802a:	bd80      	pop	{r7, pc}

0801802c <arm_nn_mat_mult_kernel_s8_s16>:
                                    const int16_t activation_min,
                                    const int16_t activation_max,
                                    const uint16_t num_col_a,
                                    const int32_t *const output_bias,
                                    q7_t *out_0)
{
 801802c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8018030:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 8018034:	af00      	add	r7, sp, #0
 8018036:	f507 648e 	add.w	r4, r7, #1136	; 0x470
 801803a:	f5a4 746f 	sub.w	r4, r4, #956	; 0x3bc
 801803e:	6020      	str	r0, [r4, #0]
 8018040:	f507 608e 	add.w	r0, r7, #1136	; 0x470
 8018044:	f5a0 7070 	sub.w	r0, r0, #960	; 0x3c0
 8018048:	6001      	str	r1, [r0, #0]
 801804a:	4611      	mov	r1, r2
 801804c:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8018050:	f5a2 7272 	sub.w	r2, r2, #968	; 0x3c8
 8018054:	6013      	str	r3, [r2, #0]
 8018056:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801805a:	f2a3 32c2 	subw	r2, r3, #962	; 0x3c2
 801805e:	460b      	mov	r3, r1
 8018060:	8013      	strh	r3, [r2, #0]

    return out_1;

#elif defined(ARM_MATH_DSP)
    /* set up the second output pointers */
    q7_t *out_1 = out_0 + output_ch;
 8018062:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018066:	f2a3 33c2 	subw	r3, r3, #962	; 0x3c2
 801806a:	881a      	ldrh	r2, [r3, #0]
 801806c:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	; 0x4a8
 8018070:	4413      	add	r3, r2
 8018072:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c
    const int32_t *bias = output_bias;
 8018076:	f8d7 34a4 	ldr.w	r3, [r7, #1188]	; 0x4a4
 801807a:	f8c7 3468 	str.w	r3, [r7, #1128]	; 0x468

    uint16_t row_count = output_ch / 2;
 801807e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018082:	f2a3 33c2 	subw	r3, r3, #962	; 0x3c2
 8018086:	881b      	ldrh	r3, [r3, #0]
 8018088:	085b      	lsrs	r3, r3, #1
 801808a:	f8a7 3466 	strh.w	r3, [r7, #1126]	; 0x466
    const q7_t *ip_a0 = input_a;
 801808e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018092:	f5a3 736f 	sub.w	r3, r3, #956	; 0x3bc
 8018096:	681b      	ldr	r3, [r3, #0]
 8018098:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
    /* this loop over rows in A */
    while (row_count)
 801809c:	f001 b92e 	b.w	80192fc <arm_nn_mat_mult_kernel_s8_s16+0x12d0>
    {
        /* setup pointers for B */
        const q15_t *ip_b0 = input_b;
 80180a0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80180a4:	f5a3 724b 	sub.w	r2, r3, #812	; 0x32c
 80180a8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80180ac:	f5a3 7370 	sub.w	r3, r3, #960	; 0x3c0
 80180b0:	681b      	ldr	r3, [r3, #0]
 80180b2:	6013      	str	r3, [r2, #0]
        const q15_t *ip_b1 = ip_b0 + num_col_a;
 80180b4:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80180b8:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80180bc:	681a      	ldr	r2, [r3, #0]
 80180be:	f8b7 34a0 	ldrh.w	r3, [r7, #1184]	; 0x4a0
 80180c2:	005b      	lsls	r3, r3, #1
 80180c4:	441a      	add	r2, r3
 80180c6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80180ca:	f5a3 734c 	sub.w	r3, r3, #816	; 0x330
 80180ce:	601a      	str	r2, [r3, #0]

        /* align the second pointer for A */
        const q7_t *ip_a1 = ip_a0 + num_col_a;
 80180d0:	f8b7 24a0 	ldrh.w	r2, [r7, #1184]	; 0x4a0
 80180d4:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 80180d8:	4413      	add	r3, r2
 80180da:	f8c7 345c 	str.w	r3, [r7, #1116]	; 0x45c

        /* Init accumulator with bias for channel N and N + 1 */
        q31_t ch_0_out_0 = *bias;
 80180de:	f8d7 3468 	ldr.w	r3, [r7, #1128]	; 0x468
 80180e2:	681b      	ldr	r3, [r3, #0]
 80180e4:	f8c7 3458 	str.w	r3, [r7, #1112]	; 0x458
        q31_t ch_0_out_1 = *bias++;
 80180e8:	f8d7 2468 	ldr.w	r2, [r7, #1128]	; 0x468
 80180ec:	1d13      	adds	r3, r2, #4
 80180ee:	f8c7 3468 	str.w	r3, [r7, #1128]	; 0x468
 80180f2:	6813      	ldr	r3, [r2, #0]
 80180f4:	f8c7 3454 	str.w	r3, [r7, #1108]	; 0x454
        q31_t ch_1_out_0 = *bias;
 80180f8:	f8d7 3468 	ldr.w	r3, [r7, #1128]	; 0x468
 80180fc:	681b      	ldr	r3, [r3, #0]
 80180fe:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
        q31_t ch_1_out_1 = *bias++;
 8018102:	f8d7 2468 	ldr.w	r2, [r7, #1128]	; 0x468
 8018106:	1d13      	adds	r3, r2, #4
 8018108:	f8c7 3468 	str.w	r3, [r7, #1128]	; 0x468
 801810c:	6813      	ldr	r3, [r2, #0]
 801810e:	f8c7 344c 	str.w	r3, [r7, #1100]	; 0x44c

        uint16_t col_count = num_col_a / 4;
 8018112:	f8b7 34a0 	ldrh.w	r3, [r7, #1184]	; 0x4a0
 8018116:	089b      	lsrs	r3, r3, #2
 8018118:	f8a7 344a 	strh.w	r3, [r7, #1098]	; 0x44a
        /* accumulate over the vector */
        while (col_count)
 801811c:	e35f      	b.n	80187de <arm_nn_mat_mult_kernel_s8_s16+0x7b2>
 801811e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018122:	f5a3 72b8 	sub.w	r2, r3, #368	; 0x170
 8018126:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 801812a:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q15, 4);
 801812c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018130:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8018134:	681b      	ldr	r3, [r3, #0]
 8018136:	681b      	ldr	r3, [r3, #0]
 8018138:	681b      	ldr	r3, [r3, #0]
 801813a:	461a      	mov	r2, r3
 801813c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018140:	f5a3 7359 	sub.w	r3, r3, #868	; 0x364
 8018144:	601a      	str	r2, [r3, #0]
    *in_q15 += 2;
 8018146:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801814a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 801814e:	681b      	ldr	r3, [r3, #0]
 8018150:	681b      	ldr	r3, [r3, #0]
 8018152:	1d1a      	adds	r2, r3, #4
 8018154:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018158:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 801815c:	681b      	ldr	r3, [r3, #0]
 801815e:	601a      	str	r2, [r3, #0]
    return (val);
 8018160:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018164:	f5a3 7359 	sub.w	r3, r3, #868	; 0x364
 8018168:	681b      	ldr	r3, [r3, #0]
        {
            q31_t a01, a02, a11, a12;
            q31_t b0 = arm_nn_read_q15x2_ia(&ip_b0);
 801816a:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
 801816e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018172:	f5a3 72b6 	sub.w	r2, r3, #364	; 0x16c
 8018176:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 801817a:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q15, 4);
 801817c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018180:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8018184:	681b      	ldr	r3, [r3, #0]
 8018186:	681b      	ldr	r3, [r3, #0]
 8018188:	681b      	ldr	r3, [r3, #0]
 801818a:	461a      	mov	r2, r3
 801818c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018190:	f5a3 735a 	sub.w	r3, r3, #872	; 0x368
 8018194:	601a      	str	r2, [r3, #0]
    *in_q15 += 2;
 8018196:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801819a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 801819e:	681b      	ldr	r3, [r3, #0]
 80181a0:	681b      	ldr	r3, [r3, #0]
 80181a2:	1d1a      	adds	r2, r3, #4
 80181a4:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80181a8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80181ac:	681b      	ldr	r3, [r3, #0]
 80181ae:	601a      	str	r2, [r3, #0]
    return (val);
 80181b0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80181b4:	f5a3 735a 	sub.w	r3, r3, #872	; 0x368
 80181b8:	681b      	ldr	r3, [r3, #0]
            q31_t b1 = arm_nn_read_q15x2_ia(&ip_b1);
 80181ba:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420
 80181be:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80181c2:	f5a3 725b 	sub.w	r2, r3, #876	; 0x36c
 80181c6:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 80181ca:	6013      	str	r3, [r2, #0]
 80181cc:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80181d0:	f5a3 7292 	sub.w	r2, r3, #292	; 0x124
 80181d4:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 80181d8:	6013      	str	r3, [r2, #0]
 80181da:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80181de:	f5a3 7294 	sub.w	r2, r3, #296	; 0x128
 80181e2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80181e6:	6013      	str	r3, [r2, #0]
 80181e8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80181ec:	f5a3 7296 	sub.w	r2, r3, #300	; 0x12c
 80181f0:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80181f4:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 80181f6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80181fa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80181fe:	681b      	ldr	r3, [r3, #0]
 8018200:	681b      	ldr	r3, [r3, #0]
 8018202:	681b      	ldr	r3, [r3, #0]
 8018204:	461a      	mov	r2, r3
 8018206:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801820a:	f5a3 735c 	sub.w	r3, r3, #880	; 0x370
 801820e:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 8018210:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018214:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8018218:	681b      	ldr	r3, [r3, #0]
 801821a:	681b      	ldr	r3, [r3, #0]
 801821c:	1d1a      	adds	r2, r3, #4
 801821e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018222:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8018226:	681b      	ldr	r3, [r3, #0]
 8018228:	601a      	str	r2, [r3, #0]
    return (val);
 801822a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801822e:	f5a3 735c 	sub.w	r3, r3, #880	; 0x370
 8018232:	681a      	ldr	r2, [r3, #0]
    q31_t inA = arm_nn_read_q7x4_ia(&source);
 8018234:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018238:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 801823c:	601a      	str	r2, [r3, #0]
    q31_t inAbuf1 = __SXTB16(__ROR((uint32_t)inA, 8));
 801823e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018242:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8018246:	681a      	ldr	r2, [r3, #0]
 8018248:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801824c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8018250:	601a      	str	r2, [r3, #0]
 8018252:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018256:	f5a3 729c 	sub.w	r2, r3, #312	; 0x138
 801825a:	2308      	movs	r3, #8
 801825c:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801825e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018262:	f5a3 729c 	sub.w	r2, r3, #312	; 0x138
 8018266:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801826a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 801826e:	681b      	ldr	r3, [r3, #0]
 8018270:	f003 031f 	and.w	r3, r3, #31
 8018274:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 8018276:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801827a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 801827e:	681b      	ldr	r3, [r3, #0]
 8018280:	2b00      	cmp	r3, #0
 8018282:	d105      	bne.n	8018290 <arm_nn_mat_mult_kernel_s8_s16+0x264>
    return op1;
 8018284:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018288:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 801828c:	681a      	ldr	r2, [r3, #0]
 801828e:	e00a      	b.n	80182a6 <arm_nn_mat_mult_kernel_s8_s16+0x27a>
  return (op1 >> op2) | (op1 << (32U - op2));
 8018290:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018294:	f5a3 729a 	sub.w	r2, r3, #308	; 0x134
 8018298:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801829c:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80182a0:	6812      	ldr	r2, [r2, #0]
 80182a2:	681b      	ldr	r3, [r3, #0]
 80182a4:	41da      	rors	r2, r3
 80182a6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80182aa:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80182ae:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80182b0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80182b4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80182b8:	681b      	ldr	r3, [r3, #0]
 80182ba:	fa2f f283 	sxtb16	r2, r3
 80182be:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80182c2:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80182c6:	601a      	str	r2, [r3, #0]
  return(result);
 80182c8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80182cc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80182d0:	681a      	ldr	r2, [r3, #0]
 80182d2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80182d6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80182da:	601a      	str	r2, [r3, #0]
    q31_t inAbuf2 = __SXTB16(inA);
 80182dc:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80182e0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80182e4:	681a      	ldr	r2, [r3, #0]
 80182e6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80182ea:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80182ee:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80182f0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80182f4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80182f8:	681b      	ldr	r3, [r3, #0]
 80182fa:	fa2f f283 	sxtb16	r2, r3
 80182fe:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018302:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8018306:	601a      	str	r2, [r3, #0]
  return(result);
 8018308:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801830c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8018310:	681a      	ldr	r2, [r3, #0]
 8018312:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018316:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 801831a:	601a      	str	r2, [r3, #0]
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 801831c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018320:	f5a3 72aa 	sub.w	r2, r3, #340	; 0x154
 8018324:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018328:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 801832c:	681b      	ldr	r3, [r3, #0]
 801832e:	6013      	str	r3, [r2, #0]
 8018330:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018334:	f5a3 72ac 	sub.w	r2, r3, #344	; 0x158
 8018338:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801833c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8018340:	681b      	ldr	r3, [r3, #0]
 8018342:	6013      	str	r3, [r2, #0]
 8018344:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018348:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 801834c:	681a      	ldr	r2, [r3, #0]
 801834e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018352:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8018356:	681b      	ldr	r3, [r3, #0]
 8018358:	eac2 4223 	pkhtb	r2, r2, r3, asr #16
 801835c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018360:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8018364:	601a      	str	r2, [r3, #0]
 8018366:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801836a:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 801836e:	681b      	ldr	r3, [r3, #0]
 8018370:	461a      	mov	r2, r3
 8018372:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018376:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 801837a:	681b      	ldr	r3, [r3, #0]
 801837c:	601a      	str	r2, [r3, #0]
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 801837e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018382:	f5a3 72b0 	sub.w	r2, r3, #352	; 0x160
 8018386:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801838a:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 801838e:	681b      	ldr	r3, [r3, #0]
 8018390:	6013      	str	r3, [r2, #0]
 8018392:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018396:	f5a3 72b2 	sub.w	r2, r3, #356	; 0x164
 801839a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801839e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80183a2:	681b      	ldr	r3, [r3, #0]
 80183a4:	6013      	str	r3, [r2, #0]
 80183a6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80183aa:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80183ae:	681a      	ldr	r2, [r3, #0]
 80183b0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80183b4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80183b8:	681b      	ldr	r3, [r3, #0]
 80183ba:	eac2 4203 	pkhbt	r2, r2, r3, lsl #16
 80183be:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80183c2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80183c6:	601a      	str	r2, [r3, #0]
 80183c8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80183cc:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80183d0:	681b      	ldr	r3, [r3, #0]
 80183d2:	461a      	mov	r2, r3
 80183d4:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80183d8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80183dc:	681b      	ldr	r3, [r3, #0]
 80183de:	601a      	str	r2, [r3, #0]
    return source;
 80183e0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80183e4:	f5a3 735b 	sub.w	r3, r3, #876	; 0x36c
 80183e8:	681b      	ldr	r3, [r3, #0]

            ip_a0 = read_and_pad(ip_a0, &a01, &a02);
 80183ea:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
 80183ee:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80183f2:	f5a3 725d 	sub.w	r2, r3, #884	; 0x374
 80183f6:	f8d7 345c 	ldr.w	r3, [r7, #1116]	; 0x45c
 80183fa:	6013      	str	r3, [r2, #0]
 80183fc:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8018400:	f8c7 3394 	str.w	r3, [r7, #916]	; 0x394
 8018404:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8018408:	f8c7 3390 	str.w	r3, [r7, #912]	; 0x390
 801840c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8018410:	f8c7 338c 	str.w	r3, [r7, #908]	; 0x38c
    memcpy(&val, *in_q7, 4);
 8018414:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 8018418:	681b      	ldr	r3, [r3, #0]
 801841a:	681b      	ldr	r3, [r3, #0]
 801841c:	461a      	mov	r2, r3
 801841e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018422:	f5a3 735e 	sub.w	r3, r3, #888	; 0x378
 8018426:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 8018428:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 801842c:	681b      	ldr	r3, [r3, #0]
 801842e:	1d1a      	adds	r2, r3, #4
 8018430:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 8018434:	601a      	str	r2, [r3, #0]
    return (val);
 8018436:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801843a:	f5a3 735e 	sub.w	r3, r3, #888	; 0x378
 801843e:	681b      	ldr	r3, [r3, #0]
    q31_t inA = arm_nn_read_q7x4_ia(&source);
 8018440:	f8c7 3388 	str.w	r3, [r7, #904]	; 0x388
    q31_t inAbuf1 = __SXTB16(__ROR((uint32_t)inA, 8));
 8018444:	f8d7 3388 	ldr.w	r3, [r7, #904]	; 0x388
 8018448:	f8c7 3384 	str.w	r3, [r7, #900]	; 0x384
 801844c:	2308      	movs	r3, #8
 801844e:	f8c7 3380 	str.w	r3, [r7, #896]	; 0x380
  op2 %= 32U;
 8018452:	f8d7 3380 	ldr.w	r3, [r7, #896]	; 0x380
 8018456:	f003 031f 	and.w	r3, r3, #31
 801845a:	f8c7 3380 	str.w	r3, [r7, #896]	; 0x380
  if (op2 == 0U)
 801845e:	f8d7 3380 	ldr.w	r3, [r7, #896]	; 0x380
 8018462:	2b00      	cmp	r3, #0
 8018464:	d102      	bne.n	801846c <arm_nn_mat_mult_kernel_s8_s16+0x440>
    return op1;
 8018466:	f8d7 3384 	ldr.w	r3, [r7, #900]	; 0x384
 801846a:	e005      	b.n	8018478 <arm_nn_mat_mult_kernel_s8_s16+0x44c>
  return (op1 >> op2) | (op1 << (32U - op2));
 801846c:	f8d7 2384 	ldr.w	r2, [r7, #900]	; 0x384
 8018470:	f8d7 3380 	ldr.w	r3, [r7, #896]	; 0x380
 8018474:	fa62 f303 	ror.w	r3, r2, r3
 8018478:	f8c7 337c 	str.w	r3, [r7, #892]	; 0x37c
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801847c:	f8d7 337c 	ldr.w	r3, [r7, #892]	; 0x37c
 8018480:	fa2f f383 	sxtb16	r3, r3
 8018484:	f8c7 3378 	str.w	r3, [r7, #888]	; 0x378
  return(result);
 8018488:	f8d7 3378 	ldr.w	r3, [r7, #888]	; 0x378
 801848c:	f8c7 3374 	str.w	r3, [r7, #884]	; 0x374
    q31_t inAbuf2 = __SXTB16(inA);
 8018490:	f8d7 2388 	ldr.w	r2, [r7, #904]	; 0x388
 8018494:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018498:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 801849c:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801849e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80184a2:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80184a6:	681b      	ldr	r3, [r3, #0]
 80184a8:	fa2f f283 	sxtb16	r2, r3
 80184ac:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80184b0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80184b4:	601a      	str	r2, [r3, #0]
  return(result);
 80184b6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80184ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80184be:	681a      	ldr	r2, [r3, #0]
 80184c0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80184c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80184c8:	601a      	str	r2, [r3, #0]
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 80184ca:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80184ce:	f5a3 7286 	sub.w	r2, r3, #268	; 0x10c
 80184d2:	f8d7 3374 	ldr.w	r3, [r7, #884]	; 0x374
 80184d6:	6013      	str	r3, [r2, #0]
 80184d8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80184dc:	f5a3 7288 	sub.w	r2, r3, #272	; 0x110
 80184e0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80184e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80184e8:	681b      	ldr	r3, [r3, #0]
 80184ea:	6013      	str	r3, [r2, #0]
 80184ec:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80184f0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80184f4:	681a      	ldr	r2, [r3, #0]
 80184f6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80184fa:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80184fe:	681b      	ldr	r3, [r3, #0]
 8018500:	eac2 4223 	pkhtb	r2, r2, r3, asr #16
 8018504:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018508:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 801850c:	601a      	str	r2, [r3, #0]
 801850e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018512:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8018516:	681b      	ldr	r3, [r3, #0]
 8018518:	461a      	mov	r2, r3
 801851a:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 801851e:	601a      	str	r2, [r3, #0]
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 8018520:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018524:	f5a3 728c 	sub.w	r2, r3, #280	; 0x118
 8018528:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801852c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8018530:	681b      	ldr	r3, [r3, #0]
 8018532:	6013      	str	r3, [r2, #0]
 8018534:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018538:	f5a3 728e 	sub.w	r2, r3, #284	; 0x11c
 801853c:	f8d7 3374 	ldr.w	r3, [r7, #884]	; 0x374
 8018540:	6013      	str	r3, [r2, #0]
 8018542:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018546:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 801854a:	681a      	ldr	r2, [r3, #0]
 801854c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018550:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8018554:	681b      	ldr	r3, [r3, #0]
 8018556:	eac2 4203 	pkhbt	r2, r2, r3, lsl #16
 801855a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801855e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8018562:	601a      	str	r2, [r3, #0]
 8018564:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018568:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 801856c:	681b      	ldr	r3, [r3, #0]
 801856e:	461a      	mov	r2, r3
 8018570:	f8d7 3394 	ldr.w	r3, [r7, #916]	; 0x394
 8018574:	601a      	str	r2, [r3, #0]
    return source;
 8018576:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801857a:	f5a3 735d 	sub.w	r3, r3, #884	; 0x374
 801857e:	681b      	ldr	r3, [r3, #0]
            ip_a1 = read_and_pad(ip_a1, &a11, &a12);
 8018580:	f8c7 345c 	str.w	r3, [r7, #1116]	; 0x45c

            ch_0_out_0 = __SMLAD(a01, b0, ch_0_out_0);
 8018584:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018588:	f5a3 7355 	sub.w	r3, r3, #852	; 0x354
 801858c:	681b      	ldr	r3, [r3, #0]
 801858e:	4619      	mov	r1, r3
 8018590:	f8d7 2424 	ldr.w	r2, [r7, #1060]	; 0x424
 8018594:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 8018598:	f8c7 13a4 	str.w	r1, [r7, #932]	; 0x3a4
 801859c:	f8c7 23a0 	str.w	r2, [r7, #928]	; 0x3a0
 80185a0:	f8c7 339c 	str.w	r3, [r7, #924]	; 0x39c
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80185a4:	f8d7 13a4 	ldr.w	r1, [r7, #932]	; 0x3a4
 80185a8:	f8d7 23a0 	ldr.w	r2, [r7, #928]	; 0x3a0
 80185ac:	f8d7 339c 	ldr.w	r3, [r7, #924]	; 0x39c
 80185b0:	fb21 3302 	smlad	r3, r1, r2, r3
 80185b4:	f8c7 3398 	str.w	r3, [r7, #920]	; 0x398
  return(result);
 80185b8:	f8d7 3398 	ldr.w	r3, [r7, #920]	; 0x398
 80185bc:	f8c7 3458 	str.w	r3, [r7, #1112]	; 0x458
            ch_0_out_1 = __SMLAD(a01, b1, ch_0_out_1);
 80185c0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80185c4:	f5a3 7355 	sub.w	r3, r3, #852	; 0x354
 80185c8:	681b      	ldr	r3, [r3, #0]
 80185ca:	4619      	mov	r1, r3
 80185cc:	f8d7 2420 	ldr.w	r2, [r7, #1056]	; 0x420
 80185d0:	f8d7 3454 	ldr.w	r3, [r7, #1108]	; 0x454
 80185d4:	f8c7 13b4 	str.w	r1, [r7, #948]	; 0x3b4
 80185d8:	f8c7 23b0 	str.w	r2, [r7, #944]	; 0x3b0
 80185dc:	f8c7 33ac 	str.w	r3, [r7, #940]	; 0x3ac
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80185e0:	f8d7 13b4 	ldr.w	r1, [r7, #948]	; 0x3b4
 80185e4:	f8d7 23b0 	ldr.w	r2, [r7, #944]	; 0x3b0
 80185e8:	f8d7 33ac 	ldr.w	r3, [r7, #940]	; 0x3ac
 80185ec:	fb21 3302 	smlad	r3, r1, r2, r3
 80185f0:	f8c7 33a8 	str.w	r3, [r7, #936]	; 0x3a8
  return(result);
 80185f4:	f8d7 33a8 	ldr.w	r3, [r7, #936]	; 0x3a8
 80185f8:	f8c7 3454 	str.w	r3, [r7, #1108]	; 0x454
            ch_1_out_0 = __SMLAD(a11, b0, ch_1_out_0);
 80185fc:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018600:	f5a3 7357 	sub.w	r3, r3, #860	; 0x35c
 8018604:	681b      	ldr	r3, [r3, #0]
 8018606:	4619      	mov	r1, r3
 8018608:	f8d7 2424 	ldr.w	r2, [r7, #1060]	; 0x424
 801860c:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8018610:	f8c7 13c4 	str.w	r1, [r7, #964]	; 0x3c4
 8018614:	f8c7 23c0 	str.w	r2, [r7, #960]	; 0x3c0
 8018618:	f8c7 33bc 	str.w	r3, [r7, #956]	; 0x3bc
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801861c:	f8d7 13c4 	ldr.w	r1, [r7, #964]	; 0x3c4
 8018620:	f8d7 23c0 	ldr.w	r2, [r7, #960]	; 0x3c0
 8018624:	f8d7 33bc 	ldr.w	r3, [r7, #956]	; 0x3bc
 8018628:	fb21 3302 	smlad	r3, r1, r2, r3
 801862c:	f8c7 33b8 	str.w	r3, [r7, #952]	; 0x3b8
  return(result);
 8018630:	f8d7 33b8 	ldr.w	r3, [r7, #952]	; 0x3b8
 8018634:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
            ch_1_out_1 = __SMLAD(a11, b1, ch_1_out_1);
 8018638:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801863c:	f5a3 7357 	sub.w	r3, r3, #860	; 0x35c
 8018640:	681b      	ldr	r3, [r3, #0]
 8018642:	4619      	mov	r1, r3
 8018644:	f8d7 2420 	ldr.w	r2, [r7, #1056]	; 0x420
 8018648:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 801864c:	f8c7 13d4 	str.w	r1, [r7, #980]	; 0x3d4
 8018650:	f8c7 23d0 	str.w	r2, [r7, #976]	; 0x3d0
 8018654:	f8c7 33cc 	str.w	r3, [r7, #972]	; 0x3cc
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8018658:	f8d7 13d4 	ldr.w	r1, [r7, #980]	; 0x3d4
 801865c:	f8d7 23d0 	ldr.w	r2, [r7, #976]	; 0x3d0
 8018660:	f8d7 33cc 	ldr.w	r3, [r7, #972]	; 0x3cc
 8018664:	fb21 3302 	smlad	r3, r1, r2, r3
 8018668:	f8c7 33c8 	str.w	r3, [r7, #968]	; 0x3c8
  return(result);
 801866c:	f8d7 33c8 	ldr.w	r3, [r7, #968]	; 0x3c8
 8018670:	f8c7 344c 	str.w	r3, [r7, #1100]	; 0x44c
 8018674:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 8018678:	f8c7 33d8 	str.w	r3, [r7, #984]	; 0x3d8
    memcpy(&val, *in_q15, 4);
 801867c:	f8d7 33d8 	ldr.w	r3, [r7, #984]	; 0x3d8
 8018680:	681b      	ldr	r3, [r3, #0]
 8018682:	681b      	ldr	r3, [r3, #0]
 8018684:	461a      	mov	r2, r3
 8018686:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801868a:	f5a3 735f 	sub.w	r3, r3, #892	; 0x37c
 801868e:	601a      	str	r2, [r3, #0]
    *in_q15 += 2;
 8018690:	f8d7 33d8 	ldr.w	r3, [r7, #984]	; 0x3d8
 8018694:	681b      	ldr	r3, [r3, #0]
 8018696:	1d1a      	adds	r2, r3, #4
 8018698:	f8d7 33d8 	ldr.w	r3, [r7, #984]	; 0x3d8
 801869c:	601a      	str	r2, [r3, #0]
    return (val);
 801869e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80186a2:	f5a3 735f 	sub.w	r3, r3, #892	; 0x37c
 80186a6:	681b      	ldr	r3, [r3, #0]

            b0 = arm_nn_read_q15x2_ia(&ip_b0);
 80186a8:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
 80186ac:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80186b0:	f8c7 33dc 	str.w	r3, [r7, #988]	; 0x3dc
    memcpy(&val, *in_q15, 4);
 80186b4:	f8d7 33dc 	ldr.w	r3, [r7, #988]	; 0x3dc
 80186b8:	681b      	ldr	r3, [r3, #0]
 80186ba:	681b      	ldr	r3, [r3, #0]
 80186bc:	461a      	mov	r2, r3
 80186be:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80186c2:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 80186c6:	601a      	str	r2, [r3, #0]
    *in_q15 += 2;
 80186c8:	f8d7 33dc 	ldr.w	r3, [r7, #988]	; 0x3dc
 80186cc:	681b      	ldr	r3, [r3, #0]
 80186ce:	1d1a      	adds	r2, r3, #4
 80186d0:	f8d7 33dc 	ldr.w	r3, [r7, #988]	; 0x3dc
 80186d4:	601a      	str	r2, [r3, #0]
    return (val);
 80186d6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80186da:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 80186de:	681b      	ldr	r3, [r3, #0]
            b1 = arm_nn_read_q15x2_ia(&ip_b1);
 80186e0:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420

            ch_0_out_0 = __SMLAD(a02, b0, ch_0_out_0);
 80186e4:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80186e8:	f5a3 7356 	sub.w	r3, r3, #856	; 0x358
 80186ec:	681b      	ldr	r3, [r3, #0]
 80186ee:	4619      	mov	r1, r3
 80186f0:	f8d7 2424 	ldr.w	r2, [r7, #1060]	; 0x424
 80186f4:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 80186f8:	f8c7 13ec 	str.w	r1, [r7, #1004]	; 0x3ec
 80186fc:	f8c7 23e8 	str.w	r2, [r7, #1000]	; 0x3e8
 8018700:	f8c7 33e4 	str.w	r3, [r7, #996]	; 0x3e4
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8018704:	f8d7 13ec 	ldr.w	r1, [r7, #1004]	; 0x3ec
 8018708:	f8d7 23e8 	ldr.w	r2, [r7, #1000]	; 0x3e8
 801870c:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8018710:	fb21 3302 	smlad	r3, r1, r2, r3
 8018714:	f8c7 33e0 	str.w	r3, [r7, #992]	; 0x3e0
  return(result);
 8018718:	f8d7 33e0 	ldr.w	r3, [r7, #992]	; 0x3e0
 801871c:	f8c7 3458 	str.w	r3, [r7, #1112]	; 0x458
            ch_0_out_1 = __SMLAD(a02, b1, ch_0_out_1);
 8018720:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018724:	f5a3 7356 	sub.w	r3, r3, #856	; 0x358
 8018728:	681b      	ldr	r3, [r3, #0]
 801872a:	4619      	mov	r1, r3
 801872c:	f8d7 2420 	ldr.w	r2, [r7, #1056]	; 0x420
 8018730:	f8d7 3454 	ldr.w	r3, [r7, #1108]	; 0x454
 8018734:	f8c7 13fc 	str.w	r1, [r7, #1020]	; 0x3fc
 8018738:	f8c7 23f8 	str.w	r2, [r7, #1016]	; 0x3f8
 801873c:	f8c7 33f4 	str.w	r3, [r7, #1012]	; 0x3f4
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8018740:	f8d7 13fc 	ldr.w	r1, [r7, #1020]	; 0x3fc
 8018744:	f8d7 23f8 	ldr.w	r2, [r7, #1016]	; 0x3f8
 8018748:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	; 0x3f4
 801874c:	fb21 3302 	smlad	r3, r1, r2, r3
 8018750:	f8c7 33f0 	str.w	r3, [r7, #1008]	; 0x3f0
  return(result);
 8018754:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	; 0x3f0
 8018758:	f8c7 3454 	str.w	r3, [r7, #1108]	; 0x454
            ch_1_out_0 = __SMLAD(a12, b0, ch_1_out_0);
 801875c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018760:	f5a3 7358 	sub.w	r3, r3, #864	; 0x360
 8018764:	681b      	ldr	r3, [r3, #0]
 8018766:	4619      	mov	r1, r3
 8018768:	f8d7 2424 	ldr.w	r2, [r7, #1060]	; 0x424
 801876c:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8018770:	f8c7 140c 	str.w	r1, [r7, #1036]	; 0x40c
 8018774:	f8c7 2408 	str.w	r2, [r7, #1032]	; 0x408
 8018778:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801877c:	f8d7 140c 	ldr.w	r1, [r7, #1036]	; 0x40c
 8018780:	f8d7 2408 	ldr.w	r2, [r7, #1032]	; 0x408
 8018784:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 8018788:	fb21 3302 	smlad	r3, r1, r2, r3
 801878c:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
  return(result);
 8018790:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
 8018794:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
            ch_1_out_1 = __SMLAD(a12, b1, ch_1_out_1);
 8018798:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801879c:	f5a3 7358 	sub.w	r3, r3, #864	; 0x360
 80187a0:	681b      	ldr	r3, [r3, #0]
 80187a2:	4619      	mov	r1, r3
 80187a4:	f8d7 2420 	ldr.w	r2, [r7, #1056]	; 0x420
 80187a8:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 80187ac:	f8c7 141c 	str.w	r1, [r7, #1052]	; 0x41c
 80187b0:	f8c7 2418 	str.w	r2, [r7, #1048]	; 0x418
 80187b4:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80187b8:	f8d7 141c 	ldr.w	r1, [r7, #1052]	; 0x41c
 80187bc:	f8d7 2418 	ldr.w	r2, [r7, #1048]	; 0x418
 80187c0:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 80187c4:	fb21 3302 	smlad	r3, r1, r2, r3
 80187c8:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410
  return(result);
 80187cc:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 80187d0:	f8c7 344c 	str.w	r3, [r7, #1100]	; 0x44c

            col_count--;
 80187d4:	f8b7 344a 	ldrh.w	r3, [r7, #1098]	; 0x44a
 80187d8:	3b01      	subs	r3, #1
 80187da:	f8a7 344a 	strh.w	r3, [r7, #1098]	; 0x44a
        while (col_count)
 80187de:	f8b7 344a 	ldrh.w	r3, [r7, #1098]	; 0x44a
 80187e2:	2b00      	cmp	r3, #0
 80187e4:	f47f ac9b 	bne.w	801811e <arm_nn_mat_mult_kernel_s8_s16+0xf2>
        } /* while over col_count */
        col_count = num_col_a & 0x3;
 80187e8:	f8b7 34a0 	ldrh.w	r3, [r7, #1184]	; 0x4a0
 80187ec:	f003 0303 	and.w	r3, r3, #3
 80187f0:	f8a7 344a 	strh.w	r3, [r7, #1098]	; 0x44a
        while (col_count)
 80187f4:	e05c      	b.n	80188b0 <arm_nn_mat_mult_kernel_s8_s16+0x884>
        {
            q7_t a0 = *ip_a0++;
 80187f6:	f8d7 2460 	ldr.w	r2, [r7, #1120]	; 0x460
 80187fa:	1c53      	adds	r3, r2, #1
 80187fc:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
 8018800:	7813      	ldrb	r3, [r2, #0]
 8018802:	f887 342f 	strb.w	r3, [r7, #1071]	; 0x42f
            q15_t b0 = *ip_b0++;
 8018806:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801880a:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 801880e:	6819      	ldr	r1, [r3, #0]
 8018810:	1c8a      	adds	r2, r1, #2
 8018812:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018816:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 801881a:	601a      	str	r2, [r3, #0]
 801881c:	880b      	ldrh	r3, [r1, #0]
 801881e:	f8a7 342c 	strh.w	r3, [r7, #1068]	; 0x42c
            q7_t a1 = *ip_a1++;
 8018822:	f8d7 245c 	ldr.w	r2, [r7, #1116]	; 0x45c
 8018826:	1c53      	adds	r3, r2, #1
 8018828:	f8c7 345c 	str.w	r3, [r7, #1116]	; 0x45c
 801882c:	7813      	ldrb	r3, [r2, #0]
 801882e:	f887 342b 	strb.w	r3, [r7, #1067]	; 0x42b
            q15_t b1 = *ip_b1++;
 8018832:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018836:	f5a3 734c 	sub.w	r3, r3, #816	; 0x330
 801883a:	6819      	ldr	r1, [r3, #0]
 801883c:	1c8a      	adds	r2, r1, #2
 801883e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018842:	f5a3 734c 	sub.w	r3, r3, #816	; 0x330
 8018846:	601a      	str	r2, [r3, #0]
 8018848:	880b      	ldrh	r3, [r1, #0]
 801884a:	f8a7 3428 	strh.w	r3, [r7, #1064]	; 0x428

            ch_0_out_0 += a0 * b0;
 801884e:	f997 242f 	ldrsb.w	r2, [r7, #1071]	; 0x42f
 8018852:	f9b7 342c 	ldrsh.w	r3, [r7, #1068]	; 0x42c
 8018856:	fb03 f202 	mul.w	r2, r3, r2
 801885a:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 801885e:	4413      	add	r3, r2
 8018860:	f8c7 3458 	str.w	r3, [r7, #1112]	; 0x458
            ch_0_out_1 += a0 * b1;
 8018864:	f997 242f 	ldrsb.w	r2, [r7, #1071]	; 0x42f
 8018868:	f9b7 3428 	ldrsh.w	r3, [r7, #1064]	; 0x428
 801886c:	fb03 f202 	mul.w	r2, r3, r2
 8018870:	f8d7 3454 	ldr.w	r3, [r7, #1108]	; 0x454
 8018874:	4413      	add	r3, r2
 8018876:	f8c7 3454 	str.w	r3, [r7, #1108]	; 0x454
            ch_1_out_0 += a1 * b0;
 801887a:	f997 242b 	ldrsb.w	r2, [r7, #1067]	; 0x42b
 801887e:	f9b7 342c 	ldrsh.w	r3, [r7, #1068]	; 0x42c
 8018882:	fb03 f202 	mul.w	r2, r3, r2
 8018886:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 801888a:	4413      	add	r3, r2
 801888c:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
            ch_1_out_1 += a1 * b1;
 8018890:	f997 242b 	ldrsb.w	r2, [r7, #1067]	; 0x42b
 8018894:	f9b7 3428 	ldrsh.w	r3, [r7, #1064]	; 0x428
 8018898:	fb03 f202 	mul.w	r2, r3, r2
 801889c:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 80188a0:	4413      	add	r3, r2
 80188a2:	f8c7 344c 	str.w	r3, [r7, #1100]	; 0x44c
            col_count--;
 80188a6:	f8b7 344a 	ldrh.w	r3, [r7, #1098]	; 0x44a
 80188aa:	3b01      	subs	r3, #1
 80188ac:	f8a7 344a 	strh.w	r3, [r7, #1098]	; 0x44a
        while (col_count)
 80188b0:	f8b7 344a 	ldrh.w	r3, [r7, #1098]	; 0x44a
 80188b4:	2b00      	cmp	r3, #0
 80188b6:	d19e      	bne.n	80187f6 <arm_nn_mat_mult_kernel_s8_s16+0x7ca>
        } /* while over col_count */

        ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 80188b8:	f8d7 3490 	ldr.w	r3, [r7, #1168]	; 0x490
 80188bc:	6818      	ldr	r0, [r3, #0]
 80188be:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80188c2:	f5a3 7372 	sub.w	r3, r3, #968	; 0x3c8
 80188c6:	681b      	ldr	r3, [r3, #0]
 80188c8:	6819      	ldr	r1, [r3, #0]
 80188ca:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80188ce:	f5a3 7201 	sub.w	r2, r3, #516	; 0x204
 80188d2:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 80188d6:	6013      	str	r3, [r2, #0]
 80188d8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80188dc:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 80188e0:	6018      	str	r0, [r3, #0]
 80188e2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80188e6:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80188ea:	6019      	str	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80188ec:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80188f0:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80188f4:	681b      	ldr	r3, [r3, #0]
 80188f6:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 80188fa:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80188fe:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8018902:	681b      	ldr	r3, [r3, #0]
 8018904:	fa03 f202 	lsl.w	r2, r3, r2
 8018908:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801890c:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8018910:	601a      	str	r2, [r3, #0]
 8018912:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018916:	f5a3 7205 	sub.w	r2, r3, #532	; 0x214
 801891a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801891e:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 8018922:	681b      	ldr	r3, [r3, #0]
 8018924:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8018926:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801892a:	f5a3 7206 	sub.w	r2, r3, #536	; 0x218
 801892e:	2300      	movs	r3, #0
 8018930:	6013      	str	r3, [r2, #0]
    mult.word.low = 1 << 30;
 8018932:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018936:	f5a3 724e 	sub.w	r2, r3, #824	; 0x338
 801893a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801893e:	6013      	str	r3, [r2, #0]
    mult.word.high = 0;
 8018940:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018944:	f5a3 724e 	sub.w	r2, r3, #824	; 0x338
 8018948:	2300      	movs	r3, #0
 801894a:	6053      	str	r3, [r2, #4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 801894c:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8018950:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018954:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8018958:	681b      	ldr	r3, [r3, #0]
 801895a:	17da      	asrs	r2, r3, #31
 801895c:	66bb      	str	r3, [r7, #104]	; 0x68
 801895e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8018960:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018964:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8018968:	681b      	ldr	r3, [r3, #0]
 801896a:	17da      	asrs	r2, r3, #31
 801896c:	663b      	str	r3, [r7, #96]	; 0x60
 801896e:	667a      	str	r2, [r7, #100]	; 0x64
 8018970:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8018972:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8018974:	fb02 f203 	mul.w	r2, r2, r3
 8018978:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801897a:	6ebc      	ldr	r4, [r7, #104]	; 0x68
 801897c:	fb04 f303 	mul.w	r3, r4, r3
 8018980:	4413      	add	r3, r2
 8018982:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8018984:	6e3c      	ldr	r4, [r7, #96]	; 0x60
 8018986:	fba2 4204 	umull	r4, r2, r2, r4
 801898a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 801898e:	4622      	mov	r2, r4
 8018990:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8018994:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8018998:	4413      	add	r3, r2
 801899a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801899e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80189a2:	18c3      	adds	r3, r0, r3
 80189a4:	633b      	str	r3, [r7, #48]	; 0x30
 80189a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80189aa:	eb41 0303 	adc.w	r3, r1, r3
 80189ae:	637b      	str	r3, [r7, #52]	; 0x34
 80189b0:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80189b4:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
    result = (int32_t)(mult.long_long >> 31);
 80189b8:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 80189bc:	f04f 0000 	mov.w	r0, #0
 80189c0:	f04f 0100 	mov.w	r1, #0
 80189c4:	0fd0      	lsrs	r0, r2, #31
 80189c6:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 80189ca:	17d9      	asrs	r1, r3, #31
 80189cc:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80189d0:	f5a3 7206 	sub.w	r2, r3, #536	; 0x218
 80189d4:	4603      	mov	r3, r0
 80189d6:	6013      	str	r3, [r2, #0]
    return result;
 80189d8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80189dc:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 80189e0:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80189e2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80189e6:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80189ea:	681b      	ldr	r3, [r3, #0]
 80189ec:	2b00      	cmp	r3, #0
 80189ee:	dc06      	bgt.n	80189fe <arm_nn_mat_mult_kernel_s8_s16+0x9d2>
 80189f0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80189f4:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80189f8:	681b      	ldr	r3, [r3, #0]
 80189fa:	425a      	negs	r2, r3
 80189fc:	e000      	b.n	8018a00 <arm_nn_mat_mult_kernel_s8_s16+0x9d4>
 80189fe:	2200      	movs	r2, #0
 8018a00:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018a04:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8018a08:	6019      	str	r1, [r3, #0]
 8018a0a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018a0e:	f5a3 7308 	sub.w	r3, r3, #544	; 0x220
 8018a12:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 8018a14:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018a18:	f5a3 7209 	sub.w	r2, r3, #548	; 0x224
 8018a1c:	2300      	movs	r3, #0
 8018a1e:	6013      	str	r3, [r2, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 8018a20:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018a24:	f5a3 7308 	sub.w	r3, r3, #544	; 0x220
 8018a28:	2201      	movs	r2, #1
 8018a2a:	681b      	ldr	r3, [r3, #0]
 8018a2c:	fa02 f103 	lsl.w	r1, r2, r3
 8018a30:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018a34:	f5a3 720a 	sub.w	r2, r3, #552	; 0x228
 8018a38:	1e4b      	subs	r3, r1, #1
 8018a3a:	6013      	str	r3, [r2, #0]
    int32_t remainder = remainder_mask & dividend;
 8018a3c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018a40:	f5a3 710b 	sub.w	r1, r3, #556	; 0x22c
 8018a44:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018a48:	f5a3 7207 	sub.w	r2, r3, #540	; 0x21c
 8018a4c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018a50:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 8018a54:	6812      	ldr	r2, [r2, #0]
 8018a56:	681b      	ldr	r3, [r3, #0]
 8018a58:	4013      	ands	r3, r2
 8018a5a:	600b      	str	r3, [r1, #0]
    result = dividend >> exponent;
 8018a5c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018a60:	f5a3 7109 	sub.w	r1, r3, #548	; 0x224
 8018a64:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018a68:	f5a3 7207 	sub.w	r2, r3, #540	; 0x21c
 8018a6c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018a70:	f5a3 7308 	sub.w	r3, r3, #544	; 0x220
 8018a74:	6812      	ldr	r2, [r2, #0]
 8018a76:	681b      	ldr	r3, [r3, #0]
 8018a78:	fa42 f303 	asr.w	r3, r2, r3
 8018a7c:	600b      	str	r3, [r1, #0]
    q31_t threshold = remainder_mask >> 1;
 8018a7e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018a82:	f5a3 720c 	sub.w	r2, r3, #560	; 0x230
 8018a86:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018a8a:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 8018a8e:	681b      	ldr	r3, [r3, #0]
 8018a90:	105b      	asrs	r3, r3, #1
 8018a92:	6013      	str	r3, [r2, #0]
    if (result < 0)
 8018a94:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018a98:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 8018a9c:	681b      	ldr	r3, [r3, #0]
 8018a9e:	2b00      	cmp	r3, #0
 8018aa0:	da0a      	bge.n	8018ab8 <arm_nn_mat_mult_kernel_s8_s16+0xa8c>
        threshold++;
 8018aa2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018aa6:	f5a3 720c 	sub.w	r2, r3, #560	; 0x230
 8018aaa:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018aae:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8018ab2:	681b      	ldr	r3, [r3, #0]
 8018ab4:	3301      	adds	r3, #1
 8018ab6:	6013      	str	r3, [r2, #0]
    if (remainder > threshold)
 8018ab8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018abc:	f5a3 720b 	sub.w	r2, r3, #556	; 0x22c
 8018ac0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018ac4:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8018ac8:	6812      	ldr	r2, [r2, #0]
 8018aca:	681b      	ldr	r3, [r3, #0]
 8018acc:	429a      	cmp	r2, r3
 8018ace:	dd0a      	ble.n	8018ae6 <arm_nn_mat_mult_kernel_s8_s16+0xaba>
        result++;
 8018ad0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018ad4:	f5a3 7209 	sub.w	r2, r3, #548	; 0x224
 8018ad8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018adc:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 8018ae0:	681b      	ldr	r3, [r3, #0]
 8018ae2:	3301      	adds	r3, #1
 8018ae4:	6013      	str	r3, [r2, #0]
    return result;
 8018ae6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018aea:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 8018aee:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8018af0:	bf00      	nop
 8018af2:	f8c7 3458 	str.w	r3, [r7, #1112]	; 0x458
        ch_0_out_0 += out_offset;
 8018af6:	f8d7 2458 	ldr.w	r2, [r7, #1112]	; 0x458
 8018afa:	f8d7 3494 	ldr.w	r3, [r7, #1172]	; 0x494
 8018afe:	4413      	add	r3, r2
 8018b00:	f8c7 3458 	str.w	r3, [r7, #1112]	; 0x458
        ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 8018b04:	f9b7 2498 	ldrsh.w	r2, [r7, #1176]	; 0x498
 8018b08:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 8018b0c:	4293      	cmp	r3, r2
 8018b0e:	bfb8      	it	lt
 8018b10:	4613      	movlt	r3, r2
 8018b12:	f8c7 3458 	str.w	r3, [r7, #1112]	; 0x458
        ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 8018b16:	f9b7 249c 	ldrsh.w	r2, [r7, #1180]	; 0x49c
 8018b1a:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 8018b1e:	4293      	cmp	r3, r2
 8018b20:	bfa8      	it	ge
 8018b22:	4613      	movge	r3, r2
 8018b24:	f8c7 3458 	str.w	r3, [r7, #1112]	; 0x458
        *out_0++ = (q7_t)ch_0_out_0;
 8018b28:	f8d7 24a8 	ldr.w	r2, [r7, #1192]	; 0x4a8
 8018b2c:	1c53      	adds	r3, r2, #1
 8018b2e:	f8c7 34a8 	str.w	r3, [r7, #1192]	; 0x4a8
 8018b32:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 8018b36:	b25b      	sxtb	r3, r3
 8018b38:	7013      	strb	r3, [r2, #0]

        ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 8018b3a:	f8d7 3490 	ldr.w	r3, [r7, #1168]	; 0x490
 8018b3e:	6818      	ldr	r0, [r3, #0]
 8018b40:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018b44:	f5a3 7372 	sub.w	r3, r3, #968	; 0x3c8
 8018b48:	681b      	ldr	r3, [r3, #0]
 8018b4a:	6819      	ldr	r1, [r3, #0]
 8018b4c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018b50:	f5a3 72ea 	sub.w	r2, r3, #468	; 0x1d4
 8018b54:	f8d7 3454 	ldr.w	r3, [r7, #1108]	; 0x454
 8018b58:	6013      	str	r3, [r2, #0]
 8018b5a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018b5e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8018b62:	6018      	str	r0, [r3, #0]
 8018b64:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018b68:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8018b6c:	6019      	str	r1, [r3, #0]
 8018b6e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018b72:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8018b76:	681b      	ldr	r3, [r3, #0]
 8018b78:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8018b7c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018b80:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8018b84:	681b      	ldr	r3, [r3, #0]
 8018b86:	fa03 f202 	lsl.w	r2, r3, r2
 8018b8a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018b8e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8018b92:	601a      	str	r2, [r3, #0]
 8018b94:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018b98:	f5a3 72f2 	sub.w	r2, r3, #484	; 0x1e4
 8018b9c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018ba0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8018ba4:	681b      	ldr	r3, [r3, #0]
 8018ba6:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8018ba8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018bac:	f5a3 72f4 	sub.w	r2, r3, #488	; 0x1e8
 8018bb0:	2300      	movs	r3, #0
 8018bb2:	6013      	str	r3, [r2, #0]
    mult.word.low = 1 << 30;
 8018bb4:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018bb8:	f5a3 7250 	sub.w	r2, r3, #832	; 0x340
 8018bbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8018bc0:	6013      	str	r3, [r2, #0]
    mult.word.high = 0;
 8018bc2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018bc6:	f5a3 7250 	sub.w	r2, r3, #832	; 0x340
 8018bca:	2300      	movs	r3, #0
 8018bcc:	6053      	str	r3, [r2, #4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 8018bce:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	; 0x130
 8018bd2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018bd6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8018bda:	681b      	ldr	r3, [r3, #0]
 8018bdc:	17da      	asrs	r2, r3, #31
 8018bde:	67bb      	str	r3, [r7, #120]	; 0x78
 8018be0:	67fa      	str	r2, [r7, #124]	; 0x7c
 8018be2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018be6:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8018bea:	681b      	ldr	r3, [r3, #0]
 8018bec:	17da      	asrs	r2, r3, #31
 8018bee:	673b      	str	r3, [r7, #112]	; 0x70
 8018bf0:	677a      	str	r2, [r7, #116]	; 0x74
 8018bf2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8018bf4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8018bf6:	fb02 f203 	mul.w	r2, r2, r3
 8018bfa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8018bfc:	6fbc      	ldr	r4, [r7, #120]	; 0x78
 8018bfe:	fb04 f303 	mul.w	r3, r4, r3
 8018c02:	4413      	add	r3, r2
 8018c04:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8018c06:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8018c08:	fba2 5604 	umull	r5, r6, r2, r4
 8018c0c:	4433      	add	r3, r6
 8018c0e:	461e      	mov	r6, r3
 8018c10:	1943      	adds	r3, r0, r5
 8018c12:	63bb      	str	r3, [r7, #56]	; 0x38
 8018c14:	eb41 0306 	adc.w	r3, r1, r6
 8018c18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8018c1a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8018c1e:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
    result = (int32_t)(mult.long_long >> 31);
 8018c22:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 8018c26:	f04f 0000 	mov.w	r0, #0
 8018c2a:	f04f 0100 	mov.w	r1, #0
 8018c2e:	0fd0      	lsrs	r0, r2, #31
 8018c30:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8018c34:	17d9      	asrs	r1, r3, #31
 8018c36:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018c3a:	f5a3 72f4 	sub.w	r2, r3, #488	; 0x1e8
 8018c3e:	4603      	mov	r3, r0
 8018c40:	6013      	str	r3, [r2, #0]
    return result;
 8018c42:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018c46:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8018c4a:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8018c4c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018c50:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8018c54:	681b      	ldr	r3, [r3, #0]
 8018c56:	2b00      	cmp	r3, #0
 8018c58:	dc06      	bgt.n	8018c68 <arm_nn_mat_mult_kernel_s8_s16+0xc3c>
 8018c5a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018c5e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8018c62:	681b      	ldr	r3, [r3, #0]
 8018c64:	425a      	negs	r2, r3
 8018c66:	e000      	b.n	8018c6a <arm_nn_mat_mult_kernel_s8_s16+0xc3e>
 8018c68:	2200      	movs	r2, #0
 8018c6a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018c6e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8018c72:	6019      	str	r1, [r3, #0]
 8018c74:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018c78:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8018c7c:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 8018c7e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018c82:	f5a3 72fa 	sub.w	r2, r3, #500	; 0x1f4
 8018c86:	2300      	movs	r3, #0
 8018c88:	6013      	str	r3, [r2, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 8018c8a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018c8e:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8018c92:	2201      	movs	r2, #1
 8018c94:	681b      	ldr	r3, [r3, #0]
 8018c96:	fa02 f103 	lsl.w	r1, r2, r3
 8018c9a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018c9e:	f5a3 72fc 	sub.w	r2, r3, #504	; 0x1f8
 8018ca2:	1e4b      	subs	r3, r1, #1
 8018ca4:	6013      	str	r3, [r2, #0]
    int32_t remainder = remainder_mask & dividend;
 8018ca6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018caa:	f5a3 71fe 	sub.w	r1, r3, #508	; 0x1fc
 8018cae:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018cb2:	f5a3 72f6 	sub.w	r2, r3, #492	; 0x1ec
 8018cb6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018cba:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8018cbe:	6812      	ldr	r2, [r2, #0]
 8018cc0:	681b      	ldr	r3, [r3, #0]
 8018cc2:	4013      	ands	r3, r2
 8018cc4:	600b      	str	r3, [r1, #0]
    result = dividend >> exponent;
 8018cc6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018cca:	f5a3 71fa 	sub.w	r1, r3, #500	; 0x1f4
 8018cce:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018cd2:	f5a3 72f6 	sub.w	r2, r3, #492	; 0x1ec
 8018cd6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018cda:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8018cde:	6812      	ldr	r2, [r2, #0]
 8018ce0:	681b      	ldr	r3, [r3, #0]
 8018ce2:	fa42 f303 	asr.w	r3, r2, r3
 8018ce6:	600b      	str	r3, [r1, #0]
    q31_t threshold = remainder_mask >> 1;
 8018ce8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018cec:	f5a3 7200 	sub.w	r2, r3, #512	; 0x200
 8018cf0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018cf4:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8018cf8:	681b      	ldr	r3, [r3, #0]
 8018cfa:	105b      	asrs	r3, r3, #1
 8018cfc:	6013      	str	r3, [r2, #0]
    if (result < 0)
 8018cfe:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018d02:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8018d06:	681b      	ldr	r3, [r3, #0]
 8018d08:	2b00      	cmp	r3, #0
 8018d0a:	da0a      	bge.n	8018d22 <arm_nn_mat_mult_kernel_s8_s16+0xcf6>
        threshold++;
 8018d0c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018d10:	f5a3 7200 	sub.w	r2, r3, #512	; 0x200
 8018d14:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018d18:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8018d1c:	681b      	ldr	r3, [r3, #0]
 8018d1e:	3301      	adds	r3, #1
 8018d20:	6013      	str	r3, [r2, #0]
    if (remainder > threshold)
 8018d22:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018d26:	f5a3 72fe 	sub.w	r2, r3, #508	; 0x1fc
 8018d2a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018d2e:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8018d32:	6812      	ldr	r2, [r2, #0]
 8018d34:	681b      	ldr	r3, [r3, #0]
 8018d36:	429a      	cmp	r2, r3
 8018d38:	dd0a      	ble.n	8018d50 <arm_nn_mat_mult_kernel_s8_s16+0xd24>
        result++;
 8018d3a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018d3e:	f5a3 72fa 	sub.w	r2, r3, #500	; 0x1f4
 8018d42:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018d46:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8018d4a:	681b      	ldr	r3, [r3, #0]
 8018d4c:	3301      	adds	r3, #1
 8018d4e:	6013      	str	r3, [r2, #0]
    return result;
 8018d50:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018d54:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8018d58:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8018d5a:	bf00      	nop
 8018d5c:	f8c7 3454 	str.w	r3, [r7, #1108]	; 0x454
        ch_0_out_1 += out_offset;
 8018d60:	f8d7 2454 	ldr.w	r2, [r7, #1108]	; 0x454
 8018d64:	f8d7 3494 	ldr.w	r3, [r7, #1172]	; 0x494
 8018d68:	4413      	add	r3, r2
 8018d6a:	f8c7 3454 	str.w	r3, [r7, #1108]	; 0x454
        ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 8018d6e:	f9b7 2498 	ldrsh.w	r2, [r7, #1176]	; 0x498
 8018d72:	f8d7 3454 	ldr.w	r3, [r7, #1108]	; 0x454
 8018d76:	4293      	cmp	r3, r2
 8018d78:	bfb8      	it	lt
 8018d7a:	4613      	movlt	r3, r2
 8018d7c:	f8c7 3454 	str.w	r3, [r7, #1108]	; 0x454
        ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 8018d80:	f9b7 249c 	ldrsh.w	r2, [r7, #1180]	; 0x49c
 8018d84:	f8d7 3454 	ldr.w	r3, [r7, #1108]	; 0x454
 8018d88:	4293      	cmp	r3, r2
 8018d8a:	bfa8      	it	ge
 8018d8c:	4613      	movge	r3, r2
 8018d8e:	f8c7 3454 	str.w	r3, [r7, #1108]	; 0x454
        *out_1++ = (q7_t)ch_0_out_1;
 8018d92:	f8d7 246c 	ldr.w	r2, [r7, #1132]	; 0x46c
 8018d96:	1c53      	adds	r3, r2, #1
 8018d98:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c
 8018d9c:	f8d7 3454 	ldr.w	r3, [r7, #1108]	; 0x454
 8018da0:	b25b      	sxtb	r3, r3
 8018da2:	7013      	strb	r3, [r2, #0]
        out_mult++;
 8018da4:	f8d7 3490 	ldr.w	r3, [r7, #1168]	; 0x490
 8018da8:	3304      	adds	r3, #4
 8018daa:	f8c7 3490 	str.w	r3, [r7, #1168]	; 0x490
        out_shift++;
 8018dae:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018db2:	f5a3 7272 	sub.w	r2, r3, #968	; 0x3c8
 8018db6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018dba:	f5a3 7372 	sub.w	r3, r3, #968	; 0x3c8
 8018dbe:	681b      	ldr	r3, [r3, #0]
 8018dc0:	3304      	adds	r3, #4
 8018dc2:	6013      	str	r3, [r2, #0]

        ch_1_out_0 = arm_nn_requantize(ch_1_out_0, *out_mult, *out_shift);
 8018dc4:	f8d7 3490 	ldr.w	r3, [r7, #1168]	; 0x490
 8018dc8:	6818      	ldr	r0, [r3, #0]
 8018dca:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018dce:	f5a3 7372 	sub.w	r3, r3, #968	; 0x3c8
 8018dd2:	681b      	ldr	r3, [r3, #0]
 8018dd4:	6819      	ldr	r1, [r3, #0]
 8018dd6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018dda:	f5a3 72d2 	sub.w	r2, r3, #420	; 0x1a4
 8018dde:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8018de2:	6013      	str	r3, [r2, #0]
 8018de4:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018de8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8018dec:	6018      	str	r0, [r3, #0]
 8018dee:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018df2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8018df6:	6019      	str	r1, [r3, #0]
 8018df8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018dfc:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8018e00:	681b      	ldr	r3, [r3, #0]
 8018e02:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8018e06:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018e0a:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8018e0e:	681b      	ldr	r3, [r3, #0]
 8018e10:	fa03 f202 	lsl.w	r2, r3, r2
 8018e14:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018e18:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8018e1c:	601a      	str	r2, [r3, #0]
 8018e1e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018e22:	f5a3 72da 	sub.w	r2, r3, #436	; 0x1b4
 8018e26:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018e2a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8018e2e:	681b      	ldr	r3, [r3, #0]
 8018e30:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8018e32:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018e36:	f5a3 72dc 	sub.w	r2, r3, #440	; 0x1b8
 8018e3a:	2300      	movs	r3, #0
 8018e3c:	6013      	str	r3, [r2, #0]
    mult.word.low = 1 << 30;
 8018e3e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018e42:	f5a3 7252 	sub.w	r2, r3, #840	; 0x348
 8018e46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8018e4a:	6013      	str	r3, [r2, #0]
    mult.word.high = 0;
 8018e4c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018e50:	f5a3 7252 	sub.w	r2, r3, #840	; 0x348
 8018e54:	2300      	movs	r3, #0
 8018e56:	6053      	str	r3, [r2, #4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 8018e58:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8018e5c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018e60:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8018e64:	681b      	ldr	r3, [r3, #0]
 8018e66:	17da      	asrs	r2, r3, #31
 8018e68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8018e6c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8018e70:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018e74:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8018e78:	681b      	ldr	r3, [r3, #0]
 8018e7a:	17da      	asrs	r2, r3, #31
 8018e7c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8018e80:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8018e84:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8018e88:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8018e8c:	fb02 f203 	mul.w	r2, r2, r3
 8018e90:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8018e94:	f8d7 4088 	ldr.w	r4, [r7, #136]	; 0x88
 8018e98:	fb04 f303 	mul.w	r3, r4, r3
 8018e9c:	4413      	add	r3, r2
 8018e9e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8018ea2:	f8d7 4080 	ldr.w	r4, [r7, #128]	; 0x80
 8018ea6:	fba2 ab04 	umull	sl, fp, r2, r4
 8018eaa:	445b      	add	r3, fp
 8018eac:	469b      	mov	fp, r3
 8018eae:	eb10 030a 	adds.w	r3, r0, sl
 8018eb2:	643b      	str	r3, [r7, #64]	; 0x40
 8018eb4:	eb41 030b 	adc.w	r3, r1, fp
 8018eb8:	647b      	str	r3, [r7, #68]	; 0x44
 8018eba:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8018ebe:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
    result = (int32_t)(mult.long_long >> 31);
 8018ec2:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8018ec6:	f04f 0000 	mov.w	r0, #0
 8018eca:	f04f 0100 	mov.w	r1, #0
 8018ece:	0fd0      	lsrs	r0, r2, #31
 8018ed0:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8018ed4:	17d9      	asrs	r1, r3, #31
 8018ed6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018eda:	f5a3 72dc 	sub.w	r2, r3, #440	; 0x1b8
 8018ede:	4603      	mov	r3, r0
 8018ee0:	6013      	str	r3, [r2, #0]
    return result;
 8018ee2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018ee6:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8018eea:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8018eec:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018ef0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8018ef4:	681b      	ldr	r3, [r3, #0]
 8018ef6:	2b00      	cmp	r3, #0
 8018ef8:	dc06      	bgt.n	8018f08 <arm_nn_mat_mult_kernel_s8_s16+0xedc>
 8018efa:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018efe:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8018f02:	681b      	ldr	r3, [r3, #0]
 8018f04:	425a      	negs	r2, r3
 8018f06:	e000      	b.n	8018f0a <arm_nn_mat_mult_kernel_s8_s16+0xede>
 8018f08:	2200      	movs	r2, #0
 8018f0a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018f0e:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8018f12:	6019      	str	r1, [r3, #0]
 8018f14:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018f18:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8018f1c:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 8018f1e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018f22:	f5a3 72e2 	sub.w	r2, r3, #452	; 0x1c4
 8018f26:	2300      	movs	r3, #0
 8018f28:	6013      	str	r3, [r2, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 8018f2a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018f2e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8018f32:	2201      	movs	r2, #1
 8018f34:	681b      	ldr	r3, [r3, #0]
 8018f36:	fa02 f103 	lsl.w	r1, r2, r3
 8018f3a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018f3e:	f5a3 72e4 	sub.w	r2, r3, #456	; 0x1c8
 8018f42:	1e4b      	subs	r3, r1, #1
 8018f44:	6013      	str	r3, [r2, #0]
    int32_t remainder = remainder_mask & dividend;
 8018f46:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018f4a:	f5a3 71e6 	sub.w	r1, r3, #460	; 0x1cc
 8018f4e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018f52:	f5a3 72de 	sub.w	r2, r3, #444	; 0x1bc
 8018f56:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018f5a:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8018f5e:	6812      	ldr	r2, [r2, #0]
 8018f60:	681b      	ldr	r3, [r3, #0]
 8018f62:	4013      	ands	r3, r2
 8018f64:	600b      	str	r3, [r1, #0]
    result = dividend >> exponent;
 8018f66:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018f6a:	f5a3 71e2 	sub.w	r1, r3, #452	; 0x1c4
 8018f6e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018f72:	f5a3 72de 	sub.w	r2, r3, #444	; 0x1bc
 8018f76:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018f7a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8018f7e:	6812      	ldr	r2, [r2, #0]
 8018f80:	681b      	ldr	r3, [r3, #0]
 8018f82:	fa42 f303 	asr.w	r3, r2, r3
 8018f86:	600b      	str	r3, [r1, #0]
    q31_t threshold = remainder_mask >> 1;
 8018f88:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018f8c:	f5a3 72e8 	sub.w	r2, r3, #464	; 0x1d0
 8018f90:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018f94:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8018f98:	681b      	ldr	r3, [r3, #0]
 8018f9a:	105b      	asrs	r3, r3, #1
 8018f9c:	6013      	str	r3, [r2, #0]
    if (result < 0)
 8018f9e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018fa2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8018fa6:	681b      	ldr	r3, [r3, #0]
 8018fa8:	2b00      	cmp	r3, #0
 8018faa:	da0a      	bge.n	8018fc2 <arm_nn_mat_mult_kernel_s8_s16+0xf96>
        threshold++;
 8018fac:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018fb0:	f5a3 72e8 	sub.w	r2, r3, #464	; 0x1d0
 8018fb4:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018fb8:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8018fbc:	681b      	ldr	r3, [r3, #0]
 8018fbe:	3301      	adds	r3, #1
 8018fc0:	6013      	str	r3, [r2, #0]
    if (remainder > threshold)
 8018fc2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018fc6:	f5a3 72e6 	sub.w	r2, r3, #460	; 0x1cc
 8018fca:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018fce:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8018fd2:	6812      	ldr	r2, [r2, #0]
 8018fd4:	681b      	ldr	r3, [r3, #0]
 8018fd6:	429a      	cmp	r2, r3
 8018fd8:	dd0a      	ble.n	8018ff0 <arm_nn_mat_mult_kernel_s8_s16+0xfc4>
        result++;
 8018fda:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018fde:	f5a3 72e2 	sub.w	r2, r3, #452	; 0x1c4
 8018fe2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018fe6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8018fea:	681b      	ldr	r3, [r3, #0]
 8018fec:	3301      	adds	r3, #1
 8018fee:	6013      	str	r3, [r2, #0]
    return result;
 8018ff0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8018ff4:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8018ff8:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8018ffa:	bf00      	nop
 8018ffc:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
        ch_1_out_0 += out_offset;
 8019000:	f8d7 2450 	ldr.w	r2, [r7, #1104]	; 0x450
 8019004:	f8d7 3494 	ldr.w	r3, [r7, #1172]	; 0x494
 8019008:	4413      	add	r3, r2
 801900a:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
        ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 801900e:	f9b7 2498 	ldrsh.w	r2, [r7, #1176]	; 0x498
 8019012:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8019016:	4293      	cmp	r3, r2
 8019018:	bfb8      	it	lt
 801901a:	4613      	movlt	r3, r2
 801901c:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
        ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 8019020:	f9b7 249c 	ldrsh.w	r2, [r7, #1180]	; 0x49c
 8019024:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8019028:	4293      	cmp	r3, r2
 801902a:	bfa8      	it	ge
 801902c:	4613      	movge	r3, r2
 801902e:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
        *out_0++ = (q7_t)ch_1_out_0;
 8019032:	f8d7 24a8 	ldr.w	r2, [r7, #1192]	; 0x4a8
 8019036:	1c53      	adds	r3, r2, #1
 8019038:	f8c7 34a8 	str.w	r3, [r7, #1192]	; 0x4a8
 801903c:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8019040:	b25b      	sxtb	r3, r3
 8019042:	7013      	strb	r3, [r2, #0]

        ch_1_out_1 = arm_nn_requantize(ch_1_out_1, *out_mult, *out_shift);
 8019044:	f8d7 3490 	ldr.w	r3, [r7, #1168]	; 0x490
 8019048:	6818      	ldr	r0, [r3, #0]
 801904a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801904e:	f5a3 7372 	sub.w	r3, r3, #968	; 0x3c8
 8019052:	681b      	ldr	r3, [r3, #0]
 8019054:	6819      	ldr	r1, [r3, #0]
 8019056:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801905a:	f5a3 72ba 	sub.w	r2, r3, #372	; 0x174
 801905e:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 8019062:	6013      	str	r3, [r2, #0]
 8019064:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019068:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 801906c:	6018      	str	r0, [r3, #0]
 801906e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019072:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8019076:	6019      	str	r1, [r3, #0]
 8019078:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801907c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8019080:	681b      	ldr	r3, [r3, #0]
 8019082:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8019086:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801908a:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 801908e:	681b      	ldr	r3, [r3, #0]
 8019090:	fa03 f202 	lsl.w	r2, r3, r2
 8019094:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019098:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 801909c:	601a      	str	r2, [r3, #0]
 801909e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80190a2:	f5a3 72c2 	sub.w	r2, r3, #388	; 0x184
 80190a6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80190aa:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 80190ae:	681b      	ldr	r3, [r3, #0]
 80190b0:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 80190b2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80190b6:	f5a3 72c4 	sub.w	r2, r3, #392	; 0x188
 80190ba:	2300      	movs	r3, #0
 80190bc:	6013      	str	r3, [r2, #0]
    mult.word.low = 1 << 30;
 80190be:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80190c2:	f5a3 7254 	sub.w	r2, r3, #848	; 0x350
 80190c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80190ca:	6013      	str	r3, [r2, #0]
    mult.word.high = 0;
 80190cc:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80190d0:	f5a3 7254 	sub.w	r2, r3, #848	; 0x350
 80190d4:	2300      	movs	r3, #0
 80190d6:	6053      	str	r3, [r2, #4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 80190d8:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 80190dc:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80190e0:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80190e4:	681b      	ldr	r3, [r3, #0]
 80190e6:	17da      	asrs	r2, r3, #31
 80190e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80190ec:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80190f0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80190f4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80190f8:	681b      	ldr	r3, [r3, #0]
 80190fa:	17da      	asrs	r2, r3, #31
 80190fc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8019100:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8019104:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8019108:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 801910c:	fb02 f203 	mul.w	r2, r2, r3
 8019110:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8019114:	f8d7 4098 	ldr.w	r4, [r7, #152]	; 0x98
 8019118:	fb04 f303 	mul.w	r3, r4, r3
 801911c:	4413      	add	r3, r2
 801911e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8019122:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 8019126:	fba2 8904 	umull	r8, r9, r2, r4
 801912a:	444b      	add	r3, r9
 801912c:	4699      	mov	r9, r3
 801912e:	eb10 0308 	adds.w	r3, r0, r8
 8019132:	64bb      	str	r3, [r7, #72]	; 0x48
 8019134:	eb41 0309 	adc.w	r3, r1, r9
 8019138:	64fb      	str	r3, [r7, #76]	; 0x4c
 801913a:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 801913e:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
    result = (int32_t)(mult.long_long >> 31);
 8019142:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8019146:	f04f 0000 	mov.w	r0, #0
 801914a:	f04f 0100 	mov.w	r1, #0
 801914e:	0fd0      	lsrs	r0, r2, #31
 8019150:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8019154:	17d9      	asrs	r1, r3, #31
 8019156:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801915a:	f5a3 72c4 	sub.w	r2, r3, #392	; 0x188
 801915e:	4603      	mov	r3, r0
 8019160:	6013      	str	r3, [r2, #0]
    return result;
 8019162:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019166:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 801916a:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801916c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019170:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8019174:	681b      	ldr	r3, [r3, #0]
 8019176:	2b00      	cmp	r3, #0
 8019178:	dc06      	bgt.n	8019188 <arm_nn_mat_mult_kernel_s8_s16+0x115c>
 801917a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801917e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8019182:	681b      	ldr	r3, [r3, #0]
 8019184:	425a      	negs	r2, r3
 8019186:	e000      	b.n	801918a <arm_nn_mat_mult_kernel_s8_s16+0x115e>
 8019188:	2200      	movs	r2, #0
 801918a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801918e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8019192:	6019      	str	r1, [r3, #0]
 8019194:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019198:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 801919c:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 801919e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80191a2:	f5a3 72ca 	sub.w	r2, r3, #404	; 0x194
 80191a6:	2300      	movs	r3, #0
 80191a8:	6013      	str	r3, [r2, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 80191aa:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80191ae:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80191b2:	2201      	movs	r2, #1
 80191b4:	681b      	ldr	r3, [r3, #0]
 80191b6:	fa02 f103 	lsl.w	r1, r2, r3
 80191ba:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80191be:	f5a3 72cc 	sub.w	r2, r3, #408	; 0x198
 80191c2:	1e4b      	subs	r3, r1, #1
 80191c4:	6013      	str	r3, [r2, #0]
    int32_t remainder = remainder_mask & dividend;
 80191c6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80191ca:	f5a3 71ce 	sub.w	r1, r3, #412	; 0x19c
 80191ce:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80191d2:	f5a3 72c6 	sub.w	r2, r3, #396	; 0x18c
 80191d6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80191da:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80191de:	6812      	ldr	r2, [r2, #0]
 80191e0:	681b      	ldr	r3, [r3, #0]
 80191e2:	4013      	ands	r3, r2
 80191e4:	600b      	str	r3, [r1, #0]
    result = dividend >> exponent;
 80191e6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80191ea:	f5a3 71ca 	sub.w	r1, r3, #404	; 0x194
 80191ee:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80191f2:	f5a3 72c6 	sub.w	r2, r3, #396	; 0x18c
 80191f6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80191fa:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80191fe:	6812      	ldr	r2, [r2, #0]
 8019200:	681b      	ldr	r3, [r3, #0]
 8019202:	fa42 f303 	asr.w	r3, r2, r3
 8019206:	600b      	str	r3, [r1, #0]
    q31_t threshold = remainder_mask >> 1;
 8019208:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801920c:	f5a3 72d0 	sub.w	r2, r3, #416	; 0x1a0
 8019210:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019214:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8019218:	681b      	ldr	r3, [r3, #0]
 801921a:	105b      	asrs	r3, r3, #1
 801921c:	6013      	str	r3, [r2, #0]
    if (result < 0)
 801921e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019222:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8019226:	681b      	ldr	r3, [r3, #0]
 8019228:	2b00      	cmp	r3, #0
 801922a:	da0a      	bge.n	8019242 <arm_nn_mat_mult_kernel_s8_s16+0x1216>
        threshold++;
 801922c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019230:	f5a3 72d0 	sub.w	r2, r3, #416	; 0x1a0
 8019234:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019238:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 801923c:	681b      	ldr	r3, [r3, #0]
 801923e:	3301      	adds	r3, #1
 8019240:	6013      	str	r3, [r2, #0]
    if (remainder > threshold)
 8019242:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019246:	f5a3 72ce 	sub.w	r2, r3, #412	; 0x19c
 801924a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801924e:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8019252:	6812      	ldr	r2, [r2, #0]
 8019254:	681b      	ldr	r3, [r3, #0]
 8019256:	429a      	cmp	r2, r3
 8019258:	dd0a      	ble.n	8019270 <arm_nn_mat_mult_kernel_s8_s16+0x1244>
        result++;
 801925a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801925e:	f5a3 72ca 	sub.w	r2, r3, #404	; 0x194
 8019262:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019266:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 801926a:	681b      	ldr	r3, [r3, #0]
 801926c:	3301      	adds	r3, #1
 801926e:	6013      	str	r3, [r2, #0]
    return result;
 8019270:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019274:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8019278:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801927a:	bf00      	nop
 801927c:	f8c7 344c 	str.w	r3, [r7, #1100]	; 0x44c
        ch_1_out_1 += out_offset;
 8019280:	f8d7 244c 	ldr.w	r2, [r7, #1100]	; 0x44c
 8019284:	f8d7 3494 	ldr.w	r3, [r7, #1172]	; 0x494
 8019288:	4413      	add	r3, r2
 801928a:	f8c7 344c 	str.w	r3, [r7, #1100]	; 0x44c
        ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 801928e:	f9b7 2498 	ldrsh.w	r2, [r7, #1176]	; 0x498
 8019292:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 8019296:	4293      	cmp	r3, r2
 8019298:	bfb8      	it	lt
 801929a:	4613      	movlt	r3, r2
 801929c:	f8c7 344c 	str.w	r3, [r7, #1100]	; 0x44c
        ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 80192a0:	f9b7 249c 	ldrsh.w	r2, [r7, #1180]	; 0x49c
 80192a4:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 80192a8:	4293      	cmp	r3, r2
 80192aa:	bfa8      	it	ge
 80192ac:	4613      	movge	r3, r2
 80192ae:	f8c7 344c 	str.w	r3, [r7, #1100]	; 0x44c
        *out_1++ = (q7_t)ch_1_out_1;
 80192b2:	f8d7 246c 	ldr.w	r2, [r7, #1132]	; 0x46c
 80192b6:	1c53      	adds	r3, r2, #1
 80192b8:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c
 80192bc:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 80192c0:	b25b      	sxtb	r3, r3
 80192c2:	7013      	strb	r3, [r2, #0]
        out_mult++;
 80192c4:	f8d7 3490 	ldr.w	r3, [r7, #1168]	; 0x490
 80192c8:	3304      	adds	r3, #4
 80192ca:	f8c7 3490 	str.w	r3, [r7, #1168]	; 0x490
        out_shift++;
 80192ce:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80192d2:	f5a3 7272 	sub.w	r2, r3, #968	; 0x3c8
 80192d6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80192da:	f5a3 7372 	sub.w	r3, r3, #968	; 0x3c8
 80192de:	681b      	ldr	r3, [r3, #0]
 80192e0:	3304      	adds	r3, #4
 80192e2:	6013      	str	r3, [r2, #0]

        /* skip row */
        ip_a0 += num_col_a;
 80192e4:	f8b7 24a0 	ldrh.w	r2, [r7, #1184]	; 0x4a0
 80192e8:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 80192ec:	4413      	add	r3, r2
 80192ee:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
        row_count--;
 80192f2:	f8b7 3466 	ldrh.w	r3, [r7, #1126]	; 0x466
 80192f6:	3b01      	subs	r3, #1
 80192f8:	f8a7 3466 	strh.w	r3, [r7, #1126]	; 0x466
    while (row_count)
 80192fc:	f8b7 3466 	ldrh.w	r3, [r7, #1126]	; 0x466
 8019300:	2b00      	cmp	r3, #0
 8019302:	f47e aecd 	bne.w	80180a0 <arm_nn_mat_mult_kernel_s8_s16+0x74>
    }

    /* compute the last odd numbered row if any */
    if (output_ch & 0x1)
 8019306:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801930a:	f2a3 33c2 	subw	r3, r3, #962	; 0x3c2
 801930e:	881b      	ldrh	r3, [r3, #0]
 8019310:	f003 0301 	and.w	r3, r3, #1
 8019314:	2b00      	cmp	r3, #0
 8019316:	f000 859e 	beq.w	8019e56 <arm_nn_mat_mult_kernel_s8_s16+0x1e2a>
    {
        /* setup pointers for B */
        const q15_t *ip_b0 = input_b;
 801931a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801931e:	f5a3 7261 	sub.w	r2, r3, #900	; 0x384
 8019322:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019326:	f5a3 7370 	sub.w	r3, r3, #960	; 0x3c0
 801932a:	681b      	ldr	r3, [r3, #0]
 801932c:	6013      	str	r3, [r2, #0]
        const q15_t *ip_b1 = ip_b0 + num_col_a;
 801932e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019332:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 8019336:	681a      	ldr	r2, [r3, #0]
 8019338:	f8b7 34a0 	ldrh.w	r3, [r7, #1184]	; 0x4a0
 801933c:	005b      	lsls	r3, r3, #1
 801933e:	441a      	add	r2, r3
 8019340:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019344:	f5a3 7362 	sub.w	r3, r3, #904	; 0x388
 8019348:	601a      	str	r2, [r3, #0]

        /* load the bias */
        q31_t ch_0_out_0 = *bias;
 801934a:	f8d7 3468 	ldr.w	r3, [r7, #1128]	; 0x468
 801934e:	681b      	ldr	r3, [r3, #0]
 8019350:	f8c7 3444 	str.w	r3, [r7, #1092]	; 0x444
        q31_t ch_0_out_1 = *bias++;
 8019354:	f8d7 2468 	ldr.w	r2, [r7, #1128]	; 0x468
 8019358:	1d13      	adds	r3, r2, #4
 801935a:	f8c7 3468 	str.w	r3, [r7, #1128]	; 0x468
 801935e:	6813      	ldr	r3, [r2, #0]
 8019360:	f8c7 3440 	str.w	r3, [r7, #1088]	; 0x440

        uint16_t col_count = num_col_a >> 2;
 8019364:	f8b7 34a0 	ldrh.w	r3, [r7, #1184]	; 0x4a0
 8019368:	089b      	lsrs	r3, r3, #2
 801936a:	f8a7 343e 	strh.w	r3, [r7, #1086]	; 0x43e
        while (col_count)
 801936e:	e294      	b.n	801989a <arm_nn_mat_mult_kernel_s8_s16+0x186e>
 8019370:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019374:	f5a3 7232 	sub.w	r2, r3, #712	; 0x2c8
 8019378:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 801937c:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q15, 4);
 801937e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019382:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 8019386:	681b      	ldr	r3, [r3, #0]
 8019388:	681b      	ldr	r3, [r3, #0]
 801938a:	681b      	ldr	r3, [r3, #0]
 801938c:	461a      	mov	r2, r3
 801938e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019392:	f5a3 7369 	sub.w	r3, r3, #932	; 0x3a4
 8019396:	601a      	str	r2, [r3, #0]
    *in_q15 += 2;
 8019398:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801939c:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 80193a0:	681b      	ldr	r3, [r3, #0]
 80193a2:	681b      	ldr	r3, [r3, #0]
 80193a4:	1d1a      	adds	r2, r3, #4
 80193a6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80193aa:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 80193ae:	681b      	ldr	r3, [r3, #0]
 80193b0:	601a      	str	r2, [r3, #0]
    return (val);
 80193b2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80193b6:	f5a3 7369 	sub.w	r3, r3, #932	; 0x3a4
 80193ba:	681b      	ldr	r3, [r3, #0]
        {
            q31_t a01, a02;
            q31_t b0 = arm_nn_read_q15x2_ia(&ip_b0);
 80193bc:	f8c7 3434 	str.w	r3, [r7, #1076]	; 0x434
 80193c0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80193c4:	f5a3 7231 	sub.w	r2, r3, #708	; 0x2c4
 80193c8:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80193cc:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q15, 4);
 80193ce:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80193d2:	f5a3 7331 	sub.w	r3, r3, #708	; 0x2c4
 80193d6:	681b      	ldr	r3, [r3, #0]
 80193d8:	681b      	ldr	r3, [r3, #0]
 80193da:	681b      	ldr	r3, [r3, #0]
 80193dc:	461a      	mov	r2, r3
 80193de:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80193e2:	f5a3 736a 	sub.w	r3, r3, #936	; 0x3a8
 80193e6:	601a      	str	r2, [r3, #0]
    *in_q15 += 2;
 80193e8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80193ec:	f5a3 7331 	sub.w	r3, r3, #708	; 0x2c4
 80193f0:	681b      	ldr	r3, [r3, #0]
 80193f2:	681b      	ldr	r3, [r3, #0]
 80193f4:	1d1a      	adds	r2, r3, #4
 80193f6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80193fa:	f5a3 7331 	sub.w	r3, r3, #708	; 0x2c4
 80193fe:	681b      	ldr	r3, [r3, #0]
 8019400:	601a      	str	r2, [r3, #0]
    return (val);
 8019402:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019406:	f5a3 736a 	sub.w	r3, r3, #936	; 0x3a8
 801940a:	681b      	ldr	r3, [r3, #0]
            q31_t b1 = arm_nn_read_q15x2_ia(&ip_b1);
 801940c:	f8c7 3430 	str.w	r3, [r7, #1072]	; 0x430
 8019410:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019414:	f5a3 726b 	sub.w	r2, r3, #940	; 0x3ac
 8019418:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 801941c:	6013      	str	r3, [r2, #0]
 801941e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019422:	f5a3 721f 	sub.w	r2, r3, #636	; 0x27c
 8019426:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 801942a:	6013      	str	r3, [r2, #0]
 801942c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019430:	f5a3 7220 	sub.w	r2, r3, #640	; 0x280
 8019434:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8019438:	6013      	str	r3, [r2, #0]
 801943a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801943e:	f5a3 7221 	sub.w	r2, r3, #644	; 0x284
 8019442:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8019446:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 8019448:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801944c:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 8019450:	681b      	ldr	r3, [r3, #0]
 8019452:	681b      	ldr	r3, [r3, #0]
 8019454:	681b      	ldr	r3, [r3, #0]
 8019456:	461a      	mov	r2, r3
 8019458:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801945c:	f5a3 736c 	sub.w	r3, r3, #944	; 0x3b0
 8019460:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 8019462:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019466:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 801946a:	681b      	ldr	r3, [r3, #0]
 801946c:	681b      	ldr	r3, [r3, #0]
 801946e:	1d1a      	adds	r2, r3, #4
 8019470:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019474:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 8019478:	681b      	ldr	r3, [r3, #0]
 801947a:	601a      	str	r2, [r3, #0]
    return (val);
 801947c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019480:	f5a3 736c 	sub.w	r3, r3, #944	; 0x3b0
 8019484:	681a      	ldr	r2, [r3, #0]
    q31_t inA = arm_nn_read_q7x4_ia(&source);
 8019486:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801948a:	f5a3 7322 	sub.w	r3, r3, #648	; 0x288
 801948e:	601a      	str	r2, [r3, #0]
    q31_t inAbuf1 = __SXTB16(__ROR((uint32_t)inA, 8));
 8019490:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019494:	f5a3 7322 	sub.w	r3, r3, #648	; 0x288
 8019498:	681a      	ldr	r2, [r3, #0]
 801949a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801949e:	f5a3 7323 	sub.w	r3, r3, #652	; 0x28c
 80194a2:	601a      	str	r2, [r3, #0]
 80194a4:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80194a8:	f5a3 7224 	sub.w	r2, r3, #656	; 0x290
 80194ac:	2308      	movs	r3, #8
 80194ae:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 80194b0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80194b4:	f5a3 7224 	sub.w	r2, r3, #656	; 0x290
 80194b8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80194bc:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 80194c0:	681b      	ldr	r3, [r3, #0]
 80194c2:	f003 031f 	and.w	r3, r3, #31
 80194c6:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 80194c8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80194cc:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 80194d0:	681b      	ldr	r3, [r3, #0]
 80194d2:	2b00      	cmp	r3, #0
 80194d4:	d105      	bne.n	80194e2 <arm_nn_mat_mult_kernel_s8_s16+0x14b6>
    return op1;
 80194d6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80194da:	f5a3 7323 	sub.w	r3, r3, #652	; 0x28c
 80194de:	681a      	ldr	r2, [r3, #0]
 80194e0:	e00a      	b.n	80194f8 <arm_nn_mat_mult_kernel_s8_s16+0x14cc>
  return (op1 >> op2) | (op1 << (32U - op2));
 80194e2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80194e6:	f5a3 7223 	sub.w	r2, r3, #652	; 0x28c
 80194ea:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80194ee:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 80194f2:	6812      	ldr	r2, [r2, #0]
 80194f4:	681b      	ldr	r3, [r3, #0]
 80194f6:	41da      	rors	r2, r3
 80194f8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80194fc:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 8019500:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8019502:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019506:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 801950a:	681b      	ldr	r3, [r3, #0]
 801950c:	fa2f f283 	sxtb16	r2, r3
 8019510:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019514:	f5a3 7326 	sub.w	r3, r3, #664	; 0x298
 8019518:	601a      	str	r2, [r3, #0]
  return(result);
 801951a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801951e:	f5a3 7326 	sub.w	r3, r3, #664	; 0x298
 8019522:	681a      	ldr	r2, [r3, #0]
 8019524:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019528:	f5a3 7327 	sub.w	r3, r3, #668	; 0x29c
 801952c:	601a      	str	r2, [r3, #0]
    q31_t inAbuf2 = __SXTB16(inA);
 801952e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019532:	f5a3 7322 	sub.w	r3, r3, #648	; 0x288
 8019536:	681a      	ldr	r2, [r3, #0]
 8019538:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801953c:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 8019540:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8019542:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019546:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 801954a:	681b      	ldr	r3, [r3, #0]
 801954c:	fa2f f283 	sxtb16	r2, r3
 8019550:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019554:	f5a3 7329 	sub.w	r3, r3, #676	; 0x2a4
 8019558:	601a      	str	r2, [r3, #0]
  return(result);
 801955a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801955e:	f5a3 7329 	sub.w	r3, r3, #676	; 0x2a4
 8019562:	681a      	ldr	r2, [r3, #0]
 8019564:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019568:	f5a3 732a 	sub.w	r3, r3, #680	; 0x2a8
 801956c:	601a      	str	r2, [r3, #0]
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 801956e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019572:	f5a3 722b 	sub.w	r2, r3, #684	; 0x2ac
 8019576:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801957a:	f5a3 7327 	sub.w	r3, r3, #668	; 0x29c
 801957e:	681b      	ldr	r3, [r3, #0]
 8019580:	6013      	str	r3, [r2, #0]
 8019582:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019586:	f5a3 722c 	sub.w	r2, r3, #688	; 0x2b0
 801958a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801958e:	f5a3 732a 	sub.w	r3, r3, #680	; 0x2a8
 8019592:	681b      	ldr	r3, [r3, #0]
 8019594:	6013      	str	r3, [r2, #0]
 8019596:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801959a:	f5a3 732b 	sub.w	r3, r3, #684	; 0x2ac
 801959e:	681a      	ldr	r2, [r3, #0]
 80195a0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80195a4:	f5a3 732c 	sub.w	r3, r3, #688	; 0x2b0
 80195a8:	681b      	ldr	r3, [r3, #0]
 80195aa:	eac2 4223 	pkhtb	r2, r2, r3, asr #16
 80195ae:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80195b2:	f5a3 732d 	sub.w	r3, r3, #692	; 0x2b4
 80195b6:	601a      	str	r2, [r3, #0]
 80195b8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80195bc:	f5a3 732d 	sub.w	r3, r3, #692	; 0x2b4
 80195c0:	681b      	ldr	r3, [r3, #0]
 80195c2:	461a      	mov	r2, r3
 80195c4:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80195c8:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80195cc:	681b      	ldr	r3, [r3, #0]
 80195ce:	601a      	str	r2, [r3, #0]
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 80195d0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80195d4:	f5a3 722e 	sub.w	r2, r3, #696	; 0x2b8
 80195d8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80195dc:	f5a3 732a 	sub.w	r3, r3, #680	; 0x2a8
 80195e0:	681b      	ldr	r3, [r3, #0]
 80195e2:	6013      	str	r3, [r2, #0]
 80195e4:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80195e8:	f5a3 722f 	sub.w	r2, r3, #700	; 0x2bc
 80195ec:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80195f0:	f5a3 7327 	sub.w	r3, r3, #668	; 0x29c
 80195f4:	681b      	ldr	r3, [r3, #0]
 80195f6:	6013      	str	r3, [r2, #0]
 80195f8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80195fc:	f5a3 732e 	sub.w	r3, r3, #696	; 0x2b8
 8019600:	681a      	ldr	r2, [r3, #0]
 8019602:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019606:	f5a3 732f 	sub.w	r3, r3, #700	; 0x2bc
 801960a:	681b      	ldr	r3, [r3, #0]
 801960c:	eac2 4203 	pkhbt	r2, r2, r3, lsl #16
 8019610:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019614:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
 8019618:	601a      	str	r2, [r3, #0]
 801961a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801961e:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
 8019622:	681b      	ldr	r3, [r3, #0]
 8019624:	461a      	mov	r2, r3
 8019626:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801962a:	f5a3 731f 	sub.w	r3, r3, #636	; 0x27c
 801962e:	681b      	ldr	r3, [r3, #0]
 8019630:	601a      	str	r2, [r3, #0]
    return source;
 8019632:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019636:	f5a3 736b 	sub.w	r3, r3, #940	; 0x3ac
 801963a:	681b      	ldr	r3, [r3, #0]

            ip_a0 = read_and_pad(ip_a0, &a01, &a02);
 801963c:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460

            ch_0_out_0 = __SMLAD(a01, b0, ch_0_out_0);
 8019640:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019644:	f5a3 7367 	sub.w	r3, r3, #924	; 0x39c
 8019648:	681b      	ldr	r3, [r3, #0]
 801964a:	4618      	mov	r0, r3
 801964c:	f8d7 2434 	ldr.w	r2, [r7, #1076]	; 0x434
 8019650:	f8d7 1444 	ldr.w	r1, [r7, #1092]	; 0x444
 8019654:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019658:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 801965c:	6018      	str	r0, [r3, #0]
 801965e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019662:	f5a3 731c 	sub.w	r3, r3, #624	; 0x270
 8019666:	601a      	str	r2, [r3, #0]
 8019668:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801966c:	f5a3 731d 	sub.w	r3, r3, #628	; 0x274
 8019670:	6019      	str	r1, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8019672:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019676:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 801967a:	6819      	ldr	r1, [r3, #0]
 801967c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019680:	f5a3 731c 	sub.w	r3, r3, #624	; 0x270
 8019684:	681a      	ldr	r2, [r3, #0]
 8019686:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801968a:	f5a3 731d 	sub.w	r3, r3, #628	; 0x274
 801968e:	681b      	ldr	r3, [r3, #0]
 8019690:	fb21 3202 	smlad	r2, r1, r2, r3
 8019694:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019698:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 801969c:	601a      	str	r2, [r3, #0]
  return(result);
 801969e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80196a2:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 80196a6:	681b      	ldr	r3, [r3, #0]
 80196a8:	f8c7 3444 	str.w	r3, [r7, #1092]	; 0x444
            ch_0_out_1 = __SMLAD(a01, b1, ch_0_out_1);
 80196ac:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80196b0:	f5a3 7367 	sub.w	r3, r3, #924	; 0x39c
 80196b4:	681b      	ldr	r3, [r3, #0]
 80196b6:	4618      	mov	r0, r3
 80196b8:	f8d7 2430 	ldr.w	r2, [r7, #1072]	; 0x430
 80196bc:	f8d7 1440 	ldr.w	r1, [r7, #1088]	; 0x440
 80196c0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80196c4:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80196c8:	6018      	str	r0, [r3, #0]
 80196ca:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80196ce:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 80196d2:	601a      	str	r2, [r3, #0]
 80196d4:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80196d8:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80196dc:	6019      	str	r1, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80196de:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80196e2:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80196e6:	6819      	ldr	r1, [r3, #0]
 80196e8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80196ec:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 80196f0:	681a      	ldr	r2, [r3, #0]
 80196f2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80196f6:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80196fa:	681b      	ldr	r3, [r3, #0]
 80196fc:	fb21 3202 	smlad	r2, r1, r2, r3
 8019700:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019704:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 8019708:	601a      	str	r2, [r3, #0]
  return(result);
 801970a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801970e:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 8019712:	681b      	ldr	r3, [r3, #0]
 8019714:	f8c7 3440 	str.w	r3, [r7, #1088]	; 0x440
 8019718:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801971c:	f5a3 7216 	sub.w	r2, r3, #600	; 0x258
 8019720:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8019724:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q15, 4);
 8019726:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801972a:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 801972e:	681b      	ldr	r3, [r3, #0]
 8019730:	681b      	ldr	r3, [r3, #0]
 8019732:	681b      	ldr	r3, [r3, #0]
 8019734:	461a      	mov	r2, r3
 8019736:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801973a:	f5a3 736d 	sub.w	r3, r3, #948	; 0x3b4
 801973e:	601a      	str	r2, [r3, #0]
    *in_q15 += 2;
 8019740:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019744:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 8019748:	681b      	ldr	r3, [r3, #0]
 801974a:	681b      	ldr	r3, [r3, #0]
 801974c:	1d1a      	adds	r2, r3, #4
 801974e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019752:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 8019756:	681b      	ldr	r3, [r3, #0]
 8019758:	601a      	str	r2, [r3, #0]
    return (val);
 801975a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801975e:	f5a3 736d 	sub.w	r3, r3, #948	; 0x3b4
 8019762:	681b      	ldr	r3, [r3, #0]

            b0 = arm_nn_read_q15x2_ia(&ip_b0);
 8019764:	f8c7 3434 	str.w	r3, [r7, #1076]	; 0x434
 8019768:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801976c:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8019770:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8019774:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q15, 4);
 8019776:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801977a:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 801977e:	681b      	ldr	r3, [r3, #0]
 8019780:	681b      	ldr	r3, [r3, #0]
 8019782:	681b      	ldr	r3, [r3, #0]
 8019784:	461a      	mov	r2, r3
 8019786:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801978a:	f5a3 736e 	sub.w	r3, r3, #952	; 0x3b8
 801978e:	601a      	str	r2, [r3, #0]
    *in_q15 += 2;
 8019790:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019794:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8019798:	681b      	ldr	r3, [r3, #0]
 801979a:	681b      	ldr	r3, [r3, #0]
 801979c:	1d1a      	adds	r2, r3, #4
 801979e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80197a2:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 80197a6:	681b      	ldr	r3, [r3, #0]
 80197a8:	601a      	str	r2, [r3, #0]
    return (val);
 80197aa:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80197ae:	f5a3 736e 	sub.w	r3, r3, #952	; 0x3b8
 80197b2:	681b      	ldr	r3, [r3, #0]
            b1 = arm_nn_read_q15x2_ia(&ip_b1);
 80197b4:	f8c7 3430 	str.w	r3, [r7, #1072]	; 0x430
            ch_0_out_0 = __SMLAD(a02, b0, ch_0_out_0);
 80197b8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80197bc:	f5a3 7368 	sub.w	r3, r3, #928	; 0x3a0
 80197c0:	681b      	ldr	r3, [r3, #0]
 80197c2:	4618      	mov	r0, r3
 80197c4:	f8d7 2434 	ldr.w	r2, [r7, #1076]	; 0x434
 80197c8:	f8d7 1444 	ldr.w	r1, [r7, #1092]	; 0x444
 80197cc:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80197d0:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80197d4:	6018      	str	r0, [r3, #0]
 80197d6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80197da:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 80197de:	601a      	str	r2, [r3, #0]
 80197e0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80197e4:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 80197e8:	6019      	str	r1, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80197ea:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80197ee:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80197f2:	6819      	ldr	r1, [r3, #0]
 80197f4:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80197f8:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 80197fc:	681a      	ldr	r2, [r3, #0]
 80197fe:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019802:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 8019806:	681b      	ldr	r3, [r3, #0]
 8019808:	fb21 3202 	smlad	r2, r1, r2, r3
 801980c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019810:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 8019814:	601a      	str	r2, [r3, #0]
  return(result);
 8019816:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801981a:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 801981e:	681b      	ldr	r3, [r3, #0]
 8019820:	f8c7 3444 	str.w	r3, [r7, #1092]	; 0x444
            ch_0_out_1 = __SMLAD(a02, b1, ch_0_out_1);
 8019824:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019828:	f5a3 7368 	sub.w	r3, r3, #928	; 0x3a0
 801982c:	681b      	ldr	r3, [r3, #0]
 801982e:	4618      	mov	r0, r3
 8019830:	f8d7 2430 	ldr.w	r2, [r7, #1072]	; 0x430
 8019834:	f8d7 1440 	ldr.w	r1, [r7, #1088]	; 0x440
 8019838:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801983c:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 8019840:	6018      	str	r0, [r3, #0]
 8019842:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019846:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 801984a:	601a      	str	r2, [r3, #0]
 801984c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019850:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 8019854:	6019      	str	r1, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8019856:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801985a:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 801985e:	6819      	ldr	r1, [r3, #0]
 8019860:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019864:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 8019868:	681a      	ldr	r2, [r3, #0]
 801986a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801986e:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 8019872:	681b      	ldr	r3, [r3, #0]
 8019874:	fb21 3202 	smlad	r2, r1, r2, r3
 8019878:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801987c:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8019880:	601a      	str	r2, [r3, #0]
  return(result);
 8019882:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019886:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 801988a:	681b      	ldr	r3, [r3, #0]
 801988c:	f8c7 3440 	str.w	r3, [r7, #1088]	; 0x440

            col_count--;
 8019890:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 8019894:	3b01      	subs	r3, #1
 8019896:	f8a7 343e 	strh.w	r3, [r7, #1086]	; 0x43e
        while (col_count)
 801989a:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 801989e:	2b00      	cmp	r3, #0
 80198a0:	f47f ad66 	bne.w	8019370 <arm_nn_mat_mult_kernel_s8_s16+0x1344>
        }
        col_count = num_col_a & 0x3;
 80198a4:	f8b7 34a0 	ldrh.w	r3, [r7, #1184]	; 0x4a0
 80198a8:	f003 0303 	and.w	r3, r3, #3
 80198ac:	f8a7 343e 	strh.w	r3, [r7, #1086]	; 0x43e
        while (col_count)
 80198b0:	e03e      	b.n	8019930 <arm_nn_mat_mult_kernel_s8_s16+0x1904>
        {
            q7_t a0 = *ip_a0++;
 80198b2:	f8d7 2460 	ldr.w	r2, [r7, #1120]	; 0x460
 80198b6:	1c53      	adds	r3, r2, #1
 80198b8:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
 80198bc:	7813      	ldrb	r3, [r2, #0]
 80198be:	f887 343d 	strb.w	r3, [r7, #1085]	; 0x43d
            q15_t b0 = *ip_b0++;
 80198c2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80198c6:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 80198ca:	6819      	ldr	r1, [r3, #0]
 80198cc:	1c8a      	adds	r2, r1, #2
 80198ce:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80198d2:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 80198d6:	601a      	str	r2, [r3, #0]
 80198d8:	880b      	ldrh	r3, [r1, #0]
 80198da:	f8a7 343a 	strh.w	r3, [r7, #1082]	; 0x43a
            q15_t b1 = *ip_b1++;
 80198de:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80198e2:	f5a3 7362 	sub.w	r3, r3, #904	; 0x388
 80198e6:	6819      	ldr	r1, [r3, #0]
 80198e8:	1c8a      	adds	r2, r1, #2
 80198ea:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80198ee:	f5a3 7362 	sub.w	r3, r3, #904	; 0x388
 80198f2:	601a      	str	r2, [r3, #0]
 80198f4:	880b      	ldrh	r3, [r1, #0]
 80198f6:	f8a7 3438 	strh.w	r3, [r7, #1080]	; 0x438

            ch_0_out_0 += a0 * b0;
 80198fa:	f997 243d 	ldrsb.w	r2, [r7, #1085]	; 0x43d
 80198fe:	f9b7 343a 	ldrsh.w	r3, [r7, #1082]	; 0x43a
 8019902:	fb03 f202 	mul.w	r2, r3, r2
 8019906:	f8d7 3444 	ldr.w	r3, [r7, #1092]	; 0x444
 801990a:	4413      	add	r3, r2
 801990c:	f8c7 3444 	str.w	r3, [r7, #1092]	; 0x444
            ch_0_out_1 += a0 * b1;
 8019910:	f997 243d 	ldrsb.w	r2, [r7, #1085]	; 0x43d
 8019914:	f9b7 3438 	ldrsh.w	r3, [r7, #1080]	; 0x438
 8019918:	fb03 f202 	mul.w	r2, r3, r2
 801991c:	f8d7 3440 	ldr.w	r3, [r7, #1088]	; 0x440
 8019920:	4413      	add	r3, r2
 8019922:	f8c7 3440 	str.w	r3, [r7, #1088]	; 0x440
            col_count--;
 8019926:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 801992a:	3b01      	subs	r3, #1
 801992c:	f8a7 343e 	strh.w	r3, [r7, #1086]	; 0x43e
        while (col_count)
 8019930:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 8019934:	2b00      	cmp	r3, #0
 8019936:	d1bc      	bne.n	80198b2 <arm_nn_mat_mult_kernel_s8_s16+0x1886>
        }
        ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 8019938:	f8d7 3490 	ldr.w	r3, [r7, #1168]	; 0x490
 801993c:	6818      	ldr	r0, [r3, #0]
 801993e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019942:	f5a3 7372 	sub.w	r3, r3, #968	; 0x3c8
 8019946:	681b      	ldr	r3, [r3, #0]
 8019948:	6819      	ldr	r1, [r3, #0]
 801994a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801994e:	f5a3 723f 	sub.w	r2, r3, #764	; 0x2fc
 8019952:	f8d7 3444 	ldr.w	r3, [r7, #1092]	; 0x444
 8019956:	6013      	str	r3, [r2, #0]
 8019958:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801995c:	f5a3 7340 	sub.w	r3, r3, #768	; 0x300
 8019960:	6018      	str	r0, [r3, #0]
 8019962:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019966:	f5a3 7341 	sub.w	r3, r3, #772	; 0x304
 801996a:	6019      	str	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801996c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019970:	f5a3 7341 	sub.w	r3, r3, #772	; 0x304
 8019974:	681b      	ldr	r3, [r3, #0]
 8019976:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 801997a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801997e:	f5a3 733f 	sub.w	r3, r3, #764	; 0x2fc
 8019982:	681b      	ldr	r3, [r3, #0]
 8019984:	fa03 f202 	lsl.w	r2, r3, r2
 8019988:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801998c:	f5a3 7342 	sub.w	r3, r3, #776	; 0x308
 8019990:	601a      	str	r2, [r3, #0]
 8019992:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019996:	f5a3 7243 	sub.w	r2, r3, #780	; 0x30c
 801999a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 801999e:	f5a3 7340 	sub.w	r3, r3, #768	; 0x300
 80199a2:	681b      	ldr	r3, [r3, #0]
 80199a4:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 80199a6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80199aa:	f5a3 7244 	sub.w	r2, r3, #784	; 0x310
 80199ae:	2300      	movs	r3, #0
 80199b0:	6013      	str	r3, [r2, #0]
    mult.word.low = 1 << 30;
 80199b2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80199b6:	f5a3 7264 	sub.w	r2, r3, #912	; 0x390
 80199ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80199be:	6013      	str	r3, [r2, #0]
    mult.word.high = 0;
 80199c0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80199c4:	f5a3 7264 	sub.w	r2, r3, #912	; 0x390
 80199c8:	2300      	movs	r3, #0
 80199ca:	6053      	str	r3, [r2, #4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 80199cc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80199d0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80199d4:	f5a3 7342 	sub.w	r3, r3, #776	; 0x308
 80199d8:	681b      	ldr	r3, [r3, #0]
 80199da:	17da      	asrs	r2, r3, #31
 80199dc:	613b      	str	r3, [r7, #16]
 80199de:	617a      	str	r2, [r7, #20]
 80199e0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80199e4:	f5a3 7343 	sub.w	r3, r3, #780	; 0x30c
 80199e8:	681b      	ldr	r3, [r3, #0]
 80199ea:	17da      	asrs	r2, r3, #31
 80199ec:	60bb      	str	r3, [r7, #8]
 80199ee:	60fa      	str	r2, [r7, #12]
 80199f0:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 80199f4:	4633      	mov	r3, r6
 80199f6:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80199fa:	4642      	mov	r2, r8
 80199fc:	fb02 f203 	mul.w	r2, r2, r3
 8019a00:	464b      	mov	r3, r9
 8019a02:	462c      	mov	r4, r5
 8019a04:	fb04 f303 	mul.w	r3, r4, r3
 8019a08:	4413      	add	r3, r2
 8019a0a:	462a      	mov	r2, r5
 8019a0c:	4644      	mov	r4, r8
 8019a0e:	fba2 4204 	umull	r4, r2, r2, r4
 8019a12:	657a      	str	r2, [r7, #84]	; 0x54
 8019a14:	4622      	mov	r2, r4
 8019a16:	653a      	str	r2, [r7, #80]	; 0x50
 8019a18:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8019a1a:	4413      	add	r3, r2
 8019a1c:	657b      	str	r3, [r7, #84]	; 0x54
 8019a1e:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8019a22:	4623      	mov	r3, r4
 8019a24:	18c3      	adds	r3, r0, r3
 8019a26:	603b      	str	r3, [r7, #0]
 8019a28:	462b      	mov	r3, r5
 8019a2a:	eb41 0303 	adc.w	r3, r1, r3
 8019a2e:	607b      	str	r3, [r7, #4]
 8019a30:	e9d7 3400 	ldrd	r3, r4, [r7]
 8019a34:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
    result = (int32_t)(mult.long_long >> 31);
 8019a38:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8019a3c:	f04f 0200 	mov.w	r2, #0
 8019a40:	f04f 0300 	mov.w	r3, #0
 8019a44:	0fc2      	lsrs	r2, r0, #31
 8019a46:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8019a4a:	17cb      	asrs	r3, r1, #31
 8019a4c:	f507 618e 	add.w	r1, r7, #1136	; 0x470
 8019a50:	f5a1 7144 	sub.w	r1, r1, #784	; 0x310
 8019a54:	4613      	mov	r3, r2
 8019a56:	600b      	str	r3, [r1, #0]
    return result;
 8019a58:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019a5c:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8019a60:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8019a62:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019a66:	f5a3 7341 	sub.w	r3, r3, #772	; 0x304
 8019a6a:	681b      	ldr	r3, [r3, #0]
 8019a6c:	2b00      	cmp	r3, #0
 8019a6e:	dc06      	bgt.n	8019a7e <arm_nn_mat_mult_kernel_s8_s16+0x1a52>
 8019a70:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019a74:	f5a3 7341 	sub.w	r3, r3, #772	; 0x304
 8019a78:	681b      	ldr	r3, [r3, #0]
 8019a7a:	425b      	negs	r3, r3
 8019a7c:	e000      	b.n	8019a80 <arm_nn_mat_mult_kernel_s8_s16+0x1a54>
 8019a7e:	2300      	movs	r3, #0
 8019a80:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019a84:	f5a2 7245 	sub.w	r2, r2, #788	; 0x314
 8019a88:	6011      	str	r1, [r2, #0]
 8019a8a:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019a8e:	f5a2 7246 	sub.w	r2, r2, #792	; 0x318
 8019a92:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8019a94:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019a98:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 8019a9c:	2200      	movs	r2, #0
 8019a9e:	601a      	str	r2, [r3, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 8019aa0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019aa4:	f5a3 7346 	sub.w	r3, r3, #792	; 0x318
 8019aa8:	2201      	movs	r2, #1
 8019aaa:	681b      	ldr	r3, [r3, #0]
 8019aac:	409a      	lsls	r2, r3
 8019aae:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019ab2:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
 8019ab6:	3a01      	subs	r2, #1
 8019ab8:	601a      	str	r2, [r3, #0]
    int32_t remainder = remainder_mask & dividend;
 8019aba:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019abe:	f5a3 7349 	sub.w	r3, r3, #804	; 0x324
 8019ac2:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019ac6:	f5a2 7145 	sub.w	r1, r2, #788	; 0x314
 8019aca:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019ace:	f5a2 7248 	sub.w	r2, r2, #800	; 0x320
 8019ad2:	6809      	ldr	r1, [r1, #0]
 8019ad4:	6812      	ldr	r2, [r2, #0]
 8019ad6:	400a      	ands	r2, r1
 8019ad8:	601a      	str	r2, [r3, #0]
    result = dividend >> exponent;
 8019ada:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019ade:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 8019ae2:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019ae6:	f5a2 7145 	sub.w	r1, r2, #788	; 0x314
 8019aea:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019aee:	f5a2 7246 	sub.w	r2, r2, #792	; 0x318
 8019af2:	6809      	ldr	r1, [r1, #0]
 8019af4:	6812      	ldr	r2, [r2, #0]
 8019af6:	fa41 f202 	asr.w	r2, r1, r2
 8019afa:	601a      	str	r2, [r3, #0]
    q31_t threshold = remainder_mask >> 1;
 8019afc:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019b00:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 8019b04:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019b08:	f5a2 7248 	sub.w	r2, r2, #800	; 0x320
 8019b0c:	6812      	ldr	r2, [r2, #0]
 8019b0e:	1052      	asrs	r2, r2, #1
 8019b10:	601a      	str	r2, [r3, #0]
    if (result < 0)
 8019b12:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019b16:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 8019b1a:	681b      	ldr	r3, [r3, #0]
 8019b1c:	2b00      	cmp	r3, #0
 8019b1e:	da0a      	bge.n	8019b36 <arm_nn_mat_mult_kernel_s8_s16+0x1b0a>
        threshold++;
 8019b20:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019b24:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 8019b28:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019b2c:	f5a2 724a 	sub.w	r2, r2, #808	; 0x328
 8019b30:	6812      	ldr	r2, [r2, #0]
 8019b32:	3201      	adds	r2, #1
 8019b34:	601a      	str	r2, [r3, #0]
    if (remainder > threshold)
 8019b36:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019b3a:	f5a3 7249 	sub.w	r2, r3, #804	; 0x324
 8019b3e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019b42:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 8019b46:	6812      	ldr	r2, [r2, #0]
 8019b48:	681b      	ldr	r3, [r3, #0]
 8019b4a:	429a      	cmp	r2, r3
 8019b4c:	dd0a      	ble.n	8019b64 <arm_nn_mat_mult_kernel_s8_s16+0x1b38>
        result++;
 8019b4e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019b52:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 8019b56:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019b5a:	f5a2 7247 	sub.w	r2, r2, #796	; 0x31c
 8019b5e:	6812      	ldr	r2, [r2, #0]
 8019b60:	3201      	adds	r2, #1
 8019b62:	601a      	str	r2, [r3, #0]
    return result;
 8019b64:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019b68:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 8019b6c:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8019b6e:	bf00      	nop
 8019b70:	f8c7 3444 	str.w	r3, [r7, #1092]	; 0x444
        ch_0_out_0 += out_offset;
 8019b74:	f8d7 2444 	ldr.w	r2, [r7, #1092]	; 0x444
 8019b78:	f8d7 3494 	ldr.w	r3, [r7, #1172]	; 0x494
 8019b7c:	4413      	add	r3, r2
 8019b7e:	f8c7 3444 	str.w	r3, [r7, #1092]	; 0x444
        ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 8019b82:	f9b7 3498 	ldrsh.w	r3, [r7, #1176]	; 0x498
 8019b86:	f8d7 2444 	ldr.w	r2, [r7, #1092]	; 0x444
 8019b8a:	4293      	cmp	r3, r2
 8019b8c:	bfb8      	it	lt
 8019b8e:	4613      	movlt	r3, r2
 8019b90:	f8c7 3444 	str.w	r3, [r7, #1092]	; 0x444
        ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 8019b94:	f9b7 349c 	ldrsh.w	r3, [r7, #1180]	; 0x49c
 8019b98:	f8d7 2444 	ldr.w	r2, [r7, #1092]	; 0x444
 8019b9c:	4293      	cmp	r3, r2
 8019b9e:	bfa8      	it	ge
 8019ba0:	4613      	movge	r3, r2
 8019ba2:	f8c7 3444 	str.w	r3, [r7, #1092]	; 0x444
        *out_0++ = (q7_t)ch_0_out_0;
 8019ba6:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	; 0x4a8
 8019baa:	1c5a      	adds	r2, r3, #1
 8019bac:	f8c7 24a8 	str.w	r2, [r7, #1192]	; 0x4a8
 8019bb0:	f8d7 2444 	ldr.w	r2, [r7, #1092]	; 0x444
 8019bb4:	b252      	sxtb	r2, r2
 8019bb6:	701a      	strb	r2, [r3, #0]

        ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 8019bb8:	f8d7 3490 	ldr.w	r3, [r7, #1168]	; 0x490
 8019bbc:	6819      	ldr	r1, [r3, #0]
 8019bbe:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019bc2:	f5a3 7372 	sub.w	r3, r3, #968	; 0x3c8
 8019bc6:	681b      	ldr	r3, [r3, #0]
 8019bc8:	681a      	ldr	r2, [r3, #0]
 8019bca:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019bce:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 8019bd2:	f8d7 0440 	ldr.w	r0, [r7, #1088]	; 0x440
 8019bd6:	6018      	str	r0, [r3, #0]
 8019bd8:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019bdc:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 8019be0:	6019      	str	r1, [r3, #0]
 8019be2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019be6:	f5a3 7335 	sub.w	r3, r3, #724	; 0x2d4
 8019bea:	601a      	str	r2, [r3, #0]
 8019bec:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019bf0:	f5a3 7335 	sub.w	r3, r3, #724	; 0x2d4
 8019bf4:	681b      	ldr	r3, [r3, #0]
 8019bf6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8019bfa:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019bfe:	f5a2 7233 	sub.w	r2, r2, #716	; 0x2cc
 8019c02:	6812      	ldr	r2, [r2, #0]
 8019c04:	409a      	lsls	r2, r3
 8019c06:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019c0a:	f5a3 7336 	sub.w	r3, r3, #728	; 0x2d8
 8019c0e:	601a      	str	r2, [r3, #0]
 8019c10:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019c14:	f5a3 7337 	sub.w	r3, r3, #732	; 0x2dc
 8019c18:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019c1c:	f5a2 7234 	sub.w	r2, r2, #720	; 0x2d0
 8019c20:	6812      	ldr	r2, [r2, #0]
 8019c22:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 8019c24:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019c28:	f5a3 7338 	sub.w	r3, r3, #736	; 0x2e0
 8019c2c:	2200      	movs	r2, #0
 8019c2e:	601a      	str	r2, [r3, #0]
    mult.word.low = 1 << 30;
 8019c30:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019c34:	f5a3 7366 	sub.w	r3, r3, #920	; 0x398
 8019c38:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8019c3c:	601a      	str	r2, [r3, #0]
    mult.word.high = 0;
 8019c3e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019c42:	f5a3 7366 	sub.w	r3, r3, #920	; 0x398
 8019c46:	2200      	movs	r2, #0
 8019c48:	605a      	str	r2, [r3, #4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 8019c4a:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 8019c4e:	f507 618e 	add.w	r1, r7, #1136	; 0x470
 8019c52:	f5a1 7136 	sub.w	r1, r1, #728	; 0x2d8
 8019c56:	6809      	ldr	r1, [r1, #0]
 8019c58:	17c8      	asrs	r0, r1, #31
 8019c5a:	62b9      	str	r1, [r7, #40]	; 0x28
 8019c5c:	62f8      	str	r0, [r7, #44]	; 0x2c
 8019c5e:	f507 618e 	add.w	r1, r7, #1136	; 0x470
 8019c62:	f5a1 7137 	sub.w	r1, r1, #732	; 0x2dc
 8019c66:	6809      	ldr	r1, [r1, #0]
 8019c68:	17c8      	asrs	r0, r1, #31
 8019c6a:	6239      	str	r1, [r7, #32]
 8019c6c:	6278      	str	r0, [r7, #36]	; 0x24
 8019c6e:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 8019c72:	4631      	mov	r1, r6
 8019c74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8019c78:	4640      	mov	r0, r8
 8019c7a:	fb00 f001 	mul.w	r0, r0, r1
 8019c7e:	4649      	mov	r1, r9
 8019c80:	462c      	mov	r4, r5
 8019c82:	fb04 f101 	mul.w	r1, r4, r1
 8019c86:	4401      	add	r1, r0
 8019c88:	4628      	mov	r0, r5
 8019c8a:	4644      	mov	r4, r8
 8019c8c:	fba0 4004 	umull	r4, r0, r0, r4
 8019c90:	65f8      	str	r0, [r7, #92]	; 0x5c
 8019c92:	4620      	mov	r0, r4
 8019c94:	65b8      	str	r0, [r7, #88]	; 0x58
 8019c96:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8019c98:	4401      	add	r1, r0
 8019c9a:	65f9      	str	r1, [r7, #92]	; 0x5c
 8019c9c:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8019ca0:	4621      	mov	r1, r4
 8019ca2:	1851      	adds	r1, r2, r1
 8019ca4:	61b9      	str	r1, [r7, #24]
 8019ca6:	4629      	mov	r1, r5
 8019ca8:	eb43 0101 	adc.w	r1, r3, r1
 8019cac:	61f9      	str	r1, [r7, #28]
 8019cae:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8019cb2:	e9c7 3436 	strd	r3, r4, [r7, #216]	; 0xd8
    result = (int32_t)(mult.long_long >> 31);
 8019cb6:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8019cba:	f04f 0200 	mov.w	r2, #0
 8019cbe:	f04f 0300 	mov.w	r3, #0
 8019cc2:	0fc2      	lsrs	r2, r0, #31
 8019cc4:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8019cc8:	17cb      	asrs	r3, r1, #31
 8019cca:	f507 618e 	add.w	r1, r7, #1136	; 0x470
 8019cce:	f5a1 7138 	sub.w	r1, r1, #736	; 0x2e0
 8019cd2:	4613      	mov	r3, r2
 8019cd4:	600b      	str	r3, [r1, #0]
    return result;
 8019cd6:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019cda:	f5a3 7338 	sub.w	r3, r3, #736	; 0x2e0
 8019cde:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8019ce0:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019ce4:	f5a3 7335 	sub.w	r3, r3, #724	; 0x2d4
 8019ce8:	681b      	ldr	r3, [r3, #0]
 8019cea:	2b00      	cmp	r3, #0
 8019cec:	dc06      	bgt.n	8019cfc <arm_nn_mat_mult_kernel_s8_s16+0x1cd0>
 8019cee:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019cf2:	f5a3 7335 	sub.w	r3, r3, #724	; 0x2d4
 8019cf6:	681b      	ldr	r3, [r3, #0]
 8019cf8:	425b      	negs	r3, r3
 8019cfa:	e000      	b.n	8019cfe <arm_nn_mat_mult_kernel_s8_s16+0x1cd2>
 8019cfc:	2300      	movs	r3, #0
 8019cfe:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019d02:	f5a2 7239 	sub.w	r2, r2, #740	; 0x2e4
 8019d06:	6011      	str	r1, [r2, #0]
 8019d08:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019d0c:	f5a2 723a 	sub.w	r2, r2, #744	; 0x2e8
 8019d10:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8019d12:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019d16:	f5a3 733b 	sub.w	r3, r3, #748	; 0x2ec
 8019d1a:	2200      	movs	r2, #0
 8019d1c:	601a      	str	r2, [r3, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 8019d1e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019d22:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 8019d26:	2201      	movs	r2, #1
 8019d28:	681b      	ldr	r3, [r3, #0]
 8019d2a:	409a      	lsls	r2, r3
 8019d2c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019d30:	f5a3 733c 	sub.w	r3, r3, #752	; 0x2f0
 8019d34:	3a01      	subs	r2, #1
 8019d36:	601a      	str	r2, [r3, #0]
    int32_t remainder = remainder_mask & dividend;
 8019d38:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019d3c:	f5a3 733d 	sub.w	r3, r3, #756	; 0x2f4
 8019d40:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019d44:	f5a2 7139 	sub.w	r1, r2, #740	; 0x2e4
 8019d48:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019d4c:	f5a2 723c 	sub.w	r2, r2, #752	; 0x2f0
 8019d50:	6809      	ldr	r1, [r1, #0]
 8019d52:	6812      	ldr	r2, [r2, #0]
 8019d54:	400a      	ands	r2, r1
 8019d56:	601a      	str	r2, [r3, #0]
    result = dividend >> exponent;
 8019d58:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019d5c:	f5a3 733b 	sub.w	r3, r3, #748	; 0x2ec
 8019d60:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019d64:	f5a2 7139 	sub.w	r1, r2, #740	; 0x2e4
 8019d68:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019d6c:	f5a2 723a 	sub.w	r2, r2, #744	; 0x2e8
 8019d70:	6809      	ldr	r1, [r1, #0]
 8019d72:	6812      	ldr	r2, [r2, #0]
 8019d74:	fa41 f202 	asr.w	r2, r1, r2
 8019d78:	601a      	str	r2, [r3, #0]
    q31_t threshold = remainder_mask >> 1;
 8019d7a:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019d7e:	f5a3 733e 	sub.w	r3, r3, #760	; 0x2f8
 8019d82:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019d86:	f5a2 723c 	sub.w	r2, r2, #752	; 0x2f0
 8019d8a:	6812      	ldr	r2, [r2, #0]
 8019d8c:	1052      	asrs	r2, r2, #1
 8019d8e:	601a      	str	r2, [r3, #0]
    if (result < 0)
 8019d90:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019d94:	f5a3 733b 	sub.w	r3, r3, #748	; 0x2ec
 8019d98:	681b      	ldr	r3, [r3, #0]
 8019d9a:	2b00      	cmp	r3, #0
 8019d9c:	da0a      	bge.n	8019db4 <arm_nn_mat_mult_kernel_s8_s16+0x1d88>
        threshold++;
 8019d9e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019da2:	f5a3 733e 	sub.w	r3, r3, #760	; 0x2f8
 8019da6:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019daa:	f5a2 723e 	sub.w	r2, r2, #760	; 0x2f8
 8019dae:	6812      	ldr	r2, [r2, #0]
 8019db0:	3201      	adds	r2, #1
 8019db2:	601a      	str	r2, [r3, #0]
    if (remainder > threshold)
 8019db4:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019db8:	f5a3 723d 	sub.w	r2, r3, #756	; 0x2f4
 8019dbc:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019dc0:	f5a3 733e 	sub.w	r3, r3, #760	; 0x2f8
 8019dc4:	6812      	ldr	r2, [r2, #0]
 8019dc6:	681b      	ldr	r3, [r3, #0]
 8019dc8:	429a      	cmp	r2, r3
 8019dca:	dd0a      	ble.n	8019de2 <arm_nn_mat_mult_kernel_s8_s16+0x1db6>
        result++;
 8019dcc:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019dd0:	f5a3 733b 	sub.w	r3, r3, #748	; 0x2ec
 8019dd4:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019dd8:	f5a2 723b 	sub.w	r2, r2, #748	; 0x2ec
 8019ddc:	6812      	ldr	r2, [r2, #0]
 8019dde:	3201      	adds	r2, #1
 8019de0:	601a      	str	r2, [r3, #0]
    return result;
 8019de2:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019de6:	f5a3 733b 	sub.w	r3, r3, #748	; 0x2ec
 8019dea:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8019dec:	bf00      	nop
 8019dee:	f8c7 3440 	str.w	r3, [r7, #1088]	; 0x440
        ch_0_out_1 += out_offset;
 8019df2:	f8d7 2440 	ldr.w	r2, [r7, #1088]	; 0x440
 8019df6:	f8d7 3494 	ldr.w	r3, [r7, #1172]	; 0x494
 8019dfa:	4413      	add	r3, r2
 8019dfc:	f8c7 3440 	str.w	r3, [r7, #1088]	; 0x440
        ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 8019e00:	f9b7 3498 	ldrsh.w	r3, [r7, #1176]	; 0x498
 8019e04:	f8d7 2440 	ldr.w	r2, [r7, #1088]	; 0x440
 8019e08:	4293      	cmp	r3, r2
 8019e0a:	bfb8      	it	lt
 8019e0c:	4613      	movlt	r3, r2
 8019e0e:	f8c7 3440 	str.w	r3, [r7, #1088]	; 0x440
        ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 8019e12:	f9b7 349c 	ldrsh.w	r3, [r7, #1180]	; 0x49c
 8019e16:	f8d7 2440 	ldr.w	r2, [r7, #1088]	; 0x440
 8019e1a:	4293      	cmp	r3, r2
 8019e1c:	bfa8      	it	ge
 8019e1e:	4613      	movge	r3, r2
 8019e20:	f8c7 3440 	str.w	r3, [r7, #1088]	; 0x440
        *out_1++ = (q7_t)ch_0_out_1;
 8019e24:	f8d7 346c 	ldr.w	r3, [r7, #1132]	; 0x46c
 8019e28:	1c5a      	adds	r2, r3, #1
 8019e2a:	f8c7 246c 	str.w	r2, [r7, #1132]	; 0x46c
 8019e2e:	f8d7 2440 	ldr.w	r2, [r7, #1088]	; 0x440
 8019e32:	b252      	sxtb	r2, r2
 8019e34:	701a      	strb	r2, [r3, #0]
        out_mult++;
 8019e36:	f8d7 3490 	ldr.w	r3, [r7, #1168]	; 0x490
 8019e3a:	3304      	adds	r3, #4
 8019e3c:	f8c7 3490 	str.w	r3, [r7, #1168]	; 0x490
        out_shift++;
 8019e40:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019e44:	f5a3 7372 	sub.w	r3, r3, #968	; 0x3c8
 8019e48:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8019e4c:	f5a2 7272 	sub.w	r2, r2, #968	; 0x3c8
 8019e50:	6812      	ldr	r2, [r2, #0]
 8019e52:	3204      	adds	r2, #4
 8019e54:	601a      	str	r2, [r3, #0]
    }

    out_0 += output_ch;
 8019e56:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8019e5a:	f2a3 33c2 	subw	r3, r3, #962	; 0x3c2
 8019e5e:	881b      	ldrh	r3, [r3, #0]
 8019e60:	f8d7 24a8 	ldr.w	r2, [r7, #1192]	; 0x4a8
 8019e64:	4413      	add	r3, r2
 8019e66:	f8c7 34a8 	str.w	r3, [r7, #1192]	; 0x4a8

    /* return the new output pointer with offset */
    return out_0;
 8019e6a:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	; 0x4a8
    (void)output_bias;
    (void)out_0;
    /* To be completed */
    return NULL;
#endif
}
 8019e6e:	4618      	mov	r0, r3
 8019e70:	f507 678e 	add.w	r7, r7, #1136	; 0x470
 8019e74:	46bd      	mov	sp, r7
 8019e76:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8019e7a:	4770      	bx	lr

08019e7c <arm_fully_connected_s8>:
                                  const q7_t *kernel,
                                  const cmsis_nn_dims *bias_dims,
                                  const int32_t *bias,
                                  const cmsis_nn_dims *output_dims,
                                  q7_t *output)
{
 8019e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019e7e:	b093      	sub	sp, #76	; 0x4c
 8019e80:	af0a      	add	r7, sp, #40	; 0x28
 8019e82:	6178      	str	r0, [r7, #20]
 8019e84:	6139      	str	r1, [r7, #16]
 8019e86:	60fa      	str	r2, [r7, #12]
 8019e88:	60bb      	str	r3, [r7, #8]
    (void)bias_dims;
    (void)ctx;
    int32_t batch_cnt = input_dims->n;
 8019e8a:	68bb      	ldr	r3, [r7, #8]
 8019e8c:	681b      	ldr	r3, [r3, #0]
 8019e8e:	61fb      	str	r3, [r7, #28]

    while (batch_cnt)
 8019e90:	e033      	b.n	8019efa <arm_fully_connected_s8+0x7e>
    {
        arm_nn_vec_mat_mult_t_s8(input,
 8019e92:	693b      	ldr	r3, [r7, #16]
 8019e94:	681b      	ldr	r3, [r3, #0]
 8019e96:	607b      	str	r3, [r7, #4]
 8019e98:	693a      	ldr	r2, [r7, #16]
 8019e9a:	6852      	ldr	r2, [r2, #4]
 8019e9c:	6939      	ldr	r1, [r7, #16]
 8019e9e:	6889      	ldr	r1, [r1, #8]
 8019ea0:	68f8      	ldr	r0, [r7, #12]
 8019ea2:	6800      	ldr	r0, [r0, #0]
 8019ea4:	68fc      	ldr	r4, [r7, #12]
 8019ea6:	6864      	ldr	r4, [r4, #4]
 8019ea8:	6bfd      	ldr	r5, [r7, #60]	; 0x3c
 8019eaa:	682d      	ldr	r5, [r5, #0]
 8019eac:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
 8019eae:	68f6      	ldr	r6, [r6, #12]
 8019eb0:	693b      	ldr	r3, [r7, #16]
 8019eb2:	68db      	ldr	r3, [r3, #12]
 8019eb4:	603b      	str	r3, [r7, #0]
 8019eb6:	693b      	ldr	r3, [r7, #16]
 8019eb8:	691b      	ldr	r3, [r3, #16]
 8019eba:	9308      	str	r3, [sp, #32]
 8019ebc:	683b      	ldr	r3, [r7, #0]
 8019ebe:	9307      	str	r3, [sp, #28]
 8019ec0:	9606      	str	r6, [sp, #24]
 8019ec2:	9505      	str	r5, [sp, #20]
 8019ec4:	9404      	str	r4, [sp, #16]
 8019ec6:	9003      	str	r0, [sp, #12]
 8019ec8:	9102      	str	r1, [sp, #8]
 8019eca:	9201      	str	r2, [sp, #4]
 8019ecc:	687b      	ldr	r3, [r7, #4]
 8019ece:	9300      	str	r3, [sp, #0]
 8019ed0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019ed2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8019ed4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8019ed6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8019ed8:	f004 fe94 	bl	801ec04 <arm_nn_vec_mat_mult_t_s8>
                                 quant_params->shift,
                                 filter_dims->n, /* col_dim or accum_depth */
                                 output_dims->c, /* row_dim or output_depth */
                                 fc_params->activation.min,
                                 fc_params->activation.max);
        input += filter_dims->n;
 8019edc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019ede:	681b      	ldr	r3, [r3, #0]
 8019ee0:	461a      	mov	r2, r3
 8019ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019ee4:	4413      	add	r3, r2
 8019ee6:	63bb      	str	r3, [r7, #56]	; 0x38
        output += output_dims->c;
 8019ee8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019eea:	68db      	ldr	r3, [r3, #12]
 8019eec:	461a      	mov	r2, r3
 8019eee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019ef0:	4413      	add	r3, r2
 8019ef2:	653b      	str	r3, [r7, #80]	; 0x50
        batch_cnt--;
 8019ef4:	69fb      	ldr	r3, [r7, #28]
 8019ef6:	3b01      	subs	r3, #1
 8019ef8:	61fb      	str	r3, [r7, #28]
    while (batch_cnt)
 8019efa:	69fb      	ldr	r3, [r7, #28]
 8019efc:	2b00      	cmp	r3, #0
 8019efe:	d1c8      	bne.n	8019e92 <arm_fully_connected_s8+0x16>
    }
    return (ARM_MATH_SUCCESS);
 8019f00:	2300      	movs	r3, #0
}
 8019f02:	4618      	mov	r0, r3
 8019f04:	3724      	adds	r7, #36	; 0x24
 8019f06:	46bd      	mov	sp, r7
 8019f08:	bdf0      	pop	{r4, r5, r6, r7, pc}

08019f0a <arm_fully_connected_s8_get_buffer_size>:

int32_t arm_fully_connected_s8_get_buffer_size(const cmsis_nn_dims *filter_dims)
{
 8019f0a:	b480      	push	{r7}
 8019f0c:	b083      	sub	sp, #12
 8019f0e:	af00      	add	r7, sp, #0
 8019f10:	6078      	str	r0, [r7, #4]
    (void)filter_dims;
    return 0;
 8019f12:	2300      	movs	r3, #0
}
 8019f14:	4618      	mov	r0, r3
 8019f16:	370c      	adds	r7, #12
 8019f18:	46bd      	mov	sp, r7
 8019f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019f1e:	4770      	bx	lr

08019f20 <arm_nn_mat_mult_nt_t_s8>:
                                   const int32_t rhs_cols,
                                   const int32_t lhs_offset,
                                   const int32_t dst_offset,
                                   const int32_t activation_min,
                                   const int32_t activation_max)
{
 8019f20:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8019f24:	f6ad 2dd8 	subw	sp, sp, #2776	; 0xad8
 8019f28:	af00      	add	r7, sp, #0
 8019f2a:	f607 24d8 	addw	r4, r7, #2776	; 0xad8
 8019f2e:	f6a4 2404 	subw	r4, r4, #2564	; 0xa04
 8019f32:	6020      	str	r0, [r4, #0]
 8019f34:	f607 20d8 	addw	r0, r7, #2776	; 0xad8
 8019f38:	f6a0 2008 	subw	r0, r0, #2568	; 0xa08
 8019f3c:	6001      	str	r1, [r0, #0]
 8019f3e:	f607 21d8 	addw	r1, r7, #2776	; 0xad8
 8019f42:	f6a1 210c 	subw	r1, r1, #2572	; 0xa0c
 8019f46:	600a      	str	r2, [r1, #0]
 8019f48:	f607 22d8 	addw	r2, r7, #2776	; 0xad8
 8019f4c:	f5a2 6221 	sub.w	r2, r2, #2576	; 0xa10
 8019f50:	6013      	str	r3, [r2, #0]
#if defined(ARM_MATH_DSP)
    const int32_t off0 = rhs_cols - 4;
 8019f52:	f8d7 3b08 	ldr.w	r3, [r7, #2824]	; 0xb08
 8019f56:	3b04      	subs	r3, #4
 8019f58:	f8c7 3a84 	str.w	r3, [r7, #2692]	; 0xa84

    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 8019f5c:	2300      	movs	r3, #0
 8019f5e:	f8c7 3ad4 	str.w	r3, [r7, #2772]	; 0xad4
 8019f62:	f004 bc7b 	b.w	801e85c <arm_nn_mat_mult_nt_t_s8+0x493c>
    {
        const q7_t *lhs_ptr = &lhs[0];
 8019f66:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 8019f6a:	f6a3 1248 	subw	r2, r3, #2376	; 0x948
 8019f6e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 8019f72:	f6a3 2304 	subw	r3, r3, #2564	; 0xa04
 8019f76:	681b      	ldr	r3, [r3, #0]
 8019f78:	6013      	str	r3, [r2, #0]
        q7_t *dst_ptr = &dst[0];
 8019f7a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 8019f7e:	f5a3 6321 	sub.w	r3, r3, #2576	; 0xa10
 8019f82:	681b      	ldr	r3, [r3, #0]
 8019f84:	f8c7 3ad0 	str.w	r3, [r7, #2768]	; 0xad0

        q31_t lhs_offset_contribution0 = 0;
 8019f88:	2300      	movs	r3, #0
 8019f8a:	f8c7 3acc 	str.w	r3, [r7, #2764]	; 0xacc
        q31_t lhs_offset_contribution1 = 0;
 8019f8e:	2300      	movs	r3, #0
 8019f90:	f8c7 3ac8 	str.w	r3, [r7, #2760]	; 0xac8

        for (int32_t x = 0; x < rhs_cols; ++x)
 8019f94:	2300      	movs	r3, #0
 8019f96:	f8c7 3ac4 	str.w	r3, [r7, #2756]	; 0xac4
 8019f9a:	e028      	b.n	8019fee <arm_nn_mat_mult_nt_t_s8+0xce>
        {
            lhs_offset_contribution0 += rhs[x];
 8019f9c:	f8d7 2ac4 	ldr.w	r2, [r7, #2756]	; 0xac4
 8019fa0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 8019fa4:	f6a3 2308 	subw	r3, r3, #2568	; 0xa08
 8019fa8:	681b      	ldr	r3, [r3, #0]
 8019faa:	4413      	add	r3, r2
 8019fac:	f993 3000 	ldrsb.w	r3, [r3]
 8019fb0:	461a      	mov	r2, r3
 8019fb2:	f8d7 3acc 	ldr.w	r3, [r7, #2764]	; 0xacc
 8019fb6:	4413      	add	r3, r2
 8019fb8:	f8c7 3acc 	str.w	r3, [r7, #2764]	; 0xacc
            lhs_offset_contribution1 += rhs[x + rhs_cols];
 8019fbc:	f8d7 2ac4 	ldr.w	r2, [r7, #2756]	; 0xac4
 8019fc0:	f8d7 3b08 	ldr.w	r3, [r7, #2824]	; 0xb08
 8019fc4:	4413      	add	r3, r2
 8019fc6:	461a      	mov	r2, r3
 8019fc8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 8019fcc:	f6a3 2308 	subw	r3, r3, #2568	; 0xa08
 8019fd0:	681b      	ldr	r3, [r3, #0]
 8019fd2:	4413      	add	r3, r2
 8019fd4:	f993 3000 	ldrsb.w	r3, [r3]
 8019fd8:	461a      	mov	r2, r3
 8019fda:	f8d7 3ac8 	ldr.w	r3, [r7, #2760]	; 0xac8
 8019fde:	4413      	add	r3, r2
 8019fe0:	f8c7 3ac8 	str.w	r3, [r7, #2760]	; 0xac8
        for (int32_t x = 0; x < rhs_cols; ++x)
 8019fe4:	f8d7 3ac4 	ldr.w	r3, [r7, #2756]	; 0xac4
 8019fe8:	3301      	adds	r3, #1
 8019fea:	f8c7 3ac4 	str.w	r3, [r7, #2756]	; 0xac4
 8019fee:	f8d7 2ac4 	ldr.w	r2, [r7, #2756]	; 0xac4
 8019ff2:	f8d7 3b08 	ldr.w	r3, [r7, #2824]	; 0xb08
 8019ff6:	429a      	cmp	r2, r3
 8019ff8:	dbd0      	blt.n	8019f9c <arm_nn_mat_mult_nt_t_s8+0x7c>
        }

        lhs_offset_contribution0 *= lhs_offset;
 8019ffa:	f8d7 2acc 	ldr.w	r2, [r7, #2764]	; 0xacc
 8019ffe:	f8d7 3b0c 	ldr.w	r3, [r7, #2828]	; 0xb0c
 801a002:	fb02 f303 	mul.w	r3, r2, r3
 801a006:	f8c7 3acc 	str.w	r3, [r7, #2764]	; 0xacc
        lhs_offset_contribution1 *= lhs_offset;
 801a00a:	f8d7 2ac8 	ldr.w	r2, [r7, #2760]	; 0xac8
 801a00e:	f8d7 3b0c 	ldr.w	r3, [r7, #2828]	; 0xb0c
 801a012:	fb02 f303 	mul.w	r3, r2, r3
 801a016:	f8c7 3ac8 	str.w	r3, [r7, #2760]	; 0xac8
        if (bias)
 801a01a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a01e:	f6a3 230c 	subw	r3, r3, #2572	; 0xa0c
 801a022:	681b      	ldr	r3, [r3, #0]
 801a024:	2b00      	cmp	r3, #0
 801a026:	d01e      	beq.n	801a066 <arm_nn_mat_mult_nt_t_s8+0x146>
        {
            lhs_offset_contribution0 += bias[rhs_rows_idx];
 801a028:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801a02c:	009a      	lsls	r2, r3, #2
 801a02e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a032:	f6a3 230c 	subw	r3, r3, #2572	; 0xa0c
 801a036:	681b      	ldr	r3, [r3, #0]
 801a038:	4413      	add	r3, r2
 801a03a:	681a      	ldr	r2, [r3, #0]
 801a03c:	f8d7 3acc 	ldr.w	r3, [r7, #2764]	; 0xacc
 801a040:	4413      	add	r3, r2
 801a042:	f8c7 3acc 	str.w	r3, [r7, #2764]	; 0xacc
            lhs_offset_contribution1 += bias[rhs_rows_idx + 1];
 801a046:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801a04a:	3301      	adds	r3, #1
 801a04c:	009a      	lsls	r2, r3, #2
 801a04e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a052:	f6a3 230c 	subw	r3, r3, #2572	; 0xa0c
 801a056:	681b      	ldr	r3, [r3, #0]
 801a058:	4413      	add	r3, r2
 801a05a:	681a      	ldr	r2, [r3, #0]
 801a05c:	f8d7 3ac8 	ldr.w	r3, [r7, #2760]	; 0xac8
 801a060:	4413      	add	r3, r2
 801a062:	f8c7 3ac8 	str.w	r3, [r7, #2760]	; 0xac8
        }

        int32_t lhs_rows_idx = lhs_rows >> 1;
 801a066:	f8d7 3b00 	ldr.w	r3, [r7, #2816]	; 0xb00
 801a06a:	105b      	asrs	r3, r3, #1
 801a06c:	f8c7 3ac0 	str.w	r3, [r7, #2752]	; 0xac0

        while (lhs_rows_idx)
 801a070:	f002 bdd2 	b.w	801cc18 <arm_nn_mat_mult_nt_t_s8+0x2cf8>
        {
            const q7_t *rhs_ptr = &rhs[0];
 801a074:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a078:	f6a3 124c 	subw	r2, r3, #2380	; 0x94c
 801a07c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a080:	f6a3 2308 	subw	r3, r3, #2568	; 0xa08
 801a084:	681b      	ldr	r3, [r3, #0]
 801a086:	6013      	str	r3, [r2, #0]

            q31_t res00 = lhs_offset_contribution0;
 801a088:	f8d7 3acc 	ldr.w	r3, [r7, #2764]	; 0xacc
 801a08c:	f8c7 3abc 	str.w	r3, [r7, #2748]	; 0xabc
            q31_t res01 = lhs_offset_contribution1;
 801a090:	f8d7 3ac8 	ldr.w	r3, [r7, #2760]	; 0xac8
 801a094:	f8c7 3ab8 	str.w	r3, [r7, #2744]	; 0xab8
            q31_t res10 = lhs_offset_contribution0;
 801a098:	f8d7 3acc 	ldr.w	r3, [r7, #2764]	; 0xacc
 801a09c:	f8c7 3ab4 	str.w	r3, [r7, #2740]	; 0xab4
            q31_t res11 = lhs_offset_contribution1;
 801a0a0:	f8d7 3ac8 	ldr.w	r3, [r7, #2760]	; 0xac8
 801a0a4:	f8c7 3ab0 	str.w	r3, [r7, #2736]	; 0xab0

            int32_t rhs_cols_idx = 0;
 801a0a8:	2300      	movs	r3, #0
 801a0aa:	f8c7 3aac 	str.w	r3, [r7, #2732]	; 0xaac

            q31_t val0, val1, val2, val3, val4, val5;

            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801a0ae:	f001 bfee 	b.w	801c08e <arm_nn_mat_mult_nt_t_s8+0x216e>
 801a0b2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a0b6:	f2a3 5214 	subw	r2, r3, #1300	; 0x514
 801a0ba:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 801a0be:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801a0c0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a0c4:	f2a3 5314 	subw	r3, r3, #1300	; 0x514
 801a0c8:	681b      	ldr	r3, [r3, #0]
 801a0ca:	681b      	ldr	r3, [r3, #0]
 801a0cc:	681b      	ldr	r3, [r3, #0]
 801a0ce:	461a      	mov	r2, r3
 801a0d0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a0d4:	f6a3 1374 	subw	r3, r3, #2420	; 0x974
 801a0d8:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801a0da:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a0de:	f2a3 5314 	subw	r3, r3, #1300	; 0x514
 801a0e2:	681b      	ldr	r3, [r3, #0]
 801a0e4:	681b      	ldr	r3, [r3, #0]
 801a0e6:	1d1a      	adds	r2, r3, #4
 801a0e8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a0ec:	f2a3 5314 	subw	r3, r3, #1300	; 0x514
 801a0f0:	681b      	ldr	r3, [r3, #0]
 801a0f2:	601a      	str	r2, [r3, #0]
    return (val);
 801a0f4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a0f8:	f6a3 1374 	subw	r3, r3, #2420	; 0x974
 801a0fc:	681b      	ldr	r3, [r3, #0]
            {
                val1 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 801a0fe:	f8c7 3a58 	str.w	r3, [r7, #2648]	; 0xa58
                val2 = __SXTB16(val1);
 801a102:	f8d7 2a58 	ldr.w	r2, [r7, #2648]	; 0xa58
 801a106:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a10a:	f2a3 530c 	subw	r3, r3, #1292	; 0x50c
 801a10e:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801a110:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a114:	f2a3 530c 	subw	r3, r3, #1292	; 0x50c
 801a118:	681b      	ldr	r3, [r3, #0]
 801a11a:	fa2f f283 	sxtb16	r2, r3
 801a11e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a122:	f5a3 63a2 	sub.w	r3, r3, #1296	; 0x510
 801a126:	601a      	str	r2, [r3, #0]
  return(result);
 801a128:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a12c:	f5a3 63a2 	sub.w	r3, r3, #1296	; 0x510
 801a130:	681b      	ldr	r3, [r3, #0]
 801a132:	f8c7 3a54 	str.w	r3, [r7, #2644]	; 0xa54
 801a136:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a13a:	f5a3 62a1 	sub.w	r2, r3, #1288	; 0x508
 801a13e:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 801a142:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801a144:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a148:	f5a3 63a1 	sub.w	r3, r3, #1288	; 0x508
 801a14c:	681b      	ldr	r3, [r3, #0]
 801a14e:	681b      	ldr	r3, [r3, #0]
 801a150:	681b      	ldr	r3, [r3, #0]
 801a152:	461a      	mov	r2, r3
 801a154:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a158:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 801a15c:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801a15e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a162:	f5a3 63a1 	sub.w	r3, r3, #1288	; 0x508
 801a166:	681b      	ldr	r3, [r3, #0]
 801a168:	681b      	ldr	r3, [r3, #0]
 801a16a:	1d1a      	adds	r2, r3, #4
 801a16c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a170:	f5a3 63a1 	sub.w	r3, r3, #1288	; 0x508
 801a174:	681b      	ldr	r3, [r3, #0]
 801a176:	601a      	str	r2, [r3, #0]
    return (val);
 801a178:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a17c:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 801a180:	681b      	ldr	r3, [r3, #0]
                val0 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 801a182:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50
                val3 = __SXTB16(val0);
 801a186:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801a18a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a18e:	f5a3 63a0 	sub.w	r3, r3, #1280	; 0x500
 801a192:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801a194:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a198:	f5a3 63a0 	sub.w	r3, r3, #1280	; 0x500
 801a19c:	681b      	ldr	r3, [r3, #0]
 801a19e:	fa2f f283 	sxtb16	r2, r3
 801a1a2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a1a6:	f2a3 5304 	subw	r3, r3, #1284	; 0x504
 801a1aa:	601a      	str	r2, [r3, #0]
  return(result);
 801a1ac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a1b0:	f2a3 5304 	subw	r3, r3, #1284	; 0x504
 801a1b4:	681b      	ldr	r3, [r3, #0]
 801a1b6:	f8c7 3a4c 	str.w	r3, [r7, #2636]	; 0xa4c
                val4 = arm_nn_read_q7x4((const q7_t *)&rhs_ptr[off0]);
 801a1ba:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a1be:	f6a3 134c 	subw	r3, r3, #2380	; 0x94c
 801a1c2:	681a      	ldr	r2, [r3, #0]
 801a1c4:	f8d7 3a84 	ldr.w	r3, [r7, #2692]	; 0xa84
 801a1c8:	441a      	add	r2, r3
 801a1ca:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a1ce:	f2a3 43fc 	subw	r3, r3, #1276	; 0x4fc
 801a1d2:	601a      	str	r2, [r3, #0]
 801a1d4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a1d8:	f2a3 43fc 	subw	r3, r3, #1276	; 0x4fc
 801a1dc:	681b      	ldr	r3, [r3, #0]
 801a1de:	681b      	ldr	r3, [r3, #0]
 801a1e0:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801a1e2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a1e6:	f6a3 137c 	subw	r3, r3, #2428	; 0x97c
 801a1ea:	601a      	str	r2, [r3, #0]
    return (val);
 801a1ec:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a1f0:	f6a3 137c 	subw	r3, r3, #2428	; 0x97c
 801a1f4:	681b      	ldr	r3, [r3, #0]
 801a1f6:	f8c7 3a48 	str.w	r3, [r7, #2632]	; 0xa48
                val1 = __SXTB16_RORn(val1, 8);
 801a1fa:	f8d7 2a58 	ldr.w	r2, [r7, #2648]	; 0xa58
 801a1fe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a202:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 801a206:	601a      	str	r2, [r3, #0]
 801a208:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a20c:	f2a3 42e4 	subw	r2, r3, #1252	; 0x4e4
 801a210:	2308      	movs	r3, #8
 801a212:	6013      	str	r3, [r2, #0]
 801a214:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a218:	f5a3 629d 	sub.w	r2, r3, #1256	; 0x4e8
 801a21c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a220:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 801a224:	681b      	ldr	r3, [r3, #0]
 801a226:	6013      	str	r3, [r2, #0]
 801a228:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a22c:	f2a3 42ec 	subw	r2, r3, #1260	; 0x4ec
 801a230:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a234:	f2a3 43e4 	subw	r3, r3, #1252	; 0x4e4
 801a238:	681b      	ldr	r3, [r3, #0]
 801a23a:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801a23c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a240:	f2a3 42ec 	subw	r2, r3, #1260	; 0x4ec
 801a244:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a248:	f2a3 43ec 	subw	r3, r3, #1260	; 0x4ec
 801a24c:	681b      	ldr	r3, [r3, #0]
 801a24e:	f003 031f 	and.w	r3, r3, #31
 801a252:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801a254:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a258:	f2a3 43ec 	subw	r3, r3, #1260	; 0x4ec
 801a25c:	681b      	ldr	r3, [r3, #0]
 801a25e:	2b00      	cmp	r3, #0
 801a260:	d105      	bne.n	801a26e <arm_nn_mat_mult_nt_t_s8+0x34e>
    return op1;
 801a262:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a266:	f5a3 639d 	sub.w	r3, r3, #1256	; 0x4e8
 801a26a:	681a      	ldr	r2, [r3, #0]
 801a26c:	e00a      	b.n	801a284 <arm_nn_mat_mult_nt_t_s8+0x364>
  return (op1 >> op2) | (op1 << (32U - op2));
 801a26e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a272:	f5a3 629d 	sub.w	r2, r3, #1256	; 0x4e8
 801a276:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a27a:	f2a3 43ec 	subw	r3, r3, #1260	; 0x4ec
 801a27e:	6812      	ldr	r2, [r2, #0]
 801a280:	681b      	ldr	r3, [r3, #0]
 801a282:	41da      	rors	r2, r3
 801a284:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a288:	f5a3 639e 	sub.w	r3, r3, #1264	; 0x4f0
 801a28c:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801a28e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a292:	f5a3 639e 	sub.w	r3, r3, #1264	; 0x4f0
 801a296:	681b      	ldr	r3, [r3, #0]
 801a298:	fa2f f283 	sxtb16	r2, r3
 801a29c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a2a0:	f2a3 43f4 	subw	r3, r3, #1268	; 0x4f4
 801a2a4:	601a      	str	r2, [r3, #0]
  return(result);
 801a2a6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a2aa:	f2a3 43f4 	subw	r3, r3, #1268	; 0x4f4
 801a2ae:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801a2b0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a2b4:	f5a3 639f 	sub.w	r3, r3, #1272	; 0x4f8
 801a2b8:	601a      	str	r2, [r3, #0]
  return result;
 801a2ba:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a2be:	f5a3 639f 	sub.w	r3, r3, #1272	; 0x4f8
 801a2c2:	681b      	ldr	r3, [r3, #0]
 801a2c4:	f8c7 3a58 	str.w	r3, [r7, #2648]	; 0xa58
                val0 = __SXTB16_RORn(val0, 8);
 801a2c8:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801a2cc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a2d0:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 801a2d4:	601a      	str	r2, [r3, #0]
 801a2d6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a2da:	f5a3 6299 	sub.w	r2, r3, #1224	; 0x4c8
 801a2de:	2308      	movs	r3, #8
 801a2e0:	6013      	str	r3, [r2, #0]
 801a2e2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a2e6:	f2a3 42cc 	subw	r2, r3, #1228	; 0x4cc
 801a2ea:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a2ee:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 801a2f2:	681b      	ldr	r3, [r3, #0]
 801a2f4:	6013      	str	r3, [r2, #0]
 801a2f6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a2fa:	f5a3 629a 	sub.w	r2, r3, #1232	; 0x4d0
 801a2fe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a302:	f5a3 6399 	sub.w	r3, r3, #1224	; 0x4c8
 801a306:	681b      	ldr	r3, [r3, #0]
 801a308:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801a30a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a30e:	f5a3 629a 	sub.w	r2, r3, #1232	; 0x4d0
 801a312:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a316:	f5a3 639a 	sub.w	r3, r3, #1232	; 0x4d0
 801a31a:	681b      	ldr	r3, [r3, #0]
 801a31c:	f003 031f 	and.w	r3, r3, #31
 801a320:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801a322:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a326:	f5a3 639a 	sub.w	r3, r3, #1232	; 0x4d0
 801a32a:	681b      	ldr	r3, [r3, #0]
 801a32c:	2b00      	cmp	r3, #0
 801a32e:	d105      	bne.n	801a33c <arm_nn_mat_mult_nt_t_s8+0x41c>
    return op1;
 801a330:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a334:	f2a3 43cc 	subw	r3, r3, #1228	; 0x4cc
 801a338:	681a      	ldr	r2, [r3, #0]
 801a33a:	e00a      	b.n	801a352 <arm_nn_mat_mult_nt_t_s8+0x432>
  return (op1 >> op2) | (op1 << (32U - op2));
 801a33c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a340:	f2a3 42cc 	subw	r2, r3, #1228	; 0x4cc
 801a344:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a348:	f5a3 639a 	sub.w	r3, r3, #1232	; 0x4d0
 801a34c:	6812      	ldr	r2, [r2, #0]
 801a34e:	681b      	ldr	r3, [r3, #0]
 801a350:	41da      	rors	r2, r3
 801a352:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a356:	f2a3 43d4 	subw	r3, r3, #1236	; 0x4d4
 801a35a:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801a35c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a360:	f2a3 43d4 	subw	r3, r3, #1236	; 0x4d4
 801a364:	681b      	ldr	r3, [r3, #0]
 801a366:	fa2f f283 	sxtb16	r2, r3
 801a36a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a36e:	f5a3 639b 	sub.w	r3, r3, #1240	; 0x4d8
 801a372:	601a      	str	r2, [r3, #0]
  return(result);
 801a374:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a378:	f5a3 639b 	sub.w	r3, r3, #1240	; 0x4d8
 801a37c:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801a37e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a382:	f2a3 43dc 	subw	r3, r3, #1244	; 0x4dc
 801a386:	601a      	str	r2, [r3, #0]
  return result;
 801a388:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a38c:	f2a3 43dc 	subw	r3, r3, #1244	; 0x4dc
 801a390:	681b      	ldr	r3, [r3, #0]
 801a392:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50

                // 4 x MAC res00, res01
                res00 = __SMLAD(val3, val2, res00);
 801a396:	f8d7 2a4c 	ldr.w	r2, [r7, #2636]	; 0xa4c
 801a39a:	f8d7 1a54 	ldr.w	r1, [r7, #2644]	; 0xa54
 801a39e:	f8d7 0abc 	ldr.w	r0, [r7, #2748]	; 0xabc
 801a3a2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a3a6:	f2a3 43b4 	subw	r3, r3, #1204	; 0x4b4
 801a3aa:	601a      	str	r2, [r3, #0]
 801a3ac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a3b0:	f5a3 6397 	sub.w	r3, r3, #1208	; 0x4b8
 801a3b4:	6019      	str	r1, [r3, #0]
 801a3b6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a3ba:	f2a3 43bc 	subw	r3, r3, #1212	; 0x4bc
 801a3be:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801a3c0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a3c4:	f2a3 43b4 	subw	r3, r3, #1204	; 0x4b4
 801a3c8:	6819      	ldr	r1, [r3, #0]
 801a3ca:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a3ce:	f5a3 6397 	sub.w	r3, r3, #1208	; 0x4b8
 801a3d2:	681a      	ldr	r2, [r3, #0]
 801a3d4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a3d8:	f2a3 43bc 	subw	r3, r3, #1212	; 0x4bc
 801a3dc:	681b      	ldr	r3, [r3, #0]
 801a3de:	fb21 3202 	smlad	r2, r1, r2, r3
 801a3e2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a3e6:	f5a3 6398 	sub.w	r3, r3, #1216	; 0x4c0
 801a3ea:	601a      	str	r2, [r3, #0]
  return(result);
 801a3ec:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a3f0:	f5a3 6398 	sub.w	r3, r3, #1216	; 0x4c0
 801a3f4:	681b      	ldr	r3, [r3, #0]
 801a3f6:	f8c7 3abc 	str.w	r3, [r7, #2748]	; 0xabc
                val5 = __SXTB16(val4);
 801a3fa:	f8d7 2a48 	ldr.w	r2, [r7, #2632]	; 0xa48
 801a3fe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a402:	f2a3 43ac 	subw	r3, r3, #1196	; 0x4ac
 801a406:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801a408:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a40c:	f2a3 43ac 	subw	r3, r3, #1196	; 0x4ac
 801a410:	681b      	ldr	r3, [r3, #0]
 801a412:	fa2f f283 	sxtb16	r2, r3
 801a416:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a41a:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 801a41e:	601a      	str	r2, [r3, #0]
  return(result);
 801a420:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a424:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 801a428:	681b      	ldr	r3, [r3, #0]
 801a42a:	f8c7 3a44 	str.w	r3, [r7, #2628]	; 0xa44
                res00 = __SMLAD(val0, val1, res00);
 801a42e:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801a432:	f8d7 1a58 	ldr.w	r1, [r7, #2648]	; 0xa58
 801a436:	f8d7 0abc 	ldr.w	r0, [r7, #2748]	; 0xabc
 801a43a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a43e:	f2a3 439c 	subw	r3, r3, #1180	; 0x49c
 801a442:	601a      	str	r2, [r3, #0]
 801a444:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a448:	f5a3 6394 	sub.w	r3, r3, #1184	; 0x4a0
 801a44c:	6019      	str	r1, [r3, #0]
 801a44e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a452:	f2a3 43a4 	subw	r3, r3, #1188	; 0x4a4
 801a456:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801a458:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a45c:	f2a3 439c 	subw	r3, r3, #1180	; 0x49c
 801a460:	6819      	ldr	r1, [r3, #0]
 801a462:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a466:	f5a3 6394 	sub.w	r3, r3, #1184	; 0x4a0
 801a46a:	681a      	ldr	r2, [r3, #0]
 801a46c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a470:	f2a3 43a4 	subw	r3, r3, #1188	; 0x4a4
 801a474:	681b      	ldr	r3, [r3, #0]
 801a476:	fb21 3202 	smlad	r2, r1, r2, r3
 801a47a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a47e:	f5a3 6395 	sub.w	r3, r3, #1192	; 0x4a8
 801a482:	601a      	str	r2, [r3, #0]
  return(result);
 801a484:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a488:	f5a3 6395 	sub.w	r3, r3, #1192	; 0x4a8
 801a48c:	681b      	ldr	r3, [r3, #0]
 801a48e:	f8c7 3abc 	str.w	r3, [r7, #2748]	; 0xabc
                val4 = __SXTB16_RORn(val4, 8);
 801a492:	f8d7 2a48 	ldr.w	r2, [r7, #2632]	; 0xa48
 801a496:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a49a:	f5a3 6390 	sub.w	r3, r3, #1152	; 0x480
 801a49e:	601a      	str	r2, [r3, #0]
 801a4a0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a4a4:	f2a3 4284 	subw	r2, r3, #1156	; 0x484
 801a4a8:	2308      	movs	r3, #8
 801a4aa:	6013      	str	r3, [r2, #0]
 801a4ac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a4b0:	f5a3 6291 	sub.w	r2, r3, #1160	; 0x488
 801a4b4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a4b8:	f5a3 6390 	sub.w	r3, r3, #1152	; 0x480
 801a4bc:	681b      	ldr	r3, [r3, #0]
 801a4be:	6013      	str	r3, [r2, #0]
 801a4c0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a4c4:	f2a3 428c 	subw	r2, r3, #1164	; 0x48c
 801a4c8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a4cc:	f2a3 4384 	subw	r3, r3, #1156	; 0x484
 801a4d0:	681b      	ldr	r3, [r3, #0]
 801a4d2:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801a4d4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a4d8:	f2a3 428c 	subw	r2, r3, #1164	; 0x48c
 801a4dc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a4e0:	f2a3 438c 	subw	r3, r3, #1164	; 0x48c
 801a4e4:	681b      	ldr	r3, [r3, #0]
 801a4e6:	f003 031f 	and.w	r3, r3, #31
 801a4ea:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801a4ec:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a4f0:	f2a3 438c 	subw	r3, r3, #1164	; 0x48c
 801a4f4:	681b      	ldr	r3, [r3, #0]
 801a4f6:	2b00      	cmp	r3, #0
 801a4f8:	d105      	bne.n	801a506 <arm_nn_mat_mult_nt_t_s8+0x5e6>
    return op1;
 801a4fa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a4fe:	f5a3 6391 	sub.w	r3, r3, #1160	; 0x488
 801a502:	681a      	ldr	r2, [r3, #0]
 801a504:	e00a      	b.n	801a51c <arm_nn_mat_mult_nt_t_s8+0x5fc>
  return (op1 >> op2) | (op1 << (32U - op2));
 801a506:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a50a:	f5a3 6291 	sub.w	r2, r3, #1160	; 0x488
 801a50e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a512:	f2a3 438c 	subw	r3, r3, #1164	; 0x48c
 801a516:	6812      	ldr	r2, [r2, #0]
 801a518:	681b      	ldr	r3, [r3, #0]
 801a51a:	41da      	rors	r2, r3
 801a51c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a520:	f5a3 6392 	sub.w	r3, r3, #1168	; 0x490
 801a524:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801a526:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a52a:	f5a3 6392 	sub.w	r3, r3, #1168	; 0x490
 801a52e:	681b      	ldr	r3, [r3, #0]
 801a530:	fa2f f283 	sxtb16	r2, r3
 801a534:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a538:	f2a3 4394 	subw	r3, r3, #1172	; 0x494
 801a53c:	601a      	str	r2, [r3, #0]
  return(result);
 801a53e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a542:	f2a3 4394 	subw	r3, r3, #1172	; 0x494
 801a546:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801a548:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a54c:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 801a550:	601a      	str	r2, [r3, #0]
  return result;
 801a552:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a556:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 801a55a:	681b      	ldr	r3, [r3, #0]
 801a55c:	f8c7 3a48 	str.w	r3, [r7, #2632]	; 0xa48
                res01 = __SMLAD(val3, val5, res01);
 801a560:	f8d7 2a4c 	ldr.w	r2, [r7, #2636]	; 0xa4c
 801a564:	f8d7 1a44 	ldr.w	r1, [r7, #2628]	; 0xa44
 801a568:	f8d7 0ab8 	ldr.w	r0, [r7, #2744]	; 0xab8
 801a56c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a570:	f5a3 638e 	sub.w	r3, r3, #1136	; 0x470
 801a574:	601a      	str	r2, [r3, #0]
 801a576:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a57a:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 801a57e:	6019      	str	r1, [r3, #0]
 801a580:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a584:	f5a3 638f 	sub.w	r3, r3, #1144	; 0x478
 801a588:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801a58a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a58e:	f5a3 638e 	sub.w	r3, r3, #1136	; 0x470
 801a592:	6819      	ldr	r1, [r3, #0]
 801a594:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a598:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 801a59c:	681a      	ldr	r2, [r3, #0]
 801a59e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a5a2:	f5a3 638f 	sub.w	r3, r3, #1144	; 0x478
 801a5a6:	681b      	ldr	r3, [r3, #0]
 801a5a8:	fb21 3202 	smlad	r2, r1, r2, r3
 801a5ac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a5b0:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 801a5b4:	601a      	str	r2, [r3, #0]
  return(result);
 801a5b6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a5ba:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 801a5be:	681b      	ldr	r3, [r3, #0]
 801a5c0:	f8c7 3ab8 	str.w	r3, [r7, #2744]	; 0xab8
                res01 = __SMLAD(val0, val4, res01);
 801a5c4:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801a5c8:	f8d7 1a48 	ldr.w	r1, [r7, #2632]	; 0xa48
 801a5cc:	f8d7 0ab8 	ldr.w	r0, [r7, #2744]	; 0xab8
 801a5d0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a5d4:	f5a3 638c 	sub.w	r3, r3, #1120	; 0x460
 801a5d8:	601a      	str	r2, [r3, #0]
 801a5da:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a5de:	f2a3 4364 	subw	r3, r3, #1124	; 0x464
 801a5e2:	6019      	str	r1, [r3, #0]
 801a5e4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a5e8:	f5a3 638d 	sub.w	r3, r3, #1128	; 0x468
 801a5ec:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801a5ee:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a5f2:	f5a3 638c 	sub.w	r3, r3, #1120	; 0x460
 801a5f6:	6819      	ldr	r1, [r3, #0]
 801a5f8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a5fc:	f2a3 4364 	subw	r3, r3, #1124	; 0x464
 801a600:	681a      	ldr	r2, [r3, #0]
 801a602:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a606:	f5a3 638d 	sub.w	r3, r3, #1128	; 0x468
 801a60a:	681b      	ldr	r3, [r3, #0]
 801a60c:	fb21 3202 	smlad	r2, r1, r2, r3
 801a610:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a614:	f2a3 436c 	subw	r3, r3, #1132	; 0x46c
 801a618:	601a      	str	r2, [r3, #0]
  return(result);
 801a61a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a61e:	f2a3 436c 	subw	r3, r3, #1132	; 0x46c
 801a622:	681b      	ldr	r3, [r3, #0]
 801a624:	f8c7 3ab8 	str.w	r3, [r7, #2744]	; 0xab8

                // 4 x MAC res10, res11
                val0 = arm_nn_read_q7x4((const q7_t *)&lhs_ptr[off0]);
 801a628:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a62c:	f6a3 1348 	subw	r3, r3, #2376	; 0x948
 801a630:	681a      	ldr	r2, [r3, #0]
 801a632:	f8d7 3a84 	ldr.w	r3, [r7, #2692]	; 0xa84
 801a636:	441a      	add	r2, r3
 801a638:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a63c:	f2a3 435c 	subw	r3, r3, #1116	; 0x45c
 801a640:	601a      	str	r2, [r3, #0]
 801a642:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a646:	f2a3 435c 	subw	r3, r3, #1116	; 0x45c
 801a64a:	681b      	ldr	r3, [r3, #0]
 801a64c:	681b      	ldr	r3, [r3, #0]
 801a64e:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801a650:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a654:	f5a3 6318 	sub.w	r3, r3, #2432	; 0x980
 801a658:	601a      	str	r2, [r3, #0]
    return (val);
 801a65a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a65e:	f5a3 6318 	sub.w	r3, r3, #2432	; 0x980
 801a662:	681b      	ldr	r3, [r3, #0]
 801a664:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50
                val3 = __SXTB16(val0);
 801a668:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801a66c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a670:	f2a3 4354 	subw	r3, r3, #1108	; 0x454
 801a674:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801a676:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a67a:	f2a3 4354 	subw	r3, r3, #1108	; 0x454
 801a67e:	681b      	ldr	r3, [r3, #0]
 801a680:	fa2f f283 	sxtb16	r2, r3
 801a684:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a688:	f5a3 638b 	sub.w	r3, r3, #1112	; 0x458
 801a68c:	601a      	str	r2, [r3, #0]
  return(result);
 801a68e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a692:	f5a3 638b 	sub.w	r3, r3, #1112	; 0x458
 801a696:	681b      	ldr	r3, [r3, #0]
 801a698:	f8c7 3a4c 	str.w	r3, [r7, #2636]	; 0xa4c
                val0 = __SXTB16_RORn(val0, 8);
 801a69c:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801a6a0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a6a4:	f5a3 6387 	sub.w	r3, r3, #1080	; 0x438
 801a6a8:	601a      	str	r2, [r3, #0]
 801a6aa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a6ae:	f2a3 423c 	subw	r2, r3, #1084	; 0x43c
 801a6b2:	2308      	movs	r3, #8
 801a6b4:	6013      	str	r3, [r2, #0]
 801a6b6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a6ba:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 801a6be:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a6c2:	f5a3 6387 	sub.w	r3, r3, #1080	; 0x438
 801a6c6:	681b      	ldr	r3, [r3, #0]
 801a6c8:	6013      	str	r3, [r2, #0]
 801a6ca:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a6ce:	f2a3 4244 	subw	r2, r3, #1092	; 0x444
 801a6d2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a6d6:	f2a3 433c 	subw	r3, r3, #1084	; 0x43c
 801a6da:	681b      	ldr	r3, [r3, #0]
 801a6dc:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801a6de:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a6e2:	f2a3 4244 	subw	r2, r3, #1092	; 0x444
 801a6e6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a6ea:	f2a3 4344 	subw	r3, r3, #1092	; 0x444
 801a6ee:	681b      	ldr	r3, [r3, #0]
 801a6f0:	f003 031f 	and.w	r3, r3, #31
 801a6f4:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801a6f6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a6fa:	f2a3 4344 	subw	r3, r3, #1092	; 0x444
 801a6fe:	681b      	ldr	r3, [r3, #0]
 801a700:	2b00      	cmp	r3, #0
 801a702:	d105      	bne.n	801a710 <arm_nn_mat_mult_nt_t_s8+0x7f0>
    return op1;
 801a704:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a708:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 801a70c:	681a      	ldr	r2, [r3, #0]
 801a70e:	e00a      	b.n	801a726 <arm_nn_mat_mult_nt_t_s8+0x806>
  return (op1 >> op2) | (op1 << (32U - op2));
 801a710:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a714:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 801a718:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a71c:	f2a3 4344 	subw	r3, r3, #1092	; 0x444
 801a720:	6812      	ldr	r2, [r2, #0]
 801a722:	681b      	ldr	r3, [r3, #0]
 801a724:	41da      	rors	r2, r3
 801a726:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a72a:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 801a72e:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801a730:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a734:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 801a738:	681b      	ldr	r3, [r3, #0]
 801a73a:	fa2f f283 	sxtb16	r2, r3
 801a73e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a742:	f2a3 434c 	subw	r3, r3, #1100	; 0x44c
 801a746:	601a      	str	r2, [r3, #0]
  return(result);
 801a748:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a74c:	f2a3 434c 	subw	r3, r3, #1100	; 0x44c
 801a750:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801a752:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a756:	f5a3 638a 	sub.w	r3, r3, #1104	; 0x450
 801a75a:	601a      	str	r2, [r3, #0]
  return result;
 801a75c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a760:	f5a3 638a 	sub.w	r3, r3, #1104	; 0x450
 801a764:	681b      	ldr	r3, [r3, #0]
 801a766:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50
                res10 = __SMLAD(val3, val2, res10);
 801a76a:	f8d7 2a4c 	ldr.w	r2, [r7, #2636]	; 0xa4c
 801a76e:	f8d7 1a54 	ldr.w	r1, [r7, #2644]	; 0xa54
 801a772:	f8d7 0ab4 	ldr.w	r0, [r7, #2740]	; 0xab4
 801a776:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a77a:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 801a77e:	601a      	str	r2, [r3, #0]
 801a780:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a784:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 801a788:	6019      	str	r1, [r3, #0]
 801a78a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a78e:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
 801a792:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801a794:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a798:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 801a79c:	6819      	ldr	r1, [r3, #0]
 801a79e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a7a2:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 801a7a6:	681a      	ldr	r2, [r3, #0]
 801a7a8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a7ac:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
 801a7b0:	681b      	ldr	r3, [r3, #0]
 801a7b2:	fb21 3202 	smlad	r2, r1, r2, r3
 801a7b6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a7ba:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 801a7be:	601a      	str	r2, [r3, #0]
  return(result);
 801a7c0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a7c4:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 801a7c8:	681b      	ldr	r3, [r3, #0]
 801a7ca:	f8c7 3ab4 	str.w	r3, [r7, #2740]	; 0xab4
                res11 = __SMLAD(val3, val5, res11);
 801a7ce:	f8d7 2a4c 	ldr.w	r2, [r7, #2636]	; 0xa4c
 801a7d2:	f8d7 1a44 	ldr.w	r1, [r7, #2628]	; 0xa44
 801a7d6:	f8d7 0ab0 	ldr.w	r0, [r7, #2736]	; 0xab0
 801a7da:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a7de:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 801a7e2:	601a      	str	r2, [r3, #0]
 801a7e4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a7e8:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 801a7ec:	6019      	str	r1, [r3, #0]
 801a7ee:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a7f2:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 801a7f6:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801a7f8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a7fc:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 801a800:	6819      	ldr	r1, [r3, #0]
 801a802:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a806:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 801a80a:	681a      	ldr	r2, [r3, #0]
 801a80c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a810:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 801a814:	681b      	ldr	r3, [r3, #0]
 801a816:	fb21 3202 	smlad	r2, r1, r2, r3
 801a81a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a81e:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 801a822:	601a      	str	r2, [r3, #0]
  return(result);
 801a824:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a828:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 801a82c:	681b      	ldr	r3, [r3, #0]
 801a82e:	f8c7 3ab0 	str.w	r3, [r7, #2736]	; 0xab0
                res10 = __SMLAD(val0, val1, res10);
 801a832:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801a836:	f8d7 1a58 	ldr.w	r1, [r7, #2648]	; 0xa58
 801a83a:	f8d7 0ab4 	ldr.w	r0, [r7, #2740]	; 0xab4
 801a83e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a842:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 801a846:	601a      	str	r2, [r3, #0]
 801a848:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a84c:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 801a850:	6019      	str	r1, [r3, #0]
 801a852:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a856:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 801a85a:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801a85c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a860:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 801a864:	6819      	ldr	r1, [r3, #0]
 801a866:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a86a:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 801a86e:	681a      	ldr	r2, [r3, #0]
 801a870:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a874:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 801a878:	681b      	ldr	r3, [r3, #0]
 801a87a:	fb21 3202 	smlad	r2, r1, r2, r3
 801a87e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a882:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 801a886:	601a      	str	r2, [r3, #0]
  return(result);
 801a888:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a88c:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 801a890:	681b      	ldr	r3, [r3, #0]
 801a892:	f8c7 3ab4 	str.w	r3, [r7, #2740]	; 0xab4
 801a896:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a89a:	f2a3 4204 	subw	r2, r3, #1028	; 0x404
 801a89e:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 801a8a2:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801a8a4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a8a8:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 801a8ac:	681b      	ldr	r3, [r3, #0]
 801a8ae:	681b      	ldr	r3, [r3, #0]
 801a8b0:	681b      	ldr	r3, [r3, #0]
 801a8b2:	461a      	mov	r2, r3
 801a8b4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a8b8:	f6a3 1384 	subw	r3, r3, #2436	; 0x984
 801a8bc:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801a8be:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a8c2:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 801a8c6:	681b      	ldr	r3, [r3, #0]
 801a8c8:	681b      	ldr	r3, [r3, #0]
 801a8ca:	1d1a      	adds	r2, r3, #4
 801a8cc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a8d0:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 801a8d4:	681b      	ldr	r3, [r3, #0]
 801a8d6:	601a      	str	r2, [r3, #0]
    return (val);
 801a8d8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a8dc:	f6a3 1384 	subw	r3, r3, #2436	; 0x984
 801a8e0:	681b      	ldr	r3, [r3, #0]
                val1 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 801a8e2:	f8c7 3a58 	str.w	r3, [r7, #2648]	; 0xa58
                res11 = __SMLAD(val0, val4, res11);
 801a8e6:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801a8ea:	f8d7 1a48 	ldr.w	r1, [r7, #2632]	; 0xa48
 801a8ee:	f8d7 0ab0 	ldr.w	r0, [r7, #2736]	; 0xab0
 801a8f2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a8f6:	f5a3 737d 	sub.w	r3, r3, #1012	; 0x3f4
 801a8fa:	601a      	str	r2, [r3, #0]
 801a8fc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a900:	f5a3 737e 	sub.w	r3, r3, #1016	; 0x3f8
 801a904:	6019      	str	r1, [r3, #0]
 801a906:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a90a:	f5a3 737f 	sub.w	r3, r3, #1020	; 0x3fc
 801a90e:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801a910:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a914:	f5a3 737d 	sub.w	r3, r3, #1012	; 0x3f4
 801a918:	6819      	ldr	r1, [r3, #0]
 801a91a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a91e:	f5a3 737e 	sub.w	r3, r3, #1016	; 0x3f8
 801a922:	681a      	ldr	r2, [r3, #0]
 801a924:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a928:	f5a3 737f 	sub.w	r3, r3, #1020	; 0x3fc
 801a92c:	681b      	ldr	r3, [r3, #0]
 801a92e:	fb21 3202 	smlad	r2, r1, r2, r3
 801a932:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a936:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 801a93a:	601a      	str	r2, [r3, #0]
  return(result);
 801a93c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a940:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 801a944:	681b      	ldr	r3, [r3, #0]
 801a946:	f8c7 3ab0 	str.w	r3, [r7, #2736]	; 0xab0

                val4 = arm_nn_read_q7x4((const q7_t *)&rhs_ptr[off0]);
 801a94a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a94e:	f6a3 134c 	subw	r3, r3, #2380	; 0x94c
 801a952:	681a      	ldr	r2, [r3, #0]
 801a954:	f8d7 3a84 	ldr.w	r3, [r7, #2692]	; 0xa84
 801a958:	441a      	add	r2, r3
 801a95a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a95e:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 801a962:	601a      	str	r2, [r3, #0]
 801a964:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a968:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 801a96c:	681b      	ldr	r3, [r3, #0]
 801a96e:	681b      	ldr	r3, [r3, #0]
 801a970:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801a972:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a976:	f6a3 1388 	subw	r3, r3, #2440	; 0x988
 801a97a:	601a      	str	r2, [r3, #0]
    return (val);
 801a97c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a980:	f6a3 1388 	subw	r3, r3, #2440	; 0x988
 801a984:	681b      	ldr	r3, [r3, #0]
 801a986:	f8c7 3a48 	str.w	r3, [r7, #2632]	; 0xa48
                val2 = __SXTB16(val1);
 801a98a:	f8d7 2a58 	ldr.w	r2, [r7, #2648]	; 0xa58
 801a98e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a992:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 801a996:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801a998:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a99c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 801a9a0:	681b      	ldr	r3, [r3, #0]
 801a9a2:	fa2f f283 	sxtb16	r2, r3
 801a9a6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a9aa:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 801a9ae:	601a      	str	r2, [r3, #0]
  return(result);
 801a9b0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a9b4:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 801a9b8:	681b      	ldr	r3, [r3, #0]
 801a9ba:	f8c7 3a54 	str.w	r3, [r7, #2644]	; 0xa54
 801a9be:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a9c2:	f5a3 7279 	sub.w	r2, r3, #996	; 0x3e4
 801a9c6:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 801a9ca:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801a9cc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a9d0:	f5a3 7379 	sub.w	r3, r3, #996	; 0x3e4
 801a9d4:	681b      	ldr	r3, [r3, #0]
 801a9d6:	681b      	ldr	r3, [r3, #0]
 801a9d8:	681b      	ldr	r3, [r3, #0]
 801a9da:	461a      	mov	r2, r3
 801a9dc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a9e0:	f6a3 138c 	subw	r3, r3, #2444	; 0x98c
 801a9e4:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801a9e6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a9ea:	f5a3 7379 	sub.w	r3, r3, #996	; 0x3e4
 801a9ee:	681b      	ldr	r3, [r3, #0]
 801a9f0:	681b      	ldr	r3, [r3, #0]
 801a9f2:	1d1a      	adds	r2, r3, #4
 801a9f4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801a9f8:	f5a3 7379 	sub.w	r3, r3, #996	; 0x3e4
 801a9fc:	681b      	ldr	r3, [r3, #0]
 801a9fe:	601a      	str	r2, [r3, #0]
    return (val);
 801aa00:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aa04:	f6a3 138c 	subw	r3, r3, #2444	; 0x98c
 801aa08:	681b      	ldr	r3, [r3, #0]
                val0 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 801aa0a:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50
                val3 = __SXTB16(val0);
 801aa0e:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801aa12:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aa16:	f5a3 7377 	sub.w	r3, r3, #988	; 0x3dc
 801aa1a:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801aa1c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aa20:	f5a3 7377 	sub.w	r3, r3, #988	; 0x3dc
 801aa24:	681b      	ldr	r3, [r3, #0]
 801aa26:	fa2f f283 	sxtb16	r2, r3
 801aa2a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aa2e:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 801aa32:	601a      	str	r2, [r3, #0]
  return(result);
 801aa34:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aa38:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 801aa3c:	681b      	ldr	r3, [r3, #0]
 801aa3e:	f8c7 3a4c 	str.w	r3, [r7, #2636]	; 0xa4c
                val1 = __SXTB16_RORn(val1, 8);
 801aa42:	f8d7 2a58 	ldr.w	r2, [r7, #2648]	; 0xa58
 801aa46:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aa4a:	f5a3 7370 	sub.w	r3, r3, #960	; 0x3c0
 801aa4e:	601a      	str	r2, [r3, #0]
 801aa50:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aa54:	f5a3 7271 	sub.w	r2, r3, #964	; 0x3c4
 801aa58:	2308      	movs	r3, #8
 801aa5a:	6013      	str	r3, [r2, #0]
 801aa5c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aa60:	f5a3 7272 	sub.w	r2, r3, #968	; 0x3c8
 801aa64:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aa68:	f5a3 7370 	sub.w	r3, r3, #960	; 0x3c0
 801aa6c:	681b      	ldr	r3, [r3, #0]
 801aa6e:	6013      	str	r3, [r2, #0]
 801aa70:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aa74:	f5a3 7273 	sub.w	r2, r3, #972	; 0x3cc
 801aa78:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aa7c:	f5a3 7371 	sub.w	r3, r3, #964	; 0x3c4
 801aa80:	681b      	ldr	r3, [r3, #0]
 801aa82:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801aa84:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aa88:	f5a3 7273 	sub.w	r2, r3, #972	; 0x3cc
 801aa8c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aa90:	f5a3 7373 	sub.w	r3, r3, #972	; 0x3cc
 801aa94:	681b      	ldr	r3, [r3, #0]
 801aa96:	f003 031f 	and.w	r3, r3, #31
 801aa9a:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801aa9c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aaa0:	f5a3 7373 	sub.w	r3, r3, #972	; 0x3cc
 801aaa4:	681b      	ldr	r3, [r3, #0]
 801aaa6:	2b00      	cmp	r3, #0
 801aaa8:	d105      	bne.n	801aab6 <arm_nn_mat_mult_nt_t_s8+0xb96>
    return op1;
 801aaaa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aaae:	f5a3 7372 	sub.w	r3, r3, #968	; 0x3c8
 801aab2:	681a      	ldr	r2, [r3, #0]
 801aab4:	e00a      	b.n	801aacc <arm_nn_mat_mult_nt_t_s8+0xbac>
  return (op1 >> op2) | (op1 << (32U - op2));
 801aab6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aaba:	f5a3 7272 	sub.w	r2, r3, #968	; 0x3c8
 801aabe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aac2:	f5a3 7373 	sub.w	r3, r3, #972	; 0x3cc
 801aac6:	6812      	ldr	r2, [r2, #0]
 801aac8:	681b      	ldr	r3, [r3, #0]
 801aaca:	41da      	rors	r2, r3
 801aacc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aad0:	f5a3 7374 	sub.w	r3, r3, #976	; 0x3d0
 801aad4:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801aad6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aada:	f5a3 7374 	sub.w	r3, r3, #976	; 0x3d0
 801aade:	681b      	ldr	r3, [r3, #0]
 801aae0:	fa2f f283 	sxtb16	r2, r3
 801aae4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aae8:	f5a3 7375 	sub.w	r3, r3, #980	; 0x3d4
 801aaec:	601a      	str	r2, [r3, #0]
  return(result);
 801aaee:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aaf2:	f5a3 7375 	sub.w	r3, r3, #980	; 0x3d4
 801aaf6:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801aaf8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aafc:	f5a3 7376 	sub.w	r3, r3, #984	; 0x3d8
 801ab00:	601a      	str	r2, [r3, #0]
  return result;
 801ab02:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ab06:	f5a3 7376 	sub.w	r3, r3, #984	; 0x3d8
 801ab0a:	681b      	ldr	r3, [r3, #0]
 801ab0c:	f8c7 3a58 	str.w	r3, [r7, #2648]	; 0xa58
                val0 = __SXTB16_RORn(val0, 8);
 801ab10:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801ab14:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ab18:	f5a3 7369 	sub.w	r3, r3, #932	; 0x3a4
 801ab1c:	601a      	str	r2, [r3, #0]
 801ab1e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ab22:	f5a3 726a 	sub.w	r2, r3, #936	; 0x3a8
 801ab26:	2308      	movs	r3, #8
 801ab28:	6013      	str	r3, [r2, #0]
 801ab2a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ab2e:	f5a3 726b 	sub.w	r2, r3, #940	; 0x3ac
 801ab32:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ab36:	f5a3 7369 	sub.w	r3, r3, #932	; 0x3a4
 801ab3a:	681b      	ldr	r3, [r3, #0]
 801ab3c:	6013      	str	r3, [r2, #0]
 801ab3e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ab42:	f5a3 726c 	sub.w	r2, r3, #944	; 0x3b0
 801ab46:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ab4a:	f5a3 736a 	sub.w	r3, r3, #936	; 0x3a8
 801ab4e:	681b      	ldr	r3, [r3, #0]
 801ab50:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801ab52:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ab56:	f5a3 726c 	sub.w	r2, r3, #944	; 0x3b0
 801ab5a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ab5e:	f5a3 736c 	sub.w	r3, r3, #944	; 0x3b0
 801ab62:	681b      	ldr	r3, [r3, #0]
 801ab64:	f003 031f 	and.w	r3, r3, #31
 801ab68:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801ab6a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ab6e:	f5a3 736c 	sub.w	r3, r3, #944	; 0x3b0
 801ab72:	681b      	ldr	r3, [r3, #0]
 801ab74:	2b00      	cmp	r3, #0
 801ab76:	d105      	bne.n	801ab84 <arm_nn_mat_mult_nt_t_s8+0xc64>
    return op1;
 801ab78:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ab7c:	f5a3 736b 	sub.w	r3, r3, #940	; 0x3ac
 801ab80:	681a      	ldr	r2, [r3, #0]
 801ab82:	e00a      	b.n	801ab9a <arm_nn_mat_mult_nt_t_s8+0xc7a>
  return (op1 >> op2) | (op1 << (32U - op2));
 801ab84:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ab88:	f5a3 726b 	sub.w	r2, r3, #940	; 0x3ac
 801ab8c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ab90:	f5a3 736c 	sub.w	r3, r3, #944	; 0x3b0
 801ab94:	6812      	ldr	r2, [r2, #0]
 801ab96:	681b      	ldr	r3, [r3, #0]
 801ab98:	41da      	rors	r2, r3
 801ab9a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ab9e:	f5a3 736d 	sub.w	r3, r3, #948	; 0x3b4
 801aba2:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801aba4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aba8:	f5a3 736d 	sub.w	r3, r3, #948	; 0x3b4
 801abac:	681b      	ldr	r3, [r3, #0]
 801abae:	fa2f f283 	sxtb16	r2, r3
 801abb2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801abb6:	f5a3 736e 	sub.w	r3, r3, #952	; 0x3b8
 801abba:	601a      	str	r2, [r3, #0]
  return(result);
 801abbc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801abc0:	f5a3 736e 	sub.w	r3, r3, #952	; 0x3b8
 801abc4:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801abc6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801abca:	f5a3 736f 	sub.w	r3, r3, #956	; 0x3bc
 801abce:	601a      	str	r2, [r3, #0]
  return result;
 801abd0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801abd4:	f5a3 736f 	sub.w	r3, r3, #956	; 0x3bc
 801abd8:	681b      	ldr	r3, [r3, #0]
 801abda:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50

                // 4 x MAC res00, res01
                res00 = __SMLAD(val3, val2, res00);
 801abde:	f8d7 2a4c 	ldr.w	r2, [r7, #2636]	; 0xa4c
 801abe2:	f8d7 1a54 	ldr.w	r1, [r7, #2644]	; 0xa54
 801abe6:	f8d7 0abc 	ldr.w	r0, [r7, #2748]	; 0xabc
 801abea:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801abee:	f5a3 7365 	sub.w	r3, r3, #916	; 0x394
 801abf2:	601a      	str	r2, [r3, #0]
 801abf4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801abf8:	f5a3 7366 	sub.w	r3, r3, #920	; 0x398
 801abfc:	6019      	str	r1, [r3, #0]
 801abfe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ac02:	f5a3 7367 	sub.w	r3, r3, #924	; 0x39c
 801ac06:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801ac08:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ac0c:	f5a3 7365 	sub.w	r3, r3, #916	; 0x394
 801ac10:	6819      	ldr	r1, [r3, #0]
 801ac12:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ac16:	f5a3 7366 	sub.w	r3, r3, #920	; 0x398
 801ac1a:	681a      	ldr	r2, [r3, #0]
 801ac1c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ac20:	f5a3 7367 	sub.w	r3, r3, #924	; 0x39c
 801ac24:	681b      	ldr	r3, [r3, #0]
 801ac26:	fb21 3202 	smlad	r2, r1, r2, r3
 801ac2a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ac2e:	f5a3 7368 	sub.w	r3, r3, #928	; 0x3a0
 801ac32:	601a      	str	r2, [r3, #0]
  return(result);
 801ac34:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ac38:	f5a3 7368 	sub.w	r3, r3, #928	; 0x3a0
 801ac3c:	681b      	ldr	r3, [r3, #0]
 801ac3e:	f8c7 3abc 	str.w	r3, [r7, #2748]	; 0xabc
                val5 = __SXTB16(val4);
 801ac42:	f8d7 2a48 	ldr.w	r2, [r7, #2632]	; 0xa48
 801ac46:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ac4a:	f5a3 7363 	sub.w	r3, r3, #908	; 0x38c
 801ac4e:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ac50:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ac54:	f5a3 7363 	sub.w	r3, r3, #908	; 0x38c
 801ac58:	681b      	ldr	r3, [r3, #0]
 801ac5a:	fa2f f283 	sxtb16	r2, r3
 801ac5e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ac62:	f5a3 7364 	sub.w	r3, r3, #912	; 0x390
 801ac66:	601a      	str	r2, [r3, #0]
  return(result);
 801ac68:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ac6c:	f5a3 7364 	sub.w	r3, r3, #912	; 0x390
 801ac70:	681b      	ldr	r3, [r3, #0]
 801ac72:	f8c7 3a44 	str.w	r3, [r7, #2628]	; 0xa44
                res00 = __SMLAD(val0, val1, res00);
 801ac76:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801ac7a:	f8d7 1a58 	ldr.w	r1, [r7, #2648]	; 0xa58
 801ac7e:	f8d7 0abc 	ldr.w	r0, [r7, #2748]	; 0xabc
 801ac82:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ac86:	f5a3 735f 	sub.w	r3, r3, #892	; 0x37c
 801ac8a:	601a      	str	r2, [r3, #0]
 801ac8c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ac90:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 801ac94:	6019      	str	r1, [r3, #0]
 801ac96:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ac9a:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 801ac9e:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801aca0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aca4:	f5a3 735f 	sub.w	r3, r3, #892	; 0x37c
 801aca8:	6819      	ldr	r1, [r3, #0]
 801acaa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801acae:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 801acb2:	681a      	ldr	r2, [r3, #0]
 801acb4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801acb8:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 801acbc:	681b      	ldr	r3, [r3, #0]
 801acbe:	fb21 3202 	smlad	r2, r1, r2, r3
 801acc2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801acc6:	f5a3 7362 	sub.w	r3, r3, #904	; 0x388
 801acca:	601a      	str	r2, [r3, #0]
  return(result);
 801accc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801acd0:	f5a3 7362 	sub.w	r3, r3, #904	; 0x388
 801acd4:	681b      	ldr	r3, [r3, #0]
 801acd6:	f8c7 3abc 	str.w	r3, [r7, #2748]	; 0xabc
                val4 = __SXTB16_RORn(val4, 8);
 801acda:	f8d7 2a48 	ldr.w	r2, [r7, #2632]	; 0xa48
 801acde:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ace2:	f5a3 7358 	sub.w	r3, r3, #864	; 0x360
 801ace6:	601a      	str	r2, [r3, #0]
 801ace8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801acec:	f5a3 7259 	sub.w	r2, r3, #868	; 0x364
 801acf0:	2308      	movs	r3, #8
 801acf2:	6013      	str	r3, [r2, #0]
 801acf4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801acf8:	f5a3 725a 	sub.w	r2, r3, #872	; 0x368
 801acfc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ad00:	f5a3 7358 	sub.w	r3, r3, #864	; 0x360
 801ad04:	681b      	ldr	r3, [r3, #0]
 801ad06:	6013      	str	r3, [r2, #0]
 801ad08:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ad0c:	f5a3 725b 	sub.w	r2, r3, #876	; 0x36c
 801ad10:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ad14:	f5a3 7359 	sub.w	r3, r3, #868	; 0x364
 801ad18:	681b      	ldr	r3, [r3, #0]
 801ad1a:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801ad1c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ad20:	f5a3 725b 	sub.w	r2, r3, #876	; 0x36c
 801ad24:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ad28:	f5a3 735b 	sub.w	r3, r3, #876	; 0x36c
 801ad2c:	681b      	ldr	r3, [r3, #0]
 801ad2e:	f003 031f 	and.w	r3, r3, #31
 801ad32:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801ad34:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ad38:	f5a3 735b 	sub.w	r3, r3, #876	; 0x36c
 801ad3c:	681b      	ldr	r3, [r3, #0]
 801ad3e:	2b00      	cmp	r3, #0
 801ad40:	d105      	bne.n	801ad4e <arm_nn_mat_mult_nt_t_s8+0xe2e>
    return op1;
 801ad42:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ad46:	f5a3 735a 	sub.w	r3, r3, #872	; 0x368
 801ad4a:	681a      	ldr	r2, [r3, #0]
 801ad4c:	e00a      	b.n	801ad64 <arm_nn_mat_mult_nt_t_s8+0xe44>
  return (op1 >> op2) | (op1 << (32U - op2));
 801ad4e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ad52:	f5a3 725a 	sub.w	r2, r3, #872	; 0x368
 801ad56:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ad5a:	f5a3 735b 	sub.w	r3, r3, #876	; 0x36c
 801ad5e:	6812      	ldr	r2, [r2, #0]
 801ad60:	681b      	ldr	r3, [r3, #0]
 801ad62:	41da      	rors	r2, r3
 801ad64:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ad68:	f5a3 735c 	sub.w	r3, r3, #880	; 0x370
 801ad6c:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ad6e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ad72:	f5a3 735c 	sub.w	r3, r3, #880	; 0x370
 801ad76:	681b      	ldr	r3, [r3, #0]
 801ad78:	fa2f f283 	sxtb16	r2, r3
 801ad7c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ad80:	f5a3 735d 	sub.w	r3, r3, #884	; 0x374
 801ad84:	601a      	str	r2, [r3, #0]
  return(result);
 801ad86:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ad8a:	f5a3 735d 	sub.w	r3, r3, #884	; 0x374
 801ad8e:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801ad90:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ad94:	f5a3 735e 	sub.w	r3, r3, #888	; 0x378
 801ad98:	601a      	str	r2, [r3, #0]
  return result;
 801ad9a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ad9e:	f5a3 735e 	sub.w	r3, r3, #888	; 0x378
 801ada2:	681b      	ldr	r3, [r3, #0]
 801ada4:	f8c7 3a48 	str.w	r3, [r7, #2632]	; 0xa48
                res01 = __SMLAD(val3, val5, res01);
 801ada8:	f8d7 2a4c 	ldr.w	r2, [r7, #2636]	; 0xa4c
 801adac:	f8d7 1a44 	ldr.w	r1, [r7, #2628]	; 0xa44
 801adb0:	f8d7 0ab8 	ldr.w	r0, [r7, #2744]	; 0xab8
 801adb4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801adb8:	f5a3 7354 	sub.w	r3, r3, #848	; 0x350
 801adbc:	601a      	str	r2, [r3, #0]
 801adbe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801adc2:	f5a3 7355 	sub.w	r3, r3, #852	; 0x354
 801adc6:	6019      	str	r1, [r3, #0]
 801adc8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801adcc:	f5a3 7356 	sub.w	r3, r3, #856	; 0x358
 801add0:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801add2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801add6:	f5a3 7354 	sub.w	r3, r3, #848	; 0x350
 801adda:	6819      	ldr	r1, [r3, #0]
 801addc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ade0:	f5a3 7355 	sub.w	r3, r3, #852	; 0x354
 801ade4:	681a      	ldr	r2, [r3, #0]
 801ade6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801adea:	f5a3 7356 	sub.w	r3, r3, #856	; 0x358
 801adee:	681b      	ldr	r3, [r3, #0]
 801adf0:	fb21 3202 	smlad	r2, r1, r2, r3
 801adf4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801adf8:	f5a3 7357 	sub.w	r3, r3, #860	; 0x35c
 801adfc:	601a      	str	r2, [r3, #0]
  return(result);
 801adfe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ae02:	f5a3 7357 	sub.w	r3, r3, #860	; 0x35c
 801ae06:	681b      	ldr	r3, [r3, #0]
 801ae08:	f8c7 3ab8 	str.w	r3, [r7, #2744]	; 0xab8
                res01 = __SMLAD(val0, val4, res01);
 801ae0c:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801ae10:	f8d7 1a48 	ldr.w	r1, [r7, #2632]	; 0xa48
 801ae14:	f8d7 0ab8 	ldr.w	r0, [r7, #2744]	; 0xab8
 801ae18:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ae1c:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 801ae20:	601a      	str	r2, [r3, #0]
 801ae22:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ae26:	f5a3 7351 	sub.w	r3, r3, #836	; 0x344
 801ae2a:	6019      	str	r1, [r3, #0]
 801ae2c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ae30:	f5a3 7352 	sub.w	r3, r3, #840	; 0x348
 801ae34:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801ae36:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ae3a:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 801ae3e:	6819      	ldr	r1, [r3, #0]
 801ae40:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ae44:	f5a3 7351 	sub.w	r3, r3, #836	; 0x344
 801ae48:	681a      	ldr	r2, [r3, #0]
 801ae4a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ae4e:	f5a3 7352 	sub.w	r3, r3, #840	; 0x348
 801ae52:	681b      	ldr	r3, [r3, #0]
 801ae54:	fb21 3202 	smlad	r2, r1, r2, r3
 801ae58:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ae5c:	f5a3 7353 	sub.w	r3, r3, #844	; 0x34c
 801ae60:	601a      	str	r2, [r3, #0]
  return(result);
 801ae62:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ae66:	f5a3 7353 	sub.w	r3, r3, #844	; 0x34c
 801ae6a:	681b      	ldr	r3, [r3, #0]
 801ae6c:	f8c7 3ab8 	str.w	r3, [r7, #2744]	; 0xab8

                // 4 x MAC res10, res11
                val0 = arm_nn_read_q7x4((const q7_t *)&lhs_ptr[off0]);
 801ae70:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ae74:	f6a3 1348 	subw	r3, r3, #2376	; 0x948
 801ae78:	681a      	ldr	r2, [r3, #0]
 801ae7a:	f8d7 3a84 	ldr.w	r3, [r7, #2692]	; 0xa84
 801ae7e:	441a      	add	r2, r3
 801ae80:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ae84:	f5a3 734f 	sub.w	r3, r3, #828	; 0x33c
 801ae88:	601a      	str	r2, [r3, #0]
 801ae8a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ae8e:	f5a3 734f 	sub.w	r3, r3, #828	; 0x33c
 801ae92:	681b      	ldr	r3, [r3, #0]
 801ae94:	681b      	ldr	r3, [r3, #0]
 801ae96:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801ae98:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ae9c:	f5a3 6319 	sub.w	r3, r3, #2448	; 0x990
 801aea0:	601a      	str	r2, [r3, #0]
    return (val);
 801aea2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aea6:	f5a3 6319 	sub.w	r3, r3, #2448	; 0x990
 801aeaa:	681b      	ldr	r3, [r3, #0]
 801aeac:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50
                val3 = __SXTB16(val0);
 801aeb0:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801aeb4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aeb8:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 801aebc:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801aebe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aec2:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 801aec6:	681b      	ldr	r3, [r3, #0]
 801aec8:	fa2f f283 	sxtb16	r2, r3
 801aecc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aed0:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 801aed4:	601a      	str	r2, [r3, #0]
  return(result);
 801aed6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aeda:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 801aede:	681b      	ldr	r3, [r3, #0]
 801aee0:	f8c7 3a4c 	str.w	r3, [r7, #2636]	; 0xa4c
                val0 = __SXTB16_RORn(val0, 8);
 801aee4:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801aee8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aeec:	f5a3 7346 	sub.w	r3, r3, #792	; 0x318
 801aef0:	601a      	str	r2, [r3, #0]
 801aef2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aef6:	f5a3 7247 	sub.w	r2, r3, #796	; 0x31c
 801aefa:	2308      	movs	r3, #8
 801aefc:	6013      	str	r3, [r2, #0]
 801aefe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801af02:	f5a3 7248 	sub.w	r2, r3, #800	; 0x320
 801af06:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801af0a:	f5a3 7346 	sub.w	r3, r3, #792	; 0x318
 801af0e:	681b      	ldr	r3, [r3, #0]
 801af10:	6013      	str	r3, [r2, #0]
 801af12:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801af16:	f5a3 7249 	sub.w	r2, r3, #804	; 0x324
 801af1a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801af1e:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 801af22:	681b      	ldr	r3, [r3, #0]
 801af24:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801af26:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801af2a:	f5a3 7249 	sub.w	r2, r3, #804	; 0x324
 801af2e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801af32:	f5a3 7349 	sub.w	r3, r3, #804	; 0x324
 801af36:	681b      	ldr	r3, [r3, #0]
 801af38:	f003 031f 	and.w	r3, r3, #31
 801af3c:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801af3e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801af42:	f5a3 7349 	sub.w	r3, r3, #804	; 0x324
 801af46:	681b      	ldr	r3, [r3, #0]
 801af48:	2b00      	cmp	r3, #0
 801af4a:	d105      	bne.n	801af58 <arm_nn_mat_mult_nt_t_s8+0x1038>
    return op1;
 801af4c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801af50:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
 801af54:	681a      	ldr	r2, [r3, #0]
 801af56:	e00a      	b.n	801af6e <arm_nn_mat_mult_nt_t_s8+0x104e>
  return (op1 >> op2) | (op1 << (32U - op2));
 801af58:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801af5c:	f5a3 7248 	sub.w	r2, r3, #800	; 0x320
 801af60:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801af64:	f5a3 7349 	sub.w	r3, r3, #804	; 0x324
 801af68:	6812      	ldr	r2, [r2, #0]
 801af6a:	681b      	ldr	r3, [r3, #0]
 801af6c:	41da      	rors	r2, r3
 801af6e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801af72:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 801af76:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801af78:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801af7c:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 801af80:	681b      	ldr	r3, [r3, #0]
 801af82:	fa2f f283 	sxtb16	r2, r3
 801af86:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801af8a:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 801af8e:	601a      	str	r2, [r3, #0]
  return(result);
 801af90:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801af94:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 801af98:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801af9a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801af9e:	f5a3 734c 	sub.w	r3, r3, #816	; 0x330
 801afa2:	601a      	str	r2, [r3, #0]
  return result;
 801afa4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801afa8:	f5a3 734c 	sub.w	r3, r3, #816	; 0x330
 801afac:	681b      	ldr	r3, [r3, #0]
 801afae:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50
                res10 = __SMLAD(val3, val2, res10);
 801afb2:	f8d7 2a4c 	ldr.w	r2, [r7, #2636]	; 0xa4c
 801afb6:	f8d7 1a54 	ldr.w	r1, [r7, #2644]	; 0xa54
 801afba:	f8d7 0ab4 	ldr.w	r0, [r7, #2740]	; 0xab4
 801afbe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801afc2:	f5a3 7342 	sub.w	r3, r3, #776	; 0x308
 801afc6:	601a      	str	r2, [r3, #0]
 801afc8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801afcc:	f5a3 7343 	sub.w	r3, r3, #780	; 0x30c
 801afd0:	6019      	str	r1, [r3, #0]
 801afd2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801afd6:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 801afda:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801afdc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801afe0:	f5a3 7342 	sub.w	r3, r3, #776	; 0x308
 801afe4:	6819      	ldr	r1, [r3, #0]
 801afe6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801afea:	f5a3 7343 	sub.w	r3, r3, #780	; 0x30c
 801afee:	681a      	ldr	r2, [r3, #0]
 801aff0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801aff4:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 801aff8:	681b      	ldr	r3, [r3, #0]
 801affa:	fb21 3202 	smlad	r2, r1, r2, r3
 801affe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b002:	f5a3 7345 	sub.w	r3, r3, #788	; 0x314
 801b006:	601a      	str	r2, [r3, #0]
  return(result);
 801b008:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b00c:	f5a3 7345 	sub.w	r3, r3, #788	; 0x314
 801b010:	681b      	ldr	r3, [r3, #0]
 801b012:	f8c7 3ab4 	str.w	r3, [r7, #2740]	; 0xab4
                res11 = __SMLAD(val3, val5, res11);
 801b016:	f8d7 2a4c 	ldr.w	r2, [r7, #2636]	; 0xa4c
 801b01a:	f8d7 1a44 	ldr.w	r1, [r7, #2628]	; 0xa44
 801b01e:	f8d7 0ab0 	ldr.w	r0, [r7, #2736]	; 0xab0
 801b022:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b026:	f5a3 733e 	sub.w	r3, r3, #760	; 0x2f8
 801b02a:	601a      	str	r2, [r3, #0]
 801b02c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b030:	f5a3 733f 	sub.w	r3, r3, #764	; 0x2fc
 801b034:	6019      	str	r1, [r3, #0]
 801b036:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b03a:	f5a3 7340 	sub.w	r3, r3, #768	; 0x300
 801b03e:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801b040:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b044:	f5a3 733e 	sub.w	r3, r3, #760	; 0x2f8
 801b048:	6819      	ldr	r1, [r3, #0]
 801b04a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b04e:	f5a3 733f 	sub.w	r3, r3, #764	; 0x2fc
 801b052:	681a      	ldr	r2, [r3, #0]
 801b054:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b058:	f5a3 7340 	sub.w	r3, r3, #768	; 0x300
 801b05c:	681b      	ldr	r3, [r3, #0]
 801b05e:	fb21 3202 	smlad	r2, r1, r2, r3
 801b062:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b066:	f5a3 7341 	sub.w	r3, r3, #772	; 0x304
 801b06a:	601a      	str	r2, [r3, #0]
  return(result);
 801b06c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b070:	f5a3 7341 	sub.w	r3, r3, #772	; 0x304
 801b074:	681b      	ldr	r3, [r3, #0]
 801b076:	f8c7 3ab0 	str.w	r3, [r7, #2736]	; 0xab0
                res10 = __SMLAD(val0, val1, res10);
 801b07a:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801b07e:	f8d7 1a58 	ldr.w	r1, [r7, #2648]	; 0xa58
 801b082:	f8d7 0ab4 	ldr.w	r0, [r7, #2740]	; 0xab4
 801b086:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b08a:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 801b08e:	601a      	str	r2, [r3, #0]
 801b090:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b094:	f5a3 733b 	sub.w	r3, r3, #748	; 0x2ec
 801b098:	6019      	str	r1, [r3, #0]
 801b09a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b09e:	f5a3 733c 	sub.w	r3, r3, #752	; 0x2f0
 801b0a2:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801b0a4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b0a8:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 801b0ac:	6819      	ldr	r1, [r3, #0]
 801b0ae:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b0b2:	f5a3 733b 	sub.w	r3, r3, #748	; 0x2ec
 801b0b6:	681a      	ldr	r2, [r3, #0]
 801b0b8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b0bc:	f5a3 733c 	sub.w	r3, r3, #752	; 0x2f0
 801b0c0:	681b      	ldr	r3, [r3, #0]
 801b0c2:	fb21 3202 	smlad	r2, r1, r2, r3
 801b0c6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b0ca:	f5a3 733d 	sub.w	r3, r3, #756	; 0x2f4
 801b0ce:	601a      	str	r2, [r3, #0]
  return(result);
 801b0d0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b0d4:	f5a3 733d 	sub.w	r3, r3, #756	; 0x2f4
 801b0d8:	681b      	ldr	r3, [r3, #0]
 801b0da:	f8c7 3ab4 	str.w	r3, [r7, #2740]	; 0xab4
 801b0de:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b0e2:	f5a3 7239 	sub.w	r2, r3, #740	; 0x2e4
 801b0e6:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 801b0ea:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801b0ec:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b0f0:	f5a3 7339 	sub.w	r3, r3, #740	; 0x2e4
 801b0f4:	681b      	ldr	r3, [r3, #0]
 801b0f6:	681b      	ldr	r3, [r3, #0]
 801b0f8:	681b      	ldr	r3, [r3, #0]
 801b0fa:	461a      	mov	r2, r3
 801b0fc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b100:	f6a3 1394 	subw	r3, r3, #2452	; 0x994
 801b104:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801b106:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b10a:	f5a3 7339 	sub.w	r3, r3, #740	; 0x2e4
 801b10e:	681b      	ldr	r3, [r3, #0]
 801b110:	681b      	ldr	r3, [r3, #0]
 801b112:	1d1a      	adds	r2, r3, #4
 801b114:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b118:	f5a3 7339 	sub.w	r3, r3, #740	; 0x2e4
 801b11c:	681b      	ldr	r3, [r3, #0]
 801b11e:	601a      	str	r2, [r3, #0]
    return (val);
 801b120:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b124:	f6a3 1394 	subw	r3, r3, #2452	; 0x994
 801b128:	681b      	ldr	r3, [r3, #0]
                val1 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 801b12a:	f8c7 3a58 	str.w	r3, [r7, #2648]	; 0xa58
                res11 = __SMLAD(val0, val4, res11);
 801b12e:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801b132:	f8d7 1a48 	ldr.w	r1, [r7, #2632]	; 0xa48
 801b136:	f8d7 0ab0 	ldr.w	r0, [r7, #2736]	; 0xab0
 801b13a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b13e:	f5a3 7335 	sub.w	r3, r3, #724	; 0x2d4
 801b142:	601a      	str	r2, [r3, #0]
 801b144:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b148:	f5a3 7336 	sub.w	r3, r3, #728	; 0x2d8
 801b14c:	6019      	str	r1, [r3, #0]
 801b14e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b152:	f5a3 7337 	sub.w	r3, r3, #732	; 0x2dc
 801b156:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801b158:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b15c:	f5a3 7335 	sub.w	r3, r3, #724	; 0x2d4
 801b160:	6819      	ldr	r1, [r3, #0]
 801b162:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b166:	f5a3 7336 	sub.w	r3, r3, #728	; 0x2d8
 801b16a:	681a      	ldr	r2, [r3, #0]
 801b16c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b170:	f5a3 7337 	sub.w	r3, r3, #732	; 0x2dc
 801b174:	681b      	ldr	r3, [r3, #0]
 801b176:	fb21 3202 	smlad	r2, r1, r2, r3
 801b17a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b17e:	f5a3 7338 	sub.w	r3, r3, #736	; 0x2e0
 801b182:	601a      	str	r2, [r3, #0]
  return(result);
 801b184:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b188:	f5a3 7338 	sub.w	r3, r3, #736	; 0x2e0
 801b18c:	681b      	ldr	r3, [r3, #0]
 801b18e:	f8c7 3ab0 	str.w	r3, [r7, #2736]	; 0xab0

                val4 = arm_nn_read_q7x4((const q7_t *)&rhs_ptr[off0]);
 801b192:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b196:	f6a3 134c 	subw	r3, r3, #2380	; 0x94c
 801b19a:	681a      	ldr	r2, [r3, #0]
 801b19c:	f8d7 3a84 	ldr.w	r3, [r7, #2692]	; 0xa84
 801b1a0:	441a      	add	r2, r3
 801b1a2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b1a6:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 801b1aa:	601a      	str	r2, [r3, #0]
 801b1ac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b1b0:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 801b1b4:	681b      	ldr	r3, [r3, #0]
 801b1b6:	681b      	ldr	r3, [r3, #0]
 801b1b8:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801b1ba:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b1be:	f6a3 1398 	subw	r3, r3, #2456	; 0x998
 801b1c2:	601a      	str	r2, [r3, #0]
    return (val);
 801b1c4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b1c8:	f6a3 1398 	subw	r3, r3, #2456	; 0x998
 801b1cc:	681b      	ldr	r3, [r3, #0]
 801b1ce:	f8c7 3a48 	str.w	r3, [r7, #2632]	; 0xa48
                val2 = __SXTB16(val1);
 801b1d2:	f8d7 2a58 	ldr.w	r2, [r7, #2648]	; 0xa58
 801b1d6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b1da:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 801b1de:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801b1e0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b1e4:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 801b1e8:	681b      	ldr	r3, [r3, #0]
 801b1ea:	fa2f f283 	sxtb16	r2, r3
 801b1ee:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b1f2:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 801b1f6:	601a      	str	r2, [r3, #0]
  return(result);
 801b1f8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b1fc:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 801b200:	681b      	ldr	r3, [r3, #0]
 801b202:	f8c7 3a54 	str.w	r3, [r7, #2644]	; 0xa54
 801b206:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b20a:	f5a3 7231 	sub.w	r2, r3, #708	; 0x2c4
 801b20e:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 801b212:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801b214:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b218:	f5a3 7331 	sub.w	r3, r3, #708	; 0x2c4
 801b21c:	681b      	ldr	r3, [r3, #0]
 801b21e:	681b      	ldr	r3, [r3, #0]
 801b220:	681b      	ldr	r3, [r3, #0]
 801b222:	461a      	mov	r2, r3
 801b224:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b228:	f6a3 139c 	subw	r3, r3, #2460	; 0x99c
 801b22c:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801b22e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b232:	f5a3 7331 	sub.w	r3, r3, #708	; 0x2c4
 801b236:	681b      	ldr	r3, [r3, #0]
 801b238:	681b      	ldr	r3, [r3, #0]
 801b23a:	1d1a      	adds	r2, r3, #4
 801b23c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b240:	f5a3 7331 	sub.w	r3, r3, #708	; 0x2c4
 801b244:	681b      	ldr	r3, [r3, #0]
 801b246:	601a      	str	r2, [r3, #0]
    return (val);
 801b248:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b24c:	f6a3 139c 	subw	r3, r3, #2460	; 0x99c
 801b250:	681b      	ldr	r3, [r3, #0]
                val0 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 801b252:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50
                val3 = __SXTB16(val0);
 801b256:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801b25a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b25e:	f5a3 732f 	sub.w	r3, r3, #700	; 0x2bc
 801b262:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801b264:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b268:	f5a3 732f 	sub.w	r3, r3, #700	; 0x2bc
 801b26c:	681b      	ldr	r3, [r3, #0]
 801b26e:	fa2f f283 	sxtb16	r2, r3
 801b272:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b276:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
 801b27a:	601a      	str	r2, [r3, #0]
  return(result);
 801b27c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b280:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
 801b284:	681b      	ldr	r3, [r3, #0]
 801b286:	f8c7 3a4c 	str.w	r3, [r7, #2636]	; 0xa4c
                val1 = __SXTB16_RORn(val1, 8);
 801b28a:	f8d7 2a58 	ldr.w	r2, [r7, #2648]	; 0xa58
 801b28e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b292:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 801b296:	601a      	str	r2, [r3, #0]
 801b298:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b29c:	f5a3 7229 	sub.w	r2, r3, #676	; 0x2a4
 801b2a0:	2308      	movs	r3, #8
 801b2a2:	6013      	str	r3, [r2, #0]
 801b2a4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b2a8:	f5a3 722a 	sub.w	r2, r3, #680	; 0x2a8
 801b2ac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b2b0:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 801b2b4:	681b      	ldr	r3, [r3, #0]
 801b2b6:	6013      	str	r3, [r2, #0]
 801b2b8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b2bc:	f5a3 722b 	sub.w	r2, r3, #684	; 0x2ac
 801b2c0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b2c4:	f5a3 7329 	sub.w	r3, r3, #676	; 0x2a4
 801b2c8:	681b      	ldr	r3, [r3, #0]
 801b2ca:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801b2cc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b2d0:	f5a3 722b 	sub.w	r2, r3, #684	; 0x2ac
 801b2d4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b2d8:	f5a3 732b 	sub.w	r3, r3, #684	; 0x2ac
 801b2dc:	681b      	ldr	r3, [r3, #0]
 801b2de:	f003 031f 	and.w	r3, r3, #31
 801b2e2:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801b2e4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b2e8:	f5a3 732b 	sub.w	r3, r3, #684	; 0x2ac
 801b2ec:	681b      	ldr	r3, [r3, #0]
 801b2ee:	2b00      	cmp	r3, #0
 801b2f0:	d105      	bne.n	801b2fe <arm_nn_mat_mult_nt_t_s8+0x13de>
    return op1;
 801b2f2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b2f6:	f5a3 732a 	sub.w	r3, r3, #680	; 0x2a8
 801b2fa:	681a      	ldr	r2, [r3, #0]
 801b2fc:	e00a      	b.n	801b314 <arm_nn_mat_mult_nt_t_s8+0x13f4>
  return (op1 >> op2) | (op1 << (32U - op2));
 801b2fe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b302:	f5a3 722a 	sub.w	r2, r3, #680	; 0x2a8
 801b306:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b30a:	f5a3 732b 	sub.w	r3, r3, #684	; 0x2ac
 801b30e:	6812      	ldr	r2, [r2, #0]
 801b310:	681b      	ldr	r3, [r3, #0]
 801b312:	41da      	rors	r2, r3
 801b314:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b318:	f5a3 732c 	sub.w	r3, r3, #688	; 0x2b0
 801b31c:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801b31e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b322:	f5a3 732c 	sub.w	r3, r3, #688	; 0x2b0
 801b326:	681b      	ldr	r3, [r3, #0]
 801b328:	fa2f f283 	sxtb16	r2, r3
 801b32c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b330:	f5a3 732d 	sub.w	r3, r3, #692	; 0x2b4
 801b334:	601a      	str	r2, [r3, #0]
  return(result);
 801b336:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b33a:	f5a3 732d 	sub.w	r3, r3, #692	; 0x2b4
 801b33e:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801b340:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b344:	f5a3 732e 	sub.w	r3, r3, #696	; 0x2b8
 801b348:	601a      	str	r2, [r3, #0]
  return result;
 801b34a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b34e:	f5a3 732e 	sub.w	r3, r3, #696	; 0x2b8
 801b352:	681b      	ldr	r3, [r3, #0]
 801b354:	f8c7 3a58 	str.w	r3, [r7, #2648]	; 0xa58
                val0 = __SXTB16_RORn(val0, 8);
 801b358:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801b35c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b360:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 801b364:	601a      	str	r2, [r3, #0]
 801b366:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b36a:	f5a3 7222 	sub.w	r2, r3, #648	; 0x288
 801b36e:	2308      	movs	r3, #8
 801b370:	6013      	str	r3, [r2, #0]
 801b372:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b376:	f5a3 7223 	sub.w	r2, r3, #652	; 0x28c
 801b37a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b37e:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 801b382:	681b      	ldr	r3, [r3, #0]
 801b384:	6013      	str	r3, [r2, #0]
 801b386:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b38a:	f5a3 7224 	sub.w	r2, r3, #656	; 0x290
 801b38e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b392:	f5a3 7322 	sub.w	r3, r3, #648	; 0x288
 801b396:	681b      	ldr	r3, [r3, #0]
 801b398:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801b39a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b39e:	f5a3 7224 	sub.w	r2, r3, #656	; 0x290
 801b3a2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b3a6:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 801b3aa:	681b      	ldr	r3, [r3, #0]
 801b3ac:	f003 031f 	and.w	r3, r3, #31
 801b3b0:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801b3b2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b3b6:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 801b3ba:	681b      	ldr	r3, [r3, #0]
 801b3bc:	2b00      	cmp	r3, #0
 801b3be:	d105      	bne.n	801b3cc <arm_nn_mat_mult_nt_t_s8+0x14ac>
    return op1;
 801b3c0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b3c4:	f5a3 7323 	sub.w	r3, r3, #652	; 0x28c
 801b3c8:	681a      	ldr	r2, [r3, #0]
 801b3ca:	e00a      	b.n	801b3e2 <arm_nn_mat_mult_nt_t_s8+0x14c2>
  return (op1 >> op2) | (op1 << (32U - op2));
 801b3cc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b3d0:	f5a3 7223 	sub.w	r2, r3, #652	; 0x28c
 801b3d4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b3d8:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 801b3dc:	6812      	ldr	r2, [r2, #0]
 801b3de:	681b      	ldr	r3, [r3, #0]
 801b3e0:	41da      	rors	r2, r3
 801b3e2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b3e6:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 801b3ea:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801b3ec:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b3f0:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 801b3f4:	681b      	ldr	r3, [r3, #0]
 801b3f6:	fa2f f283 	sxtb16	r2, r3
 801b3fa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b3fe:	f5a3 7326 	sub.w	r3, r3, #664	; 0x298
 801b402:	601a      	str	r2, [r3, #0]
  return(result);
 801b404:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b408:	f5a3 7326 	sub.w	r3, r3, #664	; 0x298
 801b40c:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801b40e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b412:	f5a3 7327 	sub.w	r3, r3, #668	; 0x29c
 801b416:	601a      	str	r2, [r3, #0]
  return result;
 801b418:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b41c:	f5a3 7327 	sub.w	r3, r3, #668	; 0x29c
 801b420:	681b      	ldr	r3, [r3, #0]
 801b422:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50

                // 4 x MAC res00, res01
                res00 = __SMLAD(val3, val2, res00);
 801b426:	f8d7 2a4c 	ldr.w	r2, [r7, #2636]	; 0xa4c
 801b42a:	f8d7 1a54 	ldr.w	r1, [r7, #2644]	; 0xa54
 801b42e:	f8d7 0abc 	ldr.w	r0, [r7, #2748]	; 0xabc
 801b432:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b436:	f5a3 731d 	sub.w	r3, r3, #628	; 0x274
 801b43a:	601a      	str	r2, [r3, #0]
 801b43c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b440:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 801b444:	6019      	str	r1, [r3, #0]
 801b446:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b44a:	f5a3 731f 	sub.w	r3, r3, #636	; 0x27c
 801b44e:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801b450:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b454:	f5a3 731d 	sub.w	r3, r3, #628	; 0x274
 801b458:	6819      	ldr	r1, [r3, #0]
 801b45a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b45e:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 801b462:	681a      	ldr	r2, [r3, #0]
 801b464:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b468:	f5a3 731f 	sub.w	r3, r3, #636	; 0x27c
 801b46c:	681b      	ldr	r3, [r3, #0]
 801b46e:	fb21 3202 	smlad	r2, r1, r2, r3
 801b472:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b476:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 801b47a:	601a      	str	r2, [r3, #0]
  return(result);
 801b47c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b480:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 801b484:	681b      	ldr	r3, [r3, #0]
 801b486:	f8c7 3abc 	str.w	r3, [r7, #2748]	; 0xabc
                val5 = __SXTB16(val4);
 801b48a:	f8d7 2a48 	ldr.w	r2, [r7, #2632]	; 0xa48
 801b48e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b492:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 801b496:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801b498:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b49c:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 801b4a0:	681b      	ldr	r3, [r3, #0]
 801b4a2:	fa2f f283 	sxtb16	r2, r3
 801b4a6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b4aa:	f5a3 731c 	sub.w	r3, r3, #624	; 0x270
 801b4ae:	601a      	str	r2, [r3, #0]
  return(result);
 801b4b0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b4b4:	f5a3 731c 	sub.w	r3, r3, #624	; 0x270
 801b4b8:	681b      	ldr	r3, [r3, #0]
 801b4ba:	f8c7 3a44 	str.w	r3, [r7, #2628]	; 0xa44
                res00 = __SMLAD(val0, val1, res00);
 801b4be:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801b4c2:	f8d7 1a58 	ldr.w	r1, [r7, #2648]	; 0xa58
 801b4c6:	f8d7 0abc 	ldr.w	r0, [r7, #2748]	; 0xabc
 801b4ca:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b4ce:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 801b4d2:	601a      	str	r2, [r3, #0]
 801b4d4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b4d8:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 801b4dc:	6019      	str	r1, [r3, #0]
 801b4de:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b4e2:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 801b4e6:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801b4e8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b4ec:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 801b4f0:	6819      	ldr	r1, [r3, #0]
 801b4f2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b4f6:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 801b4fa:	681a      	ldr	r2, [r3, #0]
 801b4fc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b500:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 801b504:	681b      	ldr	r3, [r3, #0]
 801b506:	fb21 3202 	smlad	r2, r1, r2, r3
 801b50a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b50e:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 801b512:	601a      	str	r2, [r3, #0]
  return(result);
 801b514:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b518:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 801b51c:	681b      	ldr	r3, [r3, #0]
 801b51e:	f8c7 3abc 	str.w	r3, [r7, #2748]	; 0xabc
                val4 = __SXTB16_RORn(val4, 8);
 801b522:	f8d7 2a48 	ldr.w	r2, [r7, #2632]	; 0xa48
 801b526:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b52a:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 801b52e:	601a      	str	r2, [r3, #0]
 801b530:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b534:	f5a3 7211 	sub.w	r2, r3, #580	; 0x244
 801b538:	2308      	movs	r3, #8
 801b53a:	6013      	str	r3, [r2, #0]
 801b53c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b540:	f5a3 7212 	sub.w	r2, r3, #584	; 0x248
 801b544:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b548:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 801b54c:	681b      	ldr	r3, [r3, #0]
 801b54e:	6013      	str	r3, [r2, #0]
 801b550:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b554:	f5a3 7213 	sub.w	r2, r3, #588	; 0x24c
 801b558:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b55c:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 801b560:	681b      	ldr	r3, [r3, #0]
 801b562:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801b564:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b568:	f5a3 7213 	sub.w	r2, r3, #588	; 0x24c
 801b56c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b570:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 801b574:	681b      	ldr	r3, [r3, #0]
 801b576:	f003 031f 	and.w	r3, r3, #31
 801b57a:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801b57c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b580:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 801b584:	681b      	ldr	r3, [r3, #0]
 801b586:	2b00      	cmp	r3, #0
 801b588:	d105      	bne.n	801b596 <arm_nn_mat_mult_nt_t_s8+0x1676>
    return op1;
 801b58a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b58e:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 801b592:	681a      	ldr	r2, [r3, #0]
 801b594:	e00a      	b.n	801b5ac <arm_nn_mat_mult_nt_t_s8+0x168c>
  return (op1 >> op2) | (op1 << (32U - op2));
 801b596:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b59a:	f5a3 7212 	sub.w	r2, r3, #584	; 0x248
 801b59e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b5a2:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 801b5a6:	6812      	ldr	r2, [r2, #0]
 801b5a8:	681b      	ldr	r3, [r3, #0]
 801b5aa:	41da      	rors	r2, r3
 801b5ac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b5b0:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 801b5b4:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801b5b6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b5ba:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 801b5be:	681b      	ldr	r3, [r3, #0]
 801b5c0:	fa2f f283 	sxtb16	r2, r3
 801b5c4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b5c8:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 801b5cc:	601a      	str	r2, [r3, #0]
  return(result);
 801b5ce:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b5d2:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 801b5d6:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801b5d8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b5dc:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 801b5e0:	601a      	str	r2, [r3, #0]
  return result;
 801b5e2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b5e6:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 801b5ea:	681b      	ldr	r3, [r3, #0]
 801b5ec:	f8c7 3a48 	str.w	r3, [r7, #2632]	; 0xa48
                res01 = __SMLAD(val3, val5, res01);
 801b5f0:	f8d7 2a4c 	ldr.w	r2, [r7, #2636]	; 0xa4c
 801b5f4:	f8d7 1a44 	ldr.w	r1, [r7, #2628]	; 0xa44
 801b5f8:	f8d7 0ab8 	ldr.w	r0, [r7, #2744]	; 0xab8
 801b5fc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b600:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 801b604:	601a      	str	r2, [r3, #0]
 801b606:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b60a:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 801b60e:	6019      	str	r1, [r3, #0]
 801b610:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b614:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 801b618:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801b61a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b61e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 801b622:	6819      	ldr	r1, [r3, #0]
 801b624:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b628:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 801b62c:	681a      	ldr	r2, [r3, #0]
 801b62e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b632:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 801b636:	681b      	ldr	r3, [r3, #0]
 801b638:	fb21 3202 	smlad	r2, r1, r2, r3
 801b63c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b640:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 801b644:	601a      	str	r2, [r3, #0]
  return(result);
 801b646:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b64a:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 801b64e:	681b      	ldr	r3, [r3, #0]
 801b650:	f8c7 3ab8 	str.w	r3, [r7, #2744]	; 0xab8
                res01 = __SMLAD(val0, val4, res01);
 801b654:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801b658:	f8d7 1a48 	ldr.w	r1, [r7, #2632]	; 0xa48
 801b65c:	f8d7 0ab8 	ldr.w	r0, [r7, #2744]	; 0xab8
 801b660:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b664:	f5a3 7308 	sub.w	r3, r3, #544	; 0x220
 801b668:	601a      	str	r2, [r3, #0]
 801b66a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b66e:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 801b672:	6019      	str	r1, [r3, #0]
 801b674:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b678:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 801b67c:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801b67e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b682:	f5a3 7308 	sub.w	r3, r3, #544	; 0x220
 801b686:	6819      	ldr	r1, [r3, #0]
 801b688:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b68c:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 801b690:	681a      	ldr	r2, [r3, #0]
 801b692:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b696:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 801b69a:	681b      	ldr	r3, [r3, #0]
 801b69c:	fb21 3202 	smlad	r2, r1, r2, r3
 801b6a0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b6a4:	f5a3 730b 	sub.w	r3, r3, #556	; 0x22c
 801b6a8:	601a      	str	r2, [r3, #0]
  return(result);
 801b6aa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b6ae:	f5a3 730b 	sub.w	r3, r3, #556	; 0x22c
 801b6b2:	681b      	ldr	r3, [r3, #0]
 801b6b4:	f8c7 3ab8 	str.w	r3, [r7, #2744]	; 0xab8

                // 4 x MAC res10, res11
                val0 = arm_nn_read_q7x4((const q7_t *)&lhs_ptr[off0]);
 801b6b8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b6bc:	f6a3 1348 	subw	r3, r3, #2376	; 0x948
 801b6c0:	681a      	ldr	r2, [r3, #0]
 801b6c2:	f8d7 3a84 	ldr.w	r3, [r7, #2692]	; 0xa84
 801b6c6:	441a      	add	r2, r3
 801b6c8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b6cc:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 801b6d0:	601a      	str	r2, [r3, #0]
 801b6d2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b6d6:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 801b6da:	681b      	ldr	r3, [r3, #0]
 801b6dc:	681b      	ldr	r3, [r3, #0]
 801b6de:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801b6e0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b6e4:	f5a3 631a 	sub.w	r3, r3, #2464	; 0x9a0
 801b6e8:	601a      	str	r2, [r3, #0]
    return (val);
 801b6ea:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b6ee:	f5a3 631a 	sub.w	r3, r3, #2464	; 0x9a0
 801b6f2:	681b      	ldr	r3, [r3, #0]
 801b6f4:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50
                val3 = __SXTB16(val0);
 801b6f8:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801b6fc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b700:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 801b704:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801b706:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b70a:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 801b70e:	681b      	ldr	r3, [r3, #0]
 801b710:	fa2f f283 	sxtb16	r2, r3
 801b714:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b718:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 801b71c:	601a      	str	r2, [r3, #0]
  return(result);
 801b71e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b722:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 801b726:	681b      	ldr	r3, [r3, #0]
 801b728:	f8c7 3a4c 	str.w	r3, [r7, #2636]	; 0xa4c
                val0 = __SXTB16_RORn(val0, 8);
 801b72c:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801b730:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b734:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 801b738:	601a      	str	r2, [r3, #0]
 801b73a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b73e:	f5a3 72fe 	sub.w	r2, r3, #508	; 0x1fc
 801b742:	2308      	movs	r3, #8
 801b744:	6013      	str	r3, [r2, #0]
 801b746:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b74a:	f5a3 7200 	sub.w	r2, r3, #512	; 0x200
 801b74e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b752:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 801b756:	681b      	ldr	r3, [r3, #0]
 801b758:	6013      	str	r3, [r2, #0]
 801b75a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b75e:	f5a3 7201 	sub.w	r2, r3, #516	; 0x204
 801b762:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b766:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 801b76a:	681b      	ldr	r3, [r3, #0]
 801b76c:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801b76e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b772:	f5a3 7201 	sub.w	r2, r3, #516	; 0x204
 801b776:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b77a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801b77e:	681b      	ldr	r3, [r3, #0]
 801b780:	f003 031f 	and.w	r3, r3, #31
 801b784:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801b786:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b78a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801b78e:	681b      	ldr	r3, [r3, #0]
 801b790:	2b00      	cmp	r3, #0
 801b792:	d105      	bne.n	801b7a0 <arm_nn_mat_mult_nt_t_s8+0x1880>
    return op1;
 801b794:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b798:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 801b79c:	681a      	ldr	r2, [r3, #0]
 801b79e:	e00a      	b.n	801b7b6 <arm_nn_mat_mult_nt_t_s8+0x1896>
  return (op1 >> op2) | (op1 << (32U - op2));
 801b7a0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b7a4:	f5a3 7200 	sub.w	r2, r3, #512	; 0x200
 801b7a8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b7ac:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801b7b0:	6812      	ldr	r2, [r2, #0]
 801b7b2:	681b      	ldr	r3, [r3, #0]
 801b7b4:	41da      	rors	r2, r3
 801b7b6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b7ba:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 801b7be:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801b7c0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b7c4:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 801b7c8:	681b      	ldr	r3, [r3, #0]
 801b7ca:	fa2f f283 	sxtb16	r2, r3
 801b7ce:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b7d2:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 801b7d6:	601a      	str	r2, [r3, #0]
  return(result);
 801b7d8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b7dc:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 801b7e0:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801b7e2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b7e6:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 801b7ea:	601a      	str	r2, [r3, #0]
  return result;
 801b7ec:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b7f0:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 801b7f4:	681b      	ldr	r3, [r3, #0]
 801b7f6:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50
                res10 = __SMLAD(val3, val2, res10);
 801b7fa:	f8d7 2a4c 	ldr.w	r2, [r7, #2636]	; 0xa4c
 801b7fe:	f8d7 1a54 	ldr.w	r1, [r7, #2644]	; 0xa54
 801b802:	f8d7 0ab4 	ldr.w	r0, [r7, #2740]	; 0xab4
 801b806:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b80a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 801b80e:	601a      	str	r2, [r3, #0]
 801b810:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b814:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 801b818:	6019      	str	r1, [r3, #0]
 801b81a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b81e:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 801b822:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801b824:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b828:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 801b82c:	6819      	ldr	r1, [r3, #0]
 801b82e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b832:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 801b836:	681a      	ldr	r2, [r3, #0]
 801b838:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b83c:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 801b840:	681b      	ldr	r3, [r3, #0]
 801b842:	fb21 3202 	smlad	r2, r1, r2, r3
 801b846:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b84a:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 801b84e:	601a      	str	r2, [r3, #0]
  return(result);
 801b850:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b854:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 801b858:	681b      	ldr	r3, [r3, #0]
 801b85a:	f8c7 3ab4 	str.w	r3, [r7, #2740]	; 0xab4
                res11 = __SMLAD(val3, val5, res11);
 801b85e:	f8d7 2a4c 	ldr.w	r2, [r7, #2636]	; 0xa4c
 801b862:	f8d7 1a44 	ldr.w	r1, [r7, #2628]	; 0xa44
 801b866:	f8d7 0ab0 	ldr.w	r0, [r7, #2736]	; 0xab0
 801b86a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b86e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 801b872:	601a      	str	r2, [r3, #0]
 801b874:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b878:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 801b87c:	6019      	str	r1, [r3, #0]
 801b87e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b882:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 801b886:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801b888:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b88c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 801b890:	6819      	ldr	r1, [r3, #0]
 801b892:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b896:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 801b89a:	681a      	ldr	r2, [r3, #0]
 801b89c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b8a0:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 801b8a4:	681b      	ldr	r3, [r3, #0]
 801b8a6:	fb21 3202 	smlad	r2, r1, r2, r3
 801b8aa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b8ae:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 801b8b2:	601a      	str	r2, [r3, #0]
  return(result);
 801b8b4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b8b8:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 801b8bc:	681b      	ldr	r3, [r3, #0]
 801b8be:	f8c7 3ab0 	str.w	r3, [r7, #2736]	; 0xab0
                res10 = __SMLAD(val0, val1, res10);
 801b8c2:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801b8c6:	f8d7 1a58 	ldr.w	r1, [r7, #2648]	; 0xa58
 801b8ca:	f8d7 0ab4 	ldr.w	r0, [r7, #2740]	; 0xab4
 801b8ce:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b8d2:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 801b8d6:	601a      	str	r2, [r3, #0]
 801b8d8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b8dc:	f5a3 73e6 	sub.w	r3, r3, #460	; 0x1cc
 801b8e0:	6019      	str	r1, [r3, #0]
 801b8e2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b8e6:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 801b8ea:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801b8ec:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b8f0:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 801b8f4:	6819      	ldr	r1, [r3, #0]
 801b8f6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b8fa:	f5a3 73e6 	sub.w	r3, r3, #460	; 0x1cc
 801b8fe:	681a      	ldr	r2, [r3, #0]
 801b900:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b904:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 801b908:	681b      	ldr	r3, [r3, #0]
 801b90a:	fb21 3202 	smlad	r2, r1, r2, r3
 801b90e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b912:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 801b916:	601a      	str	r2, [r3, #0]
  return(result);
 801b918:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b91c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 801b920:	681b      	ldr	r3, [r3, #0]
 801b922:	f8c7 3ab4 	str.w	r3, [r7, #2740]	; 0xab4
 801b926:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b92a:	f5a3 72e2 	sub.w	r2, r3, #452	; 0x1c4
 801b92e:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 801b932:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801b934:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b938:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 801b93c:	681b      	ldr	r3, [r3, #0]
 801b93e:	681b      	ldr	r3, [r3, #0]
 801b940:	681b      	ldr	r3, [r3, #0]
 801b942:	461a      	mov	r2, r3
 801b944:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b948:	f6a3 13a4 	subw	r3, r3, #2468	; 0x9a4
 801b94c:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801b94e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b952:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 801b956:	681b      	ldr	r3, [r3, #0]
 801b958:	681b      	ldr	r3, [r3, #0]
 801b95a:	1d1a      	adds	r2, r3, #4
 801b95c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b960:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 801b964:	681b      	ldr	r3, [r3, #0]
 801b966:	601a      	str	r2, [r3, #0]
    return (val);
 801b968:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b96c:	f6a3 13a4 	subw	r3, r3, #2468	; 0x9a4
 801b970:	681b      	ldr	r3, [r3, #0]
                val1 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 801b972:	f8c7 3a58 	str.w	r3, [r7, #2648]	; 0xa58
                res11 = __SMLAD(val0, val4, res11);
 801b976:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801b97a:	f8d7 1a48 	ldr.w	r1, [r7, #2632]	; 0xa48
 801b97e:	f8d7 0ab0 	ldr.w	r0, [r7, #2736]	; 0xab0
 801b982:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b986:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 801b98a:	601a      	str	r2, [r3, #0]
 801b98c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b990:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 801b994:	6019      	str	r1, [r3, #0]
 801b996:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b99a:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 801b99e:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801b9a0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b9a4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 801b9a8:	6819      	ldr	r1, [r3, #0]
 801b9aa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b9ae:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 801b9b2:	681a      	ldr	r2, [r3, #0]
 801b9b4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b9b8:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 801b9bc:	681b      	ldr	r3, [r3, #0]
 801b9be:	fb21 3202 	smlad	r2, r1, r2, r3
 801b9c2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b9c6:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 801b9ca:	601a      	str	r2, [r3, #0]
  return(result);
 801b9cc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b9d0:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 801b9d4:	681b      	ldr	r3, [r3, #0]
 801b9d6:	f8c7 3ab0 	str.w	r3, [r7, #2736]	; 0xab0

                val4 = arm_nn_read_q7x4((const q7_t *)&rhs_ptr[off0]);
 801b9da:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b9de:	f6a3 134c 	subw	r3, r3, #2380	; 0x94c
 801b9e2:	681a      	ldr	r2, [r3, #0]
 801b9e4:	f8d7 3a84 	ldr.w	r3, [r7, #2692]	; 0xa84
 801b9e8:	441a      	add	r2, r3
 801b9ea:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b9ee:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 801b9f2:	601a      	str	r2, [r3, #0]
 801b9f4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801b9f8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 801b9fc:	681b      	ldr	r3, [r3, #0]
 801b9fe:	681b      	ldr	r3, [r3, #0]
 801ba00:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801ba02:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ba06:	f6a3 13a8 	subw	r3, r3, #2472	; 0x9a8
 801ba0a:	601a      	str	r2, [r3, #0]
    return (val);
 801ba0c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ba10:	f6a3 13a8 	subw	r3, r3, #2472	; 0x9a8
 801ba14:	681b      	ldr	r3, [r3, #0]
 801ba16:	f8c7 3a48 	str.w	r3, [r7, #2632]	; 0xa48
                val2 = __SXTB16(val1);
 801ba1a:	f8d7 2a58 	ldr.w	r2, [r7, #2648]	; 0xa58
 801ba1e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ba22:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 801ba26:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ba28:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ba2c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 801ba30:	681b      	ldr	r3, [r3, #0]
 801ba32:	fa2f f283 	sxtb16	r2, r3
 801ba36:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ba3a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 801ba3e:	601a      	str	r2, [r3, #0]
  return(result);
 801ba40:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ba44:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 801ba48:	681b      	ldr	r3, [r3, #0]
 801ba4a:	f8c7 3a54 	str.w	r3, [r7, #2644]	; 0xa54
 801ba4e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ba52:	f5a3 72d2 	sub.w	r2, r3, #420	; 0x1a4
 801ba56:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 801ba5a:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801ba5c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ba60:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 801ba64:	681b      	ldr	r3, [r3, #0]
 801ba66:	681b      	ldr	r3, [r3, #0]
 801ba68:	681b      	ldr	r3, [r3, #0]
 801ba6a:	461a      	mov	r2, r3
 801ba6c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ba70:	f6a3 13ac 	subw	r3, r3, #2476	; 0x9ac
 801ba74:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801ba76:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ba7a:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 801ba7e:	681b      	ldr	r3, [r3, #0]
 801ba80:	681b      	ldr	r3, [r3, #0]
 801ba82:	1d1a      	adds	r2, r3, #4
 801ba84:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ba88:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 801ba8c:	681b      	ldr	r3, [r3, #0]
 801ba8e:	601a      	str	r2, [r3, #0]
    return (val);
 801ba90:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ba94:	f6a3 13ac 	subw	r3, r3, #2476	; 0x9ac
 801ba98:	681b      	ldr	r3, [r3, #0]
                val0 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 801ba9a:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50
                val3 = __SXTB16(val0);
 801ba9e:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801baa2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801baa6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 801baaa:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801baac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bab0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 801bab4:	681b      	ldr	r3, [r3, #0]
 801bab6:	fa2f f283 	sxtb16	r2, r3
 801baba:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801babe:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 801bac2:	601a      	str	r2, [r3, #0]
  return(result);
 801bac4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bac8:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 801bacc:	681b      	ldr	r3, [r3, #0]
 801bace:	f8c7 3a4c 	str.w	r3, [r7, #2636]	; 0xa4c
                val1 = __SXTB16_RORn(val1, 8);
 801bad2:	f8d7 2a58 	ldr.w	r2, [r7, #2648]	; 0xa58
 801bad6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bada:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 801bade:	601a      	str	r2, [r3, #0]
 801bae0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bae4:	f5a3 72c2 	sub.w	r2, r3, #388	; 0x184
 801bae8:	2308      	movs	r3, #8
 801baea:	6013      	str	r3, [r2, #0]
 801baec:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801baf0:	f5a3 72c4 	sub.w	r2, r3, #392	; 0x188
 801baf4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801baf8:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 801bafc:	681b      	ldr	r3, [r3, #0]
 801bafe:	6013      	str	r3, [r2, #0]
 801bb00:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bb04:	f5a3 72c6 	sub.w	r2, r3, #396	; 0x18c
 801bb08:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bb0c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 801bb10:	681b      	ldr	r3, [r3, #0]
 801bb12:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801bb14:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bb18:	f5a3 72c6 	sub.w	r2, r3, #396	; 0x18c
 801bb1c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bb20:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 801bb24:	681b      	ldr	r3, [r3, #0]
 801bb26:	f003 031f 	and.w	r3, r3, #31
 801bb2a:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801bb2c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bb30:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 801bb34:	681b      	ldr	r3, [r3, #0]
 801bb36:	2b00      	cmp	r3, #0
 801bb38:	d105      	bne.n	801bb46 <arm_nn_mat_mult_nt_t_s8+0x1c26>
    return op1;
 801bb3a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bb3e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 801bb42:	681a      	ldr	r2, [r3, #0]
 801bb44:	e00a      	b.n	801bb5c <arm_nn_mat_mult_nt_t_s8+0x1c3c>
  return (op1 >> op2) | (op1 << (32U - op2));
 801bb46:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bb4a:	f5a3 72c4 	sub.w	r2, r3, #392	; 0x188
 801bb4e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bb52:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 801bb56:	6812      	ldr	r2, [r2, #0]
 801bb58:	681b      	ldr	r3, [r3, #0]
 801bb5a:	41da      	rors	r2, r3
 801bb5c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bb60:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 801bb64:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801bb66:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bb6a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 801bb6e:	681b      	ldr	r3, [r3, #0]
 801bb70:	fa2f f283 	sxtb16	r2, r3
 801bb74:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bb78:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 801bb7c:	601a      	str	r2, [r3, #0]
  return(result);
 801bb7e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bb82:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 801bb86:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801bb88:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bb8c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 801bb90:	601a      	str	r2, [r3, #0]
  return result;
 801bb92:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bb96:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 801bb9a:	681b      	ldr	r3, [r3, #0]
 801bb9c:	f8c7 3a58 	str.w	r3, [r7, #2648]	; 0xa58
                val0 = __SXTB16_RORn(val0, 8);
 801bba0:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801bba4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bba8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 801bbac:	601a      	str	r2, [r3, #0]
 801bbae:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bbb2:	f5a3 72b4 	sub.w	r2, r3, #360	; 0x168
 801bbb6:	2308      	movs	r3, #8
 801bbb8:	6013      	str	r3, [r2, #0]
 801bbba:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bbbe:	f5a3 72b6 	sub.w	r2, r3, #364	; 0x16c
 801bbc2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bbc6:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 801bbca:	681b      	ldr	r3, [r3, #0]
 801bbcc:	6013      	str	r3, [r2, #0]
 801bbce:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bbd2:	f5a3 72b8 	sub.w	r2, r3, #368	; 0x170
 801bbd6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bbda:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 801bbde:	681b      	ldr	r3, [r3, #0]
 801bbe0:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801bbe2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bbe6:	f5a3 72b8 	sub.w	r2, r3, #368	; 0x170
 801bbea:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bbee:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 801bbf2:	681b      	ldr	r3, [r3, #0]
 801bbf4:	f003 031f 	and.w	r3, r3, #31
 801bbf8:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801bbfa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bbfe:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 801bc02:	681b      	ldr	r3, [r3, #0]
 801bc04:	2b00      	cmp	r3, #0
 801bc06:	d105      	bne.n	801bc14 <arm_nn_mat_mult_nt_t_s8+0x1cf4>
    return op1;
 801bc08:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bc0c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 801bc10:	681a      	ldr	r2, [r3, #0]
 801bc12:	e00a      	b.n	801bc2a <arm_nn_mat_mult_nt_t_s8+0x1d0a>
  return (op1 >> op2) | (op1 << (32U - op2));
 801bc14:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bc18:	f5a3 72b6 	sub.w	r2, r3, #364	; 0x16c
 801bc1c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bc20:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 801bc24:	6812      	ldr	r2, [r2, #0]
 801bc26:	681b      	ldr	r3, [r3, #0]
 801bc28:	41da      	rors	r2, r3
 801bc2a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bc2e:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 801bc32:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801bc34:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bc38:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 801bc3c:	681b      	ldr	r3, [r3, #0]
 801bc3e:	fa2f f283 	sxtb16	r2, r3
 801bc42:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bc46:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 801bc4a:	601a      	str	r2, [r3, #0]
  return(result);
 801bc4c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bc50:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 801bc54:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801bc56:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bc5a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 801bc5e:	601a      	str	r2, [r3, #0]
  return result;
 801bc60:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bc64:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 801bc68:	681b      	ldr	r3, [r3, #0]
 801bc6a:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50

                // 4 x MAC res00, res01
                res00 = __SMLAD(val3, val2, res00);
 801bc6e:	f8d7 2a4c 	ldr.w	r2, [r7, #2636]	; 0xa4c
 801bc72:	f8d7 1a54 	ldr.w	r1, [r7, #2644]	; 0xa54
 801bc76:	f8d7 0abc 	ldr.w	r0, [r7, #2748]	; 0xabc
 801bc7a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bc7e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 801bc82:	601a      	str	r2, [r3, #0]
 801bc84:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bc88:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 801bc8c:	6019      	str	r1, [r3, #0]
 801bc8e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bc92:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 801bc96:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801bc98:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bc9c:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 801bca0:	6819      	ldr	r1, [r3, #0]
 801bca2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bca6:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 801bcaa:	681a      	ldr	r2, [r3, #0]
 801bcac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bcb0:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 801bcb4:	681b      	ldr	r3, [r3, #0]
 801bcb6:	fb21 3202 	smlad	r2, r1, r2, r3
 801bcba:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bcbe:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 801bcc2:	601a      	str	r2, [r3, #0]
  return(result);
 801bcc4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bcc8:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 801bccc:	681b      	ldr	r3, [r3, #0]
 801bcce:	f8c7 3abc 	str.w	r3, [r7, #2748]	; 0xabc
                val5 = __SXTB16(val4);
 801bcd2:	f8d7 2a48 	ldr.w	r2, [r7, #2632]	; 0xa48
 801bcd6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bcda:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 801bcde:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801bce0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bce4:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 801bce8:	681b      	ldr	r3, [r3, #0]
 801bcea:	fa2f f283 	sxtb16	r2, r3
 801bcee:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bcf2:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 801bcf6:	601a      	str	r2, [r3, #0]
  return(result);
 801bcf8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bcfc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 801bd00:	681b      	ldr	r3, [r3, #0]
 801bd02:	f8c7 3a44 	str.w	r3, [r7, #2628]	; 0xa44
                res00 = __SMLAD(val0, val1, res00);
 801bd06:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801bd0a:	f8d7 1a58 	ldr.w	r1, [r7, #2648]	; 0xa58
 801bd0e:	f8d7 0abc 	ldr.w	r0, [r7, #2748]	; 0xabc
 801bd12:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bd16:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 801bd1a:	601a      	str	r2, [r3, #0]
 801bd1c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bd20:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 801bd24:	6019      	str	r1, [r3, #0]
 801bd26:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bd2a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 801bd2e:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801bd30:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bd34:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 801bd38:	6819      	ldr	r1, [r3, #0]
 801bd3a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bd3e:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 801bd42:	681a      	ldr	r2, [r3, #0]
 801bd44:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bd48:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 801bd4c:	681b      	ldr	r3, [r3, #0]
 801bd4e:	fb21 3202 	smlad	r2, r1, r2, r3
 801bd52:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bd56:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 801bd5a:	601a      	str	r2, [r3, #0]
  return(result);
 801bd5c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bd60:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 801bd64:	681b      	ldr	r3, [r3, #0]
 801bd66:	f8c7 3abc 	str.w	r3, [r7, #2748]	; 0xabc
                val4 = __SXTB16_RORn(val4, 8);
 801bd6a:	f8d7 2a48 	ldr.w	r2, [r7, #2632]	; 0xa48
 801bd6e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bd72:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 801bd76:	601a      	str	r2, [r3, #0]
 801bd78:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bd7c:	f5a3 7292 	sub.w	r2, r3, #292	; 0x124
 801bd80:	2308      	movs	r3, #8
 801bd82:	6013      	str	r3, [r2, #0]
 801bd84:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bd88:	f5a3 7294 	sub.w	r2, r3, #296	; 0x128
 801bd8c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bd90:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 801bd94:	681b      	ldr	r3, [r3, #0]
 801bd96:	6013      	str	r3, [r2, #0]
 801bd98:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bd9c:	f5a3 7296 	sub.w	r2, r3, #300	; 0x12c
 801bda0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bda4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 801bda8:	681b      	ldr	r3, [r3, #0]
 801bdaa:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801bdac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bdb0:	f5a3 7296 	sub.w	r2, r3, #300	; 0x12c
 801bdb4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bdb8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 801bdbc:	681b      	ldr	r3, [r3, #0]
 801bdbe:	f003 031f 	and.w	r3, r3, #31
 801bdc2:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801bdc4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bdc8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 801bdcc:	681b      	ldr	r3, [r3, #0]
 801bdce:	2b00      	cmp	r3, #0
 801bdd0:	d105      	bne.n	801bdde <arm_nn_mat_mult_nt_t_s8+0x1ebe>
    return op1;
 801bdd2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bdd6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 801bdda:	681a      	ldr	r2, [r3, #0]
 801bddc:	e00a      	b.n	801bdf4 <arm_nn_mat_mult_nt_t_s8+0x1ed4>
  return (op1 >> op2) | (op1 << (32U - op2));
 801bdde:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bde2:	f5a3 7294 	sub.w	r2, r3, #296	; 0x128
 801bde6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bdea:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 801bdee:	6812      	ldr	r2, [r2, #0]
 801bdf0:	681b      	ldr	r3, [r3, #0]
 801bdf2:	41da      	rors	r2, r3
 801bdf4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bdf8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 801bdfc:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801bdfe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801be02:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 801be06:	681b      	ldr	r3, [r3, #0]
 801be08:	fa2f f283 	sxtb16	r2, r3
 801be0c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801be10:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 801be14:	601a      	str	r2, [r3, #0]
  return(result);
 801be16:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801be1a:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 801be1e:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801be20:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801be24:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 801be28:	601a      	str	r2, [r3, #0]
  return result;
 801be2a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801be2e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 801be32:	681b      	ldr	r3, [r3, #0]
 801be34:	f8c7 3a48 	str.w	r3, [r7, #2632]	; 0xa48
                res01 = __SMLAD(val3, val5, res01);
 801be38:	f8d7 2a4c 	ldr.w	r2, [r7, #2636]	; 0xa4c
 801be3c:	f8d7 1a44 	ldr.w	r1, [r7, #2628]	; 0xa44
 801be40:	f8d7 0ab8 	ldr.w	r0, [r7, #2744]	; 0xab8
 801be44:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801be48:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 801be4c:	601a      	str	r2, [r3, #0]
 801be4e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801be52:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 801be56:	6019      	str	r1, [r3, #0]
 801be58:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801be5c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 801be60:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801be62:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801be66:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 801be6a:	6819      	ldr	r1, [r3, #0]
 801be6c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801be70:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 801be74:	681a      	ldr	r2, [r3, #0]
 801be76:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801be7a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 801be7e:	681b      	ldr	r3, [r3, #0]
 801be80:	fb21 3202 	smlad	r2, r1, r2, r3
 801be84:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801be88:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 801be8c:	601a      	str	r2, [r3, #0]
  return(result);
 801be8e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801be92:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 801be96:	681b      	ldr	r3, [r3, #0]
 801be98:	f8c7 3ab8 	str.w	r3, [r7, #2744]	; 0xab8
                res01 = __SMLAD(val0, val4, res01);
 801be9c:	f8d7 2a50 	ldr.w	r2, [r7, #2640]	; 0xa50
 801bea0:	f8d7 1a48 	ldr.w	r1, [r7, #2632]	; 0xa48
 801bea4:	f8d7 0ab8 	ldr.w	r0, [r7, #2744]	; 0xab8
 801bea8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801beac:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 801beb0:	601a      	str	r2, [r3, #0]
 801beb2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801beb6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801beba:	6019      	str	r1, [r3, #0]
 801bebc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bec0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801bec4:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801bec6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801beca:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 801bece:	6819      	ldr	r1, [r3, #0]
 801bed0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bed4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801bed8:	681a      	ldr	r2, [r3, #0]
 801beda:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bede:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801bee2:	681b      	ldr	r3, [r3, #0]
 801bee4:	fb21 3202 	smlad	r2, r1, r2, r3
 801bee8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801beec:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 801bef0:	601a      	str	r2, [r3, #0]
  return(result);
 801bef2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bef6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 801befa:	681b      	ldr	r3, [r3, #0]
 801befc:	f8c7 3ab8 	str.w	r3, [r7, #2744]	; 0xab8

                // 4 x MAC res10, res11
                val0 = arm_nn_read_q7x4((const q7_t *)&lhs_ptr[off0]);
 801bf00:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bf04:	f6a3 1348 	subw	r3, r3, #2376	; 0x948
 801bf08:	681a      	ldr	r2, [r3, #0]
 801bf0a:	f8d7 3a84 	ldr.w	r3, [r7, #2692]	; 0xa84
 801bf0e:	4413      	add	r3, r2
 801bf10:	f8c7 39dc 	str.w	r3, [r7, #2524]	; 0x9dc
 801bf14:	f8d7 39dc 	ldr.w	r3, [r7, #2524]	; 0x9dc
 801bf18:	681b      	ldr	r3, [r3, #0]
 801bf1a:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801bf1c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bf20:	f5a3 631b 	sub.w	r3, r3, #2480	; 0x9b0
 801bf24:	601a      	str	r2, [r3, #0]
    return (val);
 801bf26:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801bf2a:	f5a3 631b 	sub.w	r3, r3, #2480	; 0x9b0
 801bf2e:	681b      	ldr	r3, [r3, #0]
 801bf30:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50
                val3 = __SXTB16(val0);
 801bf34:	f8d7 3a50 	ldr.w	r3, [r7, #2640]	; 0xa50
 801bf38:	f8c7 39e4 	str.w	r3, [r7, #2532]	; 0x9e4
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801bf3c:	f8d7 39e4 	ldr.w	r3, [r7, #2532]	; 0x9e4
 801bf40:	fa2f f383 	sxtb16	r3, r3
 801bf44:	f8c7 39e0 	str.w	r3, [r7, #2528]	; 0x9e0
  return(result);
 801bf48:	f8d7 39e0 	ldr.w	r3, [r7, #2528]	; 0x9e0
 801bf4c:	f8c7 3a4c 	str.w	r3, [r7, #2636]	; 0xa4c
                val0 = __SXTB16_RORn(val0, 8);
 801bf50:	f8d7 3a50 	ldr.w	r3, [r7, #2640]	; 0xa50
 801bf54:	f8c7 3a00 	str.w	r3, [r7, #2560]	; 0xa00
 801bf58:	2308      	movs	r3, #8
 801bf5a:	f8c7 39fc 	str.w	r3, [r7, #2556]	; 0x9fc
 801bf5e:	f8d7 3a00 	ldr.w	r3, [r7, #2560]	; 0xa00
 801bf62:	f8c7 39f8 	str.w	r3, [r7, #2552]	; 0x9f8
 801bf66:	f8d7 39fc 	ldr.w	r3, [r7, #2556]	; 0x9fc
 801bf6a:	f8c7 39f4 	str.w	r3, [r7, #2548]	; 0x9f4
  op2 %= 32U;
 801bf6e:	f8d7 39f4 	ldr.w	r3, [r7, #2548]	; 0x9f4
 801bf72:	f003 031f 	and.w	r3, r3, #31
 801bf76:	f8c7 39f4 	str.w	r3, [r7, #2548]	; 0x9f4
  if (op2 == 0U)
 801bf7a:	f8d7 39f4 	ldr.w	r3, [r7, #2548]	; 0x9f4
 801bf7e:	2b00      	cmp	r3, #0
 801bf80:	d102      	bne.n	801bf88 <arm_nn_mat_mult_nt_t_s8+0x2068>
    return op1;
 801bf82:	f8d7 39f8 	ldr.w	r3, [r7, #2552]	; 0x9f8
 801bf86:	e005      	b.n	801bf94 <arm_nn_mat_mult_nt_t_s8+0x2074>
  return (op1 >> op2) | (op1 << (32U - op2));
 801bf88:	f8d7 29f8 	ldr.w	r2, [r7, #2552]	; 0x9f8
 801bf8c:	f8d7 39f4 	ldr.w	r3, [r7, #2548]	; 0x9f4
 801bf90:	fa62 f303 	ror.w	r3, r2, r3
 801bf94:	f8c7 39f0 	str.w	r3, [r7, #2544]	; 0x9f0
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801bf98:	f8d7 39f0 	ldr.w	r3, [r7, #2544]	; 0x9f0
 801bf9c:	fa2f f383 	sxtb16	r3, r3
 801bfa0:	f8c7 39ec 	str.w	r3, [r7, #2540]	; 0x9ec
  return(result);
 801bfa4:	f8d7 39ec 	ldr.w	r3, [r7, #2540]	; 0x9ec
    result = __SXTB16(__ROR(op1, rotate)) ;
 801bfa8:	f8c7 39e8 	str.w	r3, [r7, #2536]	; 0x9e8
  return result;
 801bfac:	f8d7 39e8 	ldr.w	r3, [r7, #2536]	; 0x9e8
 801bfb0:	f8c7 3a50 	str.w	r3, [r7, #2640]	; 0xa50
                res10 = __SMLAD(val3, val2, res10);
 801bfb4:	f8d7 1a4c 	ldr.w	r1, [r7, #2636]	; 0xa4c
 801bfb8:	f8d7 2a54 	ldr.w	r2, [r7, #2644]	; 0xa54
 801bfbc:	f8d7 3ab4 	ldr.w	r3, [r7, #2740]	; 0xab4
 801bfc0:	f8c7 1a10 	str.w	r1, [r7, #2576]	; 0xa10
 801bfc4:	f8c7 2a0c 	str.w	r2, [r7, #2572]	; 0xa0c
 801bfc8:	f8c7 3a08 	str.w	r3, [r7, #2568]	; 0xa08
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801bfcc:	f8d7 1a10 	ldr.w	r1, [r7, #2576]	; 0xa10
 801bfd0:	f8d7 2a0c 	ldr.w	r2, [r7, #2572]	; 0xa0c
 801bfd4:	f8d7 3a08 	ldr.w	r3, [r7, #2568]	; 0xa08
 801bfd8:	fb21 3302 	smlad	r3, r1, r2, r3
 801bfdc:	f8c7 3a04 	str.w	r3, [r7, #2564]	; 0xa04
  return(result);
 801bfe0:	f8d7 3a04 	ldr.w	r3, [r7, #2564]	; 0xa04
 801bfe4:	f8c7 3ab4 	str.w	r3, [r7, #2740]	; 0xab4
                res11 = __SMLAD(val3, val5, res11);
 801bfe8:	f8d7 1a4c 	ldr.w	r1, [r7, #2636]	; 0xa4c
 801bfec:	f8d7 2a44 	ldr.w	r2, [r7, #2628]	; 0xa44
 801bff0:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	; 0xab0
 801bff4:	f8c7 1a20 	str.w	r1, [r7, #2592]	; 0xa20
 801bff8:	f8c7 2a1c 	str.w	r2, [r7, #2588]	; 0xa1c
 801bffc:	f8c7 3a18 	str.w	r3, [r7, #2584]	; 0xa18
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801c000:	f8d7 1a20 	ldr.w	r1, [r7, #2592]	; 0xa20
 801c004:	f8d7 2a1c 	ldr.w	r2, [r7, #2588]	; 0xa1c
 801c008:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	; 0xa18
 801c00c:	fb21 3302 	smlad	r3, r1, r2, r3
 801c010:	f8c7 3a14 	str.w	r3, [r7, #2580]	; 0xa14
  return(result);
 801c014:	f8d7 3a14 	ldr.w	r3, [r7, #2580]	; 0xa14
 801c018:	f8c7 3ab0 	str.w	r3, [r7, #2736]	; 0xab0
                res10 = __SMLAD(val0, val1, res10);
 801c01c:	f8d7 1a50 	ldr.w	r1, [r7, #2640]	; 0xa50
 801c020:	f8d7 2a58 	ldr.w	r2, [r7, #2648]	; 0xa58
 801c024:	f8d7 3ab4 	ldr.w	r3, [r7, #2740]	; 0xab4
 801c028:	f8c7 1a30 	str.w	r1, [r7, #2608]	; 0xa30
 801c02c:	f8c7 2a2c 	str.w	r2, [r7, #2604]	; 0xa2c
 801c030:	f8c7 3a28 	str.w	r3, [r7, #2600]	; 0xa28
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801c034:	f8d7 1a30 	ldr.w	r1, [r7, #2608]	; 0xa30
 801c038:	f8d7 2a2c 	ldr.w	r2, [r7, #2604]	; 0xa2c
 801c03c:	f8d7 3a28 	ldr.w	r3, [r7, #2600]	; 0xa28
 801c040:	fb21 3302 	smlad	r3, r1, r2, r3
 801c044:	f8c7 3a24 	str.w	r3, [r7, #2596]	; 0xa24
  return(result);
 801c048:	f8d7 3a24 	ldr.w	r3, [r7, #2596]	; 0xa24
 801c04c:	f8c7 3ab4 	str.w	r3, [r7, #2740]	; 0xab4
                res11 = __SMLAD(val0, val4, res11);
 801c050:	f8d7 1a50 	ldr.w	r1, [r7, #2640]	; 0xa50
 801c054:	f8d7 2a48 	ldr.w	r2, [r7, #2632]	; 0xa48
 801c058:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	; 0xab0
 801c05c:	f8c7 1a40 	str.w	r1, [r7, #2624]	; 0xa40
 801c060:	f8c7 2a3c 	str.w	r2, [r7, #2620]	; 0xa3c
 801c064:	f8c7 3a38 	str.w	r3, [r7, #2616]	; 0xa38
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801c068:	f8d7 1a40 	ldr.w	r1, [r7, #2624]	; 0xa40
 801c06c:	f8d7 2a3c 	ldr.w	r2, [r7, #2620]	; 0xa3c
 801c070:	f8d7 3a38 	ldr.w	r3, [r7, #2616]	; 0xa38
 801c074:	fb21 3302 	smlad	r3, r1, r2, r3
 801c078:	f8c7 3a34 	str.w	r3, [r7, #2612]	; 0xa34
  return(result);
 801c07c:	f8d7 3a34 	ldr.w	r3, [r7, #2612]	; 0xa34
 801c080:	f8c7 3ab0 	str.w	r3, [r7, #2736]	; 0xab0
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801c084:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	; 0xaac
 801c088:	3310      	adds	r3, #16
 801c08a:	f8c7 3aac 	str.w	r3, [r7, #2732]	; 0xaac
 801c08e:	f8d7 3b08 	ldr.w	r3, [r7, #2824]	; 0xb08
 801c092:	f1a3 020f 	sub.w	r2, r3, #15
 801c096:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	; 0xaac
 801c09a:	4293      	cmp	r3, r2
 801c09c:	f6fe a809 	blt.w	801a0b2 <arm_nn_mat_mult_nt_t_s8+0x192>
            }

            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801c0a0:	e06c      	b.n	801c17c <arm_nn_mat_mult_nt_t_s8+0x225c>
            {
                q7_t rhs_value0 = rhs_ptr[0];
 801c0a2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c0a6:	f6a3 134c 	subw	r3, r3, #2380	; 0x94c
 801c0aa:	681b      	ldr	r3, [r3, #0]
 801c0ac:	781b      	ldrb	r3, [r3, #0]
 801c0ae:	f887 3a5f 	strb.w	r3, [r7, #2655]	; 0xa5f
                q7_t rhs_value1 = rhs_ptr[rhs_cols];
 801c0b2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c0b6:	f6a3 134c 	subw	r3, r3, #2380	; 0x94c
 801c0ba:	681a      	ldr	r2, [r3, #0]
 801c0bc:	f8d7 3b08 	ldr.w	r3, [r7, #2824]	; 0xb08
 801c0c0:	4413      	add	r3, r2
 801c0c2:	781b      	ldrb	r3, [r3, #0]
 801c0c4:	f887 3a5e 	strb.w	r3, [r7, #2654]	; 0xa5e
                q7_t lhs_value = lhs_ptr[0];
 801c0c8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c0cc:	f6a3 1348 	subw	r3, r3, #2376	; 0x948
 801c0d0:	681b      	ldr	r3, [r3, #0]
 801c0d2:	781b      	ldrb	r3, [r3, #0]
 801c0d4:	f887 3a5d 	strb.w	r3, [r7, #2653]	; 0xa5d

                res00 += lhs_value * rhs_value0;
 801c0d8:	f997 2a5d 	ldrsb.w	r2, [r7, #2653]	; 0xa5d
 801c0dc:	f997 3a5f 	ldrsb.w	r3, [r7, #2655]	; 0xa5f
 801c0e0:	fb03 f202 	mul.w	r2, r3, r2
 801c0e4:	f8d7 3abc 	ldr.w	r3, [r7, #2748]	; 0xabc
 801c0e8:	4413      	add	r3, r2
 801c0ea:	f8c7 3abc 	str.w	r3, [r7, #2748]	; 0xabc
                res01 += lhs_value * rhs_value1;
 801c0ee:	f997 2a5d 	ldrsb.w	r2, [r7, #2653]	; 0xa5d
 801c0f2:	f997 3a5e 	ldrsb.w	r3, [r7, #2654]	; 0xa5e
 801c0f6:	fb03 f202 	mul.w	r2, r3, r2
 801c0fa:	f8d7 3ab8 	ldr.w	r3, [r7, #2744]	; 0xab8
 801c0fe:	4413      	add	r3, r2
 801c100:	f8c7 3ab8 	str.w	r3, [r7, #2744]	; 0xab8

                lhs_value = lhs_ptr[rhs_cols];
 801c104:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c108:	f6a3 1348 	subw	r3, r3, #2376	; 0x948
 801c10c:	681a      	ldr	r2, [r3, #0]
 801c10e:	f8d7 3b08 	ldr.w	r3, [r7, #2824]	; 0xb08
 801c112:	4413      	add	r3, r2
 801c114:	781b      	ldrb	r3, [r3, #0]
 801c116:	f887 3a5d 	strb.w	r3, [r7, #2653]	; 0xa5d
                res10 += lhs_value * rhs_value0;
 801c11a:	f997 2a5d 	ldrsb.w	r2, [r7, #2653]	; 0xa5d
 801c11e:	f997 3a5f 	ldrsb.w	r3, [r7, #2655]	; 0xa5f
 801c122:	fb03 f202 	mul.w	r2, r3, r2
 801c126:	f8d7 3ab4 	ldr.w	r3, [r7, #2740]	; 0xab4
 801c12a:	4413      	add	r3, r2
 801c12c:	f8c7 3ab4 	str.w	r3, [r7, #2740]	; 0xab4
                res11 += lhs_value * rhs_value1;
 801c130:	f997 2a5d 	ldrsb.w	r2, [r7, #2653]	; 0xa5d
 801c134:	f997 3a5e 	ldrsb.w	r3, [r7, #2654]	; 0xa5e
 801c138:	fb03 f202 	mul.w	r2, r3, r2
 801c13c:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	; 0xab0
 801c140:	4413      	add	r3, r2
 801c142:	f8c7 3ab0 	str.w	r3, [r7, #2736]	; 0xab0

                ++rhs_ptr;
 801c146:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c14a:	f6a3 134c 	subw	r3, r3, #2380	; 0x94c
 801c14e:	681b      	ldr	r3, [r3, #0]
 801c150:	1c5a      	adds	r2, r3, #1
 801c152:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c156:	f6a3 134c 	subw	r3, r3, #2380	; 0x94c
 801c15a:	601a      	str	r2, [r3, #0]
                ++lhs_ptr;
 801c15c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c160:	f6a3 1348 	subw	r3, r3, #2376	; 0x948
 801c164:	681b      	ldr	r3, [r3, #0]
 801c166:	1c5a      	adds	r2, r3, #1
 801c168:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c16c:	f6a3 1348 	subw	r3, r3, #2376	; 0x948
 801c170:	601a      	str	r2, [r3, #0]
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801c172:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	; 0xaac
 801c176:	3301      	adds	r3, #1
 801c178:	f8c7 3aac 	str.w	r3, [r7, #2732]	; 0xaac
 801c17c:	f8d7 2aac 	ldr.w	r2, [r7, #2732]	; 0xaac
 801c180:	f8d7 3b08 	ldr.w	r3, [r7, #2824]	; 0xb08
 801c184:	429a      	cmp	r2, r3
 801c186:	db8c      	blt.n	801c0a2 <arm_nn_mat_mult_nt_t_s8+0x2182>
            }

            // Quantize down
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx]);
 801c188:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801c18c:	009a      	lsls	r2, r3, #2
 801c18e:	f8d7 3af8 	ldr.w	r3, [r7, #2808]	; 0xaf8
 801c192:	4413      	add	r3, r2
 801c194:	6818      	ldr	r0, [r3, #0]
 801c196:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801c19a:	009a      	lsls	r2, r3, #2
 801c19c:	f8d7 3afc 	ldr.w	r3, [r7, #2812]	; 0xafc
 801c1a0:	4413      	add	r3, r2
 801c1a2:	6819      	ldr	r1, [r3, #0]
 801c1a4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c1a8:	f5a3 62b5 	sub.w	r2, r3, #1448	; 0x5a8
 801c1ac:	f8d7 3abc 	ldr.w	r3, [r7, #2748]	; 0xabc
 801c1b0:	6013      	str	r3, [r2, #0]
 801c1b2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c1b6:	f2a3 53ac 	subw	r3, r3, #1452	; 0x5ac
 801c1ba:	6018      	str	r0, [r3, #0]
 801c1bc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c1c0:	f5a3 63b6 	sub.w	r3, r3, #1456	; 0x5b0
 801c1c4:	6019      	str	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c1c6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c1ca:	f5a3 63b6 	sub.w	r3, r3, #1456	; 0x5b0
 801c1ce:	681b      	ldr	r3, [r3, #0]
 801c1d0:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 801c1d4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c1d8:	f5a3 63b5 	sub.w	r3, r3, #1448	; 0x5a8
 801c1dc:	681b      	ldr	r3, [r3, #0]
 801c1de:	fa03 f202 	lsl.w	r2, r3, r2
 801c1e2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c1e6:	f2a3 53b4 	subw	r3, r3, #1460	; 0x5b4
 801c1ea:	601a      	str	r2, [r3, #0]
 801c1ec:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c1f0:	f5a3 62b7 	sub.w	r2, r3, #1464	; 0x5b8
 801c1f4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c1f8:	f2a3 53ac 	subw	r3, r3, #1452	; 0x5ac
 801c1fc:	681b      	ldr	r3, [r3, #0]
 801c1fe:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 801c200:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c204:	f2a3 52bc 	subw	r2, r3, #1468	; 0x5bc
 801c208:	2300      	movs	r3, #0
 801c20a:	6013      	str	r3, [r2, #0]
    mult.word.low = 1 << 30;
 801c20c:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 801c210:	461a      	mov	r2, r3
 801c212:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801c216:	f842 3c08 	str.w	r3, [r2, #-8]
    mult.word.high = 0;
 801c21a:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 801c21e:	461a      	mov	r2, r3
 801c220:	2300      	movs	r3, #0
 801c222:	f842 3c04 	str.w	r3, [r2, #-4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 801c226:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 801c22a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c22e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c232:	f2a3 53b4 	subw	r3, r3, #1460	; 0x5b4
 801c236:	681b      	ldr	r3, [r3, #0]
 801c238:	17da      	asrs	r2, r3, #31
 801c23a:	673b      	str	r3, [r7, #112]	; 0x70
 801c23c:	677a      	str	r2, [r7, #116]	; 0x74
 801c23e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c242:	f5a3 63b7 	sub.w	r3, r3, #1464	; 0x5b8
 801c246:	681b      	ldr	r3, [r3, #0]
 801c248:	17da      	asrs	r2, r3, #31
 801c24a:	66bb      	str	r3, [r7, #104]	; 0x68
 801c24c:	66fa      	str	r2, [r7, #108]	; 0x6c
 801c24e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801c250:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801c252:	fb02 f203 	mul.w	r2, r2, r3
 801c256:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801c258:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 801c25a:	fb04 f303 	mul.w	r3, r4, r3
 801c25e:	4413      	add	r3, r2
 801c260:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801c262:	6ebc      	ldr	r4, [r7, #104]	; 0x68
 801c264:	fba2 4204 	umull	r4, r2, r2, r4
 801c268:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 801c26c:	4622      	mov	r2, r4
 801c26e:	f8c7 20b8 	str.w	r2, [r7, #184]	; 0xb8
 801c272:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 801c276:	4413      	add	r3, r2
 801c278:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 801c27c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 801c280:	18c3      	adds	r3, r0, r3
 801c282:	62bb      	str	r3, [r7, #40]	; 0x28
 801c284:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801c288:	eb41 0303 	adc.w	r3, r1, r3
 801c28c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801c28e:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 801c292:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 801c296:	e943 1202 	strd	r1, r2, [r3, #-8]
    result = (int32_t)(mult.long_long >> 31);
 801c29a:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 801c29e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c2a2:	f04f 0000 	mov.w	r0, #0
 801c2a6:	f04f 0100 	mov.w	r1, #0
 801c2aa:	0fd0      	lsrs	r0, r2, #31
 801c2ac:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 801c2b0:	17d9      	asrs	r1, r3, #31
 801c2b2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c2b6:	f2a3 52bc 	subw	r2, r3, #1468	; 0x5bc
 801c2ba:	4603      	mov	r3, r0
 801c2bc:	6013      	str	r3, [r2, #0]
    return result;
 801c2be:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c2c2:	f2a3 53bc 	subw	r3, r3, #1468	; 0x5bc
 801c2c6:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c2c8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c2cc:	f5a3 63b6 	sub.w	r3, r3, #1456	; 0x5b0
 801c2d0:	681b      	ldr	r3, [r3, #0]
 801c2d2:	2b00      	cmp	r3, #0
 801c2d4:	dc06      	bgt.n	801c2e4 <arm_nn_mat_mult_nt_t_s8+0x23c4>
 801c2d6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c2da:	f5a3 63b6 	sub.w	r3, r3, #1456	; 0x5b0
 801c2de:	681b      	ldr	r3, [r3, #0]
 801c2e0:	425a      	negs	r2, r3
 801c2e2:	e000      	b.n	801c2e6 <arm_nn_mat_mult_nt_t_s8+0x23c6>
 801c2e4:	2200      	movs	r2, #0
 801c2e6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c2ea:	f5a3 63b8 	sub.w	r3, r3, #1472	; 0x5c0
 801c2ee:	6019      	str	r1, [r3, #0]
 801c2f0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c2f4:	f2a3 53c4 	subw	r3, r3, #1476	; 0x5c4
 801c2f8:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 801c2fa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c2fe:	f5a3 62b9 	sub.w	r2, r3, #1480	; 0x5c8
 801c302:	2300      	movs	r3, #0
 801c304:	6013      	str	r3, [r2, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 801c306:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c30a:	f2a3 53c4 	subw	r3, r3, #1476	; 0x5c4
 801c30e:	2201      	movs	r2, #1
 801c310:	681b      	ldr	r3, [r3, #0]
 801c312:	fa02 f103 	lsl.w	r1, r2, r3
 801c316:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c31a:	f2a3 52cc 	subw	r2, r3, #1484	; 0x5cc
 801c31e:	1e4b      	subs	r3, r1, #1
 801c320:	6013      	str	r3, [r2, #0]
    int32_t remainder = remainder_mask & dividend;
 801c322:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c326:	f5a3 61ba 	sub.w	r1, r3, #1488	; 0x5d0
 801c32a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c32e:	f5a3 62b8 	sub.w	r2, r3, #1472	; 0x5c0
 801c332:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c336:	f2a3 53cc 	subw	r3, r3, #1484	; 0x5cc
 801c33a:	6812      	ldr	r2, [r2, #0]
 801c33c:	681b      	ldr	r3, [r3, #0]
 801c33e:	4013      	ands	r3, r2
 801c340:	600b      	str	r3, [r1, #0]
    result = dividend >> exponent;
 801c342:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c346:	f5a3 61b9 	sub.w	r1, r3, #1480	; 0x5c8
 801c34a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c34e:	f5a3 62b8 	sub.w	r2, r3, #1472	; 0x5c0
 801c352:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c356:	f2a3 53c4 	subw	r3, r3, #1476	; 0x5c4
 801c35a:	6812      	ldr	r2, [r2, #0]
 801c35c:	681b      	ldr	r3, [r3, #0]
 801c35e:	fa42 f303 	asr.w	r3, r2, r3
 801c362:	600b      	str	r3, [r1, #0]
    q31_t threshold = remainder_mask >> 1;
 801c364:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c368:	f2a3 52d4 	subw	r2, r3, #1492	; 0x5d4
 801c36c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c370:	f2a3 53cc 	subw	r3, r3, #1484	; 0x5cc
 801c374:	681b      	ldr	r3, [r3, #0]
 801c376:	105b      	asrs	r3, r3, #1
 801c378:	6013      	str	r3, [r2, #0]
    if (result < 0)
 801c37a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c37e:	f5a3 63b9 	sub.w	r3, r3, #1480	; 0x5c8
 801c382:	681b      	ldr	r3, [r3, #0]
 801c384:	2b00      	cmp	r3, #0
 801c386:	da0a      	bge.n	801c39e <arm_nn_mat_mult_nt_t_s8+0x247e>
        threshold++;
 801c388:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c38c:	f2a3 52d4 	subw	r2, r3, #1492	; 0x5d4
 801c390:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c394:	f2a3 53d4 	subw	r3, r3, #1492	; 0x5d4
 801c398:	681b      	ldr	r3, [r3, #0]
 801c39a:	3301      	adds	r3, #1
 801c39c:	6013      	str	r3, [r2, #0]
    if (remainder > threshold)
 801c39e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c3a2:	f5a3 62ba 	sub.w	r2, r3, #1488	; 0x5d0
 801c3a6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c3aa:	f2a3 53d4 	subw	r3, r3, #1492	; 0x5d4
 801c3ae:	6812      	ldr	r2, [r2, #0]
 801c3b0:	681b      	ldr	r3, [r3, #0]
 801c3b2:	429a      	cmp	r2, r3
 801c3b4:	dd0a      	ble.n	801c3cc <arm_nn_mat_mult_nt_t_s8+0x24ac>
        result++;
 801c3b6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c3ba:	f5a3 62b9 	sub.w	r2, r3, #1480	; 0x5c8
 801c3be:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c3c2:	f5a3 63b9 	sub.w	r3, r3, #1480	; 0x5c8
 801c3c6:	681b      	ldr	r3, [r3, #0]
 801c3c8:	3301      	adds	r3, #1
 801c3ca:	6013      	str	r3, [r2, #0]
    return result;
 801c3cc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c3d0:	f5a3 63b9 	sub.w	r3, r3, #1480	; 0x5c8
 801c3d4:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c3d6:	bf00      	nop
 801c3d8:	f8c7 3abc 	str.w	r3, [r7, #2748]	; 0xabc
            res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows_idx + 1]);
 801c3dc:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801c3e0:	3301      	adds	r3, #1
 801c3e2:	009a      	lsls	r2, r3, #2
 801c3e4:	f8d7 3af8 	ldr.w	r3, [r7, #2808]	; 0xaf8
 801c3e8:	4413      	add	r3, r2
 801c3ea:	6818      	ldr	r0, [r3, #0]
 801c3ec:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801c3f0:	3301      	adds	r3, #1
 801c3f2:	009a      	lsls	r2, r3, #2
 801c3f4:	f8d7 3afc 	ldr.w	r3, [r7, #2812]	; 0xafc
 801c3f8:	4413      	add	r3, r2
 801c3fa:	6819      	ldr	r1, [r3, #0]
 801c3fc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c400:	f5a3 62af 	sub.w	r2, r3, #1400	; 0x578
 801c404:	f8d7 3ab8 	ldr.w	r3, [r7, #2744]	; 0xab8
 801c408:	6013      	str	r3, [r2, #0]
 801c40a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c40e:	f2a3 537c 	subw	r3, r3, #1404	; 0x57c
 801c412:	6018      	str	r0, [r3, #0]
 801c414:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c418:	f5a3 63b0 	sub.w	r3, r3, #1408	; 0x580
 801c41c:	6019      	str	r1, [r3, #0]
 801c41e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c422:	f5a3 63b0 	sub.w	r3, r3, #1408	; 0x580
 801c426:	681b      	ldr	r3, [r3, #0]
 801c428:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 801c42c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c430:	f5a3 63af 	sub.w	r3, r3, #1400	; 0x578
 801c434:	681b      	ldr	r3, [r3, #0]
 801c436:	fa03 f202 	lsl.w	r2, r3, r2
 801c43a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c43e:	f2a3 5384 	subw	r3, r3, #1412	; 0x584
 801c442:	601a      	str	r2, [r3, #0]
 801c444:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c448:	f5a3 62b1 	sub.w	r2, r3, #1416	; 0x588
 801c44c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c450:	f2a3 537c 	subw	r3, r3, #1404	; 0x57c
 801c454:	681b      	ldr	r3, [r3, #0]
 801c456:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 801c458:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c45c:	f2a3 528c 	subw	r2, r3, #1420	; 0x58c
 801c460:	2300      	movs	r3, #0
 801c462:	6013      	str	r3, [r2, #0]
    mult.word.low = 1 << 30;
 801c464:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 801c468:	461a      	mov	r2, r3
 801c46a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801c46e:	6013      	str	r3, [r2, #0]
    mult.word.high = 0;
 801c470:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 801c474:	461a      	mov	r2, r3
 801c476:	2300      	movs	r3, #0
 801c478:	6053      	str	r3, [r2, #4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 801c47a:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 801c47e:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c482:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c486:	f2a3 5384 	subw	r3, r3, #1412	; 0x584
 801c48a:	681b      	ldr	r3, [r3, #0]
 801c48c:	17da      	asrs	r2, r3, #31
 801c48e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 801c492:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 801c496:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c49a:	f5a3 63b1 	sub.w	r3, r3, #1416	; 0x588
 801c49e:	681b      	ldr	r3, [r3, #0]
 801c4a0:	17da      	asrs	r2, r3, #31
 801c4a2:	67bb      	str	r3, [r7, #120]	; 0x78
 801c4a4:	67fa      	str	r2, [r7, #124]	; 0x7c
 801c4a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801c4aa:	6fba      	ldr	r2, [r7, #120]	; 0x78
 801c4ac:	fb02 f203 	mul.w	r2, r2, r3
 801c4b0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801c4b2:	f8d7 4080 	ldr.w	r4, [r7, #128]	; 0x80
 801c4b6:	fb04 f303 	mul.w	r3, r4, r3
 801c4ba:	4413      	add	r3, r2
 801c4bc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801c4c0:	6fbc      	ldr	r4, [r7, #120]	; 0x78
 801c4c2:	fba2 4204 	umull	r4, r2, r2, r4
 801c4c6:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 801c4ca:	4622      	mov	r2, r4
 801c4cc:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 801c4d0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 801c4d4:	4413      	add	r3, r2
 801c4d6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 801c4da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 801c4de:	18c3      	adds	r3, r0, r3
 801c4e0:	633b      	str	r3, [r7, #48]	; 0x30
 801c4e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801c4e6:	eb41 0303 	adc.w	r3, r1, r3
 801c4ea:	637b      	str	r3, [r7, #52]	; 0x34
 801c4ec:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 801c4f0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 801c4f4:	e9c3 1200 	strd	r1, r2, [r3]
    result = (int32_t)(mult.long_long >> 31);
 801c4f8:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 801c4fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c500:	f04f 0000 	mov.w	r0, #0
 801c504:	f04f 0100 	mov.w	r1, #0
 801c508:	0fd0      	lsrs	r0, r2, #31
 801c50a:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 801c50e:	17d9      	asrs	r1, r3, #31
 801c510:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c514:	f2a3 528c 	subw	r2, r3, #1420	; 0x58c
 801c518:	4603      	mov	r3, r0
 801c51a:	6013      	str	r3, [r2, #0]
    return result;
 801c51c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c520:	f2a3 538c 	subw	r3, r3, #1420	; 0x58c
 801c524:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c526:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c52a:	f5a3 63b0 	sub.w	r3, r3, #1408	; 0x580
 801c52e:	681b      	ldr	r3, [r3, #0]
 801c530:	2b00      	cmp	r3, #0
 801c532:	dc06      	bgt.n	801c542 <arm_nn_mat_mult_nt_t_s8+0x2622>
 801c534:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c538:	f5a3 63b0 	sub.w	r3, r3, #1408	; 0x580
 801c53c:	681b      	ldr	r3, [r3, #0]
 801c53e:	425a      	negs	r2, r3
 801c540:	e000      	b.n	801c544 <arm_nn_mat_mult_nt_t_s8+0x2624>
 801c542:	2200      	movs	r2, #0
 801c544:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c548:	f5a3 63b2 	sub.w	r3, r3, #1424	; 0x590
 801c54c:	6019      	str	r1, [r3, #0]
 801c54e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c552:	f2a3 5394 	subw	r3, r3, #1428	; 0x594
 801c556:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 801c558:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c55c:	f5a3 62b3 	sub.w	r2, r3, #1432	; 0x598
 801c560:	2300      	movs	r3, #0
 801c562:	6013      	str	r3, [r2, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 801c564:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c568:	f2a3 5394 	subw	r3, r3, #1428	; 0x594
 801c56c:	2201      	movs	r2, #1
 801c56e:	681b      	ldr	r3, [r3, #0]
 801c570:	fa02 f103 	lsl.w	r1, r2, r3
 801c574:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c578:	f2a3 529c 	subw	r2, r3, #1436	; 0x59c
 801c57c:	1e4b      	subs	r3, r1, #1
 801c57e:	6013      	str	r3, [r2, #0]
    int32_t remainder = remainder_mask & dividend;
 801c580:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c584:	f5a3 61b4 	sub.w	r1, r3, #1440	; 0x5a0
 801c588:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c58c:	f5a3 62b2 	sub.w	r2, r3, #1424	; 0x590
 801c590:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c594:	f2a3 539c 	subw	r3, r3, #1436	; 0x59c
 801c598:	6812      	ldr	r2, [r2, #0]
 801c59a:	681b      	ldr	r3, [r3, #0]
 801c59c:	4013      	ands	r3, r2
 801c59e:	600b      	str	r3, [r1, #0]
    result = dividend >> exponent;
 801c5a0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c5a4:	f5a3 61b3 	sub.w	r1, r3, #1432	; 0x598
 801c5a8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c5ac:	f5a3 62b2 	sub.w	r2, r3, #1424	; 0x590
 801c5b0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c5b4:	f2a3 5394 	subw	r3, r3, #1428	; 0x594
 801c5b8:	6812      	ldr	r2, [r2, #0]
 801c5ba:	681b      	ldr	r3, [r3, #0]
 801c5bc:	fa42 f303 	asr.w	r3, r2, r3
 801c5c0:	600b      	str	r3, [r1, #0]
    q31_t threshold = remainder_mask >> 1;
 801c5c2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c5c6:	f2a3 52a4 	subw	r2, r3, #1444	; 0x5a4
 801c5ca:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c5ce:	f2a3 539c 	subw	r3, r3, #1436	; 0x59c
 801c5d2:	681b      	ldr	r3, [r3, #0]
 801c5d4:	105b      	asrs	r3, r3, #1
 801c5d6:	6013      	str	r3, [r2, #0]
    if (result < 0)
 801c5d8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c5dc:	f5a3 63b3 	sub.w	r3, r3, #1432	; 0x598
 801c5e0:	681b      	ldr	r3, [r3, #0]
 801c5e2:	2b00      	cmp	r3, #0
 801c5e4:	da0a      	bge.n	801c5fc <arm_nn_mat_mult_nt_t_s8+0x26dc>
        threshold++;
 801c5e6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c5ea:	f2a3 52a4 	subw	r2, r3, #1444	; 0x5a4
 801c5ee:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c5f2:	f2a3 53a4 	subw	r3, r3, #1444	; 0x5a4
 801c5f6:	681b      	ldr	r3, [r3, #0]
 801c5f8:	3301      	adds	r3, #1
 801c5fa:	6013      	str	r3, [r2, #0]
    if (remainder > threshold)
 801c5fc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c600:	f5a3 62b4 	sub.w	r2, r3, #1440	; 0x5a0
 801c604:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c608:	f2a3 53a4 	subw	r3, r3, #1444	; 0x5a4
 801c60c:	6812      	ldr	r2, [r2, #0]
 801c60e:	681b      	ldr	r3, [r3, #0]
 801c610:	429a      	cmp	r2, r3
 801c612:	dd0a      	ble.n	801c62a <arm_nn_mat_mult_nt_t_s8+0x270a>
        result++;
 801c614:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c618:	f5a3 62b3 	sub.w	r2, r3, #1432	; 0x598
 801c61c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c620:	f5a3 63b3 	sub.w	r3, r3, #1432	; 0x598
 801c624:	681b      	ldr	r3, [r3, #0]
 801c626:	3301      	adds	r3, #1
 801c628:	6013      	str	r3, [r2, #0]
    return result;
 801c62a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c62e:	f5a3 63b3 	sub.w	r3, r3, #1432	; 0x598
 801c632:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c634:	bf00      	nop
 801c636:	f8c7 3ab8 	str.w	r3, [r7, #2744]	; 0xab8
            res10 = arm_nn_requantize(res10, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx]);
 801c63a:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801c63e:	009a      	lsls	r2, r3, #2
 801c640:	f8d7 3af8 	ldr.w	r3, [r7, #2808]	; 0xaf8
 801c644:	4413      	add	r3, r2
 801c646:	6818      	ldr	r0, [r3, #0]
 801c648:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801c64c:	009a      	lsls	r2, r3, #2
 801c64e:	f8d7 3afc 	ldr.w	r3, [r7, #2812]	; 0xafc
 801c652:	4413      	add	r3, r2
 801c654:	6819      	ldr	r1, [r3, #0]
 801c656:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c65a:	f5a3 62a9 	sub.w	r2, r3, #1352	; 0x548
 801c65e:	f8d7 3ab4 	ldr.w	r3, [r7, #2740]	; 0xab4
 801c662:	6013      	str	r3, [r2, #0]
 801c664:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c668:	f2a3 534c 	subw	r3, r3, #1356	; 0x54c
 801c66c:	6018      	str	r0, [r3, #0]
 801c66e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c672:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 801c676:	6019      	str	r1, [r3, #0]
 801c678:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c67c:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 801c680:	681b      	ldr	r3, [r3, #0]
 801c682:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 801c686:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c68a:	f5a3 63a9 	sub.w	r3, r3, #1352	; 0x548
 801c68e:	681b      	ldr	r3, [r3, #0]
 801c690:	fa03 f202 	lsl.w	r2, r3, r2
 801c694:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c698:	f2a3 5354 	subw	r3, r3, #1364	; 0x554
 801c69c:	601a      	str	r2, [r3, #0]
 801c69e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c6a2:	f5a3 62ab 	sub.w	r2, r3, #1368	; 0x558
 801c6a6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c6aa:	f2a3 534c 	subw	r3, r3, #1356	; 0x54c
 801c6ae:	681b      	ldr	r3, [r3, #0]
 801c6b0:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 801c6b2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c6b6:	f2a3 525c 	subw	r2, r3, #1372	; 0x55c
 801c6ba:	2300      	movs	r3, #0
 801c6bc:	6013      	str	r3, [r2, #0]
    mult.word.low = 1 << 30;
 801c6be:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 801c6c2:	461a      	mov	r2, r3
 801c6c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801c6c8:	f842 3c08 	str.w	r3, [r2, #-8]
    mult.word.high = 0;
 801c6cc:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 801c6d0:	461a      	mov	r2, r3
 801c6d2:	2300      	movs	r3, #0
 801c6d4:	f842 3c04 	str.w	r3, [r2, #-4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 801c6d8:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 801c6dc:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c6e0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c6e4:	f2a3 5354 	subw	r3, r3, #1364	; 0x554
 801c6e8:	681b      	ldr	r3, [r3, #0]
 801c6ea:	17da      	asrs	r2, r3, #31
 801c6ec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801c6f0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 801c6f4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c6f8:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 801c6fc:	681b      	ldr	r3, [r3, #0]
 801c6fe:	17da      	asrs	r2, r3, #31
 801c700:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 801c704:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 801c708:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801c70c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 801c710:	fb02 f203 	mul.w	r2, r2, r3
 801c714:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801c718:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 801c71c:	fb04 f303 	mul.w	r3, r4, r3
 801c720:	4413      	add	r3, r2
 801c722:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 801c726:	f8d7 4088 	ldr.w	r4, [r7, #136]	; 0x88
 801c72a:	fba2 5604 	umull	r5, r6, r2, r4
 801c72e:	4433      	add	r3, r6
 801c730:	461e      	mov	r6, r3
 801c732:	1943      	adds	r3, r0, r5
 801c734:	63bb      	str	r3, [r7, #56]	; 0x38
 801c736:	eb41 0306 	adc.w	r3, r1, r6
 801c73a:	63fb      	str	r3, [r7, #60]	; 0x3c
 801c73c:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 801c740:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 801c744:	e943 1202 	strd	r1, r2, [r3, #-8]
    result = (int32_t)(mult.long_long >> 31);
 801c748:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 801c74c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c750:	f04f 0000 	mov.w	r0, #0
 801c754:	f04f 0100 	mov.w	r1, #0
 801c758:	0fd0      	lsrs	r0, r2, #31
 801c75a:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 801c75e:	17d9      	asrs	r1, r3, #31
 801c760:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c764:	f2a3 525c 	subw	r2, r3, #1372	; 0x55c
 801c768:	4603      	mov	r3, r0
 801c76a:	6013      	str	r3, [r2, #0]
    return result;
 801c76c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c770:	f2a3 535c 	subw	r3, r3, #1372	; 0x55c
 801c774:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c776:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c77a:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 801c77e:	681b      	ldr	r3, [r3, #0]
 801c780:	2b00      	cmp	r3, #0
 801c782:	dc06      	bgt.n	801c792 <arm_nn_mat_mult_nt_t_s8+0x2872>
 801c784:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c788:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 801c78c:	681b      	ldr	r3, [r3, #0]
 801c78e:	425a      	negs	r2, r3
 801c790:	e000      	b.n	801c794 <arm_nn_mat_mult_nt_t_s8+0x2874>
 801c792:	2200      	movs	r2, #0
 801c794:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c798:	f5a3 63ac 	sub.w	r3, r3, #1376	; 0x560
 801c79c:	6019      	str	r1, [r3, #0]
 801c79e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c7a2:	f2a3 5364 	subw	r3, r3, #1380	; 0x564
 801c7a6:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 801c7a8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c7ac:	f5a3 62ad 	sub.w	r2, r3, #1384	; 0x568
 801c7b0:	2300      	movs	r3, #0
 801c7b2:	6013      	str	r3, [r2, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 801c7b4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c7b8:	f2a3 5364 	subw	r3, r3, #1380	; 0x564
 801c7bc:	2201      	movs	r2, #1
 801c7be:	681b      	ldr	r3, [r3, #0]
 801c7c0:	fa02 f103 	lsl.w	r1, r2, r3
 801c7c4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c7c8:	f2a3 526c 	subw	r2, r3, #1388	; 0x56c
 801c7cc:	1e4b      	subs	r3, r1, #1
 801c7ce:	6013      	str	r3, [r2, #0]
    int32_t remainder = remainder_mask & dividend;
 801c7d0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c7d4:	f5a3 61ae 	sub.w	r1, r3, #1392	; 0x570
 801c7d8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c7dc:	f5a3 62ac 	sub.w	r2, r3, #1376	; 0x560
 801c7e0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c7e4:	f2a3 536c 	subw	r3, r3, #1388	; 0x56c
 801c7e8:	6812      	ldr	r2, [r2, #0]
 801c7ea:	681b      	ldr	r3, [r3, #0]
 801c7ec:	4013      	ands	r3, r2
 801c7ee:	600b      	str	r3, [r1, #0]
    result = dividend >> exponent;
 801c7f0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c7f4:	f5a3 61ad 	sub.w	r1, r3, #1384	; 0x568
 801c7f8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c7fc:	f5a3 62ac 	sub.w	r2, r3, #1376	; 0x560
 801c800:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c804:	f2a3 5364 	subw	r3, r3, #1380	; 0x564
 801c808:	6812      	ldr	r2, [r2, #0]
 801c80a:	681b      	ldr	r3, [r3, #0]
 801c80c:	fa42 f303 	asr.w	r3, r2, r3
 801c810:	600b      	str	r3, [r1, #0]
    q31_t threshold = remainder_mask >> 1;
 801c812:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c816:	f2a3 5274 	subw	r2, r3, #1396	; 0x574
 801c81a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c81e:	f2a3 536c 	subw	r3, r3, #1388	; 0x56c
 801c822:	681b      	ldr	r3, [r3, #0]
 801c824:	105b      	asrs	r3, r3, #1
 801c826:	6013      	str	r3, [r2, #0]
    if (result < 0)
 801c828:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c82c:	f5a3 63ad 	sub.w	r3, r3, #1384	; 0x568
 801c830:	681b      	ldr	r3, [r3, #0]
 801c832:	2b00      	cmp	r3, #0
 801c834:	da0a      	bge.n	801c84c <arm_nn_mat_mult_nt_t_s8+0x292c>
        threshold++;
 801c836:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c83a:	f2a3 5274 	subw	r2, r3, #1396	; 0x574
 801c83e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c842:	f2a3 5374 	subw	r3, r3, #1396	; 0x574
 801c846:	681b      	ldr	r3, [r3, #0]
 801c848:	3301      	adds	r3, #1
 801c84a:	6013      	str	r3, [r2, #0]
    if (remainder > threshold)
 801c84c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c850:	f5a3 62ae 	sub.w	r2, r3, #1392	; 0x570
 801c854:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c858:	f2a3 5374 	subw	r3, r3, #1396	; 0x574
 801c85c:	6812      	ldr	r2, [r2, #0]
 801c85e:	681b      	ldr	r3, [r3, #0]
 801c860:	429a      	cmp	r2, r3
 801c862:	dd0a      	ble.n	801c87a <arm_nn_mat_mult_nt_t_s8+0x295a>
        result++;
 801c864:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c868:	f5a3 62ad 	sub.w	r2, r3, #1384	; 0x568
 801c86c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c870:	f5a3 63ad 	sub.w	r3, r3, #1384	; 0x568
 801c874:	681b      	ldr	r3, [r3, #0]
 801c876:	3301      	adds	r3, #1
 801c878:	6013      	str	r3, [r2, #0]
    return result;
 801c87a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c87e:	f5a3 63ad 	sub.w	r3, r3, #1384	; 0x568
 801c882:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c884:	bf00      	nop
 801c886:	f8c7 3ab4 	str.w	r3, [r7, #2740]	; 0xab4
            res11 = arm_nn_requantize(res11, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows_idx + 1]);
 801c88a:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801c88e:	3301      	adds	r3, #1
 801c890:	009a      	lsls	r2, r3, #2
 801c892:	f8d7 3af8 	ldr.w	r3, [r7, #2808]	; 0xaf8
 801c896:	4413      	add	r3, r2
 801c898:	6818      	ldr	r0, [r3, #0]
 801c89a:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801c89e:	3301      	adds	r3, #1
 801c8a0:	009a      	lsls	r2, r3, #2
 801c8a2:	f8d7 3afc 	ldr.w	r3, [r7, #2812]	; 0xafc
 801c8a6:	4413      	add	r3, r2
 801c8a8:	6819      	ldr	r1, [r3, #0]
 801c8aa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c8ae:	f5a3 62a3 	sub.w	r2, r3, #1304	; 0x518
 801c8b2:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	; 0xab0
 801c8b6:	6013      	str	r3, [r2, #0]
 801c8b8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c8bc:	f2a3 531c 	subw	r3, r3, #1308	; 0x51c
 801c8c0:	6018      	str	r0, [r3, #0]
 801c8c2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c8c6:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 801c8ca:	6019      	str	r1, [r3, #0]
 801c8cc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c8d0:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 801c8d4:	681b      	ldr	r3, [r3, #0]
 801c8d6:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 801c8da:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c8de:	f5a3 63a3 	sub.w	r3, r3, #1304	; 0x518
 801c8e2:	681b      	ldr	r3, [r3, #0]
 801c8e4:	fa03 f202 	lsl.w	r2, r3, r2
 801c8e8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c8ec:	f2a3 5324 	subw	r3, r3, #1316	; 0x524
 801c8f0:	601a      	str	r2, [r3, #0]
 801c8f2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c8f6:	f5a3 62a5 	sub.w	r2, r3, #1320	; 0x528
 801c8fa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c8fe:	f2a3 531c 	subw	r3, r3, #1308	; 0x51c
 801c902:	681b      	ldr	r3, [r3, #0]
 801c904:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 801c906:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c90a:	f2a3 522c 	subw	r2, r3, #1324	; 0x52c
 801c90e:	2300      	movs	r3, #0
 801c910:	6013      	str	r3, [r2, #0]
    mult.word.low = 1 << 30;
 801c912:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 801c916:	461a      	mov	r2, r3
 801c918:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801c91c:	6013      	str	r3, [r2, #0]
    mult.word.high = 0;
 801c91e:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 801c922:	461a      	mov	r2, r3
 801c924:	2300      	movs	r3, #0
 801c926:	6053      	str	r3, [r2, #4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 801c928:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 801c92c:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c930:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c934:	f2a3 5324 	subw	r3, r3, #1316	; 0x524
 801c938:	681b      	ldr	r3, [r3, #0]
 801c93a:	17da      	asrs	r2, r3, #31
 801c93c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 801c940:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 801c944:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c948:	f5a3 63a5 	sub.w	r3, r3, #1320	; 0x528
 801c94c:	681b      	ldr	r3, [r3, #0]
 801c94e:	17da      	asrs	r2, r3, #31
 801c950:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 801c954:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 801c958:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801c95c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 801c960:	fb02 f203 	mul.w	r2, r2, r3
 801c964:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801c968:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 801c96c:	fb04 f303 	mul.w	r3, r4, r3
 801c970:	4413      	add	r3, r2
 801c972:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 801c976:	f8d7 4098 	ldr.w	r4, [r7, #152]	; 0x98
 801c97a:	fba2 ab04 	umull	sl, fp, r2, r4
 801c97e:	445b      	add	r3, fp
 801c980:	469b      	mov	fp, r3
 801c982:	eb10 030a 	adds.w	r3, r0, sl
 801c986:	643b      	str	r3, [r7, #64]	; 0x40
 801c988:	eb41 030b 	adc.w	r3, r1, fp
 801c98c:	647b      	str	r3, [r7, #68]	; 0x44
 801c98e:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 801c992:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 801c996:	e9c3 1200 	strd	r1, r2, [r3]
    result = (int32_t)(mult.long_long >> 31);
 801c99a:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 801c99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c9a2:	f04f 0000 	mov.w	r0, #0
 801c9a6:	f04f 0100 	mov.w	r1, #0
 801c9aa:	0fd0      	lsrs	r0, r2, #31
 801c9ac:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 801c9b0:	17d9      	asrs	r1, r3, #31
 801c9b2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c9b6:	f2a3 522c 	subw	r2, r3, #1324	; 0x52c
 801c9ba:	4603      	mov	r3, r0
 801c9bc:	6013      	str	r3, [r2, #0]
    return result;
 801c9be:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c9c2:	f2a3 532c 	subw	r3, r3, #1324	; 0x52c
 801c9c6:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801c9c8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c9cc:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 801c9d0:	681b      	ldr	r3, [r3, #0]
 801c9d2:	2b00      	cmp	r3, #0
 801c9d4:	dc06      	bgt.n	801c9e4 <arm_nn_mat_mult_nt_t_s8+0x2ac4>
 801c9d6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c9da:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 801c9de:	681b      	ldr	r3, [r3, #0]
 801c9e0:	425a      	negs	r2, r3
 801c9e2:	e000      	b.n	801c9e6 <arm_nn_mat_mult_nt_t_s8+0x2ac6>
 801c9e4:	2200      	movs	r2, #0
 801c9e6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c9ea:	f5a3 63a6 	sub.w	r3, r3, #1328	; 0x530
 801c9ee:	6019      	str	r1, [r3, #0]
 801c9f0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c9f4:	f2a3 5334 	subw	r3, r3, #1332	; 0x534
 801c9f8:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 801c9fa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801c9fe:	f5a3 62a7 	sub.w	r2, r3, #1336	; 0x538
 801ca02:	2300      	movs	r3, #0
 801ca04:	6013      	str	r3, [r2, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 801ca06:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ca0a:	f2a3 5334 	subw	r3, r3, #1332	; 0x534
 801ca0e:	2201      	movs	r2, #1
 801ca10:	681b      	ldr	r3, [r3, #0]
 801ca12:	fa02 f103 	lsl.w	r1, r2, r3
 801ca16:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ca1a:	f2a3 523c 	subw	r2, r3, #1340	; 0x53c
 801ca1e:	1e4b      	subs	r3, r1, #1
 801ca20:	6013      	str	r3, [r2, #0]
    int32_t remainder = remainder_mask & dividend;
 801ca22:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ca26:	f5a3 61a8 	sub.w	r1, r3, #1344	; 0x540
 801ca2a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ca2e:	f5a3 62a6 	sub.w	r2, r3, #1328	; 0x530
 801ca32:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ca36:	f2a3 533c 	subw	r3, r3, #1340	; 0x53c
 801ca3a:	6812      	ldr	r2, [r2, #0]
 801ca3c:	681b      	ldr	r3, [r3, #0]
 801ca3e:	4013      	ands	r3, r2
 801ca40:	600b      	str	r3, [r1, #0]
    result = dividend >> exponent;
 801ca42:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ca46:	f5a3 61a7 	sub.w	r1, r3, #1336	; 0x538
 801ca4a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ca4e:	f5a3 62a6 	sub.w	r2, r3, #1328	; 0x530
 801ca52:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ca56:	f2a3 5334 	subw	r3, r3, #1332	; 0x534
 801ca5a:	6812      	ldr	r2, [r2, #0]
 801ca5c:	681b      	ldr	r3, [r3, #0]
 801ca5e:	fa42 f303 	asr.w	r3, r2, r3
 801ca62:	600b      	str	r3, [r1, #0]
    q31_t threshold = remainder_mask >> 1;
 801ca64:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ca68:	f2a3 5244 	subw	r2, r3, #1348	; 0x544
 801ca6c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ca70:	f2a3 533c 	subw	r3, r3, #1340	; 0x53c
 801ca74:	681b      	ldr	r3, [r3, #0]
 801ca76:	105b      	asrs	r3, r3, #1
 801ca78:	6013      	str	r3, [r2, #0]
    if (result < 0)
 801ca7a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ca7e:	f5a3 63a7 	sub.w	r3, r3, #1336	; 0x538
 801ca82:	681b      	ldr	r3, [r3, #0]
 801ca84:	2b00      	cmp	r3, #0
 801ca86:	da0a      	bge.n	801ca9e <arm_nn_mat_mult_nt_t_s8+0x2b7e>
        threshold++;
 801ca88:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ca8c:	f2a3 5244 	subw	r2, r3, #1348	; 0x544
 801ca90:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ca94:	f2a3 5344 	subw	r3, r3, #1348	; 0x544
 801ca98:	681b      	ldr	r3, [r3, #0]
 801ca9a:	3301      	adds	r3, #1
 801ca9c:	6013      	str	r3, [r2, #0]
    if (remainder > threshold)
 801ca9e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801caa2:	f5a3 62a8 	sub.w	r2, r3, #1344	; 0x540
 801caa6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801caaa:	f2a3 5344 	subw	r3, r3, #1348	; 0x544
 801caae:	6812      	ldr	r2, [r2, #0]
 801cab0:	681b      	ldr	r3, [r3, #0]
 801cab2:	429a      	cmp	r2, r3
 801cab4:	dd0a      	ble.n	801cacc <arm_nn_mat_mult_nt_t_s8+0x2bac>
        result++;
 801cab6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801caba:	f5a3 62a7 	sub.w	r2, r3, #1336	; 0x538
 801cabe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cac2:	f5a3 63a7 	sub.w	r3, r3, #1336	; 0x538
 801cac6:	681b      	ldr	r3, [r3, #0]
 801cac8:	3301      	adds	r3, #1
 801caca:	6013      	str	r3, [r2, #0]
    return result;
 801cacc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cad0:	f5a3 63a7 	sub.w	r3, r3, #1336	; 0x538
 801cad4:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801cad6:	bf00      	nop
 801cad8:	f8c7 3ab0 	str.w	r3, [r7, #2736]	; 0xab0

            // Add offset
            res00 += dst_offset;
 801cadc:	f8d7 2abc 	ldr.w	r2, [r7, #2748]	; 0xabc
 801cae0:	f8d7 3b10 	ldr.w	r3, [r7, #2832]	; 0xb10
 801cae4:	4413      	add	r3, r2
 801cae6:	f8c7 3abc 	str.w	r3, [r7, #2748]	; 0xabc
            res01 += dst_offset;
 801caea:	f8d7 2ab8 	ldr.w	r2, [r7, #2744]	; 0xab8
 801caee:	f8d7 3b10 	ldr.w	r3, [r7, #2832]	; 0xb10
 801caf2:	4413      	add	r3, r2
 801caf4:	f8c7 3ab8 	str.w	r3, [r7, #2744]	; 0xab8
            res10 += dst_offset;
 801caf8:	f8d7 2ab4 	ldr.w	r2, [r7, #2740]	; 0xab4
 801cafc:	f8d7 3b10 	ldr.w	r3, [r7, #2832]	; 0xb10
 801cb00:	4413      	add	r3, r2
 801cb02:	f8c7 3ab4 	str.w	r3, [r7, #2740]	; 0xab4
            res11 += dst_offset;
 801cb06:	f8d7 2ab0 	ldr.w	r2, [r7, #2736]	; 0xab0
 801cb0a:	f8d7 3b10 	ldr.w	r3, [r7, #2832]	; 0xb10
 801cb0e:	4413      	add	r3, r2
 801cb10:	f8c7 3ab0 	str.w	r3, [r7, #2736]	; 0xab0

            // Clamp the result
            res00 = MAX(res00, activation_min);
 801cb14:	f8d7 2abc 	ldr.w	r2, [r7, #2748]	; 0xabc
 801cb18:	f8d7 3b14 	ldr.w	r3, [r7, #2836]	; 0xb14
 801cb1c:	4293      	cmp	r3, r2
 801cb1e:	bfb8      	it	lt
 801cb20:	4613      	movlt	r3, r2
 801cb22:	f8c7 3abc 	str.w	r3, [r7, #2748]	; 0xabc
            res00 = MIN(res00, activation_max);
 801cb26:	f8d7 2abc 	ldr.w	r2, [r7, #2748]	; 0xabc
 801cb2a:	f8d7 3b18 	ldr.w	r3, [r7, #2840]	; 0xb18
 801cb2e:	4293      	cmp	r3, r2
 801cb30:	bfa8      	it	ge
 801cb32:	4613      	movge	r3, r2
 801cb34:	f8c7 3abc 	str.w	r3, [r7, #2748]	; 0xabc
            res01 = MAX(res01, activation_min);
 801cb38:	f8d7 2ab8 	ldr.w	r2, [r7, #2744]	; 0xab8
 801cb3c:	f8d7 3b14 	ldr.w	r3, [r7, #2836]	; 0xb14
 801cb40:	4293      	cmp	r3, r2
 801cb42:	bfb8      	it	lt
 801cb44:	4613      	movlt	r3, r2
 801cb46:	f8c7 3ab8 	str.w	r3, [r7, #2744]	; 0xab8
            res01 = MIN(res01, activation_max);
 801cb4a:	f8d7 2ab8 	ldr.w	r2, [r7, #2744]	; 0xab8
 801cb4e:	f8d7 3b18 	ldr.w	r3, [r7, #2840]	; 0xb18
 801cb52:	4293      	cmp	r3, r2
 801cb54:	bfa8      	it	ge
 801cb56:	4613      	movge	r3, r2
 801cb58:	f8c7 3ab8 	str.w	r3, [r7, #2744]	; 0xab8
            res10 = MAX(res10, activation_min);
 801cb5c:	f8d7 2ab4 	ldr.w	r2, [r7, #2740]	; 0xab4
 801cb60:	f8d7 3b14 	ldr.w	r3, [r7, #2836]	; 0xb14
 801cb64:	4293      	cmp	r3, r2
 801cb66:	bfb8      	it	lt
 801cb68:	4613      	movlt	r3, r2
 801cb6a:	f8c7 3ab4 	str.w	r3, [r7, #2740]	; 0xab4
            res10 = MIN(res10, activation_max);
 801cb6e:	f8d7 2ab4 	ldr.w	r2, [r7, #2740]	; 0xab4
 801cb72:	f8d7 3b18 	ldr.w	r3, [r7, #2840]	; 0xb18
 801cb76:	4293      	cmp	r3, r2
 801cb78:	bfa8      	it	ge
 801cb7a:	4613      	movge	r3, r2
 801cb7c:	f8c7 3ab4 	str.w	r3, [r7, #2740]	; 0xab4
            res11 = MAX(res11, activation_min);
 801cb80:	f8d7 2ab0 	ldr.w	r2, [r7, #2736]	; 0xab0
 801cb84:	f8d7 3b14 	ldr.w	r3, [r7, #2836]	; 0xb14
 801cb88:	4293      	cmp	r3, r2
 801cb8a:	bfb8      	it	lt
 801cb8c:	4613      	movlt	r3, r2
 801cb8e:	f8c7 3ab0 	str.w	r3, [r7, #2736]	; 0xab0
            res11 = MIN(res11, activation_max);
 801cb92:	f8d7 2ab0 	ldr.w	r2, [r7, #2736]	; 0xab0
 801cb96:	f8d7 3b18 	ldr.w	r3, [r7, #2840]	; 0xb18
 801cb9a:	4293      	cmp	r3, r2
 801cb9c:	bfa8      	it	ge
 801cb9e:	4613      	movge	r3, r2
 801cba0:	f8c7 3ab0 	str.w	r3, [r7, #2736]	; 0xab0

            dst_ptr[0] = (q7_t)res00;
 801cba4:	f8d7 3abc 	ldr.w	r3, [r7, #2748]	; 0xabc
 801cba8:	b25b      	sxtb	r3, r3
 801cbaa:	f8d7 2ad0 	ldr.w	r2, [r7, #2768]	; 0xad0
 801cbae:	7013      	strb	r3, [r2, #0]
            dst_ptr[1] = (q7_t)res01;
 801cbb0:	f8d7 3ad0 	ldr.w	r3, [r7, #2768]	; 0xad0
 801cbb4:	1c5a      	adds	r2, r3, #1
 801cbb6:	f8d7 3ab8 	ldr.w	r3, [r7, #2744]	; 0xab8
 801cbba:	b25b      	sxtb	r3, r3
 801cbbc:	7013      	strb	r3, [r2, #0]
            dst_ptr += rhs_rows;
 801cbbe:	f8d7 2b04 	ldr.w	r2, [r7, #2820]	; 0xb04
 801cbc2:	f8d7 3ad0 	ldr.w	r3, [r7, #2768]	; 0xad0
 801cbc6:	4413      	add	r3, r2
 801cbc8:	f8c7 3ad0 	str.w	r3, [r7, #2768]	; 0xad0
            dst_ptr[0] = (q7_t)res10;
 801cbcc:	f8d7 3ab4 	ldr.w	r3, [r7, #2740]	; 0xab4
 801cbd0:	b25b      	sxtb	r3, r3
 801cbd2:	f8d7 2ad0 	ldr.w	r2, [r7, #2768]	; 0xad0
 801cbd6:	7013      	strb	r3, [r2, #0]
            dst_ptr[1] = (q7_t)res11;
 801cbd8:	f8d7 3ad0 	ldr.w	r3, [r7, #2768]	; 0xad0
 801cbdc:	1c5a      	adds	r2, r3, #1
 801cbde:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	; 0xab0
 801cbe2:	b25b      	sxtb	r3, r3
 801cbe4:	7013      	strb	r3, [r2, #0]
            dst_ptr += rhs_rows;
 801cbe6:	f8d7 2b04 	ldr.w	r2, [r7, #2820]	; 0xb04
 801cbea:	f8d7 3ad0 	ldr.w	r3, [r7, #2768]	; 0xad0
 801cbee:	4413      	add	r3, r2
 801cbf0:	f8c7 3ad0 	str.w	r3, [r7, #2768]	; 0xad0

            lhs_ptr += rhs_cols;
 801cbf4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cbf8:	f6a3 1348 	subw	r3, r3, #2376	; 0x948
 801cbfc:	681a      	ldr	r2, [r3, #0]
 801cbfe:	f8d7 3b08 	ldr.w	r3, [r7, #2824]	; 0xb08
 801cc02:	441a      	add	r2, r3
 801cc04:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cc08:	f6a3 1348 	subw	r3, r3, #2376	; 0x948
 801cc0c:	601a      	str	r2, [r3, #0]

            lhs_rows_idx--;
 801cc0e:	f8d7 3ac0 	ldr.w	r3, [r7, #2752]	; 0xac0
 801cc12:	3b01      	subs	r3, #1
 801cc14:	f8c7 3ac0 	str.w	r3, [r7, #2752]	; 0xac0
        while (lhs_rows_idx)
 801cc18:	f8d7 3ac0 	ldr.w	r3, [r7, #2752]	; 0xac0
 801cc1c:	2b00      	cmp	r3, #0
 801cc1e:	f47d aa29 	bne.w	801a074 <arm_nn_mat_mult_nt_t_s8+0x154>
        }

        // Left-over rows
        if (lhs_rows % 2)
 801cc22:	f8d7 3b00 	ldr.w	r3, [r7, #2816]	; 0xb00
 801cc26:	f003 0301 	and.w	r3, r3, #1
 801cc2a:	2b00      	cmp	r3, #0
 801cc2c:	f001 85f7 	beq.w	801e81e <arm_nn_mat_mult_nt_t_s8+0x48fe>
        {
            const q7_t *rhs_ptr = &rhs[0];
 801cc30:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cc34:	f6a3 12b4 	subw	r2, r3, #2484	; 0x9b4
 801cc38:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cc3c:	f6a3 2308 	subw	r3, r3, #2568	; 0xa08
 801cc40:	681b      	ldr	r3, [r3, #0]
 801cc42:	6013      	str	r3, [r2, #0]

            q31_t res00 = lhs_offset_contribution0;
 801cc44:	f8d7 3acc 	ldr.w	r3, [r7, #2764]	; 0xacc
 801cc48:	f8c7 3aa8 	str.w	r3, [r7, #2728]	; 0xaa8
            q31_t res01 = lhs_offset_contribution1;
 801cc4c:	f8d7 3ac8 	ldr.w	r3, [r7, #2760]	; 0xac8
 801cc50:	f8c7 3aa4 	str.w	r3, [r7, #2724]	; 0xaa4

            int32_t rhs_cols_idx = 0;
 801cc54:	2300      	movs	r3, #0
 801cc56:	f8c7 3aa0 	str.w	r3, [r7, #2720]	; 0xaa0

            q31_t val0, val1, val2, val3, val4, val5;
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801cc5a:	f001 baf1 	b.w	801e240 <arm_nn_mat_mult_nt_t_s8+0x4320>
 801cc5e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cc62:	f6a3 02b4 	subw	r2, r3, #2228	; 0x8b4
 801cc66:	f507 7392 	add.w	r3, r7, #292	; 0x124
 801cc6a:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801cc6c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cc70:	f6a3 03b4 	subw	r3, r3, #2228	; 0x8b4
 801cc74:	681b      	ldr	r3, [r3, #0]
 801cc76:	681b      	ldr	r3, [r3, #0]
 801cc78:	681b      	ldr	r3, [r3, #0]
 801cc7a:	461a      	mov	r2, r3
 801cc7c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cc80:	f6a3 13cc 	subw	r3, r3, #2508	; 0x9cc
 801cc84:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801cc86:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cc8a:	f6a3 03b4 	subw	r3, r3, #2228	; 0x8b4
 801cc8e:	681b      	ldr	r3, [r3, #0]
 801cc90:	681b      	ldr	r3, [r3, #0]
 801cc92:	1d1a      	adds	r2, r3, #4
 801cc94:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cc98:	f6a3 03b4 	subw	r3, r3, #2228	; 0x8b4
 801cc9c:	681b      	ldr	r3, [r3, #0]
 801cc9e:	601a      	str	r2, [r3, #0]
    return (val);
 801cca0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cca4:	f6a3 13cc 	subw	r3, r3, #2508	; 0x9cc
 801cca8:	681b      	ldr	r3, [r3, #0]
            {
                val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 801ccaa:	f8c7 3a74 	str.w	r3, [r7, #2676]	; 0xa74
                val1 = arm_nn_read_q7x4((const q7_t *)&rhs_ptr[off0]);
 801ccae:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ccb2:	f6a3 13b4 	subw	r3, r3, #2484	; 0x9b4
 801ccb6:	681a      	ldr	r2, [r3, #0]
 801ccb8:	f8d7 3a84 	ldr.w	r3, [r7, #2692]	; 0xa84
 801ccbc:	441a      	add	r2, r3
 801ccbe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ccc2:	f5a3 630b 	sub.w	r3, r3, #2224	; 0x8b0
 801ccc6:	601a      	str	r2, [r3, #0]
 801ccc8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cccc:	f5a3 630b 	sub.w	r3, r3, #2224	; 0x8b0
 801ccd0:	681b      	ldr	r3, [r3, #0]
 801ccd2:	681b      	ldr	r3, [r3, #0]
 801ccd4:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801ccd6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ccda:	f5a3 631d 	sub.w	r3, r3, #2512	; 0x9d0
 801ccde:	601a      	str	r2, [r3, #0]
    return (val);
 801cce0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cce4:	f5a3 631d 	sub.w	r3, r3, #2512	; 0x9d0
 801cce8:	681b      	ldr	r3, [r3, #0]
 801ccea:	f8c7 3a70 	str.w	r3, [r7, #2672]	; 0xa70
 801ccee:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ccf2:	f6a3 02ac 	subw	r2, r3, #2220	; 0x8ac
 801ccf6:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 801ccfa:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801ccfc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cd00:	f6a3 03ac 	subw	r3, r3, #2220	; 0x8ac
 801cd04:	681b      	ldr	r3, [r3, #0]
 801cd06:	681b      	ldr	r3, [r3, #0]
 801cd08:	681b      	ldr	r3, [r3, #0]
 801cd0a:	461a      	mov	r2, r3
 801cd0c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cd10:	f6a3 13d4 	subw	r3, r3, #2516	; 0x9d4
 801cd14:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801cd16:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cd1a:	f6a3 03ac 	subw	r3, r3, #2220	; 0x8ac
 801cd1e:	681b      	ldr	r3, [r3, #0]
 801cd20:	681b      	ldr	r3, [r3, #0]
 801cd22:	1d1a      	adds	r2, r3, #4
 801cd24:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cd28:	f6a3 03ac 	subw	r3, r3, #2220	; 0x8ac
 801cd2c:	681b      	ldr	r3, [r3, #0]
 801cd2e:	601a      	str	r2, [r3, #0]
    return (val);
 801cd30:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cd34:	f6a3 13d4 	subw	r3, r3, #2516	; 0x9d4
 801cd38:	681b      	ldr	r3, [r3, #0]
                val2 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 801cd3a:	f8c7 3a6c 	str.w	r3, [r7, #2668]	; 0xa6c
                val3 = __SXTB16(val0);
 801cd3e:	f8d7 2a74 	ldr.w	r2, [r7, #2676]	; 0xa74
 801cd42:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cd46:	f6a3 03a4 	subw	r3, r3, #2212	; 0x8a4
 801cd4a:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801cd4c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cd50:	f6a3 03a4 	subw	r3, r3, #2212	; 0x8a4
 801cd54:	681b      	ldr	r3, [r3, #0]
 801cd56:	fa2f f283 	sxtb16	r2, r3
 801cd5a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cd5e:	f6a3 03a8 	subw	r3, r3, #2216	; 0x8a8
 801cd62:	601a      	str	r2, [r3, #0]
  return(result);
 801cd64:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cd68:	f6a3 03a8 	subw	r3, r3, #2216	; 0x8a8
 801cd6c:	681b      	ldr	r3, [r3, #0]
 801cd6e:	f8c7 3a68 	str.w	r3, [r7, #2664]	; 0xa68
                val5 = __SXTB16(val2);
 801cd72:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801cd76:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cd7a:	f6a3 039c 	subw	r3, r3, #2204	; 0x89c
 801cd7e:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801cd80:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cd84:	f6a3 039c 	subw	r3, r3, #2204	; 0x89c
 801cd88:	681b      	ldr	r3, [r3, #0]
 801cd8a:	fa2f f283 	sxtb16	r2, r3
 801cd8e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cd92:	f5a3 630a 	sub.w	r3, r3, #2208	; 0x8a0
 801cd96:	601a      	str	r2, [r3, #0]
  return(result);
 801cd98:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cd9c:	f5a3 630a 	sub.w	r3, r3, #2208	; 0x8a0
 801cda0:	681b      	ldr	r3, [r3, #0]
 801cda2:	f8c7 3a64 	str.w	r3, [r7, #2660]	; 0xa64
                val4 = __SXTB16(val1);
 801cda6:	f8d7 2a70 	ldr.w	r2, [r7, #2672]	; 0xa70
 801cdaa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cdae:	f6a3 0394 	subw	r3, r3, #2196	; 0x894
 801cdb2:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801cdb4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cdb8:	f6a3 0394 	subw	r3, r3, #2196	; 0x894
 801cdbc:	681b      	ldr	r3, [r3, #0]
 801cdbe:	fa2f f283 	sxtb16	r2, r3
 801cdc2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cdc6:	f6a3 0398 	subw	r3, r3, #2200	; 0x898
 801cdca:	601a      	str	r2, [r3, #0]
  return(result);
 801cdcc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cdd0:	f6a3 0398 	subw	r3, r3, #2200	; 0x898
 801cdd4:	681b      	ldr	r3, [r3, #0]
 801cdd6:	f8c7 3a60 	str.w	r3, [r7, #2656]	; 0xa60
                val0 = __SXTB16_RORn(val0, 8);
 801cdda:	f8d7 2a74 	ldr.w	r2, [r7, #2676]	; 0xa74
 801cdde:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cde2:	f6a3 0378 	subw	r3, r3, #2168	; 0x878
 801cde6:	601a      	str	r2, [r3, #0]
 801cde8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cdec:	f6a3 027c 	subw	r2, r3, #2172	; 0x87c
 801cdf0:	2308      	movs	r3, #8
 801cdf2:	6013      	str	r3, [r2, #0]
 801cdf4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cdf8:	f5a3 6208 	sub.w	r2, r3, #2176	; 0x880
 801cdfc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ce00:	f6a3 0378 	subw	r3, r3, #2168	; 0x878
 801ce04:	681b      	ldr	r3, [r3, #0]
 801ce06:	6013      	str	r3, [r2, #0]
 801ce08:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ce0c:	f6a3 0284 	subw	r2, r3, #2180	; 0x884
 801ce10:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ce14:	f6a3 037c 	subw	r3, r3, #2172	; 0x87c
 801ce18:	681b      	ldr	r3, [r3, #0]
 801ce1a:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801ce1c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ce20:	f6a3 0284 	subw	r2, r3, #2180	; 0x884
 801ce24:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ce28:	f6a3 0384 	subw	r3, r3, #2180	; 0x884
 801ce2c:	681b      	ldr	r3, [r3, #0]
 801ce2e:	f003 031f 	and.w	r3, r3, #31
 801ce32:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801ce34:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ce38:	f6a3 0384 	subw	r3, r3, #2180	; 0x884
 801ce3c:	681b      	ldr	r3, [r3, #0]
 801ce3e:	2b00      	cmp	r3, #0
 801ce40:	d105      	bne.n	801ce4e <arm_nn_mat_mult_nt_t_s8+0x2f2e>
    return op1;
 801ce42:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ce46:	f5a3 6308 	sub.w	r3, r3, #2176	; 0x880
 801ce4a:	681a      	ldr	r2, [r3, #0]
 801ce4c:	e00a      	b.n	801ce64 <arm_nn_mat_mult_nt_t_s8+0x2f44>
  return (op1 >> op2) | (op1 << (32U - op2));
 801ce4e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ce52:	f5a3 6208 	sub.w	r2, r3, #2176	; 0x880
 801ce56:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ce5a:	f6a3 0384 	subw	r3, r3, #2180	; 0x884
 801ce5e:	6812      	ldr	r2, [r2, #0]
 801ce60:	681b      	ldr	r3, [r3, #0]
 801ce62:	41da      	rors	r2, r3
 801ce64:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ce68:	f6a3 0388 	subw	r3, r3, #2184	; 0x888
 801ce6c:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ce6e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ce72:	f6a3 0388 	subw	r3, r3, #2184	; 0x888
 801ce76:	681b      	ldr	r3, [r3, #0]
 801ce78:	fa2f f283 	sxtb16	r2, r3
 801ce7c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ce80:	f6a3 038c 	subw	r3, r3, #2188	; 0x88c
 801ce84:	601a      	str	r2, [r3, #0]
  return(result);
 801ce86:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ce8a:	f6a3 038c 	subw	r3, r3, #2188	; 0x88c
 801ce8e:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801ce90:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ce94:	f5a3 6309 	sub.w	r3, r3, #2192	; 0x890
 801ce98:	601a      	str	r2, [r3, #0]
  return result;
 801ce9a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ce9e:	f5a3 6309 	sub.w	r3, r3, #2192	; 0x890
 801cea2:	681b      	ldr	r3, [r3, #0]
 801cea4:	f8c7 3a74 	str.w	r3, [r7, #2676]	; 0xa74
                val2 = __SXTB16_RORn(val2, 8);
 801cea8:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801ceac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ceb0:	f6a3 035c 	subw	r3, r3, #2140	; 0x85c
 801ceb4:	601a      	str	r2, [r3, #0]
 801ceb6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ceba:	f5a3 6206 	sub.w	r2, r3, #2144	; 0x860
 801cebe:	2308      	movs	r3, #8
 801cec0:	6013      	str	r3, [r2, #0]
 801cec2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cec6:	f6a3 0264 	subw	r2, r3, #2148	; 0x864
 801ceca:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cece:	f6a3 035c 	subw	r3, r3, #2140	; 0x85c
 801ced2:	681b      	ldr	r3, [r3, #0]
 801ced4:	6013      	str	r3, [r2, #0]
 801ced6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ceda:	f6a3 0268 	subw	r2, r3, #2152	; 0x868
 801cede:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cee2:	f5a3 6306 	sub.w	r3, r3, #2144	; 0x860
 801cee6:	681b      	ldr	r3, [r3, #0]
 801cee8:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801ceea:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ceee:	f6a3 0268 	subw	r2, r3, #2152	; 0x868
 801cef2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cef6:	f6a3 0368 	subw	r3, r3, #2152	; 0x868
 801cefa:	681b      	ldr	r3, [r3, #0]
 801cefc:	f003 031f 	and.w	r3, r3, #31
 801cf00:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801cf02:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cf06:	f6a3 0368 	subw	r3, r3, #2152	; 0x868
 801cf0a:	681b      	ldr	r3, [r3, #0]
 801cf0c:	2b00      	cmp	r3, #0
 801cf0e:	d105      	bne.n	801cf1c <arm_nn_mat_mult_nt_t_s8+0x2ffc>
    return op1;
 801cf10:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cf14:	f6a3 0364 	subw	r3, r3, #2148	; 0x864
 801cf18:	681a      	ldr	r2, [r3, #0]
 801cf1a:	e00a      	b.n	801cf32 <arm_nn_mat_mult_nt_t_s8+0x3012>
  return (op1 >> op2) | (op1 << (32U - op2));
 801cf1c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cf20:	f6a3 0264 	subw	r2, r3, #2148	; 0x864
 801cf24:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cf28:	f6a3 0368 	subw	r3, r3, #2152	; 0x868
 801cf2c:	6812      	ldr	r2, [r2, #0]
 801cf2e:	681b      	ldr	r3, [r3, #0]
 801cf30:	41da      	rors	r2, r3
 801cf32:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cf36:	f6a3 036c 	subw	r3, r3, #2156	; 0x86c
 801cf3a:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801cf3c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cf40:	f6a3 036c 	subw	r3, r3, #2156	; 0x86c
 801cf44:	681b      	ldr	r3, [r3, #0]
 801cf46:	fa2f f283 	sxtb16	r2, r3
 801cf4a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cf4e:	f5a3 6307 	sub.w	r3, r3, #2160	; 0x870
 801cf52:	601a      	str	r2, [r3, #0]
  return(result);
 801cf54:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cf58:	f5a3 6307 	sub.w	r3, r3, #2160	; 0x870
 801cf5c:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801cf5e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cf62:	f6a3 0374 	subw	r3, r3, #2164	; 0x874
 801cf66:	601a      	str	r2, [r3, #0]
  return result;
 801cf68:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cf6c:	f6a3 0374 	subw	r3, r3, #2164	; 0x874
 801cf70:	681b      	ldr	r3, [r3, #0]
 801cf72:	f8c7 3a6c 	str.w	r3, [r7, #2668]	; 0xa6c
                val1 = __SXTB16_RORn(val1, 8);
 801cf76:	f8d7 2a70 	ldr.w	r2, [r7, #2672]	; 0xa70
 801cf7a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cf7e:	f5a3 6304 	sub.w	r3, r3, #2112	; 0x840
 801cf82:	601a      	str	r2, [r3, #0]
 801cf84:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cf88:	f6a3 0244 	subw	r2, r3, #2116	; 0x844
 801cf8c:	2308      	movs	r3, #8
 801cf8e:	6013      	str	r3, [r2, #0]
 801cf90:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cf94:	f6a3 0248 	subw	r2, r3, #2120	; 0x848
 801cf98:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cf9c:	f5a3 6304 	sub.w	r3, r3, #2112	; 0x840
 801cfa0:	681b      	ldr	r3, [r3, #0]
 801cfa2:	6013      	str	r3, [r2, #0]
 801cfa4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cfa8:	f6a3 024c 	subw	r2, r3, #2124	; 0x84c
 801cfac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cfb0:	f6a3 0344 	subw	r3, r3, #2116	; 0x844
 801cfb4:	681b      	ldr	r3, [r3, #0]
 801cfb6:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801cfb8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cfbc:	f6a3 024c 	subw	r2, r3, #2124	; 0x84c
 801cfc0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cfc4:	f6a3 034c 	subw	r3, r3, #2124	; 0x84c
 801cfc8:	681b      	ldr	r3, [r3, #0]
 801cfca:	f003 031f 	and.w	r3, r3, #31
 801cfce:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801cfd0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cfd4:	f6a3 034c 	subw	r3, r3, #2124	; 0x84c
 801cfd8:	681b      	ldr	r3, [r3, #0]
 801cfda:	2b00      	cmp	r3, #0
 801cfdc:	d105      	bne.n	801cfea <arm_nn_mat_mult_nt_t_s8+0x30ca>
    return op1;
 801cfde:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cfe2:	f6a3 0348 	subw	r3, r3, #2120	; 0x848
 801cfe6:	681a      	ldr	r2, [r3, #0]
 801cfe8:	e00a      	b.n	801d000 <arm_nn_mat_mult_nt_t_s8+0x30e0>
  return (op1 >> op2) | (op1 << (32U - op2));
 801cfea:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cfee:	f6a3 0248 	subw	r2, r3, #2120	; 0x848
 801cff2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801cff6:	f6a3 034c 	subw	r3, r3, #2124	; 0x84c
 801cffa:	6812      	ldr	r2, [r2, #0]
 801cffc:	681b      	ldr	r3, [r3, #0]
 801cffe:	41da      	rors	r2, r3
 801d000:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d004:	f5a3 6305 	sub.w	r3, r3, #2128	; 0x850
 801d008:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801d00a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d00e:	f5a3 6305 	sub.w	r3, r3, #2128	; 0x850
 801d012:	681b      	ldr	r3, [r3, #0]
 801d014:	fa2f f283 	sxtb16	r2, r3
 801d018:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d01c:	f6a3 0354 	subw	r3, r3, #2132	; 0x854
 801d020:	601a      	str	r2, [r3, #0]
  return(result);
 801d022:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d026:	f6a3 0354 	subw	r3, r3, #2132	; 0x854
 801d02a:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801d02c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d030:	f6a3 0358 	subw	r3, r3, #2136	; 0x858
 801d034:	601a      	str	r2, [r3, #0]
  return result;
 801d036:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d03a:	f6a3 0358 	subw	r3, r3, #2136	; 0x858
 801d03e:	681b      	ldr	r3, [r3, #0]
 801d040:	f8c7 3a70 	str.w	r3, [r7, #2672]	; 0xa70

                // 4 x MAC res00, res01
                res00 = __SMLAD(val5, val3, res00);
 801d044:	f8d7 2a64 	ldr.w	r2, [r7, #2660]	; 0xa64
 801d048:	f8d7 1a68 	ldr.w	r1, [r7, #2664]	; 0xa68
 801d04c:	f8d7 0aa8 	ldr.w	r0, [r7, #2728]	; 0xaa8
 801d050:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d054:	f5a3 6303 	sub.w	r3, r3, #2096	; 0x830
 801d058:	601a      	str	r2, [r3, #0]
 801d05a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d05e:	f6a3 0334 	subw	r3, r3, #2100	; 0x834
 801d062:	6019      	str	r1, [r3, #0]
 801d064:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d068:	f6a3 0338 	subw	r3, r3, #2104	; 0x838
 801d06c:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801d06e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d072:	f5a3 6303 	sub.w	r3, r3, #2096	; 0x830
 801d076:	6819      	ldr	r1, [r3, #0]
 801d078:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d07c:	f6a3 0334 	subw	r3, r3, #2100	; 0x834
 801d080:	681a      	ldr	r2, [r3, #0]
 801d082:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d086:	f6a3 0338 	subw	r3, r3, #2104	; 0x838
 801d08a:	681b      	ldr	r3, [r3, #0]
 801d08c:	fb21 3202 	smlad	r2, r1, r2, r3
 801d090:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d094:	f6a3 033c 	subw	r3, r3, #2108	; 0x83c
 801d098:	601a      	str	r2, [r3, #0]
  return(result);
 801d09a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d09e:	f6a3 033c 	subw	r3, r3, #2108	; 0x83c
 801d0a2:	681b      	ldr	r3, [r3, #0]
 801d0a4:	f8c7 3aa8 	str.w	r3, [r7, #2728]	; 0xaa8
                res00 = __SMLAD(val2, val0, res00);
 801d0a8:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801d0ac:	f8d7 1a74 	ldr.w	r1, [r7, #2676]	; 0xa74
 801d0b0:	f8d7 0aa8 	ldr.w	r0, [r7, #2728]	; 0xaa8
 801d0b4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d0b8:	f5a3 6302 	sub.w	r3, r3, #2080	; 0x820
 801d0bc:	601a      	str	r2, [r3, #0]
 801d0be:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d0c2:	f6a3 0324 	subw	r3, r3, #2084	; 0x824
 801d0c6:	6019      	str	r1, [r3, #0]
 801d0c8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d0cc:	f6a3 0328 	subw	r3, r3, #2088	; 0x828
 801d0d0:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801d0d2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d0d6:	f5a3 6302 	sub.w	r3, r3, #2080	; 0x820
 801d0da:	6819      	ldr	r1, [r3, #0]
 801d0dc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d0e0:	f6a3 0324 	subw	r3, r3, #2084	; 0x824
 801d0e4:	681a      	ldr	r2, [r3, #0]
 801d0e6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d0ea:	f6a3 0328 	subw	r3, r3, #2088	; 0x828
 801d0ee:	681b      	ldr	r3, [r3, #0]
 801d0f0:	fb21 3202 	smlad	r2, r1, r2, r3
 801d0f4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d0f8:	f6a3 032c 	subw	r3, r3, #2092	; 0x82c
 801d0fc:	601a      	str	r2, [r3, #0]
  return(result);
 801d0fe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d102:	f6a3 032c 	subw	r3, r3, #2092	; 0x82c
 801d106:	681b      	ldr	r3, [r3, #0]
 801d108:	f8c7 3aa8 	str.w	r3, [r7, #2728]	; 0xaa8
                res01 = __SMLAD(val5, val4, res01);
 801d10c:	f8d7 2a64 	ldr.w	r2, [r7, #2660]	; 0xa64
 801d110:	f8d7 1a60 	ldr.w	r1, [r7, #2656]	; 0xa60
 801d114:	f8d7 0aa4 	ldr.w	r0, [r7, #2724]	; 0xaa4
 801d118:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d11c:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 801d120:	601a      	str	r2, [r3, #0]
 801d122:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d126:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 801d12a:	6019      	str	r1, [r3, #0]
 801d12c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d130:	f6a3 0318 	subw	r3, r3, #2072	; 0x818
 801d134:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801d136:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d13a:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 801d13e:	6819      	ldr	r1, [r3, #0]
 801d140:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d144:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 801d148:	681a      	ldr	r2, [r3, #0]
 801d14a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d14e:	f6a3 0318 	subw	r3, r3, #2072	; 0x818
 801d152:	681b      	ldr	r3, [r3, #0]
 801d154:	fb21 3202 	smlad	r2, r1, r2, r3
 801d158:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d15c:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 801d160:	601a      	str	r2, [r3, #0]
  return(result);
 801d162:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d166:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 801d16a:	681b      	ldr	r3, [r3, #0]
 801d16c:	f8c7 3aa4 	str.w	r3, [r7, #2724]	; 0xaa4
                res01 = __SMLAD(val2, val1, res01);
 801d170:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801d174:	f8d7 1a70 	ldr.w	r1, [r7, #2672]	; 0xa70
 801d178:	f8d7 0aa4 	ldr.w	r0, [r7, #2724]	; 0xaa4
 801d17c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d180:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 801d184:	601a      	str	r2, [r3, #0]
 801d186:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d18a:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 801d18e:	6019      	str	r1, [r3, #0]
 801d190:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d194:	f6a3 0308 	subw	r3, r3, #2056	; 0x808
 801d198:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801d19a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d19e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 801d1a2:	6819      	ldr	r1, [r3, #0]
 801d1a4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d1a8:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 801d1ac:	681a      	ldr	r2, [r3, #0]
 801d1ae:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d1b2:	f6a3 0308 	subw	r3, r3, #2056	; 0x808
 801d1b6:	681b      	ldr	r3, [r3, #0]
 801d1b8:	fb21 3202 	smlad	r2, r1, r2, r3
 801d1bc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d1c0:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 801d1c4:	601a      	str	r2, [r3, #0]
  return(result);
 801d1c6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d1ca:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 801d1ce:	681b      	ldr	r3, [r3, #0]
 801d1d0:	f8c7 3aa4 	str.w	r3, [r7, #2724]	; 0xaa4
 801d1d4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d1d8:	f2a3 72fc 	subw	r2, r3, #2044	; 0x7fc
 801d1dc:	f507 7392 	add.w	r3, r7, #292	; 0x124
 801d1e0:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801d1e2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d1e6:	f2a3 73fc 	subw	r3, r3, #2044	; 0x7fc
 801d1ea:	681b      	ldr	r3, [r3, #0]
 801d1ec:	681b      	ldr	r3, [r3, #0]
 801d1ee:	681b      	ldr	r3, [r3, #0]
 801d1f0:	461a      	mov	r2, r3
 801d1f2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d1f6:	f6a3 13d8 	subw	r3, r3, #2520	; 0x9d8
 801d1fa:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801d1fc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d200:	f2a3 73fc 	subw	r3, r3, #2044	; 0x7fc
 801d204:	681b      	ldr	r3, [r3, #0]
 801d206:	681b      	ldr	r3, [r3, #0]
 801d208:	1d1a      	adds	r2, r3, #4
 801d20a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d20e:	f2a3 73fc 	subw	r3, r3, #2044	; 0x7fc
 801d212:	681b      	ldr	r3, [r3, #0]
 801d214:	601a      	str	r2, [r3, #0]
    return (val);
 801d216:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d21a:	f6a3 13d8 	subw	r3, r3, #2520	; 0x9d8
 801d21e:	681b      	ldr	r3, [r3, #0]

                val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 801d220:	f8c7 3a74 	str.w	r3, [r7, #2676]	; 0xa74
                val1 = arm_nn_read_q7x4((const q7_t *)&rhs_ptr[off0]);
 801d224:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d228:	f6a3 13b4 	subw	r3, r3, #2484	; 0x9b4
 801d22c:	681a      	ldr	r2, [r3, #0]
 801d22e:	f8d7 3a84 	ldr.w	r3, [r7, #2692]	; 0xa84
 801d232:	441a      	add	r2, r3
 801d234:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d238:	f5a3 63ff 	sub.w	r3, r3, #2040	; 0x7f8
 801d23c:	601a      	str	r2, [r3, #0]
 801d23e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d242:	f5a3 63ff 	sub.w	r3, r3, #2040	; 0x7f8
 801d246:	681b      	ldr	r3, [r3, #0]
 801d248:	681b      	ldr	r3, [r3, #0]
 801d24a:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801d24c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d250:	f6a3 13dc 	subw	r3, r3, #2524	; 0x9dc
 801d254:	601a      	str	r2, [r3, #0]
    return (val);
 801d256:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d25a:	f6a3 13dc 	subw	r3, r3, #2524	; 0x9dc
 801d25e:	681b      	ldr	r3, [r3, #0]
 801d260:	f8c7 3a70 	str.w	r3, [r7, #2672]	; 0xa70
 801d264:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d268:	f2a3 72f4 	subw	r2, r3, #2036	; 0x7f4
 801d26c:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 801d270:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801d272:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d276:	f2a3 73f4 	subw	r3, r3, #2036	; 0x7f4
 801d27a:	681b      	ldr	r3, [r3, #0]
 801d27c:	681b      	ldr	r3, [r3, #0]
 801d27e:	681b      	ldr	r3, [r3, #0]
 801d280:	461a      	mov	r2, r3
 801d282:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d286:	f5a3 631e 	sub.w	r3, r3, #2528	; 0x9e0
 801d28a:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801d28c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d290:	f2a3 73f4 	subw	r3, r3, #2036	; 0x7f4
 801d294:	681b      	ldr	r3, [r3, #0]
 801d296:	681b      	ldr	r3, [r3, #0]
 801d298:	1d1a      	adds	r2, r3, #4
 801d29a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d29e:	f2a3 73f4 	subw	r3, r3, #2036	; 0x7f4
 801d2a2:	681b      	ldr	r3, [r3, #0]
 801d2a4:	601a      	str	r2, [r3, #0]
    return (val);
 801d2a6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d2aa:	f5a3 631e 	sub.w	r3, r3, #2528	; 0x9e0
 801d2ae:	681b      	ldr	r3, [r3, #0]
                val2 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 801d2b0:	f8c7 3a6c 	str.w	r3, [r7, #2668]	; 0xa6c
                val3 = __SXTB16(val0);
 801d2b4:	f8d7 2a74 	ldr.w	r2, [r7, #2676]	; 0xa74
 801d2b8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d2bc:	f2a3 73ec 	subw	r3, r3, #2028	; 0x7ec
 801d2c0:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801d2c2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d2c6:	f2a3 73ec 	subw	r3, r3, #2028	; 0x7ec
 801d2ca:	681b      	ldr	r3, [r3, #0]
 801d2cc:	fa2f f283 	sxtb16	r2, r3
 801d2d0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d2d4:	f5a3 63fe 	sub.w	r3, r3, #2032	; 0x7f0
 801d2d8:	601a      	str	r2, [r3, #0]
  return(result);
 801d2da:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d2de:	f5a3 63fe 	sub.w	r3, r3, #2032	; 0x7f0
 801d2e2:	681b      	ldr	r3, [r3, #0]
 801d2e4:	f8c7 3a68 	str.w	r3, [r7, #2664]	; 0xa68
                val5 = __SXTB16(val2);
 801d2e8:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801d2ec:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d2f0:	f2a3 73e4 	subw	r3, r3, #2020	; 0x7e4
 801d2f4:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801d2f6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d2fa:	f2a3 73e4 	subw	r3, r3, #2020	; 0x7e4
 801d2fe:	681b      	ldr	r3, [r3, #0]
 801d300:	fa2f f283 	sxtb16	r2, r3
 801d304:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d308:	f5a3 63fd 	sub.w	r3, r3, #2024	; 0x7e8
 801d30c:	601a      	str	r2, [r3, #0]
  return(result);
 801d30e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d312:	f5a3 63fd 	sub.w	r3, r3, #2024	; 0x7e8
 801d316:	681b      	ldr	r3, [r3, #0]
 801d318:	f8c7 3a64 	str.w	r3, [r7, #2660]	; 0xa64
                val4 = __SXTB16(val1);
 801d31c:	f8d7 2a70 	ldr.w	r2, [r7, #2672]	; 0xa70
 801d320:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d324:	f2a3 73dc 	subw	r3, r3, #2012	; 0x7dc
 801d328:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801d32a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d32e:	f2a3 73dc 	subw	r3, r3, #2012	; 0x7dc
 801d332:	681b      	ldr	r3, [r3, #0]
 801d334:	fa2f f283 	sxtb16	r2, r3
 801d338:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d33c:	f5a3 63fc 	sub.w	r3, r3, #2016	; 0x7e0
 801d340:	601a      	str	r2, [r3, #0]
  return(result);
 801d342:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d346:	f5a3 63fc 	sub.w	r3, r3, #2016	; 0x7e0
 801d34a:	681b      	ldr	r3, [r3, #0]
 801d34c:	f8c7 3a60 	str.w	r3, [r7, #2656]	; 0xa60
                val0 = __SXTB16_RORn(val0, 8);
 801d350:	f8d7 2a74 	ldr.w	r2, [r7, #2676]	; 0xa74
 801d354:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d358:	f5a3 63f8 	sub.w	r3, r3, #1984	; 0x7c0
 801d35c:	601a      	str	r2, [r3, #0]
 801d35e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d362:	f2a3 72c4 	subw	r2, r3, #1988	; 0x7c4
 801d366:	2308      	movs	r3, #8
 801d368:	6013      	str	r3, [r2, #0]
 801d36a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d36e:	f5a3 62f9 	sub.w	r2, r3, #1992	; 0x7c8
 801d372:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d376:	f5a3 63f8 	sub.w	r3, r3, #1984	; 0x7c0
 801d37a:	681b      	ldr	r3, [r3, #0]
 801d37c:	6013      	str	r3, [r2, #0]
 801d37e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d382:	f2a3 72cc 	subw	r2, r3, #1996	; 0x7cc
 801d386:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d38a:	f2a3 73c4 	subw	r3, r3, #1988	; 0x7c4
 801d38e:	681b      	ldr	r3, [r3, #0]
 801d390:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801d392:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d396:	f2a3 72cc 	subw	r2, r3, #1996	; 0x7cc
 801d39a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d39e:	f2a3 73cc 	subw	r3, r3, #1996	; 0x7cc
 801d3a2:	681b      	ldr	r3, [r3, #0]
 801d3a4:	f003 031f 	and.w	r3, r3, #31
 801d3a8:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801d3aa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d3ae:	f2a3 73cc 	subw	r3, r3, #1996	; 0x7cc
 801d3b2:	681b      	ldr	r3, [r3, #0]
 801d3b4:	2b00      	cmp	r3, #0
 801d3b6:	d105      	bne.n	801d3c4 <arm_nn_mat_mult_nt_t_s8+0x34a4>
    return op1;
 801d3b8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d3bc:	f5a3 63f9 	sub.w	r3, r3, #1992	; 0x7c8
 801d3c0:	681a      	ldr	r2, [r3, #0]
 801d3c2:	e00a      	b.n	801d3da <arm_nn_mat_mult_nt_t_s8+0x34ba>
  return (op1 >> op2) | (op1 << (32U - op2));
 801d3c4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d3c8:	f5a3 62f9 	sub.w	r2, r3, #1992	; 0x7c8
 801d3cc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d3d0:	f2a3 73cc 	subw	r3, r3, #1996	; 0x7cc
 801d3d4:	6812      	ldr	r2, [r2, #0]
 801d3d6:	681b      	ldr	r3, [r3, #0]
 801d3d8:	41da      	rors	r2, r3
 801d3da:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d3de:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 801d3e2:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801d3e4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d3e8:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 801d3ec:	681b      	ldr	r3, [r3, #0]
 801d3ee:	fa2f f283 	sxtb16	r2, r3
 801d3f2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d3f6:	f2a3 73d4 	subw	r3, r3, #2004	; 0x7d4
 801d3fa:	601a      	str	r2, [r3, #0]
  return(result);
 801d3fc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d400:	f2a3 73d4 	subw	r3, r3, #2004	; 0x7d4
 801d404:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801d406:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d40a:	f5a3 63fb 	sub.w	r3, r3, #2008	; 0x7d8
 801d40e:	601a      	str	r2, [r3, #0]
  return result;
 801d410:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d414:	f5a3 63fb 	sub.w	r3, r3, #2008	; 0x7d8
 801d418:	681b      	ldr	r3, [r3, #0]
 801d41a:	f8c7 3a74 	str.w	r3, [r7, #2676]	; 0xa74
                val2 = __SXTB16_RORn(val2, 8);
 801d41e:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801d422:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d426:	f2a3 73a4 	subw	r3, r3, #1956	; 0x7a4
 801d42a:	601a      	str	r2, [r3, #0]
 801d42c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d430:	f5a3 62f5 	sub.w	r2, r3, #1960	; 0x7a8
 801d434:	2308      	movs	r3, #8
 801d436:	6013      	str	r3, [r2, #0]
 801d438:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d43c:	f2a3 72ac 	subw	r2, r3, #1964	; 0x7ac
 801d440:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d444:	f2a3 73a4 	subw	r3, r3, #1956	; 0x7a4
 801d448:	681b      	ldr	r3, [r3, #0]
 801d44a:	6013      	str	r3, [r2, #0]
 801d44c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d450:	f5a3 62f6 	sub.w	r2, r3, #1968	; 0x7b0
 801d454:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d458:	f5a3 63f5 	sub.w	r3, r3, #1960	; 0x7a8
 801d45c:	681b      	ldr	r3, [r3, #0]
 801d45e:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801d460:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d464:	f5a3 62f6 	sub.w	r2, r3, #1968	; 0x7b0
 801d468:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d46c:	f5a3 63f6 	sub.w	r3, r3, #1968	; 0x7b0
 801d470:	681b      	ldr	r3, [r3, #0]
 801d472:	f003 031f 	and.w	r3, r3, #31
 801d476:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801d478:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d47c:	f5a3 63f6 	sub.w	r3, r3, #1968	; 0x7b0
 801d480:	681b      	ldr	r3, [r3, #0]
 801d482:	2b00      	cmp	r3, #0
 801d484:	d105      	bne.n	801d492 <arm_nn_mat_mult_nt_t_s8+0x3572>
    return op1;
 801d486:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d48a:	f2a3 73ac 	subw	r3, r3, #1964	; 0x7ac
 801d48e:	681a      	ldr	r2, [r3, #0]
 801d490:	e00a      	b.n	801d4a8 <arm_nn_mat_mult_nt_t_s8+0x3588>
  return (op1 >> op2) | (op1 << (32U - op2));
 801d492:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d496:	f2a3 72ac 	subw	r2, r3, #1964	; 0x7ac
 801d49a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d49e:	f5a3 63f6 	sub.w	r3, r3, #1968	; 0x7b0
 801d4a2:	6812      	ldr	r2, [r2, #0]
 801d4a4:	681b      	ldr	r3, [r3, #0]
 801d4a6:	41da      	rors	r2, r3
 801d4a8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d4ac:	f2a3 73b4 	subw	r3, r3, #1972	; 0x7b4
 801d4b0:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801d4b2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d4b6:	f2a3 73b4 	subw	r3, r3, #1972	; 0x7b4
 801d4ba:	681b      	ldr	r3, [r3, #0]
 801d4bc:	fa2f f283 	sxtb16	r2, r3
 801d4c0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d4c4:	f5a3 63f7 	sub.w	r3, r3, #1976	; 0x7b8
 801d4c8:	601a      	str	r2, [r3, #0]
  return(result);
 801d4ca:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d4ce:	f5a3 63f7 	sub.w	r3, r3, #1976	; 0x7b8
 801d4d2:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801d4d4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d4d8:	f2a3 73bc 	subw	r3, r3, #1980	; 0x7bc
 801d4dc:	601a      	str	r2, [r3, #0]
  return result;
 801d4de:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d4e2:	f2a3 73bc 	subw	r3, r3, #1980	; 0x7bc
 801d4e6:	681b      	ldr	r3, [r3, #0]
 801d4e8:	f8c7 3a6c 	str.w	r3, [r7, #2668]	; 0xa6c
                val1 = __SXTB16_RORn(val1, 8);
 801d4ec:	f8d7 2a70 	ldr.w	r2, [r7, #2672]	; 0xa70
 801d4f0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d4f4:	f5a3 63f1 	sub.w	r3, r3, #1928	; 0x788
 801d4f8:	601a      	str	r2, [r3, #0]
 801d4fa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d4fe:	f2a3 728c 	subw	r2, r3, #1932	; 0x78c
 801d502:	2308      	movs	r3, #8
 801d504:	6013      	str	r3, [r2, #0]
 801d506:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d50a:	f5a3 62f2 	sub.w	r2, r3, #1936	; 0x790
 801d50e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d512:	f5a3 63f1 	sub.w	r3, r3, #1928	; 0x788
 801d516:	681b      	ldr	r3, [r3, #0]
 801d518:	6013      	str	r3, [r2, #0]
 801d51a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d51e:	f2a3 7294 	subw	r2, r3, #1940	; 0x794
 801d522:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d526:	f2a3 738c 	subw	r3, r3, #1932	; 0x78c
 801d52a:	681b      	ldr	r3, [r3, #0]
 801d52c:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801d52e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d532:	f2a3 7294 	subw	r2, r3, #1940	; 0x794
 801d536:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d53a:	f2a3 7394 	subw	r3, r3, #1940	; 0x794
 801d53e:	681b      	ldr	r3, [r3, #0]
 801d540:	f003 031f 	and.w	r3, r3, #31
 801d544:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801d546:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d54a:	f2a3 7394 	subw	r3, r3, #1940	; 0x794
 801d54e:	681b      	ldr	r3, [r3, #0]
 801d550:	2b00      	cmp	r3, #0
 801d552:	d105      	bne.n	801d560 <arm_nn_mat_mult_nt_t_s8+0x3640>
    return op1;
 801d554:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d558:	f5a3 63f2 	sub.w	r3, r3, #1936	; 0x790
 801d55c:	681a      	ldr	r2, [r3, #0]
 801d55e:	e00a      	b.n	801d576 <arm_nn_mat_mult_nt_t_s8+0x3656>
  return (op1 >> op2) | (op1 << (32U - op2));
 801d560:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d564:	f5a3 62f2 	sub.w	r2, r3, #1936	; 0x790
 801d568:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d56c:	f2a3 7394 	subw	r3, r3, #1940	; 0x794
 801d570:	6812      	ldr	r2, [r2, #0]
 801d572:	681b      	ldr	r3, [r3, #0]
 801d574:	41da      	rors	r2, r3
 801d576:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d57a:	f5a3 63f3 	sub.w	r3, r3, #1944	; 0x798
 801d57e:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801d580:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d584:	f5a3 63f3 	sub.w	r3, r3, #1944	; 0x798
 801d588:	681b      	ldr	r3, [r3, #0]
 801d58a:	fa2f f283 	sxtb16	r2, r3
 801d58e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d592:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 801d596:	601a      	str	r2, [r3, #0]
  return(result);
 801d598:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d59c:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 801d5a0:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801d5a2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d5a6:	f5a3 63f4 	sub.w	r3, r3, #1952	; 0x7a0
 801d5aa:	601a      	str	r2, [r3, #0]
  return result;
 801d5ac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d5b0:	f5a3 63f4 	sub.w	r3, r3, #1952	; 0x7a0
 801d5b4:	681b      	ldr	r3, [r3, #0]
 801d5b6:	f8c7 3a70 	str.w	r3, [r7, #2672]	; 0xa70

                // 4 x MAC res00, res01
                res00 = __SMLAD(val5, val3, res00);
 801d5ba:	f8d7 2a64 	ldr.w	r2, [r7, #2660]	; 0xa64
 801d5be:	f8d7 1a68 	ldr.w	r1, [r7, #2664]	; 0xa68
 801d5c2:	f8d7 0aa8 	ldr.w	r0, [r7, #2728]	; 0xaa8
 801d5c6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d5ca:	f5a3 63ef 	sub.w	r3, r3, #1912	; 0x778
 801d5ce:	601a      	str	r2, [r3, #0]
 801d5d0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d5d4:	f2a3 737c 	subw	r3, r3, #1916	; 0x77c
 801d5d8:	6019      	str	r1, [r3, #0]
 801d5da:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d5de:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 801d5e2:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801d5e4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d5e8:	f5a3 63ef 	sub.w	r3, r3, #1912	; 0x778
 801d5ec:	6819      	ldr	r1, [r3, #0]
 801d5ee:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d5f2:	f2a3 737c 	subw	r3, r3, #1916	; 0x77c
 801d5f6:	681a      	ldr	r2, [r3, #0]
 801d5f8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d5fc:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 801d600:	681b      	ldr	r3, [r3, #0]
 801d602:	fb21 3202 	smlad	r2, r1, r2, r3
 801d606:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d60a:	f2a3 7384 	subw	r3, r3, #1924	; 0x784
 801d60e:	601a      	str	r2, [r3, #0]
  return(result);
 801d610:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d614:	f2a3 7384 	subw	r3, r3, #1924	; 0x784
 801d618:	681b      	ldr	r3, [r3, #0]
 801d61a:	f8c7 3aa8 	str.w	r3, [r7, #2728]	; 0xaa8
                res00 = __SMLAD(val2, val0, res00);
 801d61e:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801d622:	f8d7 1a74 	ldr.w	r1, [r7, #2676]	; 0xa74
 801d626:	f8d7 0aa8 	ldr.w	r0, [r7, #2728]	; 0xaa8
 801d62a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d62e:	f5a3 63ed 	sub.w	r3, r3, #1896	; 0x768
 801d632:	601a      	str	r2, [r3, #0]
 801d634:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d638:	f2a3 736c 	subw	r3, r3, #1900	; 0x76c
 801d63c:	6019      	str	r1, [r3, #0]
 801d63e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d642:	f5a3 63ee 	sub.w	r3, r3, #1904	; 0x770
 801d646:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801d648:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d64c:	f5a3 63ed 	sub.w	r3, r3, #1896	; 0x768
 801d650:	6819      	ldr	r1, [r3, #0]
 801d652:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d656:	f2a3 736c 	subw	r3, r3, #1900	; 0x76c
 801d65a:	681a      	ldr	r2, [r3, #0]
 801d65c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d660:	f5a3 63ee 	sub.w	r3, r3, #1904	; 0x770
 801d664:	681b      	ldr	r3, [r3, #0]
 801d666:	fb21 3202 	smlad	r2, r1, r2, r3
 801d66a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d66e:	f2a3 7374 	subw	r3, r3, #1908	; 0x774
 801d672:	601a      	str	r2, [r3, #0]
  return(result);
 801d674:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d678:	f2a3 7374 	subw	r3, r3, #1908	; 0x774
 801d67c:	681b      	ldr	r3, [r3, #0]
 801d67e:	f8c7 3aa8 	str.w	r3, [r7, #2728]	; 0xaa8
                res01 = __SMLAD(val5, val4, res01);
 801d682:	f8d7 2a64 	ldr.w	r2, [r7, #2660]	; 0xa64
 801d686:	f8d7 1a60 	ldr.w	r1, [r7, #2656]	; 0xa60
 801d68a:	f8d7 0aa4 	ldr.w	r0, [r7, #2724]	; 0xaa4
 801d68e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d692:	f5a3 63eb 	sub.w	r3, r3, #1880	; 0x758
 801d696:	601a      	str	r2, [r3, #0]
 801d698:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d69c:	f2a3 735c 	subw	r3, r3, #1884	; 0x75c
 801d6a0:	6019      	str	r1, [r3, #0]
 801d6a2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d6a6:	f5a3 63ec 	sub.w	r3, r3, #1888	; 0x760
 801d6aa:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801d6ac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d6b0:	f5a3 63eb 	sub.w	r3, r3, #1880	; 0x758
 801d6b4:	6819      	ldr	r1, [r3, #0]
 801d6b6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d6ba:	f2a3 735c 	subw	r3, r3, #1884	; 0x75c
 801d6be:	681a      	ldr	r2, [r3, #0]
 801d6c0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d6c4:	f5a3 63ec 	sub.w	r3, r3, #1888	; 0x760
 801d6c8:	681b      	ldr	r3, [r3, #0]
 801d6ca:	fb21 3202 	smlad	r2, r1, r2, r3
 801d6ce:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d6d2:	f2a3 7364 	subw	r3, r3, #1892	; 0x764
 801d6d6:	601a      	str	r2, [r3, #0]
  return(result);
 801d6d8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d6dc:	f2a3 7364 	subw	r3, r3, #1892	; 0x764
 801d6e0:	681b      	ldr	r3, [r3, #0]
 801d6e2:	f8c7 3aa4 	str.w	r3, [r7, #2724]	; 0xaa4
                res01 = __SMLAD(val2, val1, res01);
 801d6e6:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801d6ea:	f8d7 1a70 	ldr.w	r1, [r7, #2672]	; 0xa70
 801d6ee:	f8d7 0aa4 	ldr.w	r0, [r7, #2724]	; 0xaa4
 801d6f2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d6f6:	f5a3 63e9 	sub.w	r3, r3, #1864	; 0x748
 801d6fa:	601a      	str	r2, [r3, #0]
 801d6fc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d700:	f2a3 734c 	subw	r3, r3, #1868	; 0x74c
 801d704:	6019      	str	r1, [r3, #0]
 801d706:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d70a:	f5a3 63ea 	sub.w	r3, r3, #1872	; 0x750
 801d70e:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801d710:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d714:	f5a3 63e9 	sub.w	r3, r3, #1864	; 0x748
 801d718:	6819      	ldr	r1, [r3, #0]
 801d71a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d71e:	f2a3 734c 	subw	r3, r3, #1868	; 0x74c
 801d722:	681a      	ldr	r2, [r3, #0]
 801d724:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d728:	f5a3 63ea 	sub.w	r3, r3, #1872	; 0x750
 801d72c:	681b      	ldr	r3, [r3, #0]
 801d72e:	fb21 3202 	smlad	r2, r1, r2, r3
 801d732:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d736:	f2a3 7354 	subw	r3, r3, #1876	; 0x754
 801d73a:	601a      	str	r2, [r3, #0]
  return(result);
 801d73c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d740:	f2a3 7354 	subw	r3, r3, #1876	; 0x754
 801d744:	681b      	ldr	r3, [r3, #0]
 801d746:	f8c7 3aa4 	str.w	r3, [r7, #2724]	; 0xaa4
 801d74a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d74e:	f2a3 7244 	subw	r2, r3, #1860	; 0x744
 801d752:	f507 7392 	add.w	r3, r7, #292	; 0x124
 801d756:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801d758:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d75c:	f2a3 7344 	subw	r3, r3, #1860	; 0x744
 801d760:	681b      	ldr	r3, [r3, #0]
 801d762:	681b      	ldr	r3, [r3, #0]
 801d764:	681b      	ldr	r3, [r3, #0]
 801d766:	461a      	mov	r2, r3
 801d768:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d76c:	f6a3 13e4 	subw	r3, r3, #2532	; 0x9e4
 801d770:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801d772:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d776:	f2a3 7344 	subw	r3, r3, #1860	; 0x744
 801d77a:	681b      	ldr	r3, [r3, #0]
 801d77c:	681b      	ldr	r3, [r3, #0]
 801d77e:	1d1a      	adds	r2, r3, #4
 801d780:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d784:	f2a3 7344 	subw	r3, r3, #1860	; 0x744
 801d788:	681b      	ldr	r3, [r3, #0]
 801d78a:	601a      	str	r2, [r3, #0]
    return (val);
 801d78c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d790:	f6a3 13e4 	subw	r3, r3, #2532	; 0x9e4
 801d794:	681b      	ldr	r3, [r3, #0]

                val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 801d796:	f8c7 3a74 	str.w	r3, [r7, #2676]	; 0xa74
                val1 = arm_nn_read_q7x4((const q7_t *)&rhs_ptr[off0]);
 801d79a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d79e:	f6a3 13b4 	subw	r3, r3, #2484	; 0x9b4
 801d7a2:	681a      	ldr	r2, [r3, #0]
 801d7a4:	f8d7 3a84 	ldr.w	r3, [r7, #2692]	; 0xa84
 801d7a8:	441a      	add	r2, r3
 801d7aa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d7ae:	f5a3 63e8 	sub.w	r3, r3, #1856	; 0x740
 801d7b2:	601a      	str	r2, [r3, #0]
 801d7b4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d7b8:	f5a3 63e8 	sub.w	r3, r3, #1856	; 0x740
 801d7bc:	681b      	ldr	r3, [r3, #0]
 801d7be:	681b      	ldr	r3, [r3, #0]
 801d7c0:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801d7c2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d7c6:	f6a3 13e8 	subw	r3, r3, #2536	; 0x9e8
 801d7ca:	601a      	str	r2, [r3, #0]
    return (val);
 801d7cc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d7d0:	f6a3 13e8 	subw	r3, r3, #2536	; 0x9e8
 801d7d4:	681b      	ldr	r3, [r3, #0]
 801d7d6:	f8c7 3a70 	str.w	r3, [r7, #2672]	; 0xa70
 801d7da:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d7de:	f2a3 723c 	subw	r2, r3, #1852	; 0x73c
 801d7e2:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 801d7e6:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801d7e8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d7ec:	f2a3 733c 	subw	r3, r3, #1852	; 0x73c
 801d7f0:	681b      	ldr	r3, [r3, #0]
 801d7f2:	681b      	ldr	r3, [r3, #0]
 801d7f4:	681b      	ldr	r3, [r3, #0]
 801d7f6:	461a      	mov	r2, r3
 801d7f8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d7fc:	f6a3 13ec 	subw	r3, r3, #2540	; 0x9ec
 801d800:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801d802:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d806:	f2a3 733c 	subw	r3, r3, #1852	; 0x73c
 801d80a:	681b      	ldr	r3, [r3, #0]
 801d80c:	681b      	ldr	r3, [r3, #0]
 801d80e:	1d1a      	adds	r2, r3, #4
 801d810:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d814:	f2a3 733c 	subw	r3, r3, #1852	; 0x73c
 801d818:	681b      	ldr	r3, [r3, #0]
 801d81a:	601a      	str	r2, [r3, #0]
    return (val);
 801d81c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d820:	f6a3 13ec 	subw	r3, r3, #2540	; 0x9ec
 801d824:	681b      	ldr	r3, [r3, #0]
                val2 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 801d826:	f8c7 3a6c 	str.w	r3, [r7, #2668]	; 0xa6c
                val3 = __SXTB16(val0);
 801d82a:	f8d7 2a74 	ldr.w	r2, [r7, #2676]	; 0xa74
 801d82e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d832:	f2a3 7334 	subw	r3, r3, #1844	; 0x734
 801d836:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801d838:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d83c:	f2a3 7334 	subw	r3, r3, #1844	; 0x734
 801d840:	681b      	ldr	r3, [r3, #0]
 801d842:	fa2f f283 	sxtb16	r2, r3
 801d846:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d84a:	f5a3 63e7 	sub.w	r3, r3, #1848	; 0x738
 801d84e:	601a      	str	r2, [r3, #0]
  return(result);
 801d850:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d854:	f5a3 63e7 	sub.w	r3, r3, #1848	; 0x738
 801d858:	681b      	ldr	r3, [r3, #0]
 801d85a:	f8c7 3a68 	str.w	r3, [r7, #2664]	; 0xa68
                val5 = __SXTB16(val2);
 801d85e:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801d862:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d866:	f2a3 732c 	subw	r3, r3, #1836	; 0x72c
 801d86a:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801d86c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d870:	f2a3 732c 	subw	r3, r3, #1836	; 0x72c
 801d874:	681b      	ldr	r3, [r3, #0]
 801d876:	fa2f f283 	sxtb16	r2, r3
 801d87a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d87e:	f5a3 63e6 	sub.w	r3, r3, #1840	; 0x730
 801d882:	601a      	str	r2, [r3, #0]
  return(result);
 801d884:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d888:	f5a3 63e6 	sub.w	r3, r3, #1840	; 0x730
 801d88c:	681b      	ldr	r3, [r3, #0]
 801d88e:	f8c7 3a64 	str.w	r3, [r7, #2660]	; 0xa64
                val4 = __SXTB16(val1);
 801d892:	f8d7 2a70 	ldr.w	r2, [r7, #2672]	; 0xa70
 801d896:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d89a:	f2a3 7324 	subw	r3, r3, #1828	; 0x724
 801d89e:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801d8a0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d8a4:	f2a3 7324 	subw	r3, r3, #1828	; 0x724
 801d8a8:	681b      	ldr	r3, [r3, #0]
 801d8aa:	fa2f f283 	sxtb16	r2, r3
 801d8ae:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d8b2:	f5a3 63e5 	sub.w	r3, r3, #1832	; 0x728
 801d8b6:	601a      	str	r2, [r3, #0]
  return(result);
 801d8b8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d8bc:	f5a3 63e5 	sub.w	r3, r3, #1832	; 0x728
 801d8c0:	681b      	ldr	r3, [r3, #0]
 801d8c2:	f8c7 3a60 	str.w	r3, [r7, #2656]	; 0xa60
                val0 = __SXTB16_RORn(val0, 8);
 801d8c6:	f8d7 2a74 	ldr.w	r2, [r7, #2676]	; 0xa74
 801d8ca:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d8ce:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 801d8d2:	601a      	str	r2, [r3, #0]
 801d8d4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d8d8:	f2a3 720c 	subw	r2, r3, #1804	; 0x70c
 801d8dc:	2308      	movs	r3, #8
 801d8de:	6013      	str	r3, [r2, #0]
 801d8e0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d8e4:	f5a3 62e2 	sub.w	r2, r3, #1808	; 0x710
 801d8e8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d8ec:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 801d8f0:	681b      	ldr	r3, [r3, #0]
 801d8f2:	6013      	str	r3, [r2, #0]
 801d8f4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d8f8:	f2a3 7214 	subw	r2, r3, #1812	; 0x714
 801d8fc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d900:	f2a3 730c 	subw	r3, r3, #1804	; 0x70c
 801d904:	681b      	ldr	r3, [r3, #0]
 801d906:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801d908:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d90c:	f2a3 7214 	subw	r2, r3, #1812	; 0x714
 801d910:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d914:	f2a3 7314 	subw	r3, r3, #1812	; 0x714
 801d918:	681b      	ldr	r3, [r3, #0]
 801d91a:	f003 031f 	and.w	r3, r3, #31
 801d91e:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801d920:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d924:	f2a3 7314 	subw	r3, r3, #1812	; 0x714
 801d928:	681b      	ldr	r3, [r3, #0]
 801d92a:	2b00      	cmp	r3, #0
 801d92c:	d105      	bne.n	801d93a <arm_nn_mat_mult_nt_t_s8+0x3a1a>
    return op1;
 801d92e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d932:	f5a3 63e2 	sub.w	r3, r3, #1808	; 0x710
 801d936:	681a      	ldr	r2, [r3, #0]
 801d938:	e00a      	b.n	801d950 <arm_nn_mat_mult_nt_t_s8+0x3a30>
  return (op1 >> op2) | (op1 << (32U - op2));
 801d93a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d93e:	f5a3 62e2 	sub.w	r2, r3, #1808	; 0x710
 801d942:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d946:	f2a3 7314 	subw	r3, r3, #1812	; 0x714
 801d94a:	6812      	ldr	r2, [r2, #0]
 801d94c:	681b      	ldr	r3, [r3, #0]
 801d94e:	41da      	rors	r2, r3
 801d950:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d954:	f5a3 63e3 	sub.w	r3, r3, #1816	; 0x718
 801d958:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801d95a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d95e:	f5a3 63e3 	sub.w	r3, r3, #1816	; 0x718
 801d962:	681b      	ldr	r3, [r3, #0]
 801d964:	fa2f f283 	sxtb16	r2, r3
 801d968:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d96c:	f2a3 731c 	subw	r3, r3, #1820	; 0x71c
 801d970:	601a      	str	r2, [r3, #0]
  return(result);
 801d972:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d976:	f2a3 731c 	subw	r3, r3, #1820	; 0x71c
 801d97a:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801d97c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d980:	f5a3 63e4 	sub.w	r3, r3, #1824	; 0x720
 801d984:	601a      	str	r2, [r3, #0]
  return result;
 801d986:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d98a:	f5a3 63e4 	sub.w	r3, r3, #1824	; 0x720
 801d98e:	681b      	ldr	r3, [r3, #0]
 801d990:	f8c7 3a74 	str.w	r3, [r7, #2676]	; 0xa74
                val2 = __SXTB16_RORn(val2, 8);
 801d994:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801d998:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d99c:	f2a3 63ec 	subw	r3, r3, #1772	; 0x6ec
 801d9a0:	601a      	str	r2, [r3, #0]
 801d9a2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d9a6:	f5a3 62de 	sub.w	r2, r3, #1776	; 0x6f0
 801d9aa:	2308      	movs	r3, #8
 801d9ac:	6013      	str	r3, [r2, #0]
 801d9ae:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d9b2:	f2a3 62f4 	subw	r2, r3, #1780	; 0x6f4
 801d9b6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d9ba:	f2a3 63ec 	subw	r3, r3, #1772	; 0x6ec
 801d9be:	681b      	ldr	r3, [r3, #0]
 801d9c0:	6013      	str	r3, [r2, #0]
 801d9c2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d9c6:	f5a3 62df 	sub.w	r2, r3, #1784	; 0x6f8
 801d9ca:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d9ce:	f5a3 63de 	sub.w	r3, r3, #1776	; 0x6f0
 801d9d2:	681b      	ldr	r3, [r3, #0]
 801d9d4:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801d9d6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d9da:	f5a3 62df 	sub.w	r2, r3, #1784	; 0x6f8
 801d9de:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d9e2:	f5a3 63df 	sub.w	r3, r3, #1784	; 0x6f8
 801d9e6:	681b      	ldr	r3, [r3, #0]
 801d9e8:	f003 031f 	and.w	r3, r3, #31
 801d9ec:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801d9ee:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801d9f2:	f5a3 63df 	sub.w	r3, r3, #1784	; 0x6f8
 801d9f6:	681b      	ldr	r3, [r3, #0]
 801d9f8:	2b00      	cmp	r3, #0
 801d9fa:	d105      	bne.n	801da08 <arm_nn_mat_mult_nt_t_s8+0x3ae8>
    return op1;
 801d9fc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801da00:	f2a3 63f4 	subw	r3, r3, #1780	; 0x6f4
 801da04:	681a      	ldr	r2, [r3, #0]
 801da06:	e00a      	b.n	801da1e <arm_nn_mat_mult_nt_t_s8+0x3afe>
  return (op1 >> op2) | (op1 << (32U - op2));
 801da08:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801da0c:	f2a3 62f4 	subw	r2, r3, #1780	; 0x6f4
 801da10:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801da14:	f5a3 63df 	sub.w	r3, r3, #1784	; 0x6f8
 801da18:	6812      	ldr	r2, [r2, #0]
 801da1a:	681b      	ldr	r3, [r3, #0]
 801da1c:	41da      	rors	r2, r3
 801da1e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801da22:	f2a3 63fc 	subw	r3, r3, #1788	; 0x6fc
 801da26:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801da28:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801da2c:	f2a3 63fc 	subw	r3, r3, #1788	; 0x6fc
 801da30:	681b      	ldr	r3, [r3, #0]
 801da32:	fa2f f283 	sxtb16	r2, r3
 801da36:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801da3a:	f5a3 63e0 	sub.w	r3, r3, #1792	; 0x700
 801da3e:	601a      	str	r2, [r3, #0]
  return(result);
 801da40:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801da44:	f5a3 63e0 	sub.w	r3, r3, #1792	; 0x700
 801da48:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801da4a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801da4e:	f2a3 7304 	subw	r3, r3, #1796	; 0x704
 801da52:	601a      	str	r2, [r3, #0]
  return result;
 801da54:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801da58:	f2a3 7304 	subw	r3, r3, #1796	; 0x704
 801da5c:	681b      	ldr	r3, [r3, #0]
 801da5e:	f8c7 3a6c 	str.w	r3, [r7, #2668]	; 0xa6c
                val1 = __SXTB16_RORn(val1, 8);
 801da62:	f8d7 2a70 	ldr.w	r2, [r7, #2672]	; 0xa70
 801da66:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801da6a:	f5a3 63da 	sub.w	r3, r3, #1744	; 0x6d0
 801da6e:	601a      	str	r2, [r3, #0]
 801da70:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801da74:	f2a3 62d4 	subw	r2, r3, #1748	; 0x6d4
 801da78:	2308      	movs	r3, #8
 801da7a:	6013      	str	r3, [r2, #0]
 801da7c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801da80:	f5a3 62db 	sub.w	r2, r3, #1752	; 0x6d8
 801da84:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801da88:	f5a3 63da 	sub.w	r3, r3, #1744	; 0x6d0
 801da8c:	681b      	ldr	r3, [r3, #0]
 801da8e:	6013      	str	r3, [r2, #0]
 801da90:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801da94:	f2a3 62dc 	subw	r2, r3, #1756	; 0x6dc
 801da98:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801da9c:	f2a3 63d4 	subw	r3, r3, #1748	; 0x6d4
 801daa0:	681b      	ldr	r3, [r3, #0]
 801daa2:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801daa4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801daa8:	f2a3 62dc 	subw	r2, r3, #1756	; 0x6dc
 801daac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dab0:	f2a3 63dc 	subw	r3, r3, #1756	; 0x6dc
 801dab4:	681b      	ldr	r3, [r3, #0]
 801dab6:	f003 031f 	and.w	r3, r3, #31
 801daba:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801dabc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dac0:	f2a3 63dc 	subw	r3, r3, #1756	; 0x6dc
 801dac4:	681b      	ldr	r3, [r3, #0]
 801dac6:	2b00      	cmp	r3, #0
 801dac8:	d105      	bne.n	801dad6 <arm_nn_mat_mult_nt_t_s8+0x3bb6>
    return op1;
 801daca:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dace:	f5a3 63db 	sub.w	r3, r3, #1752	; 0x6d8
 801dad2:	681a      	ldr	r2, [r3, #0]
 801dad4:	e00a      	b.n	801daec <arm_nn_mat_mult_nt_t_s8+0x3bcc>
  return (op1 >> op2) | (op1 << (32U - op2));
 801dad6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dada:	f5a3 62db 	sub.w	r2, r3, #1752	; 0x6d8
 801dade:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dae2:	f2a3 63dc 	subw	r3, r3, #1756	; 0x6dc
 801dae6:	6812      	ldr	r2, [r2, #0]
 801dae8:	681b      	ldr	r3, [r3, #0]
 801daea:	41da      	rors	r2, r3
 801daec:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801daf0:	f5a3 63dc 	sub.w	r3, r3, #1760	; 0x6e0
 801daf4:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801daf6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dafa:	f5a3 63dc 	sub.w	r3, r3, #1760	; 0x6e0
 801dafe:	681b      	ldr	r3, [r3, #0]
 801db00:	fa2f f283 	sxtb16	r2, r3
 801db04:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801db08:	f2a3 63e4 	subw	r3, r3, #1764	; 0x6e4
 801db0c:	601a      	str	r2, [r3, #0]
  return(result);
 801db0e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801db12:	f2a3 63e4 	subw	r3, r3, #1764	; 0x6e4
 801db16:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801db18:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801db1c:	f5a3 63dd 	sub.w	r3, r3, #1768	; 0x6e8
 801db20:	601a      	str	r2, [r3, #0]
  return result;
 801db22:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801db26:	f5a3 63dd 	sub.w	r3, r3, #1768	; 0x6e8
 801db2a:	681b      	ldr	r3, [r3, #0]
 801db2c:	f8c7 3a70 	str.w	r3, [r7, #2672]	; 0xa70

                // 4 x MAC res00, res01
                res00 = __SMLAD(val5, val3, res00);
 801db30:	f8d7 2a64 	ldr.w	r2, [r7, #2660]	; 0xa64
 801db34:	f8d7 1a68 	ldr.w	r1, [r7, #2664]	; 0xa68
 801db38:	f8d7 0aa8 	ldr.w	r0, [r7, #2728]	; 0xaa8
 801db3c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801db40:	f5a3 63d8 	sub.w	r3, r3, #1728	; 0x6c0
 801db44:	601a      	str	r2, [r3, #0]
 801db46:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801db4a:	f2a3 63c4 	subw	r3, r3, #1732	; 0x6c4
 801db4e:	6019      	str	r1, [r3, #0]
 801db50:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801db54:	f5a3 63d9 	sub.w	r3, r3, #1736	; 0x6c8
 801db58:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801db5a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801db5e:	f5a3 63d8 	sub.w	r3, r3, #1728	; 0x6c0
 801db62:	6819      	ldr	r1, [r3, #0]
 801db64:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801db68:	f2a3 63c4 	subw	r3, r3, #1732	; 0x6c4
 801db6c:	681a      	ldr	r2, [r3, #0]
 801db6e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801db72:	f5a3 63d9 	sub.w	r3, r3, #1736	; 0x6c8
 801db76:	681b      	ldr	r3, [r3, #0]
 801db78:	fb21 3202 	smlad	r2, r1, r2, r3
 801db7c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801db80:	f2a3 63cc 	subw	r3, r3, #1740	; 0x6cc
 801db84:	601a      	str	r2, [r3, #0]
  return(result);
 801db86:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801db8a:	f2a3 63cc 	subw	r3, r3, #1740	; 0x6cc
 801db8e:	681b      	ldr	r3, [r3, #0]
 801db90:	f8c7 3aa8 	str.w	r3, [r7, #2728]	; 0xaa8
                res00 = __SMLAD(val2, val0, res00);
 801db94:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801db98:	f8d7 1a74 	ldr.w	r1, [r7, #2676]	; 0xa74
 801db9c:	f8d7 0aa8 	ldr.w	r0, [r7, #2728]	; 0xaa8
 801dba0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dba4:	f5a3 63d6 	sub.w	r3, r3, #1712	; 0x6b0
 801dba8:	601a      	str	r2, [r3, #0]
 801dbaa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dbae:	f2a3 63b4 	subw	r3, r3, #1716	; 0x6b4
 801dbb2:	6019      	str	r1, [r3, #0]
 801dbb4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dbb8:	f5a3 63d7 	sub.w	r3, r3, #1720	; 0x6b8
 801dbbc:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801dbbe:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dbc2:	f5a3 63d6 	sub.w	r3, r3, #1712	; 0x6b0
 801dbc6:	6819      	ldr	r1, [r3, #0]
 801dbc8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dbcc:	f2a3 63b4 	subw	r3, r3, #1716	; 0x6b4
 801dbd0:	681a      	ldr	r2, [r3, #0]
 801dbd2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dbd6:	f5a3 63d7 	sub.w	r3, r3, #1720	; 0x6b8
 801dbda:	681b      	ldr	r3, [r3, #0]
 801dbdc:	fb21 3202 	smlad	r2, r1, r2, r3
 801dbe0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dbe4:	f2a3 63bc 	subw	r3, r3, #1724	; 0x6bc
 801dbe8:	601a      	str	r2, [r3, #0]
  return(result);
 801dbea:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dbee:	f2a3 63bc 	subw	r3, r3, #1724	; 0x6bc
 801dbf2:	681b      	ldr	r3, [r3, #0]
 801dbf4:	f8c7 3aa8 	str.w	r3, [r7, #2728]	; 0xaa8
                res01 = __SMLAD(val5, val4, res01);
 801dbf8:	f8d7 2a64 	ldr.w	r2, [r7, #2660]	; 0xa64
 801dbfc:	f8d7 1a60 	ldr.w	r1, [r7, #2656]	; 0xa60
 801dc00:	f8d7 0aa4 	ldr.w	r0, [r7, #2724]	; 0xaa4
 801dc04:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dc08:	f5a3 63d4 	sub.w	r3, r3, #1696	; 0x6a0
 801dc0c:	601a      	str	r2, [r3, #0]
 801dc0e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dc12:	f2a3 63a4 	subw	r3, r3, #1700	; 0x6a4
 801dc16:	6019      	str	r1, [r3, #0]
 801dc18:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dc1c:	f5a3 63d5 	sub.w	r3, r3, #1704	; 0x6a8
 801dc20:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801dc22:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dc26:	f5a3 63d4 	sub.w	r3, r3, #1696	; 0x6a0
 801dc2a:	6819      	ldr	r1, [r3, #0]
 801dc2c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dc30:	f2a3 63a4 	subw	r3, r3, #1700	; 0x6a4
 801dc34:	681a      	ldr	r2, [r3, #0]
 801dc36:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dc3a:	f5a3 63d5 	sub.w	r3, r3, #1704	; 0x6a8
 801dc3e:	681b      	ldr	r3, [r3, #0]
 801dc40:	fb21 3202 	smlad	r2, r1, r2, r3
 801dc44:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dc48:	f2a3 63ac 	subw	r3, r3, #1708	; 0x6ac
 801dc4c:	601a      	str	r2, [r3, #0]
  return(result);
 801dc4e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dc52:	f2a3 63ac 	subw	r3, r3, #1708	; 0x6ac
 801dc56:	681b      	ldr	r3, [r3, #0]
 801dc58:	f8c7 3aa4 	str.w	r3, [r7, #2724]	; 0xaa4
                res01 = __SMLAD(val2, val1, res01);
 801dc5c:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801dc60:	f8d7 1a70 	ldr.w	r1, [r7, #2672]	; 0xa70
 801dc64:	f8d7 0aa4 	ldr.w	r0, [r7, #2724]	; 0xaa4
 801dc68:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dc6c:	f5a3 63d2 	sub.w	r3, r3, #1680	; 0x690
 801dc70:	601a      	str	r2, [r3, #0]
 801dc72:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dc76:	f2a3 6394 	subw	r3, r3, #1684	; 0x694
 801dc7a:	6019      	str	r1, [r3, #0]
 801dc7c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dc80:	f5a3 63d3 	sub.w	r3, r3, #1688	; 0x698
 801dc84:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801dc86:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dc8a:	f5a3 63d2 	sub.w	r3, r3, #1680	; 0x690
 801dc8e:	6819      	ldr	r1, [r3, #0]
 801dc90:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dc94:	f2a3 6394 	subw	r3, r3, #1684	; 0x694
 801dc98:	681a      	ldr	r2, [r3, #0]
 801dc9a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dc9e:	f5a3 63d3 	sub.w	r3, r3, #1688	; 0x698
 801dca2:	681b      	ldr	r3, [r3, #0]
 801dca4:	fb21 3202 	smlad	r2, r1, r2, r3
 801dca8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dcac:	f2a3 639c 	subw	r3, r3, #1692	; 0x69c
 801dcb0:	601a      	str	r2, [r3, #0]
  return(result);
 801dcb2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dcb6:	f2a3 639c 	subw	r3, r3, #1692	; 0x69c
 801dcba:	681b      	ldr	r3, [r3, #0]
 801dcbc:	f8c7 3aa4 	str.w	r3, [r7, #2724]	; 0xaa4
 801dcc0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dcc4:	f2a3 628c 	subw	r2, r3, #1676	; 0x68c
 801dcc8:	f507 7392 	add.w	r3, r7, #292	; 0x124
 801dccc:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801dcce:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dcd2:	f2a3 638c 	subw	r3, r3, #1676	; 0x68c
 801dcd6:	681b      	ldr	r3, [r3, #0]
 801dcd8:	681b      	ldr	r3, [r3, #0]
 801dcda:	681b      	ldr	r3, [r3, #0]
 801dcdc:	461a      	mov	r2, r3
 801dcde:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dce2:	f5a3 631f 	sub.w	r3, r3, #2544	; 0x9f0
 801dce6:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801dce8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dcec:	f2a3 638c 	subw	r3, r3, #1676	; 0x68c
 801dcf0:	681b      	ldr	r3, [r3, #0]
 801dcf2:	681b      	ldr	r3, [r3, #0]
 801dcf4:	1d1a      	adds	r2, r3, #4
 801dcf6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dcfa:	f2a3 638c 	subw	r3, r3, #1676	; 0x68c
 801dcfe:	681b      	ldr	r3, [r3, #0]
 801dd00:	601a      	str	r2, [r3, #0]
    return (val);
 801dd02:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dd06:	f5a3 631f 	sub.w	r3, r3, #2544	; 0x9f0
 801dd0a:	681b      	ldr	r3, [r3, #0]

                val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 801dd0c:	f8c7 3a74 	str.w	r3, [r7, #2676]	; 0xa74
                val1 = arm_nn_read_q7x4((const q7_t *)&rhs_ptr[off0]);
 801dd10:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dd14:	f6a3 13b4 	subw	r3, r3, #2484	; 0x9b4
 801dd18:	681a      	ldr	r2, [r3, #0]
 801dd1a:	f8d7 3a84 	ldr.w	r3, [r7, #2692]	; 0xa84
 801dd1e:	441a      	add	r2, r3
 801dd20:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dd24:	f5a3 63d1 	sub.w	r3, r3, #1672	; 0x688
 801dd28:	601a      	str	r2, [r3, #0]
 801dd2a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dd2e:	f5a3 63d1 	sub.w	r3, r3, #1672	; 0x688
 801dd32:	681b      	ldr	r3, [r3, #0]
 801dd34:	681b      	ldr	r3, [r3, #0]
 801dd36:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801dd38:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dd3c:	f6a3 13f4 	subw	r3, r3, #2548	; 0x9f4
 801dd40:	601a      	str	r2, [r3, #0]
    return (val);
 801dd42:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dd46:	f6a3 13f4 	subw	r3, r3, #2548	; 0x9f4
 801dd4a:	681b      	ldr	r3, [r3, #0]
 801dd4c:	f8c7 3a70 	str.w	r3, [r7, #2672]	; 0xa70
 801dd50:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dd54:	f2a3 6284 	subw	r2, r3, #1668	; 0x684
 801dd58:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 801dd5c:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801dd5e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dd62:	f2a3 6384 	subw	r3, r3, #1668	; 0x684
 801dd66:	681b      	ldr	r3, [r3, #0]
 801dd68:	681b      	ldr	r3, [r3, #0]
 801dd6a:	681b      	ldr	r3, [r3, #0]
 801dd6c:	461a      	mov	r2, r3
 801dd6e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dd72:	f6a3 13f8 	subw	r3, r3, #2552	; 0x9f8
 801dd76:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801dd78:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dd7c:	f2a3 6384 	subw	r3, r3, #1668	; 0x684
 801dd80:	681b      	ldr	r3, [r3, #0]
 801dd82:	681b      	ldr	r3, [r3, #0]
 801dd84:	1d1a      	adds	r2, r3, #4
 801dd86:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dd8a:	f2a3 6384 	subw	r3, r3, #1668	; 0x684
 801dd8e:	681b      	ldr	r3, [r3, #0]
 801dd90:	601a      	str	r2, [r3, #0]
    return (val);
 801dd92:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dd96:	f6a3 13f8 	subw	r3, r3, #2552	; 0x9f8
 801dd9a:	681b      	ldr	r3, [r3, #0]
                val2 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 801dd9c:	f8c7 3a6c 	str.w	r3, [r7, #2668]	; 0xa6c
                val3 = __SXTB16(val0);
 801dda0:	f8d7 2a74 	ldr.w	r2, [r7, #2676]	; 0xa74
 801dda4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dda8:	f2a3 637c 	subw	r3, r3, #1660	; 0x67c
 801ddac:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ddae:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ddb2:	f2a3 637c 	subw	r3, r3, #1660	; 0x67c
 801ddb6:	681b      	ldr	r3, [r3, #0]
 801ddb8:	fa2f f283 	sxtb16	r2, r3
 801ddbc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ddc0:	f5a3 63d0 	sub.w	r3, r3, #1664	; 0x680
 801ddc4:	601a      	str	r2, [r3, #0]
  return(result);
 801ddc6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ddca:	f5a3 63d0 	sub.w	r3, r3, #1664	; 0x680
 801ddce:	681b      	ldr	r3, [r3, #0]
 801ddd0:	f8c7 3a68 	str.w	r3, [r7, #2664]	; 0xa68
                val5 = __SXTB16(val2);
 801ddd4:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801ddd8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dddc:	f2a3 6374 	subw	r3, r3, #1652	; 0x674
 801dde0:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801dde2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dde6:	f2a3 6374 	subw	r3, r3, #1652	; 0x674
 801ddea:	681b      	ldr	r3, [r3, #0]
 801ddec:	fa2f f283 	sxtb16	r2, r3
 801ddf0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ddf4:	f5a3 63cf 	sub.w	r3, r3, #1656	; 0x678
 801ddf8:	601a      	str	r2, [r3, #0]
  return(result);
 801ddfa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ddfe:	f5a3 63cf 	sub.w	r3, r3, #1656	; 0x678
 801de02:	681b      	ldr	r3, [r3, #0]
 801de04:	f8c7 3a64 	str.w	r3, [r7, #2660]	; 0xa64
                val4 = __SXTB16(val1);
 801de08:	f8d7 2a70 	ldr.w	r2, [r7, #2672]	; 0xa70
 801de0c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801de10:	f2a3 636c 	subw	r3, r3, #1644	; 0x66c
 801de14:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801de16:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801de1a:	f2a3 636c 	subw	r3, r3, #1644	; 0x66c
 801de1e:	681b      	ldr	r3, [r3, #0]
 801de20:	fa2f f283 	sxtb16	r2, r3
 801de24:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801de28:	f5a3 63ce 	sub.w	r3, r3, #1648	; 0x670
 801de2c:	601a      	str	r2, [r3, #0]
  return(result);
 801de2e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801de32:	f5a3 63ce 	sub.w	r3, r3, #1648	; 0x670
 801de36:	681b      	ldr	r3, [r3, #0]
 801de38:	f8c7 3a60 	str.w	r3, [r7, #2656]	; 0xa60
                val0 = __SXTB16_RORn(val0, 8);
 801de3c:	f8d7 2a74 	ldr.w	r2, [r7, #2676]	; 0xa74
 801de40:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801de44:	f5a3 63ca 	sub.w	r3, r3, #1616	; 0x650
 801de48:	601a      	str	r2, [r3, #0]
 801de4a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801de4e:	f2a3 6254 	subw	r2, r3, #1620	; 0x654
 801de52:	2308      	movs	r3, #8
 801de54:	6013      	str	r3, [r2, #0]
 801de56:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801de5a:	f5a3 62cb 	sub.w	r2, r3, #1624	; 0x658
 801de5e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801de62:	f5a3 63ca 	sub.w	r3, r3, #1616	; 0x650
 801de66:	681b      	ldr	r3, [r3, #0]
 801de68:	6013      	str	r3, [r2, #0]
 801de6a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801de6e:	f2a3 625c 	subw	r2, r3, #1628	; 0x65c
 801de72:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801de76:	f2a3 6354 	subw	r3, r3, #1620	; 0x654
 801de7a:	681b      	ldr	r3, [r3, #0]
 801de7c:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801de7e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801de82:	f2a3 625c 	subw	r2, r3, #1628	; 0x65c
 801de86:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801de8a:	f2a3 635c 	subw	r3, r3, #1628	; 0x65c
 801de8e:	681b      	ldr	r3, [r3, #0]
 801de90:	f003 031f 	and.w	r3, r3, #31
 801de94:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801de96:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801de9a:	f2a3 635c 	subw	r3, r3, #1628	; 0x65c
 801de9e:	681b      	ldr	r3, [r3, #0]
 801dea0:	2b00      	cmp	r3, #0
 801dea2:	d105      	bne.n	801deb0 <arm_nn_mat_mult_nt_t_s8+0x3f90>
    return op1;
 801dea4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dea8:	f5a3 63cb 	sub.w	r3, r3, #1624	; 0x658
 801deac:	681a      	ldr	r2, [r3, #0]
 801deae:	e00a      	b.n	801dec6 <arm_nn_mat_mult_nt_t_s8+0x3fa6>
  return (op1 >> op2) | (op1 << (32U - op2));
 801deb0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801deb4:	f5a3 62cb 	sub.w	r2, r3, #1624	; 0x658
 801deb8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801debc:	f2a3 635c 	subw	r3, r3, #1628	; 0x65c
 801dec0:	6812      	ldr	r2, [r2, #0]
 801dec2:	681b      	ldr	r3, [r3, #0]
 801dec4:	41da      	rors	r2, r3
 801dec6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801deca:	f5a3 63cc 	sub.w	r3, r3, #1632	; 0x660
 801dece:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ded0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ded4:	f5a3 63cc 	sub.w	r3, r3, #1632	; 0x660
 801ded8:	681b      	ldr	r3, [r3, #0]
 801deda:	fa2f f283 	sxtb16	r2, r3
 801dede:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dee2:	f2a3 6364 	subw	r3, r3, #1636	; 0x664
 801dee6:	601a      	str	r2, [r3, #0]
  return(result);
 801dee8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801deec:	f2a3 6364 	subw	r3, r3, #1636	; 0x664
 801def0:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801def2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801def6:	f5a3 63cd 	sub.w	r3, r3, #1640	; 0x668
 801defa:	601a      	str	r2, [r3, #0]
  return result;
 801defc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801df00:	f5a3 63cd 	sub.w	r3, r3, #1640	; 0x668
 801df04:	681b      	ldr	r3, [r3, #0]
 801df06:	f8c7 3a74 	str.w	r3, [r7, #2676]	; 0xa74
                val2 = __SXTB16_RORn(val2, 8);
 801df0a:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801df0e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801df12:	f2a3 6334 	subw	r3, r3, #1588	; 0x634
 801df16:	601a      	str	r2, [r3, #0]
 801df18:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801df1c:	f5a3 62c7 	sub.w	r2, r3, #1592	; 0x638
 801df20:	2308      	movs	r3, #8
 801df22:	6013      	str	r3, [r2, #0]
 801df24:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801df28:	f2a3 623c 	subw	r2, r3, #1596	; 0x63c
 801df2c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801df30:	f2a3 6334 	subw	r3, r3, #1588	; 0x634
 801df34:	681b      	ldr	r3, [r3, #0]
 801df36:	6013      	str	r3, [r2, #0]
 801df38:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801df3c:	f5a3 62c8 	sub.w	r2, r3, #1600	; 0x640
 801df40:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801df44:	f5a3 63c7 	sub.w	r3, r3, #1592	; 0x638
 801df48:	681b      	ldr	r3, [r3, #0]
 801df4a:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801df4c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801df50:	f5a3 62c8 	sub.w	r2, r3, #1600	; 0x640
 801df54:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801df58:	f5a3 63c8 	sub.w	r3, r3, #1600	; 0x640
 801df5c:	681b      	ldr	r3, [r3, #0]
 801df5e:	f003 031f 	and.w	r3, r3, #31
 801df62:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801df64:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801df68:	f5a3 63c8 	sub.w	r3, r3, #1600	; 0x640
 801df6c:	681b      	ldr	r3, [r3, #0]
 801df6e:	2b00      	cmp	r3, #0
 801df70:	d105      	bne.n	801df7e <arm_nn_mat_mult_nt_t_s8+0x405e>
    return op1;
 801df72:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801df76:	f2a3 633c 	subw	r3, r3, #1596	; 0x63c
 801df7a:	681a      	ldr	r2, [r3, #0]
 801df7c:	e00a      	b.n	801df94 <arm_nn_mat_mult_nt_t_s8+0x4074>
  return (op1 >> op2) | (op1 << (32U - op2));
 801df7e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801df82:	f2a3 623c 	subw	r2, r3, #1596	; 0x63c
 801df86:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801df8a:	f5a3 63c8 	sub.w	r3, r3, #1600	; 0x640
 801df8e:	6812      	ldr	r2, [r2, #0]
 801df90:	681b      	ldr	r3, [r3, #0]
 801df92:	41da      	rors	r2, r3
 801df94:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801df98:	f2a3 6344 	subw	r3, r3, #1604	; 0x644
 801df9c:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801df9e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dfa2:	f2a3 6344 	subw	r3, r3, #1604	; 0x644
 801dfa6:	681b      	ldr	r3, [r3, #0]
 801dfa8:	fa2f f283 	sxtb16	r2, r3
 801dfac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dfb0:	f5a3 63c9 	sub.w	r3, r3, #1608	; 0x648
 801dfb4:	601a      	str	r2, [r3, #0]
  return(result);
 801dfb6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dfba:	f5a3 63c9 	sub.w	r3, r3, #1608	; 0x648
 801dfbe:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801dfc0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dfc4:	f2a3 634c 	subw	r3, r3, #1612	; 0x64c
 801dfc8:	601a      	str	r2, [r3, #0]
  return result;
 801dfca:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dfce:	f2a3 634c 	subw	r3, r3, #1612	; 0x64c
 801dfd2:	681b      	ldr	r3, [r3, #0]
 801dfd4:	f8c7 3a6c 	str.w	r3, [r7, #2668]	; 0xa6c
                val1 = __SXTB16_RORn(val1, 8);
 801dfd8:	f8d7 2a70 	ldr.w	r2, [r7, #2672]	; 0xa70
 801dfdc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dfe0:	f5a3 63c3 	sub.w	r3, r3, #1560	; 0x618
 801dfe4:	601a      	str	r2, [r3, #0]
 801dfe6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dfea:	f2a3 621c 	subw	r2, r3, #1564	; 0x61c
 801dfee:	2308      	movs	r3, #8
 801dff0:	6013      	str	r3, [r2, #0]
 801dff2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dff6:	f5a3 62c4 	sub.w	r2, r3, #1568	; 0x620
 801dffa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801dffe:	f5a3 63c3 	sub.w	r3, r3, #1560	; 0x618
 801e002:	681b      	ldr	r3, [r3, #0]
 801e004:	6013      	str	r3, [r2, #0]
 801e006:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e00a:	f2a3 6224 	subw	r2, r3, #1572	; 0x624
 801e00e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e012:	f2a3 631c 	subw	r3, r3, #1564	; 0x61c
 801e016:	681b      	ldr	r3, [r3, #0]
 801e018:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801e01a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e01e:	f2a3 6224 	subw	r2, r3, #1572	; 0x624
 801e022:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e026:	f2a3 6324 	subw	r3, r3, #1572	; 0x624
 801e02a:	681b      	ldr	r3, [r3, #0]
 801e02c:	f003 031f 	and.w	r3, r3, #31
 801e030:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801e032:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e036:	f2a3 6324 	subw	r3, r3, #1572	; 0x624
 801e03a:	681b      	ldr	r3, [r3, #0]
 801e03c:	2b00      	cmp	r3, #0
 801e03e:	d105      	bne.n	801e04c <arm_nn_mat_mult_nt_t_s8+0x412c>
    return op1;
 801e040:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e044:	f5a3 63c4 	sub.w	r3, r3, #1568	; 0x620
 801e048:	681a      	ldr	r2, [r3, #0]
 801e04a:	e00a      	b.n	801e062 <arm_nn_mat_mult_nt_t_s8+0x4142>
  return (op1 >> op2) | (op1 << (32U - op2));
 801e04c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e050:	f5a3 62c4 	sub.w	r2, r3, #1568	; 0x620
 801e054:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e058:	f2a3 6324 	subw	r3, r3, #1572	; 0x624
 801e05c:	6812      	ldr	r2, [r2, #0]
 801e05e:	681b      	ldr	r3, [r3, #0]
 801e060:	41da      	rors	r2, r3
 801e062:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e066:	f5a3 63c5 	sub.w	r3, r3, #1576	; 0x628
 801e06a:	601a      	str	r2, [r3, #0]
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e06c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e070:	f5a3 63c5 	sub.w	r3, r3, #1576	; 0x628
 801e074:	681b      	ldr	r3, [r3, #0]
 801e076:	fa2f f283 	sxtb16	r2, r3
 801e07a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e07e:	f2a3 632c 	subw	r3, r3, #1580	; 0x62c
 801e082:	601a      	str	r2, [r3, #0]
  return(result);
 801e084:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e088:	f2a3 632c 	subw	r3, r3, #1580	; 0x62c
 801e08c:	681a      	ldr	r2, [r3, #0]
    result = __SXTB16(__ROR(op1, rotate)) ;
 801e08e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e092:	f5a3 63c6 	sub.w	r3, r3, #1584	; 0x630
 801e096:	601a      	str	r2, [r3, #0]
  return result;
 801e098:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e09c:	f5a3 63c6 	sub.w	r3, r3, #1584	; 0x630
 801e0a0:	681b      	ldr	r3, [r3, #0]
 801e0a2:	f8c7 3a70 	str.w	r3, [r7, #2672]	; 0xa70

                // 4 x MAC res00, res01
                res00 = __SMLAD(val5, val3, res00);
 801e0a6:	f8d7 2a64 	ldr.w	r2, [r7, #2660]	; 0xa64
 801e0aa:	f8d7 1a68 	ldr.w	r1, [r7, #2664]	; 0xa68
 801e0ae:	f8d7 0aa8 	ldr.w	r0, [r7, #2728]	; 0xaa8
 801e0b2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e0b6:	f5a3 63c1 	sub.w	r3, r3, #1544	; 0x608
 801e0ba:	601a      	str	r2, [r3, #0]
 801e0bc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e0c0:	f2a3 630c 	subw	r3, r3, #1548	; 0x60c
 801e0c4:	6019      	str	r1, [r3, #0]
 801e0c6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e0ca:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 801e0ce:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801e0d0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e0d4:	f5a3 63c1 	sub.w	r3, r3, #1544	; 0x608
 801e0d8:	6819      	ldr	r1, [r3, #0]
 801e0da:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e0de:	f2a3 630c 	subw	r3, r3, #1548	; 0x60c
 801e0e2:	681a      	ldr	r2, [r3, #0]
 801e0e4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e0e8:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 801e0ec:	681b      	ldr	r3, [r3, #0]
 801e0ee:	fb21 3202 	smlad	r2, r1, r2, r3
 801e0f2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e0f6:	f2a3 6314 	subw	r3, r3, #1556	; 0x614
 801e0fa:	601a      	str	r2, [r3, #0]
  return(result);
 801e0fc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e100:	f2a3 6314 	subw	r3, r3, #1556	; 0x614
 801e104:	681b      	ldr	r3, [r3, #0]
 801e106:	f8c7 3aa8 	str.w	r3, [r7, #2728]	; 0xaa8
                res00 = __SMLAD(val2, val0, res00);
 801e10a:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801e10e:	f8d7 1a74 	ldr.w	r1, [r7, #2676]	; 0xa74
 801e112:	f8d7 0aa8 	ldr.w	r0, [r7, #2728]	; 0xaa8
 801e116:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e11a:	f5a3 63bf 	sub.w	r3, r3, #1528	; 0x5f8
 801e11e:	601a      	str	r2, [r3, #0]
 801e120:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e124:	f2a3 53fc 	subw	r3, r3, #1532	; 0x5fc
 801e128:	6019      	str	r1, [r3, #0]
 801e12a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e12e:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
 801e132:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801e134:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e138:	f5a3 63bf 	sub.w	r3, r3, #1528	; 0x5f8
 801e13c:	6819      	ldr	r1, [r3, #0]
 801e13e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e142:	f2a3 53fc 	subw	r3, r3, #1532	; 0x5fc
 801e146:	681a      	ldr	r2, [r3, #0]
 801e148:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e14c:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
 801e150:	681b      	ldr	r3, [r3, #0]
 801e152:	fb21 3202 	smlad	r2, r1, r2, r3
 801e156:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e15a:	f2a3 6304 	subw	r3, r3, #1540	; 0x604
 801e15e:	601a      	str	r2, [r3, #0]
  return(result);
 801e160:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e164:	f2a3 6304 	subw	r3, r3, #1540	; 0x604
 801e168:	681b      	ldr	r3, [r3, #0]
 801e16a:	f8c7 3aa8 	str.w	r3, [r7, #2728]	; 0xaa8
                res01 = __SMLAD(val5, val4, res01);
 801e16e:	f8d7 2a64 	ldr.w	r2, [r7, #2660]	; 0xa64
 801e172:	f8d7 1a60 	ldr.w	r1, [r7, #2656]	; 0xa60
 801e176:	f8d7 0aa4 	ldr.w	r0, [r7, #2724]	; 0xaa4
 801e17a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e17e:	f5a3 63bd 	sub.w	r3, r3, #1512	; 0x5e8
 801e182:	601a      	str	r2, [r3, #0]
 801e184:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e188:	f2a3 53ec 	subw	r3, r3, #1516	; 0x5ec
 801e18c:	6019      	str	r1, [r3, #0]
 801e18e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e192:	f5a3 63be 	sub.w	r3, r3, #1520	; 0x5f0
 801e196:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801e198:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e19c:	f5a3 63bd 	sub.w	r3, r3, #1512	; 0x5e8
 801e1a0:	6819      	ldr	r1, [r3, #0]
 801e1a2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e1a6:	f2a3 53ec 	subw	r3, r3, #1516	; 0x5ec
 801e1aa:	681a      	ldr	r2, [r3, #0]
 801e1ac:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e1b0:	f5a3 63be 	sub.w	r3, r3, #1520	; 0x5f0
 801e1b4:	681b      	ldr	r3, [r3, #0]
 801e1b6:	fb21 3202 	smlad	r2, r1, r2, r3
 801e1ba:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e1be:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 801e1c2:	601a      	str	r2, [r3, #0]
  return(result);
 801e1c4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e1c8:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 801e1cc:	681b      	ldr	r3, [r3, #0]
 801e1ce:	f8c7 3aa4 	str.w	r3, [r7, #2724]	; 0xaa4
                res01 = __SMLAD(val2, val1, res01);
 801e1d2:	f8d7 2a6c 	ldr.w	r2, [r7, #2668]	; 0xa6c
 801e1d6:	f8d7 1a70 	ldr.w	r1, [r7, #2672]	; 0xa70
 801e1da:	f8d7 0aa4 	ldr.w	r0, [r7, #2724]	; 0xaa4
 801e1de:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e1e2:	f5a3 63bb 	sub.w	r3, r3, #1496	; 0x5d8
 801e1e6:	601a      	str	r2, [r3, #0]
 801e1e8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e1ec:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 801e1f0:	6019      	str	r1, [r3, #0]
 801e1f2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e1f6:	f5a3 63bc 	sub.w	r3, r3, #1504	; 0x5e0
 801e1fa:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801e1fc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e200:	f5a3 63bb 	sub.w	r3, r3, #1496	; 0x5d8
 801e204:	6819      	ldr	r1, [r3, #0]
 801e206:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e20a:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 801e20e:	681a      	ldr	r2, [r3, #0]
 801e210:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e214:	f5a3 63bc 	sub.w	r3, r3, #1504	; 0x5e0
 801e218:	681b      	ldr	r3, [r3, #0]
 801e21a:	fb21 3202 	smlad	r2, r1, r2, r3
 801e21e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e222:	f2a3 53e4 	subw	r3, r3, #1508	; 0x5e4
 801e226:	601a      	str	r2, [r3, #0]
  return(result);
 801e228:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e22c:	f2a3 53e4 	subw	r3, r3, #1508	; 0x5e4
 801e230:	681b      	ldr	r3, [r3, #0]
 801e232:	f8c7 3aa4 	str.w	r3, [r7, #2724]	; 0xaa4
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801e236:	f8d7 3aa0 	ldr.w	r3, [r7, #2720]	; 0xaa0
 801e23a:	3310      	adds	r3, #16
 801e23c:	f8c7 3aa0 	str.w	r3, [r7, #2720]	; 0xaa0
 801e240:	f8d7 3b08 	ldr.w	r3, [r7, #2824]	; 0xb08
 801e244:	f1a3 020f 	sub.w	r2, r3, #15
 801e248:	f8d7 3aa0 	ldr.w	r3, [r7, #2720]	; 0xaa0
 801e24c:	4293      	cmp	r3, r2
 801e24e:	f6fe ad06 	blt.w	801cc5e <arm_nn_mat_mult_nt_t_s8+0x2d3e>
            }

            // Left-over accumulations
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e252:	e04b      	b.n	801e2ec <arm_nn_mat_mult_nt_t_s8+0x43cc>
            {
                q7_t rhs_value0 = rhs_ptr[0];
 801e254:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e258:	f6a3 13b4 	subw	r3, r3, #2484	; 0x9b4
 801e25c:	681b      	ldr	r3, [r3, #0]
 801e25e:	781b      	ldrb	r3, [r3, #0]
 801e260:	f887 3a7b 	strb.w	r3, [r7, #2683]	; 0xa7b
                q7_t rhs_value1 = rhs_ptr[rhs_cols];
 801e264:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e268:	f6a3 13b4 	subw	r3, r3, #2484	; 0x9b4
 801e26c:	681a      	ldr	r2, [r3, #0]
 801e26e:	f8d7 3b08 	ldr.w	r3, [r7, #2824]	; 0xb08
 801e272:	4413      	add	r3, r2
 801e274:	781b      	ldrb	r3, [r3, #0]
 801e276:	f887 3a7a 	strb.w	r3, [r7, #2682]	; 0xa7a
                q7_t lhs_value = lhs_ptr[0];
 801e27a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e27e:	f6a3 1348 	subw	r3, r3, #2376	; 0x948
 801e282:	681b      	ldr	r3, [r3, #0]
 801e284:	781b      	ldrb	r3, [r3, #0]
 801e286:	f887 3a79 	strb.w	r3, [r7, #2681]	; 0xa79

                res00 += lhs_value * rhs_value0;
 801e28a:	f997 2a79 	ldrsb.w	r2, [r7, #2681]	; 0xa79
 801e28e:	f997 3a7b 	ldrsb.w	r3, [r7, #2683]	; 0xa7b
 801e292:	fb03 f202 	mul.w	r2, r3, r2
 801e296:	f8d7 3aa8 	ldr.w	r3, [r7, #2728]	; 0xaa8
 801e29a:	4413      	add	r3, r2
 801e29c:	f8c7 3aa8 	str.w	r3, [r7, #2728]	; 0xaa8
                res01 += lhs_value * rhs_value1;
 801e2a0:	f997 2a79 	ldrsb.w	r2, [r7, #2681]	; 0xa79
 801e2a4:	f997 3a7a 	ldrsb.w	r3, [r7, #2682]	; 0xa7a
 801e2a8:	fb03 f202 	mul.w	r2, r3, r2
 801e2ac:	f8d7 3aa4 	ldr.w	r3, [r7, #2724]	; 0xaa4
 801e2b0:	4413      	add	r3, r2
 801e2b2:	f8c7 3aa4 	str.w	r3, [r7, #2724]	; 0xaa4

                ++rhs_ptr;
 801e2b6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e2ba:	f6a3 13b4 	subw	r3, r3, #2484	; 0x9b4
 801e2be:	681b      	ldr	r3, [r3, #0]
 801e2c0:	1c5a      	adds	r2, r3, #1
 801e2c2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e2c6:	f6a3 13b4 	subw	r3, r3, #2484	; 0x9b4
 801e2ca:	601a      	str	r2, [r3, #0]
                ++lhs_ptr;
 801e2cc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e2d0:	f6a3 1348 	subw	r3, r3, #2376	; 0x948
 801e2d4:	681b      	ldr	r3, [r3, #0]
 801e2d6:	1c5a      	adds	r2, r3, #1
 801e2d8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e2dc:	f6a3 1348 	subw	r3, r3, #2376	; 0x948
 801e2e0:	601a      	str	r2, [r3, #0]
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e2e2:	f8d7 3aa0 	ldr.w	r3, [r7, #2720]	; 0xaa0
 801e2e6:	3301      	adds	r3, #1
 801e2e8:	f8c7 3aa0 	str.w	r3, [r7, #2720]	; 0xaa0
 801e2ec:	f8d7 2aa0 	ldr.w	r2, [r7, #2720]	; 0xaa0
 801e2f0:	f8d7 3b08 	ldr.w	r3, [r7, #2824]	; 0xb08
 801e2f4:	429a      	cmp	r2, r3
 801e2f6:	dbad      	blt.n	801e254 <arm_nn_mat_mult_nt_t_s8+0x4334>
            }

            // Quantize down
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx]);
 801e2f8:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801e2fc:	009a      	lsls	r2, r3, #2
 801e2fe:	f8d7 3af8 	ldr.w	r3, [r7, #2808]	; 0xaf8
 801e302:	4413      	add	r3, r2
 801e304:	6818      	ldr	r0, [r3, #0]
 801e306:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801e30a:	009a      	lsls	r2, r3, #2
 801e30c:	f8d7 3afc 	ldr.w	r3, [r7, #2812]	; 0xafc
 801e310:	4413      	add	r3, r2
 801e312:	6819      	ldr	r1, [r3, #0]
 801e314:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e318:	f6a3 02e8 	subw	r2, r3, #2280	; 0x8e8
 801e31c:	f8d7 3aa8 	ldr.w	r3, [r7, #2728]	; 0xaa8
 801e320:	6013      	str	r3, [r2, #0]
 801e322:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e326:	f6a3 03ec 	subw	r3, r3, #2284	; 0x8ec
 801e32a:	6018      	str	r0, [r3, #0]
 801e32c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e330:	f5a3 630f 	sub.w	r3, r3, #2288	; 0x8f0
 801e334:	6019      	str	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e336:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e33a:	f5a3 630f 	sub.w	r3, r3, #2288	; 0x8f0
 801e33e:	681b      	ldr	r3, [r3, #0]
 801e340:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 801e344:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e348:	f6a3 03e8 	subw	r3, r3, #2280	; 0x8e8
 801e34c:	681b      	ldr	r3, [r3, #0]
 801e34e:	fa03 f202 	lsl.w	r2, r3, r2
 801e352:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e356:	f6a3 03f4 	subw	r3, r3, #2292	; 0x8f4
 801e35a:	601a      	str	r2, [r3, #0]
 801e35c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e360:	f6a3 02f8 	subw	r2, r3, #2296	; 0x8f8
 801e364:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e368:	f6a3 03ec 	subw	r3, r3, #2284	; 0x8ec
 801e36c:	681b      	ldr	r3, [r3, #0]
 801e36e:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 801e370:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e374:	f6a3 02fc 	subw	r2, r3, #2300	; 0x8fc
 801e378:	2300      	movs	r3, #0
 801e37a:	6013      	str	r3, [r2, #0]
    mult.word.low = 1 << 30;
 801e37c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 801e380:	461a      	mov	r2, r3
 801e382:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801e386:	6013      	str	r3, [r2, #0]
    mult.word.high = 0;
 801e388:	f507 738c 	add.w	r3, r7, #280	; 0x118
 801e38c:	461a      	mov	r2, r3
 801e38e:	2300      	movs	r3, #0
 801e390:	6053      	str	r3, [r2, #4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 801e392:	f507 738c 	add.w	r3, r7, #280	; 0x118
 801e396:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e39a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e39e:	f6a3 03f4 	subw	r3, r3, #2292	; 0x8f4
 801e3a2:	681b      	ldr	r3, [r3, #0]
 801e3a4:	17da      	asrs	r2, r3, #31
 801e3a6:	653b      	str	r3, [r7, #80]	; 0x50
 801e3a8:	657a      	str	r2, [r7, #84]	; 0x54
 801e3aa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e3ae:	f6a3 03f8 	subw	r3, r3, #2296	; 0x8f8
 801e3b2:	681b      	ldr	r3, [r3, #0]
 801e3b4:	17da      	asrs	r2, r3, #31
 801e3b6:	64bb      	str	r3, [r7, #72]	; 0x48
 801e3b8:	64fa      	str	r2, [r7, #76]	; 0x4c
 801e3ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801e3bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801e3be:	fb02 f203 	mul.w	r2, r2, r3
 801e3c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801e3c4:	6d3c      	ldr	r4, [r7, #80]	; 0x50
 801e3c6:	fb04 f303 	mul.w	r3, r4, r3
 801e3ca:	4413      	add	r3, r2
 801e3cc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801e3ce:	6cbc      	ldr	r4, [r7, #72]	; 0x48
 801e3d0:	fba2 4204 	umull	r4, r2, r2, r4
 801e3d4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 801e3d8:	4622      	mov	r2, r4
 801e3da:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 801e3de:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 801e3e2:	4413      	add	r3, r2
 801e3e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 801e3e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801e3ec:	18c3      	adds	r3, r0, r3
 801e3ee:	61bb      	str	r3, [r7, #24]
 801e3f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801e3f4:	eb41 0303 	adc.w	r3, r1, r3
 801e3f8:	61fb      	str	r3, [r7, #28]
 801e3fa:	f507 738c 	add.w	r3, r7, #280	; 0x118
 801e3fe:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 801e402:	e9c3 1200 	strd	r1, r2, [r3]
    result = (int32_t)(mult.long_long >> 31);
 801e406:	f507 738c 	add.w	r3, r7, #280	; 0x118
 801e40a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e40e:	f04f 0000 	mov.w	r0, #0
 801e412:	f04f 0100 	mov.w	r1, #0
 801e416:	0fd0      	lsrs	r0, r2, #31
 801e418:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 801e41c:	17d9      	asrs	r1, r3, #31
 801e41e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e422:	f6a3 02fc 	subw	r2, r3, #2300	; 0x8fc
 801e426:	4603      	mov	r3, r0
 801e428:	6013      	str	r3, [r2, #0]
    return result;
 801e42a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e42e:	f6a3 03fc 	subw	r3, r3, #2300	; 0x8fc
 801e432:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e434:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e438:	f5a3 630f 	sub.w	r3, r3, #2288	; 0x8f0
 801e43c:	681b      	ldr	r3, [r3, #0]
 801e43e:	2b00      	cmp	r3, #0
 801e440:	dc06      	bgt.n	801e450 <arm_nn_mat_mult_nt_t_s8+0x4530>
 801e442:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e446:	f5a3 630f 	sub.w	r3, r3, #2288	; 0x8f0
 801e44a:	681b      	ldr	r3, [r3, #0]
 801e44c:	425a      	negs	r2, r3
 801e44e:	e000      	b.n	801e452 <arm_nn_mat_mult_nt_t_s8+0x4532>
 801e450:	2200      	movs	r2, #0
 801e452:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e456:	f5a3 6310 	sub.w	r3, r3, #2304	; 0x900
 801e45a:	6019      	str	r1, [r3, #0]
 801e45c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e460:	f6a3 1304 	subw	r3, r3, #2308	; 0x904
 801e464:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 801e466:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e46a:	f6a3 1208 	subw	r2, r3, #2312	; 0x908
 801e46e:	2300      	movs	r3, #0
 801e470:	6013      	str	r3, [r2, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 801e472:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e476:	f6a3 1304 	subw	r3, r3, #2308	; 0x904
 801e47a:	2201      	movs	r2, #1
 801e47c:	681b      	ldr	r3, [r3, #0]
 801e47e:	fa02 f103 	lsl.w	r1, r2, r3
 801e482:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e486:	f6a3 120c 	subw	r2, r3, #2316	; 0x90c
 801e48a:	1e4b      	subs	r3, r1, #1
 801e48c:	6013      	str	r3, [r2, #0]
    int32_t remainder = remainder_mask & dividend;
 801e48e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e492:	f5a3 6111 	sub.w	r1, r3, #2320	; 0x910
 801e496:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e49a:	f5a3 6210 	sub.w	r2, r3, #2304	; 0x900
 801e49e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e4a2:	f6a3 130c 	subw	r3, r3, #2316	; 0x90c
 801e4a6:	6812      	ldr	r2, [r2, #0]
 801e4a8:	681b      	ldr	r3, [r3, #0]
 801e4aa:	4013      	ands	r3, r2
 801e4ac:	600b      	str	r3, [r1, #0]
    result = dividend >> exponent;
 801e4ae:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e4b2:	f6a3 1108 	subw	r1, r3, #2312	; 0x908
 801e4b6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e4ba:	f5a3 6210 	sub.w	r2, r3, #2304	; 0x900
 801e4be:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e4c2:	f6a3 1304 	subw	r3, r3, #2308	; 0x904
 801e4c6:	6812      	ldr	r2, [r2, #0]
 801e4c8:	681b      	ldr	r3, [r3, #0]
 801e4ca:	fa42 f303 	asr.w	r3, r2, r3
 801e4ce:	600b      	str	r3, [r1, #0]
    q31_t threshold = remainder_mask >> 1;
 801e4d0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e4d4:	f6a3 1214 	subw	r2, r3, #2324	; 0x914
 801e4d8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e4dc:	f6a3 130c 	subw	r3, r3, #2316	; 0x90c
 801e4e0:	681b      	ldr	r3, [r3, #0]
 801e4e2:	105b      	asrs	r3, r3, #1
 801e4e4:	6013      	str	r3, [r2, #0]
    if (result < 0)
 801e4e6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e4ea:	f6a3 1308 	subw	r3, r3, #2312	; 0x908
 801e4ee:	681b      	ldr	r3, [r3, #0]
 801e4f0:	2b00      	cmp	r3, #0
 801e4f2:	da0a      	bge.n	801e50a <arm_nn_mat_mult_nt_t_s8+0x45ea>
        threshold++;
 801e4f4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e4f8:	f6a3 1214 	subw	r2, r3, #2324	; 0x914
 801e4fc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e500:	f6a3 1314 	subw	r3, r3, #2324	; 0x914
 801e504:	681b      	ldr	r3, [r3, #0]
 801e506:	3301      	adds	r3, #1
 801e508:	6013      	str	r3, [r2, #0]
    if (remainder > threshold)
 801e50a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e50e:	f5a3 6211 	sub.w	r2, r3, #2320	; 0x910
 801e512:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e516:	f6a3 1314 	subw	r3, r3, #2324	; 0x914
 801e51a:	6812      	ldr	r2, [r2, #0]
 801e51c:	681b      	ldr	r3, [r3, #0]
 801e51e:	429a      	cmp	r2, r3
 801e520:	dd0a      	ble.n	801e538 <arm_nn_mat_mult_nt_t_s8+0x4618>
        result++;
 801e522:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e526:	f6a3 1208 	subw	r2, r3, #2312	; 0x908
 801e52a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e52e:	f6a3 1308 	subw	r3, r3, #2312	; 0x908
 801e532:	681b      	ldr	r3, [r3, #0]
 801e534:	3301      	adds	r3, #1
 801e536:	6013      	str	r3, [r2, #0]
    return result;
 801e538:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e53c:	f6a3 1308 	subw	r3, r3, #2312	; 0x908
 801e540:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e542:	bf00      	nop
 801e544:	f8c7 3aa8 	str.w	r3, [r7, #2728]	; 0xaa8
            res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows_idx + 1]);
 801e548:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801e54c:	3301      	adds	r3, #1
 801e54e:	009a      	lsls	r2, r3, #2
 801e550:	f8d7 3af8 	ldr.w	r3, [r7, #2808]	; 0xaf8
 801e554:	4413      	add	r3, r2
 801e556:	6818      	ldr	r0, [r3, #0]
 801e558:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801e55c:	3301      	adds	r3, #1
 801e55e:	009a      	lsls	r2, r3, #2
 801e560:	f8d7 3afc 	ldr.w	r3, [r7, #2812]	; 0xafc
 801e564:	4413      	add	r3, r2
 801e566:	6819      	ldr	r1, [r3, #0]
 801e568:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e56c:	f6a3 02b8 	subw	r2, r3, #2232	; 0x8b8
 801e570:	f8d7 3aa4 	ldr.w	r3, [r7, #2724]	; 0xaa4
 801e574:	6013      	str	r3, [r2, #0]
 801e576:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e57a:	f6a3 03bc 	subw	r3, r3, #2236	; 0x8bc
 801e57e:	6018      	str	r0, [r3, #0]
 801e580:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e584:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 801e588:	6019      	str	r1, [r3, #0]
 801e58a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e58e:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 801e592:	681b      	ldr	r3, [r3, #0]
 801e594:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 801e598:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e59c:	f6a3 03b8 	subw	r3, r3, #2232	; 0x8b8
 801e5a0:	681b      	ldr	r3, [r3, #0]
 801e5a2:	fa03 f202 	lsl.w	r2, r3, r2
 801e5a6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e5aa:	f6a3 03c4 	subw	r3, r3, #2244	; 0x8c4
 801e5ae:	601a      	str	r2, [r3, #0]
 801e5b0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e5b4:	f6a3 02c8 	subw	r2, r3, #2248	; 0x8c8
 801e5b8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e5bc:	f6a3 03bc 	subw	r3, r3, #2236	; 0x8bc
 801e5c0:	681b      	ldr	r3, [r3, #0]
 801e5c2:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 801e5c4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e5c8:	f6a3 02cc 	subw	r2, r3, #2252	; 0x8cc
 801e5cc:	2300      	movs	r3, #0
 801e5ce:	6013      	str	r3, [r2, #0]
    mult.word.low = 1 << 30;
 801e5d0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 801e5d4:	461a      	mov	r2, r3
 801e5d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801e5da:	f842 3c08 	str.w	r3, [r2, #-8]
    mult.word.high = 0;
 801e5de:	f507 738c 	add.w	r3, r7, #280	; 0x118
 801e5e2:	461a      	mov	r2, r3
 801e5e4:	2300      	movs	r3, #0
 801e5e6:	f842 3c04 	str.w	r3, [r2, #-4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 801e5ea:	f507 738c 	add.w	r3, r7, #280	; 0x118
 801e5ee:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801e5f2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e5f6:	f6a3 03c4 	subw	r3, r3, #2244	; 0x8c4
 801e5fa:	681b      	ldr	r3, [r3, #0]
 801e5fc:	17da      	asrs	r2, r3, #31
 801e5fe:	663b      	str	r3, [r7, #96]	; 0x60
 801e600:	667a      	str	r2, [r7, #100]	; 0x64
 801e602:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e606:	f6a3 03c8 	subw	r3, r3, #2248	; 0x8c8
 801e60a:	681b      	ldr	r3, [r3, #0]
 801e60c:	17da      	asrs	r2, r3, #31
 801e60e:	65bb      	str	r3, [r7, #88]	; 0x58
 801e610:	65fa      	str	r2, [r7, #92]	; 0x5c
 801e612:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801e614:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801e616:	fb02 f203 	mul.w	r2, r2, r3
 801e61a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801e61c:	6e3c      	ldr	r4, [r7, #96]	; 0x60
 801e61e:	fb04 f303 	mul.w	r3, r4, r3
 801e622:	4413      	add	r3, r2
 801e624:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801e626:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 801e628:	fba2 4204 	umull	r4, r2, r2, r4
 801e62c:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 801e630:	4622      	mov	r2, r4
 801e632:	f8c7 20b0 	str.w	r2, [r7, #176]	; 0xb0
 801e636:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 801e63a:	4413      	add	r3, r2
 801e63c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 801e640:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 801e644:	18c3      	adds	r3, r0, r3
 801e646:	623b      	str	r3, [r7, #32]
 801e648:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801e64c:	eb41 0303 	adc.w	r3, r1, r3
 801e650:	627b      	str	r3, [r7, #36]	; 0x24
 801e652:	f507 738c 	add.w	r3, r7, #280	; 0x118
 801e656:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 801e65a:	e943 1202 	strd	r1, r2, [r3, #-8]
    result = (int32_t)(mult.long_long >> 31);
 801e65e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 801e662:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801e666:	f04f 0000 	mov.w	r0, #0
 801e66a:	f04f 0100 	mov.w	r1, #0
 801e66e:	0fd0      	lsrs	r0, r2, #31
 801e670:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 801e674:	17d9      	asrs	r1, r3, #31
 801e676:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e67a:	f6a3 02cc 	subw	r2, r3, #2252	; 0x8cc
 801e67e:	4603      	mov	r3, r0
 801e680:	6013      	str	r3, [r2, #0]
    return result;
 801e682:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e686:	f6a3 03cc 	subw	r3, r3, #2252	; 0x8cc
 801e68a:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e68c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e690:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 801e694:	681b      	ldr	r3, [r3, #0]
 801e696:	2b00      	cmp	r3, #0
 801e698:	dc06      	bgt.n	801e6a8 <arm_nn_mat_mult_nt_t_s8+0x4788>
 801e69a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e69e:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 801e6a2:	681b      	ldr	r3, [r3, #0]
 801e6a4:	425a      	negs	r2, r3
 801e6a6:	e000      	b.n	801e6aa <arm_nn_mat_mult_nt_t_s8+0x478a>
 801e6a8:	2200      	movs	r2, #0
 801e6aa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e6ae:	f5a3 630d 	sub.w	r3, r3, #2256	; 0x8d0
 801e6b2:	6019      	str	r1, [r3, #0]
 801e6b4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e6b8:	f6a3 03d4 	subw	r3, r3, #2260	; 0x8d4
 801e6bc:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 801e6be:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e6c2:	f6a3 02d8 	subw	r2, r3, #2264	; 0x8d8
 801e6c6:	2300      	movs	r3, #0
 801e6c8:	6013      	str	r3, [r2, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 801e6ca:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e6ce:	f6a3 03d4 	subw	r3, r3, #2260	; 0x8d4
 801e6d2:	2201      	movs	r2, #1
 801e6d4:	681b      	ldr	r3, [r3, #0]
 801e6d6:	fa02 f103 	lsl.w	r1, r2, r3
 801e6da:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e6de:	f6a3 02dc 	subw	r2, r3, #2268	; 0x8dc
 801e6e2:	1e4b      	subs	r3, r1, #1
 801e6e4:	6013      	str	r3, [r2, #0]
    int32_t remainder = remainder_mask & dividend;
 801e6e6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e6ea:	f5a3 610e 	sub.w	r1, r3, #2272	; 0x8e0
 801e6ee:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e6f2:	f5a3 620d 	sub.w	r2, r3, #2256	; 0x8d0
 801e6f6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e6fa:	f6a3 03dc 	subw	r3, r3, #2268	; 0x8dc
 801e6fe:	6812      	ldr	r2, [r2, #0]
 801e700:	681b      	ldr	r3, [r3, #0]
 801e702:	4013      	ands	r3, r2
 801e704:	600b      	str	r3, [r1, #0]
    result = dividend >> exponent;
 801e706:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e70a:	f6a3 01d8 	subw	r1, r3, #2264	; 0x8d8
 801e70e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e712:	f5a3 620d 	sub.w	r2, r3, #2256	; 0x8d0
 801e716:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e71a:	f6a3 03d4 	subw	r3, r3, #2260	; 0x8d4
 801e71e:	6812      	ldr	r2, [r2, #0]
 801e720:	681b      	ldr	r3, [r3, #0]
 801e722:	fa42 f303 	asr.w	r3, r2, r3
 801e726:	600b      	str	r3, [r1, #0]
    q31_t threshold = remainder_mask >> 1;
 801e728:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e72c:	f6a3 02e4 	subw	r2, r3, #2276	; 0x8e4
 801e730:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e734:	f6a3 03dc 	subw	r3, r3, #2268	; 0x8dc
 801e738:	681b      	ldr	r3, [r3, #0]
 801e73a:	105b      	asrs	r3, r3, #1
 801e73c:	6013      	str	r3, [r2, #0]
    if (result < 0)
 801e73e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e742:	f6a3 03d8 	subw	r3, r3, #2264	; 0x8d8
 801e746:	681b      	ldr	r3, [r3, #0]
 801e748:	2b00      	cmp	r3, #0
 801e74a:	da0a      	bge.n	801e762 <arm_nn_mat_mult_nt_t_s8+0x4842>
        threshold++;
 801e74c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e750:	f6a3 02e4 	subw	r2, r3, #2276	; 0x8e4
 801e754:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e758:	f6a3 03e4 	subw	r3, r3, #2276	; 0x8e4
 801e75c:	681b      	ldr	r3, [r3, #0]
 801e75e:	3301      	adds	r3, #1
 801e760:	6013      	str	r3, [r2, #0]
    if (remainder > threshold)
 801e762:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e766:	f5a3 620e 	sub.w	r2, r3, #2272	; 0x8e0
 801e76a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e76e:	f6a3 03e4 	subw	r3, r3, #2276	; 0x8e4
 801e772:	6812      	ldr	r2, [r2, #0]
 801e774:	681b      	ldr	r3, [r3, #0]
 801e776:	429a      	cmp	r2, r3
 801e778:	dd0a      	ble.n	801e790 <arm_nn_mat_mult_nt_t_s8+0x4870>
        result++;
 801e77a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e77e:	f6a3 02d8 	subw	r2, r3, #2264	; 0x8d8
 801e782:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e786:	f6a3 03d8 	subw	r3, r3, #2264	; 0x8d8
 801e78a:	681b      	ldr	r3, [r3, #0]
 801e78c:	3301      	adds	r3, #1
 801e78e:	6013      	str	r3, [r2, #0]
    return result;
 801e790:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e794:	f6a3 03d8 	subw	r3, r3, #2264	; 0x8d8
 801e798:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801e79a:	bf00      	nop
 801e79c:	f8c7 3aa4 	str.w	r3, [r7, #2724]	; 0xaa4

            // Add offset
            res00 += dst_offset;
 801e7a0:	f8d7 2aa8 	ldr.w	r2, [r7, #2728]	; 0xaa8
 801e7a4:	f8d7 3b10 	ldr.w	r3, [r7, #2832]	; 0xb10
 801e7a8:	4413      	add	r3, r2
 801e7aa:	f8c7 3aa8 	str.w	r3, [r7, #2728]	; 0xaa8
            res01 += dst_offset;
 801e7ae:	f8d7 2aa4 	ldr.w	r2, [r7, #2724]	; 0xaa4
 801e7b2:	f8d7 3b10 	ldr.w	r3, [r7, #2832]	; 0xb10
 801e7b6:	4413      	add	r3, r2
 801e7b8:	f8c7 3aa4 	str.w	r3, [r7, #2724]	; 0xaa4

            // Clamp the result
            res00 = MAX(res00, activation_min);
 801e7bc:	f8d7 2aa8 	ldr.w	r2, [r7, #2728]	; 0xaa8
 801e7c0:	f8d7 3b14 	ldr.w	r3, [r7, #2836]	; 0xb14
 801e7c4:	4293      	cmp	r3, r2
 801e7c6:	bfb8      	it	lt
 801e7c8:	4613      	movlt	r3, r2
 801e7ca:	f8c7 3aa8 	str.w	r3, [r7, #2728]	; 0xaa8
            res00 = MIN(res00, activation_max);
 801e7ce:	f8d7 2aa8 	ldr.w	r2, [r7, #2728]	; 0xaa8
 801e7d2:	f8d7 3b18 	ldr.w	r3, [r7, #2840]	; 0xb18
 801e7d6:	4293      	cmp	r3, r2
 801e7d8:	bfa8      	it	ge
 801e7da:	4613      	movge	r3, r2
 801e7dc:	f8c7 3aa8 	str.w	r3, [r7, #2728]	; 0xaa8
            res01 = MAX(res01, activation_min);
 801e7e0:	f8d7 2aa4 	ldr.w	r2, [r7, #2724]	; 0xaa4
 801e7e4:	f8d7 3b14 	ldr.w	r3, [r7, #2836]	; 0xb14
 801e7e8:	4293      	cmp	r3, r2
 801e7ea:	bfb8      	it	lt
 801e7ec:	4613      	movlt	r3, r2
 801e7ee:	f8c7 3aa4 	str.w	r3, [r7, #2724]	; 0xaa4
            res01 = MIN(res01, activation_max);
 801e7f2:	f8d7 2aa4 	ldr.w	r2, [r7, #2724]	; 0xaa4
 801e7f6:	f8d7 3b18 	ldr.w	r3, [r7, #2840]	; 0xb18
 801e7fa:	4293      	cmp	r3, r2
 801e7fc:	bfa8      	it	ge
 801e7fe:	4613      	movge	r3, r2
 801e800:	f8c7 3aa4 	str.w	r3, [r7, #2724]	; 0xaa4

            dst_ptr[0] = (q7_t)res00;
 801e804:	f8d7 3aa8 	ldr.w	r3, [r7, #2728]	; 0xaa8
 801e808:	b25b      	sxtb	r3, r3
 801e80a:	f8d7 2ad0 	ldr.w	r2, [r7, #2768]	; 0xad0
 801e80e:	7013      	strb	r3, [r2, #0]
            dst_ptr[1] = (q7_t)res01;
 801e810:	f8d7 3ad0 	ldr.w	r3, [r7, #2768]	; 0xad0
 801e814:	1c5a      	adds	r2, r3, #1
 801e816:	f8d7 3aa4 	ldr.w	r3, [r7, #2724]	; 0xaa4
 801e81a:	b25b      	sxtb	r3, r3
 801e81c:	7013      	strb	r3, [r2, #0]
        }

        rhs += 2 * rhs_cols;
 801e81e:	f8d7 3b08 	ldr.w	r3, [r7, #2824]	; 0xb08
 801e822:	005b      	lsls	r3, r3, #1
 801e824:	4619      	mov	r1, r3
 801e826:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e82a:	f6a3 2208 	subw	r2, r3, #2568	; 0xa08
 801e82e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e832:	f6a3 2308 	subw	r3, r3, #2568	; 0xa08
 801e836:	681b      	ldr	r3, [r3, #0]
 801e838:	440b      	add	r3, r1
 801e83a:	6013      	str	r3, [r2, #0]
        dst += 2;
 801e83c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e840:	f5a3 6221 	sub.w	r2, r3, #2576	; 0xa10
 801e844:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e848:	f5a3 6321 	sub.w	r3, r3, #2576	; 0xa10
 801e84c:	681b      	ldr	r3, [r3, #0]
 801e84e:	3302      	adds	r3, #2
 801e850:	6013      	str	r3, [r2, #0]
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 801e852:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801e856:	3302      	adds	r3, #2
 801e858:	f8c7 3ad4 	str.w	r3, [r7, #2772]	; 0xad4
 801e85c:	f8d7 3b04 	ldr.w	r3, [r7, #2820]	; 0xb04
 801e860:	1e5a      	subs	r2, r3, #1
 801e862:	f8d7 3ad4 	ldr.w	r3, [r7, #2772]	; 0xad4
 801e866:	4293      	cmp	r3, r2
 801e868:	f6fb ab7d 	blt.w	8019f66 <arm_nn_mat_mult_nt_t_s8+0x46>
    }

    if (rhs_rows % 2)
 801e86c:	f8d7 3b04 	ldr.w	r3, [r7, #2820]	; 0xb04
 801e870:	f003 0301 	and.w	r3, r3, #1
 801e874:	2b00      	cmp	r3, #0
 801e876:	f000 81bd 	beq.w	801ebf4 <arm_nn_mat_mult_nt_t_s8+0x4cd4>
    {
        const q7_t *lhs_ptr = &lhs[0];
 801e87a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e87e:	f6a3 2304 	subw	r3, r3, #2564	; 0xa04
 801e882:	681b      	ldr	r3, [r3, #0]
 801e884:	f8c7 3a9c 	str.w	r3, [r7, #2716]	; 0xa9c
        q7_t *dst_ptr = &dst[0];
 801e888:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e88c:	f5a3 6321 	sub.w	r3, r3, #2576	; 0xa10
 801e890:	681b      	ldr	r3, [r3, #0]
 801e892:	f8c7 3a98 	str.w	r3, [r7, #2712]	; 0xa98

        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 801e896:	2300      	movs	r3, #0
 801e898:	f8c7 3a94 	str.w	r3, [r7, #2708]	; 0xa94
 801e89c:	e1a3      	b.n	801ebe6 <arm_nn_mat_mult_nt_t_s8+0x4cc6>
        {
            const q7_t *rhs_ptr = &rhs[0];
 801e89e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e8a2:	f6a3 2308 	subw	r3, r3, #2568	; 0xa08
 801e8a6:	681b      	ldr	r3, [r3, #0]
 801e8a8:	f8c7 3a90 	str.w	r3, [r7, #2704]	; 0xa90
            q31_t res00 = 0;
 801e8ac:	2300      	movs	r3, #0
 801e8ae:	f8c7 3a8c 	str.w	r3, [r7, #2700]	; 0xa8c
            if (bias)
 801e8b2:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e8b6:	f6a3 230c 	subw	r3, r3, #2572	; 0xa0c
 801e8ba:	681b      	ldr	r3, [r3, #0]
 801e8bc:	2b00      	cmp	r3, #0
 801e8be:	d00e      	beq.n	801e8de <arm_nn_mat_mult_nt_t_s8+0x49be>
            {
                res00 = bias[rhs_rows - 1];
 801e8c0:	f8d7 3b04 	ldr.w	r3, [r7, #2820]	; 0xb04
 801e8c4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 801e8c8:	3b01      	subs	r3, #1
 801e8ca:	009b      	lsls	r3, r3, #2
 801e8cc:	f607 22d8 	addw	r2, r7, #2776	; 0xad8
 801e8d0:	f6a2 220c 	subw	r2, r2, #2572	; 0xa0c
 801e8d4:	6812      	ldr	r2, [r2, #0]
 801e8d6:	4413      	add	r3, r2
 801e8d8:	681b      	ldr	r3, [r3, #0]
 801e8da:	f8c7 3a8c 	str.w	r3, [r7, #2700]	; 0xa8c
            }

            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e8de:	2300      	movs	r3, #0
 801e8e0:	f8c7 3a88 	str.w	r3, [r7, #2696]	; 0xa88
 801e8e4:	e029      	b.n	801e93a <arm_nn_mat_mult_nt_t_s8+0x4a1a>
            {
                q31_t rhs_value = rhs_ptr[0];
 801e8e6:	f8d7 3a90 	ldr.w	r3, [r7, #2704]	; 0xa90
 801e8ea:	f993 3000 	ldrsb.w	r3, [r3]
 801e8ee:	f8c7 3a80 	str.w	r3, [r7, #2688]	; 0xa80
                q31_t lhs_value = lhs_ptr[0] + lhs_offset;
 801e8f2:	f8d7 3a9c 	ldr.w	r3, [r7, #2716]	; 0xa9c
 801e8f6:	f993 3000 	ldrsb.w	r3, [r3]
 801e8fa:	461a      	mov	r2, r3
 801e8fc:	f8d7 3b0c 	ldr.w	r3, [r7, #2828]	; 0xb0c
 801e900:	4413      	add	r3, r2
 801e902:	f8c7 3a7c 	str.w	r3, [r7, #2684]	; 0xa7c

                res00 += lhs_value * rhs_value;
 801e906:	f8d7 3a7c 	ldr.w	r3, [r7, #2684]	; 0xa7c
 801e90a:	f8d7 2a80 	ldr.w	r2, [r7, #2688]	; 0xa80
 801e90e:	fb02 f303 	mul.w	r3, r2, r3
 801e912:	f8d7 2a8c 	ldr.w	r2, [r7, #2700]	; 0xa8c
 801e916:	4413      	add	r3, r2
 801e918:	f8c7 3a8c 	str.w	r3, [r7, #2700]	; 0xa8c

                ++rhs_ptr;
 801e91c:	f8d7 3a90 	ldr.w	r3, [r7, #2704]	; 0xa90
 801e920:	3301      	adds	r3, #1
 801e922:	f8c7 3a90 	str.w	r3, [r7, #2704]	; 0xa90
                ++lhs_ptr;
 801e926:	f8d7 3a9c 	ldr.w	r3, [r7, #2716]	; 0xa9c
 801e92a:	3301      	adds	r3, #1
 801e92c:	f8c7 3a9c 	str.w	r3, [r7, #2716]	; 0xa9c
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801e930:	f8d7 3a88 	ldr.w	r3, [r7, #2696]	; 0xa88
 801e934:	3301      	adds	r3, #1
 801e936:	f8c7 3a88 	str.w	r3, [r7, #2696]	; 0xa88
 801e93a:	f8d7 2a88 	ldr.w	r2, [r7, #2696]	; 0xa88
 801e93e:	f8d7 3b08 	ldr.w	r3, [r7, #2824]	; 0xb08
 801e942:	429a      	cmp	r2, r3
 801e944:	dbcf      	blt.n	801e8e6 <arm_nn_mat_mult_nt_t_s8+0x49c6>
            }

            // Quantize down
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows - 1], dst_shifts[rhs_rows - 1]);
 801e946:	f8d7 3b04 	ldr.w	r3, [r7, #2820]	; 0xb04
 801e94a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 801e94e:	3b01      	subs	r3, #1
 801e950:	009b      	lsls	r3, r3, #2
 801e952:	f8d7 2af8 	ldr.w	r2, [r7, #2808]	; 0xaf8
 801e956:	4413      	add	r3, r2
 801e958:	6819      	ldr	r1, [r3, #0]
 801e95a:	f8d7 3b04 	ldr.w	r3, [r7, #2820]	; 0xb04
 801e95e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 801e962:	3b01      	subs	r3, #1
 801e964:	009b      	lsls	r3, r3, #2
 801e966:	f8d7 2afc 	ldr.w	r2, [r7, #2812]	; 0xafc
 801e96a:	4413      	add	r3, r2
 801e96c:	681a      	ldr	r2, [r3, #0]
 801e96e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e972:	f6a3 1318 	subw	r3, r3, #2328	; 0x918
 801e976:	f8d7 0a8c 	ldr.w	r0, [r7, #2700]	; 0xa8c
 801e97a:	6018      	str	r0, [r3, #0]
 801e97c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e980:	f6a3 131c 	subw	r3, r3, #2332	; 0x91c
 801e984:	6019      	str	r1, [r3, #0]
 801e986:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e98a:	f5a3 6312 	sub.w	r3, r3, #2336	; 0x920
 801e98e:	601a      	str	r2, [r3, #0]
 801e990:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e994:	f5a3 6312 	sub.w	r3, r3, #2336	; 0x920
 801e998:	681b      	ldr	r3, [r3, #0]
 801e99a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801e99e:	f607 22d8 	addw	r2, r7, #2776	; 0xad8
 801e9a2:	f6a2 1218 	subw	r2, r2, #2328	; 0x918
 801e9a6:	6812      	ldr	r2, [r2, #0]
 801e9a8:	409a      	lsls	r2, r3
 801e9aa:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e9ae:	f6a3 1324 	subw	r3, r3, #2340	; 0x924
 801e9b2:	601a      	str	r2, [r3, #0]
 801e9b4:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e9b8:	f6a3 1328 	subw	r3, r3, #2344	; 0x928
 801e9bc:	f607 22d8 	addw	r2, r7, #2776	; 0xad8
 801e9c0:	f6a2 121c 	subw	r2, r2, #2332	; 0x91c
 801e9c4:	6812      	ldr	r2, [r2, #0]
 801e9c6:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 801e9c8:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801e9cc:	f6a3 132c 	subw	r3, r3, #2348	; 0x92c
 801e9d0:	2200      	movs	r2, #0
 801e9d2:	601a      	str	r2, [r3, #0]
    mult.word.low = 1 << 30;
 801e9d4:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 801e9d8:	461a      	mov	r2, r3
 801e9da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801e9de:	6013      	str	r3, [r2, #0]
    mult.word.high = 0;
 801e9e0:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 801e9e4:	461a      	mov	r2, r3
 801e9e6:	2300      	movs	r3, #0
 801e9e8:	6053      	str	r3, [r2, #4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 801e9ea:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 801e9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e9f2:	f607 21d8 	addw	r1, r7, #2776	; 0xad8
 801e9f6:	f6a1 1124 	subw	r1, r1, #2340	; 0x924
 801e9fa:	6809      	ldr	r1, [r1, #0]
 801e9fc:	17c8      	asrs	r0, r1, #31
 801e9fe:	6139      	str	r1, [r7, #16]
 801ea00:	6178      	str	r0, [r7, #20]
 801ea02:	f607 21d8 	addw	r1, r7, #2776	; 0xad8
 801ea06:	f6a1 1128 	subw	r1, r1, #2344	; 0x928
 801ea0a:	6809      	ldr	r1, [r1, #0]
 801ea0c:	17c8      	asrs	r0, r1, #31
 801ea0e:	60b9      	str	r1, [r7, #8]
 801ea10:	60f8      	str	r0, [r7, #12]
 801ea12:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 801ea16:	4631      	mov	r1, r6
 801ea18:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 801ea1c:	4650      	mov	r0, sl
 801ea1e:	fb00 f001 	mul.w	r0, r0, r1
 801ea22:	4659      	mov	r1, fp
 801ea24:	462c      	mov	r4, r5
 801ea26:	fb04 f101 	mul.w	r1, r4, r1
 801ea2a:	4401      	add	r1, r0
 801ea2c:	4628      	mov	r0, r5
 801ea2e:	4654      	mov	r4, sl
 801ea30:	fba0 8904 	umull	r8, r9, r0, r4
 801ea34:	4449      	add	r1, r9
 801ea36:	4689      	mov	r9, r1
 801ea38:	eb12 0108 	adds.w	r1, r2, r8
 801ea3c:	6039      	str	r1, [r7, #0]
 801ea3e:	eb43 0309 	adc.w	r3, r3, r9
 801ea42:	607b      	str	r3, [r7, #4]
 801ea44:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 801ea48:	e9d7 1200 	ldrd	r1, r2, [r7]
 801ea4c:	e9c3 1200 	strd	r1, r2, [r3]
    result = (int32_t)(mult.long_long >> 31);
 801ea50:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 801ea54:	e9d3 0100 	ldrd	r0, r1, [r3]
 801ea58:	f04f 0200 	mov.w	r2, #0
 801ea5c:	f04f 0300 	mov.w	r3, #0
 801ea60:	0fc2      	lsrs	r2, r0, #31
 801ea62:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 801ea66:	17cb      	asrs	r3, r1, #31
 801ea68:	f607 21d8 	addw	r1, r7, #2776	; 0xad8
 801ea6c:	f6a1 112c 	subw	r1, r1, #2348	; 0x92c
 801ea70:	4613      	mov	r3, r2
 801ea72:	600b      	str	r3, [r1, #0]
    return result;
 801ea74:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ea78:	f6a3 132c 	subw	r3, r3, #2348	; 0x92c
 801ea7c:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801ea7e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ea82:	f5a3 6312 	sub.w	r3, r3, #2336	; 0x920
 801ea86:	681b      	ldr	r3, [r3, #0]
 801ea88:	2b00      	cmp	r3, #0
 801ea8a:	dc06      	bgt.n	801ea9a <arm_nn_mat_mult_nt_t_s8+0x4b7a>
 801ea8c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801ea90:	f5a3 6312 	sub.w	r3, r3, #2336	; 0x920
 801ea94:	681b      	ldr	r3, [r3, #0]
 801ea96:	425b      	negs	r3, r3
 801ea98:	e000      	b.n	801ea9c <arm_nn_mat_mult_nt_t_s8+0x4b7c>
 801ea9a:	2300      	movs	r3, #0
 801ea9c:	f607 22d8 	addw	r2, r7, #2776	; 0xad8
 801eaa0:	f5a2 6213 	sub.w	r2, r2, #2352	; 0x930
 801eaa4:	6011      	str	r1, [r2, #0]
 801eaa6:	f607 22d8 	addw	r2, r7, #2776	; 0xad8
 801eaaa:	f6a2 1234 	subw	r2, r2, #2356	; 0x934
 801eaae:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 801eab0:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801eab4:	f6a3 1338 	subw	r3, r3, #2360	; 0x938
 801eab8:	2200      	movs	r2, #0
 801eaba:	601a      	str	r2, [r3, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 801eabc:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801eac0:	f6a3 1334 	subw	r3, r3, #2356	; 0x934
 801eac4:	2201      	movs	r2, #1
 801eac6:	681b      	ldr	r3, [r3, #0]
 801eac8:	409a      	lsls	r2, r3
 801eaca:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801eace:	f6a3 133c 	subw	r3, r3, #2364	; 0x93c
 801ead2:	3a01      	subs	r2, #1
 801ead4:	601a      	str	r2, [r3, #0]
    int32_t remainder = remainder_mask & dividend;
 801ead6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801eada:	f5a3 6314 	sub.w	r3, r3, #2368	; 0x940
 801eade:	f607 22d8 	addw	r2, r7, #2776	; 0xad8
 801eae2:	f5a2 6113 	sub.w	r1, r2, #2352	; 0x930
 801eae6:	f607 22d8 	addw	r2, r7, #2776	; 0xad8
 801eaea:	f6a2 123c 	subw	r2, r2, #2364	; 0x93c
 801eaee:	6809      	ldr	r1, [r1, #0]
 801eaf0:	6812      	ldr	r2, [r2, #0]
 801eaf2:	400a      	ands	r2, r1
 801eaf4:	601a      	str	r2, [r3, #0]
    result = dividend >> exponent;
 801eaf6:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801eafa:	f6a3 1338 	subw	r3, r3, #2360	; 0x938
 801eafe:	f607 22d8 	addw	r2, r7, #2776	; 0xad8
 801eb02:	f5a2 6113 	sub.w	r1, r2, #2352	; 0x930
 801eb06:	f607 22d8 	addw	r2, r7, #2776	; 0xad8
 801eb0a:	f6a2 1234 	subw	r2, r2, #2356	; 0x934
 801eb0e:	6809      	ldr	r1, [r1, #0]
 801eb10:	6812      	ldr	r2, [r2, #0]
 801eb12:	fa41 f202 	asr.w	r2, r1, r2
 801eb16:	601a      	str	r2, [r3, #0]
    q31_t threshold = remainder_mask >> 1;
 801eb18:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801eb1c:	f6a3 1344 	subw	r3, r3, #2372	; 0x944
 801eb20:	f607 22d8 	addw	r2, r7, #2776	; 0xad8
 801eb24:	f6a2 123c 	subw	r2, r2, #2364	; 0x93c
 801eb28:	6812      	ldr	r2, [r2, #0]
 801eb2a:	1052      	asrs	r2, r2, #1
 801eb2c:	601a      	str	r2, [r3, #0]
    if (result < 0)
 801eb2e:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801eb32:	f6a3 1338 	subw	r3, r3, #2360	; 0x938
 801eb36:	681b      	ldr	r3, [r3, #0]
 801eb38:	2b00      	cmp	r3, #0
 801eb3a:	da0a      	bge.n	801eb52 <arm_nn_mat_mult_nt_t_s8+0x4c32>
        threshold++;
 801eb3c:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801eb40:	f6a3 1344 	subw	r3, r3, #2372	; 0x944
 801eb44:	f607 22d8 	addw	r2, r7, #2776	; 0xad8
 801eb48:	f6a2 1244 	subw	r2, r2, #2372	; 0x944
 801eb4c:	6812      	ldr	r2, [r2, #0]
 801eb4e:	3201      	adds	r2, #1
 801eb50:	601a      	str	r2, [r3, #0]
    if (remainder > threshold)
 801eb52:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801eb56:	f5a3 6214 	sub.w	r2, r3, #2368	; 0x940
 801eb5a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801eb5e:	f6a3 1344 	subw	r3, r3, #2372	; 0x944
 801eb62:	6812      	ldr	r2, [r2, #0]
 801eb64:	681b      	ldr	r3, [r3, #0]
 801eb66:	429a      	cmp	r2, r3
 801eb68:	dd0a      	ble.n	801eb80 <arm_nn_mat_mult_nt_t_s8+0x4c60>
        result++;
 801eb6a:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801eb6e:	f6a3 1338 	subw	r3, r3, #2360	; 0x938
 801eb72:	f607 22d8 	addw	r2, r7, #2776	; 0xad8
 801eb76:	f6a2 1238 	subw	r2, r2, #2360	; 0x938
 801eb7a:	6812      	ldr	r2, [r2, #0]
 801eb7c:	3201      	adds	r2, #1
 801eb7e:	601a      	str	r2, [r3, #0]
    return result;
 801eb80:	f607 23d8 	addw	r3, r7, #2776	; 0xad8
 801eb84:	f6a3 1338 	subw	r3, r3, #2360	; 0x938
 801eb88:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801eb8a:	bf00      	nop
 801eb8c:	f8c7 3a8c 	str.w	r3, [r7, #2700]	; 0xa8c

            // Add offset
            res00 += dst_offset;
 801eb90:	f8d7 2a8c 	ldr.w	r2, [r7, #2700]	; 0xa8c
 801eb94:	f8d7 3b10 	ldr.w	r3, [r7, #2832]	; 0xb10
 801eb98:	4413      	add	r3, r2
 801eb9a:	f8c7 3a8c 	str.w	r3, [r7, #2700]	; 0xa8c

            // Clamp the result
            res00 = MAX(res00, activation_min);
 801eb9e:	f8d7 2a8c 	ldr.w	r2, [r7, #2700]	; 0xa8c
 801eba2:	f8d7 3b14 	ldr.w	r3, [r7, #2836]	; 0xb14
 801eba6:	4293      	cmp	r3, r2
 801eba8:	bfb8      	it	lt
 801ebaa:	4613      	movlt	r3, r2
 801ebac:	f8c7 3a8c 	str.w	r3, [r7, #2700]	; 0xa8c
            res00 = MIN(res00, activation_max);
 801ebb0:	f8d7 2a8c 	ldr.w	r2, [r7, #2700]	; 0xa8c
 801ebb4:	f8d7 3b18 	ldr.w	r3, [r7, #2840]	; 0xb18
 801ebb8:	4293      	cmp	r3, r2
 801ebba:	bfa8      	it	ge
 801ebbc:	4613      	movge	r3, r2
 801ebbe:	f8c7 3a8c 	str.w	r3, [r7, #2700]	; 0xa8c

            dst_ptr[0] = (q7_t)res00;
 801ebc2:	f8d7 3a8c 	ldr.w	r3, [r7, #2700]	; 0xa8c
 801ebc6:	b25a      	sxtb	r2, r3
 801ebc8:	f8d7 3a98 	ldr.w	r3, [r7, #2712]	; 0xa98
 801ebcc:	701a      	strb	r2, [r3, #0]
            dst_ptr += rhs_rows;
 801ebce:	f8d7 3b04 	ldr.w	r3, [r7, #2820]	; 0xb04
 801ebd2:	f8d7 2a98 	ldr.w	r2, [r7, #2712]	; 0xa98
 801ebd6:	4413      	add	r3, r2
 801ebd8:	f8c7 3a98 	str.w	r3, [r7, #2712]	; 0xa98
        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 801ebdc:	f8d7 3a94 	ldr.w	r3, [r7, #2708]	; 0xa94
 801ebe0:	3301      	adds	r3, #1
 801ebe2:	f8c7 3a94 	str.w	r3, [r7, #2708]	; 0xa94
 801ebe6:	f8d7 2a94 	ldr.w	r2, [r7, #2708]	; 0xa94
 801ebea:	f8d7 3b00 	ldr.w	r3, [r7, #2816]	; 0xb00
 801ebee:	429a      	cmp	r2, r3
 801ebf0:	f6ff ae55 	blt.w	801e89e <arm_nn_mat_mult_nt_t_s8+0x497e>
            dst_ptr[0] = (q7_t)res00;
            dst_ptr += rhs_rows;
        }
    }
#endif
    return ARM_MATH_SUCCESS;
 801ebf4:	2300      	movs	r3, #0
}
 801ebf6:	4618      	mov	r0, r3
 801ebf8:	f607 27d8 	addw	r7, r7, #2776	; 0xad8
 801ebfc:	46bd      	mov	sp, r7
 801ebfe:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 801ec02:	4770      	bx	lr

0801ec04 <arm_nn_vec_mat_mult_t_s8>:
                                    const int32_t dst_shift,
                                    const int32_t rhs_cols,
                                    const int32_t rhs_rows,
                                    const int32_t activation_min,
                                    const int32_t activation_max)
{
 801ec04:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 801ec08:	f5ad 6dc6 	sub.w	sp, sp, #1584	; 0x630
 801ec0c:	af00      	add	r7, sp, #0
 801ec0e:	f507 64c6 	add.w	r4, r7, #1584	; 0x630
 801ec12:	f2a4 54dc 	subw	r4, r4, #1500	; 0x5dc
 801ec16:	6020      	str	r0, [r4, #0]
 801ec18:	f507 60c6 	add.w	r0, r7, #1584	; 0x630
 801ec1c:	f5a0 60bc 	sub.w	r0, r0, #1504	; 0x5e0
 801ec20:	6001      	str	r1, [r0, #0]
 801ec22:	f507 61c6 	add.w	r1, r7, #1584	; 0x630
 801ec26:	f2a1 51e4 	subw	r1, r1, #1508	; 0x5e4
 801ec2a:	600a      	str	r2, [r1, #0]
 801ec2c:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 801ec30:	f5a2 62bd 	sub.w	r2, r2, #1512	; 0x5e8
 801ec34:	6013      	str	r3, [r2, #0]
        *dst = MIN(acc_0, activation_max);
        dst++;
    }

#elif defined(ARM_MATH_DSP)
    const int32_t off0 = rhs_cols - 4;
 801ec36:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 801ec3a:	3b04      	subs	r3, #4
 801ec3c:	f8c7 3614 	str.w	r3, [r7, #1556]	; 0x614
    const int16_t lhs_offset_s16 = lhs_offset;
 801ec40:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
 801ec44:	f8a7 3612 	strh.w	r3, [r7, #1554]	; 0x612
    const int16_t rhs_offset_s16 = rhs_offset;
 801ec48:	f8d7 3654 	ldr.w	r3, [r7, #1620]	; 0x654
 801ec4c:	f8a7 3610 	strh.w	r3, [r7, #1552]	; 0x610

    const uint32_t lhs_offset_s16x2 = __PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 801ec50:	f9b7 3612 	ldrsh.w	r3, [r7, #1554]	; 0x612
 801ec54:	f8c7 360c 	str.w	r3, [r7, #1548]	; 0x60c
 801ec58:	f9b7 3612 	ldrsh.w	r3, [r7, #1554]	; 0x612
 801ec5c:	f8c7 3608 	str.w	r3, [r7, #1544]	; 0x608
 801ec60:	f8d7 260c 	ldr.w	r2, [r7, #1548]	; 0x60c
 801ec64:	f8d7 3608 	ldr.w	r3, [r7, #1544]	; 0x608
 801ec68:	eac2 4303 	pkhbt	r3, r2, r3, lsl #16
 801ec6c:	f8c7 3604 	str.w	r3, [r7, #1540]	; 0x604
 801ec70:	f8d7 3604 	ldr.w	r3, [r7, #1540]	; 0x604
 801ec74:	f8c7 3600 	str.w	r3, [r7, #1536]	; 0x600
    const uint32_t rhs_offset_s16x2 = __PKHBT(rhs_offset_s16, rhs_offset_s16, 16);
 801ec78:	f9b7 3610 	ldrsh.w	r3, [r7, #1552]	; 0x610
 801ec7c:	f8c7 35fc 	str.w	r3, [r7, #1532]	; 0x5fc
 801ec80:	f9b7 3610 	ldrsh.w	r3, [r7, #1552]	; 0x610
 801ec84:	f8c7 35f8 	str.w	r3, [r7, #1528]	; 0x5f8
 801ec88:	f8d7 25fc 	ldr.w	r2, [r7, #1532]	; 0x5fc
 801ec8c:	f8d7 35f8 	ldr.w	r3, [r7, #1528]	; 0x5f8
 801ec90:	eac2 4303 	pkhbt	r3, r2, r3, lsl #16
 801ec94:	f8c7 35f4 	str.w	r3, [r7, #1524]	; 0x5f4
 801ec98:	f8d7 35f4 	ldr.w	r3, [r7, #1524]	; 0x5f4
 801ec9c:	f8c7 35f0 	str.w	r3, [r7, #1520]	; 0x5f0

    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 801eca0:	2300      	movs	r3, #0
 801eca2:	f8c7 362c 	str.w	r3, [r7, #1580]	; 0x62c
 801eca6:	f001 bd13 	b.w	80206d0 <arm_nn_vec_mat_mult_t_s8+0x1acc>
    {
        const q7_t *lhs_ptr = &lhs[0];
 801ecaa:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ecae:	f5a3 62ac 	sub.w	r2, r3, #1376	; 0x560
 801ecb2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ecb6:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 801ecba:	681b      	ldr	r3, [r3, #0]
 801ecbc:	6013      	str	r3, [r2, #0]
        const q7_t *rhs_ptr = &rhs[0];
 801ecbe:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ecc2:	f2a3 5264 	subw	r2, r3, #1380	; 0x564
 801ecc6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ecca:	f5a3 63bc 	sub.w	r3, r3, #1504	; 0x5e0
 801ecce:	681b      	ldr	r3, [r3, #0]
 801ecd0:	6013      	str	r3, [r2, #0]

        q31_t res00 = 0;
 801ecd2:	2300      	movs	r3, #0
 801ecd4:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
        q31_t res01 = 0;
 801ecd8:	2300      	movs	r3, #0
 801ecda:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624
        if (bias)
 801ecde:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ece2:	f2a3 53e4 	subw	r3, r3, #1508	; 0x5e4
 801ece6:	681b      	ldr	r3, [r3, #0]
 801ece8:	2b00      	cmp	r3, #0
 801ecea:	d01b      	beq.n	801ed24 <arm_nn_vec_mat_mult_t_s8+0x120>
        {
            res00 = *bias++;
 801ecec:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ecf0:	f2a3 53e4 	subw	r3, r3, #1508	; 0x5e4
 801ecf4:	6819      	ldr	r1, [r3, #0]
 801ecf6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ecfa:	f2a3 52e4 	subw	r2, r3, #1508	; 0x5e4
 801ecfe:	1d0b      	adds	r3, r1, #4
 801ed00:	6013      	str	r3, [r2, #0]
 801ed02:	680b      	ldr	r3, [r1, #0]
 801ed04:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
            res01 = *bias++;
 801ed08:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ed0c:	f2a3 53e4 	subw	r3, r3, #1508	; 0x5e4
 801ed10:	6819      	ldr	r1, [r3, #0]
 801ed12:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ed16:	f2a3 52e4 	subw	r2, r3, #1508	; 0x5e4
 801ed1a:	1d0b      	adds	r3, r1, #4
 801ed1c:	6013      	str	r3, [r2, #0]
 801ed1e:	680b      	ldr	r3, [r1, #0]
 801ed20:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624
        }

        int32_t rhs_cols_idx = 0;
 801ed24:	2300      	movs	r3, #0
 801ed26:	f8c7 3620 	str.w	r3, [r7, #1568]	; 0x620

        q31_t val0, val1, val2, val3, val4, val5;
        for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 801ed2a:	f001 b9db 	b.w	80200e4 <arm_nn_vec_mat_mult_t_s8+0x14e0>
 801ed2e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ed32:	f5a3 724b 	sub.w	r2, r3, #812	; 0x32c
 801ed36:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 801ed3a:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801ed3c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ed40:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 801ed44:	681b      	ldr	r3, [r3, #0]
 801ed46:	681b      	ldr	r3, [r3, #0]
 801ed48:	681b      	ldr	r3, [r3, #0]
 801ed4a:	461a      	mov	r2, r3
 801ed4c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ed50:	f2a3 537c 	subw	r3, r3, #1404	; 0x57c
 801ed54:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801ed56:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ed5a:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 801ed5e:	681b      	ldr	r3, [r3, #0]
 801ed60:	681b      	ldr	r3, [r3, #0]
 801ed62:	1d1a      	adds	r2, r3, #4
 801ed64:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ed68:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 801ed6c:	681b      	ldr	r3, [r3, #0]
 801ed6e:	601a      	str	r2, [r3, #0]
    return (val);
 801ed70:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ed74:	f2a3 537c 	subw	r3, r3, #1404	; 0x57c
 801ed78:	681b      	ldr	r3, [r3, #0]
        {
            // Read 4 x int8 values from the RHS matrix
            val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 801ed7a:	f8c7 35c8 	str.w	r3, [r7, #1480]	; 0x5c8
            val2 = __SXTAB16(rhs_offset_s16x2, val0);
 801ed7e:	f8d7 15c8 	ldr.w	r1, [r7, #1480]	; 0x5c8
 801ed82:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ed86:	f5a3 7248 	sub.w	r2, r3, #800	; 0x320
 801ed8a:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 801ed8e:	6013      	str	r3, [r2, #0]
 801ed90:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ed94:	f5a3 7349 	sub.w	r3, r3, #804	; 0x324
 801ed98:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801ed9a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ed9e:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
 801eda2:	681a      	ldr	r2, [r3, #0]
 801eda4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801eda8:	f5a3 7349 	sub.w	r3, r3, #804	; 0x324
 801edac:	681b      	ldr	r3, [r3, #0]
 801edae:	fa22 f283 	sxtab16	r2, r2, r3
 801edb2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801edb6:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 801edba:	601a      	str	r2, [r3, #0]
  return(result);
 801edbc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801edc0:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 801edc4:	681b      	ldr	r3, [r3, #0]
 801edc6:	f8c7 35c4 	str.w	r3, [r7, #1476]	; 0x5c4
 801edca:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801edce:	f5a3 7247 	sub.w	r2, r3, #796	; 0x31c
 801edd2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 801edd6:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801edd8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801eddc:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 801ede0:	681b      	ldr	r3, [r3, #0]
 801ede2:	681b      	ldr	r3, [r3, #0]
 801ede4:	681b      	ldr	r3, [r3, #0]
 801ede6:	461a      	mov	r2, r3
 801ede8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801edec:	f5a3 63b0 	sub.w	r3, r3, #1408	; 0x580
 801edf0:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801edf2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801edf6:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 801edfa:	681b      	ldr	r3, [r3, #0]
 801edfc:	681b      	ldr	r3, [r3, #0]
 801edfe:	1d1a      	adds	r2, r3, #4
 801ee00:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ee04:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 801ee08:	681b      	ldr	r3, [r3, #0]
 801ee0a:	601a      	str	r2, [r3, #0]
    return (val);
 801ee0c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ee10:	f5a3 63b0 	sub.w	r3, r3, #1408	; 0x580
 801ee14:	681b      	ldr	r3, [r3, #0]
            // Read 4 x int8 values from the LHS vector
            val1 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 801ee16:	f8c7 35c0 	str.w	r3, [r7, #1472]	; 0x5c0
            val0 = __SXTAB16(rhs_offset_s16x2, __ROR(val0, 8));
 801ee1a:	f8d7 25c8 	ldr.w	r2, [r7, #1480]	; 0x5c8
 801ee1e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ee22:	f5a3 7345 	sub.w	r3, r3, #788	; 0x314
 801ee26:	601a      	str	r2, [r3, #0]
 801ee28:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ee2c:	f5a3 7246 	sub.w	r2, r3, #792	; 0x318
 801ee30:	2308      	movs	r3, #8
 801ee32:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801ee34:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ee38:	f5a3 7246 	sub.w	r2, r3, #792	; 0x318
 801ee3c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ee40:	f5a3 7346 	sub.w	r3, r3, #792	; 0x318
 801ee44:	681b      	ldr	r3, [r3, #0]
 801ee46:	f003 031f 	and.w	r3, r3, #31
 801ee4a:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801ee4c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ee50:	f5a3 7346 	sub.w	r3, r3, #792	; 0x318
 801ee54:	681b      	ldr	r3, [r3, #0]
 801ee56:	2b00      	cmp	r3, #0
 801ee58:	d105      	bne.n	801ee66 <arm_nn_vec_mat_mult_t_s8+0x262>
    return op1;
 801ee5a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ee5e:	f5a3 7345 	sub.w	r3, r3, #788	; 0x314
 801ee62:	6819      	ldr	r1, [r3, #0]
 801ee64:	e00b      	b.n	801ee7e <arm_nn_vec_mat_mult_t_s8+0x27a>
  return (op1 >> op2) | (op1 << (32U - op2));
 801ee66:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ee6a:	f5a3 7245 	sub.w	r2, r3, #788	; 0x314
 801ee6e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ee72:	f5a3 7346 	sub.w	r3, r3, #792	; 0x318
 801ee76:	6812      	ldr	r2, [r2, #0]
 801ee78:	681b      	ldr	r3, [r3, #0]
 801ee7a:	fa62 f103 	ror.w	r1, r2, r3
 801ee7e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ee82:	f5a3 7242 	sub.w	r2, r3, #776	; 0x308
 801ee86:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 801ee8a:	6013      	str	r3, [r2, #0]
 801ee8c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ee90:	f5a3 7343 	sub.w	r3, r3, #780	; 0x30c
 801ee94:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801ee96:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ee9a:	f5a3 7342 	sub.w	r3, r3, #776	; 0x308
 801ee9e:	681a      	ldr	r2, [r3, #0]
 801eea0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801eea4:	f5a3 7343 	sub.w	r3, r3, #780	; 0x30c
 801eea8:	681b      	ldr	r3, [r3, #0]
 801eeaa:	fa22 f283 	sxtab16	r2, r2, r3
 801eeae:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801eeb2:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 801eeb6:	601a      	str	r2, [r3, #0]
  return(result);
 801eeb8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801eebc:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 801eec0:	681b      	ldr	r3, [r3, #0]
 801eec2:	f8c7 35c8 	str.w	r3, [r7, #1480]	; 0x5c8
            val3 = __SXTAB16(lhs_offset_s16x2, val1);
 801eec6:	f8d7 15c0 	ldr.w	r1, [r7, #1472]	; 0x5c0
 801eeca:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801eece:	f5a3 723f 	sub.w	r2, r3, #764	; 0x2fc
 801eed2:	f8d7 3600 	ldr.w	r3, [r7, #1536]	; 0x600
 801eed6:	6013      	str	r3, [r2, #0]
 801eed8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801eedc:	f5a3 7340 	sub.w	r3, r3, #768	; 0x300
 801eee0:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801eee2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801eee6:	f5a3 733f 	sub.w	r3, r3, #764	; 0x2fc
 801eeea:	681a      	ldr	r2, [r3, #0]
 801eeec:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801eef0:	f5a3 7340 	sub.w	r3, r3, #768	; 0x300
 801eef4:	681b      	ldr	r3, [r3, #0]
 801eef6:	fa22 f283 	sxtab16	r2, r2, r3
 801eefa:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801eefe:	f5a3 7341 	sub.w	r3, r3, #772	; 0x304
 801ef02:	601a      	str	r2, [r3, #0]
  return(result);
 801ef04:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ef08:	f5a3 7341 	sub.w	r3, r3, #772	; 0x304
 801ef0c:	681b      	ldr	r3, [r3, #0]
 801ef0e:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
            // Read 4 x int8 values from the RHS matrix
            val4 = arm_nn_read_q7x4((const q7_t *)rhs_ptr + off0);
 801ef12:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ef16:	f2a3 5364 	subw	r3, r3, #1380	; 0x564
 801ef1a:	681a      	ldr	r2, [r3, #0]
 801ef1c:	f8d7 3614 	ldr.w	r3, [r7, #1556]	; 0x614
 801ef20:	441a      	add	r2, r3
 801ef22:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ef26:	f5a3 733e 	sub.w	r3, r3, #760	; 0x2f8
 801ef2a:	601a      	str	r2, [r3, #0]
 801ef2c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ef30:	f5a3 733e 	sub.w	r3, r3, #760	; 0x2f8
 801ef34:	681b      	ldr	r3, [r3, #0]
 801ef36:	681b      	ldr	r3, [r3, #0]
 801ef38:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801ef3a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ef3e:	f2a3 5384 	subw	r3, r3, #1412	; 0x584
 801ef42:	601a      	str	r2, [r3, #0]
    return (val);
 801ef44:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ef48:	f2a3 5384 	subw	r3, r3, #1412	; 0x584
 801ef4c:	681b      	ldr	r3, [r3, #0]
 801ef4e:	f8c7 35b8 	str.w	r3, [r7, #1464]	; 0x5b8
            val1 = __SXTAB16(lhs_offset_s16x2, __ROR(val1, 8));
 801ef52:	f8d7 25c0 	ldr.w	r2, [r7, #1472]	; 0x5c0
 801ef56:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ef5a:	f5a3 733c 	sub.w	r3, r3, #752	; 0x2f0
 801ef5e:	601a      	str	r2, [r3, #0]
 801ef60:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ef64:	f5a3 723d 	sub.w	r2, r3, #756	; 0x2f4
 801ef68:	2308      	movs	r3, #8
 801ef6a:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801ef6c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ef70:	f5a3 723d 	sub.w	r2, r3, #756	; 0x2f4
 801ef74:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ef78:	f5a3 733d 	sub.w	r3, r3, #756	; 0x2f4
 801ef7c:	681b      	ldr	r3, [r3, #0]
 801ef7e:	f003 031f 	and.w	r3, r3, #31
 801ef82:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801ef84:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ef88:	f5a3 733d 	sub.w	r3, r3, #756	; 0x2f4
 801ef8c:	681b      	ldr	r3, [r3, #0]
 801ef8e:	2b00      	cmp	r3, #0
 801ef90:	d105      	bne.n	801ef9e <arm_nn_vec_mat_mult_t_s8+0x39a>
    return op1;
 801ef92:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ef96:	f5a3 733c 	sub.w	r3, r3, #752	; 0x2f0
 801ef9a:	6819      	ldr	r1, [r3, #0]
 801ef9c:	e00b      	b.n	801efb6 <arm_nn_vec_mat_mult_t_s8+0x3b2>
  return (op1 >> op2) | (op1 << (32U - op2));
 801ef9e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801efa2:	f5a3 723c 	sub.w	r2, r3, #752	; 0x2f0
 801efa6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801efaa:	f5a3 733d 	sub.w	r3, r3, #756	; 0x2f4
 801efae:	6812      	ldr	r2, [r2, #0]
 801efb0:	681b      	ldr	r3, [r3, #0]
 801efb2:	fa62 f103 	ror.w	r1, r2, r3
 801efb6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801efba:	f5a3 7239 	sub.w	r2, r3, #740	; 0x2e4
 801efbe:	f8d7 3600 	ldr.w	r3, [r7, #1536]	; 0x600
 801efc2:	6013      	str	r3, [r2, #0]
 801efc4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801efc8:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 801efcc:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801efce:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801efd2:	f5a3 7339 	sub.w	r3, r3, #740	; 0x2e4
 801efd6:	681a      	ldr	r2, [r3, #0]
 801efd8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801efdc:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 801efe0:	681b      	ldr	r3, [r3, #0]
 801efe2:	fa22 f283 	sxtab16	r2, r2, r3
 801efe6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801efea:	f5a3 733b 	sub.w	r3, r3, #748	; 0x2ec
 801efee:	601a      	str	r2, [r3, #0]
  return(result);
 801eff0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801eff4:	f5a3 733b 	sub.w	r3, r3, #748	; 0x2ec
 801eff8:	681b      	ldr	r3, [r3, #0]
 801effa:	f8c7 35c0 	str.w	r3, [r7, #1472]	; 0x5c0

            // Perform the accumulations
            res00 = __SMLAD(val3, val2, res00);
 801effe:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
 801f002:	f8d7 15c4 	ldr.w	r1, [r7, #1476]	; 0x5c4
 801f006:	f8d7 0628 	ldr.w	r0, [r7, #1576]	; 0x628
 801f00a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f00e:	f5a3 7335 	sub.w	r3, r3, #724	; 0x2d4
 801f012:	601a      	str	r2, [r3, #0]
 801f014:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f018:	f5a3 7336 	sub.w	r3, r3, #728	; 0x2d8
 801f01c:	6019      	str	r1, [r3, #0]
 801f01e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f022:	f5a3 7337 	sub.w	r3, r3, #732	; 0x2dc
 801f026:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f028:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f02c:	f5a3 7335 	sub.w	r3, r3, #724	; 0x2d4
 801f030:	6819      	ldr	r1, [r3, #0]
 801f032:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f036:	f5a3 7336 	sub.w	r3, r3, #728	; 0x2d8
 801f03a:	681a      	ldr	r2, [r3, #0]
 801f03c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f040:	f5a3 7337 	sub.w	r3, r3, #732	; 0x2dc
 801f044:	681b      	ldr	r3, [r3, #0]
 801f046:	fb21 3202 	smlad	r2, r1, r2, r3
 801f04a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f04e:	f5a3 7338 	sub.w	r3, r3, #736	; 0x2e0
 801f052:	601a      	str	r2, [r3, #0]
  return(result);
 801f054:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f058:	f5a3 7338 	sub.w	r3, r3, #736	; 0x2e0
 801f05c:	681b      	ldr	r3, [r3, #0]
 801f05e:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
            val5 = __SXTAB16(rhs_offset_s16x2, val4);
 801f062:	f8d7 15b8 	ldr.w	r1, [r7, #1464]	; 0x5b8
 801f066:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f06a:	f5a3 7232 	sub.w	r2, r3, #712	; 0x2c8
 801f06e:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 801f072:	6013      	str	r3, [r2, #0]
 801f074:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f078:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 801f07c:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f07e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f082:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 801f086:	681a      	ldr	r2, [r3, #0]
 801f088:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f08c:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 801f090:	681b      	ldr	r3, [r3, #0]
 801f092:	fa22 f283 	sxtab16	r2, r2, r3
 801f096:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f09a:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 801f09e:	601a      	str	r2, [r3, #0]
  return(result);
 801f0a0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f0a4:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 801f0a8:	681b      	ldr	r3, [r3, #0]
 801f0aa:	f8c7 35b4 	str.w	r3, [r7, #1460]	; 0x5b4
            res00 = __SMLAD(val1, val0, res00);
 801f0ae:	f8d7 25c0 	ldr.w	r2, [r7, #1472]	; 0x5c0
 801f0b2:	f8d7 15c8 	ldr.w	r1, [r7, #1480]	; 0x5c8
 801f0b6:	f8d7 0628 	ldr.w	r0, [r7, #1576]	; 0x628
 801f0ba:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f0be:	f5a3 732e 	sub.w	r3, r3, #696	; 0x2b8
 801f0c2:	601a      	str	r2, [r3, #0]
 801f0c4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f0c8:	f5a3 732f 	sub.w	r3, r3, #700	; 0x2bc
 801f0cc:	6019      	str	r1, [r3, #0]
 801f0ce:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f0d2:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
 801f0d6:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f0d8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f0dc:	f5a3 732e 	sub.w	r3, r3, #696	; 0x2b8
 801f0e0:	6819      	ldr	r1, [r3, #0]
 801f0e2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f0e6:	f5a3 732f 	sub.w	r3, r3, #700	; 0x2bc
 801f0ea:	681a      	ldr	r2, [r3, #0]
 801f0ec:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f0f0:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
 801f0f4:	681b      	ldr	r3, [r3, #0]
 801f0f6:	fb21 3202 	smlad	r2, r1, r2, r3
 801f0fa:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f0fe:	f5a3 7331 	sub.w	r3, r3, #708	; 0x2c4
 801f102:	601a      	str	r2, [r3, #0]
  return(result);
 801f104:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f108:	f5a3 7331 	sub.w	r3, r3, #708	; 0x2c4
 801f10c:	681b      	ldr	r3, [r3, #0]
 801f10e:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
            val4 = __SXTAB16(rhs_offset_s16x2, __ROR(val4, 8));
 801f112:	f8d7 25b8 	ldr.w	r2, [r7, #1464]	; 0x5b8
 801f116:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f11a:	f5a3 732c 	sub.w	r3, r3, #688	; 0x2b0
 801f11e:	601a      	str	r2, [r3, #0]
 801f120:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f124:	f5a3 722d 	sub.w	r2, r3, #692	; 0x2b4
 801f128:	2308      	movs	r3, #8
 801f12a:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801f12c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f130:	f5a3 722d 	sub.w	r2, r3, #692	; 0x2b4
 801f134:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f138:	f5a3 732d 	sub.w	r3, r3, #692	; 0x2b4
 801f13c:	681b      	ldr	r3, [r3, #0]
 801f13e:	f003 031f 	and.w	r3, r3, #31
 801f142:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801f144:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f148:	f5a3 732d 	sub.w	r3, r3, #692	; 0x2b4
 801f14c:	681b      	ldr	r3, [r3, #0]
 801f14e:	2b00      	cmp	r3, #0
 801f150:	d105      	bne.n	801f15e <arm_nn_vec_mat_mult_t_s8+0x55a>
    return op1;
 801f152:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f156:	f5a3 732c 	sub.w	r3, r3, #688	; 0x2b0
 801f15a:	6819      	ldr	r1, [r3, #0]
 801f15c:	e00b      	b.n	801f176 <arm_nn_vec_mat_mult_t_s8+0x572>
  return (op1 >> op2) | (op1 << (32U - op2));
 801f15e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f162:	f5a3 722c 	sub.w	r2, r3, #688	; 0x2b0
 801f166:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f16a:	f5a3 732d 	sub.w	r3, r3, #692	; 0x2b4
 801f16e:	6812      	ldr	r2, [r2, #0]
 801f170:	681b      	ldr	r3, [r3, #0]
 801f172:	fa62 f103 	ror.w	r1, r2, r3
 801f176:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f17a:	f5a3 7229 	sub.w	r2, r3, #676	; 0x2a4
 801f17e:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 801f182:	6013      	str	r3, [r2, #0]
 801f184:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f188:	f5a3 732a 	sub.w	r3, r3, #680	; 0x2a8
 801f18c:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f18e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f192:	f5a3 7329 	sub.w	r3, r3, #676	; 0x2a4
 801f196:	681a      	ldr	r2, [r3, #0]
 801f198:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f19c:	f5a3 732a 	sub.w	r3, r3, #680	; 0x2a8
 801f1a0:	681b      	ldr	r3, [r3, #0]
 801f1a2:	fa22 f283 	sxtab16	r2, r2, r3
 801f1a6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f1aa:	f5a3 732b 	sub.w	r3, r3, #684	; 0x2ac
 801f1ae:	601a      	str	r2, [r3, #0]
  return(result);
 801f1b0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f1b4:	f5a3 732b 	sub.w	r3, r3, #684	; 0x2ac
 801f1b8:	681b      	ldr	r3, [r3, #0]
 801f1ba:	f8c7 35b8 	str.w	r3, [r7, #1464]	; 0x5b8
 801f1be:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f1c2:	f5a3 7228 	sub.w	r2, r3, #672	; 0x2a0
 801f1c6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 801f1ca:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801f1cc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f1d0:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 801f1d4:	681b      	ldr	r3, [r3, #0]
 801f1d6:	681b      	ldr	r3, [r3, #0]
 801f1d8:	681b      	ldr	r3, [r3, #0]
 801f1da:	461a      	mov	r2, r3
 801f1dc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f1e0:	f5a3 63b1 	sub.w	r3, r3, #1416	; 0x588
 801f1e4:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801f1e6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f1ea:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 801f1ee:	681b      	ldr	r3, [r3, #0]
 801f1f0:	681b      	ldr	r3, [r3, #0]
 801f1f2:	1d1a      	adds	r2, r3, #4
 801f1f4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f1f8:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 801f1fc:	681b      	ldr	r3, [r3, #0]
 801f1fe:	601a      	str	r2, [r3, #0]
    return (val);
 801f200:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f204:	f5a3 63b1 	sub.w	r3, r3, #1416	; 0x588
 801f208:	681b      	ldr	r3, [r3, #0]
            // Read 4 x int8 values from the RHS matrix
            val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 801f20a:	f8c7 35c8 	str.w	r3, [r7, #1480]	; 0x5c8
            res01 = __SMLAD(val3, val5, res01);
 801f20e:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
 801f212:	f8d7 15b4 	ldr.w	r1, [r7, #1460]	; 0x5b4
 801f216:	f8d7 0624 	ldr.w	r0, [r7, #1572]	; 0x624
 801f21a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f21e:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 801f222:	601a      	str	r2, [r3, #0]
 801f224:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f228:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 801f22c:	6019      	str	r1, [r3, #0]
 801f22e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f232:	f5a3 7326 	sub.w	r3, r3, #664	; 0x298
 801f236:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f238:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f23c:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 801f240:	6819      	ldr	r1, [r3, #0]
 801f242:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f246:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 801f24a:	681a      	ldr	r2, [r3, #0]
 801f24c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f250:	f5a3 7326 	sub.w	r3, r3, #664	; 0x298
 801f254:	681b      	ldr	r3, [r3, #0]
 801f256:	fb21 3202 	smlad	r2, r1, r2, r3
 801f25a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f25e:	f5a3 7327 	sub.w	r3, r3, #668	; 0x29c
 801f262:	601a      	str	r2, [r3, #0]
  return(result);
 801f264:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f268:	f5a3 7327 	sub.w	r3, r3, #668	; 0x29c
 801f26c:	681b      	ldr	r3, [r3, #0]
 801f26e:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624
            res01 = __SMLAD(val1, val4, res01);
 801f272:	f8d7 25c0 	ldr.w	r2, [r7, #1472]	; 0x5c0
 801f276:	f8d7 15b8 	ldr.w	r1, [r7, #1464]	; 0x5b8
 801f27a:	f8d7 0624 	ldr.w	r0, [r7, #1572]	; 0x624
 801f27e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f282:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 801f286:	601a      	str	r2, [r3, #0]
 801f288:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f28c:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 801f290:	6019      	str	r1, [r3, #0]
 801f292:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f296:	f5a3 7322 	sub.w	r3, r3, #648	; 0x288
 801f29a:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f29c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f2a0:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 801f2a4:	6819      	ldr	r1, [r3, #0]
 801f2a6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f2aa:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 801f2ae:	681a      	ldr	r2, [r3, #0]
 801f2b0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f2b4:	f5a3 7322 	sub.w	r3, r3, #648	; 0x288
 801f2b8:	681b      	ldr	r3, [r3, #0]
 801f2ba:	fb21 3202 	smlad	r2, r1, r2, r3
 801f2be:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f2c2:	f5a3 7323 	sub.w	r3, r3, #652	; 0x28c
 801f2c6:	601a      	str	r2, [r3, #0]
  return(result);
 801f2c8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f2cc:	f5a3 7323 	sub.w	r3, r3, #652	; 0x28c
 801f2d0:	681b      	ldr	r3, [r3, #0]
 801f2d2:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624

            val2 = __SXTAB16(rhs_offset_s16x2, val0);
 801f2d6:	f8d7 15c8 	ldr.w	r1, [r7, #1480]	; 0x5c8
 801f2da:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f2de:	f5a3 721d 	sub.w	r2, r3, #628	; 0x274
 801f2e2:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 801f2e6:	6013      	str	r3, [r2, #0]
 801f2e8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f2ec:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 801f2f0:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f2f2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f2f6:	f5a3 731d 	sub.w	r3, r3, #628	; 0x274
 801f2fa:	681a      	ldr	r2, [r3, #0]
 801f2fc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f300:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 801f304:	681b      	ldr	r3, [r3, #0]
 801f306:	fa22 f283 	sxtab16	r2, r2, r3
 801f30a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f30e:	f5a3 731f 	sub.w	r3, r3, #636	; 0x27c
 801f312:	601a      	str	r2, [r3, #0]
  return(result);
 801f314:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f318:	f5a3 731f 	sub.w	r3, r3, #636	; 0x27c
 801f31c:	681b      	ldr	r3, [r3, #0]
 801f31e:	f8c7 35c4 	str.w	r3, [r7, #1476]	; 0x5c4
 801f322:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f326:	f5a3 721c 	sub.w	r2, r3, #624	; 0x270
 801f32a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 801f32e:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801f330:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f334:	f5a3 731c 	sub.w	r3, r3, #624	; 0x270
 801f338:	681b      	ldr	r3, [r3, #0]
 801f33a:	681b      	ldr	r3, [r3, #0]
 801f33c:	681b      	ldr	r3, [r3, #0]
 801f33e:	461a      	mov	r2, r3
 801f340:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f344:	f2a3 538c 	subw	r3, r3, #1420	; 0x58c
 801f348:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801f34a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f34e:	f5a3 731c 	sub.w	r3, r3, #624	; 0x270
 801f352:	681b      	ldr	r3, [r3, #0]
 801f354:	681b      	ldr	r3, [r3, #0]
 801f356:	1d1a      	adds	r2, r3, #4
 801f358:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f35c:	f5a3 731c 	sub.w	r3, r3, #624	; 0x270
 801f360:	681b      	ldr	r3, [r3, #0]
 801f362:	601a      	str	r2, [r3, #0]
    return (val);
 801f364:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f368:	f2a3 538c 	subw	r3, r3, #1420	; 0x58c
 801f36c:	681b      	ldr	r3, [r3, #0]
            // Read 4 x int8 values from the LHS vector
            val1 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 801f36e:	f8c7 35c0 	str.w	r3, [r7, #1472]	; 0x5c0
            val0 = __SXTAB16(rhs_offset_s16x2, __ROR(val0, 8));
 801f372:	f8d7 25c8 	ldr.w	r2, [r7, #1480]	; 0x5c8
 801f376:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f37a:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 801f37e:	601a      	str	r2, [r3, #0]
 801f380:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f384:	f5a3 721b 	sub.w	r2, r3, #620	; 0x26c
 801f388:	2308      	movs	r3, #8
 801f38a:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801f38c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f390:	f5a3 721b 	sub.w	r2, r3, #620	; 0x26c
 801f394:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f398:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 801f39c:	681b      	ldr	r3, [r3, #0]
 801f39e:	f003 031f 	and.w	r3, r3, #31
 801f3a2:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801f3a4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f3a8:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 801f3ac:	681b      	ldr	r3, [r3, #0]
 801f3ae:	2b00      	cmp	r3, #0
 801f3b0:	d105      	bne.n	801f3be <arm_nn_vec_mat_mult_t_s8+0x7ba>
    return op1;
 801f3b2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f3b6:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 801f3ba:	6819      	ldr	r1, [r3, #0]
 801f3bc:	e00b      	b.n	801f3d6 <arm_nn_vec_mat_mult_t_s8+0x7d2>
  return (op1 >> op2) | (op1 << (32U - op2));
 801f3be:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f3c2:	f5a3 721a 	sub.w	r2, r3, #616	; 0x268
 801f3c6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f3ca:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 801f3ce:	6812      	ldr	r2, [r2, #0]
 801f3d0:	681b      	ldr	r3, [r3, #0]
 801f3d2:	fa62 f103 	ror.w	r1, r2, r3
 801f3d6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f3da:	f5a3 7217 	sub.w	r2, r3, #604	; 0x25c
 801f3de:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 801f3e2:	6013      	str	r3, [r2, #0]
 801f3e4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f3e8:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 801f3ec:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f3ee:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f3f2:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 801f3f6:	681a      	ldr	r2, [r3, #0]
 801f3f8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f3fc:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 801f400:	681b      	ldr	r3, [r3, #0]
 801f402:	fa22 f283 	sxtab16	r2, r2, r3
 801f406:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f40a:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 801f40e:	601a      	str	r2, [r3, #0]
  return(result);
 801f410:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f414:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 801f418:	681b      	ldr	r3, [r3, #0]
 801f41a:	f8c7 35c8 	str.w	r3, [r7, #1480]	; 0x5c8
            val3 = __SXTAB16(lhs_offset_s16x2, val1);
 801f41e:	f8d7 15c0 	ldr.w	r1, [r7, #1472]	; 0x5c0
 801f422:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f426:	f5a3 7214 	sub.w	r2, r3, #592	; 0x250
 801f42a:	f8d7 3600 	ldr.w	r3, [r7, #1536]	; 0x600
 801f42e:	6013      	str	r3, [r2, #0]
 801f430:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f434:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 801f438:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f43a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f43e:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 801f442:	681a      	ldr	r2, [r3, #0]
 801f444:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f448:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 801f44c:	681b      	ldr	r3, [r3, #0]
 801f44e:	fa22 f283 	sxtab16	r2, r2, r3
 801f452:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f456:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 801f45a:	601a      	str	r2, [r3, #0]
  return(result);
 801f45c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f460:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 801f464:	681b      	ldr	r3, [r3, #0]
 801f466:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
            // Read 4 x int8 values from the RHS matrix
            val4 = arm_nn_read_q7x4((const q7_t *)rhs_ptr + off0);
 801f46a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f46e:	f2a3 5364 	subw	r3, r3, #1380	; 0x564
 801f472:	681a      	ldr	r2, [r3, #0]
 801f474:	f8d7 3614 	ldr.w	r3, [r7, #1556]	; 0x614
 801f478:	441a      	add	r2, r3
 801f47a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f47e:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 801f482:	601a      	str	r2, [r3, #0]
 801f484:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f488:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 801f48c:	681b      	ldr	r3, [r3, #0]
 801f48e:	681b      	ldr	r3, [r3, #0]
 801f490:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801f492:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f496:	f5a3 63b2 	sub.w	r3, r3, #1424	; 0x590
 801f49a:	601a      	str	r2, [r3, #0]
    return (val);
 801f49c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f4a0:	f5a3 63b2 	sub.w	r3, r3, #1424	; 0x590
 801f4a4:	681b      	ldr	r3, [r3, #0]
 801f4a6:	f8c7 35b8 	str.w	r3, [r7, #1464]	; 0x5b8
            val1 = __SXTAB16(lhs_offset_s16x2, __ROR(val1, 8));
 801f4aa:	f8d7 25c0 	ldr.w	r2, [r7, #1472]	; 0x5c0
 801f4ae:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f4b2:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 801f4b6:	601a      	str	r2, [r3, #0]
 801f4b8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f4bc:	f5a3 7212 	sub.w	r2, r3, #584	; 0x248
 801f4c0:	2308      	movs	r3, #8
 801f4c2:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801f4c4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f4c8:	f5a3 7212 	sub.w	r2, r3, #584	; 0x248
 801f4cc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f4d0:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 801f4d4:	681b      	ldr	r3, [r3, #0]
 801f4d6:	f003 031f 	and.w	r3, r3, #31
 801f4da:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801f4dc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f4e0:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 801f4e4:	681b      	ldr	r3, [r3, #0]
 801f4e6:	2b00      	cmp	r3, #0
 801f4e8:	d105      	bne.n	801f4f6 <arm_nn_vec_mat_mult_t_s8+0x8f2>
    return op1;
 801f4ea:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f4ee:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 801f4f2:	6819      	ldr	r1, [r3, #0]
 801f4f4:	e00b      	b.n	801f50e <arm_nn_vec_mat_mult_t_s8+0x90a>
  return (op1 >> op2) | (op1 << (32U - op2));
 801f4f6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f4fa:	f5a3 7211 	sub.w	r2, r3, #580	; 0x244
 801f4fe:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f502:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 801f506:	6812      	ldr	r2, [r2, #0]
 801f508:	681b      	ldr	r3, [r3, #0]
 801f50a:	fa62 f103 	ror.w	r1, r2, r3
 801f50e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f512:	f5a3 720e 	sub.w	r2, r3, #568	; 0x238
 801f516:	f8d7 3600 	ldr.w	r3, [r7, #1536]	; 0x600
 801f51a:	6013      	str	r3, [r2, #0]
 801f51c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f520:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 801f524:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f526:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f52a:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 801f52e:	681a      	ldr	r2, [r3, #0]
 801f530:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f534:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 801f538:	681b      	ldr	r3, [r3, #0]
 801f53a:	fa22 f283 	sxtab16	r2, r2, r3
 801f53e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f542:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 801f546:	601a      	str	r2, [r3, #0]
  return(result);
 801f548:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f54c:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 801f550:	681b      	ldr	r3, [r3, #0]
 801f552:	f8c7 35c0 	str.w	r3, [r7, #1472]	; 0x5c0

            // Perform the accumulations
            res00 = __SMLAD(val3, val2, res00);
 801f556:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
 801f55a:	f8d7 15c4 	ldr.w	r1, [r7, #1476]	; 0x5c4
 801f55e:	f8d7 0628 	ldr.w	r0, [r7, #1576]	; 0x628
 801f562:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f566:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 801f56a:	601a      	str	r2, [r3, #0]
 801f56c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f570:	f5a3 730b 	sub.w	r3, r3, #556	; 0x22c
 801f574:	6019      	str	r1, [r3, #0]
 801f576:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f57a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 801f57e:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f580:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f584:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 801f588:	6819      	ldr	r1, [r3, #0]
 801f58a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f58e:	f5a3 730b 	sub.w	r3, r3, #556	; 0x22c
 801f592:	681a      	ldr	r2, [r3, #0]
 801f594:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f598:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 801f59c:	681b      	ldr	r3, [r3, #0]
 801f59e:	fb21 3202 	smlad	r2, r1, r2, r3
 801f5a2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f5a6:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 801f5aa:	601a      	str	r2, [r3, #0]
  return(result);
 801f5ac:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f5b0:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 801f5b4:	681b      	ldr	r3, [r3, #0]
 801f5b6:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
            val5 = __SXTAB16(rhs_offset_s16x2, val4);
 801f5ba:	f8d7 15b8 	ldr.w	r1, [r7, #1464]	; 0x5b8
 801f5be:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f5c2:	f5a3 7207 	sub.w	r2, r3, #540	; 0x21c
 801f5c6:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 801f5ca:	6013      	str	r3, [r2, #0]
 801f5cc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f5d0:	f5a3 7308 	sub.w	r3, r3, #544	; 0x220
 801f5d4:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f5d6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f5da:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 801f5de:	681a      	ldr	r2, [r3, #0]
 801f5e0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f5e4:	f5a3 7308 	sub.w	r3, r3, #544	; 0x220
 801f5e8:	681b      	ldr	r3, [r3, #0]
 801f5ea:	fa22 f283 	sxtab16	r2, r2, r3
 801f5ee:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f5f2:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 801f5f6:	601a      	str	r2, [r3, #0]
  return(result);
 801f5f8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f5fc:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 801f600:	681b      	ldr	r3, [r3, #0]
 801f602:	f8c7 35b4 	str.w	r3, [r7, #1460]	; 0x5b4
            res00 = __SMLAD(val1, val0, res00);
 801f606:	f8d7 25c0 	ldr.w	r2, [r7, #1472]	; 0x5c0
 801f60a:	f8d7 15c8 	ldr.w	r1, [r7, #1480]	; 0x5c8
 801f60e:	f8d7 0628 	ldr.w	r0, [r7, #1576]	; 0x628
 801f612:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f616:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 801f61a:	601a      	str	r2, [r3, #0]
 801f61c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f620:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 801f624:	6019      	str	r1, [r3, #0]
 801f626:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f62a:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 801f62e:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f630:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f634:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 801f638:	6819      	ldr	r1, [r3, #0]
 801f63a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f63e:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 801f642:	681a      	ldr	r2, [r3, #0]
 801f644:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f648:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 801f64c:	681b      	ldr	r3, [r3, #0]
 801f64e:	fb21 3202 	smlad	r2, r1, r2, r3
 801f652:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f656:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 801f65a:	601a      	str	r2, [r3, #0]
  return(result);
 801f65c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f660:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 801f664:	681b      	ldr	r3, [r3, #0]
 801f666:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
            val4 = __SXTAB16(rhs_offset_s16x2, __ROR(val4, 8));
 801f66a:	f8d7 25b8 	ldr.w	r2, [r7, #1464]	; 0x5b8
 801f66e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f672:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801f676:	601a      	str	r2, [r3, #0]
 801f678:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f67c:	f5a3 7202 	sub.w	r2, r3, #520	; 0x208
 801f680:	2308      	movs	r3, #8
 801f682:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801f684:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f688:	f5a3 7202 	sub.w	r2, r3, #520	; 0x208
 801f68c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f690:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 801f694:	681b      	ldr	r3, [r3, #0]
 801f696:	f003 031f 	and.w	r3, r3, #31
 801f69a:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801f69c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f6a0:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 801f6a4:	681b      	ldr	r3, [r3, #0]
 801f6a6:	2b00      	cmp	r3, #0
 801f6a8:	d105      	bne.n	801f6b6 <arm_nn_vec_mat_mult_t_s8+0xab2>
    return op1;
 801f6aa:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f6ae:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801f6b2:	6819      	ldr	r1, [r3, #0]
 801f6b4:	e00b      	b.n	801f6ce <arm_nn_vec_mat_mult_t_s8+0xaca>
  return (op1 >> op2) | (op1 << (32U - op2));
 801f6b6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f6ba:	f5a3 7201 	sub.w	r2, r3, #516	; 0x204
 801f6be:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f6c2:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 801f6c6:	6812      	ldr	r2, [r2, #0]
 801f6c8:	681b      	ldr	r3, [r3, #0]
 801f6ca:	fa62 f103 	ror.w	r1, r2, r3
 801f6ce:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f6d2:	f5a3 72fc 	sub.w	r2, r3, #504	; 0x1f8
 801f6d6:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 801f6da:	6013      	str	r3, [r2, #0]
 801f6dc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f6e0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 801f6e4:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f6e6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f6ea:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 801f6ee:	681a      	ldr	r2, [r3, #0]
 801f6f0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f6f4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 801f6f8:	681b      	ldr	r3, [r3, #0]
 801f6fa:	fa22 f283 	sxtab16	r2, r2, r3
 801f6fe:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f702:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 801f706:	601a      	str	r2, [r3, #0]
  return(result);
 801f708:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f70c:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 801f710:	681b      	ldr	r3, [r3, #0]
 801f712:	f8c7 35b8 	str.w	r3, [r7, #1464]	; 0x5b8
 801f716:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f71a:	f5a3 72fa 	sub.w	r2, r3, #500	; 0x1f4
 801f71e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 801f722:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801f724:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f728:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 801f72c:	681b      	ldr	r3, [r3, #0]
 801f72e:	681b      	ldr	r3, [r3, #0]
 801f730:	681b      	ldr	r3, [r3, #0]
 801f732:	461a      	mov	r2, r3
 801f734:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f738:	f2a3 5394 	subw	r3, r3, #1428	; 0x594
 801f73c:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801f73e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f742:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 801f746:	681b      	ldr	r3, [r3, #0]
 801f748:	681b      	ldr	r3, [r3, #0]
 801f74a:	1d1a      	adds	r2, r3, #4
 801f74c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f750:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 801f754:	681b      	ldr	r3, [r3, #0]
 801f756:	601a      	str	r2, [r3, #0]
    return (val);
 801f758:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f75c:	f2a3 5394 	subw	r3, r3, #1428	; 0x594
 801f760:	681b      	ldr	r3, [r3, #0]
            // Read 4 x int8 values from the RHS matrix
            val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 801f762:	f8c7 35c8 	str.w	r3, [r7, #1480]	; 0x5c8
            res01 = __SMLAD(val3, val5, res01);
 801f766:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
 801f76a:	f8d7 15b4 	ldr.w	r1, [r7, #1460]	; 0x5b4
 801f76e:	f8d7 0624 	ldr.w	r0, [r7, #1572]	; 0x624
 801f772:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f776:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 801f77a:	601a      	str	r2, [r3, #0]
 801f77c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f780:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 801f784:	6019      	str	r1, [r3, #0]
 801f786:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f78a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 801f78e:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f790:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f794:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 801f798:	6819      	ldr	r1, [r3, #0]
 801f79a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f79e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 801f7a2:	681a      	ldr	r2, [r3, #0]
 801f7a4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f7a8:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 801f7ac:	681b      	ldr	r3, [r3, #0]
 801f7ae:	fb21 3202 	smlad	r2, r1, r2, r3
 801f7b2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f7b6:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 801f7ba:	601a      	str	r2, [r3, #0]
  return(result);
 801f7bc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f7c0:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 801f7c4:	681b      	ldr	r3, [r3, #0]
 801f7c6:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624
            res01 = __SMLAD(val1, val4, res01);
 801f7ca:	f8d7 25c0 	ldr.w	r2, [r7, #1472]	; 0x5c0
 801f7ce:	f8d7 15b8 	ldr.w	r1, [r7, #1464]	; 0x5b8
 801f7d2:	f8d7 0624 	ldr.w	r0, [r7, #1572]	; 0x624
 801f7d6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f7da:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 801f7de:	601a      	str	r2, [r3, #0]
 801f7e0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f7e4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 801f7e8:	6019      	str	r1, [r3, #0]
 801f7ea:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f7ee:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 801f7f2:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f7f4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f7f8:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 801f7fc:	6819      	ldr	r1, [r3, #0]
 801f7fe:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f802:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 801f806:	681a      	ldr	r2, [r3, #0]
 801f808:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f80c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 801f810:	681b      	ldr	r3, [r3, #0]
 801f812:	fb21 3202 	smlad	r2, r1, r2, r3
 801f816:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f81a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 801f81e:	601a      	str	r2, [r3, #0]
  return(result);
 801f820:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f824:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 801f828:	681b      	ldr	r3, [r3, #0]
 801f82a:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624

            val2 = __SXTAB16(rhs_offset_s16x2, val0);
 801f82e:	f8d7 15c8 	ldr.w	r1, [r7, #1480]	; 0x5c8
 801f832:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f836:	f5a3 72e4 	sub.w	r2, r3, #456	; 0x1c8
 801f83a:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 801f83e:	6013      	str	r3, [r2, #0]
 801f840:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f844:	f5a3 73e6 	sub.w	r3, r3, #460	; 0x1cc
 801f848:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f84a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f84e:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 801f852:	681a      	ldr	r2, [r3, #0]
 801f854:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f858:	f5a3 73e6 	sub.w	r3, r3, #460	; 0x1cc
 801f85c:	681b      	ldr	r3, [r3, #0]
 801f85e:	fa22 f283 	sxtab16	r2, r2, r3
 801f862:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f866:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 801f86a:	601a      	str	r2, [r3, #0]
  return(result);
 801f86c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f870:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 801f874:	681b      	ldr	r3, [r3, #0]
 801f876:	f8c7 35c4 	str.w	r3, [r7, #1476]	; 0x5c4
 801f87a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f87e:	f5a3 72e2 	sub.w	r2, r3, #452	; 0x1c4
 801f882:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 801f886:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801f888:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f88c:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 801f890:	681b      	ldr	r3, [r3, #0]
 801f892:	681b      	ldr	r3, [r3, #0]
 801f894:	681b      	ldr	r3, [r3, #0]
 801f896:	461a      	mov	r2, r3
 801f898:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f89c:	f5a3 63b3 	sub.w	r3, r3, #1432	; 0x598
 801f8a0:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801f8a2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f8a6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 801f8aa:	681b      	ldr	r3, [r3, #0]
 801f8ac:	681b      	ldr	r3, [r3, #0]
 801f8ae:	1d1a      	adds	r2, r3, #4
 801f8b0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f8b4:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 801f8b8:	681b      	ldr	r3, [r3, #0]
 801f8ba:	601a      	str	r2, [r3, #0]
    return (val);
 801f8bc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f8c0:	f5a3 63b3 	sub.w	r3, r3, #1432	; 0x598
 801f8c4:	681b      	ldr	r3, [r3, #0]
            // Read 4 x int8 values from the LHS vector
            val1 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 801f8c6:	f8c7 35c0 	str.w	r3, [r7, #1472]	; 0x5c0
            val0 = __SXTAB16(rhs_offset_s16x2, __ROR(val0, 8));
 801f8ca:	f8d7 25c8 	ldr.w	r2, [r7, #1480]	; 0x5c8
 801f8ce:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f8d2:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 801f8d6:	601a      	str	r2, [r3, #0]
 801f8d8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f8dc:	f5a3 72e0 	sub.w	r2, r3, #448	; 0x1c0
 801f8e0:	2308      	movs	r3, #8
 801f8e2:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801f8e4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f8e8:	f5a3 72e0 	sub.w	r2, r3, #448	; 0x1c0
 801f8ec:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f8f0:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 801f8f4:	681b      	ldr	r3, [r3, #0]
 801f8f6:	f003 031f 	and.w	r3, r3, #31
 801f8fa:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801f8fc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f900:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 801f904:	681b      	ldr	r3, [r3, #0]
 801f906:	2b00      	cmp	r3, #0
 801f908:	d105      	bne.n	801f916 <arm_nn_vec_mat_mult_t_s8+0xd12>
    return op1;
 801f90a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f90e:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 801f912:	6819      	ldr	r1, [r3, #0]
 801f914:	e00b      	b.n	801f92e <arm_nn_vec_mat_mult_t_s8+0xd2a>
  return (op1 >> op2) | (op1 << (32U - op2));
 801f916:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f91a:	f5a3 72de 	sub.w	r2, r3, #444	; 0x1bc
 801f91e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f922:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 801f926:	6812      	ldr	r2, [r2, #0]
 801f928:	681b      	ldr	r3, [r3, #0]
 801f92a:	fa62 f103 	ror.w	r1, r2, r3
 801f92e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f932:	f5a3 72d8 	sub.w	r2, r3, #432	; 0x1b0
 801f936:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 801f93a:	6013      	str	r3, [r2, #0]
 801f93c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f940:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 801f944:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f946:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f94a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 801f94e:	681a      	ldr	r2, [r3, #0]
 801f950:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f954:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 801f958:	681b      	ldr	r3, [r3, #0]
 801f95a:	fa22 f283 	sxtab16	r2, r2, r3
 801f95e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f962:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 801f966:	601a      	str	r2, [r3, #0]
  return(result);
 801f968:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f96c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 801f970:	681b      	ldr	r3, [r3, #0]
 801f972:	f8c7 35c8 	str.w	r3, [r7, #1480]	; 0x5c8
            val3 = __SXTAB16(lhs_offset_s16x2, val1);
 801f976:	f8d7 15c0 	ldr.w	r1, [r7, #1472]	; 0x5c0
 801f97a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f97e:	f5a3 72d2 	sub.w	r2, r3, #420	; 0x1a4
 801f982:	f8d7 3600 	ldr.w	r3, [r7, #1536]	; 0x600
 801f986:	6013      	str	r3, [r2, #0]
 801f988:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f98c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 801f990:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f992:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f996:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 801f99a:	681a      	ldr	r2, [r3, #0]
 801f99c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f9a0:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 801f9a4:	681b      	ldr	r3, [r3, #0]
 801f9a6:	fa22 f283 	sxtab16	r2, r2, r3
 801f9aa:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f9ae:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 801f9b2:	601a      	str	r2, [r3, #0]
  return(result);
 801f9b4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f9b8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 801f9bc:	681b      	ldr	r3, [r3, #0]
 801f9be:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
            // Read 4 x int8 values from the RHS matrix
            val4 = arm_nn_read_q7x4((const q7_t *)rhs_ptr + off0);
 801f9c2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f9c6:	f2a3 5364 	subw	r3, r3, #1380	; 0x564
 801f9ca:	681a      	ldr	r2, [r3, #0]
 801f9cc:	f8d7 3614 	ldr.w	r3, [r7, #1556]	; 0x614
 801f9d0:	441a      	add	r2, r3
 801f9d2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f9d6:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 801f9da:	601a      	str	r2, [r3, #0]
 801f9dc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f9e0:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 801f9e4:	681b      	ldr	r3, [r3, #0]
 801f9e6:	681b      	ldr	r3, [r3, #0]
 801f9e8:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801f9ea:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f9ee:	f2a3 539c 	subw	r3, r3, #1436	; 0x59c
 801f9f2:	601a      	str	r2, [r3, #0]
    return (val);
 801f9f4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801f9f8:	f2a3 539c 	subw	r3, r3, #1436	; 0x59c
 801f9fc:	681b      	ldr	r3, [r3, #0]
 801f9fe:	f8c7 35b8 	str.w	r3, [r7, #1464]	; 0x5b8
            val1 = __SXTAB16(lhs_offset_s16x2, __ROR(val1, 8));
 801fa02:	f8d7 25c0 	ldr.w	r2, [r7, #1472]	; 0x5c0
 801fa06:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fa0a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 801fa0e:	601a      	str	r2, [r3, #0]
 801fa10:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fa14:	f5a3 72ce 	sub.w	r2, r3, #412	; 0x19c
 801fa18:	2308      	movs	r3, #8
 801fa1a:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801fa1c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fa20:	f5a3 72ce 	sub.w	r2, r3, #412	; 0x19c
 801fa24:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fa28:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 801fa2c:	681b      	ldr	r3, [r3, #0]
 801fa2e:	f003 031f 	and.w	r3, r3, #31
 801fa32:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801fa34:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fa38:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 801fa3c:	681b      	ldr	r3, [r3, #0]
 801fa3e:	2b00      	cmp	r3, #0
 801fa40:	d105      	bne.n	801fa4e <arm_nn_vec_mat_mult_t_s8+0xe4a>
    return op1;
 801fa42:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fa46:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 801fa4a:	6819      	ldr	r1, [r3, #0]
 801fa4c:	e00b      	b.n	801fa66 <arm_nn_vec_mat_mult_t_s8+0xe62>
  return (op1 >> op2) | (op1 << (32U - op2));
 801fa4e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fa52:	f5a3 72cc 	sub.w	r2, r3, #408	; 0x198
 801fa56:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fa5a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 801fa5e:	6812      	ldr	r2, [r2, #0]
 801fa60:	681b      	ldr	r3, [r3, #0]
 801fa62:	fa62 f103 	ror.w	r1, r2, r3
 801fa66:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fa6a:	f5a3 72c6 	sub.w	r2, r3, #396	; 0x18c
 801fa6e:	f8d7 3600 	ldr.w	r3, [r7, #1536]	; 0x600
 801fa72:	6013      	str	r3, [r2, #0]
 801fa74:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fa78:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 801fa7c:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801fa7e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fa82:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 801fa86:	681a      	ldr	r2, [r3, #0]
 801fa88:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fa8c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 801fa90:	681b      	ldr	r3, [r3, #0]
 801fa92:	fa22 f283 	sxtab16	r2, r2, r3
 801fa96:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fa9a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 801fa9e:	601a      	str	r2, [r3, #0]
  return(result);
 801faa0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801faa4:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 801faa8:	681b      	ldr	r3, [r3, #0]
 801faaa:	f8c7 35c0 	str.w	r3, [r7, #1472]	; 0x5c0

            // Perform the accumulations
            res00 = __SMLAD(val3, val2, res00);
 801faae:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
 801fab2:	f8d7 15c4 	ldr.w	r1, [r7, #1476]	; 0x5c4
 801fab6:	f8d7 0628 	ldr.w	r0, [r7, #1576]	; 0x628
 801faba:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fabe:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 801fac2:	601a      	str	r2, [r3, #0]
 801fac4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fac8:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 801facc:	6019      	str	r1, [r3, #0]
 801face:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fad2:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 801fad6:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fad8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fadc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 801fae0:	6819      	ldr	r1, [r3, #0]
 801fae2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fae6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 801faea:	681a      	ldr	r2, [r3, #0]
 801faec:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801faf0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 801faf4:	681b      	ldr	r3, [r3, #0]
 801faf6:	fb21 3202 	smlad	r2, r1, r2, r3
 801fafa:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fafe:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 801fb02:	601a      	str	r2, [r3, #0]
  return(result);
 801fb04:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fb08:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 801fb0c:	681b      	ldr	r3, [r3, #0]
 801fb0e:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
            val5 = __SXTAB16(rhs_offset_s16x2, val4);
 801fb12:	f8d7 15b8 	ldr.w	r1, [r7, #1464]	; 0x5b8
 801fb16:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fb1a:	f5a3 72b8 	sub.w	r2, r3, #368	; 0x170
 801fb1e:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 801fb22:	6013      	str	r3, [r2, #0]
 801fb24:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fb28:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 801fb2c:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801fb2e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fb32:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 801fb36:	681a      	ldr	r2, [r3, #0]
 801fb38:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fb3c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 801fb40:	681b      	ldr	r3, [r3, #0]
 801fb42:	fa22 f283 	sxtab16	r2, r2, r3
 801fb46:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fb4a:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 801fb4e:	601a      	str	r2, [r3, #0]
  return(result);
 801fb50:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fb54:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 801fb58:	681b      	ldr	r3, [r3, #0]
 801fb5a:	f8c7 35b4 	str.w	r3, [r7, #1460]	; 0x5b4
            res00 = __SMLAD(val1, val0, res00);
 801fb5e:	f8d7 25c0 	ldr.w	r2, [r7, #1472]	; 0x5c0
 801fb62:	f8d7 15c8 	ldr.w	r1, [r7, #1480]	; 0x5c8
 801fb66:	f8d7 0628 	ldr.w	r0, [r7, #1576]	; 0x628
 801fb6a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fb6e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 801fb72:	601a      	str	r2, [r3, #0]
 801fb74:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fb78:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 801fb7c:	6019      	str	r1, [r3, #0]
 801fb7e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fb82:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 801fb86:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fb88:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fb8c:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 801fb90:	6819      	ldr	r1, [r3, #0]
 801fb92:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fb96:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 801fb9a:	681a      	ldr	r2, [r3, #0]
 801fb9c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fba0:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 801fba4:	681b      	ldr	r3, [r3, #0]
 801fba6:	fb21 3202 	smlad	r2, r1, r2, r3
 801fbaa:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fbae:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 801fbb2:	601a      	str	r2, [r3, #0]
  return(result);
 801fbb4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fbb8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 801fbbc:	681b      	ldr	r3, [r3, #0]
 801fbbe:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
            val4 = __SXTAB16(rhs_offset_s16x2, __ROR(val4, 8));
 801fbc2:	f8d7 25b8 	ldr.w	r2, [r7, #1464]	; 0x5b8
 801fbc6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fbca:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 801fbce:	601a      	str	r2, [r3, #0]
 801fbd0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fbd4:	f5a3 72ae 	sub.w	r2, r3, #348	; 0x15c
 801fbd8:	2308      	movs	r3, #8
 801fbda:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801fbdc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fbe0:	f5a3 72ae 	sub.w	r2, r3, #348	; 0x15c
 801fbe4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fbe8:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 801fbec:	681b      	ldr	r3, [r3, #0]
 801fbee:	f003 031f 	and.w	r3, r3, #31
 801fbf2:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801fbf4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fbf8:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 801fbfc:	681b      	ldr	r3, [r3, #0]
 801fbfe:	2b00      	cmp	r3, #0
 801fc00:	d105      	bne.n	801fc0e <arm_nn_vec_mat_mult_t_s8+0x100a>
    return op1;
 801fc02:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fc06:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 801fc0a:	6819      	ldr	r1, [r3, #0]
 801fc0c:	e00b      	b.n	801fc26 <arm_nn_vec_mat_mult_t_s8+0x1022>
  return (op1 >> op2) | (op1 << (32U - op2));
 801fc0e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fc12:	f5a3 72ac 	sub.w	r2, r3, #344	; 0x158
 801fc16:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fc1a:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 801fc1e:	6812      	ldr	r2, [r2, #0]
 801fc20:	681b      	ldr	r3, [r3, #0]
 801fc22:	fa62 f103 	ror.w	r1, r2, r3
 801fc26:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fc2a:	f5a3 72a6 	sub.w	r2, r3, #332	; 0x14c
 801fc2e:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 801fc32:	6013      	str	r3, [r2, #0]
 801fc34:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fc38:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 801fc3c:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801fc3e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fc42:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 801fc46:	681a      	ldr	r2, [r3, #0]
 801fc48:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fc4c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 801fc50:	681b      	ldr	r3, [r3, #0]
 801fc52:	fa22 f283 	sxtab16	r2, r2, r3
 801fc56:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fc5a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 801fc5e:	601a      	str	r2, [r3, #0]
  return(result);
 801fc60:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fc64:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 801fc68:	681b      	ldr	r3, [r3, #0]
 801fc6a:	f8c7 35b8 	str.w	r3, [r7, #1464]	; 0x5b8
 801fc6e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fc72:	f5a3 72a4 	sub.w	r2, r3, #328	; 0x148
 801fc76:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 801fc7a:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801fc7c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fc80:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 801fc84:	681b      	ldr	r3, [r3, #0]
 801fc86:	681b      	ldr	r3, [r3, #0]
 801fc88:	681b      	ldr	r3, [r3, #0]
 801fc8a:	461a      	mov	r2, r3
 801fc8c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fc90:	f5a3 63b4 	sub.w	r3, r3, #1440	; 0x5a0
 801fc94:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801fc96:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fc9a:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 801fc9e:	681b      	ldr	r3, [r3, #0]
 801fca0:	681b      	ldr	r3, [r3, #0]
 801fca2:	1d1a      	adds	r2, r3, #4
 801fca4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fca8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 801fcac:	681b      	ldr	r3, [r3, #0]
 801fcae:	601a      	str	r2, [r3, #0]
    return (val);
 801fcb0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fcb4:	f5a3 63b4 	sub.w	r3, r3, #1440	; 0x5a0
 801fcb8:	681b      	ldr	r3, [r3, #0]
            // Read 4 x int8 values from the RHS matrix
            val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 801fcba:	f8c7 35c8 	str.w	r3, [r7, #1480]	; 0x5c8
            res01 = __SMLAD(val3, val5, res01);
 801fcbe:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
 801fcc2:	f8d7 15b4 	ldr.w	r1, [r7, #1460]	; 0x5b4
 801fcc6:	f8d7 0624 	ldr.w	r0, [r7, #1572]	; 0x624
 801fcca:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fcce:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 801fcd2:	601a      	str	r2, [r3, #0]
 801fcd4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fcd8:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 801fcdc:	6019      	str	r1, [r3, #0]
 801fcde:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fce2:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 801fce6:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fce8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fcec:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 801fcf0:	6819      	ldr	r1, [r3, #0]
 801fcf2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fcf6:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 801fcfa:	681a      	ldr	r2, [r3, #0]
 801fcfc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fd00:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 801fd04:	681b      	ldr	r3, [r3, #0]
 801fd06:	fb21 3202 	smlad	r2, r1, r2, r3
 801fd0a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fd0e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 801fd12:	601a      	str	r2, [r3, #0]
  return(result);
 801fd14:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fd18:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 801fd1c:	681b      	ldr	r3, [r3, #0]
 801fd1e:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624
            res01 = __SMLAD(val1, val4, res01);
 801fd22:	f8d7 25c0 	ldr.w	r2, [r7, #1472]	; 0x5c0
 801fd26:	f8d7 15b8 	ldr.w	r1, [r7, #1464]	; 0x5b8
 801fd2a:	f8d7 0624 	ldr.w	r0, [r7, #1572]	; 0x624
 801fd2e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fd32:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 801fd36:	601a      	str	r2, [r3, #0]
 801fd38:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fd3c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 801fd40:	6019      	str	r1, [r3, #0]
 801fd42:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fd46:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 801fd4a:	6018      	str	r0, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fd4c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fd50:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 801fd54:	6819      	ldr	r1, [r3, #0]
 801fd56:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fd5a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 801fd5e:	681a      	ldr	r2, [r3, #0]
 801fd60:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fd64:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 801fd68:	681b      	ldr	r3, [r3, #0]
 801fd6a:	fb21 3202 	smlad	r2, r1, r2, r3
 801fd6e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fd72:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 801fd76:	601a      	str	r2, [r3, #0]
  return(result);
 801fd78:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fd7c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 801fd80:	681b      	ldr	r3, [r3, #0]
 801fd82:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624

            val2 = __SXTAB16(rhs_offset_s16x2, val0);
 801fd86:	f8d7 15c8 	ldr.w	r1, [r7, #1480]	; 0x5c8
 801fd8a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fd8e:	f5a3 728e 	sub.w	r2, r3, #284	; 0x11c
 801fd92:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 801fd96:	6013      	str	r3, [r2, #0]
 801fd98:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fd9c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 801fda0:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801fda2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fda6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 801fdaa:	681a      	ldr	r2, [r3, #0]
 801fdac:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fdb0:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 801fdb4:	681b      	ldr	r3, [r3, #0]
 801fdb6:	fa22 f283 	sxtab16	r2, r2, r3
 801fdba:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fdbe:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 801fdc2:	601a      	str	r2, [r3, #0]
  return(result);
 801fdc4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fdc8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 801fdcc:	681b      	ldr	r3, [r3, #0]
 801fdce:	f8c7 35c4 	str.w	r3, [r7, #1476]	; 0x5c4
 801fdd2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fdd6:	f5a3 728c 	sub.w	r2, r3, #280	; 0x118
 801fdda:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 801fdde:	6013      	str	r3, [r2, #0]
    memcpy(&val, *in_q7, 4);
 801fde0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fde4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 801fde8:	681b      	ldr	r3, [r3, #0]
 801fdea:	681b      	ldr	r3, [r3, #0]
 801fdec:	681b      	ldr	r3, [r3, #0]
 801fdee:	461a      	mov	r2, r3
 801fdf0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fdf4:	f2a3 53a4 	subw	r3, r3, #1444	; 0x5a4
 801fdf8:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 801fdfa:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fdfe:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 801fe02:	681b      	ldr	r3, [r3, #0]
 801fe04:	681b      	ldr	r3, [r3, #0]
 801fe06:	1d1a      	adds	r2, r3, #4
 801fe08:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fe0c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 801fe10:	681b      	ldr	r3, [r3, #0]
 801fe12:	601a      	str	r2, [r3, #0]
    return (val);
 801fe14:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fe18:	f2a3 53a4 	subw	r3, r3, #1444	; 0x5a4
 801fe1c:	681b      	ldr	r3, [r3, #0]
            // Read 4 x int8 values from the LHS vector
            val1 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 801fe1e:	f8c7 35c0 	str.w	r3, [r7, #1472]	; 0x5c0
            val0 = __SXTAB16(rhs_offset_s16x2, __ROR(val0, 8));
 801fe22:	f8d7 25c8 	ldr.w	r2, [r7, #1480]	; 0x5c8
 801fe26:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fe2a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 801fe2e:	601a      	str	r2, [r3, #0]
 801fe30:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fe34:	f5a3 728a 	sub.w	r2, r3, #276	; 0x114
 801fe38:	2308      	movs	r3, #8
 801fe3a:	6013      	str	r3, [r2, #0]
  op2 %= 32U;
 801fe3c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fe40:	f5a3 728a 	sub.w	r2, r3, #276	; 0x114
 801fe44:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fe48:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 801fe4c:	681b      	ldr	r3, [r3, #0]
 801fe4e:	f003 031f 	and.w	r3, r3, #31
 801fe52:	6013      	str	r3, [r2, #0]
  if (op2 == 0U)
 801fe54:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fe58:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 801fe5c:	681b      	ldr	r3, [r3, #0]
 801fe5e:	2b00      	cmp	r3, #0
 801fe60:	d105      	bne.n	801fe6e <arm_nn_vec_mat_mult_t_s8+0x126a>
    return op1;
 801fe62:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fe66:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 801fe6a:	6819      	ldr	r1, [r3, #0]
 801fe6c:	e00b      	b.n	801fe86 <arm_nn_vec_mat_mult_t_s8+0x1282>
  return (op1 >> op2) | (op1 << (32U - op2));
 801fe6e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fe72:	f5a3 7288 	sub.w	r2, r3, #272	; 0x110
 801fe76:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fe7a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 801fe7e:	6812      	ldr	r2, [r2, #0]
 801fe80:	681b      	ldr	r3, [r3, #0]
 801fe82:	fa62 f103 	ror.w	r1, r2, r3
 801fe86:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fe8a:	f5a3 7282 	sub.w	r2, r3, #260	; 0x104
 801fe8e:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 801fe92:	6013      	str	r3, [r2, #0]
 801fe94:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fe98:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801fe9c:	6019      	str	r1, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801fe9e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fea2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801fea6:	681a      	ldr	r2, [r3, #0]
 801fea8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801feac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801feb0:	681b      	ldr	r3, [r3, #0]
 801feb2:	fa22 f283 	sxtab16	r2, r2, r3
 801feb6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801feba:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 801febe:	601a      	str	r2, [r3, #0]
  return(result);
 801fec0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fec4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 801fec8:	681b      	ldr	r3, [r3, #0]
 801feca:	f8c7 35c8 	str.w	r3, [r7, #1480]	; 0x5c8
            val3 = __SXTAB16(lhs_offset_s16x2, val1);
 801fece:	f8d7 25c0 	ldr.w	r2, [r7, #1472]	; 0x5c0
 801fed2:	f8d7 3600 	ldr.w	r3, [r7, #1536]	; 0x600
 801fed6:	f8c7 3538 	str.w	r3, [r7, #1336]	; 0x538
 801feda:	f8c7 2534 	str.w	r2, [r7, #1332]	; 0x534
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801fede:	f8d7 2538 	ldr.w	r2, [r7, #1336]	; 0x538
 801fee2:	f8d7 3534 	ldr.w	r3, [r7, #1332]	; 0x534
 801fee6:	fa22 f283 	sxtab16	r2, r2, r3
 801feea:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801feee:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 801fef2:	601a      	str	r2, [r3, #0]
  return(result);
 801fef4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801fef8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 801fefc:	681b      	ldr	r3, [r3, #0]
 801fefe:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
            // Read 4 x int8 values from the RHS matrix
            val4 = arm_nn_read_q7x4((const q7_t *)rhs_ptr + off0);
 801ff02:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ff06:	f2a3 5364 	subw	r3, r3, #1380	; 0x564
 801ff0a:	681a      	ldr	r2, [r3, #0]
 801ff0c:	f8d7 3614 	ldr.w	r3, [r7, #1556]	; 0x614
 801ff10:	4413      	add	r3, r2
 801ff12:	f8c7 353c 	str.w	r3, [r7, #1340]	; 0x53c
 801ff16:	f8d7 353c 	ldr.w	r3, [r7, #1340]	; 0x53c
 801ff1a:	681b      	ldr	r3, [r3, #0]
 801ff1c:	461a      	mov	r2, r3
    memcpy(&val, in_q7, 4);
 801ff1e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ff22:	f5a3 63b5 	sub.w	r3, r3, #1448	; 0x5a8
 801ff26:	601a      	str	r2, [r3, #0]
    return (val);
 801ff28:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 801ff2c:	f5a3 63b5 	sub.w	r3, r3, #1448	; 0x5a8
 801ff30:	681b      	ldr	r3, [r3, #0]
 801ff32:	f8c7 35b8 	str.w	r3, [r7, #1464]	; 0x5b8
            val1 = __SXTAB16(lhs_offset_s16x2, __ROR(val1, 8));
 801ff36:	f8d7 35c0 	ldr.w	r3, [r7, #1472]	; 0x5c0
 801ff3a:	f8c7 3544 	str.w	r3, [r7, #1348]	; 0x544
 801ff3e:	2308      	movs	r3, #8
 801ff40:	f8c7 3540 	str.w	r3, [r7, #1344]	; 0x540
  op2 %= 32U;
 801ff44:	f8d7 3540 	ldr.w	r3, [r7, #1344]	; 0x540
 801ff48:	f003 031f 	and.w	r3, r3, #31
 801ff4c:	f8c7 3540 	str.w	r3, [r7, #1344]	; 0x540
  if (op2 == 0U)
 801ff50:	f8d7 3540 	ldr.w	r3, [r7, #1344]	; 0x540
 801ff54:	2b00      	cmp	r3, #0
 801ff56:	d102      	bne.n	801ff5e <arm_nn_vec_mat_mult_t_s8+0x135a>
    return op1;
 801ff58:	f8d7 2544 	ldr.w	r2, [r7, #1348]	; 0x544
 801ff5c:	e004      	b.n	801ff68 <arm_nn_vec_mat_mult_t_s8+0x1364>
  return (op1 >> op2) | (op1 << (32U - op2));
 801ff5e:	f8d7 2544 	ldr.w	r2, [r7, #1348]	; 0x544
 801ff62:	f8d7 3540 	ldr.w	r3, [r7, #1344]	; 0x540
 801ff66:	41da      	rors	r2, r3
 801ff68:	f8d7 3600 	ldr.w	r3, [r7, #1536]	; 0x600
 801ff6c:	f8c7 3550 	str.w	r3, [r7, #1360]	; 0x550
 801ff70:	f8c7 254c 	str.w	r2, [r7, #1356]	; 0x54c
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801ff74:	f8d7 2550 	ldr.w	r2, [r7, #1360]	; 0x550
 801ff78:	f8d7 354c 	ldr.w	r3, [r7, #1356]	; 0x54c
 801ff7c:	fa22 f383 	sxtab16	r3, r2, r3
 801ff80:	f8c7 3548 	str.w	r3, [r7, #1352]	; 0x548
  return(result);
 801ff84:	f8d7 3548 	ldr.w	r3, [r7, #1352]	; 0x548
 801ff88:	f8c7 35c0 	str.w	r3, [r7, #1472]	; 0x5c0

            // Perform the accumulations
            res00 = __SMLAD(val3, val2, res00);
 801ff8c:	f8d7 15bc 	ldr.w	r1, [r7, #1468]	; 0x5bc
 801ff90:	f8d7 25c4 	ldr.w	r2, [r7, #1476]	; 0x5c4
 801ff94:	f8d7 3628 	ldr.w	r3, [r7, #1576]	; 0x628
 801ff98:	f8c7 1560 	str.w	r1, [r7, #1376]	; 0x560
 801ff9c:	f8c7 255c 	str.w	r2, [r7, #1372]	; 0x55c
 801ffa0:	f8c7 3558 	str.w	r3, [r7, #1368]	; 0x558
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801ffa4:	f8d7 1560 	ldr.w	r1, [r7, #1376]	; 0x560
 801ffa8:	f8d7 255c 	ldr.w	r2, [r7, #1372]	; 0x55c
 801ffac:	f8d7 3558 	ldr.w	r3, [r7, #1368]	; 0x558
 801ffb0:	fb21 3302 	smlad	r3, r1, r2, r3
 801ffb4:	f8c7 3554 	str.w	r3, [r7, #1364]	; 0x554
  return(result);
 801ffb8:	f8d7 3554 	ldr.w	r3, [r7, #1364]	; 0x554
 801ffbc:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
            val5 = __SXTAB16(rhs_offset_s16x2, val4);
 801ffc0:	f8d7 25b8 	ldr.w	r2, [r7, #1464]	; 0x5b8
 801ffc4:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 801ffc8:	f8c7 356c 	str.w	r3, [r7, #1388]	; 0x56c
 801ffcc:	f8c7 2568 	str.w	r2, [r7, #1384]	; 0x568
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801ffd0:	f8d7 256c 	ldr.w	r2, [r7, #1388]	; 0x56c
 801ffd4:	f8d7 3568 	ldr.w	r3, [r7, #1384]	; 0x568
 801ffd8:	fa22 f383 	sxtab16	r3, r2, r3
 801ffdc:	f8c7 3564 	str.w	r3, [r7, #1380]	; 0x564
  return(result);
 801ffe0:	f8d7 3564 	ldr.w	r3, [r7, #1380]	; 0x564
 801ffe4:	f8c7 35b4 	str.w	r3, [r7, #1460]	; 0x5b4
            res00 = __SMLAD(val1, val0, res00);
 801ffe8:	f8d7 15c0 	ldr.w	r1, [r7, #1472]	; 0x5c0
 801ffec:	f8d7 25c8 	ldr.w	r2, [r7, #1480]	; 0x5c8
 801fff0:	f8d7 3628 	ldr.w	r3, [r7, #1576]	; 0x628
 801fff4:	f8c7 157c 	str.w	r1, [r7, #1404]	; 0x57c
 801fff8:	f8c7 2578 	str.w	r2, [r7, #1400]	; 0x578
 801fffc:	f8c7 3574 	str.w	r3, [r7, #1396]	; 0x574
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8020000:	f8d7 157c 	ldr.w	r1, [r7, #1404]	; 0x57c
 8020004:	f8d7 2578 	ldr.w	r2, [r7, #1400]	; 0x578
 8020008:	f8d7 3574 	ldr.w	r3, [r7, #1396]	; 0x574
 802000c:	fb21 3302 	smlad	r3, r1, r2, r3
 8020010:	f8c7 3570 	str.w	r3, [r7, #1392]	; 0x570
  return(result);
 8020014:	f8d7 3570 	ldr.w	r3, [r7, #1392]	; 0x570
 8020018:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
            val4 = __SXTAB16(rhs_offset_s16x2, __ROR(val4, 8));
 802001c:	f8d7 35b8 	ldr.w	r3, [r7, #1464]	; 0x5b8
 8020020:	f8c7 3584 	str.w	r3, [r7, #1412]	; 0x584
 8020024:	2308      	movs	r3, #8
 8020026:	f8c7 3580 	str.w	r3, [r7, #1408]	; 0x580
  op2 %= 32U;
 802002a:	f8d7 3580 	ldr.w	r3, [r7, #1408]	; 0x580
 802002e:	f003 031f 	and.w	r3, r3, #31
 8020032:	f8c7 3580 	str.w	r3, [r7, #1408]	; 0x580
  if (op2 == 0U)
 8020036:	f8d7 3580 	ldr.w	r3, [r7, #1408]	; 0x580
 802003a:	2b00      	cmp	r3, #0
 802003c:	d102      	bne.n	8020044 <arm_nn_vec_mat_mult_t_s8+0x1440>
    return op1;
 802003e:	f8d7 2584 	ldr.w	r2, [r7, #1412]	; 0x584
 8020042:	e004      	b.n	802004e <arm_nn_vec_mat_mult_t_s8+0x144a>
  return (op1 >> op2) | (op1 << (32U - op2));
 8020044:	f8d7 2584 	ldr.w	r2, [r7, #1412]	; 0x584
 8020048:	f8d7 3580 	ldr.w	r3, [r7, #1408]	; 0x580
 802004c:	41da      	rors	r2, r3
 802004e:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 8020052:	f8c7 3590 	str.w	r3, [r7, #1424]	; 0x590
 8020056:	f8c7 258c 	str.w	r2, [r7, #1420]	; 0x58c
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 802005a:	f8d7 2590 	ldr.w	r2, [r7, #1424]	; 0x590
 802005e:	f8d7 358c 	ldr.w	r3, [r7, #1420]	; 0x58c
 8020062:	fa22 f383 	sxtab16	r3, r2, r3
 8020066:	f8c7 3588 	str.w	r3, [r7, #1416]	; 0x588
  return(result);
 802006a:	f8d7 3588 	ldr.w	r3, [r7, #1416]	; 0x588
 802006e:	f8c7 35b8 	str.w	r3, [r7, #1464]	; 0x5b8
            res01 = __SMLAD(val3, val5, res01);
 8020072:	f8d7 15bc 	ldr.w	r1, [r7, #1468]	; 0x5bc
 8020076:	f8d7 25b4 	ldr.w	r2, [r7, #1460]	; 0x5b4
 802007a:	f8d7 3624 	ldr.w	r3, [r7, #1572]	; 0x624
 802007e:	f8c7 15a0 	str.w	r1, [r7, #1440]	; 0x5a0
 8020082:	f8c7 259c 	str.w	r2, [r7, #1436]	; 0x59c
 8020086:	f8c7 3598 	str.w	r3, [r7, #1432]	; 0x598
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802008a:	f8d7 15a0 	ldr.w	r1, [r7, #1440]	; 0x5a0
 802008e:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
 8020092:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
 8020096:	fb21 3302 	smlad	r3, r1, r2, r3
 802009a:	f8c7 3594 	str.w	r3, [r7, #1428]	; 0x594
  return(result);
 802009e:	f8d7 3594 	ldr.w	r3, [r7, #1428]	; 0x594
 80200a2:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624
            res01 = __SMLAD(val1, val4, res01);
 80200a6:	f8d7 15c0 	ldr.w	r1, [r7, #1472]	; 0x5c0
 80200aa:	f8d7 25b8 	ldr.w	r2, [r7, #1464]	; 0x5b8
 80200ae:	f8d7 3624 	ldr.w	r3, [r7, #1572]	; 0x624
 80200b2:	f8c7 15b0 	str.w	r1, [r7, #1456]	; 0x5b0
 80200b6:	f8c7 25ac 	str.w	r2, [r7, #1452]	; 0x5ac
 80200ba:	f8c7 35a8 	str.w	r3, [r7, #1448]	; 0x5a8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80200be:	f8d7 15b0 	ldr.w	r1, [r7, #1456]	; 0x5b0
 80200c2:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	; 0x5ac
 80200c6:	f8d7 35a8 	ldr.w	r3, [r7, #1448]	; 0x5a8
 80200ca:	fb21 3302 	smlad	r3, r1, r2, r3
 80200ce:	f8c7 35a4 	str.w	r3, [r7, #1444]	; 0x5a4
  return(result);
 80200d2:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	; 0x5a4
 80200d6:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624
        for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 80200da:	f8d7 3620 	ldr.w	r3, [r7, #1568]	; 0x620
 80200de:	3310      	adds	r3, #16
 80200e0:	f8c7 3620 	str.w	r3, [r7, #1568]	; 0x620
 80200e4:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 80200e8:	f1a3 020f 	sub.w	r2, r3, #15
 80200ec:	f8d7 3620 	ldr.w	r3, [r7, #1568]	; 0x620
 80200f0:	4293      	cmp	r3, r2
 80200f2:	f6fe ae1c 	blt.w	801ed2e <arm_nn_vec_mat_mult_t_s8+0x12a>
        }

        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 80200f6:	e05a      	b.n	80201ae <arm_nn_vec_mat_mult_t_s8+0x15aa>
        {
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 80200f8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80200fc:	f2a3 5364 	subw	r3, r3, #1380	; 0x564
 8020100:	681b      	ldr	r3, [r3, #0]
 8020102:	f993 3000 	ldrsb.w	r3, [r3]
 8020106:	461a      	mov	r2, r3
 8020108:	f8d7 3654 	ldr.w	r3, [r7, #1620]	; 0x654
 802010c:	4413      	add	r3, r2
 802010e:	f8c7 35d4 	str.w	r3, [r7, #1492]	; 0x5d4
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 8020112:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020116:	f2a3 5364 	subw	r3, r3, #1380	; 0x564
 802011a:	681a      	ldr	r2, [r3, #0]
 802011c:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 8020120:	4413      	add	r3, r2
 8020122:	f993 3000 	ldrsb.w	r3, [r3]
 8020126:	461a      	mov	r2, r3
 8020128:	f8d7 3654 	ldr.w	r3, [r7, #1620]	; 0x654
 802012c:	4413      	add	r3, r2
 802012e:	f8c7 35d0 	str.w	r3, [r7, #1488]	; 0x5d0
            q31_t lhs_value = lhs_ptr[0] + lhs_offset;
 8020132:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020136:	f5a3 63ac 	sub.w	r3, r3, #1376	; 0x560
 802013a:	681b      	ldr	r3, [r3, #0]
 802013c:	f993 3000 	ldrsb.w	r3, [r3]
 8020140:	461a      	mov	r2, r3
 8020142:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
 8020146:	4413      	add	r3, r2
 8020148:	f8c7 35cc 	str.w	r3, [r7, #1484]	; 0x5cc

            res00 += lhs_value * rhs_value0;
 802014c:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	; 0x5cc
 8020150:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	; 0x5d4
 8020154:	fb03 f202 	mul.w	r2, r3, r2
 8020158:	f8d7 3628 	ldr.w	r3, [r7, #1576]	; 0x628
 802015c:	4413      	add	r3, r2
 802015e:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
            res01 += lhs_value * rhs_value1;
 8020162:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	; 0x5cc
 8020166:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	; 0x5d0
 802016a:	fb03 f202 	mul.w	r2, r3, r2
 802016e:	f8d7 3624 	ldr.w	r3, [r7, #1572]	; 0x624
 8020172:	4413      	add	r3, r2
 8020174:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624

            ++rhs_ptr;
 8020178:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802017c:	f2a3 5364 	subw	r3, r3, #1380	; 0x564
 8020180:	681b      	ldr	r3, [r3, #0]
 8020182:	1c5a      	adds	r2, r3, #1
 8020184:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020188:	f2a3 5364 	subw	r3, r3, #1380	; 0x564
 802018c:	601a      	str	r2, [r3, #0]
            ++lhs_ptr;
 802018e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020192:	f5a3 63ac 	sub.w	r3, r3, #1376	; 0x560
 8020196:	681b      	ldr	r3, [r3, #0]
 8020198:	1c5a      	adds	r2, r3, #1
 802019a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802019e:	f5a3 63ac 	sub.w	r3, r3, #1376	; 0x560
 80201a2:	601a      	str	r2, [r3, #0]
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 80201a4:	f8d7 3620 	ldr.w	r3, [r7, #1568]	; 0x620
 80201a8:	3301      	adds	r3, #1
 80201aa:	f8c7 3620 	str.w	r3, [r7, #1568]	; 0x620
 80201ae:	f8d7 2620 	ldr.w	r2, [r7, #1568]	; 0x620
 80201b2:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 80201b6:	429a      	cmp	r2, r3
 80201b8:	db9e      	blt.n	80200f8 <arm_nn_vec_mat_mult_t_s8+0x14f4>
 80201ba:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80201be:	f5a3 7258 	sub.w	r2, r3, #864	; 0x360
 80201c2:	f8d7 3628 	ldr.w	r3, [r7, #1576]	; 0x628
 80201c6:	6013      	str	r3, [r2, #0]
 80201c8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80201cc:	f5a3 7259 	sub.w	r2, r3, #868	; 0x364
 80201d0:	f8d7 365c 	ldr.w	r3, [r7, #1628]	; 0x65c
 80201d4:	6013      	str	r3, [r2, #0]
 80201d6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80201da:	f5a3 725a 	sub.w	r2, r3, #872	; 0x368
 80201de:	f8d7 3660 	ldr.w	r3, [r7, #1632]	; 0x660
 80201e2:	6013      	str	r3, [r2, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80201e4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80201e8:	f5a3 735a 	sub.w	r3, r3, #872	; 0x368
 80201ec:	681b      	ldr	r3, [r3, #0]
 80201ee:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 80201f2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80201f6:	f5a3 7358 	sub.w	r3, r3, #864	; 0x360
 80201fa:	681b      	ldr	r3, [r3, #0]
 80201fc:	fa03 f202 	lsl.w	r2, r3, r2
 8020200:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020204:	f5a3 735b 	sub.w	r3, r3, #876	; 0x36c
 8020208:	601a      	str	r2, [r3, #0]
 802020a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802020e:	f5a3 725c 	sub.w	r2, r3, #880	; 0x370
 8020212:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020216:	f5a3 7359 	sub.w	r3, r3, #868	; 0x364
 802021a:	681b      	ldr	r3, [r3, #0]
 802021c:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 802021e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020222:	f5a3 725d 	sub.w	r2, r3, #884	; 0x374
 8020226:	2300      	movs	r3, #0
 8020228:	6013      	str	r3, [r2, #0]
    mult.word.low = 1 << 30;
 802022a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 802022e:	461a      	mov	r2, r3
 8020230:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8020234:	6013      	str	r3, [r2, #0]
    mult.word.high = 0;
 8020236:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 802023a:	461a      	mov	r2, r3
 802023c:	2300      	movs	r3, #0
 802023e:	6053      	str	r3, [r2, #4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 8020240:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8020244:	e9d3 0100 	ldrd	r0, r1, [r3]
 8020248:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802024c:	f5a3 735b 	sub.w	r3, r3, #876	; 0x36c
 8020250:	681b      	ldr	r3, [r3, #0]
 8020252:	17da      	asrs	r2, r3, #31
 8020254:	633b      	str	r3, [r7, #48]	; 0x30
 8020256:	637a      	str	r2, [r7, #52]	; 0x34
 8020258:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802025c:	f5a3 735c 	sub.w	r3, r3, #880	; 0x370
 8020260:	681b      	ldr	r3, [r3, #0]
 8020262:	17da      	asrs	r2, r3, #31
 8020264:	62bb      	str	r3, [r7, #40]	; 0x28
 8020266:	62fa      	str	r2, [r7, #44]	; 0x2c
 8020268:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802026a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802026c:	fb02 f203 	mul.w	r2, r2, r3
 8020270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020272:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 8020274:	fb04 f303 	mul.w	r3, r4, r3
 8020278:	4413      	add	r3, r2
 802027a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802027c:	6abc      	ldr	r4, [r7, #40]	; 0x28
 802027e:	fba2 5604 	umull	r5, r6, r2, r4
 8020282:	4433      	add	r3, r6
 8020284:	461e      	mov	r6, r3
 8020286:	1943      	adds	r3, r0, r5
 8020288:	61bb      	str	r3, [r7, #24]
 802028a:	eb41 0306 	adc.w	r3, r1, r6
 802028e:	61fb      	str	r3, [r7, #28]
 8020290:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8020294:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8020298:	e9c3 1200 	strd	r1, r2, [r3]
    result = (int32_t)(mult.long_long >> 31);
 802029c:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80202a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80202a4:	f04f 0000 	mov.w	r0, #0
 80202a8:	f04f 0100 	mov.w	r1, #0
 80202ac:	0fd0      	lsrs	r0, r2, #31
 80202ae:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 80202b2:	17d9      	asrs	r1, r3, #31
 80202b4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80202b8:	f5a3 725d 	sub.w	r2, r3, #884	; 0x374
 80202bc:	4603      	mov	r3, r0
 80202be:	6013      	str	r3, [r2, #0]
    return result;
 80202c0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80202c4:	f5a3 735d 	sub.w	r3, r3, #884	; 0x374
 80202c8:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80202ca:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80202ce:	f5a3 735a 	sub.w	r3, r3, #872	; 0x368
 80202d2:	681b      	ldr	r3, [r3, #0]
 80202d4:	2b00      	cmp	r3, #0
 80202d6:	dc06      	bgt.n	80202e6 <arm_nn_vec_mat_mult_t_s8+0x16e2>
 80202d8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80202dc:	f5a3 735a 	sub.w	r3, r3, #872	; 0x368
 80202e0:	681b      	ldr	r3, [r3, #0]
 80202e2:	425a      	negs	r2, r3
 80202e4:	e000      	b.n	80202e8 <arm_nn_vec_mat_mult_t_s8+0x16e4>
 80202e6:	2200      	movs	r2, #0
 80202e8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80202ec:	f5a3 735e 	sub.w	r3, r3, #888	; 0x378
 80202f0:	6019      	str	r1, [r3, #0]
 80202f2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80202f6:	f5a3 735f 	sub.w	r3, r3, #892	; 0x37c
 80202fa:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 80202fc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020300:	f5a3 7260 	sub.w	r2, r3, #896	; 0x380
 8020304:	2300      	movs	r3, #0
 8020306:	6013      	str	r3, [r2, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 8020308:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802030c:	f5a3 735f 	sub.w	r3, r3, #892	; 0x37c
 8020310:	2201      	movs	r2, #1
 8020312:	681b      	ldr	r3, [r3, #0]
 8020314:	fa02 f103 	lsl.w	r1, r2, r3
 8020318:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802031c:	f5a3 7261 	sub.w	r2, r3, #900	; 0x384
 8020320:	1e4b      	subs	r3, r1, #1
 8020322:	6013      	str	r3, [r2, #0]
    int32_t remainder = remainder_mask & dividend;
 8020324:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020328:	f5a3 7162 	sub.w	r1, r3, #904	; 0x388
 802032c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020330:	f5a3 725e 	sub.w	r2, r3, #888	; 0x378
 8020334:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020338:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 802033c:	6812      	ldr	r2, [r2, #0]
 802033e:	681b      	ldr	r3, [r3, #0]
 8020340:	4013      	ands	r3, r2
 8020342:	600b      	str	r3, [r1, #0]
    result = dividend >> exponent;
 8020344:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020348:	f5a3 7160 	sub.w	r1, r3, #896	; 0x380
 802034c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020350:	f5a3 725e 	sub.w	r2, r3, #888	; 0x378
 8020354:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020358:	f5a3 735f 	sub.w	r3, r3, #892	; 0x37c
 802035c:	6812      	ldr	r2, [r2, #0]
 802035e:	681b      	ldr	r3, [r3, #0]
 8020360:	fa42 f303 	asr.w	r3, r2, r3
 8020364:	600b      	str	r3, [r1, #0]
    q31_t threshold = remainder_mask >> 1;
 8020366:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802036a:	f5a3 7263 	sub.w	r2, r3, #908	; 0x38c
 802036e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020372:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 8020376:	681b      	ldr	r3, [r3, #0]
 8020378:	105b      	asrs	r3, r3, #1
 802037a:	6013      	str	r3, [r2, #0]
    if (result < 0)
 802037c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020380:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 8020384:	681b      	ldr	r3, [r3, #0]
 8020386:	2b00      	cmp	r3, #0
 8020388:	da0a      	bge.n	80203a0 <arm_nn_vec_mat_mult_t_s8+0x179c>
        threshold++;
 802038a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802038e:	f5a3 7263 	sub.w	r2, r3, #908	; 0x38c
 8020392:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020396:	f5a3 7363 	sub.w	r3, r3, #908	; 0x38c
 802039a:	681b      	ldr	r3, [r3, #0]
 802039c:	3301      	adds	r3, #1
 802039e:	6013      	str	r3, [r2, #0]
    if (remainder > threshold)
 80203a0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80203a4:	f5a3 7262 	sub.w	r2, r3, #904	; 0x388
 80203a8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80203ac:	f5a3 7363 	sub.w	r3, r3, #908	; 0x38c
 80203b0:	6812      	ldr	r2, [r2, #0]
 80203b2:	681b      	ldr	r3, [r3, #0]
 80203b4:	429a      	cmp	r2, r3
 80203b6:	dd0a      	ble.n	80203ce <arm_nn_vec_mat_mult_t_s8+0x17ca>
        result++;
 80203b8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80203bc:	f5a3 7260 	sub.w	r2, r3, #896	; 0x380
 80203c0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80203c4:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 80203c8:	681b      	ldr	r3, [r3, #0]
 80203ca:	3301      	adds	r3, #1
 80203cc:	6013      	str	r3, [r2, #0]
    return result;
 80203ce:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80203d2:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 80203d6:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80203d8:	bf00      	nop
        }

        // Quantize down
        res00 = arm_nn_requantize(res00, dst_multiplier, dst_shift);
 80203da:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
 80203de:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80203e2:	f5a3 724c 	sub.w	r2, r3, #816	; 0x330
 80203e6:	f8d7 3624 	ldr.w	r3, [r7, #1572]	; 0x624
 80203ea:	6013      	str	r3, [r2, #0]
 80203ec:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80203f0:	f5a3 724d 	sub.w	r2, r3, #820	; 0x334
 80203f4:	f8d7 365c 	ldr.w	r3, [r7, #1628]	; 0x65c
 80203f8:	6013      	str	r3, [r2, #0]
 80203fa:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80203fe:	f5a3 724e 	sub.w	r2, r3, #824	; 0x338
 8020402:	f8d7 3660 	ldr.w	r3, [r7, #1632]	; 0x660
 8020406:	6013      	str	r3, [r2, #0]
 8020408:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802040c:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8020410:	681b      	ldr	r3, [r3, #0]
 8020412:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8020416:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802041a:	f5a3 734c 	sub.w	r3, r3, #816	; 0x330
 802041e:	681b      	ldr	r3, [r3, #0]
 8020420:	fa03 f202 	lsl.w	r2, r3, r2
 8020424:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020428:	f5a3 734f 	sub.w	r3, r3, #828	; 0x33c
 802042c:	601a      	str	r2, [r3, #0]
 802042e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020432:	f5a3 7250 	sub.w	r2, r3, #832	; 0x340
 8020436:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802043a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 802043e:	681b      	ldr	r3, [r3, #0]
 8020440:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8020442:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020446:	f5a3 7251 	sub.w	r2, r3, #836	; 0x344
 802044a:	2300      	movs	r3, #0
 802044c:	6013      	str	r3, [r2, #0]
    mult.word.low = 1 << 30;
 802044e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8020452:	461a      	mov	r2, r3
 8020454:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8020458:	f842 3c08 	str.w	r3, [r2, #-8]
    mult.word.high = 0;
 802045c:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8020460:	461a      	mov	r2, r3
 8020462:	2300      	movs	r3, #0
 8020464:	f842 3c04 	str.w	r3, [r2, #-4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 8020468:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 802046c:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8020470:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020474:	f5a3 734f 	sub.w	r3, r3, #828	; 0x33c
 8020478:	681b      	ldr	r3, [r3, #0]
 802047a:	17da      	asrs	r2, r3, #31
 802047c:	643b      	str	r3, [r7, #64]	; 0x40
 802047e:	647a      	str	r2, [r7, #68]	; 0x44
 8020480:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020484:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 8020488:	681b      	ldr	r3, [r3, #0]
 802048a:	17da      	asrs	r2, r3, #31
 802048c:	63bb      	str	r3, [r7, #56]	; 0x38
 802048e:	63fa      	str	r2, [r7, #60]	; 0x3c
 8020490:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8020492:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8020494:	fb02 f203 	mul.w	r2, r2, r3
 8020498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802049a:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 802049c:	fb04 f303 	mul.w	r3, r4, r3
 80204a0:	4413      	add	r3, r2
 80204a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80204a4:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 80204a6:	fba2 ab04 	umull	sl, fp, r2, r4
 80204aa:	445b      	add	r3, fp
 80204ac:	469b      	mov	fp, r3
 80204ae:	eb10 030a 	adds.w	r3, r0, sl
 80204b2:	623b      	str	r3, [r7, #32]
 80204b4:	eb41 030b 	adc.w	r3, r1, fp
 80204b8:	627b      	str	r3, [r7, #36]	; 0x24
 80204ba:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80204be:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80204c2:	e943 1202 	strd	r1, r2, [r3, #-8]
    result = (int32_t)(mult.long_long >> 31);
 80204c6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80204ca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80204ce:	f04f 0000 	mov.w	r0, #0
 80204d2:	f04f 0100 	mov.w	r1, #0
 80204d6:	0fd0      	lsrs	r0, r2, #31
 80204d8:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 80204dc:	17d9      	asrs	r1, r3, #31
 80204de:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80204e2:	f5a3 7251 	sub.w	r2, r3, #836	; 0x344
 80204e6:	4603      	mov	r3, r0
 80204e8:	6013      	str	r3, [r2, #0]
    return result;
 80204ea:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80204ee:	f5a3 7351 	sub.w	r3, r3, #836	; 0x344
 80204f2:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80204f4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80204f8:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 80204fc:	681b      	ldr	r3, [r3, #0]
 80204fe:	2b00      	cmp	r3, #0
 8020500:	dc06      	bgt.n	8020510 <arm_nn_vec_mat_mult_t_s8+0x190c>
 8020502:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020506:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 802050a:	681b      	ldr	r3, [r3, #0]
 802050c:	425a      	negs	r2, r3
 802050e:	e000      	b.n	8020512 <arm_nn_vec_mat_mult_t_s8+0x190e>
 8020510:	2200      	movs	r2, #0
 8020512:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020516:	f5a3 7352 	sub.w	r3, r3, #840	; 0x348
 802051a:	6019      	str	r1, [r3, #0]
 802051c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020520:	f5a3 7353 	sub.w	r3, r3, #844	; 0x34c
 8020524:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 8020526:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802052a:	f5a3 7254 	sub.w	r2, r3, #848	; 0x350
 802052e:	2300      	movs	r3, #0
 8020530:	6013      	str	r3, [r2, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 8020532:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020536:	f5a3 7353 	sub.w	r3, r3, #844	; 0x34c
 802053a:	2201      	movs	r2, #1
 802053c:	681b      	ldr	r3, [r3, #0]
 802053e:	fa02 f103 	lsl.w	r1, r2, r3
 8020542:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020546:	f5a3 7255 	sub.w	r2, r3, #852	; 0x354
 802054a:	1e4b      	subs	r3, r1, #1
 802054c:	6013      	str	r3, [r2, #0]
    int32_t remainder = remainder_mask & dividend;
 802054e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020552:	f5a3 7156 	sub.w	r1, r3, #856	; 0x358
 8020556:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802055a:	f5a3 7252 	sub.w	r2, r3, #840	; 0x348
 802055e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020562:	f5a3 7355 	sub.w	r3, r3, #852	; 0x354
 8020566:	6812      	ldr	r2, [r2, #0]
 8020568:	681b      	ldr	r3, [r3, #0]
 802056a:	4013      	ands	r3, r2
 802056c:	600b      	str	r3, [r1, #0]
    result = dividend >> exponent;
 802056e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020572:	f5a3 7154 	sub.w	r1, r3, #848	; 0x350
 8020576:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802057a:	f5a3 7252 	sub.w	r2, r3, #840	; 0x348
 802057e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020582:	f5a3 7353 	sub.w	r3, r3, #844	; 0x34c
 8020586:	6812      	ldr	r2, [r2, #0]
 8020588:	681b      	ldr	r3, [r3, #0]
 802058a:	fa42 f303 	asr.w	r3, r2, r3
 802058e:	600b      	str	r3, [r1, #0]
    q31_t threshold = remainder_mask >> 1;
 8020590:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020594:	f5a3 7257 	sub.w	r2, r3, #860	; 0x35c
 8020598:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802059c:	f5a3 7355 	sub.w	r3, r3, #852	; 0x354
 80205a0:	681b      	ldr	r3, [r3, #0]
 80205a2:	105b      	asrs	r3, r3, #1
 80205a4:	6013      	str	r3, [r2, #0]
    if (result < 0)
 80205a6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80205aa:	f5a3 7354 	sub.w	r3, r3, #848	; 0x350
 80205ae:	681b      	ldr	r3, [r3, #0]
 80205b0:	2b00      	cmp	r3, #0
 80205b2:	da0a      	bge.n	80205ca <arm_nn_vec_mat_mult_t_s8+0x19c6>
        threshold++;
 80205b4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80205b8:	f5a3 7257 	sub.w	r2, r3, #860	; 0x35c
 80205bc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80205c0:	f5a3 7357 	sub.w	r3, r3, #860	; 0x35c
 80205c4:	681b      	ldr	r3, [r3, #0]
 80205c6:	3301      	adds	r3, #1
 80205c8:	6013      	str	r3, [r2, #0]
    if (remainder > threshold)
 80205ca:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80205ce:	f5a3 7256 	sub.w	r2, r3, #856	; 0x358
 80205d2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80205d6:	f5a3 7357 	sub.w	r3, r3, #860	; 0x35c
 80205da:	6812      	ldr	r2, [r2, #0]
 80205dc:	681b      	ldr	r3, [r3, #0]
 80205de:	429a      	cmp	r2, r3
 80205e0:	dd0a      	ble.n	80205f8 <arm_nn_vec_mat_mult_t_s8+0x19f4>
        result++;
 80205e2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80205e6:	f5a3 7254 	sub.w	r2, r3, #848	; 0x350
 80205ea:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80205ee:	f5a3 7354 	sub.w	r3, r3, #848	; 0x350
 80205f2:	681b      	ldr	r3, [r3, #0]
 80205f4:	3301      	adds	r3, #1
 80205f6:	6013      	str	r3, [r2, #0]
    return result;
 80205f8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80205fc:	f5a3 7354 	sub.w	r3, r3, #848	; 0x350
 8020600:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8020602:	bf00      	nop
        res01 = arm_nn_requantize(res01, dst_multiplier, dst_shift);
 8020604:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624

        // Add offset
        res00 += dst_offset;
 8020608:	f8d7 2628 	ldr.w	r2, [r7, #1576]	; 0x628
 802060c:	f8d7 3658 	ldr.w	r3, [r7, #1624]	; 0x658
 8020610:	4413      	add	r3, r2
 8020612:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
        res01 += dst_offset;
 8020616:	f8d7 2624 	ldr.w	r2, [r7, #1572]	; 0x624
 802061a:	f8d7 3658 	ldr.w	r3, [r7, #1624]	; 0x658
 802061e:	4413      	add	r3, r2
 8020620:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624

        // Clamp the result
        res00 = MAX(res00, activation_min);
 8020624:	f8d7 2628 	ldr.w	r2, [r7, #1576]	; 0x628
 8020628:	f8d7 366c 	ldr.w	r3, [r7, #1644]	; 0x66c
 802062c:	4293      	cmp	r3, r2
 802062e:	bfb8      	it	lt
 8020630:	4613      	movlt	r3, r2
 8020632:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
        res00 = MIN(res00, activation_max);
 8020636:	f8d7 2628 	ldr.w	r2, [r7, #1576]	; 0x628
 802063a:	f8d7 3670 	ldr.w	r3, [r7, #1648]	; 0x670
 802063e:	4293      	cmp	r3, r2
 8020640:	bfa8      	it	ge
 8020642:	4613      	movge	r3, r2
 8020644:	f8c7 3628 	str.w	r3, [r7, #1576]	; 0x628
        res01 = MAX(res01, activation_min);
 8020648:	f8d7 2624 	ldr.w	r2, [r7, #1572]	; 0x624
 802064c:	f8d7 366c 	ldr.w	r3, [r7, #1644]	; 0x66c
 8020650:	4293      	cmp	r3, r2
 8020652:	bfb8      	it	lt
 8020654:	4613      	movlt	r3, r2
 8020656:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624
        res01 = MIN(res01, activation_max);
 802065a:	f8d7 2624 	ldr.w	r2, [r7, #1572]	; 0x624
 802065e:	f8d7 3670 	ldr.w	r3, [r7, #1648]	; 0x670
 8020662:	4293      	cmp	r3, r2
 8020664:	bfa8      	it	ge
 8020666:	4613      	movge	r3, r2
 8020668:	f8c7 3624 	str.w	r3, [r7, #1572]	; 0x624

        *dst++ = (q7_t)res00;
 802066c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020670:	f5a3 63bd 	sub.w	r3, r3, #1512	; 0x5e8
 8020674:	6819      	ldr	r1, [r3, #0]
 8020676:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802067a:	f5a3 62bd 	sub.w	r2, r3, #1512	; 0x5e8
 802067e:	1c4b      	adds	r3, r1, #1
 8020680:	6013      	str	r3, [r2, #0]
 8020682:	f8d7 3628 	ldr.w	r3, [r7, #1576]	; 0x628
 8020686:	b25b      	sxtb	r3, r3
 8020688:	700b      	strb	r3, [r1, #0]
        *dst++ = (q7_t)res01;
 802068a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802068e:	f5a3 63bd 	sub.w	r3, r3, #1512	; 0x5e8
 8020692:	6819      	ldr	r1, [r3, #0]
 8020694:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020698:	f5a3 62bd 	sub.w	r2, r3, #1512	; 0x5e8
 802069c:	1c4b      	adds	r3, r1, #1
 802069e:	6013      	str	r3, [r2, #0]
 80206a0:	f8d7 3624 	ldr.w	r3, [r7, #1572]	; 0x624
 80206a4:	b25b      	sxtb	r3, r3
 80206a6:	700b      	strb	r3, [r1, #0]

        rhs += 2 * rhs_cols;
 80206a8:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 80206ac:	005b      	lsls	r3, r3, #1
 80206ae:	4619      	mov	r1, r3
 80206b0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80206b4:	f5a3 62bc 	sub.w	r2, r3, #1504	; 0x5e0
 80206b8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80206bc:	f5a3 63bc 	sub.w	r3, r3, #1504	; 0x5e0
 80206c0:	681b      	ldr	r3, [r3, #0]
 80206c2:	440b      	add	r3, r1
 80206c4:	6013      	str	r3, [r2, #0]
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 80206c6:	f8d7 362c 	ldr.w	r3, [r7, #1580]	; 0x62c
 80206ca:	3302      	adds	r3, #2
 80206cc:	f8c7 362c 	str.w	r3, [r7, #1580]	; 0x62c
 80206d0:	f8d7 3668 	ldr.w	r3, [r7, #1640]	; 0x668
 80206d4:	1e5a      	subs	r2, r3, #1
 80206d6:	f8d7 362c 	ldr.w	r3, [r7, #1580]	; 0x62c
 80206da:	4293      	cmp	r3, r2
 80206dc:	f6fe aae5 	blt.w	801ecaa <arm_nn_vec_mat_mult_t_s8+0xa6>
    }

    if (rhs_rows % 2)
 80206e0:	f8d7 3668 	ldr.w	r3, [r7, #1640]	; 0x668
 80206e4:	f003 0301 	and.w	r3, r3, #1
 80206e8:	2b00      	cmp	r3, #0
 80206ea:	f001 806e 	beq.w	80217ca <arm_nn_vec_mat_mult_t_s8+0x2bc6>
    {
        const q7_t *lhs_ptr = &lhs[0];
 80206ee:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80206f2:	f2a3 53ac 	subw	r3, r3, #1452	; 0x5ac
 80206f6:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80206fa:	f2a2 52dc 	subw	r2, r2, #1500	; 0x5dc
 80206fe:	6812      	ldr	r2, [r2, #0]
 8020700:	601a      	str	r2, [r3, #0]
        const q7_t *rhs_ptr = &rhs[0];
 8020702:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020706:	f5a3 63b6 	sub.w	r3, r3, #1456	; 0x5b0
 802070a:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 802070e:	f5a2 62bc 	sub.w	r2, r2, #1504	; 0x5e0
 8020712:	6812      	ldr	r2, [r2, #0]
 8020714:	601a      	str	r2, [r3, #0]

        q31_t res00 = 0;
 8020716:	2300      	movs	r3, #0
 8020718:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c
        if (bias)
 802071c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020720:	f2a3 53e4 	subw	r3, r3, #1508	; 0x5e4
 8020724:	681b      	ldr	r3, [r3, #0]
 8020726:	2b00      	cmp	r3, #0
 8020728:	d00d      	beq.n	8020746 <arm_nn_vec_mat_mult_t_s8+0x1b42>
        {
            res00 = *bias++;
 802072a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802072e:	f2a3 53e4 	subw	r3, r3, #1508	; 0x5e4
 8020732:	681b      	ldr	r3, [r3, #0]
 8020734:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020738:	f2a2 52e4 	subw	r2, r2, #1508	; 0x5e4
 802073c:	1d19      	adds	r1, r3, #4
 802073e:	6011      	str	r1, [r2, #0]
 8020740:	681b      	ldr	r3, [r3, #0]
 8020742:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c
        }

        int32_t rhs_cols_idx = 0;
 8020746:	2300      	movs	r3, #0
 8020748:	f8c7 3618 	str.w	r3, [r7, #1560]	; 0x618

        q31_t val0, val1, val2, val3;
        for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 802074c:	f000 beb5 	b.w	80214ba <arm_nn_vec_mat_mult_t_s8+0x28b6>
 8020750:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020754:	f2a3 532c 	subw	r3, r3, #1324	; 0x52c
 8020758:	f107 0280 	add.w	r2, r7, #128	; 0x80
 802075c:	601a      	str	r2, [r3, #0]
    memcpy(&val, *in_q7, 4);
 802075e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020762:	f2a3 532c 	subw	r3, r3, #1324	; 0x52c
 8020766:	681b      	ldr	r3, [r3, #0]
 8020768:	681b      	ldr	r3, [r3, #0]
 802076a:	681b      	ldr	r3, [r3, #0]
 802076c:	461a      	mov	r2, r3
 802076e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020772:	f2a3 53bc 	subw	r3, r3, #1468	; 0x5bc
 8020776:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 8020778:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802077c:	f2a3 532c 	subw	r3, r3, #1324	; 0x52c
 8020780:	681b      	ldr	r3, [r3, #0]
 8020782:	681b      	ldr	r3, [r3, #0]
 8020784:	1d1a      	adds	r2, r3, #4
 8020786:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802078a:	f2a3 532c 	subw	r3, r3, #1324	; 0x52c
 802078e:	681b      	ldr	r3, [r3, #0]
 8020790:	601a      	str	r2, [r3, #0]
    return (val);
 8020792:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020796:	f2a3 53bc 	subw	r3, r3, #1468	; 0x5bc
 802079a:	681b      	ldr	r3, [r3, #0]
        {
            val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 802079c:	f8c7 35e4 	str.w	r3, [r7, #1508]	; 0x5e4
            val1 = __SXTAB16(rhs_offset_s16x2, val0);
 80207a0:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	; 0x5e4
 80207a4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80207a8:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 80207ac:	f8d7 15f0 	ldr.w	r1, [r7, #1520]	; 0x5f0
 80207b0:	6019      	str	r1, [r3, #0]
 80207b2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80207b6:	f2a3 5324 	subw	r3, r3, #1316	; 0x524
 80207ba:	601a      	str	r2, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 80207bc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80207c0:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 80207c4:	681b      	ldr	r3, [r3, #0]
 80207c6:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80207ca:	f2a2 5224 	subw	r2, r2, #1316	; 0x524
 80207ce:	6812      	ldr	r2, [r2, #0]
 80207d0:	fa23 f282 	sxtab16	r2, r3, r2
 80207d4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80207d8:	f5a3 63a5 	sub.w	r3, r3, #1320	; 0x528
 80207dc:	601a      	str	r2, [r3, #0]
  return(result);
 80207de:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80207e2:	f5a3 63a5 	sub.w	r3, r3, #1320	; 0x528
 80207e6:	681b      	ldr	r3, [r3, #0]
 80207e8:	f8c7 35e0 	str.w	r3, [r7, #1504]	; 0x5e0
 80207ec:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80207f0:	f2a3 531c 	subw	r3, r3, #1308	; 0x51c
 80207f4:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80207f8:	601a      	str	r2, [r3, #0]
    memcpy(&val, *in_q7, 4);
 80207fa:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80207fe:	f2a3 531c 	subw	r3, r3, #1308	; 0x51c
 8020802:	681b      	ldr	r3, [r3, #0]
 8020804:	681b      	ldr	r3, [r3, #0]
 8020806:	681b      	ldr	r3, [r3, #0]
 8020808:	461a      	mov	r2, r3
 802080a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802080e:	f5a3 63b8 	sub.w	r3, r3, #1472	; 0x5c0
 8020812:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 8020814:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020818:	f2a3 531c 	subw	r3, r3, #1308	; 0x51c
 802081c:	681b      	ldr	r3, [r3, #0]
 802081e:	681b      	ldr	r3, [r3, #0]
 8020820:	1d1a      	adds	r2, r3, #4
 8020822:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020826:	f2a3 531c 	subw	r3, r3, #1308	; 0x51c
 802082a:	681b      	ldr	r3, [r3, #0]
 802082c:	601a      	str	r2, [r3, #0]
    return (val);
 802082e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020832:	f5a3 63b8 	sub.w	r3, r3, #1472	; 0x5c0
 8020836:	681b      	ldr	r3, [r3, #0]
            val2 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 8020838:	f8c7 35dc 	str.w	r3, [r7, #1500]	; 0x5dc
            val0 = __SXTAB16(rhs_offset_s16x2, __ROR(val0, 8));
 802083c:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	; 0x5e4
 8020840:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020844:	f2a3 5314 	subw	r3, r3, #1300	; 0x514
 8020848:	601a      	str	r2, [r3, #0]
 802084a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802084e:	f5a3 63a3 	sub.w	r3, r3, #1304	; 0x518
 8020852:	2208      	movs	r2, #8
 8020854:	601a      	str	r2, [r3, #0]
  op2 %= 32U;
 8020856:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802085a:	f5a3 63a3 	sub.w	r3, r3, #1304	; 0x518
 802085e:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020862:	f5a2 62a3 	sub.w	r2, r2, #1304	; 0x518
 8020866:	6812      	ldr	r2, [r2, #0]
 8020868:	f002 021f 	and.w	r2, r2, #31
 802086c:	601a      	str	r2, [r3, #0]
  if (op2 == 0U)
 802086e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020872:	f5a3 63a3 	sub.w	r3, r3, #1304	; 0x518
 8020876:	681b      	ldr	r3, [r3, #0]
 8020878:	2b00      	cmp	r3, #0
 802087a:	d105      	bne.n	8020888 <arm_nn_vec_mat_mult_t_s8+0x1c84>
    return op1;
 802087c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020880:	f2a3 5314 	subw	r3, r3, #1300	; 0x514
 8020884:	681b      	ldr	r3, [r3, #0]
 8020886:	e00b      	b.n	80208a0 <arm_nn_vec_mat_mult_t_s8+0x1c9c>
  return (op1 >> op2) | (op1 << (32U - op2));
 8020888:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802088c:	f2a3 5214 	subw	r2, r3, #1300	; 0x514
 8020890:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020894:	f5a3 63a3 	sub.w	r3, r3, #1304	; 0x518
 8020898:	6812      	ldr	r2, [r2, #0]
 802089a:	681b      	ldr	r3, [r3, #0]
 802089c:	fa62 f303 	ror.w	r3, r2, r3
 80208a0:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80208a4:	f5a2 62a1 	sub.w	r2, r2, #1288	; 0x508
 80208a8:	f8d7 15f0 	ldr.w	r1, [r7, #1520]	; 0x5f0
 80208ac:	6011      	str	r1, [r2, #0]
 80208ae:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80208b2:	f2a2 520c 	subw	r2, r2, #1292	; 0x50c
 80208b6:	6013      	str	r3, [r2, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 80208b8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80208bc:	f5a3 63a1 	sub.w	r3, r3, #1288	; 0x508
 80208c0:	681b      	ldr	r3, [r3, #0]
 80208c2:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80208c6:	f2a2 520c 	subw	r2, r2, #1292	; 0x50c
 80208ca:	6812      	ldr	r2, [r2, #0]
 80208cc:	fa23 f282 	sxtab16	r2, r3, r2
 80208d0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80208d4:	f5a3 63a2 	sub.w	r3, r3, #1296	; 0x510
 80208d8:	601a      	str	r2, [r3, #0]
  return(result);
 80208da:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80208de:	f5a3 63a2 	sub.w	r3, r3, #1296	; 0x510
 80208e2:	681b      	ldr	r3, [r3, #0]
 80208e4:	f8c7 35e4 	str.w	r3, [r7, #1508]	; 0x5e4
            val3 = __SXTAB16(lhs_offset_s16x2, val2);
 80208e8:	f8d7 25dc 	ldr.w	r2, [r7, #1500]	; 0x5dc
 80208ec:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80208f0:	f2a3 43fc 	subw	r3, r3, #1276	; 0x4fc
 80208f4:	f8d7 1600 	ldr.w	r1, [r7, #1536]	; 0x600
 80208f8:	6019      	str	r1, [r3, #0]
 80208fa:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80208fe:	f5a3 63a0 	sub.w	r3, r3, #1280	; 0x500
 8020902:	601a      	str	r2, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8020904:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020908:	f2a3 43fc 	subw	r3, r3, #1276	; 0x4fc
 802090c:	681b      	ldr	r3, [r3, #0]
 802090e:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020912:	f5a2 62a0 	sub.w	r2, r2, #1280	; 0x500
 8020916:	6812      	ldr	r2, [r2, #0]
 8020918:	fa23 f282 	sxtab16	r2, r3, r2
 802091c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020920:	f2a3 5304 	subw	r3, r3, #1284	; 0x504
 8020924:	601a      	str	r2, [r3, #0]
  return(result);
 8020926:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802092a:	f2a3 5304 	subw	r3, r3, #1284	; 0x504
 802092e:	681b      	ldr	r3, [r3, #0]
 8020930:	f8c7 35d8 	str.w	r3, [r7, #1496]	; 0x5d8
            val2 = __SXTAB16(lhs_offset_s16x2, __ROR(val2, 8));
 8020934:	f8d7 25dc 	ldr.w	r2, [r7, #1500]	; 0x5dc
 8020938:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802093c:	f2a3 43f4 	subw	r3, r3, #1268	; 0x4f4
 8020940:	601a      	str	r2, [r3, #0]
 8020942:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020946:	f5a3 639f 	sub.w	r3, r3, #1272	; 0x4f8
 802094a:	2208      	movs	r2, #8
 802094c:	601a      	str	r2, [r3, #0]
  op2 %= 32U;
 802094e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020952:	f5a3 639f 	sub.w	r3, r3, #1272	; 0x4f8
 8020956:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 802095a:	f5a2 629f 	sub.w	r2, r2, #1272	; 0x4f8
 802095e:	6812      	ldr	r2, [r2, #0]
 8020960:	f002 021f 	and.w	r2, r2, #31
 8020964:	601a      	str	r2, [r3, #0]
  if (op2 == 0U)
 8020966:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802096a:	f5a3 639f 	sub.w	r3, r3, #1272	; 0x4f8
 802096e:	681b      	ldr	r3, [r3, #0]
 8020970:	2b00      	cmp	r3, #0
 8020972:	d105      	bne.n	8020980 <arm_nn_vec_mat_mult_t_s8+0x1d7c>
    return op1;
 8020974:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020978:	f2a3 43f4 	subw	r3, r3, #1268	; 0x4f4
 802097c:	681b      	ldr	r3, [r3, #0]
 802097e:	e00b      	b.n	8020998 <arm_nn_vec_mat_mult_t_s8+0x1d94>
  return (op1 >> op2) | (op1 << (32U - op2));
 8020980:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020984:	f2a3 42f4 	subw	r2, r3, #1268	; 0x4f4
 8020988:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802098c:	f5a3 639f 	sub.w	r3, r3, #1272	; 0x4f8
 8020990:	6812      	ldr	r2, [r2, #0]
 8020992:	681b      	ldr	r3, [r3, #0]
 8020994:	fa62 f303 	ror.w	r3, r2, r3
 8020998:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 802099c:	f5a2 629d 	sub.w	r2, r2, #1256	; 0x4e8
 80209a0:	f8d7 1600 	ldr.w	r1, [r7, #1536]	; 0x600
 80209a4:	6011      	str	r1, [r2, #0]
 80209a6:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80209aa:	f2a2 42ec 	subw	r2, r2, #1260	; 0x4ec
 80209ae:	6013      	str	r3, [r2, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 80209b0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80209b4:	f5a3 639d 	sub.w	r3, r3, #1256	; 0x4e8
 80209b8:	681b      	ldr	r3, [r3, #0]
 80209ba:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80209be:	f2a2 42ec 	subw	r2, r2, #1260	; 0x4ec
 80209c2:	6812      	ldr	r2, [r2, #0]
 80209c4:	fa23 f282 	sxtab16	r2, r3, r2
 80209c8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80209cc:	f5a3 639e 	sub.w	r3, r3, #1264	; 0x4f0
 80209d0:	601a      	str	r2, [r3, #0]
  return(result);
 80209d2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80209d6:	f5a3 639e 	sub.w	r3, r3, #1264	; 0x4f0
 80209da:	681b      	ldr	r3, [r3, #0]
 80209dc:	f8c7 35dc 	str.w	r3, [r7, #1500]	; 0x5dc

            // Partial accumulations
            res00 = __SMLAD(val3, val1, res00);
 80209e0:	f8d7 05d8 	ldr.w	r0, [r7, #1496]	; 0x5d8
 80209e4:	f8d7 15e0 	ldr.w	r1, [r7, #1504]	; 0x5e0
 80209e8:	f8d7 261c 	ldr.w	r2, [r7, #1564]	; 0x61c
 80209ec:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80209f0:	f5a3 639b 	sub.w	r3, r3, #1240	; 0x4d8
 80209f4:	6018      	str	r0, [r3, #0]
 80209f6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80209fa:	f2a3 43dc 	subw	r3, r3, #1244	; 0x4dc
 80209fe:	6019      	str	r1, [r3, #0]
 8020a00:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020a04:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 8020a08:	601a      	str	r2, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8020a0a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020a0e:	f5a3 639b 	sub.w	r3, r3, #1240	; 0x4d8
 8020a12:	681b      	ldr	r3, [r3, #0]
 8020a14:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020a18:	f2a2 42dc 	subw	r2, r2, #1244	; 0x4dc
 8020a1c:	6812      	ldr	r2, [r2, #0]
 8020a1e:	f507 61c6 	add.w	r1, r7, #1584	; 0x630
 8020a22:	f5a1 619c 	sub.w	r1, r1, #1248	; 0x4e0
 8020a26:	6809      	ldr	r1, [r1, #0]
 8020a28:	fb23 1202 	smlad	r2, r3, r2, r1
 8020a2c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020a30:	f2a3 43e4 	subw	r3, r3, #1252	; 0x4e4
 8020a34:	601a      	str	r2, [r3, #0]
  return(result);
 8020a36:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020a3a:	f2a3 43e4 	subw	r3, r3, #1252	; 0x4e4
 8020a3e:	681b      	ldr	r3, [r3, #0]
 8020a40:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c
            res00 = __SMLAD(val2, val0, res00);
 8020a44:	f8d7 05dc 	ldr.w	r0, [r7, #1500]	; 0x5dc
 8020a48:	f8d7 15e4 	ldr.w	r1, [r7, #1508]	; 0x5e4
 8020a4c:	f8d7 261c 	ldr.w	r2, [r7, #1564]	; 0x61c
 8020a50:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020a54:	f5a3 6399 	sub.w	r3, r3, #1224	; 0x4c8
 8020a58:	6018      	str	r0, [r3, #0]
 8020a5a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020a5e:	f2a3 43cc 	subw	r3, r3, #1228	; 0x4cc
 8020a62:	6019      	str	r1, [r3, #0]
 8020a64:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020a68:	f5a3 639a 	sub.w	r3, r3, #1232	; 0x4d0
 8020a6c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8020a6e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020a72:	f5a3 6399 	sub.w	r3, r3, #1224	; 0x4c8
 8020a76:	681b      	ldr	r3, [r3, #0]
 8020a78:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020a7c:	f2a2 42cc 	subw	r2, r2, #1228	; 0x4cc
 8020a80:	6812      	ldr	r2, [r2, #0]
 8020a82:	f507 61c6 	add.w	r1, r7, #1584	; 0x630
 8020a86:	f5a1 619a 	sub.w	r1, r1, #1232	; 0x4d0
 8020a8a:	6809      	ldr	r1, [r1, #0]
 8020a8c:	fb23 1202 	smlad	r2, r3, r2, r1
 8020a90:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020a94:	f2a3 43d4 	subw	r3, r3, #1236	; 0x4d4
 8020a98:	601a      	str	r2, [r3, #0]
  return(result);
 8020a9a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020a9e:	f2a3 43d4 	subw	r3, r3, #1236	; 0x4d4
 8020aa2:	681b      	ldr	r3, [r3, #0]
 8020aa4:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c
 8020aa8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020aac:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8020ab0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8020ab4:	601a      	str	r2, [r3, #0]
    memcpy(&val, *in_q7, 4);
 8020ab6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020aba:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8020abe:	681b      	ldr	r3, [r3, #0]
 8020ac0:	681b      	ldr	r3, [r3, #0]
 8020ac2:	681b      	ldr	r3, [r3, #0]
 8020ac4:	461a      	mov	r2, r3
 8020ac6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020aca:	f2a3 53c4 	subw	r3, r3, #1476	; 0x5c4
 8020ace:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 8020ad0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020ad4:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8020ad8:	681b      	ldr	r3, [r3, #0]
 8020ada:	681b      	ldr	r3, [r3, #0]
 8020adc:	1d1a      	adds	r2, r3, #4
 8020ade:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020ae2:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8020ae6:	681b      	ldr	r3, [r3, #0]
 8020ae8:	601a      	str	r2, [r3, #0]
    return (val);
 8020aea:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020aee:	f2a3 53c4 	subw	r3, r3, #1476	; 0x5c4
 8020af2:	681b      	ldr	r3, [r3, #0]

            val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 8020af4:	f8c7 35e4 	str.w	r3, [r7, #1508]	; 0x5e4
            val1 = __SXTAB16(rhs_offset_s16x2, val0);
 8020af8:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	; 0x5e4
 8020afc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020b00:	f5a3 6397 	sub.w	r3, r3, #1208	; 0x4b8
 8020b04:	f8d7 15f0 	ldr.w	r1, [r7, #1520]	; 0x5f0
 8020b08:	6019      	str	r1, [r3, #0]
 8020b0a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020b0e:	f2a3 43bc 	subw	r3, r3, #1212	; 0x4bc
 8020b12:	601a      	str	r2, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8020b14:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020b18:	f5a3 6397 	sub.w	r3, r3, #1208	; 0x4b8
 8020b1c:	681b      	ldr	r3, [r3, #0]
 8020b1e:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020b22:	f2a2 42bc 	subw	r2, r2, #1212	; 0x4bc
 8020b26:	6812      	ldr	r2, [r2, #0]
 8020b28:	fa23 f282 	sxtab16	r2, r3, r2
 8020b2c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020b30:	f5a3 6398 	sub.w	r3, r3, #1216	; 0x4c0
 8020b34:	601a      	str	r2, [r3, #0]
  return(result);
 8020b36:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020b3a:	f5a3 6398 	sub.w	r3, r3, #1216	; 0x4c0
 8020b3e:	681b      	ldr	r3, [r3, #0]
 8020b40:	f8c7 35e0 	str.w	r3, [r7, #1504]	; 0x5e0
 8020b44:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020b48:	f2a3 43b4 	subw	r3, r3, #1204	; 0x4b4
 8020b4c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8020b50:	601a      	str	r2, [r3, #0]
    memcpy(&val, *in_q7, 4);
 8020b52:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020b56:	f2a3 43b4 	subw	r3, r3, #1204	; 0x4b4
 8020b5a:	681b      	ldr	r3, [r3, #0]
 8020b5c:	681b      	ldr	r3, [r3, #0]
 8020b5e:	681b      	ldr	r3, [r3, #0]
 8020b60:	461a      	mov	r2, r3
 8020b62:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020b66:	f5a3 63b9 	sub.w	r3, r3, #1480	; 0x5c8
 8020b6a:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 8020b6c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020b70:	f2a3 43b4 	subw	r3, r3, #1204	; 0x4b4
 8020b74:	681b      	ldr	r3, [r3, #0]
 8020b76:	681b      	ldr	r3, [r3, #0]
 8020b78:	1d1a      	adds	r2, r3, #4
 8020b7a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020b7e:	f2a3 43b4 	subw	r3, r3, #1204	; 0x4b4
 8020b82:	681b      	ldr	r3, [r3, #0]
 8020b84:	601a      	str	r2, [r3, #0]
    return (val);
 8020b86:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020b8a:	f5a3 63b9 	sub.w	r3, r3, #1480	; 0x5c8
 8020b8e:	681b      	ldr	r3, [r3, #0]
            val2 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 8020b90:	f8c7 35dc 	str.w	r3, [r7, #1500]	; 0x5dc
            val0 = __SXTAB16(rhs_offset_s16x2, __ROR(val0, 8));
 8020b94:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	; 0x5e4
 8020b98:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020b9c:	f2a3 43ac 	subw	r3, r3, #1196	; 0x4ac
 8020ba0:	601a      	str	r2, [r3, #0]
 8020ba2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020ba6:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8020baa:	2208      	movs	r2, #8
 8020bac:	601a      	str	r2, [r3, #0]
  op2 %= 32U;
 8020bae:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020bb2:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8020bb6:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020bba:	f5a2 6296 	sub.w	r2, r2, #1200	; 0x4b0
 8020bbe:	6812      	ldr	r2, [r2, #0]
 8020bc0:	f002 021f 	and.w	r2, r2, #31
 8020bc4:	601a      	str	r2, [r3, #0]
  if (op2 == 0U)
 8020bc6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020bca:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8020bce:	681b      	ldr	r3, [r3, #0]
 8020bd0:	2b00      	cmp	r3, #0
 8020bd2:	d105      	bne.n	8020be0 <arm_nn_vec_mat_mult_t_s8+0x1fdc>
    return op1;
 8020bd4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020bd8:	f2a3 43ac 	subw	r3, r3, #1196	; 0x4ac
 8020bdc:	681b      	ldr	r3, [r3, #0]
 8020bde:	e00b      	b.n	8020bf8 <arm_nn_vec_mat_mult_t_s8+0x1ff4>
  return (op1 >> op2) | (op1 << (32U - op2));
 8020be0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020be4:	f2a3 42ac 	subw	r2, r3, #1196	; 0x4ac
 8020be8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020bec:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8020bf0:	6812      	ldr	r2, [r2, #0]
 8020bf2:	681b      	ldr	r3, [r3, #0]
 8020bf4:	fa62 f303 	ror.w	r3, r2, r3
 8020bf8:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020bfc:	f5a2 6294 	sub.w	r2, r2, #1184	; 0x4a0
 8020c00:	f8d7 15f0 	ldr.w	r1, [r7, #1520]	; 0x5f0
 8020c04:	6011      	str	r1, [r2, #0]
 8020c06:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020c0a:	f2a2 42a4 	subw	r2, r2, #1188	; 0x4a4
 8020c0e:	6013      	str	r3, [r2, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8020c10:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020c14:	f5a3 6394 	sub.w	r3, r3, #1184	; 0x4a0
 8020c18:	681b      	ldr	r3, [r3, #0]
 8020c1a:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020c1e:	f2a2 42a4 	subw	r2, r2, #1188	; 0x4a4
 8020c22:	6812      	ldr	r2, [r2, #0]
 8020c24:	fa23 f282 	sxtab16	r2, r3, r2
 8020c28:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020c2c:	f5a3 6395 	sub.w	r3, r3, #1192	; 0x4a8
 8020c30:	601a      	str	r2, [r3, #0]
  return(result);
 8020c32:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020c36:	f5a3 6395 	sub.w	r3, r3, #1192	; 0x4a8
 8020c3a:	681b      	ldr	r3, [r3, #0]
 8020c3c:	f8c7 35e4 	str.w	r3, [r7, #1508]	; 0x5e4
            val3 = __SXTAB16(lhs_offset_s16x2, val2);
 8020c40:	f8d7 25dc 	ldr.w	r2, [r7, #1500]	; 0x5dc
 8020c44:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020c48:	f2a3 4394 	subw	r3, r3, #1172	; 0x494
 8020c4c:	f8d7 1600 	ldr.w	r1, [r7, #1536]	; 0x600
 8020c50:	6019      	str	r1, [r3, #0]
 8020c52:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020c56:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 8020c5a:	601a      	str	r2, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8020c5c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020c60:	f2a3 4394 	subw	r3, r3, #1172	; 0x494
 8020c64:	681b      	ldr	r3, [r3, #0]
 8020c66:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020c6a:	f5a2 6293 	sub.w	r2, r2, #1176	; 0x498
 8020c6e:	6812      	ldr	r2, [r2, #0]
 8020c70:	fa23 f282 	sxtab16	r2, r3, r2
 8020c74:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020c78:	f2a3 439c 	subw	r3, r3, #1180	; 0x49c
 8020c7c:	601a      	str	r2, [r3, #0]
  return(result);
 8020c7e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020c82:	f2a3 439c 	subw	r3, r3, #1180	; 0x49c
 8020c86:	681b      	ldr	r3, [r3, #0]
 8020c88:	f8c7 35d8 	str.w	r3, [r7, #1496]	; 0x5d8
            val2 = __SXTAB16(lhs_offset_s16x2, __ROR(val2, 8));
 8020c8c:	f8d7 25dc 	ldr.w	r2, [r7, #1500]	; 0x5dc
 8020c90:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020c94:	f2a3 438c 	subw	r3, r3, #1164	; 0x48c
 8020c98:	601a      	str	r2, [r3, #0]
 8020c9a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020c9e:	f5a3 6392 	sub.w	r3, r3, #1168	; 0x490
 8020ca2:	2208      	movs	r2, #8
 8020ca4:	601a      	str	r2, [r3, #0]
  op2 %= 32U;
 8020ca6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020caa:	f5a3 6392 	sub.w	r3, r3, #1168	; 0x490
 8020cae:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020cb2:	f5a2 6292 	sub.w	r2, r2, #1168	; 0x490
 8020cb6:	6812      	ldr	r2, [r2, #0]
 8020cb8:	f002 021f 	and.w	r2, r2, #31
 8020cbc:	601a      	str	r2, [r3, #0]
  if (op2 == 0U)
 8020cbe:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020cc2:	f5a3 6392 	sub.w	r3, r3, #1168	; 0x490
 8020cc6:	681b      	ldr	r3, [r3, #0]
 8020cc8:	2b00      	cmp	r3, #0
 8020cca:	d105      	bne.n	8020cd8 <arm_nn_vec_mat_mult_t_s8+0x20d4>
    return op1;
 8020ccc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020cd0:	f2a3 438c 	subw	r3, r3, #1164	; 0x48c
 8020cd4:	681b      	ldr	r3, [r3, #0]
 8020cd6:	e00b      	b.n	8020cf0 <arm_nn_vec_mat_mult_t_s8+0x20ec>
  return (op1 >> op2) | (op1 << (32U - op2));
 8020cd8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020cdc:	f2a3 428c 	subw	r2, r3, #1164	; 0x48c
 8020ce0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020ce4:	f5a3 6392 	sub.w	r3, r3, #1168	; 0x490
 8020ce8:	6812      	ldr	r2, [r2, #0]
 8020cea:	681b      	ldr	r3, [r3, #0]
 8020cec:	fa62 f303 	ror.w	r3, r2, r3
 8020cf0:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020cf4:	f5a2 6290 	sub.w	r2, r2, #1152	; 0x480
 8020cf8:	f8d7 1600 	ldr.w	r1, [r7, #1536]	; 0x600
 8020cfc:	6011      	str	r1, [r2, #0]
 8020cfe:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020d02:	f2a2 4284 	subw	r2, r2, #1156	; 0x484
 8020d06:	6013      	str	r3, [r2, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8020d08:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020d0c:	f5a3 6390 	sub.w	r3, r3, #1152	; 0x480
 8020d10:	681b      	ldr	r3, [r3, #0]
 8020d12:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020d16:	f2a2 4284 	subw	r2, r2, #1156	; 0x484
 8020d1a:	6812      	ldr	r2, [r2, #0]
 8020d1c:	fa23 f282 	sxtab16	r2, r3, r2
 8020d20:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020d24:	f5a3 6391 	sub.w	r3, r3, #1160	; 0x488
 8020d28:	601a      	str	r2, [r3, #0]
  return(result);
 8020d2a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020d2e:	f5a3 6391 	sub.w	r3, r3, #1160	; 0x488
 8020d32:	681b      	ldr	r3, [r3, #0]
 8020d34:	f8c7 35dc 	str.w	r3, [r7, #1500]	; 0x5dc

            // Partial accumulations
            res00 = __SMLAD(val3, val1, res00);
 8020d38:	f8d7 05d8 	ldr.w	r0, [r7, #1496]	; 0x5d8
 8020d3c:	f8d7 15e0 	ldr.w	r1, [r7, #1504]	; 0x5e0
 8020d40:	f8d7 261c 	ldr.w	r2, [r7, #1564]	; 0x61c
 8020d44:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020d48:	f5a3 638e 	sub.w	r3, r3, #1136	; 0x470
 8020d4c:	6018      	str	r0, [r3, #0]
 8020d4e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020d52:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 8020d56:	6019      	str	r1, [r3, #0]
 8020d58:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020d5c:	f5a3 638f 	sub.w	r3, r3, #1144	; 0x478
 8020d60:	601a      	str	r2, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8020d62:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020d66:	f5a3 638e 	sub.w	r3, r3, #1136	; 0x470
 8020d6a:	681b      	ldr	r3, [r3, #0]
 8020d6c:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020d70:	f2a2 4274 	subw	r2, r2, #1140	; 0x474
 8020d74:	6812      	ldr	r2, [r2, #0]
 8020d76:	f507 61c6 	add.w	r1, r7, #1584	; 0x630
 8020d7a:	f5a1 618f 	sub.w	r1, r1, #1144	; 0x478
 8020d7e:	6809      	ldr	r1, [r1, #0]
 8020d80:	fb23 1202 	smlad	r2, r3, r2, r1
 8020d84:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020d88:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 8020d8c:	601a      	str	r2, [r3, #0]
  return(result);
 8020d8e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020d92:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 8020d96:	681b      	ldr	r3, [r3, #0]
 8020d98:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c
            res00 = __SMLAD(val2, val0, res00);
 8020d9c:	f8d7 05dc 	ldr.w	r0, [r7, #1500]	; 0x5dc
 8020da0:	f8d7 15e4 	ldr.w	r1, [r7, #1508]	; 0x5e4
 8020da4:	f8d7 261c 	ldr.w	r2, [r7, #1564]	; 0x61c
 8020da8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020dac:	f5a3 638c 	sub.w	r3, r3, #1120	; 0x460
 8020db0:	6018      	str	r0, [r3, #0]
 8020db2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020db6:	f2a3 4364 	subw	r3, r3, #1124	; 0x464
 8020dba:	6019      	str	r1, [r3, #0]
 8020dbc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020dc0:	f5a3 638d 	sub.w	r3, r3, #1128	; 0x468
 8020dc4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8020dc6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020dca:	f5a3 638c 	sub.w	r3, r3, #1120	; 0x460
 8020dce:	681b      	ldr	r3, [r3, #0]
 8020dd0:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020dd4:	f2a2 4264 	subw	r2, r2, #1124	; 0x464
 8020dd8:	6812      	ldr	r2, [r2, #0]
 8020dda:	f507 61c6 	add.w	r1, r7, #1584	; 0x630
 8020dde:	f5a1 618d 	sub.w	r1, r1, #1128	; 0x468
 8020de2:	6809      	ldr	r1, [r1, #0]
 8020de4:	fb23 1202 	smlad	r2, r3, r2, r1
 8020de8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020dec:	f2a3 436c 	subw	r3, r3, #1132	; 0x46c
 8020df0:	601a      	str	r2, [r3, #0]
  return(result);
 8020df2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020df6:	f2a3 436c 	subw	r3, r3, #1132	; 0x46c
 8020dfa:	681b      	ldr	r3, [r3, #0]
 8020dfc:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c
 8020e00:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020e04:	f2a3 435c 	subw	r3, r3, #1116	; 0x45c
 8020e08:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8020e0c:	601a      	str	r2, [r3, #0]
    memcpy(&val, *in_q7, 4);
 8020e0e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020e12:	f2a3 435c 	subw	r3, r3, #1116	; 0x45c
 8020e16:	681b      	ldr	r3, [r3, #0]
 8020e18:	681b      	ldr	r3, [r3, #0]
 8020e1a:	681b      	ldr	r3, [r3, #0]
 8020e1c:	461a      	mov	r2, r3
 8020e1e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020e22:	f2a3 53cc 	subw	r3, r3, #1484	; 0x5cc
 8020e26:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 8020e28:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020e2c:	f2a3 435c 	subw	r3, r3, #1116	; 0x45c
 8020e30:	681b      	ldr	r3, [r3, #0]
 8020e32:	681b      	ldr	r3, [r3, #0]
 8020e34:	1d1a      	adds	r2, r3, #4
 8020e36:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020e3a:	f2a3 435c 	subw	r3, r3, #1116	; 0x45c
 8020e3e:	681b      	ldr	r3, [r3, #0]
 8020e40:	601a      	str	r2, [r3, #0]
    return (val);
 8020e42:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020e46:	f2a3 53cc 	subw	r3, r3, #1484	; 0x5cc
 8020e4a:	681b      	ldr	r3, [r3, #0]

            val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 8020e4c:	f8c7 35e4 	str.w	r3, [r7, #1508]	; 0x5e4
            val1 = __SXTAB16(rhs_offset_s16x2, val0);
 8020e50:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	; 0x5e4
 8020e54:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020e58:	f5a3 638a 	sub.w	r3, r3, #1104	; 0x450
 8020e5c:	f8d7 15f0 	ldr.w	r1, [r7, #1520]	; 0x5f0
 8020e60:	6019      	str	r1, [r3, #0]
 8020e62:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020e66:	f2a3 4354 	subw	r3, r3, #1108	; 0x454
 8020e6a:	601a      	str	r2, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8020e6c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020e70:	f5a3 638a 	sub.w	r3, r3, #1104	; 0x450
 8020e74:	681b      	ldr	r3, [r3, #0]
 8020e76:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020e7a:	f2a2 4254 	subw	r2, r2, #1108	; 0x454
 8020e7e:	6812      	ldr	r2, [r2, #0]
 8020e80:	fa23 f282 	sxtab16	r2, r3, r2
 8020e84:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020e88:	f5a3 638b 	sub.w	r3, r3, #1112	; 0x458
 8020e8c:	601a      	str	r2, [r3, #0]
  return(result);
 8020e8e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020e92:	f5a3 638b 	sub.w	r3, r3, #1112	; 0x458
 8020e96:	681b      	ldr	r3, [r3, #0]
 8020e98:	f8c7 35e0 	str.w	r3, [r7, #1504]	; 0x5e0
 8020e9c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020ea0:	f2a3 434c 	subw	r3, r3, #1100	; 0x44c
 8020ea4:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8020ea8:	601a      	str	r2, [r3, #0]
    memcpy(&val, *in_q7, 4);
 8020eaa:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020eae:	f2a3 434c 	subw	r3, r3, #1100	; 0x44c
 8020eb2:	681b      	ldr	r3, [r3, #0]
 8020eb4:	681b      	ldr	r3, [r3, #0]
 8020eb6:	681b      	ldr	r3, [r3, #0]
 8020eb8:	461a      	mov	r2, r3
 8020eba:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020ebe:	f5a3 63ba 	sub.w	r3, r3, #1488	; 0x5d0
 8020ec2:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 8020ec4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020ec8:	f2a3 434c 	subw	r3, r3, #1100	; 0x44c
 8020ecc:	681b      	ldr	r3, [r3, #0]
 8020ece:	681b      	ldr	r3, [r3, #0]
 8020ed0:	1d1a      	adds	r2, r3, #4
 8020ed2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020ed6:	f2a3 434c 	subw	r3, r3, #1100	; 0x44c
 8020eda:	681b      	ldr	r3, [r3, #0]
 8020edc:	601a      	str	r2, [r3, #0]
    return (val);
 8020ede:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020ee2:	f5a3 63ba 	sub.w	r3, r3, #1488	; 0x5d0
 8020ee6:	681b      	ldr	r3, [r3, #0]
            val2 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 8020ee8:	f8c7 35dc 	str.w	r3, [r7, #1500]	; 0x5dc
            val0 = __SXTAB16(rhs_offset_s16x2, __ROR(val0, 8));
 8020eec:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	; 0x5e4
 8020ef0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020ef4:	f2a3 4344 	subw	r3, r3, #1092	; 0x444
 8020ef8:	601a      	str	r2, [r3, #0]
 8020efa:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020efe:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8020f02:	2208      	movs	r2, #8
 8020f04:	601a      	str	r2, [r3, #0]
  op2 %= 32U;
 8020f06:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020f0a:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8020f0e:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020f12:	f5a2 6289 	sub.w	r2, r2, #1096	; 0x448
 8020f16:	6812      	ldr	r2, [r2, #0]
 8020f18:	f002 021f 	and.w	r2, r2, #31
 8020f1c:	601a      	str	r2, [r3, #0]
  if (op2 == 0U)
 8020f1e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020f22:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8020f26:	681b      	ldr	r3, [r3, #0]
 8020f28:	2b00      	cmp	r3, #0
 8020f2a:	d105      	bne.n	8020f38 <arm_nn_vec_mat_mult_t_s8+0x2334>
    return op1;
 8020f2c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020f30:	f2a3 4344 	subw	r3, r3, #1092	; 0x444
 8020f34:	681b      	ldr	r3, [r3, #0]
 8020f36:	e00b      	b.n	8020f50 <arm_nn_vec_mat_mult_t_s8+0x234c>
  return (op1 >> op2) | (op1 << (32U - op2));
 8020f38:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020f3c:	f2a3 4244 	subw	r2, r3, #1092	; 0x444
 8020f40:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020f44:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8020f48:	6812      	ldr	r2, [r2, #0]
 8020f4a:	681b      	ldr	r3, [r3, #0]
 8020f4c:	fa62 f303 	ror.w	r3, r2, r3
 8020f50:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020f54:	f5a2 6287 	sub.w	r2, r2, #1080	; 0x438
 8020f58:	f8d7 15f0 	ldr.w	r1, [r7, #1520]	; 0x5f0
 8020f5c:	6011      	str	r1, [r2, #0]
 8020f5e:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020f62:	f2a2 423c 	subw	r2, r2, #1084	; 0x43c
 8020f66:	6013      	str	r3, [r2, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8020f68:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020f6c:	f5a3 6387 	sub.w	r3, r3, #1080	; 0x438
 8020f70:	681b      	ldr	r3, [r3, #0]
 8020f72:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020f76:	f2a2 423c 	subw	r2, r2, #1084	; 0x43c
 8020f7a:	6812      	ldr	r2, [r2, #0]
 8020f7c:	fa23 f282 	sxtab16	r2, r3, r2
 8020f80:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020f84:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8020f88:	601a      	str	r2, [r3, #0]
  return(result);
 8020f8a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020f8e:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8020f92:	681b      	ldr	r3, [r3, #0]
 8020f94:	f8c7 35e4 	str.w	r3, [r7, #1508]	; 0x5e4
            val3 = __SXTAB16(lhs_offset_s16x2, val2);
 8020f98:	f8d7 25dc 	ldr.w	r2, [r7, #1500]	; 0x5dc
 8020f9c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020fa0:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 8020fa4:	f8d7 1600 	ldr.w	r1, [r7, #1536]	; 0x600
 8020fa8:	6019      	str	r1, [r3, #0]
 8020faa:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020fae:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
 8020fb2:	601a      	str	r2, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8020fb4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020fb8:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 8020fbc:	681b      	ldr	r3, [r3, #0]
 8020fbe:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8020fc2:	f5a2 6286 	sub.w	r2, r2, #1072	; 0x430
 8020fc6:	6812      	ldr	r2, [r2, #0]
 8020fc8:	fa23 f282 	sxtab16	r2, r3, r2
 8020fcc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020fd0:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 8020fd4:	601a      	str	r2, [r3, #0]
  return(result);
 8020fd6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020fda:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 8020fde:	681b      	ldr	r3, [r3, #0]
 8020fe0:	f8c7 35d8 	str.w	r3, [r7, #1496]	; 0x5d8
            val2 = __SXTAB16(lhs_offset_s16x2, __ROR(val2, 8));
 8020fe4:	f8d7 25dc 	ldr.w	r2, [r7, #1500]	; 0x5dc
 8020fe8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020fec:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 8020ff0:	601a      	str	r2, [r3, #0]
 8020ff2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8020ff6:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 8020ffa:	2208      	movs	r2, #8
 8020ffc:	601a      	str	r2, [r3, #0]
  op2 %= 32U;
 8020ffe:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021002:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 8021006:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 802100a:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
 802100e:	6812      	ldr	r2, [r2, #0]
 8021010:	f002 021f 	and.w	r2, r2, #31
 8021014:	601a      	str	r2, [r3, #0]
  if (op2 == 0U)
 8021016:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802101a:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 802101e:	681b      	ldr	r3, [r3, #0]
 8021020:	2b00      	cmp	r3, #0
 8021022:	d105      	bne.n	8021030 <arm_nn_vec_mat_mult_t_s8+0x242c>
    return op1;
 8021024:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021028:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 802102c:	681b      	ldr	r3, [r3, #0]
 802102e:	e00b      	b.n	8021048 <arm_nn_vec_mat_mult_t_s8+0x2444>
  return (op1 >> op2) | (op1 << (32U - op2));
 8021030:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021034:	f2a3 4224 	subw	r2, r3, #1060	; 0x424
 8021038:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802103c:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 8021040:	6812      	ldr	r2, [r2, #0]
 8021042:	681b      	ldr	r3, [r3, #0]
 8021044:	fa62 f303 	ror.w	r3, r2, r3
 8021048:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 802104c:	f5a2 6283 	sub.w	r2, r2, #1048	; 0x418
 8021050:	f8d7 1600 	ldr.w	r1, [r7, #1536]	; 0x600
 8021054:	6011      	str	r1, [r2, #0]
 8021056:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 802105a:	f2a2 421c 	subw	r2, r2, #1052	; 0x41c
 802105e:	6013      	str	r3, [r2, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8021060:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021064:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8021068:	681b      	ldr	r3, [r3, #0]
 802106a:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 802106e:	f2a2 421c 	subw	r2, r2, #1052	; 0x41c
 8021072:	6812      	ldr	r2, [r2, #0]
 8021074:	fa23 f282 	sxtab16	r2, r3, r2
 8021078:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802107c:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 8021080:	601a      	str	r2, [r3, #0]
  return(result);
 8021082:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021086:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 802108a:	681b      	ldr	r3, [r3, #0]
 802108c:	f8c7 35dc 	str.w	r3, [r7, #1500]	; 0x5dc

            // Partial accumulations
            res00 = __SMLAD(val3, val1, res00);
 8021090:	f8d7 05d8 	ldr.w	r0, [r7, #1496]	; 0x5d8
 8021094:	f8d7 15e0 	ldr.w	r1, [r7, #1504]	; 0x5e0
 8021098:	f8d7 261c 	ldr.w	r2, [r7, #1564]	; 0x61c
 802109c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80210a0:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 80210a4:	6018      	str	r0, [r3, #0]
 80210a6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80210aa:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 80210ae:	6019      	str	r1, [r3, #0]
 80210b0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80210b4:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 80210b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80210ba:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80210be:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 80210c2:	681b      	ldr	r3, [r3, #0]
 80210c4:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80210c8:	f2a2 420c 	subw	r2, r2, #1036	; 0x40c
 80210cc:	6812      	ldr	r2, [r2, #0]
 80210ce:	f507 61c6 	add.w	r1, r7, #1584	; 0x630
 80210d2:	f5a1 6182 	sub.w	r1, r1, #1040	; 0x410
 80210d6:	6809      	ldr	r1, [r1, #0]
 80210d8:	fb23 1202 	smlad	r2, r3, r2, r1
 80210dc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80210e0:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 80210e4:	601a      	str	r2, [r3, #0]
  return(result);
 80210e6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80210ea:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 80210ee:	681b      	ldr	r3, [r3, #0]
 80210f0:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c
            res00 = __SMLAD(val2, val0, res00);
 80210f4:	f8d7 05dc 	ldr.w	r0, [r7, #1500]	; 0x5dc
 80210f8:	f8d7 15e4 	ldr.w	r1, [r7, #1508]	; 0x5e4
 80210fc:	f8d7 261c 	ldr.w	r2, [r7, #1564]	; 0x61c
 8021100:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021104:	f5a3 737e 	sub.w	r3, r3, #1016	; 0x3f8
 8021108:	6018      	str	r0, [r3, #0]
 802110a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802110e:	f5a3 737f 	sub.w	r3, r3, #1020	; 0x3fc
 8021112:	6019      	str	r1, [r3, #0]
 8021114:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021118:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 802111c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802111e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021122:	f5a3 737e 	sub.w	r3, r3, #1016	; 0x3f8
 8021126:	681b      	ldr	r3, [r3, #0]
 8021128:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 802112c:	f5a2 727f 	sub.w	r2, r2, #1020	; 0x3fc
 8021130:	6812      	ldr	r2, [r2, #0]
 8021132:	f507 61c6 	add.w	r1, r7, #1584	; 0x630
 8021136:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 802113a:	6809      	ldr	r1, [r1, #0]
 802113c:	fb23 1202 	smlad	r2, r3, r2, r1
 8021140:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021144:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 8021148:	601a      	str	r2, [r3, #0]
  return(result);
 802114a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802114e:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 8021152:	681b      	ldr	r3, [r3, #0]
 8021154:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c
 8021158:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802115c:	f5a3 737d 	sub.w	r3, r3, #1012	; 0x3f4
 8021160:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8021164:	601a      	str	r2, [r3, #0]
    memcpy(&val, *in_q7, 4);
 8021166:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802116a:	f5a3 737d 	sub.w	r3, r3, #1012	; 0x3f4
 802116e:	681b      	ldr	r3, [r3, #0]
 8021170:	681b      	ldr	r3, [r3, #0]
 8021172:	681b      	ldr	r3, [r3, #0]
 8021174:	461a      	mov	r2, r3
 8021176:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802117a:	f2a3 53d4 	subw	r3, r3, #1492	; 0x5d4
 802117e:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 8021180:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021184:	f5a3 737d 	sub.w	r3, r3, #1012	; 0x3f4
 8021188:	681b      	ldr	r3, [r3, #0]
 802118a:	681b      	ldr	r3, [r3, #0]
 802118c:	1d1a      	adds	r2, r3, #4
 802118e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021192:	f5a3 737d 	sub.w	r3, r3, #1012	; 0x3f4
 8021196:	681b      	ldr	r3, [r3, #0]
 8021198:	601a      	str	r2, [r3, #0]
    return (val);
 802119a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802119e:	f2a3 53d4 	subw	r3, r3, #1492	; 0x5d4
 80211a2:	681b      	ldr	r3, [r3, #0]

            val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 80211a4:	f8c7 35e4 	str.w	r3, [r7, #1508]	; 0x5e4
            val1 = __SXTAB16(rhs_offset_s16x2, val0);
 80211a8:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	; 0x5e4
 80211ac:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80211b0:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80211b4:	f8d7 15f0 	ldr.w	r1, [r7, #1520]	; 0x5f0
 80211b8:	6019      	str	r1, [r3, #0]
 80211ba:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80211be:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 80211c2:	601a      	str	r2, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 80211c4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80211c8:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80211cc:	681b      	ldr	r3, [r3, #0]
 80211ce:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80211d2:	f5a2 727b 	sub.w	r2, r2, #1004	; 0x3ec
 80211d6:	6812      	ldr	r2, [r2, #0]
 80211d8:	fa23 f282 	sxtab16	r2, r3, r2
 80211dc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80211e0:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 80211e4:	601a      	str	r2, [r3, #0]
  return(result);
 80211e6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80211ea:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 80211ee:	681b      	ldr	r3, [r3, #0]
 80211f0:	f8c7 35e0 	str.w	r3, [r7, #1504]	; 0x5e0
 80211f4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80211f8:	f5a3 7379 	sub.w	r3, r3, #996	; 0x3e4
 80211fc:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8021200:	601a      	str	r2, [r3, #0]
    memcpy(&val, *in_q7, 4);
 8021202:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021206:	f5a3 7379 	sub.w	r3, r3, #996	; 0x3e4
 802120a:	681b      	ldr	r3, [r3, #0]
 802120c:	681b      	ldr	r3, [r3, #0]
 802120e:	681b      	ldr	r3, [r3, #0]
 8021210:	461a      	mov	r2, r3
 8021212:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021216:	f5a3 63bb 	sub.w	r3, r3, #1496	; 0x5d8
 802121a:	601a      	str	r2, [r3, #0]
    *in_q7 += 4;
 802121c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021220:	f5a3 7379 	sub.w	r3, r3, #996	; 0x3e4
 8021224:	681b      	ldr	r3, [r3, #0]
 8021226:	681b      	ldr	r3, [r3, #0]
 8021228:	1d1a      	adds	r2, r3, #4
 802122a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802122e:	f5a3 7379 	sub.w	r3, r3, #996	; 0x3e4
 8021232:	681b      	ldr	r3, [r3, #0]
 8021234:	601a      	str	r2, [r3, #0]
    return (val);
 8021236:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802123a:	f5a3 63bb 	sub.w	r3, r3, #1496	; 0x5d8
 802123e:	681b      	ldr	r3, [r3, #0]
            val2 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 8021240:	f8c7 35dc 	str.w	r3, [r7, #1500]	; 0x5dc
            val0 = __SXTAB16(rhs_offset_s16x2, __ROR(val0, 8));
 8021244:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	; 0x5e4
 8021248:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802124c:	f5a3 7377 	sub.w	r3, r3, #988	; 0x3dc
 8021250:	601a      	str	r2, [r3, #0]
 8021252:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021256:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 802125a:	2208      	movs	r2, #8
 802125c:	601a      	str	r2, [r3, #0]
  op2 %= 32U;
 802125e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021262:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 8021266:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 802126a:	f5a2 7278 	sub.w	r2, r2, #992	; 0x3e0
 802126e:	6812      	ldr	r2, [r2, #0]
 8021270:	f002 021f 	and.w	r2, r2, #31
 8021274:	601a      	str	r2, [r3, #0]
  if (op2 == 0U)
 8021276:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802127a:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 802127e:	681b      	ldr	r3, [r3, #0]
 8021280:	2b00      	cmp	r3, #0
 8021282:	d105      	bne.n	8021290 <arm_nn_vec_mat_mult_t_s8+0x268c>
    return op1;
 8021284:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021288:	f5a3 7377 	sub.w	r3, r3, #988	; 0x3dc
 802128c:	681b      	ldr	r3, [r3, #0]
 802128e:	e00b      	b.n	80212a8 <arm_nn_vec_mat_mult_t_s8+0x26a4>
  return (op1 >> op2) | (op1 << (32U - op2));
 8021290:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021294:	f5a3 7277 	sub.w	r2, r3, #988	; 0x3dc
 8021298:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802129c:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 80212a0:	6812      	ldr	r2, [r2, #0]
 80212a2:	681b      	ldr	r3, [r3, #0]
 80212a4:	fa62 f303 	ror.w	r3, r2, r3
 80212a8:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80212ac:	f5a2 7274 	sub.w	r2, r2, #976	; 0x3d0
 80212b0:	f8d7 15f0 	ldr.w	r1, [r7, #1520]	; 0x5f0
 80212b4:	6011      	str	r1, [r2, #0]
 80212b6:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80212ba:	f5a2 7275 	sub.w	r2, r2, #980	; 0x3d4
 80212be:	6013      	str	r3, [r2, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 80212c0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80212c4:	f5a3 7374 	sub.w	r3, r3, #976	; 0x3d0
 80212c8:	681b      	ldr	r3, [r3, #0]
 80212ca:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80212ce:	f5a2 7275 	sub.w	r2, r2, #980	; 0x3d4
 80212d2:	6812      	ldr	r2, [r2, #0]
 80212d4:	fa23 f282 	sxtab16	r2, r3, r2
 80212d8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80212dc:	f5a3 7376 	sub.w	r3, r3, #984	; 0x3d8
 80212e0:	601a      	str	r2, [r3, #0]
  return(result);
 80212e2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80212e6:	f5a3 7376 	sub.w	r3, r3, #984	; 0x3d8
 80212ea:	681b      	ldr	r3, [r3, #0]
 80212ec:	f8c7 35e4 	str.w	r3, [r7, #1508]	; 0x5e4
            val3 = __SXTAB16(lhs_offset_s16x2, val2);
 80212f0:	f8d7 25dc 	ldr.w	r2, [r7, #1500]	; 0x5dc
 80212f4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80212f8:	f5a3 7371 	sub.w	r3, r3, #964	; 0x3c4
 80212fc:	f8d7 1600 	ldr.w	r1, [r7, #1536]	; 0x600
 8021300:	6019      	str	r1, [r3, #0]
 8021302:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021306:	f5a3 7372 	sub.w	r3, r3, #968	; 0x3c8
 802130a:	601a      	str	r2, [r3, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 802130c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021310:	f5a3 7371 	sub.w	r3, r3, #964	; 0x3c4
 8021314:	681b      	ldr	r3, [r3, #0]
 8021316:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 802131a:	f5a2 7272 	sub.w	r2, r2, #968	; 0x3c8
 802131e:	6812      	ldr	r2, [r2, #0]
 8021320:	fa23 f282 	sxtab16	r2, r3, r2
 8021324:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021328:	f5a3 7373 	sub.w	r3, r3, #972	; 0x3cc
 802132c:	601a      	str	r2, [r3, #0]
  return(result);
 802132e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021332:	f5a3 7373 	sub.w	r3, r3, #972	; 0x3cc
 8021336:	681b      	ldr	r3, [r3, #0]
 8021338:	f8c7 35d8 	str.w	r3, [r7, #1496]	; 0x5d8
            val2 = __SXTAB16(lhs_offset_s16x2, __ROR(val2, 8));
 802133c:	f8d7 25dc 	ldr.w	r2, [r7, #1500]	; 0x5dc
 8021340:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021344:	f5a3 736f 	sub.w	r3, r3, #956	; 0x3bc
 8021348:	601a      	str	r2, [r3, #0]
 802134a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802134e:	f5a3 7370 	sub.w	r3, r3, #960	; 0x3c0
 8021352:	2208      	movs	r2, #8
 8021354:	601a      	str	r2, [r3, #0]
  op2 %= 32U;
 8021356:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802135a:	f5a3 7370 	sub.w	r3, r3, #960	; 0x3c0
 802135e:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8021362:	f5a2 7270 	sub.w	r2, r2, #960	; 0x3c0
 8021366:	6812      	ldr	r2, [r2, #0]
 8021368:	f002 021f 	and.w	r2, r2, #31
 802136c:	601a      	str	r2, [r3, #0]
  if (op2 == 0U)
 802136e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021372:	f5a3 7370 	sub.w	r3, r3, #960	; 0x3c0
 8021376:	681b      	ldr	r3, [r3, #0]
 8021378:	2b00      	cmp	r3, #0
 802137a:	d105      	bne.n	8021388 <arm_nn_vec_mat_mult_t_s8+0x2784>
    return op1;
 802137c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021380:	f5a3 736f 	sub.w	r3, r3, #956	; 0x3bc
 8021384:	681b      	ldr	r3, [r3, #0]
 8021386:	e00b      	b.n	80213a0 <arm_nn_vec_mat_mult_t_s8+0x279c>
  return (op1 >> op2) | (op1 << (32U - op2));
 8021388:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802138c:	f5a3 726f 	sub.w	r2, r3, #956	; 0x3bc
 8021390:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021394:	f5a3 7370 	sub.w	r3, r3, #960	; 0x3c0
 8021398:	6812      	ldr	r2, [r2, #0]
 802139a:	681b      	ldr	r3, [r3, #0]
 802139c:	fa62 f303 	ror.w	r3, r2, r3
 80213a0:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80213a4:	f5a2 726c 	sub.w	r2, r2, #944	; 0x3b0
 80213a8:	f8d7 1600 	ldr.w	r1, [r7, #1536]	; 0x600
 80213ac:	6011      	str	r1, [r2, #0]
 80213ae:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80213b2:	f5a2 726d 	sub.w	r2, r2, #948	; 0x3b4
 80213b6:	6013      	str	r3, [r2, #0]
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 80213b8:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80213bc:	f5a3 736c 	sub.w	r3, r3, #944	; 0x3b0
 80213c0:	681b      	ldr	r3, [r3, #0]
 80213c2:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80213c6:	f5a2 726d 	sub.w	r2, r2, #948	; 0x3b4
 80213ca:	6812      	ldr	r2, [r2, #0]
 80213cc:	fa23 f282 	sxtab16	r2, r3, r2
 80213d0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80213d4:	f5a3 736e 	sub.w	r3, r3, #952	; 0x3b8
 80213d8:	601a      	str	r2, [r3, #0]
  return(result);
 80213da:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80213de:	f5a3 736e 	sub.w	r3, r3, #952	; 0x3b8
 80213e2:	681b      	ldr	r3, [r3, #0]
 80213e4:	f8c7 35dc 	str.w	r3, [r7, #1500]	; 0x5dc

            // Partial accumulations
            res00 = __SMLAD(val3, val1, res00);
 80213e8:	f8d7 05d8 	ldr.w	r0, [r7, #1496]	; 0x5d8
 80213ec:	f8d7 15e0 	ldr.w	r1, [r7, #1504]	; 0x5e0
 80213f0:	f8d7 261c 	ldr.w	r2, [r7, #1564]	; 0x61c
 80213f4:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80213f8:	f5a3 7368 	sub.w	r3, r3, #928	; 0x3a0
 80213fc:	6018      	str	r0, [r3, #0]
 80213fe:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021402:	f5a3 7369 	sub.w	r3, r3, #932	; 0x3a4
 8021406:	6019      	str	r1, [r3, #0]
 8021408:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802140c:	f5a3 736a 	sub.w	r3, r3, #936	; 0x3a8
 8021410:	601a      	str	r2, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8021412:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021416:	f5a3 7368 	sub.w	r3, r3, #928	; 0x3a0
 802141a:	681b      	ldr	r3, [r3, #0]
 802141c:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8021420:	f5a2 7269 	sub.w	r2, r2, #932	; 0x3a4
 8021424:	6812      	ldr	r2, [r2, #0]
 8021426:	f507 61c6 	add.w	r1, r7, #1584	; 0x630
 802142a:	f5a1 716a 	sub.w	r1, r1, #936	; 0x3a8
 802142e:	6809      	ldr	r1, [r1, #0]
 8021430:	fb23 1202 	smlad	r2, r3, r2, r1
 8021434:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021438:	f5a3 736b 	sub.w	r3, r3, #940	; 0x3ac
 802143c:	601a      	str	r2, [r3, #0]
  return(result);
 802143e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021442:	f5a3 736b 	sub.w	r3, r3, #940	; 0x3ac
 8021446:	681b      	ldr	r3, [r3, #0]
 8021448:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c
            res00 = __SMLAD(val2, val0, res00);
 802144c:	f8d7 05dc 	ldr.w	r0, [r7, #1500]	; 0x5dc
 8021450:	f8d7 15e4 	ldr.w	r1, [r7, #1508]	; 0x5e4
 8021454:	f8d7 261c 	ldr.w	r2, [r7, #1564]	; 0x61c
 8021458:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802145c:	f5a3 7364 	sub.w	r3, r3, #912	; 0x390
 8021460:	6018      	str	r0, [r3, #0]
 8021462:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021466:	f5a3 7365 	sub.w	r3, r3, #916	; 0x394
 802146a:	6019      	str	r1, [r3, #0]
 802146c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021470:	f5a3 7366 	sub.w	r3, r3, #920	; 0x398
 8021474:	601a      	str	r2, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8021476:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802147a:	f5a3 7364 	sub.w	r3, r3, #912	; 0x390
 802147e:	681b      	ldr	r3, [r3, #0]
 8021480:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8021484:	f5a2 7265 	sub.w	r2, r2, #916	; 0x394
 8021488:	6812      	ldr	r2, [r2, #0]
 802148a:	f507 61c6 	add.w	r1, r7, #1584	; 0x630
 802148e:	f5a1 7166 	sub.w	r1, r1, #920	; 0x398
 8021492:	6809      	ldr	r1, [r1, #0]
 8021494:	fb23 1202 	smlad	r2, r3, r2, r1
 8021498:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802149c:	f5a3 7367 	sub.w	r3, r3, #924	; 0x39c
 80214a0:	601a      	str	r2, [r3, #0]
  return(result);
 80214a2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80214a6:	f5a3 7367 	sub.w	r3, r3, #924	; 0x39c
 80214aa:	681b      	ldr	r3, [r3, #0]
 80214ac:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c
        for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 80214b0:	f8d7 3618 	ldr.w	r3, [r7, #1560]	; 0x618
 80214b4:	3310      	adds	r3, #16
 80214b6:	f8c7 3618 	str.w	r3, [r7, #1560]	; 0x618
 80214ba:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 80214be:	3b0f      	subs	r3, #15
 80214c0:	f8d7 2618 	ldr.w	r2, [r7, #1560]	; 0x618
 80214c4:	429a      	cmp	r2, r3
 80214c6:	f6ff a943 	blt.w	8020750 <arm_nn_vec_mat_mult_t_s8+0x1b4c>
        }

        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 80214ca:	e03f      	b.n	802154c <arm_nn_vec_mat_mult_t_s8+0x2948>
        {
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 80214cc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80214d0:	f5a3 63b6 	sub.w	r3, r3, #1456	; 0x5b0
 80214d4:	681b      	ldr	r3, [r3, #0]
 80214d6:	f993 3000 	ldrsb.w	r3, [r3]
 80214da:	461a      	mov	r2, r3
 80214dc:	f8d7 3654 	ldr.w	r3, [r7, #1620]	; 0x654
 80214e0:	4413      	add	r3, r2
 80214e2:	f8c7 35ec 	str.w	r3, [r7, #1516]	; 0x5ec
            q31_t lhs_value = lhs_ptr[0] + lhs_offset;
 80214e6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80214ea:	f2a3 53ac 	subw	r3, r3, #1452	; 0x5ac
 80214ee:	681b      	ldr	r3, [r3, #0]
 80214f0:	f993 3000 	ldrsb.w	r3, [r3]
 80214f4:	461a      	mov	r2, r3
 80214f6:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
 80214fa:	4413      	add	r3, r2
 80214fc:	f8c7 35e8 	str.w	r3, [r7, #1512]	; 0x5e8

            res00 += lhs_value * rhs_value0;
 8021500:	f8d7 35e8 	ldr.w	r3, [r7, #1512]	; 0x5e8
 8021504:	f8d7 25ec 	ldr.w	r2, [r7, #1516]	; 0x5ec
 8021508:	fb02 f303 	mul.w	r3, r2, r3
 802150c:	f8d7 261c 	ldr.w	r2, [r7, #1564]	; 0x61c
 8021510:	4413      	add	r3, r2
 8021512:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c

            ++rhs_ptr;
 8021516:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802151a:	f5a3 63b6 	sub.w	r3, r3, #1456	; 0x5b0
 802151e:	681b      	ldr	r3, [r3, #0]
 8021520:	1c5a      	adds	r2, r3, #1
 8021522:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021526:	f5a3 63b6 	sub.w	r3, r3, #1456	; 0x5b0
 802152a:	601a      	str	r2, [r3, #0]
            ++lhs_ptr;
 802152c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021530:	f2a3 53ac 	subw	r3, r3, #1452	; 0x5ac
 8021534:	681b      	ldr	r3, [r3, #0]
 8021536:	1c5a      	adds	r2, r3, #1
 8021538:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802153c:	f2a3 53ac 	subw	r3, r3, #1452	; 0x5ac
 8021540:	601a      	str	r2, [r3, #0]
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8021542:	f8d7 3618 	ldr.w	r3, [r7, #1560]	; 0x618
 8021546:	3301      	adds	r3, #1
 8021548:	f8c7 3618 	str.w	r3, [r7, #1560]	; 0x618
 802154c:	f8d7 2618 	ldr.w	r2, [r7, #1560]	; 0x618
 8021550:	f8d7 3664 	ldr.w	r3, [r7, #1636]	; 0x664
 8021554:	429a      	cmp	r2, r3
 8021556:	dbb9      	blt.n	80214cc <arm_nn_vec_mat_mult_t_s8+0x28c8>
 8021558:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802155c:	f5a3 63a6 	sub.w	r3, r3, #1328	; 0x530
 8021560:	f8d7 261c 	ldr.w	r2, [r7, #1564]	; 0x61c
 8021564:	601a      	str	r2, [r3, #0]
 8021566:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802156a:	f2a3 5334 	subw	r3, r3, #1332	; 0x534
 802156e:	f8d7 265c 	ldr.w	r2, [r7, #1628]	; 0x65c
 8021572:	601a      	str	r2, [r3, #0]
 8021574:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021578:	f5a3 63a7 	sub.w	r3, r3, #1336	; 0x538
 802157c:	f8d7 2660 	ldr.w	r2, [r7, #1632]	; 0x660
 8021580:	601a      	str	r2, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8021582:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021586:	f5a3 63a7 	sub.w	r3, r3, #1336	; 0x538
 802158a:	681b      	ldr	r3, [r3, #0]
 802158c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8021590:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8021594:	f5a2 62a6 	sub.w	r2, r2, #1328	; 0x530
 8021598:	6812      	ldr	r2, [r2, #0]
 802159a:	409a      	lsls	r2, r3
 802159c:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80215a0:	f2a3 533c 	subw	r3, r3, #1340	; 0x53c
 80215a4:	601a      	str	r2, [r3, #0]
 80215a6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80215aa:	f5a3 63a8 	sub.w	r3, r3, #1344	; 0x540
 80215ae:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80215b2:	f2a2 5234 	subw	r2, r2, #1332	; 0x534
 80215b6:	6812      	ldr	r2, [r2, #0]
 80215b8:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 80215ba:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80215be:	f2a3 5344 	subw	r3, r3, #1348	; 0x544
 80215c2:	2200      	movs	r2, #0
 80215c4:	601a      	str	r2, [r3, #0]
    mult.word.low = 1 << 30;
 80215c6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80215ca:	461a      	mov	r2, r3
 80215cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80215d0:	f842 3c08 	str.w	r3, [r2, #-8]
    mult.word.high = 0;
 80215d4:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80215d8:	461a      	mov	r2, r3
 80215da:	2300      	movs	r3, #0
 80215dc:	f842 3c04 	str.w	r3, [r2, #-4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 80215e0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80215e4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80215e8:	f507 61c6 	add.w	r1, r7, #1584	; 0x630
 80215ec:	f2a1 513c 	subw	r1, r1, #1340	; 0x53c
 80215f0:	6809      	ldr	r1, [r1, #0]
 80215f2:	17c8      	asrs	r0, r1, #31
 80215f4:	6139      	str	r1, [r7, #16]
 80215f6:	6178      	str	r0, [r7, #20]
 80215f8:	f507 61c6 	add.w	r1, r7, #1584	; 0x630
 80215fc:	f5a1 61a8 	sub.w	r1, r1, #1344	; 0x540
 8021600:	6809      	ldr	r1, [r1, #0]
 8021602:	17c8      	asrs	r0, r1, #31
 8021604:	60b9      	str	r1, [r7, #8]
 8021606:	60f8      	str	r0, [r7, #12]
 8021608:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 802160c:	4631      	mov	r1, r6
 802160e:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8021612:	4650      	mov	r0, sl
 8021614:	fb00 f001 	mul.w	r0, r0, r1
 8021618:	4659      	mov	r1, fp
 802161a:	462c      	mov	r4, r5
 802161c:	fb04 f101 	mul.w	r1, r4, r1
 8021620:	4401      	add	r1, r0
 8021622:	4628      	mov	r0, r5
 8021624:	4654      	mov	r4, sl
 8021626:	fba0 8904 	umull	r8, r9, r0, r4
 802162a:	4449      	add	r1, r9
 802162c:	4689      	mov	r9, r1
 802162e:	eb12 0108 	adds.w	r1, r2, r8
 8021632:	6039      	str	r1, [r7, #0]
 8021634:	eb43 0309 	adc.w	r3, r3, r9
 8021638:	607b      	str	r3, [r7, #4]
 802163a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 802163e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8021642:	e943 1202 	strd	r1, r2, [r3, #-8]
    result = (int32_t)(mult.long_long >> 31);
 8021646:	f107 0380 	add.w	r3, r7, #128	; 0x80
 802164a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 802164e:	f04f 0200 	mov.w	r2, #0
 8021652:	f04f 0300 	mov.w	r3, #0
 8021656:	0fc2      	lsrs	r2, r0, #31
 8021658:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 802165c:	17cb      	asrs	r3, r1, #31
 802165e:	f507 61c6 	add.w	r1, r7, #1584	; 0x630
 8021662:	f2a1 5144 	subw	r1, r1, #1348	; 0x544
 8021666:	4613      	mov	r3, r2
 8021668:	600b      	str	r3, [r1, #0]
    return result;
 802166a:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802166e:	f2a3 5344 	subw	r3, r3, #1348	; 0x544
 8021672:	6819      	ldr	r1, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8021674:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021678:	f5a3 63a7 	sub.w	r3, r3, #1336	; 0x538
 802167c:	681b      	ldr	r3, [r3, #0]
 802167e:	2b00      	cmp	r3, #0
 8021680:	dc06      	bgt.n	8021690 <arm_nn_vec_mat_mult_t_s8+0x2a8c>
 8021682:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021686:	f5a3 63a7 	sub.w	r3, r3, #1336	; 0x538
 802168a:	681b      	ldr	r3, [r3, #0]
 802168c:	425b      	negs	r3, r3
 802168e:	e000      	b.n	8021692 <arm_nn_vec_mat_mult_t_s8+0x2a8e>
 8021690:	2300      	movs	r3, #0
 8021692:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8021696:	f5a2 62a9 	sub.w	r2, r2, #1352	; 0x548
 802169a:	6011      	str	r1, [r2, #0]
 802169c:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80216a0:	f2a2 524c 	subw	r2, r2, #1356	; 0x54c
 80216a4:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 80216a6:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80216aa:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80216ae:	2200      	movs	r2, #0
 80216b0:	601a      	str	r2, [r3, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 80216b2:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80216b6:	f2a3 534c 	subw	r3, r3, #1356	; 0x54c
 80216ba:	2201      	movs	r2, #1
 80216bc:	681b      	ldr	r3, [r3, #0]
 80216be:	409a      	lsls	r2, r3
 80216c0:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80216c4:	f2a3 5354 	subw	r3, r3, #1364	; 0x554
 80216c8:	3a01      	subs	r2, #1
 80216ca:	601a      	str	r2, [r3, #0]
    int32_t remainder = remainder_mask & dividend;
 80216cc:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80216d0:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80216d4:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80216d8:	f5a2 61a9 	sub.w	r1, r2, #1352	; 0x548
 80216dc:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80216e0:	f2a2 5254 	subw	r2, r2, #1364	; 0x554
 80216e4:	6809      	ldr	r1, [r1, #0]
 80216e6:	6812      	ldr	r2, [r2, #0]
 80216e8:	400a      	ands	r2, r1
 80216ea:	601a      	str	r2, [r3, #0]
    result = dividend >> exponent;
 80216ec:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80216f0:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80216f4:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80216f8:	f5a2 61a9 	sub.w	r1, r2, #1352	; 0x548
 80216fc:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 8021700:	f2a2 524c 	subw	r2, r2, #1356	; 0x54c
 8021704:	6809      	ldr	r1, [r1, #0]
 8021706:	6812      	ldr	r2, [r2, #0]
 8021708:	fa41 f202 	asr.w	r2, r1, r2
 802170c:	601a      	str	r2, [r3, #0]
    q31_t threshold = remainder_mask >> 1;
 802170e:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021712:	f2a3 535c 	subw	r3, r3, #1372	; 0x55c
 8021716:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 802171a:	f2a2 5254 	subw	r2, r2, #1364	; 0x554
 802171e:	6812      	ldr	r2, [r2, #0]
 8021720:	1052      	asrs	r2, r2, #1
 8021722:	601a      	str	r2, [r3, #0]
    if (result < 0)
 8021724:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021728:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 802172c:	681b      	ldr	r3, [r3, #0]
 802172e:	2b00      	cmp	r3, #0
 8021730:	da0a      	bge.n	8021748 <arm_nn_vec_mat_mult_t_s8+0x2b44>
        threshold++;
 8021732:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021736:	f2a3 535c 	subw	r3, r3, #1372	; 0x55c
 802173a:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 802173e:	f2a2 525c 	subw	r2, r2, #1372	; 0x55c
 8021742:	6812      	ldr	r2, [r2, #0]
 8021744:	3201      	adds	r2, #1
 8021746:	601a      	str	r2, [r3, #0]
    if (remainder > threshold)
 8021748:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802174c:	f5a3 62ab 	sub.w	r2, r3, #1368	; 0x558
 8021750:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021754:	f2a3 535c 	subw	r3, r3, #1372	; 0x55c
 8021758:	6812      	ldr	r2, [r2, #0]
 802175a:	681b      	ldr	r3, [r3, #0]
 802175c:	429a      	cmp	r2, r3
 802175e:	dd0a      	ble.n	8021776 <arm_nn_vec_mat_mult_t_s8+0x2b72>
        result++;
 8021760:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8021764:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8021768:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 802176c:	f5a2 62aa 	sub.w	r2, r2, #1360	; 0x550
 8021770:	6812      	ldr	r2, [r2, #0]
 8021772:	3201      	adds	r2, #1
 8021774:	601a      	str	r2, [r3, #0]
    return result;
 8021776:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 802177a:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 802177e:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8021780:	bf00      	nop
        }

        // Quantize down
        res00 = arm_nn_requantize(res00, dst_multiplier, dst_shift);
 8021782:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c

        // Add offset
        res00 += dst_offset;
 8021786:	f8d7 261c 	ldr.w	r2, [r7, #1564]	; 0x61c
 802178a:	f8d7 3658 	ldr.w	r3, [r7, #1624]	; 0x658
 802178e:	4413      	add	r3, r2
 8021790:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c

        // Clamp the result
        res00 = MAX(res00, activation_min);
 8021794:	f8d7 261c 	ldr.w	r2, [r7, #1564]	; 0x61c
 8021798:	f8d7 366c 	ldr.w	r3, [r7, #1644]	; 0x66c
 802179c:	4293      	cmp	r3, r2
 802179e:	bfb8      	it	lt
 80217a0:	4613      	movlt	r3, r2
 80217a2:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c
        res00 = MIN(res00, activation_max);
 80217a6:	f8d7 261c 	ldr.w	r2, [r7, #1564]	; 0x61c
 80217aa:	f8d7 3670 	ldr.w	r3, [r7, #1648]	; 0x670
 80217ae:	4293      	cmp	r3, r2
 80217b0:	bfa8      	it	ge
 80217b2:	4613      	movge	r3, r2
 80217b4:	f8c7 361c 	str.w	r3, [r7, #1564]	; 0x61c

        *dst = (q7_t)res00;
 80217b8:	f8d7 361c 	ldr.w	r3, [r7, #1564]	; 0x61c
 80217bc:	b25a      	sxtb	r2, r3
 80217be:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80217c2:	f5a3 63bd 	sub.w	r3, r3, #1512	; 0x5e8
 80217c6:	681b      	ldr	r3, [r3, #0]
 80217c8:	701a      	strb	r2, [r3, #0]

        *dst = (q7_t)res00;
    }
#endif

    return ARM_MATH_SUCCESS;
 80217ca:	2300      	movs	r3, #0
}
 80217cc:	4618      	mov	r0, r3
 80217ce:	f507 67c6 	add.w	r7, r7, #1584	; 0x630
 80217d2:	46bd      	mov	sp, r7
 80217d4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80217d8:	4770      	bx	lr

080217da <arm_q7_to_q15_with_offset>:
 * @addtogroup nndata_convert
 * @{
 */

void arm_q7_to_q15_with_offset(const q7_t *src, q15_t *dst, uint32_t block_size, q15_t offset)
{
 80217da:	b480      	push	{r7}
 80217dc:	b0a5      	sub	sp, #148	; 0x94
 80217de:	af00      	add	r7, sp, #0
 80217e0:	60f8      	str	r0, [r7, #12]
 80217e2:	60b9      	str	r1, [r7, #8]
 80217e4:	607a      	str	r2, [r7, #4]
 80217e6:	807b      	strh	r3, [r7, #2]
    q31_t in_q15x2_2;
    q31_t out_q15x2_1;
    q31_t out_q15x2_2;

    /*loop unrolling */
    block_cnt = block_size >> 2;
 80217e8:	687b      	ldr	r3, [r7, #4]
 80217ea:	089b      	lsrs	r3, r3, #2
 80217ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time. */
    const q31_t offset_q15x2 = __PKHBT(offset, offset, 16);
 80217f0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80217f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80217f8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80217fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8021800:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8021804:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8021808:	eac3 4302 	pkhbt	r3, r3, r2, lsl #16
 802180c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8021810:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8021814:	67fb      	str	r3, [r7, #124]	; 0x7c
    while (block_cnt > 0)
 8021816:	e070      	b.n	80218fa <arm_q7_to_q15_with_offset+0x120>
 8021818:	f107 030c 	add.w	r3, r7, #12
 802181c:	62fb      	str	r3, [r7, #44]	; 0x2c
    memcpy(&val, *in_q7, 4);
 802181e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021820:	681b      	ldr	r3, [r3, #0]
 8021822:	681b      	ldr	r3, [r3, #0]
 8021824:	613b      	str	r3, [r7, #16]
    *in_q7 += 4;
 8021826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021828:	681b      	ldr	r3, [r3, #0]
 802182a:	1d1a      	adds	r2, r3, #4
 802182c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802182e:	601a      	str	r2, [r3, #0]
    return (val);
 8021830:	693b      	ldr	r3, [r7, #16]
    {
        /* convert from q7 to q15 and then store the results in the destination buffer */
        in_q7x4 = arm_nn_read_q7x4_ia(&src);
 8021832:	67bb      	str	r3, [r7, #120]	; 0x78

        /* Extract and sign extend each of the four q7 values to q15 */
        in_q15x2_1 = __SXTAB16(offset_q15x2, __ROR(in_q7x4, 8));
 8021834:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8021836:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8021838:	637b      	str	r3, [r7, #52]	; 0x34
 802183a:	2308      	movs	r3, #8
 802183c:	633b      	str	r3, [r7, #48]	; 0x30
  op2 %= 32U;
 802183e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021840:	f003 031f 	and.w	r3, r3, #31
 8021844:	633b      	str	r3, [r7, #48]	; 0x30
  if (op2 == 0U)
 8021846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021848:	2b00      	cmp	r3, #0
 802184a:	d101      	bne.n	8021850 <arm_q7_to_q15_with_offset+0x76>
    return op1;
 802184c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802184e:	e003      	b.n	8021858 <arm_q7_to_q15_with_offset+0x7e>
  return (op1 >> op2) | (op1 << (32U - op2));
 8021850:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8021852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021854:	fa61 f303 	ror.w	r3, r1, r3
 8021858:	643a      	str	r2, [r7, #64]	; 0x40
 802185a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 802185c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802185e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8021860:	fa23 f382 	sxtab16	r3, r3, r2
 8021864:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8021866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8021868:	677b      	str	r3, [r7, #116]	; 0x74
        in_q15x2_2 = __SXTAB16(offset_q15x2, in_q7x4);
 802186a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 802186c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 802186e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8021870:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8021872:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8021874:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8021876:	fa23 f382 	sxtab16	r3, r3, r2
 802187a:	647b      	str	r3, [r7, #68]	; 0x44
  return(result);
 802187c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802187e:	673b      	str	r3, [r7, #112]	; 0x70

        out_q15x2_2 = __PKHTB(in_q15x2_1, in_q15x2_2, 16);
 8021880:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8021882:	66fb      	str	r3, [r7, #108]	; 0x6c
 8021884:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8021886:	66bb      	str	r3, [r7, #104]	; 0x68
 8021888:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 802188a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 802188c:	eac3 4322 	pkhtb	r3, r3, r2, asr #16
 8021890:	667b      	str	r3, [r7, #100]	; 0x64
 8021892:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8021894:	663b      	str	r3, [r7, #96]	; 0x60
        out_q15x2_1 = __PKHBT(in_q15x2_2, in_q15x2_1, 16);
 8021896:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8021898:	65fb      	str	r3, [r7, #92]	; 0x5c
 802189a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802189c:	65bb      	str	r3, [r7, #88]	; 0x58
 802189e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80218a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80218a2:	eac3 4302 	pkhbt	r3, r3, r2, lsl #16
 80218a6:	657b      	str	r3, [r7, #84]	; 0x54
 80218a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80218aa:	653b      	str	r3, [r7, #80]	; 0x50
 80218ac:	f107 0308 	add.w	r3, r7, #8
 80218b0:	623b      	str	r3, [r7, #32]
 80218b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80218b4:	61fb      	str	r3, [r7, #28]
  @param[in]     src_q31   Input value to be written.
  @return        none
 */
__STATIC_FORCEINLINE void arm_nn_write_q15x2_ia(q15_t **dest_q15, q31_t src_q31)
{
    q31_t val = src_q31;
 80218b6:	69fb      	ldr	r3, [r7, #28]
 80218b8:	61bb      	str	r3, [r7, #24]

    memcpy(*dest_q15, &val, 4);
 80218ba:	6a3b      	ldr	r3, [r7, #32]
 80218bc:	681b      	ldr	r3, [r3, #0]
 80218be:	69ba      	ldr	r2, [r7, #24]
 80218c0:	601a      	str	r2, [r3, #0]
    *dest_q15 += 2;
 80218c2:	6a3b      	ldr	r3, [r7, #32]
 80218c4:	681b      	ldr	r3, [r3, #0]
 80218c6:	1d1a      	adds	r2, r3, #4
 80218c8:	6a3b      	ldr	r3, [r7, #32]
 80218ca:	601a      	str	r2, [r3, #0]
}
 80218cc:	bf00      	nop
 80218ce:	f107 0308 	add.w	r3, r7, #8
 80218d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80218d4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80218d6:	627b      	str	r3, [r7, #36]	; 0x24
    q31_t val = src_q31;
 80218d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80218da:	617b      	str	r3, [r7, #20]
    memcpy(*dest_q15, &val, 4);
 80218dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80218de:	681b      	ldr	r3, [r3, #0]
 80218e0:	697a      	ldr	r2, [r7, #20]
 80218e2:	601a      	str	r2, [r3, #0]
    *dest_q15 += 2;
 80218e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80218e6:	681b      	ldr	r3, [r3, #0]
 80218e8:	1d1a      	adds	r2, r3, #4
 80218ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80218ec:	601a      	str	r2, [r3, #0]
}
 80218ee:	bf00      	nop

        arm_nn_write_q15x2_ia(&dst, out_q15x2_1);
        arm_nn_write_q15x2_ia(&dst, out_q15x2_2);

        block_cnt--;
 80218f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80218f4:	3b01      	subs	r3, #1
 80218f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    while (block_cnt > 0)
 80218fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80218fe:	2b00      	cmp	r3, #0
 8021900:	dc8a      	bgt.n	8021818 <arm_q7_to_q15_with_offset+0x3e>
    }
    /* Handle left over samples */
    block_cnt = block_size % 0x4;
 8021902:	687b      	ldr	r3, [r7, #4]
 8021904:	f003 0303 	and.w	r3, r3, #3
 8021908:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    /* Run the below code for Cortex-M0 */
    /* Loop over block_size number of values */
    block_cnt = block_size;
#endif

    while (block_cnt > 0)
 802190c:	e012      	b.n	8021934 <arm_q7_to_q15_with_offset+0x15a>
    {
        *dst++ = (q15_t)*src++ + offset;
 802190e:	68fb      	ldr	r3, [r7, #12]
 8021910:	1c5a      	adds	r2, r3, #1
 8021912:	60fa      	str	r2, [r7, #12]
 8021914:	f993 3000 	ldrsb.w	r3, [r3]
 8021918:	b29a      	uxth	r2, r3
 802191a:	887b      	ldrh	r3, [r7, #2]
 802191c:	4413      	add	r3, r2
 802191e:	b299      	uxth	r1, r3
 8021920:	68bb      	ldr	r3, [r7, #8]
 8021922:	1c9a      	adds	r2, r3, #2
 8021924:	60ba      	str	r2, [r7, #8]
 8021926:	b20a      	sxth	r2, r1
 8021928:	801a      	strh	r2, [r3, #0]

        /* Decrement the loop counter */
        block_cnt--;
 802192a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 802192e:	3b01      	subs	r3, #1
 8021930:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    while (block_cnt > 0)
 8021934:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8021938:	2b00      	cmp	r3, #0
 802193a:	dce8      	bgt.n	802190e <arm_q7_to_q15_with_offset+0x134>
    }
}
 802193c:	bf00      	nop
 802193e:	bf00      	nop
 8021940:	3794      	adds	r7, #148	; 0x94
 8021942:	46bd      	mov	sp, r7
 8021944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021948:	4770      	bx	lr

0802194a <arm_avgpool_s8_get_buffer_size>:
}

#endif /* ARM_MATH_MVEI */

int32_t arm_avgpool_s8_get_buffer_size(const int output_x, const int ch_src)
{
 802194a:	b480      	push	{r7}
 802194c:	b083      	sub	sp, #12
 802194e:	af00      	add	r7, sp, #0
 8021950:	6078      	str	r0, [r7, #4]
 8021952:	6039      	str	r1, [r7, #0]
    (void)output_x;

#if defined(ARM_MATH_DSP) && !defined(ARM_MATH_MVEI)
    return (ch_src * sizeof(int32_t));
 8021954:	683b      	ldr	r3, [r7, #0]
 8021956:	009b      	lsls	r3, r3, #2
#else
    (void)ch_src;
    return 0;
#endif
}
 8021958:	4618      	mov	r0, r3
 802195a:	370c      	adds	r7, #12
 802195c:	46bd      	mov	sp, r7
 802195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021962:	4770      	bx	lr

08021964 <compare_and_replace_if_larger_q7>:

#include "edge-impulse-sdk/CMSIS/NN/Include/arm_nnfunctions.h"
#include "edge-impulse-sdk/CMSIS/NN/Include/arm_nnsupportfunctions.h"

static void compare_and_replace_if_larger_q7(q7_t *base, const q7_t *target, int32_t length)
{
 8021964:	b480      	push	{r7}
 8021966:	b091      	sub	sp, #68	; 0x44
 8021968:	af00      	add	r7, sp, #0
 802196a:	60f8      	str	r0, [r7, #12]
 802196c:	60b9      	str	r1, [r7, #8]
 802196e:	607a      	str	r2, [r7, #4]
        base += 16;
        target += 16;
        length -= 16;
    }
#else
    q7_t *dst = base;
 8021970:	68fb      	ldr	r3, [r7, #12]
 8021972:	62bb      	str	r3, [r7, #40]	; 0x28
    const q7_t *src = target;
 8021974:	68bb      	ldr	r3, [r7, #8]
 8021976:	627b      	str	r3, [r7, #36]	; 0x24
    union arm_nnword ref_max;
    union arm_nnword comp_max;
    int32_t cnt = length >> 2;
 8021978:	687b      	ldr	r3, [r7, #4]
 802197a:	109b      	asrs	r3, r3, #2
 802197c:	63fb      	str	r3, [r7, #60]	; 0x3c

    while (cnt > 0l)
 802197e:	e050      	b.n	8021a22 <compare_and_replace_if_larger_q7+0xbe>
    {
        ref_max.word = arm_nn_read_q7x4(dst);
 8021980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021982:	637b      	str	r3, [r7, #52]	; 0x34
 8021984:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021986:	681b      	ldr	r3, [r3, #0]
    memcpy(&val, in_q7, 4);
 8021988:	617b      	str	r3, [r7, #20]
    return (val);
 802198a:	697b      	ldr	r3, [r7, #20]
 802198c:	623b      	str	r3, [r7, #32]
 802198e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8021992:	63bb      	str	r3, [r7, #56]	; 0x38
    memcpy(&val, *in_q7, 4);
 8021994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8021996:	681b      	ldr	r3, [r3, #0]
 8021998:	681b      	ldr	r3, [r3, #0]
 802199a:	613b      	str	r3, [r7, #16]
    *in_q7 += 4;
 802199c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802199e:	681b      	ldr	r3, [r3, #0]
 80219a0:	1d1a      	adds	r2, r3, #4
 80219a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80219a4:	601a      	str	r2, [r3, #0]
    return (val);
 80219a6:	693b      	ldr	r3, [r7, #16]
        comp_max.word = arm_nn_read_q7x4_ia(&src);
 80219a8:	61fb      	str	r3, [r7, #28]

        if (comp_max.bytes[0] > ref_max.bytes[0])
 80219aa:	f997 201c 	ldrsb.w	r2, [r7, #28]
 80219ae:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80219b2:	429a      	cmp	r2, r3
 80219b4:	dd03      	ble.n	80219be <compare_and_replace_if_larger_q7+0x5a>
        {
            ref_max.bytes[0] = comp_max.bytes[0];
 80219b6:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80219ba:	f887 3020 	strb.w	r3, [r7, #32]
        }
        if (comp_max.bytes[1] > ref_max.bytes[1])
 80219be:	f997 201d 	ldrsb.w	r2, [r7, #29]
 80219c2:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 80219c6:	429a      	cmp	r2, r3
 80219c8:	dd03      	ble.n	80219d2 <compare_and_replace_if_larger_q7+0x6e>
        {
            ref_max.bytes[1] = comp_max.bytes[1];
 80219ca:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80219ce:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        }
        if (comp_max.bytes[2] > ref_max.bytes[2])
 80219d2:	f997 201e 	ldrsb.w	r2, [r7, #30]
 80219d6:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 80219da:	429a      	cmp	r2, r3
 80219dc:	dd03      	ble.n	80219e6 <compare_and_replace_if_larger_q7+0x82>
        {
            ref_max.bytes[2] = comp_max.bytes[2];
 80219de:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80219e2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        }
        if (comp_max.bytes[3] > ref_max.bytes[3])
 80219e6:	f997 201f 	ldrsb.w	r2, [r7, #31]
 80219ea:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80219ee:	429a      	cmp	r2, r3
 80219f0:	dd03      	ble.n	80219fa <compare_and_replace_if_larger_q7+0x96>
        {
            ref_max.bytes[3] = comp_max.bytes[3];
 80219f2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80219f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        }

        write_q7x4_ia(&dst, ref_max.word);
 80219fa:	6a3b      	ldr	r3, [r7, #32]
 80219fc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8021a00:	633a      	str	r2, [r7, #48]	; 0x30
 8021a02:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE void write_q7x4_ia (
  q7_t ** pQ7,
  q31_t   value)
{
  q31_t val = value;
 8021a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021a06:	61bb      	str	r3, [r7, #24]
#ifdef __ARM_FEATURE_UNALIGNED
  memcpy (*pQ7, &val, 4);
 8021a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021a0a:	681b      	ldr	r3, [r3, #0]
 8021a0c:	69ba      	ldr	r2, [r7, #24]
 8021a0e:	601a      	str	r2, [r3, #0]
  (*pQ7)[1] = (val >> 8) & 0x0FF;
  (*pQ7)[2] = (val >> 16) & 0x0FF;
  (*pQ7)[3] = (val >> 24) & 0x0FF;

#endif
  *pQ7 += 4;
 8021a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021a12:	681b      	ldr	r3, [r3, #0]
 8021a14:	1d1a      	adds	r2, r3, #4
 8021a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021a18:	601a      	str	r2, [r3, #0]
}
 8021a1a:	bf00      	nop

        cnt--;
 8021a1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8021a1e:	3b01      	subs	r3, #1
 8021a20:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (cnt > 0l)
 8021a22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8021a24:	2b00      	cmp	r3, #0
 8021a26:	dcab      	bgt.n	8021980 <compare_and_replace_if_larger_q7+0x1c>
    }

    cnt = length & 0x3;
 8021a28:	687b      	ldr	r3, [r7, #4]
 8021a2a:	f003 0303 	and.w	r3, r3, #3
 8021a2e:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (cnt > 0l)
 8021a30:	e015      	b.n	8021a5e <compare_and_replace_if_larger_q7+0xfa>
    {
        if (*src > *dst)
 8021a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021a34:	f993 2000 	ldrsb.w	r2, [r3]
 8021a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021a3a:	f993 3000 	ldrsb.w	r3, [r3]
 8021a3e:	429a      	cmp	r2, r3
 8021a40:	dd04      	ble.n	8021a4c <compare_and_replace_if_larger_q7+0xe8>
        {
            *dst = *src;
 8021a42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021a46:	f992 2000 	ldrsb.w	r2, [r2]
 8021a4a:	701a      	strb	r2, [r3, #0]
        }
        dst++;
 8021a4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021a4e:	3301      	adds	r3, #1
 8021a50:	62bb      	str	r3, [r7, #40]	; 0x28
        src++;
 8021a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021a54:	3301      	adds	r3, #1
 8021a56:	627b      	str	r3, [r7, #36]	; 0x24
        cnt--;
 8021a58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8021a5a:	3b01      	subs	r3, #1
 8021a5c:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (cnt > 0l)
 8021a5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8021a60:	2b00      	cmp	r3, #0
 8021a62:	dce6      	bgt.n	8021a32 <compare_and_replace_if_larger_q7+0xce>
    }
#endif
}
 8021a64:	bf00      	nop
 8021a66:	bf00      	nop
 8021a68:	3744      	adds	r7, #68	; 0x44
 8021a6a:	46bd      	mov	sp, r7
 8021a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021a70:	4770      	bx	lr

08021a72 <clamp_output>:

static void clamp_output(q7_t *source, int32_t length, const int32_t act_min, const int32_t act_max)
{
 8021a72:	b480      	push	{r7}
 8021a74:	b08d      	sub	sp, #52	; 0x34
 8021a76:	af00      	add	r7, sp, #0
 8021a78:	60f8      	str	r0, [r7, #12]
 8021a7a:	60b9      	str	r1, [r7, #8]
 8021a7c:	607a      	str	r2, [r7, #4]
 8021a7e:	603b      	str	r3, [r7, #0]
        vstrbq_p_s8(source, res, p);
        source += 16;
    }
#else
    union arm_nnword in;
    int32_t cnt = length >> 2;
 8021a80:	68bb      	ldr	r3, [r7, #8]
 8021a82:	109b      	asrs	r3, r3, #2
 8021a84:	62fb      	str	r3, [r7, #44]	; 0x2c

    while (cnt > 0l)
 8021a86:	e062      	b.n	8021b4e <clamp_output+0xdc>
    {
        in.word = arm_nn_read_q7x4(source);
 8021a88:	68fb      	ldr	r3, [r7, #12]
 8021a8a:	61fb      	str	r3, [r7, #28]
 8021a8c:	69fb      	ldr	r3, [r7, #28]
 8021a8e:	681b      	ldr	r3, [r3, #0]
    memcpy(&val, in_q7, 4);
 8021a90:	617b      	str	r3, [r7, #20]
    return (val);
 8021a92:	697b      	ldr	r3, [r7, #20]
 8021a94:	61bb      	str	r3, [r7, #24]

        in.bytes[0] = MAX(in.bytes[0], act_min);
 8021a96:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8021a9a:	461a      	mov	r2, r3
 8021a9c:	687b      	ldr	r3, [r7, #4]
 8021a9e:	4293      	cmp	r3, r2
 8021aa0:	bfb8      	it	lt
 8021aa2:	4613      	movlt	r3, r2
 8021aa4:	b25b      	sxtb	r3, r3
 8021aa6:	763b      	strb	r3, [r7, #24]
        in.bytes[0] = MIN(in.bytes[0], act_max);
 8021aa8:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8021aac:	461a      	mov	r2, r3
 8021aae:	683b      	ldr	r3, [r7, #0]
 8021ab0:	4293      	cmp	r3, r2
 8021ab2:	bfa8      	it	ge
 8021ab4:	4613      	movge	r3, r2
 8021ab6:	b25b      	sxtb	r3, r3
 8021ab8:	763b      	strb	r3, [r7, #24]
        in.bytes[1] = MAX(in.bytes[1], act_min);
 8021aba:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8021abe:	461a      	mov	r2, r3
 8021ac0:	687b      	ldr	r3, [r7, #4]
 8021ac2:	4293      	cmp	r3, r2
 8021ac4:	bfb8      	it	lt
 8021ac6:	4613      	movlt	r3, r2
 8021ac8:	b25b      	sxtb	r3, r3
 8021aca:	767b      	strb	r3, [r7, #25]
        in.bytes[1] = MIN(in.bytes[1], act_max);
 8021acc:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8021ad0:	461a      	mov	r2, r3
 8021ad2:	683b      	ldr	r3, [r7, #0]
 8021ad4:	4293      	cmp	r3, r2
 8021ad6:	bfa8      	it	ge
 8021ad8:	4613      	movge	r3, r2
 8021ada:	b25b      	sxtb	r3, r3
 8021adc:	767b      	strb	r3, [r7, #25]
        in.bytes[2] = MAX(in.bytes[2], act_min);
 8021ade:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8021ae2:	461a      	mov	r2, r3
 8021ae4:	687b      	ldr	r3, [r7, #4]
 8021ae6:	4293      	cmp	r3, r2
 8021ae8:	bfb8      	it	lt
 8021aea:	4613      	movlt	r3, r2
 8021aec:	b25b      	sxtb	r3, r3
 8021aee:	76bb      	strb	r3, [r7, #26]
        in.bytes[2] = MIN(in.bytes[2], act_max);
 8021af0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8021af4:	461a      	mov	r2, r3
 8021af6:	683b      	ldr	r3, [r7, #0]
 8021af8:	4293      	cmp	r3, r2
 8021afa:	bfa8      	it	ge
 8021afc:	4613      	movge	r3, r2
 8021afe:	b25b      	sxtb	r3, r3
 8021b00:	76bb      	strb	r3, [r7, #26]
        in.bytes[3] = MAX(in.bytes[3], act_min);
 8021b02:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8021b06:	461a      	mov	r2, r3
 8021b08:	687b      	ldr	r3, [r7, #4]
 8021b0a:	4293      	cmp	r3, r2
 8021b0c:	bfb8      	it	lt
 8021b0e:	4613      	movlt	r3, r2
 8021b10:	b25b      	sxtb	r3, r3
 8021b12:	76fb      	strb	r3, [r7, #27]
        in.bytes[3] = MIN(in.bytes[3], act_max);
 8021b14:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8021b18:	461a      	mov	r2, r3
 8021b1a:	683b      	ldr	r3, [r7, #0]
 8021b1c:	4293      	cmp	r3, r2
 8021b1e:	bfa8      	it	ge
 8021b20:	4613      	movge	r3, r2
 8021b22:	b25b      	sxtb	r3, r3
 8021b24:	76fb      	strb	r3, [r7, #27]

        write_q7x4_ia(&source, in.word);
 8021b26:	69bb      	ldr	r3, [r7, #24]
 8021b28:	f107 020c 	add.w	r2, r7, #12
 8021b2c:	627a      	str	r2, [r7, #36]	; 0x24
 8021b2e:	623b      	str	r3, [r7, #32]
  q31_t val = value;
 8021b30:	6a3b      	ldr	r3, [r7, #32]
 8021b32:	613b      	str	r3, [r7, #16]
  memcpy (*pQ7, &val, 4);
 8021b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021b36:	681b      	ldr	r3, [r3, #0]
 8021b38:	693a      	ldr	r2, [r7, #16]
 8021b3a:	601a      	str	r2, [r3, #0]
  *pQ7 += 4;
 8021b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021b3e:	681b      	ldr	r3, [r3, #0]
 8021b40:	1d1a      	adds	r2, r3, #4
 8021b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021b44:	601a      	str	r2, [r3, #0]
}
 8021b46:	bf00      	nop
        cnt--;
 8021b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021b4a:	3b01      	subs	r3, #1
 8021b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (cnt > 0l)
 8021b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021b50:	2b00      	cmp	r3, #0
 8021b52:	dc99      	bgt.n	8021a88 <clamp_output+0x16>
    }

    cnt = length & 0x3;
 8021b54:	68bb      	ldr	r3, [r7, #8]
 8021b56:	f003 0303 	and.w	r3, r3, #3
 8021b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (cnt > 0l)
 8021b5c:	e018      	b.n	8021b90 <clamp_output+0x11e>
    {
        int32_t comp = *source;
 8021b5e:	68fb      	ldr	r3, [r7, #12]
 8021b60:	f993 3000 	ldrsb.w	r3, [r3]
 8021b64:	62bb      	str	r3, [r7, #40]	; 0x28
        comp = MAX(comp, act_min);
 8021b66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8021b68:	687b      	ldr	r3, [r7, #4]
 8021b6a:	4293      	cmp	r3, r2
 8021b6c:	bfb8      	it	lt
 8021b6e:	4613      	movlt	r3, r2
 8021b70:	62bb      	str	r3, [r7, #40]	; 0x28
        comp = MIN(comp, act_max);
 8021b72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8021b74:	683b      	ldr	r3, [r7, #0]
 8021b76:	4293      	cmp	r3, r2
 8021b78:	bfa8      	it	ge
 8021b7a:	4613      	movge	r3, r2
 8021b7c:	62bb      	str	r3, [r7, #40]	; 0x28
        *source++ = (int8_t)comp;
 8021b7e:	68fb      	ldr	r3, [r7, #12]
 8021b80:	1c5a      	adds	r2, r3, #1
 8021b82:	60fa      	str	r2, [r7, #12]
 8021b84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8021b86:	b252      	sxtb	r2, r2
 8021b88:	701a      	strb	r2, [r3, #0]
        cnt--;
 8021b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021b8c:	3b01      	subs	r3, #1
 8021b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (cnt > 0l)
 8021b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021b92:	2b00      	cmp	r3, #0
 8021b94:	dce3      	bgt.n	8021b5e <clamp_output+0xec>
    }
#endif
}
 8021b96:	bf00      	nop
 8021b98:	bf00      	nop
 8021b9a:	3734      	adds	r7, #52	; 0x34
 8021b9c:	46bd      	mov	sp, r7
 8021b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021ba2:	4770      	bx	lr

08021ba4 <arm_max_pool_s8>:
                           const cmsis_nn_dims *input_dims,
                           const q7_t *src,
                           const cmsis_nn_dims *filter_dims,
                           const cmsis_nn_dims *output_dims,
                           q7_t *dst)
{
 8021ba4:	b580      	push	{r7, lr}
 8021ba6:	b09e      	sub	sp, #120	; 0x78
 8021ba8:	af00      	add	r7, sp, #0
 8021baa:	60f8      	str	r0, [r7, #12]
 8021bac:	60b9      	str	r1, [r7, #8]
 8021bae:	607a      	str	r2, [r7, #4]
 8021bb0:	603b      	str	r3, [r7, #0]
    const int32_t input_y = input_dims->h;
 8021bb2:	687b      	ldr	r3, [r7, #4]
 8021bb4:	685b      	ldr	r3, [r3, #4]
 8021bb6:	65bb      	str	r3, [r7, #88]	; 0x58
    const int32_t input_x = input_dims->w;
 8021bb8:	687b      	ldr	r3, [r7, #4]
 8021bba:	689b      	ldr	r3, [r3, #8]
 8021bbc:	657b      	str	r3, [r7, #84]	; 0x54
    const int32_t output_y = output_dims->h;
 8021bbe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8021bc2:	685b      	ldr	r3, [r3, #4]
 8021bc4:	653b      	str	r3, [r7, #80]	; 0x50
    const int32_t output_x = output_dims->w;
 8021bc6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8021bca:	689b      	ldr	r3, [r3, #8]
 8021bcc:	64fb      	str	r3, [r7, #76]	; 0x4c
    const int32_t stride_y = pool_params->stride.h;
 8021bce:	68bb      	ldr	r3, [r7, #8]
 8021bd0:	685b      	ldr	r3, [r3, #4]
 8021bd2:	64bb      	str	r3, [r7, #72]	; 0x48
    const int32_t stride_x = pool_params->stride.w;
 8021bd4:	68bb      	ldr	r3, [r7, #8]
 8021bd6:	681b      	ldr	r3, [r3, #0]
 8021bd8:	647b      	str	r3, [r7, #68]	; 0x44
    const int32_t kernel_y = filter_dims->h;
 8021bda:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8021bde:	685b      	ldr	r3, [r3, #4]
 8021be0:	643b      	str	r3, [r7, #64]	; 0x40
    const int32_t kernel_x = filter_dims->w;
 8021be2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8021be6:	689b      	ldr	r3, [r3, #8]
 8021be8:	63fb      	str	r3, [r7, #60]	; 0x3c
    const int32_t pad_y = pool_params->padding.h;
 8021bea:	68bb      	ldr	r3, [r7, #8]
 8021bec:	68db      	ldr	r3, [r3, #12]
 8021bee:	63bb      	str	r3, [r7, #56]	; 0x38
    const int32_t pad_x = pool_params->padding.w;
 8021bf0:	68bb      	ldr	r3, [r7, #8]
 8021bf2:	689b      	ldr	r3, [r3, #8]
 8021bf4:	637b      	str	r3, [r7, #52]	; 0x34
    const int32_t act_min = pool_params->activation.min;
 8021bf6:	68bb      	ldr	r3, [r7, #8]
 8021bf8:	691b      	ldr	r3, [r3, #16]
 8021bfa:	633b      	str	r3, [r7, #48]	; 0x30
    const int32_t act_max = pool_params->activation.max;
 8021bfc:	68bb      	ldr	r3, [r7, #8]
 8021bfe:	695b      	ldr	r3, [r3, #20]
 8021c00:	62fb      	str	r3, [r7, #44]	; 0x2c
    const int32_t channel_in = input_dims->c;
 8021c02:	687b      	ldr	r3, [r7, #4]
 8021c04:	68db      	ldr	r3, [r3, #12]
 8021c06:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)ctx;
    q7_t *dst_base = dst;
 8021c08:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8021c0c:	627b      	str	r3, [r7, #36]	; 0x24

    for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 8021c0e:	2300      	movs	r3, #0
 8021c10:	677b      	str	r3, [r7, #116]	; 0x74
 8021c12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8021c14:	425b      	negs	r3, r3
 8021c16:	673b      	str	r3, [r7, #112]	; 0x70
 8021c18:	e078      	b.n	8021d0c <arm_max_pool_s8+0x168>
    {
        for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 8021c1a:	2300      	movs	r3, #0
 8021c1c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8021c1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021c20:	425b      	negs	r3, r3
 8021c22:	66bb      	str	r3, [r7, #104]	; 0x68
 8021c24:	e067      	b.n	8021cf6 <arm_max_pool_s8+0x152>
        {
            /* Condition for kernel start dimension: (base_idx_<x,y> + kernel_<x,y>_start) >= 0 */
            const int32_t ker_y_start = MAX(0, -base_idx_y);
 8021c26:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8021c28:	2b00      	cmp	r3, #0
 8021c2a:	dc02      	bgt.n	8021c32 <arm_max_pool_s8+0x8e>
 8021c2c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8021c2e:	425b      	negs	r3, r3
 8021c30:	e000      	b.n	8021c34 <arm_max_pool_s8+0x90>
 8021c32:	2300      	movs	r3, #0
 8021c34:	623b      	str	r3, [r7, #32]
            const int32_t ker_x_start = MAX(0, -base_idx_x);
 8021c36:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8021c38:	2b00      	cmp	r3, #0
 8021c3a:	dc02      	bgt.n	8021c42 <arm_max_pool_s8+0x9e>
 8021c3c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8021c3e:	425b      	negs	r3, r3
 8021c40:	e000      	b.n	8021c44 <arm_max_pool_s8+0xa0>
 8021c42:	2300      	movs	r3, #0
 8021c44:	61fb      	str	r3, [r7, #28]

            /* Condition for kernel end dimension: (base_idx_<x,y> + kernel_<x,y>_end) < dim_src_<width,height> */
            const int32_t kernel_y_end = MIN(kernel_y, input_y - base_idx_y);
 8021c46:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8021c48:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8021c4a:	1ad3      	subs	r3, r2, r3
 8021c4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8021c4e:	4293      	cmp	r3, r2
 8021c50:	bfa8      	it	ge
 8021c52:	4613      	movge	r3, r2
 8021c54:	61bb      	str	r3, [r7, #24]
            const int32_t kernel_x_end = MIN(kernel_x, input_x - base_idx_x);
 8021c56:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8021c58:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8021c5a:	1ad3      	subs	r3, r2, r3
 8021c5c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8021c5e:	4293      	cmp	r3, r2
 8021c60:	bfa8      	it	ge
 8021c62:	4613      	movge	r3, r2
 8021c64:	617b      	str	r3, [r7, #20]

            int count = 0;
 8021c66:	2300      	movs	r3, #0
 8021c68:	667b      	str	r3, [r7, #100]	; 0x64

            for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 8021c6a:	6a3b      	ldr	r3, [r7, #32]
 8021c6c:	663b      	str	r3, [r7, #96]	; 0x60
 8021c6e:	e031      	b.n	8021cd4 <arm_max_pool_s8+0x130>
            {
                for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 8021c70:	69fb      	ldr	r3, [r7, #28]
 8021c72:	65fb      	str	r3, [r7, #92]	; 0x5c
 8021c74:	e027      	b.n	8021cc6 <arm_max_pool_s8+0x122>
                {
                    const q7_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y) * input_x);
 8021c76:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8021c78:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8021c7a:	441a      	add	r2, r3
 8021c7c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8021c7e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8021c80:	440b      	add	r3, r1
 8021c82:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8021c84:	fb01 f303 	mul.w	r3, r1, r3
 8021c88:	4413      	add	r3, r2
 8021c8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8021c8c:	fb02 f303 	mul.w	r3, r2, r3
 8021c90:	461a      	mov	r2, r3
 8021c92:	683b      	ldr	r3, [r7, #0]
 8021c94:	4413      	add	r3, r2
 8021c96:	613b      	str	r3, [r7, #16]

                    if (count == 0)
 8021c98:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8021c9a:	2b00      	cmp	r3, #0
 8021c9c:	d10a      	bne.n	8021cb4 <arm_max_pool_s8+0x110>
                    {
                        memcpy(dst, start, channel_in);
 8021c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021ca0:	461a      	mov	r2, r3
 8021ca2:	6939      	ldr	r1, [r7, #16]
 8021ca4:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8021ca8:	f010 fa6a 	bl	8032180 <memcpy>
                        count++;
 8021cac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8021cae:	3301      	adds	r3, #1
 8021cb0:	667b      	str	r3, [r7, #100]	; 0x64
 8021cb2:	e005      	b.n	8021cc0 <arm_max_pool_s8+0x11c>
                    }
                    else
                    {
                        compare_and_replace_if_larger_q7(dst, start, channel_in);
 8021cb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8021cb6:	6939      	ldr	r1, [r7, #16]
 8021cb8:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8021cbc:	f7ff fe52 	bl	8021964 <compare_and_replace_if_larger_q7>
                for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 8021cc0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8021cc2:	3301      	adds	r3, #1
 8021cc4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8021cc6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8021cc8:	697b      	ldr	r3, [r7, #20]
 8021cca:	429a      	cmp	r2, r3
 8021ccc:	dbd3      	blt.n	8021c76 <arm_max_pool_s8+0xd2>
            for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 8021cce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8021cd0:	3301      	adds	r3, #1
 8021cd2:	663b      	str	r3, [r7, #96]	; 0x60
 8021cd4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8021cd6:	69bb      	ldr	r3, [r7, #24]
 8021cd8:	429a      	cmp	r2, r3
 8021cda:	dbc9      	blt.n	8021c70 <arm_max_pool_s8+0xcc>
                    }
                }
            }
            /* 'count' is expected to be non-zero here. */
            dst += channel_in;
 8021cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021cde:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8021ce2:	4413      	add	r3, r2
 8021ce4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 8021ce8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8021cea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8021cec:	4413      	add	r3, r2
 8021cee:	66bb      	str	r3, [r7, #104]	; 0x68
 8021cf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8021cf2:	3301      	adds	r3, #1
 8021cf4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8021cf6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8021cf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8021cfa:	429a      	cmp	r2, r3
 8021cfc:	db93      	blt.n	8021c26 <arm_max_pool_s8+0x82>
    for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 8021cfe:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8021d00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8021d02:	4413      	add	r3, r2
 8021d04:	673b      	str	r3, [r7, #112]	; 0x70
 8021d06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8021d08:	3301      	adds	r3, #1
 8021d0a:	677b      	str	r3, [r7, #116]	; 0x74
 8021d0c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8021d0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021d10:	429a      	cmp	r2, r3
 8021d12:	db82      	blt.n	8021c1a <arm_max_pool_s8+0x76>
        }
    }

    clamp_output(dst_base, output_x * output_y * channel_in, act_min, act_max);
 8021d14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8021d16:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8021d18:	fb02 f303 	mul.w	r3, r2, r3
 8021d1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8021d1e:	fb02 f103 	mul.w	r1, r2, r3
 8021d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021d24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8021d26:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8021d28:	f7ff fea3 	bl	8021a72 <clamp_output>

    return ARM_MATH_SUCCESS;
 8021d2c:	2300      	movs	r3, #0
}
 8021d2e:	4618      	mov	r0, r3
 8021d30:	3778      	adds	r7, #120	; 0x78
 8021d32:	46bd      	mov	sp, r7
 8021d34:	bd80      	pop	{r7, pc}
	...

08021d38 <arm_softmax_s8>:
                    const int32_t row_size,
                    const int32_t mult,
                    const int32_t shift,
                    const int32_t diff_min,
                    int8_t *output)
{
 8021d38:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8021d3c:	f6ad 1da8 	subw	sp, sp, #2472	; 0x9a8
 8021d40:	af00      	add	r7, sp, #0
 8021d42:	f607 14a8 	addw	r4, r7, #2472	; 0x9a8
 8021d46:	f5a4 7471 	sub.w	r4, r4, #964	; 0x3c4
 8021d4a:	6020      	str	r0, [r4, #0]
 8021d4c:	f607 10a8 	addw	r0, r7, #2472	; 0x9a8
 8021d50:	f5a0 7072 	sub.w	r0, r0, #968	; 0x3c8
 8021d54:	6001      	str	r1, [r0, #0]
 8021d56:	f607 11a8 	addw	r1, r7, #2472	; 0x9a8
 8021d5a:	f5a1 7173 	sub.w	r1, r1, #972	; 0x3cc
 8021d5e:	600a      	str	r2, [r1, #0]
 8021d60:	f607 12a8 	addw	r2, r7, #2472	; 0x9a8
 8021d64:	f5a2 7274 	sub.w	r2, r2, #976	; 0x3d0
 8021d68:	6013      	str	r3, [r2, #0]

        input += row_size;
        output += row_size;
    }
#else
    const int32_t mask = (1 << shift);
 8021d6a:	2201      	movs	r2, #1
 8021d6c:	f8d7 39c8 	ldr.w	r3, [r7, #2504]	; 0x9c8
 8021d70:	fa02 f303 	lsl.w	r3, r2, r3
 8021d74:	f8c7 3994 	str.w	r3, [r7, #2452]	; 0x994

    int32_t col = 0;
 8021d78:	2300      	movs	r3, #0
 8021d7a:	f8c7 39a4 	str.w	r3, [r7, #2468]	; 0x9a4
    int32_t row_idx;

    for (row_idx = 0; row_idx < num_rows; ++row_idx)
 8021d7e:	2300      	movs	r3, #0
 8021d80:	f8c7 39a0 	str.w	r3, [r7, #2464]	; 0x9a0
 8021d84:	f004 b863 	b.w	8025e4e <arm_softmax_s8+0x4116>
    {
        // Find the maximum value in order to ensure numerical stability
        int8_t max = *input;
 8021d88:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021d8c:	f5a3 7371 	sub.w	r3, r3, #964	; 0x3c4
 8021d90:	681b      	ldr	r3, [r3, #0]
 8021d92:	781b      	ldrb	r3, [r3, #0]
 8021d94:	f887 399f 	strb.w	r3, [r7, #2463]	; 0x99f

        for (col = 1; col < row_size; ++col)
 8021d98:	2301      	movs	r3, #1
 8021d9a:	f8c7 39a4 	str.w	r3, [r7, #2468]	; 0x9a4
 8021d9e:	e015      	b.n	8021dcc <arm_softmax_s8+0x94>
        {
            max = MAX(max, input[col]);
 8021da0:	f8d7 29a4 	ldr.w	r2, [r7, #2468]	; 0x9a4
 8021da4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021da8:	f5a3 7371 	sub.w	r3, r3, #964	; 0x3c4
 8021dac:	681b      	ldr	r3, [r3, #0]
 8021dae:	4413      	add	r3, r2
 8021db0:	f993 2000 	ldrsb.w	r2, [r3]
 8021db4:	f997 399f 	ldrsb.w	r3, [r7, #2463]	; 0x99f
 8021db8:	4293      	cmp	r3, r2
 8021dba:	bfb8      	it	lt
 8021dbc:	4613      	movlt	r3, r2
 8021dbe:	f887 399f 	strb.w	r3, [r7, #2463]	; 0x99f
        for (col = 1; col < row_size; ++col)
 8021dc2:	f8d7 39a4 	ldr.w	r3, [r7, #2468]	; 0x9a4
 8021dc6:	3301      	adds	r3, #1
 8021dc8:	f8c7 39a4 	str.w	r3, [r7, #2468]	; 0x9a4
 8021dcc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021dd0:	f5a3 7373 	sub.w	r3, r3, #972	; 0x3cc
 8021dd4:	f8d7 29a4 	ldr.w	r2, [r7, #2468]	; 0x9a4
 8021dd8:	681b      	ldr	r3, [r3, #0]
 8021dda:	429a      	cmp	r2, r3
 8021ddc:	dbe0      	blt.n	8021da0 <arm_softmax_s8+0x68>
        }

        int32_t diff = 0;
 8021dde:	2300      	movs	r3, #0
 8021de0:	f8c7 3990 	str.w	r3, [r7, #2448]	; 0x990
        int32_t sum = 0;
 8021de4:	2300      	movs	r3, #0
 8021de6:	f8c7 3998 	str.w	r3, [r7, #2456]	; 0x998

        for (col = 0; col < row_size; ++col)
 8021dea:	2300      	movs	r3, #0
 8021dec:	f8c7 39a4 	str.w	r3, [r7, #2468]	; 0x9a4
 8021df0:	f001 ba24 	b.w	802323c <arm_softmax_s8+0x1504>
        {
            diff = input[col] - max;
 8021df4:	f8d7 29a4 	ldr.w	r2, [r7, #2468]	; 0x9a4
 8021df8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021dfc:	f5a3 7371 	sub.w	r3, r3, #964	; 0x3c4
 8021e00:	681b      	ldr	r3, [r3, #0]
 8021e02:	4413      	add	r3, r2
 8021e04:	f993 3000 	ldrsb.w	r3, [r3]
 8021e08:	461a      	mov	r2, r3
 8021e0a:	f997 399f 	ldrsb.w	r3, [r7, #2463]	; 0x99f
 8021e0e:	1ad3      	subs	r3, r2, r3
 8021e10:	f8c7 3990 	str.w	r3, [r7, #2448]	; 0x990
            if (diff >= diff_min)
 8021e14:	f8d7 2990 	ldr.w	r2, [r7, #2448]	; 0x990
 8021e18:	f8d7 39cc 	ldr.w	r3, [r7, #2508]	; 0x9cc
 8021e1c:	429a      	cmp	r2, r3
 8021e1e:	f2c1 8208 	blt.w	8023232 <arm_softmax_s8+0x14fa>
            {
                sum += DIV_POW2(EXP_ON_NEG(MUL_SAT(diff * mask, mult)), ACCUM_BITS);
 8021e22:	f8d7 2990 	ldr.w	r2, [r7, #2448]	; 0x990
 8021e26:	f8d7 3994 	ldr.w	r3, [r7, #2452]	; 0x994
 8021e2a:	fb03 f202 	mul.w	r2, r3, r2
 8021e2e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021e32:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8021e36:	601a      	str	r2, [r3, #0]
 8021e38:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021e3c:	f5a3 72b0 	sub.w	r2, r3, #352	; 0x160
 8021e40:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021e44:	f5a3 7374 	sub.w	r3, r3, #976	; 0x3d0
 8021e48:	681b      	ldr	r3, [r3, #0]
 8021e4a:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8021e4c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021e50:	f5a3 72b2 	sub.w	r2, r3, #356	; 0x164
 8021e54:	2300      	movs	r3, #0
 8021e56:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8021e58:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8021e5c:	f04f 0300 	mov.w	r3, #0
 8021e60:	f607 0138 	addw	r1, r7, #2104	; 0x838
 8021e64:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8021e68:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021e6c:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8021e70:	681b      	ldr	r3, [r3, #0]
 8021e72:	0fdb      	lsrs	r3, r3, #31
 8021e74:	b2da      	uxtb	r2, r3
 8021e76:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021e7a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8021e7e:	681b      	ldr	r3, [r3, #0]
 8021e80:	0fdb      	lsrs	r3, r3, #31
 8021e82:	b2db      	uxtb	r3, r3
 8021e84:	4053      	eors	r3, r2
 8021e86:	b2db      	uxtb	r3, r3
 8021e88:	2b00      	cmp	r3, #0
 8021e8a:	d012      	beq.n	8021eb2 <arm_softmax_s8+0x17a>
        mult = 1 - mult;
 8021e8c:	f607 0338 	addw	r3, r7, #2104	; 0x838
 8021e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021e94:	2100      	movs	r1, #0
 8021e96:	f1d2 0001 	rsbs	r0, r2, #1
 8021e9a:	f8c7 0330 	str.w	r0, [r7, #816]	; 0x330
 8021e9e:	eb61 0303 	sbc.w	r3, r1, r3
 8021ea2:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
 8021ea6:	e9d7 34cc 	ldrd	r3, r4, [r7, #816]	; 0x330
 8021eaa:	f607 0238 	addw	r2, r7, #2104	; 0x838
 8021eae:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8021eb2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021eb6:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8021eba:	681b      	ldr	r3, [r3, #0]
 8021ebc:	17da      	asrs	r2, r3, #31
 8021ebe:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
 8021ec2:	f8c7 2464 	str.w	r2, [r7, #1124]	; 0x464
 8021ec6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021eca:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8021ece:	681b      	ldr	r3, [r3, #0]
 8021ed0:	17da      	asrs	r2, r3, #31
 8021ed2:	f8c7 3458 	str.w	r3, [r7, #1112]	; 0x458
 8021ed6:	f8c7 245c 	str.w	r2, [r7, #1116]	; 0x45c
 8021eda:	f507 638c 	add.w	r3, r7, #1120	; 0x460
 8021ede:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021ee2:	460b      	mov	r3, r1
 8021ee4:	f8d7 2458 	ldr.w	r2, [r7, #1112]	; 0x458
 8021ee8:	fb02 f203 	mul.w	r2, r2, r3
 8021eec:	f8d7 345c 	ldr.w	r3, [r7, #1116]	; 0x45c
 8021ef0:	f507 648c 	add.w	r4, r7, #1120	; 0x460
 8021ef4:	e9c4 0100 	strd	r0, r1, [r4]
 8021ef8:	4601      	mov	r1, r0
 8021efa:	fb01 f303 	mul.w	r3, r1, r3
 8021efe:	4413      	add	r3, r2
 8021f00:	f8d7 2460 	ldr.w	r2, [r7, #1120]	; 0x460
 8021f04:	f8d7 1458 	ldr.w	r1, [r7, #1112]	; 0x458
 8021f08:	fba2 1201 	umull	r1, r2, r2, r1
 8021f0c:	f8c7 258c 	str.w	r2, [r7, #1420]	; 0x58c
 8021f10:	460a      	mov	r2, r1
 8021f12:	f8c7 2588 	str.w	r2, [r7, #1416]	; 0x588
 8021f16:	f8d7 258c 	ldr.w	r2, [r7, #1420]	; 0x58c
 8021f1a:	4413      	add	r3, r2
 8021f1c:	f8c7 358c 	str.w	r3, [r7, #1420]	; 0x58c
 8021f20:	f607 0338 	addw	r3, r7, #2104	; 0x838
 8021f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021f28:	f8d7 1588 	ldr.w	r1, [r7, #1416]	; 0x588
 8021f2c:	1851      	adds	r1, r2, r1
 8021f2e:	f8c7 1328 	str.w	r1, [r7, #808]	; 0x328
 8021f32:	f8d7 158c 	ldr.w	r1, [r7, #1420]	; 0x58c
 8021f36:	414b      	adcs	r3, r1
 8021f38:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
 8021f3c:	e9d7 34ca 	ldrd	r3, r4, [r7, #808]	; 0x328
 8021f40:	f607 0238 	addw	r2, r7, #2104	; 0x838
 8021f44:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8021f48:	f607 0338 	addw	r3, r7, #2104	; 0x838
 8021f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021f50:	2b00      	cmp	r3, #0
 8021f52:	da0a      	bge.n	8021f6a <arm_softmax_s8+0x232>
 8021f54:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8021f58:	1851      	adds	r1, r2, r1
 8021f5a:	f8c7 1320 	str.w	r1, [r7, #800]	; 0x320
 8021f5e:	f143 0300 	adc.w	r3, r3, #0
 8021f62:	f8c7 3324 	str.w	r3, [r7, #804]	; 0x324
 8021f66:	e9d7 23c8 	ldrd	r2, r3, [r7, #800]	; 0x320
 8021f6a:	f04f 0000 	mov.w	r0, #0
 8021f6e:	f04f 0100 	mov.w	r1, #0
 8021f72:	0fd0      	lsrs	r0, r2, #31
 8021f74:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8021f78:	17d9      	asrs	r1, r3, #31
 8021f7a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021f7e:	f5a3 72b2 	sub.w	r2, r3, #356	; 0x164
 8021f82:	4603      	mov	r3, r0
 8021f84:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8021f86:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021f8a:	f5a3 72ae 	sub.w	r2, r3, #348	; 0x15c
 8021f8e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021f92:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8021f96:	6812      	ldr	r2, [r2, #0]
 8021f98:	681b      	ldr	r3, [r3, #0]
 8021f9a:	429a      	cmp	r2, r3
 8021f9c:	d10e      	bne.n	8021fbc <arm_softmax_s8+0x284>
 8021f9e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021fa2:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8021fa6:	681b      	ldr	r3, [r3, #0]
 8021fa8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8021fac:	d106      	bne.n	8021fbc <arm_softmax_s8+0x284>
        result = Q31_MAX;
 8021fae:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021fb2:	f5a3 72b2 	sub.w	r2, r3, #356	; 0x164
 8021fb6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8021fba:	6013      	str	r3, [r2, #0]
    return result;
 8021fbc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8021fc0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8021fc4:	681b      	ldr	r3, [r3, #0]
 8021fc6:	f8c7 3968 	str.w	r3, [r7, #2408]	; 0x968
    int32_t mask = 0;
 8021fca:	2300      	movs	r3, #0
 8021fcc:	f8c7 3964 	str.w	r3, [r7, #2404]	; 0x964
    int32_t shift = 24;
 8021fd0:	2318      	movs	r3, #24
 8021fd2:	f8c7 3960 	str.w	r3, [r7, #2400]	; 0x960
    const int32_t val_mod_minus_quarter = (val & ((1 << shift) - 1)) - (1 << shift);
 8021fd6:	2201      	movs	r2, #1
 8021fd8:	f8d7 3960 	ldr.w	r3, [r7, #2400]	; 0x960
 8021fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8021fe0:	1e5a      	subs	r2, r3, #1
 8021fe2:	f8d7 3968 	ldr.w	r3, [r7, #2408]	; 0x968
 8021fe6:	ea02 0103 	and.w	r1, r2, r3
 8021fea:	2201      	movs	r2, #1
 8021fec:	f8d7 3960 	ldr.w	r3, [r7, #2400]	; 0x960
 8021ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8021ff4:	1acb      	subs	r3, r1, r3
 8021ff6:	f8c7 395c 	str.w	r3, [r7, #2396]	; 0x95c
    const int32_t remainder = val_mod_minus_quarter - val;
 8021ffa:	f8d7 295c 	ldr.w	r2, [r7, #2396]	; 0x95c
 8021ffe:	f8d7 3968 	ldr.w	r3, [r7, #2408]	; 0x968
 8022002:	1ad3      	subs	r3, r2, r3
 8022004:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
    const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 8022008:	f8d7 395c 	ldr.w	r3, [r7, #2396]	; 0x95c
 802200c:	015b      	lsls	r3, r3, #5
 802200e:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8022012:	f8c7 3954 	str.w	r3, [r7, #2388]	; 0x954
 8022016:	f8d7 3954 	ldr.w	r3, [r7, #2388]	; 0x954
 802201a:	f8c7 3950 	str.w	r3, [r7, #2384]	; 0x950
 802201e:	f8d7 3954 	ldr.w	r3, [r7, #2388]	; 0x954
 8022022:	f8c7 394c 	str.w	r3, [r7, #2380]	; 0x94c
    q31_t result = 0;
 8022026:	2300      	movs	r3, #0
 8022028:	f8c7 3948 	str.w	r3, [r7, #2376]	; 0x948
    q63_t mult = 1 << 30;
 802202c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8022030:	f04f 0300 	mov.w	r3, #0
 8022034:	f507 6114 	add.w	r1, r7, #2368	; 0x940
 8022038:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 802203c:	f8d7 3950 	ldr.w	r3, [r7, #2384]	; 0x950
 8022040:	0fdb      	lsrs	r3, r3, #31
 8022042:	b2da      	uxtb	r2, r3
 8022044:	f8d7 394c 	ldr.w	r3, [r7, #2380]	; 0x94c
 8022048:	0fdb      	lsrs	r3, r3, #31
 802204a:	b2db      	uxtb	r3, r3
 802204c:	4053      	eors	r3, r2
 802204e:	b2db      	uxtb	r3, r3
 8022050:	2b00      	cmp	r3, #0
 8022052:	d012      	beq.n	802207a <arm_softmax_s8+0x342>
        mult = 1 - mult;
 8022054:	f507 6314 	add.w	r3, r7, #2368	; 0x940
 8022058:	e9d3 2300 	ldrd	r2, r3, [r3]
 802205c:	2100      	movs	r1, #0
 802205e:	f1d2 0001 	rsbs	r0, r2, #1
 8022062:	f8c7 0318 	str.w	r0, [r7, #792]	; 0x318
 8022066:	eb61 0303 	sbc.w	r3, r1, r3
 802206a:	f8c7 331c 	str.w	r3, [r7, #796]	; 0x31c
 802206e:	e9d7 34c6 	ldrd	r3, r4, [r7, #792]	; 0x318
 8022072:	f507 6214 	add.w	r2, r7, #2368	; 0x940
 8022076:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 802207a:	f8d7 3950 	ldr.w	r3, [r7, #2384]	; 0x950
 802207e:	17da      	asrs	r2, r3, #31
 8022080:	f8c7 34d8 	str.w	r3, [r7, #1240]	; 0x4d8
 8022084:	f8c7 24dc 	str.w	r2, [r7, #1244]	; 0x4dc
 8022088:	f8d7 394c 	ldr.w	r3, [r7, #2380]	; 0x94c
 802208c:	17da      	asrs	r2, r3, #31
 802208e:	f8c7 34d0 	str.w	r3, [r7, #1232]	; 0x4d0
 8022092:	f8c7 24d4 	str.w	r2, [r7, #1236]	; 0x4d4
 8022096:	f507 639b 	add.w	r3, r7, #1240	; 0x4d8
 802209a:	e9d3 0100 	ldrd	r0, r1, [r3]
 802209e:	460b      	mov	r3, r1
 80220a0:	f8d7 24d0 	ldr.w	r2, [r7, #1232]	; 0x4d0
 80220a4:	fb02 f203 	mul.w	r2, r2, r3
 80220a8:	f8d7 34d4 	ldr.w	r3, [r7, #1236]	; 0x4d4
 80220ac:	f507 649b 	add.w	r4, r7, #1240	; 0x4d8
 80220b0:	e9c4 0100 	strd	r0, r1, [r4]
 80220b4:	4601      	mov	r1, r0
 80220b6:	fb01 f303 	mul.w	r3, r1, r3
 80220ba:	4413      	add	r3, r2
 80220bc:	f8d7 24d8 	ldr.w	r2, [r7, #1240]	; 0x4d8
 80220c0:	f8d7 14d0 	ldr.w	r1, [r7, #1232]	; 0x4d0
 80220c4:	fba2 8901 	umull	r8, r9, r2, r1
 80220c8:	444b      	add	r3, r9
 80220ca:	4699      	mov	r9, r3
 80220cc:	f507 6314 	add.w	r3, r7, #2368	; 0x940
 80220d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80220d4:	eb12 0108 	adds.w	r1, r2, r8
 80220d8:	f8c7 1310 	str.w	r1, [r7, #784]	; 0x310
 80220dc:	eb43 0309 	adc.w	r3, r3, r9
 80220e0:	f8c7 3314 	str.w	r3, [r7, #788]	; 0x314
 80220e4:	e9d7 34c4 	ldrd	r3, r4, [r7, #784]	; 0x310
 80220e8:	f507 6214 	add.w	r2, r7, #2368	; 0x940
 80220ec:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 80220f0:	f507 6314 	add.w	r3, r7, #2368	; 0x940
 80220f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80220f8:	2b00      	cmp	r3, #0
 80220fa:	da0a      	bge.n	8022112 <arm_softmax_s8+0x3da>
 80220fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8022100:	1851      	adds	r1, r2, r1
 8022102:	f8c7 1308 	str.w	r1, [r7, #776]	; 0x308
 8022106:	f143 0300 	adc.w	r3, r3, #0
 802210a:	f8c7 330c 	str.w	r3, [r7, #780]	; 0x30c
 802210e:	e9d7 23c2 	ldrd	r2, r3, [r7, #776]	; 0x308
 8022112:	f04f 0000 	mov.w	r0, #0
 8022116:	f04f 0100 	mov.w	r1, #0
 802211a:	0fd0      	lsrs	r0, r2, #31
 802211c:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8022120:	17d9      	asrs	r1, r3, #31
 8022122:	4602      	mov	r2, r0
 8022124:	460b      	mov	r3, r1
 8022126:	4613      	mov	r3, r2
 8022128:	f8c7 3948 	str.w	r3, [r7, #2376]	; 0x948
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 802212c:	f8d7 2950 	ldr.w	r2, [r7, #2384]	; 0x950
 8022130:	f8d7 394c 	ldr.w	r3, [r7, #2380]	; 0x94c
 8022134:	429a      	cmp	r2, r3
 8022136:	d108      	bne.n	802214a <arm_softmax_s8+0x412>
 8022138:	f8d7 3950 	ldr.w	r3, [r7, #2384]	; 0x950
 802213c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8022140:	d103      	bne.n	802214a <arm_softmax_s8+0x412>
        result = Q31_MAX;
 8022142:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8022146:	f8c7 3948 	str.w	r3, [r7, #2376]	; 0x948
    return result;
 802214a:	f8d7 3948 	ldr.w	r3, [r7, #2376]	; 0x948
    const int32_t x2 = MUL_SAT(x, x);
 802214e:	f8c7 393c 	str.w	r3, [r7, #2364]	; 0x93c
 8022152:	f8d7 393c 	ldr.w	r3, [r7, #2364]	; 0x93c
 8022156:	f8c7 3938 	str.w	r3, [r7, #2360]	; 0x938
 802215a:	f8d7 393c 	ldr.w	r3, [r7, #2364]	; 0x93c
 802215e:	f8c7 3934 	str.w	r3, [r7, #2356]	; 0x934
    q31_t result = 0;
 8022162:	2300      	movs	r3, #0
 8022164:	f8c7 3930 	str.w	r3, [r7, #2352]	; 0x930
    q63_t mult = 1 << 30;
 8022168:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 802216c:	f04f 0300 	mov.w	r3, #0
 8022170:	f607 1128 	addw	r1, r7, #2344	; 0x928
 8022174:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8022178:	f8d7 3938 	ldr.w	r3, [r7, #2360]	; 0x938
 802217c:	0fdb      	lsrs	r3, r3, #31
 802217e:	b2da      	uxtb	r2, r3
 8022180:	f8d7 3934 	ldr.w	r3, [r7, #2356]	; 0x934
 8022184:	0fdb      	lsrs	r3, r3, #31
 8022186:	b2db      	uxtb	r3, r3
 8022188:	4053      	eors	r3, r2
 802218a:	b2db      	uxtb	r3, r3
 802218c:	2b00      	cmp	r3, #0
 802218e:	d012      	beq.n	80221b6 <arm_softmax_s8+0x47e>
        mult = 1 - mult;
 8022190:	f607 1328 	addw	r3, r7, #2344	; 0x928
 8022194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022198:	2100      	movs	r1, #0
 802219a:	f1d2 0001 	rsbs	r0, r2, #1
 802219e:	f8c7 0300 	str.w	r0, [r7, #768]	; 0x300
 80221a2:	eb61 0303 	sbc.w	r3, r1, r3
 80221a6:	f8c7 3304 	str.w	r3, [r7, #772]	; 0x304
 80221aa:	e9d7 34c0 	ldrd	r3, r4, [r7, #768]	; 0x300
 80221ae:	f607 1228 	addw	r2, r7, #2344	; 0x928
 80221b2:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 80221b6:	f8d7 3938 	ldr.w	r3, [r7, #2360]	; 0x938
 80221ba:	17da      	asrs	r2, r3, #31
 80221bc:	f8c7 34c8 	str.w	r3, [r7, #1224]	; 0x4c8
 80221c0:	f8c7 24cc 	str.w	r2, [r7, #1228]	; 0x4cc
 80221c4:	f8d7 3934 	ldr.w	r3, [r7, #2356]	; 0x934
 80221c8:	17da      	asrs	r2, r3, #31
 80221ca:	f8c7 34c0 	str.w	r3, [r7, #1216]	; 0x4c0
 80221ce:	f8c7 24c4 	str.w	r2, [r7, #1220]	; 0x4c4
 80221d2:	f507 6399 	add.w	r3, r7, #1224	; 0x4c8
 80221d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80221da:	460b      	mov	r3, r1
 80221dc:	f8d7 24c0 	ldr.w	r2, [r7, #1216]	; 0x4c0
 80221e0:	fb02 f203 	mul.w	r2, r2, r3
 80221e4:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	; 0x4c4
 80221e8:	f507 6499 	add.w	r4, r7, #1224	; 0x4c8
 80221ec:	e9c4 0100 	strd	r0, r1, [r4]
 80221f0:	4601      	mov	r1, r0
 80221f2:	fb01 f303 	mul.w	r3, r1, r3
 80221f6:	4413      	add	r3, r2
 80221f8:	f8d7 24c8 	ldr.w	r2, [r7, #1224]	; 0x4c8
 80221fc:	f8d7 14c0 	ldr.w	r1, [r7, #1216]	; 0x4c0
 8022200:	fba2 ab01 	umull	sl, fp, r2, r1
 8022204:	445b      	add	r3, fp
 8022206:	469b      	mov	fp, r3
 8022208:	f607 1328 	addw	r3, r7, #2344	; 0x928
 802220c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022210:	eb12 010a 	adds.w	r1, r2, sl
 8022214:	f8c7 12f8 	str.w	r1, [r7, #760]	; 0x2f8
 8022218:	eb43 030b 	adc.w	r3, r3, fp
 802221c:	f8c7 32fc 	str.w	r3, [r7, #764]	; 0x2fc
 8022220:	e9d7 34be 	ldrd	r3, r4, [r7, #760]	; 0x2f8
 8022224:	f607 1228 	addw	r2, r7, #2344	; 0x928
 8022228:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 802222c:	f607 1328 	addw	r3, r7, #2344	; 0x928
 8022230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022234:	2b00      	cmp	r3, #0
 8022236:	da0a      	bge.n	802224e <arm_softmax_s8+0x516>
 8022238:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 802223c:	1851      	adds	r1, r2, r1
 802223e:	f8c7 12f0 	str.w	r1, [r7, #752]	; 0x2f0
 8022242:	f143 0300 	adc.w	r3, r3, #0
 8022246:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4
 802224a:	e9d7 23bc 	ldrd	r2, r3, [r7, #752]	; 0x2f0
 802224e:	f04f 0000 	mov.w	r0, #0
 8022252:	f04f 0100 	mov.w	r1, #0
 8022256:	0fd0      	lsrs	r0, r2, #31
 8022258:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 802225c:	17d9      	asrs	r1, r3, #31
 802225e:	4602      	mov	r2, r0
 8022260:	460b      	mov	r3, r1
 8022262:	4613      	mov	r3, r2
 8022264:	f8c7 3930 	str.w	r3, [r7, #2352]	; 0x930
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8022268:	f8d7 2938 	ldr.w	r2, [r7, #2360]	; 0x938
 802226c:	f8d7 3934 	ldr.w	r3, [r7, #2356]	; 0x934
 8022270:	429a      	cmp	r2, r3
 8022272:	d108      	bne.n	8022286 <arm_softmax_s8+0x54e>
 8022274:	f8d7 3938 	ldr.w	r3, [r7, #2360]	; 0x938
 8022278:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802227c:	d103      	bne.n	8022286 <arm_softmax_s8+0x54e>
        result = Q31_MAX;
 802227e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8022282:	f8c7 3930 	str.w	r3, [r7, #2352]	; 0x930
    return result;
 8022286:	f8d7 3930 	ldr.w	r3, [r7, #2352]	; 0x930
 802228a:	f8c7 3924 	str.w	r3, [r7, #2340]	; 0x924
    q31_t result = 0;
 802228e:	2300      	movs	r3, #0
 8022290:	f8c7 3920 	str.w	r3, [r7, #2336]	; 0x920
    const q31_t remainder_mask = (1 << exponent) - 1;
 8022294:	2304      	movs	r3, #4
 8022296:	3b01      	subs	r3, #1
 8022298:	f8c7 391c 	str.w	r3, [r7, #2332]	; 0x91c
    int32_t remainder = remainder_mask & dividend;
 802229c:	f8d7 2924 	ldr.w	r2, [r7, #2340]	; 0x924
 80222a0:	f8d7 391c 	ldr.w	r3, [r7, #2332]	; 0x91c
 80222a4:	4013      	ands	r3, r2
 80222a6:	f8c7 3918 	str.w	r3, [r7, #2328]	; 0x918
    result = dividend >> exponent;
 80222aa:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 80222ae:	109b      	asrs	r3, r3, #2
 80222b0:	f8c7 3920 	str.w	r3, [r7, #2336]	; 0x920
    q31_t threshold = remainder_mask >> 1;
 80222b4:	f8d7 391c 	ldr.w	r3, [r7, #2332]	; 0x91c
 80222b8:	105b      	asrs	r3, r3, #1
 80222ba:	f8c7 3914 	str.w	r3, [r7, #2324]	; 0x914
    if (result < 0)
 80222be:	f8d7 3920 	ldr.w	r3, [r7, #2336]	; 0x920
 80222c2:	2b00      	cmp	r3, #0
 80222c4:	da04      	bge.n	80222d0 <arm_softmax_s8+0x598>
        threshold++;
 80222c6:	f8d7 3914 	ldr.w	r3, [r7, #2324]	; 0x914
 80222ca:	3301      	adds	r3, #1
 80222cc:	f8c7 3914 	str.w	r3, [r7, #2324]	; 0x914
    if (remainder > threshold)
 80222d0:	f8d7 2918 	ldr.w	r2, [r7, #2328]	; 0x918
 80222d4:	f8d7 3914 	ldr.w	r3, [r7, #2324]	; 0x914
 80222d8:	429a      	cmp	r2, r3
 80222da:	dd04      	ble.n	80222e6 <arm_softmax_s8+0x5ae>
        result++;
 80222dc:	f8d7 3920 	ldr.w	r3, [r7, #2336]	; 0x920
 80222e0:	3301      	adds	r3, #1
 80222e2:	f8c7 3920 	str.w	r3, [r7, #2336]	; 0x920
    return result;
 80222e6:	f8d7 4920 	ldr.w	r4, [r7, #2336]	; 0x920
 80222ea:	f8d7 393c 	ldr.w	r3, [r7, #2364]	; 0x93c
 80222ee:	f8c7 3910 	str.w	r3, [r7, #2320]	; 0x910
 80222f2:	f8d7 3954 	ldr.w	r3, [r7, #2388]	; 0x954
 80222f6:	f8c7 390c 	str.w	r3, [r7, #2316]	; 0x90c
    q31_t result = 0;
 80222fa:	2300      	movs	r3, #0
 80222fc:	f8c7 3908 	str.w	r3, [r7, #2312]	; 0x908
    q63_t mult = 1 << 30;
 8022300:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8022304:	f04f 0300 	mov.w	r3, #0
 8022308:	f507 6110 	add.w	r1, r7, #2304	; 0x900
 802230c:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8022310:	f8d7 3910 	ldr.w	r3, [r7, #2320]	; 0x910
 8022314:	0fdb      	lsrs	r3, r3, #31
 8022316:	b2da      	uxtb	r2, r3
 8022318:	f8d7 390c 	ldr.w	r3, [r7, #2316]	; 0x90c
 802231c:	0fdb      	lsrs	r3, r3, #31
 802231e:	b2db      	uxtb	r3, r3
 8022320:	4053      	eors	r3, r2
 8022322:	b2db      	uxtb	r3, r3
 8022324:	2b00      	cmp	r3, #0
 8022326:	d012      	beq.n	802234e <arm_softmax_s8+0x616>
        mult = 1 - mult;
 8022328:	f507 6310 	add.w	r3, r7, #2304	; 0x900
 802232c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022330:	2100      	movs	r1, #0
 8022332:	f1d2 0001 	rsbs	r0, r2, #1
 8022336:	f8c7 02e8 	str.w	r0, [r7, #744]	; 0x2e8
 802233a:	eb61 0303 	sbc.w	r3, r1, r3
 802233e:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
 8022342:	e9d7 23ba 	ldrd	r2, r3, [r7, #744]	; 0x2e8
 8022346:	f507 6110 	add.w	r1, r7, #2304	; 0x900
 802234a:	e9c1 2300 	strd	r2, r3, [r1]
    mult = mult + (q63_t)m1 * m2;
 802234e:	f8d7 3910 	ldr.w	r3, [r7, #2320]	; 0x910
 8022352:	17da      	asrs	r2, r3, #31
 8022354:	f8c7 34b8 	str.w	r3, [r7, #1208]	; 0x4b8
 8022358:	f8c7 24bc 	str.w	r2, [r7, #1212]	; 0x4bc
 802235c:	f8d7 390c 	ldr.w	r3, [r7, #2316]	; 0x90c
 8022360:	17da      	asrs	r2, r3, #31
 8022362:	f8c7 34b0 	str.w	r3, [r7, #1200]	; 0x4b0
 8022366:	f8c7 24b4 	str.w	r2, [r7, #1204]	; 0x4b4
 802236a:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 802236e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022372:	460b      	mov	r3, r1
 8022374:	f8d7 24b0 	ldr.w	r2, [r7, #1200]	; 0x4b0
 8022378:	fb02 f203 	mul.w	r2, r2, r3
 802237c:	f8d7 34b4 	ldr.w	r3, [r7, #1204]	; 0x4b4
 8022380:	f507 6c97 	add.w	ip, r7, #1208	; 0x4b8
 8022384:	e9cc 0100 	strd	r0, r1, [ip]
 8022388:	4601      	mov	r1, r0
 802238a:	fb01 f303 	mul.w	r3, r1, r3
 802238e:	4413      	add	r3, r2
 8022390:	f8d7 24b8 	ldr.w	r2, [r7, #1208]	; 0x4b8
 8022394:	f8d7 14b0 	ldr.w	r1, [r7, #1200]	; 0x4b0
 8022398:	fba2 5601 	umull	r5, r6, r2, r1
 802239c:	4433      	add	r3, r6
 802239e:	461e      	mov	r6, r3
 80223a0:	f507 6310 	add.w	r3, r7, #2304	; 0x900
 80223a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80223a8:	1951      	adds	r1, r2, r5
 80223aa:	f8c7 12e0 	str.w	r1, [r7, #736]	; 0x2e0
 80223ae:	4173      	adcs	r3, r6
 80223b0:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 80223b4:	e9d7 23b8 	ldrd	r2, r3, [r7, #736]	; 0x2e0
 80223b8:	f507 6110 	add.w	r1, r7, #2304	; 0x900
 80223bc:	e9c1 2300 	strd	r2, r3, [r1]
    result = (int32_t)(mult / (1ll << 31));
 80223c0:	f507 6310 	add.w	r3, r7, #2304	; 0x900
 80223c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80223c8:	2b00      	cmp	r3, #0
 80223ca:	da0a      	bge.n	80223e2 <arm_softmax_s8+0x6aa>
 80223cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80223d0:	1851      	adds	r1, r2, r1
 80223d2:	f8c7 12d8 	str.w	r1, [r7, #728]	; 0x2d8
 80223d6:	f143 0300 	adc.w	r3, r3, #0
 80223da:	f8c7 32dc 	str.w	r3, [r7, #732]	; 0x2dc
 80223de:	e9d7 23b6 	ldrd	r2, r3, [r7, #728]	; 0x2d8
 80223e2:	f04f 0000 	mov.w	r0, #0
 80223e6:	f04f 0100 	mov.w	r1, #0
 80223ea:	0fd0      	lsrs	r0, r2, #31
 80223ec:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 80223f0:	17d9      	asrs	r1, r3, #31
 80223f2:	4602      	mov	r2, r0
 80223f4:	460b      	mov	r3, r1
 80223f6:	4613      	mov	r3, r2
 80223f8:	f8c7 3908 	str.w	r3, [r7, #2312]	; 0x908
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 80223fc:	f8d7 2910 	ldr.w	r2, [r7, #2320]	; 0x910
 8022400:	f8d7 390c 	ldr.w	r3, [r7, #2316]	; 0x90c
 8022404:	429a      	cmp	r2, r3
 8022406:	d108      	bne.n	802241a <arm_softmax_s8+0x6e2>
 8022408:	f8d7 3910 	ldr.w	r3, [r7, #2320]	; 0x910
 802240c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8022410:	d103      	bne.n	802241a <arm_softmax_s8+0x6e2>
        result = Q31_MAX;
 8022412:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8022416:	f8c7 3908 	str.w	r3, [r7, #2312]	; 0x908
    return result;
 802241a:	f8d7 3908 	ldr.w	r3, [r7, #2312]	; 0x908
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 802241e:	4423      	add	r3, r4
 8022420:	f8c7 38fc 	str.w	r3, [r7, #2300]	; 0x8fc
    q31_t result = 0;
 8022424:	2300      	movs	r3, #0
 8022426:	f8c7 38f8 	str.w	r3, [r7, #2296]	; 0x8f8
    q63_t mult = 1 << 30;
 802242a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 802242e:	f04f 0300 	mov.w	r3, #0
 8022432:	f507 610f 	add.w	r1, r7, #2288	; 0x8f0
 8022436:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 802243a:	f8d7 38fc 	ldr.w	r3, [r7, #2300]	; 0x8fc
 802243e:	0fdb      	lsrs	r3, r3, #31
 8022440:	b2da      	uxtb	r2, r3
 8022442:	2300      	movs	r3, #0
 8022444:	4053      	eors	r3, r2
 8022446:	b2db      	uxtb	r3, r3
 8022448:	2b00      	cmp	r3, #0
 802244a:	d012      	beq.n	8022472 <arm_softmax_s8+0x73a>
        mult = 1 - mult;
 802244c:	f507 630f 	add.w	r3, r7, #2288	; 0x8f0
 8022450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022454:	2100      	movs	r1, #0
 8022456:	f1d2 0001 	rsbs	r0, r2, #1
 802245a:	f8c7 02d0 	str.w	r0, [r7, #720]	; 0x2d0
 802245e:	eb61 0303 	sbc.w	r3, r1, r3
 8022462:	f8c7 32d4 	str.w	r3, [r7, #724]	; 0x2d4
 8022466:	e9d7 34b4 	ldrd	r3, r4, [r7, #720]	; 0x2d0
 802246a:	f507 620f 	add.w	r2, r7, #2288	; 0x8f0
 802246e:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8022472:	f8d7 38fc 	ldr.w	r3, [r7, #2300]	; 0x8fc
 8022476:	17da      	asrs	r2, r3, #31
 8022478:	f8c7 34a8 	str.w	r3, [r7, #1192]	; 0x4a8
 802247c:	f8c7 24ac 	str.w	r2, [r7, #1196]	; 0x4ac
 8022480:	a3f0      	add	r3, pc, #960	; (adr r3, 8022844 <arm_softmax_s8+0xb0c>)
 8022482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022486:	f8d7 14ac 	ldr.w	r1, [r7, #1196]	; 0x4ac
 802248a:	fb02 f001 	mul.w	r0, r2, r1
 802248e:	f8d7 14a8 	ldr.w	r1, [r7, #1192]	; 0x4a8
 8022492:	fb01 f103 	mul.w	r1, r1, r3
 8022496:	4401      	add	r1, r0
 8022498:	f8d7 04a8 	ldr.w	r0, [r7, #1192]	; 0x4a8
 802249c:	fba0 2302 	umull	r2, r3, r0, r2
 80224a0:	f8c7 35d4 	str.w	r3, [r7, #1492]	; 0x5d4
 80224a4:	4613      	mov	r3, r2
 80224a6:	f8c7 35d0 	str.w	r3, [r7, #1488]	; 0x5d0
 80224aa:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	; 0x5d4
 80224ae:	18cb      	adds	r3, r1, r3
 80224b0:	f8c7 35d4 	str.w	r3, [r7, #1492]	; 0x5d4
 80224b4:	f507 630f 	add.w	r3, r7, #2288	; 0x8f0
 80224b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80224bc:	f8d7 15d0 	ldr.w	r1, [r7, #1488]	; 0x5d0
 80224c0:	1851      	adds	r1, r2, r1
 80224c2:	f8c7 12c8 	str.w	r1, [r7, #712]	; 0x2c8
 80224c6:	f8d7 15d4 	ldr.w	r1, [r7, #1492]	; 0x5d4
 80224ca:	414b      	adcs	r3, r1
 80224cc:	f8c7 32cc 	str.w	r3, [r7, #716]	; 0x2cc
 80224d0:	e9d7 34b2 	ldrd	r3, r4, [r7, #712]	; 0x2c8
 80224d4:	f507 620f 	add.w	r2, r7, #2288	; 0x8f0
 80224d8:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 80224dc:	f507 630f 	add.w	r3, r7, #2288	; 0x8f0
 80224e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80224e4:	2b00      	cmp	r3, #0
 80224e6:	da0a      	bge.n	80224fe <arm_softmax_s8+0x7c6>
 80224e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80224ec:	1851      	adds	r1, r2, r1
 80224ee:	f8c7 12c0 	str.w	r1, [r7, #704]	; 0x2c0
 80224f2:	f143 0300 	adc.w	r3, r3, #0
 80224f6:	f8c7 32c4 	str.w	r3, [r7, #708]	; 0x2c4
 80224fa:	e9d7 23b0 	ldrd	r2, r3, [r7, #704]	; 0x2c0
 80224fe:	f04f 0000 	mov.w	r0, #0
 8022502:	f04f 0100 	mov.w	r1, #0
 8022506:	0fd0      	lsrs	r0, r2, #31
 8022508:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 802250c:	17d9      	asrs	r1, r3, #31
 802250e:	4602      	mov	r2, r0
 8022510:	460b      	mov	r3, r1
 8022512:	4613      	mov	r3, r2
 8022514:	f8c7 38f8 	str.w	r3, [r7, #2296]	; 0x8f8
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8022518:	f8d7 28fc 	ldr.w	r2, [r7, #2300]	; 0x8fc
 802251c:	4bc6      	ldr	r3, [pc, #792]	; (8022838 <arm_softmax_s8+0xb00>)
 802251e:	429a      	cmp	r2, r3
 8022520:	d108      	bne.n	8022534 <arm_softmax_s8+0x7fc>
 8022522:	f8d7 38fc 	ldr.w	r3, [r7, #2300]	; 0x8fc
 8022526:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802252a:	d103      	bne.n	8022534 <arm_softmax_s8+0x7fc>
        result = Q31_MAX;
 802252c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8022530:	f8c7 38f8 	str.w	r3, [r7, #2296]	; 0x8f8
    return result;
 8022534:	f8d7 28f8 	ldr.w	r2, [r7, #2296]	; 0x8f8
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 8022538:	f8d7 393c 	ldr.w	r3, [r7, #2364]	; 0x93c
 802253c:	4413      	add	r3, r2
 802253e:	f8c7 38ec 	str.w	r3, [r7, #2284]	; 0x8ec
    q31_t result = 0;
 8022542:	2300      	movs	r3, #0
 8022544:	f8c7 38e8 	str.w	r3, [r7, #2280]	; 0x8e8
    const q31_t remainder_mask = (1 << exponent) - 1;
 8022548:	2302      	movs	r3, #2
 802254a:	3b01      	subs	r3, #1
 802254c:	f8c7 38e4 	str.w	r3, [r7, #2276]	; 0x8e4
    int32_t remainder = remainder_mask & dividend;
 8022550:	f8d7 28ec 	ldr.w	r2, [r7, #2284]	; 0x8ec
 8022554:	f8d7 38e4 	ldr.w	r3, [r7, #2276]	; 0x8e4
 8022558:	4013      	ands	r3, r2
 802255a:	f8c7 38e0 	str.w	r3, [r7, #2272]	; 0x8e0
    result = dividend >> exponent;
 802255e:	f8d7 38ec 	ldr.w	r3, [r7, #2284]	; 0x8ec
 8022562:	105b      	asrs	r3, r3, #1
 8022564:	f8c7 38e8 	str.w	r3, [r7, #2280]	; 0x8e8
    q31_t threshold = remainder_mask >> 1;
 8022568:	f8d7 38e4 	ldr.w	r3, [r7, #2276]	; 0x8e4
 802256c:	105b      	asrs	r3, r3, #1
 802256e:	f8c7 38dc 	str.w	r3, [r7, #2268]	; 0x8dc
    if (result < 0)
 8022572:	f8d7 38e8 	ldr.w	r3, [r7, #2280]	; 0x8e8
 8022576:	2b00      	cmp	r3, #0
 8022578:	da04      	bge.n	8022584 <arm_softmax_s8+0x84c>
        threshold++;
 802257a:	f8d7 38dc 	ldr.w	r3, [r7, #2268]	; 0x8dc
 802257e:	3301      	adds	r3, #1
 8022580:	f8c7 38dc 	str.w	r3, [r7, #2268]	; 0x8dc
    if (remainder > threshold)
 8022584:	f8d7 28e0 	ldr.w	r2, [r7, #2272]	; 0x8e0
 8022588:	f8d7 38dc 	ldr.w	r3, [r7, #2268]	; 0x8dc
 802258c:	429a      	cmp	r2, r3
 802258e:	dd04      	ble.n	802259a <arm_softmax_s8+0x862>
        result++;
 8022590:	f8d7 38e8 	ldr.w	r3, [r7, #2280]	; 0x8e8
 8022594:	3301      	adds	r3, #1
 8022596:	f8c7 38e8 	str.w	r3, [r7, #2280]	; 0x8e8
    return result;
 802259a:	f8d7 28e8 	ldr.w	r2, [r7, #2280]	; 0x8e8
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 802259e:	f8d7 3954 	ldr.w	r3, [r7, #2388]	; 0x954
 80225a2:	4413      	add	r3, r2
 80225a4:	f8c7 38d8 	str.w	r3, [r7, #2264]	; 0x8d8
    q31_t result = 0;
 80225a8:	2300      	movs	r3, #0
 80225aa:	f8c7 38d4 	str.w	r3, [r7, #2260]	; 0x8d4
    q63_t mult = 1 << 30;
 80225ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80225b2:	f04f 0300 	mov.w	r3, #0
 80225b6:	f607 01c8 	addw	r1, r7, #2248	; 0x8c8
 80225ba:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 80225be:	2200      	movs	r2, #0
 80225c0:	f8d7 38d8 	ldr.w	r3, [r7, #2264]	; 0x8d8
 80225c4:	0fdb      	lsrs	r3, r3, #31
 80225c6:	b2db      	uxtb	r3, r3
 80225c8:	4053      	eors	r3, r2
 80225ca:	b2db      	uxtb	r3, r3
 80225cc:	2b00      	cmp	r3, #0
 80225ce:	d012      	beq.n	80225f6 <arm_softmax_s8+0x8be>
        mult = 1 - mult;
 80225d0:	f607 03c8 	addw	r3, r7, #2248	; 0x8c8
 80225d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80225d8:	2100      	movs	r1, #0
 80225da:	f1d2 0001 	rsbs	r0, r2, #1
 80225de:	f8c7 02b8 	str.w	r0, [r7, #696]	; 0x2b8
 80225e2:	eb61 0303 	sbc.w	r3, r1, r3
 80225e6:	f8c7 32bc 	str.w	r3, [r7, #700]	; 0x2bc
 80225ea:	e9d7 34ae 	ldrd	r3, r4, [r7, #696]	; 0x2b8
 80225ee:	f607 02c8 	addw	r2, r7, #2248	; 0x8c8
 80225f2:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 80225f6:	a18c      	add	r1, pc, #560	; (adr r1, 8022828 <arm_softmax_s8+0xaf0>)
 80225f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80225fc:	f8d7 38d8 	ldr.w	r3, [r7, #2264]	; 0x8d8
 8022600:	17da      	asrs	r2, r3, #31
 8022602:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
 8022606:	f8c7 24a4 	str.w	r2, [r7, #1188]	; 0x4a4
 802260a:	f8d7 34a0 	ldr.w	r3, [r7, #1184]	; 0x4a0
 802260e:	fb03 f201 	mul.w	r2, r3, r1
 8022612:	f8d7 34a4 	ldr.w	r3, [r7, #1188]	; 0x4a4
 8022616:	fb00 f303 	mul.w	r3, r0, r3
 802261a:	4413      	add	r3, r2
 802261c:	f8d7 24a0 	ldr.w	r2, [r7, #1184]	; 0x4a0
 8022620:	fba0 1202 	umull	r1, r2, r0, r2
 8022624:	f8c7 25cc 	str.w	r2, [r7, #1484]	; 0x5cc
 8022628:	460a      	mov	r2, r1
 802262a:	f8c7 25c8 	str.w	r2, [r7, #1480]	; 0x5c8
 802262e:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	; 0x5cc
 8022632:	4413      	add	r3, r2
 8022634:	f8c7 35cc 	str.w	r3, [r7, #1484]	; 0x5cc
 8022638:	f607 03c8 	addw	r3, r7, #2248	; 0x8c8
 802263c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022640:	f8d7 15c8 	ldr.w	r1, [r7, #1480]	; 0x5c8
 8022644:	1851      	adds	r1, r2, r1
 8022646:	f8c7 12b0 	str.w	r1, [r7, #688]	; 0x2b0
 802264a:	f8d7 15cc 	ldr.w	r1, [r7, #1484]	; 0x5cc
 802264e:	414b      	adcs	r3, r1
 8022650:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4
 8022654:	e9d7 34ac 	ldrd	r3, r4, [r7, #688]	; 0x2b0
 8022658:	f607 02c8 	addw	r2, r7, #2248	; 0x8c8
 802265c:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8022660:	f607 03c8 	addw	r3, r7, #2248	; 0x8c8
 8022664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022668:	2b00      	cmp	r3, #0
 802266a:	da0a      	bge.n	8022682 <arm_softmax_s8+0x94a>
 802266c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8022670:	1851      	adds	r1, r2, r1
 8022672:	f8c7 12a8 	str.w	r1, [r7, #680]	; 0x2a8
 8022676:	f143 0300 	adc.w	r3, r3, #0
 802267a:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
 802267e:	e9d7 23aa 	ldrd	r2, r3, [r7, #680]	; 0x2a8
 8022682:	f04f 0000 	mov.w	r0, #0
 8022686:	f04f 0100 	mov.w	r1, #0
 802268a:	0fd0      	lsrs	r0, r2, #31
 802268c:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8022690:	17d9      	asrs	r1, r3, #31
 8022692:	4602      	mov	r2, r0
 8022694:	460b      	mov	r3, r1
 8022696:	4613      	mov	r3, r2
 8022698:	f8c7 38d4 	str.w	r3, [r7, #2260]	; 0x8d4
    return result;
 802269c:	f8d7 28d4 	ldr.w	r2, [r7, #2260]	; 0x8d4
    int32_t result = 1895147668 +
 80226a0:	4b66      	ldr	r3, [pc, #408]	; (802283c <arm_softmax_s8+0xb04>)
 80226a2:	4413      	add	r3, r2
 80226a4:	f8c7 38c4 	str.w	r3, [r7, #2244]	; 0x8c4
    SELECT_IF_NON_ZERO(1672461947)
 80226a8:	f8d7 2960 	ldr.w	r2, [r7, #2400]	; 0x960
 80226ac:	1c53      	adds	r3, r2, #1
 80226ae:	f8c7 3960 	str.w	r3, [r7, #2400]	; 0x960
 80226b2:	2301      	movs	r3, #1
 80226b4:	fa03 f202 	lsl.w	r2, r3, r2
 80226b8:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 80226bc:	4013      	ands	r3, r2
 80226be:	2b00      	cmp	r3, #0
 80226c0:	d002      	beq.n	80226c8 <arm_softmax_s8+0x990>
 80226c2:	f04f 33ff 	mov.w	r3, #4294967295
 80226c6:	e000      	b.n	80226ca <arm_softmax_s8+0x992>
 80226c8:	2300      	movs	r3, #0
 80226ca:	f8c7 3964 	str.w	r3, [r7, #2404]	; 0x964
 80226ce:	f8d7 38c4 	ldr.w	r3, [r7, #2244]	; 0x8c4
 80226d2:	f8c7 38c0 	str.w	r3, [r7, #2240]	; 0x8c0
    q31_t result = 0;
 80226d6:	2300      	movs	r3, #0
 80226d8:	f8c7 38bc 	str.w	r3, [r7, #2236]	; 0x8bc
    q63_t mult = 1 << 30;
 80226dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80226e0:	f04f 0300 	mov.w	r3, #0
 80226e4:	f507 610b 	add.w	r1, r7, #2224	; 0x8b0
 80226e8:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 80226ec:	f8d7 38c0 	ldr.w	r3, [r7, #2240]	; 0x8c0
 80226f0:	0fdb      	lsrs	r3, r3, #31
 80226f2:	b2da      	uxtb	r2, r3
 80226f4:	2300      	movs	r3, #0
 80226f6:	4053      	eors	r3, r2
 80226f8:	b2db      	uxtb	r3, r3
 80226fa:	2b00      	cmp	r3, #0
 80226fc:	d012      	beq.n	8022724 <arm_softmax_s8+0x9ec>
        mult = 1 - mult;
 80226fe:	f507 630b 	add.w	r3, r7, #2224	; 0x8b0
 8022702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022706:	2100      	movs	r1, #0
 8022708:	f1d2 0001 	rsbs	r0, r2, #1
 802270c:	f8c7 02a0 	str.w	r0, [r7, #672]	; 0x2a0
 8022710:	eb61 0303 	sbc.w	r3, r1, r3
 8022714:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
 8022718:	e9d7 34a8 	ldrd	r3, r4, [r7, #672]	; 0x2a0
 802271c:	f507 620b 	add.w	r2, r7, #2224	; 0x8b0
 8022720:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8022724:	f8d7 38c0 	ldr.w	r3, [r7, #2240]	; 0x8c0
 8022728:	17da      	asrs	r2, r3, #31
 802272a:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498
 802272e:	f8c7 249c 	str.w	r2, [r7, #1180]	; 0x49c
 8022732:	a33f      	add	r3, pc, #252	; (adr r3, 8022830 <arm_softmax_s8+0xaf8>)
 8022734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022738:	f8d7 149c 	ldr.w	r1, [r7, #1180]	; 0x49c
 802273c:	fb02 f001 	mul.w	r0, r2, r1
 8022740:	f8d7 1498 	ldr.w	r1, [r7, #1176]	; 0x498
 8022744:	fb01 f103 	mul.w	r1, r1, r3
 8022748:	4401      	add	r1, r0
 802274a:	f8d7 0498 	ldr.w	r0, [r7, #1176]	; 0x498
 802274e:	fba0 2302 	umull	r2, r3, r0, r2
 8022752:	f8c7 35c4 	str.w	r3, [r7, #1476]	; 0x5c4
 8022756:	4613      	mov	r3, r2
 8022758:	f8c7 35c0 	str.w	r3, [r7, #1472]	; 0x5c0
 802275c:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	; 0x5c4
 8022760:	18cb      	adds	r3, r1, r3
 8022762:	f8c7 35c4 	str.w	r3, [r7, #1476]	; 0x5c4
 8022766:	f507 630b 	add.w	r3, r7, #2224	; 0x8b0
 802276a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802276e:	f8d7 15c0 	ldr.w	r1, [r7, #1472]	; 0x5c0
 8022772:	1851      	adds	r1, r2, r1
 8022774:	f8c7 1298 	str.w	r1, [r7, #664]	; 0x298
 8022778:	f8d7 15c4 	ldr.w	r1, [r7, #1476]	; 0x5c4
 802277c:	414b      	adcs	r3, r1
 802277e:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
 8022782:	e9d7 34a6 	ldrd	r3, r4, [r7, #664]	; 0x298
 8022786:	f507 620b 	add.w	r2, r7, #2224	; 0x8b0
 802278a:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 802278e:	f507 630b 	add.w	r3, r7, #2224	; 0x8b0
 8022792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022796:	2b00      	cmp	r3, #0
 8022798:	da0a      	bge.n	80227b0 <arm_softmax_s8+0xa78>
 802279a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 802279e:	1851      	adds	r1, r2, r1
 80227a0:	f8c7 1290 	str.w	r1, [r7, #656]	; 0x290
 80227a4:	f143 0300 	adc.w	r3, r3, #0
 80227a8:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
 80227ac:	e9d7 23a4 	ldrd	r2, r3, [r7, #656]	; 0x290
 80227b0:	f04f 0000 	mov.w	r0, #0
 80227b4:	f04f 0100 	mov.w	r1, #0
 80227b8:	0fd0      	lsrs	r0, r2, #31
 80227ba:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 80227be:	17d9      	asrs	r1, r3, #31
 80227c0:	4602      	mov	r2, r0
 80227c2:	460b      	mov	r3, r1
 80227c4:	4613      	mov	r3, r2
 80227c6:	f8c7 38bc 	str.w	r3, [r7, #2236]	; 0x8bc
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 80227ca:	f8d7 28c0 	ldr.w	r2, [r7, #2240]	; 0x8c0
 80227ce:	4b1c      	ldr	r3, [pc, #112]	; (8022840 <arm_softmax_s8+0xb08>)
 80227d0:	429a      	cmp	r2, r3
 80227d2:	d108      	bne.n	80227e6 <arm_softmax_s8+0xaae>
 80227d4:	f8d7 38c0 	ldr.w	r3, [r7, #2240]	; 0x8c0
 80227d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80227dc:	d103      	bne.n	80227e6 <arm_softmax_s8+0xaae>
        result = Q31_MAX;
 80227de:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80227e2:	f8c7 38bc 	str.w	r3, [r7, #2236]	; 0x8bc
    return result;
 80227e6:	f8d7 28bc 	ldr.w	r2, [r7, #2236]	; 0x8bc
    SELECT_IF_NON_ZERO(1672461947)
 80227ea:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 80227ee:	ea02 0103 	and.w	r1, r2, r3
 80227f2:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 80227f6:	43da      	mvns	r2, r3
 80227f8:	f8d7 38c4 	ldr.w	r3, [r7, #2244]	; 0x8c4
 80227fc:	4013      	ands	r3, r2
 80227fe:	404b      	eors	r3, r1
 8022800:	f8c7 38c4 	str.w	r3, [r7, #2244]	; 0x8c4
    SELECT_IF_NON_ZERO(1302514674)
 8022804:	f8d7 2960 	ldr.w	r2, [r7, #2400]	; 0x960
 8022808:	1c53      	adds	r3, r2, #1
 802280a:	f8c7 3960 	str.w	r3, [r7, #2400]	; 0x960
 802280e:	2301      	movs	r3, #1
 8022810:	fa03 f202 	lsl.w	r2, r3, r2
 8022814:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8022818:	4013      	ands	r3, r2
 802281a:	2b00      	cmp	r3, #0
 802281c:	d016      	beq.n	802284c <arm_softmax_s8+0xb14>
 802281e:	f04f 33ff 	mov.w	r3, #4294967295
 8022822:	e014      	b.n	802284e <arm_softmax_s8+0xb16>
 8022824:	f3af 8000 	nop.w
 8022828:	70f5a894 	.word	0x70f5a894
 802282c:	00000000 	.word	0x00000000
 8022830:	63afbe7b 	.word	0x63afbe7b
 8022834:	00000000 	.word	0x00000000
 8022838:	2aaaaaab 	.word	0x2aaaaaab
 802283c:	70f5a894 	.word	0x70f5a894
 8022840:	63afbe7b 	.word	0x63afbe7b
 8022844:	2aaaaaab 	.word	0x2aaaaaab
 8022848:	00000000 	.word	0x00000000
 802284c:	2300      	movs	r3, #0
 802284e:	f8c7 3964 	str.w	r3, [r7, #2404]	; 0x964
 8022852:	f8d7 38c4 	ldr.w	r3, [r7, #2244]	; 0x8c4
 8022856:	f8c7 38ac 	str.w	r3, [r7, #2220]	; 0x8ac
    q31_t result = 0;
 802285a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802285e:	f5a3 7280 	sub.w	r2, r3, #256	; 0x100
 8022862:	2300      	movs	r3, #0
 8022864:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8022866:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 802286a:	f04f 0300 	mov.w	r3, #0
 802286e:	f507 610a 	add.w	r1, r7, #2208	; 0x8a0
 8022872:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8022876:	f8d7 38ac 	ldr.w	r3, [r7, #2220]	; 0x8ac
 802287a:	0fdb      	lsrs	r3, r3, #31
 802287c:	b2da      	uxtb	r2, r3
 802287e:	2300      	movs	r3, #0
 8022880:	4053      	eors	r3, r2
 8022882:	b2db      	uxtb	r3, r3
 8022884:	2b00      	cmp	r3, #0
 8022886:	d012      	beq.n	80228ae <arm_softmax_s8+0xb76>
        mult = 1 - mult;
 8022888:	f507 630a 	add.w	r3, r7, #2208	; 0x8a0
 802288c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022890:	2100      	movs	r1, #0
 8022892:	f1d2 0001 	rsbs	r0, r2, #1
 8022896:	f8c7 0288 	str.w	r0, [r7, #648]	; 0x288
 802289a:	eb61 0303 	sbc.w	r3, r1, r3
 802289e:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 80228a2:	e9d7 34a2 	ldrd	r3, r4, [r7, #648]	; 0x288
 80228a6:	f507 620a 	add.w	r2, r7, #2208	; 0x8a0
 80228aa:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 80228ae:	f8d7 38ac 	ldr.w	r3, [r7, #2220]	; 0x8ac
 80228b2:	17da      	asrs	r2, r3, #31
 80228b4:	f8c7 3490 	str.w	r3, [r7, #1168]	; 0x490
 80228b8:	f8c7 2494 	str.w	r2, [r7, #1172]	; 0x494
 80228bc:	a3a8      	add	r3, pc, #672	; (adr r3, 8022b60 <arm_softmax_s8+0xe28>)
 80228be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80228c2:	f8d7 1494 	ldr.w	r1, [r7, #1172]	; 0x494
 80228c6:	fb02 f001 	mul.w	r0, r2, r1
 80228ca:	f8d7 1490 	ldr.w	r1, [r7, #1168]	; 0x490
 80228ce:	fb01 f103 	mul.w	r1, r1, r3
 80228d2:	4401      	add	r1, r0
 80228d4:	f8d7 0490 	ldr.w	r0, [r7, #1168]	; 0x490
 80228d8:	fba0 2302 	umull	r2, r3, r0, r2
 80228dc:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
 80228e0:	4613      	mov	r3, r2
 80228e2:	f8c7 35b8 	str.w	r3, [r7, #1464]	; 0x5b8
 80228e6:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
 80228ea:	18cb      	adds	r3, r1, r3
 80228ec:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
 80228f0:	f507 630a 	add.w	r3, r7, #2208	; 0x8a0
 80228f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80228f8:	f8d7 15b8 	ldr.w	r1, [r7, #1464]	; 0x5b8
 80228fc:	1851      	adds	r1, r2, r1
 80228fe:	f8c7 1280 	str.w	r1, [r7, #640]	; 0x280
 8022902:	f8d7 15bc 	ldr.w	r1, [r7, #1468]	; 0x5bc
 8022906:	414b      	adcs	r3, r1
 8022908:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
 802290c:	e9d7 34a0 	ldrd	r3, r4, [r7, #640]	; 0x280
 8022910:	f507 620a 	add.w	r2, r7, #2208	; 0x8a0
 8022914:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8022918:	f507 630a 	add.w	r3, r7, #2208	; 0x8a0
 802291c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022920:	2b00      	cmp	r3, #0
 8022922:	da0a      	bge.n	802293a <arm_softmax_s8+0xc02>
 8022924:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8022928:	1851      	adds	r1, r2, r1
 802292a:	f8c7 1278 	str.w	r1, [r7, #632]	; 0x278
 802292e:	f143 0300 	adc.w	r3, r3, #0
 8022932:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
 8022936:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 802293a:	f04f 0000 	mov.w	r0, #0
 802293e:	f04f 0100 	mov.w	r1, #0
 8022942:	0fd0      	lsrs	r0, r2, #31
 8022944:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8022948:	17d9      	asrs	r1, r3, #31
 802294a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802294e:	f5a3 7280 	sub.w	r2, r3, #256	; 0x100
 8022952:	4603      	mov	r3, r0
 8022954:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8022956:	f8d7 28ac 	ldr.w	r2, [r7, #2220]	; 0x8ac
 802295a:	4b7f      	ldr	r3, [pc, #508]	; (8022b58 <arm_softmax_s8+0xe20>)
 802295c:	429a      	cmp	r2, r3
 802295e:	d10b      	bne.n	8022978 <arm_softmax_s8+0xc40>
 8022960:	f8d7 38ac 	ldr.w	r3, [r7, #2220]	; 0x8ac
 8022964:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8022968:	d106      	bne.n	8022978 <arm_softmax_s8+0xc40>
        result = Q31_MAX;
 802296a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802296e:	f5a3 7280 	sub.w	r2, r3, #256	; 0x100
 8022972:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8022976:	6013      	str	r3, [r2, #0]
    return result;
 8022978:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802297c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8022980:	681a      	ldr	r2, [r3, #0]
    SELECT_IF_NON_ZERO(1302514674)
 8022982:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 8022986:	ea02 0103 	and.w	r1, r2, r3
 802298a:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 802298e:	43da      	mvns	r2, r3
 8022990:	f8d7 38c4 	ldr.w	r3, [r7, #2244]	; 0x8c4
 8022994:	4013      	ands	r3, r2
 8022996:	404b      	eors	r3, r1
 8022998:	f8c7 38c4 	str.w	r3, [r7, #2244]	; 0x8c4
    SELECT_IF_NON_ZERO(790015084)
 802299c:	f8d7 2960 	ldr.w	r2, [r7, #2400]	; 0x960
 80229a0:	1c53      	adds	r3, r2, #1
 80229a2:	f8c7 3960 	str.w	r3, [r7, #2400]	; 0x960
 80229a6:	2301      	movs	r3, #1
 80229a8:	fa03 f202 	lsl.w	r2, r3, r2
 80229ac:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 80229b0:	4013      	ands	r3, r2
 80229b2:	2b00      	cmp	r3, #0
 80229b4:	d002      	beq.n	80229bc <arm_softmax_s8+0xc84>
 80229b6:	f04f 33ff 	mov.w	r3, #4294967295
 80229ba:	e000      	b.n	80229be <arm_softmax_s8+0xc86>
 80229bc:	2300      	movs	r3, #0
 80229be:	f8c7 3964 	str.w	r3, [r7, #2404]	; 0x964
 80229c2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80229c6:	f5a3 7286 	sub.w	r2, r3, #268	; 0x10c
 80229ca:	f8d7 38c4 	ldr.w	r3, [r7, #2244]	; 0x8c4
 80229ce:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 80229d0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80229d4:	f5a3 7288 	sub.w	r2, r3, #272	; 0x110
 80229d8:	2300      	movs	r3, #0
 80229da:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 80229dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80229e0:	f04f 0300 	mov.w	r3, #0
 80229e4:	f507 6109 	add.w	r1, r7, #2192	; 0x890
 80229e8:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 80229ec:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80229f0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80229f4:	681b      	ldr	r3, [r3, #0]
 80229f6:	0fdb      	lsrs	r3, r3, #31
 80229f8:	b2da      	uxtb	r2, r3
 80229fa:	2300      	movs	r3, #0
 80229fc:	4053      	eors	r3, r2
 80229fe:	b2db      	uxtb	r3, r3
 8022a00:	2b00      	cmp	r3, #0
 8022a02:	d012      	beq.n	8022a2a <arm_softmax_s8+0xcf2>
        mult = 1 - mult;
 8022a04:	f507 6309 	add.w	r3, r7, #2192	; 0x890
 8022a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022a0c:	2100      	movs	r1, #0
 8022a0e:	f1d2 0001 	rsbs	r0, r2, #1
 8022a12:	f8c7 0270 	str.w	r0, [r7, #624]	; 0x270
 8022a16:	eb61 0303 	sbc.w	r3, r1, r3
 8022a1a:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
 8022a1e:	e9d7 349c 	ldrd	r3, r4, [r7, #624]	; 0x270
 8022a22:	f507 6209 	add.w	r2, r7, #2192	; 0x890
 8022a26:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8022a2a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022a2e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8022a32:	681b      	ldr	r3, [r3, #0]
 8022a34:	17da      	asrs	r2, r3, #31
 8022a36:	f8c7 3488 	str.w	r3, [r7, #1160]	; 0x488
 8022a3a:	f8c7 248c 	str.w	r2, [r7, #1164]	; 0x48c
 8022a3e:	a344      	add	r3, pc, #272	; (adr r3, 8022b50 <arm_softmax_s8+0xe18>)
 8022a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022a44:	f8d7 148c 	ldr.w	r1, [r7, #1164]	; 0x48c
 8022a48:	fb02 f001 	mul.w	r0, r2, r1
 8022a4c:	f8d7 1488 	ldr.w	r1, [r7, #1160]	; 0x488
 8022a50:	fb01 f103 	mul.w	r1, r1, r3
 8022a54:	4401      	add	r1, r0
 8022a56:	f8d7 0488 	ldr.w	r0, [r7, #1160]	; 0x488
 8022a5a:	fba0 2302 	umull	r2, r3, r0, r2
 8022a5e:	f8c7 35b4 	str.w	r3, [r7, #1460]	; 0x5b4
 8022a62:	4613      	mov	r3, r2
 8022a64:	f8c7 35b0 	str.w	r3, [r7, #1456]	; 0x5b0
 8022a68:	f8d7 35b4 	ldr.w	r3, [r7, #1460]	; 0x5b4
 8022a6c:	18cb      	adds	r3, r1, r3
 8022a6e:	f8c7 35b4 	str.w	r3, [r7, #1460]	; 0x5b4
 8022a72:	f507 6309 	add.w	r3, r7, #2192	; 0x890
 8022a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022a7a:	f8d7 15b0 	ldr.w	r1, [r7, #1456]	; 0x5b0
 8022a7e:	1851      	adds	r1, r2, r1
 8022a80:	f8c7 1268 	str.w	r1, [r7, #616]	; 0x268
 8022a84:	f8d7 15b4 	ldr.w	r1, [r7, #1460]	; 0x5b4
 8022a88:	414b      	adcs	r3, r1
 8022a8a:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
 8022a8e:	e9d7 349a 	ldrd	r3, r4, [r7, #616]	; 0x268
 8022a92:	f507 6209 	add.w	r2, r7, #2192	; 0x890
 8022a96:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8022a9a:	f507 6309 	add.w	r3, r7, #2192	; 0x890
 8022a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022aa2:	2b00      	cmp	r3, #0
 8022aa4:	da0a      	bge.n	8022abc <arm_softmax_s8+0xd84>
 8022aa6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8022aaa:	1851      	adds	r1, r2, r1
 8022aac:	f8c7 1260 	str.w	r1, [r7, #608]	; 0x260
 8022ab0:	f143 0300 	adc.w	r3, r3, #0
 8022ab4:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
 8022ab8:	e9d7 2398 	ldrd	r2, r3, [r7, #608]	; 0x260
 8022abc:	f04f 0000 	mov.w	r0, #0
 8022ac0:	f04f 0100 	mov.w	r1, #0
 8022ac4:	0fd0      	lsrs	r0, r2, #31
 8022ac6:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8022aca:	17d9      	asrs	r1, r3, #31
 8022acc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022ad0:	f5a3 7288 	sub.w	r2, r3, #272	; 0x110
 8022ad4:	4603      	mov	r3, r0
 8022ad6:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8022ad8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022adc:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8022ae0:	681a      	ldr	r2, [r3, #0]
 8022ae2:	4b1e      	ldr	r3, [pc, #120]	; (8022b5c <arm_softmax_s8+0xe24>)
 8022ae4:	429a      	cmp	r2, r3
 8022ae6:	d10e      	bne.n	8022b06 <arm_softmax_s8+0xdce>
 8022ae8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022aec:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8022af0:	681b      	ldr	r3, [r3, #0]
 8022af2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8022af6:	d106      	bne.n	8022b06 <arm_softmax_s8+0xdce>
        result = Q31_MAX;
 8022af8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022afc:	f5a3 7288 	sub.w	r2, r3, #272	; 0x110
 8022b00:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8022b04:	6013      	str	r3, [r2, #0]
    return result;
 8022b06:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022b0a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8022b0e:	681a      	ldr	r2, [r3, #0]
    SELECT_IF_NON_ZERO(790015084)
 8022b10:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 8022b14:	ea02 0103 	and.w	r1, r2, r3
 8022b18:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 8022b1c:	43da      	mvns	r2, r3
 8022b1e:	f8d7 38c4 	ldr.w	r3, [r7, #2244]	; 0x8c4
 8022b22:	4013      	ands	r3, r2
 8022b24:	404b      	eors	r3, r1
 8022b26:	f8c7 38c4 	str.w	r3, [r7, #2244]	; 0x8c4
    SELECT_IF_NON_ZERO(290630308)
 8022b2a:	f8d7 2960 	ldr.w	r2, [r7, #2400]	; 0x960
 8022b2e:	1c53      	adds	r3, r2, #1
 8022b30:	f8c7 3960 	str.w	r3, [r7, #2400]	; 0x960
 8022b34:	2301      	movs	r3, #1
 8022b36:	fa03 f202 	lsl.w	r2, r3, r2
 8022b3a:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8022b3e:	4013      	ands	r3, r2
 8022b40:	2b00      	cmp	r3, #0
 8022b42:	d011      	beq.n	8022b68 <arm_softmax_s8+0xe30>
 8022b44:	f04f 33ff 	mov.w	r3, #4294967295
 8022b48:	e00f      	b.n	8022b6a <arm_softmax_s8+0xe32>
 8022b4a:	bf00      	nop
 8022b4c:	f3af 8000 	nop.w
 8022b50:	2f16ac6c 	.word	0x2f16ac6c
 8022b54:	00000000 	.word	0x00000000
 8022b58:	4da2cbf2 	.word	0x4da2cbf2
 8022b5c:	2f16ac6c 	.word	0x2f16ac6c
 8022b60:	4da2cbf2 	.word	0x4da2cbf2
 8022b64:	00000000 	.word	0x00000000
 8022b68:	2300      	movs	r3, #0
 8022b6a:	f8c7 3964 	str.w	r3, [r7, #2404]	; 0x964
 8022b6e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022b72:	f5a3 728e 	sub.w	r2, r3, #284	; 0x11c
 8022b76:	f8d7 38c4 	ldr.w	r3, [r7, #2244]	; 0x8c4
 8022b7a:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8022b7c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022b80:	f5a3 7290 	sub.w	r2, r3, #288	; 0x120
 8022b84:	2300      	movs	r3, #0
 8022b86:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8022b88:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8022b8c:	f04f 0300 	mov.w	r3, #0
 8022b90:	f507 6108 	add.w	r1, r7, #2176	; 0x880
 8022b94:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8022b98:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022b9c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8022ba0:	681b      	ldr	r3, [r3, #0]
 8022ba2:	0fdb      	lsrs	r3, r3, #31
 8022ba4:	b2da      	uxtb	r2, r3
 8022ba6:	2300      	movs	r3, #0
 8022ba8:	4053      	eors	r3, r2
 8022baa:	b2db      	uxtb	r3, r3
 8022bac:	2b00      	cmp	r3, #0
 8022bae:	d012      	beq.n	8022bd6 <arm_softmax_s8+0xe9e>
        mult = 1 - mult;
 8022bb0:	f507 6308 	add.w	r3, r7, #2176	; 0x880
 8022bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022bb8:	2100      	movs	r1, #0
 8022bba:	f1d2 0001 	rsbs	r0, r2, #1
 8022bbe:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
 8022bc2:	eb61 0303 	sbc.w	r3, r1, r3
 8022bc6:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 8022bca:	e9d7 3496 	ldrd	r3, r4, [r7, #600]	; 0x258
 8022bce:	f507 6208 	add.w	r2, r7, #2176	; 0x880
 8022bd2:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8022bd6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022bda:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8022bde:	681b      	ldr	r3, [r3, #0]
 8022be0:	17da      	asrs	r2, r3, #31
 8022be2:	f8c7 3480 	str.w	r3, [r7, #1152]	; 0x480
 8022be6:	f8c7 2484 	str.w	r2, [r7, #1156]	; 0x484
 8022bea:	a3ab      	add	r3, pc, #684	; (adr r3, 8022e98 <arm_softmax_s8+0x1160>)
 8022bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022bf0:	f8d7 1484 	ldr.w	r1, [r7, #1156]	; 0x484
 8022bf4:	fb02 f001 	mul.w	r0, r2, r1
 8022bf8:	f8d7 1480 	ldr.w	r1, [r7, #1152]	; 0x480
 8022bfc:	fb01 f103 	mul.w	r1, r1, r3
 8022c00:	4401      	add	r1, r0
 8022c02:	f8d7 0480 	ldr.w	r0, [r7, #1152]	; 0x480
 8022c06:	fba0 2302 	umull	r2, r3, r0, r2
 8022c0a:	f8c7 35ac 	str.w	r3, [r7, #1452]	; 0x5ac
 8022c0e:	4613      	mov	r3, r2
 8022c10:	f8c7 35a8 	str.w	r3, [r7, #1448]	; 0x5a8
 8022c14:	f8d7 35ac 	ldr.w	r3, [r7, #1452]	; 0x5ac
 8022c18:	18cb      	adds	r3, r1, r3
 8022c1a:	f8c7 35ac 	str.w	r3, [r7, #1452]	; 0x5ac
 8022c1e:	f507 6308 	add.w	r3, r7, #2176	; 0x880
 8022c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022c26:	f8d7 15a8 	ldr.w	r1, [r7, #1448]	; 0x5a8
 8022c2a:	1851      	adds	r1, r2, r1
 8022c2c:	f8c7 1250 	str.w	r1, [r7, #592]	; 0x250
 8022c30:	f8d7 15ac 	ldr.w	r1, [r7, #1452]	; 0x5ac
 8022c34:	414b      	adcs	r3, r1
 8022c36:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254
 8022c3a:	e9d7 3494 	ldrd	r3, r4, [r7, #592]	; 0x250
 8022c3e:	f507 6208 	add.w	r2, r7, #2176	; 0x880
 8022c42:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8022c46:	f507 6308 	add.w	r3, r7, #2176	; 0x880
 8022c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022c4e:	2b00      	cmp	r3, #0
 8022c50:	da0a      	bge.n	8022c68 <arm_softmax_s8+0xf30>
 8022c52:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8022c56:	1851      	adds	r1, r2, r1
 8022c58:	f8c7 1248 	str.w	r1, [r7, #584]	; 0x248
 8022c5c:	f143 0300 	adc.w	r3, r3, #0
 8022c60:	f8c7 324c 	str.w	r3, [r7, #588]	; 0x24c
 8022c64:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	; 0x248
 8022c68:	f04f 0000 	mov.w	r0, #0
 8022c6c:	f04f 0100 	mov.w	r1, #0
 8022c70:	0fd0      	lsrs	r0, r2, #31
 8022c72:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8022c76:	17d9      	asrs	r1, r3, #31
 8022c78:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022c7c:	f5a3 7290 	sub.w	r2, r3, #288	; 0x120
 8022c80:	4603      	mov	r3, r0
 8022c82:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8022c84:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022c88:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8022c8c:	681a      	ldr	r2, [r3, #0]
 8022c8e:	4b80      	ldr	r3, [pc, #512]	; (8022e90 <arm_softmax_s8+0x1158>)
 8022c90:	429a      	cmp	r2, r3
 8022c92:	d10e      	bne.n	8022cb2 <arm_softmax_s8+0xf7a>
 8022c94:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022c98:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8022c9c:	681b      	ldr	r3, [r3, #0]
 8022c9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8022ca2:	d106      	bne.n	8022cb2 <arm_softmax_s8+0xf7a>
        result = Q31_MAX;
 8022ca4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022ca8:	f5a3 7290 	sub.w	r2, r3, #288	; 0x120
 8022cac:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8022cb0:	6013      	str	r3, [r2, #0]
    return result;
 8022cb2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022cb6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8022cba:	681a      	ldr	r2, [r3, #0]
    SELECT_IF_NON_ZERO(290630308)
 8022cbc:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 8022cc0:	ea02 0103 	and.w	r1, r2, r3
 8022cc4:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 8022cc8:	43da      	mvns	r2, r3
 8022cca:	f8d7 38c4 	ldr.w	r3, [r7, #2244]	; 0x8c4
 8022cce:	4013      	ands	r3, r2
 8022cd0:	404b      	eors	r3, r1
 8022cd2:	f8c7 38c4 	str.w	r3, [r7, #2244]	; 0x8c4
    SELECT_IF_NON_ZERO(39332535)
 8022cd6:	f8d7 2960 	ldr.w	r2, [r7, #2400]	; 0x960
 8022cda:	1c53      	adds	r3, r2, #1
 8022cdc:	f8c7 3960 	str.w	r3, [r7, #2400]	; 0x960
 8022ce0:	2301      	movs	r3, #1
 8022ce2:	fa03 f202 	lsl.w	r2, r3, r2
 8022ce6:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8022cea:	4013      	ands	r3, r2
 8022cec:	2b00      	cmp	r3, #0
 8022cee:	d002      	beq.n	8022cf6 <arm_softmax_s8+0xfbe>
 8022cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8022cf4:	e000      	b.n	8022cf8 <arm_softmax_s8+0xfc0>
 8022cf6:	2300      	movs	r3, #0
 8022cf8:	f8c7 3964 	str.w	r3, [r7, #2404]	; 0x964
 8022cfc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022d00:	f5a3 7296 	sub.w	r2, r3, #300	; 0x12c
 8022d04:	f8d7 38c4 	ldr.w	r3, [r7, #2244]	; 0x8c4
 8022d08:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8022d0a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022d0e:	f5a3 7298 	sub.w	r2, r3, #304	; 0x130
 8022d12:	2300      	movs	r3, #0
 8022d14:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8022d16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8022d1a:	f04f 0300 	mov.w	r3, #0
 8022d1e:	f507 6107 	add.w	r1, r7, #2160	; 0x870
 8022d22:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8022d26:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022d2a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8022d2e:	681b      	ldr	r3, [r3, #0]
 8022d30:	0fdb      	lsrs	r3, r3, #31
 8022d32:	b2da      	uxtb	r2, r3
 8022d34:	2300      	movs	r3, #0
 8022d36:	4053      	eors	r3, r2
 8022d38:	b2db      	uxtb	r3, r3
 8022d3a:	2b00      	cmp	r3, #0
 8022d3c:	d012      	beq.n	8022d64 <arm_softmax_s8+0x102c>
        mult = 1 - mult;
 8022d3e:	f507 6307 	add.w	r3, r7, #2160	; 0x870
 8022d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022d46:	2100      	movs	r1, #0
 8022d48:	f1d2 0001 	rsbs	r0, r2, #1
 8022d4c:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
 8022d50:	eb61 0303 	sbc.w	r3, r1, r3
 8022d54:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
 8022d58:	e9d7 3490 	ldrd	r3, r4, [r7, #576]	; 0x240
 8022d5c:	f507 6207 	add.w	r2, r7, #2160	; 0x870
 8022d60:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8022d64:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022d68:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8022d6c:	681b      	ldr	r3, [r3, #0]
 8022d6e:	17da      	asrs	r2, r3, #31
 8022d70:	f8c7 3478 	str.w	r3, [r7, #1144]	; 0x478
 8022d74:	f8c7 247c 	str.w	r2, [r7, #1148]	; 0x47c
 8022d78:	a343      	add	r3, pc, #268	; (adr r3, 8022e88 <arm_softmax_s8+0x1150>)
 8022d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022d7e:	f8d7 147c 	ldr.w	r1, [r7, #1148]	; 0x47c
 8022d82:	fb02 f001 	mul.w	r0, r2, r1
 8022d86:	f8d7 1478 	ldr.w	r1, [r7, #1144]	; 0x478
 8022d8a:	fb01 f103 	mul.w	r1, r1, r3
 8022d8e:	4401      	add	r1, r0
 8022d90:	f8d7 0478 	ldr.w	r0, [r7, #1144]	; 0x478
 8022d94:	fba0 2302 	umull	r2, r3, r0, r2
 8022d98:	f8c7 35a4 	str.w	r3, [r7, #1444]	; 0x5a4
 8022d9c:	4613      	mov	r3, r2
 8022d9e:	f8c7 35a0 	str.w	r3, [r7, #1440]	; 0x5a0
 8022da2:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	; 0x5a4
 8022da6:	18cb      	adds	r3, r1, r3
 8022da8:	f8c7 35a4 	str.w	r3, [r7, #1444]	; 0x5a4
 8022dac:	f507 6307 	add.w	r3, r7, #2160	; 0x870
 8022db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022db4:	f8d7 15a0 	ldr.w	r1, [r7, #1440]	; 0x5a0
 8022db8:	1851      	adds	r1, r2, r1
 8022dba:	f8c7 1238 	str.w	r1, [r7, #568]	; 0x238
 8022dbe:	f8d7 15a4 	ldr.w	r1, [r7, #1444]	; 0x5a4
 8022dc2:	414b      	adcs	r3, r1
 8022dc4:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
 8022dc8:	e9d7 348e 	ldrd	r3, r4, [r7, #568]	; 0x238
 8022dcc:	f507 6207 	add.w	r2, r7, #2160	; 0x870
 8022dd0:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8022dd4:	f507 6307 	add.w	r3, r7, #2160	; 0x870
 8022dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022ddc:	2b00      	cmp	r3, #0
 8022dde:	da0a      	bge.n	8022df6 <arm_softmax_s8+0x10be>
 8022de0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8022de4:	1851      	adds	r1, r2, r1
 8022de6:	f8c7 1230 	str.w	r1, [r7, #560]	; 0x230
 8022dea:	f143 0300 	adc.w	r3, r3, #0
 8022dee:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
 8022df2:	e9d7 238c 	ldrd	r2, r3, [r7, #560]	; 0x230
 8022df6:	f04f 0000 	mov.w	r0, #0
 8022dfa:	f04f 0100 	mov.w	r1, #0
 8022dfe:	0fd0      	lsrs	r0, r2, #31
 8022e00:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8022e04:	17d9      	asrs	r1, r3, #31
 8022e06:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022e0a:	f5a3 7298 	sub.w	r2, r3, #304	; 0x130
 8022e0e:	4603      	mov	r3, r0
 8022e10:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8022e12:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022e16:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8022e1a:	681a      	ldr	r2, [r3, #0]
 8022e1c:	4b1d      	ldr	r3, [pc, #116]	; (8022e94 <arm_softmax_s8+0x115c>)
 8022e1e:	429a      	cmp	r2, r3
 8022e20:	d10e      	bne.n	8022e40 <arm_softmax_s8+0x1108>
 8022e22:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022e26:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8022e2a:	681b      	ldr	r3, [r3, #0]
 8022e2c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8022e30:	d106      	bne.n	8022e40 <arm_softmax_s8+0x1108>
        result = Q31_MAX;
 8022e32:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022e36:	f5a3 7298 	sub.w	r2, r3, #304	; 0x130
 8022e3a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8022e3e:	6013      	str	r3, [r2, #0]
    return result;
 8022e40:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022e44:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8022e48:	681a      	ldr	r2, [r3, #0]
    SELECT_IF_NON_ZERO(39332535)
 8022e4a:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 8022e4e:	ea02 0103 	and.w	r1, r2, r3
 8022e52:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 8022e56:	43da      	mvns	r2, r3
 8022e58:	f8d7 38c4 	ldr.w	r3, [r7, #2244]	; 0x8c4
 8022e5c:	4013      	ands	r3, r2
 8022e5e:	404b      	eors	r3, r1
 8022e60:	f8c7 38c4 	str.w	r3, [r7, #2244]	; 0x8c4
    SELECT_IF_NON_ZERO(720401)
 8022e64:	f8d7 2960 	ldr.w	r2, [r7, #2400]	; 0x960
 8022e68:	1c53      	adds	r3, r2, #1
 8022e6a:	f8c7 3960 	str.w	r3, [r7, #2400]	; 0x960
 8022e6e:	2301      	movs	r3, #1
 8022e70:	fa03 f202 	lsl.w	r2, r3, r2
 8022e74:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8022e78:	4013      	ands	r3, r2
 8022e7a:	2b00      	cmp	r3, #0
 8022e7c:	d010      	beq.n	8022ea0 <arm_softmax_s8+0x1168>
 8022e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8022e82:	e00e      	b.n	8022ea2 <arm_softmax_s8+0x116a>
 8022e84:	f3af 8000 	nop.w
 8022e88:	02582ab7 	.word	0x02582ab7
 8022e8c:	00000000 	.word	0x00000000
 8022e90:	1152aaa4 	.word	0x1152aaa4
 8022e94:	02582ab7 	.word	0x02582ab7
 8022e98:	1152aaa4 	.word	0x1152aaa4
 8022e9c:	00000000 	.word	0x00000000
 8022ea0:	2300      	movs	r3, #0
 8022ea2:	f8c7 3964 	str.w	r3, [r7, #2404]	; 0x964
 8022ea6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022eaa:	f5a3 729e 	sub.w	r2, r3, #316	; 0x13c
 8022eae:	f8d7 38c4 	ldr.w	r3, [r7, #2244]	; 0x8c4
 8022eb2:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8022eb4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022eb8:	f5a3 72a0 	sub.w	r2, r3, #320	; 0x140
 8022ebc:	2300      	movs	r3, #0
 8022ebe:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8022ec0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8022ec4:	f04f 0300 	mov.w	r3, #0
 8022ec8:	f507 6106 	add.w	r1, r7, #2144	; 0x860
 8022ecc:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8022ed0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022ed4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8022ed8:	681b      	ldr	r3, [r3, #0]
 8022eda:	0fdb      	lsrs	r3, r3, #31
 8022edc:	b2da      	uxtb	r2, r3
 8022ede:	2300      	movs	r3, #0
 8022ee0:	4053      	eors	r3, r2
 8022ee2:	b2db      	uxtb	r3, r3
 8022ee4:	2b00      	cmp	r3, #0
 8022ee6:	d012      	beq.n	8022f0e <arm_softmax_s8+0x11d6>
        mult = 1 - mult;
 8022ee8:	f507 6306 	add.w	r3, r7, #2144	; 0x860
 8022eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022ef0:	2100      	movs	r1, #0
 8022ef2:	f1d2 0001 	rsbs	r0, r2, #1
 8022ef6:	f8c7 0228 	str.w	r0, [r7, #552]	; 0x228
 8022efa:	eb61 0303 	sbc.w	r3, r1, r3
 8022efe:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
 8022f02:	e9d7 348a 	ldrd	r3, r4, [r7, #552]	; 0x228
 8022f06:	f507 6206 	add.w	r2, r7, #2144	; 0x860
 8022f0a:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8022f0e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022f12:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8022f16:	681b      	ldr	r3, [r3, #0]
 8022f18:	17da      	asrs	r2, r3, #31
 8022f1a:	f8c7 3470 	str.w	r3, [r7, #1136]	; 0x470
 8022f1e:	f8c7 2474 	str.w	r2, [r7, #1140]	; 0x474
 8022f22:	4ad3      	ldr	r2, [pc, #844]	; (8023270 <arm_softmax_s8+0x1538>)
 8022f24:	f04f 0300 	mov.w	r3, #0
 8022f28:	f8d7 1474 	ldr.w	r1, [r7, #1140]	; 0x474
 8022f2c:	fb02 f001 	mul.w	r0, r2, r1
 8022f30:	f8d7 1470 	ldr.w	r1, [r7, #1136]	; 0x470
 8022f34:	fb01 f103 	mul.w	r1, r1, r3
 8022f38:	4401      	add	r1, r0
 8022f3a:	f8d7 0470 	ldr.w	r0, [r7, #1136]	; 0x470
 8022f3e:	fba0 2302 	umull	r2, r3, r0, r2
 8022f42:	f8c7 359c 	str.w	r3, [r7, #1436]	; 0x59c
 8022f46:	4613      	mov	r3, r2
 8022f48:	f8c7 3598 	str.w	r3, [r7, #1432]	; 0x598
 8022f4c:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
 8022f50:	18cb      	adds	r3, r1, r3
 8022f52:	f8c7 359c 	str.w	r3, [r7, #1436]	; 0x59c
 8022f56:	f507 6306 	add.w	r3, r7, #2144	; 0x860
 8022f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022f5e:	f8d7 1598 	ldr.w	r1, [r7, #1432]	; 0x598
 8022f62:	1851      	adds	r1, r2, r1
 8022f64:	f8c7 1220 	str.w	r1, [r7, #544]	; 0x220
 8022f68:	f8d7 159c 	ldr.w	r1, [r7, #1436]	; 0x59c
 8022f6c:	414b      	adcs	r3, r1
 8022f6e:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 8022f72:	e9d7 3488 	ldrd	r3, r4, [r7, #544]	; 0x220
 8022f76:	f507 6206 	add.w	r2, r7, #2144	; 0x860
 8022f7a:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8022f7e:	f507 6306 	add.w	r3, r7, #2144	; 0x860
 8022f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022f86:	2b00      	cmp	r3, #0
 8022f88:	da0a      	bge.n	8022fa0 <arm_softmax_s8+0x1268>
 8022f8a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8022f8e:	1851      	adds	r1, r2, r1
 8022f90:	f8c7 1218 	str.w	r1, [r7, #536]	; 0x218
 8022f94:	f143 0300 	adc.w	r3, r3, #0
 8022f98:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8022f9c:	e9d7 2386 	ldrd	r2, r3, [r7, #536]	; 0x218
 8022fa0:	f04f 0000 	mov.w	r0, #0
 8022fa4:	f04f 0100 	mov.w	r1, #0
 8022fa8:	0fd0      	lsrs	r0, r2, #31
 8022faa:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8022fae:	17d9      	asrs	r1, r3, #31
 8022fb0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022fb4:	f5a3 72a0 	sub.w	r2, r3, #320	; 0x140
 8022fb8:	4603      	mov	r3, r0
 8022fba:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8022fbc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022fc0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8022fc4:	681a      	ldr	r2, [r3, #0]
 8022fc6:	4baa      	ldr	r3, [pc, #680]	; (8023270 <arm_softmax_s8+0x1538>)
 8022fc8:	429a      	cmp	r2, r3
 8022fca:	d10e      	bne.n	8022fea <arm_softmax_s8+0x12b2>
 8022fcc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022fd0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8022fd4:	681b      	ldr	r3, [r3, #0]
 8022fd6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8022fda:	d106      	bne.n	8022fea <arm_softmax_s8+0x12b2>
        result = Q31_MAX;
 8022fdc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022fe0:	f5a3 72a0 	sub.w	r2, r3, #320	; 0x140
 8022fe4:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8022fe8:	6013      	str	r3, [r2, #0]
    return result;
 8022fea:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8022fee:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8022ff2:	681a      	ldr	r2, [r3, #0]
    SELECT_IF_NON_ZERO(720401)
 8022ff4:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 8022ff8:	ea02 0103 	and.w	r1, r2, r3
 8022ffc:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 8023000:	43da      	mvns	r2, r3
 8023002:	f8d7 38c4 	ldr.w	r3, [r7, #2244]	; 0x8c4
 8023006:	4013      	ands	r3, r2
 8023008:	404b      	eors	r3, r1
 802300a:	f8c7 38c4 	str.w	r3, [r7, #2244]	; 0x8c4
    SELECT_IF_NON_ZERO(242)
 802300e:	f8d7 2960 	ldr.w	r2, [r7, #2400]	; 0x960
 8023012:	1c53      	adds	r3, r2, #1
 8023014:	f8c7 3960 	str.w	r3, [r7, #2400]	; 0x960
 8023018:	2301      	movs	r3, #1
 802301a:	fa03 f202 	lsl.w	r2, r3, r2
 802301e:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8023022:	4013      	ands	r3, r2
 8023024:	2b00      	cmp	r3, #0
 8023026:	d002      	beq.n	802302e <arm_softmax_s8+0x12f6>
 8023028:	f04f 33ff 	mov.w	r3, #4294967295
 802302c:	e000      	b.n	8023030 <arm_softmax_s8+0x12f8>
 802302e:	2300      	movs	r3, #0
 8023030:	f8c7 3964 	str.w	r3, [r7, #2404]	; 0x964
 8023034:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023038:	f5a3 72a6 	sub.w	r2, r3, #332	; 0x14c
 802303c:	f8d7 38c4 	ldr.w	r3, [r7, #2244]	; 0x8c4
 8023040:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8023042:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023046:	f5a3 72a8 	sub.w	r2, r3, #336	; 0x150
 802304a:	2300      	movs	r3, #0
 802304c:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 802304e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8023052:	f04f 0300 	mov.w	r3, #0
 8023056:	f507 6105 	add.w	r1, r7, #2128	; 0x850
 802305a:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 802305e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023062:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8023066:	681b      	ldr	r3, [r3, #0]
 8023068:	0fdb      	lsrs	r3, r3, #31
 802306a:	b2da      	uxtb	r2, r3
 802306c:	2300      	movs	r3, #0
 802306e:	4053      	eors	r3, r2
 8023070:	b2db      	uxtb	r3, r3
 8023072:	2b00      	cmp	r3, #0
 8023074:	d012      	beq.n	802309c <arm_softmax_s8+0x1364>
        mult = 1 - mult;
 8023076:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 802307a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802307e:	2100      	movs	r1, #0
 8023080:	f1d2 0001 	rsbs	r0, r2, #1
 8023084:	f8c7 0210 	str.w	r0, [r7, #528]	; 0x210
 8023088:	eb61 0303 	sbc.w	r3, r1, r3
 802308c:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
 8023090:	e9d7 3484 	ldrd	r3, r4, [r7, #528]	; 0x210
 8023094:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 8023098:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 802309c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80230a0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80230a4:	681b      	ldr	r3, [r3, #0]
 80230a6:	17da      	asrs	r2, r3, #31
 80230a8:	f8c7 3468 	str.w	r3, [r7, #1128]	; 0x468
 80230ac:	f8c7 246c 	str.w	r2, [r7, #1132]	; 0x46c
 80230b0:	f04f 02f2 	mov.w	r2, #242	; 0xf2
 80230b4:	f04f 0300 	mov.w	r3, #0
 80230b8:	f8d7 146c 	ldr.w	r1, [r7, #1132]	; 0x46c
 80230bc:	fb02 f001 	mul.w	r0, r2, r1
 80230c0:	f8d7 1468 	ldr.w	r1, [r7, #1128]	; 0x468
 80230c4:	fb01 f103 	mul.w	r1, r1, r3
 80230c8:	4401      	add	r1, r0
 80230ca:	f8d7 0468 	ldr.w	r0, [r7, #1128]	; 0x468
 80230ce:	fba0 2302 	umull	r2, r3, r0, r2
 80230d2:	f8c7 3594 	str.w	r3, [r7, #1428]	; 0x594
 80230d6:	4613      	mov	r3, r2
 80230d8:	f8c7 3590 	str.w	r3, [r7, #1424]	; 0x590
 80230dc:	f8d7 3594 	ldr.w	r3, [r7, #1428]	; 0x594
 80230e0:	18cb      	adds	r3, r1, r3
 80230e2:	f8c7 3594 	str.w	r3, [r7, #1428]	; 0x594
 80230e6:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80230ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80230ee:	f8d7 1590 	ldr.w	r1, [r7, #1424]	; 0x590
 80230f2:	1851      	adds	r1, r2, r1
 80230f4:	f8c7 1208 	str.w	r1, [r7, #520]	; 0x208
 80230f8:	f8d7 1594 	ldr.w	r1, [r7, #1428]	; 0x594
 80230fc:	414b      	adcs	r3, r1
 80230fe:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 8023102:	e9d7 3482 	ldrd	r3, r4, [r7, #520]	; 0x208
 8023106:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 802310a:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 802310e:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8023112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023116:	2b00      	cmp	r3, #0
 8023118:	da0a      	bge.n	8023130 <arm_softmax_s8+0x13f8>
 802311a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 802311e:	1851      	adds	r1, r2, r1
 8023120:	f8c7 1200 	str.w	r1, [r7, #512]	; 0x200
 8023124:	f143 0300 	adc.w	r3, r3, #0
 8023128:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 802312c:	e9d7 2380 	ldrd	r2, r3, [r7, #512]	; 0x200
 8023130:	f04f 0000 	mov.w	r0, #0
 8023134:	f04f 0100 	mov.w	r1, #0
 8023138:	0fd0      	lsrs	r0, r2, #31
 802313a:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 802313e:	17d9      	asrs	r1, r3, #31
 8023140:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023144:	f5a3 72a8 	sub.w	r2, r3, #336	; 0x150
 8023148:	4603      	mov	r3, r0
 802314a:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 802314c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023150:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8023154:	681b      	ldr	r3, [r3, #0]
 8023156:	2bf2      	cmp	r3, #242	; 0xf2
 8023158:	d10e      	bne.n	8023178 <arm_softmax_s8+0x1440>
 802315a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802315e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8023162:	681b      	ldr	r3, [r3, #0]
 8023164:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8023168:	d106      	bne.n	8023178 <arm_softmax_s8+0x1440>
        result = Q31_MAX;
 802316a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802316e:	f5a3 72a8 	sub.w	r2, r3, #336	; 0x150
 8023172:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8023176:	6013      	str	r3, [r2, #0]
    return result;
 8023178:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802317c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8023180:	681a      	ldr	r2, [r3, #0]
    SELECT_IF_NON_ZERO(242)
 8023182:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 8023186:	ea02 0103 	and.w	r1, r2, r3
 802318a:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 802318e:	43da      	mvns	r2, r3
 8023190:	f8d7 38c4 	ldr.w	r3, [r7, #2244]	; 0x8c4
 8023194:	4013      	ands	r3, r2
 8023196:	404b      	eors	r3, r1
 8023198:	f8c7 38c4 	str.w	r3, [r7, #2244]	; 0x8c4
    mask = MASK_IF_ZERO(val);
 802319c:	f8d7 3968 	ldr.w	r3, [r7, #2408]	; 0x968
 80231a0:	2b00      	cmp	r3, #0
 80231a2:	d102      	bne.n	80231aa <arm_softmax_s8+0x1472>
 80231a4:	f04f 33ff 	mov.w	r3, #4294967295
 80231a8:	e000      	b.n	80231ac <arm_softmax_s8+0x1474>
 80231aa:	2300      	movs	r3, #0
 80231ac:	f8c7 3964 	str.w	r3, [r7, #2404]	; 0x964
    return SELECT_USING_MASK(mask, Q31_MAX, result);
 80231b0:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 80231b4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80231b8:	f8d7 3964 	ldr.w	r3, [r7, #2404]	; 0x964
 80231bc:	43da      	mvns	r2, r3
 80231be:	f8d7 38c4 	ldr.w	r3, [r7, #2244]	; 0x8c4
 80231c2:	4013      	ands	r3, r2
 80231c4:	404b      	eors	r3, r1
 80231c6:	f8c7 397c 	str.w	r3, [r7, #2428]	; 0x97c
    q31_t result = 0;
 80231ca:	2300      	movs	r3, #0
 80231cc:	f8c7 3978 	str.w	r3, [r7, #2424]	; 0x978
    const q31_t remainder_mask = (1 << exponent) - 1;
 80231d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80231d4:	3b01      	subs	r3, #1
 80231d6:	f8c7 3974 	str.w	r3, [r7, #2420]	; 0x974
    int32_t remainder = remainder_mask & dividend;
 80231da:	f8d7 297c 	ldr.w	r2, [r7, #2428]	; 0x97c
 80231de:	f8d7 3974 	ldr.w	r3, [r7, #2420]	; 0x974
 80231e2:	4013      	ands	r3, r2
 80231e4:	f8c7 3970 	str.w	r3, [r7, #2416]	; 0x970
    result = dividend >> exponent;
 80231e8:	f8d7 397c 	ldr.w	r3, [r7, #2428]	; 0x97c
 80231ec:	131b      	asrs	r3, r3, #12
 80231ee:	f8c7 3978 	str.w	r3, [r7, #2424]	; 0x978
    q31_t threshold = remainder_mask >> 1;
 80231f2:	f8d7 3974 	ldr.w	r3, [r7, #2420]	; 0x974
 80231f6:	105b      	asrs	r3, r3, #1
 80231f8:	f8c7 396c 	str.w	r3, [r7, #2412]	; 0x96c
    if (result < 0)
 80231fc:	f8d7 3978 	ldr.w	r3, [r7, #2424]	; 0x978
 8023200:	2b00      	cmp	r3, #0
 8023202:	da04      	bge.n	802320e <arm_softmax_s8+0x14d6>
        threshold++;
 8023204:	f8d7 396c 	ldr.w	r3, [r7, #2412]	; 0x96c
 8023208:	3301      	adds	r3, #1
 802320a:	f8c7 396c 	str.w	r3, [r7, #2412]	; 0x96c
    if (remainder > threshold)
 802320e:	f8d7 2970 	ldr.w	r2, [r7, #2416]	; 0x970
 8023212:	f8d7 396c 	ldr.w	r3, [r7, #2412]	; 0x96c
 8023216:	429a      	cmp	r2, r3
 8023218:	dd04      	ble.n	8023224 <arm_softmax_s8+0x14ec>
        result++;
 802321a:	f8d7 3978 	ldr.w	r3, [r7, #2424]	; 0x978
 802321e:	3301      	adds	r3, #1
 8023220:	f8c7 3978 	str.w	r3, [r7, #2424]	; 0x978
    return result;
 8023224:	f8d7 2978 	ldr.w	r2, [r7, #2424]	; 0x978
 8023228:	f8d7 3998 	ldr.w	r3, [r7, #2456]	; 0x998
 802322c:	4413      	add	r3, r2
 802322e:	f8c7 3998 	str.w	r3, [r7, #2456]	; 0x998
        for (col = 0; col < row_size; ++col)
 8023232:	f8d7 39a4 	ldr.w	r3, [r7, #2468]	; 0x9a4
 8023236:	3301      	adds	r3, #1
 8023238:	f8c7 39a4 	str.w	r3, [r7, #2468]	; 0x9a4
 802323c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023240:	f5a3 7373 	sub.w	r3, r3, #972	; 0x3cc
 8023244:	f8d7 29a4 	ldr.w	r2, [r7, #2468]	; 0x9a4
 8023248:	681b      	ldr	r3, [r3, #0]
 802324a:	429a      	cmp	r2, r3
 802324c:	f6fe add2 	blt.w	8021df4 <arm_softmax_s8+0xbc>
            }
        }

        const int32_t headroom = __CLZ(sum);
 8023250:	f8d7 2998 	ldr.w	r2, [r7, #2456]	; 0x998
 8023254:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023258:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 802325c:	601a      	str	r2, [r3, #0]
  if (value == 0U)
 802325e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023262:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 8023266:	681b      	ldr	r3, [r3, #0]
 8023268:	2b00      	cmp	r3, #0
 802326a:	d103      	bne.n	8023274 <arm_softmax_s8+0x153c>
    return 32U;
 802326c:	2320      	movs	r3, #32
 802326e:	e009      	b.n	8023284 <arm_softmax_s8+0x154c>
 8023270:	000afe11 	.word	0x000afe11
  return __builtin_clz(value);
 8023274:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023278:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 802327c:	681b      	ldr	r3, [r3, #0]
 802327e:	fab3 f383 	clz	r3, r3
 8023282:	b2db      	uxtb	r3, r3
 8023284:	f8c7 398c 	str.w	r3, [r7, #2444]	; 0x98c
        const int32_t bits_over_unit = ACCUM_BITS - headroom + 23;
 8023288:	f8d7 398c 	ldr.w	r3, [r7, #2444]	; 0x98c
 802328c:	f1c3 0323 	rsb	r3, r3, #35	; 0x23
 8023290:	f8c7 3988 	str.w	r3, [r7, #2440]	; 0x988
        const int32_t shifted_scale = ONE_OVER1((sum << headroom) - (1 << 31));
 8023294:	f8d7 2998 	ldr.w	r2, [r7, #2456]	; 0x998
 8023298:	f8d7 398c 	ldr.w	r3, [r7, #2444]	; 0x98c
 802329c:	fa02 f303 	lsl.w	r3, r2, r3
 80232a0:	f103 4200 	add.w	r2, r3, #2147483648	; 0x80000000
 80232a4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80232a8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80232ac:	601a      	str	r2, [r3, #0]
    const int64_t sum = (int64_t)val + (int64_t)Q31_MAX;
 80232ae:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80232b2:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80232b6:	681b      	ldr	r3, [r3, #0]
 80232b8:	17da      	asrs	r2, r3, #31
 80232ba:	f8c7 3340 	str.w	r3, [r7, #832]	; 0x340
 80232be:	f8c7 2344 	str.w	r2, [r7, #836]	; 0x344
 80232c2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80232c6:	e9d7 01d0 	ldrd	r0, r1, [r7, #832]	; 0x340
 80232ca:	4602      	mov	r2, r0
 80232cc:	18d3      	adds	r3, r2, r3
 80232ce:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 80232d2:	460b      	mov	r3, r1
 80232d4:	f143 0300 	adc.w	r3, r3, #0
 80232d8:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 80232dc:	e9d7 347e 	ldrd	r3, r4, [r7, #504]	; 0x1f8
 80232e0:	f607 0228 	addw	r2, r7, #2088	; 0x828
 80232e4:	e9c2 3400 	strd	r3, r4, [r2]
    const int32_t half_denominator = (int32_t)((sum + (sum >= 0 ? 1 : -1)) / 2L);
 80232e8:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80232ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80232f0:	2b00      	cmp	r3, #0
 80232f2:	db04      	blt.n	80232fe <arm_softmax_s8+0x15c6>
 80232f4:	f04f 0001 	mov.w	r0, #1
 80232f8:	f04f 0100 	mov.w	r1, #0
 80232fc:	e003      	b.n	8023306 <arm_softmax_s8+0x15ce>
 80232fe:	f04f 30ff 	mov.w	r0, #4294967295
 8023302:	f04f 31ff 	mov.w	r1, #4294967295
 8023306:	f607 0328 	addw	r3, r7, #2088	; 0x828
 802330a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802330e:	1884      	adds	r4, r0, r2
 8023310:	f8c7 4338 	str.w	r4, [r7, #824]	; 0x338
 8023314:	eb41 0303 	adc.w	r3, r1, r3
 8023318:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 802331c:	e9d7 01ce 	ldrd	r0, r1, [r7, #824]	; 0x338
 8023320:	460b      	mov	r3, r1
 8023322:	0fdb      	lsrs	r3, r3, #31
 8023324:	2200      	movs	r2, #0
 8023326:	f8c7 3348 	str.w	r3, [r7, #840]	; 0x348
 802332a:	f8c7 234c 	str.w	r2, [r7, #844]	; 0x34c
 802332e:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
 8023332:	4602      	mov	r2, r0
 8023334:	189b      	adds	r3, r3, r2
 8023336:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 802333a:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 802333e:	460a      	mov	r2, r1
 8023340:	4153      	adcs	r3, r2
 8023342:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 8023346:	f04f 0200 	mov.w	r2, #0
 802334a:	f04f 0300 	mov.w	r3, #0
 802334e:	f8d7 1350 	ldr.w	r1, [r7, #848]	; 0x350
 8023352:	084a      	lsrs	r2, r1, #1
 8023354:	f8d7 1354 	ldr.w	r1, [r7, #852]	; 0x354
 8023358:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 802335c:	f8d7 1354 	ldr.w	r1, [r7, #852]	; 0x354
 8023360:	104b      	asrs	r3, r1, #1
 8023362:	4610      	mov	r0, r2
 8023364:	4619      	mov	r1, r3
 8023366:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802336a:	f5a3 72c2 	sub.w	r2, r3, #388	; 0x184
 802336e:	4603      	mov	r3, r0
 8023370:	6013      	str	r3, [r2, #0]
 8023372:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023376:	f5a3 72c4 	sub.w	r2, r3, #392	; 0x188
 802337a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802337e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8023382:	681b      	ldr	r3, [r3, #0]
 8023384:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8023386:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802338a:	f5a3 72c6 	sub.w	r2, r3, #396	; 0x18c
 802338e:	2300      	movs	r3, #0
 8023390:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8023392:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8023396:	f04f 0300 	mov.w	r3, #0
 802339a:	f507 6101 	add.w	r1, r7, #2064	; 0x810
 802339e:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 80233a2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80233a6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80233aa:	681b      	ldr	r3, [r3, #0]
 80233ac:	0fdb      	lsrs	r3, r3, #31
 80233ae:	b2da      	uxtb	r2, r3
 80233b0:	2301      	movs	r3, #1
 80233b2:	4053      	eors	r3, r2
 80233b4:	b2db      	uxtb	r3, r3
 80233b6:	2b00      	cmp	r3, #0
 80233b8:	d012      	beq.n	80233e0 <arm_softmax_s8+0x16a8>
        mult = 1 - mult;
 80233ba:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80233be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80233c2:	2100      	movs	r1, #0
 80233c4:	f1d2 0001 	rsbs	r0, r2, #1
 80233c8:	f8c7 01f0 	str.w	r0, [r7, #496]	; 0x1f0
 80233cc:	eb61 0303 	sbc.w	r3, r1, r3
 80233d0:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
 80233d4:	e9d7 347c 	ldrd	r3, r4, [r7, #496]	; 0x1f0
 80233d8:	f507 6201 	add.w	r2, r7, #2064	; 0x810
 80233dc:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 80233e0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80233e4:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80233e8:	681b      	ldr	r3, [r3, #0]
 80233ea:	17da      	asrs	r2, r3, #31
 80233ec:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
 80233f0:	f8c7 2454 	str.w	r2, [r7, #1108]	; 0x454
 80233f4:	f60f 53a0 	addw	r3, pc, #3488	; 0xda0
 80233f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80233fc:	f8d7 1454 	ldr.w	r1, [r7, #1108]	; 0x454
 8023400:	fb02 f001 	mul.w	r0, r2, r1
 8023404:	f8d7 1450 	ldr.w	r1, [r7, #1104]	; 0x450
 8023408:	fb01 f103 	mul.w	r1, r1, r3
 802340c:	4401      	add	r1, r0
 802340e:	f8d7 0450 	ldr.w	r0, [r7, #1104]	; 0x450
 8023412:	fba0 2302 	umull	r2, r3, r0, r2
 8023416:	f8c7 3584 	str.w	r3, [r7, #1412]	; 0x584
 802341a:	4613      	mov	r3, r2
 802341c:	f8c7 3580 	str.w	r3, [r7, #1408]	; 0x580
 8023420:	f8d7 3584 	ldr.w	r3, [r7, #1412]	; 0x584
 8023424:	18cb      	adds	r3, r1, r3
 8023426:	f8c7 3584 	str.w	r3, [r7, #1412]	; 0x584
 802342a:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 802342e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023432:	f8d7 1580 	ldr.w	r1, [r7, #1408]	; 0x580
 8023436:	1851      	adds	r1, r2, r1
 8023438:	f8c7 11e8 	str.w	r1, [r7, #488]	; 0x1e8
 802343c:	f8d7 1584 	ldr.w	r1, [r7, #1412]	; 0x584
 8023440:	414b      	adcs	r3, r1
 8023442:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8023446:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 802344a:	f507 6201 	add.w	r2, r7, #2064	; 0x810
 802344e:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8023452:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8023456:	e9d3 2300 	ldrd	r2, r3, [r3]
 802345a:	2b00      	cmp	r3, #0
 802345c:	da0a      	bge.n	8023474 <arm_softmax_s8+0x173c>
 802345e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8023462:	1851      	adds	r1, r2, r1
 8023464:	f8c7 11e0 	str.w	r1, [r7, #480]	; 0x1e0
 8023468:	f143 0300 	adc.w	r3, r3, #0
 802346c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8023470:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	; 0x1e0
 8023474:	f04f 0000 	mov.w	r0, #0
 8023478:	f04f 0100 	mov.w	r1, #0
 802347c:	0fd0      	lsrs	r0, r2, #31
 802347e:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8023482:	17d9      	asrs	r1, r3, #31
 8023484:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023488:	f5a3 72c6 	sub.w	r2, r3, #396	; 0x18c
 802348c:	4603      	mov	r3, r0
 802348e:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8023490:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023494:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8023498:	681b      	ldr	r3, [r3, #0]
 802349a:	f113 3f3c 	cmn.w	r3, #1010580540	; 0x3c3c3c3c
 802349e:	d10e      	bne.n	80234be <arm_softmax_s8+0x1786>
 80234a0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80234a4:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80234a8:	681b      	ldr	r3, [r3, #0]
 80234aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80234ae:	d106      	bne.n	80234be <arm_softmax_s8+0x1786>
        result = Q31_MAX;
 80234b0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80234b4:	f5a3 72c6 	sub.w	r2, r3, #396	; 0x18c
 80234b8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80234bc:	6013      	str	r3, [r2, #0]
    return result;
 80234be:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80234c2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80234c6:	6819      	ldr	r1, [r3, #0]
    int32_t x = 1515870810 + MUL_SAT(half_denominator, -1010580540);
 80234c8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80234cc:	f5a3 72ce 	sub.w	r2, r3, #412	; 0x19c
 80234d0:	f101 335a 	add.w	r3, r1, #1515870810	; 0x5a5a5a5a
 80234d4:	6013      	str	r3, [r2, #0]
    const int32_t shift = (1 << 29);
 80234d6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80234da:	f5a3 72d0 	sub.w	r2, r3, #416	; 0x1a0
 80234de:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80234e2:	6013      	str	r3, [r2, #0]
 80234e4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80234e8:	f5a3 72d2 	sub.w	r2, r3, #420	; 0x1a4
 80234ec:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80234f0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80234f4:	681b      	ldr	r3, [r3, #0]
 80234f6:	6013      	str	r3, [r2, #0]
 80234f8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80234fc:	f5a3 72d4 	sub.w	r2, r3, #424	; 0x1a8
 8023500:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023504:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8023508:	681b      	ldr	r3, [r3, #0]
 802350a:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 802350c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023510:	f5a3 72d6 	sub.w	r2, r3, #428	; 0x1ac
 8023514:	2300      	movs	r3, #0
 8023516:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8023518:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 802351c:	f04f 0300 	mov.w	r3, #0
 8023520:	f507 61fe 	add.w	r1, r7, #2032	; 0x7f0
 8023524:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8023528:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802352c:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8023530:	681b      	ldr	r3, [r3, #0]
 8023532:	0fdb      	lsrs	r3, r3, #31
 8023534:	b2da      	uxtb	r2, r3
 8023536:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802353a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 802353e:	681b      	ldr	r3, [r3, #0]
 8023540:	0fdb      	lsrs	r3, r3, #31
 8023542:	b2db      	uxtb	r3, r3
 8023544:	4053      	eors	r3, r2
 8023546:	b2db      	uxtb	r3, r3
 8023548:	2b00      	cmp	r3, #0
 802354a:	d012      	beq.n	8023572 <arm_softmax_s8+0x183a>
        mult = 1 - mult;
 802354c:	f507 63fe 	add.w	r3, r7, #2032	; 0x7f0
 8023550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023554:	2100      	movs	r1, #0
 8023556:	f1d2 0001 	rsbs	r0, r2, #1
 802355a:	f8c7 01d8 	str.w	r0, [r7, #472]	; 0x1d8
 802355e:	eb61 0303 	sbc.w	r3, r1, r3
 8023562:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8023566:	e9d7 3476 	ldrd	r3, r4, [r7, #472]	; 0x1d8
 802356a:	f507 62fe 	add.w	r2, r7, #2032	; 0x7f0
 802356e:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8023572:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023576:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 802357a:	681b      	ldr	r3, [r3, #0]
 802357c:	17da      	asrs	r2, r3, #31
 802357e:	f8c7 3448 	str.w	r3, [r7, #1096]	; 0x448
 8023582:	f8c7 244c 	str.w	r2, [r7, #1100]	; 0x44c
 8023586:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802358a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 802358e:	681b      	ldr	r3, [r3, #0]
 8023590:	17da      	asrs	r2, r3, #31
 8023592:	f8c7 3440 	str.w	r3, [r7, #1088]	; 0x440
 8023596:	f8c7 2444 	str.w	r2, [r7, #1092]	; 0x444
 802359a:	f507 6389 	add.w	r3, r7, #1096	; 0x448
 802359e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80235a2:	460b      	mov	r3, r1
 80235a4:	f8d7 2440 	ldr.w	r2, [r7, #1088]	; 0x440
 80235a8:	fb02 f203 	mul.w	r2, r2, r3
 80235ac:	f8d7 3444 	ldr.w	r3, [r7, #1092]	; 0x444
 80235b0:	f507 6489 	add.w	r4, r7, #1096	; 0x448
 80235b4:	e9c4 0100 	strd	r0, r1, [r4]
 80235b8:	4601      	mov	r1, r0
 80235ba:	fb01 f303 	mul.w	r3, r1, r3
 80235be:	4413      	add	r3, r2
 80235c0:	f8d7 2448 	ldr.w	r2, [r7, #1096]	; 0x448
 80235c4:	f8d7 1440 	ldr.w	r1, [r7, #1088]	; 0x440
 80235c8:	fba2 1201 	umull	r1, r2, r2, r1
 80235cc:	f8c7 257c 	str.w	r2, [r7, #1404]	; 0x57c
 80235d0:	460a      	mov	r2, r1
 80235d2:	f8c7 2578 	str.w	r2, [r7, #1400]	; 0x578
 80235d6:	f8d7 257c 	ldr.w	r2, [r7, #1404]	; 0x57c
 80235da:	4413      	add	r3, r2
 80235dc:	f8c7 357c 	str.w	r3, [r7, #1404]	; 0x57c
 80235e0:	f507 63fe 	add.w	r3, r7, #2032	; 0x7f0
 80235e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80235e8:	f8d7 1578 	ldr.w	r1, [r7, #1400]	; 0x578
 80235ec:	1851      	adds	r1, r2, r1
 80235ee:	f8c7 11d0 	str.w	r1, [r7, #464]	; 0x1d0
 80235f2:	f8d7 157c 	ldr.w	r1, [r7, #1404]	; 0x57c
 80235f6:	414b      	adcs	r3, r1
 80235f8:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 80235fc:	e9d7 3474 	ldrd	r3, r4, [r7, #464]	; 0x1d0
 8023600:	f507 62fe 	add.w	r2, r7, #2032	; 0x7f0
 8023604:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8023608:	f507 63fe 	add.w	r3, r7, #2032	; 0x7f0
 802360c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023610:	2b00      	cmp	r3, #0
 8023612:	da0a      	bge.n	802362a <arm_softmax_s8+0x18f2>
 8023614:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8023618:	1851      	adds	r1, r2, r1
 802361a:	f8c7 11c8 	str.w	r1, [r7, #456]	; 0x1c8
 802361e:	f143 0300 	adc.w	r3, r3, #0
 8023622:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
 8023626:	e9d7 2372 	ldrd	r2, r3, [r7, #456]	; 0x1c8
 802362a:	f04f 0000 	mov.w	r0, #0
 802362e:	f04f 0100 	mov.w	r1, #0
 8023632:	0fd0      	lsrs	r0, r2, #31
 8023634:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8023638:	17d9      	asrs	r1, r3, #31
 802363a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802363e:	f5a3 72d6 	sub.w	r2, r3, #428	; 0x1ac
 8023642:	4603      	mov	r3, r0
 8023644:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8023646:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802364a:	f5a3 72d2 	sub.w	r2, r3, #420	; 0x1a4
 802364e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023652:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8023656:	6812      	ldr	r2, [r2, #0]
 8023658:	681b      	ldr	r3, [r3, #0]
 802365a:	429a      	cmp	r2, r3
 802365c:	d10e      	bne.n	802367c <arm_softmax_s8+0x1944>
 802365e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023662:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8023666:	681b      	ldr	r3, [r3, #0]
 8023668:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802366c:	d106      	bne.n	802367c <arm_softmax_s8+0x1944>
        result = Q31_MAX;
 802366e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023672:	f5a3 72d6 	sub.w	r2, r3, #428	; 0x1ac
 8023676:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 802367a:	6013      	str	r3, [r2, #0]
    return result;
 802367c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023680:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8023684:	681a      	ldr	r2, [r3, #0]
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8023686:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802368a:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 802368e:	681b      	ldr	r3, [r3, #0]
 8023690:	1a99      	subs	r1, r3, r2
 8023692:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023696:	f5a3 72de 	sub.w	r2, r3, #444	; 0x1bc
 802369a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802369e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80236a2:	681b      	ldr	r3, [r3, #0]
 80236a4:	6013      	str	r3, [r2, #0]
 80236a6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80236aa:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80236ae:	6019      	str	r1, [r3, #0]
    q31_t result = 0;
 80236b0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80236b4:	f5a3 72e2 	sub.w	r2, r3, #452	; 0x1c4
 80236b8:	2300      	movs	r3, #0
 80236ba:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 80236bc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80236c0:	f04f 0300 	mov.w	r3, #0
 80236c4:	f507 61fb 	add.w	r1, r7, #2008	; 0x7d8
 80236c8:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 80236cc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80236d0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80236d4:	681b      	ldr	r3, [r3, #0]
 80236d6:	0fdb      	lsrs	r3, r3, #31
 80236d8:	b2da      	uxtb	r2, r3
 80236da:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80236de:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80236e2:	681b      	ldr	r3, [r3, #0]
 80236e4:	0fdb      	lsrs	r3, r3, #31
 80236e6:	b2db      	uxtb	r3, r3
 80236e8:	4053      	eors	r3, r2
 80236ea:	b2db      	uxtb	r3, r3
 80236ec:	2b00      	cmp	r3, #0
 80236ee:	d012      	beq.n	8023716 <arm_softmax_s8+0x19de>
        mult = 1 - mult;
 80236f0:	f507 63fb 	add.w	r3, r7, #2008	; 0x7d8
 80236f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80236f8:	2100      	movs	r1, #0
 80236fa:	f1d2 0001 	rsbs	r0, r2, #1
 80236fe:	f8c7 01c0 	str.w	r0, [r7, #448]	; 0x1c0
 8023702:	eb61 0303 	sbc.w	r3, r1, r3
 8023706:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 802370a:	e9d7 3470 	ldrd	r3, r4, [r7, #448]	; 0x1c0
 802370e:	f507 62fb 	add.w	r2, r7, #2008	; 0x7d8
 8023712:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8023716:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802371a:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 802371e:	681b      	ldr	r3, [r3, #0]
 8023720:	17da      	asrs	r2, r3, #31
 8023722:	f8c7 3438 	str.w	r3, [r7, #1080]	; 0x438
 8023726:	f8c7 243c 	str.w	r2, [r7, #1084]	; 0x43c
 802372a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802372e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8023732:	681b      	ldr	r3, [r3, #0]
 8023734:	17da      	asrs	r2, r3, #31
 8023736:	f8c7 3430 	str.w	r3, [r7, #1072]	; 0x430
 802373a:	f8c7 2434 	str.w	r2, [r7, #1076]	; 0x434
 802373e:	f507 6387 	add.w	r3, r7, #1080	; 0x438
 8023742:	e9d3 0100 	ldrd	r0, r1, [r3]
 8023746:	460b      	mov	r3, r1
 8023748:	f8d7 2430 	ldr.w	r2, [r7, #1072]	; 0x430
 802374c:	fb02 f203 	mul.w	r2, r2, r3
 8023750:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 8023754:	f507 6487 	add.w	r4, r7, #1080	; 0x438
 8023758:	e9c4 0100 	strd	r0, r1, [r4]
 802375c:	4601      	mov	r1, r0
 802375e:	fb01 f303 	mul.w	r3, r1, r3
 8023762:	4413      	add	r3, r2
 8023764:	f8d7 2438 	ldr.w	r2, [r7, #1080]	; 0x438
 8023768:	f8d7 1430 	ldr.w	r1, [r7, #1072]	; 0x430
 802376c:	fba2 1201 	umull	r1, r2, r2, r1
 8023770:	f8c7 2574 	str.w	r2, [r7, #1396]	; 0x574
 8023774:	460a      	mov	r2, r1
 8023776:	f8c7 2570 	str.w	r2, [r7, #1392]	; 0x570
 802377a:	f8d7 2574 	ldr.w	r2, [r7, #1396]	; 0x574
 802377e:	4413      	add	r3, r2
 8023780:	f8c7 3574 	str.w	r3, [r7, #1396]	; 0x574
 8023784:	f507 63fb 	add.w	r3, r7, #2008	; 0x7d8
 8023788:	e9d3 2300 	ldrd	r2, r3, [r3]
 802378c:	f8d7 1570 	ldr.w	r1, [r7, #1392]	; 0x570
 8023790:	1851      	adds	r1, r2, r1
 8023792:	f8c7 11b8 	str.w	r1, [r7, #440]	; 0x1b8
 8023796:	f8d7 1574 	ldr.w	r1, [r7, #1396]	; 0x574
 802379a:	414b      	adcs	r3, r1
 802379c:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80237a0:	e9d7 346e 	ldrd	r3, r4, [r7, #440]	; 0x1b8
 80237a4:	f507 62fb 	add.w	r2, r7, #2008	; 0x7d8
 80237a8:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 80237ac:	f507 63fb 	add.w	r3, r7, #2008	; 0x7d8
 80237b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80237b4:	2b00      	cmp	r3, #0
 80237b6:	da0a      	bge.n	80237ce <arm_softmax_s8+0x1a96>
 80237b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80237bc:	1851      	adds	r1, r2, r1
 80237be:	f8c7 11b0 	str.w	r1, [r7, #432]	; 0x1b0
 80237c2:	f143 0300 	adc.w	r3, r3, #0
 80237c6:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
 80237ca:	e9d7 236c 	ldrd	r2, r3, [r7, #432]	; 0x1b0
 80237ce:	f04f 0000 	mov.w	r0, #0
 80237d2:	f04f 0100 	mov.w	r1, #0
 80237d6:	0fd0      	lsrs	r0, r2, #31
 80237d8:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 80237dc:	17d9      	asrs	r1, r3, #31
 80237de:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80237e2:	f5a3 72e2 	sub.w	r2, r3, #452	; 0x1c4
 80237e6:	4603      	mov	r3, r0
 80237e8:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 80237ea:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80237ee:	f5a3 72de 	sub.w	r2, r3, #444	; 0x1bc
 80237f2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80237f6:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80237fa:	6812      	ldr	r2, [r2, #0]
 80237fc:	681b      	ldr	r3, [r3, #0]
 80237fe:	429a      	cmp	r2, r3
 8023800:	d10e      	bne.n	8023820 <arm_softmax_s8+0x1ae8>
 8023802:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023806:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 802380a:	681b      	ldr	r3, [r3, #0]
 802380c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8023810:	d106      	bne.n	8023820 <arm_softmax_s8+0x1ae8>
        result = Q31_MAX;
 8023812:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023816:	f5a3 72e2 	sub.w	r2, r3, #452	; 0x1c4
 802381a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 802381e:	6013      	str	r3, [r2, #0]
    return result;
 8023820:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023824:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8023828:	681a      	ldr	r2, [r3, #0]
 802382a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802382e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8023832:	601a      	str	r2, [r3, #0]
    const int32_t thresh = ((1 << (31 - exp)) - 1);
 8023834:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8023838:	4619      	mov	r1, r3
 802383a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802383e:	f5a3 72ec 	sub.w	r2, r3, #472	; 0x1d8
 8023842:	1e4b      	subs	r3, r1, #1
 8023844:	6013      	str	r3, [r2, #0]
    int32_t result = val << exp;
 8023846:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802384a:	f5a3 72ee 	sub.w	r2, r3, #476	; 0x1dc
 802384e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023852:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8023856:	681b      	ldr	r3, [r3, #0]
 8023858:	009b      	lsls	r3, r3, #2
 802385a:	6013      	str	r3, [r2, #0]
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), Q31_MAX, result);
 802385c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023860:	f5a3 72ea 	sub.w	r2, r3, #468	; 0x1d4
 8023864:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023868:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 802386c:	6812      	ldr	r2, [r2, #0]
 802386e:	681b      	ldr	r3, [r3, #0]
 8023870:	429a      	cmp	r2, r3
 8023872:	dd02      	ble.n	802387a <arm_softmax_s8+0x1b42>
 8023874:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8023878:	e000      	b.n	802387c <arm_softmax_s8+0x1b44>
 802387a:	2000      	movs	r0, #0
 802387c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023880:	f5a3 72ea 	sub.w	r2, r3, #468	; 0x1d4
 8023884:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023888:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 802388c:	6812      	ldr	r2, [r2, #0]
 802388e:	681b      	ldr	r3, [r3, #0]
 8023890:	429a      	cmp	r2, r3
 8023892:	dd01      	ble.n	8023898 <arm_softmax_s8+0x1b60>
 8023894:	2200      	movs	r2, #0
 8023896:	e001      	b.n	802389c <arm_softmax_s8+0x1b64>
 8023898:	f04f 32ff 	mov.w	r2, #4294967295
 802389c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80238a0:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80238a4:	681b      	ldr	r3, [r3, #0]
 80238a6:	ea02 0103 	and.w	r1, r2, r3
 80238aa:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80238ae:	f5a3 72ee 	sub.w	r2, r3, #476	; 0x1dc
 80238b2:	ea81 0300 	eor.w	r3, r1, r0
 80238b6:	6013      	str	r3, [r2, #0]
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), Q31_MIN, result);
 80238b8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80238bc:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80238c0:	681b      	ldr	r3, [r3, #0]
 80238c2:	425a      	negs	r2, r3
 80238c4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80238c8:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80238cc:	681b      	ldr	r3, [r3, #0]
 80238ce:	4293      	cmp	r3, r2
 80238d0:	da02      	bge.n	80238d8 <arm_softmax_s8+0x1ba0>
 80238d2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80238d6:	e000      	b.n	80238da <arm_softmax_s8+0x1ba2>
 80238d8:	2000      	movs	r0, #0
 80238da:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80238de:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80238e2:	681b      	ldr	r3, [r3, #0]
 80238e4:	425a      	negs	r2, r3
 80238e6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80238ea:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80238ee:	681b      	ldr	r3, [r3, #0]
 80238f0:	4293      	cmp	r3, r2
 80238f2:	da01      	bge.n	80238f8 <arm_softmax_s8+0x1bc0>
 80238f4:	2200      	movs	r2, #0
 80238f6:	e001      	b.n	80238fc <arm_softmax_s8+0x1bc4>
 80238f8:	f04f 32ff 	mov.w	r2, #4294967295
 80238fc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023900:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8023904:	681b      	ldr	r3, [r3, #0]
 8023906:	ea02 0103 	and.w	r1, r2, r3
 802390a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802390e:	f5a3 72ee 	sub.w	r2, r3, #476	; 0x1dc
 8023912:	ea81 0300 	eor.w	r3, r1, r0
 8023916:	6013      	str	r3, [r2, #0]
    return result;
 8023918:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802391c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8023920:	6819      	ldr	r1, [r3, #0]
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8023922:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023926:	f5a3 72ce 	sub.w	r2, r3, #412	; 0x19c
 802392a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802392e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8023932:	681b      	ldr	r3, [r3, #0]
 8023934:	440b      	add	r3, r1
 8023936:	6013      	str	r3, [r2, #0]
 8023938:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802393c:	f5a3 72f0 	sub.w	r2, r3, #480	; 0x1e0
 8023940:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023944:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8023948:	681b      	ldr	r3, [r3, #0]
 802394a:	6013      	str	r3, [r2, #0]
 802394c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023950:	f5a3 72f2 	sub.w	r2, r3, #484	; 0x1e4
 8023954:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023958:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 802395c:	681b      	ldr	r3, [r3, #0]
 802395e:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8023960:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023964:	f5a3 72f4 	sub.w	r2, r3, #488	; 0x1e8
 8023968:	2300      	movs	r3, #0
 802396a:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 802396c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8023970:	f04f 0300 	mov.w	r3, #0
 8023974:	f507 61f7 	add.w	r1, r7, #1976	; 0x7b8
 8023978:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 802397c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023980:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8023984:	681b      	ldr	r3, [r3, #0]
 8023986:	0fdb      	lsrs	r3, r3, #31
 8023988:	b2da      	uxtb	r2, r3
 802398a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802398e:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8023992:	681b      	ldr	r3, [r3, #0]
 8023994:	0fdb      	lsrs	r3, r3, #31
 8023996:	b2db      	uxtb	r3, r3
 8023998:	4053      	eors	r3, r2
 802399a:	b2db      	uxtb	r3, r3
 802399c:	2b00      	cmp	r3, #0
 802399e:	d012      	beq.n	80239c6 <arm_softmax_s8+0x1c8e>
        mult = 1 - mult;
 80239a0:	f507 63f7 	add.w	r3, r7, #1976	; 0x7b8
 80239a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80239a8:	2100      	movs	r1, #0
 80239aa:	f1d2 0001 	rsbs	r0, r2, #1
 80239ae:	f8c7 01a8 	str.w	r0, [r7, #424]	; 0x1a8
 80239b2:	eb61 0303 	sbc.w	r3, r1, r3
 80239b6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 80239ba:	e9d7 346a 	ldrd	r3, r4, [r7, #424]	; 0x1a8
 80239be:	f507 62f7 	add.w	r2, r7, #1976	; 0x7b8
 80239c2:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 80239c6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80239ca:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80239ce:	681b      	ldr	r3, [r3, #0]
 80239d0:	17da      	asrs	r2, r3, #31
 80239d2:	f8c7 3428 	str.w	r3, [r7, #1064]	; 0x428
 80239d6:	f8c7 242c 	str.w	r2, [r7, #1068]	; 0x42c
 80239da:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80239de:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80239e2:	681b      	ldr	r3, [r3, #0]
 80239e4:	17da      	asrs	r2, r3, #31
 80239e6:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420
 80239ea:	f8c7 2424 	str.w	r2, [r7, #1060]	; 0x424
 80239ee:	f507 6385 	add.w	r3, r7, #1064	; 0x428
 80239f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80239f6:	460b      	mov	r3, r1
 80239f8:	f8d7 2420 	ldr.w	r2, [r7, #1056]	; 0x420
 80239fc:	fb02 f203 	mul.w	r2, r2, r3
 8023a00:	f8d7 3424 	ldr.w	r3, [r7, #1060]	; 0x424
 8023a04:	f507 6485 	add.w	r4, r7, #1064	; 0x428
 8023a08:	e9c4 0100 	strd	r0, r1, [r4]
 8023a0c:	4601      	mov	r1, r0
 8023a0e:	fb01 f303 	mul.w	r3, r1, r3
 8023a12:	4413      	add	r3, r2
 8023a14:	f8d7 2428 	ldr.w	r2, [r7, #1064]	; 0x428
 8023a18:	f8d7 1420 	ldr.w	r1, [r7, #1056]	; 0x420
 8023a1c:	fba2 1201 	umull	r1, r2, r2, r1
 8023a20:	f8c7 256c 	str.w	r2, [r7, #1388]	; 0x56c
 8023a24:	460a      	mov	r2, r1
 8023a26:	f8c7 2568 	str.w	r2, [r7, #1384]	; 0x568
 8023a2a:	f8d7 256c 	ldr.w	r2, [r7, #1388]	; 0x56c
 8023a2e:	4413      	add	r3, r2
 8023a30:	f8c7 356c 	str.w	r3, [r7, #1388]	; 0x56c
 8023a34:	f507 63f7 	add.w	r3, r7, #1976	; 0x7b8
 8023a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023a3c:	f8d7 1568 	ldr.w	r1, [r7, #1384]	; 0x568
 8023a40:	1851      	adds	r1, r2, r1
 8023a42:	f8c7 11a0 	str.w	r1, [r7, #416]	; 0x1a0
 8023a46:	f8d7 156c 	ldr.w	r1, [r7, #1388]	; 0x56c
 8023a4a:	414b      	adcs	r3, r1
 8023a4c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8023a50:	e9d7 3468 	ldrd	r3, r4, [r7, #416]	; 0x1a0
 8023a54:	f507 62f7 	add.w	r2, r7, #1976	; 0x7b8
 8023a58:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8023a5c:	f507 63f7 	add.w	r3, r7, #1976	; 0x7b8
 8023a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023a64:	2b00      	cmp	r3, #0
 8023a66:	da0a      	bge.n	8023a7e <arm_softmax_s8+0x1d46>
 8023a68:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8023a6c:	1851      	adds	r1, r2, r1
 8023a6e:	f8c7 1198 	str.w	r1, [r7, #408]	; 0x198
 8023a72:	f143 0300 	adc.w	r3, r3, #0
 8023a76:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8023a7a:	e9d7 2366 	ldrd	r2, r3, [r7, #408]	; 0x198
 8023a7e:	f04f 0000 	mov.w	r0, #0
 8023a82:	f04f 0100 	mov.w	r1, #0
 8023a86:	0fd0      	lsrs	r0, r2, #31
 8023a88:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8023a8c:	17d9      	asrs	r1, r3, #31
 8023a8e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023a92:	f5a3 72f4 	sub.w	r2, r3, #488	; 0x1e8
 8023a96:	4603      	mov	r3, r0
 8023a98:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8023a9a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023a9e:	f5a3 72f0 	sub.w	r2, r3, #480	; 0x1e0
 8023aa2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023aa6:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8023aaa:	6812      	ldr	r2, [r2, #0]
 8023aac:	681b      	ldr	r3, [r3, #0]
 8023aae:	429a      	cmp	r2, r3
 8023ab0:	d10e      	bne.n	8023ad0 <arm_softmax_s8+0x1d98>
 8023ab2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023ab6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8023aba:	681b      	ldr	r3, [r3, #0]
 8023abc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8023ac0:	d106      	bne.n	8023ad0 <arm_softmax_s8+0x1d98>
        result = Q31_MAX;
 8023ac2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023ac6:	f5a3 72f4 	sub.w	r2, r3, #488	; 0x1e8
 8023aca:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8023ace:	6013      	str	r3, [r2, #0]
    return result;
 8023ad0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023ad4:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8023ad8:	681a      	ldr	r2, [r3, #0]
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8023ada:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023ade:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8023ae2:	681b      	ldr	r3, [r3, #0]
 8023ae4:	1a99      	subs	r1, r3, r2
 8023ae6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023aea:	f5a3 72fa 	sub.w	r2, r3, #500	; 0x1f4
 8023aee:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023af2:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8023af6:	681b      	ldr	r3, [r3, #0]
 8023af8:	6013      	str	r3, [r2, #0]
 8023afa:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023afe:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8023b02:	6019      	str	r1, [r3, #0]
    q31_t result = 0;
 8023b04:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023b08:	f5a3 72fe 	sub.w	r2, r3, #508	; 0x1fc
 8023b0c:	2300      	movs	r3, #0
 8023b0e:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8023b10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8023b14:	f04f 0300 	mov.w	r3, #0
 8023b18:	f507 61f4 	add.w	r1, r7, #1952	; 0x7a0
 8023b1c:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8023b20:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023b24:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8023b28:	681b      	ldr	r3, [r3, #0]
 8023b2a:	0fdb      	lsrs	r3, r3, #31
 8023b2c:	b2da      	uxtb	r2, r3
 8023b2e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023b32:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8023b36:	681b      	ldr	r3, [r3, #0]
 8023b38:	0fdb      	lsrs	r3, r3, #31
 8023b3a:	b2db      	uxtb	r3, r3
 8023b3c:	4053      	eors	r3, r2
 8023b3e:	b2db      	uxtb	r3, r3
 8023b40:	2b00      	cmp	r3, #0
 8023b42:	d012      	beq.n	8023b6a <arm_softmax_s8+0x1e32>
        mult = 1 - mult;
 8023b44:	f507 63f4 	add.w	r3, r7, #1952	; 0x7a0
 8023b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023b4c:	2100      	movs	r1, #0
 8023b4e:	f1d2 0001 	rsbs	r0, r2, #1
 8023b52:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
 8023b56:	eb61 0303 	sbc.w	r3, r1, r3
 8023b5a:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
 8023b5e:	e9d7 3464 	ldrd	r3, r4, [r7, #400]	; 0x190
 8023b62:	f507 62f4 	add.w	r2, r7, #1952	; 0x7a0
 8023b66:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8023b6a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023b6e:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8023b72:	681b      	ldr	r3, [r3, #0]
 8023b74:	17da      	asrs	r2, r3, #31
 8023b76:	f8c7 3418 	str.w	r3, [r7, #1048]	; 0x418
 8023b7a:	f8c7 241c 	str.w	r2, [r7, #1052]	; 0x41c
 8023b7e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023b82:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8023b86:	681b      	ldr	r3, [r3, #0]
 8023b88:	17da      	asrs	r2, r3, #31
 8023b8a:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410
 8023b8e:	f8c7 2414 	str.w	r2, [r7, #1044]	; 0x414
 8023b92:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 8023b96:	e9d3 0100 	ldrd	r0, r1, [r3]
 8023b9a:	460b      	mov	r3, r1
 8023b9c:	f8d7 2410 	ldr.w	r2, [r7, #1040]	; 0x410
 8023ba0:	fb02 f203 	mul.w	r2, r2, r3
 8023ba4:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 8023ba8:	f507 6483 	add.w	r4, r7, #1048	; 0x418
 8023bac:	e9c4 0100 	strd	r0, r1, [r4]
 8023bb0:	4601      	mov	r1, r0
 8023bb2:	fb01 f303 	mul.w	r3, r1, r3
 8023bb6:	4413      	add	r3, r2
 8023bb8:	f8d7 2418 	ldr.w	r2, [r7, #1048]	; 0x418
 8023bbc:	f8d7 1410 	ldr.w	r1, [r7, #1040]	; 0x410
 8023bc0:	fba2 1201 	umull	r1, r2, r2, r1
 8023bc4:	f8c7 2564 	str.w	r2, [r7, #1380]	; 0x564
 8023bc8:	460a      	mov	r2, r1
 8023bca:	f8c7 2560 	str.w	r2, [r7, #1376]	; 0x560
 8023bce:	f8d7 2564 	ldr.w	r2, [r7, #1380]	; 0x564
 8023bd2:	4413      	add	r3, r2
 8023bd4:	f8c7 3564 	str.w	r3, [r7, #1380]	; 0x564
 8023bd8:	f507 63f4 	add.w	r3, r7, #1952	; 0x7a0
 8023bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023be0:	f8d7 1560 	ldr.w	r1, [r7, #1376]	; 0x560
 8023be4:	1851      	adds	r1, r2, r1
 8023be6:	f8c7 1188 	str.w	r1, [r7, #392]	; 0x188
 8023bea:	f8d7 1564 	ldr.w	r1, [r7, #1380]	; 0x564
 8023bee:	414b      	adcs	r3, r1
 8023bf0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 8023bf4:	e9d7 3462 	ldrd	r3, r4, [r7, #392]	; 0x188
 8023bf8:	f507 62f4 	add.w	r2, r7, #1952	; 0x7a0
 8023bfc:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8023c00:	f507 63f4 	add.w	r3, r7, #1952	; 0x7a0
 8023c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023c08:	2b00      	cmp	r3, #0
 8023c0a:	da0a      	bge.n	8023c22 <arm_softmax_s8+0x1eea>
 8023c0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8023c10:	1851      	adds	r1, r2, r1
 8023c12:	f8c7 1180 	str.w	r1, [r7, #384]	; 0x180
 8023c16:	f143 0300 	adc.w	r3, r3, #0
 8023c1a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8023c1e:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8023c22:	f04f 0000 	mov.w	r0, #0
 8023c26:	f04f 0100 	mov.w	r1, #0
 8023c2a:	0fd0      	lsrs	r0, r2, #31
 8023c2c:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8023c30:	17d9      	asrs	r1, r3, #31
 8023c32:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023c36:	f5a3 72fe 	sub.w	r2, r3, #508	; 0x1fc
 8023c3a:	4603      	mov	r3, r0
 8023c3c:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8023c3e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023c42:	f5a3 72fa 	sub.w	r2, r3, #500	; 0x1f4
 8023c46:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023c4a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8023c4e:	6812      	ldr	r2, [r2, #0]
 8023c50:	681b      	ldr	r3, [r3, #0]
 8023c52:	429a      	cmp	r2, r3
 8023c54:	d10e      	bne.n	8023c74 <arm_softmax_s8+0x1f3c>
 8023c56:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023c5a:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8023c5e:	681b      	ldr	r3, [r3, #0]
 8023c60:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8023c64:	d106      	bne.n	8023c74 <arm_softmax_s8+0x1f3c>
        result = Q31_MAX;
 8023c66:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023c6a:	f5a3 72fe 	sub.w	r2, r3, #508	; 0x1fc
 8023c6e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8023c72:	6013      	str	r3, [r2, #0]
    return result;
 8023c74:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023c78:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8023c7c:	681a      	ldr	r2, [r3, #0]
 8023c7e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023c82:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8023c86:	601a      	str	r2, [r3, #0]
    const int32_t thresh = ((1 << (31 - exp)) - 1);
 8023c88:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8023c8c:	4619      	mov	r1, r3
 8023c8e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023c92:	f5a3 7204 	sub.w	r2, r3, #528	; 0x210
 8023c96:	1e4b      	subs	r3, r1, #1
 8023c98:	6013      	str	r3, [r2, #0]
    int32_t result = val << exp;
 8023c9a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023c9e:	f5a3 7205 	sub.w	r2, r3, #532	; 0x214
 8023ca2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023ca6:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8023caa:	681b      	ldr	r3, [r3, #0]
 8023cac:	009b      	lsls	r3, r3, #2
 8023cae:	6013      	str	r3, [r2, #0]
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), Q31_MAX, result);
 8023cb0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023cb4:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 8023cb8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023cbc:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8023cc0:	6812      	ldr	r2, [r2, #0]
 8023cc2:	681b      	ldr	r3, [r3, #0]
 8023cc4:	429a      	cmp	r2, r3
 8023cc6:	dd02      	ble.n	8023cce <arm_softmax_s8+0x1f96>
 8023cc8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8023ccc:	e000      	b.n	8023cd0 <arm_softmax_s8+0x1f98>
 8023cce:	2000      	movs	r0, #0
 8023cd0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023cd4:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 8023cd8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023cdc:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8023ce0:	6812      	ldr	r2, [r2, #0]
 8023ce2:	681b      	ldr	r3, [r3, #0]
 8023ce4:	429a      	cmp	r2, r3
 8023ce6:	dd01      	ble.n	8023cec <arm_softmax_s8+0x1fb4>
 8023ce8:	2200      	movs	r2, #0
 8023cea:	e001      	b.n	8023cf0 <arm_softmax_s8+0x1fb8>
 8023cec:	f04f 32ff 	mov.w	r2, #4294967295
 8023cf0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023cf4:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8023cf8:	681b      	ldr	r3, [r3, #0]
 8023cfa:	ea02 0103 	and.w	r1, r2, r3
 8023cfe:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023d02:	f5a3 7205 	sub.w	r2, r3, #532	; 0x214
 8023d06:	ea81 0300 	eor.w	r3, r1, r0
 8023d0a:	6013      	str	r3, [r2, #0]
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), Q31_MIN, result);
 8023d0c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023d10:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8023d14:	681b      	ldr	r3, [r3, #0]
 8023d16:	425a      	negs	r2, r3
 8023d18:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023d1c:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8023d20:	681b      	ldr	r3, [r3, #0]
 8023d22:	4293      	cmp	r3, r2
 8023d24:	da02      	bge.n	8023d2c <arm_softmax_s8+0x1ff4>
 8023d26:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8023d2a:	e000      	b.n	8023d2e <arm_softmax_s8+0x1ff6>
 8023d2c:	2000      	movs	r0, #0
 8023d2e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023d32:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8023d36:	681b      	ldr	r3, [r3, #0]
 8023d38:	425a      	negs	r2, r3
 8023d3a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023d3e:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8023d42:	681b      	ldr	r3, [r3, #0]
 8023d44:	4293      	cmp	r3, r2
 8023d46:	da01      	bge.n	8023d4c <arm_softmax_s8+0x2014>
 8023d48:	2200      	movs	r2, #0
 8023d4a:	e001      	b.n	8023d50 <arm_softmax_s8+0x2018>
 8023d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8023d50:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023d54:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8023d58:	681b      	ldr	r3, [r3, #0]
 8023d5a:	ea02 0103 	and.w	r1, r2, r3
 8023d5e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023d62:	f5a3 7205 	sub.w	r2, r3, #532	; 0x214
 8023d66:	ea81 0300 	eor.w	r3, r1, r0
 8023d6a:	6013      	str	r3, [r2, #0]
    return result;
 8023d6c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023d70:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8023d74:	6819      	ldr	r1, [r3, #0]
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8023d76:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023d7a:	f5a3 72ce 	sub.w	r2, r3, #412	; 0x19c
 8023d7e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023d82:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8023d86:	681b      	ldr	r3, [r3, #0]
 8023d88:	440b      	add	r3, r1
 8023d8a:	6013      	str	r3, [r2, #0]
 8023d8c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023d90:	f5a3 7206 	sub.w	r2, r3, #536	; 0x218
 8023d94:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023d98:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8023d9c:	681b      	ldr	r3, [r3, #0]
 8023d9e:	6013      	str	r3, [r2, #0]
 8023da0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023da4:	f5a3 7207 	sub.w	r2, r3, #540	; 0x21c
 8023da8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023dac:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8023db0:	681b      	ldr	r3, [r3, #0]
 8023db2:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8023db4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023db8:	f5a3 7208 	sub.w	r2, r3, #544	; 0x220
 8023dbc:	2300      	movs	r3, #0
 8023dbe:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8023dc0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8023dc4:	f04f 0300 	mov.w	r3, #0
 8023dc8:	f507 61f0 	add.w	r1, r7, #1920	; 0x780
 8023dcc:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8023dd0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023dd4:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 8023dd8:	681b      	ldr	r3, [r3, #0]
 8023dda:	0fdb      	lsrs	r3, r3, #31
 8023ddc:	b2da      	uxtb	r2, r3
 8023dde:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023de2:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8023de6:	681b      	ldr	r3, [r3, #0]
 8023de8:	0fdb      	lsrs	r3, r3, #31
 8023dea:	b2db      	uxtb	r3, r3
 8023dec:	4053      	eors	r3, r2
 8023dee:	b2db      	uxtb	r3, r3
 8023df0:	2b00      	cmp	r3, #0
 8023df2:	d012      	beq.n	8023e1a <arm_softmax_s8+0x20e2>
        mult = 1 - mult;
 8023df4:	f507 63f0 	add.w	r3, r7, #1920	; 0x780
 8023df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023dfc:	2100      	movs	r1, #0
 8023dfe:	f1d2 0001 	rsbs	r0, r2, #1
 8023e02:	f8c7 0178 	str.w	r0, [r7, #376]	; 0x178
 8023e06:	eb61 0303 	sbc.w	r3, r1, r3
 8023e0a:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8023e0e:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 8023e12:	f507 62f0 	add.w	r2, r7, #1920	; 0x780
 8023e16:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8023e1a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023e1e:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 8023e22:	681b      	ldr	r3, [r3, #0]
 8023e24:	17da      	asrs	r2, r3, #31
 8023e26:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
 8023e2a:	f8c7 240c 	str.w	r2, [r7, #1036]	; 0x40c
 8023e2e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023e32:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8023e36:	681b      	ldr	r3, [r3, #0]
 8023e38:	17da      	asrs	r2, r3, #31
 8023e3a:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
 8023e3e:	f8c7 2404 	str.w	r2, [r7, #1028]	; 0x404
 8023e42:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 8023e46:	e9d3 0100 	ldrd	r0, r1, [r3]
 8023e4a:	460b      	mov	r3, r1
 8023e4c:	f8d7 2400 	ldr.w	r2, [r7, #1024]	; 0x400
 8023e50:	fb02 f203 	mul.w	r2, r2, r3
 8023e54:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 8023e58:	f507 6481 	add.w	r4, r7, #1032	; 0x408
 8023e5c:	e9c4 0100 	strd	r0, r1, [r4]
 8023e60:	4601      	mov	r1, r0
 8023e62:	fb01 f303 	mul.w	r3, r1, r3
 8023e66:	4413      	add	r3, r2
 8023e68:	f8d7 2408 	ldr.w	r2, [r7, #1032]	; 0x408
 8023e6c:	f8d7 1400 	ldr.w	r1, [r7, #1024]	; 0x400
 8023e70:	fba2 1201 	umull	r1, r2, r2, r1
 8023e74:	f8c7 255c 	str.w	r2, [r7, #1372]	; 0x55c
 8023e78:	460a      	mov	r2, r1
 8023e7a:	f8c7 2558 	str.w	r2, [r7, #1368]	; 0x558
 8023e7e:	f8d7 255c 	ldr.w	r2, [r7, #1372]	; 0x55c
 8023e82:	4413      	add	r3, r2
 8023e84:	f8c7 355c 	str.w	r3, [r7, #1372]	; 0x55c
 8023e88:	f507 63f0 	add.w	r3, r7, #1920	; 0x780
 8023e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023e90:	f8d7 1558 	ldr.w	r1, [r7, #1368]	; 0x558
 8023e94:	1851      	adds	r1, r2, r1
 8023e96:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
 8023e9a:	f8d7 155c 	ldr.w	r1, [r7, #1372]	; 0x55c
 8023e9e:	414b      	adcs	r3, r1
 8023ea0:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8023ea4:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	; 0x170
 8023ea8:	f507 62f0 	add.w	r2, r7, #1920	; 0x780
 8023eac:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8023eb0:	f507 63f0 	add.w	r3, r7, #1920	; 0x780
 8023eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023eb8:	2b00      	cmp	r3, #0
 8023eba:	da0a      	bge.n	8023ed2 <arm_softmax_s8+0x219a>
 8023ebc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8023ec0:	1851      	adds	r1, r2, r1
 8023ec2:	f8c7 1168 	str.w	r1, [r7, #360]	; 0x168
 8023ec6:	f143 0300 	adc.w	r3, r3, #0
 8023eca:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8023ece:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 8023ed2:	f04f 0000 	mov.w	r0, #0
 8023ed6:	f04f 0100 	mov.w	r1, #0
 8023eda:	0fd0      	lsrs	r0, r2, #31
 8023edc:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8023ee0:	17d9      	asrs	r1, r3, #31
 8023ee2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023ee6:	f5a3 7208 	sub.w	r2, r3, #544	; 0x220
 8023eea:	4603      	mov	r3, r0
 8023eec:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8023eee:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023ef2:	f5a3 7206 	sub.w	r2, r3, #536	; 0x218
 8023ef6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023efa:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8023efe:	6812      	ldr	r2, [r2, #0]
 8023f00:	681b      	ldr	r3, [r3, #0]
 8023f02:	429a      	cmp	r2, r3
 8023f04:	d10e      	bne.n	8023f24 <arm_softmax_s8+0x21ec>
 8023f06:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023f0a:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 8023f0e:	681b      	ldr	r3, [r3, #0]
 8023f10:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8023f14:	d106      	bne.n	8023f24 <arm_softmax_s8+0x21ec>
        result = Q31_MAX;
 8023f16:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023f1a:	f5a3 7208 	sub.w	r2, r3, #544	; 0x220
 8023f1e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8023f22:	6013      	str	r3, [r2, #0]
    return result;
 8023f24:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023f28:	f5a3 7308 	sub.w	r3, r3, #544	; 0x220
 8023f2c:	681a      	ldr	r2, [r3, #0]
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8023f2e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023f32:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8023f36:	681b      	ldr	r3, [r3, #0]
 8023f38:	1a99      	subs	r1, r3, r2
 8023f3a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023f3e:	f5a3 720b 	sub.w	r2, r3, #556	; 0x22c
 8023f42:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023f46:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8023f4a:	681b      	ldr	r3, [r3, #0]
 8023f4c:	6013      	str	r3, [r2, #0]
 8023f4e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023f52:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8023f56:	6019      	str	r1, [r3, #0]
    q31_t result = 0;
 8023f58:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023f5c:	f5a3 720d 	sub.w	r2, r3, #564	; 0x234
 8023f60:	2300      	movs	r3, #0
 8023f62:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8023f64:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8023f68:	f04f 0300 	mov.w	r3, #0
 8023f6c:	f507 61ed 	add.w	r1, r7, #1896	; 0x768
 8023f70:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8023f74:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023f78:	f5a3 730b 	sub.w	r3, r3, #556	; 0x22c
 8023f7c:	681b      	ldr	r3, [r3, #0]
 8023f7e:	0fdb      	lsrs	r3, r3, #31
 8023f80:	b2da      	uxtb	r2, r3
 8023f82:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023f86:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8023f8a:	681b      	ldr	r3, [r3, #0]
 8023f8c:	0fdb      	lsrs	r3, r3, #31
 8023f8e:	b2db      	uxtb	r3, r3
 8023f90:	4053      	eors	r3, r2
 8023f92:	b2db      	uxtb	r3, r3
 8023f94:	2b00      	cmp	r3, #0
 8023f96:	d012      	beq.n	8023fbe <arm_softmax_s8+0x2286>
        mult = 1 - mult;
 8023f98:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 8023f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023fa0:	2100      	movs	r1, #0
 8023fa2:	f1d2 0001 	rsbs	r0, r2, #1
 8023fa6:	f8c7 0160 	str.w	r0, [r7, #352]	; 0x160
 8023faa:	eb61 0303 	sbc.w	r3, r1, r3
 8023fae:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 8023fb2:	e9d7 3458 	ldrd	r3, r4, [r7, #352]	; 0x160
 8023fb6:	f507 62ed 	add.w	r2, r7, #1896	; 0x768
 8023fba:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8023fbe:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023fc2:	f5a3 730b 	sub.w	r3, r3, #556	; 0x22c
 8023fc6:	681b      	ldr	r3, [r3, #0]
 8023fc8:	17da      	asrs	r2, r3, #31
 8023fca:	f8c7 33f8 	str.w	r3, [r7, #1016]	; 0x3f8
 8023fce:	f8c7 23fc 	str.w	r2, [r7, #1020]	; 0x3fc
 8023fd2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8023fd6:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8023fda:	681b      	ldr	r3, [r3, #0]
 8023fdc:	17da      	asrs	r2, r3, #31
 8023fde:	f8c7 33f0 	str.w	r3, [r7, #1008]	; 0x3f0
 8023fe2:	f8c7 23f4 	str.w	r2, [r7, #1012]	; 0x3f4
 8023fe6:	e9d7 01fe 	ldrd	r0, r1, [r7, #1016]	; 0x3f8
 8023fea:	460b      	mov	r3, r1
 8023fec:	f8d7 23f0 	ldr.w	r2, [r7, #1008]	; 0x3f0
 8023ff0:	fb02 f203 	mul.w	r2, r2, r3
 8023ff4:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	; 0x3f4
 8023ff8:	e9c7 01fe 	strd	r0, r1, [r7, #1016]	; 0x3f8
 8023ffc:	4601      	mov	r1, r0
 8023ffe:	fb01 f303 	mul.w	r3, r1, r3
 8024002:	4413      	add	r3, r2
 8024004:	f8d7 23f8 	ldr.w	r2, [r7, #1016]	; 0x3f8
 8024008:	f8d7 13f0 	ldr.w	r1, [r7, #1008]	; 0x3f0
 802400c:	fba2 1201 	umull	r1, r2, r2, r1
 8024010:	f8c7 2554 	str.w	r2, [r7, #1364]	; 0x554
 8024014:	460a      	mov	r2, r1
 8024016:	f8c7 2550 	str.w	r2, [r7, #1360]	; 0x550
 802401a:	f8d7 2554 	ldr.w	r2, [r7, #1364]	; 0x554
 802401e:	4413      	add	r3, r2
 8024020:	f8c7 3554 	str.w	r3, [r7, #1364]	; 0x554
 8024024:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 8024028:	e9d3 2300 	ldrd	r2, r3, [r3]
 802402c:	f8d7 1550 	ldr.w	r1, [r7, #1360]	; 0x550
 8024030:	1851      	adds	r1, r2, r1
 8024032:	f8c7 1158 	str.w	r1, [r7, #344]	; 0x158
 8024036:	f8d7 1554 	ldr.w	r1, [r7, #1364]	; 0x554
 802403a:	414b      	adcs	r3, r1
 802403c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8024040:	e9d7 3456 	ldrd	r3, r4, [r7, #344]	; 0x158
 8024044:	f507 62ed 	add.w	r2, r7, #1896	; 0x768
 8024048:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 802404c:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 8024050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024054:	2b00      	cmp	r3, #0
 8024056:	da0a      	bge.n	802406e <arm_softmax_s8+0x2336>
 8024058:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 802405c:	1851      	adds	r1, r2, r1
 802405e:	f8c7 1150 	str.w	r1, [r7, #336]	; 0x150
 8024062:	f143 0300 	adc.w	r3, r3, #0
 8024066:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 802406a:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 802406e:	f04f 0000 	mov.w	r0, #0
 8024072:	f04f 0100 	mov.w	r1, #0
 8024076:	0fd0      	lsrs	r0, r2, #31
 8024078:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 802407c:	17d9      	asrs	r1, r3, #31
 802407e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024082:	f5a3 720d 	sub.w	r2, r3, #564	; 0x234
 8024086:	4603      	mov	r3, r0
 8024088:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 802408a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802408e:	f5a3 720b 	sub.w	r2, r3, #556	; 0x22c
 8024092:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024096:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 802409a:	6812      	ldr	r2, [r2, #0]
 802409c:	681b      	ldr	r3, [r3, #0]
 802409e:	429a      	cmp	r2, r3
 80240a0:	d10e      	bne.n	80240c0 <arm_softmax_s8+0x2388>
 80240a2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80240a6:	f5a3 730b 	sub.w	r3, r3, #556	; 0x22c
 80240aa:	681b      	ldr	r3, [r3, #0]
 80240ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80240b0:	d106      	bne.n	80240c0 <arm_softmax_s8+0x2388>
        result = Q31_MAX;
 80240b2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80240b6:	f5a3 720d 	sub.w	r2, r3, #564	; 0x234
 80240ba:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80240be:	6013      	str	r3, [r2, #0]
    return result;
 80240c0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80240c4:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 80240c8:	681a      	ldr	r2, [r3, #0]
 80240ca:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80240ce:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80240d2:	601a      	str	r2, [r3, #0]
    const int32_t thresh = ((1 << (31 - exp)) - 1);
 80240d4:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80240d8:	4619      	mov	r1, r3
 80240da:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80240de:	f5a3 7212 	sub.w	r2, r3, #584	; 0x248
 80240e2:	1e4b      	subs	r3, r1, #1
 80240e4:	6013      	str	r3, [r2, #0]
    int32_t result = val << exp;
 80240e6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80240ea:	f5a3 7213 	sub.w	r2, r3, #588	; 0x24c
 80240ee:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80240f2:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80240f6:	681b      	ldr	r3, [r3, #0]
 80240f8:	009b      	lsls	r3, r3, #2
 80240fa:	6013      	str	r3, [r2, #0]
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), Q31_MAX, result);
 80240fc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024100:	f5a3 7211 	sub.w	r2, r3, #580	; 0x244
 8024104:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024108:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 802410c:	6812      	ldr	r2, [r2, #0]
 802410e:	681b      	ldr	r3, [r3, #0]
 8024110:	429a      	cmp	r2, r3
 8024112:	dd02      	ble.n	802411a <arm_softmax_s8+0x23e2>
 8024114:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8024118:	e000      	b.n	802411c <arm_softmax_s8+0x23e4>
 802411a:	2000      	movs	r0, #0
 802411c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024120:	f5a3 7211 	sub.w	r2, r3, #580	; 0x244
 8024124:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024128:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 802412c:	6812      	ldr	r2, [r2, #0]
 802412e:	681b      	ldr	r3, [r3, #0]
 8024130:	429a      	cmp	r2, r3
 8024132:	dd01      	ble.n	8024138 <arm_softmax_s8+0x2400>
 8024134:	2200      	movs	r2, #0
 8024136:	e001      	b.n	802413c <arm_softmax_s8+0x2404>
 8024138:	f04f 32ff 	mov.w	r2, #4294967295
 802413c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024140:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 8024144:	681b      	ldr	r3, [r3, #0]
 8024146:	ea02 0103 	and.w	r1, r2, r3
 802414a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802414e:	f5a3 7213 	sub.w	r2, r3, #588	; 0x24c
 8024152:	ea81 0300 	eor.w	r3, r1, r0
 8024156:	6013      	str	r3, [r2, #0]
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), Q31_MIN, result);
 8024158:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802415c:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8024160:	681b      	ldr	r3, [r3, #0]
 8024162:	425a      	negs	r2, r3
 8024164:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024168:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 802416c:	681b      	ldr	r3, [r3, #0]
 802416e:	4293      	cmp	r3, r2
 8024170:	da02      	bge.n	8024178 <arm_softmax_s8+0x2440>
 8024172:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8024176:	e000      	b.n	802417a <arm_softmax_s8+0x2442>
 8024178:	2000      	movs	r0, #0
 802417a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802417e:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8024182:	681b      	ldr	r3, [r3, #0]
 8024184:	425a      	negs	r2, r3
 8024186:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802418a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 802418e:	681b      	ldr	r3, [r3, #0]
 8024190:	4293      	cmp	r3, r2
 8024192:	da05      	bge.n	80241a0 <arm_softmax_s8+0x2468>
 8024194:	2200      	movs	r2, #0
 8024196:	e005      	b.n	80241a4 <arm_softmax_s8+0x246c>
 8024198:	c3c3c3c4 	.word	0xc3c3c3c4
 802419c:	ffffffff 	.word	0xffffffff
 80241a0:	f04f 32ff 	mov.w	r2, #4294967295
 80241a4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80241a8:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 80241ac:	681b      	ldr	r3, [r3, #0]
 80241ae:	ea02 0103 	and.w	r1, r2, r3
 80241b2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80241b6:	f5a3 7213 	sub.w	r2, r3, #588	; 0x24c
 80241ba:	ea81 0300 	eor.w	r3, r1, r0
 80241be:	6013      	str	r3, [r2, #0]
    return result;
 80241c0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80241c4:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 80241c8:	6819      	ldr	r1, [r3, #0]
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 80241ca:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80241ce:	f5a3 72ce 	sub.w	r2, r3, #412	; 0x19c
 80241d2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80241d6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80241da:	681b      	ldr	r3, [r3, #0]
 80241dc:	440b      	add	r3, r1
 80241de:	6013      	str	r3, [r2, #0]
 80241e0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80241e4:	f5a3 7214 	sub.w	r2, r3, #592	; 0x250
 80241e8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80241ec:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80241f0:	681b      	ldr	r3, [r3, #0]
 80241f2:	6013      	str	r3, [r2, #0]
    const int32_t thresh = ((1 << (31 - exp)) - 1);
 80241f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80241f8:	4619      	mov	r1, r3
 80241fa:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80241fe:	f5a3 7215 	sub.w	r2, r3, #596	; 0x254
 8024202:	1e4b      	subs	r3, r1, #1
 8024204:	6013      	str	r3, [r2, #0]
    int32_t result = val << exp;
 8024206:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802420a:	f5a3 7216 	sub.w	r2, r3, #600	; 0x258
 802420e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024212:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 8024216:	681b      	ldr	r3, [r3, #0]
 8024218:	005b      	lsls	r3, r3, #1
 802421a:	6013      	str	r3, [r2, #0]
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), Q31_MAX, result);
 802421c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024220:	f5a3 7214 	sub.w	r2, r3, #592	; 0x250
 8024224:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024228:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 802422c:	6812      	ldr	r2, [r2, #0]
 802422e:	681b      	ldr	r3, [r3, #0]
 8024230:	429a      	cmp	r2, r3
 8024232:	dd02      	ble.n	802423a <arm_softmax_s8+0x2502>
 8024234:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8024238:	e000      	b.n	802423c <arm_softmax_s8+0x2504>
 802423a:	2000      	movs	r0, #0
 802423c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024240:	f5a3 7214 	sub.w	r2, r3, #592	; 0x250
 8024244:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024248:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 802424c:	6812      	ldr	r2, [r2, #0]
 802424e:	681b      	ldr	r3, [r3, #0]
 8024250:	429a      	cmp	r2, r3
 8024252:	dd01      	ble.n	8024258 <arm_softmax_s8+0x2520>
 8024254:	2200      	movs	r2, #0
 8024256:	e001      	b.n	802425c <arm_softmax_s8+0x2524>
 8024258:	f04f 32ff 	mov.w	r2, #4294967295
 802425c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024260:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 8024264:	681b      	ldr	r3, [r3, #0]
 8024266:	ea02 0103 	and.w	r1, r2, r3
 802426a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802426e:	f5a3 7216 	sub.w	r2, r3, #600	; 0x258
 8024272:	ea81 0300 	eor.w	r3, r1, r0
 8024276:	6013      	str	r3, [r2, #0]
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), Q31_MIN, result);
 8024278:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802427c:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8024280:	681b      	ldr	r3, [r3, #0]
 8024282:	425a      	negs	r2, r3
 8024284:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024288:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 802428c:	681b      	ldr	r3, [r3, #0]
 802428e:	4293      	cmp	r3, r2
 8024290:	da02      	bge.n	8024298 <arm_softmax_s8+0x2560>
 8024292:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8024296:	e000      	b.n	802429a <arm_softmax_s8+0x2562>
 8024298:	2000      	movs	r0, #0
 802429a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802429e:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 80242a2:	681b      	ldr	r3, [r3, #0]
 80242a4:	425a      	negs	r2, r3
 80242a6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80242aa:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 80242ae:	681b      	ldr	r3, [r3, #0]
 80242b0:	4293      	cmp	r3, r2
 80242b2:	da01      	bge.n	80242b8 <arm_softmax_s8+0x2580>
 80242b4:	2200      	movs	r2, #0
 80242b6:	e001      	b.n	80242bc <arm_softmax_s8+0x2584>
 80242b8:	f04f 32ff 	mov.w	r2, #4294967295
 80242bc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80242c0:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 80242c4:	681b      	ldr	r3, [r3, #0]
 80242c6:	ea02 0103 	and.w	r1, r2, r3
 80242ca:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80242ce:	f5a3 7216 	sub.w	r2, r3, #600	; 0x258
 80242d2:	ea81 0300 	eor.w	r3, r1, r0
 80242d6:	6013      	str	r3, [r2, #0]
    return result;
 80242d8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80242dc:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 80242e0:	681b      	ldr	r3, [r3, #0]
    return MUL_POW2(x, 1);
 80242e2:	bf00      	nop
 80242e4:	f8c7 3984 	str.w	r3, [r7, #2436]	; 0x984

        for (col = 0; col < row_size; ++col)
 80242e8:	2300      	movs	r3, #0
 80242ea:	f8c7 39a4 	str.w	r3, [r7, #2468]	; 0x9a4
 80242ee:	f001 bd85 	b.w	8025dfc <arm_softmax_s8+0x40c4>
        {
            diff = input[col] - max;
 80242f2:	f8d7 29a4 	ldr.w	r2, [r7, #2468]	; 0x9a4
 80242f6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80242fa:	f5a3 7371 	sub.w	r3, r3, #964	; 0x3c4
 80242fe:	681b      	ldr	r3, [r3, #0]
 8024300:	4413      	add	r3, r2
 8024302:	f993 3000 	ldrsb.w	r3, [r3]
 8024306:	461a      	mov	r2, r3
 8024308:	f997 399f 	ldrsb.w	r3, [r7, #2463]	; 0x99f
 802430c:	1ad3      	subs	r3, r2, r3
 802430e:	f8c7 3990 	str.w	r3, [r7, #2448]	; 0x990
            if (diff >= diff_min)
 8024312:	f8d7 2990 	ldr.w	r2, [r7, #2448]	; 0x990
 8024316:	f8d7 39cc 	ldr.w	r3, [r7, #2508]	; 0x9cc
 802431a:	429a      	cmp	r2, r3
 802431c:	f2c1 8562 	blt.w	8025de4 <arm_softmax_s8+0x40ac>
            {
                const int32_t res =
                    DIV_POW2(MUL_SAT(shifted_scale, EXP_ON_NEG(MUL_SAT(diff * mask, mult))), bits_over_unit) - 128;
 8024320:	f8d7 2990 	ldr.w	r2, [r7, #2448]	; 0x990
 8024324:	f8d7 3994 	ldr.w	r3, [r7, #2452]	; 0x994
 8024328:	fb03 f202 	mul.w	r2, r3, r2
 802432c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024330:	f5a3 736b 	sub.w	r3, r3, #940	; 0x3ac
 8024334:	601a      	str	r2, [r3, #0]
 8024336:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802433a:	f5a3 726c 	sub.w	r2, r3, #944	; 0x3b0
 802433e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024342:	f5a3 7374 	sub.w	r3, r3, #976	; 0x3d0
 8024346:	681b      	ldr	r3, [r3, #0]
 8024348:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 802434a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802434e:	f5a3 726d 	sub.w	r2, r3, #948	; 0x3b4
 8024352:	2300      	movs	r3, #0
 8024354:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8024356:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 802435a:	f04f 0300 	mov.w	r3, #0
 802435e:	f507 61bd 	add.w	r1, r7, #1512	; 0x5e8
 8024362:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8024366:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802436a:	f5a3 736b 	sub.w	r3, r3, #940	; 0x3ac
 802436e:	681b      	ldr	r3, [r3, #0]
 8024370:	0fdb      	lsrs	r3, r3, #31
 8024372:	b2da      	uxtb	r2, r3
 8024374:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024378:	f5a3 736c 	sub.w	r3, r3, #944	; 0x3b0
 802437c:	681b      	ldr	r3, [r3, #0]
 802437e:	0fdb      	lsrs	r3, r3, #31
 8024380:	b2db      	uxtb	r3, r3
 8024382:	4053      	eors	r3, r2
 8024384:	b2db      	uxtb	r3, r3
 8024386:	2b00      	cmp	r3, #0
 8024388:	d012      	beq.n	80243b0 <arm_softmax_s8+0x2678>
        mult = 1 - mult;
 802438a:	f507 63bd 	add.w	r3, r7, #1512	; 0x5e8
 802438e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024392:	2100      	movs	r1, #0
 8024394:	f1d2 0001 	rsbs	r0, r2, #1
 8024398:	f8c7 0148 	str.w	r0, [r7, #328]	; 0x148
 802439c:	eb61 0303 	sbc.w	r3, r1, r3
 80243a0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80243a4:	e9d7 3452 	ldrd	r3, r4, [r7, #328]	; 0x148
 80243a8:	f507 62bd 	add.w	r2, r7, #1512	; 0x5e8
 80243ac:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 80243b0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80243b4:	f5a3 736b 	sub.w	r3, r3, #940	; 0x3ac
 80243b8:	681b      	ldr	r3, [r3, #0]
 80243ba:	17da      	asrs	r2, r3, #31
 80243bc:	f8c7 3360 	str.w	r3, [r7, #864]	; 0x360
 80243c0:	f8c7 2364 	str.w	r2, [r7, #868]	; 0x364
 80243c4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80243c8:	f5a3 736c 	sub.w	r3, r3, #944	; 0x3b0
 80243cc:	681b      	ldr	r3, [r3, #0]
 80243ce:	17da      	asrs	r2, r3, #31
 80243d0:	f8c7 3358 	str.w	r3, [r7, #856]	; 0x358
 80243d4:	f8c7 235c 	str.w	r2, [r7, #860]	; 0x35c
 80243d8:	e9d7 01d8 	ldrd	r0, r1, [r7, #864]	; 0x360
 80243dc:	460b      	mov	r3, r1
 80243de:	f8d7 2358 	ldr.w	r2, [r7, #856]	; 0x358
 80243e2:	fb02 f203 	mul.w	r2, r2, r3
 80243e6:	f8d7 335c 	ldr.w	r3, [r7, #860]	; 0x35c
 80243ea:	e9c7 01d8 	strd	r0, r1, [r7, #864]	; 0x360
 80243ee:	4601      	mov	r1, r0
 80243f0:	fb01 f303 	mul.w	r3, r1, r3
 80243f4:	4413      	add	r3, r2
 80243f6:	f8d7 2360 	ldr.w	r2, [r7, #864]	; 0x360
 80243fa:	f8d7 1358 	ldr.w	r1, [r7, #856]	; 0x358
 80243fe:	fba2 1201 	umull	r1, r2, r2, r1
 8024402:	f8c7 24e4 	str.w	r2, [r7, #1252]	; 0x4e4
 8024406:	460a      	mov	r2, r1
 8024408:	f8c7 24e0 	str.w	r2, [r7, #1248]	; 0x4e0
 802440c:	f8d7 24e4 	ldr.w	r2, [r7, #1252]	; 0x4e4
 8024410:	4413      	add	r3, r2
 8024412:	f8c7 34e4 	str.w	r3, [r7, #1252]	; 0x4e4
 8024416:	f507 63bd 	add.w	r3, r7, #1512	; 0x5e8
 802441a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802441e:	f8d7 14e0 	ldr.w	r1, [r7, #1248]	; 0x4e0
 8024422:	1851      	adds	r1, r2, r1
 8024424:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
 8024428:	f8d7 14e4 	ldr.w	r1, [r7, #1252]	; 0x4e4
 802442c:	414b      	adcs	r3, r1
 802442e:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8024432:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8024436:	f507 62bd 	add.w	r2, r7, #1512	; 0x5e8
 802443a:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 802443e:	f507 63bd 	add.w	r3, r7, #1512	; 0x5e8
 8024442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024446:	2b00      	cmp	r3, #0
 8024448:	da0a      	bge.n	8024460 <arm_softmax_s8+0x2728>
 802444a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 802444e:	1851      	adds	r1, r2, r1
 8024450:	f8c7 1138 	str.w	r1, [r7, #312]	; 0x138
 8024454:	f143 0300 	adc.w	r3, r3, #0
 8024458:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 802445c:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 8024460:	f04f 0000 	mov.w	r0, #0
 8024464:	f04f 0100 	mov.w	r1, #0
 8024468:	0fd0      	lsrs	r0, r2, #31
 802446a:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 802446e:	17d9      	asrs	r1, r3, #31
 8024470:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024474:	f5a3 726d 	sub.w	r2, r3, #948	; 0x3b4
 8024478:	4603      	mov	r3, r0
 802447a:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 802447c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024480:	f5a3 726b 	sub.w	r2, r3, #940	; 0x3ac
 8024484:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024488:	f5a3 736c 	sub.w	r3, r3, #944	; 0x3b0
 802448c:	6812      	ldr	r2, [r2, #0]
 802448e:	681b      	ldr	r3, [r3, #0]
 8024490:	429a      	cmp	r2, r3
 8024492:	d10e      	bne.n	80244b2 <arm_softmax_s8+0x277a>
 8024494:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024498:	f5a3 736b 	sub.w	r3, r3, #940	; 0x3ac
 802449c:	681b      	ldr	r3, [r3, #0]
 802449e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80244a2:	d106      	bne.n	80244b2 <arm_softmax_s8+0x277a>
        result = Q31_MAX;
 80244a4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80244a8:	f5a3 726d 	sub.w	r2, r3, #948	; 0x3b4
 80244ac:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80244b0:	6013      	str	r3, [r2, #0]
    return result;
 80244b2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80244b6:	f5a3 736d 	sub.w	r3, r3, #948	; 0x3b4
 80244ba:	681a      	ldr	r2, [r3, #0]
 80244bc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80244c0:	f5a3 7323 	sub.w	r3, r3, #652	; 0x28c
 80244c4:	601a      	str	r2, [r3, #0]
    int32_t mask = 0;
 80244c6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80244ca:	f5a3 7224 	sub.w	r2, r3, #656	; 0x290
 80244ce:	2300      	movs	r3, #0
 80244d0:	6013      	str	r3, [r2, #0]
    int32_t shift = 24;
 80244d2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80244d6:	f5a3 7225 	sub.w	r2, r3, #660	; 0x294
 80244da:	2318      	movs	r3, #24
 80244dc:	6013      	str	r3, [r2, #0]
    const int32_t val_mod_minus_quarter = (val & ((1 << shift) - 1)) - (1 << shift);
 80244de:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80244e2:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 80244e6:	2201      	movs	r2, #1
 80244e8:	681b      	ldr	r3, [r3, #0]
 80244ea:	fa02 f303 	lsl.w	r3, r2, r3
 80244ee:	1e5a      	subs	r2, r3, #1
 80244f0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80244f4:	f5a3 7323 	sub.w	r3, r3, #652	; 0x28c
 80244f8:	681b      	ldr	r3, [r3, #0]
 80244fa:	ea02 0003 	and.w	r0, r2, r3
 80244fe:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024502:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 8024506:	2201      	movs	r2, #1
 8024508:	681b      	ldr	r3, [r3, #0]
 802450a:	fa02 f103 	lsl.w	r1, r2, r3
 802450e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024512:	f5a3 7226 	sub.w	r2, r3, #664	; 0x298
 8024516:	1a43      	subs	r3, r0, r1
 8024518:	6013      	str	r3, [r2, #0]
    const int32_t remainder = val_mod_minus_quarter - val;
 802451a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802451e:	f5a3 7127 	sub.w	r1, r3, #668	; 0x29c
 8024522:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024526:	f5a3 7226 	sub.w	r2, r3, #664	; 0x298
 802452a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802452e:	f5a3 7323 	sub.w	r3, r3, #652	; 0x28c
 8024532:	6812      	ldr	r2, [r2, #0]
 8024534:	681b      	ldr	r3, [r3, #0]
 8024536:	1ad3      	subs	r3, r2, r3
 8024538:	600b      	str	r3, [r1, #0]
    const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 802453a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802453e:	f5a3 7326 	sub.w	r3, r3, #664	; 0x298
 8024542:	681b      	ldr	r3, [r3, #0]
 8024544:	0159      	lsls	r1, r3, #5
 8024546:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802454a:	f5a3 7228 	sub.w	r2, r3, #672	; 0x2a0
 802454e:	f101 5380 	add.w	r3, r1, #268435456	; 0x10000000
 8024552:	6013      	str	r3, [r2, #0]
 8024554:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024558:	f5a3 7229 	sub.w	r2, r3, #676	; 0x2a4
 802455c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024560:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 8024564:	681b      	ldr	r3, [r3, #0]
 8024566:	6013      	str	r3, [r2, #0]
 8024568:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802456c:	f5a3 722a 	sub.w	r2, r3, #680	; 0x2a8
 8024570:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024574:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 8024578:	681b      	ldr	r3, [r3, #0]
 802457a:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 802457c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024580:	f5a3 722b 	sub.w	r2, r3, #684	; 0x2ac
 8024584:	2300      	movs	r3, #0
 8024586:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8024588:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 802458c:	f04f 0300 	mov.w	r3, #0
 8024590:	f507 61de 	add.w	r1, r7, #1776	; 0x6f0
 8024594:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8024598:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802459c:	f5a3 7329 	sub.w	r3, r3, #676	; 0x2a4
 80245a0:	681b      	ldr	r3, [r3, #0]
 80245a2:	0fdb      	lsrs	r3, r3, #31
 80245a4:	b2da      	uxtb	r2, r3
 80245a6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80245aa:	f5a3 732a 	sub.w	r3, r3, #680	; 0x2a8
 80245ae:	681b      	ldr	r3, [r3, #0]
 80245b0:	0fdb      	lsrs	r3, r3, #31
 80245b2:	b2db      	uxtb	r3, r3
 80245b4:	4053      	eors	r3, r2
 80245b6:	b2db      	uxtb	r3, r3
 80245b8:	2b00      	cmp	r3, #0
 80245ba:	d012      	beq.n	80245e2 <arm_softmax_s8+0x28aa>
        mult = 1 - mult;
 80245bc:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 80245c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80245c4:	2100      	movs	r1, #0
 80245c6:	f1d2 0001 	rsbs	r0, r2, #1
 80245ca:	f8c7 0130 	str.w	r0, [r7, #304]	; 0x130
 80245ce:	eb61 0303 	sbc.w	r3, r1, r3
 80245d2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 80245d6:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	; 0x130
 80245da:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 80245de:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 80245e2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80245e6:	f5a3 7329 	sub.w	r3, r3, #676	; 0x2a4
 80245ea:	681b      	ldr	r3, [r3, #0]
 80245ec:	17da      	asrs	r2, r3, #31
 80245ee:	f8c7 33d8 	str.w	r3, [r7, #984]	; 0x3d8
 80245f2:	f8c7 23dc 	str.w	r2, [r7, #988]	; 0x3dc
 80245f6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80245fa:	f5a3 732a 	sub.w	r3, r3, #680	; 0x2a8
 80245fe:	681b      	ldr	r3, [r3, #0]
 8024600:	17da      	asrs	r2, r3, #31
 8024602:	f8c7 33d0 	str.w	r3, [r7, #976]	; 0x3d0
 8024606:	f8c7 23d4 	str.w	r2, [r7, #980]	; 0x3d4
 802460a:	e9d7 01f6 	ldrd	r0, r1, [r7, #984]	; 0x3d8
 802460e:	460b      	mov	r3, r1
 8024610:	f8d7 23d0 	ldr.w	r2, [r7, #976]	; 0x3d0
 8024614:	fb02 f203 	mul.w	r2, r2, r3
 8024618:	f8d7 33d4 	ldr.w	r3, [r7, #980]	; 0x3d4
 802461c:	e9c7 01f6 	strd	r0, r1, [r7, #984]	; 0x3d8
 8024620:	4601      	mov	r1, r0
 8024622:	fb01 f303 	mul.w	r3, r1, r3
 8024626:	4413      	add	r3, r2
 8024628:	f8d7 23d8 	ldr.w	r2, [r7, #984]	; 0x3d8
 802462c:	f8d7 13d0 	ldr.w	r1, [r7, #976]	; 0x3d0
 8024630:	fba2 1201 	umull	r1, r2, r2, r1
 8024634:	f8c7 2544 	str.w	r2, [r7, #1348]	; 0x544
 8024638:	460a      	mov	r2, r1
 802463a:	f8c7 2540 	str.w	r2, [r7, #1344]	; 0x540
 802463e:	f8d7 2544 	ldr.w	r2, [r7, #1348]	; 0x544
 8024642:	4413      	add	r3, r2
 8024644:	f8c7 3544 	str.w	r3, [r7, #1348]	; 0x544
 8024648:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 802464c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024650:	f8d7 1540 	ldr.w	r1, [r7, #1344]	; 0x540
 8024654:	1851      	adds	r1, r2, r1
 8024656:	f8c7 1128 	str.w	r1, [r7, #296]	; 0x128
 802465a:	f8d7 1544 	ldr.w	r1, [r7, #1348]	; 0x544
 802465e:	414b      	adcs	r3, r1
 8024660:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8024664:	e9d7 344a 	ldrd	r3, r4, [r7, #296]	; 0x128
 8024668:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 802466c:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8024670:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8024674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024678:	2b00      	cmp	r3, #0
 802467a:	da0a      	bge.n	8024692 <arm_softmax_s8+0x295a>
 802467c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8024680:	1851      	adds	r1, r2, r1
 8024682:	f8c7 1120 	str.w	r1, [r7, #288]	; 0x120
 8024686:	f143 0300 	adc.w	r3, r3, #0
 802468a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 802468e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8024692:	f04f 0000 	mov.w	r0, #0
 8024696:	f04f 0100 	mov.w	r1, #0
 802469a:	0fd0      	lsrs	r0, r2, #31
 802469c:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 80246a0:	17d9      	asrs	r1, r3, #31
 80246a2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80246a6:	f5a3 722b 	sub.w	r2, r3, #684	; 0x2ac
 80246aa:	4603      	mov	r3, r0
 80246ac:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 80246ae:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80246b2:	f5a3 7229 	sub.w	r2, r3, #676	; 0x2a4
 80246b6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80246ba:	f5a3 732a 	sub.w	r3, r3, #680	; 0x2a8
 80246be:	6812      	ldr	r2, [r2, #0]
 80246c0:	681b      	ldr	r3, [r3, #0]
 80246c2:	429a      	cmp	r2, r3
 80246c4:	d10e      	bne.n	80246e4 <arm_softmax_s8+0x29ac>
 80246c6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80246ca:	f5a3 7329 	sub.w	r3, r3, #676	; 0x2a4
 80246ce:	681b      	ldr	r3, [r3, #0]
 80246d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80246d4:	d106      	bne.n	80246e4 <arm_softmax_s8+0x29ac>
        result = Q31_MAX;
 80246d6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80246da:	f5a3 722b 	sub.w	r2, r3, #684	; 0x2ac
 80246de:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80246e2:	6013      	str	r3, [r2, #0]
    return result;
 80246e4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80246e8:	f5a3 732b 	sub.w	r3, r3, #684	; 0x2ac
 80246ec:	681a      	ldr	r2, [r3, #0]
    const int32_t x2 = MUL_SAT(x, x);
 80246ee:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80246f2:	f5a3 732f 	sub.w	r3, r3, #700	; 0x2bc
 80246f6:	601a      	str	r2, [r3, #0]
 80246f8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80246fc:	f5a3 7230 	sub.w	r2, r3, #704	; 0x2c0
 8024700:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024704:	f5a3 732f 	sub.w	r3, r3, #700	; 0x2bc
 8024708:	681b      	ldr	r3, [r3, #0]
 802470a:	6013      	str	r3, [r2, #0]
 802470c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024710:	f5a3 7231 	sub.w	r2, r3, #708	; 0x2c4
 8024714:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024718:	f5a3 732f 	sub.w	r3, r3, #700	; 0x2bc
 802471c:	681b      	ldr	r3, [r3, #0]
 802471e:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8024720:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024724:	f5a3 7232 	sub.w	r2, r3, #712	; 0x2c8
 8024728:	2300      	movs	r3, #0
 802472a:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 802472c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8024730:	f04f 0300 	mov.w	r3, #0
 8024734:	f507 61db 	add.w	r1, r7, #1752	; 0x6d8
 8024738:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 802473c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024740:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
 8024744:	681b      	ldr	r3, [r3, #0]
 8024746:	0fdb      	lsrs	r3, r3, #31
 8024748:	b2da      	uxtb	r2, r3
 802474a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802474e:	f5a3 7331 	sub.w	r3, r3, #708	; 0x2c4
 8024752:	681b      	ldr	r3, [r3, #0]
 8024754:	0fdb      	lsrs	r3, r3, #31
 8024756:	b2db      	uxtb	r3, r3
 8024758:	4053      	eors	r3, r2
 802475a:	b2db      	uxtb	r3, r3
 802475c:	2b00      	cmp	r3, #0
 802475e:	d012      	beq.n	8024786 <arm_softmax_s8+0x2a4e>
        mult = 1 - mult;
 8024760:	f507 63db 	add.w	r3, r7, #1752	; 0x6d8
 8024764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024768:	2100      	movs	r1, #0
 802476a:	f1d2 0001 	rsbs	r0, r2, #1
 802476e:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118
 8024772:	eb61 0303 	sbc.w	r3, r1, r3
 8024776:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 802477a:	e9d7 3446 	ldrd	r3, r4, [r7, #280]	; 0x118
 802477e:	f507 62db 	add.w	r2, r7, #1752	; 0x6d8
 8024782:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8024786:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802478a:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
 802478e:	681b      	ldr	r3, [r3, #0]
 8024790:	17da      	asrs	r2, r3, #31
 8024792:	f8c7 33c8 	str.w	r3, [r7, #968]	; 0x3c8
 8024796:	f8c7 23cc 	str.w	r2, [r7, #972]	; 0x3cc
 802479a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802479e:	f5a3 7331 	sub.w	r3, r3, #708	; 0x2c4
 80247a2:	681b      	ldr	r3, [r3, #0]
 80247a4:	17da      	asrs	r2, r3, #31
 80247a6:	f8c7 33c0 	str.w	r3, [r7, #960]	; 0x3c0
 80247aa:	f8c7 23c4 	str.w	r2, [r7, #964]	; 0x3c4
 80247ae:	e9d7 01f2 	ldrd	r0, r1, [r7, #968]	; 0x3c8
 80247b2:	460b      	mov	r3, r1
 80247b4:	f8d7 23c0 	ldr.w	r2, [r7, #960]	; 0x3c0
 80247b8:	fb02 f203 	mul.w	r2, r2, r3
 80247bc:	f8d7 33c4 	ldr.w	r3, [r7, #964]	; 0x3c4
 80247c0:	e9c7 01f2 	strd	r0, r1, [r7, #968]	; 0x3c8
 80247c4:	4601      	mov	r1, r0
 80247c6:	fb01 f303 	mul.w	r3, r1, r3
 80247ca:	4413      	add	r3, r2
 80247cc:	f8d7 23c8 	ldr.w	r2, [r7, #968]	; 0x3c8
 80247d0:	f8d7 13c0 	ldr.w	r1, [r7, #960]	; 0x3c0
 80247d4:	fba2 1201 	umull	r1, r2, r2, r1
 80247d8:	f8c7 253c 	str.w	r2, [r7, #1340]	; 0x53c
 80247dc:	460a      	mov	r2, r1
 80247de:	f8c7 2538 	str.w	r2, [r7, #1336]	; 0x538
 80247e2:	f8d7 253c 	ldr.w	r2, [r7, #1340]	; 0x53c
 80247e6:	4413      	add	r3, r2
 80247e8:	f8c7 353c 	str.w	r3, [r7, #1340]	; 0x53c
 80247ec:	f507 63db 	add.w	r3, r7, #1752	; 0x6d8
 80247f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80247f4:	f8d7 1538 	ldr.w	r1, [r7, #1336]	; 0x538
 80247f8:	1851      	adds	r1, r2, r1
 80247fa:	f8c7 1110 	str.w	r1, [r7, #272]	; 0x110
 80247fe:	f8d7 153c 	ldr.w	r1, [r7, #1340]	; 0x53c
 8024802:	414b      	adcs	r3, r1
 8024804:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8024808:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	; 0x110
 802480c:	f507 62db 	add.w	r2, r7, #1752	; 0x6d8
 8024810:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8024814:	f507 63db 	add.w	r3, r7, #1752	; 0x6d8
 8024818:	e9d3 2300 	ldrd	r2, r3, [r3]
 802481c:	2b00      	cmp	r3, #0
 802481e:	da0a      	bge.n	8024836 <arm_softmax_s8+0x2afe>
 8024820:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8024824:	1851      	adds	r1, r2, r1
 8024826:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108
 802482a:	f143 0300 	adc.w	r3, r3, #0
 802482e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8024832:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 8024836:	f04f 0000 	mov.w	r0, #0
 802483a:	f04f 0100 	mov.w	r1, #0
 802483e:	0fd0      	lsrs	r0, r2, #31
 8024840:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8024844:	17d9      	asrs	r1, r3, #31
 8024846:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802484a:	f5a3 7232 	sub.w	r2, r3, #712	; 0x2c8
 802484e:	4603      	mov	r3, r0
 8024850:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8024852:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024856:	f5a3 7230 	sub.w	r2, r3, #704	; 0x2c0
 802485a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802485e:	f5a3 7331 	sub.w	r3, r3, #708	; 0x2c4
 8024862:	6812      	ldr	r2, [r2, #0]
 8024864:	681b      	ldr	r3, [r3, #0]
 8024866:	429a      	cmp	r2, r3
 8024868:	d10e      	bne.n	8024888 <arm_softmax_s8+0x2b50>
 802486a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802486e:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
 8024872:	681b      	ldr	r3, [r3, #0]
 8024874:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8024878:	d106      	bne.n	8024888 <arm_softmax_s8+0x2b50>
        result = Q31_MAX;
 802487a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802487e:	f5a3 7232 	sub.w	r2, r3, #712	; 0x2c8
 8024882:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8024886:	6013      	str	r3, [r2, #0]
    return result;
 8024888:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802488c:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 8024890:	681a      	ldr	r2, [r3, #0]
 8024892:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024896:	f5a3 7335 	sub.w	r3, r3, #724	; 0x2d4
 802489a:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 802489c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80248a0:	f5a3 7236 	sub.w	r2, r3, #728	; 0x2d8
 80248a4:	2300      	movs	r3, #0
 80248a6:	6013      	str	r3, [r2, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 80248a8:	2104      	movs	r1, #4
 80248aa:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80248ae:	f5a3 7237 	sub.w	r2, r3, #732	; 0x2dc
 80248b2:	1e4b      	subs	r3, r1, #1
 80248b4:	6013      	str	r3, [r2, #0]
    int32_t remainder = remainder_mask & dividend;
 80248b6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80248ba:	f5a3 7138 	sub.w	r1, r3, #736	; 0x2e0
 80248be:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80248c2:	f5a3 7235 	sub.w	r2, r3, #724	; 0x2d4
 80248c6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80248ca:	f5a3 7337 	sub.w	r3, r3, #732	; 0x2dc
 80248ce:	6812      	ldr	r2, [r2, #0]
 80248d0:	681b      	ldr	r3, [r3, #0]
 80248d2:	4013      	ands	r3, r2
 80248d4:	600b      	str	r3, [r1, #0]
    result = dividend >> exponent;
 80248d6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80248da:	f5a3 7236 	sub.w	r2, r3, #728	; 0x2d8
 80248de:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80248e2:	f5a3 7335 	sub.w	r3, r3, #724	; 0x2d4
 80248e6:	681b      	ldr	r3, [r3, #0]
 80248e8:	109b      	asrs	r3, r3, #2
 80248ea:	6013      	str	r3, [r2, #0]
    q31_t threshold = remainder_mask >> 1;
 80248ec:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80248f0:	f5a3 7239 	sub.w	r2, r3, #740	; 0x2e4
 80248f4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80248f8:	f5a3 7337 	sub.w	r3, r3, #732	; 0x2dc
 80248fc:	681b      	ldr	r3, [r3, #0]
 80248fe:	105b      	asrs	r3, r3, #1
 8024900:	6013      	str	r3, [r2, #0]
    if (result < 0)
 8024902:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024906:	f5a3 7336 	sub.w	r3, r3, #728	; 0x2d8
 802490a:	681b      	ldr	r3, [r3, #0]
 802490c:	2b00      	cmp	r3, #0
 802490e:	da0a      	bge.n	8024926 <arm_softmax_s8+0x2bee>
        threshold++;
 8024910:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024914:	f5a3 7239 	sub.w	r2, r3, #740	; 0x2e4
 8024918:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802491c:	f5a3 7339 	sub.w	r3, r3, #740	; 0x2e4
 8024920:	681b      	ldr	r3, [r3, #0]
 8024922:	3301      	adds	r3, #1
 8024924:	6013      	str	r3, [r2, #0]
    if (remainder > threshold)
 8024926:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802492a:	f5a3 7238 	sub.w	r2, r3, #736	; 0x2e0
 802492e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024932:	f5a3 7339 	sub.w	r3, r3, #740	; 0x2e4
 8024936:	6812      	ldr	r2, [r2, #0]
 8024938:	681b      	ldr	r3, [r3, #0]
 802493a:	429a      	cmp	r2, r3
 802493c:	dd0a      	ble.n	8024954 <arm_softmax_s8+0x2c1c>
        result++;
 802493e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024942:	f5a3 7236 	sub.w	r2, r3, #728	; 0x2d8
 8024946:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802494a:	f5a3 7336 	sub.w	r3, r3, #728	; 0x2d8
 802494e:	681b      	ldr	r3, [r3, #0]
 8024950:	3301      	adds	r3, #1
 8024952:	6013      	str	r3, [r2, #0]
    return result;
 8024954:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024958:	f5a3 7336 	sub.w	r3, r3, #728	; 0x2d8
 802495c:	681c      	ldr	r4, [r3, #0]
 802495e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024962:	f5a3 723a 	sub.w	r2, r3, #744	; 0x2e8
 8024966:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802496a:	f5a3 732f 	sub.w	r3, r3, #700	; 0x2bc
 802496e:	681b      	ldr	r3, [r3, #0]
 8024970:	6013      	str	r3, [r2, #0]
 8024972:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024976:	f5a3 723b 	sub.w	r2, r3, #748	; 0x2ec
 802497a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802497e:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 8024982:	681b      	ldr	r3, [r3, #0]
 8024984:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8024986:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802498a:	f5a3 723c 	sub.w	r2, r3, #752	; 0x2f0
 802498e:	2300      	movs	r3, #0
 8024990:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8024992:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8024996:	f04f 0300 	mov.w	r3, #0
 802499a:	f507 61d6 	add.w	r1, r7, #1712	; 0x6b0
 802499e:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 80249a2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80249a6:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 80249aa:	681b      	ldr	r3, [r3, #0]
 80249ac:	0fdb      	lsrs	r3, r3, #31
 80249ae:	b2da      	uxtb	r2, r3
 80249b0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80249b4:	f5a3 733b 	sub.w	r3, r3, #748	; 0x2ec
 80249b8:	681b      	ldr	r3, [r3, #0]
 80249ba:	0fdb      	lsrs	r3, r3, #31
 80249bc:	b2db      	uxtb	r3, r3
 80249be:	4053      	eors	r3, r2
 80249c0:	b2db      	uxtb	r3, r3
 80249c2:	2b00      	cmp	r3, #0
 80249c4:	d012      	beq.n	80249ec <arm_softmax_s8+0x2cb4>
        mult = 1 - mult;
 80249c6:	f507 63d6 	add.w	r3, r7, #1712	; 0x6b0
 80249ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80249ce:	2100      	movs	r1, #0
 80249d0:	f1d2 0001 	rsbs	r0, r2, #1
 80249d4:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
 80249d8:	eb61 0303 	sbc.w	r3, r1, r3
 80249dc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80249e0:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	; 0x100
 80249e4:	f507 61d6 	add.w	r1, r7, #1712	; 0x6b0
 80249e8:	e9c1 2300 	strd	r2, r3, [r1]
    mult = mult + (q63_t)m1 * m2;
 80249ec:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80249f0:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 80249f4:	681b      	ldr	r3, [r3, #0]
 80249f6:	17da      	asrs	r2, r3, #31
 80249f8:	f8c7 33b8 	str.w	r3, [r7, #952]	; 0x3b8
 80249fc:	f8c7 23bc 	str.w	r2, [r7, #956]	; 0x3bc
 8024a00:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024a04:	f5a3 733b 	sub.w	r3, r3, #748	; 0x2ec
 8024a08:	681b      	ldr	r3, [r3, #0]
 8024a0a:	17da      	asrs	r2, r3, #31
 8024a0c:	f8c7 33b0 	str.w	r3, [r7, #944]	; 0x3b0
 8024a10:	f8c7 23b4 	str.w	r2, [r7, #948]	; 0x3b4
 8024a14:	e9d7 01ee 	ldrd	r0, r1, [r7, #952]	; 0x3b8
 8024a18:	460b      	mov	r3, r1
 8024a1a:	f8d7 23b0 	ldr.w	r2, [r7, #944]	; 0x3b0
 8024a1e:	fb02 f203 	mul.w	r2, r2, r3
 8024a22:	f8d7 33b4 	ldr.w	r3, [r7, #948]	; 0x3b4
 8024a26:	e9c7 01ee 	strd	r0, r1, [r7, #952]	; 0x3b8
 8024a2a:	4601      	mov	r1, r0
 8024a2c:	fb01 f303 	mul.w	r3, r1, r3
 8024a30:	4413      	add	r3, r2
 8024a32:	f8d7 23b8 	ldr.w	r2, [r7, #952]	; 0x3b8
 8024a36:	f8d7 13b0 	ldr.w	r1, [r7, #944]	; 0x3b0
 8024a3a:	fba2 1201 	umull	r1, r2, r2, r1
 8024a3e:	f8c7 2534 	str.w	r2, [r7, #1332]	; 0x534
 8024a42:	460a      	mov	r2, r1
 8024a44:	f8c7 2530 	str.w	r2, [r7, #1328]	; 0x530
 8024a48:	f8d7 2534 	ldr.w	r2, [r7, #1332]	; 0x534
 8024a4c:	4413      	add	r3, r2
 8024a4e:	f8c7 3534 	str.w	r3, [r7, #1332]	; 0x534
 8024a52:	f507 63d6 	add.w	r3, r7, #1712	; 0x6b0
 8024a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024a5a:	f8d7 1530 	ldr.w	r1, [r7, #1328]	; 0x530
 8024a5e:	1851      	adds	r1, r2, r1
 8024a60:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8024a64:	f8d7 1534 	ldr.w	r1, [r7, #1332]	; 0x534
 8024a68:	414b      	adcs	r3, r1
 8024a6a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8024a6e:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	; 0xf8
 8024a72:	f507 61d6 	add.w	r1, r7, #1712	; 0x6b0
 8024a76:	e9c1 2300 	strd	r2, r3, [r1]
    result = (int32_t)(mult / (1ll << 31));
 8024a7a:	f507 63d6 	add.w	r3, r7, #1712	; 0x6b0
 8024a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024a82:	2b00      	cmp	r3, #0
 8024a84:	da0a      	bge.n	8024a9c <arm_softmax_s8+0x2d64>
 8024a86:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8024a8a:	1851      	adds	r1, r2, r1
 8024a8c:	f8c7 10f0 	str.w	r1, [r7, #240]	; 0xf0
 8024a90:	f143 0300 	adc.w	r3, r3, #0
 8024a94:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8024a98:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8024a9c:	f04f 0000 	mov.w	r0, #0
 8024aa0:	f04f 0100 	mov.w	r1, #0
 8024aa4:	0fd0      	lsrs	r0, r2, #31
 8024aa6:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8024aaa:	17d9      	asrs	r1, r3, #31
 8024aac:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024ab0:	f5a3 723c 	sub.w	r2, r3, #752	; 0x2f0
 8024ab4:	4603      	mov	r3, r0
 8024ab6:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8024ab8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024abc:	f5a3 723a 	sub.w	r2, r3, #744	; 0x2e8
 8024ac0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024ac4:	f5a3 733b 	sub.w	r3, r3, #748	; 0x2ec
 8024ac8:	6812      	ldr	r2, [r2, #0]
 8024aca:	681b      	ldr	r3, [r3, #0]
 8024acc:	429a      	cmp	r2, r3
 8024ace:	d10e      	bne.n	8024aee <arm_softmax_s8+0x2db6>
 8024ad0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024ad4:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 8024ad8:	681b      	ldr	r3, [r3, #0]
 8024ada:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8024ade:	d106      	bne.n	8024aee <arm_softmax_s8+0x2db6>
        result = Q31_MAX;
 8024ae0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024ae4:	f5a3 723c 	sub.w	r2, r3, #752	; 0x2f0
 8024ae8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8024aec:	6013      	str	r3, [r2, #0]
    return result;
 8024aee:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024af2:	f5a3 733c 	sub.w	r3, r3, #752	; 0x2f0
 8024af6:	681b      	ldr	r3, [r3, #0]
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 8024af8:	18e2      	adds	r2, r4, r3
 8024afa:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024afe:	f5a3 733f 	sub.w	r3, r3, #764	; 0x2fc
 8024b02:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 8024b04:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024b08:	f5a3 7240 	sub.w	r2, r3, #768	; 0x300
 8024b0c:	2300      	movs	r3, #0
 8024b0e:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8024b10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8024b14:	f04f 0300 	mov.w	r3, #0
 8024b18:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 8024b1c:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8024b20:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024b24:	f5a3 733f 	sub.w	r3, r3, #764	; 0x2fc
 8024b28:	681b      	ldr	r3, [r3, #0]
 8024b2a:	0fdb      	lsrs	r3, r3, #31
 8024b2c:	b2da      	uxtb	r2, r3
 8024b2e:	2300      	movs	r3, #0
 8024b30:	4053      	eors	r3, r2
 8024b32:	b2db      	uxtb	r3, r3
 8024b34:	2b00      	cmp	r3, #0
 8024b36:	d012      	beq.n	8024b5e <arm_softmax_s8+0x2e26>
        mult = 1 - mult;
 8024b38:	f507 63d4 	add.w	r3, r7, #1696	; 0x6a0
 8024b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024b40:	2100      	movs	r1, #0
 8024b42:	f1d2 0001 	rsbs	r0, r2, #1
 8024b46:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
 8024b4a:	eb61 0303 	sbc.w	r3, r1, r3
 8024b4e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8024b52:	e9d7 343a 	ldrd	r3, r4, [r7, #232]	; 0xe8
 8024b56:	f507 62d4 	add.w	r2, r7, #1696	; 0x6a0
 8024b5a:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8024b5e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024b62:	f5a3 733f 	sub.w	r3, r3, #764	; 0x2fc
 8024b66:	681b      	ldr	r3, [r3, #0]
 8024b68:	17da      	asrs	r2, r3, #31
 8024b6a:	f8c7 33a8 	str.w	r3, [r7, #936]	; 0x3a8
 8024b6e:	f8c7 23ac 	str.w	r2, [r7, #940]	; 0x3ac
 8024b72:	a3c9      	add	r3, pc, #804	; (adr r3, 8024e98 <arm_softmax_s8+0x3160>)
 8024b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024b78:	f8d7 13ac 	ldr.w	r1, [r7, #940]	; 0x3ac
 8024b7c:	fb02 f001 	mul.w	r0, r2, r1
 8024b80:	f8d7 13a8 	ldr.w	r1, [r7, #936]	; 0x3a8
 8024b84:	fb01 f103 	mul.w	r1, r1, r3
 8024b88:	4401      	add	r1, r0
 8024b8a:	f8d7 03a8 	ldr.w	r0, [r7, #936]	; 0x3a8
 8024b8e:	fba0 2302 	umull	r2, r3, r0, r2
 8024b92:	f8c7 352c 	str.w	r3, [r7, #1324]	; 0x52c
 8024b96:	4613      	mov	r3, r2
 8024b98:	f8c7 3528 	str.w	r3, [r7, #1320]	; 0x528
 8024b9c:	f8d7 352c 	ldr.w	r3, [r7, #1324]	; 0x52c
 8024ba0:	18cb      	adds	r3, r1, r3
 8024ba2:	f8c7 352c 	str.w	r3, [r7, #1324]	; 0x52c
 8024ba6:	f507 63d4 	add.w	r3, r7, #1696	; 0x6a0
 8024baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024bae:	f8d7 1528 	ldr.w	r1, [r7, #1320]	; 0x528
 8024bb2:	1851      	adds	r1, r2, r1
 8024bb4:	f8c7 10e0 	str.w	r1, [r7, #224]	; 0xe0
 8024bb8:	f8d7 152c 	ldr.w	r1, [r7, #1324]	; 0x52c
 8024bbc:	414b      	adcs	r3, r1
 8024bbe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8024bc2:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 8024bc6:	f507 62d4 	add.w	r2, r7, #1696	; 0x6a0
 8024bca:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8024bce:	f507 63d4 	add.w	r3, r7, #1696	; 0x6a0
 8024bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024bd6:	2b00      	cmp	r3, #0
 8024bd8:	da0a      	bge.n	8024bf0 <arm_softmax_s8+0x2eb8>
 8024bda:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8024bde:	1851      	adds	r1, r2, r1
 8024be0:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 8024be4:	f143 0300 	adc.w	r3, r3, #0
 8024be8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8024bec:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 8024bf0:	f04f 0000 	mov.w	r0, #0
 8024bf4:	f04f 0100 	mov.w	r1, #0
 8024bf8:	0fd0      	lsrs	r0, r2, #31
 8024bfa:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8024bfe:	17d9      	asrs	r1, r3, #31
 8024c00:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024c04:	f5a3 7240 	sub.w	r2, r3, #768	; 0x300
 8024c08:	4603      	mov	r3, r0
 8024c0a:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8024c0c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024c10:	f5a3 733f 	sub.w	r3, r3, #764	; 0x2fc
 8024c14:	681a      	ldr	r2, [r3, #0]
 8024c16:	4b9e      	ldr	r3, [pc, #632]	; (8024e90 <arm_softmax_s8+0x3158>)
 8024c18:	429a      	cmp	r2, r3
 8024c1a:	d10e      	bne.n	8024c3a <arm_softmax_s8+0x2f02>
 8024c1c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024c20:	f5a3 733f 	sub.w	r3, r3, #764	; 0x2fc
 8024c24:	681b      	ldr	r3, [r3, #0]
 8024c26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8024c2a:	d106      	bne.n	8024c3a <arm_softmax_s8+0x2f02>
        result = Q31_MAX;
 8024c2c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024c30:	f5a3 7240 	sub.w	r2, r3, #768	; 0x300
 8024c34:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8024c38:	6013      	str	r3, [r2, #0]
    return result;
 8024c3a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024c3e:	f5a3 7340 	sub.w	r3, r3, #768	; 0x300
 8024c42:	681a      	ldr	r2, [r3, #0]
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 8024c44:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024c48:	f5a3 732f 	sub.w	r3, r3, #700	; 0x2bc
 8024c4c:	681b      	ldr	r3, [r3, #0]
 8024c4e:	441a      	add	r2, r3
 8024c50:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024c54:	f5a3 7343 	sub.w	r3, r3, #780	; 0x30c
 8024c58:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 8024c5a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024c5e:	f5a3 7244 	sub.w	r2, r3, #784	; 0x310
 8024c62:	2300      	movs	r3, #0
 8024c64:	6013      	str	r3, [r2, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 8024c66:	2102      	movs	r1, #2
 8024c68:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024c6c:	f5a3 7245 	sub.w	r2, r3, #788	; 0x314
 8024c70:	1e4b      	subs	r3, r1, #1
 8024c72:	6013      	str	r3, [r2, #0]
    int32_t remainder = remainder_mask & dividend;
 8024c74:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024c78:	f5a3 7146 	sub.w	r1, r3, #792	; 0x318
 8024c7c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024c80:	f5a3 7243 	sub.w	r2, r3, #780	; 0x30c
 8024c84:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024c88:	f5a3 7345 	sub.w	r3, r3, #788	; 0x314
 8024c8c:	6812      	ldr	r2, [r2, #0]
 8024c8e:	681b      	ldr	r3, [r3, #0]
 8024c90:	4013      	ands	r3, r2
 8024c92:	600b      	str	r3, [r1, #0]
    result = dividend >> exponent;
 8024c94:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024c98:	f5a3 7244 	sub.w	r2, r3, #784	; 0x310
 8024c9c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024ca0:	f5a3 7343 	sub.w	r3, r3, #780	; 0x30c
 8024ca4:	681b      	ldr	r3, [r3, #0]
 8024ca6:	105b      	asrs	r3, r3, #1
 8024ca8:	6013      	str	r3, [r2, #0]
    q31_t threshold = remainder_mask >> 1;
 8024caa:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024cae:	f5a3 7247 	sub.w	r2, r3, #796	; 0x31c
 8024cb2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024cb6:	f5a3 7345 	sub.w	r3, r3, #788	; 0x314
 8024cba:	681b      	ldr	r3, [r3, #0]
 8024cbc:	105b      	asrs	r3, r3, #1
 8024cbe:	6013      	str	r3, [r2, #0]
    if (result < 0)
 8024cc0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024cc4:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8024cc8:	681b      	ldr	r3, [r3, #0]
 8024cca:	2b00      	cmp	r3, #0
 8024ccc:	da0a      	bge.n	8024ce4 <arm_softmax_s8+0x2fac>
        threshold++;
 8024cce:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024cd2:	f5a3 7247 	sub.w	r2, r3, #796	; 0x31c
 8024cd6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024cda:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 8024cde:	681b      	ldr	r3, [r3, #0]
 8024ce0:	3301      	adds	r3, #1
 8024ce2:	6013      	str	r3, [r2, #0]
    if (remainder > threshold)
 8024ce4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024ce8:	f5a3 7246 	sub.w	r2, r3, #792	; 0x318
 8024cec:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024cf0:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 8024cf4:	6812      	ldr	r2, [r2, #0]
 8024cf6:	681b      	ldr	r3, [r3, #0]
 8024cf8:	429a      	cmp	r2, r3
 8024cfa:	dd0a      	ble.n	8024d12 <arm_softmax_s8+0x2fda>
        result++;
 8024cfc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024d00:	f5a3 7244 	sub.w	r2, r3, #784	; 0x310
 8024d04:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024d08:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8024d0c:	681b      	ldr	r3, [r3, #0]
 8024d0e:	3301      	adds	r3, #1
 8024d10:	6013      	str	r3, [r2, #0]
    return result;
 8024d12:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024d16:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8024d1a:	681a      	ldr	r2, [r3, #0]
        MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715827883) + x2, 1));
 8024d1c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024d20:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 8024d24:	681b      	ldr	r3, [r3, #0]
 8024d26:	441a      	add	r2, r3
 8024d28:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024d2c:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
 8024d30:	601a      	str	r2, [r3, #0]
    q31_t result = 0;
 8024d32:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024d36:	f5a3 7249 	sub.w	r2, r3, #804	; 0x324
 8024d3a:	2300      	movs	r3, #0
 8024d3c:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8024d3e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8024d42:	f04f 0300 	mov.w	r3, #0
 8024d46:	f507 61cf 	add.w	r1, r7, #1656	; 0x678
 8024d4a:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8024d4e:	2200      	movs	r2, #0
 8024d50:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024d54:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
 8024d58:	681b      	ldr	r3, [r3, #0]
 8024d5a:	0fdb      	lsrs	r3, r3, #31
 8024d5c:	b2db      	uxtb	r3, r3
 8024d5e:	4053      	eors	r3, r2
 8024d60:	b2db      	uxtb	r3, r3
 8024d62:	2b00      	cmp	r3, #0
 8024d64:	d012      	beq.n	8024d8c <arm_softmax_s8+0x3054>
        mult = 1 - mult;
 8024d66:	f507 63cf 	add.w	r3, r7, #1656	; 0x678
 8024d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024d6e:	2100      	movs	r1, #0
 8024d70:	f1d2 0001 	rsbs	r0, r2, #1
 8024d74:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
 8024d78:	eb61 0303 	sbc.w	r3, r1, r3
 8024d7c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8024d80:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	; 0xd0
 8024d84:	f507 62cf 	add.w	r2, r7, #1656	; 0x678
 8024d88:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8024d8c:	a13e      	add	r1, pc, #248	; (adr r1, 8024e88 <arm_softmax_s8+0x3150>)
 8024d8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8024d92:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024d96:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
 8024d9a:	681b      	ldr	r3, [r3, #0]
 8024d9c:	17da      	asrs	r2, r3, #31
 8024d9e:	f8c7 33a0 	str.w	r3, [r7, #928]	; 0x3a0
 8024da2:	f8c7 23a4 	str.w	r2, [r7, #932]	; 0x3a4
 8024da6:	f8d7 33a0 	ldr.w	r3, [r7, #928]	; 0x3a0
 8024daa:	fb03 f201 	mul.w	r2, r3, r1
 8024dae:	f8d7 33a4 	ldr.w	r3, [r7, #932]	; 0x3a4
 8024db2:	fb00 f303 	mul.w	r3, r0, r3
 8024db6:	4413      	add	r3, r2
 8024db8:	f8d7 23a0 	ldr.w	r2, [r7, #928]	; 0x3a0
 8024dbc:	fba0 1202 	umull	r1, r2, r0, r2
 8024dc0:	f8c7 2524 	str.w	r2, [r7, #1316]	; 0x524
 8024dc4:	460a      	mov	r2, r1
 8024dc6:	f8c7 2520 	str.w	r2, [r7, #1312]	; 0x520
 8024dca:	f8d7 2524 	ldr.w	r2, [r7, #1316]	; 0x524
 8024dce:	4413      	add	r3, r2
 8024dd0:	f8c7 3524 	str.w	r3, [r7, #1316]	; 0x524
 8024dd4:	f507 63cf 	add.w	r3, r7, #1656	; 0x678
 8024dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024ddc:	f8d7 1520 	ldr.w	r1, [r7, #1312]	; 0x520
 8024de0:	1851      	adds	r1, r2, r1
 8024de2:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 8024de6:	f8d7 1524 	ldr.w	r1, [r7, #1316]	; 0x524
 8024dea:	414b      	adcs	r3, r1
 8024dec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8024df0:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8024df4:	f507 62cf 	add.w	r2, r7, #1656	; 0x678
 8024df8:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8024dfc:	f507 63cf 	add.w	r3, r7, #1656	; 0x678
 8024e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024e04:	2b00      	cmp	r3, #0
 8024e06:	da0a      	bge.n	8024e1e <arm_softmax_s8+0x30e6>
 8024e08:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8024e0c:	1851      	adds	r1, r2, r1
 8024e0e:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 8024e12:	f143 0300 	adc.w	r3, r3, #0
 8024e16:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8024e1a:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8024e1e:	f04f 0000 	mov.w	r0, #0
 8024e22:	f04f 0100 	mov.w	r1, #0
 8024e26:	0fd0      	lsrs	r0, r2, #31
 8024e28:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8024e2c:	17d9      	asrs	r1, r3, #31
 8024e2e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024e32:	f5a3 7249 	sub.w	r2, r3, #804	; 0x324
 8024e36:	4603      	mov	r3, r0
 8024e38:	6013      	str	r3, [r2, #0]
    return result;
 8024e3a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024e3e:	f5a3 7349 	sub.w	r3, r3, #804	; 0x324
 8024e42:	6819      	ldr	r1, [r3, #0]
    int32_t result = 1895147668 +
 8024e44:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024e48:	f5a3 724d 	sub.w	r2, r3, #820	; 0x334
 8024e4c:	4b11      	ldr	r3, [pc, #68]	; (8024e94 <arm_softmax_s8+0x315c>)
 8024e4e:	440b      	add	r3, r1
 8024e50:	6013      	str	r3, [r2, #0]
    SELECT_IF_NON_ZERO(1672461947)
 8024e52:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024e56:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 8024e5a:	6819      	ldr	r1, [r3, #0]
 8024e5c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024e60:	f5a3 7225 	sub.w	r2, r3, #660	; 0x294
 8024e64:	1c4b      	adds	r3, r1, #1
 8024e66:	6013      	str	r3, [r2, #0]
 8024e68:	2301      	movs	r3, #1
 8024e6a:	fa03 f201 	lsl.w	r2, r3, r1
 8024e6e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024e72:	f5a3 7327 	sub.w	r3, r3, #668	; 0x29c
 8024e76:	681b      	ldr	r3, [r3, #0]
 8024e78:	4013      	ands	r3, r2
 8024e7a:	2b00      	cmp	r3, #0
 8024e7c:	d010      	beq.n	8024ea0 <arm_softmax_s8+0x3168>
 8024e7e:	f04f 32ff 	mov.w	r2, #4294967295
 8024e82:	e00e      	b.n	8024ea2 <arm_softmax_s8+0x316a>
 8024e84:	f3af 8000 	nop.w
 8024e88:	70f5a894 	.word	0x70f5a894
 8024e8c:	00000000 	.word	0x00000000
 8024e90:	2aaaaaab 	.word	0x2aaaaaab
 8024e94:	70f5a894 	.word	0x70f5a894
 8024e98:	2aaaaaab 	.word	0x2aaaaaab
 8024e9c:	00000000 	.word	0x00000000
 8024ea0:	2200      	movs	r2, #0
 8024ea2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024ea6:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8024eaa:	601a      	str	r2, [r3, #0]
 8024eac:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024eb0:	f5a3 724e 	sub.w	r2, r3, #824	; 0x338
 8024eb4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024eb8:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8024ebc:	681b      	ldr	r3, [r3, #0]
 8024ebe:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8024ec0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024ec4:	f5a3 724f 	sub.w	r2, r3, #828	; 0x33c
 8024ec8:	2300      	movs	r3, #0
 8024eca:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8024ecc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8024ed0:	f04f 0300 	mov.w	r3, #0
 8024ed4:	f507 61cc 	add.w	r1, r7, #1632	; 0x660
 8024ed8:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8024edc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024ee0:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8024ee4:	681b      	ldr	r3, [r3, #0]
 8024ee6:	0fdb      	lsrs	r3, r3, #31
 8024ee8:	b2da      	uxtb	r2, r3
 8024eea:	2300      	movs	r3, #0
 8024eec:	4053      	eors	r3, r2
 8024eee:	b2db      	uxtb	r3, r3
 8024ef0:	2b00      	cmp	r3, #0
 8024ef2:	d012      	beq.n	8024f1a <arm_softmax_s8+0x31e2>
        mult = 1 - mult;
 8024ef4:	f507 63cc 	add.w	r3, r7, #1632	; 0x660
 8024ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024efc:	2100      	movs	r1, #0
 8024efe:	f1d2 0001 	rsbs	r0, r2, #1
 8024f02:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
 8024f06:	eb61 0303 	sbc.w	r3, r1, r3
 8024f0a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8024f0e:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8024f12:	f507 62cc 	add.w	r2, r7, #1632	; 0x660
 8024f16:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8024f1a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024f1e:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8024f22:	681b      	ldr	r3, [r3, #0]
 8024f24:	17da      	asrs	r2, r3, #31
 8024f26:	f8c7 3398 	str.w	r3, [r7, #920]	; 0x398
 8024f2a:	f8c7 239c 	str.w	r2, [r7, #924]	; 0x39c
 8024f2e:	a3c4      	add	r3, pc, #784	; (adr r3, 8025240 <arm_softmax_s8+0x3508>)
 8024f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024f34:	f8d7 139c 	ldr.w	r1, [r7, #924]	; 0x39c
 8024f38:	fb02 f001 	mul.w	r0, r2, r1
 8024f3c:	f8d7 1398 	ldr.w	r1, [r7, #920]	; 0x398
 8024f40:	fb01 f103 	mul.w	r1, r1, r3
 8024f44:	4401      	add	r1, r0
 8024f46:	f8d7 0398 	ldr.w	r0, [r7, #920]	; 0x398
 8024f4a:	fba0 2302 	umull	r2, r3, r0, r2
 8024f4e:	f8c7 351c 	str.w	r3, [r7, #1308]	; 0x51c
 8024f52:	4613      	mov	r3, r2
 8024f54:	f8c7 3518 	str.w	r3, [r7, #1304]	; 0x518
 8024f58:	f8d7 351c 	ldr.w	r3, [r7, #1308]	; 0x51c
 8024f5c:	18cb      	adds	r3, r1, r3
 8024f5e:	f8c7 351c 	str.w	r3, [r7, #1308]	; 0x51c
 8024f62:	f507 63cc 	add.w	r3, r7, #1632	; 0x660
 8024f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024f6a:	f8d7 1518 	ldr.w	r1, [r7, #1304]	; 0x518
 8024f6e:	1851      	adds	r1, r2, r1
 8024f70:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 8024f74:	f8d7 151c 	ldr.w	r1, [r7, #1308]	; 0x51c
 8024f78:	414b      	adcs	r3, r1
 8024f7a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8024f7e:	e9d7 342c 	ldrd	r3, r4, [r7, #176]	; 0xb0
 8024f82:	f507 62cc 	add.w	r2, r7, #1632	; 0x660
 8024f86:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8024f8a:	f507 63cc 	add.w	r3, r7, #1632	; 0x660
 8024f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024f92:	2b00      	cmp	r3, #0
 8024f94:	da0a      	bge.n	8024fac <arm_softmax_s8+0x3274>
 8024f96:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8024f9a:	1851      	adds	r1, r2, r1
 8024f9c:	f8c7 10a8 	str.w	r1, [r7, #168]	; 0xa8
 8024fa0:	f143 0300 	adc.w	r3, r3, #0
 8024fa4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8024fa8:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8024fac:	f04f 0000 	mov.w	r0, #0
 8024fb0:	f04f 0100 	mov.w	r1, #0
 8024fb4:	0fd0      	lsrs	r0, r2, #31
 8024fb6:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8024fba:	17d9      	asrs	r1, r3, #31
 8024fbc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024fc0:	f5a3 724f 	sub.w	r2, r3, #828	; 0x33c
 8024fc4:	4603      	mov	r3, r0
 8024fc6:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8024fc8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024fcc:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8024fd0:	681a      	ldr	r2, [r3, #0]
 8024fd2:	4b99      	ldr	r3, [pc, #612]	; (8025238 <arm_softmax_s8+0x3500>)
 8024fd4:	429a      	cmp	r2, r3
 8024fd6:	d10e      	bne.n	8024ff6 <arm_softmax_s8+0x32be>
 8024fd8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024fdc:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8024fe0:	681b      	ldr	r3, [r3, #0]
 8024fe2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8024fe6:	d106      	bne.n	8024ff6 <arm_softmax_s8+0x32be>
        result = Q31_MAX;
 8024fe8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024fec:	f5a3 724f 	sub.w	r2, r3, #828	; 0x33c
 8024ff0:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8024ff4:	6013      	str	r3, [r2, #0]
    return result;
 8024ff6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8024ffa:	f5a3 734f 	sub.w	r3, r3, #828	; 0x33c
 8024ffe:	681a      	ldr	r2, [r3, #0]
    SELECT_IF_NON_ZERO(1672461947)
 8025000:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025004:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8025008:	681b      	ldr	r3, [r3, #0]
 802500a:	ea02 0003 	and.w	r0, r2, r3
 802500e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025012:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8025016:	681b      	ldr	r3, [r3, #0]
 8025018:	43da      	mvns	r2, r3
 802501a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802501e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8025022:	681b      	ldr	r3, [r3, #0]
 8025024:	ea02 0103 	and.w	r1, r2, r3
 8025028:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802502c:	f5a3 724d 	sub.w	r2, r3, #820	; 0x334
 8025030:	ea80 0301 	eor.w	r3, r0, r1
 8025034:	6013      	str	r3, [r2, #0]
    SELECT_IF_NON_ZERO(1302514674)
 8025036:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802503a:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 802503e:	6819      	ldr	r1, [r3, #0]
 8025040:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025044:	f5a3 7225 	sub.w	r2, r3, #660	; 0x294
 8025048:	1c4b      	adds	r3, r1, #1
 802504a:	6013      	str	r3, [r2, #0]
 802504c:	2301      	movs	r3, #1
 802504e:	fa03 f201 	lsl.w	r2, r3, r1
 8025052:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025056:	f5a3 7327 	sub.w	r3, r3, #668	; 0x29c
 802505a:	681b      	ldr	r3, [r3, #0]
 802505c:	4013      	ands	r3, r2
 802505e:	2b00      	cmp	r3, #0
 8025060:	d002      	beq.n	8025068 <arm_softmax_s8+0x3330>
 8025062:	f04f 32ff 	mov.w	r2, #4294967295
 8025066:	e000      	b.n	802506a <arm_softmax_s8+0x3332>
 8025068:	2200      	movs	r2, #0
 802506a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802506e:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8025072:	601a      	str	r2, [r3, #0]
 8025074:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025078:	f5a3 7253 	sub.w	r2, r3, #844	; 0x34c
 802507c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025080:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8025084:	681b      	ldr	r3, [r3, #0]
 8025086:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8025088:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802508c:	f5a3 7254 	sub.w	r2, r3, #848	; 0x350
 8025090:	2300      	movs	r3, #0
 8025092:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8025094:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8025098:	f04f 0300 	mov.w	r3, #0
 802509c:	f507 61ca 	add.w	r1, r7, #1616	; 0x650
 80250a0:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 80250a4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80250a8:	f5a3 7353 	sub.w	r3, r3, #844	; 0x34c
 80250ac:	681b      	ldr	r3, [r3, #0]
 80250ae:	0fdb      	lsrs	r3, r3, #31
 80250b0:	b2da      	uxtb	r2, r3
 80250b2:	2300      	movs	r3, #0
 80250b4:	4053      	eors	r3, r2
 80250b6:	b2db      	uxtb	r3, r3
 80250b8:	2b00      	cmp	r3, #0
 80250ba:	d012      	beq.n	80250e2 <arm_softmax_s8+0x33aa>
        mult = 1 - mult;
 80250bc:	f507 63ca 	add.w	r3, r7, #1616	; 0x650
 80250c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80250c4:	2100      	movs	r1, #0
 80250c6:	f1d2 0001 	rsbs	r0, r2, #1
 80250ca:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
 80250ce:	eb61 0303 	sbc.w	r3, r1, r3
 80250d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80250d6:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	; 0xa0
 80250da:	f507 62ca 	add.w	r2, r7, #1616	; 0x650
 80250de:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 80250e2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80250e6:	f5a3 7353 	sub.w	r3, r3, #844	; 0x34c
 80250ea:	681b      	ldr	r3, [r3, #0]
 80250ec:	17da      	asrs	r2, r3, #31
 80250ee:	f8c7 3390 	str.w	r3, [r7, #912]	; 0x390
 80250f2:	f8c7 2394 	str.w	r2, [r7, #916]	; 0x394
 80250f6:	a34e      	add	r3, pc, #312	; (adr r3, 8025230 <arm_softmax_s8+0x34f8>)
 80250f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80250fc:	f8d7 1394 	ldr.w	r1, [r7, #916]	; 0x394
 8025100:	fb02 f001 	mul.w	r0, r2, r1
 8025104:	f8d7 1390 	ldr.w	r1, [r7, #912]	; 0x390
 8025108:	fb01 f103 	mul.w	r1, r1, r3
 802510c:	4401      	add	r1, r0
 802510e:	f8d7 0390 	ldr.w	r0, [r7, #912]	; 0x390
 8025112:	fba0 2302 	umull	r2, r3, r0, r2
 8025116:	f8c7 3514 	str.w	r3, [r7, #1300]	; 0x514
 802511a:	4613      	mov	r3, r2
 802511c:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
 8025120:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8025124:	18cb      	adds	r3, r1, r3
 8025126:	f8c7 3514 	str.w	r3, [r7, #1300]	; 0x514
 802512a:	f507 63ca 	add.w	r3, r7, #1616	; 0x650
 802512e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025132:	f8d7 1510 	ldr.w	r1, [r7, #1296]	; 0x510
 8025136:	1851      	adds	r1, r2, r1
 8025138:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 802513c:	f8d7 1514 	ldr.w	r1, [r7, #1300]	; 0x514
 8025140:	414b      	adcs	r3, r1
 8025142:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8025146:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 802514a:	f507 62ca 	add.w	r2, r7, #1616	; 0x650
 802514e:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8025152:	f507 63ca 	add.w	r3, r7, #1616	; 0x650
 8025156:	e9d3 2300 	ldrd	r2, r3, [r3]
 802515a:	2b00      	cmp	r3, #0
 802515c:	da0a      	bge.n	8025174 <arm_softmax_s8+0x343c>
 802515e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8025162:	1851      	adds	r1, r2, r1
 8025164:	f8c7 1090 	str.w	r1, [r7, #144]	; 0x90
 8025168:	f143 0300 	adc.w	r3, r3, #0
 802516c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8025170:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8025174:	f04f 0000 	mov.w	r0, #0
 8025178:	f04f 0100 	mov.w	r1, #0
 802517c:	0fd0      	lsrs	r0, r2, #31
 802517e:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8025182:	17d9      	asrs	r1, r3, #31
 8025184:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025188:	f5a3 7254 	sub.w	r2, r3, #848	; 0x350
 802518c:	4603      	mov	r3, r0
 802518e:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8025190:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025194:	f5a3 7353 	sub.w	r3, r3, #844	; 0x34c
 8025198:	681a      	ldr	r2, [r3, #0]
 802519a:	4b28      	ldr	r3, [pc, #160]	; (802523c <arm_softmax_s8+0x3504>)
 802519c:	429a      	cmp	r2, r3
 802519e:	d10e      	bne.n	80251be <arm_softmax_s8+0x3486>
 80251a0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80251a4:	f5a3 7353 	sub.w	r3, r3, #844	; 0x34c
 80251a8:	681b      	ldr	r3, [r3, #0]
 80251aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80251ae:	d106      	bne.n	80251be <arm_softmax_s8+0x3486>
        result = Q31_MAX;
 80251b0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80251b4:	f5a3 7254 	sub.w	r2, r3, #848	; 0x350
 80251b8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80251bc:	6013      	str	r3, [r2, #0]
    return result;
 80251be:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80251c2:	f5a3 7354 	sub.w	r3, r3, #848	; 0x350
 80251c6:	681a      	ldr	r2, [r3, #0]
    SELECT_IF_NON_ZERO(1302514674)
 80251c8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80251cc:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 80251d0:	681b      	ldr	r3, [r3, #0]
 80251d2:	ea02 0003 	and.w	r0, r2, r3
 80251d6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80251da:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 80251de:	681b      	ldr	r3, [r3, #0]
 80251e0:	43da      	mvns	r2, r3
 80251e2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80251e6:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 80251ea:	681b      	ldr	r3, [r3, #0]
 80251ec:	ea02 0103 	and.w	r1, r2, r3
 80251f0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80251f4:	f5a3 724d 	sub.w	r2, r3, #820	; 0x334
 80251f8:	ea80 0301 	eor.w	r3, r0, r1
 80251fc:	6013      	str	r3, [r2, #0]
    SELECT_IF_NON_ZERO(790015084)
 80251fe:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025202:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 8025206:	6819      	ldr	r1, [r3, #0]
 8025208:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802520c:	f5a3 7225 	sub.w	r2, r3, #660	; 0x294
 8025210:	1c4b      	adds	r3, r1, #1
 8025212:	6013      	str	r3, [r2, #0]
 8025214:	2301      	movs	r3, #1
 8025216:	fa03 f201 	lsl.w	r2, r3, r1
 802521a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802521e:	f5a3 7327 	sub.w	r3, r3, #668	; 0x29c
 8025222:	681b      	ldr	r3, [r3, #0]
 8025224:	4013      	ands	r3, r2
 8025226:	2b00      	cmp	r3, #0
 8025228:	d00e      	beq.n	8025248 <arm_softmax_s8+0x3510>
 802522a:	f04f 32ff 	mov.w	r2, #4294967295
 802522e:	e00c      	b.n	802524a <arm_softmax_s8+0x3512>
 8025230:	4da2cbf2 	.word	0x4da2cbf2
 8025234:	00000000 	.word	0x00000000
 8025238:	63afbe7b 	.word	0x63afbe7b
 802523c:	4da2cbf2 	.word	0x4da2cbf2
 8025240:	63afbe7b 	.word	0x63afbe7b
 8025244:	00000000 	.word	0x00000000
 8025248:	2200      	movs	r2, #0
 802524a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802524e:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8025252:	601a      	str	r2, [r3, #0]
 8025254:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025258:	f5a3 7257 	sub.w	r2, r3, #860	; 0x35c
 802525c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025260:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8025264:	681b      	ldr	r3, [r3, #0]
 8025266:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8025268:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802526c:	f5a3 7258 	sub.w	r2, r3, #864	; 0x360
 8025270:	2300      	movs	r3, #0
 8025272:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8025274:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8025278:	f04f 0300 	mov.w	r3, #0
 802527c:	f507 61c8 	add.w	r1, r7, #1600	; 0x640
 8025280:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8025284:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025288:	f5a3 7357 	sub.w	r3, r3, #860	; 0x35c
 802528c:	681b      	ldr	r3, [r3, #0]
 802528e:	0fdb      	lsrs	r3, r3, #31
 8025290:	b2da      	uxtb	r2, r3
 8025292:	2300      	movs	r3, #0
 8025294:	4053      	eors	r3, r2
 8025296:	b2db      	uxtb	r3, r3
 8025298:	2b00      	cmp	r3, #0
 802529a:	d012      	beq.n	80252c2 <arm_softmax_s8+0x358a>
        mult = 1 - mult;
 802529c:	f507 63c8 	add.w	r3, r7, #1600	; 0x640
 80252a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80252a4:	2100      	movs	r1, #0
 80252a6:	f1d2 0001 	rsbs	r0, r2, #1
 80252aa:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
 80252ae:	eb61 0303 	sbc.w	r3, r1, r3
 80252b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80252b6:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 80252ba:	f507 62c8 	add.w	r2, r7, #1600	; 0x640
 80252be:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 80252c2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80252c6:	f5a3 7357 	sub.w	r3, r3, #860	; 0x35c
 80252ca:	681b      	ldr	r3, [r3, #0]
 80252cc:	17da      	asrs	r2, r3, #31
 80252ce:	f8c7 3388 	str.w	r3, [r7, #904]	; 0x388
 80252d2:	f8c7 238c 	str.w	r2, [r7, #908]	; 0x38c
 80252d6:	a3c0      	add	r3, pc, #768	; (adr r3, 80255d8 <arm_softmax_s8+0x38a0>)
 80252d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80252dc:	f8d7 138c 	ldr.w	r1, [r7, #908]	; 0x38c
 80252e0:	fb02 f001 	mul.w	r0, r2, r1
 80252e4:	f8d7 1388 	ldr.w	r1, [r7, #904]	; 0x388
 80252e8:	fb01 f103 	mul.w	r1, r1, r3
 80252ec:	4401      	add	r1, r0
 80252ee:	f8d7 0388 	ldr.w	r0, [r7, #904]	; 0x388
 80252f2:	fba0 2302 	umull	r2, r3, r0, r2
 80252f6:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
 80252fa:	4613      	mov	r3, r2
 80252fc:	f8c7 3508 	str.w	r3, [r7, #1288]	; 0x508
 8025300:	f8d7 350c 	ldr.w	r3, [r7, #1292]	; 0x50c
 8025304:	18cb      	adds	r3, r1, r3
 8025306:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
 802530a:	f507 63c8 	add.w	r3, r7, #1600	; 0x640
 802530e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025312:	f8d7 1508 	ldr.w	r1, [r7, #1288]	; 0x508
 8025316:	1851      	adds	r1, r2, r1
 8025318:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 802531c:	f8d7 150c 	ldr.w	r1, [r7, #1292]	; 0x50c
 8025320:	414b      	adcs	r3, r1
 8025322:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8025326:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 802532a:	f507 62c8 	add.w	r2, r7, #1600	; 0x640
 802532e:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8025332:	f507 63c8 	add.w	r3, r7, #1600	; 0x640
 8025336:	e9d3 2300 	ldrd	r2, r3, [r3]
 802533a:	2b00      	cmp	r3, #0
 802533c:	da08      	bge.n	8025350 <arm_softmax_s8+0x3618>
 802533e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8025342:	1851      	adds	r1, r2, r1
 8025344:	67b9      	str	r1, [r7, #120]	; 0x78
 8025346:	f143 0300 	adc.w	r3, r3, #0
 802534a:	67fb      	str	r3, [r7, #124]	; 0x7c
 802534c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8025350:	f04f 0000 	mov.w	r0, #0
 8025354:	f04f 0100 	mov.w	r1, #0
 8025358:	0fd0      	lsrs	r0, r2, #31
 802535a:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 802535e:	17d9      	asrs	r1, r3, #31
 8025360:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025364:	f5a3 7258 	sub.w	r2, r3, #864	; 0x360
 8025368:	4603      	mov	r3, r0
 802536a:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 802536c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025370:	f5a3 7357 	sub.w	r3, r3, #860	; 0x35c
 8025374:	681a      	ldr	r2, [r3, #0]
 8025376:	4b96      	ldr	r3, [pc, #600]	; (80255d0 <arm_softmax_s8+0x3898>)
 8025378:	429a      	cmp	r2, r3
 802537a:	d10e      	bne.n	802539a <arm_softmax_s8+0x3662>
 802537c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025380:	f5a3 7357 	sub.w	r3, r3, #860	; 0x35c
 8025384:	681b      	ldr	r3, [r3, #0]
 8025386:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802538a:	d106      	bne.n	802539a <arm_softmax_s8+0x3662>
        result = Q31_MAX;
 802538c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025390:	f5a3 7258 	sub.w	r2, r3, #864	; 0x360
 8025394:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8025398:	6013      	str	r3, [r2, #0]
    return result;
 802539a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802539e:	f5a3 7358 	sub.w	r3, r3, #864	; 0x360
 80253a2:	681a      	ldr	r2, [r3, #0]
    SELECT_IF_NON_ZERO(790015084)
 80253a4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80253a8:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 80253ac:	681b      	ldr	r3, [r3, #0]
 80253ae:	ea02 0003 	and.w	r0, r2, r3
 80253b2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80253b6:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 80253ba:	681b      	ldr	r3, [r3, #0]
 80253bc:	43da      	mvns	r2, r3
 80253be:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80253c2:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 80253c6:	681b      	ldr	r3, [r3, #0]
 80253c8:	ea02 0103 	and.w	r1, r2, r3
 80253cc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80253d0:	f5a3 724d 	sub.w	r2, r3, #820	; 0x334
 80253d4:	ea80 0301 	eor.w	r3, r0, r1
 80253d8:	6013      	str	r3, [r2, #0]
    SELECT_IF_NON_ZERO(290630308)
 80253da:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80253de:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 80253e2:	6819      	ldr	r1, [r3, #0]
 80253e4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80253e8:	f5a3 7225 	sub.w	r2, r3, #660	; 0x294
 80253ec:	1c4b      	adds	r3, r1, #1
 80253ee:	6013      	str	r3, [r2, #0]
 80253f0:	2301      	movs	r3, #1
 80253f2:	fa03 f201 	lsl.w	r2, r3, r1
 80253f6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80253fa:	f5a3 7327 	sub.w	r3, r3, #668	; 0x29c
 80253fe:	681b      	ldr	r3, [r3, #0]
 8025400:	4013      	ands	r3, r2
 8025402:	2b00      	cmp	r3, #0
 8025404:	d002      	beq.n	802540c <arm_softmax_s8+0x36d4>
 8025406:	f04f 32ff 	mov.w	r2, #4294967295
 802540a:	e000      	b.n	802540e <arm_softmax_s8+0x36d6>
 802540c:	2200      	movs	r2, #0
 802540e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025412:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8025416:	601a      	str	r2, [r3, #0]
 8025418:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802541c:	f5a3 725b 	sub.w	r2, r3, #876	; 0x36c
 8025420:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025424:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8025428:	681b      	ldr	r3, [r3, #0]
 802542a:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 802542c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025430:	f5a3 725c 	sub.w	r2, r3, #880	; 0x370
 8025434:	2300      	movs	r3, #0
 8025436:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8025438:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 802543c:	f04f 0300 	mov.w	r3, #0
 8025440:	f507 61c6 	add.w	r1, r7, #1584	; 0x630
 8025444:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8025448:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802544c:	f5a3 735b 	sub.w	r3, r3, #876	; 0x36c
 8025450:	681b      	ldr	r3, [r3, #0]
 8025452:	0fdb      	lsrs	r3, r3, #31
 8025454:	b2da      	uxtb	r2, r3
 8025456:	2300      	movs	r3, #0
 8025458:	4053      	eors	r3, r2
 802545a:	b2db      	uxtb	r3, r3
 802545c:	2b00      	cmp	r3, #0
 802545e:	d010      	beq.n	8025482 <arm_softmax_s8+0x374a>
        mult = 1 - mult;
 8025460:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 8025464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025468:	2100      	movs	r1, #0
 802546a:	f1d2 0001 	rsbs	r0, r2, #1
 802546e:	6738      	str	r0, [r7, #112]	; 0x70
 8025470:	eb61 0303 	sbc.w	r3, r1, r3
 8025474:	677b      	str	r3, [r7, #116]	; 0x74
 8025476:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 802547a:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 802547e:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8025482:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025486:	f5a3 735b 	sub.w	r3, r3, #876	; 0x36c
 802548a:	681b      	ldr	r3, [r3, #0]
 802548c:	17da      	asrs	r2, r3, #31
 802548e:	f8c7 3380 	str.w	r3, [r7, #896]	; 0x380
 8025492:	f8c7 2384 	str.w	r2, [r7, #900]	; 0x384
 8025496:	a34c      	add	r3, pc, #304	; (adr r3, 80255c8 <arm_softmax_s8+0x3890>)
 8025498:	e9d3 2300 	ldrd	r2, r3, [r3]
 802549c:	f8d7 1384 	ldr.w	r1, [r7, #900]	; 0x384
 80254a0:	fb02 f001 	mul.w	r0, r2, r1
 80254a4:	f8d7 1380 	ldr.w	r1, [r7, #896]	; 0x380
 80254a8:	fb01 f103 	mul.w	r1, r1, r3
 80254ac:	4401      	add	r1, r0
 80254ae:	f8d7 0380 	ldr.w	r0, [r7, #896]	; 0x380
 80254b2:	fba0 2302 	umull	r2, r3, r0, r2
 80254b6:	f8c7 3504 	str.w	r3, [r7, #1284]	; 0x504
 80254ba:	4613      	mov	r3, r2
 80254bc:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
 80254c0:	f8d7 3504 	ldr.w	r3, [r7, #1284]	; 0x504
 80254c4:	18cb      	adds	r3, r1, r3
 80254c6:	f8c7 3504 	str.w	r3, [r7, #1284]	; 0x504
 80254ca:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80254ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80254d2:	f8d7 1500 	ldr.w	r1, [r7, #1280]	; 0x500
 80254d6:	1851      	adds	r1, r2, r1
 80254d8:	66b9      	str	r1, [r7, #104]	; 0x68
 80254da:	f8d7 1504 	ldr.w	r1, [r7, #1284]	; 0x504
 80254de:	414b      	adcs	r3, r1
 80254e0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80254e2:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 80254e6:	f507 62c6 	add.w	r2, r7, #1584	; 0x630
 80254ea:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 80254ee:	f507 63c6 	add.w	r3, r7, #1584	; 0x630
 80254f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80254f6:	2b00      	cmp	r3, #0
 80254f8:	da08      	bge.n	802550c <arm_softmax_s8+0x37d4>
 80254fa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80254fe:	1851      	adds	r1, r2, r1
 8025500:	6639      	str	r1, [r7, #96]	; 0x60
 8025502:	f143 0300 	adc.w	r3, r3, #0
 8025506:	667b      	str	r3, [r7, #100]	; 0x64
 8025508:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 802550c:	f04f 0000 	mov.w	r0, #0
 8025510:	f04f 0100 	mov.w	r1, #0
 8025514:	0fd0      	lsrs	r0, r2, #31
 8025516:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 802551a:	17d9      	asrs	r1, r3, #31
 802551c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025520:	f5a3 725c 	sub.w	r2, r3, #880	; 0x370
 8025524:	4603      	mov	r3, r0
 8025526:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8025528:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802552c:	f5a3 735b 	sub.w	r3, r3, #876	; 0x36c
 8025530:	681a      	ldr	r2, [r3, #0]
 8025532:	4b28      	ldr	r3, [pc, #160]	; (80255d4 <arm_softmax_s8+0x389c>)
 8025534:	429a      	cmp	r2, r3
 8025536:	d10e      	bne.n	8025556 <arm_softmax_s8+0x381e>
 8025538:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802553c:	f5a3 735b 	sub.w	r3, r3, #876	; 0x36c
 8025540:	681b      	ldr	r3, [r3, #0]
 8025542:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8025546:	d106      	bne.n	8025556 <arm_softmax_s8+0x381e>
        result = Q31_MAX;
 8025548:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802554c:	f5a3 725c 	sub.w	r2, r3, #880	; 0x370
 8025550:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8025554:	6013      	str	r3, [r2, #0]
    return result;
 8025556:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802555a:	f5a3 735c 	sub.w	r3, r3, #880	; 0x370
 802555e:	681a      	ldr	r2, [r3, #0]
    SELECT_IF_NON_ZERO(290630308)
 8025560:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025564:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8025568:	681b      	ldr	r3, [r3, #0]
 802556a:	ea02 0003 	and.w	r0, r2, r3
 802556e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025572:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8025576:	681b      	ldr	r3, [r3, #0]
 8025578:	43da      	mvns	r2, r3
 802557a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802557e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8025582:	681b      	ldr	r3, [r3, #0]
 8025584:	ea02 0103 	and.w	r1, r2, r3
 8025588:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802558c:	f5a3 724d 	sub.w	r2, r3, #820	; 0x334
 8025590:	ea80 0301 	eor.w	r3, r0, r1
 8025594:	6013      	str	r3, [r2, #0]
    SELECT_IF_NON_ZERO(39332535)
 8025596:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802559a:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 802559e:	6819      	ldr	r1, [r3, #0]
 80255a0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80255a4:	f5a3 7225 	sub.w	r2, r3, #660	; 0x294
 80255a8:	1c4b      	adds	r3, r1, #1
 80255aa:	6013      	str	r3, [r2, #0]
 80255ac:	2301      	movs	r3, #1
 80255ae:	fa03 f201 	lsl.w	r2, r3, r1
 80255b2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80255b6:	f5a3 7327 	sub.w	r3, r3, #668	; 0x29c
 80255ba:	681b      	ldr	r3, [r3, #0]
 80255bc:	4013      	ands	r3, r2
 80255be:	2b00      	cmp	r3, #0
 80255c0:	d00e      	beq.n	80255e0 <arm_softmax_s8+0x38a8>
 80255c2:	f04f 32ff 	mov.w	r2, #4294967295
 80255c6:	e00c      	b.n	80255e2 <arm_softmax_s8+0x38aa>
 80255c8:	1152aaa4 	.word	0x1152aaa4
 80255cc:	00000000 	.word	0x00000000
 80255d0:	2f16ac6c 	.word	0x2f16ac6c
 80255d4:	1152aaa4 	.word	0x1152aaa4
 80255d8:	2f16ac6c 	.word	0x2f16ac6c
 80255dc:	00000000 	.word	0x00000000
 80255e0:	2200      	movs	r2, #0
 80255e2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80255e6:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 80255ea:	601a      	str	r2, [r3, #0]
 80255ec:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80255f0:	f5a3 725f 	sub.w	r2, r3, #892	; 0x37c
 80255f4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80255f8:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 80255fc:	681b      	ldr	r3, [r3, #0]
 80255fe:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8025600:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025604:	f5a3 7260 	sub.w	r2, r3, #896	; 0x380
 8025608:	2300      	movs	r3, #0
 802560a:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 802560c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8025610:	f04f 0300 	mov.w	r3, #0
 8025614:	f507 61c4 	add.w	r1, r7, #1568	; 0x620
 8025618:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 802561c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025620:	f5a3 735f 	sub.w	r3, r3, #892	; 0x37c
 8025624:	681b      	ldr	r3, [r3, #0]
 8025626:	0fdb      	lsrs	r3, r3, #31
 8025628:	b2da      	uxtb	r2, r3
 802562a:	2300      	movs	r3, #0
 802562c:	4053      	eors	r3, r2
 802562e:	b2db      	uxtb	r3, r3
 8025630:	2b00      	cmp	r3, #0
 8025632:	d010      	beq.n	8025656 <arm_softmax_s8+0x391e>
        mult = 1 - mult;
 8025634:	f507 63c4 	add.w	r3, r7, #1568	; 0x620
 8025638:	e9d3 2300 	ldrd	r2, r3, [r3]
 802563c:	2100      	movs	r1, #0
 802563e:	f1d2 0001 	rsbs	r0, r2, #1
 8025642:	65b8      	str	r0, [r7, #88]	; 0x58
 8025644:	eb61 0303 	sbc.w	r3, r1, r3
 8025648:	65fb      	str	r3, [r7, #92]	; 0x5c
 802564a:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 802564e:	f507 62c4 	add.w	r2, r7, #1568	; 0x620
 8025652:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8025656:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802565a:	f5a3 735f 	sub.w	r3, r3, #892	; 0x37c
 802565e:	681b      	ldr	r3, [r3, #0]
 8025660:	17da      	asrs	r2, r3, #31
 8025662:	f8c7 3378 	str.w	r3, [r7, #888]	; 0x378
 8025666:	f8c7 237c 	str.w	r2, [r7, #892]	; 0x37c
 802566a:	a3bd      	add	r3, pc, #756	; (adr r3, 8025960 <arm_softmax_s8+0x3c28>)
 802566c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025670:	f8d7 137c 	ldr.w	r1, [r7, #892]	; 0x37c
 8025674:	fb02 f001 	mul.w	r0, r2, r1
 8025678:	f8d7 1378 	ldr.w	r1, [r7, #888]	; 0x378
 802567c:	fb01 f103 	mul.w	r1, r1, r3
 8025680:	4401      	add	r1, r0
 8025682:	f8d7 0378 	ldr.w	r0, [r7, #888]	; 0x378
 8025686:	fba0 2302 	umull	r2, r3, r0, r2
 802568a:	f8c7 34fc 	str.w	r3, [r7, #1276]	; 0x4fc
 802568e:	4613      	mov	r3, r2
 8025690:	f8c7 34f8 	str.w	r3, [r7, #1272]	; 0x4f8
 8025694:	f8d7 34fc 	ldr.w	r3, [r7, #1276]	; 0x4fc
 8025698:	18cb      	adds	r3, r1, r3
 802569a:	f8c7 34fc 	str.w	r3, [r7, #1276]	; 0x4fc
 802569e:	f507 63c4 	add.w	r3, r7, #1568	; 0x620
 80256a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80256a6:	f8d7 14f8 	ldr.w	r1, [r7, #1272]	; 0x4f8
 80256aa:	1851      	adds	r1, r2, r1
 80256ac:	6539      	str	r1, [r7, #80]	; 0x50
 80256ae:	f8d7 14fc 	ldr.w	r1, [r7, #1276]	; 0x4fc
 80256b2:	414b      	adcs	r3, r1
 80256b4:	657b      	str	r3, [r7, #84]	; 0x54
 80256b6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 80256ba:	f507 62c4 	add.w	r2, r7, #1568	; 0x620
 80256be:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 80256c2:	f507 63c4 	add.w	r3, r7, #1568	; 0x620
 80256c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80256ca:	2b00      	cmp	r3, #0
 80256cc:	da08      	bge.n	80256e0 <arm_softmax_s8+0x39a8>
 80256ce:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80256d2:	1851      	adds	r1, r2, r1
 80256d4:	64b9      	str	r1, [r7, #72]	; 0x48
 80256d6:	f143 0300 	adc.w	r3, r3, #0
 80256da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80256dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80256e0:	f04f 0000 	mov.w	r0, #0
 80256e4:	f04f 0100 	mov.w	r1, #0
 80256e8:	0fd0      	lsrs	r0, r2, #31
 80256ea:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 80256ee:	17d9      	asrs	r1, r3, #31
 80256f0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80256f4:	f5a3 7260 	sub.w	r2, r3, #896	; 0x380
 80256f8:	4603      	mov	r3, r0
 80256fa:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 80256fc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025700:	f5a3 735f 	sub.w	r3, r3, #892	; 0x37c
 8025704:	681a      	ldr	r2, [r3, #0]
 8025706:	4b94      	ldr	r3, [pc, #592]	; (8025958 <arm_softmax_s8+0x3c20>)
 8025708:	429a      	cmp	r2, r3
 802570a:	d10e      	bne.n	802572a <arm_softmax_s8+0x39f2>
 802570c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025710:	f5a3 735f 	sub.w	r3, r3, #892	; 0x37c
 8025714:	681b      	ldr	r3, [r3, #0]
 8025716:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802571a:	d106      	bne.n	802572a <arm_softmax_s8+0x39f2>
        result = Q31_MAX;
 802571c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025720:	f5a3 7260 	sub.w	r2, r3, #896	; 0x380
 8025724:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8025728:	6013      	str	r3, [r2, #0]
    return result;
 802572a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802572e:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 8025732:	681a      	ldr	r2, [r3, #0]
    SELECT_IF_NON_ZERO(39332535)
 8025734:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025738:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 802573c:	681b      	ldr	r3, [r3, #0]
 802573e:	ea02 0003 	and.w	r0, r2, r3
 8025742:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025746:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 802574a:	681b      	ldr	r3, [r3, #0]
 802574c:	43da      	mvns	r2, r3
 802574e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025752:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8025756:	681b      	ldr	r3, [r3, #0]
 8025758:	ea02 0103 	and.w	r1, r2, r3
 802575c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025760:	f5a3 724d 	sub.w	r2, r3, #820	; 0x334
 8025764:	ea80 0301 	eor.w	r3, r0, r1
 8025768:	6013      	str	r3, [r2, #0]
    SELECT_IF_NON_ZERO(720401)
 802576a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802576e:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 8025772:	6819      	ldr	r1, [r3, #0]
 8025774:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025778:	f5a3 7225 	sub.w	r2, r3, #660	; 0x294
 802577c:	1c4b      	adds	r3, r1, #1
 802577e:	6013      	str	r3, [r2, #0]
 8025780:	2301      	movs	r3, #1
 8025782:	fa03 f201 	lsl.w	r2, r3, r1
 8025786:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802578a:	f5a3 7327 	sub.w	r3, r3, #668	; 0x29c
 802578e:	681b      	ldr	r3, [r3, #0]
 8025790:	4013      	ands	r3, r2
 8025792:	2b00      	cmp	r3, #0
 8025794:	d002      	beq.n	802579c <arm_softmax_s8+0x3a64>
 8025796:	f04f 32ff 	mov.w	r2, #4294967295
 802579a:	e000      	b.n	802579e <arm_softmax_s8+0x3a66>
 802579c:	2200      	movs	r2, #0
 802579e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80257a2:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 80257a6:	601a      	str	r2, [r3, #0]
 80257a8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80257ac:	f5a3 7263 	sub.w	r2, r3, #908	; 0x38c
 80257b0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80257b4:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 80257b8:	681b      	ldr	r3, [r3, #0]
 80257ba:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 80257bc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80257c0:	f5a3 7264 	sub.w	r2, r3, #912	; 0x390
 80257c4:	2300      	movs	r3, #0
 80257c6:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 80257c8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80257cc:	f04f 0300 	mov.w	r3, #0
 80257d0:	f507 61c2 	add.w	r1, r7, #1552	; 0x610
 80257d4:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 80257d8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80257dc:	f5a3 7363 	sub.w	r3, r3, #908	; 0x38c
 80257e0:	681b      	ldr	r3, [r3, #0]
 80257e2:	0fdb      	lsrs	r3, r3, #31
 80257e4:	b2da      	uxtb	r2, r3
 80257e6:	2300      	movs	r3, #0
 80257e8:	4053      	eors	r3, r2
 80257ea:	b2db      	uxtb	r3, r3
 80257ec:	2b00      	cmp	r3, #0
 80257ee:	d010      	beq.n	8025812 <arm_softmax_s8+0x3ada>
        mult = 1 - mult;
 80257f0:	f507 63c2 	add.w	r3, r7, #1552	; 0x610
 80257f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80257f8:	2100      	movs	r1, #0
 80257fa:	f1d2 0001 	rsbs	r0, r2, #1
 80257fe:	6438      	str	r0, [r7, #64]	; 0x40
 8025800:	eb61 0303 	sbc.w	r3, r1, r3
 8025804:	647b      	str	r3, [r7, #68]	; 0x44
 8025806:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 802580a:	f507 62c2 	add.w	r2, r7, #1552	; 0x610
 802580e:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8025812:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025816:	f5a3 7363 	sub.w	r3, r3, #908	; 0x38c
 802581a:	681b      	ldr	r3, [r3, #0]
 802581c:	17da      	asrs	r2, r3, #31
 802581e:	f8c7 3370 	str.w	r3, [r7, #880]	; 0x370
 8025822:	f8c7 2374 	str.w	r2, [r7, #884]	; 0x374
 8025826:	4a4d      	ldr	r2, [pc, #308]	; (802595c <arm_softmax_s8+0x3c24>)
 8025828:	f04f 0300 	mov.w	r3, #0
 802582c:	f8d7 1374 	ldr.w	r1, [r7, #884]	; 0x374
 8025830:	fb02 f001 	mul.w	r0, r2, r1
 8025834:	f8d7 1370 	ldr.w	r1, [r7, #880]	; 0x370
 8025838:	fb01 f103 	mul.w	r1, r1, r3
 802583c:	4401      	add	r1, r0
 802583e:	f8d7 0370 	ldr.w	r0, [r7, #880]	; 0x370
 8025842:	fba0 2302 	umull	r2, r3, r0, r2
 8025846:	f8c7 34f4 	str.w	r3, [r7, #1268]	; 0x4f4
 802584a:	4613      	mov	r3, r2
 802584c:	f8c7 34f0 	str.w	r3, [r7, #1264]	; 0x4f0
 8025850:	f8d7 34f4 	ldr.w	r3, [r7, #1268]	; 0x4f4
 8025854:	18cb      	adds	r3, r1, r3
 8025856:	f8c7 34f4 	str.w	r3, [r7, #1268]	; 0x4f4
 802585a:	f507 63c2 	add.w	r3, r7, #1552	; 0x610
 802585e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025862:	f8d7 14f0 	ldr.w	r1, [r7, #1264]	; 0x4f0
 8025866:	1851      	adds	r1, r2, r1
 8025868:	63b9      	str	r1, [r7, #56]	; 0x38
 802586a:	f8d7 14f4 	ldr.w	r1, [r7, #1268]	; 0x4f4
 802586e:	414b      	adcs	r3, r1
 8025870:	63fb      	str	r3, [r7, #60]	; 0x3c
 8025872:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8025876:	f507 62c2 	add.w	r2, r7, #1552	; 0x610
 802587a:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 802587e:	f507 63c2 	add.w	r3, r7, #1552	; 0x610
 8025882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025886:	2b00      	cmp	r3, #0
 8025888:	da08      	bge.n	802589c <arm_softmax_s8+0x3b64>
 802588a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 802588e:	1851      	adds	r1, r2, r1
 8025890:	6339      	str	r1, [r7, #48]	; 0x30
 8025892:	f143 0300 	adc.w	r3, r3, #0
 8025896:	637b      	str	r3, [r7, #52]	; 0x34
 8025898:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 802589c:	f04f 0000 	mov.w	r0, #0
 80258a0:	f04f 0100 	mov.w	r1, #0
 80258a4:	0fd0      	lsrs	r0, r2, #31
 80258a6:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 80258aa:	17d9      	asrs	r1, r3, #31
 80258ac:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80258b0:	f5a3 7264 	sub.w	r2, r3, #912	; 0x390
 80258b4:	4603      	mov	r3, r0
 80258b6:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 80258b8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80258bc:	f5a3 7363 	sub.w	r3, r3, #908	; 0x38c
 80258c0:	681a      	ldr	r2, [r3, #0]
 80258c2:	4b26      	ldr	r3, [pc, #152]	; (802595c <arm_softmax_s8+0x3c24>)
 80258c4:	429a      	cmp	r2, r3
 80258c6:	d10e      	bne.n	80258e6 <arm_softmax_s8+0x3bae>
 80258c8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80258cc:	f5a3 7363 	sub.w	r3, r3, #908	; 0x38c
 80258d0:	681b      	ldr	r3, [r3, #0]
 80258d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80258d6:	d106      	bne.n	80258e6 <arm_softmax_s8+0x3bae>
        result = Q31_MAX;
 80258d8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80258dc:	f5a3 7264 	sub.w	r2, r3, #912	; 0x390
 80258e0:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80258e4:	6013      	str	r3, [r2, #0]
    return result;
 80258e6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80258ea:	f5a3 7364 	sub.w	r3, r3, #912	; 0x390
 80258ee:	681a      	ldr	r2, [r3, #0]
    SELECT_IF_NON_ZERO(720401)
 80258f0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80258f4:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 80258f8:	681b      	ldr	r3, [r3, #0]
 80258fa:	ea02 0003 	and.w	r0, r2, r3
 80258fe:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025902:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8025906:	681b      	ldr	r3, [r3, #0]
 8025908:	43da      	mvns	r2, r3
 802590a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802590e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8025912:	681b      	ldr	r3, [r3, #0]
 8025914:	ea02 0103 	and.w	r1, r2, r3
 8025918:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802591c:	f5a3 724d 	sub.w	r2, r3, #820	; 0x334
 8025920:	ea80 0301 	eor.w	r3, r0, r1
 8025924:	6013      	str	r3, [r2, #0]
    SELECT_IF_NON_ZERO(242)
 8025926:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802592a:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 802592e:	6819      	ldr	r1, [r3, #0]
 8025930:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025934:	f5a3 7225 	sub.w	r2, r3, #660	; 0x294
 8025938:	1c4b      	adds	r3, r1, #1
 802593a:	6013      	str	r3, [r2, #0]
 802593c:	2301      	movs	r3, #1
 802593e:	fa03 f201 	lsl.w	r2, r3, r1
 8025942:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025946:	f5a3 7327 	sub.w	r3, r3, #668	; 0x29c
 802594a:	681b      	ldr	r3, [r3, #0]
 802594c:	4013      	ands	r3, r2
 802594e:	2b00      	cmp	r3, #0
 8025950:	d00a      	beq.n	8025968 <arm_softmax_s8+0x3c30>
 8025952:	f04f 32ff 	mov.w	r2, #4294967295
 8025956:	e008      	b.n	802596a <arm_softmax_s8+0x3c32>
 8025958:	02582ab7 	.word	0x02582ab7
 802595c:	000afe11 	.word	0x000afe11
 8025960:	02582ab7 	.word	0x02582ab7
 8025964:	00000000 	.word	0x00000000
 8025968:	2200      	movs	r2, #0
 802596a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802596e:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8025972:	601a      	str	r2, [r3, #0]
 8025974:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025978:	f5a3 7267 	sub.w	r2, r3, #924	; 0x39c
 802597c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025980:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8025984:	681b      	ldr	r3, [r3, #0]
 8025986:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8025988:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 802598c:	f5a3 7268 	sub.w	r2, r3, #928	; 0x3a0
 8025990:	2300      	movs	r3, #0
 8025992:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8025994:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8025998:	f04f 0300 	mov.w	r3, #0
 802599c:	f507 61c0 	add.w	r1, r7, #1536	; 0x600
 80259a0:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 80259a4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80259a8:	f5a3 7367 	sub.w	r3, r3, #924	; 0x39c
 80259ac:	681b      	ldr	r3, [r3, #0]
 80259ae:	0fdb      	lsrs	r3, r3, #31
 80259b0:	b2da      	uxtb	r2, r3
 80259b2:	2300      	movs	r3, #0
 80259b4:	4053      	eors	r3, r2
 80259b6:	b2db      	uxtb	r3, r3
 80259b8:	2b00      	cmp	r3, #0
 80259ba:	d010      	beq.n	80259de <arm_softmax_s8+0x3ca6>
        mult = 1 - mult;
 80259bc:	f507 63c0 	add.w	r3, r7, #1536	; 0x600
 80259c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80259c4:	2100      	movs	r1, #0
 80259c6:	f1d2 0001 	rsbs	r0, r2, #1
 80259ca:	62b8      	str	r0, [r7, #40]	; 0x28
 80259cc:	eb61 0303 	sbc.w	r3, r1, r3
 80259d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80259d2:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80259d6:	f507 62c0 	add.w	r2, r7, #1536	; 0x600
 80259da:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 80259de:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 80259e2:	f5a3 7367 	sub.w	r3, r3, #924	; 0x39c
 80259e6:	681b      	ldr	r3, [r3, #0]
 80259e8:	17da      	asrs	r2, r3, #31
 80259ea:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
 80259ee:	f8c7 236c 	str.w	r2, [r7, #876]	; 0x36c
 80259f2:	f04f 02f2 	mov.w	r2, #242	; 0xf2
 80259f6:	f04f 0300 	mov.w	r3, #0
 80259fa:	f8d7 136c 	ldr.w	r1, [r7, #876]	; 0x36c
 80259fe:	fb02 f001 	mul.w	r0, r2, r1
 8025a02:	f8d7 1368 	ldr.w	r1, [r7, #872]	; 0x368
 8025a06:	fb01 f103 	mul.w	r1, r1, r3
 8025a0a:	4401      	add	r1, r0
 8025a0c:	f8d7 0368 	ldr.w	r0, [r7, #872]	; 0x368
 8025a10:	fba0 2302 	umull	r2, r3, r0, r2
 8025a14:	f8c7 34ec 	str.w	r3, [r7, #1260]	; 0x4ec
 8025a18:	4613      	mov	r3, r2
 8025a1a:	f8c7 34e8 	str.w	r3, [r7, #1256]	; 0x4e8
 8025a1e:	f8d7 34ec 	ldr.w	r3, [r7, #1260]	; 0x4ec
 8025a22:	18cb      	adds	r3, r1, r3
 8025a24:	f8c7 34ec 	str.w	r3, [r7, #1260]	; 0x4ec
 8025a28:	f507 63c0 	add.w	r3, r7, #1536	; 0x600
 8025a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025a30:	f8d7 14e8 	ldr.w	r1, [r7, #1256]	; 0x4e8
 8025a34:	1851      	adds	r1, r2, r1
 8025a36:	6239      	str	r1, [r7, #32]
 8025a38:	f8d7 14ec 	ldr.w	r1, [r7, #1260]	; 0x4ec
 8025a3c:	414b      	adcs	r3, r1
 8025a3e:	627b      	str	r3, [r7, #36]	; 0x24
 8025a40:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8025a44:	f507 62c0 	add.w	r2, r7, #1536	; 0x600
 8025a48:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8025a4c:	f507 63c0 	add.w	r3, r7, #1536	; 0x600
 8025a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025a54:	2b00      	cmp	r3, #0
 8025a56:	da08      	bge.n	8025a6a <arm_softmax_s8+0x3d32>
 8025a58:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8025a5c:	1851      	adds	r1, r2, r1
 8025a5e:	61b9      	str	r1, [r7, #24]
 8025a60:	f143 0300 	adc.w	r3, r3, #0
 8025a64:	61fb      	str	r3, [r7, #28]
 8025a66:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8025a6a:	f04f 0000 	mov.w	r0, #0
 8025a6e:	f04f 0100 	mov.w	r1, #0
 8025a72:	0fd0      	lsrs	r0, r2, #31
 8025a74:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8025a78:	17d9      	asrs	r1, r3, #31
 8025a7a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025a7e:	f5a3 7268 	sub.w	r2, r3, #928	; 0x3a0
 8025a82:	4603      	mov	r3, r0
 8025a84:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8025a86:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025a8a:	f5a3 7367 	sub.w	r3, r3, #924	; 0x39c
 8025a8e:	681b      	ldr	r3, [r3, #0]
 8025a90:	2bf2      	cmp	r3, #242	; 0xf2
 8025a92:	d10e      	bne.n	8025ab2 <arm_softmax_s8+0x3d7a>
 8025a94:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025a98:	f5a3 7367 	sub.w	r3, r3, #924	; 0x39c
 8025a9c:	681b      	ldr	r3, [r3, #0]
 8025a9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8025aa2:	d106      	bne.n	8025ab2 <arm_softmax_s8+0x3d7a>
        result = Q31_MAX;
 8025aa4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025aa8:	f5a3 7268 	sub.w	r2, r3, #928	; 0x3a0
 8025aac:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8025ab0:	6013      	str	r3, [r2, #0]
    return result;
 8025ab2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025ab6:	f5a3 7368 	sub.w	r3, r3, #928	; 0x3a0
 8025aba:	681a      	ldr	r2, [r3, #0]
    SELECT_IF_NON_ZERO(242)
 8025abc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025ac0:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8025ac4:	681b      	ldr	r3, [r3, #0]
 8025ac6:	ea02 0003 	and.w	r0, r2, r3
 8025aca:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025ace:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8025ad2:	681b      	ldr	r3, [r3, #0]
 8025ad4:	43da      	mvns	r2, r3
 8025ad6:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025ada:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8025ade:	681b      	ldr	r3, [r3, #0]
 8025ae0:	ea02 0103 	and.w	r1, r2, r3
 8025ae4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025ae8:	f5a3 724d 	sub.w	r2, r3, #820	; 0x334
 8025aec:	ea80 0301 	eor.w	r3, r0, r1
 8025af0:	6013      	str	r3, [r2, #0]
    mask = MASK_IF_ZERO(val);
 8025af2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025af6:	f5a3 7323 	sub.w	r3, r3, #652	; 0x28c
 8025afa:	681b      	ldr	r3, [r3, #0]
 8025afc:	2b00      	cmp	r3, #0
 8025afe:	d102      	bne.n	8025b06 <arm_softmax_s8+0x3dce>
 8025b00:	f04f 32ff 	mov.w	r2, #4294967295
 8025b04:	e000      	b.n	8025b08 <arm_softmax_s8+0x3dd0>
 8025b06:	2200      	movs	r2, #0
 8025b08:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025b0c:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8025b10:	601a      	str	r2, [r3, #0]
    return SELECT_USING_MASK(mask, Q31_MAX, result);
 8025b12:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025b16:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8025b1a:	681b      	ldr	r3, [r3, #0]
 8025b1c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8025b20:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025b24:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8025b28:	681b      	ldr	r3, [r3, #0]
 8025b2a:	43da      	mvns	r2, r3
 8025b2c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025b30:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8025b34:	681b      	ldr	r3, [r3, #0]
 8025b36:	4013      	ands	r3, r2
 8025b38:	4059      	eors	r1, r3
 8025b3a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025b3e:	f5a3 721e 	sub.w	r2, r3, #632	; 0x278
 8025b42:	f8d7 3984 	ldr.w	r3, [r7, #2436]	; 0x984
 8025b46:	6013      	str	r3, [r2, #0]
 8025b48:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025b4c:	f5a3 731f 	sub.w	r3, r3, #636	; 0x27c
 8025b50:	6019      	str	r1, [r3, #0]
    q31_t result = 0;
 8025b52:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025b56:	f5a3 7220 	sub.w	r2, r3, #640	; 0x280
 8025b5a:	2300      	movs	r3, #0
 8025b5c:	6013      	str	r3, [r2, #0]
    q63_t mult = 1 << 30;
 8025b5e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8025b62:	f04f 0300 	mov.w	r3, #0
 8025b66:	f507 61e4 	add.w	r1, r7, #1824	; 0x720
 8025b6a:	e9c1 2300 	strd	r2, r3, [r1]
    if ((m1 < 0) ^ (m2 < 0))
 8025b6e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025b72:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 8025b76:	681b      	ldr	r3, [r3, #0]
 8025b78:	0fdb      	lsrs	r3, r3, #31
 8025b7a:	b2da      	uxtb	r2, r3
 8025b7c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025b80:	f5a3 731f 	sub.w	r3, r3, #636	; 0x27c
 8025b84:	681b      	ldr	r3, [r3, #0]
 8025b86:	0fdb      	lsrs	r3, r3, #31
 8025b88:	b2db      	uxtb	r3, r3
 8025b8a:	4053      	eors	r3, r2
 8025b8c:	b2db      	uxtb	r3, r3
 8025b8e:	2b00      	cmp	r3, #0
 8025b90:	d010      	beq.n	8025bb4 <arm_softmax_s8+0x3e7c>
        mult = 1 - mult;
 8025b92:	f507 63e4 	add.w	r3, r7, #1824	; 0x720
 8025b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025b9a:	2100      	movs	r1, #0
 8025b9c:	f1d2 0001 	rsbs	r0, r2, #1
 8025ba0:	6138      	str	r0, [r7, #16]
 8025ba2:	eb61 0303 	sbc.w	r3, r1, r3
 8025ba6:	617b      	str	r3, [r7, #20]
 8025ba8:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8025bac:	f507 62e4 	add.w	r2, r7, #1824	; 0x720
 8025bb0:	e9c2 3400 	strd	r3, r4, [r2]
    mult = mult + (q63_t)m1 * m2;
 8025bb4:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025bb8:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 8025bbc:	681b      	ldr	r3, [r3, #0]
 8025bbe:	17da      	asrs	r2, r3, #31
 8025bc0:	f8c7 33e8 	str.w	r3, [r7, #1000]	; 0x3e8
 8025bc4:	f8c7 23ec 	str.w	r2, [r7, #1004]	; 0x3ec
 8025bc8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025bcc:	f5a3 731f 	sub.w	r3, r3, #636	; 0x27c
 8025bd0:	681b      	ldr	r3, [r3, #0]
 8025bd2:	17da      	asrs	r2, r3, #31
 8025bd4:	f8c7 33e0 	str.w	r3, [r7, #992]	; 0x3e0
 8025bd8:	f8c7 23e4 	str.w	r2, [r7, #996]	; 0x3e4
 8025bdc:	e9d7 01fa 	ldrd	r0, r1, [r7, #1000]	; 0x3e8
 8025be0:	460b      	mov	r3, r1
 8025be2:	f8d7 23e0 	ldr.w	r2, [r7, #992]	; 0x3e0
 8025be6:	fb02 f203 	mul.w	r2, r2, r3
 8025bea:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8025bee:	e9c7 01fa 	strd	r0, r1, [r7, #1000]	; 0x3e8
 8025bf2:	4601      	mov	r1, r0
 8025bf4:	fb01 f303 	mul.w	r3, r1, r3
 8025bf8:	4413      	add	r3, r2
 8025bfa:	f8d7 23e8 	ldr.w	r2, [r7, #1000]	; 0x3e8
 8025bfe:	f8d7 13e0 	ldr.w	r1, [r7, #992]	; 0x3e0
 8025c02:	fba2 1201 	umull	r1, r2, r2, r1
 8025c06:	f8c7 254c 	str.w	r2, [r7, #1356]	; 0x54c
 8025c0a:	460a      	mov	r2, r1
 8025c0c:	f8c7 2548 	str.w	r2, [r7, #1352]	; 0x548
 8025c10:	f8d7 254c 	ldr.w	r2, [r7, #1356]	; 0x54c
 8025c14:	4413      	add	r3, r2
 8025c16:	f8c7 354c 	str.w	r3, [r7, #1356]	; 0x54c
 8025c1a:	f507 63e4 	add.w	r3, r7, #1824	; 0x720
 8025c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025c22:	f8d7 1548 	ldr.w	r1, [r7, #1352]	; 0x548
 8025c26:	1851      	adds	r1, r2, r1
 8025c28:	60b9      	str	r1, [r7, #8]
 8025c2a:	f8d7 154c 	ldr.w	r1, [r7, #1356]	; 0x54c
 8025c2e:	414b      	adcs	r3, r1
 8025c30:	60fb      	str	r3, [r7, #12]
 8025c32:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8025c36:	f507 62e4 	add.w	r2, r7, #1824	; 0x720
 8025c3a:	e9c2 3400 	strd	r3, r4, [r2]
    result = (int32_t)(mult / (1ll << 31));
 8025c3e:	f507 63e4 	add.w	r3, r7, #1824	; 0x720
 8025c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025c46:	2b00      	cmp	r3, #0
 8025c48:	da08      	bge.n	8025c5c <arm_softmax_s8+0x3f24>
 8025c4a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8025c4e:	1851      	adds	r1, r2, r1
 8025c50:	6039      	str	r1, [r7, #0]
 8025c52:	f143 0300 	adc.w	r3, r3, #0
 8025c56:	607b      	str	r3, [r7, #4]
 8025c58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8025c5c:	f04f 0000 	mov.w	r0, #0
 8025c60:	f04f 0100 	mov.w	r1, #0
 8025c64:	0fd0      	lsrs	r0, r2, #31
 8025c66:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8025c6a:	17d9      	asrs	r1, r3, #31
 8025c6c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025c70:	f5a3 7220 	sub.w	r2, r3, #640	; 0x280
 8025c74:	4603      	mov	r3, r0
 8025c76:	6013      	str	r3, [r2, #0]
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8025c78:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025c7c:	f5a3 721e 	sub.w	r2, r3, #632	; 0x278
 8025c80:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025c84:	f5a3 731f 	sub.w	r3, r3, #636	; 0x27c
 8025c88:	6812      	ldr	r2, [r2, #0]
 8025c8a:	681b      	ldr	r3, [r3, #0]
 8025c8c:	429a      	cmp	r2, r3
 8025c8e:	d10e      	bne.n	8025cae <arm_softmax_s8+0x3f76>
 8025c90:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025c94:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 8025c98:	681b      	ldr	r3, [r3, #0]
 8025c9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8025c9e:	d106      	bne.n	8025cae <arm_softmax_s8+0x3f76>
        result = Q31_MAX;
 8025ca0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025ca4:	f5a3 7220 	sub.w	r2, r3, #640	; 0x280
 8025ca8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8025cac:	6013      	str	r3, [r2, #0]
    return result;
 8025cae:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025cb2:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8025cb6:	681a      	ldr	r2, [r3, #0]
 8025cb8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025cbc:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 8025cc0:	601a      	str	r2, [r3, #0]
 8025cc2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025cc6:	f5a3 7219 	sub.w	r2, r3, #612	; 0x264
 8025cca:	f8d7 3988 	ldr.w	r3, [r7, #2440]	; 0x988
 8025cce:	6013      	str	r3, [r2, #0]
    q31_t result = 0;
 8025cd0:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025cd4:	f5a3 721a 	sub.w	r2, r3, #616	; 0x268
 8025cd8:	2300      	movs	r3, #0
 8025cda:	6013      	str	r3, [r2, #0]
    const q31_t remainder_mask = (1 << exponent) - 1;
 8025cdc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025ce0:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8025ce4:	2201      	movs	r2, #1
 8025ce6:	681b      	ldr	r3, [r3, #0]
 8025ce8:	fa02 f103 	lsl.w	r1, r2, r3
 8025cec:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025cf0:	f5a3 721b 	sub.w	r2, r3, #620	; 0x26c
 8025cf4:	1e4b      	subs	r3, r1, #1
 8025cf6:	6013      	str	r3, [r2, #0]
    int32_t remainder = remainder_mask & dividend;
 8025cf8:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025cfc:	f5a3 711c 	sub.w	r1, r3, #624	; 0x270
 8025d00:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025d04:	f5a3 7218 	sub.w	r2, r3, #608	; 0x260
 8025d08:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025d0c:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 8025d10:	6812      	ldr	r2, [r2, #0]
 8025d12:	681b      	ldr	r3, [r3, #0]
 8025d14:	4013      	ands	r3, r2
 8025d16:	600b      	str	r3, [r1, #0]
    result = dividend >> exponent;
 8025d18:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025d1c:	f5a3 711a 	sub.w	r1, r3, #616	; 0x268
 8025d20:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025d24:	f5a3 7218 	sub.w	r2, r3, #608	; 0x260
 8025d28:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025d2c:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8025d30:	6812      	ldr	r2, [r2, #0]
 8025d32:	681b      	ldr	r3, [r3, #0]
 8025d34:	fa42 f303 	asr.w	r3, r2, r3
 8025d38:	600b      	str	r3, [r1, #0]
    q31_t threshold = remainder_mask >> 1;
 8025d3a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025d3e:	f5a3 721d 	sub.w	r2, r3, #628	; 0x274
 8025d42:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025d46:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 8025d4a:	681b      	ldr	r3, [r3, #0]
 8025d4c:	105b      	asrs	r3, r3, #1
 8025d4e:	6013      	str	r3, [r2, #0]
    if (result < 0)
 8025d50:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025d54:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 8025d58:	681b      	ldr	r3, [r3, #0]
 8025d5a:	2b00      	cmp	r3, #0
 8025d5c:	da0a      	bge.n	8025d74 <arm_softmax_s8+0x403c>
        threshold++;
 8025d5e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025d62:	f5a3 721d 	sub.w	r2, r3, #628	; 0x274
 8025d66:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025d6a:	f5a3 731d 	sub.w	r3, r3, #628	; 0x274
 8025d6e:	681b      	ldr	r3, [r3, #0]
 8025d70:	3301      	adds	r3, #1
 8025d72:	6013      	str	r3, [r2, #0]
    if (remainder > threshold)
 8025d74:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025d78:	f5a3 721c 	sub.w	r2, r3, #624	; 0x270
 8025d7c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025d80:	f5a3 731d 	sub.w	r3, r3, #628	; 0x274
 8025d84:	6812      	ldr	r2, [r2, #0]
 8025d86:	681b      	ldr	r3, [r3, #0]
 8025d88:	429a      	cmp	r2, r3
 8025d8a:	dd0a      	ble.n	8025da2 <arm_softmax_s8+0x406a>
        result++;
 8025d8c:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025d90:	f5a3 721a 	sub.w	r2, r3, #616	; 0x268
 8025d94:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025d98:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 8025d9c:	681b      	ldr	r3, [r3, #0]
 8025d9e:	3301      	adds	r3, #1
 8025da0:	6013      	str	r3, [r2, #0]
    return result;
 8025da2:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025da6:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 8025daa:	681b      	ldr	r3, [r3, #0]
                const int32_t res =
 8025dac:	3b80      	subs	r3, #128	; 0x80
 8025dae:	f8c7 3980 	str.w	r3, [r7, #2432]	; 0x980
                output[col] = (int8_t)CLAMP(res, (int32_t)127, (int32_t)-128);
 8025db2:	f8d7 3980 	ldr.w	r3, [r7, #2432]	; 0x980
 8025db6:	f113 0f7f 	cmn.w	r3, #127	; 0x7f
 8025dba:	db09      	blt.n	8025dd0 <arm_softmax_s8+0x4098>
 8025dbc:	f8d7 3980 	ldr.w	r3, [r7, #2432]	; 0x980
 8025dc0:	2b7e      	cmp	r3, #126	; 0x7e
 8025dc2:	dc03      	bgt.n	8025dcc <arm_softmax_s8+0x4094>
 8025dc4:	f8d7 3980 	ldr.w	r3, [r7, #2432]	; 0x980
 8025dc8:	b259      	sxtb	r1, r3
 8025dca:	e003      	b.n	8025dd4 <arm_softmax_s8+0x409c>
 8025dcc:	217f      	movs	r1, #127	; 0x7f
 8025dce:	e001      	b.n	8025dd4 <arm_softmax_s8+0x409c>
 8025dd0:	f06f 017f 	mvn.w	r1, #127	; 0x7f
 8025dd4:	f8d7 29a4 	ldr.w	r2, [r7, #2468]	; 0x9a4
 8025dd8:	f8d7 39d0 	ldr.w	r3, [r7, #2512]	; 0x9d0
 8025ddc:	441a      	add	r2, r3
 8025dde:	460b      	mov	r3, r1
 8025de0:	7013      	strb	r3, [r2, #0]
 8025de2:	e006      	b.n	8025df2 <arm_softmax_s8+0x40ba>
            }
            else
            {
                output[col] = -128;
 8025de4:	f8d7 29a4 	ldr.w	r2, [r7, #2468]	; 0x9a4
 8025de8:	f8d7 39d0 	ldr.w	r3, [r7, #2512]	; 0x9d0
 8025dec:	441a      	add	r2, r3
 8025dee:	2380      	movs	r3, #128	; 0x80
 8025df0:	7013      	strb	r3, [r2, #0]
        for (col = 0; col < row_size; ++col)
 8025df2:	f8d7 39a4 	ldr.w	r3, [r7, #2468]	; 0x9a4
 8025df6:	3301      	adds	r3, #1
 8025df8:	f8c7 39a4 	str.w	r3, [r7, #2468]	; 0x9a4
 8025dfc:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025e00:	f5a3 7373 	sub.w	r3, r3, #972	; 0x3cc
 8025e04:	f8d7 29a4 	ldr.w	r2, [r7, #2468]	; 0x9a4
 8025e08:	681b      	ldr	r3, [r3, #0]
 8025e0a:	429a      	cmp	r2, r3
 8025e0c:	f6fe aa71 	blt.w	80242f2 <arm_softmax_s8+0x25ba>
            }
        }
        input += row_size;
 8025e10:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025e14:	f5a3 7373 	sub.w	r3, r3, #972	; 0x3cc
 8025e18:	6819      	ldr	r1, [r3, #0]
 8025e1a:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025e1e:	f5a3 7271 	sub.w	r2, r3, #964	; 0x3c4
 8025e22:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025e26:	f5a3 7371 	sub.w	r3, r3, #964	; 0x3c4
 8025e2a:	681b      	ldr	r3, [r3, #0]
 8025e2c:	440b      	add	r3, r1
 8025e2e:	6013      	str	r3, [r2, #0]
        output += row_size;
 8025e30:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025e34:	f5a3 7373 	sub.w	r3, r3, #972	; 0x3cc
 8025e38:	681a      	ldr	r2, [r3, #0]
 8025e3a:	f8d7 39d0 	ldr.w	r3, [r7, #2512]	; 0x9d0
 8025e3e:	4413      	add	r3, r2
 8025e40:	f8c7 39d0 	str.w	r3, [r7, #2512]	; 0x9d0
    for (row_idx = 0; row_idx < num_rows; ++row_idx)
 8025e44:	f8d7 39a0 	ldr.w	r3, [r7, #2464]	; 0x9a0
 8025e48:	3301      	adds	r3, #1
 8025e4a:	f8c7 39a0 	str.w	r3, [r7, #2464]	; 0x9a0
 8025e4e:	f607 13a8 	addw	r3, r7, #2472	; 0x9a8
 8025e52:	f5a3 7372 	sub.w	r3, r3, #968	; 0x3c8
 8025e56:	f8d7 29a0 	ldr.w	r2, [r7, #2464]	; 0x9a0
 8025e5a:	681b      	ldr	r3, [r3, #0]
 8025e5c:	429a      	cmp	r2, r3
 8025e5e:	f6fb af93 	blt.w	8021d88 <arm_softmax_s8+0x50>
    }

#endif
}
 8025e62:	bf00      	nop
 8025e64:	bf00      	nop
 8025e66:	f607 17a8 	addw	r7, r7, #2472	; 0x9a8
 8025e6a:	46bd      	mov	sp, r7
 8025e6c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8025e70:	4770      	bx	lr
 8025e72:	bf00      	nop

08025e74 <_ZL8kf_bfly2P12kiss_fft_cpxjP14kiss_fft_statei>:
        kiss_fft_cpx * Fout,
        const size_t fstride,
        const kiss_fft_cfg st,
        int m
        )
{
 8025e74:	b480      	push	{r7}
 8025e76:	b089      	sub	sp, #36	; 0x24
 8025e78:	af00      	add	r7, sp, #0
 8025e7a:	60f8      	str	r0, [r7, #12]
 8025e7c:	60b9      	str	r1, [r7, #8]
 8025e7e:	607a      	str	r2, [r7, #4]
 8025e80:	603b      	str	r3, [r7, #0]
    kiss_fft_cpx * Fout2;
    kiss_fft_cpx * tw1 = st->twiddles;
 8025e82:	687b      	ldr	r3, [r7, #4]
 8025e84:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8025e88:	61bb      	str	r3, [r7, #24]
    kiss_fft_cpx t;
    Fout2 = Fout + m;
 8025e8a:	683b      	ldr	r3, [r7, #0]
 8025e8c:	00db      	lsls	r3, r3, #3
 8025e8e:	68fa      	ldr	r2, [r7, #12]
 8025e90:	4413      	add	r3, r2
 8025e92:	61fb      	str	r3, [r7, #28]
    do{
        C_FIXDIV(*Fout,2); C_FIXDIV(*Fout2,2);

        C_MUL (t,  *Fout2 , *tw1);
 8025e94:	69fb      	ldr	r3, [r7, #28]
 8025e96:	ed93 7a00 	vldr	s14, [r3]
 8025e9a:	69bb      	ldr	r3, [r7, #24]
 8025e9c:	edd3 7a00 	vldr	s15, [r3]
 8025ea0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8025ea4:	69fb      	ldr	r3, [r7, #28]
 8025ea6:	edd3 6a01 	vldr	s13, [r3, #4]
 8025eaa:	69bb      	ldr	r3, [r7, #24]
 8025eac:	edd3 7a01 	vldr	s15, [r3, #4]
 8025eb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8025eb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8025eb8:	edc7 7a04 	vstr	s15, [r7, #16]
 8025ebc:	69fb      	ldr	r3, [r7, #28]
 8025ebe:	ed93 7a00 	vldr	s14, [r3]
 8025ec2:	69bb      	ldr	r3, [r7, #24]
 8025ec4:	edd3 7a01 	vldr	s15, [r3, #4]
 8025ec8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8025ecc:	69fb      	ldr	r3, [r7, #28]
 8025ece:	edd3 6a01 	vldr	s13, [r3, #4]
 8025ed2:	69bb      	ldr	r3, [r7, #24]
 8025ed4:	edd3 7a00 	vldr	s15, [r3]
 8025ed8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8025edc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8025ee0:	edc7 7a05 	vstr	s15, [r7, #20]
        tw1 += fstride;
 8025ee4:	68bb      	ldr	r3, [r7, #8]
 8025ee6:	00db      	lsls	r3, r3, #3
 8025ee8:	69ba      	ldr	r2, [r7, #24]
 8025eea:	4413      	add	r3, r2
 8025eec:	61bb      	str	r3, [r7, #24]
        C_SUB( *Fout2 ,  *Fout , t );
 8025eee:	68fb      	ldr	r3, [r7, #12]
 8025ef0:	ed93 7a00 	vldr	s14, [r3]
 8025ef4:	edd7 7a04 	vldr	s15, [r7, #16]
 8025ef8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8025efc:	69fb      	ldr	r3, [r7, #28]
 8025efe:	edc3 7a00 	vstr	s15, [r3]
 8025f02:	68fb      	ldr	r3, [r7, #12]
 8025f04:	ed93 7a01 	vldr	s14, [r3, #4]
 8025f08:	edd7 7a05 	vldr	s15, [r7, #20]
 8025f0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8025f10:	69fb      	ldr	r3, [r7, #28]
 8025f12:	edc3 7a01 	vstr	s15, [r3, #4]
        C_ADDTO( *Fout ,  t );
 8025f16:	68fb      	ldr	r3, [r7, #12]
 8025f18:	ed93 7a00 	vldr	s14, [r3]
 8025f1c:	edd7 7a04 	vldr	s15, [r7, #16]
 8025f20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8025f24:	68fb      	ldr	r3, [r7, #12]
 8025f26:	edc3 7a00 	vstr	s15, [r3]
 8025f2a:	68fb      	ldr	r3, [r7, #12]
 8025f2c:	ed93 7a01 	vldr	s14, [r3, #4]
 8025f30:	edd7 7a05 	vldr	s15, [r7, #20]
 8025f34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8025f38:	68fb      	ldr	r3, [r7, #12]
 8025f3a:	edc3 7a01 	vstr	s15, [r3, #4]
        ++Fout2;
 8025f3e:	69fb      	ldr	r3, [r7, #28]
 8025f40:	3308      	adds	r3, #8
 8025f42:	61fb      	str	r3, [r7, #28]
        ++Fout;
 8025f44:	68fb      	ldr	r3, [r7, #12]
 8025f46:	3308      	adds	r3, #8
 8025f48:	60fb      	str	r3, [r7, #12]
    }while (--m);
 8025f4a:	683b      	ldr	r3, [r7, #0]
 8025f4c:	3b01      	subs	r3, #1
 8025f4e:	603b      	str	r3, [r7, #0]
 8025f50:	683b      	ldr	r3, [r7, #0]
 8025f52:	2b00      	cmp	r3, #0
 8025f54:	bf14      	ite	ne
 8025f56:	2301      	movne	r3, #1
 8025f58:	2300      	moveq	r3, #0
 8025f5a:	b2db      	uxtb	r3, r3
 8025f5c:	2b00      	cmp	r3, #0
 8025f5e:	d000      	beq.n	8025f62 <_ZL8kf_bfly2P12kiss_fft_cpxjP14kiss_fft_statei+0xee>
    do{
 8025f60:	e798      	b.n	8025e94 <_ZL8kf_bfly2P12kiss_fft_cpxjP14kiss_fft_statei+0x20>
}
 8025f62:	bf00      	nop
 8025f64:	3724      	adds	r7, #36	; 0x24
 8025f66:	46bd      	mov	sp, r7
 8025f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025f6c:	4770      	bx	lr

08025f6e <_ZL8kf_bfly4P12kiss_fft_cpxjP14kiss_fft_statej>:
        kiss_fft_cpx * Fout,
        const size_t fstride,
        const kiss_fft_cfg st,
        const size_t m
        )
{
 8025f6e:	b480      	push	{r7}
 8025f70:	b097      	sub	sp, #92	; 0x5c
 8025f72:	af00      	add	r7, sp, #0
 8025f74:	60f8      	str	r0, [r7, #12]
 8025f76:	60b9      	str	r1, [r7, #8]
 8025f78:	607a      	str	r2, [r7, #4]
 8025f7a:	603b      	str	r3, [r7, #0]
    kiss_fft_cpx *tw1,*tw2,*tw3;
    kiss_fft_cpx scratch[6];
    size_t k=m;
 8025f7c:	683b      	ldr	r3, [r7, #0]
 8025f7e:	64bb      	str	r3, [r7, #72]	; 0x48
    const size_t m2=2*m;
 8025f80:	683b      	ldr	r3, [r7, #0]
 8025f82:	005b      	lsls	r3, r3, #1
 8025f84:	647b      	str	r3, [r7, #68]	; 0x44
    const size_t m3=3*m;
 8025f86:	683a      	ldr	r2, [r7, #0]
 8025f88:	4613      	mov	r3, r2
 8025f8a:	005b      	lsls	r3, r3, #1
 8025f8c:	4413      	add	r3, r2
 8025f8e:	643b      	str	r3, [r7, #64]	; 0x40


    tw3 = tw2 = tw1 = st->twiddles;
 8025f90:	687b      	ldr	r3, [r7, #4]
 8025f92:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8025f96:	657b      	str	r3, [r7, #84]	; 0x54
 8025f98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8025f9a:	653b      	str	r3, [r7, #80]	; 0x50
 8025f9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8025f9e:	64fb      	str	r3, [r7, #76]	; 0x4c

    do {
        C_FIXDIV(*Fout,4); C_FIXDIV(Fout[m],4); C_FIXDIV(Fout[m2],4); C_FIXDIV(Fout[m3],4);

        C_MUL(scratch[0],Fout[m] , *tw1 );
 8025fa0:	683b      	ldr	r3, [r7, #0]
 8025fa2:	00db      	lsls	r3, r3, #3
 8025fa4:	68fa      	ldr	r2, [r7, #12]
 8025fa6:	4413      	add	r3, r2
 8025fa8:	ed93 7a00 	vldr	s14, [r3]
 8025fac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8025fae:	edd3 7a00 	vldr	s15, [r3]
 8025fb2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8025fb6:	683b      	ldr	r3, [r7, #0]
 8025fb8:	00db      	lsls	r3, r3, #3
 8025fba:	68fa      	ldr	r2, [r7, #12]
 8025fbc:	4413      	add	r3, r2
 8025fbe:	edd3 6a01 	vldr	s13, [r3, #4]
 8025fc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8025fc4:	edd3 7a01 	vldr	s15, [r3, #4]
 8025fc8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8025fcc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8025fd0:	edc7 7a04 	vstr	s15, [r7, #16]
 8025fd4:	683b      	ldr	r3, [r7, #0]
 8025fd6:	00db      	lsls	r3, r3, #3
 8025fd8:	68fa      	ldr	r2, [r7, #12]
 8025fda:	4413      	add	r3, r2
 8025fdc:	ed93 7a00 	vldr	s14, [r3]
 8025fe0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8025fe2:	edd3 7a01 	vldr	s15, [r3, #4]
 8025fe6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8025fea:	683b      	ldr	r3, [r7, #0]
 8025fec:	00db      	lsls	r3, r3, #3
 8025fee:	68fa      	ldr	r2, [r7, #12]
 8025ff0:	4413      	add	r3, r2
 8025ff2:	edd3 6a01 	vldr	s13, [r3, #4]
 8025ff6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8025ff8:	edd3 7a00 	vldr	s15, [r3]
 8025ffc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026000:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026004:	edc7 7a05 	vstr	s15, [r7, #20]
        C_MUL(scratch[1],Fout[m2] , *tw2 );
 8026008:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802600a:	00db      	lsls	r3, r3, #3
 802600c:	68fa      	ldr	r2, [r7, #12]
 802600e:	4413      	add	r3, r2
 8026010:	ed93 7a00 	vldr	s14, [r3]
 8026014:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8026016:	edd3 7a00 	vldr	s15, [r3]
 802601a:	ee27 7a27 	vmul.f32	s14, s14, s15
 802601e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8026020:	00db      	lsls	r3, r3, #3
 8026022:	68fa      	ldr	r2, [r7, #12]
 8026024:	4413      	add	r3, r2
 8026026:	edd3 6a01 	vldr	s13, [r3, #4]
 802602a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802602c:	edd3 7a01 	vldr	s15, [r3, #4]
 8026030:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026034:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026038:	edc7 7a06 	vstr	s15, [r7, #24]
 802603c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802603e:	00db      	lsls	r3, r3, #3
 8026040:	68fa      	ldr	r2, [r7, #12]
 8026042:	4413      	add	r3, r2
 8026044:	ed93 7a00 	vldr	s14, [r3]
 8026048:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802604a:	edd3 7a01 	vldr	s15, [r3, #4]
 802604e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8026052:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8026054:	00db      	lsls	r3, r3, #3
 8026056:	68fa      	ldr	r2, [r7, #12]
 8026058:	4413      	add	r3, r2
 802605a:	edd3 6a01 	vldr	s13, [r3, #4]
 802605e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8026060:	edd3 7a00 	vldr	s15, [r3]
 8026064:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026068:	ee77 7a27 	vadd.f32	s15, s14, s15
 802606c:	edc7 7a07 	vstr	s15, [r7, #28]
        C_MUL(scratch[2],Fout[m3] , *tw3 );
 8026070:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8026072:	00db      	lsls	r3, r3, #3
 8026074:	68fa      	ldr	r2, [r7, #12]
 8026076:	4413      	add	r3, r2
 8026078:	ed93 7a00 	vldr	s14, [r3]
 802607c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802607e:	edd3 7a00 	vldr	s15, [r3]
 8026082:	ee27 7a27 	vmul.f32	s14, s14, s15
 8026086:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8026088:	00db      	lsls	r3, r3, #3
 802608a:	68fa      	ldr	r2, [r7, #12]
 802608c:	4413      	add	r3, r2
 802608e:	edd3 6a01 	vldr	s13, [r3, #4]
 8026092:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8026094:	edd3 7a01 	vldr	s15, [r3, #4]
 8026098:	ee66 7aa7 	vmul.f32	s15, s13, s15
 802609c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80260a0:	edc7 7a08 	vstr	s15, [r7, #32]
 80260a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80260a6:	00db      	lsls	r3, r3, #3
 80260a8:	68fa      	ldr	r2, [r7, #12]
 80260aa:	4413      	add	r3, r2
 80260ac:	ed93 7a00 	vldr	s14, [r3]
 80260b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80260b2:	edd3 7a01 	vldr	s15, [r3, #4]
 80260b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80260ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80260bc:	00db      	lsls	r3, r3, #3
 80260be:	68fa      	ldr	r2, [r7, #12]
 80260c0:	4413      	add	r3, r2
 80260c2:	edd3 6a01 	vldr	s13, [r3, #4]
 80260c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80260c8:	edd3 7a00 	vldr	s15, [r3]
 80260cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80260d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80260d4:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

        C_SUB( scratch[5] , *Fout, scratch[1] );
 80260d8:	68fb      	ldr	r3, [r7, #12]
 80260da:	ed93 7a00 	vldr	s14, [r3]
 80260de:	edd7 7a06 	vldr	s15, [r7, #24]
 80260e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80260e6:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
 80260ea:	68fb      	ldr	r3, [r7, #12]
 80260ec:	ed93 7a01 	vldr	s14, [r3, #4]
 80260f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80260f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80260f8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        C_ADDTO(*Fout, scratch[1]);
 80260fc:	68fb      	ldr	r3, [r7, #12]
 80260fe:	ed93 7a00 	vldr	s14, [r3]
 8026102:	edd7 7a06 	vldr	s15, [r7, #24]
 8026106:	ee77 7a27 	vadd.f32	s15, s14, s15
 802610a:	68fb      	ldr	r3, [r7, #12]
 802610c:	edc3 7a00 	vstr	s15, [r3]
 8026110:	68fb      	ldr	r3, [r7, #12]
 8026112:	ed93 7a01 	vldr	s14, [r3, #4]
 8026116:	edd7 7a07 	vldr	s15, [r7, #28]
 802611a:	ee77 7a27 	vadd.f32	s15, s14, s15
 802611e:	68fb      	ldr	r3, [r7, #12]
 8026120:	edc3 7a01 	vstr	s15, [r3, #4]
        C_ADD( scratch[3] , scratch[0] , scratch[2] );
 8026124:	ed97 7a04 	vldr	s14, [r7, #16]
 8026128:	edd7 7a08 	vldr	s15, [r7, #32]
 802612c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026130:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 8026134:	ed97 7a05 	vldr	s14, [r7, #20]
 8026138:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 802613c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026140:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        C_SUB( scratch[4] , scratch[0] , scratch[2] );
 8026144:	ed97 7a04 	vldr	s14, [r7, #16]
 8026148:	edd7 7a08 	vldr	s15, [r7, #32]
 802614c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026150:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
 8026154:	ed97 7a05 	vldr	s14, [r7, #20]
 8026158:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 802615c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026160:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
        C_SUB( Fout[m2], *Fout, scratch[3] );
 8026164:	68fb      	ldr	r3, [r7, #12]
 8026166:	ed93 7a00 	vldr	s14, [r3]
 802616a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 802616e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8026170:	00db      	lsls	r3, r3, #3
 8026172:	68fa      	ldr	r2, [r7, #12]
 8026174:	4413      	add	r3, r2
 8026176:	ee77 7a67 	vsub.f32	s15, s14, s15
 802617a:	edc3 7a00 	vstr	s15, [r3]
 802617e:	68fb      	ldr	r3, [r7, #12]
 8026180:	ed93 7a01 	vldr	s14, [r3, #4]
 8026184:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8026188:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802618a:	00db      	lsls	r3, r3, #3
 802618c:	68fa      	ldr	r2, [r7, #12]
 802618e:	4413      	add	r3, r2
 8026190:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026194:	edc3 7a01 	vstr	s15, [r3, #4]
        tw1 += fstride;
 8026198:	68bb      	ldr	r3, [r7, #8]
 802619a:	00db      	lsls	r3, r3, #3
 802619c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 802619e:	4413      	add	r3, r2
 80261a0:	657b      	str	r3, [r7, #84]	; 0x54
        tw2 += fstride*2;
 80261a2:	68bb      	ldr	r3, [r7, #8]
 80261a4:	011b      	lsls	r3, r3, #4
 80261a6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80261a8:	4413      	add	r3, r2
 80261aa:	653b      	str	r3, [r7, #80]	; 0x50
        tw3 += fstride*3;
 80261ac:	68ba      	ldr	r2, [r7, #8]
 80261ae:	4613      	mov	r3, r2
 80261b0:	005b      	lsls	r3, r3, #1
 80261b2:	4413      	add	r3, r2
 80261b4:	00db      	lsls	r3, r3, #3
 80261b6:	461a      	mov	r2, r3
 80261b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80261ba:	4413      	add	r3, r2
 80261bc:	64fb      	str	r3, [r7, #76]	; 0x4c
        C_ADDTO( *Fout , scratch[3] );
 80261be:	68fb      	ldr	r3, [r7, #12]
 80261c0:	ed93 7a00 	vldr	s14, [r3]
 80261c4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80261c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80261cc:	68fb      	ldr	r3, [r7, #12]
 80261ce:	edc3 7a00 	vstr	s15, [r3]
 80261d2:	68fb      	ldr	r3, [r7, #12]
 80261d4:	ed93 7a01 	vldr	s14, [r3, #4]
 80261d8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80261dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80261e0:	68fb      	ldr	r3, [r7, #12]
 80261e2:	edc3 7a01 	vstr	s15, [r3, #4]

        if(st->inverse) {
 80261e6:	687b      	ldr	r3, [r7, #4]
 80261e8:	685b      	ldr	r3, [r3, #4]
 80261ea:	2b00      	cmp	r3, #0
 80261ec:	d030      	beq.n	8026250 <_ZL8kf_bfly4P12kiss_fft_cpxjP14kiss_fft_statej+0x2e2>
            Fout[m].r = scratch[5].r - scratch[4].i;
 80261ee:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80261f2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80261f6:	683b      	ldr	r3, [r7, #0]
 80261f8:	00db      	lsls	r3, r3, #3
 80261fa:	68fa      	ldr	r2, [r7, #12]
 80261fc:	4413      	add	r3, r2
 80261fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026202:	edc3 7a00 	vstr	s15, [r3]
            Fout[m].i = scratch[5].i + scratch[4].r;
 8026206:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 802620a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 802620e:	683b      	ldr	r3, [r7, #0]
 8026210:	00db      	lsls	r3, r3, #3
 8026212:	68fa      	ldr	r2, [r7, #12]
 8026214:	4413      	add	r3, r2
 8026216:	ee77 7a27 	vadd.f32	s15, s14, s15
 802621a:	edc3 7a01 	vstr	s15, [r3, #4]
            Fout[m3].r = scratch[5].r + scratch[4].i;
 802621e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8026222:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8026226:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8026228:	00db      	lsls	r3, r3, #3
 802622a:	68fa      	ldr	r2, [r7, #12]
 802622c:	4413      	add	r3, r2
 802622e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026232:	edc3 7a00 	vstr	s15, [r3]
            Fout[m3].i = scratch[5].i - scratch[4].r;
 8026236:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 802623a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 802623e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8026240:	00db      	lsls	r3, r3, #3
 8026242:	68fa      	ldr	r2, [r7, #12]
 8026244:	4413      	add	r3, r2
 8026246:	ee77 7a67 	vsub.f32	s15, s14, s15
 802624a:	edc3 7a01 	vstr	s15, [r3, #4]
 802624e:	e02f      	b.n	80262b0 <_ZL8kf_bfly4P12kiss_fft_cpxjP14kiss_fft_statej+0x342>
        }else{
            Fout[m].r = scratch[5].r + scratch[4].i;
 8026250:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8026254:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8026258:	683b      	ldr	r3, [r7, #0]
 802625a:	00db      	lsls	r3, r3, #3
 802625c:	68fa      	ldr	r2, [r7, #12]
 802625e:	4413      	add	r3, r2
 8026260:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026264:	edc3 7a00 	vstr	s15, [r3]
            Fout[m].i = scratch[5].i - scratch[4].r;
 8026268:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 802626c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8026270:	683b      	ldr	r3, [r7, #0]
 8026272:	00db      	lsls	r3, r3, #3
 8026274:	68fa      	ldr	r2, [r7, #12]
 8026276:	4413      	add	r3, r2
 8026278:	ee77 7a67 	vsub.f32	s15, s14, s15
 802627c:	edc3 7a01 	vstr	s15, [r3, #4]
            Fout[m3].r = scratch[5].r - scratch[4].i;
 8026280:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8026284:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8026288:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802628a:	00db      	lsls	r3, r3, #3
 802628c:	68fa      	ldr	r2, [r7, #12]
 802628e:	4413      	add	r3, r2
 8026290:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026294:	edc3 7a00 	vstr	s15, [r3]
            Fout[m3].i = scratch[5].i + scratch[4].r;
 8026298:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 802629c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80262a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80262a2:	00db      	lsls	r3, r3, #3
 80262a4:	68fa      	ldr	r2, [r7, #12]
 80262a6:	4413      	add	r3, r2
 80262a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80262ac:	edc3 7a01 	vstr	s15, [r3, #4]
        }
        ++Fout;
 80262b0:	68fb      	ldr	r3, [r7, #12]
 80262b2:	3308      	adds	r3, #8
 80262b4:	60fb      	str	r3, [r7, #12]
    }while(--k);
 80262b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80262b8:	3b01      	subs	r3, #1
 80262ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80262bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80262be:	2b00      	cmp	r3, #0
 80262c0:	bf14      	ite	ne
 80262c2:	2301      	movne	r3, #1
 80262c4:	2300      	moveq	r3, #0
 80262c6:	b2db      	uxtb	r3, r3
 80262c8:	2b00      	cmp	r3, #0
 80262ca:	d000      	beq.n	80262ce <_ZL8kf_bfly4P12kiss_fft_cpxjP14kiss_fft_statej+0x360>
    do {
 80262cc:	e668      	b.n	8025fa0 <_ZL8kf_bfly4P12kiss_fft_cpxjP14kiss_fft_statej+0x32>
}
 80262ce:	bf00      	nop
 80262d0:	375c      	adds	r7, #92	; 0x5c
 80262d2:	46bd      	mov	sp, r7
 80262d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80262d8:	4770      	bx	lr
	...

080262dc <_ZL8kf_bfly3P12kiss_fft_cpxjP14kiss_fft_statej>:
         kiss_fft_cpx * Fout,
         const size_t fstride,
         const kiss_fft_cfg st,
         size_t m
         )
{
 80262dc:	b5b0      	push	{r4, r5, r7, lr}
 80262de:	b094      	sub	sp, #80	; 0x50
 80262e0:	af00      	add	r7, sp, #0
 80262e2:	60f8      	str	r0, [r7, #12]
 80262e4:	60b9      	str	r1, [r7, #8]
 80262e6:	607a      	str	r2, [r7, #4]
 80262e8:	603b      	str	r3, [r7, #0]
     size_t k=m;
 80262ea:	683b      	ldr	r3, [r7, #0]
 80262ec:	64fb      	str	r3, [r7, #76]	; 0x4c
     const size_t m2 = 2*m;
 80262ee:	683b      	ldr	r3, [r7, #0]
 80262f0:	005b      	lsls	r3, r3, #1
 80262f2:	643b      	str	r3, [r7, #64]	; 0x40
     kiss_fft_cpx *tw1,*tw2;
     kiss_fft_cpx scratch[5];
     kiss_fft_cpx epi3;
     epi3 = st->twiddles[fstride*m];
 80262f4:	68bb      	ldr	r3, [r7, #8]
 80262f6:	683a      	ldr	r2, [r7, #0]
 80262f8:	fb02 f303 	mul.w	r3, r2, r3
 80262fc:	6879      	ldr	r1, [r7, #4]
 80262fe:	3321      	adds	r3, #33	; 0x21
 8026300:	f107 0210 	add.w	r2, r7, #16
 8026304:	00db      	lsls	r3, r3, #3
 8026306:	440b      	add	r3, r1
 8026308:	e893 0003 	ldmia.w	r3, {r0, r1}
 802630c:	e882 0003 	stmia.w	r2, {r0, r1}

     tw1=tw2=st->twiddles;
 8026310:	687b      	ldr	r3, [r7, #4]
 8026312:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8026316:	647b      	str	r3, [r7, #68]	; 0x44
 8026318:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802631a:	64bb      	str	r3, [r7, #72]	; 0x48

     do{
         C_FIXDIV(*Fout,3); C_FIXDIV(Fout[m],3); C_FIXDIV(Fout[m2],3);

         C_MUL(scratch[1],Fout[m] , *tw1);
 802631c:	683b      	ldr	r3, [r7, #0]
 802631e:	00db      	lsls	r3, r3, #3
 8026320:	68fa      	ldr	r2, [r7, #12]
 8026322:	4413      	add	r3, r2
 8026324:	ed93 7a00 	vldr	s14, [r3]
 8026328:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802632a:	edd3 7a00 	vldr	s15, [r3]
 802632e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8026332:	683b      	ldr	r3, [r7, #0]
 8026334:	00db      	lsls	r3, r3, #3
 8026336:	68fa      	ldr	r2, [r7, #12]
 8026338:	4413      	add	r3, r2
 802633a:	edd3 6a01 	vldr	s13, [r3, #4]
 802633e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8026340:	edd3 7a01 	vldr	s15, [r3, #4]
 8026344:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026348:	ee77 7a67 	vsub.f32	s15, s14, s15
 802634c:	edc7 7a08 	vstr	s15, [r7, #32]
 8026350:	683b      	ldr	r3, [r7, #0]
 8026352:	00db      	lsls	r3, r3, #3
 8026354:	68fa      	ldr	r2, [r7, #12]
 8026356:	4413      	add	r3, r2
 8026358:	ed93 7a00 	vldr	s14, [r3]
 802635c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802635e:	edd3 7a01 	vldr	s15, [r3, #4]
 8026362:	ee27 7a27 	vmul.f32	s14, s14, s15
 8026366:	683b      	ldr	r3, [r7, #0]
 8026368:	00db      	lsls	r3, r3, #3
 802636a:	68fa      	ldr	r2, [r7, #12]
 802636c:	4413      	add	r3, r2
 802636e:	edd3 6a01 	vldr	s13, [r3, #4]
 8026372:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8026374:	edd3 7a00 	vldr	s15, [r3]
 8026378:	ee66 7aa7 	vmul.f32	s15, s13, s15
 802637c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026380:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
         C_MUL(scratch[2],Fout[m2] , *tw2);
 8026384:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8026386:	00db      	lsls	r3, r3, #3
 8026388:	68fa      	ldr	r2, [r7, #12]
 802638a:	4413      	add	r3, r2
 802638c:	ed93 7a00 	vldr	s14, [r3]
 8026390:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8026392:	edd3 7a00 	vldr	s15, [r3]
 8026396:	ee27 7a27 	vmul.f32	s14, s14, s15
 802639a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802639c:	00db      	lsls	r3, r3, #3
 802639e:	68fa      	ldr	r2, [r7, #12]
 80263a0:	4413      	add	r3, r2
 80263a2:	edd3 6a01 	vldr	s13, [r3, #4]
 80263a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80263a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80263ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80263b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80263b4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 80263b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80263ba:	00db      	lsls	r3, r3, #3
 80263bc:	68fa      	ldr	r2, [r7, #12]
 80263be:	4413      	add	r3, r2
 80263c0:	ed93 7a00 	vldr	s14, [r3]
 80263c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80263c6:	edd3 7a01 	vldr	s15, [r3, #4]
 80263ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80263ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80263d0:	00db      	lsls	r3, r3, #3
 80263d2:	68fa      	ldr	r2, [r7, #12]
 80263d4:	4413      	add	r3, r2
 80263d6:	edd3 6a01 	vldr	s13, [r3, #4]
 80263da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80263dc:	edd3 7a00 	vldr	s15, [r3]
 80263e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80263e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80263e8:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

         C_ADD(scratch[3],scratch[1],scratch[2]);
 80263ec:	ed97 7a08 	vldr	s14, [r7, #32]
 80263f0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80263f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80263f8:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
 80263fc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8026400:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8026404:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026408:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
         C_SUB(scratch[0],scratch[1],scratch[2]);
 802640c:	ed97 7a08 	vldr	s14, [r7, #32]
 8026410:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8026414:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026418:	edc7 7a06 	vstr	s15, [r7, #24]
 802641c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8026420:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8026424:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026428:	edc7 7a07 	vstr	s15, [r7, #28]
         tw1 += fstride;
 802642c:	68bb      	ldr	r3, [r7, #8]
 802642e:	00db      	lsls	r3, r3, #3
 8026430:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8026432:	4413      	add	r3, r2
 8026434:	64bb      	str	r3, [r7, #72]	; 0x48
         tw2 += fstride*2;
 8026436:	68bb      	ldr	r3, [r7, #8]
 8026438:	011b      	lsls	r3, r3, #4
 802643a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802643c:	4413      	add	r3, r2
 802643e:	647b      	str	r3, [r7, #68]	; 0x44

         Fout[m].r = Fout->r - HALF_OF(scratch[3].r);
 8026440:	68fb      	ldr	r3, [r7, #12]
 8026442:	681b      	ldr	r3, [r3, #0]
 8026444:	4618      	mov	r0, r3
 8026446:	f7da f889 	bl	800055c <__aeabi_f2d>
 802644a:	4604      	mov	r4, r0
 802644c:	460d      	mov	r5, r1
 802644e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8026450:	4618      	mov	r0, r3
 8026452:	f7da f883 	bl	800055c <__aeabi_f2d>
 8026456:	f04f 0200 	mov.w	r2, #0
 802645a:	4b57      	ldr	r3, [pc, #348]	; (80265b8 <_ZL8kf_bfly3P12kiss_fft_cpxjP14kiss_fft_statej+0x2dc>)
 802645c:	f7da f8d6 	bl	800060c <__aeabi_dmul>
 8026460:	4602      	mov	r2, r0
 8026462:	460b      	mov	r3, r1
 8026464:	4620      	mov	r0, r4
 8026466:	4629      	mov	r1, r5
 8026468:	f7d9 ff18 	bl	800029c <__aeabi_dsub>
 802646c:	4602      	mov	r2, r0
 802646e:	460b      	mov	r3, r1
 8026470:	4610      	mov	r0, r2
 8026472:	4619      	mov	r1, r3
 8026474:	683b      	ldr	r3, [r7, #0]
 8026476:	00db      	lsls	r3, r3, #3
 8026478:	68fa      	ldr	r2, [r7, #12]
 802647a:	18d4      	adds	r4, r2, r3
 802647c:	f7da fbbe 	bl	8000bfc <__aeabi_d2f>
 8026480:	4603      	mov	r3, r0
 8026482:	6023      	str	r3, [r4, #0]
         Fout[m].i = Fout->i - HALF_OF(scratch[3].i);
 8026484:	68fb      	ldr	r3, [r7, #12]
 8026486:	685b      	ldr	r3, [r3, #4]
 8026488:	4618      	mov	r0, r3
 802648a:	f7da f867 	bl	800055c <__aeabi_f2d>
 802648e:	4604      	mov	r4, r0
 8026490:	460d      	mov	r5, r1
 8026492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8026494:	4618      	mov	r0, r3
 8026496:	f7da f861 	bl	800055c <__aeabi_f2d>
 802649a:	f04f 0200 	mov.w	r2, #0
 802649e:	4b46      	ldr	r3, [pc, #280]	; (80265b8 <_ZL8kf_bfly3P12kiss_fft_cpxjP14kiss_fft_statej+0x2dc>)
 80264a0:	f7da f8b4 	bl	800060c <__aeabi_dmul>
 80264a4:	4602      	mov	r2, r0
 80264a6:	460b      	mov	r3, r1
 80264a8:	4620      	mov	r0, r4
 80264aa:	4629      	mov	r1, r5
 80264ac:	f7d9 fef6 	bl	800029c <__aeabi_dsub>
 80264b0:	4602      	mov	r2, r0
 80264b2:	460b      	mov	r3, r1
 80264b4:	4610      	mov	r0, r2
 80264b6:	4619      	mov	r1, r3
 80264b8:	683b      	ldr	r3, [r7, #0]
 80264ba:	00db      	lsls	r3, r3, #3
 80264bc:	68fa      	ldr	r2, [r7, #12]
 80264be:	18d4      	adds	r4, r2, r3
 80264c0:	f7da fb9c 	bl	8000bfc <__aeabi_d2f>
 80264c4:	4603      	mov	r3, r0
 80264c6:	6063      	str	r3, [r4, #4]

         C_MULBYSCALAR( scratch[0] , epi3.i );
 80264c8:	ed97 7a06 	vldr	s14, [r7, #24]
 80264cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80264d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80264d4:	edc7 7a06 	vstr	s15, [r7, #24]
 80264d8:	ed97 7a07 	vldr	s14, [r7, #28]
 80264dc:	edd7 7a05 	vldr	s15, [r7, #20]
 80264e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80264e4:	edc7 7a07 	vstr	s15, [r7, #28]

         C_ADDTO(*Fout,scratch[3]);
 80264e8:	68fb      	ldr	r3, [r7, #12]
 80264ea:	ed93 7a00 	vldr	s14, [r3]
 80264ee:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80264f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80264f6:	68fb      	ldr	r3, [r7, #12]
 80264f8:	edc3 7a00 	vstr	s15, [r3]
 80264fc:	68fb      	ldr	r3, [r7, #12]
 80264fe:	ed93 7a01 	vldr	s14, [r3, #4]
 8026502:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8026506:	ee77 7a27 	vadd.f32	s15, s14, s15
 802650a:	68fb      	ldr	r3, [r7, #12]
 802650c:	edc3 7a01 	vstr	s15, [r3, #4]

         Fout[m2].r = Fout[m].r + scratch[0].i;
 8026510:	683b      	ldr	r3, [r7, #0]
 8026512:	00db      	lsls	r3, r3, #3
 8026514:	68fa      	ldr	r2, [r7, #12]
 8026516:	4413      	add	r3, r2
 8026518:	ed93 7a00 	vldr	s14, [r3]
 802651c:	edd7 7a07 	vldr	s15, [r7, #28]
 8026520:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8026522:	00db      	lsls	r3, r3, #3
 8026524:	68fa      	ldr	r2, [r7, #12]
 8026526:	4413      	add	r3, r2
 8026528:	ee77 7a27 	vadd.f32	s15, s14, s15
 802652c:	edc3 7a00 	vstr	s15, [r3]
         Fout[m2].i = Fout[m].i - scratch[0].r;
 8026530:	683b      	ldr	r3, [r7, #0]
 8026532:	00db      	lsls	r3, r3, #3
 8026534:	68fa      	ldr	r2, [r7, #12]
 8026536:	4413      	add	r3, r2
 8026538:	ed93 7a01 	vldr	s14, [r3, #4]
 802653c:	edd7 7a06 	vldr	s15, [r7, #24]
 8026540:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8026542:	00db      	lsls	r3, r3, #3
 8026544:	68fa      	ldr	r2, [r7, #12]
 8026546:	4413      	add	r3, r2
 8026548:	ee77 7a67 	vsub.f32	s15, s14, s15
 802654c:	edc3 7a01 	vstr	s15, [r3, #4]

         Fout[m].r -= scratch[0].i;
 8026550:	683b      	ldr	r3, [r7, #0]
 8026552:	00db      	lsls	r3, r3, #3
 8026554:	68fa      	ldr	r2, [r7, #12]
 8026556:	4413      	add	r3, r2
 8026558:	ed93 7a00 	vldr	s14, [r3]
 802655c:	edd7 7a07 	vldr	s15, [r7, #28]
 8026560:	683b      	ldr	r3, [r7, #0]
 8026562:	00db      	lsls	r3, r3, #3
 8026564:	68fa      	ldr	r2, [r7, #12]
 8026566:	4413      	add	r3, r2
 8026568:	ee77 7a67 	vsub.f32	s15, s14, s15
 802656c:	edc3 7a00 	vstr	s15, [r3]
         Fout[m].i += scratch[0].r;
 8026570:	683b      	ldr	r3, [r7, #0]
 8026572:	00db      	lsls	r3, r3, #3
 8026574:	68fa      	ldr	r2, [r7, #12]
 8026576:	4413      	add	r3, r2
 8026578:	ed93 7a01 	vldr	s14, [r3, #4]
 802657c:	edd7 7a06 	vldr	s15, [r7, #24]
 8026580:	683b      	ldr	r3, [r7, #0]
 8026582:	00db      	lsls	r3, r3, #3
 8026584:	68fa      	ldr	r2, [r7, #12]
 8026586:	4413      	add	r3, r2
 8026588:	ee77 7a27 	vadd.f32	s15, s14, s15
 802658c:	edc3 7a01 	vstr	s15, [r3, #4]

         ++Fout;
 8026590:	68fb      	ldr	r3, [r7, #12]
 8026592:	3308      	adds	r3, #8
 8026594:	60fb      	str	r3, [r7, #12]
     }while(--k);
 8026596:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8026598:	3b01      	subs	r3, #1
 802659a:	64fb      	str	r3, [r7, #76]	; 0x4c
 802659c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802659e:	2b00      	cmp	r3, #0
 80265a0:	bf14      	ite	ne
 80265a2:	2301      	movne	r3, #1
 80265a4:	2300      	moveq	r3, #0
 80265a6:	b2db      	uxtb	r3, r3
 80265a8:	2b00      	cmp	r3, #0
 80265aa:	d000      	beq.n	80265ae <_ZL8kf_bfly3P12kiss_fft_cpxjP14kiss_fft_statej+0x2d2>
     do{
 80265ac:	e6b6      	b.n	802631c <_ZL8kf_bfly3P12kiss_fft_cpxjP14kiss_fft_statej+0x40>
}
 80265ae:	bf00      	nop
 80265b0:	3750      	adds	r7, #80	; 0x50
 80265b2:	46bd      	mov	sp, r7
 80265b4:	bdb0      	pop	{r4, r5, r7, pc}
 80265b6:	bf00      	nop
 80265b8:	3fe00000 	.word	0x3fe00000

080265bc <_ZL8kf_bfly5P12kiss_fft_cpxjP14kiss_fft_statei>:
        kiss_fft_cpx * Fout,
        const size_t fstride,
        const kiss_fft_cfg st,
        int m
        )
{
 80265bc:	b480      	push	{r7}
 80265be:	b0ab      	sub	sp, #172	; 0xac
 80265c0:	af00      	add	r7, sp, #0
 80265c2:	60f8      	str	r0, [r7, #12]
 80265c4:	60b9      	str	r1, [r7, #8]
 80265c6:	607a      	str	r2, [r7, #4]
 80265c8:	603b      	str	r3, [r7, #0]
    kiss_fft_cpx *Fout0,*Fout1,*Fout2,*Fout3,*Fout4;
    int u;
    kiss_fft_cpx scratch[13];
    kiss_fft_cpx * twiddles = st->twiddles;
 80265ca:	687b      	ldr	r3, [r7, #4]
 80265cc:	f503 7384 	add.w	r3, r3, #264	; 0x108
 80265d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    kiss_fft_cpx *tw;
    kiss_fft_cpx ya,yb;
    ya = twiddles[fstride*m];
 80265d4:	683b      	ldr	r3, [r7, #0]
 80265d6:	68ba      	ldr	r2, [r7, #8]
 80265d8:	fb02 f303 	mul.w	r3, r2, r3
 80265dc:	00db      	lsls	r3, r3, #3
 80265de:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80265e2:	441a      	add	r2, r3
 80265e4:	f107 0318 	add.w	r3, r7, #24
 80265e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80265ec:	e883 0003 	stmia.w	r3, {r0, r1}
    yb = twiddles[fstride*2*m];
 80265f0:	683b      	ldr	r3, [r7, #0]
 80265f2:	68ba      	ldr	r2, [r7, #8]
 80265f4:	fb02 f303 	mul.w	r3, r2, r3
 80265f8:	011b      	lsls	r3, r3, #4
 80265fa:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80265fe:	441a      	add	r2, r3
 8026600:	f107 0310 	add.w	r3, r7, #16
 8026604:	e892 0003 	ldmia.w	r2, {r0, r1}
 8026608:	e883 0003 	stmia.w	r3, {r0, r1}

    Fout0=Fout;
 802660c:	68fb      	ldr	r3, [r7, #12]
 802660e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    Fout1=Fout0+m;
 8026612:	683b      	ldr	r3, [r7, #0]
 8026614:	00db      	lsls	r3, r3, #3
 8026616:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 802661a:	4413      	add	r3, r2
 802661c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    Fout2=Fout0+2*m;
 8026620:	683b      	ldr	r3, [r7, #0]
 8026622:	011b      	lsls	r3, r3, #4
 8026624:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8026628:	4413      	add	r3, r2
 802662a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    Fout3=Fout0+3*m;
 802662e:	683a      	ldr	r2, [r7, #0]
 8026630:	4613      	mov	r3, r2
 8026632:	005b      	lsls	r3, r3, #1
 8026634:	4413      	add	r3, r2
 8026636:	00db      	lsls	r3, r3, #3
 8026638:	461a      	mov	r2, r3
 802663a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 802663e:	4413      	add	r3, r2
 8026640:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    Fout4=Fout0+4*m;
 8026644:	683b      	ldr	r3, [r7, #0]
 8026646:	015b      	lsls	r3, r3, #5
 8026648:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 802664c:	4413      	add	r3, r2
 802664e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

    tw=st->twiddles;
 8026652:	687b      	ldr	r3, [r7, #4]
 8026654:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8026658:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    for ( u=0; u<m; ++u ) {
 802665c:	2300      	movs	r3, #0
 802665e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8026662:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8026666:	683b      	ldr	r3, [r7, #0]
 8026668:	429a      	cmp	r2, r3
 802666a:	f280 82a9 	bge.w	8026bc0 <_ZL8kf_bfly5P12kiss_fft_cpxjP14kiss_fft_statei+0x604>
        C_FIXDIV( *Fout0,5); C_FIXDIV( *Fout1,5); C_FIXDIV( *Fout2,5); C_FIXDIV( *Fout3,5); C_FIXDIV( *Fout4,5);
        scratch[0] = *Fout0;
 802666e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8026672:	f107 0320 	add.w	r3, r7, #32
 8026676:	e892 0003 	ldmia.w	r2, {r0, r1}
 802667a:	e883 0003 	stmia.w	r3, {r0, r1}

        C_MUL(scratch[1] ,*Fout1, tw[u*fstride]);
 802667e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8026682:	ed93 7a00 	vldr	s14, [r3]
 8026686:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 802668a:	68ba      	ldr	r2, [r7, #8]
 802668c:	fb02 f303 	mul.w	r3, r2, r3
 8026690:	00db      	lsls	r3, r3, #3
 8026692:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8026696:	4413      	add	r3, r2
 8026698:	edd3 7a00 	vldr	s15, [r3]
 802669c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80266a0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80266a4:	edd3 6a01 	vldr	s13, [r3, #4]
 80266a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80266ac:	68ba      	ldr	r2, [r7, #8]
 80266ae:	fb02 f303 	mul.w	r3, r2, r3
 80266b2:	00db      	lsls	r3, r3, #3
 80266b4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80266b8:	4413      	add	r3, r2
 80266ba:	edd3 7a01 	vldr	s15, [r3, #4]
 80266be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80266c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80266c6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 80266ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80266ce:	ed93 7a00 	vldr	s14, [r3]
 80266d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80266d6:	68ba      	ldr	r2, [r7, #8]
 80266d8:	fb02 f303 	mul.w	r3, r2, r3
 80266dc:	00db      	lsls	r3, r3, #3
 80266de:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80266e2:	4413      	add	r3, r2
 80266e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80266e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80266ec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80266f0:	edd3 6a01 	vldr	s13, [r3, #4]
 80266f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80266f8:	68ba      	ldr	r2, [r7, #8]
 80266fa:	fb02 f303 	mul.w	r3, r2, r3
 80266fe:	00db      	lsls	r3, r3, #3
 8026700:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8026704:	4413      	add	r3, r2
 8026706:	edd3 7a00 	vldr	s15, [r3]
 802670a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 802670e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026712:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        C_MUL(scratch[2] ,*Fout2, tw[2*u*fstride]);
 8026716:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 802671a:	ed93 7a00 	vldr	s14, [r3]
 802671e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8026722:	68ba      	ldr	r2, [r7, #8]
 8026724:	fb02 f303 	mul.w	r3, r2, r3
 8026728:	011b      	lsls	r3, r3, #4
 802672a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 802672e:	4413      	add	r3, r2
 8026730:	edd3 7a00 	vldr	s15, [r3]
 8026734:	ee27 7a27 	vmul.f32	s14, s14, s15
 8026738:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 802673c:	edd3 6a01 	vldr	s13, [r3, #4]
 8026740:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8026744:	68ba      	ldr	r2, [r7, #8]
 8026746:	fb02 f303 	mul.w	r3, r2, r3
 802674a:	011b      	lsls	r3, r3, #4
 802674c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8026750:	4413      	add	r3, r2
 8026752:	edd3 7a01 	vldr	s15, [r3, #4]
 8026756:	ee66 7aa7 	vmul.f32	s15, s13, s15
 802675a:	ee77 7a67 	vsub.f32	s15, s14, s15
 802675e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
 8026762:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8026766:	ed93 7a00 	vldr	s14, [r3]
 802676a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 802676e:	68ba      	ldr	r2, [r7, #8]
 8026770:	fb02 f303 	mul.w	r3, r2, r3
 8026774:	011b      	lsls	r3, r3, #4
 8026776:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 802677a:	4413      	add	r3, r2
 802677c:	edd3 7a01 	vldr	s15, [r3, #4]
 8026780:	ee27 7a27 	vmul.f32	s14, s14, s15
 8026784:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8026788:	edd3 6a01 	vldr	s13, [r3, #4]
 802678c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8026790:	68ba      	ldr	r2, [r7, #8]
 8026792:	fb02 f303 	mul.w	r3, r2, r3
 8026796:	011b      	lsls	r3, r3, #4
 8026798:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 802679c:	4413      	add	r3, r2
 802679e:	edd3 7a00 	vldr	s15, [r3]
 80267a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80267a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80267aa:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
        C_MUL(scratch[3] ,*Fout3, tw[3*u*fstride]);
 80267ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80267b2:	ed93 7a00 	vldr	s14, [r3]
 80267b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80267ba:	68ba      	ldr	r2, [r7, #8]
 80267bc:	fb03 f202 	mul.w	r2, r3, r2
 80267c0:	4613      	mov	r3, r2
 80267c2:	005b      	lsls	r3, r3, #1
 80267c4:	4413      	add	r3, r2
 80267c6:	00db      	lsls	r3, r3, #3
 80267c8:	461a      	mov	r2, r3
 80267ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80267ce:	4413      	add	r3, r2
 80267d0:	edd3 7a00 	vldr	s15, [r3]
 80267d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80267d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80267dc:	edd3 6a01 	vldr	s13, [r3, #4]
 80267e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80267e4:	68ba      	ldr	r2, [r7, #8]
 80267e6:	fb03 f202 	mul.w	r2, r3, r2
 80267ea:	4613      	mov	r3, r2
 80267ec:	005b      	lsls	r3, r3, #1
 80267ee:	4413      	add	r3, r2
 80267f0:	00db      	lsls	r3, r3, #3
 80267f2:	461a      	mov	r2, r3
 80267f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80267f8:	4413      	add	r3, r2
 80267fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80267fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026802:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026806:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
 802680a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 802680e:	ed93 7a00 	vldr	s14, [r3]
 8026812:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8026816:	68ba      	ldr	r2, [r7, #8]
 8026818:	fb03 f202 	mul.w	r2, r3, r2
 802681c:	4613      	mov	r3, r2
 802681e:	005b      	lsls	r3, r3, #1
 8026820:	4413      	add	r3, r2
 8026822:	00db      	lsls	r3, r3, #3
 8026824:	461a      	mov	r2, r3
 8026826:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 802682a:	4413      	add	r3, r2
 802682c:	edd3 7a01 	vldr	s15, [r3, #4]
 8026830:	ee27 7a27 	vmul.f32	s14, s14, s15
 8026834:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8026838:	edd3 6a01 	vldr	s13, [r3, #4]
 802683c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8026840:	68ba      	ldr	r2, [r7, #8]
 8026842:	fb03 f202 	mul.w	r2, r3, r2
 8026846:	4613      	mov	r3, r2
 8026848:	005b      	lsls	r3, r3, #1
 802684a:	4413      	add	r3, r2
 802684c:	00db      	lsls	r3, r3, #3
 802684e:	461a      	mov	r2, r3
 8026850:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8026854:	4413      	add	r3, r2
 8026856:	edd3 7a00 	vldr	s15, [r3]
 802685a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 802685e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026862:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        C_MUL(scratch[4] ,*Fout4, tw[4*u*fstride]);
 8026866:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 802686a:	ed93 7a00 	vldr	s14, [r3]
 802686e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8026872:	68ba      	ldr	r2, [r7, #8]
 8026874:	fb02 f303 	mul.w	r3, r2, r3
 8026878:	015b      	lsls	r3, r3, #5
 802687a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 802687e:	4413      	add	r3, r2
 8026880:	edd3 7a00 	vldr	s15, [r3]
 8026884:	ee27 7a27 	vmul.f32	s14, s14, s15
 8026888:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 802688c:	edd3 6a01 	vldr	s13, [r3, #4]
 8026890:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8026894:	68ba      	ldr	r2, [r7, #8]
 8026896:	fb02 f303 	mul.w	r3, r2, r3
 802689a:	015b      	lsls	r3, r3, #5
 802689c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80268a0:	4413      	add	r3, r2
 80268a2:	edd3 7a01 	vldr	s15, [r3, #4]
 80268a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80268aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80268ae:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
 80268b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80268b6:	ed93 7a00 	vldr	s14, [r3]
 80268ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80268be:	68ba      	ldr	r2, [r7, #8]
 80268c0:	fb02 f303 	mul.w	r3, r2, r3
 80268c4:	015b      	lsls	r3, r3, #5
 80268c6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80268ca:	4413      	add	r3, r2
 80268cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80268d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80268d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80268d8:	edd3 6a01 	vldr	s13, [r3, #4]
 80268dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80268e0:	68ba      	ldr	r2, [r7, #8]
 80268e2:	fb02 f303 	mul.w	r3, r2, r3
 80268e6:	015b      	lsls	r3, r3, #5
 80268e8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80268ec:	4413      	add	r3, r2
 80268ee:	edd3 7a00 	vldr	s15, [r3]
 80268f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80268f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80268fa:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

        C_ADD( scratch[7],scratch[1],scratch[4]);
 80268fe:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8026902:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8026906:	ee77 7a27 	vadd.f32	s15, s14, s15
 802690a:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
 802690e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8026912:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8026916:	ee77 7a27 	vadd.f32	s15, s14, s15
 802691a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
        C_SUB( scratch[10],scratch[1],scratch[4]);
 802691e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8026922:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8026926:	ee77 7a67 	vsub.f32	s15, s14, s15
 802692a:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
 802692e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8026932:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8026936:	ee77 7a67 	vsub.f32	s15, s14, s15
 802693a:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
        C_ADD( scratch[8],scratch[2],scratch[3]);
 802693e:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8026942:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8026946:	ee77 7a27 	vadd.f32	s15, s14, s15
 802694a:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
 802694e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8026952:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8026956:	ee77 7a27 	vadd.f32	s15, s14, s15
 802695a:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
        C_SUB( scratch[9],scratch[2],scratch[3]);
 802695e:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8026962:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8026966:	ee77 7a67 	vsub.f32	s15, s14, s15
 802696a:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
 802696e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8026972:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8026976:	ee77 7a67 	vsub.f32	s15, s14, s15
 802697a:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c

        Fout0->r += scratch[7].r + scratch[8].r;
 802697e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8026982:	ed93 7a00 	vldr	s14, [r3]
 8026986:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 802698a:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 802698e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8026992:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026996:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 802699a:	edc3 7a00 	vstr	s15, [r3]
        Fout0->i += scratch[7].i + scratch[8].i;
 802699e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80269a2:	ed93 7a01 	vldr	s14, [r3, #4]
 80269a6:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 80269aa:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80269ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80269b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80269b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80269ba:	edc3 7a01 	vstr	s15, [r3, #4]

        scratch[5].r = scratch[0].r + S_MUL(scratch[7].r,ya.r) + S_MUL(scratch[8].r,yb.r);
 80269be:	ed97 7a08 	vldr	s14, [r7, #32]
 80269c2:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 80269c6:	edd7 7a06 	vldr	s15, [r7, #24]
 80269ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80269ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80269d2:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 80269d6:	edd7 7a04 	vldr	s15, [r7, #16]
 80269da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80269de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80269e2:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        scratch[5].i = scratch[0].i + S_MUL(scratch[7].i,ya.r) + S_MUL(scratch[8].i,yb.r);
 80269e6:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80269ea:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 80269ee:	edd7 7a06 	vldr	s15, [r7, #24]
 80269f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80269f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80269fa:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 80269fe:	edd7 7a04 	vldr	s15, [r7, #16]
 8026a02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026a06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026a0a:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c

        scratch[6].r =  S_MUL(scratch[10].i,ya.i) + S_MUL(scratch[9].i,yb.i);
 8026a0e:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8026a12:	edd7 7a07 	vldr	s15, [r7, #28]
 8026a16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8026a1a:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 8026a1e:	edd7 7a05 	vldr	s15, [r7, #20]
 8026a22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026a26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026a2a:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        scratch[6].i = -S_MUL(scratch[10].r,ya.i) - S_MUL(scratch[9].r,yb.i);
 8026a2e:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8026a32:	edd7 7a07 	vldr	s15, [r7, #28]
 8026a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8026a3a:	eeb1 7a67 	vneg.f32	s14, s15
 8026a3e:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 8026a42:	edd7 7a05 	vldr	s15, [r7, #20]
 8026a46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026a4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026a4e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

        C_SUB(*Fout1,scratch[5],scratch[6]);
 8026a52:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8026a56:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8026a5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026a5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8026a62:	edc3 7a00 	vstr	s15, [r3]
 8026a66:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8026a6a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8026a6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026a72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8026a76:	edc3 7a01 	vstr	s15, [r3, #4]
        C_ADD(*Fout4,scratch[5],scratch[6]);
 8026a7a:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8026a7e:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8026a82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026a86:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8026a8a:	edc3 7a00 	vstr	s15, [r3]
 8026a8e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8026a92:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8026a96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026a9a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8026a9e:	edc3 7a01 	vstr	s15, [r3, #4]

        scratch[11].r = scratch[0].r + S_MUL(scratch[7].r,yb.r) + S_MUL(scratch[8].r,ya.r);
 8026aa2:	ed97 7a08 	vldr	s14, [r7, #32]
 8026aa6:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 8026aaa:	edd7 7a04 	vldr	s15, [r7, #16]
 8026aae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026ab2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8026ab6:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 8026aba:	edd7 7a06 	vldr	s15, [r7, #24]
 8026abe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026ac2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026ac6:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
        scratch[11].i = scratch[0].i + S_MUL(scratch[7].i,yb.r) + S_MUL(scratch[8].i,ya.r);
 8026aca:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8026ace:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 8026ad2:	edd7 7a04 	vldr	s15, [r7, #16]
 8026ad6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026ada:	ee37 7a27 	vadd.f32	s14, s14, s15
 8026ade:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 8026ae2:	edd7 7a06 	vldr	s15, [r7, #24]
 8026ae6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026aea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026aee:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
        scratch[12].r = - S_MUL(scratch[10].i,yb.i) + S_MUL(scratch[9].i,ya.i);
 8026af2:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8026af6:	edd7 7a07 	vldr	s15, [r7, #28]
 8026afa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8026afe:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 8026b02:	edd7 7a05 	vldr	s15, [r7, #20]
 8026b06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026b0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026b0e:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
        scratch[12].i = S_MUL(scratch[10].r,yb.i) - S_MUL(scratch[9].r,ya.i);
 8026b12:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8026b16:	edd7 7a05 	vldr	s15, [r7, #20]
 8026b1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8026b1e:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 8026b22:	edd7 7a07 	vldr	s15, [r7, #28]
 8026b26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026b2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026b2e:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84

        C_ADD(*Fout2,scratch[11],scratch[12]);
 8026b32:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8026b36:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8026b3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026b3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8026b42:	edc3 7a00 	vstr	s15, [r3]
 8026b46:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 8026b4a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8026b4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026b52:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8026b56:	edc3 7a01 	vstr	s15, [r3, #4]
        C_SUB(*Fout3,scratch[11],scratch[12]);
 8026b5a:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8026b5e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8026b62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026b66:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8026b6a:	edc3 7a00 	vstr	s15, [r3]
 8026b6e:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 8026b72:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8026b76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026b7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8026b7e:	edc3 7a01 	vstr	s15, [r3, #4]

        ++Fout0;++Fout1;++Fout2;++Fout3;++Fout4;
 8026b82:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8026b86:	3308      	adds	r3, #8
 8026b88:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8026b8c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8026b90:	3308      	adds	r3, #8
 8026b92:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8026b96:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8026b9a:	3308      	adds	r3, #8
 8026b9c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8026ba0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8026ba4:	3308      	adds	r3, #8
 8026ba6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8026baa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8026bae:	3308      	adds	r3, #8
 8026bb0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    for ( u=0; u<m; ++u ) {
 8026bb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8026bb8:	3301      	adds	r3, #1
 8026bba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8026bbe:	e550      	b.n	8026662 <_ZL8kf_bfly5P12kiss_fft_cpxjP14kiss_fft_statei+0xa6>
    }
}
 8026bc0:	bf00      	nop
 8026bc2:	37ac      	adds	r7, #172	; 0xac
 8026bc4:	46bd      	mov	sp, r7
 8026bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026bca:	4770      	bx	lr

08026bcc <_ZL15kf_bfly_genericP12kiss_fft_cpxjP14kiss_fft_stateii>:
        const size_t fstride,
        const kiss_fft_cfg st,
        int m,
        int p
        )
{
 8026bcc:	b580      	push	{r7, lr}
 8026bce:	b08e      	sub	sp, #56	; 0x38
 8026bd0:	af00      	add	r7, sp, #0
 8026bd2:	60f8      	str	r0, [r7, #12]
 8026bd4:	60b9      	str	r1, [r7, #8]
 8026bd6:	607a      	str	r2, [r7, #4]
 8026bd8:	603b      	str	r3, [r7, #0]
    int u,k,q1,q;
    kiss_fft_cpx * twiddles = st->twiddles;
 8026bda:	687b      	ldr	r3, [r7, #4]
 8026bdc:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8026be0:	623b      	str	r3, [r7, #32]
    kiss_fft_cpx t;
    int Norig = st->nfft;
 8026be2:	687b      	ldr	r3, [r7, #4]
 8026be4:	681b      	ldr	r3, [r3, #0]
 8026be6:	61fb      	str	r3, [r7, #28]

    kiss_fft_cpx * scratch = (kiss_fft_cpx*)KISS_FFT_TMP_ALLOC(sizeof(kiss_fft_cpx)*p);
 8026be8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8026bea:	00db      	lsls	r3, r3, #3
 8026bec:	4618      	mov	r0, r3
 8026bee:	f000 fe8b 	bl	8027908 <_Z9ei_mallocj>
 8026bf2:	61b8      	str	r0, [r7, #24]

    for ( u=0; u<m; ++u ) {
 8026bf4:	2300      	movs	r3, #0
 8026bf6:	637b      	str	r3, [r7, #52]	; 0x34
 8026bf8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8026bfa:	683b      	ldr	r3, [r7, #0]
 8026bfc:	429a      	cmp	r2, r3
 8026bfe:	f280 80b6 	bge.w	8026d6e <_ZL15kf_bfly_genericP12kiss_fft_cpxjP14kiss_fft_stateii+0x1a2>
        k=u;
 8026c02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8026c04:	633b      	str	r3, [r7, #48]	; 0x30
        for ( q1=0 ; q1<p ; ++q1 ) {
 8026c06:	2300      	movs	r3, #0
 8026c08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8026c0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8026c0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8026c0e:	429a      	cmp	r2, r3
 8026c10:	da14      	bge.n	8026c3c <_ZL15kf_bfly_genericP12kiss_fft_cpxjP14kiss_fft_stateii+0x70>
            scratch[q1] = Fout[ k  ];
 8026c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8026c14:	00db      	lsls	r3, r3, #3
 8026c16:	68fa      	ldr	r2, [r7, #12]
 8026c18:	18d1      	adds	r1, r2, r3
 8026c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8026c1c:	00db      	lsls	r3, r3, #3
 8026c1e:	69ba      	ldr	r2, [r7, #24]
 8026c20:	4413      	add	r3, r2
 8026c22:	460a      	mov	r2, r1
 8026c24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8026c28:	e883 0003 	stmia.w	r3, {r0, r1}
            C_FIXDIV(scratch[q1],p);
            k += m;
 8026c2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8026c2e:	683b      	ldr	r3, [r7, #0]
 8026c30:	4413      	add	r3, r2
 8026c32:	633b      	str	r3, [r7, #48]	; 0x30
        for ( q1=0 ; q1<p ; ++q1 ) {
 8026c34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8026c36:	3301      	adds	r3, #1
 8026c38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8026c3a:	e7e6      	b.n	8026c0a <_ZL15kf_bfly_genericP12kiss_fft_cpxjP14kiss_fft_stateii+0x3e>
        }

        k=u;
 8026c3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8026c3e:	633b      	str	r3, [r7, #48]	; 0x30
        for ( q1=0 ; q1<p ; ++q1 ) {
 8026c40:	2300      	movs	r3, #0
 8026c42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8026c44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8026c46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8026c48:	429a      	cmp	r2, r3
 8026c4a:	f280 808c 	bge.w	8026d66 <_ZL15kf_bfly_genericP12kiss_fft_cpxjP14kiss_fft_stateii+0x19a>
            int twidx=0;
 8026c4e:	2300      	movs	r3, #0
 8026c50:	627b      	str	r3, [r7, #36]	; 0x24
            Fout[ k ] = scratch[0];
 8026c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8026c54:	00db      	lsls	r3, r3, #3
 8026c56:	68fa      	ldr	r2, [r7, #12]
 8026c58:	4413      	add	r3, r2
 8026c5a:	69ba      	ldr	r2, [r7, #24]
 8026c5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8026c60:	e883 0003 	stmia.w	r3, {r0, r1}
            for (q=1;q<p;++q ) {
 8026c64:	2301      	movs	r3, #1
 8026c66:	62bb      	str	r3, [r7, #40]	; 0x28
 8026c68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8026c6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8026c6c:	429a      	cmp	r2, r3
 8026c6e:	da72      	bge.n	8026d56 <_ZL15kf_bfly_genericP12kiss_fft_cpxjP14kiss_fft_stateii+0x18a>
                twidx += fstride * k;
 8026c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8026c72:	68ba      	ldr	r2, [r7, #8]
 8026c74:	fb03 f202 	mul.w	r2, r3, r2
 8026c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026c7a:	4413      	add	r3, r2
 8026c7c:	627b      	str	r3, [r7, #36]	; 0x24
                if (twidx>=Norig) twidx-=Norig;
 8026c7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8026c80:	69fb      	ldr	r3, [r7, #28]
 8026c82:	429a      	cmp	r2, r3
 8026c84:	db03      	blt.n	8026c8e <_ZL15kf_bfly_genericP12kiss_fft_cpxjP14kiss_fft_stateii+0xc2>
 8026c86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8026c88:	69fb      	ldr	r3, [r7, #28]
 8026c8a:	1ad3      	subs	r3, r2, r3
 8026c8c:	627b      	str	r3, [r7, #36]	; 0x24
                C_MUL(t,scratch[q] , twiddles[twidx] );
 8026c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026c90:	00db      	lsls	r3, r3, #3
 8026c92:	69ba      	ldr	r2, [r7, #24]
 8026c94:	4413      	add	r3, r2
 8026c96:	ed93 7a00 	vldr	s14, [r3]
 8026c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026c9c:	00db      	lsls	r3, r3, #3
 8026c9e:	6a3a      	ldr	r2, [r7, #32]
 8026ca0:	4413      	add	r3, r2
 8026ca2:	edd3 7a00 	vldr	s15, [r3]
 8026ca6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8026caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026cac:	00db      	lsls	r3, r3, #3
 8026cae:	69ba      	ldr	r2, [r7, #24]
 8026cb0:	4413      	add	r3, r2
 8026cb2:	edd3 6a01 	vldr	s13, [r3, #4]
 8026cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026cb8:	00db      	lsls	r3, r3, #3
 8026cba:	6a3a      	ldr	r2, [r7, #32]
 8026cbc:	4413      	add	r3, r2
 8026cbe:	edd3 7a01 	vldr	s15, [r3, #4]
 8026cc2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026cc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8026cca:	edc7 7a04 	vstr	s15, [r7, #16]
 8026cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026cd0:	00db      	lsls	r3, r3, #3
 8026cd2:	69ba      	ldr	r2, [r7, #24]
 8026cd4:	4413      	add	r3, r2
 8026cd6:	ed93 7a00 	vldr	s14, [r3]
 8026cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026cdc:	00db      	lsls	r3, r3, #3
 8026cde:	6a3a      	ldr	r2, [r7, #32]
 8026ce0:	4413      	add	r3, r2
 8026ce2:	edd3 7a01 	vldr	s15, [r3, #4]
 8026ce6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8026cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026cec:	00db      	lsls	r3, r3, #3
 8026cee:	69ba      	ldr	r2, [r7, #24]
 8026cf0:	4413      	add	r3, r2
 8026cf2:	edd3 6a01 	vldr	s13, [r3, #4]
 8026cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026cf8:	00db      	lsls	r3, r3, #3
 8026cfa:	6a3a      	ldr	r2, [r7, #32]
 8026cfc:	4413      	add	r3, r2
 8026cfe:	edd3 7a00 	vldr	s15, [r3]
 8026d02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8026d06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026d0a:	edc7 7a05 	vstr	s15, [r7, #20]
                C_ADDTO( Fout[ k ] ,t);
 8026d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8026d10:	00db      	lsls	r3, r3, #3
 8026d12:	68fa      	ldr	r2, [r7, #12]
 8026d14:	4413      	add	r3, r2
 8026d16:	ed93 7a00 	vldr	s14, [r3]
 8026d1a:	edd7 7a04 	vldr	s15, [r7, #16]
 8026d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8026d20:	00db      	lsls	r3, r3, #3
 8026d22:	68fa      	ldr	r2, [r7, #12]
 8026d24:	4413      	add	r3, r2
 8026d26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026d2a:	edc3 7a00 	vstr	s15, [r3]
 8026d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8026d30:	00db      	lsls	r3, r3, #3
 8026d32:	68fa      	ldr	r2, [r7, #12]
 8026d34:	4413      	add	r3, r2
 8026d36:	ed93 7a01 	vldr	s14, [r3, #4]
 8026d3a:	edd7 7a05 	vldr	s15, [r7, #20]
 8026d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8026d40:	00db      	lsls	r3, r3, #3
 8026d42:	68fa      	ldr	r2, [r7, #12]
 8026d44:	4413      	add	r3, r2
 8026d46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8026d4a:	edc3 7a01 	vstr	s15, [r3, #4]
            for (q=1;q<p;++q ) {
 8026d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026d50:	3301      	adds	r3, #1
 8026d52:	62bb      	str	r3, [r7, #40]	; 0x28
 8026d54:	e788      	b.n	8026c68 <_ZL15kf_bfly_genericP12kiss_fft_cpxjP14kiss_fft_stateii+0x9c>
            }
            k += m;
 8026d56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8026d58:	683b      	ldr	r3, [r7, #0]
 8026d5a:	4413      	add	r3, r2
 8026d5c:	633b      	str	r3, [r7, #48]	; 0x30
        for ( q1=0 ; q1<p ; ++q1 ) {
 8026d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8026d60:	3301      	adds	r3, #1
 8026d62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8026d64:	e76e      	b.n	8026c44 <_ZL15kf_bfly_genericP12kiss_fft_cpxjP14kiss_fft_stateii+0x78>
    for ( u=0; u<m; ++u ) {
 8026d66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8026d68:	3301      	adds	r3, #1
 8026d6a:	637b      	str	r3, [r7, #52]	; 0x34
 8026d6c:	e744      	b.n	8026bf8 <_ZL15kf_bfly_genericP12kiss_fft_cpxjP14kiss_fft_stateii+0x2c>
        }
    }
    KISS_FFT_TMP_FREE(scratch);
 8026d6e:	69b8      	ldr	r0, [r7, #24]
 8026d70:	f000 fde4 	bl	802793c <_Z7ei_freePv>
}
 8026d74:	bf00      	nop
 8026d76:	3738      	adds	r7, #56	; 0x38
 8026d78:	46bd      	mov	sp, r7
 8026d7a:	bd80      	pop	{r7, pc}

08026d7c <_ZL7kf_workP12kiss_fft_cpxPKS_jiPiP14kiss_fft_state>:
        const size_t fstride,
        int in_stride,
        int * factors,
        const kiss_fft_cfg st
        )
{
 8026d7c:	b580      	push	{r7, lr}
 8026d7e:	b08a      	sub	sp, #40	; 0x28
 8026d80:	af02      	add	r7, sp, #8
 8026d82:	60f8      	str	r0, [r7, #12]
 8026d84:	60b9      	str	r1, [r7, #8]
 8026d86:	607a      	str	r2, [r7, #4]
 8026d88:	603b      	str	r3, [r7, #0]
    kiss_fft_cpx * Fout_beg=Fout;
 8026d8a:	68fb      	ldr	r3, [r7, #12]
 8026d8c:	61fb      	str	r3, [r7, #28]
    const int p=*factors++; /* the radix  */
 8026d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026d90:	1d1a      	adds	r2, r3, #4
 8026d92:	62ba      	str	r2, [r7, #40]	; 0x28
 8026d94:	681b      	ldr	r3, [r3, #0]
 8026d96:	61bb      	str	r3, [r7, #24]
    const int m=*factors++; /* stage's fft length/p */
 8026d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026d9a:	1d1a      	adds	r2, r3, #4
 8026d9c:	62ba      	str	r2, [r7, #40]	; 0x28
 8026d9e:	681b      	ldr	r3, [r3, #0]
 8026da0:	617b      	str	r3, [r7, #20]
    const kiss_fft_cpx * Fout_end = Fout + p*m;
 8026da2:	69bb      	ldr	r3, [r7, #24]
 8026da4:	697a      	ldr	r2, [r7, #20]
 8026da6:	fb02 f303 	mul.w	r3, r2, r3
 8026daa:	00db      	lsls	r3, r3, #3
 8026dac:	68fa      	ldr	r2, [r7, #12]
 8026dae:	4413      	add	r3, r2
 8026db0:	613b      	str	r3, [r7, #16]
        }
        return;
    }
#endif

    if (m==1) {
 8026db2:	697b      	ldr	r3, [r7, #20]
 8026db4:	2b01      	cmp	r3, #1
 8026db6:	d11a      	bne.n	8026dee <_ZL7kf_workP12kiss_fft_cpxPKS_jiPiP14kiss_fft_state+0x72>
        do{
            *Fout = *f;
 8026db8:	68fb      	ldr	r3, [r7, #12]
 8026dba:	68ba      	ldr	r2, [r7, #8]
 8026dbc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8026dc0:	e883 0003 	stmia.w	r3, {r0, r1}
            f += fstride*in_stride;
 8026dc4:	683b      	ldr	r3, [r7, #0]
 8026dc6:	687a      	ldr	r2, [r7, #4]
 8026dc8:	fb02 f303 	mul.w	r3, r2, r3
 8026dcc:	00db      	lsls	r3, r3, #3
 8026dce:	68ba      	ldr	r2, [r7, #8]
 8026dd0:	4413      	add	r3, r2
 8026dd2:	60bb      	str	r3, [r7, #8]
        }while(++Fout != Fout_end );
 8026dd4:	68fb      	ldr	r3, [r7, #12]
 8026dd6:	3308      	adds	r3, #8
 8026dd8:	60fb      	str	r3, [r7, #12]
 8026dda:	68fa      	ldr	r2, [r7, #12]
 8026ddc:	693b      	ldr	r3, [r7, #16]
 8026dde:	429a      	cmp	r2, r3
 8026de0:	bf14      	ite	ne
 8026de2:	2301      	movne	r3, #1
 8026de4:	2300      	moveq	r3, #0
 8026de6:	b2db      	uxtb	r3, r3
 8026de8:	2b00      	cmp	r3, #0
 8026dea:	d024      	beq.n	8026e36 <_ZL7kf_workP12kiss_fft_cpxPKS_jiPiP14kiss_fft_state+0xba>
        do{
 8026dec:	e7e4      	b.n	8026db8 <_ZL7kf_workP12kiss_fft_cpxPKS_jiPiP14kiss_fft_state+0x3c>
        do{
            // recursive call:
            // DFT of size m*p performed by doing
            // p instances of smaller DFTs of size m,
            // each one takes a decimated version of the input
            kf_work( Fout , f, fstride*p, in_stride, factors,st);
 8026dee:	69bb      	ldr	r3, [r7, #24]
 8026df0:	687a      	ldr	r2, [r7, #4]
 8026df2:	fb03 f202 	mul.w	r2, r3, r2
 8026df6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8026df8:	9301      	str	r3, [sp, #4]
 8026dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026dfc:	9300      	str	r3, [sp, #0]
 8026dfe:	683b      	ldr	r3, [r7, #0]
 8026e00:	68b9      	ldr	r1, [r7, #8]
 8026e02:	68f8      	ldr	r0, [r7, #12]
 8026e04:	f7ff ffba 	bl	8026d7c <_ZL7kf_workP12kiss_fft_cpxPKS_jiPiP14kiss_fft_state>
            f += fstride*in_stride;
 8026e08:	683b      	ldr	r3, [r7, #0]
 8026e0a:	687a      	ldr	r2, [r7, #4]
 8026e0c:	fb02 f303 	mul.w	r3, r2, r3
 8026e10:	00db      	lsls	r3, r3, #3
 8026e12:	68ba      	ldr	r2, [r7, #8]
 8026e14:	4413      	add	r3, r2
 8026e16:	60bb      	str	r3, [r7, #8]
        }while( (Fout += m) != Fout_end );
 8026e18:	697b      	ldr	r3, [r7, #20]
 8026e1a:	00db      	lsls	r3, r3, #3
 8026e1c:	68fa      	ldr	r2, [r7, #12]
 8026e1e:	4413      	add	r3, r2
 8026e20:	60fb      	str	r3, [r7, #12]
 8026e22:	68fa      	ldr	r2, [r7, #12]
 8026e24:	693b      	ldr	r3, [r7, #16]
 8026e26:	429a      	cmp	r2, r3
 8026e28:	bf14      	ite	ne
 8026e2a:	2301      	movne	r3, #1
 8026e2c:	2300      	moveq	r3, #0
 8026e2e:	b2db      	uxtb	r3, r3
 8026e30:	2b00      	cmp	r3, #0
 8026e32:	d000      	beq.n	8026e36 <_ZL7kf_workP12kiss_fft_cpxPKS_jiPiP14kiss_fft_state+0xba>
        do{
 8026e34:	e7db      	b.n	8026dee <_ZL7kf_workP12kiss_fft_cpxPKS_jiPiP14kiss_fft_state+0x72>
    }

    Fout=Fout_beg;
 8026e36:	69fb      	ldr	r3, [r7, #28]
 8026e38:	60fb      	str	r3, [r7, #12]

    // recombine the p smaller DFTs
    switch (p) {
 8026e3a:	69bb      	ldr	r3, [r7, #24]
 8026e3c:	3b02      	subs	r3, #2
 8026e3e:	2b03      	cmp	r3, #3
 8026e40:	d826      	bhi.n	8026e90 <_ZL7kf_workP12kiss_fft_cpxPKS_jiPiP14kiss_fft_state+0x114>
 8026e42:	a201      	add	r2, pc, #4	; (adr r2, 8026e48 <_ZL7kf_workP12kiss_fft_cpxPKS_jiPiP14kiss_fft_state+0xcc>)
 8026e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8026e48:	08026e59 	.word	0x08026e59
 8026e4c:	08026e67 	.word	0x08026e67
 8026e50:	08026e75 	.word	0x08026e75
 8026e54:	08026e83 	.word	0x08026e83
        case 2: kf_bfly2(Fout,fstride,st,m); break;
 8026e58:	697b      	ldr	r3, [r7, #20]
 8026e5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8026e5c:	6879      	ldr	r1, [r7, #4]
 8026e5e:	68f8      	ldr	r0, [r7, #12]
 8026e60:	f7ff f808 	bl	8025e74 <_ZL8kf_bfly2P12kiss_fft_cpxjP14kiss_fft_statei>
 8026e64:	e01d      	b.n	8026ea2 <_ZL7kf_workP12kiss_fft_cpxPKS_jiPiP14kiss_fft_state+0x126>
        case 3: kf_bfly3(Fout,fstride,st,m); break;
 8026e66:	697b      	ldr	r3, [r7, #20]
 8026e68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8026e6a:	6879      	ldr	r1, [r7, #4]
 8026e6c:	68f8      	ldr	r0, [r7, #12]
 8026e6e:	f7ff fa35 	bl	80262dc <_ZL8kf_bfly3P12kiss_fft_cpxjP14kiss_fft_statej>
 8026e72:	e016      	b.n	8026ea2 <_ZL7kf_workP12kiss_fft_cpxPKS_jiPiP14kiss_fft_state+0x126>
        case 4: kf_bfly4(Fout,fstride,st,m); break;
 8026e74:	697b      	ldr	r3, [r7, #20]
 8026e76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8026e78:	6879      	ldr	r1, [r7, #4]
 8026e7a:	68f8      	ldr	r0, [r7, #12]
 8026e7c:	f7ff f877 	bl	8025f6e <_ZL8kf_bfly4P12kiss_fft_cpxjP14kiss_fft_statej>
 8026e80:	e00f      	b.n	8026ea2 <_ZL7kf_workP12kiss_fft_cpxPKS_jiPiP14kiss_fft_state+0x126>
        case 5: kf_bfly5(Fout,fstride,st,m); break;
 8026e82:	697b      	ldr	r3, [r7, #20]
 8026e84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8026e86:	6879      	ldr	r1, [r7, #4]
 8026e88:	68f8      	ldr	r0, [r7, #12]
 8026e8a:	f7ff fb97 	bl	80265bc <_ZL8kf_bfly5P12kiss_fft_cpxjP14kiss_fft_statei>
 8026e8e:	e008      	b.n	8026ea2 <_ZL7kf_workP12kiss_fft_cpxPKS_jiPiP14kiss_fft_state+0x126>
        default: kf_bfly_generic(Fout,fstride,st,m,p); break;
 8026e90:	69bb      	ldr	r3, [r7, #24]
 8026e92:	9300      	str	r3, [sp, #0]
 8026e94:	697b      	ldr	r3, [r7, #20]
 8026e96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8026e98:	6879      	ldr	r1, [r7, #4]
 8026e9a:	68f8      	ldr	r0, [r7, #12]
 8026e9c:	f7ff fe96 	bl	8026bcc <_ZL15kf_bfly_genericP12kiss_fft_cpxjP14kiss_fft_stateii>
 8026ea0:	bf00      	nop
    }
}
 8026ea2:	bf00      	nop
 8026ea4:	3720      	adds	r7, #32
 8026ea6:	46bd      	mov	sp, r7
 8026ea8:	bd80      	pop	{r7, pc}
 8026eaa:	bf00      	nop

08026eac <_ZL9kf_factoriPi>:
    where
    p[i] * m[i] = m[i-1]
    m0 = n                  */
static
void kf_factor(int n,int * facbuf)
{
 8026eac:	b580      	push	{r7, lr}
 8026eae:	b086      	sub	sp, #24
 8026eb0:	af00      	add	r7, sp, #0
 8026eb2:	6078      	str	r0, [r7, #4]
 8026eb4:	6039      	str	r1, [r7, #0]
    int p=4;
 8026eb6:	2304      	movs	r3, #4
 8026eb8:	617b      	str	r3, [r7, #20]
    double floor_sqrt;
    floor_sqrt = floor( sqrt((double)n) );
 8026eba:	6878      	ldr	r0, [r7, #4]
 8026ebc:	f7d9 fb3c 	bl	8000538 <__aeabi_i2d>
 8026ec0:	4602      	mov	r2, r0
 8026ec2:	460b      	mov	r3, r1
 8026ec4:	ec43 2b10 	vmov	d0, r2, r3
 8026ec8:	f009 f850 	bl	802ff6c <sqrt>
 8026ecc:	eeb0 7a40 	vmov.f32	s14, s0
 8026ed0:	eef0 7a60 	vmov.f32	s15, s1
 8026ed4:	eeb0 0a47 	vmov.f32	s0, s14
 8026ed8:	eef0 0a67 	vmov.f32	s1, s15
 8026edc:	f008 fdac 	bl	802fa38 <floor>
 8026ee0:	ed87 0b02 	vstr	d0, [r7, #8]

    /*factor out powers of 4, powers of 2, then any remaining primes */
    do {
        while (n % p) {
 8026ee4:	687b      	ldr	r3, [r7, #4]
 8026ee6:	697a      	ldr	r2, [r7, #20]
 8026ee8:	fb93 f2f2 	sdiv	r2, r3, r2
 8026eec:	6979      	ldr	r1, [r7, #20]
 8026eee:	fb01 f202 	mul.w	r2, r1, r2
 8026ef2:	1a9b      	subs	r3, r3, r2
 8026ef4:	2b00      	cmp	r3, #0
 8026ef6:	d01e      	beq.n	8026f36 <_ZL9kf_factoriPi+0x8a>
            switch (p) {
 8026ef8:	697b      	ldr	r3, [r7, #20]
 8026efa:	2b02      	cmp	r3, #2
 8026efc:	d005      	beq.n	8026f0a <_ZL9kf_factoriPi+0x5e>
 8026efe:	697b      	ldr	r3, [r7, #20]
 8026f00:	2b04      	cmp	r3, #4
 8026f02:	d105      	bne.n	8026f10 <_ZL9kf_factoriPi+0x64>
                case 4: p = 2; break;
 8026f04:	2302      	movs	r3, #2
 8026f06:	617b      	str	r3, [r7, #20]
 8026f08:	e006      	b.n	8026f18 <_ZL9kf_factoriPi+0x6c>
                case 2: p = 3; break;
 8026f0a:	2303      	movs	r3, #3
 8026f0c:	617b      	str	r3, [r7, #20]
 8026f0e:	e003      	b.n	8026f18 <_ZL9kf_factoriPi+0x6c>
                default: p += 2; break;
 8026f10:	697b      	ldr	r3, [r7, #20]
 8026f12:	3302      	adds	r3, #2
 8026f14:	617b      	str	r3, [r7, #20]
 8026f16:	bf00      	nop
            }
            if (p > floor_sqrt)
 8026f18:	6978      	ldr	r0, [r7, #20]
 8026f1a:	f7d9 fb0d 	bl	8000538 <__aeabi_i2d>
 8026f1e:	4602      	mov	r2, r0
 8026f20:	460b      	mov	r3, r1
 8026f22:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8026f26:	f7d9 fde3 	bl	8000af0 <__aeabi_dcmplt>
 8026f2a:	4603      	mov	r3, r0
 8026f2c:	2b00      	cmp	r3, #0
 8026f2e:	d001      	beq.n	8026f34 <_ZL9kf_factoriPi+0x88>
                p = n;          /* no more factors, skip to end */
 8026f30:	687b      	ldr	r3, [r7, #4]
 8026f32:	617b      	str	r3, [r7, #20]
        while (n % p) {
 8026f34:	e7d6      	b.n	8026ee4 <_ZL9kf_factoriPi+0x38>
        }
        n /= p;
 8026f36:	687a      	ldr	r2, [r7, #4]
 8026f38:	697b      	ldr	r3, [r7, #20]
 8026f3a:	fb92 f3f3 	sdiv	r3, r2, r3
 8026f3e:	607b      	str	r3, [r7, #4]
        *facbuf++ = p;
 8026f40:	683b      	ldr	r3, [r7, #0]
 8026f42:	1d1a      	adds	r2, r3, #4
 8026f44:	603a      	str	r2, [r7, #0]
 8026f46:	697a      	ldr	r2, [r7, #20]
 8026f48:	601a      	str	r2, [r3, #0]
        *facbuf++ = n;
 8026f4a:	683b      	ldr	r3, [r7, #0]
 8026f4c:	1d1a      	adds	r2, r3, #4
 8026f4e:	603a      	str	r2, [r7, #0]
 8026f50:	687a      	ldr	r2, [r7, #4]
 8026f52:	601a      	str	r2, [r3, #0]
    } while (n > 1);
 8026f54:	687b      	ldr	r3, [r7, #4]
 8026f56:	2b01      	cmp	r3, #1
 8026f58:	dd00      	ble.n	8026f5c <_ZL9kf_factoriPi+0xb0>
    do {
 8026f5a:	e7c3      	b.n	8026ee4 <_ZL9kf_factoriPi+0x38>
}
 8026f5c:	bf00      	nop
 8026f5e:	3718      	adds	r7, #24
 8026f60:	46bd      	mov	sp, r7
 8026f62:	bd80      	pop	{r7, pc}
 8026f64:	0000      	movs	r0, r0
	...

08026f68 <kiss_fft_alloc>:
 *
 * The return value is a contiguous block of memory, allocated with malloc.  As such,
 * It can be freed with free(), rather than a kiss_fft-specific function.
 * */
kiss_fft_cfg kiss_fft_alloc(int nfft,int inverse_fft,void * mem,size_t * lenmem,size_t * memallocated )
{
 8026f68:	b5b0      	push	{r4, r5, r7, lr}
 8026f6a:	b090      	sub	sp, #64	; 0x40
 8026f6c:	af00      	add	r7, sp, #0
 8026f6e:	60f8      	str	r0, [r7, #12]
 8026f70:	60b9      	str	r1, [r7, #8]
 8026f72:	607a      	str	r2, [r7, #4]
 8026f74:	603b      	str	r3, [r7, #0]
    kiss_fft_cfg st=NULL;
 8026f76:	2300      	movs	r3, #0
 8026f78:	63fb      	str	r3, [r7, #60]	; 0x3c
    size_t memneeded = sizeof(struct kiss_fft_state)
        + sizeof(kiss_fft_cpx)*(nfft-1); /* twiddle factors*/
 8026f7a:	68fb      	ldr	r3, [r7, #12]
 8026f7c:	3321      	adds	r3, #33	; 0x21
    size_t memneeded = sizeof(struct kiss_fft_state)
 8026f7e:	00db      	lsls	r3, r3, #3
 8026f80:	637b      	str	r3, [r7, #52]	; 0x34

    if ( lenmem==NULL ) {
 8026f82:	683b      	ldr	r3, [r7, #0]
 8026f84:	2b00      	cmp	r3, #0
 8026f86:	d104      	bne.n	8026f92 <kiss_fft_alloc+0x2a>
        st = ( kiss_fft_cfg)KISS_FFT_MALLOC( memneeded );
 8026f88:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8026f8a:	f000 fcbd 	bl	8027908 <_Z9ei_mallocj>
 8026f8e:	63f8      	str	r0, [r7, #60]	; 0x3c
 8026f90:	e00c      	b.n	8026fac <kiss_fft_alloc+0x44>
    }else{
        if (mem != NULL && *lenmem >= memneeded)
 8026f92:	687b      	ldr	r3, [r7, #4]
 8026f94:	2b00      	cmp	r3, #0
 8026f96:	d006      	beq.n	8026fa6 <kiss_fft_alloc+0x3e>
 8026f98:	683b      	ldr	r3, [r7, #0]
 8026f9a:	681b      	ldr	r3, [r3, #0]
 8026f9c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8026f9e:	429a      	cmp	r2, r3
 8026fa0:	d801      	bhi.n	8026fa6 <kiss_fft_alloc+0x3e>
            st = (kiss_fft_cfg)mem;
 8026fa2:	687b      	ldr	r3, [r7, #4]
 8026fa4:	63fb      	str	r3, [r7, #60]	; 0x3c
        *lenmem = memneeded;
 8026fa6:	683b      	ldr	r3, [r7, #0]
 8026fa8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8026faa:	601a      	str	r2, [r3, #0]
    }
    if (st) {
 8026fac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8026fae:	2b00      	cmp	r3, #0
 8026fb0:	f000 80a0 	beq.w	80270f4 <kiss_fft_alloc+0x18c>
        int i;
        st->nfft=nfft;
 8026fb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8026fb6:	68fa      	ldr	r2, [r7, #12]
 8026fb8:	601a      	str	r2, [r3, #0]
        st->inverse = inverse_fft;
 8026fba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8026fbc:	68ba      	ldr	r2, [r7, #8]
 8026fbe:	605a      	str	r2, [r3, #4]
        if (inverse_fft)
 8026fc0:	68bb      	ldr	r3, [r7, #8]
 8026fc2:	2b00      	cmp	r3, #0
 8026fc4:	d048      	beq.n	8027058 <kiss_fft_alloc+0xf0>
        {
            for (i=0;i<nfft;++i) {
 8026fc6:	2300      	movs	r3, #0
 8026fc8:	63bb      	str	r3, [r7, #56]	; 0x38
 8026fca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8026fcc:	68fb      	ldr	r3, [r7, #12]
 8026fce:	429a      	cmp	r2, r3
 8026fd0:	f280 808a 	bge.w	80270e8 <kiss_fft_alloc+0x180>
                const double pi=3.141592653589793238462643383279502884197169399375105820974944;
 8026fd4:	a34e      	add	r3, pc, #312	; (adr r3, 8027110 <kiss_fft_alloc+0x1a8>)
 8026fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8026fda:	e9c7 2306 	strd	r2, r3, [r7, #24]
                double phase = 2*pi*i / nfft;
 8026fde:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8026fe0:	f7d9 faaa 	bl	8000538 <__aeabi_i2d>
 8026fe4:	a34c      	add	r3, pc, #304	; (adr r3, 8027118 <kiss_fft_alloc+0x1b0>)
 8026fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8026fea:	f7d9 fb0f 	bl	800060c <__aeabi_dmul>
 8026fee:	4602      	mov	r2, r0
 8026ff0:	460b      	mov	r3, r1
 8026ff2:	4614      	mov	r4, r2
 8026ff4:	461d      	mov	r5, r3
 8026ff6:	68f8      	ldr	r0, [r7, #12]
 8026ff8:	f7d9 fa9e 	bl	8000538 <__aeabi_i2d>
 8026ffc:	4602      	mov	r2, r0
 8026ffe:	460b      	mov	r3, r1
 8027000:	4620      	mov	r0, r4
 8027002:	4629      	mov	r1, r5
 8027004:	f7d9 fc2c 	bl	8000860 <__aeabi_ddiv>
 8027008:	4602      	mov	r2, r0
 802700a:	460b      	mov	r3, r1
 802700c:	e9c7 2304 	strd	r2, r3, [r7, #16]
                kf_cexp(st->twiddles+i, phase );
 8027010:	ed97 0b04 	vldr	d0, [r7, #16]
 8027014:	f008 fcbc 	bl	802f990 <cos>
 8027018:	ec51 0b10 	vmov	r0, r1, d0
 802701c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802701e:	f503 7284 	add.w	r2, r3, #264	; 0x108
 8027022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8027024:	00db      	lsls	r3, r3, #3
 8027026:	18d4      	adds	r4, r2, r3
 8027028:	f7d9 fde8 	bl	8000bfc <__aeabi_d2f>
 802702c:	4603      	mov	r3, r0
 802702e:	6023      	str	r3, [r4, #0]
 8027030:	ed97 0b04 	vldr	d0, [r7, #16]
 8027034:	f008 fe00 	bl	802fc38 <sin>
 8027038:	ec51 0b10 	vmov	r0, r1, d0
 802703c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802703e:	f503 7284 	add.w	r2, r3, #264	; 0x108
 8027042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8027044:	00db      	lsls	r3, r3, #3
 8027046:	18d4      	adds	r4, r2, r3
 8027048:	f7d9 fdd8 	bl	8000bfc <__aeabi_d2f>
 802704c:	4603      	mov	r3, r0
 802704e:	6063      	str	r3, [r4, #4]
            for (i=0;i<nfft;++i) {
 8027050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8027052:	3301      	adds	r3, #1
 8027054:	63bb      	str	r3, [r7, #56]	; 0x38
 8027056:	e7b8      	b.n	8026fca <kiss_fft_alloc+0x62>
            }
        } else {
            for (i=0;i<nfft;++i) {
 8027058:	2300      	movs	r3, #0
 802705a:	63bb      	str	r3, [r7, #56]	; 0x38
 802705c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 802705e:	68fb      	ldr	r3, [r7, #12]
 8027060:	429a      	cmp	r2, r3
 8027062:	da41      	bge.n	80270e8 <kiss_fft_alloc+0x180>
                const double pi=3.141592653589793238462643383279502884197169399375105820974944;
 8027064:	a32a      	add	r3, pc, #168	; (adr r3, 8027110 <kiss_fft_alloc+0x1a8>)
 8027066:	e9d3 2300 	ldrd	r2, r3, [r3]
 802706a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
                double phase = -2*pi*i / nfft;
 802706e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8027070:	f7d9 fa62 	bl	8000538 <__aeabi_i2d>
 8027074:	a32a      	add	r3, pc, #168	; (adr r3, 8027120 <kiss_fft_alloc+0x1b8>)
 8027076:	e9d3 2300 	ldrd	r2, r3, [r3]
 802707a:	f7d9 fac7 	bl	800060c <__aeabi_dmul>
 802707e:	4602      	mov	r2, r0
 8027080:	460b      	mov	r3, r1
 8027082:	4614      	mov	r4, r2
 8027084:	461d      	mov	r5, r3
 8027086:	68f8      	ldr	r0, [r7, #12]
 8027088:	f7d9 fa56 	bl	8000538 <__aeabi_i2d>
 802708c:	4602      	mov	r2, r0
 802708e:	460b      	mov	r3, r1
 8027090:	4620      	mov	r0, r4
 8027092:	4629      	mov	r1, r5
 8027094:	f7d9 fbe4 	bl	8000860 <__aeabi_ddiv>
 8027098:	4602      	mov	r2, r0
 802709a:	460b      	mov	r3, r1
 802709c:	e9c7 2308 	strd	r2, r3, [r7, #32]
                kf_cexp(st->twiddles+i, phase );
 80270a0:	ed97 0b08 	vldr	d0, [r7, #32]
 80270a4:	f008 fc74 	bl	802f990 <cos>
 80270a8:	ec51 0b10 	vmov	r0, r1, d0
 80270ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80270ae:	f503 7284 	add.w	r2, r3, #264	; 0x108
 80270b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80270b4:	00db      	lsls	r3, r3, #3
 80270b6:	18d4      	adds	r4, r2, r3
 80270b8:	f7d9 fda0 	bl	8000bfc <__aeabi_d2f>
 80270bc:	4603      	mov	r3, r0
 80270be:	6023      	str	r3, [r4, #0]
 80270c0:	ed97 0b08 	vldr	d0, [r7, #32]
 80270c4:	f008 fdb8 	bl	802fc38 <sin>
 80270c8:	ec51 0b10 	vmov	r0, r1, d0
 80270cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80270ce:	f503 7284 	add.w	r2, r3, #264	; 0x108
 80270d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80270d4:	00db      	lsls	r3, r3, #3
 80270d6:	18d4      	adds	r4, r2, r3
 80270d8:	f7d9 fd90 	bl	8000bfc <__aeabi_d2f>
 80270dc:	4603      	mov	r3, r0
 80270de:	6063      	str	r3, [r4, #4]
            for (i=0;i<nfft;++i) {
 80270e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80270e2:	3301      	adds	r3, #1
 80270e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80270e6:	e7b9      	b.n	802705c <kiss_fft_alloc+0xf4>
            }
        }

        kf_factor(nfft,st->factors);
 80270e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80270ea:	3308      	adds	r3, #8
 80270ec:	4619      	mov	r1, r3
 80270ee:	68f8      	ldr	r0, [r7, #12]
 80270f0:	f7ff fedc 	bl	8026eac <_ZL9kf_factoriPi>
    }

    if (memallocated != NULL) {
 80270f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80270f6:	2b00      	cmp	r3, #0
 80270f8:	d002      	beq.n	8027100 <kiss_fft_alloc+0x198>
        *memallocated = memneeded;
 80270fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80270fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80270fe:	601a      	str	r2, [r3, #0]
    }

    return st;
 8027100:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8027102:	4618      	mov	r0, r3
 8027104:	3740      	adds	r7, #64	; 0x40
 8027106:	46bd      	mov	sp, r7
 8027108:	bdb0      	pop	{r4, r5, r7, pc}
 802710a:	bf00      	nop
 802710c:	f3af 8000 	nop.w
 8027110:	54442d18 	.word	0x54442d18
 8027114:	400921fb 	.word	0x400921fb
 8027118:	54442d18 	.word	0x54442d18
 802711c:	401921fb 	.word	0x401921fb
 8027120:	54442d18 	.word	0x54442d18
 8027124:	c01921fb 	.word	0xc01921fb

08027128 <kiss_fft_stride>:


void kiss_fft_stride(kiss_fft_cfg st,const kiss_fft_cpx *fin,kiss_fft_cpx *fout,int in_stride)
{
 8027128:	b580      	push	{r7, lr}
 802712a:	b088      	sub	sp, #32
 802712c:	af02      	add	r7, sp, #8
 802712e:	60f8      	str	r0, [r7, #12]
 8027130:	60b9      	str	r1, [r7, #8]
 8027132:	607a      	str	r2, [r7, #4]
 8027134:	603b      	str	r3, [r7, #0]
    if (fin == fout) {
 8027136:	68ba      	ldr	r2, [r7, #8]
 8027138:	687b      	ldr	r3, [r7, #4]
 802713a:	429a      	cmp	r2, r3
 802713c:	d11d      	bne.n	802717a <kiss_fft_stride+0x52>
        //NOTE: this is not really an in-place FFT algorithm.
        //It just performs an out-of-place FFT into a temp buffer
        kiss_fft_cpx * tmpbuf = (kiss_fft_cpx*)KISS_FFT_TMP_ALLOC( sizeof(kiss_fft_cpx)*st->nfft);
 802713e:	68fb      	ldr	r3, [r7, #12]
 8027140:	681b      	ldr	r3, [r3, #0]
 8027142:	00db      	lsls	r3, r3, #3
 8027144:	4618      	mov	r0, r3
 8027146:	f000 fbdf 	bl	8027908 <_Z9ei_mallocj>
 802714a:	6178      	str	r0, [r7, #20]
        kf_work(tmpbuf,fin,1,in_stride, st->factors,st);
 802714c:	68fb      	ldr	r3, [r7, #12]
 802714e:	3308      	adds	r3, #8
 8027150:	68fa      	ldr	r2, [r7, #12]
 8027152:	9201      	str	r2, [sp, #4]
 8027154:	9300      	str	r3, [sp, #0]
 8027156:	683b      	ldr	r3, [r7, #0]
 8027158:	2201      	movs	r2, #1
 802715a:	68b9      	ldr	r1, [r7, #8]
 802715c:	6978      	ldr	r0, [r7, #20]
 802715e:	f7ff fe0d 	bl	8026d7c <_ZL7kf_workP12kiss_fft_cpxPKS_jiPiP14kiss_fft_state>
        memcpy(fout,tmpbuf,sizeof(kiss_fft_cpx)*st->nfft);
 8027162:	68fb      	ldr	r3, [r7, #12]
 8027164:	681b      	ldr	r3, [r3, #0]
 8027166:	00db      	lsls	r3, r3, #3
 8027168:	461a      	mov	r2, r3
 802716a:	6979      	ldr	r1, [r7, #20]
 802716c:	6878      	ldr	r0, [r7, #4]
 802716e:	f00b f807 	bl	8032180 <memcpy>
        KISS_FFT_TMP_FREE(tmpbuf);
 8027172:	6978      	ldr	r0, [r7, #20]
 8027174:	f000 fbe2 	bl	802793c <_Z7ei_freePv>
    }else{
        kf_work( fout, fin, 1,in_stride, st->factors,st );
    }
}
 8027178:	e00a      	b.n	8027190 <kiss_fft_stride+0x68>
        kf_work( fout, fin, 1,in_stride, st->factors,st );
 802717a:	68fb      	ldr	r3, [r7, #12]
 802717c:	3308      	adds	r3, #8
 802717e:	68fa      	ldr	r2, [r7, #12]
 8027180:	9201      	str	r2, [sp, #4]
 8027182:	9300      	str	r3, [sp, #0]
 8027184:	683b      	ldr	r3, [r7, #0]
 8027186:	2201      	movs	r2, #1
 8027188:	68b9      	ldr	r1, [r7, #8]
 802718a:	6878      	ldr	r0, [r7, #4]
 802718c:	f7ff fdf6 	bl	8026d7c <_ZL7kf_workP12kiss_fft_cpxPKS_jiPiP14kiss_fft_state>
}
 8027190:	bf00      	nop
 8027192:	3718      	adds	r7, #24
 8027194:	46bd      	mov	sp, r7
 8027196:	bd80      	pop	{r7, pc}

08027198 <kiss_fft>:

void kiss_fft(kiss_fft_cfg cfg,const kiss_fft_cpx *fin,kiss_fft_cpx *fout)
{
 8027198:	b580      	push	{r7, lr}
 802719a:	b084      	sub	sp, #16
 802719c:	af00      	add	r7, sp, #0
 802719e:	60f8      	str	r0, [r7, #12]
 80271a0:	60b9      	str	r1, [r7, #8]
 80271a2:	607a      	str	r2, [r7, #4]
    kiss_fft_stride(cfg,fin,fout,1);
 80271a4:	2301      	movs	r3, #1
 80271a6:	687a      	ldr	r2, [r7, #4]
 80271a8:	68b9      	ldr	r1, [r7, #8]
 80271aa:	68f8      	ldr	r0, [r7, #12]
 80271ac:	f7ff ffbc 	bl	8027128 <kiss_fft_stride>
}
 80271b0:	bf00      	nop
 80271b2:	3710      	adds	r7, #16
 80271b4:	46bd      	mov	sp, r7
 80271b6:	bd80      	pop	{r7, pc}

080271b8 <kiss_fftr_alloc>:
    void * pad;
#endif
};

kiss_fftr_cfg kiss_fftr_alloc(int nfft,int inverse_fft,void * mem,size_t * lenmem,size_t * memallocated)
{
 80271b8:	b5b0      	push	{r4, r5, r7, lr}
 80271ba:	b090      	sub	sp, #64	; 0x40
 80271bc:	af02      	add	r7, sp, #8
 80271be:	60f8      	str	r0, [r7, #12]
 80271c0:	60b9      	str	r1, [r7, #8]
 80271c2:	607a      	str	r2, [r7, #4]
 80271c4:	603b      	str	r3, [r7, #0]
    int i;
    kiss_fftr_cfg st = NULL;
 80271c6:	2300      	movs	r3, #0
 80271c8:	633b      	str	r3, [r7, #48]	; 0x30
    size_t subsize = 0, memneeded;
 80271ca:	2300      	movs	r3, #0
 80271cc:	617b      	str	r3, [r7, #20]

    if (nfft & 1) {
 80271ce:	68fb      	ldr	r3, [r7, #12]
 80271d0:	f003 0301 	and.w	r3, r3, #1
 80271d4:	2b00      	cmp	r3, #0
 80271d6:	d004      	beq.n	80271e2 <kiss_fftr_alloc+0x2a>
        ei_printf("FFT length must be even\n");
 80271d8:	4885      	ldr	r0, [pc, #532]	; (80273f0 <kiss_fftr_alloc+0x238>)
 80271da:	f7de fb67 	bl	80058ac <_Z9ei_printfPKcz>
        return NULL;
 80271de:	2300      	movs	r3, #0
 80271e0:	e0f9      	b.n	80273d6 <kiss_fftr_alloc+0x21e>
    }
    nfft >>= 1;
 80271e2:	68fb      	ldr	r3, [r7, #12]
 80271e4:	105b      	asrs	r3, r3, #1
 80271e6:	60fb      	str	r3, [r7, #12]

    kiss_fft_alloc (nfft, inverse_fft, NULL, &subsize);
 80271e8:	f107 0314 	add.w	r3, r7, #20
 80271ec:	2200      	movs	r2, #0
 80271ee:	9200      	str	r2, [sp, #0]
 80271f0:	2200      	movs	r2, #0
 80271f2:	68b9      	ldr	r1, [r7, #8]
 80271f4:	68f8      	ldr	r0, [r7, #12]
 80271f6:	f7ff feb7 	bl	8026f68 <kiss_fft_alloc>
    memneeded = sizeof(struct kiss_fftr_state) + subsize + sizeof(kiss_fft_cpx) * ( nfft * 3 / 2);
 80271fa:	68fa      	ldr	r2, [r7, #12]
 80271fc:	4613      	mov	r3, r2
 80271fe:	005b      	lsls	r3, r3, #1
 8027200:	4413      	add	r3, r2
 8027202:	0fda      	lsrs	r2, r3, #31
 8027204:	4413      	add	r3, r2
 8027206:	105b      	asrs	r3, r3, #1
 8027208:	00da      	lsls	r2, r3, #3
 802720a:	697b      	ldr	r3, [r7, #20]
 802720c:	4413      	add	r3, r2
 802720e:	330c      	adds	r3, #12
 8027210:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (lenmem == NULL) {
 8027212:	683b      	ldr	r3, [r7, #0]
 8027214:	2b00      	cmp	r3, #0
 8027216:	d104      	bne.n	8027222 <kiss_fftr_alloc+0x6a>
        st = (kiss_fftr_cfg) KISS_FFT_MALLOC (memneeded);
 8027218:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 802721a:	f000 fb75 	bl	8027908 <_Z9ei_mallocj>
 802721e:	6338      	str	r0, [r7, #48]	; 0x30
 8027220:	e009      	b.n	8027236 <kiss_fftr_alloc+0x7e>
    } else {
        if (*lenmem >= memneeded)
 8027222:	683b      	ldr	r3, [r7, #0]
 8027224:	681b      	ldr	r3, [r3, #0]
 8027226:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8027228:	429a      	cmp	r2, r3
 802722a:	d801      	bhi.n	8027230 <kiss_fftr_alloc+0x78>
            st = (kiss_fftr_cfg) mem;
 802722c:	687b      	ldr	r3, [r7, #4]
 802722e:	633b      	str	r3, [r7, #48]	; 0x30
        *lenmem = memneeded;
 8027230:	683b      	ldr	r3, [r7, #0]
 8027232:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8027234:	601a      	str	r2, [r3, #0]
    }
    if (!st)
 8027236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8027238:	2b00      	cmp	r3, #0
 802723a:	d101      	bne.n	8027240 <kiss_fftr_alloc+0x88>
        return NULL;
 802723c:	2300      	movs	r3, #0
 802723e:	e0ca      	b.n	80273d6 <kiss_fftr_alloc+0x21e>

    st->substate = (kiss_fft_cfg) (st + 1); /*just beyond kiss_fftr_state struct */
 8027240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8027242:	f103 020c 	add.w	r2, r3, #12
 8027246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8027248:	601a      	str	r2, [r3, #0]
    st->tmpbuf = (kiss_fft_cpx *) (((char *) st->substate) + subsize);
 802724a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802724c:	681a      	ldr	r2, [r3, #0]
 802724e:	697b      	ldr	r3, [r7, #20]
 8027250:	441a      	add	r2, r3
 8027252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8027254:	605a      	str	r2, [r3, #4]
    st->super_twiddles = st->tmpbuf + nfft;
 8027256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8027258:	685a      	ldr	r2, [r3, #4]
 802725a:	68fb      	ldr	r3, [r7, #12]
 802725c:	00db      	lsls	r3, r3, #3
 802725e:	441a      	add	r2, r3
 8027260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8027262:	609a      	str	r2, [r3, #8]
    kiss_fft_alloc(nfft, inverse_fft, st->substate, &subsize);
 8027264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8027266:	681a      	ldr	r2, [r3, #0]
 8027268:	f107 0314 	add.w	r3, r7, #20
 802726c:	2100      	movs	r1, #0
 802726e:	9100      	str	r1, [sp, #0]
 8027270:	68b9      	ldr	r1, [r7, #8]
 8027272:	68f8      	ldr	r0, [r7, #12]
 8027274:	f7ff fe78 	bl	8026f68 <kiss_fft_alloc>

    if (inverse_fft) {
 8027278:	68bb      	ldr	r3, [r7, #8]
 802727a:	2b00      	cmp	r3, #0
 802727c:	d052      	beq.n	8027324 <kiss_fftr_alloc+0x16c>
        for (i = 0; i < nfft/2; ++i) {
 802727e:	2300      	movs	r3, #0
 8027280:	637b      	str	r3, [r7, #52]	; 0x34
 8027282:	68fb      	ldr	r3, [r7, #12]
 8027284:	0fda      	lsrs	r2, r3, #31
 8027286:	4413      	add	r3, r2
 8027288:	105b      	asrs	r3, r3, #1
 802728a:	461a      	mov	r2, r3
 802728c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802728e:	4293      	cmp	r3, r2
 8027290:	f280 809a 	bge.w	80273c8 <kiss_fftr_alloc+0x210>
            double phase =
                3.14159265358979323846264338327 * ((double) (i+1) / nfft + .5);
 8027294:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8027296:	3301      	adds	r3, #1
 8027298:	4618      	mov	r0, r3
 802729a:	f7d9 f94d 	bl	8000538 <__aeabi_i2d>
 802729e:	4604      	mov	r4, r0
 80272a0:	460d      	mov	r5, r1
 80272a2:	68f8      	ldr	r0, [r7, #12]
 80272a4:	f7d9 f948 	bl	8000538 <__aeabi_i2d>
 80272a8:	4602      	mov	r2, r0
 80272aa:	460b      	mov	r3, r1
 80272ac:	4620      	mov	r0, r4
 80272ae:	4629      	mov	r1, r5
 80272b0:	f7d9 fad6 	bl	8000860 <__aeabi_ddiv>
 80272b4:	4602      	mov	r2, r0
 80272b6:	460b      	mov	r3, r1
 80272b8:	4610      	mov	r0, r2
 80272ba:	4619      	mov	r1, r3
 80272bc:	f04f 0200 	mov.w	r2, #0
 80272c0:	4b4c      	ldr	r3, [pc, #304]	; (80273f4 <kiss_fftr_alloc+0x23c>)
 80272c2:	f7d8 ffed 	bl	80002a0 <__adddf3>
 80272c6:	4602      	mov	r2, r0
 80272c8:	460b      	mov	r3, r1
 80272ca:	4610      	mov	r0, r2
 80272cc:	4619      	mov	r1, r3
            double phase =
 80272ce:	a344      	add	r3, pc, #272	; (adr r3, 80273e0 <kiss_fftr_alloc+0x228>)
 80272d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80272d4:	f7d9 f99a 	bl	800060c <__aeabi_dmul>
 80272d8:	4602      	mov	r2, r0
 80272da:	460b      	mov	r3, r1
 80272dc:	e9c7 2306 	strd	r2, r3, [r7, #24]
            kf_cexp (st->super_twiddles+i,phase);
 80272e0:	ed97 0b06 	vldr	d0, [r7, #24]
 80272e4:	f008 fb54 	bl	802f990 <cos>
 80272e8:	ec51 0b10 	vmov	r0, r1, d0
 80272ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80272ee:	689a      	ldr	r2, [r3, #8]
 80272f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80272f2:	00db      	lsls	r3, r3, #3
 80272f4:	18d4      	adds	r4, r2, r3
 80272f6:	f7d9 fc81 	bl	8000bfc <__aeabi_d2f>
 80272fa:	4603      	mov	r3, r0
 80272fc:	6023      	str	r3, [r4, #0]
 80272fe:	ed97 0b06 	vldr	d0, [r7, #24]
 8027302:	f008 fc99 	bl	802fc38 <sin>
 8027306:	ec51 0b10 	vmov	r0, r1, d0
 802730a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802730c:	689a      	ldr	r2, [r3, #8]
 802730e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8027310:	00db      	lsls	r3, r3, #3
 8027312:	18d4      	adds	r4, r2, r3
 8027314:	f7d9 fc72 	bl	8000bfc <__aeabi_d2f>
 8027318:	4603      	mov	r3, r0
 802731a:	6063      	str	r3, [r4, #4]
        for (i = 0; i < nfft/2; ++i) {
 802731c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802731e:	3301      	adds	r3, #1
 8027320:	637b      	str	r3, [r7, #52]	; 0x34
 8027322:	e7ae      	b.n	8027282 <kiss_fftr_alloc+0xca>
        }
    } else  {
        for (i = 0; i < nfft/2; ++i) {
 8027324:	2300      	movs	r3, #0
 8027326:	637b      	str	r3, [r7, #52]	; 0x34
 8027328:	68fb      	ldr	r3, [r7, #12]
 802732a:	0fda      	lsrs	r2, r3, #31
 802732c:	4413      	add	r3, r2
 802732e:	105b      	asrs	r3, r3, #1
 8027330:	461a      	mov	r2, r3
 8027332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8027334:	4293      	cmp	r3, r2
 8027336:	da47      	bge.n	80273c8 <kiss_fftr_alloc+0x210>
            double phase =
                -3.14159265358979323846264338327 * ((double) (i+1) / nfft + .5);
 8027338:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802733a:	3301      	adds	r3, #1
 802733c:	4618      	mov	r0, r3
 802733e:	f7d9 f8fb 	bl	8000538 <__aeabi_i2d>
 8027342:	4604      	mov	r4, r0
 8027344:	460d      	mov	r5, r1
 8027346:	68f8      	ldr	r0, [r7, #12]
 8027348:	f7d9 f8f6 	bl	8000538 <__aeabi_i2d>
 802734c:	4602      	mov	r2, r0
 802734e:	460b      	mov	r3, r1
 8027350:	4620      	mov	r0, r4
 8027352:	4629      	mov	r1, r5
 8027354:	f7d9 fa84 	bl	8000860 <__aeabi_ddiv>
 8027358:	4602      	mov	r2, r0
 802735a:	460b      	mov	r3, r1
 802735c:	4610      	mov	r0, r2
 802735e:	4619      	mov	r1, r3
 8027360:	f04f 0200 	mov.w	r2, #0
 8027364:	4b23      	ldr	r3, [pc, #140]	; (80273f4 <kiss_fftr_alloc+0x23c>)
 8027366:	f7d8 ff9b 	bl	80002a0 <__adddf3>
 802736a:	4602      	mov	r2, r0
 802736c:	460b      	mov	r3, r1
 802736e:	4610      	mov	r0, r2
 8027370:	4619      	mov	r1, r3
            double phase =
 8027372:	a31d      	add	r3, pc, #116	; (adr r3, 80273e8 <kiss_fftr_alloc+0x230>)
 8027374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027378:	f7d9 f948 	bl	800060c <__aeabi_dmul>
 802737c:	4602      	mov	r2, r0
 802737e:	460b      	mov	r3, r1
 8027380:	e9c7 2308 	strd	r2, r3, [r7, #32]
            kf_cexp (st->super_twiddles+i,phase);
 8027384:	ed97 0b08 	vldr	d0, [r7, #32]
 8027388:	f008 fb02 	bl	802f990 <cos>
 802738c:	ec51 0b10 	vmov	r0, r1, d0
 8027390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8027392:	689a      	ldr	r2, [r3, #8]
 8027394:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8027396:	00db      	lsls	r3, r3, #3
 8027398:	18d4      	adds	r4, r2, r3
 802739a:	f7d9 fc2f 	bl	8000bfc <__aeabi_d2f>
 802739e:	4603      	mov	r3, r0
 80273a0:	6023      	str	r3, [r4, #0]
 80273a2:	ed97 0b08 	vldr	d0, [r7, #32]
 80273a6:	f008 fc47 	bl	802fc38 <sin>
 80273aa:	ec51 0b10 	vmov	r0, r1, d0
 80273ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80273b0:	689a      	ldr	r2, [r3, #8]
 80273b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80273b4:	00db      	lsls	r3, r3, #3
 80273b6:	18d4      	adds	r4, r2, r3
 80273b8:	f7d9 fc20 	bl	8000bfc <__aeabi_d2f>
 80273bc:	4603      	mov	r3, r0
 80273be:	6063      	str	r3, [r4, #4]
        for (i = 0; i < nfft/2; ++i) {
 80273c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80273c2:	3301      	adds	r3, #1
 80273c4:	637b      	str	r3, [r7, #52]	; 0x34
 80273c6:	e7af      	b.n	8027328 <kiss_fftr_alloc+0x170>
        }
    }

    if (memallocated != NULL) {
 80273c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80273ca:	2b00      	cmp	r3, #0
 80273cc:	d002      	beq.n	80273d4 <kiss_fftr_alloc+0x21c>
        *memallocated = memneeded;
 80273ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80273d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80273d2:	601a      	str	r2, [r3, #0]
    }

    return st;
 80273d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80273d6:	4618      	mov	r0, r3
 80273d8:	3738      	adds	r7, #56	; 0x38
 80273da:	46bd      	mov	sp, r7
 80273dc:	bdb0      	pop	{r4, r5, r7, pc}
 80273de:	bf00      	nop
 80273e0:	54442d18 	.word	0x54442d18
 80273e4:	400921fb 	.word	0x400921fb
 80273e8:	54442d18 	.word	0x54442d18
 80273ec:	c00921fb 	.word	0xc00921fb
 80273f0:	0803459c 	.word	0x0803459c
 80273f4:	3fe00000 	.word	0x3fe00000

080273f8 <kiss_fftr>:

void kiss_fftr(kiss_fftr_cfg st,const kiss_fft_scalar *timedata,kiss_fft_cpx *freqdata)
{
 80273f8:	b580      	push	{r7, lr}
 80273fa:	b092      	sub	sp, #72	; 0x48
 80273fc:	af00      	add	r7, sp, #0
 80273fe:	60f8      	str	r0, [r7, #12]
 8027400:	60b9      	str	r1, [r7, #8]
 8027402:	607a      	str	r2, [r7, #4]
    /* input buffer timedata is stored row-wise */
    int k,ncfft;
    kiss_fft_cpx fpnk,fpk,f1k,f2k,tw,tdc;

    if ( st->substate->inverse) {
 8027404:	68fb      	ldr	r3, [r7, #12]
 8027406:	681b      	ldr	r3, [r3, #0]
 8027408:	685b      	ldr	r3, [r3, #4]
 802740a:	2b00      	cmp	r3, #0
 802740c:	d002      	beq.n	8027414 <kiss_fftr+0x1c>
        ei_printf("kiss fft usage error: improper alloc\n");
 802740e:	4887      	ldr	r0, [pc, #540]	; (802762c <kiss_fftr+0x234>)
 8027410:	f7de fa4c 	bl	80058ac <_Z9ei_printfPKcz>
    }

    ncfft = st->substate->nfft;
 8027414:	68fb      	ldr	r3, [r7, #12]
 8027416:	681b      	ldr	r3, [r3, #0]
 8027418:	681b      	ldr	r3, [r3, #0]
 802741a:	643b      	str	r3, [r7, #64]	; 0x40

    /*perform the parallel fft of two real signals packed in real,imag*/
    kiss_fft( st->substate , (const kiss_fft_cpx*)timedata, st->tmpbuf );
 802741c:	68fb      	ldr	r3, [r7, #12]
 802741e:	6818      	ldr	r0, [r3, #0]
 8027420:	68fb      	ldr	r3, [r7, #12]
 8027422:	685b      	ldr	r3, [r3, #4]
 8027424:	461a      	mov	r2, r3
 8027426:	68b9      	ldr	r1, [r7, #8]
 8027428:	f7ff feb6 	bl	8027198 <kiss_fft>
     *      yielding DC of input time sequence
     * The difference of tdc.r - tdc.i is the sum of the input (dot product) [1,-1,1,-1...
     *      yielding Nyquist bin of input time sequence
     */

    tdc.r = st->tmpbuf[0].r;
 802742c:	68fb      	ldr	r3, [r7, #12]
 802742e:	685b      	ldr	r3, [r3, #4]
 8027430:	681b      	ldr	r3, [r3, #0]
 8027432:	613b      	str	r3, [r7, #16]
    tdc.i = st->tmpbuf[0].i;
 8027434:	68fb      	ldr	r3, [r7, #12]
 8027436:	685b      	ldr	r3, [r3, #4]
 8027438:	685b      	ldr	r3, [r3, #4]
 802743a:	617b      	str	r3, [r7, #20]
    C_FIXDIV(tdc,2);
    CHECK_OVERFLOW_OP(tdc.r ,+, tdc.i);
    CHECK_OVERFLOW_OP(tdc.r ,-, tdc.i);
    freqdata[0].r = tdc.r + tdc.i;
 802743c:	ed97 7a04 	vldr	s14, [r7, #16]
 8027440:	edd7 7a05 	vldr	s15, [r7, #20]
 8027444:	ee77 7a27 	vadd.f32	s15, s14, s15
 8027448:	687b      	ldr	r3, [r7, #4]
 802744a:	edc3 7a00 	vstr	s15, [r3]
    freqdata[ncfft].r = tdc.r - tdc.i;
 802744e:	ed97 7a04 	vldr	s14, [r7, #16]
 8027452:	edd7 7a05 	vldr	s15, [r7, #20]
 8027456:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8027458:	00db      	lsls	r3, r3, #3
 802745a:	687a      	ldr	r2, [r7, #4]
 802745c:	4413      	add	r3, r2
 802745e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8027462:	edc3 7a00 	vstr	s15, [r3]
#ifdef USE_SIMD
    freqdata[ncfft].i = freqdata[0].i = _mm_set1_ps(0);
#else
    freqdata[ncfft].i = freqdata[0].i = 0;
 8027466:	687b      	ldr	r3, [r7, #4]
 8027468:	f04f 0200 	mov.w	r2, #0
 802746c:	605a      	str	r2, [r3, #4]
 802746e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8027470:	00db      	lsls	r3, r3, #3
 8027472:	687a      	ldr	r2, [r7, #4]
 8027474:	4413      	add	r3, r2
 8027476:	687a      	ldr	r2, [r7, #4]
 8027478:	6852      	ldr	r2, [r2, #4]
 802747a:	605a      	str	r2, [r3, #4]
#endif

    for ( k=1;k <= ncfft/2 ; ++k ) {
 802747c:	2301      	movs	r3, #1
 802747e:	647b      	str	r3, [r7, #68]	; 0x44
 8027480:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8027482:	0fda      	lsrs	r2, r3, #31
 8027484:	4413      	add	r3, r2
 8027486:	105b      	asrs	r3, r3, #1
 8027488:	461a      	mov	r2, r3
 802748a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802748c:	4293      	cmp	r3, r2
 802748e:	f300 80c9 	bgt.w	8027624 <kiss_fftr+0x22c>
        fpk    = st->tmpbuf[k];
 8027492:	68fb      	ldr	r3, [r7, #12]
 8027494:	685a      	ldr	r2, [r3, #4]
 8027496:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8027498:	00db      	lsls	r3, r3, #3
 802749a:	441a      	add	r2, r3
 802749c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80274a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80274a4:	e883 0003 	stmia.w	r3, {r0, r1}
        fpnk.r =   st->tmpbuf[ncfft-k].r;
 80274a8:	68fb      	ldr	r3, [r7, #12]
 80274aa:	685a      	ldr	r2, [r3, #4]
 80274ac:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80274ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80274b0:	1acb      	subs	r3, r1, r3
 80274b2:	00db      	lsls	r3, r3, #3
 80274b4:	4413      	add	r3, r2
 80274b6:	681b      	ldr	r3, [r3, #0]
 80274b8:	63bb      	str	r3, [r7, #56]	; 0x38
        fpnk.i = - st->tmpbuf[ncfft-k].i;
 80274ba:	68fb      	ldr	r3, [r7, #12]
 80274bc:	685a      	ldr	r2, [r3, #4]
 80274be:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80274c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80274c2:	1acb      	subs	r3, r1, r3
 80274c4:	00db      	lsls	r3, r3, #3
 80274c6:	4413      	add	r3, r2
 80274c8:	edd3 7a01 	vldr	s15, [r3, #4]
 80274cc:	eef1 7a67 	vneg.f32	s15, s15
 80274d0:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        C_FIXDIV(fpk,2);
        C_FIXDIV(fpnk,2);

        C_ADD( f1k, fpk , fpnk );
 80274d4:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80274d8:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80274dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80274e0:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 80274e4:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80274e8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80274ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80274f0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        C_SUB( f2k, fpk , fpnk );
 80274f4:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80274f8:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80274fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8027500:	edc7 7a08 	vstr	s15, [r7, #32]
 8027504:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8027508:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 802750c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8027510:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
        C_MUL( tw , f2k , st->super_twiddles[k-1]);
 8027514:	ed97 7a08 	vldr	s14, [r7, #32]
 8027518:	68fb      	ldr	r3, [r7, #12]
 802751a:	689a      	ldr	r2, [r3, #8]
 802751c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802751e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8027522:	3b01      	subs	r3, #1
 8027524:	00db      	lsls	r3, r3, #3
 8027526:	4413      	add	r3, r2
 8027528:	edd3 7a00 	vldr	s15, [r3]
 802752c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8027530:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8027534:	68fb      	ldr	r3, [r7, #12]
 8027536:	689a      	ldr	r2, [r3, #8]
 8027538:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802753a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 802753e:	3b01      	subs	r3, #1
 8027540:	00db      	lsls	r3, r3, #3
 8027542:	4413      	add	r3, r2
 8027544:	edd3 7a01 	vldr	s15, [r3, #4]
 8027548:	ee66 7aa7 	vmul.f32	s15, s13, s15
 802754c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8027550:	edc7 7a06 	vstr	s15, [r7, #24]
 8027554:	ed97 7a08 	vldr	s14, [r7, #32]
 8027558:	68fb      	ldr	r3, [r7, #12]
 802755a:	689a      	ldr	r2, [r3, #8]
 802755c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802755e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8027562:	3b01      	subs	r3, #1
 8027564:	00db      	lsls	r3, r3, #3
 8027566:	4413      	add	r3, r2
 8027568:	edd3 7a01 	vldr	s15, [r3, #4]
 802756c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8027570:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8027574:	68fb      	ldr	r3, [r7, #12]
 8027576:	689a      	ldr	r2, [r3, #8]
 8027578:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802757a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 802757e:	3b01      	subs	r3, #1
 8027580:	00db      	lsls	r3, r3, #3
 8027582:	4413      	add	r3, r2
 8027584:	edd3 7a00 	vldr	s15, [r3]
 8027588:	ee66 7aa7 	vmul.f32	s15, s13, s15
 802758c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8027590:	edc7 7a07 	vstr	s15, [r7, #28]

        freqdata[k].r = HALF_OF(f1k.r + tw.r);
 8027594:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8027598:	edd7 7a06 	vldr	s15, [r7, #24]
 802759c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80275a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80275a2:	00db      	lsls	r3, r3, #3
 80275a4:	687a      	ldr	r2, [r7, #4]
 80275a6:	4413      	add	r3, r2
 80275a8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80275ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80275b0:	edc3 7a00 	vstr	s15, [r3]
        freqdata[k].i = HALF_OF(f1k.i + tw.i);
 80275b4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80275b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80275bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80275c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80275c2:	00db      	lsls	r3, r3, #3
 80275c4:	687a      	ldr	r2, [r7, #4]
 80275c6:	4413      	add	r3, r2
 80275c8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80275cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80275d0:	edc3 7a01 	vstr	s15, [r3, #4]
        freqdata[ncfft-k].r = HALF_OF(f1k.r - tw.r);
 80275d4:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80275d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80275dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80275e0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80275e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80275e4:	1ad3      	subs	r3, r2, r3
 80275e6:	00db      	lsls	r3, r3, #3
 80275e8:	687a      	ldr	r2, [r7, #4]
 80275ea:	4413      	add	r3, r2
 80275ec:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80275f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80275f4:	edc3 7a00 	vstr	s15, [r3]
        freqdata[ncfft-k].i = HALF_OF(tw.i - f1k.i);
 80275f8:	ed97 7a07 	vldr	s14, [r7, #28]
 80275fc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8027600:	ee77 7a67 	vsub.f32	s15, s14, s15
 8027604:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8027606:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8027608:	1ad3      	subs	r3, r2, r3
 802760a:	00db      	lsls	r3, r3, #3
 802760c:	687a      	ldr	r2, [r7, #4]
 802760e:	4413      	add	r3, r2
 8027610:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8027614:	ee67 7a87 	vmul.f32	s15, s15, s14
 8027618:	edc3 7a01 	vstr	s15, [r3, #4]
    for ( k=1;k <= ncfft/2 ; ++k ) {
 802761c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802761e:	3301      	adds	r3, #1
 8027620:	647b      	str	r3, [r7, #68]	; 0x44
 8027622:	e72d      	b.n	8027480 <kiss_fftr+0x88>
    }
}
 8027624:	bf00      	nop
 8027626:	3748      	adds	r7, #72	; 0x48
 8027628:	46bd      	mov	sp, r7
 802762a:	bd80      	pop	{r7, pc}
 802762c:	080345b8 	.word	0x080345b8

08027630 <_ZSt5log10f>:
  { return __builtin_log10f(__x); }
 8027630:	b580      	push	{r7, lr}
 8027632:	b082      	sub	sp, #8
 8027634:	af00      	add	r7, sp, #0
 8027636:	ed87 0a01 	vstr	s0, [r7, #4]
 802763a:	ed97 0a01 	vldr	s0, [r7, #4]
 802763e:	f008 fcf7 	bl	8030030 <log10f>
 8027642:	eef0 7a40 	vmov.f32	s15, s0
 8027646:	eeb0 0a67 	vmov.f32	s0, s15
 802764a:	3708      	adds	r7, #8
 802764c:	46bd      	mov	sp, r7
 802764e:	bd80      	pop	{r7, pc}

08027650 <_ZSt5isinfd>:
  { return __builtin_isinf(__x); }
 8027650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8027652:	b083      	sub	sp, #12
 8027654:	af00      	add	r7, sp, #0
 8027656:	ed87 0b00 	vstr	d0, [r7]
 802765a:	683c      	ldr	r4, [r7, #0]
 802765c:	687b      	ldr	r3, [r7, #4]
 802765e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8027662:	2301      	movs	r3, #1
 8027664:	461e      	mov	r6, r3
 8027666:	f04f 32ff 	mov.w	r2, #4294967295
 802766a:	4b10      	ldr	r3, [pc, #64]	; (80276ac <_ZSt5isinfd+0x5c>)
 802766c:	4620      	mov	r0, r4
 802766e:	4629      	mov	r1, r5
 8027670:	f7d9 fa66 	bl	8000b40 <__aeabi_dcmpun>
 8027674:	4603      	mov	r3, r0
 8027676:	2b00      	cmp	r3, #0
 8027678:	d10b      	bne.n	8027692 <_ZSt5isinfd+0x42>
 802767a:	f04f 32ff 	mov.w	r2, #4294967295
 802767e:	4b0b      	ldr	r3, [pc, #44]	; (80276ac <_ZSt5isinfd+0x5c>)
 8027680:	4620      	mov	r0, r4
 8027682:	4629      	mov	r1, r5
 8027684:	f7d9 fa3e 	bl	8000b04 <__aeabi_dcmple>
 8027688:	4603      	mov	r3, r0
 802768a:	2b00      	cmp	r3, #0
 802768c:	d101      	bne.n	8027692 <_ZSt5isinfd+0x42>
 802768e:	2300      	movs	r3, #0
 8027690:	461e      	mov	r6, r3
 8027692:	b2f3      	uxtb	r3, r6
 8027694:	f083 0301 	eor.w	r3, r3, #1
 8027698:	b2db      	uxtb	r3, r3
 802769a:	2b00      	cmp	r3, #0
 802769c:	bf14      	ite	ne
 802769e:	2301      	movne	r3, #1
 80276a0:	2300      	moveq	r3, #0
 80276a2:	b2db      	uxtb	r3, r3
 80276a4:	4618      	mov	r0, r3
 80276a6:	370c      	adds	r7, #12
 80276a8:	46bd      	mov	sp, r7
 80276aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80276ac:	7fefffff 	.word	0x7fefffff

080276b0 <_Z29ei_run_impulse_check_canceledv>:
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <math.h>

__attribute__((weak)) EI_IMPULSE_ERROR ei_run_impulse_check_canceled() {
 80276b0:	b480      	push	{r7}
 80276b2:	af00      	add	r7, sp, #0
    return EI_IMPULSE_OK;
 80276b4:	2300      	movs	r3, #0
}
 80276b6:	4618      	mov	r0, r3
 80276b8:	46bd      	mov	sp, r7
 80276ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80276be:	4770      	bx	lr

080276c0 <_Z16ei_read_timer_usv>:

uint64_t ei_read_timer_ms() {
    return HAL_GetTick();
}

uint64_t ei_read_timer_us() {
 80276c0:	b5b0      	push	{r4, r5, r7, lr}
 80276c2:	af00      	add	r7, sp, #0
    return HAL_GetTick() * 1000;
 80276c4:	f7e0 fa62 	bl	8007b8c <HAL_GetTick>
 80276c8:	4603      	mov	r3, r0
 80276ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80276ce:	fb02 f303 	mul.w	r3, r2, r3
 80276d2:	2200      	movs	r2, #0
 80276d4:	461c      	mov	r4, r3
 80276d6:	4615      	mov	r5, r2
 80276d8:	4622      	mov	r2, r4
 80276da:	462b      	mov	r3, r5
}
 80276dc:	4610      	mov	r0, r2
 80276de:	4619      	mov	r1, r3
 80276e0:	bdb0      	pop	{r4, r5, r7, pc}
 80276e2:	0000      	movs	r0, r0
 80276e4:	0000      	movs	r0, r0
	...

080276e8 <_Z15ei_printf_floatf>:
    va_start(myargs, format);
    vprintf(format, myargs);
    va_end(myargs);
}

__attribute__((weak)) void ei_printf_float(float f) {
 80276e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80276ec:	b08c      	sub	sp, #48	; 0x30
 80276ee:	af00      	add	r7, sp, #0
 80276f0:	ed87 0a01 	vstr	s0, [r7, #4]
        }
        *(c) = '\0';
    }


    ei_printf("%s", s);
 80276f4:	466b      	mov	r3, sp
 80276f6:	4698      	mov	r8, r3
    float n = f;
 80276f8:	687b      	ldr	r3, [r7, #4]
 80276fa:	627b      	str	r3, [r7, #36]	; 0x24
    char s[MAX_NUMBER_STRING_SIZE];
 80276fc:	4b7e      	ldr	r3, [pc, #504]	; (80278f8 <_Z15ei_printf_floatf+0x210>)
 80276fe:	681b      	ldr	r3, [r3, #0]
 8027700:	1e5e      	subs	r6, r3, #1
 8027702:	623e      	str	r6, [r7, #32]
 8027704:	4633      	mov	r3, r6
 8027706:	3301      	adds	r3, #1
 8027708:	2200      	movs	r2, #0
 802770a:	461c      	mov	r4, r3
 802770c:	4615      	mov	r5, r2
 802770e:	f04f 0200 	mov.w	r2, #0
 8027712:	f04f 0300 	mov.w	r3, #0
 8027716:	00eb      	lsls	r3, r5, #3
 8027718:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 802771c:	00e2      	lsls	r2, r4, #3
 802771e:	4633      	mov	r3, r6
 8027720:	3301      	adds	r3, #1
 8027722:	2200      	movs	r2, #0
 8027724:	4618      	mov	r0, r3
 8027726:	4611      	mov	r1, r2
 8027728:	f04f 0200 	mov.w	r2, #0
 802772c:	f04f 0300 	mov.w	r3, #0
 8027730:	00cb      	lsls	r3, r1, #3
 8027732:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8027736:	00c2      	lsls	r2, r0, #3
 8027738:	4633      	mov	r3, r6
 802773a:	3301      	adds	r3, #1
 802773c:	3307      	adds	r3, #7
 802773e:	08db      	lsrs	r3, r3, #3
 8027740:	00db      	lsls	r3, r3, #3
 8027742:	ebad 0d03 	sub.w	sp, sp, r3
 8027746:	466b      	mov	r3, sp
 8027748:	3300      	adds	r3, #0
 802774a:	61fb      	str	r3, [r7, #28]
    if (n == 0.0) {
 802774c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8027750:	eef5 7a40 	vcmp.f32	s15, #0.0
 8027754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8027758:	d106      	bne.n	8027768 <_Z15ei_printf_floatf+0x80>
        strcpy(s, "0");
 802775a:	69fb      	ldr	r3, [r7, #28]
 802775c:	4967      	ldr	r1, [pc, #412]	; (80278fc <_Z15ei_printf_floatf+0x214>)
 802775e:	461a      	mov	r2, r3
 8027760:	460b      	mov	r3, r1
 8027762:	881b      	ldrh	r3, [r3, #0]
 8027764:	8013      	strh	r3, [r2, #0]
 8027766:	e0b6      	b.n	80278d6 <_Z15ei_printf_floatf+0x1ee>
        char *c = s;
 8027768:	69fb      	ldr	r3, [r7, #28]
 802776a:	62fb      	str	r3, [r7, #44]	; 0x2c
        int neg = (n < 0);
 802776c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8027770:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8027774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8027778:	bf4c      	ite	mi
 802777a:	2301      	movmi	r3, #1
 802777c:	2300      	movpl	r3, #0
 802777e:	b2db      	uxtb	r3, r3
 8027780:	61bb      	str	r3, [r7, #24]
        if (neg) {
 8027782:	69bb      	ldr	r3, [r7, #24]
 8027784:	2b00      	cmp	r3, #0
 8027786:	d005      	beq.n	8027794 <_Z15ei_printf_floatf+0xac>
            n = -n;
 8027788:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 802778c:	eef1 7a67 	vneg.f32	s15, s15
 8027790:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
        m = log10(n);
 8027794:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8027798:	f7ff ff4a 	bl	8027630 <_ZSt5log10f>
 802779c:	eef0 7a40 	vmov.f32	s15, s0
 80277a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80277a4:	ee17 3a90 	vmov	r3, s15
 80277a8:	62bb      	str	r3, [r7, #40]	; 0x28
        if (neg) {
 80277aa:	69bb      	ldr	r3, [r7, #24]
 80277ac:	2b00      	cmp	r3, #0
 80277ae:	d004      	beq.n	80277ba <_Z15ei_printf_floatf+0xd2>
            *(c++) = '-';
 80277b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80277b2:	1c5a      	adds	r2, r3, #1
 80277b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80277b6:	222d      	movs	r2, #45	; 0x2d
 80277b8:	701a      	strb	r2, [r3, #0]
        if (m < 1.0) {
 80277ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80277bc:	2b00      	cmp	r3, #0
 80277be:	dc01      	bgt.n	80277c4 <_Z15ei_printf_floatf+0xdc>
            m = 0;
 80277c0:	2300      	movs	r3, #0
 80277c2:	62bb      	str	r3, [r7, #40]	; 0x28
        while (n > PRECISION || m >= 0) {
 80277c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80277c6:	f7d8 fec9 	bl	800055c <__aeabi_f2d>
 80277ca:	4b4d      	ldr	r3, [pc, #308]	; (8027900 <_Z15ei_printf_floatf+0x218>)
 80277cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80277d0:	2401      	movs	r4, #1
 80277d2:	f7d9 f9ab 	bl	8000b2c <__aeabi_dcmpgt>
 80277d6:	4603      	mov	r3, r0
 80277d8:	2b00      	cmp	r3, #0
 80277da:	d101      	bne.n	80277e0 <_Z15ei_printf_floatf+0xf8>
 80277dc:	2300      	movs	r3, #0
 80277de:	461c      	mov	r4, r3
 80277e0:	b2e3      	uxtb	r3, r4
 80277e2:	f083 0301 	eor.w	r3, r3, #1
 80277e6:	b2db      	uxtb	r3, r3
 80277e8:	2b00      	cmp	r3, #0
 80277ea:	d002      	beq.n	80277f2 <_Z15ei_printf_floatf+0x10a>
 80277ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80277ee:	2b00      	cmp	r3, #0
 80277f0:	db6e      	blt.n	80278d0 <_Z15ei_printf_floatf+0x1e8>
            double weight = pow(10.0, m);
 80277f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80277f4:	ed9f 0b3e 	vldr	d0, [pc, #248]	; 80278f0 <_Z15ei_printf_floatf+0x208>
 80277f8:	f000 f8ab 	bl	8027952 <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80277fc:	ed87 0b04 	vstr	d0, [r7, #16]
            if (weight > 0 && !isinf(weight)) {
 8027800:	f04f 0200 	mov.w	r2, #0
 8027804:	f04f 0300 	mov.w	r3, #0
 8027808:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 802780c:	f7d9 f98e 	bl	8000b2c <__aeabi_dcmpgt>
 8027810:	4603      	mov	r3, r0
 8027812:	2b00      	cmp	r3, #0
 8027814:	d00b      	beq.n	802782e <_Z15ei_printf_floatf+0x146>
 8027816:	ed97 0b04 	vldr	d0, [r7, #16]
 802781a:	f7ff ff19 	bl	8027650 <_ZSt5isinfd>
 802781e:	4603      	mov	r3, r0
 8027820:	f083 0301 	eor.w	r3, r3, #1
 8027824:	b2db      	uxtb	r3, r3
 8027826:	2b00      	cmp	r3, #0
 8027828:	d001      	beq.n	802782e <_Z15ei_printf_floatf+0x146>
 802782a:	2301      	movs	r3, #1
 802782c:	e000      	b.n	8027830 <_Z15ei_printf_floatf+0x148>
 802782e:	2300      	movs	r3, #0
 8027830:	2b00      	cmp	r3, #0
 8027832:	d03a      	beq.n	80278aa <_Z15ei_printf_floatf+0x1c2>
                digit = floor(n / weight);
 8027834:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8027836:	f7d8 fe91 	bl	800055c <__aeabi_f2d>
 802783a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 802783e:	f7d9 f80f 	bl	8000860 <__aeabi_ddiv>
 8027842:	4602      	mov	r2, r0
 8027844:	460b      	mov	r3, r1
 8027846:	ec43 2b17 	vmov	d7, r2, r3
 802784a:	eeb0 0a47 	vmov.f32	s0, s14
 802784e:	eef0 0a67 	vmov.f32	s1, s15
 8027852:	f008 f8f1 	bl	802fa38 <floor>
 8027856:	ec53 2b10 	vmov	r2, r3, d0
 802785a:	4610      	mov	r0, r2
 802785c:	4619      	mov	r1, r3
 802785e:	f7d9 f985 	bl	8000b6c <__aeabi_d2iz>
 8027862:	4603      	mov	r3, r0
 8027864:	60fb      	str	r3, [r7, #12]
                n -= (digit * weight);
 8027866:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8027868:	f7d8 fe78 	bl	800055c <__aeabi_f2d>
 802786c:	4604      	mov	r4, r0
 802786e:	460d      	mov	r5, r1
 8027870:	68f8      	ldr	r0, [r7, #12]
 8027872:	f7d8 fe61 	bl	8000538 <__aeabi_i2d>
 8027876:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 802787a:	f7d8 fec7 	bl	800060c <__aeabi_dmul>
 802787e:	4602      	mov	r2, r0
 8027880:	460b      	mov	r3, r1
 8027882:	4620      	mov	r0, r4
 8027884:	4629      	mov	r1, r5
 8027886:	f7d8 fd09 	bl	800029c <__aeabi_dsub>
 802788a:	4602      	mov	r2, r0
 802788c:	460b      	mov	r3, r1
 802788e:	4610      	mov	r0, r2
 8027890:	4619      	mov	r1, r3
 8027892:	f7d9 f9b3 	bl	8000bfc <__aeabi_d2f>
 8027896:	4603      	mov	r3, r0
 8027898:	627b      	str	r3, [r7, #36]	; 0x24
                *(c++) = '0' + digit;
 802789a:	68fb      	ldr	r3, [r7, #12]
 802789c:	b2da      	uxtb	r2, r3
 802789e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80278a0:	1c59      	adds	r1, r3, #1
 80278a2:	62f9      	str	r1, [r7, #44]	; 0x2c
 80278a4:	3230      	adds	r2, #48	; 0x30
 80278a6:	b2d2      	uxtb	r2, r2
 80278a8:	701a      	strb	r2, [r3, #0]
            if (m == 0 && n > 0) {
 80278aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80278ac:	2b00      	cmp	r3, #0
 80278ae:	d10b      	bne.n	80278c8 <_Z15ei_printf_floatf+0x1e0>
 80278b0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80278b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80278b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80278bc:	dd04      	ble.n	80278c8 <_Z15ei_printf_floatf+0x1e0>
                *(c++) = '.';
 80278be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80278c0:	1c5a      	adds	r2, r3, #1
 80278c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80278c4:	222e      	movs	r2, #46	; 0x2e
 80278c6:	701a      	strb	r2, [r3, #0]
            m--;
 80278c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80278ca:	3b01      	subs	r3, #1
 80278cc:	62bb      	str	r3, [r7, #40]	; 0x28
        while (n > PRECISION || m >= 0) {
 80278ce:	e779      	b.n	80277c4 <_Z15ei_printf_floatf+0xdc>
        *(c) = '\0';
 80278d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80278d2:	2200      	movs	r2, #0
 80278d4:	701a      	strb	r2, [r3, #0]
    ei_printf("%s", s);
 80278d6:	69f9      	ldr	r1, [r7, #28]
 80278d8:	480a      	ldr	r0, [pc, #40]	; (8027904 <_Z15ei_printf_floatf+0x21c>)
 80278da:	f7dd ffe7 	bl	80058ac <_Z9ei_printfPKcz>
 80278de:	46c5      	mov	sp, r8
}
 80278e0:	bf00      	nop
 80278e2:	3730      	adds	r7, #48	; 0x30
 80278e4:	46bd      	mov	sp, r7
 80278e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80278ea:	bf00      	nop
 80278ec:	f3af 8000 	nop.w
 80278f0:	00000000 	.word	0x00000000
 80278f4:	40240000 	.word	0x40240000
 80278f8:	200001e0 	.word	0x200001e0
 80278fc:	080345e0 	.word	0x080345e0
 8027900:	200001d8 	.word	0x200001d8
 8027904:	080345e4 	.word	0x080345e4

08027908 <_Z9ei_mallocj>:

__attribute__((weak)) void *ei_malloc(size_t size) {
 8027908:	b580      	push	{r7, lr}
 802790a:	b082      	sub	sp, #8
 802790c:	af00      	add	r7, sp, #0
 802790e:	6078      	str	r0, [r7, #4]
    return malloc(size);
 8027910:	6878      	ldr	r0, [r7, #4]
 8027912:	f00a fc25 	bl	8032160 <malloc>
 8027916:	4603      	mov	r3, r0
}
 8027918:	4618      	mov	r0, r3
 802791a:	3708      	adds	r7, #8
 802791c:	46bd      	mov	sp, r7
 802791e:	bd80      	pop	{r7, pc}

08027920 <_Z9ei_callocjj>:

__attribute__((weak)) void *ei_calloc(size_t nitems, size_t size) {
 8027920:	b580      	push	{r7, lr}
 8027922:	b082      	sub	sp, #8
 8027924:	af00      	add	r7, sp, #0
 8027926:	6078      	str	r0, [r7, #4]
 8027928:	6039      	str	r1, [r7, #0]
    return calloc(nitems, size);
 802792a:	6839      	ldr	r1, [r7, #0]
 802792c:	6878      	ldr	r0, [r7, #4]
 802792e:	f00a fbcf 	bl	80320d0 <calloc>
 8027932:	4603      	mov	r3, r0
}
 8027934:	4618      	mov	r0, r3
 8027936:	3708      	adds	r7, #8
 8027938:	46bd      	mov	sp, r7
 802793a:	bd80      	pop	{r7, pc}

0802793c <_Z7ei_freePv>:

__attribute__((weak)) void ei_free(void *ptr) {
 802793c:	b580      	push	{r7, lr}
 802793e:	b082      	sub	sp, #8
 8027940:	af00      	add	r7, sp, #0
 8027942:	6078      	str	r0, [r7, #4]
    free(ptr);
 8027944:	6878      	ldr	r0, [r7, #4]
 8027946:	f00a fc13 	bl	8032170 <free>
}
 802794a:	bf00      	nop
 802794c:	3708      	adds	r7, #8
 802794e:	46bd      	mov	sp, r7
 8027950:	bd80      	pop	{r7, pc}

08027952 <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8027952:	b580      	push	{r7, lr}
 8027954:	b084      	sub	sp, #16
 8027956:	af00      	add	r7, sp, #0
 8027958:	ed87 0b02 	vstr	d0, [r7, #8]
 802795c:	6078      	str	r0, [r7, #4]
      return pow(__type(__x), __type(__y));
 802795e:	6878      	ldr	r0, [r7, #4]
 8027960:	f7d8 fdea 	bl	8000538 <__aeabi_i2d>
 8027964:	4602      	mov	r2, r0
 8027966:	460b      	mov	r3, r1
 8027968:	ec43 2b11 	vmov	d1, r2, r3
 802796c:	ed97 0b02 	vldr	d0, [r7, #8]
 8027970:	f008 fa8c 	bl	802fe8c <pow>
 8027974:	eeb0 7a40 	vmov.f32	s14, s0
 8027978:	eef0 7a60 	vmov.f32	s15, s1
    }
 802797c:	eeb0 0a47 	vmov.f32	s0, s14
 8027980:	eef0 0a67 	vmov.f32	s1, s15
 8027984:	3710      	adds	r7, #16
 8027986:	46bd      	mov	sp, r7
 8027988:	bd80      	pop	{r7, pc}
	...

0802798c <TfLiteTypeGetName>:
  }
  tensor->bytes = num_bytes;
}
#endif  // TF_LITE_STATIC_MEMORY

const char* TfLiteTypeGetName(TfLiteType type) {
 802798c:	b480      	push	{r7}
 802798e:	b083      	sub	sp, #12
 8027990:	af00      	add	r7, sp, #0
 8027992:	4603      	mov	r3, r0
 8027994:	71fb      	strb	r3, [r7, #7]
  switch (type) {
 8027996:	79fb      	ldrb	r3, [r7, #7]
 8027998:	2b10      	cmp	r3, #16
 802799a:	d847      	bhi.n	8027a2c <TfLiteTypeGetName+0xa0>
 802799c:	a201      	add	r2, pc, #4	; (adr r2, 80279a4 <TfLiteTypeGetName+0x18>)
 802799e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80279a2:	bf00      	nop
 80279a4:	080279e9 	.word	0x080279e9
 80279a8:	080279ed 	.word	0x080279ed
 80279ac:	080279f5 	.word	0x080279f5
 80279b0:	080279fd 	.word	0x080279fd
 80279b4:	08027a05 	.word	0x08027a05
 80279b8:	08027a19 	.word	0x08027a19
 80279bc:	08027a0d 	.word	0x08027a0d
 80279c0:	080279f1 	.word	0x080279f1
 80279c4:	08027a11 	.word	0x08027a11
 80279c8:	08027a01 	.word	0x08027a01
 80279cc:	08027a1d 	.word	0x08027a1d
 80279d0:	08027a21 	.word	0x08027a21
 80279d4:	08027a15 	.word	0x08027a15
 80279d8:	08027a09 	.word	0x08027a09
 80279dc:	08027a25 	.word	0x08027a25
 80279e0:	08027a29 	.word	0x08027a29
 80279e4:	080279f9 	.word	0x080279f9
    case kTfLiteNoType:
      return "NOTYPE";
 80279e8:	4b14      	ldr	r3, [pc, #80]	; (8027a3c <TfLiteTypeGetName+0xb0>)
 80279ea:	e020      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteFloat32:
      return "FLOAT32";
 80279ec:	4b14      	ldr	r3, [pc, #80]	; (8027a40 <TfLiteTypeGetName+0xb4>)
 80279ee:	e01e      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteInt16:
      return "INT16";
 80279f0:	4b14      	ldr	r3, [pc, #80]	; (8027a44 <TfLiteTypeGetName+0xb8>)
 80279f2:	e01c      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteInt32:
      return "INT32";
 80279f4:	4b14      	ldr	r3, [pc, #80]	; (8027a48 <TfLiteTypeGetName+0xbc>)
 80279f6:	e01a      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteUInt32:
      return "UINT32";
 80279f8:	4b14      	ldr	r3, [pc, #80]	; (8027a4c <TfLiteTypeGetName+0xc0>)
 80279fa:	e018      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteUInt8:
      return "UINT8";
 80279fc:	4b14      	ldr	r3, [pc, #80]	; (8027a50 <TfLiteTypeGetName+0xc4>)
 80279fe:	e016      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteInt8:
      return "INT8";
 8027a00:	4b14      	ldr	r3, [pc, #80]	; (8027a54 <TfLiteTypeGetName+0xc8>)
 8027a02:	e014      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteInt64:
      return "INT64";
 8027a04:	4b14      	ldr	r3, [pc, #80]	; (8027a58 <TfLiteTypeGetName+0xcc>)
 8027a06:	e012      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteUInt64:
      return "UINT64";
 8027a08:	4b14      	ldr	r3, [pc, #80]	; (8027a5c <TfLiteTypeGetName+0xd0>)
 8027a0a:	e010      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteBool:
      return "BOOL";
 8027a0c:	4b14      	ldr	r3, [pc, #80]	; (8027a60 <TfLiteTypeGetName+0xd4>)
 8027a0e:	e00e      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteComplex64:
      return "COMPLEX64";
 8027a10:	4b14      	ldr	r3, [pc, #80]	; (8027a64 <TfLiteTypeGetName+0xd8>)
 8027a12:	e00c      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteComplex128:
      return "COMPLEX128";
 8027a14:	4b14      	ldr	r3, [pc, #80]	; (8027a68 <TfLiteTypeGetName+0xdc>)
 8027a16:	e00a      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteString:
      return "STRING";
 8027a18:	4b14      	ldr	r3, [pc, #80]	; (8027a6c <TfLiteTypeGetName+0xe0>)
 8027a1a:	e008      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteFloat16:
      return "FLOAT16";
 8027a1c:	4b14      	ldr	r3, [pc, #80]	; (8027a70 <TfLiteTypeGetName+0xe4>)
 8027a1e:	e006      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteFloat64:
      return "FLOAT64";
 8027a20:	4b14      	ldr	r3, [pc, #80]	; (8027a74 <TfLiteTypeGetName+0xe8>)
 8027a22:	e004      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteResource:
      return "RESOURCE";
 8027a24:	4b14      	ldr	r3, [pc, #80]	; (8027a78 <TfLiteTypeGetName+0xec>)
 8027a26:	e002      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
    case kTfLiteVariant:
      return "VARIANT";
 8027a28:	4b14      	ldr	r3, [pc, #80]	; (8027a7c <TfLiteTypeGetName+0xf0>)
 8027a2a:	e000      	b.n	8027a2e <TfLiteTypeGetName+0xa2>
  }
  return "Unknown type";
 8027a2c:	4b14      	ldr	r3, [pc, #80]	; (8027a80 <TfLiteTypeGetName+0xf4>)
}
 8027a2e:	4618      	mov	r0, r3
 8027a30:	370c      	adds	r7, #12
 8027a32:	46bd      	mov	sp, r7
 8027a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027a38:	4770      	bx	lr
 8027a3a:	bf00      	nop
 8027a3c:	080345e8 	.word	0x080345e8
 8027a40:	080345f0 	.word	0x080345f0
 8027a44:	080345f8 	.word	0x080345f8
 8027a48:	08034600 	.word	0x08034600
 8027a4c:	08034608 	.word	0x08034608
 8027a50:	08034610 	.word	0x08034610
 8027a54:	08034618 	.word	0x08034618
 8027a58:	08034620 	.word	0x08034620
 8027a5c:	08034628 	.word	0x08034628
 8027a60:	08034630 	.word	0x08034630
 8027a64:	08034638 	.word	0x08034638
 8027a68:	08034644 	.word	0x08034644
 8027a6c:	08034650 	.word	0x08034650
 8027a70:	08034658 	.word	0x08034658
 8027a74:	08034660 	.word	0x08034660
 8027a78:	08034668 	.word	0x08034668
 8027a7c:	08034674 	.word	0x08034674
 8027a80:	0803467c 	.word	0x0803467c

08027a84 <_ZNSt14numeric_limitsIlE3maxEv>:

      static _GLIBCXX_CONSTEXPR long
      min() _GLIBCXX_USE_NOEXCEPT { return -__LONG_MAX__ - 1; }

      static _GLIBCXX_CONSTEXPR long
      max() _GLIBCXX_USE_NOEXCEPT { return __LONG_MAX__; }
 8027a84:	b480      	push	{r7}
 8027a86:	af00      	add	r7, sp, #0
 8027a88:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8027a8c:	4618      	mov	r0, r3
 8027a8e:	46bd      	mov	sp, r7
 8027a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027a94:	4770      	bx	lr
	...

08027a98 <_ZN6tflite18QuantizeMultiplierEdPlPi>:
constexpr uint32_t kFractionRoundingMask = 0x003fffff;
constexpr uint32_t kFractionRoundingThreshold = 0x00200000;
}  // namespace

void QuantizeMultiplier(double double_multiplier, int32_t* quantized_multiplier,
                        int* shift) {
 8027a98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8027a9c:	b088      	sub	sp, #32
 8027a9e:	af00      	add	r7, sp, #0
 8027aa0:	ed87 0b02 	vstr	d0, [r7, #8]
 8027aa4:	6078      	str	r0, [r7, #4]
 8027aa6:	6039      	str	r1, [r7, #0]
  if (double_multiplier == 0.) {
 8027aa8:	f04f 0200 	mov.w	r2, #0
 8027aac:	f04f 0300 	mov.w	r3, #0
 8027ab0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8027ab4:	f7d9 f812 	bl	8000adc <__aeabi_dcmpeq>
 8027ab8:	4603      	mov	r3, r0
 8027aba:	2b00      	cmp	r3, #0
 8027abc:	d006      	beq.n	8027acc <_ZN6tflite18QuantizeMultiplierEdPlPi+0x34>
    *quantized_multiplier = 0;
 8027abe:	687b      	ldr	r3, [r7, #4]
 8027ac0:	2200      	movs	r2, #0
 8027ac2:	601a      	str	r2, [r3, #0]
    *shift = 0;
 8027ac4:	683b      	ldr	r3, [r7, #0]
 8027ac6:	2200      	movs	r2, #0
 8027ac8:	601a      	str	r2, [r3, #0]
    return;
 8027aca:	e068      	b.n	8027b9e <_ZN6tflite18QuantizeMultiplierEdPlPi+0x106>
  // example on microcontrollers) then use an alternative implementation
  // that only requires integer and bitwise operations. To enable this, you
  // need to set the define during the build process for your platform.
  int64_t q_fixed = IntegerFrExp(double_multiplier, shift);
#else   // TFLITE_EMULATE_FLOAT
  const double q = std::frexp(double_multiplier, shift);
 8027acc:	6838      	ldr	r0, [r7, #0]
 8027ace:	ed97 0b02 	vldr	d0, [r7, #8]
 8027ad2:	f008 f831 	bl	802fb38 <frexp>
 8027ad6:	ed87 0b04 	vstr	d0, [r7, #16]
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1ll << 31)));
 8027ada:	f04f 0200 	mov.w	r2, #0
 8027ade:	4b32      	ldr	r3, [pc, #200]	; (8027ba8 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x110>)
 8027ae0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8027ae4:	f7d8 fd92 	bl	800060c <__aeabi_dmul>
 8027ae8:	4602      	mov	r2, r0
 8027aea:	460b      	mov	r3, r1
 8027aec:	ec43 2b17 	vmov	d7, r2, r3
 8027af0:	eeb0 0a47 	vmov.f32	s0, s14
 8027af4:	eef0 0a67 	vmov.f32	s1, s15
 8027af8:	f000 f962 	bl	8027dc0 <_ZN6tflite11TfLiteRoundIdEET_S1_>
 8027afc:	ec53 2b10 	vmov	r2, r3, d0
 8027b00:	4610      	mov	r0, r2
 8027b02:	4619      	mov	r1, r3
 8027b04:	f7d9 f91a 	bl	8000d3c <__aeabi_d2lz>
 8027b08:	4602      	mov	r2, r0
 8027b0a:	460b      	mov	r3, r1
 8027b0c:	e9c7 2306 	strd	r2, r3, [r7, #24]
#endif  // TFLITE_EMULATE_FLOAT
  TFLITE_CHECK(q_fixed <= (1ll << 31));
 8027b10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8027b14:	4925      	ldr	r1, [pc, #148]	; (8027bac <_ZN6tflite18QuantizeMultiplierEdPlPi+0x114>)
 8027b16:	428a      	cmp	r2, r1
 8027b18:	f173 0300 	sbcs.w	r3, r3, #0
 8027b1c:	db01      	blt.n	8027b22 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x8a>
 8027b1e:	f00a fab1 	bl	8032084 <abort>
  if (q_fixed == (1ll << 31)) {
 8027b22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8027b26:	f102 4100 	add.w	r1, r2, #2147483648	; 0x80000000
 8027b2a:	430b      	orrs	r3, r1
 8027b2c:	d118      	bne.n	8027b60 <_ZN6tflite18QuantizeMultiplierEdPlPi+0xc8>
    q_fixed /= 2;
 8027b2e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8027b32:	0fd9      	lsrs	r1, r3, #31
 8027b34:	2000      	movs	r0, #0
 8027b36:	468a      	mov	sl, r1
 8027b38:	4683      	mov	fp, r0
 8027b3a:	eb1a 0402 	adds.w	r4, sl, r2
 8027b3e:	eb4b 0503 	adc.w	r5, fp, r3
 8027b42:	f04f 0200 	mov.w	r2, #0
 8027b46:	f04f 0300 	mov.w	r3, #0
 8027b4a:	0862      	lsrs	r2, r4, #1
 8027b4c:	ea42 72c5 	orr.w	r2, r2, r5, lsl #31
 8027b50:	106b      	asrs	r3, r5, #1
 8027b52:	e9c7 2306 	strd	r2, r3, [r7, #24]
    ++*shift;
 8027b56:	683b      	ldr	r3, [r7, #0]
 8027b58:	681b      	ldr	r3, [r3, #0]
 8027b5a:	1c5a      	adds	r2, r3, #1
 8027b5c:	683b      	ldr	r3, [r7, #0]
 8027b5e:	601a      	str	r2, [r3, #0]
  }
  TFLITE_CHECK_LE(q_fixed, std::numeric_limits<int32_t>::max());
 8027b60:	f7ff ff90 	bl	8027a84 <_ZNSt14numeric_limitsIlE3maxEv>
 8027b64:	4603      	mov	r3, r0
 8027b66:	17da      	asrs	r2, r3, #31
 8027b68:	4698      	mov	r8, r3
 8027b6a:	4691      	mov	r9, r2
 8027b6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8027b70:	4590      	cmp	r8, r2
 8027b72:	eb79 0303 	sbcs.w	r3, r9, r3
 8027b76:	da01      	bge.n	8027b7c <_ZN6tflite18QuantizeMultiplierEdPlPi+0xe4>
 8027b78:	f00a fa84 	bl	8032084 <abort>
  // that we're effectively flushing tiny double_multiplier's to zero.
  // We could conceivably handle values in the range (roughly) [32, 63]
  // as 'denormals' i.e. (shift==0, q_fixed < 2^30). In that point of view
  // the present handling is just doing 'flush denormals to zero'. We could
  // reconsider and actually generate nonzero denormals if a need arises.
  if (*shift < -31) {
 8027b7c:	683b      	ldr	r3, [r7, #0]
 8027b7e:	681b      	ldr	r3, [r3, #0]
 8027b80:	f113 0f1f 	cmn.w	r3, #31
 8027b84:	da08      	bge.n	8027b98 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x100>
    *shift = 0;
 8027b86:	683b      	ldr	r3, [r7, #0]
 8027b88:	2200      	movs	r2, #0
 8027b8a:	601a      	str	r2, [r3, #0]
    q_fixed = 0;
 8027b8c:	f04f 0200 	mov.w	r2, #0
 8027b90:	f04f 0300 	mov.w	r3, #0
 8027b94:	e9c7 2306 	strd	r2, r3, [r7, #24]
  }
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
 8027b98:	69ba      	ldr	r2, [r7, #24]
 8027b9a:	687b      	ldr	r3, [r7, #4]
 8027b9c:	601a      	str	r2, [r3, #0]
}
 8027b9e:	3720      	adds	r7, #32
 8027ba0:	46bd      	mov	sp, r7
 8027ba2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8027ba6:	bf00      	nop
 8027ba8:	41e00000 	.word	0x41e00000
 8027bac:	80000001 	.word	0x80000001

08027bb0 <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPlPi>:

void QuantizeMultiplierGreaterThanOne(double double_multiplier,
                                      int32_t* quantized_multiplier,
                                      int* left_shift) {
 8027bb0:	b580      	push	{r7, lr}
 8027bb2:	b084      	sub	sp, #16
 8027bb4:	af00      	add	r7, sp, #0
 8027bb6:	ed87 0b02 	vstr	d0, [r7, #8]
 8027bba:	6078      	str	r0, [r7, #4]
 8027bbc:	6039      	str	r1, [r7, #0]
  TFLITE_CHECK_GT(double_multiplier, 1.);
 8027bbe:	f04f 0200 	mov.w	r2, #0
 8027bc2:	4b0d      	ldr	r3, [pc, #52]	; (8027bf8 <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPlPi+0x48>)
 8027bc4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8027bc8:	f7d8 ffb0 	bl	8000b2c <__aeabi_dcmpgt>
 8027bcc:	4603      	mov	r3, r0
 8027bce:	2b00      	cmp	r3, #0
 8027bd0:	d101      	bne.n	8027bd6 <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPlPi+0x26>
 8027bd2:	f00a fa57 	bl	8032084 <abort>
  QuantizeMultiplier(double_multiplier, quantized_multiplier, left_shift);
 8027bd6:	6839      	ldr	r1, [r7, #0]
 8027bd8:	6878      	ldr	r0, [r7, #4]
 8027bda:	ed97 0b02 	vldr	d0, [r7, #8]
 8027bde:	f7ff ff5b 	bl	8027a98 <_ZN6tflite18QuantizeMultiplierEdPlPi>
  TFLITE_CHECK_GE(*left_shift, 0);
 8027be2:	683b      	ldr	r3, [r7, #0]
 8027be4:	681b      	ldr	r3, [r3, #0]
 8027be6:	2b00      	cmp	r3, #0
 8027be8:	da01      	bge.n	8027bee <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPlPi+0x3e>
 8027bea:	f00a fa4b 	bl	8032084 <abort>
}
 8027bee:	bf00      	nop
 8027bf0:	3710      	adds	r7, #16
 8027bf2:	46bd      	mov	sp, r7
 8027bf4:	bd80      	pop	{r7, pc}
 8027bf6:	bf00      	nop
 8027bf8:	3ff00000 	.word	0x3ff00000

08027bfc <_ZSt3minIdERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8027bfc:	b580      	push	{r7, lr}
 8027bfe:	b082      	sub	sp, #8
 8027c00:	af00      	add	r7, sp, #0
 8027c02:	6078      	str	r0, [r7, #4]
 8027c04:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8027c06:	683b      	ldr	r3, [r7, #0]
 8027c08:	e9d3 0100 	ldrd	r0, r1, [r3]
 8027c0c:	687b      	ldr	r3, [r7, #4]
 8027c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027c12:	f7d8 ff6d 	bl	8000af0 <__aeabi_dcmplt>
 8027c16:	4603      	mov	r3, r0
 8027c18:	2b00      	cmp	r3, #0
 8027c1a:	d001      	beq.n	8027c20 <_ZSt3minIdERKT_S2_S2_+0x24>
	return __b;
 8027c1c:	683b      	ldr	r3, [r7, #0]
 8027c1e:	e000      	b.n	8027c22 <_ZSt3minIdERKT_S2_S2_+0x26>
      return __a;
 8027c20:	687b      	ldr	r3, [r7, #4]
    }
 8027c22:	4618      	mov	r0, r3
 8027c24:	3708      	adds	r7, #8
 8027c26:	46bd      	mov	sp, r7
 8027c28:	bd80      	pop	{r7, pc}
 8027c2a:	0000      	movs	r0, r0
 8027c2c:	0000      	movs	r0, r0
	...

08027c30 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi>:
  }
}

void PreprocessSoftmaxScaling(double beta, double input_scale,
                              int input_integer_bits,
                              int32_t* quantized_multiplier, int* left_shift) {
 8027c30:	b5b0      	push	{r4, r5, r7, lr}
 8027c32:	b08e      	sub	sp, #56	; 0x38
 8027c34:	af00      	add	r7, sp, #0
 8027c36:	ed87 0b06 	vstr	d0, [r7, #24]
 8027c3a:	ed87 1b04 	vstr	d1, [r7, #16]
 8027c3e:	60f8      	str	r0, [r7, #12]
 8027c40:	60b9      	str	r1, [r7, #8]
 8027c42:	607a      	str	r2, [r7, #4]
  if (IntegerDoubleCompare(input_beta_real_multiplier, (1ll << 31) - 1.0) > 0) {
    input_beta_real_multiplier = (1ll << 31) - 1.0;
  }
#else   // TFLITE_EMULATE_FLOAT
  const double input_beta_real_multiplier = std::min<double>(
      beta * input_scale * (1 << (31 - input_integer_bits)), (1ll << 31) - 1.0);
 8027c44:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8027c48:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8027c4c:	f7d8 fcde 	bl	800060c <__aeabi_dmul>
 8027c50:	4602      	mov	r2, r0
 8027c52:	460b      	mov	r3, r1
 8027c54:	4614      	mov	r4, r2
 8027c56:	461d      	mov	r5, r3
 8027c58:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8027c5c:	68fb      	ldr	r3, [r7, #12]
 8027c5e:	fa22 f303 	lsr.w	r3, r2, r3
 8027c62:	4618      	mov	r0, r3
 8027c64:	f7d8 fc68 	bl	8000538 <__aeabi_i2d>
 8027c68:	4602      	mov	r2, r0
 8027c6a:	460b      	mov	r3, r1
 8027c6c:	4620      	mov	r0, r4
 8027c6e:	4629      	mov	r1, r5
 8027c70:	f7d8 fccc 	bl	800060c <__aeabi_dmul>
 8027c74:	4602      	mov	r2, r0
 8027c76:	460b      	mov	r3, r1
 8027c78:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8027c7c:	a30e      	add	r3, pc, #56	; (adr r3, 8027cb8 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0x88>)
 8027c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027c82:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8027c86:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8027c8a:	f107 0320 	add.w	r3, r7, #32
 8027c8e:	4611      	mov	r1, r2
 8027c90:	4618      	mov	r0, r3
 8027c92:	f7ff ffb3 	bl	8027bfc <_ZSt3minIdERKT_S2_S2_>
 8027c96:	4603      	mov	r3, r0
 8027c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027c9c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
#endif  // TFLITE_EMULATE_FLOAT

  QuantizeMultiplierGreaterThanOne(input_beta_real_multiplier,
 8027ca0:	6879      	ldr	r1, [r7, #4]
 8027ca2:	68b8      	ldr	r0, [r7, #8]
 8027ca4:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 8027ca8:	f7ff ff82 	bl	8027bb0 <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPlPi>
                                   quantized_multiplier, left_shift);
}
 8027cac:	bf00      	nop
 8027cae:	3738      	adds	r7, #56	; 0x38
 8027cb0:	46bd      	mov	sp, r7
 8027cb2:	bdb0      	pop	{r4, r5, r7, pc}
 8027cb4:	f3af 8000 	nop.w
 8027cb8:	ffc00000 	.word	0xffc00000
 8027cbc:	41dfffff 	.word	0x41dfffff

08027cc0 <_ZN6tflite20CalculateInputRadiusEiii>:
                                              reverse_scaling_divisor,
                                              reverse_scaling_left_shift);
}

int CalculateInputRadius(int input_integer_bits, int input_left_shift,
                         int total_signed_bits) {
 8027cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027cc4:	b087      	sub	sp, #28
 8027cc6:	af00      	add	r7, sp, #0
 8027cc8:	60f8      	str	r0, [r7, #12]
 8027cca:	60b9      	str	r1, [r7, #8]
 8027ccc:	607a      	str	r2, [r7, #4]
  result <<= (total_signed_bits - input_integer_bits);
  result >>= input_left_shift;
  return result;
#else   // TFLITE_EMULATE_FLOAT
  const double max_input_rescaled =
      1.0 * ((1 << input_integer_bits) - 1) *
 8027cce:	2201      	movs	r2, #1
 8027cd0:	68fb      	ldr	r3, [r7, #12]
 8027cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8027cd6:	3b01      	subs	r3, #1
 8027cd8:	4618      	mov	r0, r3
 8027cda:	f7d8 fc2d 	bl	8000538 <__aeabi_i2d>
 8027cde:	4682      	mov	sl, r0
 8027ce0:	468b      	mov	fp, r1
      (1ll << (total_signed_bits - input_integer_bits)) /
 8027ce2:	687a      	ldr	r2, [r7, #4]
 8027ce4:	68fb      	ldr	r3, [r7, #12]
 8027ce6:	1ad1      	subs	r1, r2, r3
 8027ce8:	f04f 0201 	mov.w	r2, #1
 8027cec:	f04f 0300 	mov.w	r3, #0
 8027cf0:	f1a1 0620 	sub.w	r6, r1, #32
 8027cf4:	f1c1 0020 	rsb	r0, r1, #32
 8027cf8:	fa03 f901 	lsl.w	r9, r3, r1
 8027cfc:	fa02 f606 	lsl.w	r6, r2, r6
 8027d00:	ea49 0906 	orr.w	r9, r9, r6
 8027d04:	fa22 f000 	lsr.w	r0, r2, r0
 8027d08:	ea49 0900 	orr.w	r9, r9, r0
 8027d0c:	fa02 f801 	lsl.w	r8, r2, r1
      1.0 * ((1 << input_integer_bits) - 1) *
 8027d10:	4640      	mov	r0, r8
 8027d12:	4649      	mov	r1, r9
 8027d14:	f7d8 fc4c 	bl	80005b0 <__aeabi_l2d>
 8027d18:	4602      	mov	r2, r0
 8027d1a:	460b      	mov	r3, r1
 8027d1c:	4650      	mov	r0, sl
 8027d1e:	4659      	mov	r1, fp
 8027d20:	f7d8 fc74 	bl	800060c <__aeabi_dmul>
 8027d24:	4602      	mov	r2, r0
 8027d26:	460b      	mov	r3, r1
 8027d28:	4690      	mov	r8, r2
 8027d2a:	4699      	mov	r9, r3
      (1ll << input_left_shift);
 8027d2c:	f04f 0201 	mov.w	r2, #1
 8027d30:	f04f 0300 	mov.w	r3, #0
 8027d34:	68b9      	ldr	r1, [r7, #8]
 8027d36:	f1a1 0620 	sub.w	r6, r1, #32
 8027d3a:	f1c1 0020 	rsb	r0, r1, #32
 8027d3e:	fa03 f501 	lsl.w	r5, r3, r1
 8027d42:	fa02 f606 	lsl.w	r6, r2, r6
 8027d46:	4335      	orrs	r5, r6
 8027d48:	fa22 f000 	lsr.w	r0, r2, r0
 8027d4c:	4305      	orrs	r5, r0
 8027d4e:	fa02 f401 	lsl.w	r4, r2, r1
      (1ll << (total_signed_bits - input_integer_bits)) /
 8027d52:	4620      	mov	r0, r4
 8027d54:	4629      	mov	r1, r5
 8027d56:	f7d8 fc2b 	bl	80005b0 <__aeabi_l2d>
 8027d5a:	4602      	mov	r2, r0
 8027d5c:	460b      	mov	r3, r1
  const double max_input_rescaled =
 8027d5e:	4640      	mov	r0, r8
 8027d60:	4649      	mov	r1, r9
 8027d62:	f7d8 fd7d 	bl	8000860 <__aeabi_ddiv>
 8027d66:	4602      	mov	r2, r0
 8027d68:	460b      	mov	r3, r1
 8027d6a:	e9c7 2304 	strd	r2, r3, [r7, #16]
  // Tighten bound using floor.  Suppose that we could use the exact value.
  // After scaling the difference, the result would be at the maximum.  Thus we
  // must ensure that our value has lower magnitude.
  return static_cast<int>(std::floor(max_input_rescaled));
 8027d6e:	ed97 0b04 	vldr	d0, [r7, #16]
 8027d72:	f007 fe61 	bl	802fa38 <floor>
 8027d76:	ec53 2b10 	vmov	r2, r3, d0
 8027d7a:	4610      	mov	r0, r2
 8027d7c:	4619      	mov	r1, r3
 8027d7e:	f7d8 fef5 	bl	8000b6c <__aeabi_d2iz>
 8027d82:	4603      	mov	r3, r0
#endif  // TFLITE_EMULATE_FLOAT
}
 8027d84:	4618      	mov	r0, r3
 8027d86:	371c      	adds	r7, #28
 8027d88:	46bd      	mov	sp, r7
 8027d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08027d8e <_ZSt3minIfERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8027d8e:	b480      	push	{r7}
 8027d90:	b083      	sub	sp, #12
 8027d92:	af00      	add	r7, sp, #0
 8027d94:	6078      	str	r0, [r7, #4]
 8027d96:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8027d98:	683b      	ldr	r3, [r7, #0]
 8027d9a:	ed93 7a00 	vldr	s14, [r3]
 8027d9e:	687b      	ldr	r3, [r7, #4]
 8027da0:	edd3 7a00 	vldr	s15, [r3]
 8027da4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8027da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8027dac:	d501      	bpl.n	8027db2 <_ZSt3minIfERKT_S2_S2_+0x24>
	return __b;
 8027dae:	683b      	ldr	r3, [r7, #0]
 8027db0:	e000      	b.n	8027db4 <_ZSt3minIfERKT_S2_S2_+0x26>
      return __a;
 8027db2:	687b      	ldr	r3, [r7, #4]
    }
 8027db4:	4618      	mov	r0, r3
 8027db6:	370c      	adds	r7, #12
 8027db8:	46bd      	mov	sp, r7
 8027dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027dbe:	4770      	bx	lr

08027dc0 <_ZN6tflite11TfLiteRoundIdEET_S1_>:
  template <class T>                                  \
  inline T tf_name(const T x) {                       \
    return TF_LITE_GLOBAL_STD_PREFIX::std_name(x);    \
  }

DECLARE_STD_GLOBAL_SWITCH1(TfLiteRound, round);
 8027dc0:	b580      	push	{r7, lr}
 8027dc2:	b082      	sub	sp, #8
 8027dc4:	af00      	add	r7, sp, #0
 8027dc6:	ed87 0b00 	vstr	d0, [r7]
 8027dca:	ed97 0b00 	vldr	d0, [r7]
 8027dce:	f007 feeb 	bl	802fba8 <round>
 8027dd2:	eeb0 7a40 	vmov.f32	s14, s0
 8027dd6:	eef0 7a60 	vmov.f32	s15, s1
 8027dda:	eeb0 0a47 	vmov.f32	s0, s14
 8027dde:	eef0 0a67 	vmov.f32	s1, s15
 8027de2:	3708      	adds	r7, #8
 8027de4:	46bd      	mov	sp, r7
 8027de6:	bd80      	pop	{r7, pc}

08027de8 <_ZN6tflite11TfLiteRoundIfEET_S1_>:
 8027de8:	b580      	push	{r7, lr}
 8027dea:	b082      	sub	sp, #8
 8027dec:	af00      	add	r7, sp, #0
 8027dee:	ed87 0a01 	vstr	s0, [r7, #4]
 8027df2:	ed97 0a01 	vldr	s0, [r7, #4]
 8027df6:	f7d9 fd10 	bl	800181a <_ZSt5roundf>
 8027dfa:	eef0 7a40 	vmov.f32	s15, s0
 8027dfe:	eeb0 0a67 	vmov.f32	s0, s15
 8027e02:	3708      	adds	r7, #8
 8027e04:	46bd      	mov	sp, r7
 8027e06:	bd80      	pop	{r7, pc}

08027e08 <_ZNSt14numeric_limitsIaE3minEv>:
      min() _GLIBCXX_USE_NOEXCEPT { return -__SCHAR_MAX__ - 1; }
 8027e08:	b480      	push	{r7}
 8027e0a:	af00      	add	r7, sp, #0
 8027e0c:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8027e10:	4618      	mov	r0, r3
 8027e12:	46bd      	mov	sp, r7
 8027e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027e18:	4770      	bx	lr

08027e1a <_ZNSt14numeric_limitsIaE3maxEv>:
      max() _GLIBCXX_USE_NOEXCEPT { return __SCHAR_MAX__; }
 8027e1a:	b480      	push	{r7}
 8027e1c:	af00      	add	r7, sp, #0
 8027e1e:	237f      	movs	r3, #127	; 0x7f
 8027e20:	4618      	mov	r0, r3
 8027e22:	46bd      	mov	sp, r7
 8027e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027e28:	4770      	bx	lr

08027e2a <_ZNSt14numeric_limitsIhE3minEv>:
      min() _GLIBCXX_USE_NOEXCEPT { return 0; }
 8027e2a:	b480      	push	{r7}
 8027e2c:	af00      	add	r7, sp, #0
 8027e2e:	2300      	movs	r3, #0
 8027e30:	4618      	mov	r0, r3
 8027e32:	46bd      	mov	sp, r7
 8027e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027e38:	4770      	bx	lr

08027e3a <_ZNSt14numeric_limitsIhE3maxEv>:
      max() _GLIBCXX_USE_NOEXCEPT { return __SCHAR_MAX__ * 2U + 1; }
 8027e3a:	b480      	push	{r7}
 8027e3c:	af00      	add	r7, sp, #0
 8027e3e:	23ff      	movs	r3, #255	; 0xff
 8027e40:	4618      	mov	r0, r3
 8027e42:	46bd      	mov	sp, r7
 8027e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027e48:	4770      	bx	lr
	...

08027e4c <_ZNSt14numeric_limitsIsE3minEv>:
      min() _GLIBCXX_USE_NOEXCEPT { return -__SHRT_MAX__ - 1; }
 8027e4c:	b480      	push	{r7}
 8027e4e:	af00      	add	r7, sp, #0
 8027e50:	4b02      	ldr	r3, [pc, #8]	; (8027e5c <_ZNSt14numeric_limitsIsE3minEv+0x10>)
 8027e52:	4618      	mov	r0, r3
 8027e54:	46bd      	mov	sp, r7
 8027e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027e5a:	4770      	bx	lr
 8027e5c:	ffff8000 	.word	0xffff8000

08027e60 <_ZNSt14numeric_limitsIsE3maxEv>:
      max() _GLIBCXX_USE_NOEXCEPT { return __SHRT_MAX__; }
 8027e60:	b480      	push	{r7}
 8027e62:	af00      	add	r7, sp, #0
 8027e64:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8027e68:	4618      	mov	r0, r3
 8027e6a:	46bd      	mov	sp, r7
 8027e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027e70:	4770      	bx	lr

08027e72 <_ZN6tflite13NumDimensionsEPK12TfLiteTensor>:
TfLiteStatus GetIntermediatesSafe(const TfLiteContext* context,
                                  const TfLiteNode* node, int index,
                                  TfLiteTensor** tensor);
#endif  // TF_LITE_STATIC_MEMORY

inline int NumDimensions(const TfLiteTensor* t) { return t->dims->size; }
 8027e72:	b480      	push	{r7}
 8027e74:	b083      	sub	sp, #12
 8027e76:	af00      	add	r7, sp, #0
 8027e78:	6078      	str	r0, [r7, #4]
 8027e7a:	687b      	ldr	r3, [r7, #4]
 8027e7c:	689b      	ldr	r3, [r3, #8]
 8027e7e:	681b      	ldr	r3, [r3, #0]
 8027e80:	4618      	mov	r0, r3
 8027e82:	370c      	adds	r7, #12
 8027e84:	46bd      	mov	sp, r7
 8027e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027e8a:	4770      	bx	lr

08027e8c <_ZN6tflite15SizeOfDimensionEPK12TfLiteTensori>:
inline int SizeOfDimension(const TfLiteTensor* t, int dim) {
 8027e8c:	b480      	push	{r7}
 8027e8e:	b083      	sub	sp, #12
 8027e90:	af00      	add	r7, sp, #0
 8027e92:	6078      	str	r0, [r7, #4]
 8027e94:	6039      	str	r1, [r7, #0]
  return t->dims->data[dim];
 8027e96:	687b      	ldr	r3, [r7, #4]
 8027e98:	689a      	ldr	r2, [r3, #8]
 8027e9a:	683b      	ldr	r3, [r7, #0]
 8027e9c:	009b      	lsls	r3, r3, #2
 8027e9e:	4413      	add	r3, r2
 8027ea0:	685b      	ldr	r3, [r3, #4]
}
 8027ea2:	4618      	mov	r0, r3
 8027ea4:	370c      	adds	r7, #12
 8027ea6:	46bd      	mov	sp, r7
 8027ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027eac:	4770      	bx	lr

08027eae <_ZN6tflite11NumElementsEPK14TfLiteIntArray>:
inline int NumIntermediates(const TfLiteNode* node) {
  return node->intermediates->size;
}
#endif  // TF_LITE_STATIC_MEMORY

inline int64_t NumElements(const TfLiteIntArray* dims) {
 8027eae:	b4b0      	push	{r4, r5, r7}
 8027eb0:	b087      	sub	sp, #28
 8027eb2:	af00      	add	r7, sp, #0
 8027eb4:	6078      	str	r0, [r7, #4]
  int64_t count = 1;
 8027eb6:	f04f 0001 	mov.w	r0, #1
 8027eba:	f04f 0100 	mov.w	r1, #0
 8027ebe:	e9c7 0104 	strd	r0, r1, [r7, #16]
  for (int i = 0; i < dims->size; ++i) {
 8027ec2:	2100      	movs	r1, #0
 8027ec4:	60f9      	str	r1, [r7, #12]
 8027ec6:	6879      	ldr	r1, [r7, #4]
 8027ec8:	6809      	ldr	r1, [r1, #0]
 8027eca:	68f8      	ldr	r0, [r7, #12]
 8027ecc:	4288      	cmp	r0, r1
 8027ece:	da1b      	bge.n	8027f08 <_ZN6tflite11NumElementsEPK14TfLiteIntArray+0x5a>
    count *= dims->data[i];
 8027ed0:	6878      	ldr	r0, [r7, #4]
 8027ed2:	68f9      	ldr	r1, [r7, #12]
 8027ed4:	0089      	lsls	r1, r1, #2
 8027ed6:	4401      	add	r1, r0
 8027ed8:	6849      	ldr	r1, [r1, #4]
 8027eda:	17c8      	asrs	r0, r1, #31
 8027edc:	460c      	mov	r4, r1
 8027ede:	4605      	mov	r5, r0
 8027ee0:	6979      	ldr	r1, [r7, #20]
 8027ee2:	fb04 f001 	mul.w	r0, r4, r1
 8027ee6:	6939      	ldr	r1, [r7, #16]
 8027ee8:	fb05 f101 	mul.w	r1, r5, r1
 8027eec:	4401      	add	r1, r0
 8027eee:	6938      	ldr	r0, [r7, #16]
 8027ef0:	fba0 2304 	umull	r2, r3, r0, r4
 8027ef4:	4419      	add	r1, r3
 8027ef6:	460b      	mov	r3, r1
 8027ef8:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8027efc:	e9c7 2304 	strd	r2, r3, [r7, #16]
  for (int i = 0; i < dims->size; ++i) {
 8027f00:	68f9      	ldr	r1, [r7, #12]
 8027f02:	3101      	adds	r1, #1
 8027f04:	60f9      	str	r1, [r7, #12]
 8027f06:	e7de      	b.n	8027ec6 <_ZN6tflite11NumElementsEPK14TfLiteIntArray+0x18>
  }
  return count;
 8027f08:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8027f0c:	4610      	mov	r0, r2
 8027f0e:	4619      	mov	r1, r3
 8027f10:	371c      	adds	r7, #28
 8027f12:	46bd      	mov	sp, r7
 8027f14:	bcb0      	pop	{r4, r5, r7}
 8027f16:	4770      	bx	lr

08027f18 <_ZN6tflite11NumElementsEPK12TfLiteTensor>:

inline int64_t NumElements(const TfLiteTensor* t) {
 8027f18:	b580      	push	{r7, lr}
 8027f1a:	b082      	sub	sp, #8
 8027f1c:	af00      	add	r7, sp, #0
 8027f1e:	6078      	str	r0, [r7, #4]
  return NumElements(t->dims);
 8027f20:	687b      	ldr	r3, [r7, #4]
 8027f22:	689b      	ldr	r3, [r3, #8]
 8027f24:	4618      	mov	r0, r3
 8027f26:	f7ff ffc2 	bl	8027eae <_ZN6tflite11NumElementsEPK14TfLiteIntArray>
 8027f2a:	4602      	mov	r2, r0
 8027f2c:	460b      	mov	r3, r1
}
 8027f2e:	4610      	mov	r0, r2
 8027f30:	4619      	mov	r1, r3
 8027f32:	3708      	adds	r7, #8
 8027f34:	46bd      	mov	sp, r7
 8027f36:	bd80      	pop	{r7, pc}

08027f38 <_ZSt3absd>:
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
 8027f38:	b480      	push	{r7}
 8027f3a:	b083      	sub	sp, #12
 8027f3c:	af00      	add	r7, sp, #0
 8027f3e:	ed87 0b00 	vstr	d0, [r7]
 8027f42:	683a      	ldr	r2, [r7, #0]
 8027f44:	6879      	ldr	r1, [r7, #4]
 8027f46:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8027f4a:	ec43 2b17 	vmov	d7, r2, r3
 8027f4e:	eeb0 0a47 	vmov.f32	s0, s14
 8027f52:	eef0 0a67 	vmov.f32	s1, s15
 8027f56:	370c      	adds	r7, #12
 8027f58:	46bd      	mov	sp, r7
 8027f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027f5e:	4770      	bx	lr

08027f60 <_ZN6tflite12_GLOBAL__N_116GetTensorAtIndexEPK13TfLiteContexti>:

namespace {

// Assumes tensor_index is a valid index (in bounds)
inline TfLiteTensor* GetTensorAtIndex(const TfLiteContext* context,
                                      int tensor_index) {
 8027f60:	b580      	push	{r7, lr}
 8027f62:	b082      	sub	sp, #8
 8027f64:	af00      	add	r7, sp, #0
 8027f66:	6078      	str	r0, [r7, #4]
 8027f68:	6039      	str	r1, [r7, #0]
  if (context->tensors != nullptr) {
 8027f6a:	687b      	ldr	r3, [r7, #4]
 8027f6c:	689b      	ldr	r3, [r3, #8]
 8027f6e:	2b00      	cmp	r3, #0
 8027f70:	d005      	beq.n	8027f7e <_ZN6tflite12_GLOBAL__N_116GetTensorAtIndexEPK13TfLiteContexti+0x1e>
    return &context->tensors[tensor_index];
 8027f72:	687b      	ldr	r3, [r7, #4]
 8027f74:	689a      	ldr	r2, [r3, #8]
 8027f76:	683b      	ldr	r3, [r7, #0]
 8027f78:	019b      	lsls	r3, r3, #6
 8027f7a:	4413      	add	r3, r2
 8027f7c:	e006      	b.n	8027f8c <_ZN6tflite12_GLOBAL__N_116GetTensorAtIndexEPK13TfLiteContexti+0x2c>
  } else {
    return context->GetTensor(context, tensor_index);
 8027f7e:	687b      	ldr	r3, [r7, #4]
 8027f80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8027f82:	6839      	ldr	r1, [r7, #0]
 8027f84:	6878      	ldr	r0, [r7, #4]
 8027f86:	4798      	blx	r3
 8027f88:	4603      	mov	r3, r0
 8027f8a:	bf00      	nop
  }
}
 8027f8c:	4618      	mov	r0, r3
 8027f8e:	3708      	adds	r7, #8
 8027f90:	46bd      	mov	sp, r7
 8027f92:	bd80      	pop	{r7, pc}

08027f94 <_ZN6tflite12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi>:
}

// Same as above but returns -1 for invalid inputs instead of status + logging
// error.
inline int ValidateTensorIndexing(const TfLiteContext* context, int index,
                                  int max_size, const int* tensor_indices) {
 8027f94:	b480      	push	{r7}
 8027f96:	b087      	sub	sp, #28
 8027f98:	af00      	add	r7, sp, #0
 8027f9a:	60f8      	str	r0, [r7, #12]
 8027f9c:	60b9      	str	r1, [r7, #8]
 8027f9e:	607a      	str	r2, [r7, #4]
 8027fa0:	603b      	str	r3, [r7, #0]
  if (index >= 0 && index < max_size) {
 8027fa2:	68bb      	ldr	r3, [r7, #8]
 8027fa4:	2b00      	cmp	r3, #0
 8027fa6:	db0f      	blt.n	8027fc8 <_ZN6tflite12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi+0x34>
 8027fa8:	68ba      	ldr	r2, [r7, #8]
 8027faa:	687b      	ldr	r3, [r7, #4]
 8027fac:	429a      	cmp	r2, r3
 8027fae:	da0b      	bge.n	8027fc8 <_ZN6tflite12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi+0x34>
    const int tensor_index = tensor_indices[index];
 8027fb0:	68bb      	ldr	r3, [r7, #8]
 8027fb2:	009b      	lsls	r3, r3, #2
 8027fb4:	683a      	ldr	r2, [r7, #0]
 8027fb6:	4413      	add	r3, r2
 8027fb8:	681b      	ldr	r3, [r3, #0]
 8027fba:	617b      	str	r3, [r7, #20]
    if (tensor_index != kTfLiteOptionalTensor) {
 8027fbc:	697b      	ldr	r3, [r7, #20]
 8027fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8027fc2:	d001      	beq.n	8027fc8 <_ZN6tflite12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi+0x34>
      return tensor_index;
 8027fc4:	697b      	ldr	r3, [r7, #20]
 8027fc6:	e001      	b.n	8027fcc <_ZN6tflite12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi+0x38>
    }
  }
  return -1;
 8027fc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8027fcc:	4618      	mov	r0, r3
 8027fce:	371c      	adds	r7, #28
 8027fd0:	46bd      	mov	sp, r7
 8027fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027fd6:	4770      	bx	lr

08027fd8 <_ZN6tflite12_GLOBAL__N_115GetMutableInputEPK13TfLiteContextPK10TfLiteNodei>:

inline TfLiteTensor* GetMutableInput(const TfLiteContext* context,
                                     const TfLiteNode* node, int index) {
 8027fd8:	b580      	push	{r7, lr}
 8027fda:	b086      	sub	sp, #24
 8027fdc:	af00      	add	r7, sp, #0
 8027fde:	60f8      	str	r0, [r7, #12]
 8027fe0:	60b9      	str	r1, [r7, #8]
 8027fe2:	607a      	str	r2, [r7, #4]
  const int tensor_index = ValidateTensorIndexing(
      context, index, node->inputs->size, node->inputs->data);
 8027fe4:	68bb      	ldr	r3, [r7, #8]
 8027fe6:	681b      	ldr	r3, [r3, #0]
  const int tensor_index = ValidateTensorIndexing(
 8027fe8:	681a      	ldr	r2, [r3, #0]
      context, index, node->inputs->size, node->inputs->data);
 8027fea:	68bb      	ldr	r3, [r7, #8]
 8027fec:	681b      	ldr	r3, [r3, #0]
 8027fee:	3304      	adds	r3, #4
  const int tensor_index = ValidateTensorIndexing(
 8027ff0:	6879      	ldr	r1, [r7, #4]
 8027ff2:	68f8      	ldr	r0, [r7, #12]
 8027ff4:	f7ff ffce 	bl	8027f94 <_ZN6tflite12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi>
 8027ff8:	6178      	str	r0, [r7, #20]
  if (tensor_index < 0) {
 8027ffa:	697b      	ldr	r3, [r7, #20]
 8027ffc:	2b00      	cmp	r3, #0
 8027ffe:	da01      	bge.n	8028004 <_ZN6tflite12_GLOBAL__N_115GetMutableInputEPK13TfLiteContextPK10TfLiteNodei+0x2c>
    return nullptr;
 8028000:	2300      	movs	r3, #0
 8028002:	e005      	b.n	8028010 <_ZN6tflite12_GLOBAL__N_115GetMutableInputEPK13TfLiteContextPK10TfLiteNodei+0x38>
  }
  return GetTensorAtIndex(context, tensor_index);
 8028004:	6979      	ldr	r1, [r7, #20]
 8028006:	68f8      	ldr	r0, [r7, #12]
 8028008:	f7ff ffaa 	bl	8027f60 <_ZN6tflite12_GLOBAL__N_116GetTensorAtIndexEPK13TfLiteContexti>
 802800c:	4603      	mov	r3, r0
 802800e:	bf00      	nop
}
 8028010:	4618      	mov	r0, r3
 8028012:	3718      	adds	r7, #24
 8028014:	46bd      	mov	sp, r7
 8028016:	bd80      	pop	{r7, pc}

08028018 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>:
}

}  // anonymous namespace.

const TfLiteTensor* GetInput(const TfLiteContext* context,
                             const TfLiteNode* node, int index) {
 8028018:	b580      	push	{r7, lr}
 802801a:	b084      	sub	sp, #16
 802801c:	af00      	add	r7, sp, #0
 802801e:	60f8      	str	r0, [r7, #12]
 8028020:	60b9      	str	r1, [r7, #8]
 8028022:	607a      	str	r2, [r7, #4]
  return GetMutableInput(context, node, index);
 8028024:	687a      	ldr	r2, [r7, #4]
 8028026:	68b9      	ldr	r1, [r7, #8]
 8028028:	68f8      	ldr	r0, [r7, #12]
 802802a:	f7ff ffd5 	bl	8027fd8 <_ZN6tflite12_GLOBAL__N_115GetMutableInputEPK13TfLiteContextPK10TfLiteNodei>
 802802e:	4603      	mov	r3, r0
}
 8028030:	4618      	mov	r0, r3
 8028032:	3710      	adds	r7, #16
 8028034:	46bd      	mov	sp, r7
 8028036:	bd80      	pop	{r7, pc}

08028038 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>:
  TfLiteTensor* tensor = GetMutableInput(context, node, index);
  return tensor->is_variable ? tensor : nullptr;
}

TfLiteTensor* GetOutput(TfLiteContext* context, const TfLiteNode* node,
                        int index) {
 8028038:	b580      	push	{r7, lr}
 802803a:	b086      	sub	sp, #24
 802803c:	af00      	add	r7, sp, #0
 802803e:	60f8      	str	r0, [r7, #12]
 8028040:	60b9      	str	r1, [r7, #8]
 8028042:	607a      	str	r2, [r7, #4]
  const int tensor_index = ValidateTensorIndexing(
      context, index, node->outputs->size, node->outputs->data);
 8028044:	68bb      	ldr	r3, [r7, #8]
 8028046:	685b      	ldr	r3, [r3, #4]
  const int tensor_index = ValidateTensorIndexing(
 8028048:	681a      	ldr	r2, [r3, #0]
      context, index, node->outputs->size, node->outputs->data);
 802804a:	68bb      	ldr	r3, [r7, #8]
 802804c:	685b      	ldr	r3, [r3, #4]
 802804e:	3304      	adds	r3, #4
  const int tensor_index = ValidateTensorIndexing(
 8028050:	6879      	ldr	r1, [r7, #4]
 8028052:	68f8      	ldr	r0, [r7, #12]
 8028054:	f7ff ff9e 	bl	8027f94 <_ZN6tflite12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi>
 8028058:	6178      	str	r0, [r7, #20]
  if (tensor_index < 0) {
 802805a:	697b      	ldr	r3, [r7, #20]
 802805c:	2b00      	cmp	r3, #0
 802805e:	da01      	bge.n	8028064 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x2c>
    return nullptr;
 8028060:	2300      	movs	r3, #0
 8028062:	e005      	b.n	8028070 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x38>
  }
  return GetTensorAtIndex(context, tensor_index);
 8028064:	6979      	ldr	r1, [r7, #20]
 8028066:	68f8      	ldr	r0, [r7, #12]
 8028068:	f7ff ff7a 	bl	8027f60 <_ZN6tflite12_GLOBAL__N_116GetTensorAtIndexEPK13TfLiteContexti>
 802806c:	4603      	mov	r3, r0
 802806e:	bf00      	nop
}
 8028070:	4618      	mov	r0, r3
 8028072:	3718      	adds	r7, #24
 8028074:	46bd      	mov	sp, r7
 8028076:	bd80      	pop	{r7, pc}

08028078 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>:
  *tensor = GetTensorAtIndex(context, tensor_index);
  return kTfLiteOk;
}

const TfLiteTensor* GetOptionalInputTensor(const TfLiteContext* context,
                                           const TfLiteNode* node, int index) {
 8028078:	b580      	push	{r7, lr}
 802807a:	b084      	sub	sp, #16
 802807c:	af00      	add	r7, sp, #0
 802807e:	60f8      	str	r0, [r7, #12]
 8028080:	60b9      	str	r1, [r7, #8]
 8028082:	607a      	str	r2, [r7, #4]
  return GetInput(context, node, index);
 8028084:	687a      	ldr	r2, [r7, #4]
 8028086:	68b9      	ldr	r1, [r7, #8]
 8028088:	68f8      	ldr	r0, [r7, #12]
 802808a:	f7ff ffc5 	bl	8028018 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 802808e:	4603      	mov	r3, r0
}
 8028090:	4618      	mov	r0, r3
 8028092:	3710      	adds	r7, #16
 8028094:	46bd      	mov	sp, r7
 8028096:	bd80      	pop	{r7, pc}

08028098 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i>:
TfLiteStatus PopulateConvolutionQuantizationParams(
    TfLiteContext* context, const TfLiteTensor* input,
    const TfLiteTensor* filter, const TfLiteTensor* bias, TfLiteTensor* output,
    const TfLiteFusedActivation& activation, int32_t* multiplier, int* shift,
    int32_t* output_activation_min, int32_t* output_activation_max,
    int32_t* per_channel_multiplier, int* per_channel_shift, int num_channels) {
 8028098:	b5b0      	push	{r4, r5, r7, lr}
 802809a:	b09c      	sub	sp, #112	; 0x70
 802809c:	af04      	add	r7, sp, #16
 802809e:	60f8      	str	r0, [r7, #12]
 80280a0:	60b9      	str	r1, [r7, #8]
 80280a2:	607a      	str	r2, [r7, #4]
 80280a4:	603b      	str	r3, [r7, #0]
  TF_LITE_ENSURE_EQ(context, input->quantization.type,
 80280a6:	68bb      	ldr	r3, [r7, #8]
 80280a8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80280ac:	2b01      	cmp	r3, #1
 80280ae:	d013      	beq.n	80280d8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x40>
 80280b0:	68fb      	ldr	r3, [r7, #12]
 80280b2:	695c      	ldr	r4, [r3, #20]
 80280b4:	68bb      	ldr	r3, [r7, #8]
 80280b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80280ba:	461a      	mov	r2, r3
 80280bc:	2301      	movs	r3, #1
 80280be:	9303      	str	r3, [sp, #12]
 80280c0:	9202      	str	r2, [sp, #8]
 80280c2:	4b98      	ldr	r3, [pc, #608]	; (8028324 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x28c>)
 80280c4:	9301      	str	r3, [sp, #4]
 80280c6:	4b98      	ldr	r3, [pc, #608]	; (8028328 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x290>)
 80280c8:	9300      	str	r3, [sp, #0]
 80280ca:	23e0      	movs	r3, #224	; 0xe0
 80280cc:	4a97      	ldr	r2, [pc, #604]	; (802832c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 80280ce:	4998      	ldr	r1, [pc, #608]	; (8028330 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x298>)
 80280d0:	68f8      	ldr	r0, [r7, #12]
 80280d2:	47a0      	blx	r4
 80280d4:	2301      	movs	r3, #1
 80280d6:	e173      	b.n	80283c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x328>
                    kTfLiteAffineQuantization);
  TF_LITE_ENSURE_EQ(context, filter->quantization.type,
 80280d8:	687b      	ldr	r3, [r7, #4]
 80280da:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80280de:	2b01      	cmp	r3, #1
 80280e0:	d013      	beq.n	802810a <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x72>
 80280e2:	68fb      	ldr	r3, [r7, #12]
 80280e4:	695c      	ldr	r4, [r3, #20]
 80280e6:	687b      	ldr	r3, [r7, #4]
 80280e8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80280ec:	461a      	mov	r2, r3
 80280ee:	2301      	movs	r3, #1
 80280f0:	9303      	str	r3, [sp, #12]
 80280f2:	9202      	str	r2, [sp, #8]
 80280f4:	4b8b      	ldr	r3, [pc, #556]	; (8028324 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x28c>)
 80280f6:	9301      	str	r3, [sp, #4]
 80280f8:	4b8e      	ldr	r3, [pc, #568]	; (8028334 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x29c>)
 80280fa:	9300      	str	r3, [sp, #0]
 80280fc:	23e2      	movs	r3, #226	; 0xe2
 80280fe:	4a8b      	ldr	r2, [pc, #556]	; (802832c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 8028100:	498b      	ldr	r1, [pc, #556]	; (8028330 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x298>)
 8028102:	68f8      	ldr	r0, [r7, #12]
 8028104:	47a0      	blx	r4
 8028106:	2301      	movs	r3, #1
 8028108:	e15a      	b.n	80283c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x328>
  // quantization is properly populated.
  // TF_LITE_ENSURE_EQ(context, bias->quantization.type,
  // kTfLiteAffineQuantization);

  // Check data type.
  const auto* affine_quantization =
 802810a:	687b      	ldr	r3, [r7, #4]
 802810c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802810e:	65bb      	str	r3, [r7, #88]	; 0x58
      reinterpret_cast<TfLiteAffineQuantization*>(filter->quantization.params);
  TF_LITE_ENSURE(context, affine_quantization);
 8028110:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8028112:	2b00      	cmp	r3, #0
 8028114:	d10a      	bne.n	802812c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x94>
 8028116:	68fb      	ldr	r3, [r7, #12]
 8028118:	695c      	ldr	r4, [r3, #20]
 802811a:	4b87      	ldr	r3, [pc, #540]	; (8028338 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2a0>)
 802811c:	9300      	str	r3, [sp, #0]
 802811e:	23ed      	movs	r3, #237	; 0xed
 8028120:	4a82      	ldr	r2, [pc, #520]	; (802832c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 8028122:	4986      	ldr	r1, [pc, #536]	; (802833c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2a4>)
 8028124:	68f8      	ldr	r0, [r7, #12]
 8028126:	47a0      	blx	r4
 8028128:	2301      	movs	r3, #1
 802812a:	e149      	b.n	80283c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x328>
  TF_LITE_ENSURE(context, affine_quantization->scale);
 802812c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802812e:	681b      	ldr	r3, [r3, #0]
 8028130:	2b00      	cmp	r3, #0
 8028132:	d10a      	bne.n	802814a <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0xb2>
 8028134:	68fb      	ldr	r3, [r7, #12]
 8028136:	695c      	ldr	r4, [r3, #20]
 8028138:	4b81      	ldr	r3, [pc, #516]	; (8028340 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2a8>)
 802813a:	9300      	str	r3, [sp, #0]
 802813c:	23ee      	movs	r3, #238	; 0xee
 802813e:	4a7b      	ldr	r2, [pc, #492]	; (802832c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 8028140:	497e      	ldr	r1, [pc, #504]	; (802833c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2a4>)
 8028142:	68f8      	ldr	r0, [r7, #12]
 8028144:	47a0      	blx	r4
 8028146:	2301      	movs	r3, #1
 8028148:	e13a      	b.n	80283c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x328>
  const bool is_per_channel = affine_quantization->scale->size > 1;
 802814a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802814c:	681b      	ldr	r3, [r3, #0]
 802814e:	681b      	ldr	r3, [r3, #0]
 8028150:	2b01      	cmp	r3, #1
 8028152:	bfcc      	ite	gt
 8028154:	2301      	movgt	r3, #1
 8028156:	2300      	movle	r3, #0
 8028158:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if (is_per_channel) {
 802815c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8028160:	2b00      	cmp	r3, #0
 8028162:	d067      	beq.n	8028234 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x19c>
    //  Currently only Int8/Int16 is supported for per channel quantization.
    TF_LITE_ENSURE(context,
 8028164:	68bb      	ldr	r3, [r7, #8]
 8028166:	781b      	ldrb	r3, [r3, #0]
 8028168:	2b09      	cmp	r3, #9
 802816a:	d00e      	beq.n	802818a <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0xf2>
 802816c:	68bb      	ldr	r3, [r7, #8]
 802816e:	781b      	ldrb	r3, [r3, #0]
 8028170:	2b07      	cmp	r3, #7
 8028172:	d00a      	beq.n	802818a <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0xf2>
 8028174:	68fb      	ldr	r3, [r7, #12]
 8028176:	695c      	ldr	r4, [r3, #20]
 8028178:	4b72      	ldr	r3, [pc, #456]	; (8028344 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2ac>)
 802817a:	9300      	str	r3, [sp, #0]
 802817c:	23f2      	movs	r3, #242	; 0xf2
 802817e:	4a6b      	ldr	r2, [pc, #428]	; (802832c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 8028180:	496e      	ldr	r1, [pc, #440]	; (802833c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2a4>)
 8028182:	68f8      	ldr	r0, [r7, #12]
 8028184:	47a0      	blx	r4
 8028186:	2301      	movs	r3, #1
 8028188:	e11a      	b.n	80283c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x328>
                   input->type == kTfLiteInt8 || input->type == kTfLiteInt16);
    TF_LITE_ENSURE_EQ(context, filter->type, kTfLiteInt8);
 802818a:	687b      	ldr	r3, [r7, #4]
 802818c:	781b      	ldrb	r3, [r3, #0]
 802818e:	2b09      	cmp	r3, #9
 8028190:	d012      	beq.n	80281b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x120>
 8028192:	68fb      	ldr	r3, [r7, #12]
 8028194:	695c      	ldr	r4, [r3, #20]
 8028196:	687b      	ldr	r3, [r7, #4]
 8028198:	781b      	ldrb	r3, [r3, #0]
 802819a:	461a      	mov	r2, r3
 802819c:	2309      	movs	r3, #9
 802819e:	9303      	str	r3, [sp, #12]
 80281a0:	9202      	str	r2, [sp, #8]
 80281a2:	4b69      	ldr	r3, [pc, #420]	; (8028348 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2b0>)
 80281a4:	9301      	str	r3, [sp, #4]
 80281a6:	4b69      	ldr	r3, [pc, #420]	; (802834c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2b4>)
 80281a8:	9300      	str	r3, [sp, #0]
 80281aa:	23f4      	movs	r3, #244	; 0xf4
 80281ac:	4a5f      	ldr	r2, [pc, #380]	; (802832c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 80281ae:	4960      	ldr	r1, [pc, #384]	; (8028330 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x298>)
 80281b0:	68f8      	ldr	r0, [r7, #12]
 80281b2:	47a0      	blx	r4
 80281b4:	2301      	movs	r3, #1
 80281b6:	e103      	b.n	80283c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x328>
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size, num_channels);
 80281b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80281ba:	681b      	ldr	r3, [r3, #0]
 80281bc:	681b      	ldr	r3, [r3, #0]
 80281be:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80281c2:	429a      	cmp	r2, r3
 80281c4:	d013      	beq.n	80281ee <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x156>
 80281c6:	68fb      	ldr	r3, [r7, #12]
 80281c8:	695c      	ldr	r4, [r3, #20]
 80281ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80281cc:	681b      	ldr	r3, [r3, #0]
 80281ce:	681b      	ldr	r3, [r3, #0]
 80281d0:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80281d4:	9203      	str	r2, [sp, #12]
 80281d6:	9302      	str	r3, [sp, #8]
 80281d8:	4b5d      	ldr	r3, [pc, #372]	; (8028350 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2b8>)
 80281da:	9301      	str	r3, [sp, #4]
 80281dc:	4b5d      	ldr	r3, [pc, #372]	; (8028354 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2bc>)
 80281de:	9300      	str	r3, [sp, #0]
 80281e0:	23f5      	movs	r3, #245	; 0xf5
 80281e2:	4a52      	ldr	r2, [pc, #328]	; (802832c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 80281e4:	4952      	ldr	r1, [pc, #328]	; (8028330 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x298>)
 80281e6:	68f8      	ldr	r0, [r7, #12]
 80281e8:	47a0      	blx	r4
 80281ea:	2301      	movs	r3, #1
 80281ec:	e0e8      	b.n	80283c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x328>
    TF_LITE_ENSURE_EQ(
 80281ee:	687b      	ldr	r3, [r7, #4]
 80281f0:	689a      	ldr	r2, [r3, #8]
 80281f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80281f4:	689b      	ldr	r3, [r3, #8]
 80281f6:	009b      	lsls	r3, r3, #2
 80281f8:	4413      	add	r3, r2
 80281fa:	685b      	ldr	r3, [r3, #4]
 80281fc:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8028200:	429a      	cmp	r2, r3
 8028202:	d017      	beq.n	8028234 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x19c>
 8028204:	68fb      	ldr	r3, [r7, #12]
 8028206:	695c      	ldr	r4, [r3, #20]
 8028208:	687b      	ldr	r3, [r7, #4]
 802820a:	689a      	ldr	r2, [r3, #8]
 802820c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802820e:	689b      	ldr	r3, [r3, #8]
 8028210:	009b      	lsls	r3, r3, #2
 8028212:	4413      	add	r3, r2
 8028214:	685b      	ldr	r3, [r3, #4]
 8028216:	9303      	str	r3, [sp, #12]
 8028218:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 802821c:	9302      	str	r3, [sp, #8]
 802821e:	4b4e      	ldr	r3, [pc, #312]	; (8028358 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2c0>)
 8028220:	9301      	str	r3, [sp, #4]
 8028222:	4b4b      	ldr	r3, [pc, #300]	; (8028350 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2b8>)
 8028224:	9300      	str	r3, [sp, #0]
 8028226:	23f6      	movs	r3, #246	; 0xf6
 8028228:	4a40      	ldr	r2, [pc, #256]	; (802832c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 802822a:	4941      	ldr	r1, [pc, #260]	; (8028330 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x298>)
 802822c:	68f8      	ldr	r0, [r7, #12]
 802822e:	47a0      	blx	r4
 8028230:	2301      	movs	r3, #1
 8028232:	e0c5      	b.n	80283c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x328>
        context, num_channels,
        filter->dims->data[affine_quantization->quantized_dimension]);
  }

  // Populate multiplier and shift using affine quantization.
  const float input_scale = input->params.scale;
 8028234:	68bb      	ldr	r3, [r7, #8]
 8028236:	68db      	ldr	r3, [r3, #12]
 8028238:	653b      	str	r3, [r7, #80]	; 0x50
  const float output_scale = output->params.scale;
 802823a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 802823c:	68db      	ldr	r3, [r3, #12]
 802823e:	64fb      	str	r3, [r7, #76]	; 0x4c
  const float* filter_scales = affine_quantization->scale->data;
 8028240:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8028242:	681b      	ldr	r3, [r3, #0]
 8028244:	3304      	adds	r3, #4
 8028246:	64bb      	str	r3, [r7, #72]	; 0x48
  for (int i = 0; i < num_channels; ++i) {
 8028248:	2300      	movs	r3, #0
 802824a:	65fb      	str	r3, [r7, #92]	; 0x5c
 802824c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 802824e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8028252:	429a      	cmp	r2, r3
 8028254:	da47      	bge.n	80282e6 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x24e>
    // If per-tensor quantization parameter is specified, broadcast it along the
    // quantization dimension (channels_out).
    const float scale = is_per_channel ? filter_scales[i] : filter_scales[0];
 8028256:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 802825a:	2b00      	cmp	r3, #0
 802825c:	d005      	beq.n	802826a <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x1d2>
 802825e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8028260:	009b      	lsls	r3, r3, #2
 8028262:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8028264:	4413      	add	r3, r2
 8028266:	681b      	ldr	r3, [r3, #0]
 8028268:	e001      	b.n	802826e <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x1d6>
 802826a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802826c:	681b      	ldr	r3, [r3, #0]
 802826e:	647b      	str	r3, [r7, #68]	; 0x44
    const double filter_scale = static_cast<double>(scale);
 8028270:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8028272:	f7d8 f973 	bl	800055c <__aeabi_f2d>
 8028276:	4602      	mov	r2, r0
 8028278:	460b      	mov	r3, r1
 802827a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    const double effective_output_scale = static_cast<double>(input_scale) *
 802827e:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8028280:	f7d8 f96c 	bl	800055c <__aeabi_f2d>
 8028284:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8028288:	f7d8 f9c0 	bl	800060c <__aeabi_dmul>
 802828c:	4602      	mov	r2, r0
 802828e:	460b      	mov	r3, r1
 8028290:	4614      	mov	r4, r2
 8028292:	461d      	mov	r5, r3
                                          filter_scale /
                                          static_cast<double>(output_scale);
 8028294:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8028296:	f7d8 f961 	bl	800055c <__aeabi_f2d>
 802829a:	4602      	mov	r2, r0
 802829c:	460b      	mov	r3, r1
    const double effective_output_scale = static_cast<double>(input_scale) *
 802829e:	4620      	mov	r0, r4
 80282a0:	4629      	mov	r1, r5
 80282a2:	f7d8 fadd 	bl	8000860 <__aeabi_ddiv>
 80282a6:	4602      	mov	r2, r0
 80282a8:	460b      	mov	r3, r1
 80282aa:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    int32_t significand;
    int channel_shift;
    QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
 80282ae:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80282b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80282b6:	4611      	mov	r1, r2
 80282b8:	4618      	mov	r0, r3
 80282ba:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 80282be:	f7ff fbeb 	bl	8027a98 <_ZN6tflite18QuantizeMultiplierEdPlPi>
    per_channel_multiplier[i] = significand;
 80282c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80282c4:	009b      	lsls	r3, r3, #2
 80282c6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80282ca:	4413      	add	r3, r2
 80282cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80282ce:	601a      	str	r2, [r3, #0]
    per_channel_shift[i] = channel_shift;
 80282d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80282d2:	009b      	lsls	r3, r3, #2
 80282d4:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80282d8:	4413      	add	r3, r2
 80282da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80282dc:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < num_channels; ++i) {
 80282de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80282e0:	3301      	adds	r3, #1
 80282e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80282e4:	e7b2      	b.n	802824c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x1b4>
  }

  // Populate scalar quantization parameters.
  // This check on legacy quantization parameters is kept only for backward
  // compatibility.
  if (input->type == kTfLiteUInt8) {
 80282e6:	68bb      	ldr	r3, [r7, #8]
 80282e8:	781b      	ldrb	r3, [r3, #0]
 80282ea:	2b03      	cmp	r3, #3
 80282ec:	d146      	bne.n	802837c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2e4>
    // Check bias scale == input scale * filter scale.
    double real_multiplier = 0.0;
 80282ee:	f04f 0200 	mov.w	r2, #0
 80282f2:	f04f 0300 	mov.w	r3, #0
 80282f6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 80282fa:	f107 0318 	add.w	r3, r7, #24
 80282fe:	9301      	str	r3, [sp, #4]
 8028300:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8028302:	9300      	str	r3, [sp, #0]
 8028304:	683b      	ldr	r3, [r7, #0]
 8028306:	687a      	ldr	r2, [r7, #4]
 8028308:	68b9      	ldr	r1, [r7, #8]
 802830a:	68f8      	ldr	r0, [r7, #12]
 802830c:	f000 f85c 	bl	80283c8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
 8028310:	4603      	mov	r3, r0
 8028312:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8028316:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 802831a:	2b00      	cmp	r3, #0
 802831c:	d01e      	beq.n	802835c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2c4>
 802831e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8028322:	e04d      	b.n	80283c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x328>
 8028324:	08034794 	.word	0x08034794
 8028328:	080347b0 	.word	0x080347b0
 802832c:	080346ec 	.word	0x080346ec
 8028330:	08034778 	.word	0x08034778
 8028334:	080347cc 	.word	0x080347cc
 8028338:	08034800 	.word	0x08034800
 802833c:	080347e8 	.word	0x080347e8
 8028340:	08034814 	.word	0x08034814
 8028344:	08034830 	.word	0x08034830
 8028348:	0803486c 	.word	0x0803486c
 802834c:	08034878 	.word	0x08034878
 8028350:	08034888 	.word	0x08034888
 8028354:	08034898 	.word	0x08034898
 8028358:	080348bc 	.word	0x080348bc
        context, input, filter, bias, output, &real_multiplier));
    int exponent;

    // Populate quantization parameters with multiplier and shift.
    QuantizeMultiplier(real_multiplier, multiplier, &exponent);
 802835c:	ed97 7b06 	vldr	d7, [r7, #24]
 8028360:	f107 0314 	add.w	r3, r7, #20
 8028364:	4619      	mov	r1, r3
 8028366:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8028368:	eeb0 0a47 	vmov.f32	s0, s14
 802836c:	eef0 0a67 	vmov.f32	s1, s15
 8028370:	f7ff fb92 	bl	8027a98 <_ZN6tflite18QuantizeMultiplierEdPlPi>
    *shift = -exponent;
 8028374:	697b      	ldr	r3, [r7, #20]
 8028376:	425a      	negs	r2, r3
 8028378:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 802837a:	601a      	str	r2, [r3, #0]
  }
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8 ||
 802837c:	68bb      	ldr	r3, [r7, #8]
 802837e:	781b      	ldrb	r3, [r3, #0]
 8028380:	2b09      	cmp	r3, #9
 8028382:	d007      	beq.n	8028394 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2fc>
 8028384:	68bb      	ldr	r3, [r7, #8]
 8028386:	781b      	ldrb	r3, [r3, #0]
 8028388:	2b03      	cmp	r3, #3
 802838a:	d003      	beq.n	8028394 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2fc>
      input->type == kTfLiteInt16) {
 802838c:	68bb      	ldr	r3, [r7, #8]
 802838e:	781b      	ldrb	r3, [r3, #0]
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8 ||
 8028390:	2b07      	cmp	r3, #7
 8028392:	d114      	bne.n	80283be <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x326>
    TF_LITE_ENSURE_STATUS(CalculateActivationRangeQuantized(
 8028394:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8028396:	7819      	ldrb	r1, [r3, #0]
 8028398:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 802839c:	9300      	str	r3, [sp, #0]
 802839e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80283a2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80283a4:	68f8      	ldr	r0, [r7, #12]
 80283a6:	f000 f99b 	bl	80286e0 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
 80283aa:	4603      	mov	r3, r0
 80283ac:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80283b0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80283b4:	2b00      	cmp	r3, #0
 80283b6:	d002      	beq.n	80283be <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x326>
 80283b8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80283bc:	e000      	b.n	80283c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x328>
        context, activation, output, output_activation_min,
        output_activation_max));
  }
  return kTfLiteOk;
 80283be:	2300      	movs	r3, #0
}
 80283c0:	4618      	mov	r0, r3
 80283c2:	3760      	adds	r7, #96	; 0x60
 80283c4:	46bd      	mov	sp, r7
 80283c6:	bdb0      	pop	{r4, r5, r7, pc}

080283c8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>:
TfLiteStatus GetQuantizedConvolutionMultipler(TfLiteContext* context,
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              const TfLiteTensor* bias,
                                              TfLiteTensor* output,
                                              double* multiplier) {
 80283c8:	b5b0      	push	{r4, r5, r7, lr}
 80283ca:	b08e      	sub	sp, #56	; 0x38
 80283cc:	af02      	add	r7, sp, #8
 80283ce:	60f8      	str	r0, [r7, #12]
 80283d0:	60b9      	str	r1, [r7, #8]
 80283d2:	607a      	str	r2, [r7, #4]
 80283d4:	603b      	str	r3, [r7, #0]
  const double input_product_scale = static_cast<double>(input->params.scale) *
 80283d6:	68bb      	ldr	r3, [r7, #8]
 80283d8:	68db      	ldr	r3, [r3, #12]
 80283da:	4618      	mov	r0, r3
 80283dc:	f7d8 f8be 	bl	800055c <__aeabi_f2d>
 80283e0:	4604      	mov	r4, r0
 80283e2:	460d      	mov	r5, r1
                                     static_cast<double>(filter->params.scale);
 80283e4:	687b      	ldr	r3, [r7, #4]
 80283e6:	68db      	ldr	r3, [r3, #12]
 80283e8:	4618      	mov	r0, r3
 80283ea:	f7d8 f8b7 	bl	800055c <__aeabi_f2d>
 80283ee:	4602      	mov	r2, r0
 80283f0:	460b      	mov	r3, r1
  const double input_product_scale = static_cast<double>(input->params.scale) *
 80283f2:	4620      	mov	r0, r4
 80283f4:	4629      	mov	r1, r5
 80283f6:	f7d8 f909 	bl	800060c <__aeabi_dmul>
 80283fa:	4602      	mov	r2, r0
 80283fc:	460b      	mov	r3, r1
 80283fe:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  // The following conditions must be guaranteed by the training pipeline.
  if (bias) {
 8028402:	683b      	ldr	r3, [r7, #0]
 8028404:	2b00      	cmp	r3, #0
 8028406:	d04b      	beq.n	80284a0 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xd8>
    const double bias_scale = static_cast<double>(bias->params.scale);
 8028408:	683b      	ldr	r3, [r7, #0]
 802840a:	68db      	ldr	r3, [r3, #12]
 802840c:	4618      	mov	r0, r3
 802840e:	f7d8 f8a5 	bl	800055c <__aeabi_f2d>
 8028412:	4602      	mov	r2, r0
 8028414:	460b      	mov	r3, r1
 8028416:	e9c7 2308 	strd	r2, r3, [r7, #32]
    // bias * (bias_scale - input_product_scale) / output_scale should be
    // a small number for an integer.
    // Since normally bias should be within a small range.
    // We should expect (bias_scale - input_product_scale) / output_scale to
    // be a small number like 0.02.
    const double scale_diff = std::abs(input_product_scale - bias_scale);
 802841a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 802841e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8028422:	f7d7 ff3b 	bl	800029c <__aeabi_dsub>
 8028426:	4602      	mov	r2, r0
 8028428:	460b      	mov	r3, r1
 802842a:	ec43 2b17 	vmov	d7, r2, r3
 802842e:	eeb0 0a47 	vmov.f32	s0, s14
 8028432:	eef0 0a67 	vmov.f32	s1, s15
 8028436:	f7ff fd7f 	bl	8027f38 <_ZSt3absd>
 802843a:	ed87 0b06 	vstr	d0, [r7, #24]
    const double output_scale = static_cast<double>(output->params.scale);
 802843e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8028440:	68db      	ldr	r3, [r3, #12]
 8028442:	4618      	mov	r0, r3
 8028444:	f7d8 f88a 	bl	800055c <__aeabi_f2d>
 8028448:	4602      	mov	r2, r0
 802844a:	460b      	mov	r3, r1
 802844c:	e9c7 2304 	strd	r2, r3, [r7, #16]

    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
 8028450:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8028454:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8028458:	f7d8 fa02 	bl	8000860 <__aeabi_ddiv>
 802845c:	4602      	mov	r2, r0
 802845e:	460b      	mov	r3, r1
 8028460:	4610      	mov	r0, r2
 8028462:	4619      	mov	r1, r3
 8028464:	2301      	movs	r3, #1
 8028466:	461c      	mov	r4, r3
 8028468:	a318      	add	r3, pc, #96	; (adr r3, 80284cc <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x104>)
 802846a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802846e:	f7d8 fb49 	bl	8000b04 <__aeabi_dcmple>
 8028472:	4603      	mov	r3, r0
 8028474:	2b00      	cmp	r3, #0
 8028476:	d101      	bne.n	802847c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xb4>
 8028478:	2300      	movs	r3, #0
 802847a:	461c      	mov	r4, r3
 802847c:	b2e3      	uxtb	r3, r4
 802847e:	f083 0301 	eor.w	r3, r3, #1
 8028482:	b2db      	uxtb	r3, r3
 8028484:	2b00      	cmp	r3, #0
 8028486:	d00b      	beq.n	80284a0 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xd8>
 8028488:	68fb      	ldr	r3, [r7, #12]
 802848a:	695c      	ldr	r4, [r3, #20]
 802848c:	4b0c      	ldr	r3, [pc, #48]	; (80284c0 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xf8>)
 802848e:	9300      	str	r3, [sp, #0]
 8028490:	f44f 73a2 	mov.w	r3, #324	; 0x144
 8028494:	4a0b      	ldr	r2, [pc, #44]	; (80284c4 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xfc>)
 8028496:	490c      	ldr	r1, [pc, #48]	; (80284c8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x100>)
 8028498:	68f8      	ldr	r0, [r7, #12]
 802849a:	47a0      	blx	r4
 802849c:	2301      	movs	r3, #1
 802849e:	e009      	b.n	80284b4 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xec>
  }
  return GetQuantizedConvolutionMultipler(context, input, filter, output,
 80284a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80284a2:	9300      	str	r3, [sp, #0]
 80284a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80284a6:	687a      	ldr	r2, [r7, #4]
 80284a8:	68b9      	ldr	r1, [r7, #8]
 80284aa:	68f8      	ldr	r0, [r7, #12]
 80284ac:	f000 f812 	bl	80284d4 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>
 80284b0:	4603      	mov	r3, r0
                                          multiplier);
 80284b2:	bf00      	nop
}
 80284b4:	4618      	mov	r0, r3
 80284b6:	3730      	adds	r7, #48	; 0x30
 80284b8:	46bd      	mov	sp, r7
 80284ba:	bdb0      	pop	{r4, r5, r7, pc}
 80284bc:	f3af 8000 	nop.w
 80284c0:	080348fc 	.word	0x080348fc
 80284c4:	080346ec 	.word	0x080346ec
 80284c8:	080347e8 	.word	0x080347e8
 80284cc:	47ae147b 	.word	0x47ae147b
 80284d0:	3f947ae1 	.word	0x3f947ae1

080284d4 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>:

TfLiteStatus GetQuantizedConvolutionMultipler(TfLiteContext* context,
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              TfLiteTensor* output,
                                              double* multiplier) {
 80284d4:	b590      	push	{r4, r7, lr}
 80284d6:	b089      	sub	sp, #36	; 0x24
 80284d8:	af02      	add	r7, sp, #8
 80284da:	60f8      	str	r0, [r7, #12]
 80284dc:	60b9      	str	r1, [r7, #8]
 80284de:	607a      	str	r2, [r7, #4]
 80284e0:	603b      	str	r3, [r7, #0]
  const double input_product_scale =
      static_cast<double>(input->params.scale * filter->params.scale);
 80284e2:	68bb      	ldr	r3, [r7, #8]
 80284e4:	ed93 7a03 	vldr	s14, [r3, #12]
 80284e8:	687b      	ldr	r3, [r7, #4]
 80284ea:	edd3 7a03 	vldr	s15, [r3, #12]
 80284ee:	ee67 7a27 	vmul.f32	s15, s14, s15
  const double input_product_scale =
 80284f2:	ee17 0a90 	vmov	r0, s15
 80284f6:	f7d8 f831 	bl	800055c <__aeabi_f2d>
 80284fa:	4602      	mov	r2, r0
 80284fc:	460b      	mov	r3, r1
 80284fe:	e9c7 2304 	strd	r2, r3, [r7, #16]
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 8028502:	2301      	movs	r3, #1
 8028504:	461c      	mov	r4, r3
 8028506:	f04f 0200 	mov.w	r2, #0
 802850a:	f04f 0300 	mov.w	r3, #0
 802850e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8028512:	f7d8 fb01 	bl	8000b18 <__aeabi_dcmpge>
 8028516:	4603      	mov	r3, r0
 8028518:	2b00      	cmp	r3, #0
 802851a:	d101      	bne.n	8028520 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x4c>
 802851c:	2300      	movs	r3, #0
 802851e:	461c      	mov	r4, r3
 8028520:	b2e3      	uxtb	r3, r4
 8028522:	f083 0301 	eor.w	r3, r3, #1
 8028526:	b2db      	uxtb	r3, r3
 8028528:	2b00      	cmp	r3, #0
 802852a:	d00b      	beq.n	8028544 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x70>
 802852c:	68fb      	ldr	r3, [r7, #12]
 802852e:	695c      	ldr	r4, [r3, #20]
 8028530:	4b0f      	ldr	r3, [pc, #60]	; (8028570 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x9c>)
 8028532:	9300      	str	r3, [sp, #0]
 8028534:	f240 1351 	movw	r3, #337	; 0x151
 8028538:	4a0e      	ldr	r2, [pc, #56]	; (8028574 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0xa0>)
 802853a:	490f      	ldr	r1, [pc, #60]	; (8028578 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0xa4>)
 802853c:	68f8      	ldr	r0, [r7, #12]
 802853e:	47a0      	blx	r4
 8028540:	2301      	movs	r3, #1
 8028542:	e010      	b.n	8028566 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x92>
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 8028544:	683b      	ldr	r3, [r7, #0]
 8028546:	68db      	ldr	r3, [r3, #12]
 8028548:	4618      	mov	r0, r3
 802854a:	f7d8 f807 	bl	800055c <__aeabi_f2d>
 802854e:	4602      	mov	r2, r0
 8028550:	460b      	mov	r3, r1
 8028552:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8028556:	f7d8 f983 	bl	8000860 <__aeabi_ddiv>
 802855a:	4602      	mov	r2, r0
 802855c:	460b      	mov	r3, r1
 802855e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8028560:	e9c1 2300 	strd	r2, r3, [r1]

  return kTfLiteOk;
 8028564:	2300      	movs	r3, #0
}
 8028566:	4618      	mov	r0, r3
 8028568:	371c      	adds	r7, #28
 802856a:	46bd      	mov	sp, r7
 802856c:	bd90      	pop	{r4, r7, pc}
 802856e:	bf00      	nop
 8028570:	08034920 	.word	0x08034920
 8028574:	080346ec 	.word	0x080346ec
 8028578:	080347e8 	.word	0x080347e8

0802857c <_ZZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_ENKUlfE_clEf>:
                                           TfLiteTensor* output,
                                           int32_t* act_min, int32_t* act_max) {
  const auto scale = output->params.scale;
  const auto zero_point = output->params.zero_point;

  auto quantize = [scale, zero_point](float f) {
 802857c:	b580      	push	{r7, lr}
 802857e:	b082      	sub	sp, #8
 8028580:	af00      	add	r7, sp, #0
 8028582:	6078      	str	r0, [r7, #4]
 8028584:	ed87 0a00 	vstr	s0, [r7]
 8028588:	687b      	ldr	r3, [r7, #4]
 802858a:	edd3 7a00 	vldr	s15, [r3]
    return zero_point + static_cast<int32_t>(TfLiteRound(f / scale));
 802858e:	ed97 7a00 	vldr	s14, [r7]
 8028592:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8028596:	eeb0 0a66 	vmov.f32	s0, s13
 802859a:	f7ff fc25 	bl	8027de8 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 802859e:	eef0 7a40 	vmov.f32	s15, s0
 80285a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80285a6:	ee17 2a90 	vmov	r2, s15
  auto quantize = [scale, zero_point](float f) {
 80285aa:	687b      	ldr	r3, [r7, #4]
 80285ac:	685b      	ldr	r3, [r3, #4]
    return zero_point + static_cast<int32_t>(TfLiteRound(f / scale));
 80285ae:	4413      	add	r3, r2
  };
 80285b0:	4618      	mov	r0, r3
 80285b2:	3708      	adds	r7, #8
 80285b4:	46bd      	mov	sp, r7
 80285b6:	bd80      	pop	{r7, pc}

080285b8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_>:
                                           int32_t* act_min, int32_t* act_max) {
 80285b8:	b580      	push	{r7, lr}
 80285ba:	b08e      	sub	sp, #56	; 0x38
 80285bc:	af00      	add	r7, sp, #0
 80285be:	60b9      	str	r1, [r7, #8]
 80285c0:	607a      	str	r2, [r7, #4]
 80285c2:	603b      	str	r3, [r7, #0]
 80285c4:	4603      	mov	r3, r0
 80285c6:	73fb      	strb	r3, [r7, #15]
  const auto scale = output->params.scale;
 80285c8:	683b      	ldr	r3, [r7, #0]
 80285ca:	68db      	ldr	r3, [r3, #12]
 80285cc:	637b      	str	r3, [r7, #52]	; 0x34
  const auto zero_point = output->params.zero_point;
 80285ce:	683b      	ldr	r3, [r7, #0]
 80285d0:	691b      	ldr	r3, [r3, #16]
 80285d2:	633b      	str	r3, [r7, #48]	; 0x30
  };
 80285d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80285d6:	617b      	str	r3, [r7, #20]
 80285d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80285da:	61bb      	str	r3, [r7, #24]

  if (activation == kTfLiteActRelu) {
 80285dc:	7bfb      	ldrb	r3, [r7, #15]
 80285de:	2b01      	cmp	r3, #1
 80285e0:	d118      	bne.n	8028614 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0x5c>
    *act_min = std::max(qmin, quantize(0.0));
 80285e2:	f107 0314 	add.w	r3, r7, #20
 80285e6:	ed9f 0a3d 	vldr	s0, [pc, #244]	; 80286dc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0x124>
 80285ea:	4618      	mov	r0, r3
 80285ec:	f7ff ffc6 	bl	802857c <_ZZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_ENKUlfE_clEf>
 80285f0:	4603      	mov	r3, r0
 80285f2:	61fb      	str	r3, [r7, #28]
 80285f4:	f107 021c 	add.w	r2, r7, #28
 80285f8:	f107 0308 	add.w	r3, r7, #8
 80285fc:	4611      	mov	r1, r2
 80285fe:	4618      	mov	r0, r3
 8028600:	f000 f8d6 	bl	80287b0 <_ZSt3maxIlERKT_S2_S2_>
 8028604:	4603      	mov	r3, r0
 8028606:	681a      	ldr	r2, [r3, #0]
 8028608:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802860a:	601a      	str	r2, [r3, #0]
    *act_max = qmax;
 802860c:	687a      	ldr	r2, [r7, #4]
 802860e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8028610:	601a      	str	r2, [r3, #0]
    *act_max = std::min(qmax, quantize(1.0));
  } else {
    *act_min = qmin;
    *act_max = qmax;
  }
}
 8028612:	e05f      	b.n	80286d4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0x11c>
  } else if (activation == kTfLiteActRelu6) {
 8028614:	7bfb      	ldrb	r3, [r7, #15]
 8028616:	2b03      	cmp	r3, #3
 8028618:	d129      	bne.n	802866e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0xb6>
    *act_min = std::max(qmin, quantize(0.0));
 802861a:	f107 0314 	add.w	r3, r7, #20
 802861e:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 80286dc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0x124>
 8028622:	4618      	mov	r0, r3
 8028624:	f7ff ffaa 	bl	802857c <_ZZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_ENKUlfE_clEf>
 8028628:	4603      	mov	r3, r0
 802862a:	623b      	str	r3, [r7, #32]
 802862c:	f107 0220 	add.w	r2, r7, #32
 8028630:	f107 0308 	add.w	r3, r7, #8
 8028634:	4611      	mov	r1, r2
 8028636:	4618      	mov	r0, r3
 8028638:	f000 f8ba 	bl	80287b0 <_ZSt3maxIlERKT_S2_S2_>
 802863c:	4603      	mov	r3, r0
 802863e:	681a      	ldr	r2, [r3, #0]
 8028640:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8028642:	601a      	str	r2, [r3, #0]
    *act_max = std::min(qmax, quantize(6.0));
 8028644:	f107 0314 	add.w	r3, r7, #20
 8028648:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 802864c:	4618      	mov	r0, r3
 802864e:	f7ff ff95 	bl	802857c <_ZZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_ENKUlfE_clEf>
 8028652:	4603      	mov	r3, r0
 8028654:	627b      	str	r3, [r7, #36]	; 0x24
 8028656:	f107 0224 	add.w	r2, r7, #36	; 0x24
 802865a:	1d3b      	adds	r3, r7, #4
 802865c:	4611      	mov	r1, r2
 802865e:	4618      	mov	r0, r3
 8028660:	f000 f892 	bl	8028788 <_ZSt3minIlERKT_S2_S2_>
 8028664:	4603      	mov	r3, r0
 8028666:	681a      	ldr	r2, [r3, #0]
 8028668:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802866a:	601a      	str	r2, [r3, #0]
}
 802866c:	e032      	b.n	80286d4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0x11c>
  } else if (activation == kTfLiteActReluN1To1) {
 802866e:	7bfb      	ldrb	r3, [r7, #15]
 8028670:	2b02      	cmp	r3, #2
 8028672:	d129      	bne.n	80286c8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0x110>
    *act_min = std::max(qmin, quantize(-1.0));
 8028674:	f107 0314 	add.w	r3, r7, #20
 8028678:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 802867c:	4618      	mov	r0, r3
 802867e:	f7ff ff7d 	bl	802857c <_ZZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_ENKUlfE_clEf>
 8028682:	4603      	mov	r3, r0
 8028684:	62bb      	str	r3, [r7, #40]	; 0x28
 8028686:	f107 0228 	add.w	r2, r7, #40	; 0x28
 802868a:	f107 0308 	add.w	r3, r7, #8
 802868e:	4611      	mov	r1, r2
 8028690:	4618      	mov	r0, r3
 8028692:	f000 f88d 	bl	80287b0 <_ZSt3maxIlERKT_S2_S2_>
 8028696:	4603      	mov	r3, r0
 8028698:	681a      	ldr	r2, [r3, #0]
 802869a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802869c:	601a      	str	r2, [r3, #0]
    *act_max = std::min(qmax, quantize(1.0));
 802869e:	f107 0314 	add.w	r3, r7, #20
 80286a2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80286a6:	4618      	mov	r0, r3
 80286a8:	f7ff ff68 	bl	802857c <_ZZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_ENKUlfE_clEf>
 80286ac:	4603      	mov	r3, r0
 80286ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80286b0:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80286b4:	1d3b      	adds	r3, r7, #4
 80286b6:	4611      	mov	r1, r2
 80286b8:	4618      	mov	r0, r3
 80286ba:	f000 f865 	bl	8028788 <_ZSt3minIlERKT_S2_S2_>
 80286be:	4603      	mov	r3, r0
 80286c0:	681a      	ldr	r2, [r3, #0]
 80286c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80286c4:	601a      	str	r2, [r3, #0]
}
 80286c6:	e005      	b.n	80286d4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0x11c>
    *act_min = qmin;
 80286c8:	68ba      	ldr	r2, [r7, #8]
 80286ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80286cc:	601a      	str	r2, [r3, #0]
    *act_max = qmax;
 80286ce:	687a      	ldr	r2, [r7, #4]
 80286d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80286d2:	601a      	str	r2, [r3, #0]
}
 80286d4:	bf00      	nop
 80286d6:	3738      	adds	r7, #56	; 0x38
 80286d8:	46bd      	mov	sp, r7
 80286da:	bd80      	pop	{r7, pc}
 80286dc:	00000000 	.word	0x00000000

080286e0 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>:

TfLiteStatus CalculateActivationRangeQuantized(TfLiteContext* context,
                                               TfLiteFusedActivation activation,
                                               TfLiteTensor* output,
                                               int32_t* act_min,
                                               int32_t* act_max) {
 80286e0:	b590      	push	{r4, r7, lr}
 80286e2:	b089      	sub	sp, #36	; 0x24
 80286e4:	af02      	add	r7, sp, #8
 80286e6:	60f8      	str	r0, [r7, #12]
 80286e8:	607a      	str	r2, [r7, #4]
 80286ea:	603b      	str	r3, [r7, #0]
 80286ec:	460b      	mov	r3, r1
 80286ee:	72fb      	strb	r3, [r7, #11]
  int32_t qmin = 0;
 80286f0:	2300      	movs	r3, #0
 80286f2:	617b      	str	r3, [r7, #20]
  int32_t qmax = 0;
 80286f4:	2300      	movs	r3, #0
 80286f6:	613b      	str	r3, [r7, #16]
  if (output->type == kTfLiteUInt8) {
 80286f8:	687b      	ldr	r3, [r7, #4]
 80286fa:	781b      	ldrb	r3, [r3, #0]
 80286fc:	2b03      	cmp	r3, #3
 80286fe:	d108      	bne.n	8028712 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x32>
    qmin = std::numeric_limits<uint8_t>::min();
 8028700:	f7ff fb93 	bl	8027e2a <_ZNSt14numeric_limitsIhE3minEv>
 8028704:	4603      	mov	r3, r0
 8028706:	617b      	str	r3, [r7, #20]
    qmax = std::numeric_limits<uint8_t>::max();
 8028708:	f7ff fb97 	bl	8027e3a <_ZNSt14numeric_limitsIhE3maxEv>
 802870c:	4603      	mov	r3, r0
 802870e:	613b      	str	r3, [r7, #16]
 8028710:	e025      	b.n	802875e <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x7e>
  } else if (output->type == kTfLiteInt8) {
 8028712:	687b      	ldr	r3, [r7, #4]
 8028714:	781b      	ldrb	r3, [r3, #0]
 8028716:	2b09      	cmp	r3, #9
 8028718:	d108      	bne.n	802872c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x4c>
    qmin = std::numeric_limits<int8_t>::min();
 802871a:	f7ff fb75 	bl	8027e08 <_ZNSt14numeric_limitsIaE3minEv>
 802871e:	4603      	mov	r3, r0
 8028720:	617b      	str	r3, [r7, #20]
    qmax = std::numeric_limits<int8_t>::max();
 8028722:	f7ff fb7a 	bl	8027e1a <_ZNSt14numeric_limitsIaE3maxEv>
 8028726:	4603      	mov	r3, r0
 8028728:	613b      	str	r3, [r7, #16]
 802872a:	e018      	b.n	802875e <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x7e>
  } else if (output->type == kTfLiteInt16) {
 802872c:	687b      	ldr	r3, [r7, #4]
 802872e:	781b      	ldrb	r3, [r3, #0]
 8028730:	2b07      	cmp	r3, #7
 8028732:	d108      	bne.n	8028746 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x66>
    qmin = std::numeric_limits<int16_t>::min();
 8028734:	f7ff fb8a 	bl	8027e4c <_ZNSt14numeric_limitsIsE3minEv>
 8028738:	4603      	mov	r3, r0
 802873a:	617b      	str	r3, [r7, #20]
    qmax = std::numeric_limits<int16_t>::max();
 802873c:	f7ff fb90 	bl	8027e60 <_ZNSt14numeric_limitsIsE3maxEv>
 8028740:	4603      	mov	r3, r0
 8028742:	613b      	str	r3, [r7, #16]
 8028744:	e00b      	b.n	802875e <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x7e>
  } else {
    TF_LITE_ENSURE(context, false);
 8028746:	68fb      	ldr	r3, [r7, #12]
 8028748:	695c      	ldr	r4, [r3, #20]
 802874a:	4b0c      	ldr	r3, [pc, #48]	; (802877c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x9c>)
 802874c:	9300      	str	r3, [sp, #0]
 802874e:	f44f 73c2 	mov.w	r3, #388	; 0x184
 8028752:	4a0b      	ldr	r2, [pc, #44]	; (8028780 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xa0>)
 8028754:	490b      	ldr	r1, [pc, #44]	; (8028784 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xa4>)
 8028756:	68f8      	ldr	r0, [r7, #12]
 8028758:	47a0      	blx	r4
 802875a:	2301      	movs	r3, #1
 802875c:	e00a      	b.n	8028774 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x94>
  }

  CalculateActivationRangeQuantizedImpl(activation, qmin, qmax, output, act_min,
 802875e:	7af8      	ldrb	r0, [r7, #11]
 8028760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028762:	9301      	str	r3, [sp, #4]
 8028764:	683b      	ldr	r3, [r7, #0]
 8028766:	9300      	str	r3, [sp, #0]
 8028768:	687b      	ldr	r3, [r7, #4]
 802876a:	693a      	ldr	r2, [r7, #16]
 802876c:	6979      	ldr	r1, [r7, #20]
 802876e:	f7ff ff23 	bl	80285b8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_>
                                        act_max);
  return kTfLiteOk;
 8028772:	2300      	movs	r3, #0
}
 8028774:	4618      	mov	r0, r3
 8028776:	371c      	adds	r7, #28
 8028778:	46bd      	mov	sp, r7
 802877a:	bd90      	pop	{r4, r7, pc}
 802877c:	0803493c 	.word	0x0803493c
 8028780:	080346ec 	.word	0x080346ec
 8028784:	080347e8 	.word	0x080347e8

08028788 <_ZSt3minIlERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8028788:	b480      	push	{r7}
 802878a:	b083      	sub	sp, #12
 802878c:	af00      	add	r7, sp, #0
 802878e:	6078      	str	r0, [r7, #4]
 8028790:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8028792:	683b      	ldr	r3, [r7, #0]
 8028794:	681a      	ldr	r2, [r3, #0]
 8028796:	687b      	ldr	r3, [r7, #4]
 8028798:	681b      	ldr	r3, [r3, #0]
 802879a:	429a      	cmp	r2, r3
 802879c:	da01      	bge.n	80287a2 <_ZSt3minIlERKT_S2_S2_+0x1a>
	return __b;
 802879e:	683b      	ldr	r3, [r7, #0]
 80287a0:	e000      	b.n	80287a4 <_ZSt3minIlERKT_S2_S2_+0x1c>
      return __a;
 80287a2:	687b      	ldr	r3, [r7, #4]
    }
 80287a4:	4618      	mov	r0, r3
 80287a6:	370c      	adds	r7, #12
 80287a8:	46bd      	mov	sp, r7
 80287aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80287ae:	4770      	bx	lr

080287b0 <_ZSt3maxIlERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 80287b0:	b480      	push	{r7}
 80287b2:	b083      	sub	sp, #12
 80287b4:	af00      	add	r7, sp, #0
 80287b6:	6078      	str	r0, [r7, #4]
 80287b8:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 80287ba:	687b      	ldr	r3, [r7, #4]
 80287bc:	681a      	ldr	r2, [r3, #0]
 80287be:	683b      	ldr	r3, [r7, #0]
 80287c0:	681b      	ldr	r3, [r3, #0]
 80287c2:	429a      	cmp	r2, r3
 80287c4:	da01      	bge.n	80287ca <_ZSt3maxIlERKT_S2_S2_+0x1a>
	return __b;
 80287c6:	683b      	ldr	r3, [r7, #0]
 80287c8:	e000      	b.n	80287cc <_ZSt3maxIlERKT_S2_S2_+0x1c>
      return __a;
 80287ca:	687b      	ldr	r3, [r7, #4]
    }
 80287cc:	4618      	mov	r0, r3
 80287ce:	370c      	adds	r7, #12
 80287d0:	46bd      	mov	sp, r7
 80287d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80287d6:	4770      	bx	lr

080287d8 <_ZN6tflite12RuntimeShapeC1Ev>:
  // larger shapes are separately allocated.
  static constexpr int kMaxSmallSize = 5;

  RuntimeShape& operator=(RuntimeShape const&) = delete;

  RuntimeShape() : size_(0) {}
 80287d8:	b480      	push	{r7}
 80287da:	b083      	sub	sp, #12
 80287dc:	af00      	add	r7, sp, #0
 80287de:	6078      	str	r0, [r7, #4]
 80287e0:	687b      	ldr	r3, [r7, #4]
 80287e2:	2200      	movs	r2, #0
 80287e4:	601a      	str	r2, [r3, #0]
 80287e6:	687b      	ldr	r3, [r7, #4]
 80287e8:	4618      	mov	r0, r3
 80287ea:	370c      	adds	r7, #12
 80287ec:	46bd      	mov	sp, r7
 80287ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80287f2:	4770      	bx	lr

080287f4 <_ZN6tflite12RuntimeShapeC1EiPKl>:
    for (int i = 0; i < shape_size; ++i) {
      SetDim(i, value);
    }
  }

  RuntimeShape(int dimensions_count, const int32_t* dims_data) : size_(0) {
 80287f4:	b580      	push	{r7, lr}
 80287f6:	b084      	sub	sp, #16
 80287f8:	af00      	add	r7, sp, #0
 80287fa:	60f8      	str	r0, [r7, #12]
 80287fc:	60b9      	str	r1, [r7, #8]
 80287fe:	607a      	str	r2, [r7, #4]
 8028800:	68fb      	ldr	r3, [r7, #12]
 8028802:	2200      	movs	r2, #0
 8028804:	601a      	str	r2, [r3, #0]
    ReplaceWith(dimensions_count, dims_data);
 8028806:	687a      	ldr	r2, [r7, #4]
 8028808:	68b9      	ldr	r1, [r7, #8]
 802880a:	68f8      	ldr	r0, [r7, #12]
 802880c:	f000 f866 	bl	80288dc <_ZN6tflite12RuntimeShape11ReplaceWithEiPKl>
  }
 8028810:	68fb      	ldr	r3, [r7, #12]
 8028812:	4618      	mov	r0, r3
 8028814:	3710      	adds	r7, #16
 8028816:	46bd      	mov	sp, r7
 8028818:	bd80      	pop	{r7, pc}

0802881a <_ZN6tflite12RuntimeShapeD1Ev>:
    return this->size_ == comp.size_ &&
           std::memcmp(DimsData(), comp.DimsData(), size_ * sizeof(int32_t)) ==
               0;
  }

  ~RuntimeShape() {
 802881a:	b580      	push	{r7, lr}
 802881c:	b082      	sub	sp, #8
 802881e:	af00      	add	r7, sp, #0
 8028820:	6078      	str	r0, [r7, #4]
    if (size_ > kMaxSmallSize) {
 8028822:	687b      	ldr	r3, [r7, #4]
 8028824:	681b      	ldr	r3, [r3, #0]
 8028826:	2b05      	cmp	r3, #5
 8028828:	dd08      	ble.n	802883c <_ZN6tflite12RuntimeShapeD1Ev+0x22>
#ifdef TF_LITE_STATIC_MEMORY
      TFLITE_CHECK(false && "No shape resizing supported on this platform");
#else  // TF_LITE_STATIC_MEMORY
      delete[] dims_pointer_;
 802882a:	687b      	ldr	r3, [r7, #4]
 802882c:	685b      	ldr	r3, [r3, #4]
 802882e:	2b00      	cmp	r3, #0
 8028830:	d004      	beq.n	802883c <_ZN6tflite12RuntimeShapeD1Ev+0x22>
 8028832:	687b      	ldr	r3, [r7, #4]
 8028834:	685b      	ldr	r3, [r3, #4]
 8028836:	4618      	mov	r0, r3
 8028838:	f006 ffd2 	bl	802f7e0 <_ZdaPv>
#endif  // TF_LITE_STATIC_MEMORY
    }
  }
 802883c:	687b      	ldr	r3, [r7, #4]
 802883e:	4618      	mov	r0, r3
 8028840:	3708      	adds	r7, #8
 8028842:	46bd      	mov	sp, r7
 8028844:	bd80      	pop	{r7, pc}

08028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>:

  inline int32_t DimensionsCount() const { return size_; }
 8028846:	b480      	push	{r7}
 8028848:	b083      	sub	sp, #12
 802884a:	af00      	add	r7, sp, #0
 802884c:	6078      	str	r0, [r7, #4]
 802884e:	687b      	ldr	r3, [r7, #4]
 8028850:	681b      	ldr	r3, [r3, #0]
 8028852:	4618      	mov	r0, r3
 8028854:	370c      	adds	r7, #12
 8028856:	46bd      	mov	sp, r7
 8028858:	f85d 7b04 	ldr.w	r7, [sp], #4
 802885c:	4770      	bx	lr

0802885e <_ZN6tflite12RuntimeShape8DimsDataEv>:
    } else {
      dims_[i] = val;
    }
  }

  inline int32_t* DimsData() {
 802885e:	b480      	push	{r7}
 8028860:	b083      	sub	sp, #12
 8028862:	af00      	add	r7, sp, #0
 8028864:	6078      	str	r0, [r7, #4]
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 8028866:	687b      	ldr	r3, [r7, #4]
 8028868:	681b      	ldr	r3, [r3, #0]
 802886a:	2b05      	cmp	r3, #5
 802886c:	dd02      	ble.n	8028874 <_ZN6tflite12RuntimeShape8DimsDataEv+0x16>
 802886e:	687b      	ldr	r3, [r7, #4]
 8028870:	685b      	ldr	r3, [r3, #4]
 8028872:	e001      	b.n	8028878 <_ZN6tflite12RuntimeShape8DimsDataEv+0x1a>
 8028874:	687b      	ldr	r3, [r7, #4]
 8028876:	3304      	adds	r3, #4
  }
 8028878:	4618      	mov	r0, r3
 802887a:	370c      	adds	r7, #12
 802887c:	46bd      	mov	sp, r7
 802887e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028882:	4770      	bx	lr

08028884 <_ZN6tflite12RuntimeShape6ResizeEi>:
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
  }
  // The caller must ensure that the shape is no bigger than 5-D.
  inline const int32_t* DimsDataUpTo5D() const { return dims_; }

  inline void Resize(int dimensions_count) {
 8028884:	b580      	push	{r7, lr}
 8028886:	b082      	sub	sp, #8
 8028888:	af00      	add	r7, sp, #0
 802888a:	6078      	str	r0, [r7, #4]
 802888c:	6039      	str	r1, [r7, #0]
    if (size_ > kMaxSmallSize) {
 802888e:	687b      	ldr	r3, [r7, #4]
 8028890:	681b      	ldr	r3, [r3, #0]
 8028892:	2b05      	cmp	r3, #5
 8028894:	dd08      	ble.n	80288a8 <_ZN6tflite12RuntimeShape6ResizeEi+0x24>
#ifdef TF_LITE_STATIC_MEMORY
      TFLITE_CHECK(false && "No shape resizing supported on this platform");
#else  // TF_LITE_STATIC_MEMORY
      delete[] dims_pointer_;
 8028896:	687b      	ldr	r3, [r7, #4]
 8028898:	685b      	ldr	r3, [r3, #4]
 802889a:	2b00      	cmp	r3, #0
 802889c:	d004      	beq.n	80288a8 <_ZN6tflite12RuntimeShape6ResizeEi+0x24>
 802889e:	687b      	ldr	r3, [r7, #4]
 80288a0:	685b      	ldr	r3, [r3, #4]
 80288a2:	4618      	mov	r0, r3
 80288a4:	f006 ff9c 	bl	802f7e0 <_ZdaPv>
#endif  // TF_LITE_STATIC_MEMORY
    }
    size_ = dimensions_count;
 80288a8:	687b      	ldr	r3, [r7, #4]
 80288aa:	683a      	ldr	r2, [r7, #0]
 80288ac:	601a      	str	r2, [r3, #0]
    if (dimensions_count > kMaxSmallSize) {
 80288ae:	683b      	ldr	r3, [r7, #0]
 80288b0:	2b05      	cmp	r3, #5
 80288b2:	dd0f      	ble.n	80288d4 <_ZN6tflite12RuntimeShape6ResizeEi+0x50>
#ifdef TF_LITE_STATIC_MEMORY
      TFLITE_CHECK(false && "No shape resizing supported on this platform");
#else  // TF_LITE_STATIC_MEMORY
      dims_pointer_ = new int32_t[dimensions_count];
 80288b4:	683b      	ldr	r3, [r7, #0]
 80288b6:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 80288ba:	4293      	cmp	r3, r2
 80288bc:	d201      	bcs.n	80288c2 <_ZN6tflite12RuntimeShape6ResizeEi+0x3e>
 80288be:	009b      	lsls	r3, r3, #2
 80288c0:	e001      	b.n	80288c6 <_ZN6tflite12RuntimeShape6ResizeEi+0x42>
 80288c2:	f04f 33ff 	mov.w	r3, #4294967295
 80288c6:	4618      	mov	r0, r3
 80288c8:	f006 ff9d 	bl	802f806 <_Znaj>
 80288cc:	4603      	mov	r3, r0
 80288ce:	461a      	mov	r2, r3
 80288d0:	687b      	ldr	r3, [r7, #4]
 80288d2:	605a      	str	r2, [r3, #4]
#endif  // TF_LITE_STATIC_MEMORY
    }
  }
 80288d4:	bf00      	nop
 80288d6:	3708      	adds	r7, #8
 80288d8:	46bd      	mov	sp, r7
 80288da:	bd80      	pop	{r7, pc}

080288dc <_ZN6tflite12RuntimeShape11ReplaceWithEiPKl>:

  inline void ReplaceWith(int dimensions_count, const int32_t* dims_data) {
 80288dc:	b580      	push	{r7, lr}
 80288de:	b086      	sub	sp, #24
 80288e0:	af00      	add	r7, sp, #0
 80288e2:	60f8      	str	r0, [r7, #12]
 80288e4:	60b9      	str	r1, [r7, #8]
 80288e6:	607a      	str	r2, [r7, #4]
    Resize(dimensions_count);
 80288e8:	68b9      	ldr	r1, [r7, #8]
 80288ea:	68f8      	ldr	r0, [r7, #12]
 80288ec:	f7ff ffca 	bl	8028884 <_ZN6tflite12RuntimeShape6ResizeEi>
    int32_t* dst_dims = DimsData();
 80288f0:	68f8      	ldr	r0, [r7, #12]
 80288f2:	f7ff ffb4 	bl	802885e <_ZN6tflite12RuntimeShape8DimsDataEv>
 80288f6:	6178      	str	r0, [r7, #20]
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 80288f8:	68bb      	ldr	r3, [r7, #8]
 80288fa:	009b      	lsls	r3, r3, #2
 80288fc:	461a      	mov	r2, r3
 80288fe:	6879      	ldr	r1, [r7, #4]
 8028900:	6978      	ldr	r0, [r7, #20]
 8028902:	f009 fc3d 	bl	8032180 <memcpy>
  }
 8028906:	bf00      	nop
 8028908:	3718      	adds	r7, #24
 802890a:	46bd      	mov	sp, r7
 802890c:	bd80      	pop	{r7, pc}

0802890e <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>:
inline const T* GetTensorData(const TfLiteTensor* tensor) {
  return tensor != nullptr ? reinterpret_cast<const T*>(tensor->data.raw)
                           : nullptr;
}

inline RuntimeShape GetTensorShape(const TfLiteTensor* tensor) {
 802890e:	b580      	push	{r7, lr}
 8028910:	b086      	sub	sp, #24
 8028912:	af00      	add	r7, sp, #0
 8028914:	6078      	str	r0, [r7, #4]
 8028916:	6039      	str	r1, [r7, #0]
  if (tensor == nullptr) {
 8028918:	683b      	ldr	r3, [r7, #0]
 802891a:	2b00      	cmp	r3, #0
 802891c:	d103      	bne.n	8028926 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor+0x18>
    return RuntimeShape();
 802891e:	6878      	ldr	r0, [r7, #4]
 8028920:	f7ff ff5a 	bl	80287d8 <_ZN6tflite12RuntimeShapeC1Ev>
 8028924:	e00d      	b.n	8028942 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor+0x34>
  }

  TfLiteIntArray* dims = tensor->dims;
 8028926:	683b      	ldr	r3, [r7, #0]
 8028928:	689b      	ldr	r3, [r3, #8]
 802892a:	617b      	str	r3, [r7, #20]
  const int dims_size = dims->size;
 802892c:	697b      	ldr	r3, [r7, #20]
 802892e:	681b      	ldr	r3, [r3, #0]
 8028930:	613b      	str	r3, [r7, #16]
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
 8028932:	697b      	ldr	r3, [r7, #20]
 8028934:	3304      	adds	r3, #4
 8028936:	60fb      	str	r3, [r7, #12]
  return RuntimeShape(dims_size, dims_data);
 8028938:	68fa      	ldr	r2, [r7, #12]
 802893a:	6939      	ldr	r1, [r7, #16]
 802893c:	6878      	ldr	r0, [r7, #4]
 802893e:	f7ff ff59 	bl	80287f4 <_ZN6tflite12RuntimeShapeC1EiPKl>
}
 8028942:	6878      	ldr	r0, [r7, #4]
 8028944:	3718      	adds	r7, #24
 8028946:	46bd      	mov	sp, r7
 8028948:	bd80      	pop	{r7, pc}
	...

0802894c <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>:
size_t AlignSizeUp(size_t size, size_t alignment) {
  size_t aligned_size = (((size + (alignment - 1)) / alignment) * alignment);
  return aligned_size;
}

TfLiteStatus TfLiteTypeSizeOf(TfLiteType type, size_t* size) {
 802894c:	b480      	push	{r7}
 802894e:	b083      	sub	sp, #12
 8028950:	af00      	add	r7, sp, #0
 8028952:	4603      	mov	r3, r0
 8028954:	6039      	str	r1, [r7, #0]
 8028956:	71fb      	strb	r3, [r7, #7]
  switch (type) {
 8028958:	79fb      	ldrb	r3, [r7, #7]
 802895a:	3b01      	subs	r3, #1
 802895c:	2b0f      	cmp	r3, #15
 802895e:	d857      	bhi.n	8028a10 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xc4>
 8028960:	a201      	add	r2, pc, #4	; (adr r2, 8028968 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x1c>)
 8028962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8028966:	bf00      	nop
 8028968:	080289b1 	.word	0x080289b1
 802896c:	080289c9 	.word	0x080289c9
 8028970:	080289d9 	.word	0x080289d9
 8028974:	080289e9 	.word	0x080289e9
 8028978:	08028a11 	.word	0x08028a11
 802897c:	080289f9 	.word	0x080289f9
 8028980:	080289c1 	.word	0x080289c1
 8028984:	08028a01 	.word	0x08028a01
 8028988:	080289e1 	.word	0x080289e1
 802898c:	080289a9 	.word	0x080289a9
 8028990:	080289b9 	.word	0x080289b9
 8028994:	08028a09 	.word	0x08028a09
 8028998:	080289f1 	.word	0x080289f1
 802899c:	08028a11 	.word	0x08028a11
 80289a0:	08028a11 	.word	0x08028a11
 80289a4:	080289d1 	.word	0x080289d1
    case kTfLiteFloat16:
      *size = sizeof(int16_t);
 80289a8:	683b      	ldr	r3, [r7, #0]
 80289aa:	2202      	movs	r2, #2
 80289ac:	601a      	str	r2, [r3, #0]
      break;
 80289ae:	e031      	b.n	8028a14 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xc8>
    case kTfLiteFloat32:
      *size = sizeof(float);
 80289b0:	683b      	ldr	r3, [r7, #0]
 80289b2:	2204      	movs	r2, #4
 80289b4:	601a      	str	r2, [r3, #0]
      break;
 80289b6:	e02d      	b.n	8028a14 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xc8>
    case kTfLiteFloat64:
      *size = sizeof(double);
 80289b8:	683b      	ldr	r3, [r7, #0]
 80289ba:	2208      	movs	r2, #8
 80289bc:	601a      	str	r2, [r3, #0]
      break;
 80289be:	e029      	b.n	8028a14 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xc8>
    case kTfLiteInt16:
      *size = sizeof(int16_t);
 80289c0:	683b      	ldr	r3, [r7, #0]
 80289c2:	2202      	movs	r2, #2
 80289c4:	601a      	str	r2, [r3, #0]
      break;
 80289c6:	e025      	b.n	8028a14 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xc8>
    case kTfLiteInt32:
      *size = sizeof(int32_t);
 80289c8:	683b      	ldr	r3, [r7, #0]
 80289ca:	2204      	movs	r2, #4
 80289cc:	601a      	str	r2, [r3, #0]
      break;
 80289ce:	e021      	b.n	8028a14 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xc8>
    case kTfLiteUInt32:
      *size = sizeof(uint32_t);
 80289d0:	683b      	ldr	r3, [r7, #0]
 80289d2:	2204      	movs	r2, #4
 80289d4:	601a      	str	r2, [r3, #0]
      break;
 80289d6:	e01d      	b.n	8028a14 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xc8>
    case kTfLiteUInt8:
      *size = sizeof(uint8_t);
 80289d8:	683b      	ldr	r3, [r7, #0]
 80289da:	2201      	movs	r2, #1
 80289dc:	601a      	str	r2, [r3, #0]
      break;
 80289de:	e019      	b.n	8028a14 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xc8>
    case kTfLiteInt8:
      *size = sizeof(int8_t);
 80289e0:	683b      	ldr	r3, [r7, #0]
 80289e2:	2201      	movs	r2, #1
 80289e4:	601a      	str	r2, [r3, #0]
      break;
 80289e6:	e015      	b.n	8028a14 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xc8>
    case kTfLiteInt64:
      *size = sizeof(int64_t);
 80289e8:	683b      	ldr	r3, [r7, #0]
 80289ea:	2208      	movs	r2, #8
 80289ec:	601a      	str	r2, [r3, #0]
      break;
 80289ee:	e011      	b.n	8028a14 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xc8>
    case kTfLiteUInt64:
      *size = sizeof(uint64_t);
 80289f0:	683b      	ldr	r3, [r7, #0]
 80289f2:	2208      	movs	r2, #8
 80289f4:	601a      	str	r2, [r3, #0]
      break;
 80289f6:	e00d      	b.n	8028a14 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xc8>
    case kTfLiteBool:
      *size = sizeof(bool);
 80289f8:	683b      	ldr	r3, [r7, #0]
 80289fa:	2201      	movs	r2, #1
 80289fc:	601a      	str	r2, [r3, #0]
      break;
 80289fe:	e009      	b.n	8028a14 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xc8>
    case kTfLiteComplex64:
      *size = sizeof(float) * 2;
 8028a00:	683b      	ldr	r3, [r7, #0]
 8028a02:	2208      	movs	r2, #8
 8028a04:	601a      	str	r2, [r3, #0]
      break;
 8028a06:	e005      	b.n	8028a14 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xc8>
    case kTfLiteComplex128:
      *size = sizeof(double) * 2;
 8028a08:	683b      	ldr	r3, [r7, #0]
 8028a0a:	2210      	movs	r2, #16
 8028a0c:	601a      	str	r2, [r3, #0]
      break;
 8028a0e:	e001      	b.n	8028a14 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xc8>
    default:
      return kTfLiteError;
 8028a10:	2301      	movs	r3, #1
 8028a12:	e000      	b.n	8028a16 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xca>
  }
  return kTfLiteOk;
 8028a14:	2300      	movs	r3, #0
}
 8028a16:	4618      	mov	r0, r3
 8028a18:	370c      	adds	r7, #12
 8028a1a:	46bd      	mov	sp, r7
 8028a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028a20:	4770      	bx	lr
 8028a22:	bf00      	nop

08028a24 <_ZN6tflite12ElementCountERK14TfLiteIntArray>:
#include "edge-impulse-sdk/tensorflow/lite/c/common.h"
#include "edge-impulse-sdk/tensorflow/lite/kernels/op_macros.h"

namespace tflite {

int ElementCount(const TfLiteIntArray& dims) {
 8028a24:	b480      	push	{r7}
 8028a26:	b085      	sub	sp, #20
 8028a28:	af00      	add	r7, sp, #0
 8028a2a:	6078      	str	r0, [r7, #4]
  int result = 1;
 8028a2c:	2301      	movs	r3, #1
 8028a2e:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < dims.size; ++i) {
 8028a30:	2300      	movs	r3, #0
 8028a32:	60bb      	str	r3, [r7, #8]
 8028a34:	687b      	ldr	r3, [r7, #4]
 8028a36:	681b      	ldr	r3, [r3, #0]
 8028a38:	68ba      	ldr	r2, [r7, #8]
 8028a3a:	429a      	cmp	r2, r3
 8028a3c:	da0c      	bge.n	8028a58 <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x34>
    result *= dims.data[i];
 8028a3e:	687a      	ldr	r2, [r7, #4]
 8028a40:	68bb      	ldr	r3, [r7, #8]
 8028a42:	009b      	lsls	r3, r3, #2
 8028a44:	4413      	add	r3, r2
 8028a46:	685a      	ldr	r2, [r3, #4]
 8028a48:	68fb      	ldr	r3, [r7, #12]
 8028a4a:	fb02 f303 	mul.w	r3, r2, r3
 8028a4e:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < dims.size; ++i) {
 8028a50:	68bb      	ldr	r3, [r7, #8]
 8028a52:	3301      	adds	r3, #1
 8028a54:	60bb      	str	r3, [r7, #8]
 8028a56:	e7ed      	b.n	8028a34 <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x10>
  }
  return result;
 8028a58:	68fb      	ldr	r3, [r7, #12]
}
 8028a5a:	4618      	mov	r0, r3
 8028a5c:	3714      	adds	r7, #20
 8028a5e:	46bd      	mov	sp, r7
 8028a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028a64:	4770      	bx	lr

08028a66 <_ZNSt14numeric_limitsIlE3minEv>:
      min() _GLIBCXX_USE_NOEXCEPT { return -__LONG_MAX__ - 1; }
 8028a66:	b480      	push	{r7}
 8028a68:	af00      	add	r7, sp, #0
 8028a6a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8028a6e:	4618      	mov	r0, r3
 8028a70:	46bd      	mov	sp, r7
 8028a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028a76:	4770      	bx	lr

08028a78 <_ZNSt14numeric_limitsIfE8infinityEv>:
	= bool(__FLT_HAS_DENORM__) ? denorm_present : denorm_absent;
      static _GLIBCXX_USE_CONSTEXPR bool has_denorm_loss
       = __glibcxx_float_has_denorm_loss;

      static _GLIBCXX_CONSTEXPR float
      infinity() _GLIBCXX_USE_NOEXCEPT { return __builtin_huge_valf(); }
 8028a78:	b480      	push	{r7}
 8028a7a:	af00      	add	r7, sp, #0
 8028a7c:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 8028a80:	ee07 3a90 	vmov	s15, r3
 8028a84:	eeb0 0a67 	vmov.f32	s0, s15
 8028a88:	46bd      	mov	sp, r7
 8028a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028a8e:	4770      	bx	lr

08028a90 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_>:

// This function implements the same computation as the ARMv7 NEON VQRDMULH
// instruction.
template <>
inline std::int32_t SaturatingRoundingDoublingHighMul(std::int32_t a,
                                                      std::int32_t b) {
 8028a90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8028a94:	b092      	sub	sp, #72	; 0x48
 8028a96:	af00      	add	r7, sp, #0
 8028a98:	61f8      	str	r0, [r7, #28]
 8028a9a:	61b9      	str	r1, [r7, #24]
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 8028a9c:	69fa      	ldr	r2, [r7, #28]
 8028a9e:	69bb      	ldr	r3, [r7, #24]
 8028aa0:	429a      	cmp	r2, r3
 8028aa2:	d107      	bne.n	8028ab4 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0x24>
 8028aa4:	f7ff ffdf 	bl	8028a66 <_ZNSt14numeric_limitsIlE3minEv>
 8028aa8:	4602      	mov	r2, r0
 8028aaa:	69fb      	ldr	r3, [r7, #28]
 8028aac:	4293      	cmp	r3, r2
 8028aae:	d101      	bne.n	8028ab4 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0x24>
 8028ab0:	2301      	movs	r3, #1
 8028ab2:	e000      	b.n	8028ab6 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0x26>
 8028ab4:	2300      	movs	r3, #0
 8028ab6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  std::int64_t a_64(a);
 8028aba:	69fb      	ldr	r3, [r7, #28]
 8028abc:	17da      	asrs	r2, r3, #31
 8028abe:	60bb      	str	r3, [r7, #8]
 8028ac0:	60fa      	str	r2, [r7, #12]
 8028ac2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8028ac6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  std::int64_t b_64(b);
 8028aca:	69bb      	ldr	r3, [r7, #24]
 8028acc:	17da      	asrs	r2, r3, #31
 8028ace:	603b      	str	r3, [r7, #0]
 8028ad0:	607a      	str	r2, [r7, #4]
 8028ad2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8028ad6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  std::int64_t ab_64 = a_64 * b_64;
 8028ada:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8028adc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8028ade:	fb03 f202 	mul.w	r2, r3, r2
 8028ae2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8028ae4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8028ae6:	fb01 f303 	mul.w	r3, r1, r3
 8028aea:	4413      	add	r3, r2
 8028aec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8028aee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8028af0:	fba1 4502 	umull	r4, r5, r1, r2
 8028af4:	442b      	add	r3, r5
 8028af6:	461d      	mov	r5, r3
 8028af8:	e9c7 450a 	strd	r4, r5, [r7, #40]	; 0x28
 8028afc:	e9c7 450a 	strd	r4, r5, [r7, #40]	; 0x28
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8028b00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8028b04:	2b00      	cmp	r3, #0
 8028b06:	db02      	blt.n	8028b0e <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0x7e>
 8028b08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8028b0c:	e000      	b.n	8028b10 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0x80>
 8028b0e:	4b1a      	ldr	r3, [pc, #104]	; (8028b78 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0xe8>)
 8028b10:	627b      	str	r3, [r7, #36]	; 0x24
  std::int32_t ab_x2_high32 =
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8028b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028b14:	17da      	asrs	r2, r3, #31
 8028b16:	4698      	mov	r8, r3
 8028b18:	4691      	mov	r9, r2
 8028b1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8028b1e:	eb18 0102 	adds.w	r1, r8, r2
 8028b22:	6139      	str	r1, [r7, #16]
 8028b24:	eb49 0303 	adc.w	r3, r9, r3
 8028b28:	617b      	str	r3, [r7, #20]
 8028b2a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8028b2e:	2b00      	cmp	r3, #0
 8028b30:	da07      	bge.n	8028b42 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0xb2>
 8028b32:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8028b36:	eb12 0a01 	adds.w	sl, r2, r1
 8028b3a:	f143 0b00 	adc.w	fp, r3, #0
 8028b3e:	4652      	mov	r2, sl
 8028b40:	465b      	mov	r3, fp
 8028b42:	f04f 0000 	mov.w	r0, #0
 8028b46:	f04f 0100 	mov.w	r1, #0
 8028b4a:	0fd0      	lsrs	r0, r2, #31
 8028b4c:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8028b50:	17d9      	asrs	r1, r3, #31
 8028b52:	4602      	mov	r2, r0
 8028b54:	460b      	mov	r3, r1
  std::int32_t ab_x2_high32 =
 8028b56:	4613      	mov	r3, r2
 8028b58:	623b      	str	r3, [r7, #32]
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 8028b5a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8028b5e:	2b00      	cmp	r3, #0
 8028b60:	d003      	beq.n	8028b6a <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0xda>
 8028b62:	f7fe ff8f 	bl	8027a84 <_ZNSt14numeric_limitsIlE3maxEv>
 8028b66:	4603      	mov	r3, r0
 8028b68:	e000      	b.n	8028b6c <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0xdc>
 8028b6a:	6a3b      	ldr	r3, [r7, #32]
}
 8028b6c:	4618      	mov	r0, r3
 8028b6e:	3748      	adds	r7, #72	; 0x48
 8028b70:	46bd      	mov	sp, r7
 8028b72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8028b76:	bf00      	nop
 8028b78:	c0000001 	.word	0xc0000001

08028b7c <_ZNK6tflite12RuntimeShape4DimsEi>:
  inline int32_t Dims(int i) const {
 8028b7c:	b580      	push	{r7, lr}
 8028b7e:	b082      	sub	sp, #8
 8028b80:	af00      	add	r7, sp, #0
 8028b82:	6078      	str	r0, [r7, #4]
 8028b84:	6039      	str	r1, [r7, #0]
    TFLITE_DCHECK_GE(i, 0);
 8028b86:	683b      	ldr	r3, [r7, #0]
 8028b88:	2b00      	cmp	r3, #0
 8028b8a:	da01      	bge.n	8028b90 <_ZNK6tflite12RuntimeShape4DimsEi+0x14>
 8028b8c:	f009 fa7a 	bl	8032084 <abort>
    TFLITE_DCHECK_LT(i, size_);
 8028b90:	687b      	ldr	r3, [r7, #4]
 8028b92:	681b      	ldr	r3, [r3, #0]
 8028b94:	683a      	ldr	r2, [r7, #0]
 8028b96:	429a      	cmp	r2, r3
 8028b98:	db01      	blt.n	8028b9e <_ZNK6tflite12RuntimeShape4DimsEi+0x22>
 8028b9a:	f009 fa73 	bl	8032084 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8028b9e:	687b      	ldr	r3, [r7, #4]
 8028ba0:	681b      	ldr	r3, [r3, #0]
 8028ba2:	2b05      	cmp	r3, #5
 8028ba4:	dd06      	ble.n	8028bb4 <_ZNK6tflite12RuntimeShape4DimsEi+0x38>
 8028ba6:	687b      	ldr	r3, [r7, #4]
 8028ba8:	685a      	ldr	r2, [r3, #4]
 8028baa:	683b      	ldr	r3, [r7, #0]
 8028bac:	009b      	lsls	r3, r3, #2
 8028bae:	4413      	add	r3, r2
 8028bb0:	681b      	ldr	r3, [r3, #0]
 8028bb2:	e004      	b.n	8028bbe <_ZNK6tflite12RuntimeShape4DimsEi+0x42>
 8028bb4:	687a      	ldr	r2, [r7, #4]
 8028bb6:	683b      	ldr	r3, [r7, #0]
 8028bb8:	009b      	lsls	r3, r3, #2
 8028bba:	4413      	add	r3, r2
 8028bbc:	685b      	ldr	r3, [r3, #4]
  }
 8028bbe:	4618      	mov	r0, r3
 8028bc0:	3708      	adds	r7, #8
 8028bc2:	46bd      	mov	sp, r7
 8028bc4:	bd80      	pop	{r7, pc}

08028bc6 <_ZNK6tflite12RuntimeShape8DimsDataEv>:
  inline const int32_t* DimsData() const {
 8028bc6:	b480      	push	{r7}
 8028bc8:	b083      	sub	sp, #12
 8028bca:	af00      	add	r7, sp, #0
 8028bcc:	6078      	str	r0, [r7, #4]
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 8028bce:	687b      	ldr	r3, [r7, #4]
 8028bd0:	681b      	ldr	r3, [r3, #0]
 8028bd2:	2b05      	cmp	r3, #5
 8028bd4:	dd02      	ble.n	8028bdc <_ZNK6tflite12RuntimeShape8DimsDataEv+0x16>
 8028bd6:	687b      	ldr	r3, [r7, #4]
 8028bd8:	685b      	ldr	r3, [r3, #4]
 8028bda:	e001      	b.n	8028be0 <_ZNK6tflite12RuntimeShape8DimsDataEv+0x1a>
 8028bdc:	687b      	ldr	r3, [r7, #4]
 8028bde:	3304      	adds	r3, #4
  }
 8028be0:	4618      	mov	r0, r3
 8028be2:	370c      	adds	r7, #12
 8028be4:	46bd      	mov	sp, r7
 8028be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028bea:	4770      	bx	lr

08028bec <_ZNK6tflite12RuntimeShape8FlatSizeEv>:
    BuildFrom<const std::initializer_list<int>>(init_list);
  }

  // Returns the total count of elements, that is the size when flattened into a
  // vector.
  inline int FlatSize() const {
 8028bec:	b580      	push	{r7, lr}
 8028bee:	b086      	sub	sp, #24
 8028bf0:	af00      	add	r7, sp, #0
 8028bf2:	6078      	str	r0, [r7, #4]
    int buffer_size = 1;
 8028bf4:	2301      	movs	r3, #1
 8028bf6:	617b      	str	r3, [r7, #20]
    const int* dims_data = reinterpret_cast<const int*>(DimsData());
 8028bf8:	6878      	ldr	r0, [r7, #4]
 8028bfa:	f7ff ffe4 	bl	8028bc6 <_ZNK6tflite12RuntimeShape8DimsDataEv>
 8028bfe:	60f8      	str	r0, [r7, #12]
    for (int i = 0; i < size_; i++) {
 8028c00:	2300      	movs	r3, #0
 8028c02:	613b      	str	r3, [r7, #16]
 8028c04:	687b      	ldr	r3, [r7, #4]
 8028c06:	681b      	ldr	r3, [r3, #0]
 8028c08:	693a      	ldr	r2, [r7, #16]
 8028c0a:	429a      	cmp	r2, r3
 8028c0c:	da0c      	bge.n	8028c28 <_ZNK6tflite12RuntimeShape8FlatSizeEv+0x3c>
      buffer_size *= dims_data[i];
 8028c0e:	693b      	ldr	r3, [r7, #16]
 8028c10:	009b      	lsls	r3, r3, #2
 8028c12:	68fa      	ldr	r2, [r7, #12]
 8028c14:	4413      	add	r3, r2
 8028c16:	681a      	ldr	r2, [r3, #0]
 8028c18:	697b      	ldr	r3, [r7, #20]
 8028c1a:	fb02 f303 	mul.w	r3, r2, r3
 8028c1e:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < size_; i++) {
 8028c20:	693b      	ldr	r3, [r7, #16]
 8028c22:	3301      	adds	r3, #1
 8028c24:	613b      	str	r3, [r7, #16]
 8028c26:	e7ed      	b.n	8028c04 <_ZNK6tflite12RuntimeShape8FlatSizeEv+0x18>
    }
    return buffer_size;
 8028c28:	697b      	ldr	r3, [r7, #20]
  }
 8028c2a:	4618      	mov	r0, r3
 8028c2c:	3718      	adds	r7, #24
 8028c2e:	46bd      	mov	sp, r7
 8028c30:	bd80      	pop	{r7, pc}

08028c32 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_>:
}

// Flat size calculation, checking that dimensions match with one or more other
// arrays.
inline int MatchingFlatSize(const RuntimeShape& shape,
                            const RuntimeShape& check_shape_0) {
 8028c32:	b590      	push	{r4, r7, lr}
 8028c34:	b085      	sub	sp, #20
 8028c36:	af00      	add	r7, sp, #0
 8028c38:	6078      	str	r0, [r7, #4]
 8028c3a:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
 8028c3c:	6878      	ldr	r0, [r7, #4]
 8028c3e:	f7ff fe02 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8028c42:	4604      	mov	r4, r0
 8028c44:	6838      	ldr	r0, [r7, #0]
 8028c46:	f7ff fdfe 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8028c4a:	4603      	mov	r3, r0
 8028c4c:	429c      	cmp	r4, r3
 8028c4e:	d001      	beq.n	8028c54 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_+0x22>
 8028c50:	f009 fa18 	bl	8032084 <abort>
  const int dims_count = shape.DimensionsCount();
 8028c54:	6878      	ldr	r0, [r7, #4]
 8028c56:	f7ff fdf6 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8028c5a:	60b8      	str	r0, [r7, #8]
  for (int i = 0; i < dims_count; ++i) {
 8028c5c:	2300      	movs	r3, #0
 8028c5e:	60fb      	str	r3, [r7, #12]
 8028c60:	68fa      	ldr	r2, [r7, #12]
 8028c62:	68bb      	ldr	r3, [r7, #8]
 8028c64:	429a      	cmp	r2, r3
 8028c66:	da11      	bge.n	8028c8c <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_+0x5a>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8028c68:	68f9      	ldr	r1, [r7, #12]
 8028c6a:	6878      	ldr	r0, [r7, #4]
 8028c6c:	f7ff ff86 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 8028c70:	4604      	mov	r4, r0
 8028c72:	68f9      	ldr	r1, [r7, #12]
 8028c74:	6838      	ldr	r0, [r7, #0]
 8028c76:	f7ff ff81 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 8028c7a:	4603      	mov	r3, r0
 8028c7c:	429c      	cmp	r4, r3
 8028c7e:	d001      	beq.n	8028c84 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_+0x52>
 8028c80:	f009 fa00 	bl	8032084 <abort>
  for (int i = 0; i < dims_count; ++i) {
 8028c84:	68fb      	ldr	r3, [r7, #12]
 8028c86:	3301      	adds	r3, #1
 8028c88:	60fb      	str	r3, [r7, #12]
 8028c8a:	e7e9      	b.n	8028c60 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_+0x2e>
  }
  return shape.FlatSize();
 8028c8c:	6878      	ldr	r0, [r7, #4]
 8028c8e:	f7ff ffad 	bl	8028bec <_ZNK6tflite12RuntimeShape8FlatSizeEv>
 8028c92:	4603      	mov	r3, r0
}
 8028c94:	4618      	mov	r0, r3
 8028c96:	3714      	adds	r7, #20
 8028c98:	46bd      	mov	sp, r7
 8028c9a:	bd90      	pop	{r4, r7, pc}

08028c9c <_ZN6tflite29MultiplyByQuantizedMultiplierElli>:
                                           quantized_multiplier);
}

inline int32_t MultiplyByQuantizedMultiplier(int32_t x,
                                             int32_t quantized_multiplier,
                                             int shift) {
 8028c9c:	b580      	push	{r7, lr}
 8028c9e:	b086      	sub	sp, #24
 8028ca0:	af00      	add	r7, sp, #0
 8028ca2:	60f8      	str	r0, [r7, #12]
 8028ca4:	60b9      	str	r1, [r7, #8]
 8028ca6:	607a      	str	r2, [r7, #4]
  using gemmlowp::RoundingDivideByPOT;
  using gemmlowp::SaturatingRoundingDoublingHighMul;
  int left_shift = shift > 0 ? shift : 0;
 8028ca8:	687b      	ldr	r3, [r7, #4]
 8028caa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8028cae:	617b      	str	r3, [r7, #20]
  int right_shift = shift > 0 ? 0 : -shift;
 8028cb0:	687b      	ldr	r3, [r7, #4]
 8028cb2:	2b00      	cmp	r3, #0
 8028cb4:	dc02      	bgt.n	8028cbc <_ZN6tflite29MultiplyByQuantizedMultiplierElli+0x20>
 8028cb6:	687b      	ldr	r3, [r7, #4]
 8028cb8:	425b      	negs	r3, r3
 8028cba:	e000      	b.n	8028cbe <_ZN6tflite29MultiplyByQuantizedMultiplierElli+0x22>
 8028cbc:	2300      	movs	r3, #0
 8028cbe:	613b      	str	r3, [r7, #16]
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
 8028cc0:	68fa      	ldr	r2, [r7, #12]
 8028cc2:	697b      	ldr	r3, [r7, #20]
 8028cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8028cc8:	68b9      	ldr	r1, [r7, #8]
 8028cca:	4618      	mov	r0, r3
 8028ccc:	f7ff fee0 	bl	8028a90 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_>
 8028cd0:	4603      	mov	r3, r0
 8028cd2:	6939      	ldr	r1, [r7, #16]
 8028cd4:	4618      	mov	r0, r3
 8028cd6:	f000 fb4b 	bl	8029370 <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i>
 8028cda:	4603      	mov	r3, r0
                                 x * (1 << left_shift), quantized_multiplier),
                             right_shift);
}
 8028cdc:	4618      	mov	r0, r3
 8028cde:	3718      	adds	r7, #24
 8028ce0:	46bd      	mov	sp, r7
 8028ce2:	bd80      	pop	{r7, pc}

08028ce4 <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei>:

// Returns a mutable tensor for a given input index. is_variable must be checked
// during prepare when the full TfLiteTensor is available.
inline TfLiteEvalTensor* GetMutableEvalInput(const TfLiteContext* context,
                                             const TfLiteNode* node,
                                             int index) {
 8028ce4:	b580      	push	{r7, lr}
 8028ce6:	b084      	sub	sp, #16
 8028ce8:	af00      	add	r7, sp, #0
 8028cea:	60f8      	str	r0, [r7, #12]
 8028cec:	60b9      	str	r1, [r7, #8]
 8028cee:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context != nullptr);
 8028cf0:	68fb      	ldr	r3, [r7, #12]
 8028cf2:	2b00      	cmp	r3, #0
 8028cf4:	d101      	bne.n	8028cfa <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x16>
 8028cf6:	f009 f9c5 	bl	8032084 <abort>
  TFLITE_DCHECK(node != nullptr);
 8028cfa:	68bb      	ldr	r3, [r7, #8]
 8028cfc:	2b00      	cmp	r3, #0
 8028cfe:	d101      	bne.n	8028d04 <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x20>
 8028d00:	f009 f9c0 	bl	8032084 <abort>
  return context->GetEvalTensor(context, node->inputs->data[index]);
 8028d04:	68fb      	ldr	r3, [r7, #12]
 8028d06:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8028d08:	68bb      	ldr	r3, [r7, #8]
 8028d0a:	6819      	ldr	r1, [r3, #0]
 8028d0c:	687b      	ldr	r3, [r7, #4]
 8028d0e:	009b      	lsls	r3, r3, #2
 8028d10:	440b      	add	r3, r1
 8028d12:	685b      	ldr	r3, [r3, #4]
 8028d14:	4619      	mov	r1, r3
 8028d16:	68f8      	ldr	r0, [r7, #12]
 8028d18:	4790      	blx	r2
 8028d1a:	4603      	mov	r3, r0
}
 8028d1c:	4618      	mov	r0, r3
 8028d1e:	3710      	adds	r7, #16
 8028d20:	46bd      	mov	sp, r7
 8028d22:	bd80      	pop	{r7, pc}

08028d24 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>:

// Returns the TfLiteEvalTensor struct for a given input index in a node.
inline const TfLiteEvalTensor* GetEvalInput(const TfLiteContext* context,
                                            const TfLiteNode* node, int index) {
 8028d24:	b580      	push	{r7, lr}
 8028d26:	b084      	sub	sp, #16
 8028d28:	af00      	add	r7, sp, #0
 8028d2a:	60f8      	str	r0, [r7, #12]
 8028d2c:	60b9      	str	r1, [r7, #8]
 8028d2e:	607a      	str	r2, [r7, #4]
  return GetMutableEvalInput(context, node, index);
 8028d30:	687a      	ldr	r2, [r7, #4]
 8028d32:	68b9      	ldr	r1, [r7, #8]
 8028d34:	68f8      	ldr	r0, [r7, #12]
 8028d36:	f7ff ffd5 	bl	8028ce4 <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8028d3a:	4603      	mov	r3, r0
}
 8028d3c:	4618      	mov	r0, r3
 8028d3e:	3710      	adds	r7, #16
 8028d40:	46bd      	mov	sp, r7
 8028d42:	bd80      	pop	{r7, pc}

08028d44 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>:

// Returns the TfLiteEvalTensor struct for a given output index in a node.
inline TfLiteEvalTensor* GetEvalOutput(const TfLiteContext* context,
                                       const TfLiteNode* node, int index) {
 8028d44:	b580      	push	{r7, lr}
 8028d46:	b084      	sub	sp, #16
 8028d48:	af00      	add	r7, sp, #0
 8028d4a:	60f8      	str	r0, [r7, #12]
 8028d4c:	60b9      	str	r1, [r7, #8]
 8028d4e:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context != nullptr);
 8028d50:	68fb      	ldr	r3, [r7, #12]
 8028d52:	2b00      	cmp	r3, #0
 8028d54:	d101      	bne.n	8028d5a <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei+0x16>
 8028d56:	f009 f995 	bl	8032084 <abort>
  TFLITE_DCHECK(node != nullptr);
 8028d5a:	68bb      	ldr	r3, [r7, #8]
 8028d5c:	2b00      	cmp	r3, #0
 8028d5e:	d101      	bne.n	8028d64 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei+0x20>
 8028d60:	f009 f990 	bl	8032084 <abort>
  return context->GetEvalTensor(context, node->outputs->data[index]);
 8028d64:	68fb      	ldr	r3, [r7, #12]
 8028d66:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8028d68:	68bb      	ldr	r3, [r7, #8]
 8028d6a:	6859      	ldr	r1, [r3, #4]
 8028d6c:	687b      	ldr	r3, [r7, #4]
 8028d6e:	009b      	lsls	r3, r3, #2
 8028d70:	440b      	add	r3, r1
 8028d72:	685b      	ldr	r3, [r3, #4]
 8028d74:	4619      	mov	r1, r3
 8028d76:	68f8      	ldr	r0, [r7, #12]
 8028d78:	4790      	blx	r2
 8028d7a:	4603      	mov	r3, r0
}
 8028d7c:	4618      	mov	r0, r3
 8028d7e:	3710      	adds	r7, #16
 8028d80:	46bd      	mov	sp, r7
 8028d82:	bd80      	pop	{r7, pc}

08028d84 <_ZN6tflite3ops5micro11activations9ReluFloatERKNS_12RuntimeShapeEPKfS5_Pf>:
  data->params.input_offset = input->params.zero_point;
  data->params.output_offset = output->params.zero_point;
}

inline void ReluFloat(const RuntimeShape& input_shape, const float* input_data,
                      const RuntimeShape& output_shape, float* output_data) {
 8028d84:	b580      	push	{r7, lr}
 8028d86:	b08a      	sub	sp, #40	; 0x28
 8028d88:	af00      	add	r7, sp, #0
 8028d8a:	60f8      	str	r0, [r7, #12]
 8028d8c:	60b9      	str	r1, [r7, #8]
 8028d8e:	607a      	str	r2, [r7, #4]
 8028d90:	603b      	str	r3, [r7, #0]
  const int flat_size = MatchingFlatSize(input_shape, output_shape);
 8028d92:	6879      	ldr	r1, [r7, #4]
 8028d94:	68f8      	ldr	r0, [r7, #12]
 8028d96:	f7ff ff4c 	bl	8028c32 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_>
 8028d9a:	6238      	str	r0, [r7, #32]
  for (int i = 0; i < flat_size; ++i) {
 8028d9c:	2300      	movs	r3, #0
 8028d9e:	627b      	str	r3, [r7, #36]	; 0x24
 8028da0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8028da2:	6a3b      	ldr	r3, [r7, #32]
 8028da4:	429a      	cmp	r2, r3
 8028da6:	da1d      	bge.n	8028de4 <_ZN6tflite3ops5micro11activations9ReluFloatERKNS_12RuntimeShapeEPKfS5_Pf+0x60>
    const float val = input_data[i];
 8028da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028daa:	009b      	lsls	r3, r3, #2
 8028dac:	68ba      	ldr	r2, [r7, #8]
 8028dae:	4413      	add	r3, r2
 8028db0:	681b      	ldr	r3, [r3, #0]
 8028db2:	61fb      	str	r3, [r7, #28]
    const float lower = 0.0f;
 8028db4:	f04f 0300 	mov.w	r3, #0
 8028db8:	61bb      	str	r3, [r7, #24]
    const float clamped = val < lower ? lower : val;
 8028dba:	edd7 7a07 	vldr	s15, [r7, #28]
 8028dbe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8028dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8028dc6:	d501      	bpl.n	8028dcc <_ZN6tflite3ops5micro11activations9ReluFloatERKNS_12RuntimeShapeEPKfS5_Pf+0x48>
 8028dc8:	69bb      	ldr	r3, [r7, #24]
 8028dca:	e000      	b.n	8028dce <_ZN6tflite3ops5micro11activations9ReluFloatERKNS_12RuntimeShapeEPKfS5_Pf+0x4a>
 8028dcc:	69fb      	ldr	r3, [r7, #28]
 8028dce:	617b      	str	r3, [r7, #20]
    output_data[i] = clamped;
 8028dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028dd2:	009b      	lsls	r3, r3, #2
 8028dd4:	683a      	ldr	r2, [r7, #0]
 8028dd6:	4413      	add	r3, r2
 8028dd8:	697a      	ldr	r2, [r7, #20]
 8028dda:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < flat_size; ++i) {
 8028ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028dde:	3301      	adds	r3, #1
 8028de0:	627b      	str	r3, [r7, #36]	; 0x24
 8028de2:	e7dd      	b.n	8028da0 <_ZN6tflite3ops5micro11activations9ReluFloatERKNS_12RuntimeShapeEPKfS5_Pf+0x1c>
  }
}
 8028de4:	bf00      	nop
 8028de6:	3728      	adds	r7, #40	; 0x28
 8028de8:	46bd      	mov	sp, r7
 8028dea:	bd80      	pop	{r7, pc}

08028dec <_ZN6tflite3ops5micro11activations10Relu6FloatERKNS_12RuntimeShapeEPKfS5_Pf>:

inline void Relu6Float(const RuntimeShape& input_shape, const float* input_data,
                       const RuntimeShape& output_shape, float* output_data) {
 8028dec:	b580      	push	{r7, lr}
 8028dee:	b08a      	sub	sp, #40	; 0x28
 8028df0:	af00      	add	r7, sp, #0
 8028df2:	60f8      	str	r0, [r7, #12]
 8028df4:	60b9      	str	r1, [r7, #8]
 8028df6:	607a      	str	r2, [r7, #4]
 8028df8:	603b      	str	r3, [r7, #0]
  const int flat_size = MatchingFlatSize(input_shape, output_shape);
 8028dfa:	6879      	ldr	r1, [r7, #4]
 8028dfc:	68f8      	ldr	r0, [r7, #12]
 8028dfe:	f7ff ff18 	bl	8028c32 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_>
 8028e02:	6238      	str	r0, [r7, #32]
  for (int i = 0; i < flat_size; ++i) {
 8028e04:	2300      	movs	r3, #0
 8028e06:	627b      	str	r3, [r7, #36]	; 0x24
 8028e08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8028e0a:	6a3b      	ldr	r3, [r7, #32]
 8028e0c:	429a      	cmp	r2, r3
 8028e0e:	da2a      	bge.n	8028e66 <_ZN6tflite3ops5micro11activations10Relu6FloatERKNS_12RuntimeShapeEPKfS5_Pf+0x7a>
    const float val = input_data[i];
 8028e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028e12:	009b      	lsls	r3, r3, #2
 8028e14:	68ba      	ldr	r2, [r7, #8]
 8028e16:	4413      	add	r3, r2
 8028e18:	681b      	ldr	r3, [r3, #0]
 8028e1a:	61fb      	str	r3, [r7, #28]
    const float upper = 6.0f;
 8028e1c:	4b14      	ldr	r3, [pc, #80]	; (8028e70 <_ZN6tflite3ops5micro11activations10Relu6FloatERKNS_12RuntimeShapeEPKfS5_Pf+0x84>)
 8028e1e:	61bb      	str	r3, [r7, #24]
    const float lower = 0.0f;
 8028e20:	f04f 0300 	mov.w	r3, #0
 8028e24:	617b      	str	r3, [r7, #20]
    const float clamped = val > upper ? upper : val < lower ? lower : val;
 8028e26:	edd7 7a07 	vldr	s15, [r7, #28]
 8028e2a:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8028e2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8028e32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8028e36:	dd01      	ble.n	8028e3c <_ZN6tflite3ops5micro11activations10Relu6FloatERKNS_12RuntimeShapeEPKfS5_Pf+0x50>
 8028e38:	69bb      	ldr	r3, [r7, #24]
 8028e3a:	e009      	b.n	8028e50 <_ZN6tflite3ops5micro11activations10Relu6FloatERKNS_12RuntimeShapeEPKfS5_Pf+0x64>
 8028e3c:	edd7 7a07 	vldr	s15, [r7, #28]
 8028e40:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8028e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8028e48:	d501      	bpl.n	8028e4e <_ZN6tflite3ops5micro11activations10Relu6FloatERKNS_12RuntimeShapeEPKfS5_Pf+0x62>
 8028e4a:	697b      	ldr	r3, [r7, #20]
 8028e4c:	e000      	b.n	8028e50 <_ZN6tflite3ops5micro11activations10Relu6FloatERKNS_12RuntimeShapeEPKfS5_Pf+0x64>
 8028e4e:	69fb      	ldr	r3, [r7, #28]
 8028e50:	613b      	str	r3, [r7, #16]
    output_data[i] = clamped;
 8028e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028e54:	009b      	lsls	r3, r3, #2
 8028e56:	683a      	ldr	r2, [r7, #0]
 8028e58:	4413      	add	r3, r2
 8028e5a:	693a      	ldr	r2, [r7, #16]
 8028e5c:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < flat_size; ++i) {
 8028e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028e60:	3301      	adds	r3, #1
 8028e62:	627b      	str	r3, [r7, #36]	; 0x24
 8028e64:	e7d0      	b.n	8028e08 <_ZN6tflite3ops5micro11activations10Relu6FloatERKNS_12RuntimeShapeEPKfS5_Pf+0x1c>
  }
}
 8028e66:	bf00      	nop
 8028e68:	3728      	adds	r7, #40	; 0x28
 8028e6a:	46bd      	mov	sp, r7
 8028e6c:	bd80      	pop	{r7, pc}
 8028e6e:	bf00      	nop
 8028e70:	40c00000 	.word	0x40c00000

08028e74 <_ZN6tflite3ops5micro11activations8ReluInitEP13TfLiteContextPKcj>:
    const Q clamped = val > upper ? upper : val < lower ? lower : val;
    output_data[i] = clamped;
  }
}

void* ReluInit(TfLiteContext* context, const char* buffer, size_t length) {
 8028e74:	b580      	push	{r7, lr}
 8028e76:	b084      	sub	sp, #16
 8028e78:	af00      	add	r7, sp, #0
 8028e7a:	60f8      	str	r0, [r7, #12]
 8028e7c:	60b9      	str	r1, [r7, #8]
 8028e7e:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8028e80:	68fb      	ldr	r3, [r7, #12]
 8028e82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028e84:	2b00      	cmp	r3, #0
 8028e86:	d101      	bne.n	8028e8c <_ZN6tflite3ops5micro11activations8ReluInitEP13TfLiteContextPKcj+0x18>
 8028e88:	f009 f8fc 	bl	8032084 <abort>
  return context->AllocatePersistentBuffer(context, sizeof(ReluOpData));
 8028e8c:	68fb      	ldr	r3, [r7, #12]
 8028e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028e90:	211c      	movs	r1, #28
 8028e92:	68f8      	ldr	r0, [r7, #12]
 8028e94:	4798      	blx	r3
 8028e96:	4603      	mov	r3, r0
}
 8028e98:	4618      	mov	r0, r3
 8028e9a:	3710      	adds	r7, #16
 8028e9c:	46bd      	mov	sp, r7
 8028e9e:	bd80      	pop	{r7, pc}

08028ea0 <_ZN6tflite3ops5micro11activations11ReluPrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus ReluPrepare(TfLiteContext* context, TfLiteNode* node) {
 8028ea0:	b590      	push	{r4, r7, lr}
 8028ea2:	b089      	sub	sp, #36	; 0x24
 8028ea4:	af02      	add	r7, sp, #8
 8028ea6:	6078      	str	r0, [r7, #4]
 8028ea8:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->user_data != nullptr);
 8028eaa:	683b      	ldr	r3, [r7, #0]
 8028eac:	691b      	ldr	r3, [r3, #16]
 8028eae:	2b00      	cmp	r3, #0
 8028eb0:	d101      	bne.n	8028eb6 <_ZN6tflite3ops5micro11activations11ReluPrepareEP13TfLiteContextP10TfLiteNode+0x16>
 8028eb2:	f009 f8e7 	bl	8032084 <abort>
  ReluOpData* data = static_cast<ReluOpData*>(node->user_data);
 8028eb6:	683b      	ldr	r3, [r7, #0]
 8028eb8:	691b      	ldr	r3, [r3, #16]
 8028eba:	617b      	str	r3, [r7, #20]

  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 8028ebc:	2200      	movs	r2, #0
 8028ebe:	6839      	ldr	r1, [r7, #0]
 8028ec0:	6878      	ldr	r0, [r7, #4]
 8028ec2:	f7ff f8a9 	bl	8028018 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 8028ec6:	6138      	str	r0, [r7, #16]
  TF_LITE_ENSURE(context, input != nullptr);
 8028ec8:	693b      	ldr	r3, [r7, #16]
 8028eca:	2b00      	cmp	r3, #0
 8028ecc:	d10a      	bne.n	8028ee4 <_ZN6tflite3ops5micro11activations11ReluPrepareEP13TfLiteContextP10TfLiteNode+0x44>
 8028ece:	687b      	ldr	r3, [r7, #4]
 8028ed0:	695c      	ldr	r4, [r3, #20]
 8028ed2:	4b1a      	ldr	r3, [pc, #104]	; (8028f3c <_ZN6tflite3ops5micro11activations11ReluPrepareEP13TfLiteContextP10TfLiteNode+0x9c>)
 8028ed4:	9300      	str	r3, [sp, #0]
 8028ed6:	238e      	movs	r3, #142	; 0x8e
 8028ed8:	4a19      	ldr	r2, [pc, #100]	; (8028f40 <_ZN6tflite3ops5micro11activations11ReluPrepareEP13TfLiteContextP10TfLiteNode+0xa0>)
 8028eda:	491a      	ldr	r1, [pc, #104]	; (8028f44 <_ZN6tflite3ops5micro11activations11ReluPrepareEP13TfLiteContextP10TfLiteNode+0xa4>)
 8028edc:	6878      	ldr	r0, [r7, #4]
 8028ede:	47a0      	blx	r4
 8028ee0:	2301      	movs	r3, #1
 8028ee2:	e027      	b.n	8028f34 <_ZN6tflite3ops5micro11activations11ReluPrepareEP13TfLiteContextP10TfLiteNode+0x94>
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 8028ee4:	2200      	movs	r2, #0
 8028ee6:	6839      	ldr	r1, [r7, #0]
 8028ee8:	6878      	ldr	r0, [r7, #4]
 8028eea:	f7ff f8a5 	bl	8028038 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 8028eee:	60f8      	str	r0, [r7, #12]
  TF_LITE_ENSURE(context, output != nullptr);
 8028ef0:	68fb      	ldr	r3, [r7, #12]
 8028ef2:	2b00      	cmp	r3, #0
 8028ef4:	d10a      	bne.n	8028f0c <_ZN6tflite3ops5micro11activations11ReluPrepareEP13TfLiteContextP10TfLiteNode+0x6c>
 8028ef6:	687b      	ldr	r3, [r7, #4]
 8028ef8:	695c      	ldr	r4, [r3, #20]
 8028efa:	4b13      	ldr	r3, [pc, #76]	; (8028f48 <_ZN6tflite3ops5micro11activations11ReluPrepareEP13TfLiteContextP10TfLiteNode+0xa8>)
 8028efc:	9300      	str	r3, [sp, #0]
 8028efe:	2390      	movs	r3, #144	; 0x90
 8028f00:	4a0f      	ldr	r2, [pc, #60]	; (8028f40 <_ZN6tflite3ops5micro11activations11ReluPrepareEP13TfLiteContextP10TfLiteNode+0xa0>)
 8028f02:	4910      	ldr	r1, [pc, #64]	; (8028f44 <_ZN6tflite3ops5micro11activations11ReluPrepareEP13TfLiteContextP10TfLiteNode+0xa4>)
 8028f04:	6878      	ldr	r0, [r7, #4]
 8028f06:	47a0      	blx	r4
 8028f08:	2301      	movs	r3, #1
 8028f0a:	e013      	b.n	8028f34 <_ZN6tflite3ops5micro11activations11ReluPrepareEP13TfLiteContextP10TfLiteNode+0x94>

  if (input->type == kTfLiteInt8) {
 8028f0c:	693b      	ldr	r3, [r7, #16]
 8028f0e:	781b      	ldrb	r3, [r3, #0]
 8028f10:	2b09      	cmp	r3, #9
 8028f12:	d105      	bne.n	8028f20 <_ZN6tflite3ops5micro11activations11ReluPrepareEP13TfLiteContextP10TfLiteNode+0x80>
    CalculateReluOpData<int8_t>(input, output, data);
 8028f14:	697a      	ldr	r2, [r7, #20]
 8028f16:	68f9      	ldr	r1, [r7, #12]
 8028f18:	6938      	ldr	r0, [r7, #16]
 8028f1a:	f000 fa9d 	bl	8029458 <_ZN6tflite3ops5micro11activations19CalculateReluOpDataIaEEvPK12TfLiteTensorPS4_PNS2_12_GLOBAL__N_110ReluOpDataE>
 8028f1e:	e008      	b.n	8028f32 <_ZN6tflite3ops5micro11activations11ReluPrepareEP13TfLiteContextP10TfLiteNode+0x92>
  } else if (input->type == kTfLiteUInt8) {
 8028f20:	693b      	ldr	r3, [r7, #16]
 8028f22:	781b      	ldrb	r3, [r3, #0]
 8028f24:	2b03      	cmp	r3, #3
 8028f26:	d104      	bne.n	8028f32 <_ZN6tflite3ops5micro11activations11ReluPrepareEP13TfLiteContextP10TfLiteNode+0x92>
    CalculateReluOpData<uint8_t>(input, output, data);
 8028f28:	697a      	ldr	r2, [r7, #20]
 8028f2a:	68f9      	ldr	r1, [r7, #12]
 8028f2c:	6938      	ldr	r0, [r7, #16]
 8028f2e:	f000 fb35 	bl	802959c <_ZN6tflite3ops5micro11activations19CalculateReluOpDataIhEEvPK12TfLiteTensorPS4_PNS2_12_GLOBAL__N_110ReluOpDataE>
  }

  return kTfLiteOk;
 8028f32:	2300      	movs	r3, #0
}
 8028f34:	4618      	mov	r0, r3
 8028f36:	371c      	adds	r7, #28
 8028f38:	46bd      	mov	sp, r7
 8028f3a:	bd90      	pop	{r4, r7, pc}
 8028f3c:	08034a60 	.word	0x08034a60
 8028f40:	080349bc 	.word	0x080349bc
 8028f44:	08034a48 	.word	0x08034a48
 8028f48:	08034a74 	.word	0x08034a74

08028f4c <_ZN6tflite3ops5micro11activations8ReluEvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus ReluEval(TfLiteContext* context, TfLiteNode* node) {
 8028f4c:	b590      	push	{r4, r7, lr}
 8028f4e:	b0ad      	sub	sp, #180	; 0xb4
 8028f50:	af02      	add	r7, sp, #8
 8028f52:	6078      	str	r0, [r7, #4]
 8028f54:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->user_data != nullptr);
 8028f56:	683b      	ldr	r3, [r7, #0]
 8028f58:	691b      	ldr	r3, [r3, #16]
 8028f5a:	2b00      	cmp	r3, #0
 8028f5c:	d101      	bne.n	8028f62 <_ZN6tflite3ops5micro11activations8ReluEvalEP13TfLiteContextP10TfLiteNode+0x16>
 8028f5e:	f009 f891 	bl	8032084 <abort>
  const ReluOpData& data = *(static_cast<const ReluOpData*>(node->user_data));
 8028f62:	683b      	ldr	r3, [r7, #0]
 8028f64:	691b      	ldr	r3, [r3, #16]
 8028f66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kInputTensor);
 8028f6a:	2200      	movs	r2, #0
 8028f6c:	6839      	ldr	r1, [r7, #0]
 8028f6e:	6878      	ldr	r0, [r7, #4]
 8028f70:	f7ff fed8 	bl	8028d24 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8028f74:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 8028f78:	2200      	movs	r2, #0
 8028f7a:	6839      	ldr	r1, [r7, #0]
 8028f7c:	6878      	ldr	r0, [r7, #4]
 8028f7e:	f7ff fee1 	bl	8028d44 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 8028f82:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c

  switch (input->type) {
 8028f86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8028f8a:	7a1b      	ldrb	r3, [r3, #8]
 8028f8c:	2b09      	cmp	r3, #9
 8028f8e:	d032      	beq.n	8028ff6 <_ZN6tflite3ops5micro11activations8ReluEvalEP13TfLiteContextP10TfLiteNode+0xaa>
 8028f90:	2b09      	cmp	r3, #9
 8028f92:	f300 808c 	bgt.w	80290ae <_ZN6tflite3ops5micro11activations8ReluEvalEP13TfLiteContextP10TfLiteNode+0x162>
 8028f96:	2b01      	cmp	r3, #1
 8028f98:	d002      	beq.n	8028fa0 <_ZN6tflite3ops5micro11activations8ReluEvalEP13TfLiteContextP10TfLiteNode+0x54>
 8028f9a:	2b03      	cmp	r3, #3
 8028f9c:	d059      	beq.n	8029052 <_ZN6tflite3ops5micro11activations8ReluEvalEP13TfLiteContextP10TfLiteNode+0x106>
 8028f9e:	e086      	b.n	80290ae <_ZN6tflite3ops5micro11activations8ReluEvalEP13TfLiteContextP10TfLiteNode+0x162>
    case kTfLiteFloat32: {
      ReluFloat(tflite::micro::GetTensorShape(input),
 8028fa0:	f107 030c 	add.w	r3, r7, #12
 8028fa4:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8028fa8:	4618      	mov	r0, r3
 8028faa:	f002 ff89 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 8028fae:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8028fb2:	f000 fb95 	bl	80296e0 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 8028fb6:	4604      	mov	r4, r0
                tflite::micro::GetTensorData<float>(input),
                tflite::micro::GetTensorShape(output),
 8028fb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8028fbc:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8028fc0:	4618      	mov	r0, r3
 8028fc2:	f002 ff7d 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      ReluFloat(tflite::micro::GetTensorShape(input),
 8028fc6:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8028fca:	f000 fb98 	bl	80296fe <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
 8028fce:	4603      	mov	r3, r0
 8028fd0:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8028fd4:	f107 000c 	add.w	r0, r7, #12
 8028fd8:	4621      	mov	r1, r4
 8028fda:	f7ff fed3 	bl	8028d84 <_ZN6tflite3ops5micro11activations9ReluFloatERKNS_12RuntimeShapeEPKfS5_Pf>
                tflite::micro::GetTensorShape(output),
 8028fde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8028fe2:	4618      	mov	r0, r3
 8028fe4:	f7ff fc19 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
      ReluFloat(tflite::micro::GetTensorShape(input),
 8028fe8:	f107 030c 	add.w	r3, r7, #12
 8028fec:	4618      	mov	r0, r3
 8028fee:	f7ff fc14 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
                tflite::micro::GetTensorData<float>(output));

      return kTfLiteOk;
 8028ff2:	2300      	movs	r3, #0
 8028ff4:	e069      	b.n	80290ca <_ZN6tflite3ops5micro11activations8ReluEvalEP13TfLiteContextP10TfLiteNode+0x17e>
    }
    case kTfLiteInt8: {
      ReluQuantized<int8_t>(data, tflite::micro::GetTensorShape(input),
 8028ff6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8028ffa:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8028ffe:	4618      	mov	r0, r3
 8029000:	f002 ff5e 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
                            tflite::micro::GetTensorShape(output),
 8029004:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8029008:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 802900c:	4618      	mov	r0, r3
 802900e:	f002 ff57 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      ReluQuantized<int8_t>(data, tflite::micro::GetTensorShape(input),
 8029012:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8029016:	f000 fb83 	bl	8029720 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 802901a:	4604      	mov	r4, r0
 802901c:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8029020:	f000 fb8d 	bl	802973e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 8029024:	4603      	mov	r3, r0
 8029026:	f107 0254 	add.w	r2, r7, #84	; 0x54
 802902a:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 802902e:	9300      	str	r3, [sp, #0]
 8029030:	4623      	mov	r3, r4
 8029032:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8029036:	f000 fb93 	bl	8029760 <_ZN6tflite3ops5micro11activations13ReluQuantizedIaEEvRKNS2_12_GLOBAL__N_110ReluOpDataERKNS_12RuntimeShapeESA_PKT_PSB_>
                            tflite::micro::GetTensorShape(output),
 802903a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 802903e:	4618      	mov	r0, r3
 8029040:	f7ff fbeb 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
      ReluQuantized<int8_t>(data, tflite::micro::GetTensorShape(input),
 8029044:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8029048:	4618      	mov	r0, r3
 802904a:	f7ff fbe6 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
                            tflite::micro::GetTensorData<int8_t>(input),
                            tflite::micro::GetTensorData<int8_t>(output));
      return kTfLiteOk;
 802904e:	2300      	movs	r3, #0
 8029050:	e03b      	b.n	80290ca <_ZN6tflite3ops5micro11activations8ReluEvalEP13TfLiteContextP10TfLiteNode+0x17e>
    }
    case kTfLiteUInt8: {
      ReluQuantized<uint8_t>(data, tflite::micro::GetTensorShape(input),
 8029052:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8029056:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 802905a:	4618      	mov	r0, r3
 802905c:	f002 ff30 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
                             tflite::micro::GetTensorShape(output),
 8029060:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8029064:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8029068:	4618      	mov	r0, r3
 802906a:	f002 ff29 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      ReluQuantized<uint8_t>(data, tflite::micro::GetTensorShape(input),
 802906e:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8029072:	f000 fbc1 	bl	80297f8 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>
 8029076:	4604      	mov	r4, r0
 8029078:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 802907c:	f000 fbcb 	bl	8029816 <_ZN6tflite5micro13GetTensorDataIhEEPT_P16TfLiteEvalTensor>
 8029080:	4603      	mov	r3, r0
 8029082:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8029086:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 802908a:	9300      	str	r3, [sp, #0]
 802908c:	4623      	mov	r3, r4
 802908e:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8029092:	f000 fbd1 	bl	8029838 <_ZN6tflite3ops5micro11activations13ReluQuantizedIhEEvRKNS2_12_GLOBAL__N_110ReluOpDataERKNS_12RuntimeShapeESA_PKT_PSB_>
                             tflite::micro::GetTensorShape(output),
 8029096:	f107 0384 	add.w	r3, r7, #132	; 0x84
 802909a:	4618      	mov	r0, r3
 802909c:	f7ff fbbd 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
      ReluQuantized<uint8_t>(data, tflite::micro::GetTensorShape(input),
 80290a0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80290a4:	4618      	mov	r0, r3
 80290a6:	f7ff fbb8 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
                             tflite::micro::GetTensorData<uint8_t>(input),
                             tflite::micro::GetTensorData<uint8_t>(output));
      return kTfLiteOk;
 80290aa:	2300      	movs	r3, #0
 80290ac:	e00d      	b.n	80290ca <_ZN6tflite3ops5micro11activations8ReluEvalEP13TfLiteContextP10TfLiteNode+0x17e>
    }
    default: {
      TF_LITE_KERNEL_LOG(context, "Only float32 is supported currently, got %s",
 80290ae:	687b      	ldr	r3, [r7, #4]
 80290b0:	695c      	ldr	r4, [r3, #20]
 80290b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80290b6:	7a1b      	ldrb	r3, [r3, #8]
 80290b8:	4618      	mov	r0, r3
 80290ba:	f7fe fc67 	bl	802798c <TfLiteTypeGetName>
 80290be:	4603      	mov	r3, r0
 80290c0:	461a      	mov	r2, r3
 80290c2:	4904      	ldr	r1, [pc, #16]	; (80290d4 <_ZN6tflite3ops5micro11activations8ReluEvalEP13TfLiteContextP10TfLiteNode+0x188>)
 80290c4:	6878      	ldr	r0, [r7, #4]
 80290c6:	47a0      	blx	r4
                         TfLiteTypeGetName(input->type));
      return kTfLiteError;
 80290c8:	2301      	movs	r3, #1
    }
  }
}
 80290ca:	4618      	mov	r0, r3
 80290cc:	37ac      	adds	r7, #172	; 0xac
 80290ce:	46bd      	mov	sp, r7
 80290d0:	bd90      	pop	{r4, r7, pc}
 80290d2:	bf00      	nop
 80290d4:	08034a88 	.word	0x08034a88

080290d8 <_ZN6tflite3ops5micro11activations9Relu6InitEP13TfLiteContextPKcj>:

void* Relu6Init(TfLiteContext* context, const char* buffer, size_t length) {
 80290d8:	b580      	push	{r7, lr}
 80290da:	b084      	sub	sp, #16
 80290dc:	af00      	add	r7, sp, #0
 80290de:	60f8      	str	r0, [r7, #12]
 80290e0:	60b9      	str	r1, [r7, #8]
 80290e2:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 80290e4:	68fb      	ldr	r3, [r7, #12]
 80290e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80290e8:	2b00      	cmp	r3, #0
 80290ea:	d101      	bne.n	80290f0 <_ZN6tflite3ops5micro11activations9Relu6InitEP13TfLiteContextPKcj+0x18>
 80290ec:	f008 ffca 	bl	8032084 <abort>
  return context->AllocatePersistentBuffer(context, sizeof(Relu6OpData));
 80290f0:	68fb      	ldr	r3, [r7, #12]
 80290f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80290f4:	2104      	movs	r1, #4
 80290f6:	68f8      	ldr	r0, [r7, #12]
 80290f8:	4798      	blx	r3
 80290fa:	4603      	mov	r3, r0
}
 80290fc:	4618      	mov	r0, r3
 80290fe:	3710      	adds	r7, #16
 8029100:	46bd      	mov	sp, r7
 8029102:	bd80      	pop	{r7, pc}

08029104 <_ZN6tflite3ops5micro11activations12Relu6PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Relu6Prepare(TfLiteContext* context, TfLiteNode* node) {
 8029104:	b590      	push	{r4, r7, lr}
 8029106:	b087      	sub	sp, #28
 8029108:	af02      	add	r7, sp, #8
 802910a:	6078      	str	r0, [r7, #4]
 802910c:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->user_data != nullptr);
 802910e:	683b      	ldr	r3, [r7, #0]
 8029110:	691b      	ldr	r3, [r3, #16]
 8029112:	2b00      	cmp	r3, #0
 8029114:	d101      	bne.n	802911a <_ZN6tflite3ops5micro11activations12Relu6PrepareEP13TfLiteContextP10TfLiteNode+0x16>
 8029116:	f008 ffb5 	bl	8032084 <abort>
  Relu6OpData* data = static_cast<Relu6OpData*>(node->user_data);
 802911a:	683b      	ldr	r3, [r7, #0]
 802911c:	691b      	ldr	r3, [r3, #16]
 802911e:	60fb      	str	r3, [r7, #12]

  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 8029120:	2200      	movs	r2, #0
 8029122:	6839      	ldr	r1, [r7, #0]
 8029124:	6878      	ldr	r0, [r7, #4]
 8029126:	f7fe ff77 	bl	8028018 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 802912a:	60b8      	str	r0, [r7, #8]
  TF_LITE_ENSURE(context, input != nullptr);
 802912c:	68bb      	ldr	r3, [r7, #8]
 802912e:	2b00      	cmp	r3, #0
 8029130:	d10a      	bne.n	8029148 <_ZN6tflite3ops5micro11activations12Relu6PrepareEP13TfLiteContextP10TfLiteNode+0x44>
 8029132:	687b      	ldr	r3, [r7, #4]
 8029134:	695c      	ldr	r4, [r3, #20]
 8029136:	4b20      	ldr	r3, [pc, #128]	; (80291b8 <_ZN6tflite3ops5micro11activations12Relu6PrepareEP13TfLiteContextP10TfLiteNode+0xb4>)
 8029138:	9300      	str	r3, [sp, #0]
 802913a:	23cd      	movs	r3, #205	; 0xcd
 802913c:	4a1f      	ldr	r2, [pc, #124]	; (80291bc <_ZN6tflite3ops5micro11activations12Relu6PrepareEP13TfLiteContextP10TfLiteNode+0xb8>)
 802913e:	4920      	ldr	r1, [pc, #128]	; (80291c0 <_ZN6tflite3ops5micro11activations12Relu6PrepareEP13TfLiteContextP10TfLiteNode+0xbc>)
 8029140:	6878      	ldr	r0, [r7, #4]
 8029142:	47a0      	blx	r4
 8029144:	2301      	movs	r3, #1
 8029146:	e033      	b.n	80291b0 <_ZN6tflite3ops5micro11activations12Relu6PrepareEP13TfLiteContextP10TfLiteNode+0xac>

  if (input->type == kTfLiteInt8) {
 8029148:	68bb      	ldr	r3, [r7, #8]
 802914a:	781b      	ldrb	r3, [r3, #0]
 802914c:	2b09      	cmp	r3, #9
 802914e:	d115      	bne.n	802917c <_ZN6tflite3ops5micro11activations12Relu6PrepareEP13TfLiteContextP10TfLiteNode+0x78>
    data->six_int8 = FloatToQuantizedType<int8_t>(6.0f, input->params.scale,
 8029150:	68bb      	ldr	r3, [r7, #8]
 8029152:	edd3 7a03 	vldr	s15, [r3, #12]
                                                  input->params.zero_point);
 8029156:	68bb      	ldr	r3, [r7, #8]
 8029158:	691b      	ldr	r3, [r3, #16]
    data->six_int8 = FloatToQuantizedType<int8_t>(6.0f, input->params.scale,
 802915a:	4618      	mov	r0, r3
 802915c:	eef0 0a67 	vmov.f32	s1, s15
 8029160:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 8029164:	f000 fbb3 	bl	80298ce <_ZN6tflite20FloatToQuantizedTypeIaEET_ffi>
 8029168:	4603      	mov	r3, r0
 802916a:	461a      	mov	r2, r3
 802916c:	68fb      	ldr	r3, [r7, #12]
 802916e:	701a      	strb	r2, [r3, #0]
    data->zero_int8 = input->params.zero_point;
 8029170:	68bb      	ldr	r3, [r7, #8]
 8029172:	691b      	ldr	r3, [r3, #16]
 8029174:	b25a      	sxtb	r2, r3
 8029176:	68fb      	ldr	r3, [r7, #12]
 8029178:	705a      	strb	r2, [r3, #1]
 802917a:	e018      	b.n	80291ae <_ZN6tflite3ops5micro11activations12Relu6PrepareEP13TfLiteContextP10TfLiteNode+0xaa>
  } else if (input->type == kTfLiteUInt8) {
 802917c:	68bb      	ldr	r3, [r7, #8]
 802917e:	781b      	ldrb	r3, [r3, #0]
 8029180:	2b03      	cmp	r3, #3
 8029182:	d114      	bne.n	80291ae <_ZN6tflite3ops5micro11activations12Relu6PrepareEP13TfLiteContextP10TfLiteNode+0xaa>
    data->six_uint8 = FloatToQuantizedType<uint8_t>(6.0f, input->params.scale,
 8029184:	68bb      	ldr	r3, [r7, #8]
 8029186:	edd3 7a03 	vldr	s15, [r3, #12]
                                                    input->params.zero_point);
 802918a:	68bb      	ldr	r3, [r7, #8]
 802918c:	691b      	ldr	r3, [r3, #16]
    data->six_uint8 = FloatToQuantizedType<uint8_t>(6.0f, input->params.scale,
 802918e:	4618      	mov	r0, r3
 8029190:	eef0 0a67 	vmov.f32	s1, s15
 8029194:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 8029198:	f000 fbe8 	bl	802996c <_ZN6tflite20FloatToQuantizedTypeIhEET_ffi>
 802919c:	4603      	mov	r3, r0
 802919e:	461a      	mov	r2, r3
 80291a0:	68fb      	ldr	r3, [r7, #12]
 80291a2:	709a      	strb	r2, [r3, #2]
    data->zero_uint8 = input->params.zero_point;
 80291a4:	68bb      	ldr	r3, [r7, #8]
 80291a6:	691b      	ldr	r3, [r3, #16]
 80291a8:	b2da      	uxtb	r2, r3
 80291aa:	68fb      	ldr	r3, [r7, #12]
 80291ac:	70da      	strb	r2, [r3, #3]
  }

  return kTfLiteOk;
 80291ae:	2300      	movs	r3, #0
}
 80291b0:	4618      	mov	r0, r3
 80291b2:	3714      	adds	r7, #20
 80291b4:	46bd      	mov	sp, r7
 80291b6:	bd90      	pop	{r4, r7, pc}
 80291b8:	08034a60 	.word	0x08034a60
 80291bc:	080349bc 	.word	0x080349bc
 80291c0:	08034a48 	.word	0x08034a48

080291c4 <_ZN6tflite3ops5micro11activations9Relu6EvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Relu6Eval(TfLiteContext* context, TfLiteNode* node) {
 80291c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80291c6:	b0ad      	sub	sp, #180	; 0xb4
 80291c8:	af02      	add	r7, sp, #8
 80291ca:	6078      	str	r0, [r7, #4]
 80291cc:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->user_data != nullptr);
 80291ce:	683b      	ldr	r3, [r7, #0]
 80291d0:	691b      	ldr	r3, [r3, #16]
 80291d2:	2b00      	cmp	r3, #0
 80291d4:	d101      	bne.n	80291da <_ZN6tflite3ops5micro11activations9Relu6EvalEP13TfLiteContextP10TfLiteNode+0x16>
 80291d6:	f008 ff55 	bl	8032084 <abort>
  const Relu6OpData& data = *(static_cast<const Relu6OpData*>(node->user_data));
 80291da:	683b      	ldr	r3, [r7, #0]
 80291dc:	691b      	ldr	r3, [r3, #16]
 80291de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kInputTensor);
 80291e2:	2200      	movs	r2, #0
 80291e4:	6839      	ldr	r1, [r7, #0]
 80291e6:	6878      	ldr	r0, [r7, #4]
 80291e8:	f7ff fd9c 	bl	8028d24 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 80291ec:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 80291f0:	2200      	movs	r2, #0
 80291f2:	6839      	ldr	r1, [r7, #0]
 80291f4:	6878      	ldr	r0, [r7, #4]
 80291f6:	f7ff fda5 	bl	8028d44 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 80291fa:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c

  switch (input->type) {
 80291fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8029202:	7a1b      	ldrb	r3, [r3, #8]
 8029204:	2b09      	cmp	r3, #9
 8029206:	d032      	beq.n	802926e <_ZN6tflite3ops5micro11activations9Relu6EvalEP13TfLiteContextP10TfLiteNode+0xaa>
 8029208:	2b09      	cmp	r3, #9
 802920a:	f300 809c 	bgt.w	8029346 <_ZN6tflite3ops5micro11activations9Relu6EvalEP13TfLiteContextP10TfLiteNode+0x182>
 802920e:	2b01      	cmp	r3, #1
 8029210:	d002      	beq.n	8029218 <_ZN6tflite3ops5micro11activations9Relu6EvalEP13TfLiteContextP10TfLiteNode+0x54>
 8029212:	2b03      	cmp	r3, #3
 8029214:	d062      	beq.n	80292dc <_ZN6tflite3ops5micro11activations9Relu6EvalEP13TfLiteContextP10TfLiteNode+0x118>
 8029216:	e096      	b.n	8029346 <_ZN6tflite3ops5micro11activations9Relu6EvalEP13TfLiteContextP10TfLiteNode+0x182>
    case kTfLiteFloat32: {
      Relu6Float(tflite::micro::GetTensorShape(input),
 8029218:	f107 030c 	add.w	r3, r7, #12
 802921c:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8029220:	4618      	mov	r0, r3
 8029222:	f002 fe4d 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 8029226:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 802922a:	f000 fa59 	bl	80296e0 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 802922e:	4604      	mov	r4, r0
                 tflite::micro::GetTensorData<float>(input),
                 tflite::micro::GetTensorShape(output),
 8029230:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8029234:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8029238:	4618      	mov	r0, r3
 802923a:	f002 fe41 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      Relu6Float(tflite::micro::GetTensorShape(input),
 802923e:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8029242:	f000 fa5c 	bl	80296fe <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
 8029246:	4603      	mov	r3, r0
 8029248:	f107 0224 	add.w	r2, r7, #36	; 0x24
 802924c:	f107 000c 	add.w	r0, r7, #12
 8029250:	4621      	mov	r1, r4
 8029252:	f7ff fdcb 	bl	8028dec <_ZN6tflite3ops5micro11activations10Relu6FloatERKNS_12RuntimeShapeEPKfS5_Pf>
                 tflite::micro::GetTensorShape(output),
 8029256:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802925a:	4618      	mov	r0, r3
 802925c:	f7ff fadd 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
      Relu6Float(tflite::micro::GetTensorShape(input),
 8029260:	f107 030c 	add.w	r3, r7, #12
 8029264:	4618      	mov	r0, r3
 8029266:	f7ff fad8 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
                 tflite::micro::GetTensorData<float>(output));

      return kTfLiteOk;
 802926a:	2300      	movs	r3, #0
 802926c:	e079      	b.n	8029362 <_ZN6tflite3ops5micro11activations9Relu6EvalEP13TfLiteContextP10TfLiteNode+0x19e>
    }
    case kTfLiteInt8: {
      Relu6Quantized<int8_t>(data.zero_int8, data.six_int8,
 802926e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8029272:	f993 4001 	ldrsb.w	r4, [r3, #1]
 8029276:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 802927a:	f993 5000 	ldrsb.w	r5, [r3]
                             tflite::micro::GetTensorShape(input),
 802927e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8029282:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8029286:	4618      	mov	r0, r3
 8029288:	f002 fe1a 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      Relu6Quantized<int8_t>(data.zero_int8, data.six_int8,
 802928c:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8029290:	f000 fa46 	bl	8029720 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8029294:	4606      	mov	r6, r0
                             tflite::micro::GetTensorData<int8_t>(input),
                             tflite::micro::GetTensorShape(output),
 8029296:	f107 0354 	add.w	r3, r7, #84	; 0x54
 802929a:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 802929e:	4618      	mov	r0, r3
 80292a0:	f002 fe0e 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      Relu6Quantized<int8_t>(data.zero_int8, data.six_int8,
 80292a4:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 80292a8:	f000 fa49 	bl	802973e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 80292ac:	4603      	mov	r3, r0
 80292ae:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80292b2:	9301      	str	r3, [sp, #4]
 80292b4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80292b8:	9300      	str	r3, [sp, #0]
 80292ba:	4633      	mov	r3, r6
 80292bc:	4629      	mov	r1, r5
 80292be:	4620      	mov	r0, r4
 80292c0:	f000 fba3 	bl	8029a0a <_ZN6tflite3ops5micro11activations14Relu6QuantizedIaEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_>
                             tflite::micro::GetTensorShape(output),
 80292c4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80292c8:	4618      	mov	r0, r3
 80292ca:	f7ff faa6 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
                             tflite::micro::GetTensorShape(input),
 80292ce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80292d2:	4618      	mov	r0, r3
 80292d4:	f7ff faa1 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
                             tflite::micro::GetTensorData<int8_t>(output));
      return kTfLiteOk;
 80292d8:	2300      	movs	r3, #0
 80292da:	e042      	b.n	8029362 <_ZN6tflite3ops5micro11activations9Relu6EvalEP13TfLiteContextP10TfLiteNode+0x19e>
    }
    case kTfLiteUInt8: {
      Relu6Quantized<uint8_t>(data.zero_uint8, data.six_uint8,
 80292dc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80292e0:	78dc      	ldrb	r4, [r3, #3]
 80292e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80292e6:	789d      	ldrb	r5, [r3, #2]
                              tflite::micro::GetTensorShape(input),
 80292e8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80292ec:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 80292f0:	4618      	mov	r0, r3
 80292f2:	f002 fde5 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      Relu6Quantized<uint8_t>(data.zero_uint8, data.six_uint8,
 80292f6:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 80292fa:	f000 fa7d 	bl	80297f8 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>
 80292fe:	4606      	mov	r6, r0
                              tflite::micro::GetTensorData<uint8_t>(input),
                              tflite::micro::GetTensorShape(output),
 8029300:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8029304:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8029308:	4618      	mov	r0, r3
 802930a:	f002 fdd9 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      Relu6Quantized<uint8_t>(data.zero_uint8, data.six_uint8,
 802930e:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8029312:	f000 fa80 	bl	8029816 <_ZN6tflite5micro13GetTensorDataIhEEPT_P16TfLiteEvalTensor>
 8029316:	4603      	mov	r3, r0
 8029318:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 802931c:	9301      	str	r3, [sp, #4]
 802931e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8029322:	9300      	str	r3, [sp, #0]
 8029324:	4633      	mov	r3, r6
 8029326:	4629      	mov	r1, r5
 8029328:	4620      	mov	r0, r4
 802932a:	f000 fbad 	bl	8029a88 <_ZN6tflite3ops5micro11activations14Relu6QuantizedIhEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_>
                              tflite::micro::GetTensorShape(output),
 802932e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8029332:	4618      	mov	r0, r3
 8029334:	f7ff fa71 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
                              tflite::micro::GetTensorShape(input),
 8029338:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 802933c:	4618      	mov	r0, r3
 802933e:	f7ff fa6c 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
                              tflite::micro::GetTensorData<uint8_t>(output));
      return kTfLiteOk;
 8029342:	2300      	movs	r3, #0
 8029344:	e00d      	b.n	8029362 <_ZN6tflite3ops5micro11activations9Relu6EvalEP13TfLiteContextP10TfLiteNode+0x19e>
    }
    default: {
      TF_LITE_KERNEL_LOG(context, "Only float32 is supported currently, got %s",
 8029346:	687b      	ldr	r3, [r7, #4]
 8029348:	695c      	ldr	r4, [r3, #20]
 802934a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 802934e:	7a1b      	ldrb	r3, [r3, #8]
 8029350:	4618      	mov	r0, r3
 8029352:	f7fe fb1b 	bl	802798c <TfLiteTypeGetName>
 8029356:	4603      	mov	r3, r0
 8029358:	461a      	mov	r2, r3
 802935a:	4904      	ldr	r1, [pc, #16]	; (802936c <_ZN6tflite3ops5micro11activations9Relu6EvalEP13TfLiteContextP10TfLiteNode+0x1a8>)
 802935c:	6878      	ldr	r0, [r7, #4]
 802935e:	47a0      	blx	r4
                         TfLiteTypeGetName(input->type));
      return kTfLiteError;
 8029360:	2301      	movs	r3, #1
    }
  }
}
 8029362:	4618      	mov	r0, r3
 8029364:	37ac      	adds	r7, #172	; 0xac
 8029366:	46bd      	mov	sp, r7
 8029368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802936a:	bf00      	nop
 802936c:	08034a88 	.word	0x08034a88

08029370 <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i>:
}

// Correctly-rounded-to-nearest division by a power-of-two.
// Also known as a rounding arithmetic right shift.
template <typename IntegerType>
inline IntegerType RoundingDivideByPOT(IntegerType x, int exponent) {
 8029370:	b5f0      	push	{r4, r5, r6, r7, lr}
 8029372:	b089      	sub	sp, #36	; 0x24
 8029374:	af00      	add	r7, sp, #0
 8029376:	6078      	str	r0, [r7, #4]
 8029378:	6039      	str	r1, [r7, #0]
  assert(exponent >= 0);
 802937a:	6839      	ldr	r1, [r7, #0]
 802937c:	2900      	cmp	r1, #0
 802937e:	da06      	bge.n	802938e <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i+0x1e>
 8029380:	4b31      	ldr	r3, [pc, #196]	; (8029448 <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i+0xd8>)
 8029382:	4a32      	ldr	r2, [pc, #200]	; (802944c <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i+0xdc>)
 8029384:	f44f 71b3 	mov.w	r1, #358	; 0x166
 8029388:	4831      	ldr	r0, [pc, #196]	; (8029450 <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i+0xe0>)
 802938a:	f008 fe83 	bl	8032094 <__assert_func>
  assert(exponent <= 31);
 802938e:	6839      	ldr	r1, [r7, #0]
 8029390:	291f      	cmp	r1, #31
 8029392:	dd06      	ble.n	80293a2 <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i+0x32>
 8029394:	4b2f      	ldr	r3, [pc, #188]	; (8029454 <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i+0xe4>)
 8029396:	4a2d      	ldr	r2, [pc, #180]	; (802944c <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i+0xdc>)
 8029398:	f240 1167 	movw	r1, #359	; 0x167
 802939c:	482c      	ldr	r0, [pc, #176]	; (8029450 <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i+0xe0>)
 802939e:	f008 fe79 	bl	8032094 <__assert_func>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 80293a2:	f04f 0001 	mov.w	r0, #1
 80293a6:	f04f 0100 	mov.w	r1, #0
 80293aa:	683c      	ldr	r4, [r7, #0]
 80293ac:	f1a4 0620 	sub.w	r6, r4, #32
 80293b0:	f1c4 0520 	rsb	r5, r4, #32
 80293b4:	fa01 f304 	lsl.w	r3, r1, r4
 80293b8:	fa00 f606 	lsl.w	r6, r0, r6
 80293bc:	4333      	orrs	r3, r6
 80293be:	fa20 f505 	lsr.w	r5, r0, r5
 80293c2:	432b      	orrs	r3, r5
 80293c4:	fa00 f204 	lsl.w	r2, r0, r4
 80293c8:	4613      	mov	r3, r2
 80293ca:	3b01      	subs	r3, #1
 80293cc:	4618      	mov	r0, r3
 80293ce:	f000 fb93 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 80293d2:	61f8      	str	r0, [r7, #28]
  const IntegerType zero = Dup<IntegerType>(0);
 80293d4:	2000      	movs	r0, #0
 80293d6:	f000 fb8f 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 80293da:	61b8      	str	r0, [r7, #24]
  const IntegerType one = Dup<IntegerType>(1);
 80293dc:	2001      	movs	r0, #1
 80293de:	f000 fb8b 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 80293e2:	6178      	str	r0, [r7, #20]
  const IntegerType remainder = BitAnd(x, mask);
 80293e4:	69f9      	ldr	r1, [r7, #28]
 80293e6:	6878      	ldr	r0, [r7, #4]
 80293e8:	f000 fb91 	bl	8029b0e <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 80293ec:	6138      	str	r0, [r7, #16]
  const IntegerType threshold =
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
 80293ee:	2101      	movs	r1, #1
 80293f0:	69f8      	ldr	r0, [r7, #28]
 80293f2:	f000 fb9a 	bl	8029b2a <_ZN8gemmlowp10ShiftRightIlEET_S1_i>
 80293f6:	4604      	mov	r4, r0
 80293f8:	69b9      	ldr	r1, [r7, #24]
 80293fa:	6878      	ldr	r0, [r7, #4]
 80293fc:	f000 fba4 	bl	8029b48 <_ZN8gemmlowp14MaskIfLessThanIlEET_S1_S1_>
 8029400:	4603      	mov	r3, r0
 8029402:	6979      	ldr	r1, [r7, #20]
 8029404:	4618      	mov	r0, r3
 8029406:	f000 fb82 	bl	8029b0e <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 802940a:	4603      	mov	r3, r0
 802940c:	4619      	mov	r1, r3
 802940e:	4620      	mov	r0, r4
 8029410:	f000 fbae 	bl	8029b70 <_ZN8gemmlowp3AddIlEET_S1_S1_>
 8029414:	60f8      	str	r0, [r7, #12]
  return Add(ShiftRight(x, exponent),
 8029416:	6839      	ldr	r1, [r7, #0]
 8029418:	6878      	ldr	r0, [r7, #4]
 802941a:	f000 fb86 	bl	8029b2a <_ZN8gemmlowp10ShiftRightIlEET_S1_i>
 802941e:	4604      	mov	r4, r0
 8029420:	68f9      	ldr	r1, [r7, #12]
 8029422:	6938      	ldr	r0, [r7, #16]
 8029424:	f000 fbb2 	bl	8029b8c <_ZN8gemmlowp17MaskIfGreaterThanIlEET_S1_S1_>
 8029428:	4603      	mov	r3, r0
 802942a:	6979      	ldr	r1, [r7, #20]
 802942c:	4618      	mov	r0, r3
 802942e:	f000 fb6e 	bl	8029b0e <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 8029432:	4603      	mov	r3, r0
 8029434:	4619      	mov	r1, r3
 8029436:	4620      	mov	r0, r4
 8029438:	f000 fb9a 	bl	8029b70 <_ZN8gemmlowp3AddIlEET_S1_S1_>
 802943c:	4603      	mov	r3, r0
             BitAnd(MaskIfGreaterThan(remainder, threshold), one));
}
 802943e:	4618      	mov	r0, r3
 8029440:	3724      	adds	r7, #36	; 0x24
 8029442:	46bd      	mov	sp, r7
 8029444:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8029446:	bf00      	nop
 8029448:	08034af4 	.word	0x08034af4
 802944c:	08034b04 	.word	0x08034b04
 8029450:	08034b60 	.word	0x08034b60
 8029454:	08034bec 	.word	0x08034bec

08029458 <_ZN6tflite3ops5micro11activations19CalculateReluOpDataIaEEvPK12TfLiteTensorPS4_PNS2_12_GLOBAL__N_110ReluOpDataE>:
inline void CalculateReluOpData(const TfLiteTensor* input, TfLiteTensor* output,
 8029458:	b590      	push	{r4, r7, lr}
 802945a:	b099      	sub	sp, #100	; 0x64
 802945c:	af00      	add	r7, sp, #0
 802945e:	60f8      	str	r0, [r7, #12]
 8029460:	60b9      	str	r1, [r7, #8]
 8029462:	607a      	str	r2, [r7, #4]
  float act_min = 0.0;
 8029464:	f04f 0300 	mov.w	r3, #0
 8029468:	65fb      	str	r3, [r7, #92]	; 0x5c
  float act_max = std::numeric_limits<float>::infinity();
 802946a:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 802946e:	65bb      	str	r3, [r7, #88]	; 0x58
      static_cast<double>(input->params.scale / output->params.scale);
 8029470:	68fb      	ldr	r3, [r7, #12]
 8029472:	ed93 7a03 	vldr	s14, [r3, #12]
 8029476:	68bb      	ldr	r3, [r7, #8]
 8029478:	edd3 7a03 	vldr	s15, [r3, #12]
 802947c:	eec7 6a27 	vdiv.f32	s13, s14, s15
  double real_multiplier =
 8029480:	ee16 0a90 	vmov	r0, s13
 8029484:	f7d7 f86a 	bl	800055c <__aeabi_f2d>
 8029488:	4602      	mov	r2, r0
 802948a:	460b      	mov	r3, r1
 802948c:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
  const RuntimeShape input_shape = GetTensorShape(input);
 8029490:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8029494:	68f9      	ldr	r1, [r7, #12]
 8029496:	4618      	mov	r0, r3
 8029498:	f7ff fa39 	bl	802890e <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  const RuntimeShape output_shape = GetTensorShape(output);
 802949c:	f107 0310 	add.w	r3, r7, #16
 80294a0:	68b9      	ldr	r1, [r7, #8]
 80294a2:	4618      	mov	r0, r3
 80294a4:	f7ff fa33 	bl	802890e <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  QuantizeMultiplier(real_multiplier, &data->params.output_multiplier,
 80294a8:	687b      	ldr	r3, [r7, #4]
 80294aa:	f103 0214 	add.w	r2, r3, #20
 80294ae:	687b      	ldr	r3, [r7, #4]
 80294b0:	3318      	adds	r3, #24
 80294b2:	4619      	mov	r1, r3
 80294b4:	4610      	mov	r0, r2
 80294b6:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
 80294ba:	f7fe faed 	bl	8027a98 <_ZN6tflite18QuantizeMultiplierEdPlPi>
      static_cast<int32_t>(std::numeric_limits<T>::min()),
 80294be:	f7fe fca3 	bl	8027e08 <_ZNSt14numeric_limitsIaE3minEv>
 80294c2:	4603      	mov	r3, r0
 80294c4:	643b      	str	r3, [r7, #64]	; 0x40
      output->params.zero_point +
 80294c6:	68bb      	ldr	r3, [r7, #8]
 80294c8:	691c      	ldr	r4, [r3, #16]
          static_cast<int32_t>(roundf(act_min / output->params.scale)));
 80294ca:	68bb      	ldr	r3, [r7, #8]
 80294cc:	edd3 7a03 	vldr	s15, [r3, #12]
 80294d0:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80294d4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80294d8:	eeb0 0a66 	vmov.f32	s0, s13
 80294dc:	f006 fcb2 	bl	802fe44 <roundf>
 80294e0:	eef0 7a40 	vmov.f32	s15, s0
 80294e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80294e8:	ee17 3a90 	vmov	r3, s15
      output->params.zero_point +
 80294ec:	4423      	add	r3, r4
 80294ee:	647b      	str	r3, [r7, #68]	; 0x44
          static_cast<int32_t>(roundf(act_min / output->params.scale)));
 80294f0:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80294f4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80294f8:	4611      	mov	r1, r2
 80294fa:	4618      	mov	r0, r3
 80294fc:	f7ff f958 	bl	80287b0 <_ZSt3maxIlERKT_S2_S2_>
 8029500:	4603      	mov	r3, r0
  data->params.quantized_activation_min = std::max(
 8029502:	681a      	ldr	r2, [r3, #0]
 8029504:	687b      	ldr	r3, [r7, #4]
 8029506:	605a      	str	r2, [r3, #4]
      act_max == std::numeric_limits<float>::infinity()
 8029508:	f7ff fab6 	bl	8028a78 <_ZNSt14numeric_limitsIfE8infinityEv>
 802950c:	eeb0 7a40 	vmov.f32	s14, s0
          ? static_cast<int32_t>(std::numeric_limits<T>::max())
 8029510:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8029514:	eef4 7a47 	vcmp.f32	s15, s14
 8029518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802951c:	d103      	bne.n	8029526 <_ZN6tflite3ops5micro11activations19CalculateReluOpDataIaEEvPK12TfLiteTensorPS4_PNS2_12_GLOBAL__N_110ReluOpDataE+0xce>
 802951e:	f7fe fc7c 	bl	8027e1a <_ZNSt14numeric_limitsIaE3maxEv>
 8029522:	4603      	mov	r3, r0
 8029524:	e022      	b.n	802956c <_ZN6tflite3ops5micro11activations19CalculateReluOpDataIaEEvPK12TfLiteTensorPS4_PNS2_12_GLOBAL__N_110ReluOpDataE+0x114>
          : std::min(static_cast<int32_t>(std::numeric_limits<T>::max()),
 8029526:	f7fe fc78 	bl	8027e1a <_ZNSt14numeric_limitsIaE3maxEv>
 802952a:	4603      	mov	r3, r0
 802952c:	64bb      	str	r3, [r7, #72]	; 0x48
                     output->params.zero_point +
 802952e:	68bb      	ldr	r3, [r7, #8]
 8029530:	691c      	ldr	r4, [r3, #16]
                             roundf(act_max / output->params.scale)));
 8029532:	68bb      	ldr	r3, [r7, #8]
 8029534:	edd3 7a03 	vldr	s15, [r3, #12]
 8029538:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 802953c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8029540:	eeb0 0a66 	vmov.f32	s0, s13
 8029544:	f006 fc7e 	bl	802fe44 <roundf>
 8029548:	eef0 7a40 	vmov.f32	s15, s0
                         static_cast<int32_t>(
 802954c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8029550:	ee17 3a90 	vmov	r3, s15
                     output->params.zero_point +
 8029554:	4423      	add	r3, r4
 8029556:	64fb      	str	r3, [r7, #76]	; 0x4c
                             roundf(act_max / output->params.scale)));
 8029558:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 802955c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8029560:	4611      	mov	r1, r2
 8029562:	4618      	mov	r0, r3
 8029564:	f7ff f910 	bl	8028788 <_ZSt3minIlERKT_S2_S2_>
 8029568:	4603      	mov	r3, r0
          ? static_cast<int32_t>(std::numeric_limits<T>::max())
 802956a:	681b      	ldr	r3, [r3, #0]
  data->params.quantized_activation_max =
 802956c:	687a      	ldr	r2, [r7, #4]
 802956e:	6093      	str	r3, [r2, #8]
  data->params.input_offset = input->params.zero_point;
 8029570:	68fb      	ldr	r3, [r7, #12]
 8029572:	691a      	ldr	r2, [r3, #16]
 8029574:	687b      	ldr	r3, [r7, #4]
 8029576:	60da      	str	r2, [r3, #12]
  data->params.output_offset = output->params.zero_point;
 8029578:	68bb      	ldr	r3, [r7, #8]
 802957a:	691a      	ldr	r2, [r3, #16]
 802957c:	687b      	ldr	r3, [r7, #4]
 802957e:	611a      	str	r2, [r3, #16]
  const RuntimeShape output_shape = GetTensorShape(output);
 8029580:	f107 0310 	add.w	r3, r7, #16
 8029584:	4618      	mov	r0, r3
 8029586:	f7ff f948 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
  const RuntimeShape input_shape = GetTensorShape(input);
 802958a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 802958e:	4618      	mov	r0, r3
 8029590:	f7ff f943 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
}
 8029594:	bf00      	nop
 8029596:	3764      	adds	r7, #100	; 0x64
 8029598:	46bd      	mov	sp, r7
 802959a:	bd90      	pop	{r4, r7, pc}

0802959c <_ZN6tflite3ops5micro11activations19CalculateReluOpDataIhEEvPK12TfLiteTensorPS4_PNS2_12_GLOBAL__N_110ReluOpDataE>:
inline void CalculateReluOpData(const TfLiteTensor* input, TfLiteTensor* output,
 802959c:	b590      	push	{r4, r7, lr}
 802959e:	b099      	sub	sp, #100	; 0x64
 80295a0:	af00      	add	r7, sp, #0
 80295a2:	60f8      	str	r0, [r7, #12]
 80295a4:	60b9      	str	r1, [r7, #8]
 80295a6:	607a      	str	r2, [r7, #4]
  float act_min = 0.0;
 80295a8:	f04f 0300 	mov.w	r3, #0
 80295ac:	65fb      	str	r3, [r7, #92]	; 0x5c
  float act_max = std::numeric_limits<float>::infinity();
 80295ae:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 80295b2:	65bb      	str	r3, [r7, #88]	; 0x58
      static_cast<double>(input->params.scale / output->params.scale);
 80295b4:	68fb      	ldr	r3, [r7, #12]
 80295b6:	ed93 7a03 	vldr	s14, [r3, #12]
 80295ba:	68bb      	ldr	r3, [r7, #8]
 80295bc:	edd3 7a03 	vldr	s15, [r3, #12]
 80295c0:	eec7 6a27 	vdiv.f32	s13, s14, s15
  double real_multiplier =
 80295c4:	ee16 0a90 	vmov	r0, s13
 80295c8:	f7d6 ffc8 	bl	800055c <__aeabi_f2d>
 80295cc:	4602      	mov	r2, r0
 80295ce:	460b      	mov	r3, r1
 80295d0:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
  const RuntimeShape input_shape = GetTensorShape(input);
 80295d4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80295d8:	68f9      	ldr	r1, [r7, #12]
 80295da:	4618      	mov	r0, r3
 80295dc:	f7ff f997 	bl	802890e <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  const RuntimeShape output_shape = GetTensorShape(output);
 80295e0:	f107 0310 	add.w	r3, r7, #16
 80295e4:	68b9      	ldr	r1, [r7, #8]
 80295e6:	4618      	mov	r0, r3
 80295e8:	f7ff f991 	bl	802890e <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  QuantizeMultiplier(real_multiplier, &data->params.output_multiplier,
 80295ec:	687b      	ldr	r3, [r7, #4]
 80295ee:	f103 0214 	add.w	r2, r3, #20
 80295f2:	687b      	ldr	r3, [r7, #4]
 80295f4:	3318      	adds	r3, #24
 80295f6:	4619      	mov	r1, r3
 80295f8:	4610      	mov	r0, r2
 80295fa:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
 80295fe:	f7fe fa4b 	bl	8027a98 <_ZN6tflite18QuantizeMultiplierEdPlPi>
      static_cast<int32_t>(std::numeric_limits<T>::min()),
 8029602:	f7fe fc12 	bl	8027e2a <_ZNSt14numeric_limitsIhE3minEv>
 8029606:	4603      	mov	r3, r0
 8029608:	643b      	str	r3, [r7, #64]	; 0x40
      output->params.zero_point +
 802960a:	68bb      	ldr	r3, [r7, #8]
 802960c:	691c      	ldr	r4, [r3, #16]
          static_cast<int32_t>(roundf(act_min / output->params.scale)));
 802960e:	68bb      	ldr	r3, [r7, #8]
 8029610:	edd3 7a03 	vldr	s15, [r3, #12]
 8029614:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8029618:	eec7 6a27 	vdiv.f32	s13, s14, s15
 802961c:	eeb0 0a66 	vmov.f32	s0, s13
 8029620:	f006 fc10 	bl	802fe44 <roundf>
 8029624:	eef0 7a40 	vmov.f32	s15, s0
 8029628:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802962c:	ee17 3a90 	vmov	r3, s15
      output->params.zero_point +
 8029630:	4423      	add	r3, r4
 8029632:	647b      	str	r3, [r7, #68]	; 0x44
          static_cast<int32_t>(roundf(act_min / output->params.scale)));
 8029634:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8029638:	f107 0340 	add.w	r3, r7, #64	; 0x40
 802963c:	4611      	mov	r1, r2
 802963e:	4618      	mov	r0, r3
 8029640:	f7ff f8b6 	bl	80287b0 <_ZSt3maxIlERKT_S2_S2_>
 8029644:	4603      	mov	r3, r0
  data->params.quantized_activation_min = std::max(
 8029646:	681a      	ldr	r2, [r3, #0]
 8029648:	687b      	ldr	r3, [r7, #4]
 802964a:	605a      	str	r2, [r3, #4]
      act_max == std::numeric_limits<float>::infinity()
 802964c:	f7ff fa14 	bl	8028a78 <_ZNSt14numeric_limitsIfE8infinityEv>
 8029650:	eeb0 7a40 	vmov.f32	s14, s0
          ? static_cast<int32_t>(std::numeric_limits<T>::max())
 8029654:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8029658:	eef4 7a47 	vcmp.f32	s15, s14
 802965c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8029660:	d103      	bne.n	802966a <_ZN6tflite3ops5micro11activations19CalculateReluOpDataIhEEvPK12TfLiteTensorPS4_PNS2_12_GLOBAL__N_110ReluOpDataE+0xce>
 8029662:	f7fe fbea 	bl	8027e3a <_ZNSt14numeric_limitsIhE3maxEv>
 8029666:	4603      	mov	r3, r0
 8029668:	e022      	b.n	80296b0 <_ZN6tflite3ops5micro11activations19CalculateReluOpDataIhEEvPK12TfLiteTensorPS4_PNS2_12_GLOBAL__N_110ReluOpDataE+0x114>
          : std::min(static_cast<int32_t>(std::numeric_limits<T>::max()),
 802966a:	f7fe fbe6 	bl	8027e3a <_ZNSt14numeric_limitsIhE3maxEv>
 802966e:	4603      	mov	r3, r0
 8029670:	64bb      	str	r3, [r7, #72]	; 0x48
                     output->params.zero_point +
 8029672:	68bb      	ldr	r3, [r7, #8]
 8029674:	691c      	ldr	r4, [r3, #16]
                             roundf(act_max / output->params.scale)));
 8029676:	68bb      	ldr	r3, [r7, #8]
 8029678:	edd3 7a03 	vldr	s15, [r3, #12]
 802967c:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8029680:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8029684:	eeb0 0a66 	vmov.f32	s0, s13
 8029688:	f006 fbdc 	bl	802fe44 <roundf>
 802968c:	eef0 7a40 	vmov.f32	s15, s0
                         static_cast<int32_t>(
 8029690:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8029694:	ee17 3a90 	vmov	r3, s15
                     output->params.zero_point +
 8029698:	4423      	add	r3, r4
 802969a:	64fb      	str	r3, [r7, #76]	; 0x4c
                             roundf(act_max / output->params.scale)));
 802969c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80296a0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80296a4:	4611      	mov	r1, r2
 80296a6:	4618      	mov	r0, r3
 80296a8:	f7ff f86e 	bl	8028788 <_ZSt3minIlERKT_S2_S2_>
 80296ac:	4603      	mov	r3, r0
          ? static_cast<int32_t>(std::numeric_limits<T>::max())
 80296ae:	681b      	ldr	r3, [r3, #0]
  data->params.quantized_activation_max =
 80296b0:	687a      	ldr	r2, [r7, #4]
 80296b2:	6093      	str	r3, [r2, #8]
  data->params.input_offset = input->params.zero_point;
 80296b4:	68fb      	ldr	r3, [r7, #12]
 80296b6:	691a      	ldr	r2, [r3, #16]
 80296b8:	687b      	ldr	r3, [r7, #4]
 80296ba:	60da      	str	r2, [r3, #12]
  data->params.output_offset = output->params.zero_point;
 80296bc:	68bb      	ldr	r3, [r7, #8]
 80296be:	691a      	ldr	r2, [r3, #16]
 80296c0:	687b      	ldr	r3, [r7, #4]
 80296c2:	611a      	str	r2, [r3, #16]
  const RuntimeShape output_shape = GetTensorShape(output);
 80296c4:	f107 0310 	add.w	r3, r7, #16
 80296c8:	4618      	mov	r0, r3
 80296ca:	f7ff f8a6 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
  const RuntimeShape input_shape = GetTensorShape(input);
 80296ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80296d2:	4618      	mov	r0, r3
 80296d4:	f7ff f8a1 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
}
 80296d8:	bf00      	nop
 80296da:	3764      	adds	r7, #100	; 0x64
 80296dc:	46bd      	mov	sp, r7
 80296de:	bd90      	pop	{r4, r7, pc}

080296e0 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
}

// Returns const data for a TfLiteEvalTensor struct.
template <typename T>
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 80296e0:	b580      	push	{r7, lr}
 80296e2:	b082      	sub	sp, #8
 80296e4:	af00      	add	r7, sp, #0
 80296e6:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 80296e8:	687b      	ldr	r3, [r7, #4]
 80296ea:	2b00      	cmp	r3, #0
 80296ec:	d101      	bne.n	80296f2 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor+0x12>
 80296ee:	f008 fcc9 	bl	8032084 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 80296f2:	687b      	ldr	r3, [r7, #4]
 80296f4:	681b      	ldr	r3, [r3, #0]
}
 80296f6:	4618      	mov	r0, r3
 80296f8:	3708      	adds	r7, #8
 80296fa:	46bd      	mov	sp, r7
 80296fc:	bd80      	pop	{r7, pc}

080296fe <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>:
T* GetTensorData(TfLiteEvalTensor* tensor) {
 80296fe:	b480      	push	{r7}
 8029700:	b083      	sub	sp, #12
 8029702:	af00      	add	r7, sp, #0
 8029704:	6078      	str	r0, [r7, #4]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 8029706:	687b      	ldr	r3, [r7, #4]
 8029708:	2b00      	cmp	r3, #0
 802970a:	d002      	beq.n	8029712 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor+0x14>
 802970c:	687b      	ldr	r3, [r7, #4]
 802970e:	681b      	ldr	r3, [r3, #0]
 8029710:	e000      	b.n	8029714 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor+0x16>
 8029712:	2300      	movs	r3, #0
}
 8029714:	4618      	mov	r0, r3
 8029716:	370c      	adds	r7, #12
 8029718:	46bd      	mov	sp, r7
 802971a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802971e:	4770      	bx	lr

08029720 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 8029720:	b580      	push	{r7, lr}
 8029722:	b082      	sub	sp, #8
 8029724:	af00      	add	r7, sp, #0
 8029726:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8029728:	687b      	ldr	r3, [r7, #4]
 802972a:	2b00      	cmp	r3, #0
 802972c:	d101      	bne.n	8029732 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor+0x12>
 802972e:	f008 fca9 	bl	8032084 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8029732:	687b      	ldr	r3, [r7, #4]
 8029734:	681b      	ldr	r3, [r3, #0]
}
 8029736:	4618      	mov	r0, r3
 8029738:	3708      	adds	r7, #8
 802973a:	46bd      	mov	sp, r7
 802973c:	bd80      	pop	{r7, pc}

0802973e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>:
T* GetTensorData(TfLiteEvalTensor* tensor) {
 802973e:	b480      	push	{r7}
 8029740:	b083      	sub	sp, #12
 8029742:	af00      	add	r7, sp, #0
 8029744:	6078      	str	r0, [r7, #4]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 8029746:	687b      	ldr	r3, [r7, #4]
 8029748:	2b00      	cmp	r3, #0
 802974a:	d002      	beq.n	8029752 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor+0x14>
 802974c:	687b      	ldr	r3, [r7, #4]
 802974e:	681b      	ldr	r3, [r3, #0]
 8029750:	e000      	b.n	8029754 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor+0x16>
 8029752:	2300      	movs	r3, #0
}
 8029754:	4618      	mov	r0, r3
 8029756:	370c      	adds	r7, #12
 8029758:	46bd      	mov	sp, r7
 802975a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802975e:	4770      	bx	lr

08029760 <_ZN6tflite3ops5micro11activations13ReluQuantizedIaEEvRKNS2_12_GLOBAL__N_110ReluOpDataERKNS_12RuntimeShapeESA_PKT_PSB_>:
inline void ReluQuantized(const ReluOpData& data,
 8029760:	b590      	push	{r4, r7, lr}
 8029762:	b089      	sub	sp, #36	; 0x24
 8029764:	af00      	add	r7, sp, #0
 8029766:	60f8      	str	r0, [r7, #12]
 8029768:	60b9      	str	r1, [r7, #8]
 802976a:	607a      	str	r2, [r7, #4]
 802976c:	603b      	str	r3, [r7, #0]
  const int flat_size = MatchingFlatSize(input_shape, output_shape);
 802976e:	6879      	ldr	r1, [r7, #4]
 8029770:	68b8      	ldr	r0, [r7, #8]
 8029772:	f7ff fa5e 	bl	8028c32 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_>
 8029776:	61b8      	str	r0, [r7, #24]
  for (int i = 0; i < flat_size; ++i) {
 8029778:	2300      	movs	r3, #0
 802977a:	61fb      	str	r3, [r7, #28]
 802977c:	69fa      	ldr	r2, [r7, #28]
 802977e:	69bb      	ldr	r3, [r7, #24]
 8029780:	429a      	cmp	r2, r3
 8029782:	da35      	bge.n	80297f0 <_ZN6tflite3ops5micro11activations13ReluQuantizedIaEEvRKNS2_12_GLOBAL__N_110ReluOpDataERKNS_12RuntimeShapeESA_PKT_PSB_+0x90>
    const int32_t val = static_cast<int32_t>(input_data[i]);
 8029784:	69fb      	ldr	r3, [r7, #28]
 8029786:	683a      	ldr	r2, [r7, #0]
 8029788:	4413      	add	r3, r2
 802978a:	f993 3000 	ldrsb.w	r3, [r3]
 802978e:	617b      	str	r3, [r7, #20]
        data.params.output_offset +
 8029790:	68fb      	ldr	r3, [r7, #12]
 8029792:	691c      	ldr	r4, [r3, #16]
        MultiplyByQuantizedMultiplier(val - data.params.input_offset,
 8029794:	68fb      	ldr	r3, [r7, #12]
 8029796:	68db      	ldr	r3, [r3, #12]
 8029798:	697a      	ldr	r2, [r7, #20]
 802979a:	1ad0      	subs	r0, r2, r3
                                      data.params.output_multiplier,
 802979c:	68fb      	ldr	r3, [r7, #12]
 802979e:	6959      	ldr	r1, [r3, #20]
                                      data.params.output_shift);
 80297a0:	68fb      	ldr	r3, [r7, #12]
 80297a2:	699b      	ldr	r3, [r3, #24]
        MultiplyByQuantizedMultiplier(val - data.params.input_offset,
 80297a4:	461a      	mov	r2, r3
 80297a6:	f7ff fa79 	bl	8028c9c <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 80297aa:	4603      	mov	r3, r0
        data.params.output_offset +
 80297ac:	4423      	add	r3, r4
    int32_t clamped =
 80297ae:	613b      	str	r3, [r7, #16]
    clamped = std::max(data.params.quantized_activation_min, clamped);
 80297b0:	68fb      	ldr	r3, [r7, #12]
 80297b2:	3304      	adds	r3, #4
 80297b4:	f107 0210 	add.w	r2, r7, #16
 80297b8:	4611      	mov	r1, r2
 80297ba:	4618      	mov	r0, r3
 80297bc:	f7fe fff8 	bl	80287b0 <_ZSt3maxIlERKT_S2_S2_>
 80297c0:	4603      	mov	r3, r0
 80297c2:	681b      	ldr	r3, [r3, #0]
 80297c4:	613b      	str	r3, [r7, #16]
    clamped = std::min(data.params.quantized_activation_max, clamped);
 80297c6:	68fb      	ldr	r3, [r7, #12]
 80297c8:	3308      	adds	r3, #8
 80297ca:	f107 0210 	add.w	r2, r7, #16
 80297ce:	4611      	mov	r1, r2
 80297d0:	4618      	mov	r0, r3
 80297d2:	f7fe ffd9 	bl	8028788 <_ZSt3minIlERKT_S2_S2_>
 80297d6:	4603      	mov	r3, r0
 80297d8:	681b      	ldr	r3, [r3, #0]
 80297da:	613b      	str	r3, [r7, #16]
    output_data[i] = static_cast<T>(clamped);
 80297dc:	6939      	ldr	r1, [r7, #16]
 80297de:	69fb      	ldr	r3, [r7, #28]
 80297e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80297e2:	4413      	add	r3, r2
 80297e4:	b24a      	sxtb	r2, r1
 80297e6:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < flat_size; ++i) {
 80297e8:	69fb      	ldr	r3, [r7, #28]
 80297ea:	3301      	adds	r3, #1
 80297ec:	61fb      	str	r3, [r7, #28]
 80297ee:	e7c5      	b.n	802977c <_ZN6tflite3ops5micro11activations13ReluQuantizedIaEEvRKNS2_12_GLOBAL__N_110ReluOpDataERKNS_12RuntimeShapeESA_PKT_PSB_+0x1c>
}
 80297f0:	bf00      	nop
 80297f2:	3724      	adds	r7, #36	; 0x24
 80297f4:	46bd      	mov	sp, r7
 80297f6:	bd90      	pop	{r4, r7, pc}

080297f8 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 80297f8:	b580      	push	{r7, lr}
 80297fa:	b082      	sub	sp, #8
 80297fc:	af00      	add	r7, sp, #0
 80297fe:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8029800:	687b      	ldr	r3, [r7, #4]
 8029802:	2b00      	cmp	r3, #0
 8029804:	d101      	bne.n	802980a <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor+0x12>
 8029806:	f008 fc3d 	bl	8032084 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 802980a:	687b      	ldr	r3, [r7, #4]
 802980c:	681b      	ldr	r3, [r3, #0]
}
 802980e:	4618      	mov	r0, r3
 8029810:	3708      	adds	r7, #8
 8029812:	46bd      	mov	sp, r7
 8029814:	bd80      	pop	{r7, pc}

08029816 <_ZN6tflite5micro13GetTensorDataIhEEPT_P16TfLiteEvalTensor>:
T* GetTensorData(TfLiteEvalTensor* tensor) {
 8029816:	b480      	push	{r7}
 8029818:	b083      	sub	sp, #12
 802981a:	af00      	add	r7, sp, #0
 802981c:	6078      	str	r0, [r7, #4]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 802981e:	687b      	ldr	r3, [r7, #4]
 8029820:	2b00      	cmp	r3, #0
 8029822:	d002      	beq.n	802982a <_ZN6tflite5micro13GetTensorDataIhEEPT_P16TfLiteEvalTensor+0x14>
 8029824:	687b      	ldr	r3, [r7, #4]
 8029826:	681b      	ldr	r3, [r3, #0]
 8029828:	e000      	b.n	802982c <_ZN6tflite5micro13GetTensorDataIhEEPT_P16TfLiteEvalTensor+0x16>
 802982a:	2300      	movs	r3, #0
}
 802982c:	4618      	mov	r0, r3
 802982e:	370c      	adds	r7, #12
 8029830:	46bd      	mov	sp, r7
 8029832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029836:	4770      	bx	lr

08029838 <_ZN6tflite3ops5micro11activations13ReluQuantizedIhEEvRKNS2_12_GLOBAL__N_110ReluOpDataERKNS_12RuntimeShapeESA_PKT_PSB_>:
inline void ReluQuantized(const ReluOpData& data,
 8029838:	b590      	push	{r4, r7, lr}
 802983a:	b089      	sub	sp, #36	; 0x24
 802983c:	af00      	add	r7, sp, #0
 802983e:	60f8      	str	r0, [r7, #12]
 8029840:	60b9      	str	r1, [r7, #8]
 8029842:	607a      	str	r2, [r7, #4]
 8029844:	603b      	str	r3, [r7, #0]
  const int flat_size = MatchingFlatSize(input_shape, output_shape);
 8029846:	6879      	ldr	r1, [r7, #4]
 8029848:	68b8      	ldr	r0, [r7, #8]
 802984a:	f7ff f9f2 	bl	8028c32 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_>
 802984e:	61b8      	str	r0, [r7, #24]
  for (int i = 0; i < flat_size; ++i) {
 8029850:	2300      	movs	r3, #0
 8029852:	61fb      	str	r3, [r7, #28]
 8029854:	69fa      	ldr	r2, [r7, #28]
 8029856:	69bb      	ldr	r3, [r7, #24]
 8029858:	429a      	cmp	r2, r3
 802985a:	da34      	bge.n	80298c6 <_ZN6tflite3ops5micro11activations13ReluQuantizedIhEEvRKNS2_12_GLOBAL__N_110ReluOpDataERKNS_12RuntimeShapeESA_PKT_PSB_+0x8e>
    const int32_t val = static_cast<int32_t>(input_data[i]);
 802985c:	69fb      	ldr	r3, [r7, #28]
 802985e:	683a      	ldr	r2, [r7, #0]
 8029860:	4413      	add	r3, r2
 8029862:	781b      	ldrb	r3, [r3, #0]
 8029864:	617b      	str	r3, [r7, #20]
        data.params.output_offset +
 8029866:	68fb      	ldr	r3, [r7, #12]
 8029868:	691c      	ldr	r4, [r3, #16]
        MultiplyByQuantizedMultiplier(val - data.params.input_offset,
 802986a:	68fb      	ldr	r3, [r7, #12]
 802986c:	68db      	ldr	r3, [r3, #12]
 802986e:	697a      	ldr	r2, [r7, #20]
 8029870:	1ad0      	subs	r0, r2, r3
                                      data.params.output_multiplier,
 8029872:	68fb      	ldr	r3, [r7, #12]
 8029874:	6959      	ldr	r1, [r3, #20]
                                      data.params.output_shift);
 8029876:	68fb      	ldr	r3, [r7, #12]
 8029878:	699b      	ldr	r3, [r3, #24]
        MultiplyByQuantizedMultiplier(val - data.params.input_offset,
 802987a:	461a      	mov	r2, r3
 802987c:	f7ff fa0e 	bl	8028c9c <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 8029880:	4603      	mov	r3, r0
        data.params.output_offset +
 8029882:	4423      	add	r3, r4
    int32_t clamped =
 8029884:	613b      	str	r3, [r7, #16]
    clamped = std::max(data.params.quantized_activation_min, clamped);
 8029886:	68fb      	ldr	r3, [r7, #12]
 8029888:	3304      	adds	r3, #4
 802988a:	f107 0210 	add.w	r2, r7, #16
 802988e:	4611      	mov	r1, r2
 8029890:	4618      	mov	r0, r3
 8029892:	f7fe ff8d 	bl	80287b0 <_ZSt3maxIlERKT_S2_S2_>
 8029896:	4603      	mov	r3, r0
 8029898:	681b      	ldr	r3, [r3, #0]
 802989a:	613b      	str	r3, [r7, #16]
    clamped = std::min(data.params.quantized_activation_max, clamped);
 802989c:	68fb      	ldr	r3, [r7, #12]
 802989e:	3308      	adds	r3, #8
 80298a0:	f107 0210 	add.w	r2, r7, #16
 80298a4:	4611      	mov	r1, r2
 80298a6:	4618      	mov	r0, r3
 80298a8:	f7fe ff6e 	bl	8028788 <_ZSt3minIlERKT_S2_S2_>
 80298ac:	4603      	mov	r3, r0
 80298ae:	681b      	ldr	r3, [r3, #0]
 80298b0:	613b      	str	r3, [r7, #16]
    output_data[i] = static_cast<T>(clamped);
 80298b2:	6939      	ldr	r1, [r7, #16]
 80298b4:	69fb      	ldr	r3, [r7, #28]
 80298b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80298b8:	4413      	add	r3, r2
 80298ba:	b2ca      	uxtb	r2, r1
 80298bc:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < flat_size; ++i) {
 80298be:	69fb      	ldr	r3, [r7, #28]
 80298c0:	3301      	adds	r3, #1
 80298c2:	61fb      	str	r3, [r7, #28]
 80298c4:	e7c6      	b.n	8029854 <_ZN6tflite3ops5micro11activations13ReluQuantizedIhEEvRKNS2_12_GLOBAL__N_110ReluOpDataERKNS_12RuntimeShapeESA_PKT_PSB_+0x1c>
}
 80298c6:	bf00      	nop
 80298c8:	3724      	adds	r7, #36	; 0x24
 80298ca:	46bd      	mov	sp, r7
 80298cc:	bd90      	pop	{r4, r7, pc}

080298ce <_ZN6tflite20FloatToQuantizedTypeIaEET_ffi>:

// Converts a float value into a quantized value.  Note that large values (close
// to max int and min int) may see significant error due to a lack of floating
// point granularity for large values.
template <typename T>
T FloatToQuantizedType(const float value, const float scale, int zero_point) {
 80298ce:	b5b0      	push	{r4, r5, r7, lr}
 80298d0:	b088      	sub	sp, #32
 80298d2:	af00      	add	r7, sp, #0
 80298d4:	ed87 0a03 	vstr	s0, [r7, #12]
 80298d8:	edc7 0a02 	vstr	s1, [r7, #8]
 80298dc:	6078      	str	r0, [r7, #4]
  int32_t result = round(value / scale) + zero_point;
 80298de:	ed97 7a03 	vldr	s14, [r7, #12]
 80298e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80298e6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80298ea:	ee16 0a90 	vmov	r0, s13
 80298ee:	f7d6 fe35 	bl	800055c <__aeabi_f2d>
 80298f2:	4602      	mov	r2, r0
 80298f4:	460b      	mov	r3, r1
 80298f6:	ec43 2b10 	vmov	d0, r2, r3
 80298fa:	f006 f955 	bl	802fba8 <round>
 80298fe:	ec55 4b10 	vmov	r4, r5, d0
 8029902:	6878      	ldr	r0, [r7, #4]
 8029904:	f7d6 fe18 	bl	8000538 <__aeabi_i2d>
 8029908:	4602      	mov	r2, r0
 802990a:	460b      	mov	r3, r1
 802990c:	4620      	mov	r0, r4
 802990e:	4629      	mov	r1, r5
 8029910:	f7d6 fcc6 	bl	80002a0 <__adddf3>
 8029914:	4602      	mov	r2, r0
 8029916:	460b      	mov	r3, r1
 8029918:	4610      	mov	r0, r2
 802991a:	4619      	mov	r1, r3
 802991c:	f7d7 f926 	bl	8000b6c <__aeabi_d2iz>
 8029920:	4603      	mov	r3, r0
 8029922:	617b      	str	r3, [r7, #20]
  result =
      std::max(static_cast<int32_t>(std::numeric_limits<T>::min()), result);
 8029924:	f7fe fa70 	bl	8027e08 <_ZNSt14numeric_limitsIaE3minEv>
 8029928:	4603      	mov	r3, r0
 802992a:	61bb      	str	r3, [r7, #24]
 802992c:	f107 0214 	add.w	r2, r7, #20
 8029930:	f107 0318 	add.w	r3, r7, #24
 8029934:	4611      	mov	r1, r2
 8029936:	4618      	mov	r0, r3
 8029938:	f7fe ff3a 	bl	80287b0 <_ZSt3maxIlERKT_S2_S2_>
 802993c:	4603      	mov	r3, r0
  result =
 802993e:	681b      	ldr	r3, [r3, #0]
 8029940:	617b      	str	r3, [r7, #20]
  result =
      std::min(static_cast<int32_t>(std::numeric_limits<T>::max()), result);
 8029942:	f7fe fa6a 	bl	8027e1a <_ZNSt14numeric_limitsIaE3maxEv>
 8029946:	4603      	mov	r3, r0
 8029948:	61fb      	str	r3, [r7, #28]
 802994a:	f107 0214 	add.w	r2, r7, #20
 802994e:	f107 031c 	add.w	r3, r7, #28
 8029952:	4611      	mov	r1, r2
 8029954:	4618      	mov	r0, r3
 8029956:	f7fe ff17 	bl	8028788 <_ZSt3minIlERKT_S2_S2_>
 802995a:	4603      	mov	r3, r0
  result =
 802995c:	681b      	ldr	r3, [r3, #0]
 802995e:	617b      	str	r3, [r7, #20]
  return result;
 8029960:	697b      	ldr	r3, [r7, #20]
 8029962:	b25b      	sxtb	r3, r3
}
 8029964:	4618      	mov	r0, r3
 8029966:	3720      	adds	r7, #32
 8029968:	46bd      	mov	sp, r7
 802996a:	bdb0      	pop	{r4, r5, r7, pc}

0802996c <_ZN6tflite20FloatToQuantizedTypeIhEET_ffi>:
T FloatToQuantizedType(const float value, const float scale, int zero_point) {
 802996c:	b5b0      	push	{r4, r5, r7, lr}
 802996e:	b088      	sub	sp, #32
 8029970:	af00      	add	r7, sp, #0
 8029972:	ed87 0a03 	vstr	s0, [r7, #12]
 8029976:	edc7 0a02 	vstr	s1, [r7, #8]
 802997a:	6078      	str	r0, [r7, #4]
  int32_t result = round(value / scale) + zero_point;
 802997c:	ed97 7a03 	vldr	s14, [r7, #12]
 8029980:	edd7 7a02 	vldr	s15, [r7, #8]
 8029984:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8029988:	ee16 0a90 	vmov	r0, s13
 802998c:	f7d6 fde6 	bl	800055c <__aeabi_f2d>
 8029990:	4602      	mov	r2, r0
 8029992:	460b      	mov	r3, r1
 8029994:	ec43 2b10 	vmov	d0, r2, r3
 8029998:	f006 f906 	bl	802fba8 <round>
 802999c:	ec55 4b10 	vmov	r4, r5, d0
 80299a0:	6878      	ldr	r0, [r7, #4]
 80299a2:	f7d6 fdc9 	bl	8000538 <__aeabi_i2d>
 80299a6:	4602      	mov	r2, r0
 80299a8:	460b      	mov	r3, r1
 80299aa:	4620      	mov	r0, r4
 80299ac:	4629      	mov	r1, r5
 80299ae:	f7d6 fc77 	bl	80002a0 <__adddf3>
 80299b2:	4602      	mov	r2, r0
 80299b4:	460b      	mov	r3, r1
 80299b6:	4610      	mov	r0, r2
 80299b8:	4619      	mov	r1, r3
 80299ba:	f7d7 f8d7 	bl	8000b6c <__aeabi_d2iz>
 80299be:	4603      	mov	r3, r0
 80299c0:	617b      	str	r3, [r7, #20]
      std::max(static_cast<int32_t>(std::numeric_limits<T>::min()), result);
 80299c2:	f7fe fa32 	bl	8027e2a <_ZNSt14numeric_limitsIhE3minEv>
 80299c6:	4603      	mov	r3, r0
 80299c8:	61bb      	str	r3, [r7, #24]
 80299ca:	f107 0214 	add.w	r2, r7, #20
 80299ce:	f107 0318 	add.w	r3, r7, #24
 80299d2:	4611      	mov	r1, r2
 80299d4:	4618      	mov	r0, r3
 80299d6:	f7fe feeb 	bl	80287b0 <_ZSt3maxIlERKT_S2_S2_>
 80299da:	4603      	mov	r3, r0
  result =
 80299dc:	681b      	ldr	r3, [r3, #0]
 80299de:	617b      	str	r3, [r7, #20]
      std::min(static_cast<int32_t>(std::numeric_limits<T>::max()), result);
 80299e0:	f7fe fa2b 	bl	8027e3a <_ZNSt14numeric_limitsIhE3maxEv>
 80299e4:	4603      	mov	r3, r0
 80299e6:	61fb      	str	r3, [r7, #28]
 80299e8:	f107 0214 	add.w	r2, r7, #20
 80299ec:	f107 031c 	add.w	r3, r7, #28
 80299f0:	4611      	mov	r1, r2
 80299f2:	4618      	mov	r0, r3
 80299f4:	f7fe fec8 	bl	8028788 <_ZSt3minIlERKT_S2_S2_>
 80299f8:	4603      	mov	r3, r0
  result =
 80299fa:	681b      	ldr	r3, [r3, #0]
 80299fc:	617b      	str	r3, [r7, #20]
  return result;
 80299fe:	697b      	ldr	r3, [r7, #20]
 8029a00:	b2db      	uxtb	r3, r3
}
 8029a02:	4618      	mov	r0, r3
 8029a04:	3720      	adds	r7, #32
 8029a06:	46bd      	mov	sp, r7
 8029a08:	bdb0      	pop	{r4, r5, r7, pc}

08029a0a <_ZN6tflite3ops5micro11activations14Relu6QuantizedIaEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_>:
inline void Relu6Quantized(Q lower, Q upper, const RuntimeShape& input_shape,
 8029a0a:	b580      	push	{r7, lr}
 8029a0c:	b088      	sub	sp, #32
 8029a0e:	af00      	add	r7, sp, #0
 8029a10:	60ba      	str	r2, [r7, #8]
 8029a12:	607b      	str	r3, [r7, #4]
 8029a14:	4603      	mov	r3, r0
 8029a16:	73fb      	strb	r3, [r7, #15]
 8029a18:	460b      	mov	r3, r1
 8029a1a:	73bb      	strb	r3, [r7, #14]
  const int flat_size = MatchingFlatSize(input_shape, output_shape);
 8029a1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8029a1e:	68b8      	ldr	r0, [r7, #8]
 8029a20:	f7ff f907 	bl	8028c32 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_>
 8029a24:	61b8      	str	r0, [r7, #24]
  for (int i = 0; i < flat_size; ++i) {
 8029a26:	2300      	movs	r3, #0
 8029a28:	61fb      	str	r3, [r7, #28]
 8029a2a:	69fa      	ldr	r2, [r7, #28]
 8029a2c:	69bb      	ldr	r3, [r7, #24]
 8029a2e:	429a      	cmp	r2, r3
 8029a30:	da26      	bge.n	8029a80 <_ZN6tflite3ops5micro11activations14Relu6QuantizedIaEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_+0x76>
    const Q val = input_data[i];
 8029a32:	69fb      	ldr	r3, [r7, #28]
 8029a34:	687a      	ldr	r2, [r7, #4]
 8029a36:	4413      	add	r3, r2
 8029a38:	781b      	ldrb	r3, [r3, #0]
 8029a3a:	75fb      	strb	r3, [r7, #23]
    const Q clamped = val > upper ? upper : val < lower ? lower : val;
 8029a3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8029a40:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8029a44:	429a      	cmp	r2, r3
 8029a46:	dd04      	ble.n	8029a52 <_ZN6tflite3ops5micro11activations14Relu6QuantizedIaEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_+0x48>
 8029a48:	f107 030e 	add.w	r3, r7, #14
 8029a4c:	f993 3000 	ldrsb.w	r3, [r3]
 8029a50:	e00c      	b.n	8029a6c <_ZN6tflite3ops5micro11activations14Relu6QuantizedIaEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_+0x62>
 8029a52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8029a56:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8029a5a:	429a      	cmp	r2, r3
 8029a5c:	da04      	bge.n	8029a68 <_ZN6tflite3ops5micro11activations14Relu6QuantizedIaEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_+0x5e>
 8029a5e:	f107 030f 	add.w	r3, r7, #15
 8029a62:	f993 3000 	ldrsb.w	r3, [r3]
 8029a66:	e001      	b.n	8029a6c <_ZN6tflite3ops5micro11activations14Relu6QuantizedIaEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_+0x62>
 8029a68:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8029a6c:	75bb      	strb	r3, [r7, #22]
    output_data[i] = clamped;
 8029a6e:	69fb      	ldr	r3, [r7, #28]
 8029a70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8029a72:	4413      	add	r3, r2
 8029a74:	7dba      	ldrb	r2, [r7, #22]
 8029a76:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < flat_size; ++i) {
 8029a78:	69fb      	ldr	r3, [r7, #28]
 8029a7a:	3301      	adds	r3, #1
 8029a7c:	61fb      	str	r3, [r7, #28]
 8029a7e:	e7d4      	b.n	8029a2a <_ZN6tflite3ops5micro11activations14Relu6QuantizedIaEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_+0x20>
}
 8029a80:	bf00      	nop
 8029a82:	3720      	adds	r7, #32
 8029a84:	46bd      	mov	sp, r7
 8029a86:	bd80      	pop	{r7, pc}

08029a88 <_ZN6tflite3ops5micro11activations14Relu6QuantizedIhEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_>:
inline void Relu6Quantized(Q lower, Q upper, const RuntimeShape& input_shape,
 8029a88:	b580      	push	{r7, lr}
 8029a8a:	b088      	sub	sp, #32
 8029a8c:	af00      	add	r7, sp, #0
 8029a8e:	60ba      	str	r2, [r7, #8]
 8029a90:	607b      	str	r3, [r7, #4]
 8029a92:	4603      	mov	r3, r0
 8029a94:	73fb      	strb	r3, [r7, #15]
 8029a96:	460b      	mov	r3, r1
 8029a98:	73bb      	strb	r3, [r7, #14]
  const int flat_size = MatchingFlatSize(input_shape, output_shape);
 8029a9a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8029a9c:	68b8      	ldr	r0, [r7, #8]
 8029a9e:	f7ff f8c8 	bl	8028c32 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_>
 8029aa2:	61b8      	str	r0, [r7, #24]
  for (int i = 0; i < flat_size; ++i) {
 8029aa4:	2300      	movs	r3, #0
 8029aa6:	61fb      	str	r3, [r7, #28]
 8029aa8:	69fa      	ldr	r2, [r7, #28]
 8029aaa:	69bb      	ldr	r3, [r7, #24]
 8029aac:	429a      	cmp	r2, r3
 8029aae:	da1f      	bge.n	8029af0 <_ZN6tflite3ops5micro11activations14Relu6QuantizedIhEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_+0x68>
    const Q val = input_data[i];
 8029ab0:	69fb      	ldr	r3, [r7, #28]
 8029ab2:	687a      	ldr	r2, [r7, #4]
 8029ab4:	4413      	add	r3, r2
 8029ab6:	781b      	ldrb	r3, [r3, #0]
 8029ab8:	75fb      	strb	r3, [r7, #23]
    const Q clamped = val > upper ? upper : val < lower ? lower : val;
 8029aba:	7bbb      	ldrb	r3, [r7, #14]
 8029abc:	7dfa      	ldrb	r2, [r7, #23]
 8029abe:	429a      	cmp	r2, r3
 8029ac0:	d903      	bls.n	8029aca <_ZN6tflite3ops5micro11activations14Relu6QuantizedIhEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_+0x42>
 8029ac2:	f107 030e 	add.w	r3, r7, #14
 8029ac6:	781b      	ldrb	r3, [r3, #0]
 8029ac8:	e008      	b.n	8029adc <_ZN6tflite3ops5micro11activations14Relu6QuantizedIhEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_+0x54>
 8029aca:	7bfb      	ldrb	r3, [r7, #15]
 8029acc:	7dfa      	ldrb	r2, [r7, #23]
 8029ace:	429a      	cmp	r2, r3
 8029ad0:	d203      	bcs.n	8029ada <_ZN6tflite3ops5micro11activations14Relu6QuantizedIhEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_+0x52>
 8029ad2:	f107 030f 	add.w	r3, r7, #15
 8029ad6:	781b      	ldrb	r3, [r3, #0]
 8029ad8:	e000      	b.n	8029adc <_ZN6tflite3ops5micro11activations14Relu6QuantizedIhEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_+0x54>
 8029ada:	7dfb      	ldrb	r3, [r7, #23]
 8029adc:	75bb      	strb	r3, [r7, #22]
    output_data[i] = clamped;
 8029ade:	69fb      	ldr	r3, [r7, #28]
 8029ae0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8029ae2:	4413      	add	r3, r2
 8029ae4:	7dba      	ldrb	r2, [r7, #22]
 8029ae6:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < flat_size; ++i) {
 8029ae8:	69fb      	ldr	r3, [r7, #28]
 8029aea:	3301      	adds	r3, #1
 8029aec:	61fb      	str	r3, [r7, #28]
 8029aee:	e7db      	b.n	8029aa8 <_ZN6tflite3ops5micro11activations14Relu6QuantizedIhEEvT_S4_RKNS_12RuntimeShapeEPKS4_S7_PS4_+0x20>
}
 8029af0:	bf00      	nop
 8029af2:	3720      	adds	r7, #32
 8029af4:	46bd      	mov	sp, r7
 8029af6:	bd80      	pop	{r7, pc}

08029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>:
tRawType Dup(typename FixedPointRawTypeTraits<tRawType>::ScalarRawType x) {
 8029af8:	b480      	push	{r7}
 8029afa:	b083      	sub	sp, #12
 8029afc:	af00      	add	r7, sp, #0
 8029afe:	6078      	str	r0, [r7, #4]
  return x;
 8029b00:	687b      	ldr	r3, [r7, #4]
}
 8029b02:	4618      	mov	r0, r3
 8029b04:	370c      	adds	r7, #12
 8029b06:	46bd      	mov	sp, r7
 8029b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029b0c:	4770      	bx	lr

08029b0e <_ZN8gemmlowp6BitAndIlEET_S1_S1_>:
tIntegerType BitAnd(tIntegerType a, tIntegerType b) {
 8029b0e:	b480      	push	{r7}
 8029b10:	b083      	sub	sp, #12
 8029b12:	af00      	add	r7, sp, #0
 8029b14:	6078      	str	r0, [r7, #4]
 8029b16:	6039      	str	r1, [r7, #0]
  return a & b;
 8029b18:	687a      	ldr	r2, [r7, #4]
 8029b1a:	683b      	ldr	r3, [r7, #0]
 8029b1c:	4013      	ands	r3, r2
}
 8029b1e:	4618      	mov	r0, r3
 8029b20:	370c      	adds	r7, #12
 8029b22:	46bd      	mov	sp, r7
 8029b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029b28:	4770      	bx	lr

08029b2a <_ZN8gemmlowp10ShiftRightIlEET_S1_i>:
tIntegerType ShiftRight(tIntegerType a, int offset) {
 8029b2a:	b480      	push	{r7}
 8029b2c:	b083      	sub	sp, #12
 8029b2e:	af00      	add	r7, sp, #0
 8029b30:	6078      	str	r0, [r7, #4]
 8029b32:	6039      	str	r1, [r7, #0]
  return a >> offset;
 8029b34:	687a      	ldr	r2, [r7, #4]
 8029b36:	683b      	ldr	r3, [r7, #0]
 8029b38:	fa42 f303 	asr.w	r3, r2, r3
}
 8029b3c:	4618      	mov	r0, r3
 8029b3e:	370c      	adds	r7, #12
 8029b40:	46bd      	mov	sp, r7
 8029b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029b46:	4770      	bx	lr

08029b48 <_ZN8gemmlowp14MaskIfLessThanIlEET_S1_S1_>:
tIntegerType MaskIfLessThan(tIntegerType a, tIntegerType b) {
 8029b48:	b580      	push	{r7, lr}
 8029b4a:	b082      	sub	sp, #8
 8029b4c:	af00      	add	r7, sp, #0
 8029b4e:	6078      	str	r0, [r7, #4]
 8029b50:	6039      	str	r1, [r7, #0]
  return MaskIfNonZero<tIntegerType>(a < b);
 8029b52:	687a      	ldr	r2, [r7, #4]
 8029b54:	683b      	ldr	r3, [r7, #0]
 8029b56:	429a      	cmp	r2, r3
 8029b58:	bfb4      	ite	lt
 8029b5a:	2301      	movlt	r3, #1
 8029b5c:	2300      	movge	r3, #0
 8029b5e:	b2db      	uxtb	r3, r3
 8029b60:	4618      	mov	r0, r3
 8029b62:	f000 f827 	bl	8029bb4 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 8029b66:	4603      	mov	r3, r0
}
 8029b68:	4618      	mov	r0, r3
 8029b6a:	3708      	adds	r7, #8
 8029b6c:	46bd      	mov	sp, r7
 8029b6e:	bd80      	pop	{r7, pc}

08029b70 <_ZN8gemmlowp3AddIlEET_S1_S1_>:
tIntegerType Add(tIntegerType a, tIntegerType b) {
 8029b70:	b480      	push	{r7}
 8029b72:	b083      	sub	sp, #12
 8029b74:	af00      	add	r7, sp, #0
 8029b76:	6078      	str	r0, [r7, #4]
 8029b78:	6039      	str	r1, [r7, #0]
  return a + b;
 8029b7a:	687a      	ldr	r2, [r7, #4]
 8029b7c:	683b      	ldr	r3, [r7, #0]
 8029b7e:	4413      	add	r3, r2
}
 8029b80:	4618      	mov	r0, r3
 8029b82:	370c      	adds	r7, #12
 8029b84:	46bd      	mov	sp, r7
 8029b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029b8a:	4770      	bx	lr

08029b8c <_ZN8gemmlowp17MaskIfGreaterThanIlEET_S1_S1_>:
tIntegerType MaskIfGreaterThan(tIntegerType a, tIntegerType b) {
 8029b8c:	b580      	push	{r7, lr}
 8029b8e:	b082      	sub	sp, #8
 8029b90:	af00      	add	r7, sp, #0
 8029b92:	6078      	str	r0, [r7, #4]
 8029b94:	6039      	str	r1, [r7, #0]
  return MaskIfNonZero<tIntegerType>(a > b);
 8029b96:	687a      	ldr	r2, [r7, #4]
 8029b98:	683b      	ldr	r3, [r7, #0]
 8029b9a:	429a      	cmp	r2, r3
 8029b9c:	bfcc      	ite	gt
 8029b9e:	2301      	movgt	r3, #1
 8029ba0:	2300      	movle	r3, #0
 8029ba2:	b2db      	uxtb	r3, r3
 8029ba4:	4618      	mov	r0, r3
 8029ba6:	f000 f805 	bl	8029bb4 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 8029baa:	4603      	mov	r3, r0
}
 8029bac:	4618      	mov	r0, r3
 8029bae:	3708      	adds	r7, #8
 8029bb0:	46bd      	mov	sp, r7
 8029bb2:	bd80      	pop	{r7, pc}

08029bb4 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>:
tIntegerType MaskIfNonZero(tIntegerType a) {
 8029bb4:	b580      	push	{r7, lr}
 8029bb6:	b082      	sub	sp, #8
 8029bb8:	af00      	add	r7, sp, #0
 8029bba:	6078      	str	r0, [r7, #4]
  return a ? BitNot(zero) : zero;
 8029bbc:	687b      	ldr	r3, [r7, #4]
 8029bbe:	2b00      	cmp	r3, #0
 8029bc0:	d004      	beq.n	8029bcc <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_+0x18>
 8029bc2:	2000      	movs	r0, #0
 8029bc4:	f000 f807 	bl	8029bd6 <_ZN8gemmlowp6BitNotIlEET_S1_>
 8029bc8:	4603      	mov	r3, r0
 8029bca:	e000      	b.n	8029bce <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_+0x1a>
 8029bcc:	2300      	movs	r3, #0
}
 8029bce:	4618      	mov	r0, r3
 8029bd0:	3708      	adds	r7, #8
 8029bd2:	46bd      	mov	sp, r7
 8029bd4:	bd80      	pop	{r7, pc}

08029bd6 <_ZN8gemmlowp6BitNotIlEET_S1_>:
tIntegerType BitNot(tIntegerType a) {
 8029bd6:	b480      	push	{r7}
 8029bd8:	b083      	sub	sp, #12
 8029bda:	af00      	add	r7, sp, #0
 8029bdc:	6078      	str	r0, [r7, #4]
  return ~a;
 8029bde:	687b      	ldr	r3, [r7, #4]
 8029be0:	43db      	mvns	r3, r3
}
 8029be2:	4618      	mov	r0, r3
 8029be4:	370c      	adds	r7, #12
 8029be6:	46bd      	mov	sp, r7
 8029be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029bec:	4770      	bx	lr
	...

08029bf0 <_ZNSt14numeric_limitsIfE3maxEv>:
      max() _GLIBCXX_USE_NOEXCEPT { return __FLT_MAX__; }
 8029bf0:	b480      	push	{r7}
 8029bf2:	af00      	add	r7, sp, #0
 8029bf4:	4b04      	ldr	r3, [pc, #16]	; (8029c08 <_ZNSt14numeric_limitsIfE3maxEv+0x18>)
 8029bf6:	ee07 3a90 	vmov	s15, r3
 8029bfa:	eeb0 0a67 	vmov.f32	s0, s15
 8029bfe:	46bd      	mov	sp, r7
 8029c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029c04:	4770      	bx	lr
 8029c06:	bf00      	nop
 8029c08:	7f7fffff 	.word	0x7f7fffff

08029c0c <_ZNSt14numeric_limitsIfE6lowestEv>:
      lowest() noexcept { return -__FLT_MAX__; }
 8029c0c:	b480      	push	{r7}
 8029c0e:	af00      	add	r7, sp, #0
 8029c10:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
 8029c14:	ee07 3a90 	vmov	s15, r3
 8029c18:	eeb0 0a67 	vmov.f32	s0, s15
 8029c1c:	46bd      	mov	sp, r7
 8029c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029c22:	4770      	bx	lr

08029c24 <_ZNK6tflite12RuntimeShape14DimsDataUpTo5DEv>:
  inline const int32_t* DimsDataUpTo5D() const { return dims_; }
 8029c24:	b480      	push	{r7}
 8029c26:	b083      	sub	sp, #12
 8029c28:	af00      	add	r7, sp, #0
 8029c2a:	6078      	str	r0, [r7, #4]
 8029c2c:	687b      	ldr	r3, [r7, #4]
 8029c2e:	3304      	adds	r3, #4
 8029c30:	4618      	mov	r0, r3
 8029c32:	370c      	adds	r7, #12
 8029c34:	46bd      	mov	sp, r7
 8029c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029c3a:	4770      	bx	lr

08029c3c <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>:
inline int Offset(const RuntimeShape& shape, int i0, int i1, int i2, int i3) {
 8029c3c:	b580      	push	{r7, lr}
 8029c3e:	b086      	sub	sp, #24
 8029c40:	af00      	add	r7, sp, #0
 8029c42:	60f8      	str	r0, [r7, #12]
 8029c44:	60b9      	str	r1, [r7, #8]
 8029c46:	607a      	str	r2, [r7, #4]
 8029c48:	603b      	str	r3, [r7, #0]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
 8029c4a:	68f8      	ldr	r0, [r7, #12]
 8029c4c:	f7fe fdfb 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8029c50:	4603      	mov	r3, r0
 8029c52:	2b04      	cmp	r3, #4
 8029c54:	d001      	beq.n	8029c5a <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x1e>
 8029c56:	f008 fa15 	bl	8032084 <abort>
  const int* dims_data = reinterpret_cast<const int*>(shape.DimsDataUpTo5D());
 8029c5a:	68f8      	ldr	r0, [r7, #12]
 8029c5c:	f7ff ffe2 	bl	8029c24 <_ZNK6tflite12RuntimeShape14DimsDataUpTo5DEv>
 8029c60:	6178      	str	r0, [r7, #20]
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 8029c62:	68bb      	ldr	r3, [r7, #8]
 8029c64:	2b00      	cmp	r3, #0
 8029c66:	db04      	blt.n	8029c72 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x36>
 8029c68:	697b      	ldr	r3, [r7, #20]
 8029c6a:	681b      	ldr	r3, [r3, #0]
 8029c6c:	68ba      	ldr	r2, [r7, #8]
 8029c6e:	429a      	cmp	r2, r3
 8029c70:	db01      	blt.n	8029c76 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x3a>
 8029c72:	f008 fa07 	bl	8032084 <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 8029c76:	687b      	ldr	r3, [r7, #4]
 8029c78:	2b00      	cmp	r3, #0
 8029c7a:	db05      	blt.n	8029c88 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x4c>
 8029c7c:	697b      	ldr	r3, [r7, #20]
 8029c7e:	3304      	adds	r3, #4
 8029c80:	681b      	ldr	r3, [r3, #0]
 8029c82:	687a      	ldr	r2, [r7, #4]
 8029c84:	429a      	cmp	r2, r3
 8029c86:	db01      	blt.n	8029c8c <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x50>
 8029c88:	f008 f9fc 	bl	8032084 <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 8029c8c:	683b      	ldr	r3, [r7, #0]
 8029c8e:	2b00      	cmp	r3, #0
 8029c90:	db05      	blt.n	8029c9e <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x62>
 8029c92:	697b      	ldr	r3, [r7, #20]
 8029c94:	3308      	adds	r3, #8
 8029c96:	681b      	ldr	r3, [r3, #0]
 8029c98:	683a      	ldr	r2, [r7, #0]
 8029c9a:	429a      	cmp	r2, r3
 8029c9c:	db01      	blt.n	8029ca2 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x66>
 8029c9e:	f008 f9f1 	bl	8032084 <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 8029ca2:	6a3b      	ldr	r3, [r7, #32]
 8029ca4:	2b00      	cmp	r3, #0
 8029ca6:	db05      	blt.n	8029cb4 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x78>
 8029ca8:	697b      	ldr	r3, [r7, #20]
 8029caa:	330c      	adds	r3, #12
 8029cac:	681b      	ldr	r3, [r3, #0]
 8029cae:	6a3a      	ldr	r2, [r7, #32]
 8029cb0:	429a      	cmp	r2, r3
 8029cb2:	db01      	blt.n	8029cb8 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x7c>
 8029cb4:	f008 f9e6 	bl	8032084 <abort>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
 8029cb8:	697b      	ldr	r3, [r7, #20]
 8029cba:	3304      	adds	r3, #4
 8029cbc:	681b      	ldr	r3, [r3, #0]
 8029cbe:	68ba      	ldr	r2, [r7, #8]
 8029cc0:	fb03 f202 	mul.w	r2, r3, r2
 8029cc4:	687b      	ldr	r3, [r7, #4]
 8029cc6:	4413      	add	r3, r2
 8029cc8:	697a      	ldr	r2, [r7, #20]
 8029cca:	3208      	adds	r2, #8
 8029ccc:	6812      	ldr	r2, [r2, #0]
 8029cce:	fb03 f202 	mul.w	r2, r3, r2
 8029cd2:	683b      	ldr	r3, [r7, #0]
 8029cd4:	4413      	add	r3, r2
 8029cd6:	697a      	ldr	r2, [r7, #20]
 8029cd8:	320c      	adds	r2, #12
 8029cda:	6812      	ldr	r2, [r2, #0]
 8029cdc:	fb03 f202 	mul.w	r2, r3, r2
 8029ce0:	6a3b      	ldr	r3, [r7, #32]
 8029ce2:	4413      	add	r3, r2
}
 8029ce4:	4618      	mov	r0, r3
 8029ce6:	3718      	adds	r7, #24
 8029ce8:	46bd      	mov	sp, r7
 8029cea:	bd80      	pop	{r7, pc}

08029cec <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>:
                                               int32_t* act_max);

// Calculates the useful range of an activation layer given its activation
// tensor.a
template <typename T>
void CalculateActivationRange(TfLiteFusedActivation activation,
 8029cec:	b580      	push	{r7, lr}
 8029cee:	b084      	sub	sp, #16
 8029cf0:	af00      	add	r7, sp, #0
 8029cf2:	4603      	mov	r3, r0
 8029cf4:	60b9      	str	r1, [r7, #8]
 8029cf6:	607a      	str	r2, [r7, #4]
 8029cf8:	73fb      	strb	r3, [r7, #15]
                              T* activation_min, T* activation_max) {
  if (activation == kTfLiteActRelu) {
 8029cfa:	7bfb      	ldrb	r3, [r7, #15]
 8029cfc:	2b01      	cmp	r3, #1
 8029cfe:	d10b      	bne.n	8029d18 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x2c>
    *activation_min = 0;
 8029d00:	68bb      	ldr	r3, [r7, #8]
 8029d02:	f04f 0200 	mov.w	r2, #0
 8029d06:	601a      	str	r2, [r3, #0]
    *activation_max = std::numeric_limits<T>::max();
 8029d08:	f7ff ff72 	bl	8029bf0 <_ZNSt14numeric_limitsIfE3maxEv>
 8029d0c:	eef0 7a40 	vmov.f32	s15, s0
 8029d10:	687b      	ldr	r3, [r7, #4]
 8029d12:	edc3 7a00 	vstr	s15, [r3]
    *activation_max = 1;
  } else {
    *activation_min = std::numeric_limits<T>::lowest();
    *activation_max = std::numeric_limits<T>::max();
  }
}
 8029d16:	e023      	b.n	8029d60 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x74>
  } else if (activation == kTfLiteActRelu6) {
 8029d18:	7bfb      	ldrb	r3, [r7, #15]
 8029d1a:	2b03      	cmp	r3, #3
 8029d1c:	d107      	bne.n	8029d2e <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x42>
    *activation_min = 0;
 8029d1e:	68bb      	ldr	r3, [r7, #8]
 8029d20:	f04f 0200 	mov.w	r2, #0
 8029d24:	601a      	str	r2, [r3, #0]
    *activation_max = 6;
 8029d26:	687b      	ldr	r3, [r7, #4]
 8029d28:	4a0f      	ldr	r2, [pc, #60]	; (8029d68 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x7c>)
 8029d2a:	601a      	str	r2, [r3, #0]
}
 8029d2c:	e018      	b.n	8029d60 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x74>
  } else if (activation == kTfLiteActReluN1To1) {
 8029d2e:	7bfb      	ldrb	r3, [r7, #15]
 8029d30:	2b02      	cmp	r3, #2
 8029d32:	d107      	bne.n	8029d44 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x58>
    *activation_min = -1;
 8029d34:	68bb      	ldr	r3, [r7, #8]
 8029d36:	4a0d      	ldr	r2, [pc, #52]	; (8029d6c <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x80>)
 8029d38:	601a      	str	r2, [r3, #0]
    *activation_max = 1;
 8029d3a:	687b      	ldr	r3, [r7, #4]
 8029d3c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8029d40:	601a      	str	r2, [r3, #0]
}
 8029d42:	e00d      	b.n	8029d60 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x74>
    *activation_min = std::numeric_limits<T>::lowest();
 8029d44:	f7ff ff62 	bl	8029c0c <_ZNSt14numeric_limitsIfE6lowestEv>
 8029d48:	eef0 7a40 	vmov.f32	s15, s0
 8029d4c:	68bb      	ldr	r3, [r7, #8]
 8029d4e:	edc3 7a00 	vstr	s15, [r3]
    *activation_max = std::numeric_limits<T>::max();
 8029d52:	f7ff ff4d 	bl	8029bf0 <_ZNSt14numeric_limitsIfE3maxEv>
 8029d56:	eef0 7a40 	vmov.f32	s15, s0
 8029d5a:	687b      	ldr	r3, [r7, #4]
 8029d5c:	edc3 7a00 	vstr	s15, [r3]
}
 8029d60:	bf00      	nop
 8029d62:	3710      	adds	r7, #16
 8029d64:	46bd      	mov	sp, r7
 8029d66:	bd80      	pop	{r7, pc}
 8029d68:	40c00000 	.word	0x40c00000
 8029d6c:	bf800000 	.word	0xbf800000

08029d70 <_ZN6tflite9NumInputsEPK10TfLiteNode>:
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
 8029d70:	b480      	push	{r7}
 8029d72:	b083      	sub	sp, #12
 8029d74:	af00      	add	r7, sp, #0
 8029d76:	6078      	str	r0, [r7, #4]
 8029d78:	687b      	ldr	r3, [r7, #4]
 8029d7a:	681b      	ldr	r3, [r3, #0]
 8029d7c:	681b      	ldr	r3, [r3, #0]
 8029d7e:	4618      	mov	r0, r3
 8029d80:	370c      	adds	r7, #12
 8029d82:	46bd      	mov	sp, r7
 8029d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029d88:	4770      	bx	lr

08029d8a <_ZN6tflite10NumOutputsEPK10TfLiteNode>:
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
 8029d8a:	b480      	push	{r7}
 8029d8c:	b083      	sub	sp, #12
 8029d8e:	af00      	add	r7, sp, #0
 8029d90:	6078      	str	r0, [r7, #4]
 8029d92:	687b      	ldr	r3, [r7, #4]
 8029d94:	685b      	ldr	r3, [r3, #4]
 8029d96:	681b      	ldr	r3, [r3, #0]
 8029d98:	4618      	mov	r0, r3
 8029d9a:	370c      	adds	r7, #12
 8029d9c:	46bd      	mov	sp, r7
 8029d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029da2:	4770      	bx	lr

08029da4 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 8029da4:	b580      	push	{r7, lr}
 8029da6:	b082      	sub	sp, #8
 8029da8:	af00      	add	r7, sp, #0
 8029daa:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8029dac:	687b      	ldr	r3, [r7, #4]
 8029dae:	2b00      	cmp	r3, #0
 8029db0:	d101      	bne.n	8029db6 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor+0x12>
 8029db2:	f008 f967 	bl	8032084 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8029db6:	687b      	ldr	r3, [r7, #4]
 8029db8:	681b      	ldr	r3, [r3, #0]
}
 8029dba:	4618      	mov	r0, r3
 8029dbc:	3708      	adds	r7, #8
 8029dbe:	46bd      	mov	sp, r7
 8029dc0:	bd80      	pop	{r7, pc}

08029dc2 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>:
                       const RuntimeShape& shape2, int index2) {
 8029dc2:	b590      	push	{r4, r7, lr}
 8029dc4:	b087      	sub	sp, #28
 8029dc6:	af00      	add	r7, sp, #0
 8029dc8:	60f8      	str	r0, [r7, #12]
 8029dca:	60b9      	str	r1, [r7, #8]
 8029dcc:	607a      	str	r2, [r7, #4]
 8029dce:	603b      	str	r3, [r7, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8029dd0:	68b9      	ldr	r1, [r7, #8]
 8029dd2:	68f8      	ldr	r0, [r7, #12]
 8029dd4:	f7fe fed2 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 8029dd8:	4604      	mov	r4, r0
 8029dda:	6839      	ldr	r1, [r7, #0]
 8029ddc:	6878      	ldr	r0, [r7, #4]
 8029dde:	f7fe fecd 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 8029de2:	4603      	mov	r3, r0
 8029de4:	429c      	cmp	r4, r3
 8029de6:	d001      	beq.n	8029dec <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i+0x2a>
 8029de8:	f008 f94c 	bl	8032084 <abort>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
 8029dec:	68b9      	ldr	r1, [r7, #8]
 8029dee:	68f8      	ldr	r0, [r7, #12]
 8029df0:	f7fe fec4 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 8029df4:	4603      	mov	r3, r0
 8029df6:	613b      	str	r3, [r7, #16]
 8029df8:	6839      	ldr	r1, [r7, #0]
 8029dfa:	6878      	ldr	r0, [r7, #4]
 8029dfc:	f7fe febe 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 8029e00:	4603      	mov	r3, r0
 8029e02:	617b      	str	r3, [r7, #20]
 8029e04:	f107 0214 	add.w	r2, r7, #20
 8029e08:	f107 0310 	add.w	r3, r7, #16
 8029e0c:	4611      	mov	r1, r2
 8029e0e:	4618      	mov	r0, r3
 8029e10:	f7fe fcba 	bl	8028788 <_ZSt3minIlERKT_S2_S2_>
 8029e14:	4603      	mov	r3, r0
 8029e16:	681b      	ldr	r3, [r3, #0]
}
 8029e18:	4618      	mov	r0, r3
 8029e1a:	371c      	adds	r7, #28
 8029e1c:	46bd      	mov	sp, r7
 8029e1e:	bd90      	pop	{r4, r7, pc}

08029e20 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>:
    const ConvParams& params, const int32_t* output_multiplier,
    const int32_t* output_shift, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int8_t* output_data) {
 8029e20:	b590      	push	{r4, r7, lr}
 8029e22:	b0a9      	sub	sp, #164	; 0xa4
 8029e24:	af02      	add	r7, sp, #8
 8029e26:	60f8      	str	r0, [r7, #12]
 8029e28:	60b9      	str	r1, [r7, #8]
 8029e2a:	607a      	str	r2, [r7, #4]
 8029e2c:	603b      	str	r3, [r7, #0]
  // Get parameters.
  const int32_t input_offset = params.input_offset;  // r = s(q - Z)
 8029e2e:	68fb      	ldr	r3, [r7, #12]
 8029e30:	695b      	ldr	r3, [r3, #20]
 8029e32:	67bb      	str	r3, [r7, #120]	; 0x78
  const int stride_width = params.stride_width;
 8029e34:	68fb      	ldr	r3, [r7, #12]
 8029e36:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8029e3a:	677b      	str	r3, [r7, #116]	; 0x74
  const int stride_height = params.stride_height;
 8029e3c:	68fb      	ldr	r3, [r7, #12]
 8029e3e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8029e42:	673b      	str	r3, [r7, #112]	; 0x70
  const int dilation_width_factor = params.dilation_width_factor;
 8029e44:	68fb      	ldr	r3, [r7, #12]
 8029e46:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8029e4a:	66fb      	str	r3, [r7, #108]	; 0x6c
  const int dilation_height_factor = params.dilation_height_factor;
 8029e4c:	68fb      	ldr	r3, [r7, #12]
 8029e4e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8029e52:	66bb      	str	r3, [r7, #104]	; 0x68
  const int pad_width = params.padding_values.width;
 8029e54:	68fb      	ldr	r3, [r7, #12]
 8029e56:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8029e5a:	667b      	str	r3, [r7, #100]	; 0x64
  const int pad_height = params.padding_values.height;
 8029e5c:	68fb      	ldr	r3, [r7, #12]
 8029e5e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8029e62:	663b      	str	r3, [r7, #96]	; 0x60
  const int32_t output_offset = params.output_offset;
 8029e64:	68fb      	ldr	r3, [r7, #12]
 8029e66:	69db      	ldr	r3, [r3, #28]
 8029e68:	65fb      	str	r3, [r7, #92]	; 0x5c

  // Set min and max value of the output.
  const int32_t output_activation_min = params.quantized_activation_min;
 8029e6a:	68fb      	ldr	r3, [r7, #12]
 8029e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8029e6e:	61bb      	str	r3, [r7, #24]
  const int32_t output_activation_max = params.quantized_activation_max;
 8029e70:	68fb      	ldr	r3, [r7, #12]
 8029e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8029e74:	617b      	str	r3, [r7, #20]

  // Consistency check.
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 8029e76:	69ba      	ldr	r2, [r7, #24]
 8029e78:	697b      	ldr	r3, [r7, #20]
 8029e7a:	429a      	cmp	r2, r3
 8029e7c:	dd01      	ble.n	8029e82 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x62>
 8029e7e:	f008 f901 	bl	8032084 <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 8029e82:	6838      	ldr	r0, [r7, #0]
 8029e84:	f7fe fcdf 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8029e88:	4603      	mov	r3, r0
 8029e8a:	2b04      	cmp	r3, #4
 8029e8c:	d001      	beq.n	8029e92 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x72>
 8029e8e:	f008 f8f9 	bl	8032084 <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
 8029e92:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8029e96:	f7fe fcd6 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8029e9a:	4603      	mov	r3, r0
 8029e9c:	2b04      	cmp	r3, #4
 8029e9e:	d001      	beq.n	8029ea4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x84>
 8029ea0:	f008 f8f0 	bl	8032084 <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 8029ea4:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8029ea8:	f7fe fccd 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8029eac:	4603      	mov	r3, r0
 8029eae:	2b04      	cmp	r3, #4
 8029eb0:	d001      	beq.n	8029eb6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x96>
 8029eb2:	f008 f8e7 	bl	8032084 <abort>
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
 8029eb6:	2300      	movs	r3, #0
 8029eb8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8029ebc:	2100      	movs	r1, #0
 8029ebe:	6838      	ldr	r0, [r7, #0]
 8029ec0:	f7ff ff7f 	bl	8029dc2 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8029ec4:	65b8      	str	r0, [r7, #88]	; 0x58
  const int input_depth = MatchingDim(input_shape, 3, filter_shape, 3);
 8029ec6:	2303      	movs	r3, #3
 8029ec8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8029ecc:	2103      	movs	r1, #3
 8029ece:	6838      	ldr	r0, [r7, #0]
 8029ed0:	f7ff ff77 	bl	8029dc2 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8029ed4:	6578      	str	r0, [r7, #84]	; 0x54
  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
 8029ed6:	2303      	movs	r3, #3
 8029ed8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8029edc:	2100      	movs	r1, #0
 8029ede:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8029ee2:	f7ff ff6e 	bl	8029dc2 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8029ee6:	6538      	str	r0, [r7, #80]	; 0x50
  if (bias_data) {
 8029ee8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8029eec:	2b00      	cmp	r3, #0
 8029eee:	d009      	beq.n	8029f04 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xe4>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
 8029ef0:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8029ef4:	f7fe fe7a 	bl	8028bec <_ZNK6tflite12RuntimeShape8FlatSizeEv>
 8029ef8:	4602      	mov	r2, r0
 8029efa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8029efc:	4293      	cmp	r3, r2
 8029efe:	d001      	beq.n	8029f04 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xe4>
 8029f00:	f008 f8c0 	bl	8032084 <abort>
  }

  // Check dimensions of the tensors.
  const int input_height = input_shape.Dims(1);
 8029f04:	2101      	movs	r1, #1
 8029f06:	6838      	ldr	r0, [r7, #0]
 8029f08:	f7fe fe38 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 8029f0c:	64f8      	str	r0, [r7, #76]	; 0x4c
  const int input_width = input_shape.Dims(2);
 8029f0e:	2102      	movs	r1, #2
 8029f10:	6838      	ldr	r0, [r7, #0]
 8029f12:	f7fe fe33 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 8029f16:	64b8      	str	r0, [r7, #72]	; 0x48
  const int filter_height = filter_shape.Dims(1);
 8029f18:	2101      	movs	r1, #1
 8029f1a:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8029f1e:	f7fe fe2d 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 8029f22:	6478      	str	r0, [r7, #68]	; 0x44
  const int filter_width = filter_shape.Dims(2);
 8029f24:	2102      	movs	r1, #2
 8029f26:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8029f2a:	f7fe fe27 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 8029f2e:	6438      	str	r0, [r7, #64]	; 0x40
  const int output_height = output_shape.Dims(1);
 8029f30:	2101      	movs	r1, #1
 8029f32:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8029f36:	f7fe fe21 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 8029f3a:	63f8      	str	r0, [r7, #60]	; 0x3c
  const int output_width = output_shape.Dims(2);
 8029f3c:	2102      	movs	r1, #2
 8029f3e:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8029f42:	f7fe fe1b 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 8029f46:	63b8      	str	r0, [r7, #56]	; 0x38
  for (int batch = 0; batch < batches; ++batch) {
 8029f48:	2300      	movs	r3, #0
 8029f4a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8029f4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8029f52:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8029f54:	429a      	cmp	r2, r3
 8029f56:	f280 8113 	bge.w	802a180 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x360>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8029f5a:	2300      	movs	r3, #0
 8029f5c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8029f60:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8029f64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8029f66:	429a      	cmp	r2, r3
 8029f68:	f280 8104 	bge.w	802a174 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x354>
      const int in_y_origin = (out_y * stride_height) - pad_height;
 8029f6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8029f70:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8029f72:	fb03 f202 	mul.w	r2, r3, r2
 8029f76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8029f78:	1ad3      	subs	r3, r2, r3
 8029f7a:	637b      	str	r3, [r7, #52]	; 0x34
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8029f7c:	2300      	movs	r3, #0
 8029f7e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8029f82:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8029f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8029f88:	429a      	cmp	r2, r3
 8029f8a:	f280 80ed 	bge.w	802a168 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x348>
        const int in_x_origin = (out_x * stride_width) - pad_width;
 8029f8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8029f92:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8029f94:	fb03 f202 	mul.w	r2, r3, r2
 8029f98:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8029f9a:	1ad3      	subs	r3, r2, r3
 8029f9c:	633b      	str	r3, [r7, #48]	; 0x30
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 8029f9e:	2300      	movs	r3, #0
 8029fa0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8029fa4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8029fa8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8029faa:	429a      	cmp	r2, r3
 8029fac:	f280 80d6 	bge.w	802a15c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x33c>
          int32_t acc = 0;
 8029fb0:	2300      	movs	r3, #0
 8029fb2:	613b      	str	r3, [r7, #16]
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8029fb4:	2300      	movs	r3, #0
 8029fb6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8029fba:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8029fbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8029fc0:	429a      	cmp	r2, r3
 8029fc2:	da76      	bge.n	802a0b2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x292>
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
 8029fc4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8029fc6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8029fca:	fb02 f303 	mul.w	r3, r2, r3
 8029fce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8029fd0:	4413      	add	r3, r2
 8029fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8029fd4:	2300      	movs	r3, #0
 8029fd6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8029fda:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8029fde:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8029fe0:	429a      	cmp	r2, r3
 8029fe2:	da60      	bge.n	802a0a6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x286>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;
 8029fe4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8029fe6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8029fea:	fb02 f303 	mul.w	r3, r2, r3
 8029fee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8029ff0:	4413      	add	r3, r2
 8029ff2:	62bb      	str	r3, [r7, #40]	; 0x28

              // Zero padding by omitting the areas outside the image.
              const bool is_point_inside_image =
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
 8029ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8029ff6:	2b00      	cmp	r3, #0
 8029ff8:	db0c      	blt.n	802a014 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1f4>
 8029ffa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8029ffc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8029ffe:	429a      	cmp	r2, r3
 802a000:	da08      	bge.n	802a014 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1f4>
 802a002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802a004:	2b00      	cmp	r3, #0
 802a006:	db05      	blt.n	802a014 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1f4>
 802a008:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 802a00a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802a00c:	429a      	cmp	r2, r3
 802a00e:	da01      	bge.n	802a014 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1f4>
 802a010:	2301      	movs	r3, #1
 802a012:	e000      	b.n	802a016 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1f6>
 802a014:	2300      	movs	r3, #0
              const bool is_point_inside_image =
 802a016:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                  (in_y < input_height);

              if (!is_point_inside_image) {
 802a01a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802a01e:	f083 0301 	eor.w	r3, r3, #1
 802a022:	b2db      	uxtb	r3, r3
 802a024:	2b00      	cmp	r3, #0
 802a026:	d137      	bne.n	802a098 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x278>
                continue;
              }

              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
 802a028:	2300      	movs	r3, #0
 802a02a:	67fb      	str	r3, [r7, #124]	; 0x7c
 802a02c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 802a02e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802a030:	429a      	cmp	r2, r3
 802a032:	da32      	bge.n	802a09a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x27a>
                int32_t input_val = input_data[Offset(input_shape, batch, in_y,
 802a034:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 802a036:	9300      	str	r3, [sp, #0]
 802a038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a03a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 802a03c:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 802a040:	6838      	ldr	r0, [r7, #0]
 802a042:	f7ff fdfb 	bl	8029c3c <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 802a046:	4603      	mov	r3, r0
 802a048:	461a      	mov	r2, r3
                                                      in_x, in_channel)];
 802a04a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 802a04e:	4413      	add	r3, r2
 802a050:	f993 3000 	ldrsb.w	r3, [r3]
 802a054:	623b      	str	r3, [r7, #32]
                int32_t filter_val = filter_data[Offset(
 802a056:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 802a058:	9300      	str	r3, [sp, #0]
 802a05a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 802a05e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 802a062:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 802a066:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 802a06a:	f7ff fde7 	bl	8029c3c <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 802a06e:	4603      	mov	r3, r0
 802a070:	461a      	mov	r2, r3
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
 802a072:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 802a076:	4413      	add	r3, r2
 802a078:	f993 3000 	ldrsb.w	r3, [r3]
 802a07c:	61fb      	str	r3, [r7, #28]
                // long as the filter size (filter_y * filter_x * in_channel)
                // does not exceed 2^16, which is the case in all the models
                // we have seen so far.
                // TODO(b/174275578): Add a check to make sure the
                // accumulator depth is smaller than 2^16.
                acc += filter_val * (input_val + input_offset);
 802a07e:	6a3a      	ldr	r2, [r7, #32]
 802a080:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 802a082:	4413      	add	r3, r2
 802a084:	69fa      	ldr	r2, [r7, #28]
 802a086:	fb03 f202 	mul.w	r2, r3, r2
 802a08a:	693b      	ldr	r3, [r7, #16]
 802a08c:	4413      	add	r3, r2
 802a08e:	613b      	str	r3, [r7, #16]
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
 802a090:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 802a092:	3301      	adds	r3, #1
 802a094:	67fb      	str	r3, [r7, #124]	; 0x7c
 802a096:	e7c9      	b.n	802a02c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x20c>
                continue;
 802a098:	bf00      	nop
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 802a09a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 802a09e:	3301      	adds	r3, #1
 802a0a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 802a0a4:	e799      	b.n	8029fda <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ba>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 802a0a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 802a0aa:	3301      	adds	r3, #1
 802a0ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 802a0b0:	e783      	b.n	8029fba <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x19a>
              }
            }
          }

          if (bias_data) {
 802a0b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 802a0b6:	2b00      	cmp	r3, #0
 802a0b8:	d009      	beq.n	802a0ce <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ae>
            acc += bias_data[out_channel];
 802a0ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 802a0be:	009b      	lsls	r3, r3, #2
 802a0c0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 802a0c4:	4413      	add	r3, r2
 802a0c6:	681a      	ldr	r2, [r3, #0]
 802a0c8:	693b      	ldr	r3, [r7, #16]
 802a0ca:	4413      	add	r3, r2
 802a0cc:	613b      	str	r3, [r7, #16]
          }
          acc = MultiplyByQuantizedMultiplier(
 802a0ce:	6938      	ldr	r0, [r7, #16]
              acc, output_multiplier[out_channel], output_shift[out_channel]);
 802a0d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 802a0d4:	009b      	lsls	r3, r3, #2
 802a0d6:	68ba      	ldr	r2, [r7, #8]
 802a0d8:	4413      	add	r3, r2
          acc = MultiplyByQuantizedMultiplier(
 802a0da:	6819      	ldr	r1, [r3, #0]
              acc, output_multiplier[out_channel], output_shift[out_channel]);
 802a0dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 802a0e0:	009b      	lsls	r3, r3, #2
 802a0e2:	687a      	ldr	r2, [r7, #4]
 802a0e4:	4413      	add	r3, r2
          acc = MultiplyByQuantizedMultiplier(
 802a0e6:	681b      	ldr	r3, [r3, #0]
 802a0e8:	461a      	mov	r2, r3
 802a0ea:	f7fe fdd7 	bl	8028c9c <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 802a0ee:	4603      	mov	r3, r0
 802a0f0:	613b      	str	r3, [r7, #16]
          acc += output_offset;
 802a0f2:	693a      	ldr	r2, [r7, #16]
 802a0f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802a0f6:	4413      	add	r3, r2
 802a0f8:	613b      	str	r3, [r7, #16]
          acc = std::max(acc, output_activation_min);
 802a0fa:	f107 0218 	add.w	r2, r7, #24
 802a0fe:	f107 0310 	add.w	r3, r7, #16
 802a102:	4611      	mov	r1, r2
 802a104:	4618      	mov	r0, r3
 802a106:	f7fe fb53 	bl	80287b0 <_ZSt3maxIlERKT_S2_S2_>
 802a10a:	4603      	mov	r3, r0
 802a10c:	681b      	ldr	r3, [r3, #0]
 802a10e:	613b      	str	r3, [r7, #16]
          acc = std::min(acc, output_activation_max);
 802a110:	f107 0214 	add.w	r2, r7, #20
 802a114:	f107 0310 	add.w	r3, r7, #16
 802a118:	4611      	mov	r1, r2
 802a11a:	4618      	mov	r0, r3
 802a11c:	f7fe fb34 	bl	8028788 <_ZSt3minIlERKT_S2_S2_>
 802a120:	4603      	mov	r3, r0
 802a122:	681b      	ldr	r3, [r3, #0]
 802a124:	613b      	str	r3, [r7, #16]
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
 802a126:	693c      	ldr	r4, [r7, #16]
 802a128:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 802a12c:	9300      	str	r3, [sp, #0]
 802a12e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 802a132:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 802a136:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 802a13a:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 802a13e:	f7ff fd7d 	bl	8029c3c <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 802a142:	4603      	mov	r3, r0
 802a144:	461a      	mov	r2, r3
 802a146:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 802a14a:	4413      	add	r3, r2
 802a14c:	b262      	sxtb	r2, r4
 802a14e:	701a      	strb	r2, [r3, #0]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 802a150:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 802a154:	3301      	adds	r3, #1
 802a156:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 802a15a:	e723      	b.n	8029fa4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x184>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 802a15c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 802a160:	3301      	adds	r3, #1
 802a162:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 802a166:	e70c      	b.n	8029f82 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x162>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 802a168:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 802a16c:	3301      	adds	r3, #1
 802a16e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 802a172:	e6f5      	b.n	8029f60 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x140>
  for (int batch = 0; batch < batches; ++batch) {
 802a174:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 802a178:	3301      	adds	r3, #1
 802a17a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 802a17e:	e6e6      	b.n	8029f4e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x12e>
              static_cast<int8_t>(acc);
        }
      }
    }
  }
}
 802a180:	bf00      	nop
 802a182:	379c      	adds	r7, #156	; 0x9c
 802a184:	46bd      	mov	sp, r7
 802a186:	bd90      	pop	{r4, r7, pc}

0802a188 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:

  // Index to buffer for optimizations if applicable.
  int buffer_idx;
};

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 802a188:	b580      	push	{r7, lr}
 802a18a:	b084      	sub	sp, #16
 802a18c:	af00      	add	r7, sp, #0
 802a18e:	60f8      	str	r0, [r7, #12]
 802a190:	60b9      	str	r1, [r7, #8]
 802a192:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 802a194:	68fb      	ldr	r3, [r7, #12]
 802a196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802a198:	2b00      	cmp	r3, #0
 802a19a:	d101      	bne.n	802a1a0 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0x18>
 802a19c:	f007 ff72 	bl	8032084 <abort>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
 802a1a0:	68fb      	ldr	r3, [r7, #12]
 802a1a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802a1a4:	2138      	movs	r1, #56	; 0x38
 802a1a6:	68f8      	ldr	r0, [r7, #12]
 802a1a8:	4798      	blx	r3
 802a1aa:	4603      	mov	r3, r0
}
 802a1ac:	4618      	mov	r0, r3
 802a1ae:	3710      	adds	r7, #16
 802a1b0:	46bd      	mov	sp, r7
 802a1b2:	bd80      	pop	{r7, pc}

0802a1b4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 802a1b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 802a1b6:	b0b7      	sub	sp, #220	; 0xdc
 802a1b8:	af08      	add	r7, sp, #32
 802a1ba:	60f8      	str	r0, [r7, #12]
 802a1bc:	60b9      	str	r1, [r7, #8]
  TFLITE_DCHECK(node->user_data != nullptr);
 802a1be:	68bb      	ldr	r3, [r7, #8]
 802a1c0:	691b      	ldr	r3, [r3, #16]
 802a1c2:	2b00      	cmp	r3, #0
 802a1c4:	d101      	bne.n	802a1ca <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x16>
 802a1c6:	f007 ff5d 	bl	8032084 <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 802a1ca:	68bb      	ldr	r3, [r7, #8]
 802a1cc:	695b      	ldr	r3, [r3, #20]
 802a1ce:	2b00      	cmp	r3, #0
 802a1d0:	d101      	bne.n	802a1d6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22>
 802a1d2:	f007 ff57 	bl	8032084 <abort>

  int32_t buf_size = 0;
 802a1d6:	2300      	movs	r3, #0
 802a1d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  const auto& params =
 802a1dc:	68bb      	ldr	r3, [r7, #8]
 802a1de:	695b      	ldr	r3, [r3, #20]
 802a1e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      *(static_cast<const TfLiteConvParams*>(node->builtin_data));
  OpData* data = static_cast<OpData*>(node->user_data);
 802a1e4:	68bb      	ldr	r3, [r7, #8]
 802a1e6:	691b      	ldr	r3, [r3, #16]
 802a1e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

  const TfLiteTensor* input = GetInput(context, node, kConvInputTensor);
 802a1ec:	4ba2      	ldr	r3, [pc, #648]	; (802a478 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2c4>)
 802a1ee:	681b      	ldr	r3, [r3, #0]
 802a1f0:	461a      	mov	r2, r3
 802a1f2:	68b9      	ldr	r1, [r7, #8]
 802a1f4:	68f8      	ldr	r0, [r7, #12]
 802a1f6:	f7fd ff0f 	bl	8028018 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 802a1fa:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
  TF_LITE_ENSURE(context, input != nullptr);
 802a1fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 802a202:	2b00      	cmp	r3, #0
 802a204:	d10a      	bne.n	802a21c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x68>
 802a206:	68fb      	ldr	r3, [r7, #12]
 802a208:	695c      	ldr	r4, [r3, #20]
 802a20a:	4b9c      	ldr	r3, [pc, #624]	; (802a47c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
 802a20c:	9300      	str	r3, [sp, #0]
 802a20e:	233d      	movs	r3, #61	; 0x3d
 802a210:	4a9b      	ldr	r2, [pc, #620]	; (802a480 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
 802a212:	499c      	ldr	r1, [pc, #624]	; (802a484 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2d0>)
 802a214:	68f8      	ldr	r0, [r7, #12]
 802a216:	47a0      	blx	r4
 802a218:	2401      	movs	r4, #1
 802a21a:	e128      	b.n	802a46e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2ba>
  const TfLiteTensor* filter = GetInput(context, node, kConvWeightsTensor);
 802a21c:	4b9a      	ldr	r3, [pc, #616]	; (802a488 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2d4>)
 802a21e:	681b      	ldr	r3, [r3, #0]
 802a220:	461a      	mov	r2, r3
 802a222:	68b9      	ldr	r1, [r7, #8]
 802a224:	68f8      	ldr	r0, [r7, #12]
 802a226:	f7fd fef7 	bl	8028018 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 802a22a:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
  TF_LITE_ENSURE(context, filter != nullptr);
 802a22e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 802a232:	2b00      	cmp	r3, #0
 802a234:	d10a      	bne.n	802a24c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x98>
 802a236:	68fb      	ldr	r3, [r7, #12]
 802a238:	695c      	ldr	r4, [r3, #20]
 802a23a:	4b94      	ldr	r3, [pc, #592]	; (802a48c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2d8>)
 802a23c:	9300      	str	r3, [sp, #0]
 802a23e:	233f      	movs	r3, #63	; 0x3f
 802a240:	4a8f      	ldr	r2, [pc, #572]	; (802a480 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
 802a242:	4990      	ldr	r1, [pc, #576]	; (802a484 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2d0>)
 802a244:	68f8      	ldr	r0, [r7, #12]
 802a246:	47a0      	blx	r4
 802a248:	2401      	movs	r4, #1
 802a24a:	e110      	b.n	802a46e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2ba>
  const TfLiteTensor* output = GetOutput(context, node, kConvOutputTensor);
 802a24c:	4b90      	ldr	r3, [pc, #576]	; (802a490 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2dc>)
 802a24e:	681b      	ldr	r3, [r3, #0]
 802a250:	461a      	mov	r2, r3
 802a252:	68b9      	ldr	r1, [r7, #8]
 802a254:	68f8      	ldr	r0, [r7, #12]
 802a256:	f7fd feef 	bl	8028038 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 802a25a:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
  TF_LITE_ENSURE(context, output != nullptr);
 802a25e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 802a262:	2b00      	cmp	r3, #0
 802a264:	d10a      	bne.n	802a27c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xc8>
 802a266:	68fb      	ldr	r3, [r7, #12]
 802a268:	695c      	ldr	r4, [r3, #20]
 802a26a:	4b8a      	ldr	r3, [pc, #552]	; (802a494 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
 802a26c:	9300      	str	r3, [sp, #0]
 802a26e:	2341      	movs	r3, #65	; 0x41
 802a270:	4a83      	ldr	r2, [pc, #524]	; (802a480 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
 802a272:	4984      	ldr	r1, [pc, #528]	; (802a484 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2d0>)
 802a274:	68f8      	ldr	r0, [r7, #12]
 802a276:	47a0      	blx	r4
 802a278:	2401      	movs	r4, #1
 802a27a:	e0f8      	b.n	802a46e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2ba>

  RuntimeShape input_shape = GetTensorShape(input);
 802a27c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 802a280:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 802a284:	4618      	mov	r0, r3
 802a286:	f7fe fb42 	bl	802890e <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  RuntimeShape output_shape = GetTensorShape(output);
 802a28a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 802a28e:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 802a292:	4618      	mov	r0, r3
 802a294:	f7fe fb3b 	bl	802890e <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>

  // Initialize cmsis_nn input dimensions
  cmsis_nn_dims input_dims;
  input_dims.n = MatchingDim(input_shape, 0, output_shape, 0);
 802a298:	f107 0268 	add.w	r2, r7, #104	; 0x68
 802a29c:	f107 0080 	add.w	r0, r7, #128	; 0x80
 802a2a0:	2300      	movs	r3, #0
 802a2a2:	2100      	movs	r1, #0
 802a2a4:	f7ff fd8d 	bl	8029dc2 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 802a2a8:	4603      	mov	r3, r0
 802a2aa:	65bb      	str	r3, [r7, #88]	; 0x58
  input_dims.h = input->dims->data[1];
 802a2ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 802a2b0:	689b      	ldr	r3, [r3, #8]
 802a2b2:	689b      	ldr	r3, [r3, #8]
 802a2b4:	65fb      	str	r3, [r7, #92]	; 0x5c
  input_dims.w = input->dims->data[2];
 802a2b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 802a2ba:	689b      	ldr	r3, [r3, #8]
 802a2bc:	68db      	ldr	r3, [r3, #12]
 802a2be:	663b      	str	r3, [r7, #96]	; 0x60
  input_dims.c = input_shape.Dims(3);
 802a2c0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 802a2c4:	2103      	movs	r1, #3
 802a2c6:	4618      	mov	r0, r3
 802a2c8:	f7fe fc58 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802a2cc:	4603      	mov	r3, r0
 802a2ce:	667b      	str	r3, [r7, #100]	; 0x64

  // Initialize cmsis_nn filter dimensions
  cmsis_nn_dims filter_dims;
  filter_dims.n = output_shape.Dims(3);
 802a2d0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 802a2d4:	2103      	movs	r1, #3
 802a2d6:	4618      	mov	r0, r3
 802a2d8:	f7fe fc50 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802a2dc:	4603      	mov	r3, r0
 802a2de:	64bb      	str	r3, [r7, #72]	; 0x48
  filter_dims.h = filter->dims->data[1];
 802a2e0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 802a2e4:	689b      	ldr	r3, [r3, #8]
 802a2e6:	689b      	ldr	r3, [r3, #8]
 802a2e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  filter_dims.w = filter->dims->data[2];
 802a2ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 802a2ee:	689b      	ldr	r3, [r3, #8]
 802a2f0:	68db      	ldr	r3, [r3, #12]
 802a2f2:	653b      	str	r3, [r7, #80]	; 0x50
  filter_dims.c = input_dims.c;
 802a2f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802a2f6:	657b      	str	r3, [r7, #84]	; 0x54

  // Initialize cmsis_nn output dimensions
  cmsis_nn_dims output_dims;
  output_dims.n = input_dims.n;
 802a2f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802a2fa:	63bb      	str	r3, [r7, #56]	; 0x38
  output_dims.h = output->dims->data[1];
 802a2fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 802a300:	689b      	ldr	r3, [r3, #8]
 802a302:	689b      	ldr	r3, [r3, #8]
 802a304:	63fb      	str	r3, [r7, #60]	; 0x3c
  output_dims.w = output->dims->data[2];
 802a306:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 802a30a:	689b      	ldr	r3, [r3, #8]
 802a30c:	68db      	ldr	r3, [r3, #12]
 802a30e:	643b      	str	r3, [r7, #64]	; 0x40
  output_dims.c = output_shape.Dims(3);
 802a310:	f107 0368 	add.w	r3, r7, #104	; 0x68
 802a314:	2103      	movs	r1, #3
 802a316:	4618      	mov	r0, r3
 802a318:	f7fe fc30 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802a31c:	4603      	mov	r3, r0
 802a31e:	647b      	str	r3, [r7, #68]	; 0x44
  // Dynamically allocate per-channel quantization parameters.
  // TODO(#42883): This allocation is done even for non-int8 cases to get around
  // a bug in kernel_util.cc which incorrectly uses per_channel_output_shift in
  // non-int8 cases. Protect this section with a if (input->type == kTfLiteInt8)
  // when the issue is fixed.
  const int num_channels = filter->dims->data[kConvQuantizedDimension];
 802a320:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 802a324:	689a      	ldr	r2, [r3, #8]
 802a326:	4b5c      	ldr	r3, [pc, #368]	; (802a498 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2e4>)
 802a328:	681b      	ldr	r3, [r3, #0]
 802a32a:	009b      	lsls	r3, r3, #2
 802a32c:	4413      	add	r3, r2
 802a32e:	685b      	ldr	r3, [r3, #4]
 802a330:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  data->reference_op_data.per_channel_output_multiplier =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
 802a334:	68fb      	ldr	r3, [r7, #12]
 802a336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          context, num_channels * sizeof(int32_t)));
 802a338:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
 802a33c:	0092      	lsls	r2, r2, #2
 802a33e:	4611      	mov	r1, r2
 802a340:	68f8      	ldr	r0, [r7, #12]
 802a342:	4798      	blx	r3
 802a344:	4602      	mov	r2, r0
  data->reference_op_data.per_channel_output_multiplier =
 802a346:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 802a34a:	625a      	str	r2, [r3, #36]	; 0x24
  data->reference_op_data.per_channel_output_shift =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
 802a34c:	68fb      	ldr	r3, [r7, #12]
 802a34e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          context, num_channels * sizeof(int32_t)));
 802a350:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
 802a354:	0092      	lsls	r2, r2, #2
 802a356:	4611      	mov	r1, r2
 802a358:	68f8      	ldr	r0, [r7, #12]
 802a35a:	4798      	blx	r3
 802a35c:	4602      	mov	r2, r0
  data->reference_op_data.per_channel_output_shift =
 802a35e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 802a362:	629a      	str	r2, [r3, #40]	; 0x28

  TF_LITE_ENSURE_STATUS(CalculateOpDataConv(
 802a364:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 802a366:	607b      	str	r3, [r7, #4]
 802a368:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802a36a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 802a36c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 802a36e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 802a370:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 802a372:	f8d7 50a8 	ldr.w	r5, [r7, #168]	; 0xa8
 802a376:	782d      	ldrb	r5, [r5, #0]
 802a378:	f8d7 60ac 	ldr.w	r6, [r7, #172]	; 0xac
 802a37c:	9606      	str	r6, [sp, #24]
 802a37e:	9505      	str	r5, [sp, #20]
 802a380:	9404      	str	r4, [sp, #16]
 802a382:	9003      	str	r0, [sp, #12]
 802a384:	9102      	str	r1, [sp, #8]
 802a386:	9201      	str	r2, [sp, #4]
 802a388:	9300      	str	r3, [sp, #0]
 802a38a:	687b      	ldr	r3, [r7, #4]
 802a38c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 802a390:	68b9      	ldr	r1, [r7, #8]
 802a392:	68f8      	ldr	r0, [r7, #12]
 802a394:	f000 fcdc 	bl	802ad50 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>
 802a398:	4603      	mov	r3, r0
 802a39a:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
 802a39e:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 802a3a2:	2b00      	cmp	r3, #0
 802a3a4:	d002      	beq.n	802a3ac <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1f8>
 802a3a6:	f897 409b 	ldrb.w	r4, [r7, #155]	; 0x9b
 802a3aa:	e056      	b.n	802a45a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2a6>
      context, node, params, input_dims.w, input_dims.h, filter_dims.w,
      filter_dims.h, output_dims.w, output_dims.h, input->type,
      &data->reference_op_data));

  if (input->type == kTfLiteInt8) {
 802a3ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 802a3b0:	781b      	ldrb	r3, [r3, #0]
 802a3b2:	2b09      	cmp	r3, #9
 802a3b4:	d134      	bne.n	802a420 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x26c>
    // Initialize cmsis_nn convolution parameters
    cmsis_nn_conv_params conv_params;
    conv_params.input_offset = -input->params.zero_point;
 802a3b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 802a3ba:	691b      	ldr	r3, [r3, #16]
 802a3bc:	425b      	negs	r3, r3
 802a3be:	613b      	str	r3, [r7, #16]
    conv_params.output_offset = output->params.zero_point;
 802a3c0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 802a3c4:	691b      	ldr	r3, [r3, #16]
 802a3c6:	617b      	str	r3, [r7, #20]
    conv_params.stride.h = params.stride_height;
 802a3c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 802a3cc:	689b      	ldr	r3, [r3, #8]
 802a3ce:	61fb      	str	r3, [r7, #28]
    conv_params.stride.w = params.stride_width;
 802a3d0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 802a3d4:	685b      	ldr	r3, [r3, #4]
 802a3d6:	61bb      	str	r3, [r7, #24]
    conv_params.dilation.h = params.dilation_height_factor;
 802a3d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 802a3dc:	695b      	ldr	r3, [r3, #20]
 802a3de:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_params.dilation.w = params.dilation_width_factor;
 802a3e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 802a3e4:	691b      	ldr	r3, [r3, #16]
 802a3e6:	62bb      	str	r3, [r7, #40]	; 0x28
    conv_params.padding.h = data->reference_op_data.padding.height;
 802a3e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 802a3ec:	685b      	ldr	r3, [r3, #4]
 802a3ee:	627b      	str	r3, [r7, #36]	; 0x24
    conv_params.padding.w = data->reference_op_data.padding.width;
 802a3f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 802a3f4:	681b      	ldr	r3, [r3, #0]
 802a3f6:	623b      	str	r3, [r7, #32]
    conv_params.activation.min = data->reference_op_data.output_activation_min;
 802a3f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 802a3fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802a3fe:	633b      	str	r3, [r7, #48]	; 0x30
    conv_params.activation.max = data->reference_op_data.output_activation_max;
 802a400:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 802a404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a406:	637b      	str	r3, [r7, #52]	; 0x34

    buf_size = arm_convolve_wrapper_s8_get_buffer_size(
 802a408:	f107 0338 	add.w	r3, r7, #56	; 0x38
 802a40c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 802a410:	f107 0158 	add.w	r1, r7, #88	; 0x58
 802a414:	f107 0010 	add.w	r0, r7, #16
 802a418:	f7ed fdb9 	bl	8017f8e <arm_convolve_wrapper_s8_get_buffer_size>
 802a41c:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
        &conv_params, &input_dims, &filter_dims, &output_dims);
  }

  if (buf_size > 0) {
 802a420:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 802a424:	2b00      	cmp	r3, #0
 802a426:	dd12      	ble.n	802a44e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x29a>
    TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 802a428:	68fb      	ldr	r3, [r7, #12]
 802a42a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802a42c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 802a430:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 802a434:	3234      	adds	r2, #52	; 0x34
 802a436:	68f8      	ldr	r0, [r7, #12]
 802a438:	4798      	blx	r3
 802a43a:	4603      	mov	r3, r0
 802a43c:	f887 309a 	strb.w	r3, [r7, #154]	; 0x9a
 802a440:	f897 309a 	ldrb.w	r3, [r7, #154]	; 0x9a
 802a444:	2b00      	cmp	r3, #0
 802a446:	d007      	beq.n	802a458 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2a4>
 802a448:	f897 409a 	ldrb.w	r4, [r7, #154]	; 0x9a
 802a44c:	e005      	b.n	802a45a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2a6>
        context, buf_size, &data->buffer_idx));
  } else {
    data->buffer_idx = -1;
 802a44e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 802a452:	f04f 32ff 	mov.w	r2, #4294967295
 802a456:	635a      	str	r2, [r3, #52]	; 0x34
  }
  return kTfLiteOk;
 802a458:	2400      	movs	r4, #0
  RuntimeShape output_shape = GetTensorShape(output);
 802a45a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 802a45e:	4618      	mov	r0, r3
 802a460:	f7fe f9db 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
  RuntimeShape input_shape = GetTensorShape(input);
 802a464:	f107 0380 	add.w	r3, r7, #128	; 0x80
 802a468:	4618      	mov	r0, r3
 802a46a:	f7fe f9d6 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
}
 802a46e:	4623      	mov	r3, r4
 802a470:	4618      	mov	r0, r3
 802a472:	37bc      	adds	r7, #188	; 0xbc
 802a474:	46bd      	mov	sp, r7
 802a476:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802a478:	08036cbc 	.word	0x08036cbc
 802a47c:	08034c9c 	.word	0x08034c9c
 802a480:	08034bfc 	.word	0x08034bfc
 802a484:	08034c84 	.word	0x08034c84
 802a488:	08036cc0 	.word	0x08036cc0
 802a48c:	08034cb0 	.word	0x08034cb0
 802a490:	08036cc8 	.word	0x08036cc8
 802a494:	08034cc4 	.word	0x08034cc4
 802a498:	08036ccc 	.word	0x08036ccc

0802a49c <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSD_SD_PSB_SE_>:

TfLiteStatus EvalQuantizedPerChannel(
    TfLiteContext* context, TfLiteNode* node, const TfLiteConvParams& params,
    const OpData& data, const TfLiteEvalTensor* input,
    const TfLiteEvalTensor* filter, const TfLiteEvalTensor* bias,
    TfLiteEvalTensor* output, TfLiteEvalTensor* im2col) {
 802a49c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802a49e:	b0ef      	sub	sp, #444	; 0x1bc
 802a4a0:	af08      	add	r7, sp, #32
 802a4a2:	f507 74cc 	add.w	r4, r7, #408	; 0x198
 802a4a6:	f5a4 74c2 	sub.w	r4, r4, #388	; 0x184
 802a4aa:	6020      	str	r0, [r4, #0]
 802a4ac:	f507 70cc 	add.w	r0, r7, #408	; 0x198
 802a4b0:	f5a0 70c4 	sub.w	r0, r0, #392	; 0x188
 802a4b4:	6001      	str	r1, [r0, #0]
 802a4b6:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 802a4ba:	f5a1 71c6 	sub.w	r1, r1, #396	; 0x18c
 802a4be:	600a      	str	r2, [r1, #0]
 802a4c0:	f507 72cc 	add.w	r2, r7, #408	; 0x198
 802a4c4:	f5a2 72c8 	sub.w	r2, r2, #400	; 0x190
 802a4c8:	6013      	str	r3, [r2, #0]
  cmsis_nn_conv_params conv_params;
  conv_params.dilation.h = params.dilation_height_factor;
 802a4ca:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a4ce:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 802a4d2:	681b      	ldr	r3, [r3, #0]
 802a4d4:	695b      	ldr	r3, [r3, #20]
 802a4d6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  conv_params.dilation.w = params.dilation_width_factor;
 802a4da:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a4de:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 802a4e2:	681b      	ldr	r3, [r3, #0]
 802a4e4:	691b      	ldr	r3, [r3, #16]
 802a4e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  // TODO(#43557) Remove checks for dilation and call to reference
  // implementation when dilation is supported in the optimized implementation
  // by CMSIS-NN.
  if (conv_params.dilation.h == 1 && conv_params.dilation.w == 1) {
 802a4ea:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 802a4ee:	2b01      	cmp	r3, #1
 802a4f0:	f040 81d2 	bne.w	802a898 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSD_SD_PSB_SE_+0x3fc>
 802a4f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802a4f8:	2b01      	cmp	r3, #1
 802a4fa:	f040 81cd 	bne.w	802a898 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSD_SD_PSB_SE_+0x3fc>
    // Initialize cmsis_nn convolution parameters
    conv_params.input_offset = -data.reference_op_data.input_zero_point;
 802a4fe:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a502:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 802a506:	681b      	ldr	r3, [r3, #0]
 802a508:	691b      	ldr	r3, [r3, #16]
 802a50a:	425b      	negs	r3, r3
 802a50c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    conv_params.output_offset = data.reference_op_data.output_zero_point;
 802a510:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a514:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 802a518:	681b      	ldr	r3, [r3, #0]
 802a51a:	699b      	ldr	r3, [r3, #24]
 802a51c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    conv_params.stride.h = params.stride_height;
 802a520:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a524:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 802a528:	681b      	ldr	r3, [r3, #0]
 802a52a:	689b      	ldr	r3, [r3, #8]
 802a52c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    conv_params.stride.w = params.stride_width;
 802a530:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a534:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 802a538:	681b      	ldr	r3, [r3, #0]
 802a53a:	685b      	ldr	r3, [r3, #4]
 802a53c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    conv_params.padding.h = data.reference_op_data.padding.height;
 802a540:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a544:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 802a548:	681b      	ldr	r3, [r3, #0]
 802a54a:	685b      	ldr	r3, [r3, #4]
 802a54c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    conv_params.padding.w = data.reference_op_data.padding.width;
 802a550:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a554:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 802a558:	681b      	ldr	r3, [r3, #0]
 802a55a:	681b      	ldr	r3, [r3, #0]
 802a55c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    conv_params.activation.min = data.reference_op_data.output_activation_min;
 802a560:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a564:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 802a568:	681b      	ldr	r3, [r3, #0]
 802a56a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802a56c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    conv_params.activation.max = data.reference_op_data.output_activation_max;
 802a570:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a574:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 802a578:	681b      	ldr	r3, [r3, #0]
 802a57a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a57c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0

    // Initialize cmsis_nn per channel quantization parameters
    cmsis_nn_per_channel_quant_params quant_params;
    quant_params.multiplier = const_cast<int32_t*>(
        data.reference_op_data.per_channel_output_multiplier);
 802a580:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a584:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 802a588:	681b      	ldr	r3, [r3, #0]
 802a58a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    quant_params.multiplier = const_cast<int32_t*>(
 802a58c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    quant_params.shift =
        const_cast<int32_t*>(data.reference_op_data.per_channel_output_shift);
 802a590:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a594:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 802a598:	681b      	ldr	r3, [r3, #0]
 802a59a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    quant_params.shift =
 802a59c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

    RuntimeShape filter_shape = tflite::micro::GetTensorShape(filter);
 802a5a0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 802a5a4:	f8d7 11b4 	ldr.w	r1, [r7, #436]	; 0x1b4
 802a5a8:	4618      	mov	r0, r3
 802a5aa:	f001 fc89 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    RuntimeShape input_shape = tflite::micro::GetTensorShape(input);
 802a5ae:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a5b2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 802a5b6:	f8d7 11b0 	ldr.w	r1, [r7, #432]	; 0x1b0
 802a5ba:	4618      	mov	r0, r3
 802a5bc:	f001 fc80 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 802a5c0:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a5c4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 802a5c8:	f8d7 11bc 	ldr.w	r1, [r7, #444]	; 0x1bc
 802a5cc:	4618      	mov	r0, r3
 802a5ce:	f001 fc77 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    RuntimeShape bias_shape = tflite::micro::GetTensorShape(bias);
 802a5d2:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a5d6:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 802a5da:	f8d7 11b8 	ldr.w	r1, [r7, #440]	; 0x1b8
 802a5de:	4618      	mov	r0, r3
 802a5e0:	f001 fc6e 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>

    // Consistency check.
    TFLITE_DCHECK_LE(conv_params.activation.min, conv_params.activation.max);
 802a5e4:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 802a5e8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 802a5ec:	429a      	cmp	r2, r3
 802a5ee:	dd01      	ble.n	802a5f4 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSD_SD_PSB_SE_+0x158>
 802a5f0:	f007 fd48 	bl	8032084 <abort>
    TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 802a5f4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 802a5f8:	4618      	mov	r0, r3
 802a5fa:	f7fe f924 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 802a5fe:	4603      	mov	r3, r0
 802a600:	2b04      	cmp	r3, #4
 802a602:	d001      	beq.n	802a608 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSD_SD_PSB_SE_+0x16c>
 802a604:	f007 fd3e 	bl	8032084 <abort>
    TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
 802a608:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 802a60c:	4618      	mov	r0, r3
 802a60e:	f7fe f91a 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 802a612:	4603      	mov	r3, r0
 802a614:	2b04      	cmp	r3, #4
 802a616:	d001      	beq.n	802a61c <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSD_SD_PSB_SE_+0x180>
 802a618:	f007 fd34 	bl	8032084 <abort>
    TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 802a61c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 802a620:	4618      	mov	r0, r3
 802a622:	f7fe f910 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 802a626:	4603      	mov	r3, r0
 802a628:	2b04      	cmp	r3, #4
 802a62a:	d001      	beq.n	802a630 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSD_SD_PSB_SE_+0x194>
 802a62c:	f007 fd2a 	bl	8032084 <abort>
    const int batch_size = MatchingDim(input_shape, 0, output_shape, 0);
 802a630:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 802a634:	f107 0094 	add.w	r0, r7, #148	; 0x94
 802a638:	2300      	movs	r3, #0
 802a63a:	2100      	movs	r1, #0
 802a63c:	f7ff fbc1 	bl	8029dc2 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 802a640:	f8c7 0194 	str.w	r0, [r7, #404]	; 0x194
    const int input_depth = MatchingDim(input_shape, 3, filter_shape, 3);
 802a644:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 802a648:	f107 0094 	add.w	r0, r7, #148	; 0x94
 802a64c:	2303      	movs	r3, #3
 802a64e:	2103      	movs	r1, #3
 802a650:	f7ff fbb7 	bl	8029dc2 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 802a654:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
    const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
 802a658:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 802a65c:	f107 00ac 	add.w	r0, r7, #172	; 0xac
 802a660:	2303      	movs	r3, #3
 802a662:	2100      	movs	r1, #0
 802a664:	f7ff fbad 	bl	8029dc2 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 802a668:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
    if (tflite::micro::GetTensorData<int8_t>(bias)) {
 802a66c:	f8d7 01b8 	ldr.w	r0, [r7, #440]	; 0x1b8
 802a670:	f7ff f856 	bl	8029720 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 802a674:	4603      	mov	r3, r0
 802a676:	2b00      	cmp	r3, #0
 802a678:	bf14      	ite	ne
 802a67a:	2301      	movne	r3, #1
 802a67c:	2300      	moveq	r3, #0
 802a67e:	b2db      	uxtb	r3, r3
 802a680:	2b00      	cmp	r3, #0
 802a682:	d00b      	beq.n	802a69c <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSD_SD_PSB_SE_+0x200>
      TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
 802a684:	f107 0364 	add.w	r3, r7, #100	; 0x64
 802a688:	4618      	mov	r0, r3
 802a68a:	f7fe faaf 	bl	8028bec <_ZNK6tflite12RuntimeShape8FlatSizeEv>
 802a68e:	4602      	mov	r2, r0
 802a690:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 802a694:	4293      	cmp	r3, r2
 802a696:	d001      	beq.n	802a69c <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSD_SD_PSB_SE_+0x200>
 802a698:	f007 fcf4 	bl	8032084 <abort>
    }

    // Initialize cmsis_nn dimensions
    // Input
    cmsis_nn_dims input_dims;
    input_dims.n = batch_size;
 802a69c:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a6a0:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 802a6a4:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 802a6a8:	601a      	str	r2, [r3, #0]
    input_dims.h = input_shape.Dims(1);
 802a6aa:	f107 0394 	add.w	r3, r7, #148	; 0x94
 802a6ae:	2101      	movs	r1, #1
 802a6b0:	4618      	mov	r0, r3
 802a6b2:	f7fe fa63 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802a6b6:	4602      	mov	r2, r0
 802a6b8:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a6bc:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 802a6c0:	605a      	str	r2, [r3, #4]
    input_dims.w = input_shape.Dims(2);
 802a6c2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 802a6c6:	2102      	movs	r1, #2
 802a6c8:	4618      	mov	r0, r3
 802a6ca:	f7fe fa57 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802a6ce:	4602      	mov	r2, r0
 802a6d0:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a6d4:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 802a6d8:	609a      	str	r2, [r3, #8]
    input_dims.c = input_depth;
 802a6da:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a6de:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 802a6e2:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 802a6e6:	60da      	str	r2, [r3, #12]

    // Filter
    cmsis_nn_dims filter_dims;
    filter_dims.n = output_depth;
 802a6e8:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a6ec:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 802a6f0:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 802a6f4:	601a      	str	r2, [r3, #0]
    filter_dims.h = filter_shape.Dims(1);
 802a6f6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 802a6fa:	2101      	movs	r1, #1
 802a6fc:	4618      	mov	r0, r3
 802a6fe:	f7fe fa3d 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802a702:	4602      	mov	r2, r0
 802a704:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a708:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 802a70c:	605a      	str	r2, [r3, #4]
    filter_dims.w = filter_shape.Dims(2);
 802a70e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 802a712:	2102      	movs	r1, #2
 802a714:	4618      	mov	r0, r3
 802a716:	f7fe fa31 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802a71a:	4602      	mov	r2, r0
 802a71c:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a720:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 802a724:	609a      	str	r2, [r3, #8]
    filter_dims.c = input_depth;
 802a726:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a72a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 802a72e:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 802a732:	60da      	str	r2, [r3, #12]

    // Bias
    cmsis_nn_dims bias_dims;
    bias_dims.n = 1;
 802a734:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a738:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 802a73c:	2201      	movs	r2, #1
 802a73e:	601a      	str	r2, [r3, #0]
    bias_dims.h = 1;
 802a740:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a744:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 802a748:	2201      	movs	r2, #1
 802a74a:	605a      	str	r2, [r3, #4]
    bias_dims.w = 1;
 802a74c:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a750:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 802a754:	2201      	movs	r2, #1
 802a756:	609a      	str	r2, [r3, #8]
    bias_dims.c = output_depth;
 802a758:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a75c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 802a760:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 802a764:	60da      	str	r2, [r3, #12]

    // Output
    cmsis_nn_dims output_dims;
    output_dims.n = batch_size;
 802a766:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a76a:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 802a76e:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 802a772:	601a      	str	r2, [r3, #0]
    output_dims.h = output_shape.Dims(1);
 802a774:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 802a778:	2101      	movs	r1, #1
 802a77a:	4618      	mov	r0, r3
 802a77c:	f7fe f9fe 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802a780:	4602      	mov	r2, r0
 802a782:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a786:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 802a78a:	605a      	str	r2, [r3, #4]
    output_dims.w = output_shape.Dims(2);
 802a78c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 802a790:	2102      	movs	r1, #2
 802a792:	4618      	mov	r0, r3
 802a794:	f7fe f9f2 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802a798:	4602      	mov	r2, r0
 802a79a:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a79e:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 802a7a2:	609a      	str	r2, [r3, #8]
    output_dims.c = output_depth;
 802a7a4:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a7a8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 802a7ac:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 802a7b0:	60da      	str	r2, [r3, #12]

    // Initialize cmsis_nn context
    cmsis_nn_context ctx;
    ctx.buf = nullptr;
 802a7b2:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a7b6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 802a7ba:	2200      	movs	r2, #0
 802a7bc:	601a      	str	r2, [r3, #0]
    ctx.size = 0;
 802a7be:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a7c2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 802a7c6:	2200      	movs	r2, #0
 802a7c8:	605a      	str	r2, [r3, #4]

    if (data.buffer_idx > -1) {
 802a7ca:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a7ce:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 802a7d2:	681b      	ldr	r3, [r3, #0]
 802a7d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802a7d6:	2b00      	cmp	r3, #0
 802a7d8:	db17      	blt.n	802a80a <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSD_SD_PSB_SE_+0x36e>
      ctx.buf = context->GetScratchBuffer(context, data.buffer_idx);
 802a7da:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a7de:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 802a7e2:	681b      	ldr	r3, [r3, #0]
 802a7e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802a7e6:	f507 72cc 	add.w	r2, r7, #408	; 0x198
 802a7ea:	f5a2 72c8 	sub.w	r2, r2, #400	; 0x190
 802a7ee:	6812      	ldr	r2, [r2, #0]
 802a7f0:	6b51      	ldr	r1, [r2, #52]	; 0x34
 802a7f2:	f507 72cc 	add.w	r2, r7, #408	; 0x198
 802a7f6:	f5a2 72c2 	sub.w	r2, r2, #388	; 0x184
 802a7fa:	6810      	ldr	r0, [r2, #0]
 802a7fc:	4798      	blx	r3
 802a7fe:	4602      	mov	r2, r0
 802a800:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a804:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 802a808:	601a      	str	r2, [r3, #0]
      // arm_convolve_wrapper_s8_get_buffer_size
    }

    // arm_convolve_wrapper_s8 dispatches the optimized kernel accordingly with
    // the parameters passed
    TFLITE_DCHECK_EQ(
 802a80a:	f8d7 01b0 	ldr.w	r0, [r7, #432]	; 0x1b0
 802a80e:	f7fe ff87 	bl	8029720 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 802a812:	4605      	mov	r5, r0
 802a814:	f8d7 01b4 	ldr.w	r0, [r7, #436]	; 0x1b4
 802a818:	f7fe ff82 	bl	8029720 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 802a81c:	4606      	mov	r6, r0
 802a81e:	f8d7 01b8 	ldr.w	r0, [r7, #440]	; 0x1b8
 802a822:	f7ff fabf 	bl	8029da4 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 802a826:	6078      	str	r0, [r7, #4]
 802a828:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 802a82c:	f7fe ff87 	bl	802973e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 802a830:	4603      	mov	r3, r0
 802a832:	f107 0454 	add.w	r4, r7, #84	; 0x54
 802a836:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 802a83a:	f107 01cc 	add.w	r1, r7, #204	; 0xcc
 802a83e:	f107 001c 	add.w	r0, r7, #28
 802a842:	9306      	str	r3, [sp, #24]
 802a844:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802a848:	9305      	str	r3, [sp, #20]
 802a84a:	687b      	ldr	r3, [r7, #4]
 802a84c:	9304      	str	r3, [sp, #16]
 802a84e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 802a852:	9303      	str	r3, [sp, #12]
 802a854:	9602      	str	r6, [sp, #8]
 802a856:	f107 0344 	add.w	r3, r7, #68	; 0x44
 802a85a:	9301      	str	r3, [sp, #4]
 802a85c:	9500      	str	r5, [sp, #0]
 802a85e:	4623      	mov	r3, r4
 802a860:	f7ed fb15 	bl	8017e8e <arm_convolve_wrapper_s8>
 802a864:	4603      	mov	r3, r0
 802a866:	2b00      	cmp	r3, #0
 802a868:	d001      	beq.n	802a86e <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSD_SD_PSB_SE_+0x3d2>
 802a86a:	f007 fc0b 	bl	8032084 <abort>
    RuntimeShape bias_shape = tflite::micro::GetTensorShape(bias);
 802a86e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 802a872:	4618      	mov	r0, r3
 802a874:	f7fd ffd1 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
    RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 802a878:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 802a87c:	4618      	mov	r0, r3
 802a87e:	f7fd ffcc 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
    RuntimeShape input_shape = tflite::micro::GetTensorShape(input);
 802a882:	f107 0394 	add.w	r3, r7, #148	; 0x94
 802a886:	4618      	mov	r0, r3
 802a888:	f7fd ffc7 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
    RuntimeShape filter_shape = tflite::micro::GetTensorShape(filter);
 802a88c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 802a890:	4618      	mov	r0, r3
 802a892:	f7fd ffc2 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
            &ctx, &conv_params, &quant_params, &input_dims,
            tflite::micro::GetTensorData<int8_t>(input), &filter_dims,
            tflite::micro::GetTensorData<int8_t>(filter), &bias_dims,
            tflite::micro::GetTensorData<int32_t>(bias), &output_dims,
            tflite::micro::GetTensorData<int8_t>(output)),
        ARM_MATH_SUCCESS);
 802a896:	e075      	b.n	802a984 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSD_SD_PSB_SE_+0x4e8>
  } else {
    reference_integer_ops::ConvPerChannel(
        ConvParamsQuantized(params, data.reference_op_data),
 802a898:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a89c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 802a8a0:	681a      	ldr	r2, [r3, #0]
 802a8a2:	f107 00f4 	add.w	r0, r7, #244	; 0xf4
 802a8a6:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a8aa:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 802a8ae:	6819      	ldr	r1, [r3, #0]
 802a8b0:	f000 f9fd 	bl	802acae <_ZN6tflite19ConvParamsQuantizedERK16TfLiteConvParamsRKNS_10OpDataConvE>
        data.reference_op_data.per_channel_output_multiplier,
 802a8b4:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a8b8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 802a8bc:	681b      	ldr	r3, [r3, #0]
 802a8be:	6a5c      	ldr	r4, [r3, #36]	; 0x24
        data.reference_op_data.per_channel_output_shift,
 802a8c0:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 802a8c4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 802a8c8:	681b      	ldr	r3, [r3, #0]
 802a8ca:	6a9d      	ldr	r5, [r3, #40]	; 0x28
        tflite::micro::GetTensorShape(input),
 802a8cc:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 802a8d0:	f8d7 11b0 	ldr.w	r1, [r7, #432]	; 0x1b0
 802a8d4:	4618      	mov	r0, r3
 802a8d6:	f001 faf3 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    reference_integer_ops::ConvPerChannel(
 802a8da:	f8d7 01b0 	ldr.w	r0, [r7, #432]	; 0x1b0
 802a8de:	f7fe ff1f 	bl	8029720 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 802a8e2:	4606      	mov	r6, r0
        tflite::micro::GetTensorData<int8_t>(input),
        tflite::micro::GetTensorShape(filter),
 802a8e4:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 802a8e8:	f8d7 11b4 	ldr.w	r1, [r7, #436]	; 0x1b4
 802a8ec:	4618      	mov	r0, r3
 802a8ee:	f001 fae7 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    reference_integer_ops::ConvPerChannel(
 802a8f2:	f8d7 01b4 	ldr.w	r0, [r7, #436]	; 0x1b4
 802a8f6:	f7fe ff13 	bl	8029720 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 802a8fa:	6078      	str	r0, [r7, #4]
        tflite::micro::GetTensorData<int8_t>(filter),
        tflite::micro::GetTensorShape(bias),
 802a8fc:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 802a900:	f8d7 11b8 	ldr.w	r1, [r7, #440]	; 0x1b8
 802a904:	4618      	mov	r0, r3
 802a906:	f001 fadb 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    reference_integer_ops::ConvPerChannel(
 802a90a:	f8d7 01b8 	ldr.w	r0, [r7, #440]	; 0x1b8
 802a90e:	f7ff fa49 	bl	8029da4 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 802a912:	6038      	str	r0, [r7, #0]
        tflite::micro::GetTensorData<int32_t>(bias),
        tflite::micro::GetTensorShape(output),
 802a914:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 802a918:	f8d7 11bc 	ldr.w	r1, [r7, #444]	; 0x1bc
 802a91c:	4618      	mov	r0, r3
 802a91e:	f001 facf 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    reference_integer_ops::ConvPerChannel(
 802a922:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 802a926:	f7fe ff0a 	bl	802973e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 802a92a:	4603      	mov	r3, r0
 802a92c:	f507 7296 	add.w	r2, r7, #300	; 0x12c
 802a930:	f107 00f4 	add.w	r0, r7, #244	; 0xf4
 802a934:	9306      	str	r3, [sp, #24]
 802a936:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 802a93a:	9305      	str	r3, [sp, #20]
 802a93c:	683b      	ldr	r3, [r7, #0]
 802a93e:	9304      	str	r3, [sp, #16]
 802a940:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 802a944:	9303      	str	r3, [sp, #12]
 802a946:	687b      	ldr	r3, [r7, #4]
 802a948:	9302      	str	r3, [sp, #8]
 802a94a:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 802a94e:	9301      	str	r3, [sp, #4]
 802a950:	9600      	str	r6, [sp, #0]
 802a952:	4613      	mov	r3, r2
 802a954:	462a      	mov	r2, r5
 802a956:	4621      	mov	r1, r4
 802a958:	f7ff fa62 	bl	8029e20 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>
        tflite::micro::GetTensorShape(output),
 802a95c:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 802a960:	4618      	mov	r0, r3
 802a962:	f7fd ff5a 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
        tflite::micro::GetTensorShape(bias),
 802a966:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 802a96a:	4618      	mov	r0, r3
 802a96c:	f7fd ff55 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
        tflite::micro::GetTensorShape(filter),
 802a970:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 802a974:	4618      	mov	r0, r3
 802a976:	f7fd ff50 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
        tflite::micro::GetTensorShape(input),
 802a97a:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 802a97e:	4618      	mov	r0, r3
 802a980:	f7fd ff4b 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
        tflite::micro::GetTensorData<int8_t>(output));
  }
  return kTfLiteOk;
 802a984:	2300      	movs	r3, #0
}
 802a986:	4618      	mov	r0, r3
 802a988:	f507 77ce 	add.w	r7, r7, #412	; 0x19c
 802a98c:	46bd      	mov	sp, r7
 802a98e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0802a990 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 802a990:	b590      	push	{r4, r7, lr}
 802a992:	b0bb      	sub	sp, #236	; 0xec
 802a994:	af06      	add	r7, sp, #24
 802a996:	6078      	str	r0, [r7, #4]
 802a998:	6039      	str	r1, [r7, #0]
  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kConvInputTensor);
 802a99a:	4b5a      	ldr	r3, [pc, #360]	; (802ab04 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x174>)
 802a99c:	681b      	ldr	r3, [r3, #0]
 802a99e:	461a      	mov	r2, r3
 802a9a0:	6839      	ldr	r1, [r7, #0]
 802a9a2:	6878      	ldr	r0, [r7, #4]
 802a9a4:	f7fe f9be 	bl	8028d24 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 802a9a8:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
  const TfLiteEvalTensor* filter =
      tflite::micro::GetEvalInput(context, node, kConvWeightsTensor);
 802a9ac:	4b56      	ldr	r3, [pc, #344]	; (802ab08 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x178>)
 802a9ae:	681b      	ldr	r3, [r3, #0]
 802a9b0:	461a      	mov	r2, r3
 802a9b2:	6839      	ldr	r1, [r7, #0]
 802a9b4:	6878      	ldr	r0, [r7, #4]
 802a9b6:	f7fe f9b5 	bl	8028d24 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 802a9ba:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
  const TfLiteEvalTensor* bias =
      (NumInputs(node) == 3)
 802a9be:	6838      	ldr	r0, [r7, #0]
 802a9c0:	f7ff f9d6 	bl	8029d70 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 802a9c4:	4603      	mov	r3, r0
          ? tflite::micro::GetEvalInput(context, node, kConvBiasTensor)
 802a9c6:	2b03      	cmp	r3, #3
 802a9c8:	d108      	bne.n	802a9dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4c>
 802a9ca:	4b50      	ldr	r3, [pc, #320]	; (802ab0c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x17c>)
 802a9cc:	681b      	ldr	r3, [r3, #0]
 802a9ce:	461a      	mov	r2, r3
 802a9d0:	6839      	ldr	r1, [r7, #0]
 802a9d2:	6878      	ldr	r0, [r7, #4]
 802a9d4:	f7fe f9a6 	bl	8028d24 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 802a9d8:	4603      	mov	r3, r0
 802a9da:	e000      	b.n	802a9de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4e>
 802a9dc:	2300      	movs	r3, #0
          : nullptr;
 802a9de:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kConvOutputTensor);
 802a9e2:	4b4b      	ldr	r3, [pc, #300]	; (802ab10 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x180>)
 802a9e4:	681b      	ldr	r3, [r3, #0]
 802a9e6:	461a      	mov	r2, r3
 802a9e8:	6839      	ldr	r1, [r7, #0]
 802a9ea:	6878      	ldr	r0, [r7, #4]
 802a9ec:	f7fe f9aa 	bl	8028d44 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 802a9f0:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

  TFLITE_DCHECK(node->builtin_data != nullptr);
 802a9f4:	683b      	ldr	r3, [r7, #0]
 802a9f6:	695b      	ldr	r3, [r3, #20]
 802a9f8:	2b00      	cmp	r3, #0
 802a9fa:	d101      	bne.n	802aa00 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x70>
 802a9fc:	f007 fb42 	bl	8032084 <abort>
  const auto& params =
 802aa00:	683b      	ldr	r3, [r7, #0]
 802aa02:	695b      	ldr	r3, [r3, #20]
 802aa04:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
      *(reinterpret_cast<TfLiteConvParams*>(node->builtin_data));
  TFLITE_DCHECK(node->user_data != nullptr);
 802aa08:	683b      	ldr	r3, [r7, #0]
 802aa0a:	691b      	ldr	r3, [r3, #16]
 802aa0c:	2b00      	cmp	r3, #0
 802aa0e:	d101      	bne.n	802aa14 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x84>
 802aa10:	f007 fb38 	bl	8032084 <abort>
  const OpData& data = *(static_cast<const OpData*>(node->user_data));
 802aa14:	683b      	ldr	r3, [r7, #0]
 802aa16:	691b      	ldr	r3, [r3, #16]
 802aa18:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

  TF_LITE_ENSURE_EQ(context, input->type, output->type);
 802aa1c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 802aa20:	7a1a      	ldrb	r2, [r3, #8]
 802aa22:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 802aa26:	7a1b      	ldrb	r3, [r3, #8]
 802aa28:	429a      	cmp	r2, r3
 802aa2a:	d016      	beq.n	802aa5a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xca>
 802aa2c:	687b      	ldr	r3, [r7, #4]
 802aa2e:	695c      	ldr	r4, [r3, #20]
 802aa30:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 802aa34:	7a1b      	ldrb	r3, [r3, #8]
 802aa36:	461a      	mov	r2, r3
 802aa38:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 802aa3c:	7a1b      	ldrb	r3, [r3, #8]
 802aa3e:	9303      	str	r3, [sp, #12]
 802aa40:	9202      	str	r2, [sp, #8]
 802aa42:	4b34      	ldr	r3, [pc, #208]	; (802ab14 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x184>)
 802aa44:	9301      	str	r3, [sp, #4]
 802aa46:	4b34      	ldr	r3, [pc, #208]	; (802ab18 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x188>)
 802aa48:	9300      	str	r3, [sp, #0]
 802aa4a:	f44f 7386 	mov.w	r3, #268	; 0x10c
 802aa4e:	4a33      	ldr	r2, [pc, #204]	; (802ab1c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x18c>)
 802aa50:	4933      	ldr	r1, [pc, #204]	; (802ab20 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x190>)
 802aa52:	6878      	ldr	r0, [r7, #4]
 802aa54:	47a0      	blx	r4
 802aa56:	2301      	movs	r3, #1
 802aa58:	e04f      	b.n	802aafa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x16a>
  TF_LITE_ENSURE_MSG(context, input->type == filter->type,
 802aa5a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 802aa5e:	7a1a      	ldrb	r2, [r3, #8]
 802aa60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 802aa64:	7a1b      	ldrb	r3, [r3, #8]
 802aa66:	429a      	cmp	r2, r3
 802aa68:	d006      	beq.n	802aa78 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xe8>
 802aa6a:	687b      	ldr	r3, [r7, #4]
 802aa6c:	695b      	ldr	r3, [r3, #20]
 802aa6e:	492d      	ldr	r1, [pc, #180]	; (802ab24 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x194>)
 802aa70:	6878      	ldr	r0, [r7, #4]
 802aa72:	4798      	blx	r3
 802aa74:	2301      	movs	r3, #1
 802aa76:	e040      	b.n	802aafa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x16a>
                     "Hybrid models are not supported on TFLite Micro.");

  switch (input->type) {  // Already know in/out types are same.
 802aa78:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 802aa7c:	7a1b      	ldrb	r3, [r3, #8]
 802aa7e:	2b01      	cmp	r3, #1
 802aa80:	d002      	beq.n	802aa88 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xf8>
 802aa82:	2b09      	cmp	r3, #9
 802aa84:	d011      	beq.n	802aaaa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x11a>
 802aa86:	e028      	b.n	802aada <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x14a>
    case kTfLiteFloat32: {
      #if EI_TFLITE_DISABLE_CONV_2D_IN_F32
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 802aa88:	687b      	ldr	r3, [r7, #4]
 802aa8a:	695c      	ldr	r4, [r3, #20]
 802aa8c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 802aa90:	7a1b      	ldrb	r3, [r3, #8]
 802aa92:	4618      	mov	r0, r3
 802aa94:	f7fc ff7a 	bl	802798c <TfLiteTypeGetName>
 802aa98:	4602      	mov	r2, r0
 802aa9a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 802aa9e:	7a1b      	ldrb	r3, [r3, #8]
 802aaa0:	4921      	ldr	r1, [pc, #132]	; (802ab28 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x198>)
 802aaa2:	6878      	ldr	r0, [r7, #4]
 802aaa4:	47a0      	blx	r4
                      TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 802aaa6:	2301      	movs	r3, #1
 802aaa8:	e027      	b.n	802aafa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x16a>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
                      TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
      #endif

      return EvalQuantizedPerChannel(context, node, params, data, input, filter,
 802aaaa:	2300      	movs	r3, #0
 802aaac:	9304      	str	r3, [sp, #16]
 802aaae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 802aab2:	9303      	str	r3, [sp, #12]
 802aab4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 802aab8:	9302      	str	r3, [sp, #8]
 802aaba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 802aabe:	9301      	str	r3, [sp, #4]
 802aac0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 802aac4:	9300      	str	r3, [sp, #0]
 802aac6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 802aaca:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 802aace:	6839      	ldr	r1, [r7, #0]
 802aad0:	6878      	ldr	r0, [r7, #4]
 802aad2:	f7ff fce3 	bl	802a49c <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSD_SD_PSB_SE_>
 802aad6:	4603      	mov	r3, r0
                                     bias, output, nullptr);
 802aad8:	e00f      	b.n	802aafa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x16a>
      break;
    default:
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 802aada:	687b      	ldr	r3, [r7, #4]
 802aadc:	695c      	ldr	r4, [r3, #20]
 802aade:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 802aae2:	7a1b      	ldrb	r3, [r3, #8]
 802aae4:	4618      	mov	r0, r3
 802aae6:	f7fc ff51 	bl	802798c <TfLiteTypeGetName>
 802aaea:	4602      	mov	r2, r0
 802aaec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 802aaf0:	7a1b      	ldrb	r3, [r3, #8]
 802aaf2:	490d      	ldr	r1, [pc, #52]	; (802ab28 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x198>)
 802aaf4:	6878      	ldr	r0, [r7, #4]
 802aaf6:	47a0      	blx	r4
                         TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 802aaf8:	2301      	movs	r3, #1
  }
  return kTfLiteOk;
}
 802aafa:	4618      	mov	r0, r3
 802aafc:	37d4      	adds	r7, #212	; 0xd4
 802aafe:	46bd      	mov	sp, r7
 802ab00:	bd90      	pop	{r4, r7, pc}
 802ab02:	bf00      	nop
 802ab04:	08036cbc 	.word	0x08036cbc
 802ab08:	08036cc0 	.word	0x08036cc0
 802ab0c:	08036cc4 	.word	0x08036cc4
 802ab10:	08036cc8 	.word	0x08036cc8
 802ab14:	08034cf4 	.word	0x08034cf4
 802ab18:	08034d04 	.word	0x08034d04
 802ab1c:	08034bfc 	.word	0x08034bfc
 802ab20:	08034cd8 	.word	0x08034cd8
 802ab24:	08034d10 	.word	0x08034d10
 802ab28:	08034dc8 	.word	0x08034dc8

0802ab2c <_ZN6tflite16Register_CONV_2DEv>:

}  // namespace

TfLiteRegistration Register_CONV_2D() {
 802ab2c:	b4b0      	push	{r4, r5, r7}
 802ab2e:	b083      	sub	sp, #12
 802ab30:	af00      	add	r7, sp, #0
 802ab32:	6078      	str	r0, [r7, #4]
          /*prepare=*/Prepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
 802ab34:	687b      	ldr	r3, [r7, #4]
 802ab36:	4a07      	ldr	r2, [pc, #28]	; (802ab54 <_ZN6tflite16Register_CONV_2DEv+0x28>)
 802ab38:	461c      	mov	r4, r3
 802ab3a:	4615      	mov	r5, r2
 802ab3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802ab3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802ab40:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 802ab44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 802ab48:	6878      	ldr	r0, [r7, #4]
 802ab4a:	370c      	adds	r7, #12
 802ab4c:	46bd      	mov	sp, r7
 802ab4e:	bcb0      	pop	{r4, r5, r7}
 802ab50:	4770      	bx	lr
 802ab52:	bf00      	nop
 802ab54:	08034de4 	.word	0x08034de4

0802ab58 <_ZN6tflite24ComputePaddingWithOffsetEiiiiiPi>:

// It's not guaranteed that padding is symmetric. It's important to keep
// offset for algorithms need all paddings.
inline int ComputePaddingWithOffset(int stride, int dilation_rate, int in_size,
                                    int filter_size, int out_size,
                                    int* offset) {
 802ab58:	b480      	push	{r7}
 802ab5a:	b087      	sub	sp, #28
 802ab5c:	af00      	add	r7, sp, #0
 802ab5e:	60f8      	str	r0, [r7, #12]
 802ab60:	60b9      	str	r1, [r7, #8]
 802ab62:	607a      	str	r2, [r7, #4]
 802ab64:	603b      	str	r3, [r7, #0]
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
 802ab66:	683b      	ldr	r3, [r7, #0]
 802ab68:	3b01      	subs	r3, #1
 802ab6a:	68ba      	ldr	r2, [r7, #8]
 802ab6c:	fb02 f303 	mul.w	r3, r2, r3
 802ab70:	3301      	adds	r3, #1
 802ab72:	617b      	str	r3, [r7, #20]
  int total_padding =
      ((out_size - 1) * stride + effective_filter_size - in_size);
 802ab74:	6a3b      	ldr	r3, [r7, #32]
 802ab76:	3b01      	subs	r3, #1
 802ab78:	68fa      	ldr	r2, [r7, #12]
 802ab7a:	fb03 f202 	mul.w	r2, r3, r2
 802ab7e:	697b      	ldr	r3, [r7, #20]
 802ab80:	441a      	add	r2, r3
  int total_padding =
 802ab82:	687b      	ldr	r3, [r7, #4]
 802ab84:	1ad3      	subs	r3, r2, r3
 802ab86:	613b      	str	r3, [r7, #16]
  total_padding = total_padding > 0 ? total_padding : 0;
 802ab88:	693b      	ldr	r3, [r7, #16]
 802ab8a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 802ab8e:	613b      	str	r3, [r7, #16]
  *offset = total_padding % 2;
 802ab90:	693b      	ldr	r3, [r7, #16]
 802ab92:	2b00      	cmp	r3, #0
 802ab94:	f003 0301 	and.w	r3, r3, #1
 802ab98:	bfb8      	it	lt
 802ab9a:	425b      	neglt	r3, r3
 802ab9c:	461a      	mov	r2, r3
 802ab9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802aba0:	601a      	str	r2, [r3, #0]
  return total_padding / 2;
 802aba2:	693b      	ldr	r3, [r7, #16]
 802aba4:	0fda      	lsrs	r2, r3, #31
 802aba6:	4413      	add	r3, r2
 802aba8:	105b      	asrs	r3, r3, #1
}
 802abaa:	4618      	mov	r0, r3
 802abac:	371c      	adds	r7, #28
 802abae:	46bd      	mov	sp, r7
 802abb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802abb4:	4770      	bx	lr

0802abb6 <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii>:

// Matching GetWindowedOutputSize in TensorFlow.
inline int ComputeOutSize(TfLitePadding padding, int image_size,
                          int filter_size, int stride, int dilation_rate = 1) {
 802abb6:	b480      	push	{r7}
 802abb8:	b087      	sub	sp, #28
 802abba:	af00      	add	r7, sp, #0
 802abbc:	60b9      	str	r1, [r7, #8]
 802abbe:	607a      	str	r2, [r7, #4]
 802abc0:	603b      	str	r3, [r7, #0]
 802abc2:	4603      	mov	r3, r0
 802abc4:	73fb      	strb	r3, [r7, #15]
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
 802abc6:	687b      	ldr	r3, [r7, #4]
 802abc8:	3b01      	subs	r3, #1
 802abca:	6a3a      	ldr	r2, [r7, #32]
 802abcc:	fb02 f303 	mul.w	r3, r2, r3
 802abd0:	3301      	adds	r3, #1
 802abd2:	617b      	str	r3, [r7, #20]

  // TODO(b/186448822): This uses 0 since the function has no other way to
  // report error case
  if (stride == 0) return 0;
 802abd4:	683b      	ldr	r3, [r7, #0]
 802abd6:	2b00      	cmp	r3, #0
 802abd8:	d101      	bne.n	802abde <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x28>
 802abda:	2300      	movs	r3, #0
 802abdc:	e017      	b.n	802ac0e <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x58>

  switch (padding) {
 802abde:	7bfb      	ldrb	r3, [r7, #15]
 802abe0:	2b01      	cmp	r3, #1
 802abe2:	d002      	beq.n	802abea <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x34>
 802abe4:	2b02      	cmp	r3, #2
 802abe6:	d008      	beq.n	802abfa <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x44>
 802abe8:	e010      	b.n	802ac0c <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x56>
    case kTfLitePaddingSame:
      return (image_size + stride - 1) / stride;
 802abea:	68ba      	ldr	r2, [r7, #8]
 802abec:	683b      	ldr	r3, [r7, #0]
 802abee:	4413      	add	r3, r2
 802abf0:	1e5a      	subs	r2, r3, #1
 802abf2:	683b      	ldr	r3, [r7, #0]
 802abf4:	fb92 f3f3 	sdiv	r3, r2, r3
 802abf8:	e009      	b.n	802ac0e <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x58>
    case kTfLitePaddingValid:
      return (image_size + stride - effective_filter_size) / stride;
 802abfa:	68ba      	ldr	r2, [r7, #8]
 802abfc:	683b      	ldr	r3, [r7, #0]
 802abfe:	441a      	add	r2, r3
 802ac00:	697b      	ldr	r3, [r7, #20]
 802ac02:	1ad2      	subs	r2, r2, r3
 802ac04:	683b      	ldr	r3, [r7, #0]
 802ac06:	fb92 f3f3 	sdiv	r3, r2, r3
 802ac0a:	e000      	b.n	802ac0e <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x58>
    default:
      return 0;
 802ac0c:	2300      	movs	r3, #0
  }
}
 802ac0e:	4618      	mov	r0, r3
 802ac10:	371c      	adds	r7, #28
 802ac12:	46bd      	mov	sp, r7
 802ac14:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ac18:	4770      	bx	lr

0802ac1a <_ZN6tflite25ComputePaddingHeightWidthEiiiiiiii13TfLitePaddingPiS1_>:

inline TfLitePaddingValues ComputePaddingHeightWidth(
    int stride_height, int stride_width, int dilation_rate_height,
    int dilation_rate_width, int in_height, int in_width, int filter_height,
    int filter_width, TfLitePadding padding, int* out_height, int* out_width) {
 802ac1a:	b580      	push	{r7, lr}
 802ac1c:	b088      	sub	sp, #32
 802ac1e:	af02      	add	r7, sp, #8
 802ac20:	60f8      	str	r0, [r7, #12]
 802ac22:	60b9      	str	r1, [r7, #8]
 802ac24:	607a      	str	r2, [r7, #4]
 802ac26:	603b      	str	r3, [r7, #0]
  *out_width = ComputeOutSize(padding, in_width, filter_width, stride_width,
 802ac28:	f897 0034 	ldrb.w	r0, [r7, #52]	; 0x34
 802ac2c:	6a3b      	ldr	r3, [r7, #32]
 802ac2e:	9300      	str	r3, [sp, #0]
 802ac30:	687b      	ldr	r3, [r7, #4]
 802ac32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802ac34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 802ac36:	f7ff ffbe 	bl	802abb6 <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii>
 802ac3a:	4602      	mov	r2, r0
 802ac3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802ac3e:	601a      	str	r2, [r3, #0]
                              dilation_rate_width);
  *out_height = ComputeOutSize(padding, in_height, filter_height, stride_height,
 802ac40:	f897 0034 	ldrb.w	r0, [r7, #52]	; 0x34
 802ac44:	683b      	ldr	r3, [r7, #0]
 802ac46:	9300      	str	r3, [sp, #0]
 802ac48:	68bb      	ldr	r3, [r7, #8]
 802ac4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 802ac4c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 802ac4e:	f7ff ffb2 	bl	802abb6 <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii>
 802ac52:	4602      	mov	r2, r0
 802ac54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802ac56:	601a      	str	r2, [r3, #0]
                               dilation_rate_height);

  TfLitePaddingValues padding_values;
  int offset = 0;
 802ac58:	2300      	movs	r3, #0
 802ac5a:	617b      	str	r3, [r7, #20]
  padding_values.height =
      ComputePaddingWithOffset(stride_height, dilation_rate_height, in_height,
 802ac5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802ac5e:	681b      	ldr	r3, [r3, #0]
 802ac60:	f107 0214 	add.w	r2, r7, #20
 802ac64:	9201      	str	r2, [sp, #4]
 802ac66:	9300      	str	r3, [sp, #0]
 802ac68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802ac6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802ac6c:	6839      	ldr	r1, [r7, #0]
 802ac6e:	68b8      	ldr	r0, [r7, #8]
 802ac70:	f7ff ff72 	bl	802ab58 <_ZN6tflite24ComputePaddingWithOffsetEiiiiiPi>
 802ac74:	4602      	mov	r2, r0
  padding_values.height =
 802ac76:	68fb      	ldr	r3, [r7, #12]
 802ac78:	605a      	str	r2, [r3, #4]
                               filter_height, *out_height, &offset);
  padding_values.height_offset = offset;
 802ac7a:	697a      	ldr	r2, [r7, #20]
 802ac7c:	68fb      	ldr	r3, [r7, #12]
 802ac7e:	60da      	str	r2, [r3, #12]
  padding_values.width =
      ComputePaddingWithOffset(stride_width, dilation_rate_width, in_width,
 802ac80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802ac82:	681b      	ldr	r3, [r3, #0]
 802ac84:	f107 0214 	add.w	r2, r7, #20
 802ac88:	9201      	str	r2, [sp, #4]
 802ac8a:	9300      	str	r3, [sp, #0]
 802ac8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802ac8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802ac90:	6a39      	ldr	r1, [r7, #32]
 802ac92:	6878      	ldr	r0, [r7, #4]
 802ac94:	f7ff ff60 	bl	802ab58 <_ZN6tflite24ComputePaddingWithOffsetEiiiiiPi>
 802ac98:	4602      	mov	r2, r0
  padding_values.width =
 802ac9a:	68fb      	ldr	r3, [r7, #12]
 802ac9c:	601a      	str	r2, [r3, #0]
                               filter_width, *out_width, &offset);
  padding_values.width_offset = offset;
 802ac9e:	697a      	ldr	r2, [r7, #20]
 802aca0:	68fb      	ldr	r3, [r7, #12]
 802aca2:	609a      	str	r2, [r3, #8]
  return padding_values;
 802aca4:	bf00      	nop
}
 802aca6:	68f8      	ldr	r0, [r7, #12]
 802aca8:	3718      	adds	r7, #24
 802acaa:	46bd      	mov	sp, r7
 802acac:	bd80      	pop	{r7, pc}

0802acae <_ZN6tflite19ConvParamsQuantizedERK16TfLiteConvParamsRKNS_10OpDataConvE>:
}

// Returns a ConvParams struct with all the parameters needed for a
// quantized computation.
ConvParams ConvParamsQuantized(const TfLiteConvParams& params,
                               const OpDataConv& data) {
 802acae:	b580      	push	{r7, lr}
 802acb0:	b084      	sub	sp, #16
 802acb2:	af00      	add	r7, sp, #0
 802acb4:	60f8      	str	r0, [r7, #12]
 802acb6:	60b9      	str	r1, [r7, #8]
 802acb8:	607a      	str	r2, [r7, #4]
  ConvParams op_params;
  op_params.input_offset = -data.input_zero_point;
 802acba:	687b      	ldr	r3, [r7, #4]
 802acbc:	691b      	ldr	r3, [r3, #16]
 802acbe:	425a      	negs	r2, r3
 802acc0:	68fb      	ldr	r3, [r7, #12]
 802acc2:	615a      	str	r2, [r3, #20]
  op_params.weights_offset = -data.filter_zero_point;
 802acc4:	687b      	ldr	r3, [r7, #4]
 802acc6:	695b      	ldr	r3, [r3, #20]
 802acc8:	425a      	negs	r2, r3
 802acca:	68fb      	ldr	r3, [r7, #12]
 802accc:	619a      	str	r2, [r3, #24]
  op_params.output_offset = data.output_zero_point;
 802acce:	687b      	ldr	r3, [r7, #4]
 802acd0:	699a      	ldr	r2, [r3, #24]
 802acd2:	68fb      	ldr	r3, [r7, #12]
 802acd4:	61da      	str	r2, [r3, #28]
  op_params.output_multiplier = data.output_multiplier;
 802acd6:	687b      	ldr	r3, [r7, #4]
 802acd8:	69da      	ldr	r2, [r3, #28]
 802acda:	68fb      	ldr	r3, [r7, #12]
 802acdc:	621a      	str	r2, [r3, #32]
  op_params.output_shift = -data.output_shift;
 802acde:	687b      	ldr	r3, [r7, #4]
 802ace0:	6a1b      	ldr	r3, [r3, #32]
 802ace2:	425a      	negs	r2, r3
 802ace4:	68fb      	ldr	r3, [r7, #12]
 802ace6:	625a      	str	r2, [r3, #36]	; 0x24
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
 802ace8:	68bb      	ldr	r3, [r7, #8]
 802acea:	781b      	ldrb	r3, [r3, #0]
 802acec:	4618      	mov	r0, r3
 802acee:	f001 f909 	bl	802bf04 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
 802acf2:	4603      	mov	r3, r0
 802acf4:	461a      	mov	r2, r3
 802acf6:	68fb      	ldr	r3, [r7, #12]
 802acf8:	701a      	strb	r2, [r3, #0]
  op_params.padding_values.height = data.padding.height;
 802acfa:	687b      	ldr	r3, [r7, #4]
 802acfc:	685b      	ldr	r3, [r3, #4]
 802acfe:	b21a      	sxth	r2, r3
 802ad00:	68fb      	ldr	r3, [r7, #12]
 802ad02:	809a      	strh	r2, [r3, #4]
  op_params.padding_values.width = data.padding.width;
 802ad04:	687b      	ldr	r3, [r7, #4]
 802ad06:	681b      	ldr	r3, [r3, #0]
 802ad08:	b21a      	sxth	r2, r3
 802ad0a:	68fb      	ldr	r3, [r7, #12]
 802ad0c:	805a      	strh	r2, [r3, #2]
  op_params.stride_height = params.stride_height;
 802ad0e:	68bb      	ldr	r3, [r7, #8]
 802ad10:	689b      	ldr	r3, [r3, #8]
 802ad12:	b21a      	sxth	r2, r3
 802ad14:	68fb      	ldr	r3, [r7, #12]
 802ad16:	819a      	strh	r2, [r3, #12]
  op_params.stride_width = params.stride_width;
 802ad18:	68bb      	ldr	r3, [r7, #8]
 802ad1a:	685b      	ldr	r3, [r3, #4]
 802ad1c:	b21a      	sxth	r2, r3
 802ad1e:	68fb      	ldr	r3, [r7, #12]
 802ad20:	815a      	strh	r2, [r3, #10]
  op_params.dilation_height_factor = params.dilation_height_factor;
 802ad22:	68bb      	ldr	r3, [r7, #8]
 802ad24:	695b      	ldr	r3, [r3, #20]
 802ad26:	b21a      	sxth	r2, r3
 802ad28:	68fb      	ldr	r3, [r7, #12]
 802ad2a:	821a      	strh	r2, [r3, #16]
  op_params.dilation_width_factor = params.dilation_width_factor;
 802ad2c:	68bb      	ldr	r3, [r7, #8]
 802ad2e:	691b      	ldr	r3, [r3, #16]
 802ad30:	b21a      	sxth	r2, r3
 802ad32:	68fb      	ldr	r3, [r7, #12]
 802ad34:	81da      	strh	r2, [r3, #14]
  op_params.quantized_activation_min = data.output_activation_min;
 802ad36:	687b      	ldr	r3, [r7, #4]
 802ad38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802ad3a:	68fb      	ldr	r3, [r7, #12]
 802ad3c:	629a      	str	r2, [r3, #40]	; 0x28
  op_params.quantized_activation_max = data.output_activation_max;
 802ad3e:	687b      	ldr	r3, [r7, #4]
 802ad40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802ad42:	68fb      	ldr	r3, [r7, #12]
 802ad44:	62da      	str	r2, [r3, #44]	; 0x2c
  return op_params;
 802ad46:	bf00      	nop
}
 802ad48:	68f8      	ldr	r0, [r7, #12]
 802ad4a:	3710      	adds	r7, #16
 802ad4c:	46bd      	mov	sp, r7
 802ad4e:	bd80      	pop	{r7, pc}

0802ad50 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>:
TfLiteStatus CalculateOpDataConv(TfLiteContext* context, TfLiteNode* node,
                                 const TfLiteConvParams& params, int width,
                                 int height, int filter_width,
                                 int filter_height, int out_width,
                                 int out_height, const TfLiteType data_type,
                                 OpDataConv* data) {
 802ad50:	b5f0      	push	{r4, r5, r6, r7, lr}
 802ad52:	b09d      	sub	sp, #116	; 0x74
 802ad54:	af0a      	add	r7, sp, #40	; 0x28
 802ad56:	6278      	str	r0, [r7, #36]	; 0x24
 802ad58:	6239      	str	r1, [r7, #32]
 802ad5a:	61fa      	str	r2, [r7, #28]
 802ad5c:	61bb      	str	r3, [r7, #24]
  bool has_bias = node->inputs->size == 3;
 802ad5e:	6a3b      	ldr	r3, [r7, #32]
 802ad60:	681b      	ldr	r3, [r3, #0]
 802ad62:	681b      	ldr	r3, [r3, #0]
 802ad64:	2b03      	cmp	r3, #3
 802ad66:	bf0c      	ite	eq
 802ad68:	2301      	moveq	r3, #1
 802ad6a:	2300      	movne	r3, #0
 802ad6c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  // Check number of inputs/outputs
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
 802ad70:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 802ad74:	f083 0301 	eor.w	r3, r3, #1
 802ad78:	b2db      	uxtb	r3, r3
 802ad7a:	2b00      	cmp	r3, #0
 802ad7c:	d00f      	beq.n	802ad9e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
 802ad7e:	6a3b      	ldr	r3, [r7, #32]
 802ad80:	681b      	ldr	r3, [r3, #0]
 802ad82:	681b      	ldr	r3, [r3, #0]
 802ad84:	2b02      	cmp	r3, #2
 802ad86:	d00a      	beq.n	802ad9e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
 802ad88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ad8a:	695c      	ldr	r4, [r3, #20]
 802ad8c:	4b68      	ldr	r3, [pc, #416]	; (802af30 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1e0>)
 802ad8e:	9300      	str	r3, [sp, #0]
 802ad90:	2356      	movs	r3, #86	; 0x56
 802ad92:	4a68      	ldr	r2, [pc, #416]	; (802af34 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1e4>)
 802ad94:	4968      	ldr	r1, [pc, #416]	; (802af38 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1e8>)
 802ad96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802ad98:	47a0      	blx	r4
 802ad9a:	2301      	movs	r3, #1
 802ad9c:	e0c4      	b.n	802af28 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1d8>
  TF_LITE_ENSURE_EQ(context, node->outputs->size, 1);
 802ad9e:	6a3b      	ldr	r3, [r7, #32]
 802ada0:	685b      	ldr	r3, [r3, #4]
 802ada2:	681b      	ldr	r3, [r3, #0]
 802ada4:	2b01      	cmp	r3, #1
 802ada6:	d012      	beq.n	802adce <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x7e>
 802ada8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802adaa:	695c      	ldr	r4, [r3, #20]
 802adac:	6a3b      	ldr	r3, [r7, #32]
 802adae:	685b      	ldr	r3, [r3, #4]
 802adb0:	681b      	ldr	r3, [r3, #0]
 802adb2:	2201      	movs	r2, #1
 802adb4:	9203      	str	r2, [sp, #12]
 802adb6:	9302      	str	r3, [sp, #8]
 802adb8:	4b60      	ldr	r3, [pc, #384]	; (802af3c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1ec>)
 802adba:	9301      	str	r3, [sp, #4]
 802adbc:	4b60      	ldr	r3, [pc, #384]	; (802af40 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1f0>)
 802adbe:	9300      	str	r3, [sp, #0]
 802adc0:	2357      	movs	r3, #87	; 0x57
 802adc2:	4a5c      	ldr	r2, [pc, #368]	; (802af34 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1e4>)
 802adc4:	495f      	ldr	r1, [pc, #380]	; (802af44 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1f4>)
 802adc6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802adc8:	47a0      	blx	r4
 802adca:	2301      	movs	r3, #1
 802adcc:	e0ac      	b.n	802af28 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1d8>

  // Matching GetWindowedOutputSize in TensorFlow.
  auto padding = params.padding;
 802adce:	69fb      	ldr	r3, [r7, #28]
 802add0:	781b      	ldrb	r3, [r3, #0]
 802add2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  data->padding = ComputePaddingHeightWidth(
      params.stride_height, params.stride_width, params.dilation_height_factor,
 802add6:	69fb      	ldr	r3, [r7, #28]
 802add8:	6899      	ldr	r1, [r3, #8]
 802adda:	69fb      	ldr	r3, [r7, #28]
 802addc:	685c      	ldr	r4, [r3, #4]
 802adde:	69fb      	ldr	r3, [r7, #28]
 802ade0:	695d      	ldr	r5, [r3, #20]
      params.dilation_width_factor, height, width, filter_height, filter_width,
 802ade2:	69fb      	ldr	r3, [r7, #28]
 802ade4:	691b      	ldr	r3, [r3, #16]
      padding, &out_height, &out_width);
 802ade6:	6fbe      	ldr	r6, [r7, #120]	; 0x78
 802ade8:	f107 0008 	add.w	r0, r7, #8
 802adec:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 802adf0:	9207      	str	r2, [sp, #28]
 802adf2:	f107 0270 	add.w	r2, r7, #112	; 0x70
 802adf6:	9206      	str	r2, [sp, #24]
 802adf8:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 802adfc:	9205      	str	r2, [sp, #20]
 802adfe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 802ae00:	9204      	str	r2, [sp, #16]
 802ae02:	6eba      	ldr	r2, [r7, #104]	; 0x68
 802ae04:	9203      	str	r2, [sp, #12]
 802ae06:	69ba      	ldr	r2, [r7, #24]
 802ae08:	9202      	str	r2, [sp, #8]
 802ae0a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 802ae0c:	9201      	str	r2, [sp, #4]
 802ae0e:	9300      	str	r3, [sp, #0]
 802ae10:	462b      	mov	r3, r5
 802ae12:	4622      	mov	r2, r4
 802ae14:	f7ff ff01 	bl	802ac1a <_ZN6tflite25ComputePaddingHeightWidthEiiiiiiii13TfLitePaddingPiS1_>
 802ae18:	4634      	mov	r4, r6
 802ae1a:	f107 0308 	add.w	r3, r7, #8
 802ae1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 802ae20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  const TfLiteTensor* input = GetInput(context, node, kConvInputTensor);
 802ae24:	2200      	movs	r2, #0
 802ae26:	6a39      	ldr	r1, [r7, #32]
 802ae28:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802ae2a:	f7fd f8f5 	bl	8028018 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 802ae2e:	6438      	str	r0, [r7, #64]	; 0x40
  TF_LITE_ENSURE(context, input != nullptr);
 802ae30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802ae32:	2b00      	cmp	r3, #0
 802ae34:	d10a      	bne.n	802ae4c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xfc>
 802ae36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ae38:	695c      	ldr	r4, [r3, #20]
 802ae3a:	4b43      	ldr	r3, [pc, #268]	; (802af48 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1f8>)
 802ae3c:	9300      	str	r3, [sp, #0]
 802ae3e:	2361      	movs	r3, #97	; 0x61
 802ae40:	4a3c      	ldr	r2, [pc, #240]	; (802af34 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1e4>)
 802ae42:	493d      	ldr	r1, [pc, #244]	; (802af38 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1e8>)
 802ae44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802ae46:	47a0      	blx	r4
 802ae48:	2301      	movs	r3, #1
 802ae4a:	e06d      	b.n	802af28 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1d8>
  const TfLiteTensor* filter = GetInput(context, node, kConvWeightsTensor);
 802ae4c:	2201      	movs	r2, #1
 802ae4e:	6a39      	ldr	r1, [r7, #32]
 802ae50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802ae52:	f7fd f8e1 	bl	8028018 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 802ae56:	63f8      	str	r0, [r7, #60]	; 0x3c
  TF_LITE_ENSURE(context, filter != nullptr);
 802ae58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802ae5a:	2b00      	cmp	r3, #0
 802ae5c:	d10a      	bne.n	802ae74 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x124>
 802ae5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ae60:	695c      	ldr	r4, [r3, #20]
 802ae62:	4b3a      	ldr	r3, [pc, #232]	; (802af4c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
 802ae64:	9300      	str	r3, [sp, #0]
 802ae66:	2363      	movs	r3, #99	; 0x63
 802ae68:	4a32      	ldr	r2, [pc, #200]	; (802af34 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1e4>)
 802ae6a:	4933      	ldr	r1, [pc, #204]	; (802af38 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1e8>)
 802ae6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802ae6e:	47a0      	blx	r4
 802ae70:	2301      	movs	r3, #1
 802ae72:	e059      	b.n	802af28 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1d8>
  const TfLiteTensor* bias =
      GetOptionalInputTensor(context, node, kConvBiasTensor);
 802ae74:	2202      	movs	r2, #2
 802ae76:	6a39      	ldr	r1, [r7, #32]
 802ae78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802ae7a:	f7fd f8fd 	bl	8028078 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
 802ae7e:	63b8      	str	r0, [r7, #56]	; 0x38
  TfLiteTensor* output = GetOutput(context, node, kConvOutputTensor);
 802ae80:	2200      	movs	r2, #0
 802ae82:	6a39      	ldr	r1, [r7, #32]
 802ae84:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802ae86:	f7fd f8d7 	bl	8028038 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 802ae8a:	6378      	str	r0, [r7, #52]	; 0x34
  TF_LITE_ENSURE(context, output != nullptr);
 802ae8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802ae8e:	2b00      	cmp	r3, #0
 802ae90:	d10a      	bne.n	802aea8 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x158>
 802ae92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ae94:	695c      	ldr	r4, [r3, #20]
 802ae96:	4b2e      	ldr	r3, [pc, #184]	; (802af50 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
 802ae98:	9300      	str	r3, [sp, #0]
 802ae9a:	2367      	movs	r3, #103	; 0x67
 802ae9c:	4a25      	ldr	r2, [pc, #148]	; (802af34 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1e4>)
 802ae9e:	4926      	ldr	r1, [pc, #152]	; (802af38 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1e8>)
 802aea0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802aea2:	47a0      	blx	r4
 802aea4:	2301      	movs	r3, #1
 802aea6:	e03f      	b.n	802af28 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1d8>

  // Note that quantized inference requires that all tensors have their
  // parameters set. This is usually done during quantized training.
  if (data_type != kTfLiteFloat32) {
 802aea8:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 802aeac:	2b01      	cmp	r3, #1
 802aeae:	d02e      	beq.n	802af0e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1be>
    int output_channels = filter->dims->data[kConvQuantizedDimension];
 802aeb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802aeb2:	689b      	ldr	r3, [r3, #8]
 802aeb4:	685b      	ldr	r3, [r3, #4]
 802aeb6:	633b      	str	r3, [r7, #48]	; 0x30

    TF_LITE_ENSURE_STATUS(tflite::PopulateConvolutionQuantizationParams(
 802aeb8:	69fb      	ldr	r3, [r7, #28]
 802aeba:	330c      	adds	r3, #12
 802aebc:	607b      	str	r3, [r7, #4]
 802aebe:	6fba      	ldr	r2, [r7, #120]	; 0x78
 802aec0:	321c      	adds	r2, #28
 802aec2:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 802aec4:	3120      	adds	r1, #32
 802aec6:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 802aec8:	302c      	adds	r0, #44	; 0x2c
 802aeca:	6fbc      	ldr	r4, [r7, #120]	; 0x78
 802aecc:	3430      	adds	r4, #48	; 0x30
 802aece:	6fbd      	ldr	r5, [r7, #120]	; 0x78
 802aed0:	6a6d      	ldr	r5, [r5, #36]	; 0x24
 802aed2:	6fbe      	ldr	r6, [r7, #120]	; 0x78
 802aed4:	6ab6      	ldr	r6, [r6, #40]	; 0x28
 802aed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802aed8:	9308      	str	r3, [sp, #32]
 802aeda:	9607      	str	r6, [sp, #28]
 802aedc:	9506      	str	r5, [sp, #24]
 802aede:	9405      	str	r4, [sp, #20]
 802aee0:	9004      	str	r0, [sp, #16]
 802aee2:	9103      	str	r1, [sp, #12]
 802aee4:	9202      	str	r2, [sp, #8]
 802aee6:	687b      	ldr	r3, [r7, #4]
 802aee8:	9301      	str	r3, [sp, #4]
 802aeea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802aeec:	9300      	str	r3, [sp, #0]
 802aeee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802aef0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 802aef2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 802aef4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802aef6:	f7fd f8cf 	bl	8028098 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i>
 802aefa:	4603      	mov	r3, r0
 802aefc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 802af00:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 802af04:	2b00      	cmp	r3, #0
 802af06:	d002      	beq.n	802af0e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1be>
 802af08:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 802af0c:	e00c      	b.n	802af28 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1d8>
        data->per_channel_output_multiplier,
        reinterpret_cast<int*>(data->per_channel_output_shift),
        output_channels));
  }

  data->input_zero_point = input->params.zero_point;
 802af0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802af10:	691a      	ldr	r2, [r3, #16]
 802af12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 802af14:	611a      	str	r2, [r3, #16]
  data->filter_zero_point = filter->params.zero_point;
 802af16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802af18:	691a      	ldr	r2, [r3, #16]
 802af1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 802af1c:	615a      	str	r2, [r3, #20]
  data->output_zero_point = output->params.zero_point;
 802af1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802af20:	691a      	ldr	r2, [r3, #16]
 802af22:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 802af24:	619a      	str	r2, [r3, #24]

  return kTfLiteOk;
 802af26:	2300      	movs	r3, #0
}
 802af28:	4618      	mov	r0, r3
 802af2a:	374c      	adds	r7, #76	; 0x4c
 802af2c:	46bd      	mov	sp, r7
 802af2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802af30:	08034fb0 	.word	0x08034fb0
 802af34:	08034f0c 	.word	0x08034f0c
 802af38:	08034f98 	.word	0x08034f98
 802af3c:	08034ff0 	.word	0x08034ff0
 802af40:	08034ff4 	.word	0x08034ff4
 802af44:	08034fd4 	.word	0x08034fd4
 802af48:	08035008 	.word	0x08035008
 802af4c:	0803501c 	.word	0x0803501c
 802af50:	08035030 	.word	0x08035030

0802af54 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 802af54:	b580      	push	{r7, lr}
 802af56:	b082      	sub	sp, #8
 802af58:	af00      	add	r7, sp, #0
 802af5a:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 802af5c:	687b      	ldr	r3, [r7, #4]
 802af5e:	2b00      	cmp	r3, #0
 802af60:	d101      	bne.n	802af66 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor+0x12>
 802af62:	f007 f88f 	bl	8032084 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 802af66:	687b      	ldr	r3, [r7, #4]
 802af68:	681b      	ldr	r3, [r3, #0]
}
 802af6a:	4618      	mov	r0, r3
 802af6c:	3708      	adds	r7, #8
 802af6e:	46bd      	mov	sp, r7
 802af70:	bd80      	pop	{r7, pc}

0802af72 <_ZN8gemmlowp15RoundingHalfSumIlEET_S1_S1_>:
inline std::int32_t RoundingHalfSum(std::int32_t a, std::int32_t b) {
 802af72:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 802af76:	b090      	sub	sp, #64	; 0x40
 802af78:	af00      	add	r7, sp, #0
 802af7a:	61f8      	str	r0, [r7, #28]
 802af7c:	61b9      	str	r1, [r7, #24]
  std::int64_t a64 = a;
 802af7e:	69fb      	ldr	r3, [r7, #28]
 802af80:	17da      	asrs	r2, r3, #31
 802af82:	613b      	str	r3, [r7, #16]
 802af84:	617a      	str	r2, [r7, #20]
 802af86:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 802af8a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  std::int64_t b64 = b;
 802af8e:	69bb      	ldr	r3, [r7, #24]
 802af90:	17da      	asrs	r2, r3, #31
 802af92:	60bb      	str	r3, [r7, #8]
 802af94:	60fa      	str	r2, [r7, #12]
 802af96:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 802af9a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  std::int64_t sum = a64 + b64;
 802af9e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 802afa2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 802afa6:	1886      	adds	r6, r0, r2
 802afa8:	603e      	str	r6, [r7, #0]
 802afaa:	eb41 0303 	adc.w	r3, r1, r3
 802afae:	607b      	str	r3, [r7, #4]
 802afb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 802afb4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  std::int64_t sign = sum >= 0 ? 1 : -1;
 802afb8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 802afbc:	2b00      	cmp	r3, #0
 802afbe:	db04      	blt.n	802afca <_ZN8gemmlowp15RoundingHalfSumIlEET_S1_S1_+0x58>
 802afc0:	f04f 0201 	mov.w	r2, #1
 802afc4:	f04f 0300 	mov.w	r3, #0
 802afc8:	e003      	b.n	802afd2 <_ZN8gemmlowp15RoundingHalfSumIlEET_S1_S1_+0x60>
 802afca:	f04f 32ff 	mov.w	r2, #4294967295
 802afce:	f04f 33ff 	mov.w	r3, #4294967295
 802afd2:	e9c7 2308 	strd	r2, r3, [r7, #32]
  return static_cast<std::int32_t>((sum + sign) / 2);
 802afd6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 802afda:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 802afde:	eb10 0802 	adds.w	r8, r0, r2
 802afe2:	eb41 0903 	adc.w	r9, r1, r3
 802afe6:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 802afea:	2200      	movs	r2, #0
 802afec:	469a      	mov	sl, r3
 802afee:	4693      	mov	fp, r2
 802aff0:	eb1a 0408 	adds.w	r4, sl, r8
 802aff4:	eb4b 0509 	adc.w	r5, fp, r9
 802aff8:	f04f 0200 	mov.w	r2, #0
 802affc:	f04f 0300 	mov.w	r3, #0
 802b000:	0862      	lsrs	r2, r4, #1
 802b002:	ea42 72c5 	orr.w	r2, r2, r5, lsl #31
 802b006:	106b      	asrs	r3, r5, #1
 802b008:	4613      	mov	r3, r2
}
 802b00a:	4618      	mov	r0, r3
 802b00c:	3740      	adds	r7, #64	; 0x40
 802b00e:	46bd      	mov	sp, r7
 802b010:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 802b014:	4770      	bx	lr

0802b016 <_ZN6tflite43MultiplyByQuantizedMultiplierGreaterThanOneElli>:
    int32_t x, int32_t quantized_multiplier, int left_shift) {
 802b016:	b580      	push	{r7, lr}
 802b018:	b084      	sub	sp, #16
 802b01a:	af00      	add	r7, sp, #0
 802b01c:	60f8      	str	r0, [r7, #12]
 802b01e:	60b9      	str	r1, [r7, #8]
 802b020:	607a      	str	r2, [r7, #4]
  return SaturatingRoundingDoublingHighMul(x * (1 << left_shift),
 802b022:	68fa      	ldr	r2, [r7, #12]
 802b024:	687b      	ldr	r3, [r7, #4]
 802b026:	fa02 f303 	lsl.w	r3, r2, r3
 802b02a:	68b9      	ldr	r1, [r7, #8]
 802b02c:	4618      	mov	r0, r3
 802b02e:	f7fd fd2f 	bl	8028a90 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_>
 802b032:	4603      	mov	r3, r0
}
 802b034:	4618      	mov	r0, r3
 802b036:	3710      	adds	r7, #16
 802b038:	46bd      	mov	sp, r7
 802b03a:	bd80      	pop	{r7, pc}

0802b03c <_ZN6tflite13GetReciprocalEliPi>:
                                                     InputIntegerBits>(
      input_val);
}

inline int32_t GetReciprocal(int32_t x, int x_integer_digits,
                             int* num_bits_over_unit) {
 802b03c:	b580      	push	{r7, lr}
 802b03e:	b088      	sub	sp, #32
 802b040:	af00      	add	r7, sp, #0
 802b042:	60f8      	str	r0, [r7, #12]
 802b044:	60b9      	str	r1, [r7, #8]
 802b046:	607a      	str	r2, [r7, #4]
  int headroom_plus_one = CountLeadingZeros(static_cast<uint32_t>(x));
 802b048:	68fb      	ldr	r3, [r7, #12]
 802b04a:	4618      	mov	r0, r3
 802b04c:	f000 f821 	bl	802b092 <_ZN6tflite17CountLeadingZerosImEEiT_>
 802b050:	61f8      	str	r0, [r7, #28]
  // This is the number of bits to the left of the binary point above 1.0.
  // Consider x=1.25.  In that case shifted_scale=0.8 and
  // no later adjustment will be needed.
  *num_bits_over_unit = x_integer_digits - headroom_plus_one;
 802b052:	68ba      	ldr	r2, [r7, #8]
 802b054:	69fb      	ldr	r3, [r7, #28]
 802b056:	1ad2      	subs	r2, r2, r3
 802b058:	687b      	ldr	r3, [r7, #4]
 802b05a:	601a      	str	r2, [r3, #0]
  const int32_t shifted_sum_minus_one =
      static_cast<int32_t>((static_cast<uint32_t>(x) << headroom_plus_one) -
 802b05c:	68fa      	ldr	r2, [r7, #12]
 802b05e:	69fb      	ldr	r3, [r7, #28]
 802b060:	fa02 f303 	lsl.w	r3, r2, r3
 802b064:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  const int32_t shifted_sum_minus_one =
 802b068:	61bb      	str	r3, [r7, #24]
                           (static_cast<uint32_t>(1) << 31));

  gemmlowp::FixedPoint<int32_t, 0> shifted_scale =
      gemmlowp::one_over_one_plus_x_for_x_in_0_1(
          gemmlowp::FixedPoint<int32_t, 0>::FromRaw(shifted_sum_minus_one));
 802b06a:	69b8      	ldr	r0, [r7, #24]
 802b06c:	f000 f823 	bl	802b0b6 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 802b070:	4603      	mov	r3, r0
 802b072:	4618      	mov	r0, r3
 802b074:	f000 f830 	bl	802b0d8 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_>
 802b078:	4603      	mov	r3, r0
 802b07a:	617b      	str	r3, [r7, #20]
  return shifted_scale.raw();
 802b07c:	f107 0314 	add.w	r3, r7, #20
 802b080:	4618      	mov	r0, r3
 802b082:	f000 f889 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802b086:	4603      	mov	r3, r0
 802b088:	681b      	ldr	r3, [r3, #0]
}
 802b08a:	4618      	mov	r0, r3
 802b08c:	3720      	adds	r7, #32
 802b08e:	46bd      	mov	sp, r7
 802b090:	bd80      	pop	{r7, pc}

0802b092 <_ZN6tflite17CountLeadingZerosImEEiT_>:
int CountLeadingZeros(T integer_input) {
 802b092:	b480      	push	{r7}
 802b094:	b083      	sub	sp, #12
 802b096:	af00      	add	r7, sp, #0
 802b098:	6078      	str	r0, [r7, #4]
  return integer_input ? __builtin_clz(integer_input)
 802b09a:	687b      	ldr	r3, [r7, #4]
 802b09c:	2b00      	cmp	r3, #0
 802b09e:	d003      	beq.n	802b0a8 <_ZN6tflite17CountLeadingZerosImEEiT_+0x16>
 802b0a0:	687b      	ldr	r3, [r7, #4]
 802b0a2:	fab3 f383 	clz	r3, r3
                       : std::numeric_limits<T>::digits;
 802b0a6:	e000      	b.n	802b0aa <_ZN6tflite17CountLeadingZerosImEEiT_+0x18>
  return integer_input ? __builtin_clz(integer_input)
 802b0a8:	2320      	movs	r3, #32
}
 802b0aa:	4618      	mov	r0, r3
 802b0ac:	370c      	adds	r7, #12
 802b0ae:	46bd      	mov	sp, r7
 802b0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b0b4:	4770      	bx	lr

0802b0b6 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>:

  static const ScalarRawType RawMax() {
    return VectorFromScalar(ScalarRawMax());
  }

  static FixedPoint FromRaw(RawType x) {
 802b0b6:	b580      	push	{r7, lr}
 802b0b8:	b084      	sub	sp, #16
 802b0ba:	af00      	add	r7, sp, #0
 802b0bc:	6078      	str	r0, [r7, #4]
    FixedPoint retval;
    retval.raw() = x;
 802b0be:	f107 030c 	add.w	r3, r7, #12
 802b0c2:	4618      	mov	r0, r3
 802b0c4:	f000 f868 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802b0c8:	4602      	mov	r2, r0
 802b0ca:	687b      	ldr	r3, [r7, #4]
 802b0cc:	6013      	str	r3, [r2, #0]
    return retval;
 802b0ce:	68fb      	ldr	r3, [r7, #12]
  }
 802b0d0:	4618      	mov	r0, r3
 802b0d2:	3710      	adds	r7, #16
 802b0d4:	46bd      	mov	sp, r7
 802b0d6:	bd80      	pop	{r7, pc}

0802b0d8 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_>:

// Implementation of logistic function.

// Returns 1 / (1 + x) for x in (0, 1).
template <typename tRawType>
FixedPoint<tRawType, 0> one_over_one_plus_x_for_x_in_0_1(
 802b0d8:	b580      	push	{r7, lr}
 802b0da:	b08a      	sub	sp, #40	; 0x28
 802b0dc:	af00      	add	r7, sp, #0
 802b0de:	6078      	str	r0, [r7, #4]
    FixedPoint<tRawType, 0> a) {
  typedef FixedPoint<tRawType, 0> F0;
  typedef FixedPoint<tRawType, 2> F2;
  F0 half_denominator = RoundingHalfSum(a, F0::One());
 802b0e0:	f000 f879 	bl	802b1d6 <_ZN8gemmlowp10FixedPointIlLi0EE3OneEv>
 802b0e4:	4603      	mov	r3, r0
 802b0e6:	4619      	mov	r1, r3
 802b0e8:	6878      	ldr	r0, [r7, #4]
 802b0ea:	f000 f87f 	bl	802b1ec <_ZN8gemmlowp15RoundingHalfSumIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
 802b0ee:	4603      	mov	r3, r0
 802b0f0:	623b      	str	r3, [r7, #32]
  // Newton-Raphson division
  // https://en.wikipedia.org/wiki/Division_algorithm#Newton.E2.80.93Raphson_division
  // Refer to that page for the logic behind the 48/17 and 32/17 constants.
  const F2 constant_48_over_17 =
      GEMMLOWP_CHECKED_FIXEDPOINT_CONSTANT(F2, 1515870810, 48.0 / 17.0);
 802b0f2:	f04f 305a 	mov.w	r0, #1515870810	; 0x5a5a5a5a
 802b0f6:	f000 f8ab 	bl	802b250 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi2EEEEENT_13ScalarRawTypeEl>
 802b0fa:	4603      	mov	r3, r0
 802b0fc:	4618      	mov	r0, r3
 802b0fe:	f000 f893 	bl	802b228 <_ZN8gemmlowp10FixedPointIlLi2EE13FromScalarRawEl>
 802b102:	4603      	mov	r3, r0
 802b104:	61fb      	str	r3, [r7, #28]
  const F2 constant_neg_32_over_17 =
      GEMMLOWP_CHECKED_FIXEDPOINT_CONSTANT(F2, -1010580540, -32.0 / 17.0);
 802b106:	4823      	ldr	r0, [pc, #140]	; (802b194 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0xbc>)
 802b108:	f000 f8a2 	bl	802b250 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi2EEEEENT_13ScalarRawTypeEl>
 802b10c:	4603      	mov	r3, r0
 802b10e:	4618      	mov	r0, r3
 802b110:	f000 f88a 	bl	802b228 <_ZN8gemmlowp10FixedPointIlLi2EE13FromScalarRawEl>
 802b114:	4603      	mov	r3, r0
 802b116:	61bb      	str	r3, [r7, #24]
  F2 x = constant_48_over_17 + half_denominator * constant_neg_32_over_17;
 802b118:	69b9      	ldr	r1, [r7, #24]
 802b11a:	6a38      	ldr	r0, [r7, #32]
 802b11c:	f000 f8a5 	bl	802b26a <_ZN8gemmlowpmlIlLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802b120:	4603      	mov	r3, r0
 802b122:	4619      	mov	r1, r3
 802b124:	69f8      	ldr	r0, [r7, #28]
 802b126:	f000 f8c2 	bl	802b2ae <_ZN8gemmlowpplIlLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>
 802b12a:	4603      	mov	r3, r0
 802b12c:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < 3; i++) {
 802b12e:	2300      	movs	r3, #0
 802b130:	627b      	str	r3, [r7, #36]	; 0x24
 802b132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802b134:	2b02      	cmp	r3, #2
 802b136:	dc21      	bgt.n	802b17c <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0xa4>
    F2 half_denominator_times_x = half_denominator * x;
 802b138:	6979      	ldr	r1, [r7, #20]
 802b13a:	6a38      	ldr	r0, [r7, #32]
 802b13c:	f000 f895 	bl	802b26a <_ZN8gemmlowpmlIlLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802b140:	4603      	mov	r3, r0
 802b142:	613b      	str	r3, [r7, #16]
    F2 one_minus_half_denominator_times_x =
        F2::One() - half_denominator_times_x;
 802b144:	f000 f8d1 	bl	802b2ea <_ZN8gemmlowp10FixedPointIlLi2EE3OneEv>
 802b148:	4603      	mov	r3, r0
 802b14a:	6939      	ldr	r1, [r7, #16]
 802b14c:	4618      	mov	r0, r3
 802b14e:	f000 f8d5 	bl	802b2fc <_ZN8gemmlowpmiIlLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>
 802b152:	4603      	mov	r3, r0
 802b154:	60fb      	str	r3, [r7, #12]
    x = x + Rescale<2>(x * one_minus_half_denominator_times_x);
 802b156:	68f9      	ldr	r1, [r7, #12]
 802b158:	6978      	ldr	r0, [r7, #20]
 802b15a:	f000 f8ed 	bl	802b338 <_ZN8gemmlowpmlIlLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802b15e:	4603      	mov	r3, r0
 802b160:	4618      	mov	r0, r3
 802b162:	f000 f90b 	bl	802b37c <_ZN8gemmlowp7RescaleILi2ElLi4EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
 802b166:	4603      	mov	r3, r0
 802b168:	4619      	mov	r1, r3
 802b16a:	6978      	ldr	r0, [r7, #20]
 802b16c:	f000 f89f 	bl	802b2ae <_ZN8gemmlowpplIlLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>
 802b170:	4603      	mov	r3, r0
 802b172:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < 3; i++) {
 802b174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802b176:	3301      	adds	r3, #1
 802b178:	627b      	str	r3, [r7, #36]	; 0x24
 802b17a:	e7da      	b.n	802b132 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x5a>
  }
  return Rescale<0>(ExactMulByPot<-1>(x));
 802b17c:	6978      	ldr	r0, [r7, #20]
 802b17e:	f000 f917 	bl	802b3b0 <_ZN8gemmlowp13ExactMulByPotILin1ElLi2EEENS_10FixedPointIT0_XplT_T1_EEENS1_IS2_XT1_EEE>
 802b182:	4603      	mov	r3, r0
 802b184:	4618      	mov	r0, r3
 802b186:	f000 f929 	bl	802b3dc <_ZN8gemmlowp7RescaleILi0ElLi1EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
 802b18a:	4603      	mov	r3, r0
}
 802b18c:	4618      	mov	r0, r3
 802b18e:	3728      	adds	r7, #40	; 0x28
 802b190:	46bd      	mov	sp, r7
 802b192:	bd80      	pop	{r7, pc}
 802b194:	c3c3c3c4 	.word	0xc3c3c3c4

0802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>:
  RawType& raw() { return i_; }
 802b198:	b480      	push	{r7}
 802b19a:	b083      	sub	sp, #12
 802b19c:	af00      	add	r7, sp, #0
 802b19e:	6078      	str	r0, [r7, #4]
 802b1a0:	687b      	ldr	r3, [r7, #4]
 802b1a2:	4618      	mov	r0, r3
 802b1a4:	370c      	adds	r7, #12
 802b1a6:	46bd      	mov	sp, r7
 802b1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b1ac:	4770      	bx	lr

0802b1ae <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>:
  static FixedPoint FromScalarRaw(ScalarRawType x) {
 802b1ae:	b590      	push	{r4, r7, lr}
 802b1b0:	b085      	sub	sp, #20
 802b1b2:	af00      	add	r7, sp, #0
 802b1b4:	6078      	str	r0, [r7, #4]
    retval.raw() = Dup<RawType>(x);
 802b1b6:	f107 030c 	add.w	r3, r7, #12
 802b1ba:	4618      	mov	r0, r3
 802b1bc:	f7ff ffec 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802b1c0:	4604      	mov	r4, r0
 802b1c2:	6878      	ldr	r0, [r7, #4]
 802b1c4:	f7fe fc98 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802b1c8:	4603      	mov	r3, r0
 802b1ca:	6023      	str	r3, [r4, #0]
    return retval;
 802b1cc:	68fb      	ldr	r3, [r7, #12]
  }
 802b1ce:	4618      	mov	r0, r3
 802b1d0:	3714      	adds	r7, #20
 802b1d2:	46bd      	mov	sp, r7
 802b1d4:	bd90      	pop	{r4, r7, pc}

0802b1d6 <_ZN8gemmlowp10FixedPointIlLi0EE3OneEv>:
  static FixedPoint One() {
 802b1d6:	b580      	push	{r7, lr}
 802b1d8:	af00      	add	r7, sp, #0
    return FromScalarRaw(
 802b1da:	f000 f927 	bl	802b42c <_ZN8gemmlowp10FixedPointIlLi0EE12ScalarRawMaxEv>
 802b1de:	4603      	mov	r3, r0
 802b1e0:	4618      	mov	r0, r3
 802b1e2:	f7ff ffe4 	bl	802b1ae <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 802b1e6:	4603      	mov	r3, r0
  }
 802b1e8:	4618      	mov	r0, r3
 802b1ea:	bd80      	pop	{r7, pc}

0802b1ec <_ZN8gemmlowp15RoundingHalfSumIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(RoundingHalfSum, RoundingHalfSum)
 802b1ec:	b590      	push	{r4, r7, lr}
 802b1ee:	b083      	sub	sp, #12
 802b1f0:	af00      	add	r7, sp, #0
 802b1f2:	6078      	str	r0, [r7, #4]
 802b1f4:	6039      	str	r1, [r7, #0]
 802b1f6:	1d3b      	adds	r3, r7, #4
 802b1f8:	4618      	mov	r0, r3
 802b1fa:	f7ff ffcd 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802b1fe:	4603      	mov	r3, r0
 802b200:	681c      	ldr	r4, [r3, #0]
 802b202:	463b      	mov	r3, r7
 802b204:	4618      	mov	r0, r3
 802b206:	f7ff ffc7 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802b20a:	4603      	mov	r3, r0
 802b20c:	681b      	ldr	r3, [r3, #0]
 802b20e:	4619      	mov	r1, r3
 802b210:	4620      	mov	r0, r4
 802b212:	f7ff feae 	bl	802af72 <_ZN8gemmlowp15RoundingHalfSumIlEET_S1_S1_>
 802b216:	4603      	mov	r3, r0
 802b218:	4618      	mov	r0, r3
 802b21a:	f7ff ff4c 	bl	802b0b6 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 802b21e:	4603      	mov	r3, r0
 802b220:	4618      	mov	r0, r3
 802b222:	370c      	adds	r7, #12
 802b224:	46bd      	mov	sp, r7
 802b226:	bd90      	pop	{r4, r7, pc}

0802b228 <_ZN8gemmlowp10FixedPointIlLi2EE13FromScalarRawEl>:
  static FixedPoint FromScalarRaw(ScalarRawType x) {
 802b228:	b590      	push	{r4, r7, lr}
 802b22a:	b085      	sub	sp, #20
 802b22c:	af00      	add	r7, sp, #0
 802b22e:	6078      	str	r0, [r7, #4]
    retval.raw() = Dup<RawType>(x);
 802b230:	f107 030c 	add.w	r3, r7, #12
 802b234:	4618      	mov	r0, r3
 802b236:	f000 f900 	bl	802b43a <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 802b23a:	4604      	mov	r4, r0
 802b23c:	6878      	ldr	r0, [r7, #4]
 802b23e:	f7fe fc5b 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802b242:	4603      	mov	r3, r0
 802b244:	6023      	str	r3, [r4, #0]
    return retval;
 802b246:	68fb      	ldr	r3, [r7, #12]
  }
 802b248:	4618      	mov	r0, r3
 802b24a:	3714      	adds	r7, #20
 802b24c:	46bd      	mov	sp, r7
 802b24e:	bd90      	pop	{r4, r7, pc}

0802b250 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi2EEEEENT_13ScalarRawTypeEl>:
inline typename FixedPointType::ScalarRawType RescaleConstantInitializer(
 802b250:	b580      	push	{r7, lr}
 802b252:	b082      	sub	sp, #8
 802b254:	af00      	add	r7, sp, #0
 802b256:	6078      	str	r0, [r7, #4]
      RoundingDivideByPOT<std::int32_t>(int32_value, 32 - ScalarTypeBits));
 802b258:	2100      	movs	r1, #0
 802b25a:	6878      	ldr	r0, [r7, #4]
 802b25c:	f7fe f888 	bl	8029370 <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i>
 802b260:	4603      	mov	r3, r0
}
 802b262:	4618      	mov	r0, r3
 802b264:	3708      	adds	r7, #8
 802b266:	46bd      	mov	sp, r7
 802b268:	bd80      	pop	{r7, pc}

0802b26a <_ZN8gemmlowpmlIlLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> operator*(
 802b26a:	b5f0      	push	{r4, r5, r6, r7, lr}
 802b26c:	b085      	sub	sp, #20
 802b26e:	af00      	add	r7, sp, #0
 802b270:	6078      	str	r0, [r7, #4]
 802b272:	6039      	str	r1, [r7, #0]
  c.raw() = SaturatingRoundingDoublingHighMul(a.raw(), b.raw());
 802b274:	1d3b      	adds	r3, r7, #4
 802b276:	4618      	mov	r0, r3
 802b278:	f7ff ff8e 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802b27c:	4603      	mov	r3, r0
 802b27e:	681d      	ldr	r5, [r3, #0]
 802b280:	463b      	mov	r3, r7
 802b282:	4618      	mov	r0, r3
 802b284:	f000 f8d9 	bl	802b43a <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 802b288:	4603      	mov	r3, r0
 802b28a:	681e      	ldr	r6, [r3, #0]
 802b28c:	f107 030c 	add.w	r3, r7, #12
 802b290:	4618      	mov	r0, r3
 802b292:	f000 f8d2 	bl	802b43a <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 802b296:	4604      	mov	r4, r0
 802b298:	4631      	mov	r1, r6
 802b29a:	4628      	mov	r0, r5
 802b29c:	f7fd fbf8 	bl	8028a90 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_>
 802b2a0:	4603      	mov	r3, r0
 802b2a2:	6023      	str	r3, [r4, #0]
  return c;
 802b2a4:	68fb      	ldr	r3, [r7, #12]
}
 802b2a6:	4618      	mov	r0, r3
 802b2a8:	3714      	adds	r7, #20
 802b2aa:	46bd      	mov	sp, r7
 802b2ac:	bdf0      	pop	{r4, r5, r6, r7, pc}

0802b2ae <_ZN8gemmlowpplIlLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator+, Add)
 802b2ae:	b590      	push	{r4, r7, lr}
 802b2b0:	b083      	sub	sp, #12
 802b2b2:	af00      	add	r7, sp, #0
 802b2b4:	6078      	str	r0, [r7, #4]
 802b2b6:	6039      	str	r1, [r7, #0]
 802b2b8:	1d3b      	adds	r3, r7, #4
 802b2ba:	4618      	mov	r0, r3
 802b2bc:	f000 f8bd 	bl	802b43a <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 802b2c0:	4603      	mov	r3, r0
 802b2c2:	681c      	ldr	r4, [r3, #0]
 802b2c4:	463b      	mov	r3, r7
 802b2c6:	4618      	mov	r0, r3
 802b2c8:	f000 f8b7 	bl	802b43a <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 802b2cc:	4603      	mov	r3, r0
 802b2ce:	681b      	ldr	r3, [r3, #0]
 802b2d0:	4619      	mov	r1, r3
 802b2d2:	4620      	mov	r0, r4
 802b2d4:	f7fe fc4c 	bl	8029b70 <_ZN8gemmlowp3AddIlEET_S1_S1_>
 802b2d8:	4603      	mov	r3, r0
 802b2da:	4618      	mov	r0, r3
 802b2dc:	f000 f8b8 	bl	802b450 <_ZN8gemmlowp10FixedPointIlLi2EE7FromRawEl>
 802b2e0:	4603      	mov	r3, r0
 802b2e2:	4618      	mov	r0, r3
 802b2e4:	370c      	adds	r7, #12
 802b2e6:	46bd      	mov	sp, r7
 802b2e8:	bd90      	pop	{r4, r7, pc}

0802b2ea <_ZN8gemmlowp10FixedPointIlLi2EE3OneEv>:
  static FixedPoint One() {
 802b2ea:	b580      	push	{r7, lr}
 802b2ec:	af00      	add	r7, sp, #0
    return FromScalarRaw(
 802b2ee:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 802b2f2:	f7ff ff99 	bl	802b228 <_ZN8gemmlowp10FixedPointIlLi2EE13FromScalarRawEl>
 802b2f6:	4603      	mov	r3, r0
  }
 802b2f8:	4618      	mov	r0, r3
 802b2fa:	bd80      	pop	{r7, pc}

0802b2fc <_ZN8gemmlowpmiIlLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator-, Sub)
 802b2fc:	b590      	push	{r4, r7, lr}
 802b2fe:	b083      	sub	sp, #12
 802b300:	af00      	add	r7, sp, #0
 802b302:	6078      	str	r0, [r7, #4]
 802b304:	6039      	str	r1, [r7, #0]
 802b306:	1d3b      	adds	r3, r7, #4
 802b308:	4618      	mov	r0, r3
 802b30a:	f000 f896 	bl	802b43a <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 802b30e:	4603      	mov	r3, r0
 802b310:	681c      	ldr	r4, [r3, #0]
 802b312:	463b      	mov	r3, r7
 802b314:	4618      	mov	r0, r3
 802b316:	f000 f890 	bl	802b43a <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 802b31a:	4603      	mov	r3, r0
 802b31c:	681b      	ldr	r3, [r3, #0]
 802b31e:	4619      	mov	r1, r3
 802b320:	4620      	mov	r0, r4
 802b322:	f000 f875 	bl	802b410 <_ZN8gemmlowp3SubIlEET_S1_S1_>
 802b326:	4603      	mov	r3, r0
 802b328:	4618      	mov	r0, r3
 802b32a:	f000 f891 	bl	802b450 <_ZN8gemmlowp10FixedPointIlLi2EE7FromRawEl>
 802b32e:	4603      	mov	r3, r0
 802b330:	4618      	mov	r0, r3
 802b332:	370c      	adds	r7, #12
 802b334:	46bd      	mov	sp, r7
 802b336:	bd90      	pop	{r4, r7, pc}

0802b338 <_ZN8gemmlowpmlIlLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> operator*(
 802b338:	b5f0      	push	{r4, r5, r6, r7, lr}
 802b33a:	b085      	sub	sp, #20
 802b33c:	af00      	add	r7, sp, #0
 802b33e:	6078      	str	r0, [r7, #4]
 802b340:	6039      	str	r1, [r7, #0]
  c.raw() = SaturatingRoundingDoublingHighMul(a.raw(), b.raw());
 802b342:	1d3b      	adds	r3, r7, #4
 802b344:	4618      	mov	r0, r3
 802b346:	f000 f878 	bl	802b43a <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 802b34a:	4603      	mov	r3, r0
 802b34c:	681d      	ldr	r5, [r3, #0]
 802b34e:	463b      	mov	r3, r7
 802b350:	4618      	mov	r0, r3
 802b352:	f000 f872 	bl	802b43a <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 802b356:	4603      	mov	r3, r0
 802b358:	681e      	ldr	r6, [r3, #0]
 802b35a:	f107 030c 	add.w	r3, r7, #12
 802b35e:	4618      	mov	r0, r3
 802b360:	f000 f887 	bl	802b472 <_ZN8gemmlowp10FixedPointIlLi4EE3rawEv>
 802b364:	4604      	mov	r4, r0
 802b366:	4631      	mov	r1, r6
 802b368:	4628      	mov	r0, r5
 802b36a:	f7fd fb91 	bl	8028a90 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_>
 802b36e:	4603      	mov	r3, r0
 802b370:	6023      	str	r3, [r4, #0]
  return c;
 802b372:	68fb      	ldr	r3, [r7, #12]
}
 802b374:	4618      	mov	r0, r3
 802b376:	3714      	adds	r7, #20
 802b378:	46bd      	mov	sp, r7
 802b37a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0802b37c <_ZN8gemmlowp7RescaleILi2ElLi4EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
 802b37c:	b5b0      	push	{r4, r5, r7, lr}
 802b37e:	b084      	sub	sp, #16
 802b380:	af00      	add	r7, sp, #0
 802b382:	6078      	str	r0, [r7, #4]
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
 802b384:	1d3b      	adds	r3, r7, #4
 802b386:	4618      	mov	r0, r3
 802b388:	f000 f873 	bl	802b472 <_ZN8gemmlowp10FixedPointIlLi4EE3rawEv>
 802b38c:	4603      	mov	r3, r0
 802b38e:	681d      	ldr	r5, [r3, #0]
 802b390:	f107 030c 	add.w	r3, r7, #12
 802b394:	4618      	mov	r0, r3
 802b396:	f000 f850 	bl	802b43a <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 802b39a:	4604      	mov	r4, r0
 802b39c:	4628      	mov	r0, r5
 802b39e:	f000 f873 	bl	802b488 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi2ElEET0_S1_>
 802b3a2:	4603      	mov	r3, r0
 802b3a4:	6023      	str	r3, [r4, #0]
  return result;
 802b3a6:	68fb      	ldr	r3, [r7, #12]
}
 802b3a8:	4618      	mov	r0, r3
 802b3aa:	3710      	adds	r7, #16
 802b3ac:	46bd      	mov	sp, r7
 802b3ae:	bdb0      	pop	{r4, r5, r7, pc}

0802b3b0 <_ZN8gemmlowp13ExactMulByPotILin1ElLi2EEENS_10FixedPointIT0_XplT_T1_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tExponent + tIntegerBits> ExactMulByPot(
 802b3b0:	b590      	push	{r4, r7, lr}
 802b3b2:	b085      	sub	sp, #20
 802b3b4:	af00      	add	r7, sp, #0
 802b3b6:	6078      	str	r0, [r7, #4]
  c.raw() = a.raw();
 802b3b8:	1d3b      	adds	r3, r7, #4
 802b3ba:	4618      	mov	r0, r3
 802b3bc:	f000 f83d 	bl	802b43a <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 802b3c0:	4604      	mov	r4, r0
 802b3c2:	f107 030c 	add.w	r3, r7, #12
 802b3c6:	4618      	mov	r0, r3
 802b3c8:	f000 f86a 	bl	802b4a0 <_ZN8gemmlowp10FixedPointIlLi1EE3rawEv>
 802b3cc:	4602      	mov	r2, r0
 802b3ce:	6823      	ldr	r3, [r4, #0]
 802b3d0:	6013      	str	r3, [r2, #0]
  return c;
 802b3d2:	68fb      	ldr	r3, [r7, #12]
}
 802b3d4:	4618      	mov	r0, r3
 802b3d6:	3714      	adds	r7, #20
 802b3d8:	46bd      	mov	sp, r7
 802b3da:	bd90      	pop	{r4, r7, pc}

0802b3dc <_ZN8gemmlowp7RescaleILi0ElLi1EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
 802b3dc:	b5b0      	push	{r4, r5, r7, lr}
 802b3de:	b084      	sub	sp, #16
 802b3e0:	af00      	add	r7, sp, #0
 802b3e2:	6078      	str	r0, [r7, #4]
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
 802b3e4:	1d3b      	adds	r3, r7, #4
 802b3e6:	4618      	mov	r0, r3
 802b3e8:	f000 f85a 	bl	802b4a0 <_ZN8gemmlowp10FixedPointIlLi1EE3rawEv>
 802b3ec:	4603      	mov	r3, r0
 802b3ee:	681d      	ldr	r5, [r3, #0]
 802b3f0:	f107 030c 	add.w	r3, r7, #12
 802b3f4:	4618      	mov	r0, r3
 802b3f6:	f7ff fecf 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802b3fa:	4604      	mov	r4, r0
 802b3fc:	4628      	mov	r0, r5
 802b3fe:	f000 f85a 	bl	802b4b6 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi1ElEET0_S1_>
 802b402:	4603      	mov	r3, r0
 802b404:	6023      	str	r3, [r4, #0]
  return result;
 802b406:	68fb      	ldr	r3, [r7, #12]
}
 802b408:	4618      	mov	r0, r3
 802b40a:	3710      	adds	r7, #16
 802b40c:	46bd      	mov	sp, r7
 802b40e:	bdb0      	pop	{r4, r5, r7, pc}

0802b410 <_ZN8gemmlowp3SubIlEET_S1_S1_>:
tIntegerType Sub(tIntegerType a, tIntegerType b) {
 802b410:	b480      	push	{r7}
 802b412:	b083      	sub	sp, #12
 802b414:	af00      	add	r7, sp, #0
 802b416:	6078      	str	r0, [r7, #4]
 802b418:	6039      	str	r1, [r7, #0]
  return a - b;
 802b41a:	687a      	ldr	r2, [r7, #4]
 802b41c:	683b      	ldr	r3, [r7, #0]
 802b41e:	1ad3      	subs	r3, r2, r3
}
 802b420:	4618      	mov	r0, r3
 802b422:	370c      	adds	r7, #12
 802b424:	46bd      	mov	sp, r7
 802b426:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b42a:	4770      	bx	lr

0802b42c <_ZN8gemmlowp10FixedPointIlLi0EE12ScalarRawMaxEv>:
  static const ScalarRawType ScalarRawMax() {
 802b42c:	b580      	push	{r7, lr}
 802b42e:	af00      	add	r7, sp, #0
    return std::numeric_limits<ScalarRawType>::max();
 802b430:	f7fc fb28 	bl	8027a84 <_ZNSt14numeric_limitsIlE3maxEv>
 802b434:	4603      	mov	r3, r0
  }
 802b436:	4618      	mov	r0, r3
 802b438:	bd80      	pop	{r7, pc}

0802b43a <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>:
  RawType& raw() { return i_; }
 802b43a:	b480      	push	{r7}
 802b43c:	b083      	sub	sp, #12
 802b43e:	af00      	add	r7, sp, #0
 802b440:	6078      	str	r0, [r7, #4]
 802b442:	687b      	ldr	r3, [r7, #4]
 802b444:	4618      	mov	r0, r3
 802b446:	370c      	adds	r7, #12
 802b448:	46bd      	mov	sp, r7
 802b44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b44e:	4770      	bx	lr

0802b450 <_ZN8gemmlowp10FixedPointIlLi2EE7FromRawEl>:
  static FixedPoint FromRaw(RawType x) {
 802b450:	b580      	push	{r7, lr}
 802b452:	b084      	sub	sp, #16
 802b454:	af00      	add	r7, sp, #0
 802b456:	6078      	str	r0, [r7, #4]
    retval.raw() = x;
 802b458:	f107 030c 	add.w	r3, r7, #12
 802b45c:	4618      	mov	r0, r3
 802b45e:	f7ff ffec 	bl	802b43a <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 802b462:	4602      	mov	r2, r0
 802b464:	687b      	ldr	r3, [r7, #4]
 802b466:	6013      	str	r3, [r2, #0]
    return retval;
 802b468:	68fb      	ldr	r3, [r7, #12]
  }
 802b46a:	4618      	mov	r0, r3
 802b46c:	3710      	adds	r7, #16
 802b46e:	46bd      	mov	sp, r7
 802b470:	bd80      	pop	{r7, pc}

0802b472 <_ZN8gemmlowp10FixedPointIlLi4EE3rawEv>:
  RawType& raw() { return i_; }
 802b472:	b480      	push	{r7}
 802b474:	b083      	sub	sp, #12
 802b476:	af00      	add	r7, sp, #0
 802b478:	6078      	str	r0, [r7, #4]
 802b47a:	687b      	ldr	r3, [r7, #4]
 802b47c:	4618      	mov	r0, r3
 802b47e:	370c      	adds	r7, #12
 802b480:	46bd      	mov	sp, r7
 802b482:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b486:	4770      	bx	lr

0802b488 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi2ElEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
 802b488:	b580      	push	{r7, lr}
 802b48a:	b082      	sub	sp, #8
 802b48c:	af00      	add	r7, sp, #0
 802b48e:	6078      	str	r0, [r7, #4]
  return ImplSaturatingRoundingMultiplyByPOT<Exponent, IntegerType>::eval(x);
 802b490:	6878      	ldr	r0, [r7, #4]
 802b492:	f000 f81d 	bl	802b4d0 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi2ElLi1EE4evalEl>
 802b496:	4603      	mov	r3, r0
}
 802b498:	4618      	mov	r0, r3
 802b49a:	3708      	adds	r7, #8
 802b49c:	46bd      	mov	sp, r7
 802b49e:	bd80      	pop	{r7, pc}

0802b4a0 <_ZN8gemmlowp10FixedPointIlLi1EE3rawEv>:
  RawType& raw() { return i_; }
 802b4a0:	b480      	push	{r7}
 802b4a2:	b083      	sub	sp, #12
 802b4a4:	af00      	add	r7, sp, #0
 802b4a6:	6078      	str	r0, [r7, #4]
 802b4a8:	687b      	ldr	r3, [r7, #4]
 802b4aa:	4618      	mov	r0, r3
 802b4ac:	370c      	adds	r7, #12
 802b4ae:	46bd      	mov	sp, r7
 802b4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b4b4:	4770      	bx	lr

0802b4b6 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi1ElEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
 802b4b6:	b580      	push	{r7, lr}
 802b4b8:	b082      	sub	sp, #8
 802b4ba:	af00      	add	r7, sp, #0
 802b4bc:	6078      	str	r0, [r7, #4]
  return ImplSaturatingRoundingMultiplyByPOT<Exponent, IntegerType>::eval(x);
 802b4be:	6878      	ldr	r0, [r7, #4]
 802b4c0:	f000 f848 	bl	802b554 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi1ElLi1EE4evalEl>
 802b4c4:	4603      	mov	r3, r0
}
 802b4c6:	4618      	mov	r0, r3
 802b4c8:	3708      	adds	r7, #8
 802b4ca:	46bd      	mov	sp, r7
 802b4cc:	bd80      	pop	{r7, pc}
	...

0802b4d0 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi2ElLi1EE4evalEl>:
  static IntegerType eval(IntegerType x) {
 802b4d0:	b580      	push	{r7, lr}
 802b4d2:	b08a      	sub	sp, #40	; 0x28
 802b4d4:	af00      	add	r7, sp, #0
 802b4d6:	6078      	str	r0, [r7, #4]
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::min());
 802b4d8:	f7fd fac5 	bl	8028a66 <_ZNSt14numeric_limitsIlE3minEv>
 802b4dc:	4603      	mov	r3, r0
 802b4de:	4618      	mov	r0, r3
 802b4e0:	f7fe fb0a 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802b4e4:	6278      	str	r0, [r7, #36]	; 0x24
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::max());
 802b4e6:	f7fc facd 	bl	8027a84 <_ZNSt14numeric_limitsIlE3maxEv>
 802b4ea:	4603      	mov	r3, r0
 802b4ec:	4618      	mov	r0, r3
 802b4ee:	f7fe fb03 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802b4f2:	6238      	str	r0, [r7, #32]
    const int ScalarIntegerTypeBits = 8 * sizeof(ScalarIntegerType);
 802b4f4:	2320      	movs	r3, #32
 802b4f6:	61fb      	str	r3, [r7, #28]
    const std::int32_t threshold =
 802b4f8:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 802b4fc:	61bb      	str	r3, [r7, #24]
        MaskIfGreaterThan(x, Dup<IntegerType>(threshold));
 802b4fe:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
 802b502:	f7fe faf9 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802b506:	4603      	mov	r3, r0
 802b508:	4619      	mov	r1, r3
 802b50a:	6878      	ldr	r0, [r7, #4]
 802b50c:	f7fe fb3e 	bl	8029b8c <_ZN8gemmlowp17MaskIfGreaterThanIlEET_S1_S1_>
 802b510:	6178      	str	r0, [r7, #20]
        MaskIfLessThan(x, Dup<IntegerType>(-threshold));
 802b512:	480f      	ldr	r0, [pc, #60]	; (802b550 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi2ElLi1EE4evalEl+0x80>)
 802b514:	f7fe faf0 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802b518:	4603      	mov	r3, r0
 802b51a:	4619      	mov	r1, r3
 802b51c:	6878      	ldr	r0, [r7, #4]
 802b51e:	f7fe fb13 	bl	8029b48 <_ZN8gemmlowp14MaskIfLessThanIlEET_S1_S1_>
 802b522:	6138      	str	r0, [r7, #16]
    IntegerType result = ShiftLeft(x, Exponent);
 802b524:	2102      	movs	r1, #2
 802b526:	6878      	ldr	r0, [r7, #4]
 802b528:	f000 f856 	bl	802b5d8 <_ZN8gemmlowp9ShiftLeftIlEET_S1_i>
 802b52c:	60f8      	str	r0, [r7, #12]
    result = SelectUsingMask(positive_mask, max, result);
 802b52e:	68fa      	ldr	r2, [r7, #12]
 802b530:	6a39      	ldr	r1, [r7, #32]
 802b532:	6978      	ldr	r0, [r7, #20]
 802b534:	f000 f894 	bl	802b660 <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>
 802b538:	60f8      	str	r0, [r7, #12]
    result = SelectUsingMask(negative_mask, min, result);
 802b53a:	68fa      	ldr	r2, [r7, #12]
 802b53c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 802b53e:	6938      	ldr	r0, [r7, #16]
 802b540:	f000 f88e 	bl	802b660 <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>
 802b544:	60f8      	str	r0, [r7, #12]
    return result;
 802b546:	68fb      	ldr	r3, [r7, #12]
  }
 802b548:	4618      	mov	r0, r3
 802b54a:	3728      	adds	r7, #40	; 0x28
 802b54c:	46bd      	mov	sp, r7
 802b54e:	bd80      	pop	{r7, pc}
 802b550:	e0000001 	.word	0xe0000001

0802b554 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi1ElLi1EE4evalEl>:
  static IntegerType eval(IntegerType x) {
 802b554:	b580      	push	{r7, lr}
 802b556:	b08a      	sub	sp, #40	; 0x28
 802b558:	af00      	add	r7, sp, #0
 802b55a:	6078      	str	r0, [r7, #4]
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::min());
 802b55c:	f7fd fa83 	bl	8028a66 <_ZNSt14numeric_limitsIlE3minEv>
 802b560:	4603      	mov	r3, r0
 802b562:	4618      	mov	r0, r3
 802b564:	f7fe fac8 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802b568:	6278      	str	r0, [r7, #36]	; 0x24
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::max());
 802b56a:	f7fc fa8b 	bl	8027a84 <_ZNSt14numeric_limitsIlE3maxEv>
 802b56e:	4603      	mov	r3, r0
 802b570:	4618      	mov	r0, r3
 802b572:	f7fe fac1 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802b576:	6238      	str	r0, [r7, #32]
    const int ScalarIntegerTypeBits = 8 * sizeof(ScalarIntegerType);
 802b578:	2320      	movs	r3, #32
 802b57a:	61fb      	str	r3, [r7, #28]
    const std::int32_t threshold =
 802b57c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 802b580:	61bb      	str	r3, [r7, #24]
        MaskIfGreaterThan(x, Dup<IntegerType>(threshold));
 802b582:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
 802b586:	f7fe fab7 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802b58a:	4603      	mov	r3, r0
 802b58c:	4619      	mov	r1, r3
 802b58e:	6878      	ldr	r0, [r7, #4]
 802b590:	f7fe fafc 	bl	8029b8c <_ZN8gemmlowp17MaskIfGreaterThanIlEET_S1_S1_>
 802b594:	6178      	str	r0, [r7, #20]
        MaskIfLessThan(x, Dup<IntegerType>(-threshold));
 802b596:	480f      	ldr	r0, [pc, #60]	; (802b5d4 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi1ElLi1EE4evalEl+0x80>)
 802b598:	f7fe faae 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802b59c:	4603      	mov	r3, r0
 802b59e:	4619      	mov	r1, r3
 802b5a0:	6878      	ldr	r0, [r7, #4]
 802b5a2:	f7fe fad1 	bl	8029b48 <_ZN8gemmlowp14MaskIfLessThanIlEET_S1_S1_>
 802b5a6:	6138      	str	r0, [r7, #16]
    IntegerType result = ShiftLeft(x, Exponent);
 802b5a8:	2101      	movs	r1, #1
 802b5aa:	6878      	ldr	r0, [r7, #4]
 802b5ac:	f000 f814 	bl	802b5d8 <_ZN8gemmlowp9ShiftLeftIlEET_S1_i>
 802b5b0:	60f8      	str	r0, [r7, #12]
    result = SelectUsingMask(positive_mask, max, result);
 802b5b2:	68fa      	ldr	r2, [r7, #12]
 802b5b4:	6a39      	ldr	r1, [r7, #32]
 802b5b6:	6978      	ldr	r0, [r7, #20]
 802b5b8:	f000 f852 	bl	802b660 <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>
 802b5bc:	60f8      	str	r0, [r7, #12]
    result = SelectUsingMask(negative_mask, min, result);
 802b5be:	68fa      	ldr	r2, [r7, #12]
 802b5c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 802b5c2:	6938      	ldr	r0, [r7, #16]
 802b5c4:	f000 f84c 	bl	802b660 <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>
 802b5c8:	60f8      	str	r0, [r7, #12]
    return result;
 802b5ca:	68fb      	ldr	r3, [r7, #12]
  }
 802b5cc:	4618      	mov	r0, r3
 802b5ce:	3728      	adds	r7, #40	; 0x28
 802b5d0:	46bd      	mov	sp, r7
 802b5d2:	bd80      	pop	{r7, pc}
 802b5d4:	c0000001 	.word	0xc0000001

0802b5d8 <_ZN8gemmlowp9ShiftLeftIlEET_S1_i>:
tIntegerType ShiftLeft(tIntegerType a, int offset) {
 802b5d8:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 802b5dc:	b089      	sub	sp, #36	; 0x24
 802b5de:	af00      	add	r7, sp, #0
 802b5e0:	6078      	str	r0, [r7, #4]
 802b5e2:	6039      	str	r1, [r7, #0]
  const std::int64_t wide_a = static_cast<std::int64_t>(a);
 802b5e4:	6879      	ldr	r1, [r7, #4]
 802b5e6:	17c8      	asrs	r0, r1, #31
 802b5e8:	4688      	mov	r8, r1
 802b5ea:	4681      	mov	r9, r0
 802b5ec:	e9c7 8906 	strd	r8, r9, [r7, #24]
  const std::int64_t wide_shifted = wide_a * (1 << offset);
 802b5f0:	2001      	movs	r0, #1
 802b5f2:	6839      	ldr	r1, [r7, #0]
 802b5f4:	fa00 f101 	lsl.w	r1, r0, r1
 802b5f8:	17c8      	asrs	r0, r1, #31
 802b5fa:	460c      	mov	r4, r1
 802b5fc:	4605      	mov	r5, r0
 802b5fe:	69f9      	ldr	r1, [r7, #28]
 802b600:	fb04 f001 	mul.w	r0, r4, r1
 802b604:	69b9      	ldr	r1, [r7, #24]
 802b606:	fb05 f101 	mul.w	r1, r5, r1
 802b60a:	4401      	add	r1, r0
 802b60c:	69b8      	ldr	r0, [r7, #24]
 802b60e:	fba0 2304 	umull	r2, r3, r0, r4
 802b612:	4419      	add	r1, r3
 802b614:	460b      	mov	r3, r1
 802b616:	e9c7 2304 	strd	r2, r3, [r7, #16]
 802b61a:	e9c7 2304 	strd	r2, r3, [r7, #16]
  const auto min = std::numeric_limits<tIntegerType>::min();
 802b61e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 802b622:	60fb      	str	r3, [r7, #12]
  const auto max = std::numeric_limits<tIntegerType>::max();
 802b624:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 802b628:	60bb      	str	r3, [r7, #8]
             ? min
 802b62a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 802b62e:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 802b632:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 802b636:	db0b      	blt.n	802b650 <_ZN8gemmlowp9ShiftLeftIlEET_S1_i+0x78>
             : wide_shifted > max ? max
 802b638:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 802b63c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 802b640:	f173 0300 	sbcs.w	r3, r3, #0
 802b644:	da01      	bge.n	802b64a <_ZN8gemmlowp9ShiftLeftIlEET_S1_i+0x72>
 802b646:	693b      	ldr	r3, [r7, #16]
                                  : static_cast<tIntegerType>(wide_shifted);
 802b648:	e004      	b.n	802b654 <_ZN8gemmlowp9ShiftLeftIlEET_S1_i+0x7c>
             : wide_shifted > max ? max
 802b64a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
                                  : static_cast<tIntegerType>(wide_shifted);
 802b64e:	e001      	b.n	802b654 <_ZN8gemmlowp9ShiftLeftIlEET_S1_i+0x7c>
             ? min
 802b650:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
}
 802b654:	4618      	mov	r0, r3
 802b656:	3724      	adds	r7, #36	; 0x24
 802b658:	46bd      	mov	sp, r7
 802b65a:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 802b65e:	4770      	bx	lr

0802b660 <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>:
tIntegerType SelectUsingMask(tIntegerType if_mask, tIntegerType then_val,
 802b660:	b590      	push	{r4, r7, lr}
 802b662:	b085      	sub	sp, #20
 802b664:	af00      	add	r7, sp, #0
 802b666:	60f8      	str	r0, [r7, #12]
 802b668:	60b9      	str	r1, [r7, #8]
 802b66a:	607a      	str	r2, [r7, #4]
  return BitXor(BitAnd(if_mask, then_val), BitAnd(BitNot(if_mask), else_val));
 802b66c:	68b9      	ldr	r1, [r7, #8]
 802b66e:	68f8      	ldr	r0, [r7, #12]
 802b670:	f7fe fa4d 	bl	8029b0e <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 802b674:	4604      	mov	r4, r0
 802b676:	68f8      	ldr	r0, [r7, #12]
 802b678:	f7fe faad 	bl	8029bd6 <_ZN8gemmlowp6BitNotIlEET_S1_>
 802b67c:	4603      	mov	r3, r0
 802b67e:	6879      	ldr	r1, [r7, #4]
 802b680:	4618      	mov	r0, r3
 802b682:	f7fe fa44 	bl	8029b0e <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 802b686:	4603      	mov	r3, r0
 802b688:	4619      	mov	r1, r3
 802b68a:	4620      	mov	r0, r4
 802b68c:	f000 f805 	bl	802b69a <_ZN8gemmlowp6BitXorIlEET_S1_S1_>
 802b690:	4603      	mov	r3, r0
}
 802b692:	4618      	mov	r0, r3
 802b694:	3714      	adds	r7, #20
 802b696:	46bd      	mov	sp, r7
 802b698:	bd90      	pop	{r4, r7, pc}

0802b69a <_ZN8gemmlowp6BitXorIlEET_S1_S1_>:
tIntegerType BitXor(tIntegerType a, tIntegerType b) {
 802b69a:	b480      	push	{r7}
 802b69c:	b083      	sub	sp, #12
 802b69e:	af00      	add	r7, sp, #0
 802b6a0:	6078      	str	r0, [r7, #4]
 802b6a2:	6039      	str	r1, [r7, #0]
  return a ^ b;
 802b6a4:	687a      	ldr	r2, [r7, #4]
 802b6a6:	683b      	ldr	r3, [r7, #0]
 802b6a8:	4053      	eors	r3, r2
}
 802b6aa:	4618      	mov	r0, r3
 802b6ac:	370c      	adds	r7, #12
 802b6ae:	46bd      	mov	sp, r7
 802b6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b6b4:	4770      	bx	lr

0802b6b6 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
// TODO(b/169801227): This global struct is needed for the linker to drop unused
// code (for example, by using Register_FULLY_CONNECTED_INT8 instead of
// Register_FULLY_CONNECTED).
TfLiteRegistration fully_connected_registration;

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 802b6b6:	b580      	push	{r7, lr}
 802b6b8:	b084      	sub	sp, #16
 802b6ba:	af00      	add	r7, sp, #0
 802b6bc:	60f8      	str	r0, [r7, #12]
 802b6be:	60b9      	str	r1, [r7, #8]
 802b6c0:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 802b6c2:	68fb      	ldr	r3, [r7, #12]
 802b6c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802b6c6:	2b00      	cmp	r3, #0
 802b6c8:	d101      	bne.n	802b6ce <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0x18>
 802b6ca:	f006 fcdb 	bl	8032084 <abort>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
 802b6ce:	68fb      	ldr	r3, [r7, #12]
 802b6d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802b6d2:	2124      	movs	r1, #36	; 0x24
 802b6d4:	68f8      	ldr	r0, [r7, #12]
 802b6d6:	4798      	blx	r3
 802b6d8:	4603      	mov	r3, r0
}
 802b6da:	4618      	mov	r0, r3
 802b6dc:	3710      	adds	r7, #16
 802b6de:	46bd      	mov	sp, r7
 802b6e0:	bd80      	pop	{r7, pc}
	...

0802b6e4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 802b6e4:	b5b0      	push	{r4, r5, r7, lr}
 802b6e6:	b0a0      	sub	sp, #128	; 0x80
 802b6e8:	af04      	add	r7, sp, #16
 802b6ea:	6078      	str	r0, [r7, #4]
 802b6ec:	6039      	str	r1, [r7, #0]
 802b6ee:	2400      	movs	r4, #0
  TFLITE_DCHECK(node->user_data != nullptr);
 802b6f0:	683b      	ldr	r3, [r7, #0]
 802b6f2:	691b      	ldr	r3, [r3, #16]
 802b6f4:	2b00      	cmp	r3, #0
 802b6f6:	d101      	bne.n	802b6fc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x18>
 802b6f8:	f006 fcc4 	bl	8032084 <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 802b6fc:	683b      	ldr	r3, [r7, #0]
 802b6fe:	695b      	ldr	r3, [r3, #20]
 802b700:	2b00      	cmp	r3, #0
 802b702:	d101      	bne.n	802b708 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x24>
 802b704:	f006 fcbe 	bl	8032084 <abort>

  OpData* data = static_cast<OpData*>(node->user_data);
 802b708:	683b      	ldr	r3, [r7, #0]
 802b70a:	691b      	ldr	r3, [r3, #16]
 802b70c:	66fb      	str	r3, [r7, #108]	; 0x6c
  const auto params =
 802b70e:	683b      	ldr	r3, [r7, #0]
 802b710:	695b      	ldr	r3, [r3, #20]
 802b712:	66bb      	str	r3, [r7, #104]	; 0x68
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  const TfLiteTensor* input =
      GetInput(context, node, kFullyConnectedInputTensor);
 802b714:	4b81      	ldr	r3, [pc, #516]	; (802b91c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x238>)
 802b716:	681b      	ldr	r3, [r3, #0]
 802b718:	461a      	mov	r2, r3
 802b71a:	6839      	ldr	r1, [r7, #0]
 802b71c:	6878      	ldr	r0, [r7, #4]
 802b71e:	f7fc fc7b 	bl	8028018 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 802b722:	6678      	str	r0, [r7, #100]	; 0x64
  TF_LITE_ENSURE(context, input != nullptr);
 802b724:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802b726:	2b00      	cmp	r3, #0
 802b728:	d10a      	bne.n	802b740 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x5c>
 802b72a:	687b      	ldr	r3, [r7, #4]
 802b72c:	695c      	ldr	r4, [r3, #20]
 802b72e:	4b7c      	ldr	r3, [pc, #496]	; (802b920 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x23c>)
 802b730:	9300      	str	r3, [sp, #0]
 802b732:	2340      	movs	r3, #64	; 0x40
 802b734:	4a7b      	ldr	r2, [pc, #492]	; (802b924 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 802b736:	497c      	ldr	r1, [pc, #496]	; (802b928 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x244>)
 802b738:	6878      	ldr	r0, [r7, #4]
 802b73a:	47a0      	blx	r4
 802b73c:	2401      	movs	r4, #1
 802b73e:	e0e7      	b.n	802b910 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22c>
  const TfLiteTensor* filter =
      GetInput(context, node, kFullyConnectedWeightsTensor);
 802b740:	4b7a      	ldr	r3, [pc, #488]	; (802b92c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x248>)
 802b742:	681b      	ldr	r3, [r3, #0]
 802b744:	461a      	mov	r2, r3
 802b746:	6839      	ldr	r1, [r7, #0]
 802b748:	6878      	ldr	r0, [r7, #4]
 802b74a:	f7fc fc65 	bl	8028018 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 802b74e:	6638      	str	r0, [r7, #96]	; 0x60
  TF_LITE_ENSURE(context, filter != nullptr);
 802b750:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 802b752:	2b00      	cmp	r3, #0
 802b754:	d10a      	bne.n	802b76c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x88>
 802b756:	687b      	ldr	r3, [r7, #4]
 802b758:	695c      	ldr	r4, [r3, #20]
 802b75a:	4b75      	ldr	r3, [pc, #468]	; (802b930 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x24c>)
 802b75c:	9300      	str	r3, [sp, #0]
 802b75e:	2343      	movs	r3, #67	; 0x43
 802b760:	4a70      	ldr	r2, [pc, #448]	; (802b924 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 802b762:	4971      	ldr	r1, [pc, #452]	; (802b928 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x244>)
 802b764:	6878      	ldr	r0, [r7, #4]
 802b766:	47a0      	blx	r4
 802b768:	2401      	movs	r4, #1
 802b76a:	e0d1      	b.n	802b910 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22c>
  const TfLiteTensor* bias =
      GetOptionalInputTensor(context, node, kFullyConnectedBiasTensor);
 802b76c:	4b71      	ldr	r3, [pc, #452]	; (802b934 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x250>)
 802b76e:	681b      	ldr	r3, [r3, #0]
 802b770:	461a      	mov	r2, r3
 802b772:	6839      	ldr	r1, [r7, #0]
 802b774:	6878      	ldr	r0, [r7, #4]
 802b776:	f7fc fc7f 	bl	8028078 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
 802b77a:	65f8      	str	r0, [r7, #92]	; 0x5c
  TfLiteTensor* output = GetOutput(context, node, kFullyConnectedOutputTensor);
 802b77c:	4b6e      	ldr	r3, [pc, #440]	; (802b938 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x254>)
 802b77e:	681b      	ldr	r3, [r3, #0]
 802b780:	461a      	mov	r2, r3
 802b782:	6839      	ldr	r1, [r7, #0]
 802b784:	6878      	ldr	r0, [r7, #4]
 802b786:	f7fc fc57 	bl	8028038 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 802b78a:	65b8      	str	r0, [r7, #88]	; 0x58
  TF_LITE_ENSURE(context, output != nullptr);
 802b78c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802b78e:	2b00      	cmp	r3, #0
 802b790:	d10a      	bne.n	802b7a8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xc4>
 802b792:	687b      	ldr	r3, [r7, #4]
 802b794:	695c      	ldr	r4, [r3, #20]
 802b796:	4b69      	ldr	r3, [pc, #420]	; (802b93c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x258>)
 802b798:	9300      	str	r3, [sp, #0]
 802b79a:	2347      	movs	r3, #71	; 0x47
 802b79c:	4a61      	ldr	r2, [pc, #388]	; (802b924 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 802b79e:	4962      	ldr	r1, [pc, #392]	; (802b928 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x244>)
 802b7a0:	6878      	ldr	r0, [r7, #4]
 802b7a2:	47a0      	blx	r4
 802b7a4:	2401      	movs	r4, #1
 802b7a6:	e0b3      	b.n	802b910 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22c>

  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
 802b7a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802b7aa:	781a      	ldrb	r2, [r3, #0]
 802b7ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802b7ae:	781b      	ldrb	r3, [r3, #0]
 802b7b0:	429a      	cmp	r2, r3
 802b7b2:	d01a      	beq.n	802b7ea <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x106>
 802b7b4:	687b      	ldr	r3, [r7, #4]
 802b7b6:	695c      	ldr	r4, [r3, #20]
 802b7b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802b7ba:	781b      	ldrb	r3, [r3, #0]
 802b7bc:	4618      	mov	r0, r3
 802b7be:	f7fc f8e5 	bl	802798c <TfLiteTypeGetName>
 802b7c2:	4605      	mov	r5, r0
 802b7c4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802b7c6:	781b      	ldrb	r3, [r3, #0]
 802b7c8:	4618      	mov	r0, r3
 802b7ca:	f7fc f8df 	bl	802798c <TfLiteTypeGetName>
 802b7ce:	4603      	mov	r3, r0
 802b7d0:	9303      	str	r3, [sp, #12]
 802b7d2:	9502      	str	r5, [sp, #8]
 802b7d4:	4b5a      	ldr	r3, [pc, #360]	; (802b940 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x25c>)
 802b7d6:	9301      	str	r3, [sp, #4]
 802b7d8:	4b5a      	ldr	r3, [pc, #360]	; (802b944 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x260>)
 802b7da:	9300      	str	r3, [sp, #0]
 802b7dc:	2349      	movs	r3, #73	; 0x49
 802b7de:	4a51      	ldr	r2, [pc, #324]	; (802b924 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 802b7e0:	4959      	ldr	r1, [pc, #356]	; (802b948 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 802b7e2:	6878      	ldr	r0, [r7, #4]
 802b7e4:	47a0      	blx	r4
 802b7e6:	2401      	movs	r4, #1
 802b7e8:	e092      	b.n	802b910 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22c>
  TF_LITE_ENSURE_MSG(context, input->type == filter->type,
 802b7ea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802b7ec:	781a      	ldrb	r2, [r3, #0]
 802b7ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 802b7f0:	781b      	ldrb	r3, [r3, #0]
 802b7f2:	429a      	cmp	r2, r3
 802b7f4:	d006      	beq.n	802b804 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x120>
 802b7f6:	687b      	ldr	r3, [r7, #4]
 802b7f8:	695b      	ldr	r3, [r3, #20]
 802b7fa:	4954      	ldr	r1, [pc, #336]	; (802b94c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x268>)
 802b7fc:	6878      	ldr	r0, [r7, #4]
 802b7fe:	4798      	blx	r3
 802b800:	2401      	movs	r4, #1
 802b802:	e085      	b.n	802b910 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22c>
                     "Hybrid models are not supported on TFLite Micro.");

  // Set buffer index to a reset value
  data->buffer_idx = -1;
 802b804:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 802b806:	f04f 32ff 	mov.w	r2, #4294967295
 802b80a:	621a      	str	r2, [r3, #32]
  TF_LITE_ENSURE_STATUS(CalculateOpDataFullyConnected(
 802b80c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802b80e:	7819      	ldrb	r1, [r3, #0]
 802b810:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802b812:	781a      	ldrb	r2, [r3, #0]
 802b814:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 802b816:	9303      	str	r3, [sp, #12]
 802b818:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802b81a:	9302      	str	r3, [sp, #8]
 802b81c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802b81e:	9301      	str	r3, [sp, #4]
 802b820:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 802b822:	9300      	str	r3, [sp, #0]
 802b824:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802b826:	6878      	ldr	r0, [r7, #4]
 802b828:	f000 fae4 	bl	802bdf4 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>
 802b82c:	4603      	mov	r3, r0
 802b82e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 802b832:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 802b836:	2b00      	cmp	r3, #0
 802b838:	d002      	beq.n	802b840 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x15c>
 802b83a:	f897 4057 	ldrb.w	r4, [r7, #87]	; 0x57
 802b83e:	e067      	b.n	802b910 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22c>
      context, params->activation, input->type, input, filter, bias, output,
      &(data->reference_op_data)));

  if (input->type == kTfLiteInt8) {
 802b840:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802b842:	781b      	ldrb	r3, [r3, #0]
 802b844:	2b09      	cmp	r3, #9
 802b846:	d162      	bne.n	802b90e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22a>
    RuntimeShape filter_shape = GetTensorShape(filter);
 802b848:	f107 0330 	add.w	r3, r7, #48	; 0x30
 802b84c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 802b84e:	4618      	mov	r0, r3
 802b850:	f7fd f85d 	bl	802890e <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
    RuntimeShape output_shape = GetTensorShape(output);
 802b854:	f107 0318 	add.w	r3, r7, #24
 802b858:	6db9      	ldr	r1, [r7, #88]	; 0x58
 802b85a:	4618      	mov	r0, r3
 802b85c:	f7fd f857 	bl	802890e <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>

    TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
 802b860:	f107 0318 	add.w	r3, r7, #24
 802b864:	4618      	mov	r0, r3
 802b866:	f7fc ffee 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 802b86a:	4603      	mov	r3, r0
 802b86c:	2b02      	cmp	r3, #2
 802b86e:	d001      	beq.n	802b874 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x190>
 802b870:	f006 fc08 	bl	8032084 <abort>
    const int filter_dim_count = filter_shape.DimensionsCount();
 802b874:	f107 0330 	add.w	r3, r7, #48	; 0x30
 802b878:	4618      	mov	r0, r3
 802b87a:	f7fc ffe4 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 802b87e:	6538      	str	r0, [r7, #80]	; 0x50
    cmsis_nn_dims filter_dims;
    filter_dims.n = filter_shape.Dims(filter_dim_count - 1);
 802b880:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802b882:	1e5a      	subs	r2, r3, #1
 802b884:	f107 0330 	add.w	r3, r7, #48	; 0x30
 802b888:	4611      	mov	r1, r2
 802b88a:	4618      	mov	r0, r3
 802b88c:	f7fd f976 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802b890:	4603      	mov	r3, r0
 802b892:	60bb      	str	r3, [r7, #8]
    filter_dims.h = 1;
 802b894:	2301      	movs	r3, #1
 802b896:	60fb      	str	r3, [r7, #12]
    filter_dims.w = 1;
 802b898:	2301      	movs	r3, #1
 802b89a:	613b      	str	r3, [r7, #16]
    filter_dims.c = output_shape.Dims(1);
 802b89c:	f107 0318 	add.w	r3, r7, #24
 802b8a0:	2101      	movs	r1, #1
 802b8a2:	4618      	mov	r0, r3
 802b8a4:	f7fd f96a 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802b8a8:	4603      	mov	r3, r0
 802b8aa:	617b      	str	r3, [r7, #20]

    const int32_t buf_size =
        arm_fully_connected_s8_get_buffer_size(&filter_dims);
 802b8ac:	f107 0308 	add.w	r3, r7, #8
 802b8b0:	4618      	mov	r0, r3
 802b8b2:	f7ee fb2a 	bl	8019f0a <arm_fully_connected_s8_get_buffer_size>
 802b8b6:	64f8      	str	r0, [r7, #76]	; 0x4c

    if (buf_size > 0) {
 802b8b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802b8ba:	2b00      	cmp	r3, #0
 802b8bc:	dd11      	ble.n	802b8e2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1fe>
      TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 802b8be:	687b      	ldr	r3, [r7, #4]
 802b8c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b8c2:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 802b8c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 802b8c6:	3220      	adds	r2, #32
 802b8c8:	6878      	ldr	r0, [r7, #4]
 802b8ca:	4798      	blx	r3
 802b8cc:	4603      	mov	r3, r0
 802b8ce:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 802b8d2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 802b8d6:	2b00      	cmp	r3, #0
 802b8d8:	d007      	beq.n	802b8ea <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x206>
 802b8da:	f897 404b 	ldrb.w	r4, [r7, #75]	; 0x4b
 802b8de:	2500      	movs	r5, #0
 802b8e0:	e004      	b.n	802b8ec <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x208>
          context, buf_size, &data->buffer_idx));
    } else {
      data->buffer_idx = -1;
 802b8e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 802b8e4:	f04f 32ff 	mov.w	r2, #4294967295
 802b8e8:	621a      	str	r2, [r3, #32]
 802b8ea:	2501      	movs	r5, #1
 802b8ec:	f107 0318 	add.w	r3, r7, #24
 802b8f0:	4618      	mov	r0, r3
 802b8f2:	f7fc ff92 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
 802b8f6:	2d01      	cmp	r5, #1
 802b8f8:	d001      	beq.n	802b8fe <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x21a>
 802b8fa:	2500      	movs	r5, #0
 802b8fc:	e000      	b.n	802b900 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x21c>
 802b8fe:	2501      	movs	r5, #1
 802b900:	f107 0330 	add.w	r3, r7, #48	; 0x30
 802b904:	4618      	mov	r0, r3
 802b906:	f7fc ff88 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
 802b90a:	2d01      	cmp	r5, #1
 802b90c:	d100      	bne.n	802b910 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22c>
    }
  }
  return kTfLiteOk;
 802b90e:	2400      	movs	r4, #0
}
 802b910:	4623      	mov	r3, r4
 802b912:	4618      	mov	r0, r3
 802b914:	3770      	adds	r7, #112	; 0x70
 802b916:	46bd      	mov	sp, r7
 802b918:	bdb0      	pop	{r4, r5, r7, pc}
 802b91a:	bf00      	nop
 802b91c:	08036cd0 	.word	0x08036cd0
 802b920:	080351ec 	.word	0x080351ec
 802b924:	08035144 	.word	0x08035144
 802b928:	080351d4 	.word	0x080351d4
 802b92c:	08036cd4 	.word	0x08036cd4
 802b930:	08035200 	.word	0x08035200
 802b934:	08036cd8 	.word	0x08036cd8
 802b938:	08036cdc 	.word	0x08036cdc
 802b93c:	08035214 	.word	0x08035214
 802b940:	08035244 	.word	0x08035244
 802b944:	08035254 	.word	0x08035254
 802b948:	08035228 	.word	0x08035228
 802b94c:	08035260 	.word	0x08035260

0802b950 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_>:
TfLiteStatus EvalQuantizedInt8(TfLiteContext* context, TfLiteNode* node,
                               const OpData& data,
                               const TfLiteEvalTensor* input,
                               const TfLiteEvalTensor* filter,
                               const TfLiteEvalTensor* bias,
                               TfLiteEvalTensor* output) {
 802b950:	b5f0      	push	{r4, r5, r6, r7, lr}
 802b952:	b0bf      	sub	sp, #252	; 0xfc
 802b954:	af08      	add	r7, sp, #32
 802b956:	6178      	str	r0, [r7, #20]
 802b958:	6139      	str	r1, [r7, #16]
 802b95a:	60fa      	str	r2, [r7, #12]
 802b95c:	60bb      	str	r3, [r7, #8]
  const RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 802b95e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 802b962:	f8d7 10f8 	ldr.w	r1, [r7, #248]	; 0xf8
 802b966:	4618      	mov	r0, r3
 802b968:	f000 faaa 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
 802b96c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 802b970:	4618      	mov	r0, r3
 802b972:	f7fc ff68 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 802b976:	4603      	mov	r3, r0
 802b978:	2b02      	cmp	r3, #2
 802b97a:	d001      	beq.n	802b980 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_+0x30>
 802b97c:	f006 fb82 	bl	8032084 <abort>
  const int batches = output_shape.Dims(0);
 802b980:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 802b984:	2100      	movs	r1, #0
 802b986:	4618      	mov	r0, r3
 802b988:	f7fd f8f8 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802b98c:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
  const int output_depth = output_shape.Dims(1);
 802b990:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 802b994:	2101      	movs	r1, #1
 802b996:	4618      	mov	r0, r3
 802b998:	f7fd f8f0 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802b99c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
  const RuntimeShape filter_shape = tflite::micro::GetTensorShape(filter);
 802b9a0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 802b9a4:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 802b9a8:	4618      	mov	r0, r3
 802b9aa:	f000 fa89 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  const int filter_dim_count = filter_shape.DimensionsCount();
 802b9ae:	f107 0398 	add.w	r3, r7, #152	; 0x98
 802b9b2:	4618      	mov	r0, r3
 802b9b4:	f7fc ff47 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 802b9b8:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
  const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
 802b9bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 802b9c0:	1e5a      	subs	r2, r3, #1
 802b9c2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 802b9c6:	4611      	mov	r1, r2
 802b9c8:	4618      	mov	r0, r3
 802b9ca:	f7fd f8d7 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802b9ce:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
  const RuntimeShape input_shape = tflite::micro::GetTensorShape(input);
 802b9d2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 802b9d6:	68b9      	ldr	r1, [r7, #8]
 802b9d8:	4618      	mov	r0, r3
 802b9da:	f000 fa71 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>

  cmsis_nn_fc_params fc_params;
  fc_params.input_offset = -data.reference_op_data.input_zero_point;
 802b9de:	68fb      	ldr	r3, [r7, #12]
 802b9e0:	695b      	ldr	r3, [r3, #20]
 802b9e2:	425b      	negs	r3, r3
 802b9e4:	66fb      	str	r3, [r7, #108]	; 0x6c
  fc_params.output_offset = data.reference_op_data.output_zero_point;
 802b9e6:	68fb      	ldr	r3, [r7, #12]
 802b9e8:	69db      	ldr	r3, [r3, #28]
 802b9ea:	677b      	str	r3, [r7, #116]	; 0x74
  fc_params.filter_offset = -data.reference_op_data.filter_zero_point;
 802b9ec:	68fb      	ldr	r3, [r7, #12]
 802b9ee:	699b      	ldr	r3, [r3, #24]
 802b9f0:	425b      	negs	r3, r3
 802b9f2:	673b      	str	r3, [r7, #112]	; 0x70
  fc_params.activation.min = data.reference_op_data.output_activation_min;
 802b9f4:	68fb      	ldr	r3, [r7, #12]
 802b9f6:	689b      	ldr	r3, [r3, #8]
 802b9f8:	67bb      	str	r3, [r7, #120]	; 0x78
  fc_params.activation.max = data.reference_op_data.output_activation_max;
 802b9fa:	68fb      	ldr	r3, [r7, #12]
 802b9fc:	68db      	ldr	r3, [r3, #12]
 802b9fe:	67fb      	str	r3, [r7, #124]	; 0x7c

  cmsis_nn_per_tensor_quant_params quant_params;
  quant_params.multiplier = data.reference_op_data.output_multiplier;
 802ba00:	68fb      	ldr	r3, [r7, #12]
 802ba02:	681b      	ldr	r3, [r3, #0]
 802ba04:	667b      	str	r3, [r7, #100]	; 0x64
  quant_params.shift = data.reference_op_data.output_shift;
 802ba06:	68fb      	ldr	r3, [r7, #12]
 802ba08:	685b      	ldr	r3, [r3, #4]
 802ba0a:	66bb      	str	r3, [r7, #104]	; 0x68

  cmsis_nn_dims input_dims;
  input_dims.n = batches;
 802ba0c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 802ba10:	657b      	str	r3, [r7, #84]	; 0x54
  input_dims.h = 1;
 802ba12:	2301      	movs	r3, #1
 802ba14:	65bb      	str	r3, [r7, #88]	; 0x58
  input_dims.w = 1;
 802ba16:	2301      	movs	r3, #1
 802ba18:	65fb      	str	r3, [r7, #92]	; 0x5c
  input_dims.c = accum_depth;
 802ba1a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 802ba1e:	663b      	str	r3, [r7, #96]	; 0x60

  cmsis_nn_dims filter_dims;
  filter_dims.n = accum_depth;
 802ba20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 802ba24:	647b      	str	r3, [r7, #68]	; 0x44
  filter_dims.h = 1;
 802ba26:	2301      	movs	r3, #1
 802ba28:	64bb      	str	r3, [r7, #72]	; 0x48
  filter_dims.w = 1;
 802ba2a:	2301      	movs	r3, #1
 802ba2c:	64fb      	str	r3, [r7, #76]	; 0x4c
  filter_dims.c = output_depth;
 802ba2e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 802ba32:	653b      	str	r3, [r7, #80]	; 0x50

  cmsis_nn_dims bias_dims;
  bias_dims.n = 1;
 802ba34:	2301      	movs	r3, #1
 802ba36:	637b      	str	r3, [r7, #52]	; 0x34
  bias_dims.h = 1;
 802ba38:	2301      	movs	r3, #1
 802ba3a:	63bb      	str	r3, [r7, #56]	; 0x38
  bias_dims.w = 1;
 802ba3c:	2301      	movs	r3, #1
 802ba3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  bias_dims.c = output_depth;
 802ba40:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 802ba44:	643b      	str	r3, [r7, #64]	; 0x40

  cmsis_nn_dims output_dims;
  output_dims.n = batches;
 802ba46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 802ba4a:	627b      	str	r3, [r7, #36]	; 0x24
  output_dims.h = 1;
 802ba4c:	2301      	movs	r3, #1
 802ba4e:	62bb      	str	r3, [r7, #40]	; 0x28
  output_dims.w = 1;
 802ba50:	2301      	movs	r3, #1
 802ba52:	62fb      	str	r3, [r7, #44]	; 0x2c
  output_dims.c = output_depth;
 802ba54:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 802ba58:	633b      	str	r3, [r7, #48]	; 0x30

  cmsis_nn_context ctx;
  ctx.buf = nullptr;
 802ba5a:	2300      	movs	r3, #0
 802ba5c:	61fb      	str	r3, [r7, #28]
  ctx.size = 0;
 802ba5e:	2300      	movs	r3, #0
 802ba60:	623b      	str	r3, [r7, #32]

  if (data.buffer_idx > -1) {
 802ba62:	68fb      	ldr	r3, [r7, #12]
 802ba64:	6a1b      	ldr	r3, [r3, #32]
 802ba66:	2b00      	cmp	r3, #0
 802ba68:	db08      	blt.n	802ba7c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_+0x12c>
    ctx.buf = context->GetScratchBuffer(context, data.buffer_idx);
 802ba6a:	697b      	ldr	r3, [r7, #20]
 802ba6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802ba6e:	68fa      	ldr	r2, [r7, #12]
 802ba70:	6a12      	ldr	r2, [r2, #32]
 802ba72:	4611      	mov	r1, r2
 802ba74:	6978      	ldr	r0, [r7, #20]
 802ba76:	4798      	blx	r3
 802ba78:	4603      	mov	r3, r0
 802ba7a:	61fb      	str	r3, [r7, #28]
  }

  TF_LITE_ENSURE_EQ(
 802ba7c:	68b8      	ldr	r0, [r7, #8]
 802ba7e:	f7fd fe4f 	bl	8029720 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 802ba82:	4605      	mov	r5, r0
 802ba84:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 802ba88:	f7fd fe4a 	bl	8029720 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 802ba8c:	4606      	mov	r6, r0
 802ba8e:	f8d7 00f4 	ldr.w	r0, [r7, #244]	; 0xf4
 802ba92:	f7fe f987 	bl	8029da4 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 802ba96:	6078      	str	r0, [r7, #4]
 802ba98:	f8d7 00f8 	ldr.w	r0, [r7, #248]	; 0xf8
 802ba9c:	f7fd fe4f 	bl	802973e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 802baa0:	4603      	mov	r3, r0
 802baa2:	f107 0454 	add.w	r4, r7, #84	; 0x54
 802baa6:	f107 0264 	add.w	r2, r7, #100	; 0x64
 802baaa:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 802baae:	f107 001c 	add.w	r0, r7, #28
 802bab2:	9306      	str	r3, [sp, #24]
 802bab4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802bab8:	9305      	str	r3, [sp, #20]
 802baba:	687b      	ldr	r3, [r7, #4]
 802babc:	9304      	str	r3, [sp, #16]
 802babe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 802bac2:	9303      	str	r3, [sp, #12]
 802bac4:	9602      	str	r6, [sp, #8]
 802bac6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 802baca:	9301      	str	r3, [sp, #4]
 802bacc:	9500      	str	r5, [sp, #0]
 802bace:	4623      	mov	r3, r4
 802bad0:	f7ee f9d4 	bl	8019e7c <arm_fully_connected_s8>
 802bad4:	4603      	mov	r3, r0
 802bad6:	2b00      	cmp	r3, #0
 802bad8:	bf14      	ite	ne
 802bada:	2301      	movne	r3, #1
 802badc:	2300      	moveq	r3, #0
 802bade:	b2db      	uxtb	r3, r3
 802bae0:	2b00      	cmp	r3, #0
 802bae2:	d03e      	beq.n	802bb62 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_+0x212>
 802bae4:	697b      	ldr	r3, [r7, #20]
 802bae6:	695c      	ldr	r4, [r3, #20]
 802bae8:	68b8      	ldr	r0, [r7, #8]
 802baea:	f7fd fe19 	bl	8029720 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 802baee:	4606      	mov	r6, r0
 802baf0:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 802baf4:	f7fd fe14 	bl	8029720 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 802baf8:	6078      	str	r0, [r7, #4]
 802bafa:	f8d7 00f4 	ldr.w	r0, [r7, #244]	; 0xf4
 802bafe:	f7fe f951 	bl	8029da4 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 802bb02:	6038      	str	r0, [r7, #0]
 802bb04:	f8d7 00f8 	ldr.w	r0, [r7, #248]	; 0xf8
 802bb08:	f7fd fe19 	bl	802973e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 802bb0c:	4603      	mov	r3, r0
 802bb0e:	f107 0554 	add.w	r5, r7, #84	; 0x54
 802bb12:	f107 0264 	add.w	r2, r7, #100	; 0x64
 802bb16:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 802bb1a:	f107 001c 	add.w	r0, r7, #28
 802bb1e:	9306      	str	r3, [sp, #24]
 802bb20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802bb24:	9305      	str	r3, [sp, #20]
 802bb26:	683b      	ldr	r3, [r7, #0]
 802bb28:	9304      	str	r3, [sp, #16]
 802bb2a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 802bb2e:	9303      	str	r3, [sp, #12]
 802bb30:	687b      	ldr	r3, [r7, #4]
 802bb32:	9302      	str	r3, [sp, #8]
 802bb34:	f107 0344 	add.w	r3, r7, #68	; 0x44
 802bb38:	9301      	str	r3, [sp, #4]
 802bb3a:	9600      	str	r6, [sp, #0]
 802bb3c:	462b      	mov	r3, r5
 802bb3e:	f7ee f99d 	bl	8019e7c <arm_fully_connected_s8>
 802bb42:	4603      	mov	r3, r0
 802bb44:	461a      	mov	r2, r3
 802bb46:	2300      	movs	r3, #0
 802bb48:	9303      	str	r3, [sp, #12]
 802bb4a:	9202      	str	r2, [sp, #8]
 802bb4c:	4b0f      	ldr	r3, [pc, #60]	; (802bb8c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_+0x23c>)
 802bb4e:	9301      	str	r3, [sp, #4]
 802bb50:	4b0f      	ldr	r3, [pc, #60]	; (802bb90 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_+0x240>)
 802bb52:	9300      	str	r3, [sp, #0]
 802bb54:	23a6      	movs	r3, #166	; 0xa6
 802bb56:	4a0f      	ldr	r2, [pc, #60]	; (802bb94 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_+0x244>)
 802bb58:	490f      	ldr	r1, [pc, #60]	; (802bb98 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_+0x248>)
 802bb5a:	6978      	ldr	r0, [r7, #20]
 802bb5c:	47a0      	blx	r4
 802bb5e:	2401      	movs	r4, #1
 802bb60:	e000      	b.n	802bb64 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_+0x214>
          tflite::micro::GetTensorData<int8_t>(filter), &bias_dims,
          tflite::micro::GetTensorData<int32_t>(bias), &output_dims,
          tflite::micro::GetTensorData<int8_t>(output)),
      ARM_MATH_SUCCESS);

  return kTfLiteOk;
 802bb62:	2400      	movs	r4, #0
  const RuntimeShape input_shape = tflite::micro::GetTensorShape(input);
 802bb64:	f107 0380 	add.w	r3, r7, #128	; 0x80
 802bb68:	4618      	mov	r0, r3
 802bb6a:	f7fc fe56 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
  const RuntimeShape filter_shape = tflite::micro::GetTensorShape(filter);
 802bb6e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 802bb72:	4618      	mov	r0, r3
 802bb74:	f7fc fe51 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
  const RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 802bb78:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 802bb7c:	4618      	mov	r0, r3
 802bb7e:	f7fc fe4c 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
}
 802bb82:	4623      	mov	r3, r4
 802bb84:	4618      	mov	r0, r3
 802bb86:	37dc      	adds	r7, #220	; 0xdc
 802bb88:	46bd      	mov	sp, r7
 802bb8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802bb8c:	08035340 	.word	0x08035340
 802bb90:	08035354 	.word	0x08035354
 802bb94:	08035144 	.word	0x08035144
 802bb98:	08035324 	.word	0x08035324

0802bb9c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 802bb9c:	b590      	push	{r4, r7, lr}
 802bb9e:	b0d1      	sub	sp, #324	; 0x144
 802bba0:	af04      	add	r7, sp, #16
 802bba2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bba6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 802bbaa:	6018      	str	r0, [r3, #0]
 802bbac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bbb0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 802bbb4:	6019      	str	r1, [r3, #0]
  TFLITE_DCHECK(node->builtin_data != nullptr);
 802bbb6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bbba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 802bbbe:	681b      	ldr	r3, [r3, #0]
 802bbc0:	695b      	ldr	r3, [r3, #20]
 802bbc2:	2b00      	cmp	r3, #0
 802bbc4:	d101      	bne.n	802bbca <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e>
 802bbc6:	f006 fa5d 	bl	8032084 <abort>
  const auto* params =
 802bbca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bbce:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 802bbd2:	681b      	ldr	r3, [r3, #0]
 802bbd4:	695b      	ldr	r3, [r3, #20]
 802bbd6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kFullyConnectedInputTensor);
 802bbda:	4b67      	ldr	r3, [pc, #412]	; (802bd78 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1dc>)
 802bbdc:	681a      	ldr	r2, [r3, #0]
 802bbde:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bbe2:	f5a3 7198 	sub.w	r1, r3, #304	; 0x130
 802bbe6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bbea:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 802bbee:	6809      	ldr	r1, [r1, #0]
 802bbf0:	6818      	ldr	r0, [r3, #0]
 802bbf2:	f7fd f897 	bl	8028d24 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 802bbf6:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128
  const TfLiteEvalTensor* filter =
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
 802bbfa:	4b60      	ldr	r3, [pc, #384]	; (802bd7c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e0>)
 802bbfc:	681a      	ldr	r2, [r3, #0]
 802bbfe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bc02:	f5a3 7198 	sub.w	r1, r3, #304	; 0x130
 802bc06:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bc0a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 802bc0e:	6809      	ldr	r1, [r1, #0]
 802bc10:	6818      	ldr	r0, [r3, #0]
 802bc12:	f7fd f887 	bl	8028d24 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 802bc16:	f8c7 0124 	str.w	r0, [r7, #292]	; 0x124
  const TfLiteEvalTensor* bias =
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
 802bc1a:	4b59      	ldr	r3, [pc, #356]	; (802bd80 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e4>)
 802bc1c:	681a      	ldr	r2, [r3, #0]
 802bc1e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bc22:	f5a3 7198 	sub.w	r1, r3, #304	; 0x130
 802bc26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bc2a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 802bc2e:	6809      	ldr	r1, [r1, #0]
 802bc30:	6818      	ldr	r0, [r3, #0]
 802bc32:	f7fd f877 	bl	8028d24 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 802bc36:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
 802bc3a:	4b52      	ldr	r3, [pc, #328]	; (802bd84 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e8>)
 802bc3c:	681a      	ldr	r2, [r3, #0]
 802bc3e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bc42:	f5a3 7198 	sub.w	r1, r3, #304	; 0x130
 802bc46:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bc4a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 802bc4e:	6809      	ldr	r1, [r1, #0]
 802bc50:	6818      	ldr	r0, [r3, #0]
 802bc52:	f7fd f877 	bl	8028d44 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 802bc56:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c

  TFLITE_DCHECK(node->user_data != nullptr);
 802bc5a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bc5e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 802bc62:	681b      	ldr	r3, [r3, #0]
 802bc64:	691b      	ldr	r3, [r3, #16]
 802bc66:	2b00      	cmp	r3, #0
 802bc68:	d101      	bne.n	802bc6e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd2>
 802bc6a:	f006 fa0b 	bl	8032084 <abort>
  const OpData& data = *(static_cast<const OpData*>(node->user_data));
 802bc6e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bc72:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 802bc76:	681b      	ldr	r3, [r3, #0]
 802bc78:	691b      	ldr	r3, [r3, #16]
 802bc7a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

  // Checks in Prepare ensure input, output and filter types are all the same.
  switch (input->type) {
 802bc7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 802bc82:	7a1b      	ldrb	r3, [r3, #8]
 802bc84:	2b09      	cmp	r3, #9
 802bc86:	d021      	beq.n	802bccc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x130>
 802bc88:	2b09      	cmp	r3, #9
 802bc8a:	dc55      	bgt.n	802bd38 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19c>
 802bc8c:	2b01      	cmp	r3, #1
 802bc8e:	d002      	beq.n	802bc96 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xfa>
 802bc90:	2b03      	cmp	r3, #3
 802bc92:	d036      	beq.n	802bd02 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x166>
 802bc94:	e050      	b.n	802bd38 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x19c>
    case kTfLiteFloat32: {
      #if EI_TFLITE_DISABLE_FULLY_CONNECTED_IN_F32
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 802bc96:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bc9a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 802bc9e:	681b      	ldr	r3, [r3, #0]
 802bca0:	695c      	ldr	r4, [r3, #20]
 802bca2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 802bca6:	7a1b      	ldrb	r3, [r3, #8]
 802bca8:	4618      	mov	r0, r3
 802bcaa:	f7fb fe6f 	bl	802798c <TfLiteTypeGetName>
 802bcae:	4602      	mov	r2, r0
 802bcb0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 802bcb4:	7a1b      	ldrb	r3, [r3, #8]
 802bcb6:	4619      	mov	r1, r3
 802bcb8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bcbc:	f5a3 7096 	sub.w	r0, r3, #300	; 0x12c
 802bcc0:	460b      	mov	r3, r1
 802bcc2:	4931      	ldr	r1, [pc, #196]	; (802bd88 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ec>)
 802bcc4:	6800      	ldr	r0, [r0, #0]
 802bcc6:	47a0      	blx	r4
                      TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 802bcc8:	2301      	movs	r3, #1
 802bcca:	e04f      	b.n	802bd6c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1d0>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
                      TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
      #endif

      return EvalQuantizedInt8(context, node, data, input, filter, bias,
 802bccc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bcd0:	f5a3 7198 	sub.w	r1, r3, #304	; 0x130
 802bcd4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bcd8:	f5a3 7096 	sub.w	r0, r3, #300	; 0x12c
 802bcdc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 802bce0:	9302      	str	r3, [sp, #8]
 802bce2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 802bce6:	9301      	str	r3, [sp, #4]
 802bce8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 802bcec:	9300      	str	r3, [sp, #0]
 802bcee:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 802bcf2:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 802bcf6:	6809      	ldr	r1, [r1, #0]
 802bcf8:	6800      	ldr	r0, [r0, #0]
 802bcfa:	f7ff fe29 	bl	802b950 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_>
 802bcfe:	4603      	mov	r3, r0
                               output);
 802bd00:	e034      	b.n	802bd6c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1d0>
    }
    case kTfLiteUInt8: {
      #if EI_TFLITE_DISABLE_FULLY_CONNECTED_IN_U8
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 802bd02:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bd06:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 802bd0a:	681b      	ldr	r3, [r3, #0]
 802bd0c:	695c      	ldr	r4, [r3, #20]
 802bd0e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 802bd12:	7a1b      	ldrb	r3, [r3, #8]
 802bd14:	4618      	mov	r0, r3
 802bd16:	f7fb fe39 	bl	802798c <TfLiteTypeGetName>
 802bd1a:	4602      	mov	r2, r0
 802bd1c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 802bd20:	7a1b      	ldrb	r3, [r3, #8]
 802bd22:	4619      	mov	r1, r3
 802bd24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bd28:	f5a3 7096 	sub.w	r0, r3, #300	; 0x12c
 802bd2c:	460b      	mov	r3, r1
 802bd2e:	4916      	ldr	r1, [pc, #88]	; (802bd88 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ec>)
 802bd30:	6800      	ldr	r0, [r0, #0]
 802bd32:	47a0      	blx	r4
                      TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 802bd34:	2301      	movs	r3, #1
 802bd36:	e019      	b.n	802bd6c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1d0>
          tflite::micro::GetTensorShape(output),
          tflite::micro::GetTensorData<uint8_t>(output));
      break;
    }
    default: {
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 802bd38:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bd3c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 802bd40:	681b      	ldr	r3, [r3, #0]
 802bd42:	695c      	ldr	r4, [r3, #20]
 802bd44:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 802bd48:	7a1b      	ldrb	r3, [r3, #8]
 802bd4a:	4618      	mov	r0, r3
 802bd4c:	f7fb fe1e 	bl	802798c <TfLiteTypeGetName>
 802bd50:	4602      	mov	r2, r0
 802bd52:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 802bd56:	7a1b      	ldrb	r3, [r3, #8]
 802bd58:	4619      	mov	r1, r3
 802bd5a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 802bd5e:	f5a3 7096 	sub.w	r0, r3, #300	; 0x12c
 802bd62:	460b      	mov	r3, r1
 802bd64:	4908      	ldr	r1, [pc, #32]	; (802bd88 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ec>)
 802bd66:	6800      	ldr	r0, [r0, #0]
 802bd68:	47a0      	blx	r4
                         TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 802bd6a:	2301      	movs	r3, #1
    }
  }
  return kTfLiteOk;
}
 802bd6c:	4618      	mov	r0, r3
 802bd6e:	f507 779a 	add.w	r7, r7, #308	; 0x134
 802bd72:	46bd      	mov	sp, r7
 802bd74:	bd90      	pop	{r4, r7, pc}
 802bd76:	bf00      	nop
 802bd78:	08036cd0 	.word	0x08036cd0
 802bd7c:	08036cd4 	.word	0x08036cd4
 802bd80:	08036cd8 	.word	0x08036cd8
 802bd84:	08036cdc 	.word	0x08036cdc
 802bd88:	08035478 	.word	0x08035478

0802bd8c <_ZN6tflite24Register_FULLY_CONNECTEDEv>:
  return EvalQuantizedInt8(context, node, data, input, filter, bias, output);
}

}  // namespace

TfLiteRegistration Register_FULLY_CONNECTED() {
 802bd8c:	b4b0      	push	{r4, r5, r7}
 802bd8e:	b083      	sub	sp, #12
 802bd90:	af00      	add	r7, sp, #0
 802bd92:	6078      	str	r0, [r7, #4]
  fully_connected_registration.init = Init;
 802bd94:	4b13      	ldr	r3, [pc, #76]	; (802bde4 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x58>)
 802bd96:	4a14      	ldr	r2, [pc, #80]	; (802bde8 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x5c>)
 802bd98:	601a      	str	r2, [r3, #0]
  fully_connected_registration.free = nullptr;
 802bd9a:	4b12      	ldr	r3, [pc, #72]	; (802bde4 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x58>)
 802bd9c:	2200      	movs	r2, #0
 802bd9e:	605a      	str	r2, [r3, #4]
  fully_connected_registration.prepare = Prepare;
 802bda0:	4b10      	ldr	r3, [pc, #64]	; (802bde4 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x58>)
 802bda2:	4a12      	ldr	r2, [pc, #72]	; (802bdec <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x60>)
 802bda4:	609a      	str	r2, [r3, #8]
  fully_connected_registration.invoke = Eval;
 802bda6:	4b0f      	ldr	r3, [pc, #60]	; (802bde4 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x58>)
 802bda8:	4a11      	ldr	r2, [pc, #68]	; (802bdf0 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x64>)
 802bdaa:	60da      	str	r2, [r3, #12]
  fully_connected_registration.profiling_string = nullptr;
 802bdac:	4b0d      	ldr	r3, [pc, #52]	; (802bde4 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x58>)
 802bdae:	2200      	movs	r2, #0
 802bdb0:	611a      	str	r2, [r3, #16]
  fully_connected_registration.builtin_code = 0;
 802bdb2:	4b0c      	ldr	r3, [pc, #48]	; (802bde4 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x58>)
 802bdb4:	2200      	movs	r2, #0
 802bdb6:	615a      	str	r2, [r3, #20]
  fully_connected_registration.custom_name = nullptr;
 802bdb8:	4b0a      	ldr	r3, [pc, #40]	; (802bde4 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x58>)
 802bdba:	2200      	movs	r2, #0
 802bdbc:	619a      	str	r2, [r3, #24]
  fully_connected_registration.version = 0;
 802bdbe:	4b09      	ldr	r3, [pc, #36]	; (802bde4 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x58>)
 802bdc0:	2200      	movs	r2, #0
 802bdc2:	61da      	str	r2, [r3, #28]
  return fully_connected_registration;
 802bdc4:	687b      	ldr	r3, [r7, #4]
 802bdc6:	4a07      	ldr	r2, [pc, #28]	; (802bde4 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x58>)
 802bdc8:	461c      	mov	r4, r3
 802bdca:	4615      	mov	r5, r2
 802bdcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802bdce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802bdd0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 802bdd4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 802bdd8:	6878      	ldr	r0, [r7, #4]
 802bdda:	370c      	adds	r7, #12
 802bddc:	46bd      	mov	sp, r7
 802bdde:	bcb0      	pop	{r4, r5, r7}
 802bde0:	4770      	bx	lr
 802bde2:	bf00      	nop
 802bde4:	200006f4 	.word	0x200006f4
 802bde8:	0802b6b7 	.word	0x0802b6b7
 802bdec:	0802b6e5 	.word	0x0802b6e5
 802bdf0:	0802bb9d 	.word	0x0802bb9d

0802bdf4 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>:

TfLiteStatus CalculateOpDataFullyConnected(
    TfLiteContext* context, TfLiteFusedActivation activation,
    TfLiteType data_type, const TfLiteTensor* input, const TfLiteTensor* filter,
    const TfLiteTensor* bias, TfLiteTensor* output,
    OpDataFullyConnected* data) {
 802bdf4:	b580      	push	{r7, lr}
 802bdf6:	b08a      	sub	sp, #40	; 0x28
 802bdf8:	af02      	add	r7, sp, #8
 802bdfa:	60f8      	str	r0, [r7, #12]
 802bdfc:	607b      	str	r3, [r7, #4]
 802bdfe:	460b      	mov	r3, r1
 802be00:	72fb      	strb	r3, [r7, #11]
 802be02:	4613      	mov	r3, r2
 802be04:	72bb      	strb	r3, [r7, #10]
  if (data_type != kTfLiteFloat32) {
 802be06:	7abb      	ldrb	r3, [r7, #10]
 802be08:	2b01      	cmp	r3, #1
 802be0a:	d03e      	beq.n	802be8a <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x96>
    double real_multiplier = 0.0;
 802be0c:	f04f 0200 	mov.w	r2, #0
 802be10:	f04f 0300 	mov.w	r3, #0
 802be14:	e9c7 2304 	strd	r2, r3, [r7, #16]
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 802be18:	f107 0310 	add.w	r3, r7, #16
 802be1c:	9301      	str	r3, [sp, #4]
 802be1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802be20:	9300      	str	r3, [sp, #0]
 802be22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802be24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802be26:	6879      	ldr	r1, [r7, #4]
 802be28:	68f8      	ldr	r0, [r7, #12]
 802be2a:	f7fc facd 	bl	80283c8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
 802be2e:	4603      	mov	r3, r0
 802be30:	77fb      	strb	r3, [r7, #31]
 802be32:	7ffb      	ldrb	r3, [r7, #31]
 802be34:	2b00      	cmp	r3, #0
 802be36:	d001      	beq.n	802be3c <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x48>
 802be38:	7ffb      	ldrb	r3, [r7, #31]
 802be3a:	e027      	b.n	802be8c <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x98>
        context, input, filter, bias, output, &real_multiplier));
    QuantizeMultiplier(real_multiplier, &data->output_multiplier,
 802be3c:	ed97 7b04 	vldr	d7, [r7, #16]
 802be40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 802be42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802be44:	3304      	adds	r3, #4
 802be46:	4619      	mov	r1, r3
 802be48:	4610      	mov	r0, r2
 802be4a:	eeb0 0a47 	vmov.f32	s0, s14
 802be4e:	eef0 0a67 	vmov.f32	s1, s15
 802be52:	f7fb fe21 	bl	8027a98 <_ZN6tflite18QuantizeMultiplierEdPlPi>
                       &data->output_shift);

    data->input_zero_point = input->params.zero_point;
 802be56:	687b      	ldr	r3, [r7, #4]
 802be58:	691a      	ldr	r2, [r3, #16]
 802be5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802be5c:	615a      	str	r2, [r3, #20]
    data->filter_zero_point = filter->params.zero_point;
 802be5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802be60:	691a      	ldr	r2, [r3, #16]
 802be62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802be64:	619a      	str	r2, [r3, #24]
    data->output_zero_point = output->params.zero_point;
 802be66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802be68:	691a      	ldr	r2, [r3, #16]
 802be6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802be6c:	61da      	str	r2, [r3, #28]

    return CalculateActivationRangeQuantized(context, activation, output,
 802be6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802be70:	f103 0208 	add.w	r2, r3, #8
 802be74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802be76:	330c      	adds	r3, #12
 802be78:	7af9      	ldrb	r1, [r7, #11]
 802be7a:	9300      	str	r3, [sp, #0]
 802be7c:	4613      	mov	r3, r2
 802be7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802be80:	68f8      	ldr	r0, [r7, #12]
 802be82:	f7fc fc2d 	bl	80286e0 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
 802be86:	4603      	mov	r3, r0
                                             &data->output_activation_min,
                                             &data->output_activation_max);
 802be88:	e000      	b.n	802be8c <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x98>
  }
  return kTfLiteOk;
 802be8a:	2300      	movs	r3, #0
}
 802be8c:	4618      	mov	r0, r3
 802be8e:	3720      	adds	r7, #32
 802be90:	46bd      	mov	sp, r7
 802be92:	bd80      	pop	{r7, pc}

0802be94 <_ZSt3maxIsERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 802be94:	b480      	push	{r7}
 802be96:	b083      	sub	sp, #12
 802be98:	af00      	add	r7, sp, #0
 802be9a:	6078      	str	r0, [r7, #4]
 802be9c:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 802be9e:	687b      	ldr	r3, [r7, #4]
 802bea0:	f9b3 2000 	ldrsh.w	r2, [r3]
 802bea4:	683b      	ldr	r3, [r7, #0]
 802bea6:	f9b3 3000 	ldrsh.w	r3, [r3]
 802beaa:	429a      	cmp	r2, r3
 802beac:	da01      	bge.n	802beb2 <_ZSt3maxIsERKT_S2_S2_+0x1e>
	return __b;
 802beae:	683b      	ldr	r3, [r7, #0]
 802beb0:	e000      	b.n	802beb4 <_ZSt3maxIsERKT_S2_S2_+0x20>
      return __a;
 802beb2:	687b      	ldr	r3, [r7, #4]
    }
 802beb4:	4618      	mov	r0, r3
 802beb6:	370c      	adds	r7, #12
 802beb8:	46bd      	mov	sp, r7
 802beba:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bebe:	4770      	bx	lr

0802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>:
  TFLITE_DCHECK(input1 != nullptr);
  TFLITE_DCHECK(input2 != nullptr);
  return TfLiteIntArrayEqual(input1->dims, input2->dims);
}

const RuntimeShape GetTensorShape(const TfLiteEvalTensor* tensor) {
 802bec0:	b580      	push	{r7, lr}
 802bec2:	b086      	sub	sp, #24
 802bec4:	af00      	add	r7, sp, #0
 802bec6:	6078      	str	r0, [r7, #4]
 802bec8:	6039      	str	r1, [r7, #0]
  if (tensor == nullptr || tensor->dims == nullptr) {
 802beca:	683b      	ldr	r3, [r7, #0]
 802becc:	2b00      	cmp	r3, #0
 802bece:	d003      	beq.n	802bed8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x18>
 802bed0:	683b      	ldr	r3, [r7, #0]
 802bed2:	685b      	ldr	r3, [r3, #4]
 802bed4:	2b00      	cmp	r3, #0
 802bed6:	d103      	bne.n	802bee0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x20>
    return RuntimeShape();
 802bed8:	6878      	ldr	r0, [r7, #4]
 802beda:	f7fc fc7d 	bl	80287d8 <_ZN6tflite12RuntimeShapeC1Ev>
 802bede:	e00d      	b.n	802befc <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x3c>
  }
  TfLiteIntArray* dims = tensor->dims;
 802bee0:	683b      	ldr	r3, [r7, #0]
 802bee2:	685b      	ldr	r3, [r3, #4]
 802bee4:	617b      	str	r3, [r7, #20]
  const int dims_size = dims->size;
 802bee6:	697b      	ldr	r3, [r7, #20]
 802bee8:	681b      	ldr	r3, [r3, #0]
 802beea:	613b      	str	r3, [r7, #16]
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
 802beec:	697b      	ldr	r3, [r7, #20]
 802beee:	3304      	adds	r3, #4
 802bef0:	60fb      	str	r3, [r7, #12]
  return RuntimeShape(dims_size, dims_data);
 802bef2:	68fa      	ldr	r2, [r7, #12]
 802bef4:	6939      	ldr	r1, [r7, #16]
 802bef6:	6878      	ldr	r0, [r7, #4]
 802bef8:	f7fc fc7c 	bl	80287f4 <_ZN6tflite12RuntimeShapeC1EiPKl>
}
 802befc:	6878      	ldr	r0, [r7, #4]
 802befe:	3718      	adds	r7, #24
 802bf00:	46bd      	mov	sp, r7
 802bf02:	bd80      	pop	{r7, pc}

0802bf04 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>:

PaddingType RuntimePaddingType(TfLitePadding padding) {
 802bf04:	b480      	push	{r7}
 802bf06:	b083      	sub	sp, #12
 802bf08:	af00      	add	r7, sp, #0
 802bf0a:	4603      	mov	r3, r0
 802bf0c:	71fb      	strb	r3, [r7, #7]
  switch (padding) {
 802bf0e:	79fb      	ldrb	r3, [r7, #7]
 802bf10:	2b01      	cmp	r3, #1
 802bf12:	d002      	beq.n	802bf1a <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0x16>
 802bf14:	2b02      	cmp	r3, #2
 802bf16:	d002      	beq.n	802bf1e <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0x1a>
 802bf18:	e003      	b.n	802bf22 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0x1e>
    case TfLitePadding::kTfLitePaddingSame:
      return PaddingType::kSame;
 802bf1a:	2301      	movs	r3, #1
 802bf1c:	e002      	b.n	802bf24 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0x20>
    case TfLitePadding::kTfLitePaddingValid:
      return PaddingType::kValid;
 802bf1e:	2302      	movs	r3, #2
 802bf20:	e000      	b.n	802bf24 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0x20>
    case TfLitePadding::kTfLitePaddingUnknown:
    default:
      return PaddingType::kNone;
 802bf22:	2300      	movs	r3, #0
  }
}
 802bf24:	4618      	mov	r0, r3
 802bf26:	370c      	adds	r7, #12
 802bf28:	46bd      	mov	sp, r7
 802bf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bf2e:	4770      	bx	lr

0802bf30 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi>:
}

// Data is required to be contiguous, and so many operators can use either the
// full array flat size or the flat size with one dimension skipped (commonly
// the depth).
inline int FlatSizeSkipDim(const RuntimeShape& shape, int skip_dim) {
 802bf30:	b580      	push	{r7, lr}
 802bf32:	b086      	sub	sp, #24
 802bf34:	af00      	add	r7, sp, #0
 802bf36:	6078      	str	r0, [r7, #4]
 802bf38:	6039      	str	r1, [r7, #0]
  const int dims_count = shape.DimensionsCount();
 802bf3a:	6878      	ldr	r0, [r7, #4]
 802bf3c:	f7fc fc83 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 802bf40:	60f8      	str	r0, [r7, #12]
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 802bf42:	683b      	ldr	r3, [r7, #0]
 802bf44:	2b00      	cmp	r3, #0
 802bf46:	db03      	blt.n	802bf50 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x20>
 802bf48:	683a      	ldr	r2, [r7, #0]
 802bf4a:	68fb      	ldr	r3, [r7, #12]
 802bf4c:	429a      	cmp	r2, r3
 802bf4e:	db01      	blt.n	802bf54 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x24>
 802bf50:	f006 f898 	bl	8032084 <abort>
  const auto* dims_data = shape.DimsData();
 802bf54:	6878      	ldr	r0, [r7, #4]
 802bf56:	f7fc fe36 	bl	8028bc6 <_ZNK6tflite12RuntimeShape8DimsDataEv>
 802bf5a:	60b8      	str	r0, [r7, #8]
  int flat_size = 1;
 802bf5c:	2301      	movs	r3, #1
 802bf5e:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < dims_count; ++i) {
 802bf60:	2300      	movs	r3, #0
 802bf62:	613b      	str	r3, [r7, #16]
 802bf64:	693a      	ldr	r2, [r7, #16]
 802bf66:	68fb      	ldr	r3, [r7, #12]
 802bf68:	429a      	cmp	r2, r3
 802bf6a:	da12      	bge.n	802bf92 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x62>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 802bf6c:	693a      	ldr	r2, [r7, #16]
 802bf6e:	683b      	ldr	r3, [r7, #0]
 802bf70:	429a      	cmp	r2, r3
 802bf72:	d005      	beq.n	802bf80 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x50>
 802bf74:	693b      	ldr	r3, [r7, #16]
 802bf76:	009b      	lsls	r3, r3, #2
 802bf78:	68ba      	ldr	r2, [r7, #8]
 802bf7a:	4413      	add	r3, r2
 802bf7c:	681b      	ldr	r3, [r3, #0]
 802bf7e:	e000      	b.n	802bf82 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x52>
 802bf80:	2301      	movs	r3, #1
 802bf82:	697a      	ldr	r2, [r7, #20]
 802bf84:	fb02 f303 	mul.w	r3, r2, r3
 802bf88:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < dims_count; ++i) {
 802bf8a:	693b      	ldr	r3, [r7, #16]
 802bf8c:	3301      	adds	r3, #1
 802bf8e:	613b      	str	r3, [r7, #16]
 802bf90:	e7e8      	b.n	802bf64 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x34>
  }
  return flat_size;
 802bf92:	697b      	ldr	r3, [r7, #20]
}
 802bf94:	4618      	mov	r0, r3
 802bf96:	3718      	adds	r7, #24
 802bf98:	46bd      	mov	sp, r7
 802bf9a:	bd80      	pop	{r7, pc}

0802bf9c <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_>:

// A combination of MatchingFlatSize() and FlatSizeSkipDim().
inline int MatchingFlatSizeSkipDim(const RuntimeShape& shape, int skip_dim,
                                   const RuntimeShape& check_shape_0) {
 802bf9c:	b590      	push	{r4, r7, lr}
 802bf9e:	b087      	sub	sp, #28
 802bfa0:	af00      	add	r7, sp, #0
 802bfa2:	60f8      	str	r0, [r7, #12]
 802bfa4:	60b9      	str	r1, [r7, #8]
 802bfa6:	607a      	str	r2, [r7, #4]
  const int dims_count = shape.DimensionsCount();
 802bfa8:	68f8      	ldr	r0, [r7, #12]
 802bfaa:	f7fc fc4c 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 802bfae:	6138      	str	r0, [r7, #16]
  for (int i = 0; i < dims_count; ++i) {
 802bfb0:	2300      	movs	r3, #0
 802bfb2:	617b      	str	r3, [r7, #20]
 802bfb4:	697a      	ldr	r2, [r7, #20]
 802bfb6:	693b      	ldr	r3, [r7, #16]
 802bfb8:	429a      	cmp	r2, r3
 802bfba:	da15      	bge.n	802bfe8 <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_+0x4c>
    if (i != skip_dim) {
 802bfbc:	697a      	ldr	r2, [r7, #20]
 802bfbe:	68bb      	ldr	r3, [r7, #8]
 802bfc0:	429a      	cmp	r2, r3
 802bfc2:	d00d      	beq.n	802bfe0 <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_+0x44>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 802bfc4:	6979      	ldr	r1, [r7, #20]
 802bfc6:	68f8      	ldr	r0, [r7, #12]
 802bfc8:	f7fc fdd8 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802bfcc:	4604      	mov	r4, r0
 802bfce:	6979      	ldr	r1, [r7, #20]
 802bfd0:	6878      	ldr	r0, [r7, #4]
 802bfd2:	f7fc fdd3 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802bfd6:	4603      	mov	r3, r0
 802bfd8:	429c      	cmp	r4, r3
 802bfda:	d001      	beq.n	802bfe0 <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_+0x44>
 802bfdc:	f006 f852 	bl	8032084 <abort>
  for (int i = 0; i < dims_count; ++i) {
 802bfe0:	697b      	ldr	r3, [r7, #20]
 802bfe2:	3301      	adds	r3, #1
 802bfe4:	617b      	str	r3, [r7, #20]
 802bfe6:	e7e5      	b.n	802bfb4 <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_+0x18>
    }
  }
  return FlatSizeSkipDim(shape, skip_dim);
 802bfe8:	68b9      	ldr	r1, [r7, #8]
 802bfea:	68f8      	ldr	r0, [r7, #12]
 802bfec:	f7ff ffa0 	bl	802bf30 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi>
 802bff0:	4603      	mov	r3, r0
}
 802bff2:	4618      	mov	r0, r3
 802bff4:	371c      	adds	r7, #28
 802bff6:	46bd      	mov	sp, r7
 802bff8:	bd90      	pop	{r4, r7, pc}

0802bffa <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>:
inline typename FixedPointType::ScalarRawType RescaleConstantInitializer(
 802bffa:	b580      	push	{r7, lr}
 802bffc:	b082      	sub	sp, #8
 802bffe:	af00      	add	r7, sp, #0
 802c000:	6078      	str	r0, [r7, #4]
      RoundingDivideByPOT<std::int32_t>(int32_value, 32 - ScalarTypeBits));
 802c002:	2100      	movs	r1, #0
 802c004:	6878      	ldr	r0, [r7, #4]
 802c006:	f7fd f9b3 	bl	8029370 <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i>
 802c00a:	4603      	mov	r3, r0
}
 802c00c:	4618      	mov	r0, r3
 802c00e:	3708      	adds	r7, #8
 802c010:	46bd      	mov	sp, r7
 802c012:	bd80      	pop	{r7, pc}

0802c014 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1ElEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
 802c014:	b580      	push	{r7, lr}
 802c016:	b082      	sub	sp, #8
 802c018:	af00      	add	r7, sp, #0
 802c01a:	6078      	str	r0, [r7, #4]
  return ImplSaturatingRoundingMultiplyByPOT<Exponent, IntegerType>::eval(x);
 802c01c:	6878      	ldr	r0, [r7, #4]
 802c01e:	f000 f805 	bl	802c02c <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILin1ElLin1EE4evalEl>
 802c022:	4603      	mov	r3, r0
}
 802c024:	4618      	mov	r0, r3
 802c026:	3708      	adds	r7, #8
 802c028:	46bd      	mov	sp, r7
 802c02a:	bd80      	pop	{r7, pc}

0802c02c <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILin1ElLin1EE4evalEl>:
  static IntegerType eval(IntegerType x) {
 802c02c:	b580      	push	{r7, lr}
 802c02e:	b082      	sub	sp, #8
 802c030:	af00      	add	r7, sp, #0
 802c032:	6078      	str	r0, [r7, #4]
    return RoundingDivideByPOT<IntegerType>(x, -Exponent);
 802c034:	2101      	movs	r1, #1
 802c036:	6878      	ldr	r0, [r7, #4]
 802c038:	f7fd f99a 	bl	8029370 <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i>
 802c03c:	4603      	mov	r3, r0
  }
 802c03e:	4618      	mov	r0, r3
 802c040:	3708      	adds	r7, #8
 802c042:	46bd      	mov	sp, r7
 802c044:	bd80      	pop	{r7, pc}

0802c046 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>:
FixedPoint<tRawType, tIntegerBits> SelectUsingMask(
 802c046:	b590      	push	{r4, r7, lr}
 802c048:	b085      	sub	sp, #20
 802c04a:	af00      	add	r7, sp, #0
 802c04c:	60f8      	str	r0, [r7, #12]
 802c04e:	60b9      	str	r1, [r7, #8]
 802c050:	607a      	str	r2, [r7, #4]
      SelectUsingMask(if_mask, then_val.raw(), else_val.raw()));
 802c052:	f107 0308 	add.w	r3, r7, #8
 802c056:	4618      	mov	r0, r3
 802c058:	f7ff f89e 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802c05c:	4603      	mov	r3, r0
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
 802c05e:	681c      	ldr	r4, [r3, #0]
      SelectUsingMask(if_mask, then_val.raw(), else_val.raw()));
 802c060:	1d3b      	adds	r3, r7, #4
 802c062:	4618      	mov	r0, r3
 802c064:	f7ff f898 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802c068:	4603      	mov	r3, r0
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
 802c06a:	681b      	ldr	r3, [r3, #0]
 802c06c:	461a      	mov	r2, r3
 802c06e:	4621      	mov	r1, r4
 802c070:	68f8      	ldr	r0, [r7, #12]
 802c072:	f7ff faf5 	bl	802b660 <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>
 802c076:	4603      	mov	r3, r0
 802c078:	4618      	mov	r0, r3
 802c07a:	f7ff f81c 	bl	802b0b6 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 802c07e:	4603      	mov	r3, r0
}
 802c080:	4618      	mov	r0, r3
 802c082:	3714      	adds	r7, #20
 802c084:	46bd      	mov	sp, r7
 802c086:	bd90      	pop	{r4, r7, pc}

0802c088 <_ZN8gemmlowp10MaskIfZeroIlEET_S1_>:
tIntegerType MaskIfZero(tIntegerType a) {
 802c088:	b580      	push	{r7, lr}
 802c08a:	b082      	sub	sp, #8
 802c08c:	af00      	add	r7, sp, #0
 802c08e:	6078      	str	r0, [r7, #4]
  return MaskIfNonZero<tIntegerType>(!a);
 802c090:	687b      	ldr	r3, [r7, #4]
 802c092:	2b00      	cmp	r3, #0
 802c094:	bf0c      	ite	eq
 802c096:	2301      	moveq	r3, #1
 802c098:	2300      	movne	r3, #0
 802c09a:	b2db      	uxtb	r3, r3
 802c09c:	4618      	mov	r0, r3
 802c09e:	f7fd fd89 	bl	8029bb4 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 802c0a2:	4603      	mov	r3, r0
}
 802c0a4:	4618      	mov	r0, r3
 802c0a6:	3708      	adds	r7, #8
 802c0a8:	46bd      	mov	sp, r7
 802c0aa:	bd80      	pop	{r7, pc}

0802c0ac <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_>:
FixedPoint<tRawType, 0> exp_on_interval_between_negative_one_quarter_and_0_excl(
 802c0ac:	b580      	push	{r7, lr}
 802c0ae:	b08a      	sub	sp, #40	; 0x28
 802c0b0:	af00      	add	r7, sp, #0
 802c0b2:	6078      	str	r0, [r7, #4]
      GEMMLOWP_CHECKED_FIXEDPOINT_CONSTANT(F, 1895147668, std::exp(-1.0 / 8.0));
 802c0b4:	482c      	ldr	r0, [pc, #176]	; (802c168 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0xbc>)
 802c0b6:	f7ff ffa0 	bl	802bffa <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 802c0ba:	4603      	mov	r3, r0
 802c0bc:	4618      	mov	r0, r3
 802c0be:	f7ff f876 	bl	802b1ae <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 802c0c2:	4603      	mov	r3, r0
 802c0c4:	627b      	str	r3, [r7, #36]	; 0x24
      GEMMLOWP_CHECKED_FIXEDPOINT_CONSTANT(F, 715827883, 1.0 / 3.0);
 802c0c6:	4829      	ldr	r0, [pc, #164]	; (802c16c <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0xc0>)
 802c0c8:	f7ff ff97 	bl	802bffa <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 802c0cc:	4603      	mov	r3, r0
 802c0ce:	4618      	mov	r0, r3
 802c0d0:	f7ff f86d 	bl	802b1ae <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 802c0d4:	4603      	mov	r3, r0
 802c0d6:	623b      	str	r3, [r7, #32]
  F x = a + F::template ConstantPOT<-3>();
 802c0d8:	f000 f86c 	bl	802c1b4 <_ZN8gemmlowp10FixedPointIlLi0EE11ConstantPOTILin3EEES1_v>
 802c0dc:	4603      	mov	r3, r0
 802c0de:	4619      	mov	r1, r3
 802c0e0:	6878      	ldr	r0, [r7, #4]
 802c0e2:	f000 f870 	bl	802c1c6 <_ZN8gemmlowpplIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
 802c0e6:	4603      	mov	r3, r0
 802c0e8:	61fb      	str	r3, [r7, #28]
  F x2 = x * x;
 802c0ea:	69f9      	ldr	r1, [r7, #28]
 802c0ec:	69f8      	ldr	r0, [r7, #28]
 802c0ee:	f000 f83f 	bl	802c170 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802c0f2:	4603      	mov	r3, r0
 802c0f4:	61bb      	str	r3, [r7, #24]
  F x3 = x2 * x;
 802c0f6:	69f9      	ldr	r1, [r7, #28]
 802c0f8:	69b8      	ldr	r0, [r7, #24]
 802c0fa:	f000 f839 	bl	802c170 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802c0fe:	4603      	mov	r3, r0
 802c100:	617b      	str	r3, [r7, #20]
  F x4 = x2 * x2;
 802c102:	69b9      	ldr	r1, [r7, #24]
 802c104:	69b8      	ldr	r0, [r7, #24]
 802c106:	f000 f833 	bl	802c170 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802c10a:	4603      	mov	r3, r0
 802c10c:	613b      	str	r3, [r7, #16]
  F x4_over_4 = SaturatingRoundingMultiplyByPOT<-2>(x4);
 802c10e:	6938      	ldr	r0, [r7, #16]
 802c110:	f000 f877 	bl	802c202 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2ElLi0EEENS_10FixedPointIT0_XT1_EEES3_>
 802c114:	4603      	mov	r3, r0
 802c116:	60fb      	str	r3, [r7, #12]
      SaturatingRoundingMultiplyByPOT<-1>(
 802c118:	6979      	ldr	r1, [r7, #20]
 802c11a:	68f8      	ldr	r0, [r7, #12]
 802c11c:	f000 f853 	bl	802c1c6 <_ZN8gemmlowpplIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
 802c120:	4603      	mov	r3, r0
 802c122:	6a39      	ldr	r1, [r7, #32]
 802c124:	4618      	mov	r0, r3
 802c126:	f000 f823 	bl	802c170 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802c12a:	4603      	mov	r3, r0
 802c12c:	69b9      	ldr	r1, [r7, #24]
 802c12e:	4618      	mov	r0, r3
 802c130:	f000 f849 	bl	802c1c6 <_ZN8gemmlowpplIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
 802c134:	4603      	mov	r3, r0
 802c136:	4618      	mov	r0, r3
 802c138:	f000 f879 	bl	802c22e <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1ElLi0EEENS_10FixedPointIT0_XT1_EEES3_>
 802c13c:	4603      	mov	r3, r0
 802c13e:	60bb      	str	r3, [r7, #8]
  return AddSaturatingIf16Bit(
 802c140:	68b9      	ldr	r1, [r7, #8]
 802c142:	69f8      	ldr	r0, [r7, #28]
 802c144:	f000 f83f 	bl	802c1c6 <_ZN8gemmlowpplIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
 802c148:	4603      	mov	r3, r0
 802c14a:	4619      	mov	r1, r3
 802c14c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802c14e:	f000 f80f 	bl	802c170 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802c152:	4603      	mov	r3, r0
 802c154:	4619      	mov	r1, r3
 802c156:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802c158:	f000 f87f 	bl	802c25a <_ZN8gemmlowp20AddSaturatingIf16BitIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
 802c15c:	4603      	mov	r3, r0
}
 802c15e:	4618      	mov	r0, r3
 802c160:	3728      	adds	r7, #40	; 0x28
 802c162:	46bd      	mov	sp, r7
 802c164:	bd80      	pop	{r7, pc}
 802c166:	bf00      	nop
 802c168:	70f5a894 	.word	0x70f5a894
 802c16c:	2aaaaaab 	.word	0x2aaaaaab

0802c170 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> operator*(
 802c170:	b5f0      	push	{r4, r5, r6, r7, lr}
 802c172:	b085      	sub	sp, #20
 802c174:	af00      	add	r7, sp, #0
 802c176:	6078      	str	r0, [r7, #4]
 802c178:	6039      	str	r1, [r7, #0]
  c.raw() = SaturatingRoundingDoublingHighMul(a.raw(), b.raw());
 802c17a:	1d3b      	adds	r3, r7, #4
 802c17c:	4618      	mov	r0, r3
 802c17e:	f7ff f80b 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802c182:	4603      	mov	r3, r0
 802c184:	681d      	ldr	r5, [r3, #0]
 802c186:	463b      	mov	r3, r7
 802c188:	4618      	mov	r0, r3
 802c18a:	f7ff f805 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802c18e:	4603      	mov	r3, r0
 802c190:	681e      	ldr	r6, [r3, #0]
 802c192:	f107 030c 	add.w	r3, r7, #12
 802c196:	4618      	mov	r0, r3
 802c198:	f7fe fffe 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802c19c:	4604      	mov	r4, r0
 802c19e:	4631      	mov	r1, r6
 802c1a0:	4628      	mov	r0, r5
 802c1a2:	f7fc fc75 	bl	8028a90 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_>
 802c1a6:	4603      	mov	r3, r0
 802c1a8:	6023      	str	r3, [r4, #0]
  return c;
 802c1aa:	68fb      	ldr	r3, [r7, #12]
}
 802c1ac:	4618      	mov	r0, r3
 802c1ae:	3714      	adds	r7, #20
 802c1b0:	46bd      	mov	sp, r7
 802c1b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0802c1b4 <_ZN8gemmlowp10FixedPointIlLi0EE11ConstantPOTILin3EEES1_v>:
  static FixedPoint ConstantPOT() {
 802c1b4:	b580      	push	{r7, lr}
 802c1b6:	af00      	add	r7, sp, #0
    return FromScalarRaw(ScalarRawType(1) << kOffset);
 802c1b8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 802c1bc:	f7fe fff7 	bl	802b1ae <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 802c1c0:	4603      	mov	r3, r0
  }
 802c1c2:	4618      	mov	r0, r3
 802c1c4:	bd80      	pop	{r7, pc}

0802c1c6 <_ZN8gemmlowpplIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator+, Add)
 802c1c6:	b590      	push	{r4, r7, lr}
 802c1c8:	b083      	sub	sp, #12
 802c1ca:	af00      	add	r7, sp, #0
 802c1cc:	6078      	str	r0, [r7, #4]
 802c1ce:	6039      	str	r1, [r7, #0]
 802c1d0:	1d3b      	adds	r3, r7, #4
 802c1d2:	4618      	mov	r0, r3
 802c1d4:	f7fe ffe0 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802c1d8:	4603      	mov	r3, r0
 802c1da:	681c      	ldr	r4, [r3, #0]
 802c1dc:	463b      	mov	r3, r7
 802c1de:	4618      	mov	r0, r3
 802c1e0:	f7fe ffda 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802c1e4:	4603      	mov	r3, r0
 802c1e6:	681b      	ldr	r3, [r3, #0]
 802c1e8:	4619      	mov	r1, r3
 802c1ea:	4620      	mov	r0, r4
 802c1ec:	f7fd fcc0 	bl	8029b70 <_ZN8gemmlowp3AddIlEET_S1_S1_>
 802c1f0:	4603      	mov	r3, r0
 802c1f2:	4618      	mov	r0, r3
 802c1f4:	f7fe ff5f 	bl	802b0b6 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 802c1f8:	4603      	mov	r3, r0
 802c1fa:	4618      	mov	r0, r3
 802c1fc:	370c      	adds	r7, #12
 802c1fe:	46bd      	mov	sp, r7
 802c200:	bd90      	pop	{r4, r7, pc}

0802c202 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2ElLi0EEENS_10FixedPointIT0_XT1_EEES3_>:
FixedPoint<tRawType, tIntegerBits> SaturatingRoundingMultiplyByPOT(
 802c202:	b580      	push	{r7, lr}
 802c204:	b082      	sub	sp, #8
 802c206:	af00      	add	r7, sp, #0
 802c208:	6078      	str	r0, [r7, #4]
      SaturatingRoundingMultiplyByPOT<tExponent>(a.raw()));
 802c20a:	1d3b      	adds	r3, r7, #4
 802c20c:	4618      	mov	r0, r3
 802c20e:	f7fe ffc3 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802c212:	4603      	mov	r3, r0
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
 802c214:	681b      	ldr	r3, [r3, #0]
 802c216:	4618      	mov	r0, r3
 802c218:	f000 f83d 	bl	802c296 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2ElEET0_S1_>
 802c21c:	4603      	mov	r3, r0
 802c21e:	4618      	mov	r0, r3
 802c220:	f7fe ff49 	bl	802b0b6 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 802c224:	4603      	mov	r3, r0
}
 802c226:	4618      	mov	r0, r3
 802c228:	3708      	adds	r7, #8
 802c22a:	46bd      	mov	sp, r7
 802c22c:	bd80      	pop	{r7, pc}

0802c22e <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1ElLi0EEENS_10FixedPointIT0_XT1_EEES3_>:
FixedPoint<tRawType, tIntegerBits> SaturatingRoundingMultiplyByPOT(
 802c22e:	b580      	push	{r7, lr}
 802c230:	b082      	sub	sp, #8
 802c232:	af00      	add	r7, sp, #0
 802c234:	6078      	str	r0, [r7, #4]
      SaturatingRoundingMultiplyByPOT<tExponent>(a.raw()));
 802c236:	1d3b      	adds	r3, r7, #4
 802c238:	4618      	mov	r0, r3
 802c23a:	f7fe ffad 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802c23e:	4603      	mov	r3, r0
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
 802c240:	681b      	ldr	r3, [r3, #0]
 802c242:	4618      	mov	r0, r3
 802c244:	f7ff fee6 	bl	802c014 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1ElEET0_S1_>
 802c248:	4603      	mov	r3, r0
 802c24a:	4618      	mov	r0, r3
 802c24c:	f7fe ff33 	bl	802b0b6 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 802c250:	4603      	mov	r3, r0
}
 802c252:	4618      	mov	r0, r3
 802c254:	3708      	adds	r7, #8
 802c256:	46bd      	mov	sp, r7
 802c258:	bd80      	pop	{r7, pc}

0802c25a <_ZN8gemmlowp20AddSaturatingIf16BitIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>:
FixedPoint<tRawType, tIntegerBits> AddSaturatingIf16Bit(
 802c25a:	b590      	push	{r4, r7, lr}
 802c25c:	b083      	sub	sp, #12
 802c25e:	af00      	add	r7, sp, #0
 802c260:	6078      	str	r0, [r7, #4]
 802c262:	6039      	str	r1, [r7, #0]
      AddSaturatingIf16Bit(a.raw(), b.raw()));
 802c264:	1d3b      	adds	r3, r7, #4
 802c266:	4618      	mov	r0, r3
 802c268:	f7fe ff96 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802c26c:	4603      	mov	r3, r0
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
 802c26e:	681c      	ldr	r4, [r3, #0]
      AddSaturatingIf16Bit(a.raw(), b.raw()));
 802c270:	463b      	mov	r3, r7
 802c272:	4618      	mov	r0, r3
 802c274:	f7fe ff90 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802c278:	4603      	mov	r3, r0
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
 802c27a:	681b      	ldr	r3, [r3, #0]
 802c27c:	4619      	mov	r1, r3
 802c27e:	4620      	mov	r0, r4
 802c280:	f000 f815 	bl	802c2ae <_ZN8gemmlowp20AddSaturatingIf16BitIlEET_S1_S1_>
 802c284:	4603      	mov	r3, r0
 802c286:	4618      	mov	r0, r3
 802c288:	f7fe ff15 	bl	802b0b6 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 802c28c:	4603      	mov	r3, r0
}
 802c28e:	4618      	mov	r0, r3
 802c290:	370c      	adds	r7, #12
 802c292:	46bd      	mov	sp, r7
 802c294:	bd90      	pop	{r4, r7, pc}

0802c296 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2ElEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
 802c296:	b580      	push	{r7, lr}
 802c298:	b082      	sub	sp, #8
 802c29a:	af00      	add	r7, sp, #0
 802c29c:	6078      	str	r0, [r7, #4]
  return ImplSaturatingRoundingMultiplyByPOT<Exponent, IntegerType>::eval(x);
 802c29e:	6878      	ldr	r0, [r7, #4]
 802c2a0:	f000 f813 	bl	802c2ca <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILin2ElLin1EE4evalEl>
 802c2a4:	4603      	mov	r3, r0
}
 802c2a6:	4618      	mov	r0, r3
 802c2a8:	3708      	adds	r7, #8
 802c2aa:	46bd      	mov	sp, r7
 802c2ac:	bd80      	pop	{r7, pc}

0802c2ae <_ZN8gemmlowp20AddSaturatingIf16BitIlEET_S1_S1_>:
IntegerType AddSaturatingIf16Bit(IntegerType a, IntegerType b) {
 802c2ae:	b580      	push	{r7, lr}
 802c2b0:	b082      	sub	sp, #8
 802c2b2:	af00      	add	r7, sp, #0
 802c2b4:	6078      	str	r0, [r7, #4]
 802c2b6:	6039      	str	r1, [r7, #0]
  return AddSaturatingIf16BitImpl<IntegerType, sizeof(ScalarType) == 2>::Run(a,
 802c2b8:	6839      	ldr	r1, [r7, #0]
 802c2ba:	6878      	ldr	r0, [r7, #4]
 802c2bc:	f000 f812 	bl	802c2e4 <_ZN8gemmlowp24AddSaturatingIf16BitImplIlLb0EE3RunEll>
 802c2c0:	4603      	mov	r3, r0
}
 802c2c2:	4618      	mov	r0, r3
 802c2c4:	3708      	adds	r7, #8
 802c2c6:	46bd      	mov	sp, r7
 802c2c8:	bd80      	pop	{r7, pc}

0802c2ca <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILin2ElLin1EE4evalEl>:
  static IntegerType eval(IntegerType x) {
 802c2ca:	b580      	push	{r7, lr}
 802c2cc:	b082      	sub	sp, #8
 802c2ce:	af00      	add	r7, sp, #0
 802c2d0:	6078      	str	r0, [r7, #4]
    return RoundingDivideByPOT<IntegerType>(x, -Exponent);
 802c2d2:	2102      	movs	r1, #2
 802c2d4:	6878      	ldr	r0, [r7, #4]
 802c2d6:	f7fd f84b 	bl	8029370 <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i>
 802c2da:	4603      	mov	r3, r0
  }
 802c2dc:	4618      	mov	r0, r3
 802c2de:	3708      	adds	r7, #8
 802c2e0:	46bd      	mov	sp, r7
 802c2e2:	bd80      	pop	{r7, pc}

0802c2e4 <_ZN8gemmlowp24AddSaturatingIf16BitImplIlLb0EE3RunEll>:
  static IntegerType Run(IntegerType a, IntegerType b) { return Add(a, b); }
 802c2e4:	b580      	push	{r7, lr}
 802c2e6:	b082      	sub	sp, #8
 802c2e8:	af00      	add	r7, sp, #0
 802c2ea:	6078      	str	r0, [r7, #4]
 802c2ec:	6039      	str	r1, [r7, #0]
 802c2ee:	6839      	ldr	r1, [r7, #0]
 802c2f0:	6878      	ldr	r0, [r7, #4]
 802c2f2:	f7fd fc3d 	bl	8029b70 <_ZN8gemmlowp3AddIlEET_S1_S1_>
 802c2f6:	4603      	mov	r3, r0
 802c2f8:	4618      	mov	r0, r3
 802c2fa:	3708      	adds	r7, #8
 802c2fc:	46bd      	mov	sp, r7
 802c2fe:	bd80      	pop	{r7, pc}

0802c300 <_ZN6tflite3ops5micro7pooling12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorPS9_PNS3_6OpDataE>:
};

TfLiteStatus CalculateOpData(TfLiteContext* context,
                             const TfLitePoolParams* params,
                             const TfLiteTensor* input, TfLiteTensor* output,
                             OpData* data) {
 802c300:	b5f0      	push	{r4, r5, r6, r7, lr}
 802c302:	b099      	sub	sp, #100	; 0x64
 802c304:	af08      	add	r7, sp, #32
 802c306:	6278      	str	r0, [r7, #36]	; 0x24
 802c308:	6239      	str	r1, [r7, #32]
 802c30a:	61fa      	str	r2, [r7, #28]
 802c30c:	61bb      	str	r3, [r7, #24]
  // input: batch, height, width, channel
  int height = SizeOfDimension(input, 1);
 802c30e:	2101      	movs	r1, #1
 802c310:	69f8      	ldr	r0, [r7, #28]
 802c312:	f7fb fdbb 	bl	8027e8c <_ZN6tflite15SizeOfDimensionEPK12TfLiteTensori>
 802c316:	63f8      	str	r0, [r7, #60]	; 0x3c
  int width = SizeOfDimension(input, 2);
 802c318:	2102      	movs	r1, #2
 802c31a:	69f8      	ldr	r0, [r7, #28]
 802c31c:	f7fb fdb6 	bl	8027e8c <_ZN6tflite15SizeOfDimensionEPK12TfLiteTensori>
 802c320:	63b8      	str	r0, [r7, #56]	; 0x38

  int out_height, out_width;

  data->padding = ComputePaddingHeightWidth(
      params->stride_height, params->stride_width,
 802c322:	6a3b      	ldr	r3, [r7, #32]
 802c324:	689d      	ldr	r5, [r3, #8]
 802c326:	6a3b      	ldr	r3, [r7, #32]
 802c328:	685e      	ldr	r6, [r3, #4]
      /*dilation_rate_height=*/1,
      /*dilation_rate_width=*/1, height, width, params->filter_height,
 802c32a:	6a3b      	ldr	r3, [r7, #32]
 802c32c:	691b      	ldr	r3, [r3, #16]
      params->filter_width, params->padding, &out_height, &out_width);
 802c32e:	6a3a      	ldr	r2, [r7, #32]
 802c330:	68d2      	ldr	r2, [r2, #12]
 802c332:	6a39      	ldr	r1, [r7, #32]
 802c334:	7809      	ldrb	r1, [r1, #0]
 802c336:	6db8      	ldr	r0, [r7, #88]	; 0x58
 802c338:	6078      	str	r0, [r7, #4]
 802c33a:	f107 0408 	add.w	r4, r7, #8
 802c33e:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 802c342:	9007      	str	r0, [sp, #28]
 802c344:	f107 0030 	add.w	r0, r7, #48	; 0x30
 802c348:	9006      	str	r0, [sp, #24]
 802c34a:	9105      	str	r1, [sp, #20]
 802c34c:	9204      	str	r2, [sp, #16]
 802c34e:	9303      	str	r3, [sp, #12]
 802c350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802c352:	9302      	str	r3, [sp, #8]
 802c354:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802c356:	9301      	str	r3, [sp, #4]
 802c358:	2301      	movs	r3, #1
 802c35a:	9300      	str	r3, [sp, #0]
 802c35c:	2301      	movs	r3, #1
 802c35e:	4632      	mov	r2, r6
 802c360:	4629      	mov	r1, r5
 802c362:	4620      	mov	r0, r4
 802c364:	f7fe fc59 	bl	802ac1a <_ZN6tflite25ComputePaddingHeightWidthEiiiiiiii13TfLitePaddingPiS1_>
 802c368:	687c      	ldr	r4, [r7, #4]
 802c36a:	f107 0308 	add.w	r3, r7, #8
 802c36e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 802c370:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  if (input->type == kTfLiteFloat32) {
 802c374:	69fb      	ldr	r3, [r7, #28]
 802c376:	781b      	ldrb	r3, [r3, #0]
 802c378:	2b01      	cmp	r3, #1
 802c37a:	d10a      	bne.n	802c392 <_ZN6tflite3ops5micro7pooling12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorPS9_PNS3_6OpDataE+0x92>
    CalculateActivationRange(params->activation, &data->activation_min_f32,
 802c37c:	6a3b      	ldr	r3, [r7, #32]
 802c37e:	7d18      	ldrb	r0, [r3, #20]
 802c380:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802c382:	f103 011c 	add.w	r1, r3, #28
 802c386:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802c388:	3320      	adds	r3, #32
 802c38a:	461a      	mov	r2, r3
 802c38c:	f7fd fcae 	bl	8029cec <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
 802c390:	e01e      	b.n	802c3d0 <_ZN6tflite3ops5micro7pooling12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorPS9_PNS3_6OpDataE+0xd0>
                             &data->activation_max_f32);
  } else {
    TF_LITE_ENSURE_STATUS(CalculateActivationRangeQuantized(
 802c392:	6a3b      	ldr	r3, [r7, #32]
 802c394:	7d19      	ldrb	r1, [r3, #20]
 802c396:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802c398:	f103 0214 	add.w	r2, r3, #20
 802c39c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802c39e:	3318      	adds	r3, #24
 802c3a0:	9300      	str	r3, [sp, #0]
 802c3a2:	4613      	mov	r3, r2
 802c3a4:	69ba      	ldr	r2, [r7, #24]
 802c3a6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802c3a8:	f7fc f99a 	bl	80286e0 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
 802c3ac:	4603      	mov	r3, r0
 802c3ae:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 802c3b2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 802c3b6:	2b00      	cmp	r3, #0
 802c3b8:	d002      	beq.n	802c3c0 <_ZN6tflite3ops5micro7pooling12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorPS9_PNS3_6OpDataE+0xc0>
 802c3ba:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 802c3be:	e00c      	b.n	802c3da <_ZN6tflite3ops5micro7pooling12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorPS9_PNS3_6OpDataE+0xda>
        context, params->activation, output, &data->activation_min,
        &data->activation_max));
    TFLITE_DCHECK_LE(data->activation_min, data->activation_max);
 802c3c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802c3c2:	695a      	ldr	r2, [r3, #20]
 802c3c4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802c3c6:	699b      	ldr	r3, [r3, #24]
 802c3c8:	429a      	cmp	r2, r3
 802c3ca:	dd01      	ble.n	802c3d0 <_ZN6tflite3ops5micro7pooling12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorPS9_PNS3_6OpDataE+0xd0>
 802c3cc:	f005 fe5a 	bl	8032084 <abort>
  }

  // Set buffer index to a reset value
  data->buffer_idx = -1;
 802c3d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802c3d2:	f04f 32ff 	mov.w	r2, #4294967295
 802c3d6:	611a      	str	r2, [r3, #16]

  return kTfLiteOk;
 802c3d8:	2300      	movs	r3, #0
}
 802c3da:	4618      	mov	r0, r3
 802c3dc:	3744      	adds	r7, #68	; 0x44
 802c3de:	46bd      	mov	sp, r7
 802c3e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0802c3e2 <_ZN6tflite3ops5micro7pooling12_GLOBAL__N_111MaxEvalInt8EP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS3_6OpDataEPK16TfLiteEvalTensorPSF_>:
}

TfLiteStatus MaxEvalInt8(TfLiteContext* context, const TfLiteNode* node,
                         const TfLitePoolParams* params, const OpData& data,
                         const TfLiteEvalTensor* input,
                         TfLiteEvalTensor* output) {
 802c3e2:	b590      	push	{r4, r7, lr}
 802c3e4:	b0ab      	sub	sp, #172	; 0xac
 802c3e6:	af04      	add	r7, sp, #16
 802c3e8:	60f8      	str	r0, [r7, #12]
 802c3ea:	60b9      	str	r1, [r7, #8]
 802c3ec:	607a      	str	r2, [r7, #4]
 802c3ee:	603b      	str	r3, [r7, #0]
  RuntimeShape input_shape = tflite::micro::GetTensorShape(input);
 802c3f0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 802c3f4:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 802c3f8:	4618      	mov	r0, r3
 802c3fa:	f7ff fd61 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 802c3fe:	f107 0364 	add.w	r3, r7, #100	; 0x64
 802c402:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 802c406:	4618      	mov	r0, r3
 802c408:	f7ff fd5a 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  const int depth = MatchingDim(input_shape, 3, output_shape, 3);
 802c40c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 802c410:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 802c414:	2303      	movs	r3, #3
 802c416:	2103      	movs	r1, #3
 802c418:	f7fd fcd3 	bl	8029dc2 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 802c41c:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94

  cmsis_nn_dims input_dims;
  input_dims.n = 1;
 802c420:	2301      	movs	r3, #1
 802c422:	657b      	str	r3, [r7, #84]	; 0x54
  input_dims.h = input_shape.Dims(1);
 802c424:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 802c428:	2101      	movs	r1, #1
 802c42a:	4618      	mov	r0, r3
 802c42c:	f7fc fba6 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802c430:	4603      	mov	r3, r0
 802c432:	65bb      	str	r3, [r7, #88]	; 0x58
  input_dims.w = input_shape.Dims(2);
 802c434:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 802c438:	2102      	movs	r1, #2
 802c43a:	4618      	mov	r0, r3
 802c43c:	f7fc fb9e 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802c440:	4603      	mov	r3, r0
 802c442:	65fb      	str	r3, [r7, #92]	; 0x5c
  input_dims.c = depth;
 802c444:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 802c448:	663b      	str	r3, [r7, #96]	; 0x60

  cmsis_nn_dims output_dims;
  output_dims.n = 1;
 802c44a:	2301      	movs	r3, #1
 802c44c:	647b      	str	r3, [r7, #68]	; 0x44
  output_dims.h = output_shape.Dims(1);
 802c44e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 802c452:	2101      	movs	r1, #1
 802c454:	4618      	mov	r0, r3
 802c456:	f7fc fb91 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802c45a:	4603      	mov	r3, r0
 802c45c:	64bb      	str	r3, [r7, #72]	; 0x48
  output_dims.w = output_shape.Dims(2);
 802c45e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 802c462:	2102      	movs	r1, #2
 802c464:	4618      	mov	r0, r3
 802c466:	f7fc fb89 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802c46a:	4603      	mov	r3, r0
 802c46c:	64fb      	str	r3, [r7, #76]	; 0x4c
  output_dims.c = depth;
 802c46e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 802c472:	653b      	str	r3, [r7, #80]	; 0x50

  cmsis_nn_pool_params pool_params;
  pool_params.stride.h = params->stride_height;
 802c474:	687b      	ldr	r3, [r7, #4]
 802c476:	689b      	ldr	r3, [r3, #8]
 802c478:	633b      	str	r3, [r7, #48]	; 0x30
  pool_params.stride.w = params->stride_width;
 802c47a:	687b      	ldr	r3, [r7, #4]
 802c47c:	685b      	ldr	r3, [r3, #4]
 802c47e:	62fb      	str	r3, [r7, #44]	; 0x2c
  pool_params.padding.h = data.padding.height;
 802c480:	683b      	ldr	r3, [r7, #0]
 802c482:	685b      	ldr	r3, [r3, #4]
 802c484:	63bb      	str	r3, [r7, #56]	; 0x38
  pool_params.padding.w = data.padding.width;
 802c486:	683b      	ldr	r3, [r7, #0]
 802c488:	681b      	ldr	r3, [r3, #0]
 802c48a:	637b      	str	r3, [r7, #52]	; 0x34
  pool_params.activation.min = data.activation_min;
 802c48c:	683b      	ldr	r3, [r7, #0]
 802c48e:	695b      	ldr	r3, [r3, #20]
 802c490:	63fb      	str	r3, [r7, #60]	; 0x3c
  pool_params.activation.max = data.activation_max;
 802c492:	683b      	ldr	r3, [r7, #0]
 802c494:	699b      	ldr	r3, [r3, #24]
 802c496:	643b      	str	r3, [r7, #64]	; 0x40

  cmsis_nn_dims filter_dims;
  filter_dims.n = 1;
 802c498:	2301      	movs	r3, #1
 802c49a:	61fb      	str	r3, [r7, #28]
  filter_dims.h = params->filter_height;
 802c49c:	687b      	ldr	r3, [r7, #4]
 802c49e:	691b      	ldr	r3, [r3, #16]
 802c4a0:	623b      	str	r3, [r7, #32]
  filter_dims.w = params->filter_width;
 802c4a2:	687b      	ldr	r3, [r7, #4]
 802c4a4:	68db      	ldr	r3, [r3, #12]
 802c4a6:	627b      	str	r3, [r7, #36]	; 0x24
  filter_dims.c = 1;
 802c4a8:	2301      	movs	r3, #1
 802c4aa:	62bb      	str	r3, [r7, #40]	; 0x28

  cmsis_nn_context ctx;
  ctx.buf = nullptr;
 802c4ac:	2300      	movs	r3, #0
 802c4ae:	617b      	str	r3, [r7, #20]
  ctx.size = 0;
 802c4b0:	2300      	movs	r3, #0
 802c4b2:	61bb      	str	r3, [r7, #24]
  if (data.buffer_idx > -1) {
 802c4b4:	683b      	ldr	r3, [r7, #0]
 802c4b6:	691b      	ldr	r3, [r3, #16]
 802c4b8:	2b00      	cmp	r3, #0
 802c4ba:	db08      	blt.n	802c4ce <_ZN6tflite3ops5micro7pooling12_GLOBAL__N_111MaxEvalInt8EP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS3_6OpDataEPK16TfLiteEvalTensorPSF_+0xec>
    ctx.buf = context->GetScratchBuffer(context, data.buffer_idx);
 802c4bc:	68fb      	ldr	r3, [r7, #12]
 802c4be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802c4c0:	683a      	ldr	r2, [r7, #0]
 802c4c2:	6912      	ldr	r2, [r2, #16]
 802c4c4:	4611      	mov	r1, r2
 802c4c6:	68f8      	ldr	r0, [r7, #12]
 802c4c8:	4798      	blx	r3
 802c4ca:	4603      	mov	r3, r0
 802c4cc:	617b      	str	r3, [r7, #20]
  }

  TFLITE_DCHECK_EQ(
 802c4ce:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 802c4d2:	f7fd f925 	bl	8029720 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 802c4d6:	4604      	mov	r4, r0
 802c4d8:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 802c4dc:	f7fd f92f 	bl	802973e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 802c4e0:	4603      	mov	r3, r0
 802c4e2:	f107 0254 	add.w	r2, r7, #84	; 0x54
 802c4e6:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 802c4ea:	f107 0014 	add.w	r0, r7, #20
 802c4ee:	9302      	str	r3, [sp, #8]
 802c4f0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 802c4f4:	9301      	str	r3, [sp, #4]
 802c4f6:	f107 031c 	add.w	r3, r7, #28
 802c4fa:	9300      	str	r3, [sp, #0]
 802c4fc:	4623      	mov	r3, r4
 802c4fe:	f7f5 fb51 	bl	8021ba4 <arm_max_pool_s8>
 802c502:	4603      	mov	r3, r0
 802c504:	2b00      	cmp	r3, #0
 802c506:	d001      	beq.n	802c50c <_ZN6tflite3ops5micro7pooling12_GLOBAL__N_111MaxEvalInt8EP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS3_6OpDataEPK16TfLiteEvalTensorPSF_+0x12a>
 802c508:	f005 fdbc 	bl	8032084 <abort>
                      tflite::micro::GetTensorData<int8_t>(input), &filter_dims,
                      &output_dims,
                      tflite::micro::GetTensorData<int8_t>(output)),
      ARM_MATH_SUCCESS);

  return kTfLiteOk;
 802c50c:	2400      	movs	r4, #0
  RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 802c50e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 802c512:	4618      	mov	r0, r3
 802c514:	f7fc f981 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
  RuntimeShape input_shape = tflite::micro::GetTensorShape(input);
 802c518:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 802c51c:	4618      	mov	r0, r3
 802c51e:	f7fc f97c 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
  return kTfLiteOk;
 802c522:	4623      	mov	r3, r4
}
 802c524:	4618      	mov	r0, r3
 802c526:	379c      	adds	r7, #156	; 0x9c
 802c528:	46bd      	mov	sp, r7
 802c52a:	bd90      	pop	{r4, r7, pc}

0802c52c <_ZN6tflite3ops5micro7pooling4InitEP13TfLiteContextPKcj>:

}  // namespace

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 802c52c:	b580      	push	{r7, lr}
 802c52e:	b084      	sub	sp, #16
 802c530:	af00      	add	r7, sp, #0
 802c532:	60f8      	str	r0, [r7, #12]
 802c534:	60b9      	str	r1, [r7, #8]
 802c536:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 802c538:	68fb      	ldr	r3, [r7, #12]
 802c53a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c53c:	2b00      	cmp	r3, #0
 802c53e:	d101      	bne.n	802c544 <_ZN6tflite3ops5micro7pooling4InitEP13TfLiteContextPKcj+0x18>
 802c540:	f005 fda0 	bl	8032084 <abort>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
 802c544:	68fb      	ldr	r3, [r7, #12]
 802c546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c548:	2124      	movs	r1, #36	; 0x24
 802c54a:	68f8      	ldr	r0, [r7, #12]
 802c54c:	4798      	blx	r3
 802c54e:	4603      	mov	r3, r0
}
 802c550:	4618      	mov	r0, r3
 802c552:	3710      	adds	r7, #16
 802c554:	46bd      	mov	sp, r7
 802c556:	bd80      	pop	{r7, pc}

0802c558 <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus MaxPrepare(TfLiteContext* context, TfLiteNode* node) {
 802c558:	b590      	push	{r4, r7, lr}
 802c55a:	b08b      	sub	sp, #44	; 0x2c
 802c55c:	af02      	add	r7, sp, #8
 802c55e:	6078      	str	r0, [r7, #4]
 802c560:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->user_data != nullptr);
 802c562:	683b      	ldr	r3, [r7, #0]
 802c564:	691b      	ldr	r3, [r3, #16]
 802c566:	2b00      	cmp	r3, #0
 802c568:	d101      	bne.n	802c56e <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0x16>
 802c56a:	f005 fd8b 	bl	8032084 <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 802c56e:	683b      	ldr	r3, [r7, #0]
 802c570:	695b      	ldr	r3, [r3, #20]
 802c572:	2b00      	cmp	r3, #0
 802c574:	d101      	bne.n	802c57a <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0x22>
 802c576:	f005 fd85 	bl	8032084 <abort>

  OpData* data = static_cast<OpData*>(node->user_data);
 802c57a:	683b      	ldr	r3, [r7, #0]
 802c57c:	691b      	ldr	r3, [r3, #16]
 802c57e:	61fb      	str	r3, [r7, #28]
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);
 802c580:	683b      	ldr	r3, [r7, #0]
 802c582:	695b      	ldr	r3, [r3, #20]
 802c584:	61bb      	str	r3, [r7, #24]

  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 802c586:	2200      	movs	r2, #0
 802c588:	6839      	ldr	r1, [r7, #0]
 802c58a:	6878      	ldr	r0, [r7, #4]
 802c58c:	f7fb fd44 	bl	8028018 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 802c590:	6178      	str	r0, [r7, #20]
  TF_LITE_ENSURE(context, input != nullptr);
 802c592:	697b      	ldr	r3, [r7, #20]
 802c594:	2b00      	cmp	r3, #0
 802c596:	d10b      	bne.n	802c5b0 <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0x58>
 802c598:	687b      	ldr	r3, [r7, #4]
 802c59a:	695c      	ldr	r4, [r3, #20]
 802c59c:	4b19      	ldr	r3, [pc, #100]	; (802c604 <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xac>)
 802c59e:	9300      	str	r3, [sp, #0]
 802c5a0:	f44f 738e 	mov.w	r3, #284	; 0x11c
 802c5a4:	4a18      	ldr	r2, [pc, #96]	; (802c608 <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xb0>)
 802c5a6:	4919      	ldr	r1, [pc, #100]	; (802c60c <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xb4>)
 802c5a8:	6878      	ldr	r0, [r7, #4]
 802c5aa:	47a0      	blx	r4
 802c5ac:	2301      	movs	r3, #1
 802c5ae:	e024      	b.n	802c5fa <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xa2>
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 802c5b0:	2200      	movs	r2, #0
 802c5b2:	6839      	ldr	r1, [r7, #0]
 802c5b4:	6878      	ldr	r0, [r7, #4]
 802c5b6:	f7fb fd3f 	bl	8028038 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 802c5ba:	6138      	str	r0, [r7, #16]
  TF_LITE_ENSURE(context, output != nullptr);
 802c5bc:	693b      	ldr	r3, [r7, #16]
 802c5be:	2b00      	cmp	r3, #0
 802c5c0:	d10b      	bne.n	802c5da <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0x82>
 802c5c2:	687b      	ldr	r3, [r7, #4]
 802c5c4:	695c      	ldr	r4, [r3, #20]
 802c5c6:	4b12      	ldr	r3, [pc, #72]	; (802c610 <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xb8>)
 802c5c8:	9300      	str	r3, [sp, #0]
 802c5ca:	f44f 738f 	mov.w	r3, #286	; 0x11e
 802c5ce:	4a0e      	ldr	r2, [pc, #56]	; (802c608 <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xb0>)
 802c5d0:	490e      	ldr	r1, [pc, #56]	; (802c60c <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xb4>)
 802c5d2:	6878      	ldr	r0, [r7, #4]
 802c5d4:	47a0      	blx	r4
 802c5d6:	2301      	movs	r3, #1
 802c5d8:	e00f      	b.n	802c5fa <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xa2>

  TF_LITE_ENSURE_STATUS(CalculateOpData(context, params, input, output, data));
 802c5da:	69fb      	ldr	r3, [r7, #28]
 802c5dc:	9300      	str	r3, [sp, #0]
 802c5de:	693b      	ldr	r3, [r7, #16]
 802c5e0:	697a      	ldr	r2, [r7, #20]
 802c5e2:	69b9      	ldr	r1, [r7, #24]
 802c5e4:	6878      	ldr	r0, [r7, #4]
 802c5e6:	f7ff fe8b 	bl	802c300 <_ZN6tflite3ops5micro7pooling12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorPS9_PNS3_6OpDataE>
 802c5ea:	4603      	mov	r3, r0
 802c5ec:	73fb      	strb	r3, [r7, #15]
 802c5ee:	7bfb      	ldrb	r3, [r7, #15]
 802c5f0:	2b00      	cmp	r3, #0
 802c5f2:	d001      	beq.n	802c5f8 <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xa0>
 802c5f4:	7bfb      	ldrb	r3, [r7, #15]
 802c5f6:	e000      	b.n	802c5fa <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xa2>

  return kTfLiteOk;
 802c5f8:	2300      	movs	r3, #0
}
 802c5fa:	4618      	mov	r0, r3
 802c5fc:	3724      	adds	r7, #36	; 0x24
 802c5fe:	46bd      	mov	sp, r7
 802c600:	bd90      	pop	{r4, r7, pc}
 802c602:	bf00      	nop
 802c604:	08035534 	.word	0x08035534
 802c608:	08035494 	.word	0x08035494
 802c60c:	0803551c 	.word	0x0803551c
 802c610:	08035548 	.word	0x08035548

0802c614 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus AveragePrepare(TfLiteContext* context, TfLiteNode* node) {
 802c614:	b5b0      	push	{r4, r5, r7, lr}
 802c616:	b09a      	sub	sp, #104	; 0x68
 802c618:	af02      	add	r7, sp, #8
 802c61a:	6078      	str	r0, [r7, #4]
 802c61c:	6039      	str	r1, [r7, #0]
 802c61e:	2400      	movs	r4, #0
  TFLITE_DCHECK(node->user_data != nullptr);
 802c620:	683b      	ldr	r3, [r7, #0]
 802c622:	691b      	ldr	r3, [r3, #16]
 802c624:	2b00      	cmp	r3, #0
 802c626:	d101      	bne.n	802c62c <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x18>
 802c628:	f005 fd2c 	bl	8032084 <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 802c62c:	683b      	ldr	r3, [r7, #0]
 802c62e:	695b      	ldr	r3, [r3, #20]
 802c630:	2b00      	cmp	r3, #0
 802c632:	d101      	bne.n	802c638 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x24>
 802c634:	f005 fd26 	bl	8032084 <abort>

  OpData* data = static_cast<OpData*>(node->user_data);
 802c638:	683b      	ldr	r3, [r7, #0]
 802c63a:	691b      	ldr	r3, [r3, #16]
 802c63c:	65fb      	str	r3, [r7, #92]	; 0x5c
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);
 802c63e:	683b      	ldr	r3, [r7, #0]
 802c640:	695b      	ldr	r3, [r3, #20]
 802c642:	65bb      	str	r3, [r7, #88]	; 0x58

  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 802c644:	2200      	movs	r2, #0
 802c646:	6839      	ldr	r1, [r7, #0]
 802c648:	6878      	ldr	r0, [r7, #4]
 802c64a:	f7fb fce5 	bl	8028018 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 802c64e:	6578      	str	r0, [r7, #84]	; 0x54
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 802c650:	2200      	movs	r2, #0
 802c652:	6839      	ldr	r1, [r7, #0]
 802c654:	6878      	ldr	r0, [r7, #4]
 802c656:	f7fb fcef 	bl	8028038 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 802c65a:	6538      	str	r0, [r7, #80]	; 0x50

  TF_LITE_ENSURE_STATUS(CalculateOpData(context, params, input, output, data));
 802c65c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802c65e:	9300      	str	r3, [sp, #0]
 802c660:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802c662:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 802c664:	6db9      	ldr	r1, [r7, #88]	; 0x58
 802c666:	6878      	ldr	r0, [r7, #4]
 802c668:	f7ff fe4a 	bl	802c300 <_ZN6tflite3ops5micro7pooling12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorPS9_PNS3_6OpDataE>
 802c66c:	4603      	mov	r3, r0
 802c66e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 802c672:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 802c676:	2b00      	cmp	r3, #0
 802c678:	d002      	beq.n	802c680 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x6c>
 802c67a:	f897 404f 	ldrb.w	r4, [r7, #79]	; 0x4f
 802c67e:	e064      	b.n	802c74a <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x136>

  if (input->type == kTfLiteInt8) {
 802c680:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802c682:	781b      	ldrb	r3, [r3, #0]
 802c684:	2b09      	cmp	r3, #9
 802c686:	d15f      	bne.n	802c748 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x134>
    RuntimeShape input_shape = GetTensorShape(input);
 802c688:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802c68c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 802c68e:	4618      	mov	r0, r3
 802c690:	f7fc f93d 	bl	802890e <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
    TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 802c694:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802c698:	4618      	mov	r0, r3
 802c69a:	f7fc f8d4 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 802c69e:	4603      	mov	r3, r0
 802c6a0:	2b04      	cmp	r3, #4
 802c6a2:	d001      	beq.n	802c6a8 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x94>
 802c6a4:	f005 fcee 	bl	8032084 <abort>

    RuntimeShape output_shape = GetTensorShape(output);
 802c6a8:	f107 030c 	add.w	r3, r7, #12
 802c6ac:	6d39      	ldr	r1, [r7, #80]	; 0x50
 802c6ae:	4618      	mov	r0, r3
 802c6b0:	f7fc f92d 	bl	802890e <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
    TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 802c6b4:	f107 030c 	add.w	r3, r7, #12
 802c6b8:	4618      	mov	r0, r3
 802c6ba:	f7fc f8c4 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 802c6be:	4603      	mov	r3, r0
 802c6c0:	2b04      	cmp	r3, #4
 802c6c2:	d001      	beq.n	802c6c8 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0xb4>
 802c6c4:	f005 fcde 	bl	8032084 <abort>

    const int depth = MatchingDim(input_shape, 3, output_shape, 3);
 802c6c8:	f107 020c 	add.w	r2, r7, #12
 802c6cc:	f107 0024 	add.w	r0, r7, #36	; 0x24
 802c6d0:	2303      	movs	r3, #3
 802c6d2:	2103      	movs	r1, #3
 802c6d4:	f7fd fb75 	bl	8029dc2 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 802c6d8:	64b8      	str	r0, [r7, #72]	; 0x48
    const int output_width = output_shape.Dims(2);
 802c6da:	f107 030c 	add.w	r3, r7, #12
 802c6de:	2102      	movs	r1, #2
 802c6e0:	4618      	mov	r0, r3
 802c6e2:	f7fc fa4b 	bl	8028b7c <_ZNK6tflite12RuntimeShape4DimsEi>
 802c6e6:	6478      	str	r0, [r7, #68]	; 0x44

    const int32_t buffer_size =
        arm_avgpool_s8_get_buffer_size(output_width, depth);
 802c6e8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 802c6ea:	6c78      	ldr	r0, [r7, #68]	; 0x44
 802c6ec:	f7f5 f92d 	bl	802194a <arm_avgpool_s8_get_buffer_size>
 802c6f0:	6438      	str	r0, [r7, #64]	; 0x40

    if (buffer_size > 0) {
 802c6f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802c6f4:	2b00      	cmp	r3, #0
 802c6f6:	dd11      	ble.n	802c71c <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x108>
      TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 802c6f8:	687b      	ldr	r3, [r7, #4]
 802c6fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c6fc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 802c6fe:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 802c700:	3210      	adds	r2, #16
 802c702:	6878      	ldr	r0, [r7, #4]
 802c704:	4798      	blx	r3
 802c706:	4603      	mov	r3, r0
 802c708:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 802c70c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 802c710:	2b00      	cmp	r3, #0
 802c712:	d007      	beq.n	802c724 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x110>
 802c714:	f897 403f 	ldrb.w	r4, [r7, #63]	; 0x3f
 802c718:	2500      	movs	r5, #0
 802c71a:	e004      	b.n	802c726 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x112>
          context, buffer_size, &data->buffer_idx));
    } else {
      data->buffer_idx = -1;
 802c71c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802c71e:	f04f 32ff 	mov.w	r2, #4294967295
 802c722:	611a      	str	r2, [r3, #16]
 802c724:	2501      	movs	r5, #1
 802c726:	f107 030c 	add.w	r3, r7, #12
 802c72a:	4618      	mov	r0, r3
 802c72c:	f7fc f875 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
 802c730:	2d01      	cmp	r5, #1
 802c732:	d001      	beq.n	802c738 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x124>
 802c734:	2500      	movs	r5, #0
 802c736:	e000      	b.n	802c73a <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x126>
 802c738:	2501      	movs	r5, #1
 802c73a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802c73e:	4618      	mov	r0, r3
 802c740:	f7fc f86b 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
 802c744:	2d01      	cmp	r5, #1
 802c746:	d100      	bne.n	802c74a <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x136>
    }
  }
  return kTfLiteOk;
 802c748:	2400      	movs	r4, #0
}
 802c74a:	4623      	mov	r3, r4
 802c74c:	4618      	mov	r0, r3
 802c74e:	3760      	adds	r7, #96	; 0x60
 802c750:	46bd      	mov	sp, r7
 802c752:	bdb0      	pop	{r4, r5, r7, pc}

0802c754 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus AverageEval(TfLiteContext* context, TfLiteNode* node) {
 802c754:	b590      	push	{r4, r7, lr}
 802c756:	b087      	sub	sp, #28
 802c758:	af00      	add	r7, sp, #0
 802c75a:	6078      	str	r0, [r7, #4]
 802c75c:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->builtin_data != nullptr);
 802c75e:	683b      	ldr	r3, [r7, #0]
 802c760:	695b      	ldr	r3, [r3, #20]
 802c762:	2b00      	cmp	r3, #0
 802c764:	d101      	bne.n	802c76a <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x16>
 802c766:	f005 fc8d 	bl	8032084 <abort>
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);
 802c76a:	683b      	ldr	r3, [r7, #0]
 802c76c:	695b      	ldr	r3, [r3, #20]
 802c76e:	617b      	str	r3, [r7, #20]

  TFLITE_DCHECK(node->user_data != nullptr);
 802c770:	683b      	ldr	r3, [r7, #0]
 802c772:	691b      	ldr	r3, [r3, #16]
 802c774:	2b00      	cmp	r3, #0
 802c776:	d101      	bne.n	802c77c <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x28>
 802c778:	f005 fc84 	bl	8032084 <abort>
  const OpData& data = *(static_cast<const OpData*>(node->user_data));
 802c77c:	683b      	ldr	r3, [r7, #0]
 802c77e:	691b      	ldr	r3, [r3, #16]
 802c780:	613b      	str	r3, [r7, #16]

  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kInputTensor);
 802c782:	2200      	movs	r2, #0
 802c784:	6839      	ldr	r1, [r7, #0]
 802c786:	6878      	ldr	r0, [r7, #4]
 802c788:	f7fc facc 	bl	8028d24 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 802c78c:	60f8      	str	r0, [r7, #12]
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 802c78e:	2200      	movs	r2, #0
 802c790:	6839      	ldr	r1, [r7, #0]
 802c792:	6878      	ldr	r0, [r7, #4]
 802c794:	f7fc fad6 	bl	8028d44 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 802c798:	60b8      	str	r0, [r7, #8]

  // Inputs and outputs share the same type, guaranteed by the converter.
  switch (input->type) {
 802c79a:	68fb      	ldr	r3, [r7, #12]
 802c79c:	7a1b      	ldrb	r3, [r3, #8]
 802c79e:	2b09      	cmp	r3, #9
 802c7a0:	d024      	beq.n	802c7ec <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x98>
 802c7a2:	2b09      	cmp	r3, #9
 802c7a4:	dc31      	bgt.n	802c80a <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0xb6>
 802c7a6:	2b01      	cmp	r3, #1
 802c7a8:	d002      	beq.n	802c7b0 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x5c>
 802c7aa:	2b03      	cmp	r3, #3
 802c7ac:	d00f      	beq.n	802c7ce <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x7a>
 802c7ae:	e02c      	b.n	802c80a <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0xb6>
    case kTfLiteFloat32:
      #if EI_TFLITE_DISABLE_AVERAGE_POOL_2D_IN_F32
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 802c7b0:	687b      	ldr	r3, [r7, #4]
 802c7b2:	695c      	ldr	r4, [r3, #20]
 802c7b4:	68fb      	ldr	r3, [r7, #12]
 802c7b6:	7a1b      	ldrb	r3, [r3, #8]
 802c7b8:	4618      	mov	r0, r3
 802c7ba:	f7fb f8e7 	bl	802798c <TfLiteTypeGetName>
 802c7be:	4602      	mov	r2, r0
 802c7c0:	68fb      	ldr	r3, [r7, #12]
 802c7c2:	7a1b      	ldrb	r3, [r3, #8]
 802c7c4:	4919      	ldr	r1, [pc, #100]	; (802c82c <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0xd8>)
 802c7c6:	6878      	ldr	r0, [r7, #4]
 802c7c8:	47a0      	blx	r4
                      TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 802c7ca:	2301      	movs	r3, #1
 802c7cc:	e02a      	b.n	802c824 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0xd0>

      AverageEvalFloat(context, node, params, data, input, output);
      break;
    case kTfLiteUInt8:
      #if EI_TFLITE_DISABLE_AVERAGE_POOL_2D_IN_U8
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 802c7ce:	687b      	ldr	r3, [r7, #4]
 802c7d0:	695c      	ldr	r4, [r3, #20]
 802c7d2:	68fb      	ldr	r3, [r7, #12]
 802c7d4:	7a1b      	ldrb	r3, [r3, #8]
 802c7d6:	4618      	mov	r0, r3
 802c7d8:	f7fb f8d8 	bl	802798c <TfLiteTypeGetName>
 802c7dc:	4602      	mov	r2, r0
 802c7de:	68fb      	ldr	r3, [r7, #12]
 802c7e0:	7a1b      	ldrb	r3, [r3, #8]
 802c7e2:	4912      	ldr	r1, [pc, #72]	; (802c82c <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0xd8>)
 802c7e4:	6878      	ldr	r0, [r7, #4]
 802c7e6:	47a0      	blx	r4
                      TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 802c7e8:	2301      	movs	r3, #1
 802c7ea:	e01b      	b.n	802c824 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0xd0>

      AverageEvalQuantized(context, node, params, data, input, output);
      break;
    case kTfLiteInt8:
      #if EI_TFLITE_DISABLE_AVERAGE_POOL_2D_IN_I8
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 802c7ec:	687b      	ldr	r3, [r7, #4]
 802c7ee:	695c      	ldr	r4, [r3, #20]
 802c7f0:	68fb      	ldr	r3, [r7, #12]
 802c7f2:	7a1b      	ldrb	r3, [r3, #8]
 802c7f4:	4618      	mov	r0, r3
 802c7f6:	f7fb f8c9 	bl	802798c <TfLiteTypeGetName>
 802c7fa:	4602      	mov	r2, r0
 802c7fc:	68fb      	ldr	r3, [r7, #12]
 802c7fe:	7a1b      	ldrb	r3, [r3, #8]
 802c800:	490a      	ldr	r1, [pc, #40]	; (802c82c <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0xd8>)
 802c802:	6878      	ldr	r0, [r7, #4]
 802c804:	47a0      	blx	r4
                      TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 802c806:	2301      	movs	r3, #1
 802c808:	e00c      	b.n	802c824 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0xd0>
      #endif

      AverageEvalQuantized(context, node, params, data, input, output);
      break;
    default:
      TF_LITE_KERNEL_LOG(context, "Input type %s is not currently supported",
 802c80a:	687b      	ldr	r3, [r7, #4]
 802c80c:	695c      	ldr	r4, [r3, #20]
 802c80e:	68fb      	ldr	r3, [r7, #12]
 802c810:	7a1b      	ldrb	r3, [r3, #8]
 802c812:	4618      	mov	r0, r3
 802c814:	f7fb f8ba 	bl	802798c <TfLiteTypeGetName>
 802c818:	4603      	mov	r3, r0
 802c81a:	461a      	mov	r2, r3
 802c81c:	4904      	ldr	r1, [pc, #16]	; (802c830 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0xdc>)
 802c81e:	6878      	ldr	r0, [r7, #4]
 802c820:	47a0      	blx	r4
                         TfLiteTypeGetName(input->type));
      return kTfLiteError;
 802c822:	2301      	movs	r3, #1
  }
  return kTfLiteOk;
}
 802c824:	4618      	mov	r0, r3
 802c826:	371c      	adds	r7, #28
 802c828:	46bd      	mov	sp, r7
 802c82a:	bd90      	pop	{r4, r7, pc}
 802c82c:	0803555c 	.word	0x0803555c
 802c830:	08035578 	.word	0x08035578

0802c834 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus MaxEval(TfLiteContext* context, TfLiteNode* node) {
 802c834:	b590      	push	{r4, r7, lr}
 802c836:	b089      	sub	sp, #36	; 0x24
 802c838:	af02      	add	r7, sp, #8
 802c83a:	6078      	str	r0, [r7, #4]
 802c83c:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->builtin_data != nullptr);
 802c83e:	683b      	ldr	r3, [r7, #0]
 802c840:	695b      	ldr	r3, [r3, #20]
 802c842:	2b00      	cmp	r3, #0
 802c844:	d101      	bne.n	802c84a <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x16>
 802c846:	f005 fc1d 	bl	8032084 <abort>
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);
 802c84a:	683b      	ldr	r3, [r7, #0]
 802c84c:	695b      	ldr	r3, [r3, #20]
 802c84e:	617b      	str	r3, [r7, #20]

  TFLITE_DCHECK(node->user_data != nullptr);
 802c850:	683b      	ldr	r3, [r7, #0]
 802c852:	691b      	ldr	r3, [r3, #16]
 802c854:	2b00      	cmp	r3, #0
 802c856:	d101      	bne.n	802c85c <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x28>
 802c858:	f005 fc14 	bl	8032084 <abort>
  const OpData& data = *(static_cast<const OpData*>(node->user_data));
 802c85c:	683b      	ldr	r3, [r7, #0]
 802c85e:	691b      	ldr	r3, [r3, #16]
 802c860:	613b      	str	r3, [r7, #16]

  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kInputTensor);
 802c862:	2200      	movs	r2, #0
 802c864:	6839      	ldr	r1, [r7, #0]
 802c866:	6878      	ldr	r0, [r7, #4]
 802c868:	f7fc fa5c 	bl	8028d24 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 802c86c:	60f8      	str	r0, [r7, #12]
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 802c86e:	2200      	movs	r2, #0
 802c870:	6839      	ldr	r1, [r7, #0]
 802c872:	6878      	ldr	r0, [r7, #4]
 802c874:	f7fc fa66 	bl	8028d44 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 802c878:	60b8      	str	r0, [r7, #8]

  switch (input->type) {
 802c87a:	68fb      	ldr	r3, [r7, #12]
 802c87c:	7a1b      	ldrb	r3, [r3, #8]
 802c87e:	2b09      	cmp	r3, #9
 802c880:	d024      	beq.n	802c8cc <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x98>
 802c882:	2b09      	cmp	r3, #9
 802c884:	dc2f      	bgt.n	802c8e6 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0xb2>
 802c886:	2b01      	cmp	r3, #1
 802c888:	d002      	beq.n	802c890 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x5c>
 802c88a:	2b03      	cmp	r3, #3
 802c88c:	d00f      	beq.n	802c8ae <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x7a>
 802c88e:	e02a      	b.n	802c8e6 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0xb2>
    case kTfLiteFloat32:
      #if EI_TFLITE_DISABLE_MAX_POOL_2D_IN_F32
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 802c890:	687b      	ldr	r3, [r7, #4]
 802c892:	695c      	ldr	r4, [r3, #20]
 802c894:	68fb      	ldr	r3, [r7, #12]
 802c896:	7a1b      	ldrb	r3, [r3, #8]
 802c898:	4618      	mov	r0, r3
 802c89a:	f7fb f877 	bl	802798c <TfLiteTypeGetName>
 802c89e:	4602      	mov	r2, r0
 802c8a0:	68fb      	ldr	r3, [r7, #12]
 802c8a2:	7a1b      	ldrb	r3, [r3, #8]
 802c8a4:	4918      	ldr	r1, [pc, #96]	; (802c908 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0xd4>)
 802c8a6:	6878      	ldr	r0, [r7, #4]
 802c8a8:	47a0      	blx	r4
                      TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 802c8aa:	2301      	movs	r3, #1
 802c8ac:	e028      	b.n	802c900 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0xcc>

      MaxEvalFloat(context, node, params, data, input, output);
      break;
    case kTfLiteUInt8:
      #if EI_TFLITE_DISABLE_MAX_POOL_2D_IN_U8
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 802c8ae:	687b      	ldr	r3, [r7, #4]
 802c8b0:	695c      	ldr	r4, [r3, #20]
 802c8b2:	68fb      	ldr	r3, [r7, #12]
 802c8b4:	7a1b      	ldrb	r3, [r3, #8]
 802c8b6:	4618      	mov	r0, r3
 802c8b8:	f7fb f868 	bl	802798c <TfLiteTypeGetName>
 802c8bc:	4602      	mov	r2, r0
 802c8be:	68fb      	ldr	r3, [r7, #12]
 802c8c0:	7a1b      	ldrb	r3, [r3, #8]
 802c8c2:	4911      	ldr	r1, [pc, #68]	; (802c908 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0xd4>)
 802c8c4:	6878      	ldr	r0, [r7, #4]
 802c8c6:	47a0      	blx	r4
                      TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 802c8c8:	2301      	movs	r3, #1
 802c8ca:	e019      	b.n	802c900 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0xcc>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
                      TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
      #endif

      MaxEvalInt8(context, node, params, data, input, output);
 802c8cc:	68bb      	ldr	r3, [r7, #8]
 802c8ce:	9301      	str	r3, [sp, #4]
 802c8d0:	68fb      	ldr	r3, [r7, #12]
 802c8d2:	9300      	str	r3, [sp, #0]
 802c8d4:	693b      	ldr	r3, [r7, #16]
 802c8d6:	697a      	ldr	r2, [r7, #20]
 802c8d8:	6839      	ldr	r1, [r7, #0]
 802c8da:	6878      	ldr	r0, [r7, #4]
 802c8dc:	f7ff fd81 	bl	802c3e2 <_ZN6tflite3ops5micro7pooling12_GLOBAL__N_111MaxEvalInt8EP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsRKNS3_6OpDataEPK16TfLiteEvalTensorPSF_>
      break;
 802c8e0:	bf00      	nop
    default:
      TF_LITE_KERNEL_LOG(context, "Type %s not currently supported.",
                         TfLiteTypeGetName(input->type));
      return kTfLiteError;
  }
  return kTfLiteOk;
 802c8e2:	2300      	movs	r3, #0
 802c8e4:	e00c      	b.n	802c900 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0xcc>
      TF_LITE_KERNEL_LOG(context, "Type %s not currently supported.",
 802c8e6:	687b      	ldr	r3, [r7, #4]
 802c8e8:	695c      	ldr	r4, [r3, #20]
 802c8ea:	68fb      	ldr	r3, [r7, #12]
 802c8ec:	7a1b      	ldrb	r3, [r3, #8]
 802c8ee:	4618      	mov	r0, r3
 802c8f0:	f7fb f84c 	bl	802798c <TfLiteTypeGetName>
 802c8f4:	4603      	mov	r3, r0
 802c8f6:	461a      	mov	r2, r3
 802c8f8:	4904      	ldr	r1, [pc, #16]	; (802c90c <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0xd8>)
 802c8fa:	6878      	ldr	r0, [r7, #4]
 802c8fc:	47a0      	blx	r4
      return kTfLiteError;
 802c8fe:	2301      	movs	r3, #1
}
 802c900:	4618      	mov	r0, r3
 802c902:	371c      	adds	r7, #28
 802c904:	46bd      	mov	sp, r7
 802c906:	bd90      	pop	{r4, r7, pc}
 802c908:	0803555c 	.word	0x0803555c
 802c90c:	080355a4 	.word	0x080355a4

0802c910 <_ZN6tflite3ops5micro20Register_MAX_POOL_2DEv>:
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
}

TfLiteRegistration Register_MAX_POOL_2D() {
 802c910:	b4b0      	push	{r4, r5, r7}
 802c912:	b083      	sub	sp, #12
 802c914:	af00      	add	r7, sp, #0
 802c916:	6078      	str	r0, [r7, #4]
          /*prepare=*/pooling::MaxPrepare,
          /*invoke=*/pooling::MaxEval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
 802c918:	687b      	ldr	r3, [r7, #4]
 802c91a:	4a07      	ldr	r2, [pc, #28]	; (802c938 <_ZN6tflite3ops5micro20Register_MAX_POOL_2DEv+0x28>)
 802c91c:	461c      	mov	r4, r3
 802c91e:	4615      	mov	r5, r2
 802c920:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802c922:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802c924:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 802c928:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 802c92c:	6878      	ldr	r0, [r7, #4]
 802c92e:	370c      	adds	r7, #12
 802c930:	46bd      	mov	sp, r7
 802c932:	bcb0      	pop	{r4, r5, r7}
 802c934:	4770      	bx	lr
 802c936:	bf00      	nop
 802c938:	080355e8 	.word	0x080355e8

0802c93c <_ZSt3maxIhERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 802c93c:	b480      	push	{r7}
 802c93e:	b083      	sub	sp, #12
 802c940:	af00      	add	r7, sp, #0
 802c942:	6078      	str	r0, [r7, #4]
 802c944:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 802c946:	687b      	ldr	r3, [r7, #4]
 802c948:	781a      	ldrb	r2, [r3, #0]
 802c94a:	683b      	ldr	r3, [r7, #0]
 802c94c:	781b      	ldrb	r3, [r3, #0]
 802c94e:	429a      	cmp	r2, r3
 802c950:	d201      	bcs.n	802c956 <_ZSt3maxIhERKT_S2_S2_+0x1a>
	return __b;
 802c952:	683b      	ldr	r3, [r7, #0]
 802c954:	e000      	b.n	802c958 <_ZSt3maxIhERKT_S2_S2_+0x1c>
      return __a;
 802c956:	687b      	ldr	r3, [r7, #4]
    }
 802c958:	4618      	mov	r0, r3
 802c95a:	370c      	adds	r7, #12
 802c95c:	46bd      	mov	sp, r7
 802c95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c962:	4770      	bx	lr

0802c964 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>:
T* GetTensorData(TfLiteEvalTensor* tensor) {
 802c964:	b480      	push	{r7}
 802c966:	b083      	sub	sp, #12
 802c968:	af00      	add	r7, sp, #0
 802c96a:	6078      	str	r0, [r7, #4]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 802c96c:	687b      	ldr	r3, [r7, #4]
 802c96e:	2b00      	cmp	r3, #0
 802c970:	d002      	beq.n	802c978 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor+0x14>
 802c972:	687b      	ldr	r3, [r7, #4]
 802c974:	681b      	ldr	r3, [r3, #0]
 802c976:	e000      	b.n	802c97a <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor+0x16>
 802c978:	2300      	movs	r3, #0
}
 802c97a:	4618      	mov	r0, r3
 802c97c:	370c      	adds	r7, #12
 802c97e:	46bd      	mov	sp, r7
 802c980:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c984:	4770      	bx	lr
	...

0802c988 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>:
namespace reshape {

constexpr int kInputTensor = 0;
constexpr int kOutputTensor = 0;

TfLiteStatus ReshapeOutput(TfLiteContext* context, TfLiteNode* node) {
 802c988:	b5b0      	push	{r4, r5, r7, lr}
 802c98a:	b08e      	sub	sp, #56	; 0x38
 802c98c:	af04      	add	r7, sp, #16
 802c98e:	6078      	str	r0, [r7, #4]
 802c990:	6039      	str	r1, [r7, #0]
  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 802c992:	2200      	movs	r2, #0
 802c994:	6839      	ldr	r1, [r7, #0]
 802c996:	6878      	ldr	r0, [r7, #4]
 802c998:	f7fb fb3e 	bl	8028018 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 802c99c:	61b8      	str	r0, [r7, #24]
  TF_LITE_ENSURE(context, input != nullptr);
 802c99e:	69bb      	ldr	r3, [r7, #24]
 802c9a0:	2b00      	cmp	r3, #0
 802c9a2:	d10a      	bne.n	802c9ba <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x32>
 802c9a4:	687b      	ldr	r3, [r7, #4]
 802c9a6:	695c      	ldr	r4, [r3, #20]
 802c9a8:	4b62      	ldr	r3, [pc, #392]	; (802cb34 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1ac>)
 802c9aa:	9300      	str	r3, [sp, #0]
 802c9ac:	2323      	movs	r3, #35	; 0x23
 802c9ae:	4a62      	ldr	r2, [pc, #392]	; (802cb38 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b0>)
 802c9b0:	4962      	ldr	r1, [pc, #392]	; (802cb3c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b4>)
 802c9b2:	6878      	ldr	r0, [r7, #4]
 802c9b4:	47a0      	blx	r4
 802c9b6:	2301      	movs	r3, #1
 802c9b8:	e0b8      	b.n	802cb2c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1a4>
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 802c9ba:	2200      	movs	r2, #0
 802c9bc:	6839      	ldr	r1, [r7, #0]
 802c9be:	6878      	ldr	r0, [r7, #4]
 802c9c0:	f7fb fb3a 	bl	8028038 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 802c9c4:	6178      	str	r0, [r7, #20]
  TF_LITE_ENSURE(context, output != nullptr);
 802c9c6:	697b      	ldr	r3, [r7, #20]
 802c9c8:	2b00      	cmp	r3, #0
 802c9ca:	d10a      	bne.n	802c9e2 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x5a>
 802c9cc:	687b      	ldr	r3, [r7, #4]
 802c9ce:	695c      	ldr	r4, [r3, #20]
 802c9d0:	4b5b      	ldr	r3, [pc, #364]	; (802cb40 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b8>)
 802c9d2:	9300      	str	r3, [sp, #0]
 802c9d4:	2325      	movs	r3, #37	; 0x25
 802c9d6:	4a58      	ldr	r2, [pc, #352]	; (802cb38 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b0>)
 802c9d8:	4958      	ldr	r1, [pc, #352]	; (802cb3c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b4>)
 802c9da:	6878      	ldr	r0, [r7, #4]
 802c9dc:	47a0      	blx	r4
 802c9de:	2301      	movs	r3, #1
 802c9e0:	e0a4      	b.n	802cb2c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1a4>
  // Tensorflow's Reshape allows one of the shape components to have the
  // special -1 value, meaning it will be calculated automatically based on the
  // input. Here we calculate what that dimension should be so that the number
  // of output elements in the same as the number of input elements.
  int num_input_elements = NumElements(input);
 802c9e2:	69b8      	ldr	r0, [r7, #24]
 802c9e4:	f7fb fa98 	bl	8027f18 <_ZN6tflite11NumElementsEPK12TfLiteTensor>
 802c9e8:	4602      	mov	r2, r0
 802c9ea:	460b      	mov	r3, r1
 802c9ec:	4613      	mov	r3, r2
 802c9ee:	613b      	str	r3, [r7, #16]
  TfLiteIntArray* output_shape = output->dims;
 802c9f0:	697b      	ldr	r3, [r7, #20]
 802c9f2:	689b      	ldr	r3, [r3, #8]
 802c9f4:	60fb      	str	r3, [r7, #12]

  if (NumInputs(node) == 1 &&  // Legacy scalar supported with params.
 802c9f6:	6838      	ldr	r0, [r7, #0]
 802c9f8:	f7fd f9ba 	bl	8029d70 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 802c9fc:	4603      	mov	r3, r0
      output_shape->size == 1 && output_shape->data[0] == 0) {
 802c9fe:	2b01      	cmp	r3, #1
 802ca00:	d109      	bne.n	802ca16 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x8e>
 802ca02:	68fb      	ldr	r3, [r7, #12]
 802ca04:	681b      	ldr	r3, [r3, #0]
  if (NumInputs(node) == 1 &&  // Legacy scalar supported with params.
 802ca06:	2b01      	cmp	r3, #1
 802ca08:	d105      	bne.n	802ca16 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x8e>
      output_shape->size == 1 && output_shape->data[0] == 0) {
 802ca0a:	68fb      	ldr	r3, [r7, #12]
 802ca0c:	685b      	ldr	r3, [r3, #4]
 802ca0e:	2b00      	cmp	r3, #0
 802ca10:	d101      	bne.n	802ca16 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x8e>
 802ca12:	2301      	movs	r3, #1
 802ca14:	e000      	b.n	802ca18 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x90>
 802ca16:	2300      	movs	r3, #0
  if (NumInputs(node) == 1 &&  // Legacy scalar supported with params.
 802ca18:	2b00      	cmp	r3, #0
 802ca1a:	d002      	beq.n	802ca22 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x9a>
    // Legacy tflite models use a shape parameter of [0] to indicate scalars,
    // so adjust accordingly. TODO(b/111614235): Allow zero-sized buffers during
    // toco conversion.
    output_shape->size = 0;
 802ca1c:	68fb      	ldr	r3, [r7, #12]
 802ca1e:	2200      	movs	r2, #0
 802ca20:	601a      	str	r2, [r3, #0]
  }

  int num_output_elements = 1;
 802ca22:	2301      	movs	r3, #1
 802ca24:	627b      	str	r3, [r7, #36]	; 0x24
  int stretch_dim = -1;
 802ca26:	f04f 33ff 	mov.w	r3, #4294967295
 802ca2a:	623b      	str	r3, [r7, #32]
  for (int i = 0; i < output_shape->size; ++i) {
 802ca2c:	2300      	movs	r3, #0
 802ca2e:	61fb      	str	r3, [r7, #28]
 802ca30:	68fb      	ldr	r3, [r7, #12]
 802ca32:	681b      	ldr	r3, [r3, #0]
 802ca34:	69fa      	ldr	r2, [r7, #28]
 802ca36:	429a      	cmp	r2, r3
 802ca38:	da2b      	bge.n	802ca92 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x10a>
    int value = output_shape->data[i];
 802ca3a:	68fa      	ldr	r2, [r7, #12]
 802ca3c:	69fb      	ldr	r3, [r7, #28]
 802ca3e:	009b      	lsls	r3, r3, #2
 802ca40:	4413      	add	r3, r2
 802ca42:	685b      	ldr	r3, [r3, #4]
 802ca44:	60bb      	str	r3, [r7, #8]
    if (value == -1) {
 802ca46:	68bb      	ldr	r3, [r7, #8]
 802ca48:	f1b3 3fff 	cmp.w	r3, #4294967295
 802ca4c:	d118      	bne.n	802ca80 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xf8>
      TF_LITE_ENSURE_EQ(context, stretch_dim, -1);
 802ca4e:	6a3b      	ldr	r3, [r7, #32]
 802ca50:	f1b3 3fff 	cmp.w	r3, #4294967295
 802ca54:	d011      	beq.n	802ca7a <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xf2>
 802ca56:	687b      	ldr	r3, [r7, #4]
 802ca58:	695c      	ldr	r4, [r3, #20]
 802ca5a:	f04f 33ff 	mov.w	r3, #4294967295
 802ca5e:	9303      	str	r3, [sp, #12]
 802ca60:	6a3b      	ldr	r3, [r7, #32]
 802ca62:	9302      	str	r3, [sp, #8]
 802ca64:	4b37      	ldr	r3, [pc, #220]	; (802cb44 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1bc>)
 802ca66:	9301      	str	r3, [sp, #4]
 802ca68:	4b37      	ldr	r3, [pc, #220]	; (802cb48 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1c0>)
 802ca6a:	9300      	str	r3, [sp, #0]
 802ca6c:	233a      	movs	r3, #58	; 0x3a
 802ca6e:	4a32      	ldr	r2, [pc, #200]	; (802cb38 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b0>)
 802ca70:	4936      	ldr	r1, [pc, #216]	; (802cb4c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1c4>)
 802ca72:	6878      	ldr	r0, [r7, #4]
 802ca74:	47a0      	blx	r4
 802ca76:	2301      	movs	r3, #1
 802ca78:	e058      	b.n	802cb2c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1a4>
      stretch_dim = i;
 802ca7a:	69fb      	ldr	r3, [r7, #28]
 802ca7c:	623b      	str	r3, [r7, #32]
 802ca7e:	e004      	b.n	802ca8a <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x102>
    } else {
      num_output_elements *= value;
 802ca80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ca82:	68ba      	ldr	r2, [r7, #8]
 802ca84:	fb02 f303 	mul.w	r3, r2, r3
 802ca88:	627b      	str	r3, [r7, #36]	; 0x24
  for (int i = 0; i < output_shape->size; ++i) {
 802ca8a:	69fb      	ldr	r3, [r7, #28]
 802ca8c:	3301      	adds	r3, #1
 802ca8e:	61fb      	str	r3, [r7, #28]
 802ca90:	e7ce      	b.n	802ca30 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xa8>
    }
  }
  if (stretch_dim != -1) {
 802ca92:	6a3b      	ldr	r3, [r7, #32]
 802ca94:	f1b3 3fff 	cmp.w	r3, #4294967295
 802ca98:	d011      	beq.n	802cabe <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x136>
    output_shape->data[stretch_dim] = num_input_elements / num_output_elements;
 802ca9a:	693a      	ldr	r2, [r7, #16]
 802ca9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ca9e:	fb92 f2f3 	sdiv	r2, r2, r3
 802caa2:	68f9      	ldr	r1, [r7, #12]
 802caa4:	6a3b      	ldr	r3, [r7, #32]
 802caa6:	009b      	lsls	r3, r3, #2
 802caa8:	440b      	add	r3, r1
 802caaa:	605a      	str	r2, [r3, #4]
    num_output_elements *= output_shape->data[stretch_dim];
 802caac:	68fa      	ldr	r2, [r7, #12]
 802caae:	6a3b      	ldr	r3, [r7, #32]
 802cab0:	009b      	lsls	r3, r3, #2
 802cab2:	4413      	add	r3, r2
 802cab4:	685a      	ldr	r2, [r3, #4]
 802cab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802cab8:	fb02 f303 	mul.w	r3, r2, r3
 802cabc:	627b      	str	r3, [r7, #36]	; 0x24
  }

  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
 802cabe:	69bb      	ldr	r3, [r7, #24]
 802cac0:	781a      	ldrb	r2, [r3, #0]
 802cac2:	697b      	ldr	r3, [r7, #20]
 802cac4:	781b      	ldrb	r3, [r3, #0]
 802cac6:	429a      	cmp	r2, r3
 802cac8:	d01a      	beq.n	802cb00 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x178>
 802caca:	687b      	ldr	r3, [r7, #4]
 802cacc:	695c      	ldr	r4, [r3, #20]
 802cace:	69bb      	ldr	r3, [r7, #24]
 802cad0:	781b      	ldrb	r3, [r3, #0]
 802cad2:	4618      	mov	r0, r3
 802cad4:	f7fa ff5a 	bl	802798c <TfLiteTypeGetName>
 802cad8:	4605      	mov	r5, r0
 802cada:	697b      	ldr	r3, [r7, #20]
 802cadc:	781b      	ldrb	r3, [r3, #0]
 802cade:	4618      	mov	r0, r3
 802cae0:	f7fa ff54 	bl	802798c <TfLiteTypeGetName>
 802cae4:	4603      	mov	r3, r0
 802cae6:	9303      	str	r3, [sp, #12]
 802cae8:	9502      	str	r5, [sp, #8]
 802caea:	4b19      	ldr	r3, [pc, #100]	; (802cb50 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1c8>)
 802caec:	9301      	str	r3, [sp, #4]
 802caee:	4b19      	ldr	r3, [pc, #100]	; (802cb54 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1cc>)
 802caf0:	9300      	str	r3, [sp, #0]
 802caf2:	2345      	movs	r3, #69	; 0x45
 802caf4:	4a10      	ldr	r2, [pc, #64]	; (802cb38 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b0>)
 802caf6:	4918      	ldr	r1, [pc, #96]	; (802cb58 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d0>)
 802caf8:	6878      	ldr	r0, [r7, #4]
 802cafa:	47a0      	blx	r4
 802cafc:	2301      	movs	r3, #1
 802cafe:	e015      	b.n	802cb2c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1a4>
  TF_LITE_ENSURE_EQ(context, num_input_elements, num_output_elements);
 802cb00:	693a      	ldr	r2, [r7, #16]
 802cb02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802cb04:	429a      	cmp	r2, r3
 802cb06:	d010      	beq.n	802cb2a <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1a2>
 802cb08:	687b      	ldr	r3, [r7, #4]
 802cb0a:	695c      	ldr	r4, [r3, #20]
 802cb0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802cb0e:	9303      	str	r3, [sp, #12]
 802cb10:	693b      	ldr	r3, [r7, #16]
 802cb12:	9302      	str	r3, [sp, #8]
 802cb14:	4b11      	ldr	r3, [pc, #68]	; (802cb5c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d4>)
 802cb16:	9301      	str	r3, [sp, #4]
 802cb18:	4b11      	ldr	r3, [pc, #68]	; (802cb60 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d8>)
 802cb1a:	9300      	str	r3, [sp, #0]
 802cb1c:	2346      	movs	r3, #70	; 0x46
 802cb1e:	4a06      	ldr	r2, [pc, #24]	; (802cb38 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b0>)
 802cb20:	490a      	ldr	r1, [pc, #40]	; (802cb4c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1c4>)
 802cb22:	6878      	ldr	r0, [r7, #4]
 802cb24:	47a0      	blx	r4
 802cb26:	2301      	movs	r3, #1
 802cb28:	e000      	b.n	802cb2c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1a4>
  return kTfLiteOk;
 802cb2a:	2300      	movs	r3, #0
}
 802cb2c:	4618      	mov	r0, r3
 802cb2e:	3728      	adds	r7, #40	; 0x28
 802cb30:	46bd      	mov	sp, r7
 802cb32:	bdb0      	pop	{r4, r5, r7, pc}
 802cb34:	080356bc 	.word	0x080356bc
 802cb38:	0803561c 	.word	0x0803561c
 802cb3c:	080356a4 	.word	0x080356a4
 802cb40:	080356d0 	.word	0x080356d0
 802cb44:	08035700 	.word	0x08035700
 802cb48:	08035704 	.word	0x08035704
 802cb4c:	080356e4 	.word	0x080356e4
 802cb50:	0803572c 	.word	0x0803572c
 802cb54:	0803573c 	.word	0x0803573c
 802cb58:	08035710 	.word	0x08035710
 802cb5c:	08035748 	.word	0x08035748
 802cb60:	0803575c 	.word	0x0803575c

0802cb64 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 802cb64:	b590      	push	{r4, r7, lr}
 802cb66:	b087      	sub	sp, #28
 802cb68:	af04      	add	r7, sp, #16
 802cb6a:	6078      	str	r0, [r7, #4]
 802cb6c:	6039      	str	r1, [r7, #0]
  TF_LITE_ENSURE(context, NumInputs(node) == 1 || NumInputs(node) == 2);
 802cb6e:	6838      	ldr	r0, [r7, #0]
 802cb70:	f7fd f8fe 	bl	8029d70 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 802cb74:	4603      	mov	r3, r0
 802cb76:	2b01      	cmp	r3, #1
 802cb78:	d007      	beq.n	802cb8a <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x26>
 802cb7a:	6838      	ldr	r0, [r7, #0]
 802cb7c:	f7fd f8f8 	bl	8029d70 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 802cb80:	4603      	mov	r3, r0
 802cb82:	2b02      	cmp	r3, #2
 802cb84:	d001      	beq.n	802cb8a <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x26>
 802cb86:	2301      	movs	r3, #1
 802cb88:	e000      	b.n	802cb8c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x28>
 802cb8a:	2300      	movs	r3, #0
 802cb8c:	2b00      	cmp	r3, #0
 802cb8e:	d00a      	beq.n	802cba6 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x42>
 802cb90:	687b      	ldr	r3, [r7, #4]
 802cb92:	695c      	ldr	r4, [r3, #20]
 802cb94:	4b27      	ldr	r3, [pc, #156]	; (802cc34 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xd0>)
 802cb96:	9300      	str	r3, [sp, #0]
 802cb98:	234b      	movs	r3, #75	; 0x4b
 802cb9a:	4a27      	ldr	r2, [pc, #156]	; (802cc38 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xd4>)
 802cb9c:	4927      	ldr	r1, [pc, #156]	; (802cc3c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xd8>)
 802cb9e:	6878      	ldr	r0, [r7, #4]
 802cba0:	47a0      	blx	r4
 802cba2:	2301      	movs	r3, #1
 802cba4:	e041      	b.n	802cc2a <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xc6>
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 802cba6:	6838      	ldr	r0, [r7, #0]
 802cba8:	f7fd f8ef 	bl	8029d8a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 802cbac:	4603      	mov	r3, r0
 802cbae:	2b01      	cmp	r3, #1
 802cbb0:	bf14      	ite	ne
 802cbb2:	2301      	movne	r3, #1
 802cbb4:	2300      	moveq	r3, #0
 802cbb6:	b2db      	uxtb	r3, r3
 802cbb8:	2b00      	cmp	r3, #0
 802cbba:	d013      	beq.n	802cbe4 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x80>
 802cbbc:	687b      	ldr	r3, [r7, #4]
 802cbbe:	695c      	ldr	r4, [r3, #20]
 802cbc0:	6838      	ldr	r0, [r7, #0]
 802cbc2:	f7fd f8e2 	bl	8029d8a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 802cbc6:	4603      	mov	r3, r0
 802cbc8:	2201      	movs	r2, #1
 802cbca:	9203      	str	r2, [sp, #12]
 802cbcc:	9302      	str	r3, [sp, #8]
 802cbce:	4b1c      	ldr	r3, [pc, #112]	; (802cc40 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xdc>)
 802cbd0:	9301      	str	r3, [sp, #4]
 802cbd2:	4b1c      	ldr	r3, [pc, #112]	; (802cc44 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xe0>)
 802cbd4:	9300      	str	r3, [sp, #0]
 802cbd6:	234c      	movs	r3, #76	; 0x4c
 802cbd8:	4a17      	ldr	r2, [pc, #92]	; (802cc38 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xd4>)
 802cbda:	491b      	ldr	r1, [pc, #108]	; (802cc48 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xe4>)
 802cbdc:	6878      	ldr	r0, [r7, #4]
 802cbde:	47a0      	blx	r4
 802cbe0:	2301      	movs	r3, #1
 802cbe2:	e022      	b.n	802cc2a <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xc6>
  TF_LITE_ENSURE_EQ(context, ReshapeOutput(context, node), kTfLiteOk);
 802cbe4:	6839      	ldr	r1, [r7, #0]
 802cbe6:	6878      	ldr	r0, [r7, #4]
 802cbe8:	f7ff fece 	bl	802c988 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>
 802cbec:	4603      	mov	r3, r0
 802cbee:	2b00      	cmp	r3, #0
 802cbf0:	bf14      	ite	ne
 802cbf2:	2301      	movne	r3, #1
 802cbf4:	2300      	moveq	r3, #0
 802cbf6:	b2db      	uxtb	r3, r3
 802cbf8:	2b00      	cmp	r3, #0
 802cbfa:	d015      	beq.n	802cc28 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xc4>
 802cbfc:	687b      	ldr	r3, [r7, #4]
 802cbfe:	695c      	ldr	r4, [r3, #20]
 802cc00:	6839      	ldr	r1, [r7, #0]
 802cc02:	6878      	ldr	r0, [r7, #4]
 802cc04:	f7ff fec0 	bl	802c988 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>
 802cc08:	4603      	mov	r3, r0
 802cc0a:	461a      	mov	r2, r3
 802cc0c:	2300      	movs	r3, #0
 802cc0e:	9303      	str	r3, [sp, #12]
 802cc10:	9202      	str	r2, [sp, #8]
 802cc12:	4b0e      	ldr	r3, [pc, #56]	; (802cc4c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xe8>)
 802cc14:	9301      	str	r3, [sp, #4]
 802cc16:	4b0e      	ldr	r3, [pc, #56]	; (802cc50 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xec>)
 802cc18:	9300      	str	r3, [sp, #0]
 802cc1a:	234d      	movs	r3, #77	; 0x4d
 802cc1c:	4a06      	ldr	r2, [pc, #24]	; (802cc38 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xd4>)
 802cc1e:	490a      	ldr	r1, [pc, #40]	; (802cc48 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xe4>)
 802cc20:	6878      	ldr	r0, [r7, #4]
 802cc22:	47a0      	blx	r4
 802cc24:	2301      	movs	r3, #1
 802cc26:	e000      	b.n	802cc2a <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xc6>
  return kTfLiteOk;
 802cc28:	2300      	movs	r3, #0
}
 802cc2a:	4618      	mov	r0, r3
 802cc2c:	370c      	adds	r7, #12
 802cc2e:	46bd      	mov	sp, r7
 802cc30:	bd90      	pop	{r4, r7, pc}
 802cc32:	bf00      	nop
 802cc34:	08035770 	.word	0x08035770
 802cc38:	0803561c 	.word	0x0803561c
 802cc3c:	080356a4 	.word	0x080356a4
 802cc40:	080357a0 	.word	0x080357a0
 802cc44:	080357a4 	.word	0x080357a4
 802cc48:	080356e4 	.word	0x080356e4
 802cc4c:	080357b8 	.word	0x080357b8
 802cc50:	080357c4 	.word	0x080357c4

0802cc54 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 802cc54:	b580      	push	{r7, lr}
 802cc56:	b088      	sub	sp, #32
 802cc58:	af00      	add	r7, sp, #0
 802cc5a:	6078      	str	r0, [r7, #4]
 802cc5c:	6039      	str	r1, [r7, #0]
  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kInputTensor);
 802cc5e:	2200      	movs	r2, #0
 802cc60:	6839      	ldr	r1, [r7, #0]
 802cc62:	6878      	ldr	r0, [r7, #4]
 802cc64:	f7fc f85e 	bl	8028d24 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 802cc68:	61b8      	str	r0, [r7, #24]
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 802cc6a:	2200      	movs	r2, #0
 802cc6c:	6839      	ldr	r1, [r7, #0]
 802cc6e:	6878      	ldr	r0, [r7, #4]
 802cc70:	f7fc f868 	bl	8028d44 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 802cc74:	6178      	str	r0, [r7, #20]

  // TODO(b/162522304): storing input bytes in OpData increases some models
  // significantly, possibly due to alignment issues.
  size_t input_bytes;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(input->type, &input_bytes));
 802cc76:	69bb      	ldr	r3, [r7, #24]
 802cc78:	7a1b      	ldrb	r3, [r3, #8]
 802cc7a:	f107 020c 	add.w	r2, r7, #12
 802cc7e:	4611      	mov	r1, r2
 802cc80:	4618      	mov	r0, r3
 802cc82:	f7fb fe63 	bl	802894c <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
 802cc86:	4603      	mov	r3, r0
 802cc88:	74fb      	strb	r3, [r7, #19]
 802cc8a:	7cfb      	ldrb	r3, [r7, #19]
 802cc8c:	2b00      	cmp	r3, #0
 802cc8e:	d001      	beq.n	802cc94 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x40>
 802cc90:	7cfb      	ldrb	r3, [r7, #19]
 802cc92:	e024      	b.n	802ccde <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x8a>
  input_bytes *= ElementCount(*input->dims);
 802cc94:	69bb      	ldr	r3, [r7, #24]
 802cc96:	685b      	ldr	r3, [r3, #4]
 802cc98:	4618      	mov	r0, r3
 802cc9a:	f7fb fec3 	bl	8028a24 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
 802cc9e:	4602      	mov	r2, r0
 802cca0:	68fb      	ldr	r3, [r7, #12]
 802cca2:	fb02 f303 	mul.w	r3, r2, r3
 802cca6:	60fb      	str	r3, [r7, #12]

  // Do nothing for in-place reshape.
  if (input->data.raw != output->data.raw) {
 802cca8:	69bb      	ldr	r3, [r7, #24]
 802ccaa:	681a      	ldr	r2, [r3, #0]
 802ccac:	697b      	ldr	r3, [r7, #20]
 802ccae:	681b      	ldr	r3, [r3, #0]
 802ccb0:	429a      	cmp	r2, r3
 802ccb2:	d013      	beq.n	802ccdc <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x88>
    // Otherwise perform reshape with copy.
    for (size_t i = 0; i < input_bytes; ++i) {
 802ccb4:	2300      	movs	r3, #0
 802ccb6:	61fb      	str	r3, [r7, #28]
 802ccb8:	68fb      	ldr	r3, [r7, #12]
 802ccba:	69fa      	ldr	r2, [r7, #28]
 802ccbc:	429a      	cmp	r2, r3
 802ccbe:	d20d      	bcs.n	802ccdc <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x88>
      output->data.raw[i] = input->data.raw[i];
 802ccc0:	69bb      	ldr	r3, [r7, #24]
 802ccc2:	681a      	ldr	r2, [r3, #0]
 802ccc4:	69fb      	ldr	r3, [r7, #28]
 802ccc6:	441a      	add	r2, r3
 802ccc8:	697b      	ldr	r3, [r7, #20]
 802ccca:	6819      	ldr	r1, [r3, #0]
 802cccc:	69fb      	ldr	r3, [r7, #28]
 802ccce:	440b      	add	r3, r1
 802ccd0:	7812      	ldrb	r2, [r2, #0]
 802ccd2:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < input_bytes; ++i) {
 802ccd4:	69fb      	ldr	r3, [r7, #28]
 802ccd6:	3301      	adds	r3, #1
 802ccd8:	61fb      	str	r3, [r7, #28]
 802ccda:	e7ed      	b.n	802ccb8 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x64>
    }
  }
  return kTfLiteOk;
 802ccdc:	2300      	movs	r3, #0
}
 802ccde:	4618      	mov	r0, r3
 802cce0:	3720      	adds	r7, #32
 802cce2:	46bd      	mov	sp, r7
 802cce4:	bd80      	pop	{r7, pc}
	...

0802cce8 <_ZN6tflite3ops5micro16Register_RESHAPEEv>:

}  // namespace reshape

TfLiteRegistration Register_RESHAPE() {
 802cce8:	b4b0      	push	{r4, r5, r7}
 802ccea:	b083      	sub	sp, #12
 802ccec:	af00      	add	r7, sp, #0
 802ccee:	6078      	str	r0, [r7, #4]
          /*prepare=*/reshape::Prepare,
          /*invoke=*/reshape::Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
 802ccf0:	687b      	ldr	r3, [r7, #4]
 802ccf2:	4a07      	ldr	r2, [pc, #28]	; (802cd10 <_ZN6tflite3ops5micro16Register_RESHAPEEv+0x28>)
 802ccf4:	461c      	mov	r4, r3
 802ccf6:	4615      	mov	r5, r2
 802ccf8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802ccfa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802ccfc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 802cd00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 802cd04:	6878      	ldr	r0, [r7, #4]
 802cd06:	370c      	adds	r7, #12
 802cd08:	46bd      	mov	sp, r7
 802cd0a:	bcb0      	pop	{r4, r5, r7}
 802cd0c:	4770      	bx	lr
 802cd0e:	bf00      	nop
 802cd10:	080357e4 	.word	0x080357e4

0802cd14 <_ZN6tflite26generic_int16_table_lookupEsPKs>:
inline int16_t generic_int16_table_lookup(int16_t value, const int16_t* lut) {
 802cd14:	b580      	push	{r7, lr}
 802cd16:	b086      	sub	sp, #24
 802cd18:	af00      	add	r7, sp, #0
 802cd1a:	4603      	mov	r3, r0
 802cd1c:	6039      	str	r1, [r7, #0]
 802cd1e:	80fb      	strh	r3, [r7, #6]
  uint16_t index = static_cast<uint16_t>(256 + (value >> 7));
 802cd20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 802cd24:	11db      	asrs	r3, r3, #7
 802cd26:	b21b      	sxth	r3, r3
 802cd28:	b29b      	uxth	r3, r3
 802cd2a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 802cd2e:	82fb      	strh	r3, [r7, #22]
  assert(index < 512 && "LUT index out of range.");
 802cd30:	8afb      	ldrh	r3, [r7, #22]
 802cd32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 802cd36:	d306      	bcc.n	802cd46 <_ZN6tflite26generic_int16_table_lookupEsPKs+0x32>
 802cd38:	4b1a      	ldr	r3, [pc, #104]	; (802cda4 <_ZN6tflite26generic_int16_table_lookupEsPKs+0x90>)
 802cd3a:	4a1b      	ldr	r2, [pc, #108]	; (802cda8 <_ZN6tflite26generic_int16_table_lookupEsPKs+0x94>)
 802cd3c:	f44f 71ac 	mov.w	r1, #344	; 0x158
 802cd40:	481a      	ldr	r0, [pc, #104]	; (802cdac <_ZN6tflite26generic_int16_table_lookupEsPKs+0x98>)
 802cd42:	f005 f9a7 	bl	8032094 <__assert_func>
  int16_t offset = value & 0x7f;
 802cd46:	88fb      	ldrh	r3, [r7, #6]
 802cd48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 802cd4c:	82bb      	strh	r3, [r7, #20]
  int16_t base = lut[index];
 802cd4e:	8afb      	ldrh	r3, [r7, #22]
 802cd50:	005b      	lsls	r3, r3, #1
 802cd52:	683a      	ldr	r2, [r7, #0]
 802cd54:	4413      	add	r3, r2
 802cd56:	881b      	ldrh	r3, [r3, #0]
 802cd58:	827b      	strh	r3, [r7, #18]
  int16_t slope = lut[index + 1] - lut[index];
 802cd5a:	8afb      	ldrh	r3, [r7, #22]
 802cd5c:	3301      	adds	r3, #1
 802cd5e:	005b      	lsls	r3, r3, #1
 802cd60:	683a      	ldr	r2, [r7, #0]
 802cd62:	4413      	add	r3, r2
 802cd64:	f9b3 3000 	ldrsh.w	r3, [r3]
 802cd68:	b29a      	uxth	r2, r3
 802cd6a:	8afb      	ldrh	r3, [r7, #22]
 802cd6c:	005b      	lsls	r3, r3, #1
 802cd6e:	6839      	ldr	r1, [r7, #0]
 802cd70:	440b      	add	r3, r1
 802cd72:	f9b3 3000 	ldrsh.w	r3, [r3]
 802cd76:	b29b      	uxth	r3, r3
 802cd78:	1ad3      	subs	r3, r2, r3
 802cd7a:	b29b      	uxth	r3, r3
 802cd7c:	823b      	strh	r3, [r7, #16]
  int32_t delta = (static_cast<int32_t>(slope) * offset + 64) >> 7;
 802cd7e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 802cd82:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 802cd86:	fb02 f303 	mul.w	r3, r2, r3
 802cd8a:	3340      	adds	r3, #64	; 0x40
 802cd8c:	11db      	asrs	r3, r3, #7
 802cd8e:	60fb      	str	r3, [r7, #12]
  return base + delta;
 802cd90:	68fb      	ldr	r3, [r7, #12]
 802cd92:	b29a      	uxth	r2, r3
 802cd94:	8a7b      	ldrh	r3, [r7, #18]
 802cd96:	4413      	add	r3, r2
 802cd98:	b29b      	uxth	r3, r3
 802cd9a:	b21b      	sxth	r3, r3
}
 802cd9c:	4618      	mov	r0, r3
 802cd9e:	3718      	adds	r7, #24
 802cda0:	46bd      	mov	sp, r7
 802cda2:	bd80      	pop	{r7, pc}
 802cda4:	08035804 	.word	0x08035804
 802cda8:	08035830 	.word	0x08035830
 802cdac:	08035874 	.word	0x08035874

0802cdb0 <_ZN6tflite13reference_ops19SoftMaxCalculateExpERKNS_13SoftmaxParamsEPKsisii>:
}

// Computes exp(input - max_input)
inline int16_t SoftMaxCalculateExp(const SoftmaxParams& params,
                                   const int16_t* input_data, const int depth,
                                   int16_t max_in_row, int i, int c) {
 802cdb0:	b580      	push	{r7, lr}
 802cdb2:	b08a      	sub	sp, #40	; 0x28
 802cdb4:	af00      	add	r7, sp, #0
 802cdb6:	60f8      	str	r0, [r7, #12]
 802cdb8:	60b9      	str	r1, [r7, #8]
 802cdba:	607a      	str	r2, [r7, #4]
 802cdbc:	807b      	strh	r3, [r7, #2]
  int32_t input_diff = input_data[i * depth + c] - max_in_row;
 802cdbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802cdc0:	687a      	ldr	r2, [r7, #4]
 802cdc2:	fb03 f202 	mul.w	r2, r3, r2
 802cdc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802cdc8:	4413      	add	r3, r2
 802cdca:	005b      	lsls	r3, r3, #1
 802cdcc:	68ba      	ldr	r2, [r7, #8]
 802cdce:	4413      	add	r3, r2
 802cdd0:	f9b3 3000 	ldrsh.w	r3, [r3]
 802cdd4:	461a      	mov	r2, r3
 802cdd6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 802cdda:	1ad3      	subs	r3, r2, r3
 802cddc:	627b      	str	r3, [r7, #36]	; 0x24
  // scale the input_diff such that [-65535, 0] correspond to [-10.0, 0.0]
  // exp lut generated with range [-10, 0], as exp(-10) is negligible.
  int32_t scaled_diff = MultiplyByQuantizedMultiplier(
      input_diff, params.input_multiplier, params.input_left_shift);
 802cdde:	68fb      	ldr	r3, [r7, #12]
 802cde0:	6899      	ldr	r1, [r3, #8]
 802cde2:	68fb      	ldr	r3, [r7, #12]
 802cde4:	68db      	ldr	r3, [r3, #12]
  int32_t scaled_diff = MultiplyByQuantizedMultiplier(
 802cde6:	461a      	mov	r2, r3
 802cde8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802cdea:	f7fb ff57 	bl	8028c9c <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 802cdee:	6238      	str	r0, [r7, #32]
  // recenter to [-32768, 32767]
  int32_t sym_scaled_diff = scaled_diff + 32767;
 802cdf0:	6a3b      	ldr	r3, [r7, #32]
 802cdf2:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 802cdf6:	337f      	adds	r3, #127	; 0x7f
 802cdf8:	613b      	str	r3, [r7, #16]
  int16_t sat_sym_scaled_diff =
      std::min(std::max(sym_scaled_diff, static_cast<int32_t>(-32768)),
 802cdfa:	4b12      	ldr	r3, [pc, #72]	; (802ce44 <_ZN6tflite13reference_ops19SoftMaxCalculateExpERKNS_13SoftmaxParamsEPKsisii+0x94>)
 802cdfc:	617b      	str	r3, [r7, #20]
               static_cast<int32_t>(32767));
 802cdfe:	f107 0214 	add.w	r2, r7, #20
 802ce02:	f107 0310 	add.w	r3, r7, #16
 802ce06:	4611      	mov	r1, r2
 802ce08:	4618      	mov	r0, r3
 802ce0a:	f7fb fcd1 	bl	80287b0 <_ZSt3maxIlERKT_S2_S2_>
 802ce0e:	4602      	mov	r2, r0
 802ce10:	f647 73ff 	movw	r3, #32767	; 0x7fff
 802ce14:	61bb      	str	r3, [r7, #24]
 802ce16:	f107 0318 	add.w	r3, r7, #24
 802ce1a:	4619      	mov	r1, r3
 802ce1c:	4610      	mov	r0, r2
 802ce1e:	f7fb fcb3 	bl	8028788 <_ZSt3minIlERKT_S2_S2_>
 802ce22:	4603      	mov	r3, r0
      std::min(std::max(sym_scaled_diff, static_cast<int32_t>(-32768)),
 802ce24:	681b      	ldr	r3, [r3, #0]
               static_cast<int32_t>(32767));
 802ce26:	83fb      	strh	r3, [r7, #30]
  // apply the exp() LUT activation function
  return generic_int16_table_lookup(sat_sym_scaled_diff, params.exp_lut);
 802ce28:	68fb      	ldr	r3, [r7, #12]
 802ce2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 802ce2c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 802ce30:	4611      	mov	r1, r2
 802ce32:	4618      	mov	r0, r3
 802ce34:	f7ff ff6e 	bl	802cd14 <_ZN6tflite26generic_int16_table_lookupEsPKs>
 802ce38:	4603      	mov	r3, r0
}
 802ce3a:	4618      	mov	r0, r3
 802ce3c:	3728      	adds	r7, #40	; 0x28
 802ce3e:	46bd      	mov	sp, r7
 802ce40:	bd80      	pop	{r7, pc}
 802ce42:	bf00      	nop
 802ce44:	ffff8000 	.word	0xffff8000

0802ce48 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps>:
// Quantized softmax with int16_t input and int16_t output.
inline void SoftmaxInt16(const SoftmaxParams& params,
                         const RuntimeShape& input_shape,
                         const int16_t* input_data,
                         const RuntimeShape& output_shape,
                         int16_t* output_data) {
 802ce48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802ce4c:	b0ab      	sub	sp, #172	; 0xac
 802ce4e:	af02      	add	r7, sp, #8
 802ce50:	63f8      	str	r0, [r7, #60]	; 0x3c
 802ce52:	63b9      	str	r1, [r7, #56]	; 0x38
 802ce54:	637a      	str	r2, [r7, #52]	; 0x34
 802ce56:	633b      	str	r3, [r7, #48]	; 0x30
  const int trailing_dim = input_shape.DimensionsCount() - 1;
 802ce58:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 802ce5a:	f7fb fcf4 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 802ce5e:	4603      	mov	r3, r0
 802ce60:	3b01      	subs	r3, #1
 802ce62:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  const int outer_size =
      MatchingFlatSizeSkipDim(input_shape, trailing_dim, output_shape);
 802ce66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802ce68:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 802ce6c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 802ce6e:	f7ff f895 	bl	802bf9c <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_>
 802ce72:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
  const int depth =
      MatchingDim(input_shape, trailing_dim, output_shape, trailing_dim);
 802ce76:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 802ce7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802ce7c:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 802ce80:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 802ce82:	f7fc ff9e 	bl	8029dc2 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 802ce86:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80

  for (int i = 0; i < outer_size; ++i) {
 802ce8a:	2300      	movs	r3, #0
 802ce8c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 802ce90:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 802ce94:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 802ce98:	429a      	cmp	r2, r3
 802ce9a:	f280 8157 	bge.w	802d14c <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x304>
    // Find the largest element
    int16_t max_in_row = std::numeric_limits<int16_t>::min();
 802ce9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 802cea2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
    for (int c = 0; c < depth; ++c) {
 802cea6:	2300      	movs	r3, #0
 802cea8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 802ceac:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 802ceb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 802ceb4:	429a      	cmp	r2, r3
 802ceb6:	da1c      	bge.n	802cef2 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0xaa>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
 802ceb8:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 802cebc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 802cec0:	fb03 f202 	mul.w	r2, r3, r2
 802cec4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 802cec8:	4413      	add	r3, r2
 802ceca:	005a      	lsls	r2, r3, #1
 802cecc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802cece:	441a      	add	r2, r3
 802ced0:	f107 034e 	add.w	r3, r7, #78	; 0x4e
 802ced4:	4611      	mov	r1, r2
 802ced6:	4618      	mov	r0, r3
 802ced8:	f7fe ffdc 	bl	802be94 <_ZSt3maxIsERKT_S2_S2_>
 802cedc:	4603      	mov	r3, r0
 802cede:	f9b3 3000 	ldrsh.w	r3, [r3]
 802cee2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
    for (int c = 0; c < depth; ++c) {
 802cee6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 802ceea:	3301      	adds	r3, #1
 802ceec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 802cef0:	e7dc      	b.n	802ceac <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x64>

    // This loops computes the exp values and their sum. We will need the exp
    // values later on in the function so we cache them in the output_data
    // buffer. This is an optimization done to avoid calculating the exp values
    // twice making use of the output_data buffer as scratch memory.
    int32_t sum_of_exps = 0;  // Q16.15 fixed point format.
 802cef2:	2300      	movs	r3, #0
 802cef4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    int16_t* exp_results_Q015 = output_data + i * depth;
 802cef8:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 802cefc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 802cf00:	fb02 f303 	mul.w	r3, r2, r3
 802cf04:	005a      	lsls	r2, r3, #1
 802cf06:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 802cf0a:	4413      	add	r3, r2
 802cf0c:	67fb      	str	r3, [r7, #124]	; 0x7c
    for (int c = 0; c < depth; ++c) {
 802cf0e:	2300      	movs	r3, #0
 802cf10:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 802cf14:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 802cf18:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 802cf1c:	429a      	cmp	r2, r3
 802cf1e:	da28      	bge.n	802cf72 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x12a>
      exp_results_Q015[c] =
          SoftMaxCalculateExp(params, input_data, depth, max_in_row, i, c);
 802cf20:	f9b7 104e 	ldrsh.w	r1, [r7, #78]	; 0x4e
      exp_results_Q015[c] =
 802cf24:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 802cf28:	005a      	lsls	r2, r3, #1
 802cf2a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 802cf2c:	189c      	adds	r4, r3, r2
          SoftMaxCalculateExp(params, input_data, depth, max_in_row, i, c);
 802cf2e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 802cf32:	9301      	str	r3, [sp, #4]
 802cf34:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 802cf38:	9300      	str	r3, [sp, #0]
 802cf3a:	460b      	mov	r3, r1
 802cf3c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 802cf40:	6b79      	ldr	r1, [r7, #52]	; 0x34
 802cf42:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 802cf44:	f7ff ff34 	bl	802cdb0 <_ZN6tflite13reference_ops19SoftMaxCalculateExpERKNS_13SoftmaxParamsEPKsisii>
 802cf48:	4603      	mov	r3, r0
      exp_results_Q015[c] =
 802cf4a:	8023      	strh	r3, [r4, #0]
      sum_of_exps += exp_results_Q015[c];
 802cf4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 802cf50:	005a      	lsls	r2, r3, #1
 802cf52:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 802cf54:	4413      	add	r3, r2
 802cf56:	f9b3 3000 	ldrsh.w	r3, [r3]
 802cf5a:	461a      	mov	r2, r3
 802cf5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 802cf60:	4413      	add	r3, r2
 802cf62:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    for (int c = 0; c < depth; ++c) {
 802cf66:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 802cf6a:	3301      	adds	r3, #1
 802cf6c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 802cf70:	e7d0      	b.n	802cf14 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0xcc>
    }

    // Compute the reciprocal 1/sum_of_exps
    uint8_t headroom_plus_one =
        CountLeadingZeros(static_cast<uint32_t>(sum_of_exps));
 802cf72:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 802cf76:	4618      	mov	r0, r3
 802cf78:	f7fe f88b 	bl	802b092 <_ZN6tflite17CountLeadingZerosImEEiT_>
 802cf7c:	4603      	mov	r3, r0
 802cf7e:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
    int32_t shifted_sum =
        ((static_cast<int64_t>(sum_of_exps) << (headroom_plus_one - 1)) +
 802cf82:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 802cf86:	17da      	asrs	r2, r3, #31
 802cf88:	623b      	str	r3, [r7, #32]
 802cf8a:	627a      	str	r2, [r7, #36]	; 0x24
 802cf8c:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 802cf90:	1e59      	subs	r1, r3, #1
 802cf92:	f1a1 0320 	sub.w	r3, r1, #32
 802cf96:	f1c1 0220 	rsb	r2, r1, #32
 802cf9a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802cf9c:	fa00 f901 	lsl.w	r9, r0, r1
 802cfa0:	6a38      	ldr	r0, [r7, #32]
 802cfa2:	fa00 f303 	lsl.w	r3, r0, r3
 802cfa6:	ea49 0903 	orr.w	r9, r9, r3
 802cfaa:	6a3b      	ldr	r3, [r7, #32]
 802cfac:	fa23 f202 	lsr.w	r2, r3, r2
 802cfb0:	ea49 0902 	orr.w	r9, r9, r2
 802cfb4:	6a3b      	ldr	r3, [r7, #32]
 802cfb6:	fa03 f801 	lsl.w	r8, r3, r1
 802cfba:	f518 5300 	adds.w	r3, r8, #8192	; 0x2000
 802cfbe:	61bb      	str	r3, [r7, #24]
 802cfc0:	f149 0300 	adc.w	r3, r9, #0
 802cfc4:	61fb      	str	r3, [r7, #28]
         (1 << 13)) >>
 802cfc6:	f04f 0200 	mov.w	r2, #0
 802cfca:	f04f 0300 	mov.w	r3, #0
 802cfce:	69b9      	ldr	r1, [r7, #24]
 802cfd0:	0b8a      	lsrs	r2, r1, #14
 802cfd2:	69f9      	ldr	r1, [r7, #28]
 802cfd4:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 802cfd8:	69f9      	ldr	r1, [r7, #28]
 802cfda:	138b      	asrs	r3, r1, #14
    int32_t shifted_sum =
 802cfdc:	4613      	mov	r3, r2
 802cfde:	677b      	str	r3, [r7, #116]	; 0x74
        14;
    // since the LUT computes 1/(1 + x) we need to first compute x = (sum - 1).
    // also, the LUT expects a symmetrical input, so we must also recenter x
    // from [0, 65535] to [-32768, 32767].
    int32_t sym_shifted_sum = shifted_sum + (-((1 << 15) + (1 << 16)));
 802cfe0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802cfe2:	f5a3 33c0 	sub.w	r3, r3, #98304	; 0x18000
 802cfe6:	64bb      	str	r3, [r7, #72]	; 0x48
    int16_t sat_sym_shifted_sum = static_cast<int16_t>(
        std::min(std::max(sym_shifted_sum, static_cast<int32_t>(-32768)),
 802cfe8:	4b5b      	ldr	r3, [pc, #364]	; (802d158 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x310>)
 802cfea:	653b      	str	r3, [r7, #80]	; 0x50
                 static_cast<int32_t>(32767)));
 802cfec:	f107 0250 	add.w	r2, r7, #80	; 0x50
 802cff0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 802cff4:	4611      	mov	r1, r2
 802cff6:	4618      	mov	r0, r3
 802cff8:	f7fb fbda 	bl	80287b0 <_ZSt3maxIlERKT_S2_S2_>
 802cffc:	4602      	mov	r2, r0
 802cffe:	f647 73ff 	movw	r3, #32767	; 0x7fff
 802d002:	657b      	str	r3, [r7, #84]	; 0x54
 802d004:	f107 0354 	add.w	r3, r7, #84	; 0x54
 802d008:	4619      	mov	r1, r3
 802d00a:	4610      	mov	r0, r2
 802d00c:	f7fb fbbc 	bl	8028788 <_ZSt3minIlERKT_S2_S2_>
 802d010:	4603      	mov	r3, r0
        std::min(std::max(sym_shifted_sum, static_cast<int32_t>(-32768)),
 802d012:	681b      	ldr	r3, [r3, #0]
                 static_cast<int32_t>(32767)));
 802d014:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
    // apply 1/(1 + x) LUT activation function
    int16_t reciprocal_scale_Q015 = generic_int16_table_lookup(
        sat_sym_shifted_sum, params.one_over_one_plus_x_lut);
 802d018:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802d01a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    int16_t reciprocal_scale_Q015 = generic_int16_table_lookup(
 802d01c:	f9b7 3072 	ldrsh.w	r3, [r7, #114]	; 0x72
 802d020:	4611      	mov	r1, r2
 802d022:	4618      	mov	r0, r3
 802d024:	f7ff fe76 	bl	802cd14 <_ZN6tflite26generic_int16_table_lookupEsPKs>
 802d028:	4603      	mov	r3, r0
 802d02a:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70

    // Rescale the exp_result with reciprocal
    // range of output is [0, 32767] correspond to [0.0, 1.0]
    for (int c = 0; c < depth; ++c) {
 802d02e:	2300      	movs	r3, #0
 802d030:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 802d034:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 802d038:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 802d03c:	429a      	cmp	r2, r3
 802d03e:	da7f      	bge.n	802d140 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x2f8>
      uint8_t right_shift = 31 - headroom_plus_one;
 802d040:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 802d044:	f1c3 031f 	rsb	r3, r3, #31
 802d048:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      int64_t round = 1 << (right_shift - 1);
 802d04c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 802d050:	1e5a      	subs	r2, r3, #1
 802d052:	2301      	movs	r3, #1
 802d054:	4093      	lsls	r3, r2
 802d056:	17da      	asrs	r2, r3, #31
 802d058:	603b      	str	r3, [r7, #0]
 802d05a:	607a      	str	r2, [r7, #4]
 802d05c:	e9d7 3400 	ldrd	r3, r4, [r7]
 802d060:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
      int32_t result = (static_cast<int64_t>(exp_results_Q015[c]) *
 802d064:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 802d068:	005a      	lsls	r2, r3, #1
 802d06a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 802d06c:	4413      	add	r3, r2
 802d06e:	f9b3 3000 	ldrsh.w	r3, [r3]
 802d072:	b21b      	sxth	r3, r3
 802d074:	17da      	asrs	r2, r3, #31
 802d076:	613b      	str	r3, [r7, #16]
 802d078:	617a      	str	r2, [r7, #20]
                            static_cast<int64_t>(reciprocal_scale_Q015) +
 802d07a:	f9b7 3070 	ldrsh.w	r3, [r7, #112]	; 0x70
 802d07e:	17da      	asrs	r2, r3, #31
 802d080:	60bb      	str	r3, [r7, #8]
 802d082:	60fa      	str	r2, [r7, #12]
      int32_t result = (static_cast<int64_t>(exp_results_Q015[c]) *
 802d084:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 802d088:	460b      	mov	r3, r1
 802d08a:	68ba      	ldr	r2, [r7, #8]
 802d08c:	fb02 f203 	mul.w	r2, r2, r3
 802d090:	68fb      	ldr	r3, [r7, #12]
 802d092:	e9c7 0104 	strd	r0, r1, [r7, #16]
 802d096:	4601      	mov	r1, r0
 802d098:	fb01 f303 	mul.w	r3, r1, r3
 802d09c:	4413      	add	r3, r2
 802d09e:	693a      	ldr	r2, [r7, #16]
 802d0a0:	68b9      	ldr	r1, [r7, #8]
 802d0a2:	fba2 ab01 	umull	sl, fp, r2, r1
 802d0a6:	445b      	add	r3, fp
 802d0a8:	469b      	mov	fp, r3
                            static_cast<int64_t>(reciprocal_scale_Q015) +
 802d0aa:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 802d0ae:	eb1a 0502 	adds.w	r5, sl, r2
 802d0b2:	eb4b 0603 	adc.w	r6, fp, r3
                        round) >>
                       right_shift;
 802d0b6:	f897 106f 	ldrb.w	r1, [r7, #111]	; 0x6f
                        round) >>
 802d0ba:	f1c1 0320 	rsb	r3, r1, #32
 802d0be:	f1b1 0220 	subs.w	r2, r1, #32
 802d0c2:	fa25 f001 	lsr.w	r0, r5, r1
 802d0c6:	62b8      	str	r0, [r7, #40]	; 0x28
 802d0c8:	fa06 f303 	lsl.w	r3, r6, r3
 802d0cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802d0ce:	ea40 0003 	orr.w	r0, r0, r3
 802d0d2:	62b8      	str	r0, [r7, #40]	; 0x28
 802d0d4:	d404      	bmi.n	802d0e0 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x298>
 802d0d6:	fa46 f202 	asr.w	r2, r6, r2
 802d0da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d0dc:	4313      	orrs	r3, r2
 802d0de:	62bb      	str	r3, [r7, #40]	; 0x28
 802d0e0:	fa46 f301 	asr.w	r3, r6, r1
 802d0e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      int32_t result = (static_cast<int64_t>(exp_results_Q015[c]) *
 802d0e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d0e8:	647b      	str	r3, [r7, #68]	; 0x44
      output_data[i * depth + c] = static_cast<int16_t>(
          std::min(std::max(result, static_cast<int32_t>(0)),
 802d0ea:	2300      	movs	r3, #0
 802d0ec:	65bb      	str	r3, [r7, #88]	; 0x58
                   static_cast<int32_t>(32767)));
 802d0ee:	f107 0258 	add.w	r2, r7, #88	; 0x58
 802d0f2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 802d0f6:	4611      	mov	r1, r2
 802d0f8:	4618      	mov	r0, r3
 802d0fa:	f7fb fb59 	bl	80287b0 <_ZSt3maxIlERKT_S2_S2_>
 802d0fe:	4602      	mov	r2, r0
 802d100:	f647 73ff 	movw	r3, #32767	; 0x7fff
 802d104:	65fb      	str	r3, [r7, #92]	; 0x5c
 802d106:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 802d10a:	4619      	mov	r1, r3
 802d10c:	4610      	mov	r0, r2
 802d10e:	f7fb fb3b 	bl	8028788 <_ZSt3minIlERKT_S2_S2_>
 802d112:	4603      	mov	r3, r0
          std::min(std::max(result, static_cast<int32_t>(0)),
 802d114:	6819      	ldr	r1, [r3, #0]
      output_data[i * depth + c] = static_cast<int16_t>(
 802d116:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 802d11a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 802d11e:	fb03 f202 	mul.w	r2, r3, r2
 802d122:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 802d126:	4413      	add	r3, r2
 802d128:	005a      	lsls	r2, r3, #1
 802d12a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 802d12e:	441a      	add	r2, r3
 802d130:	b20b      	sxth	r3, r1
 802d132:	8013      	strh	r3, [r2, #0]
    for (int c = 0; c < depth; ++c) {
 802d134:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 802d138:	3301      	adds	r3, #1
 802d13a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 802d13e:	e779      	b.n	802d034 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x1ec>
  for (int i = 0; i < outer_size; ++i) {
 802d140:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 802d144:	3301      	adds	r3, #1
 802d146:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 802d14a:	e6a1      	b.n	802ce90 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x48>
    }
  }
}
 802d14c:	bf00      	nop
 802d14e:	37a4      	adds	r7, #164	; 0xa4
 802d150:	46bd      	mov	sp, r7
 802d152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802d156:	bf00      	nop
 802d158:	ffff8000 	.word	0xffff8000

0802d15c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE>:

namespace tflite {
namespace {

void SoftmaxQuantized(const TfLiteEvalTensor* input, TfLiteEvalTensor* output,
                      const SoftmaxParams& op_data) {
 802d15c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802d160:	b0bc      	sub	sp, #240	; 0xf0
 802d162:	af04      	add	r7, sp, #16
 802d164:	60f8      	str	r0, [r7, #12]
 802d166:	60b9      	str	r1, [r7, #8]
 802d168:	607a      	str	r2, [r7, #4]
  if (input->type == kTfLiteUInt8) {
 802d16a:	68fb      	ldr	r3, [r7, #12]
 802d16c:	7a1b      	ldrb	r3, [r3, #8]
 802d16e:	2b03      	cmp	r3, #3
 802d170:	d127      	bne.n	802d1c2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x66>
    tflite::reference_ops::Softmax(
        op_data, tflite::micro::GetTensorShape(input),
 802d172:	f107 0344 	add.w	r3, r7, #68	; 0x44
 802d176:	68f9      	ldr	r1, [r7, #12]
 802d178:	4618      	mov	r0, r3
 802d17a:	f7fe fea1 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    tflite::reference_ops::Softmax(
 802d17e:	68f8      	ldr	r0, [r7, #12]
 802d180:	f7fc fb3a 	bl	80297f8 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>
 802d184:	4604      	mov	r4, r0
        tflite::micro::GetTensorData<uint8_t>(input),
        tflite::micro::GetTensorShape(output),
 802d186:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 802d18a:	68b9      	ldr	r1, [r7, #8]
 802d18c:	4618      	mov	r0, r3
 802d18e:	f7fe fe97 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    tflite::reference_ops::Softmax(
 802d192:	68b8      	ldr	r0, [r7, #8]
 802d194:	f7fc fb3f 	bl	8029816 <_ZN6tflite5micro13GetTensorDataIhEEPT_P16TfLiteEvalTensor>
 802d198:	4602      	mov	r2, r0
 802d19a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 802d19e:	f107 0144 	add.w	r1, r7, #68	; 0x44
 802d1a2:	9200      	str	r2, [sp, #0]
 802d1a4:	4622      	mov	r2, r4
 802d1a6:	6878      	ldr	r0, [r7, #4]
 802d1a8:	f000 f930 	bl	802d40c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
        tflite::micro::GetTensorShape(output),
 802d1ac:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 802d1b0:	4618      	mov	r0, r3
 802d1b2:	f7fb fb32 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
        op_data, tflite::micro::GetTensorShape(input),
 802d1b6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 802d1ba:	4618      	mov	r0, r3
 802d1bc:	f7fb fb2d 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
 802d1c0:	e080      	b.n	802d2c4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x168>
        tflite::micro::GetTensorData<uint8_t>(output));
  } else if (input->type == kTfLiteInt8) {
 802d1c2:	68fb      	ldr	r3, [r7, #12]
 802d1c4:	7a1b      	ldrb	r3, [r3, #8]
 802d1c6:	2b09      	cmp	r3, #9
 802d1c8:	d153      	bne.n	802d272 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x116>
    if (output->type == kTfLiteInt16) {
 802d1ca:	68bb      	ldr	r3, [r7, #8]
 802d1cc:	7a1b      	ldrb	r3, [r3, #8]
 802d1ce:	2b07      	cmp	r3, #7
 802d1d0:	d077      	beq.n	802d2c2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x166>
          op_data, tflite::micro::GetTensorShape(input),
          tflite::micro::GetTensorData<int8_t>(input),
          tflite::micro::GetTensorShape(output),
          tflite::micro::GetTensorData<int16_t>(output));
    } else {
      const auto input_shape = tflite::micro::GetTensorShape(input);
 802d1d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 802d1d6:	68f9      	ldr	r1, [r7, #12]
 802d1d8:	4618      	mov	r0, r3
 802d1da:	f7fe fe71 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      const auto output_shape = tflite::micro::GetTensorShape(output);
 802d1de:	f107 0314 	add.w	r3, r7, #20
 802d1e2:	68b9      	ldr	r1, [r7, #8]
 802d1e4:	4618      	mov	r0, r3
 802d1e6:	f7fe fe6b 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      const int trailing_dim = input_shape.DimensionsCount() - 1;
 802d1ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 802d1ee:	4618      	mov	r0, r3
 802d1f0:	f7fb fb29 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 802d1f4:	4603      	mov	r3, r0
 802d1f6:	3b01      	subs	r3, #1
 802d1f8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
      const int outer_size =
          MatchingFlatSizeSkipDim(input_shape, trailing_dim, output_shape);
 802d1fc:	f107 0214 	add.w	r2, r7, #20
 802d200:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 802d204:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 802d208:	4618      	mov	r0, r3
 802d20a:	f7fe fec7 	bl	802bf9c <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_>
 802d20e:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
      const int depth =
          MatchingDim(input_shape, trailing_dim, output_shape, trailing_dim);
 802d212:	f107 0214 	add.w	r2, r7, #20
 802d216:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 802d21a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 802d21e:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 802d222:	f7fc fdce 	bl	8029dc2 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 802d226:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4

      arm_softmax_s8(tflite::micro::GetTensorData<int8_t>(input), outer_size,
 802d22a:	68f8      	ldr	r0, [r7, #12]
 802d22c:	f7fc fa78 	bl	8029720 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 802d230:	4680      	mov	r8, r0
                     depth, op_data.input_multiplier, op_data.input_left_shift,
 802d232:	687b      	ldr	r3, [r7, #4]
 802d234:	689e      	ldr	r6, [r3, #8]
 802d236:	687b      	ldr	r3, [r7, #4]
 802d238:	68dc      	ldr	r4, [r3, #12]
                     op_data.diff_min,
 802d23a:	687b      	ldr	r3, [r7, #4]
 802d23c:	699d      	ldr	r5, [r3, #24]
      arm_softmax_s8(tflite::micro::GetTensorData<int8_t>(input), outer_size,
 802d23e:	68b8      	ldr	r0, [r7, #8]
 802d240:	f7fc fa7d 	bl	802973e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 802d244:	4603      	mov	r3, r0
 802d246:	9302      	str	r3, [sp, #8]
 802d248:	9501      	str	r5, [sp, #4]
 802d24a:	9400      	str	r4, [sp, #0]
 802d24c:	4633      	mov	r3, r6
 802d24e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 802d252:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 802d256:	4640      	mov	r0, r8
 802d258:	f7f4 fd6e 	bl	8021d38 <arm_softmax_s8>
      const auto output_shape = tflite::micro::GetTensorShape(output);
 802d25c:	f107 0314 	add.w	r3, r7, #20
 802d260:	4618      	mov	r0, r3
 802d262:	f7fb fada 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
      const auto input_shape = tflite::micro::GetTensorShape(input);
 802d266:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 802d26a:	4618      	mov	r0, r3
 802d26c:	f7fb fad5 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
 802d270:	e028      	b.n	802d2c4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x168>
                     tflite::micro::GetTensorData<int8_t>(output));
    }
  } else {
    tflite::reference_ops::SoftmaxInt16(
        op_data, tflite::micro::GetTensorShape(input),
 802d272:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 802d276:	68f9      	ldr	r1, [r7, #12]
 802d278:	4618      	mov	r0, r3
 802d27a:	f7fe fe21 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    tflite::reference_ops::SoftmaxInt16(
 802d27e:	68f8      	ldr	r0, [r7, #12]
 802d280:	f7fd fe68 	bl	802af54 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
 802d284:	4604      	mov	r4, r0
        tflite::micro::GetTensorData<int16_t>(input),
        tflite::micro::GetTensorShape(output),
 802d286:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 802d28a:	68b9      	ldr	r1, [r7, #8]
 802d28c:	4618      	mov	r0, r3
 802d28e:	f7fe fe17 	bl	802bec0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    tflite::reference_ops::SoftmaxInt16(
 802d292:	68b8      	ldr	r0, [r7, #8]
 802d294:	f7ff fb66 	bl	802c964 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
 802d298:	4602      	mov	r2, r0
 802d29a:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 802d29e:	f107 01a4 	add.w	r1, r7, #164	; 0xa4
 802d2a2:	9200      	str	r2, [sp, #0]
 802d2a4:	4622      	mov	r2, r4
 802d2a6:	6878      	ldr	r0, [r7, #4]
 802d2a8:	f7ff fdce 	bl	802ce48 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps>
        tflite::micro::GetTensorShape(output),
 802d2ac:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 802d2b0:	4618      	mov	r0, r3
 802d2b2:	f7fb fab2 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
        op_data, tflite::micro::GetTensorShape(input),
 802d2b6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 802d2ba:	4618      	mov	r0, r3
 802d2bc:	f7fb faad 	bl	802881a <_ZN6tflite12RuntimeShapeD1Ev>
 802d2c0:	e000      	b.n	802d2c4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x168>
      return;
 802d2c2:	bf00      	nop
        tflite::micro::GetTensorData<int16_t>(output));
  }
}
 802d2c4:	37e0      	adds	r7, #224	; 0xe0
 802d2c6:	46bd      	mov	sp, r7
 802d2c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0802d2cc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus SoftmaxEval(TfLiteContext* context, TfLiteNode* node) {
 802d2cc:	b5b0      	push	{r4, r5, r7, lr}
 802d2ce:	b09e      	sub	sp, #120	; 0x78
 802d2d0:	af00      	add	r7, sp, #0
 802d2d2:	6078      	str	r0, [r7, #4]
 802d2d4:	6039      	str	r1, [r7, #0]
  const TfLiteEvalTensor* input = tflite::micro::GetEvalInput(context, node, 0);
 802d2d6:	2200      	movs	r2, #0
 802d2d8:	6839      	ldr	r1, [r7, #0]
 802d2da:	6878      	ldr	r0, [r7, #4]
 802d2dc:	f7fb fd22 	bl	8028d24 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 802d2e0:	6778      	str	r0, [r7, #116]	; 0x74
  TfLiteEvalTensor* output = tflite::micro::GetEvalOutput(context, node, 0);
 802d2e2:	2200      	movs	r2, #0
 802d2e4:	6839      	ldr	r1, [r7, #0]
 802d2e6:	6878      	ldr	r0, [r7, #4]
 802d2e8:	f7fb fd2c 	bl	8028d44 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 802d2ec:	6738      	str	r0, [r7, #112]	; 0x70

  TFLITE_DCHECK(node->user_data != nullptr);
 802d2ee:	683b      	ldr	r3, [r7, #0]
 802d2f0:	691b      	ldr	r3, [r3, #16]
 802d2f2:	2b00      	cmp	r3, #0
 802d2f4:	d101      	bne.n	802d2fa <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x2e>
 802d2f6:	f004 fec5 	bl	8032084 <abort>
  const SoftmaxParams data =
      *static_cast<const SoftmaxParams*>(node->user_data);
 802d2fa:	683b      	ldr	r3, [r7, #0]
 802d2fc:	691b      	ldr	r3, [r3, #16]
  const SoftmaxParams data =
 802d2fe:	f107 0408 	add.w	r4, r7, #8
 802d302:	461d      	mov	r5, r3
 802d304:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802d306:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802d308:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802d30a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802d30c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802d30e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802d310:	e895 0003 	ldmia.w	r5, {r0, r1}
 802d314:	e884 0003 	stmia.w	r4, {r0, r1}

  switch (input->type) {
 802d318:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d31a:	7a1b      	ldrb	r3, [r3, #8]
 802d31c:	3b01      	subs	r3, #1
 802d31e:	2b08      	cmp	r3, #8
 802d320:	d84a      	bhi.n	802d3b8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xec>
 802d322:	a201      	add	r2, pc, #4	; (adr r2, 802d328 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x5c>)
 802d324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802d328:	0802d34d 	.word	0x0802d34d
 802d32c:	0802d3b9 	.word	0x0802d3b9
 802d330:	0802d37d 	.word	0x0802d37d
 802d334:	0802d3b9 	.word	0x0802d3b9
 802d338:	0802d3b9 	.word	0x0802d3b9
 802d33c:	0802d3b9 	.word	0x0802d3b9
 802d340:	0802d39b 	.word	0x0802d39b
 802d344:	0802d3b9 	.word	0x0802d3b9
 802d348:	0802d36b 	.word	0x0802d36b
    case kTfLiteFloat32: {
      #if EI_TFLITE_DISABLE_SOFTMAX_IN_F32
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 802d34c:	687b      	ldr	r3, [r7, #4]
 802d34e:	695c      	ldr	r4, [r3, #20]
 802d350:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d352:	7a1b      	ldrb	r3, [r3, #8]
 802d354:	4618      	mov	r0, r3
 802d356:	f7fa fb19 	bl	802798c <TfLiteTypeGetName>
 802d35a:	4602      	mov	r2, r0
 802d35c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d35e:	7a1b      	ldrb	r3, [r3, #8]
 802d360:	491e      	ldr	r1, [pc, #120]	; (802d3dc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x110>)
 802d362:	6878      	ldr	r0, [r7, #4]
 802d364:	47a0      	blx	r4
                      TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 802d366:	2301      	movs	r3, #1
 802d368:	e034      	b.n	802d3d4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x108>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
                      TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
      #endif

      SoftmaxQuantized(input, output, data);
 802d36a:	f107 0308 	add.w	r3, r7, #8
 802d36e:	461a      	mov	r2, r3
 802d370:	6f39      	ldr	r1, [r7, #112]	; 0x70
 802d372:	6f78      	ldr	r0, [r7, #116]	; 0x74
 802d374:	f7ff fef2 	bl	802d15c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE>
      return kTfLiteOk;
 802d378:	2300      	movs	r3, #0
 802d37a:	e02b      	b.n	802d3d4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x108>
    }
    case kTfLiteUInt8: {
      #if EI_TFLITE_DISABLE_SOFTMAX_IN_U8
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 802d37c:	687b      	ldr	r3, [r7, #4]
 802d37e:	695c      	ldr	r4, [r3, #20]
 802d380:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d382:	7a1b      	ldrb	r3, [r3, #8]
 802d384:	4618      	mov	r0, r3
 802d386:	f7fa fb01 	bl	802798c <TfLiteTypeGetName>
 802d38a:	4602      	mov	r2, r0
 802d38c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d38e:	7a1b      	ldrb	r3, [r3, #8]
 802d390:	4912      	ldr	r1, [pc, #72]	; (802d3dc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x110>)
 802d392:	6878      	ldr	r0, [r7, #4]
 802d394:	47a0      	blx	r4
                      TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 802d396:	2301      	movs	r3, #1
 802d398:	e01c      	b.n	802d3d4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x108>
      SoftmaxQuantized(input, output, data);
      return kTfLiteOk;
    }
    case kTfLiteInt16: {
      #if EI_TFLITE_DISABLE_SOFTMAX_IN_I16
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 802d39a:	687b      	ldr	r3, [r7, #4]
 802d39c:	695c      	ldr	r4, [r3, #20]
 802d39e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d3a0:	7a1b      	ldrb	r3, [r3, #8]
 802d3a2:	4618      	mov	r0, r3
 802d3a4:	f7fa faf2 	bl	802798c <TfLiteTypeGetName>
 802d3a8:	4602      	mov	r2, r0
 802d3aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d3ac:	7a1b      	ldrb	r3, [r3, #8]
 802d3ae:	490b      	ldr	r1, [pc, #44]	; (802d3dc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x110>)
 802d3b0:	6878      	ldr	r0, [r7, #4]
 802d3b2:	47a0      	blx	r4
                      TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 802d3b4:	2301      	movs	r3, #1
 802d3b6:	e00d      	b.n	802d3d4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x108>

      SoftmaxQuantized(input, output, data);
      return kTfLiteOk;
    }
    default:
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 802d3b8:	687b      	ldr	r3, [r7, #4]
 802d3ba:	695c      	ldr	r4, [r3, #20]
 802d3bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d3be:	7a1b      	ldrb	r3, [r3, #8]
 802d3c0:	4618      	mov	r0, r3
 802d3c2:	f7fa fae3 	bl	802798c <TfLiteTypeGetName>
 802d3c6:	4602      	mov	r2, r0
 802d3c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d3ca:	7a1b      	ldrb	r3, [r3, #8]
 802d3cc:	4903      	ldr	r1, [pc, #12]	; (802d3dc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x110>)
 802d3ce:	6878      	ldr	r0, [r7, #4]
 802d3d0:	47a0      	blx	r4
                         TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 802d3d2:	2301      	movs	r3, #1
  }
}
 802d3d4:	4618      	mov	r0, r3
 802d3d6:	3778      	adds	r7, #120	; 0x78
 802d3d8:	46bd      	mov	sp, r7
 802d3da:	bdb0      	pop	{r4, r5, r7, pc}
 802d3dc:	080358fc 	.word	0x080358fc

0802d3e0 <_ZN6tflite16Register_SOFTMAXEv>:

}  // namespace

TfLiteRegistration Register_SOFTMAX() {
 802d3e0:	b4b0      	push	{r4, r5, r7}
 802d3e2:	b083      	sub	sp, #12
 802d3e4:	af00      	add	r7, sp, #0
 802d3e6:	6078      	str	r0, [r7, #4]
          /*prepare=*/SoftmaxPrepare,
          /*invoke=*/SoftmaxEval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
 802d3e8:	687b      	ldr	r3, [r7, #4]
 802d3ea:	4a07      	ldr	r2, [pc, #28]	; (802d408 <_ZN6tflite16Register_SOFTMAXEv+0x28>)
 802d3ec:	461c      	mov	r4, r3
 802d3ee:	4615      	mov	r5, r2
 802d3f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802d3f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802d3f4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 802d3f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 802d3fc:	6878      	ldr	r0, [r7, #4]
 802d3fe:	370c      	adds	r7, #12
 802d400:	46bd      	mov	sp, r7
 802d402:	bcb0      	pop	{r4, r5, r7}
 802d404:	4770      	bx	lr
 802d406:	bf00      	nop
 802d408:	08035918 	.word	0x08035918

0802d40c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
inline void Softmax(const SoftmaxParams& params,
 802d40c:	b590      	push	{r4, r7, lr}
 802d40e:	b09f      	sub	sp, #124	; 0x7c
 802d410:	af00      	add	r7, sp, #0
 802d412:	60f8      	str	r0, [r7, #12]
 802d414:	60b9      	str	r1, [r7, #8]
 802d416:	607a      	str	r2, [r7, #4]
 802d418:	603b      	str	r3, [r7, #0]
  const int32_t input_beta_multiplier = params.input_multiplier;
 802d41a:	68fb      	ldr	r3, [r7, #12]
 802d41c:	689b      	ldr	r3, [r3, #8]
 802d41e:	667b      	str	r3, [r7, #100]	; 0x64
  const int32_t input_beta_left_shift = params.input_left_shift;
 802d420:	68fb      	ldr	r3, [r7, #12]
 802d422:	68db      	ldr	r3, [r3, #12]
 802d424:	663b      	str	r3, [r7, #96]	; 0x60
  const int diff_min = params.diff_min;
 802d426:	68fb      	ldr	r3, [r7, #12]
 802d428:	699b      	ldr	r3, [r3, #24]
 802d42a:	65fb      	str	r3, [r7, #92]	; 0x5c
  const int trailing_dim = input_shape.DimensionsCount() - 1;
 802d42c:	68b8      	ldr	r0, [r7, #8]
 802d42e:	f7fb fa0a 	bl	8028846 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 802d432:	4603      	mov	r3, r0
 802d434:	3b01      	subs	r3, #1
 802d436:	65bb      	str	r3, [r7, #88]	; 0x58
      MatchingFlatSizeSkipDim(input_shape, trailing_dim, output_shape);
 802d438:	683a      	ldr	r2, [r7, #0]
 802d43a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 802d43c:	68b8      	ldr	r0, [r7, #8]
 802d43e:	f7fe fdad 	bl	802bf9c <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_>
 802d442:	6578      	str	r0, [r7, #84]	; 0x54
      MatchingDim(input_shape, trailing_dim, output_shape, trailing_dim);
 802d444:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802d446:	683a      	ldr	r2, [r7, #0]
 802d448:	6db9      	ldr	r1, [r7, #88]	; 0x58
 802d44a:	68b8      	ldr	r0, [r7, #8]
 802d44c:	f7fc fcb9 	bl	8029dc2 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 802d450:	6538      	str	r0, [r7, #80]	; 0x50
  for (int i = 0; i < outer_size; ++i) {
 802d452:	2300      	movs	r3, #0
 802d454:	677b      	str	r3, [r7, #116]	; 0x74
 802d456:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 802d458:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802d45a:	429a      	cmp	r2, r3
 802d45c:	f280 80ed 	bge.w	802d63a <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x22e>
    InputT max_in_row = std::numeric_limits<InputT>::min();
 802d460:	2300      	movs	r3, #0
 802d462:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    for (int c = 0; c < depth; ++c) {
 802d466:	2300      	movs	r3, #0
 802d468:	673b      	str	r3, [r7, #112]	; 0x70
 802d46a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 802d46c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802d46e:	429a      	cmp	r2, r3
 802d470:	da16      	bge.n	802d4a0 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x94>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
 802d472:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d474:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 802d476:	fb03 f202 	mul.w	r2, r3, r2
 802d47a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 802d47c:	4413      	add	r3, r2
 802d47e:	461a      	mov	r2, r3
 802d480:	687b      	ldr	r3, [r7, #4]
 802d482:	441a      	add	r2, r3
 802d484:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 802d488:	4611      	mov	r1, r2
 802d48a:	4618      	mov	r0, r3
 802d48c:	f7ff fa56 	bl	802c93c <_ZSt3maxIhERKT_S2_S2_>
 802d490:	4603      	mov	r3, r0
 802d492:	781b      	ldrb	r3, [r3, #0]
 802d494:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    for (int c = 0; c < depth; ++c) {
 802d498:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 802d49a:	3301      	adds	r3, #1
 802d49c:	673b      	str	r3, [r7, #112]	; 0x70
 802d49e:	e7e4      	b.n	802d46a <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x5e>
    FixedPointAccum sum_of_exps = FixedPointAccum::Zero();
 802d4a0:	f000 f8cf 	bl	802d642 <_ZN8gemmlowp10FixedPointIlLi12EE4ZeroEv>
 802d4a4:	4603      	mov	r3, r0
 802d4a6:	62bb      	str	r3, [r7, #40]	; 0x28
    for (int c = 0; c < depth; ++c) {
 802d4a8:	2300      	movs	r3, #0
 802d4aa:	66fb      	str	r3, [r7, #108]	; 0x6c
 802d4ac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 802d4ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802d4b0:	429a      	cmp	r2, r3
 802d4b2:	da2f      	bge.n	802d514 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x108>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
 802d4b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d4b6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 802d4b8:	fb03 f202 	mul.w	r2, r3, r2
 802d4bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 802d4be:	4413      	add	r3, r2
 802d4c0:	461a      	mov	r2, r3
 802d4c2:	687b      	ldr	r3, [r7, #4]
 802d4c4:	4413      	add	r3, r2
 802d4c6:	781b      	ldrb	r3, [r3, #0]
 802d4c8:	461a      	mov	r2, r3
 802d4ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
      int32_t input_diff =
 802d4ce:	1ad3      	subs	r3, r2, r3
 802d4d0:	64fb      	str	r3, [r7, #76]	; 0x4c
      if (input_diff >= diff_min) {
 802d4d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 802d4d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802d4d6:	429a      	cmp	r2, r3
 802d4d8:	db18      	blt.n	802d50c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x100>
            MultiplyByQuantizedMultiplierGreaterThanOne(
 802d4da:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 802d4dc:	6e79      	ldr	r1, [r7, #100]	; 0x64
 802d4de:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 802d4e0:	f7fd fd99 	bl	802b016 <_ZN6tflite43MultiplyByQuantizedMultiplierGreaterThanOneElli>
 802d4e4:	64b8      	str	r0, [r7, #72]	; 0x48
            FixedPointScaledDiff::FromRaw(input_diff_rescaled);
 802d4e6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 802d4e8:	f000 f8b3 	bl	802d652 <_ZN8gemmlowp10FixedPointIlLi5EE7FromRawEl>
 802d4ec:	4603      	mov	r3, r0
 802d4ee:	61fb      	str	r3, [r7, #28]
        sum_of_exps = sum_of_exps + gemmlowp::Rescale<kAccumulationIntegerBits>(
 802d4f0:	69f8      	ldr	r0, [r7, #28]
 802d4f2:	f000 f8dd 	bl	802d6b0 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
 802d4f6:	4603      	mov	r3, r0
 802d4f8:	4618      	mov	r0, r3
 802d4fa:	f000 fa21 	bl	802d940 <_ZN8gemmlowp7RescaleILi12ElLi0EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
 802d4fe:	4603      	mov	r3, r0
 802d500:	4619      	mov	r1, r3
 802d502:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802d504:	f000 f8b6 	bl	802d674 <_ZN8gemmlowpplIlLi12EEENS_10FixedPointIT_XT0_EEES3_S3_>
 802d508:	4603      	mov	r3, r0
 802d50a:	62bb      	str	r3, [r7, #40]	; 0x28
    for (int c = 0; c < depth; ++c) {
 802d50c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 802d50e:	3301      	adds	r3, #1
 802d510:	66fb      	str	r3, [r7, #108]	; 0x6c
 802d512:	e7cb      	b.n	802d4ac <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xa0>
        sum_of_exps.raw(), kAccumulationIntegerBits, &num_bits_over_unit));
 802d514:	f107 0328 	add.w	r3, r7, #40	; 0x28
 802d518:	4618      	mov	r0, r3
 802d51a:	f000 fa2b 	bl	802d974 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>
 802d51e:	4603      	mov	r3, r0
    FixedPoint0 shifted_scale = FixedPoint0::FromRaw(GetReciprocal(
 802d520:	681b      	ldr	r3, [r3, #0]
 802d522:	f107 0224 	add.w	r2, r7, #36	; 0x24
 802d526:	210c      	movs	r1, #12
 802d528:	4618      	mov	r0, r3
 802d52a:	f7fd fd87 	bl	802b03c <_ZN6tflite13GetReciprocalEliPi>
 802d52e:	4603      	mov	r3, r0
 802d530:	4618      	mov	r0, r3
 802d532:	f7fd fdc0 	bl	802b0b6 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 802d536:	4603      	mov	r3, r0
 802d538:	623b      	str	r3, [r7, #32]
    for (int c = 0; c < depth; ++c) {
 802d53a:	2300      	movs	r3, #0
 802d53c:	66bb      	str	r3, [r7, #104]	; 0x68
 802d53e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 802d540:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802d542:	429a      	cmp	r2, r3
 802d544:	da75      	bge.n	802d632 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x226>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
 802d546:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d548:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 802d54a:	fb03 f202 	mul.w	r2, r3, r2
 802d54e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802d550:	4413      	add	r3, r2
 802d552:	461a      	mov	r2, r3
 802d554:	687b      	ldr	r3, [r7, #4]
 802d556:	4413      	add	r3, r2
 802d558:	781b      	ldrb	r3, [r3, #0]
 802d55a:	461a      	mov	r2, r3
 802d55c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
      int32_t input_diff =
 802d560:	1ad3      	subs	r3, r2, r3
 802d562:	647b      	str	r3, [r7, #68]	; 0x44
      if (input_diff >= diff_min) {
 802d564:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802d566:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802d568:	429a      	cmp	r2, r3
 802d56a:	db50      	blt.n	802d60e <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x202>
            MultiplyByQuantizedMultiplierGreaterThanOne(
 802d56c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 802d56e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 802d570:	6c78      	ldr	r0, [r7, #68]	; 0x44
 802d572:	f7fd fd50 	bl	802b016 <_ZN6tflite43MultiplyByQuantizedMultiplierGreaterThanOneElli>
 802d576:	6438      	str	r0, [r7, #64]	; 0x40
            FixedPointScaledDiff::FromRaw(input_diff_rescaled);
 802d578:	6c38      	ldr	r0, [r7, #64]	; 0x40
 802d57a:	f000 f86a 	bl	802d652 <_ZN8gemmlowp10FixedPointIlLi5EE7FromRawEl>
 802d57e:	4603      	mov	r3, r0
 802d580:	61bb      	str	r3, [r7, #24]
        FixedPoint0 exp_in_0 = exp_on_negative_values(scaled_diff_f8);
 802d582:	69b8      	ldr	r0, [r7, #24]
 802d584:	f000 f894 	bl	802d6b0 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
 802d588:	4603      	mov	r3, r0
 802d58a:	617b      	str	r3, [r7, #20]
            (shifted_scale * exp_in_0).raw(),
 802d58c:	6979      	ldr	r1, [r7, #20]
 802d58e:	6a38      	ldr	r0, [r7, #32]
 802d590:	f7fe fdee 	bl	802c170 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802d594:	4603      	mov	r3, r0
 802d596:	633b      	str	r3, [r7, #48]	; 0x30
 802d598:	f107 0330 	add.w	r3, r7, #48	; 0x30
 802d59c:	4618      	mov	r0, r3
 802d59e:	f7fd fdfb 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802d5a2:	4603      	mov	r3, r0
        int32_t unsat_output = gemmlowp::RoundingDivideByPOT(
 802d5a4:	681b      	ldr	r3, [r3, #0]
            num_bits_over_unit + 31 - (sizeof(OutputT) * 8));
 802d5a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802d5a8:	3217      	adds	r2, #23
        int32_t unsat_output = gemmlowp::RoundingDivideByPOT(
 802d5aa:	4611      	mov	r1, r2
 802d5ac:	4618      	mov	r0, r3
 802d5ae:	f7fb fedf 	bl	8029370 <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i>
 802d5b2:	63f8      	str	r0, [r7, #60]	; 0x3c
            static_cast<int32_t>(std::numeric_limits<OutputT>::min());
 802d5b4:	f7fa fc39 	bl	8027e2a <_ZNSt14numeric_limitsIhE3minEv>
 802d5b8:	4603      	mov	r3, r0
 802d5ba:	461a      	mov	r2, r3
            unsat_output +
 802d5bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802d5be:	4413      	add	r3, r2
        const int32_t shifted_output =
 802d5c0:	613b      	str	r3, [r7, #16]
                     static_cast<int32_t>(std::numeric_limits<OutputT>::max())),
 802d5c2:	f7fa fc3a 	bl	8027e3a <_ZNSt14numeric_limitsIhE3maxEv>
 802d5c6:	4603      	mov	r3, r0
 802d5c8:	637b      	str	r3, [r7, #52]	; 0x34
            static_cast<int32_t>(std::numeric_limits<OutputT>::min())));
 802d5ca:	f107 0234 	add.w	r2, r7, #52	; 0x34
 802d5ce:	f107 0310 	add.w	r3, r7, #16
 802d5d2:	4611      	mov	r1, r2
 802d5d4:	4618      	mov	r0, r3
 802d5d6:	f7fb f8d7 	bl	8028788 <_ZSt3minIlERKT_S2_S2_>
 802d5da:	4604      	mov	r4, r0
 802d5dc:	f7fa fc25 	bl	8027e2a <_ZNSt14numeric_limitsIhE3minEv>
 802d5e0:	4603      	mov	r3, r0
 802d5e2:	63bb      	str	r3, [r7, #56]	; 0x38
 802d5e4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 802d5e8:	4619      	mov	r1, r3
 802d5ea:	4620      	mov	r0, r4
 802d5ec:	f7fb f8e0 	bl	80287b0 <_ZSt3maxIlERKT_S2_S2_>
 802d5f0:	4603      	mov	r3, r0
        output_data[i * depth + c] = static_cast<OutputT>(std::max(
 802d5f2:	6819      	ldr	r1, [r3, #0]
 802d5f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d5f6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 802d5f8:	fb03 f202 	mul.w	r2, r3, r2
 802d5fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802d5fe:	4413      	add	r3, r2
 802d600:	461a      	mov	r2, r3
 802d602:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 802d606:	4413      	add	r3, r2
 802d608:	b2ca      	uxtb	r2, r1
 802d60a:	701a      	strb	r2, [r3, #0]
 802d60c:	e00d      	b.n	802d62a <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x21e>
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
 802d60e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d610:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 802d612:	fb03 f202 	mul.w	r2, r3, r2
 802d616:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802d618:	4413      	add	r3, r2
 802d61a:	461a      	mov	r2, r3
 802d61c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 802d620:	189c      	adds	r4, r3, r2
 802d622:	f7fa fc02 	bl	8027e2a <_ZNSt14numeric_limitsIhE3minEv>
 802d626:	4603      	mov	r3, r0
 802d628:	7023      	strb	r3, [r4, #0]
    for (int c = 0; c < depth; ++c) {
 802d62a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802d62c:	3301      	adds	r3, #1
 802d62e:	66bb      	str	r3, [r7, #104]	; 0x68
 802d630:	e785      	b.n	802d53e <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x132>
  for (int i = 0; i < outer_size; ++i) {
 802d632:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d634:	3301      	adds	r3, #1
 802d636:	677b      	str	r3, [r7, #116]	; 0x74
 802d638:	e70d      	b.n	802d456 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x4a>
}
 802d63a:	bf00      	nop
 802d63c:	377c      	adds	r7, #124	; 0x7c
 802d63e:	46bd      	mov	sp, r7
 802d640:	bd90      	pop	{r4, r7, pc}

0802d642 <_ZN8gemmlowp10FixedPointIlLi12EE4ZeroEv>:
  static FixedPoint Zero() { return FromScalarRaw(0); }
 802d642:	b580      	push	{r7, lr}
 802d644:	af00      	add	r7, sp, #0
 802d646:	2000      	movs	r0, #0
 802d648:	f000 f99f 	bl	802d98a <_ZN8gemmlowp10FixedPointIlLi12EE13FromScalarRawEl>
 802d64c:	4603      	mov	r3, r0
 802d64e:	4618      	mov	r0, r3
 802d650:	bd80      	pop	{r7, pc}

0802d652 <_ZN8gemmlowp10FixedPointIlLi5EE7FromRawEl>:
  static FixedPoint FromRaw(RawType x) {
 802d652:	b580      	push	{r7, lr}
 802d654:	b084      	sub	sp, #16
 802d656:	af00      	add	r7, sp, #0
 802d658:	6078      	str	r0, [r7, #4]
    retval.raw() = x;
 802d65a:	f107 030c 	add.w	r3, r7, #12
 802d65e:	4618      	mov	r0, r3
 802d660:	f000 f9a7 	bl	802d9b2 <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 802d664:	4602      	mov	r2, r0
 802d666:	687b      	ldr	r3, [r7, #4]
 802d668:	6013      	str	r3, [r2, #0]
    return retval;
 802d66a:	68fb      	ldr	r3, [r7, #12]
  }
 802d66c:	4618      	mov	r0, r3
 802d66e:	3710      	adds	r7, #16
 802d670:	46bd      	mov	sp, r7
 802d672:	bd80      	pop	{r7, pc}

0802d674 <_ZN8gemmlowpplIlLi12EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator+, Add)
 802d674:	b590      	push	{r4, r7, lr}
 802d676:	b083      	sub	sp, #12
 802d678:	af00      	add	r7, sp, #0
 802d67a:	6078      	str	r0, [r7, #4]
 802d67c:	6039      	str	r1, [r7, #0]
 802d67e:	1d3b      	adds	r3, r7, #4
 802d680:	4618      	mov	r0, r3
 802d682:	f000 f977 	bl	802d974 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>
 802d686:	4603      	mov	r3, r0
 802d688:	681c      	ldr	r4, [r3, #0]
 802d68a:	463b      	mov	r3, r7
 802d68c:	4618      	mov	r0, r3
 802d68e:	f000 f971 	bl	802d974 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>
 802d692:	4603      	mov	r3, r0
 802d694:	681b      	ldr	r3, [r3, #0]
 802d696:	4619      	mov	r1, r3
 802d698:	4620      	mov	r0, r4
 802d69a:	f7fc fa69 	bl	8029b70 <_ZN8gemmlowp3AddIlEET_S1_S1_>
 802d69e:	4603      	mov	r3, r0
 802d6a0:	4618      	mov	r0, r3
 802d6a2:	f000 f991 	bl	802d9c8 <_ZN8gemmlowp10FixedPointIlLi12EE7FromRawEl>
 802d6a6:	4603      	mov	r3, r0
 802d6a8:	4618      	mov	r0, r3
 802d6aa:	370c      	adds	r7, #12
 802d6ac:	46bd      	mov	sp, r7
 802d6ae:	bd90      	pop	{r4, r7, pc}

0802d6b0 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>:
FixedPoint<tRawType, 0> exp_on_negative_values(
 802d6b0:	b590      	push	{r4, r7, lr}
 802d6b2:	b091      	sub	sp, #68	; 0x44
 802d6b4:	af00      	add	r7, sp, #0
 802d6b6:	6078      	str	r0, [r7, #4]
  const InputF kOneQuarter = InputF::template ConstantPOT<-2>();
 802d6b8:	f000 f997 	bl	802d9ea <_ZN8gemmlowp10FixedPointIlLi5EE11ConstantPOTILin2EEES1_v>
 802d6bc:	4603      	mov	r3, r0
 802d6be:	637b      	str	r3, [r7, #52]	; 0x34
  InputF mask = kOneQuarter - InputF::FromScalarRaw(1);
 802d6c0:	2001      	movs	r0, #1
 802d6c2:	f000 f99b 	bl	802d9fc <_ZN8gemmlowp10FixedPointIlLi5EE13FromScalarRawEl>
 802d6c6:	4603      	mov	r3, r0
 802d6c8:	4619      	mov	r1, r3
 802d6ca:	6b78      	ldr	r0, [r7, #52]	; 0x34
 802d6cc:	f000 f9aa 	bl	802da24 <_ZN8gemmlowpmiIlLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
 802d6d0:	4603      	mov	r3, r0
 802d6d2:	633b      	str	r3, [r7, #48]	; 0x30
  InputF a_mod_quarter_minus_one_quarter = (a & mask) - kOneQuarter;
 802d6d4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 802d6d6:	6878      	ldr	r0, [r7, #4]
 802d6d8:	f000 f9c2 	bl	802da60 <_ZN8gemmlowpanIlLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
 802d6dc:	4603      	mov	r3, r0
 802d6de:	6b79      	ldr	r1, [r7, #52]	; 0x34
 802d6e0:	4618      	mov	r0, r3
 802d6e2:	f000 f99f 	bl	802da24 <_ZN8gemmlowpmiIlLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
 802d6e6:	4603      	mov	r3, r0
 802d6e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  ResultF result = exp_on_interval_between_negative_one_quarter_and_0_excl(
 802d6ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 802d6ec:	f000 f9d6 	bl	802da9c <_ZN8gemmlowp7RescaleILi0ElLi5EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
 802d6f0:	4603      	mov	r3, r0
 802d6f2:	4618      	mov	r0, r3
 802d6f4:	f7fe fcda 	bl	802c0ac <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_>
 802d6f8:	4603      	mov	r3, r0
 802d6fa:	62bb      	str	r3, [r7, #40]	; 0x28
  tRawType remainder = (a_mod_quarter_minus_one_quarter - a).raw();
 802d6fc:	6879      	ldr	r1, [r7, #4]
 802d6fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 802d700:	f000 f990 	bl	802da24 <_ZN8gemmlowpmiIlLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
 802d704:	4603      	mov	r3, r0
 802d706:	63bb      	str	r3, [r7, #56]	; 0x38
 802d708:	f107 0338 	add.w	r3, r7, #56	; 0x38
 802d70c:	4618      	mov	r0, r3
 802d70e:	f000 f950 	bl	802d9b2 <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 802d712:	4603      	mov	r3, r0
 802d714:	681b      	ldr	r3, [r3, #0]
 802d716:	63fb      	str	r3, [r7, #60]	; 0x3c
  GEMMLOWP_EXP_BARREL_SHIFTER(-2, 1672461947);
 802d718:	4883      	ldr	r0, [pc, #524]	; (802d928 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x278>)
 802d71a:	f7fe fc6e 	bl	802bffa <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 802d71e:	4603      	mov	r3, r0
 802d720:	4618      	mov	r0, r3
 802d722:	f7fd fd44 	bl	802b1ae <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 802d726:	4603      	mov	r3, r0
 802d728:	627b      	str	r3, [r7, #36]	; 0x24
 802d72a:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 802d72e:	f7fc f9e3 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802d732:	4603      	mov	r3, r0
 802d734:	4619      	mov	r1, r3
 802d736:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 802d738:	f7fc f9e9 	bl	8029b0e <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 802d73c:	4603      	mov	r3, r0
 802d73e:	4618      	mov	r0, r3
 802d740:	f7fc fa38 	bl	8029bb4 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 802d744:	4604      	mov	r4, r0
 802d746:	6a79      	ldr	r1, [r7, #36]	; 0x24
 802d748:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802d74a:	f7fe fd11 	bl	802c170 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802d74e:	4603      	mov	r3, r0
 802d750:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802d752:	4619      	mov	r1, r3
 802d754:	4620      	mov	r0, r4
 802d756:	f7fe fc76 	bl	802c046 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 802d75a:	4603      	mov	r3, r0
 802d75c:	62bb      	str	r3, [r7, #40]	; 0x28
  GEMMLOWP_EXP_BARREL_SHIFTER(-1, 1302514674);
 802d75e:	4873      	ldr	r0, [pc, #460]	; (802d92c <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x27c>)
 802d760:	f7fe fc4b 	bl	802bffa <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 802d764:	4603      	mov	r3, r0
 802d766:	4618      	mov	r0, r3
 802d768:	f7fd fd21 	bl	802b1ae <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 802d76c:	4603      	mov	r3, r0
 802d76e:	623b      	str	r3, [r7, #32]
 802d770:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 802d774:	f7fc f9c0 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802d778:	4603      	mov	r3, r0
 802d77a:	4619      	mov	r1, r3
 802d77c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 802d77e:	f7fc f9c6 	bl	8029b0e <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 802d782:	4603      	mov	r3, r0
 802d784:	4618      	mov	r0, r3
 802d786:	f7fc fa15 	bl	8029bb4 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 802d78a:	4604      	mov	r4, r0
 802d78c:	6a39      	ldr	r1, [r7, #32]
 802d78e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802d790:	f7fe fcee 	bl	802c170 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802d794:	4603      	mov	r3, r0
 802d796:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802d798:	4619      	mov	r1, r3
 802d79a:	4620      	mov	r0, r4
 802d79c:	f7fe fc53 	bl	802c046 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 802d7a0:	4603      	mov	r3, r0
 802d7a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GEMMLOWP_EXP_BARREL_SHIFTER(+0, 790015084);
 802d7a4:	4862      	ldr	r0, [pc, #392]	; (802d930 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x280>)
 802d7a6:	f7fe fc28 	bl	802bffa <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 802d7aa:	4603      	mov	r3, r0
 802d7ac:	4618      	mov	r0, r3
 802d7ae:	f7fd fcfe 	bl	802b1ae <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 802d7b2:	4603      	mov	r3, r0
 802d7b4:	61fb      	str	r3, [r7, #28]
 802d7b6:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 802d7ba:	f7fc f99d 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802d7be:	4603      	mov	r3, r0
 802d7c0:	4619      	mov	r1, r3
 802d7c2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 802d7c4:	f7fc f9a3 	bl	8029b0e <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 802d7c8:	4603      	mov	r3, r0
 802d7ca:	4618      	mov	r0, r3
 802d7cc:	f7fc f9f2 	bl	8029bb4 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 802d7d0:	4604      	mov	r4, r0
 802d7d2:	69f9      	ldr	r1, [r7, #28]
 802d7d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802d7d6:	f7fe fccb 	bl	802c170 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802d7da:	4603      	mov	r3, r0
 802d7dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802d7de:	4619      	mov	r1, r3
 802d7e0:	4620      	mov	r0, r4
 802d7e2:	f7fe fc30 	bl	802c046 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 802d7e6:	4603      	mov	r3, r0
 802d7e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GEMMLOWP_EXP_BARREL_SHIFTER(+1, 290630308);
 802d7ea:	4852      	ldr	r0, [pc, #328]	; (802d934 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x284>)
 802d7ec:	f7fe fc05 	bl	802bffa <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 802d7f0:	4603      	mov	r3, r0
 802d7f2:	4618      	mov	r0, r3
 802d7f4:	f7fd fcdb 	bl	802b1ae <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 802d7f8:	4603      	mov	r3, r0
 802d7fa:	61bb      	str	r3, [r7, #24]
 802d7fc:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 802d800:	f7fc f97a 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802d804:	4603      	mov	r3, r0
 802d806:	4619      	mov	r1, r3
 802d808:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 802d80a:	f7fc f980 	bl	8029b0e <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 802d80e:	4603      	mov	r3, r0
 802d810:	4618      	mov	r0, r3
 802d812:	f7fc f9cf 	bl	8029bb4 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 802d816:	4604      	mov	r4, r0
 802d818:	69b9      	ldr	r1, [r7, #24]
 802d81a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802d81c:	f7fe fca8 	bl	802c170 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802d820:	4603      	mov	r3, r0
 802d822:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802d824:	4619      	mov	r1, r3
 802d826:	4620      	mov	r0, r4
 802d828:	f7fe fc0d 	bl	802c046 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 802d82c:	4603      	mov	r3, r0
 802d82e:	62bb      	str	r3, [r7, #40]	; 0x28
  GEMMLOWP_EXP_BARREL_SHIFTER(+2, 39332535);
 802d830:	4841      	ldr	r0, [pc, #260]	; (802d938 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x288>)
 802d832:	f7fe fbe2 	bl	802bffa <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 802d836:	4603      	mov	r3, r0
 802d838:	4618      	mov	r0, r3
 802d83a:	f7fd fcb8 	bl	802b1ae <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 802d83e:	4603      	mov	r3, r0
 802d840:	617b      	str	r3, [r7, #20]
 802d842:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 802d846:	f7fc f957 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802d84a:	4603      	mov	r3, r0
 802d84c:	4619      	mov	r1, r3
 802d84e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 802d850:	f7fc f95d 	bl	8029b0e <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 802d854:	4603      	mov	r3, r0
 802d856:	4618      	mov	r0, r3
 802d858:	f7fc f9ac 	bl	8029bb4 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 802d85c:	4604      	mov	r4, r0
 802d85e:	6979      	ldr	r1, [r7, #20]
 802d860:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802d862:	f7fe fc85 	bl	802c170 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802d866:	4603      	mov	r3, r0
 802d868:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802d86a:	4619      	mov	r1, r3
 802d86c:	4620      	mov	r0, r4
 802d86e:	f7fe fbea 	bl	802c046 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 802d872:	4603      	mov	r3, r0
 802d874:	62bb      	str	r3, [r7, #40]	; 0x28
  GEMMLOWP_EXP_BARREL_SHIFTER(+3, 720401);
 802d876:	4831      	ldr	r0, [pc, #196]	; (802d93c <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x28c>)
 802d878:	f7fe fbbf 	bl	802bffa <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 802d87c:	4603      	mov	r3, r0
 802d87e:	4618      	mov	r0, r3
 802d880:	f7fd fc95 	bl	802b1ae <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 802d884:	4603      	mov	r3, r0
 802d886:	613b      	str	r3, [r7, #16]
 802d888:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 802d88c:	f7fc f934 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802d890:	4603      	mov	r3, r0
 802d892:	4619      	mov	r1, r3
 802d894:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 802d896:	f7fc f93a 	bl	8029b0e <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 802d89a:	4603      	mov	r3, r0
 802d89c:	4618      	mov	r0, r3
 802d89e:	f7fc f989 	bl	8029bb4 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 802d8a2:	4604      	mov	r4, r0
 802d8a4:	6939      	ldr	r1, [r7, #16]
 802d8a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802d8a8:	f7fe fc62 	bl	802c170 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802d8ac:	4603      	mov	r3, r0
 802d8ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802d8b0:	4619      	mov	r1, r3
 802d8b2:	4620      	mov	r0, r4
 802d8b4:	f7fe fbc7 	bl	802c046 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 802d8b8:	4603      	mov	r3, r0
 802d8ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GEMMLOWP_EXP_BARREL_SHIFTER(+4, 242);
 802d8bc:	20f2      	movs	r0, #242	; 0xf2
 802d8be:	f7fe fb9c 	bl	802bffa <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 802d8c2:	4603      	mov	r3, r0
 802d8c4:	4618      	mov	r0, r3
 802d8c6:	f7fd fc72 	bl	802b1ae <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 802d8ca:	4603      	mov	r3, r0
 802d8cc:	60fb      	str	r3, [r7, #12]
 802d8ce:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 802d8d2:	f7fc f911 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802d8d6:	4603      	mov	r3, r0
 802d8d8:	4619      	mov	r1, r3
 802d8da:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 802d8dc:	f7fc f917 	bl	8029b0e <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 802d8e0:	4603      	mov	r3, r0
 802d8e2:	4618      	mov	r0, r3
 802d8e4:	f7fc f966 	bl	8029bb4 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 802d8e8:	4604      	mov	r4, r0
 802d8ea:	68f9      	ldr	r1, [r7, #12]
 802d8ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802d8ee:	f7fe fc3f 	bl	802c170 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 802d8f2:	4603      	mov	r3, r0
 802d8f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802d8f6:	4619      	mov	r1, r3
 802d8f8:	4620      	mov	r0, r4
 802d8fa:	f7fe fba4 	bl	802c046 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 802d8fe:	4603      	mov	r3, r0
 802d900:	62bb      	str	r3, [r7, #40]	; 0x28
  result = SelectUsingMask(MaskIfZero(a), ResultF::One(), result);
 802d902:	6878      	ldr	r0, [r7, #4]
 802d904:	f000 f8e4 	bl	802dad0 <_ZN8gemmlowp10MaskIfZeroIlLi5EEET_NS_10FixedPointIS1_XT0_EEE>
 802d908:	4604      	mov	r4, r0
 802d90a:	f7fd fc64 	bl	802b1d6 <_ZN8gemmlowp10FixedPointIlLi0EE3OneEv>
 802d90e:	4603      	mov	r3, r0
 802d910:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802d912:	4619      	mov	r1, r3
 802d914:	4620      	mov	r0, r4
 802d916:	f7fe fb96 	bl	802c046 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 802d91a:	4603      	mov	r3, r0
 802d91c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 802d91e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 802d920:	4618      	mov	r0, r3
 802d922:	3744      	adds	r7, #68	; 0x44
 802d924:	46bd      	mov	sp, r7
 802d926:	bd90      	pop	{r4, r7, pc}
 802d928:	63afbe7b 	.word	0x63afbe7b
 802d92c:	4da2cbf2 	.word	0x4da2cbf2
 802d930:	2f16ac6c 	.word	0x2f16ac6c
 802d934:	1152aaa4 	.word	0x1152aaa4
 802d938:	02582ab7 	.word	0x02582ab7
 802d93c:	000afe11 	.word	0x000afe11

0802d940 <_ZN8gemmlowp7RescaleILi12ElLi0EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
 802d940:	b5b0      	push	{r4, r5, r7, lr}
 802d942:	b084      	sub	sp, #16
 802d944:	af00      	add	r7, sp, #0
 802d946:	6078      	str	r0, [r7, #4]
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
 802d948:	1d3b      	adds	r3, r7, #4
 802d94a:	4618      	mov	r0, r3
 802d94c:	f7fd fc24 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802d950:	4603      	mov	r3, r0
 802d952:	681d      	ldr	r5, [r3, #0]
 802d954:	f107 030c 	add.w	r3, r7, #12
 802d958:	4618      	mov	r0, r3
 802d95a:	f000 f80b 	bl	802d974 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>
 802d95e:	4604      	mov	r4, r0
 802d960:	4628      	mov	r0, r5
 802d962:	f000 f8c7 	bl	802daf4 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin12ElEET0_S1_>
 802d966:	4603      	mov	r3, r0
 802d968:	6023      	str	r3, [r4, #0]
  return result;
 802d96a:	68fb      	ldr	r3, [r7, #12]
}
 802d96c:	4618      	mov	r0, r3
 802d96e:	3710      	adds	r7, #16
 802d970:	46bd      	mov	sp, r7
 802d972:	bdb0      	pop	{r4, r5, r7, pc}

0802d974 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>:
  RawType& raw() { return i_; }
 802d974:	b480      	push	{r7}
 802d976:	b083      	sub	sp, #12
 802d978:	af00      	add	r7, sp, #0
 802d97a:	6078      	str	r0, [r7, #4]
 802d97c:	687b      	ldr	r3, [r7, #4]
 802d97e:	4618      	mov	r0, r3
 802d980:	370c      	adds	r7, #12
 802d982:	46bd      	mov	sp, r7
 802d984:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d988:	4770      	bx	lr

0802d98a <_ZN8gemmlowp10FixedPointIlLi12EE13FromScalarRawEl>:
  static FixedPoint FromScalarRaw(ScalarRawType x) {
 802d98a:	b590      	push	{r4, r7, lr}
 802d98c:	b085      	sub	sp, #20
 802d98e:	af00      	add	r7, sp, #0
 802d990:	6078      	str	r0, [r7, #4]
    retval.raw() = Dup<RawType>(x);
 802d992:	f107 030c 	add.w	r3, r7, #12
 802d996:	4618      	mov	r0, r3
 802d998:	f7ff ffec 	bl	802d974 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>
 802d99c:	4604      	mov	r4, r0
 802d99e:	6878      	ldr	r0, [r7, #4]
 802d9a0:	f7fc f8aa 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802d9a4:	4603      	mov	r3, r0
 802d9a6:	6023      	str	r3, [r4, #0]
    return retval;
 802d9a8:	68fb      	ldr	r3, [r7, #12]
  }
 802d9aa:	4618      	mov	r0, r3
 802d9ac:	3714      	adds	r7, #20
 802d9ae:	46bd      	mov	sp, r7
 802d9b0:	bd90      	pop	{r4, r7, pc}

0802d9b2 <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>:
  RawType& raw() { return i_; }
 802d9b2:	b480      	push	{r7}
 802d9b4:	b083      	sub	sp, #12
 802d9b6:	af00      	add	r7, sp, #0
 802d9b8:	6078      	str	r0, [r7, #4]
 802d9ba:	687b      	ldr	r3, [r7, #4]
 802d9bc:	4618      	mov	r0, r3
 802d9be:	370c      	adds	r7, #12
 802d9c0:	46bd      	mov	sp, r7
 802d9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d9c6:	4770      	bx	lr

0802d9c8 <_ZN8gemmlowp10FixedPointIlLi12EE7FromRawEl>:
  static FixedPoint FromRaw(RawType x) {
 802d9c8:	b580      	push	{r7, lr}
 802d9ca:	b084      	sub	sp, #16
 802d9cc:	af00      	add	r7, sp, #0
 802d9ce:	6078      	str	r0, [r7, #4]
    retval.raw() = x;
 802d9d0:	f107 030c 	add.w	r3, r7, #12
 802d9d4:	4618      	mov	r0, r3
 802d9d6:	f7ff ffcd 	bl	802d974 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>
 802d9da:	4602      	mov	r2, r0
 802d9dc:	687b      	ldr	r3, [r7, #4]
 802d9de:	6013      	str	r3, [r2, #0]
    return retval;
 802d9e0:	68fb      	ldr	r3, [r7, #12]
  }
 802d9e2:	4618      	mov	r0, r3
 802d9e4:	3710      	adds	r7, #16
 802d9e6:	46bd      	mov	sp, r7
 802d9e8:	bd80      	pop	{r7, pc}

0802d9ea <_ZN8gemmlowp10FixedPointIlLi5EE11ConstantPOTILin2EEES1_v>:
  static FixedPoint ConstantPOT() {
 802d9ea:	b580      	push	{r7, lr}
 802d9ec:	af00      	add	r7, sp, #0
    return FromScalarRaw(ScalarRawType(1) << kOffset);
 802d9ee:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 802d9f2:	f000 f803 	bl	802d9fc <_ZN8gemmlowp10FixedPointIlLi5EE13FromScalarRawEl>
 802d9f6:	4603      	mov	r3, r0
  }
 802d9f8:	4618      	mov	r0, r3
 802d9fa:	bd80      	pop	{r7, pc}

0802d9fc <_ZN8gemmlowp10FixedPointIlLi5EE13FromScalarRawEl>:
  static FixedPoint FromScalarRaw(ScalarRawType x) {
 802d9fc:	b590      	push	{r4, r7, lr}
 802d9fe:	b085      	sub	sp, #20
 802da00:	af00      	add	r7, sp, #0
 802da02:	6078      	str	r0, [r7, #4]
    retval.raw() = Dup<RawType>(x);
 802da04:	f107 030c 	add.w	r3, r7, #12
 802da08:	4618      	mov	r0, r3
 802da0a:	f7ff ffd2 	bl	802d9b2 <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 802da0e:	4604      	mov	r4, r0
 802da10:	6878      	ldr	r0, [r7, #4]
 802da12:	f7fc f871 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802da16:	4603      	mov	r3, r0
 802da18:	6023      	str	r3, [r4, #0]
    return retval;
 802da1a:	68fb      	ldr	r3, [r7, #12]
  }
 802da1c:	4618      	mov	r0, r3
 802da1e:	3714      	adds	r7, #20
 802da20:	46bd      	mov	sp, r7
 802da22:	bd90      	pop	{r4, r7, pc}

0802da24 <_ZN8gemmlowpmiIlLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator-, Sub)
 802da24:	b590      	push	{r4, r7, lr}
 802da26:	b083      	sub	sp, #12
 802da28:	af00      	add	r7, sp, #0
 802da2a:	6078      	str	r0, [r7, #4]
 802da2c:	6039      	str	r1, [r7, #0]
 802da2e:	1d3b      	adds	r3, r7, #4
 802da30:	4618      	mov	r0, r3
 802da32:	f7ff ffbe 	bl	802d9b2 <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 802da36:	4603      	mov	r3, r0
 802da38:	681c      	ldr	r4, [r3, #0]
 802da3a:	463b      	mov	r3, r7
 802da3c:	4618      	mov	r0, r3
 802da3e:	f7ff ffb8 	bl	802d9b2 <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 802da42:	4603      	mov	r3, r0
 802da44:	681b      	ldr	r3, [r3, #0]
 802da46:	4619      	mov	r1, r3
 802da48:	4620      	mov	r0, r4
 802da4a:	f7fd fce1 	bl	802b410 <_ZN8gemmlowp3SubIlEET_S1_S1_>
 802da4e:	4603      	mov	r3, r0
 802da50:	4618      	mov	r0, r3
 802da52:	f7ff fdfe 	bl	802d652 <_ZN8gemmlowp10FixedPointIlLi5EE7FromRawEl>
 802da56:	4603      	mov	r3, r0
 802da58:	4618      	mov	r0, r3
 802da5a:	370c      	adds	r7, #12
 802da5c:	46bd      	mov	sp, r7
 802da5e:	bd90      	pop	{r4, r7, pc}

0802da60 <_ZN8gemmlowpanIlLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator&, BitAnd)
 802da60:	b590      	push	{r4, r7, lr}
 802da62:	b083      	sub	sp, #12
 802da64:	af00      	add	r7, sp, #0
 802da66:	6078      	str	r0, [r7, #4]
 802da68:	6039      	str	r1, [r7, #0]
 802da6a:	1d3b      	adds	r3, r7, #4
 802da6c:	4618      	mov	r0, r3
 802da6e:	f7ff ffa0 	bl	802d9b2 <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 802da72:	4603      	mov	r3, r0
 802da74:	681c      	ldr	r4, [r3, #0]
 802da76:	463b      	mov	r3, r7
 802da78:	4618      	mov	r0, r3
 802da7a:	f7ff ff9a 	bl	802d9b2 <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 802da7e:	4603      	mov	r3, r0
 802da80:	681b      	ldr	r3, [r3, #0]
 802da82:	4619      	mov	r1, r3
 802da84:	4620      	mov	r0, r4
 802da86:	f7fc f842 	bl	8029b0e <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 802da8a:	4603      	mov	r3, r0
 802da8c:	4618      	mov	r0, r3
 802da8e:	f7ff fde0 	bl	802d652 <_ZN8gemmlowp10FixedPointIlLi5EE7FromRawEl>
 802da92:	4603      	mov	r3, r0
 802da94:	4618      	mov	r0, r3
 802da96:	370c      	adds	r7, #12
 802da98:	46bd      	mov	sp, r7
 802da9a:	bd90      	pop	{r4, r7, pc}

0802da9c <_ZN8gemmlowp7RescaleILi0ElLi5EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
 802da9c:	b5b0      	push	{r4, r5, r7, lr}
 802da9e:	b084      	sub	sp, #16
 802daa0:	af00      	add	r7, sp, #0
 802daa2:	6078      	str	r0, [r7, #4]
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
 802daa4:	1d3b      	adds	r3, r7, #4
 802daa6:	4618      	mov	r0, r3
 802daa8:	f7ff ff83 	bl	802d9b2 <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 802daac:	4603      	mov	r3, r0
 802daae:	681d      	ldr	r5, [r3, #0]
 802dab0:	f107 030c 	add.w	r3, r7, #12
 802dab4:	4618      	mov	r0, r3
 802dab6:	f7fd fb6f 	bl	802b198 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 802daba:	4604      	mov	r4, r0
 802dabc:	4628      	mov	r0, r5
 802dabe:	f000 f825 	bl	802db0c <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi5ElEET0_S1_>
 802dac2:	4603      	mov	r3, r0
 802dac4:	6023      	str	r3, [r4, #0]
  return result;
 802dac6:	68fb      	ldr	r3, [r7, #12]
}
 802dac8:	4618      	mov	r0, r3
 802daca:	3710      	adds	r7, #16
 802dacc:	46bd      	mov	sp, r7
 802dace:	bdb0      	pop	{r4, r5, r7, pc}

0802dad0 <_ZN8gemmlowp10MaskIfZeroIlLi5EEET_NS_10FixedPointIS1_XT0_EEE>:
MAKE_FIXEDPOINT_UNARY_FUNC_RETURNING_RAW(MaskIfZero)
 802dad0:	b580      	push	{r7, lr}
 802dad2:	b082      	sub	sp, #8
 802dad4:	af00      	add	r7, sp, #0
 802dad6:	6078      	str	r0, [r7, #4]
 802dad8:	1d3b      	adds	r3, r7, #4
 802dada:	4618      	mov	r0, r3
 802dadc:	f7ff ff69 	bl	802d9b2 <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 802dae0:	4603      	mov	r3, r0
 802dae2:	681b      	ldr	r3, [r3, #0]
 802dae4:	4618      	mov	r0, r3
 802dae6:	f7fe facf 	bl	802c088 <_ZN8gemmlowp10MaskIfZeroIlEET_S1_>
 802daea:	4603      	mov	r3, r0
 802daec:	4618      	mov	r0, r3
 802daee:	3708      	adds	r7, #8
 802daf0:	46bd      	mov	sp, r7
 802daf2:	bd80      	pop	{r7, pc}

0802daf4 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin12ElEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
 802daf4:	b580      	push	{r7, lr}
 802daf6:	b082      	sub	sp, #8
 802daf8:	af00      	add	r7, sp, #0
 802dafa:	6078      	str	r0, [r7, #4]
  return ImplSaturatingRoundingMultiplyByPOT<Exponent, IntegerType>::eval(x);
 802dafc:	6878      	ldr	r0, [r7, #4]
 802dafe:	f000 f811 	bl	802db24 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILin12ElLin1EE4evalEl>
 802db02:	4603      	mov	r3, r0
}
 802db04:	4618      	mov	r0, r3
 802db06:	3708      	adds	r7, #8
 802db08:	46bd      	mov	sp, r7
 802db0a:	bd80      	pop	{r7, pc}

0802db0c <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi5ElEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
 802db0c:	b580      	push	{r7, lr}
 802db0e:	b082      	sub	sp, #8
 802db10:	af00      	add	r7, sp, #0
 802db12:	6078      	str	r0, [r7, #4]
  return ImplSaturatingRoundingMultiplyByPOT<Exponent, IntegerType>::eval(x);
 802db14:	6878      	ldr	r0, [r7, #4]
 802db16:	f000 f813 	bl	802db40 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi5ElLi1EE4evalEl>
 802db1a:	4603      	mov	r3, r0
}
 802db1c:	4618      	mov	r0, r3
 802db1e:	3708      	adds	r7, #8
 802db20:	46bd      	mov	sp, r7
 802db22:	bd80      	pop	{r7, pc}

0802db24 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILin12ElLin1EE4evalEl>:
  static IntegerType eval(IntegerType x) {
 802db24:	b580      	push	{r7, lr}
 802db26:	b082      	sub	sp, #8
 802db28:	af00      	add	r7, sp, #0
 802db2a:	6078      	str	r0, [r7, #4]
    return RoundingDivideByPOT<IntegerType>(x, -Exponent);
 802db2c:	210c      	movs	r1, #12
 802db2e:	6878      	ldr	r0, [r7, #4]
 802db30:	f7fb fc1e 	bl	8029370 <_ZN8gemmlowp19RoundingDivideByPOTIlEET_S1_i>
 802db34:	4603      	mov	r3, r0
  }
 802db36:	4618      	mov	r0, r3
 802db38:	3708      	adds	r7, #8
 802db3a:	46bd      	mov	sp, r7
 802db3c:	bd80      	pop	{r7, pc}
	...

0802db40 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi5ElLi1EE4evalEl>:
  static IntegerType eval(IntegerType x) {
 802db40:	b580      	push	{r7, lr}
 802db42:	b08a      	sub	sp, #40	; 0x28
 802db44:	af00      	add	r7, sp, #0
 802db46:	6078      	str	r0, [r7, #4]
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::min());
 802db48:	f7fa ff8d 	bl	8028a66 <_ZNSt14numeric_limitsIlE3minEv>
 802db4c:	4603      	mov	r3, r0
 802db4e:	4618      	mov	r0, r3
 802db50:	f7fb ffd2 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802db54:	6278      	str	r0, [r7, #36]	; 0x24
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::max());
 802db56:	f7f9 ff95 	bl	8027a84 <_ZNSt14numeric_limitsIlE3maxEv>
 802db5a:	4603      	mov	r3, r0
 802db5c:	4618      	mov	r0, r3
 802db5e:	f7fb ffcb 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802db62:	6238      	str	r0, [r7, #32]
    const int ScalarIntegerTypeBits = 8 * sizeof(ScalarIntegerType);
 802db64:	2320      	movs	r3, #32
 802db66:	61fb      	str	r3, [r7, #28]
    const std::int32_t threshold =
 802db68:	f06f 437c 	mvn.w	r3, #4227858432	; 0xfc000000
 802db6c:	61bb      	str	r3, [r7, #24]
        MaskIfGreaterThan(x, Dup<IntegerType>(threshold));
 802db6e:	f06f 407c 	mvn.w	r0, #4227858432	; 0xfc000000
 802db72:	f7fb ffc1 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802db76:	4603      	mov	r3, r0
 802db78:	4619      	mov	r1, r3
 802db7a:	6878      	ldr	r0, [r7, #4]
 802db7c:	f7fc f806 	bl	8029b8c <_ZN8gemmlowp17MaskIfGreaterThanIlEET_S1_S1_>
 802db80:	6178      	str	r0, [r7, #20]
        MaskIfLessThan(x, Dup<IntegerType>(-threshold));
 802db82:	480f      	ldr	r0, [pc, #60]	; (802dbc0 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi5ElLi1EE4evalEl+0x80>)
 802db84:	f7fb ffb8 	bl	8029af8 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 802db88:	4603      	mov	r3, r0
 802db8a:	4619      	mov	r1, r3
 802db8c:	6878      	ldr	r0, [r7, #4]
 802db8e:	f7fb ffdb 	bl	8029b48 <_ZN8gemmlowp14MaskIfLessThanIlEET_S1_S1_>
 802db92:	6138      	str	r0, [r7, #16]
    IntegerType result = ShiftLeft(x, Exponent);
 802db94:	2105      	movs	r1, #5
 802db96:	6878      	ldr	r0, [r7, #4]
 802db98:	f7fd fd1e 	bl	802b5d8 <_ZN8gemmlowp9ShiftLeftIlEET_S1_i>
 802db9c:	60f8      	str	r0, [r7, #12]
    result = SelectUsingMask(positive_mask, max, result);
 802db9e:	68fa      	ldr	r2, [r7, #12]
 802dba0:	6a39      	ldr	r1, [r7, #32]
 802dba2:	6978      	ldr	r0, [r7, #20]
 802dba4:	f7fd fd5c 	bl	802b660 <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>
 802dba8:	60f8      	str	r0, [r7, #12]
    result = SelectUsingMask(negative_mask, min, result);
 802dbaa:	68fa      	ldr	r2, [r7, #12]
 802dbac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 802dbae:	6938      	ldr	r0, [r7, #16]
 802dbb0:	f7fd fd56 	bl	802b660 <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>
 802dbb4:	60f8      	str	r0, [r7, #12]
    return result;
 802dbb6:	68fb      	ldr	r3, [r7, #12]
  }
 802dbb8:	4618      	mov	r0, r3
 802dbba:	3728      	adds	r7, #40	; 0x28
 802dbbc:	46bd      	mov	sp, r7
 802dbbe:	bd80      	pop	{r7, pc}
 802dbc0:	fc000001 	.word	0xfc000001

0802dbc4 <_ZN6tflite7gen_lutEPFffEffPsi>:
                    const int num) {
 802dbc4:	b580      	push	{r7, lr}
 802dbc6:	ed2d 8b02 	vpush	{d8}
 802dbca:	b094      	sub	sp, #80	; 0x50
 802dbcc:	af00      	add	r7, sp, #0
 802dbce:	6178      	str	r0, [r7, #20]
 802dbd0:	ed87 0a04 	vstr	s0, [r7, #16]
 802dbd4:	edc7 0a03 	vstr	s1, [r7, #12]
 802dbd8:	60b9      	str	r1, [r7, #8]
 802dbda:	607a      	str	r2, [r7, #4]
  float step = (max - min) / (num - 1);
 802dbdc:	ed97 7a03 	vldr	s14, [r7, #12]
 802dbe0:	edd7 7a04 	vldr	s15, [r7, #16]
 802dbe4:	ee77 6a67 	vsub.f32	s13, s14, s15
 802dbe8:	687b      	ldr	r3, [r7, #4]
 802dbea:	3b01      	subs	r3, #1
 802dbec:	ee07 3a90 	vmov	s15, r3
 802dbf0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802dbf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 802dbf8:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
  float half_step = step / 2.0f;
 802dbfc:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 802dc00:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 802dc04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 802dc08:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
  for (int i = 0; i < num - 1; i++) {
 802dc0c:	2300      	movs	r3, #0
 802dc0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 802dc10:	687b      	ldr	r3, [r7, #4]
 802dc12:	3b01      	subs	r3, #1
 802dc14:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 802dc16:	429a      	cmp	r2, r3
 802dc18:	f280 80c0 	bge.w	802dd9c <_ZN6tflite7gen_lutEPFffEffPsi+0x1d8>
    float sample_val = TfLiteRound(func(min + i * step) * 32768.0f);
 802dc1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802dc1e:	ee07 3a90 	vmov	s15, r3
 802dc22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802dc26:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 802dc2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 802dc2e:	edd7 7a04 	vldr	s15, [r7, #16]
 802dc32:	ee77 7a27 	vadd.f32	s15, s14, s15
 802dc36:	697b      	ldr	r3, [r7, #20]
 802dc38:	eeb0 0a67 	vmov.f32	s0, s15
 802dc3c:	4798      	blx	r3
 802dc3e:	eef0 7a40 	vmov.f32	s15, s0
 802dc42:	ed9f 7a74 	vldr	s14, [pc, #464]	; 802de14 <_ZN6tflite7gen_lutEPFffEffPsi+0x250>
 802dc46:	ee67 7a87 	vmul.f32	s15, s15, s14
 802dc4a:	eeb0 0a67 	vmov.f32	s0, s15
 802dc4e:	f7fa f8cb 	bl	8027de8 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 802dc52:	ed87 0a10 	vstr	s0, [r7, #64]	; 0x40
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
 802dc56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802dc58:	3301      	adds	r3, #1
 802dc5a:	ee07 3a90 	vmov	s15, r3
 802dc5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802dc62:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 802dc66:	ee27 7a27 	vmul.f32	s14, s14, s15
 802dc6a:	edd7 7a04 	vldr	s15, [r7, #16]
 802dc6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 802dc72:	697b      	ldr	r3, [r7, #20]
 802dc74:	eeb0 0a67 	vmov.f32	s0, s15
 802dc78:	4798      	blx	r3
 802dc7a:	eef0 7a40 	vmov.f32	s15, s0
 802dc7e:	ed9f 7a65 	vldr	s14, [pc, #404]	; 802de14 <_ZN6tflite7gen_lutEPFffEffPsi+0x250>
 802dc82:	ee27 8a87 	vmul.f32	s16, s15, s14
                     TfLiteRound(func(min + i * step) * 32768.0f)) /
 802dc86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802dc88:	ee07 3a90 	vmov	s15, r3
 802dc8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802dc90:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 802dc94:	ee27 7a27 	vmul.f32	s14, s14, s15
 802dc98:	edd7 7a04 	vldr	s15, [r7, #16]
 802dc9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 802dca0:	697b      	ldr	r3, [r7, #20]
 802dca2:	eeb0 0a67 	vmov.f32	s0, s15
 802dca6:	4798      	blx	r3
 802dca8:	eef0 7a40 	vmov.f32	s15, s0
 802dcac:	ed9f 7a59 	vldr	s14, [pc, #356]	; 802de14 <_ZN6tflite7gen_lutEPFffEffPsi+0x250>
 802dcb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 802dcb4:	eeb0 0a67 	vmov.f32	s0, s15
 802dcb8:	f7fa f896 	bl	8027de8 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 802dcbc:	eef0 7a40 	vmov.f32	s15, s0
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
 802dcc0:	ee78 7a27 	vadd.f32	s15, s16, s15
 802dcc4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 802dcc8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 802dccc:	eeb0 0a47 	vmov.f32	s0, s14
 802dcd0:	f7fa f88a 	bl	8027de8 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 802dcd4:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
        TfLiteRound(func(min + i * step + half_step) * 32768.0f);
 802dcd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802dcda:	ee07 3a90 	vmov	s15, r3
 802dcde:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802dce2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 802dce6:	ee27 7a27 	vmul.f32	s14, s14, s15
 802dcea:	edd7 7a04 	vldr	s15, [r7, #16]
 802dcee:	ee37 7a27 	vadd.f32	s14, s14, s15
 802dcf2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 802dcf6:	ee77 7a27 	vadd.f32	s15, s14, s15
 802dcfa:	697b      	ldr	r3, [r7, #20]
 802dcfc:	eeb0 0a67 	vmov.f32	s0, s15
 802dd00:	4798      	blx	r3
 802dd02:	eef0 7a40 	vmov.f32	s15, s0
 802dd06:	ed9f 7a43 	vldr	s14, [pc, #268]	; 802de14 <_ZN6tflite7gen_lutEPFffEffPsi+0x250>
 802dd0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 802dd0e:	eeb0 0a67 	vmov.f32	s0, s15
 802dd12:	f7fa f869 	bl	8027de8 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 802dd16:	ed87 0a0e 	vstr	s0, [r7, #56]	; 0x38
    float midpoint_err = midpoint_interp_val - midpoint_val;
 802dd1a:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 802dd1e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 802dd22:	ee77 7a67 	vsub.f32	s15, s14, s15
 802dd26:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    float bias = TfLiteRound(midpoint_err / 2.0f);
 802dd2a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 802dd2e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 802dd32:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 802dd36:	eeb0 0a47 	vmov.f32	s0, s14
 802dd3a:	f7fa f855 	bl	8027de8 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 802dd3e:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30
    table[i] = std::min<float>(std::max<float>(sample_val - bias, -32768.0f),
 802dd42:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 802dd46:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 802dd4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 802dd4e:	edc7 7a06 	vstr	s15, [r7, #24]
 802dd52:	f04f 4347 	mov.w	r3, #3338665984	; 0xc7000000
 802dd56:	61fb      	str	r3, [r7, #28]
                               32767.0f);
 802dd58:	f107 021c 	add.w	r2, r7, #28
 802dd5c:	f107 0318 	add.w	r3, r7, #24
 802dd60:	4611      	mov	r1, r2
 802dd62:	4618      	mov	r0, r3
 802dd64:	f7d7 ffa9 	bl	8005cba <_ZSt3maxIfERKT_S2_S2_>
 802dd68:	4602      	mov	r2, r0
 802dd6a:	4b2b      	ldr	r3, [pc, #172]	; (802de18 <_ZN6tflite7gen_lutEPFffEffPsi+0x254>)
 802dd6c:	623b      	str	r3, [r7, #32]
 802dd6e:	f107 0320 	add.w	r3, r7, #32
 802dd72:	4619      	mov	r1, r3
 802dd74:	4610      	mov	r0, r2
 802dd76:	f7fa f80a 	bl	8027d8e <_ZSt3minIfERKT_S2_S2_>
 802dd7a:	4603      	mov	r3, r0
    table[i] = std::min<float>(std::max<float>(sample_val - bias, -32768.0f),
 802dd7c:	edd3 7a00 	vldr	s15, [r3]
 802dd80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802dd82:	005b      	lsls	r3, r3, #1
 802dd84:	68ba      	ldr	r2, [r7, #8]
 802dd86:	4413      	add	r3, r2
 802dd88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802dd8c:	ee17 2a90 	vmov	r2, s15
 802dd90:	b212      	sxth	r2, r2
 802dd92:	801a      	strh	r2, [r3, #0]
  for (int i = 0; i < num - 1; i++) {
 802dd94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802dd96:	3301      	adds	r3, #1
 802dd98:	64fb      	str	r3, [r7, #76]	; 0x4c
 802dd9a:	e739      	b.n	802dc10 <_ZN6tflite7gen_lutEPFffEffPsi+0x4c>
      std::max<float>(TfLiteRound(func(max) * 32768.0f), -32768.0f), 32767.0f);
 802dd9c:	697b      	ldr	r3, [r7, #20]
 802dd9e:	ed97 0a03 	vldr	s0, [r7, #12]
 802dda2:	4798      	blx	r3
 802dda4:	eef0 7a40 	vmov.f32	s15, s0
 802dda8:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 802de14 <_ZN6tflite7gen_lutEPFffEffPsi+0x250>
 802ddac:	ee67 7a87 	vmul.f32	s15, s15, s14
 802ddb0:	eeb0 0a67 	vmov.f32	s0, s15
 802ddb4:	f7fa f818 	bl	8027de8 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 802ddb8:	eef0 7a40 	vmov.f32	s15, s0
 802ddbc:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 802ddc0:	f04f 4347 	mov.w	r3, #3338665984	; 0xc7000000
 802ddc4:	62bb      	str	r3, [r7, #40]	; 0x28
 802ddc6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 802ddca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802ddce:	4611      	mov	r1, r2
 802ddd0:	4618      	mov	r0, r3
 802ddd2:	f7d7 ff72 	bl	8005cba <_ZSt3maxIfERKT_S2_S2_>
 802ddd6:	4602      	mov	r2, r0
 802ddd8:	4b0f      	ldr	r3, [pc, #60]	; (802de18 <_ZN6tflite7gen_lutEPFffEffPsi+0x254>)
 802ddda:	62fb      	str	r3, [r7, #44]	; 0x2c
 802dddc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 802dde0:	4619      	mov	r1, r3
 802dde2:	4610      	mov	r0, r2
 802dde4:	f7f9 ffd3 	bl	8027d8e <_ZSt3minIfERKT_S2_S2_>
 802dde8:	4603      	mov	r3, r0
  table[num - 1] = std::min<float>(
 802ddea:	edd3 7a00 	vldr	s15, [r3]
 802ddee:	687b      	ldr	r3, [r7, #4]
 802ddf0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 802ddf4:	3b01      	subs	r3, #1
 802ddf6:	005b      	lsls	r3, r3, #1
 802ddf8:	68ba      	ldr	r2, [r7, #8]
 802ddfa:	4413      	add	r3, r2
 802ddfc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802de00:	ee17 2a90 	vmov	r2, s15
 802de04:	b212      	sxth	r2, r2
 802de06:	801a      	strh	r2, [r3, #0]
}
 802de08:	bf00      	nop
 802de0a:	3750      	adds	r7, #80	; 0x50
 802de0c:	46bd      	mov	sp, r7
 802de0e:	ecbd 8b02 	vpop	{d8}
 802de12:	bd80      	pop	{r7, pc}
 802de14:	47000000 	.word	0x47000000
 802de18:	46fffe00 	.word	0x46fffe00
 802de1c:	00000000 	.word	0x00000000

0802de20 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE>:

TfLiteStatus CalculateSoftmaxParams(TfLiteContext* context,
                                    const TfLiteTensor* input,
                                    TfLiteTensor* output,
                                    const TfLiteSoftmaxParams* params,
                                    SoftmaxParams* op_data) {
 802de20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 802de24:	b090      	sub	sp, #64	; 0x40
 802de26:	af06      	add	r7, sp, #24
 802de28:	60f8      	str	r0, [r7, #12]
 802de2a:	60b9      	str	r1, [r7, #8]
 802de2c:	607a      	str	r2, [r7, #4]
 802de2e:	603b      	str	r3, [r7, #0]
  if (input->type == kTfLiteInt8 || input->type == kTfLiteInt16) {
 802de30:	68bb      	ldr	r3, [r7, #8]
 802de32:	781b      	ldrb	r3, [r3, #0]
 802de34:	2b09      	cmp	r3, #9
 802de36:	d004      	beq.n	802de42 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x22>
 802de38:	68bb      	ldr	r3, [r7, #8]
 802de3a:	781b      	ldrb	r3, [r3, #0]
 802de3c:	2b07      	cmp	r3, #7
 802de3e:	f040 81b6 	bne.w	802e1ae <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x38e>
    if (input->type == kTfLiteInt16) {
 802de42:	68bb      	ldr	r3, [r7, #8]
 802de44:	781b      	ldrb	r3, [r3, #0]
 802de46:	2b07      	cmp	r3, #7
 802de48:	d156      	bne.n	802def8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0xd8>
      TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
 802de4a:	687b      	ldr	r3, [r7, #4]
 802de4c:	691b      	ldr	r3, [r3, #16]
 802de4e:	2b00      	cmp	r3, #0
 802de50:	d011      	beq.n	802de76 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x56>
 802de52:	68fb      	ldr	r3, [r7, #12]
 802de54:	695c      	ldr	r4, [r3, #20]
 802de56:	687b      	ldr	r3, [r7, #4]
 802de58:	691b      	ldr	r3, [r3, #16]
 802de5a:	2200      	movs	r2, #0
 802de5c:	9203      	str	r2, [sp, #12]
 802de5e:	9302      	str	r3, [sp, #8]
 802de60:	4ba1      	ldr	r3, [pc, #644]	; (802e0e8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2c8>)
 802de62:	9301      	str	r3, [sp, #4]
 802de64:	4ba1      	ldr	r3, [pc, #644]	; (802e0ec <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2cc>)
 802de66:	9300      	str	r3, [sp, #0]
 802de68:	2325      	movs	r3, #37	; 0x25
 802de6a:	4aa1      	ldr	r2, [pc, #644]	; (802e0f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d0>)
 802de6c:	49a1      	ldr	r1, [pc, #644]	; (802e0f4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d4>)
 802de6e:	68f8      	ldr	r0, [r7, #12]
 802de70:	47a0      	blx	r4
 802de72:	2301      	movs	r3, #1
 802de74:	e1e0      	b.n	802e238 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x418>
      TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 32768,
 802de76:	687b      	ldr	r3, [r7, #4]
 802de78:	edd3 7a03 	vldr	s15, [r3, #12]
 802de7c:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 802e0f8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d8>
 802de80:	eef4 7ac7 	vcmpe.f32	s15, s14
 802de84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802de88:	dd07      	ble.n	802de9a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x7a>
 802de8a:	687b      	ldr	r3, [r7, #4]
 802de8c:	edd3 7a03 	vldr	s15, [r3, #12]
 802de90:	ed9f 7a99 	vldr	s14, [pc, #612]	; 802e0f8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d8>
 802de94:	ee77 7ac7 	vsub.f32	s15, s15, s14
 802de98:	e006      	b.n	802dea8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x88>
 802de9a:	687b      	ldr	r3, [r7, #4]
 802de9c:	edd3 7a03 	vldr	s15, [r3, #12]
 802dea0:	ed9f 7a95 	vldr	s14, [pc, #596]	; 802e0f8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d8>
 802dea4:	ee77 7a67 	vsub.f32	s15, s14, s15
 802dea8:	edc7 7a08 	vstr	s15, [r7, #32]
 802deac:	edd7 7a08 	vldr	s15, [r7, #32]
 802deb0:	ed9f 7a92 	vldr	s14, [pc, #584]	; 802e0fc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2dc>
 802deb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 802deb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802debc:	f340 80dd 	ble.w	802e07a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x25a>
 802dec0:	68fb      	ldr	r3, [r7, #12]
 802dec2:	695c      	ldr	r4, [r3, #20]
 802dec4:	687b      	ldr	r3, [r7, #4]
 802dec6:	68db      	ldr	r3, [r3, #12]
 802dec8:	4618      	mov	r0, r3
 802deca:	f7d2 fb47 	bl	800055c <__aeabi_f2d>
 802dece:	4602      	mov	r2, r0
 802ded0:	460b      	mov	r3, r1
 802ded2:	f04f 0000 	mov.w	r0, #0
 802ded6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 802deda:	e9cd 0104 	strd	r0, r1, [sp, #16]
 802dede:	e9cd 2302 	strd	r2, r3, [sp, #8]
 802dee2:	4b87      	ldr	r3, [pc, #540]	; (802e100 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e0>)
 802dee4:	9301      	str	r3, [sp, #4]
 802dee6:	4b87      	ldr	r3, [pc, #540]	; (802e104 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e4>)
 802dee8:	9300      	str	r3, [sp, #0]
 802deea:	2326      	movs	r3, #38	; 0x26
 802deec:	4a80      	ldr	r2, [pc, #512]	; (802e0f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d0>)
 802deee:	4986      	ldr	r1, [pc, #536]	; (802e108 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
 802def0:	68f8      	ldr	r0, [r7, #12]
 802def2:	47a0      	blx	r4
 802def4:	2301      	movs	r3, #1
 802def6:	e19f      	b.n	802e238 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x418>
                          (0.001f * 1.f / 32768));
    } else {  // input->type == kTfLiteInt8
      TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteInt8);
 802def8:	68bb      	ldr	r3, [r7, #8]
 802defa:	781b      	ldrb	r3, [r3, #0]
 802defc:	2b09      	cmp	r3, #9
 802defe:	d018      	beq.n	802df32 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x112>
 802df00:	68fb      	ldr	r3, [r7, #12]
 802df02:	695c      	ldr	r4, [r3, #20]
 802df04:	68bb      	ldr	r3, [r7, #8]
 802df06:	781b      	ldrb	r3, [r3, #0]
 802df08:	4618      	mov	r0, r3
 802df0a:	f7f9 fd3f 	bl	802798c <TfLiteTypeGetName>
 802df0e:	4605      	mov	r5, r0
 802df10:	2009      	movs	r0, #9
 802df12:	f7f9 fd3b 	bl	802798c <TfLiteTypeGetName>
 802df16:	4603      	mov	r3, r0
 802df18:	9303      	str	r3, [sp, #12]
 802df1a:	9502      	str	r5, [sp, #8]
 802df1c:	4b7b      	ldr	r3, [pc, #492]	; (802e10c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ec>)
 802df1e:	9301      	str	r3, [sp, #4]
 802df20:	4b7b      	ldr	r3, [pc, #492]	; (802e110 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f0>)
 802df22:	9300      	str	r3, [sp, #0]
 802df24:	2329      	movs	r3, #41	; 0x29
 802df26:	4a72      	ldr	r2, [pc, #456]	; (802e0f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d0>)
 802df28:	497a      	ldr	r1, [pc, #488]	; (802e114 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f4>)
 802df2a:	68f8      	ldr	r0, [r7, #12]
 802df2c:	47a0      	blx	r4
 802df2e:	2301      	movs	r3, #1
 802df30:	e182      	b.n	802e238 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x418>
      if (output->type == kTfLiteInt16) {
 802df32:	687b      	ldr	r3, [r7, #4]
 802df34:	781b      	ldrb	r3, [r3, #0]
 802df36:	2b07      	cmp	r3, #7
 802df38:	d155      	bne.n	802dfe6 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1c6>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -32768);
 802df3a:	687b      	ldr	r3, [r7, #4]
 802df3c:	691b      	ldr	r3, [r3, #16]
 802df3e:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 802df42:	d011      	beq.n	802df68 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x148>
 802df44:	68fb      	ldr	r3, [r7, #12]
 802df46:	695c      	ldr	r4, [r3, #20]
 802df48:	687b      	ldr	r3, [r7, #4]
 802df4a:	691b      	ldr	r3, [r3, #16]
 802df4c:	4a72      	ldr	r2, [pc, #456]	; (802e118 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f8>)
 802df4e:	9203      	str	r2, [sp, #12]
 802df50:	9302      	str	r3, [sp, #8]
 802df52:	4b72      	ldr	r3, [pc, #456]	; (802e11c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2fc>)
 802df54:	9301      	str	r3, [sp, #4]
 802df56:	4b65      	ldr	r3, [pc, #404]	; (802e0ec <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2cc>)
 802df58:	9300      	str	r3, [sp, #0]
 802df5a:	232b      	movs	r3, #43	; 0x2b
 802df5c:	4a64      	ldr	r2, [pc, #400]	; (802e0f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d0>)
 802df5e:	4965      	ldr	r1, [pc, #404]	; (802e0f4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d4>)
 802df60:	68f8      	ldr	r0, [r7, #12]
 802df62:	47a0      	blx	r4
 802df64:	2301      	movs	r3, #1
 802df66:	e167      	b.n	802e238 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x418>
        TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 65536,
 802df68:	687b      	ldr	r3, [r7, #4]
 802df6a:	edd3 7a03 	vldr	s15, [r3, #12]
 802df6e:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 802e120 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x300>
 802df72:	eef4 7ac7 	vcmpe.f32	s15, s14
 802df76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802df7a:	dd07      	ble.n	802df8c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x16c>
 802df7c:	687b      	ldr	r3, [r7, #4]
 802df7e:	edd3 7a03 	vldr	s15, [r3, #12]
 802df82:	ed9f 7a67 	vldr	s14, [pc, #412]	; 802e120 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x300>
 802df86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 802df8a:	e006      	b.n	802df9a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x17a>
 802df8c:	687b      	ldr	r3, [r7, #4]
 802df8e:	edd3 7a03 	vldr	s15, [r3, #12]
 802df92:	ed9f 7a63 	vldr	s14, [pc, #396]	; 802e120 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x300>
 802df96:	ee77 7a67 	vsub.f32	s15, s14, s15
 802df9a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 802df9e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 802dfa2:	ed9f 7a60 	vldr	s14, [pc, #384]	; 802e124 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x304>
 802dfa6:	eef4 7ac7 	vcmpe.f32	s15, s14
 802dfaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802dfae:	dd64      	ble.n	802e07a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x25a>
 802dfb0:	68fb      	ldr	r3, [r7, #12]
 802dfb2:	695c      	ldr	r4, [r3, #20]
 802dfb4:	687b      	ldr	r3, [r7, #4]
 802dfb6:	68db      	ldr	r3, [r3, #12]
 802dfb8:	4618      	mov	r0, r3
 802dfba:	f7d2 facf 	bl	800055c <__aeabi_f2d>
 802dfbe:	4602      	mov	r2, r0
 802dfc0:	460b      	mov	r3, r1
 802dfc2:	f04f 0000 	mov.w	r0, #0
 802dfc6:	4958      	ldr	r1, [pc, #352]	; (802e128 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x308>)
 802dfc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 802dfcc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 802dfd0:	4b56      	ldr	r3, [pc, #344]	; (802e12c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>)
 802dfd2:	9301      	str	r3, [sp, #4]
 802dfd4:	4b4b      	ldr	r3, [pc, #300]	; (802e104 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e4>)
 802dfd6:	9300      	str	r3, [sp, #0]
 802dfd8:	232c      	movs	r3, #44	; 0x2c
 802dfda:	4a45      	ldr	r2, [pc, #276]	; (802e0f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d0>)
 802dfdc:	494a      	ldr	r1, [pc, #296]	; (802e108 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
 802dfde:	68f8      	ldr	r0, [r7, #12]
 802dfe0:	47a0      	blx	r4
 802dfe2:	2301      	movs	r3, #1
 802dfe4:	e128      	b.n	802e238 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x418>
                            (0.001f * 1.f / 65536));
      } else {  // output->type == kTfLiteint8
        TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteInt8);
 802dfe6:	687b      	ldr	r3, [r7, #4]
 802dfe8:	781b      	ldrb	r3, [r3, #0]
 802dfea:	2b09      	cmp	r3, #9
 802dfec:	d018      	beq.n	802e020 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x200>
 802dfee:	68fb      	ldr	r3, [r7, #12]
 802dff0:	695c      	ldr	r4, [r3, #20]
 802dff2:	687b      	ldr	r3, [r7, #4]
 802dff4:	781b      	ldrb	r3, [r3, #0]
 802dff6:	4618      	mov	r0, r3
 802dff8:	f7f9 fcc8 	bl	802798c <TfLiteTypeGetName>
 802dffc:	4605      	mov	r5, r0
 802dffe:	2009      	movs	r0, #9
 802e000:	f7f9 fcc4 	bl	802798c <TfLiteTypeGetName>
 802e004:	4603      	mov	r3, r0
 802e006:	9303      	str	r3, [sp, #12]
 802e008:	9502      	str	r5, [sp, #8]
 802e00a:	4b40      	ldr	r3, [pc, #256]	; (802e10c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ec>)
 802e00c:	9301      	str	r3, [sp, #4]
 802e00e:	4b48      	ldr	r3, [pc, #288]	; (802e130 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x310>)
 802e010:	9300      	str	r3, [sp, #0]
 802e012:	232f      	movs	r3, #47	; 0x2f
 802e014:	4a36      	ldr	r2, [pc, #216]	; (802e0f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d0>)
 802e016:	493f      	ldr	r1, [pc, #252]	; (802e114 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f4>)
 802e018:	68f8      	ldr	r0, [r7, #12]
 802e01a:	47a0      	blx	r4
 802e01c:	2301      	movs	r3, #1
 802e01e:	e10b      	b.n	802e238 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x418>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -128);
 802e020:	687b      	ldr	r3, [r7, #4]
 802e022:	691b      	ldr	r3, [r3, #16]
 802e024:	f113 0f80 	cmn.w	r3, #128	; 0x80
 802e028:	d012      	beq.n	802e050 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x230>
 802e02a:	68fb      	ldr	r3, [r7, #12]
 802e02c:	695c      	ldr	r4, [r3, #20]
 802e02e:	687b      	ldr	r3, [r7, #4]
 802e030:	691b      	ldr	r3, [r3, #16]
 802e032:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 802e036:	9203      	str	r2, [sp, #12]
 802e038:	9302      	str	r3, [sp, #8]
 802e03a:	4b3e      	ldr	r3, [pc, #248]	; (802e134 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x314>)
 802e03c:	9301      	str	r3, [sp, #4]
 802e03e:	4b2b      	ldr	r3, [pc, #172]	; (802e0ec <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2cc>)
 802e040:	9300      	str	r3, [sp, #0]
 802e042:	2330      	movs	r3, #48	; 0x30
 802e044:	4a2a      	ldr	r2, [pc, #168]	; (802e0f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d0>)
 802e046:	492b      	ldr	r1, [pc, #172]	; (802e0f4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d4>)
 802e048:	68f8      	ldr	r0, [r7, #12]
 802e04a:	47a0      	blx	r4
 802e04c:	2301      	movs	r3, #1
 802e04e:	e0f3      	b.n	802e238 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x418>
        TF_LITE_ENSURE(context, output->params.scale == 1.f / 256);
 802e050:	687b      	ldr	r3, [r7, #4]
 802e052:	edd3 7a03 	vldr	s15, [r3, #12]
 802e056:	ed9f 7a38 	vldr	s14, [pc, #224]	; 802e138 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x318>
 802e05a:	eef4 7a47 	vcmp.f32	s15, s14
 802e05e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802e062:	d00a      	beq.n	802e07a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x25a>
 802e064:	68fb      	ldr	r3, [r7, #12]
 802e066:	695c      	ldr	r4, [r3, #20]
 802e068:	4b34      	ldr	r3, [pc, #208]	; (802e13c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x31c>)
 802e06a:	9300      	str	r3, [sp, #0]
 802e06c:	2331      	movs	r3, #49	; 0x31
 802e06e:	4a20      	ldr	r2, [pc, #128]	; (802e0f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d0>)
 802e070:	4933      	ldr	r1, [pc, #204]	; (802e140 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x320>)
 802e072:	68f8      	ldr	r0, [r7, #12]
 802e074:	47a0      	blx	r4
 802e076:	2301      	movs	r3, #1
 802e078:	e0de      	b.n	802e238 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x418>
    }

    static const int kScaledDiffIntegerBits = 5;

    // Calculate input_multiplier and input_left_shift
    if (input->type == kTfLiteInt16) {
 802e07a:	68bb      	ldr	r3, [r7, #8]
 802e07c:	781b      	ldrb	r3, [r3, #0]
 802e07e:	2b07      	cmp	r3, #7
 802e080:	d160      	bne.n	802e144 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x324>
      int input_left_shift;
      double input_scale_beta_rescale =
          static_cast<double>(input->params.scale) *
 802e082:	68bb      	ldr	r3, [r7, #8]
 802e084:	68db      	ldr	r3, [r3, #12]
 802e086:	4618      	mov	r0, r3
 802e088:	f7d2 fa68 	bl	800055c <__aeabi_f2d>
 802e08c:	4604      	mov	r4, r0
 802e08e:	460d      	mov	r5, r1
          static_cast<double>(params->beta) /
 802e090:	683b      	ldr	r3, [r7, #0]
 802e092:	681b      	ldr	r3, [r3, #0]
 802e094:	4618      	mov	r0, r3
 802e096:	f7d2 fa61 	bl	800055c <__aeabi_f2d>
 802e09a:	4602      	mov	r2, r0
 802e09c:	460b      	mov	r3, r1
          static_cast<double>(input->params.scale) *
 802e09e:	4620      	mov	r0, r4
 802e0a0:	4629      	mov	r1, r5
 802e0a2:	f7d2 fab3 	bl	800060c <__aeabi_dmul>
 802e0a6:	4602      	mov	r2, r0
 802e0a8:	460b      	mov	r3, r1
 802e0aa:	4610      	mov	r0, r2
 802e0ac:	4619      	mov	r1, r3
      double input_scale_beta_rescale =
 802e0ae:	a30c      	add	r3, pc, #48	; (adr r3, 802e0e0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2c0>)
 802e0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 802e0b4:	f7d2 fbd4 	bl	8000860 <__aeabi_ddiv>
 802e0b8:	4602      	mov	r2, r0
 802e0ba:	460b      	mov	r3, r1
 802e0bc:	e9c7 2306 	strd	r2, r3, [r7, #24]
          (10.0 / 65535.0);  // scale the input_diff such that [-65535, 0]
                             // correspond to [-10.0, 0.0]
      QuantizeMultiplier(input_scale_beta_rescale, &op_data->input_multiplier,
 802e0c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802e0c2:	3308      	adds	r3, #8
 802e0c4:	f107 0214 	add.w	r2, r7, #20
 802e0c8:	4611      	mov	r1, r2
 802e0ca:	4618      	mov	r0, r3
 802e0cc:	ed97 0b06 	vldr	d0, [r7, #24]
 802e0d0:	f7f9 fce2 	bl	8027a98 <_ZN6tflite18QuantizeMultiplierEdPlPi>
                         &input_left_shift);
      op_data->input_left_shift = input_left_shift;
 802e0d4:	697a      	ldr	r2, [r7, #20]
 802e0d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802e0d8:	60da      	str	r2, [r3, #12]
          &op_data->input_multiplier, &input_left_shift);
      op_data->input_left_shift = input_left_shift;
      op_data->diff_min =
          -1.0 * tflite::CalculateInputRadius(kScaledDiffIntegerBits,
                                              op_data->input_left_shift);
    }
 802e0da:	e0ac      	b.n	802e236 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x416>
 802e0dc:	f3af 8000 	nop.w
 802e0e0:	00140014 	.word	0x00140014
 802e0e4:	3f240014 	.word	0x3f240014
 802e0e8:	08035aec 	.word	0x08035aec
 802e0ec:	08035af0 	.word	0x08035af0
 802e0f0:	08035a40 	.word	0x08035a40
 802e0f4:	08035ad0 	.word	0x08035ad0
 802e0f8:	38000000 	.word	0x38000000
 802e0fc:	3303126f 	.word	0x3303126f
 802e100:	08035b2c 	.word	0x08035b2c
 802e104:	08035b38 	.word	0x08035b38
 802e108:	08035b0c 	.word	0x08035b0c
 802e10c:	08035b6c 	.word	0x08035b6c
 802e110:	08035b78 	.word	0x08035b78
 802e114:	08035b50 	.word	0x08035b50
 802e118:	ffff8000 	.word	0xffff8000
 802e11c:	08035b84 	.word	0x08035b84
 802e120:	37800000 	.word	0x37800000
 802e124:	3283126f 	.word	0x3283126f
 802e128:	3ef00000 	.word	0x3ef00000
 802e12c:	08035b8c 	.word	0x08035b8c
 802e130:	08035b98 	.word	0x08035b98
 802e134:	08035ba8 	.word	0x08035ba8
 802e138:	3b800000 	.word	0x3b800000
 802e13c:	08035bc8 	.word	0x08035bc8
 802e140:	08035bb0 	.word	0x08035bb0
          static_cast<double>(params->beta),
 802e144:	683b      	ldr	r3, [r7, #0]
 802e146:	681b      	ldr	r3, [r3, #0]
      tflite::PreprocessSoftmaxScaling(
 802e148:	4618      	mov	r0, r3
 802e14a:	f7d2 fa07 	bl	800055c <__aeabi_f2d>
 802e14e:	4680      	mov	r8, r0
 802e150:	4689      	mov	r9, r1
          static_cast<double>(input->params.scale), kScaledDiffIntegerBits,
 802e152:	68bb      	ldr	r3, [r7, #8]
 802e154:	68db      	ldr	r3, [r3, #12]
      tflite::PreprocessSoftmaxScaling(
 802e156:	4618      	mov	r0, r3
 802e158:	f7d2 fa00 	bl	800055c <__aeabi_f2d>
 802e15c:	4682      	mov	sl, r0
 802e15e:	468b      	mov	fp, r1
 802e160:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802e162:	3308      	adds	r3, #8
 802e164:	f107 0210 	add.w	r2, r7, #16
 802e168:	4619      	mov	r1, r3
 802e16a:	2005      	movs	r0, #5
 802e16c:	ec4b ab11 	vmov	d1, sl, fp
 802e170:	ec49 8b10 	vmov	d0, r8, r9
 802e174:	f7f9 fd5c 	bl	8027c30 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi>
      op_data->input_left_shift = input_left_shift;
 802e178:	693a      	ldr	r2, [r7, #16]
 802e17a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802e17c:	60da      	str	r2, [r3, #12]
                                              op_data->input_left_shift);
 802e17e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802e180:	68db      	ldr	r3, [r3, #12]
          -1.0 * tflite::CalculateInputRadius(kScaledDiffIntegerBits,
 802e182:	221f      	movs	r2, #31
 802e184:	4619      	mov	r1, r3
 802e186:	2005      	movs	r0, #5
 802e188:	f7f9 fd9a 	bl	8027cc0 <_ZN6tflite20CalculateInputRadiusEiii>
 802e18c:	4603      	mov	r3, r0
 802e18e:	4618      	mov	r0, r3
 802e190:	f7d2 f9d2 	bl	8000538 <__aeabi_i2d>
 802e194:	4602      	mov	r2, r0
 802e196:	460b      	mov	r3, r1
 802e198:	4614      	mov	r4, r2
 802e19a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
      op_data->diff_min =
 802e19e:	4620      	mov	r0, r4
 802e1a0:	4629      	mov	r1, r5
 802e1a2:	f7d2 fce3 	bl	8000b6c <__aeabi_d2iz>
 802e1a6:	4602      	mov	r2, r0
 802e1a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802e1aa:	619a      	str	r2, [r3, #24]
    }
 802e1ac:	e043      	b.n	802e236 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x416>
  } else {
    TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteFloat32);
 802e1ae:	68bb      	ldr	r3, [r7, #8]
 802e1b0:	781b      	ldrb	r3, [r3, #0]
 802e1b2:	2b01      	cmp	r3, #1
 802e1b4:	d018      	beq.n	802e1e8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x3c8>
 802e1b6:	68fb      	ldr	r3, [r7, #12]
 802e1b8:	695c      	ldr	r4, [r3, #20]
 802e1ba:	68bb      	ldr	r3, [r7, #8]
 802e1bc:	781b      	ldrb	r3, [r3, #0]
 802e1be:	4618      	mov	r0, r3
 802e1c0:	f7f9 fbe4 	bl	802798c <TfLiteTypeGetName>
 802e1c4:	4605      	mov	r5, r0
 802e1c6:	2001      	movs	r0, #1
 802e1c8:	f7f9 fbe0 	bl	802798c <TfLiteTypeGetName>
 802e1cc:	4603      	mov	r3, r0
 802e1ce:	9303      	str	r3, [sp, #12]
 802e1d0:	9502      	str	r5, [sp, #8]
 802e1d2:	4b1c      	ldr	r3, [pc, #112]	; (802e244 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x424>)
 802e1d4:	9301      	str	r3, [sp, #4]
 802e1d6:	4b1c      	ldr	r3, [pc, #112]	; (802e248 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x428>)
 802e1d8:	9300      	str	r3, [sp, #0]
 802e1da:	234e      	movs	r3, #78	; 0x4e
 802e1dc:	4a1b      	ldr	r2, [pc, #108]	; (802e24c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x42c>)
 802e1de:	491c      	ldr	r1, [pc, #112]	; (802e250 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x430>)
 802e1e0:	68f8      	ldr	r0, [r7, #12]
 802e1e2:	47a0      	blx	r4
 802e1e4:	2301      	movs	r3, #1
 802e1e6:	e027      	b.n	802e238 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x418>
    TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteFloat32);
 802e1e8:	687b      	ldr	r3, [r7, #4]
 802e1ea:	781b      	ldrb	r3, [r3, #0]
 802e1ec:	2b01      	cmp	r3, #1
 802e1ee:	d018      	beq.n	802e222 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x402>
 802e1f0:	68fb      	ldr	r3, [r7, #12]
 802e1f2:	695c      	ldr	r4, [r3, #20]
 802e1f4:	687b      	ldr	r3, [r7, #4]
 802e1f6:	781b      	ldrb	r3, [r3, #0]
 802e1f8:	4618      	mov	r0, r3
 802e1fa:	f7f9 fbc7 	bl	802798c <TfLiteTypeGetName>
 802e1fe:	4605      	mov	r5, r0
 802e200:	2001      	movs	r0, #1
 802e202:	f7f9 fbc3 	bl	802798c <TfLiteTypeGetName>
 802e206:	4603      	mov	r3, r0
 802e208:	9303      	str	r3, [sp, #12]
 802e20a:	9502      	str	r5, [sp, #8]
 802e20c:	4b0d      	ldr	r3, [pc, #52]	; (802e244 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x424>)
 802e20e:	9301      	str	r3, [sp, #4]
 802e210:	4b10      	ldr	r3, [pc, #64]	; (802e254 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x434>)
 802e212:	9300      	str	r3, [sp, #0]
 802e214:	234f      	movs	r3, #79	; 0x4f
 802e216:	4a0d      	ldr	r2, [pc, #52]	; (802e24c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x42c>)
 802e218:	490d      	ldr	r1, [pc, #52]	; (802e250 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x430>)
 802e21a:	68f8      	ldr	r0, [r7, #12]
 802e21c:	47a0      	blx	r4
 802e21e:	2301      	movs	r3, #1
 802e220:	e00a      	b.n	802e238 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x418>
    op_data->beta = static_cast<double>(params->beta);
 802e222:	683b      	ldr	r3, [r7, #0]
 802e224:	681b      	ldr	r3, [r3, #0]
 802e226:	4618      	mov	r0, r3
 802e228:	f7d2 f998 	bl	800055c <__aeabi_f2d>
 802e22c:	4602      	mov	r2, r0
 802e22e:	460b      	mov	r3, r1
 802e230:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 802e232:	e9c1 2300 	strd	r2, r3, [r1]
  }
  return kTfLiteOk;
 802e236:	2300      	movs	r3, #0
}
 802e238:	4618      	mov	r0, r3
 802e23a:	3728      	adds	r7, #40	; 0x28
 802e23c:	46bd      	mov	sp, r7
 802e23e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 802e242:	bf00      	nop
 802e244:	08035bec 	.word	0x08035bec
 802e248:	08035b78 	.word	0x08035b78
 802e24c:	08035a40 	.word	0x08035a40
 802e250:	08035b50 	.word	0x08035b50
 802e254:	08035b98 	.word	0x08035b98

0802e258 <_ZN6tflite11SoftmaxInitEP13TfLiteContextPKcj>:

}  // namespace

void* SoftmaxInit(TfLiteContext* context, const char* buffer, size_t length) {
 802e258:	b580      	push	{r7, lr}
 802e25a:	b084      	sub	sp, #16
 802e25c:	af00      	add	r7, sp, #0
 802e25e:	60f8      	str	r0, [r7, #12]
 802e260:	60b9      	str	r1, [r7, #8]
 802e262:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 802e264:	68fb      	ldr	r3, [r7, #12]
 802e266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802e268:	2b00      	cmp	r3, #0
 802e26a:	d101      	bne.n	802e270 <_ZN6tflite11SoftmaxInitEP13TfLiteContextPKcj+0x18>
 802e26c:	f003 ff0a 	bl	8032084 <abort>
  return context->AllocatePersistentBuffer(context, sizeof(SoftmaxParams));
 802e270:	68fb      	ldr	r3, [r7, #12]
 802e272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802e274:	2138      	movs	r1, #56	; 0x38
 802e276:	68f8      	ldr	r0, [r7, #12]
 802e278:	4798      	blx	r3
 802e27a:	4603      	mov	r3, r0
}
 802e27c:	4618      	mov	r0, r3
 802e27e:	3710      	adds	r7, #16
 802e280:	46bd      	mov	sp, r7
 802e282:	bd80      	pop	{r7, pc}

0802e284 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE_clEf>:
  // Populate LUT if required
  if (input->type == kTfLiteInt16) {
    TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
    // exp LUT only used on negative values
    // we consider exp(-10.0) is insignificant to accumulation
    gen_lut([](float value) { return std::exp(value); }, -10.0f, 0.0f,
 802e284:	b580      	push	{r7, lr}
 802e286:	b082      	sub	sp, #8
 802e288:	af00      	add	r7, sp, #0
 802e28a:	6078      	str	r0, [r7, #4]
 802e28c:	ed87 0a00 	vstr	s0, [r7]
 802e290:	ed97 0a00 	vldr	s0, [r7]
 802e294:	f7d3 faa1 	bl	80017da <_ZSt3expf>
 802e298:	eef0 7a40 	vmov.f32	s15, s0
 802e29c:	eeb0 0a67 	vmov.f32	s0, s15
 802e2a0:	3708      	adds	r7, #8
 802e2a2:	46bd      	mov	sp, r7
 802e2a4:	bd80      	pop	{r7, pc}

0802e2a6 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>:
 802e2a6:	b580      	push	{r7, lr}
 802e2a8:	b082      	sub	sp, #8
 802e2aa:	af00      	add	r7, sp, #0
 802e2ac:	ed87 0a01 	vstr	s0, [r7, #4]
 802e2b0:	ed97 0a01 	vldr	s0, [r7, #4]
 802e2b4:	2000      	movs	r0, #0
 802e2b6:	f7ff ffe5 	bl	802e284 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE_clEf>
 802e2ba:	eef0 7a40 	vmov.f32	s15, s0
 802e2be:	eeb0 0a67 	vmov.f32	s0, s15
 802e2c2:	3708      	adds	r7, #8
 802e2c4:	46bd      	mov	sp, r7
 802e2c6:	bd80      	pop	{r7, pc}

0802e2c8 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE_cvPFffEEv>:
 802e2c8:	b480      	push	{r7}
 802e2ca:	b083      	sub	sp, #12
 802e2cc:	af00      	add	r7, sp, #0
 802e2ce:	6078      	str	r0, [r7, #4]
 802e2d0:	4b03      	ldr	r3, [pc, #12]	; (802e2e0 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE_cvPFffEEv+0x18>)
 802e2d2:	4618      	mov	r0, r3
 802e2d4:	370c      	adds	r7, #12
 802e2d6:	46bd      	mov	sp, r7
 802e2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e2dc:	4770      	bx	lr
 802e2de:	bf00      	nop
 802e2e0:	0802e2a7 	.word	0x0802e2a7

0802e2e4 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE0_clEf>:
            op_data->exp_lut, kInt16LUTArraySize);
    gen_lut([](float value) { return 1.0f / (1.0f + value); }, 0.0f, 1.0f,
 802e2e4:	b480      	push	{r7}
 802e2e6:	b083      	sub	sp, #12
 802e2e8:	af00      	add	r7, sp, #0
 802e2ea:	6078      	str	r0, [r7, #4]
 802e2ec:	ed87 0a00 	vstr	s0, [r7]
 802e2f0:	edd7 7a00 	vldr	s15, [r7]
 802e2f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 802e2f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 802e2fc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 802e300:	eec7 6a27 	vdiv.f32	s13, s14, s15
 802e304:	eef0 7a66 	vmov.f32	s15, s13
 802e308:	eeb0 0a67 	vmov.f32	s0, s15
 802e30c:	370c      	adds	r7, #12
 802e30e:	46bd      	mov	sp, r7
 802e310:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e314:	4770      	bx	lr

0802e316 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>:
 802e316:	b580      	push	{r7, lr}
 802e318:	b082      	sub	sp, #8
 802e31a:	af00      	add	r7, sp, #0
 802e31c:	ed87 0a01 	vstr	s0, [r7, #4]
 802e320:	ed97 0a01 	vldr	s0, [r7, #4]
 802e324:	2000      	movs	r0, #0
 802e326:	f7ff ffdd 	bl	802e2e4 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE0_clEf>
 802e32a:	eef0 7a40 	vmov.f32	s15, s0
 802e32e:	eeb0 0a67 	vmov.f32	s0, s15
 802e332:	3708      	adds	r7, #8
 802e334:	46bd      	mov	sp, r7
 802e336:	bd80      	pop	{r7, pc}

0802e338 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE0_cvPFffEEv>:
 802e338:	b480      	push	{r7}
 802e33a:	b083      	sub	sp, #12
 802e33c:	af00      	add	r7, sp, #0
 802e33e:	6078      	str	r0, [r7, #4]
 802e340:	4b03      	ldr	r3, [pc, #12]	; (802e350 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE0_cvPFffEEv+0x18>)
 802e342:	4618      	mov	r0, r3
 802e344:	370c      	adds	r7, #12
 802e346:	46bd      	mov	sp, r7
 802e348:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e34c:	4770      	bx	lr
 802e34e:	bf00      	nop
 802e350:	0802e317 	.word	0x0802e317

0802e354 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus SoftmaxPrepare(TfLiteContext* context, TfLiteNode* node) {
 802e354:	b590      	push	{r4, r7, lr}
 802e356:	b08f      	sub	sp, #60	; 0x3c
 802e358:	af04      	add	r7, sp, #16
 802e35a:	6078      	str	r0, [r7, #4]
 802e35c:	6039      	str	r1, [r7, #0]
  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
 802e35e:	6838      	ldr	r0, [r7, #0]
 802e360:	f7fb fd06 	bl	8029d70 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 802e364:	4603      	mov	r3, r0
 802e366:	2b01      	cmp	r3, #1
 802e368:	bf14      	ite	ne
 802e36a:	2301      	movne	r3, #1
 802e36c:	2300      	moveq	r3, #0
 802e36e:	b2db      	uxtb	r3, r3
 802e370:	2b00      	cmp	r3, #0
 802e372:	d013      	beq.n	802e39c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x48>
 802e374:	687b      	ldr	r3, [r7, #4]
 802e376:	695c      	ldr	r4, [r3, #20]
 802e378:	6838      	ldr	r0, [r7, #0]
 802e37a:	f7fb fcf9 	bl	8029d70 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 802e37e:	4603      	mov	r3, r0
 802e380:	2201      	movs	r2, #1
 802e382:	9203      	str	r2, [sp, #12]
 802e384:	9302      	str	r3, [sp, #8]
 802e386:	4b7c      	ldr	r3, [pc, #496]	; (802e578 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x224>)
 802e388:	9301      	str	r3, [sp, #4]
 802e38a:	4b7c      	ldr	r3, [pc, #496]	; (802e57c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x228>)
 802e38c:	9300      	str	r3, [sp, #0]
 802e38e:	235d      	movs	r3, #93	; 0x5d
 802e390:	4a7b      	ldr	r2, [pc, #492]	; (802e580 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x22c>)
 802e392:	497c      	ldr	r1, [pc, #496]	; (802e584 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x230>)
 802e394:	6878      	ldr	r0, [r7, #4]
 802e396:	47a0      	blx	r4
 802e398:	2301      	movs	r3, #1
 802e39a:	e146      	b.n	802e62a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d6>
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 802e39c:	6838      	ldr	r0, [r7, #0]
 802e39e:	f7fb fcf4 	bl	8029d8a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 802e3a2:	4603      	mov	r3, r0
 802e3a4:	2b01      	cmp	r3, #1
 802e3a6:	bf14      	ite	ne
 802e3a8:	2301      	movne	r3, #1
 802e3aa:	2300      	moveq	r3, #0
 802e3ac:	b2db      	uxtb	r3, r3
 802e3ae:	2b00      	cmp	r3, #0
 802e3b0:	d013      	beq.n	802e3da <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x86>
 802e3b2:	687b      	ldr	r3, [r7, #4]
 802e3b4:	695c      	ldr	r4, [r3, #20]
 802e3b6:	6838      	ldr	r0, [r7, #0]
 802e3b8:	f7fb fce7 	bl	8029d8a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 802e3bc:	4603      	mov	r3, r0
 802e3be:	2201      	movs	r2, #1
 802e3c0:	9203      	str	r2, [sp, #12]
 802e3c2:	9302      	str	r3, [sp, #8]
 802e3c4:	4b6c      	ldr	r3, [pc, #432]	; (802e578 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x224>)
 802e3c6:	9301      	str	r3, [sp, #4]
 802e3c8:	4b6f      	ldr	r3, [pc, #444]	; (802e588 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x234>)
 802e3ca:	9300      	str	r3, [sp, #0]
 802e3cc:	235e      	movs	r3, #94	; 0x5e
 802e3ce:	4a6c      	ldr	r2, [pc, #432]	; (802e580 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x22c>)
 802e3d0:	496c      	ldr	r1, [pc, #432]	; (802e584 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x230>)
 802e3d2:	6878      	ldr	r0, [r7, #4]
 802e3d4:	47a0      	blx	r4
 802e3d6:	2301      	movs	r3, #1
 802e3d8:	e127      	b.n	802e62a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d6>
  const TfLiteTensor* input = GetInput(context, node, 0);
 802e3da:	2200      	movs	r2, #0
 802e3dc:	6839      	ldr	r1, [r7, #0]
 802e3de:	6878      	ldr	r0, [r7, #4]
 802e3e0:	f7f9 fe1a 	bl	8028018 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 802e3e4:	6278      	str	r0, [r7, #36]	; 0x24
  TF_LITE_ENSURE(context, input != nullptr);
 802e3e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e3e8:	2b00      	cmp	r3, #0
 802e3ea:	d10a      	bne.n	802e402 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xae>
 802e3ec:	687b      	ldr	r3, [r7, #4]
 802e3ee:	695c      	ldr	r4, [r3, #20]
 802e3f0:	4b66      	ldr	r3, [pc, #408]	; (802e58c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x238>)
 802e3f2:	9300      	str	r3, [sp, #0]
 802e3f4:	2360      	movs	r3, #96	; 0x60
 802e3f6:	4a62      	ldr	r2, [pc, #392]	; (802e580 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x22c>)
 802e3f8:	4965      	ldr	r1, [pc, #404]	; (802e590 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x23c>)
 802e3fa:	6878      	ldr	r0, [r7, #4]
 802e3fc:	47a0      	blx	r4
 802e3fe:	2301      	movs	r3, #1
 802e400:	e113      	b.n	802e62a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d6>
  TF_LITE_ENSURE(context, NumDimensions(input) >= 1);
 802e402:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802e404:	f7f9 fd35 	bl	8027e72 <_ZN6tflite13NumDimensionsEPK12TfLiteTensor>
 802e408:	4603      	mov	r3, r0
 802e40a:	2b00      	cmp	r3, #0
 802e40c:	bfd4      	ite	le
 802e40e:	2301      	movle	r3, #1
 802e410:	2300      	movgt	r3, #0
 802e412:	b2db      	uxtb	r3, r3
 802e414:	2b00      	cmp	r3, #0
 802e416:	d00a      	beq.n	802e42e <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xda>
 802e418:	687b      	ldr	r3, [r7, #4]
 802e41a:	695c      	ldr	r4, [r3, #20]
 802e41c:	4b5d      	ldr	r3, [pc, #372]	; (802e594 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 802e41e:	9300      	str	r3, [sp, #0]
 802e420:	2361      	movs	r3, #97	; 0x61
 802e422:	4a57      	ldr	r2, [pc, #348]	; (802e580 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x22c>)
 802e424:	495a      	ldr	r1, [pc, #360]	; (802e590 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x23c>)
 802e426:	6878      	ldr	r0, [r7, #4]
 802e428:	47a0      	blx	r4
 802e42a:	2301      	movs	r3, #1
 802e42c:	e0fd      	b.n	802e62a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d6>
  TfLiteTensor* output = GetOutput(context, node, 0);
 802e42e:	2200      	movs	r2, #0
 802e430:	6839      	ldr	r1, [r7, #0]
 802e432:	6878      	ldr	r0, [r7, #4]
 802e434:	f7f9 fe00 	bl	8028038 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 802e438:	6238      	str	r0, [r7, #32]
  TF_LITE_ENSURE(context, output != nullptr);
 802e43a:	6a3b      	ldr	r3, [r7, #32]
 802e43c:	2b00      	cmp	r3, #0
 802e43e:	d10a      	bne.n	802e456 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x102>
 802e440:	687b      	ldr	r3, [r7, #4]
 802e442:	695c      	ldr	r4, [r3, #20]
 802e444:	4b54      	ldr	r3, [pc, #336]	; (802e598 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x244>)
 802e446:	9300      	str	r3, [sp, #0]
 802e448:	2363      	movs	r3, #99	; 0x63
 802e44a:	4a4d      	ldr	r2, [pc, #308]	; (802e580 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x22c>)
 802e44c:	4950      	ldr	r1, [pc, #320]	; (802e590 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x23c>)
 802e44e:	6878      	ldr	r0, [r7, #4]
 802e450:	47a0      	blx	r4
 802e452:	2301      	movs	r3, #1
 802e454:	e0e9      	b.n	802e62a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d6>
  TF_LITE_ENSURE(context, node->user_data != nullptr);
 802e456:	683b      	ldr	r3, [r7, #0]
 802e458:	691b      	ldr	r3, [r3, #16]
 802e45a:	2b00      	cmp	r3, #0
 802e45c:	d10a      	bne.n	802e474 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x120>
 802e45e:	687b      	ldr	r3, [r7, #4]
 802e460:	695c      	ldr	r4, [r3, #20]
 802e462:	4b4e      	ldr	r3, [pc, #312]	; (802e59c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x248>)
 802e464:	9300      	str	r3, [sp, #0]
 802e466:	2365      	movs	r3, #101	; 0x65
 802e468:	4a45      	ldr	r2, [pc, #276]	; (802e580 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x22c>)
 802e46a:	4949      	ldr	r1, [pc, #292]	; (802e590 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x23c>)
 802e46c:	6878      	ldr	r0, [r7, #4]
 802e46e:	47a0      	blx	r4
 802e470:	2301      	movs	r3, #1
 802e472:	e0da      	b.n	802e62a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d6>
  SoftmaxParams* op_data = static_cast<SoftmaxParams*>(node->user_data);
 802e474:	683b      	ldr	r3, [r7, #0]
 802e476:	691b      	ldr	r3, [r3, #16]
 802e478:	61fb      	str	r3, [r7, #28]
  if (input->type == kTfLiteInt16) {
 802e47a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e47c:	781b      	ldrb	r3, [r3, #0]
 802e47e:	2b07      	cmp	r3, #7
 802e480:	d12f      	bne.n	802e4e2 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x18e>
    void* raw_exp_lut = context->AllocatePersistentBuffer(
 802e482:	687b      	ldr	r3, [r7, #4]
 802e484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802e486:	f240 4102 	movw	r1, #1026	; 0x402
 802e48a:	6878      	ldr	r0, [r7, #4]
 802e48c:	4798      	blx	r3
 802e48e:	61b8      	str	r0, [r7, #24]
    TF_LITE_ENSURE(context, raw_exp_lut != nullptr);
 802e490:	69bb      	ldr	r3, [r7, #24]
 802e492:	2b00      	cmp	r3, #0
 802e494:	d10a      	bne.n	802e4ac <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x158>
 802e496:	687b      	ldr	r3, [r7, #4]
 802e498:	695c      	ldr	r4, [r3, #20]
 802e49a:	4b41      	ldr	r3, [pc, #260]	; (802e5a0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x24c>)
 802e49c:	9300      	str	r3, [sp, #0]
 802e49e:	236b      	movs	r3, #107	; 0x6b
 802e4a0:	4a37      	ldr	r2, [pc, #220]	; (802e580 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x22c>)
 802e4a2:	493b      	ldr	r1, [pc, #236]	; (802e590 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x23c>)
 802e4a4:	6878      	ldr	r0, [r7, #4]
 802e4a6:	47a0      	blx	r4
 802e4a8:	2301      	movs	r3, #1
 802e4aa:	e0be      	b.n	802e62a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d6>
    op_data->exp_lut = reinterpret_cast<int16_t*>(raw_exp_lut);
 802e4ac:	69fb      	ldr	r3, [r7, #28]
 802e4ae:	69ba      	ldr	r2, [r7, #24]
 802e4b0:	629a      	str	r2, [r3, #40]	; 0x28
    void* one_over_one_plus_x_lut = context->AllocatePersistentBuffer(
 802e4b2:	687b      	ldr	r3, [r7, #4]
 802e4b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802e4b6:	f240 4102 	movw	r1, #1026	; 0x402
 802e4ba:	6878      	ldr	r0, [r7, #4]
 802e4bc:	4798      	blx	r3
 802e4be:	6178      	str	r0, [r7, #20]
    TF_LITE_ENSURE(context, one_over_one_plus_x_lut != nullptr);
 802e4c0:	697b      	ldr	r3, [r7, #20]
 802e4c2:	2b00      	cmp	r3, #0
 802e4c4:	d10a      	bne.n	802e4dc <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x188>
 802e4c6:	687b      	ldr	r3, [r7, #4]
 802e4c8:	695c      	ldr	r4, [r3, #20]
 802e4ca:	4b36      	ldr	r3, [pc, #216]	; (802e5a4 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x250>)
 802e4cc:	9300      	str	r3, [sp, #0]
 802e4ce:	236f      	movs	r3, #111	; 0x6f
 802e4d0:	4a2b      	ldr	r2, [pc, #172]	; (802e580 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x22c>)
 802e4d2:	492f      	ldr	r1, [pc, #188]	; (802e590 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x23c>)
 802e4d4:	6878      	ldr	r0, [r7, #4]
 802e4d6:	47a0      	blx	r4
 802e4d8:	2301      	movs	r3, #1
 802e4da:	e0a6      	b.n	802e62a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d6>
    op_data->one_over_one_plus_x_lut =
 802e4dc:	69fb      	ldr	r3, [r7, #28]
 802e4de:	697a      	ldr	r2, [r7, #20]
 802e4e0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (output->type == kTfLiteInt16) {
 802e4e2:	6a3b      	ldr	r3, [r7, #32]
 802e4e4:	781b      	ldrb	r3, [r3, #0]
 802e4e6:	2b07      	cmp	r3, #7
 802e4e8:	d112      	bne.n	802e510 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1bc>
    TF_LITE_ENSURE(context,
 802e4ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e4ec:	781b      	ldrb	r3, [r3, #0]
 802e4ee:	2b09      	cmp	r3, #9
 802e4f0:	d028      	beq.n	802e544 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1f0>
 802e4f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e4f4:	781b      	ldrb	r3, [r3, #0]
 802e4f6:	2b07      	cmp	r3, #7
 802e4f8:	d024      	beq.n	802e544 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1f0>
 802e4fa:	687b      	ldr	r3, [r7, #4]
 802e4fc:	695c      	ldr	r4, [r3, #20]
 802e4fe:	4b2a      	ldr	r3, [pc, #168]	; (802e5a8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x254>)
 802e500:	9300      	str	r3, [sp, #0]
 802e502:	2375      	movs	r3, #117	; 0x75
 802e504:	4a1e      	ldr	r2, [pc, #120]	; (802e580 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x22c>)
 802e506:	4922      	ldr	r1, [pc, #136]	; (802e590 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x23c>)
 802e508:	6878      	ldr	r0, [r7, #4]
 802e50a:	47a0      	blx	r4
 802e50c:	2301      	movs	r3, #1
 802e50e:	e08c      	b.n	802e62a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d6>
    TF_LITE_ENSURE_EQ(context, input->type, output->type);
 802e510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e512:	781a      	ldrb	r2, [r3, #0]
 802e514:	6a3b      	ldr	r3, [r7, #32]
 802e516:	781b      	ldrb	r3, [r3, #0]
 802e518:	429a      	cmp	r2, r3
 802e51a:	d013      	beq.n	802e544 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1f0>
 802e51c:	687b      	ldr	r3, [r7, #4]
 802e51e:	695c      	ldr	r4, [r3, #20]
 802e520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e522:	781b      	ldrb	r3, [r3, #0]
 802e524:	461a      	mov	r2, r3
 802e526:	6a3b      	ldr	r3, [r7, #32]
 802e528:	781b      	ldrb	r3, [r3, #0]
 802e52a:	9303      	str	r3, [sp, #12]
 802e52c:	9202      	str	r2, [sp, #8]
 802e52e:	4b1f      	ldr	r3, [pc, #124]	; (802e5ac <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x258>)
 802e530:	9301      	str	r3, [sp, #4]
 802e532:	4b1f      	ldr	r3, [pc, #124]	; (802e5b0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x25c>)
 802e534:	9300      	str	r3, [sp, #0]
 802e536:	2378      	movs	r3, #120	; 0x78
 802e538:	4a11      	ldr	r2, [pc, #68]	; (802e580 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x22c>)
 802e53a:	4912      	ldr	r1, [pc, #72]	; (802e584 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x230>)
 802e53c:	6878      	ldr	r0, [r7, #4]
 802e53e:	47a0      	blx	r4
 802e540:	2301      	movs	r3, #1
 802e542:	e072      	b.n	802e62a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d6>
  if (input->type == kTfLiteInt16) {
 802e544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e546:	781b      	ldrb	r3, [r3, #0]
 802e548:	2b07      	cmp	r3, #7
 802e54a:	d161      	bne.n	802e610 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2bc>
    TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
 802e54c:	6a3b      	ldr	r3, [r7, #32]
 802e54e:	691b      	ldr	r3, [r3, #16]
 802e550:	2b00      	cmp	r3, #0
 802e552:	d035      	beq.n	802e5c0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x26c>
 802e554:	687b      	ldr	r3, [r7, #4]
 802e556:	695c      	ldr	r4, [r3, #20]
 802e558:	6a3b      	ldr	r3, [r7, #32]
 802e55a:	691b      	ldr	r3, [r3, #16]
 802e55c:	2200      	movs	r2, #0
 802e55e:	9203      	str	r2, [sp, #12]
 802e560:	9302      	str	r3, [sp, #8]
 802e562:	4b14      	ldr	r3, [pc, #80]	; (802e5b4 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x260>)
 802e564:	9301      	str	r3, [sp, #4]
 802e566:	4b14      	ldr	r3, [pc, #80]	; (802e5b8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 802e568:	9300      	str	r3, [sp, #0]
 802e56a:	237d      	movs	r3, #125	; 0x7d
 802e56c:	4a04      	ldr	r2, [pc, #16]	; (802e580 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x22c>)
 802e56e:	4905      	ldr	r1, [pc, #20]	; (802e584 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x230>)
 802e570:	6878      	ldr	r0, [r7, #4]
 802e572:	47a0      	blx	r4
 802e574:	2301      	movs	r3, #1
 802e576:	e058      	b.n	802e62a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d6>
 802e578:	08035bfc 	.word	0x08035bfc
 802e57c:	08035c00 	.word	0x08035c00
 802e580:	08035a40 	.word	0x08035a40
 802e584:	08035ad0 	.word	0x08035ad0
 802e588:	08035c10 	.word	0x08035c10
 802e58c:	08035c24 	.word	0x08035c24
 802e590:	08035bb0 	.word	0x08035bb0
 802e594:	08035c38 	.word	0x08035c38
 802e598:	08035c54 	.word	0x08035c54
 802e59c:	08035c68 	.word	0x08035c68
 802e5a0:	08035c84 	.word	0x08035c84
 802e5a4:	08035c9c 	.word	0x08035c9c
 802e5a8:	08035cc0 	.word	0x08035cc0
 802e5ac:	08035b98 	.word	0x08035b98
 802e5b0:	08035b78 	.word	0x08035b78
 802e5b4:	08035aec 	.word	0x08035aec
 802e5b8:	08035af0 	.word	0x08035af0
 802e5bc:	00000000 	.word	0x00000000
    gen_lut([](float value) { return std::exp(value); }, -10.0f, 0.0f,
 802e5c0:	f107 0308 	add.w	r3, r7, #8
 802e5c4:	4618      	mov	r0, r3
 802e5c6:	f7ff fe7f 	bl	802e2c8 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE_cvPFffEEv>
 802e5ca:	69fb      	ldr	r3, [r7, #28]
 802e5cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802e5ce:	f240 2201 	movw	r2, #513	; 0x201
 802e5d2:	4619      	mov	r1, r3
 802e5d4:	ed5f 0a07 	vldr	s1, [pc, #-28]	; 802e5bc <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x268>
 802e5d8:	eeba 0a04 	vmov.f32	s0, #164	; 0xc1200000 -10.0
 802e5dc:	f7ff faf2 	bl	802dbc4 <_ZN6tflite7gen_lutEPFffEffPsi>
    gen_lut([](float value) { return 1.0f / (1.0f + value); }, 0.0f, 1.0f,
 802e5e0:	f107 030c 	add.w	r3, r7, #12
 802e5e4:	4618      	mov	r0, r3
 802e5e6:	f7ff fea7 	bl	802e338 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE0_cvPFffEEv>
 802e5ea:	69fb      	ldr	r3, [r7, #28]
 802e5ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802e5ee:	f240 2201 	movw	r2, #513	; 0x201
 802e5f2:	4619      	mov	r1, r3
 802e5f4:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 802e5f8:	ed1f 0a10 	vldr	s0, [pc, #-64]	; 802e5bc <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x268>
 802e5fc:	f7ff fae2 	bl	802dbc4 <_ZN6tflite7gen_lutEPFffEffPsi>
            op_data->one_over_one_plus_x_lut, kInt16LUTArraySize);
    op_data->zero_point = output->params.zero_point;
 802e600:	6a3b      	ldr	r3, [r7, #32]
 802e602:	691a      	ldr	r2, [r3, #16]
 802e604:	69fb      	ldr	r3, [r7, #28]
 802e606:	61da      	str	r2, [r3, #28]
    op_data->scale = output->params.scale;
 802e608:	6a3b      	ldr	r3, [r7, #32]
 802e60a:	68da      	ldr	r2, [r3, #12]
 802e60c:	69fb      	ldr	r3, [r7, #28]
 802e60e:	621a      	str	r2, [r3, #32]
  }

  auto* params = static_cast<TfLiteSoftmaxParams*>(node->builtin_data);
 802e610:	683b      	ldr	r3, [r7, #0]
 802e612:	695b      	ldr	r3, [r3, #20]
 802e614:	613b      	str	r3, [r7, #16]
  return CalculateSoftmaxParams(context, input, output, params, op_data);
 802e616:	69fb      	ldr	r3, [r7, #28]
 802e618:	9300      	str	r3, [sp, #0]
 802e61a:	693b      	ldr	r3, [r7, #16]
 802e61c:	6a3a      	ldr	r2, [r7, #32]
 802e61e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 802e620:	6878      	ldr	r0, [r7, #4]
 802e622:	f7ff fbfd 	bl	802de20 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE>
 802e626:	4603      	mov	r3, r0
 802e628:	bf00      	nop
}
 802e62a:	4618      	mov	r0, r3
 802e62c:	372c      	adds	r7, #44	; 0x2c
 802e62e:	46bd      	mov	sp, r7
 802e630:	bd90      	pop	{r4, r7, pc}
 802e632:	bf00      	nop

0802e634 <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj>:
  { (TfLiteIntArray*)&inputs10, (TfLiteIntArray*)&outputs10, const_cast<void*>(static_cast<const void*>(&opdata10)), OP_SOFTMAX, },
};
static void* overflow_buffers[EI_MAX_OVERFLOW_BUFFER_COUNT];
static size_t overflow_buffers_ix = 0;
static void * AllocatePersistentBuffer(struct TfLiteContext* ctx,
                                       size_t bytes) {
 802e634:	b580      	push	{r7, lr}
 802e636:	b084      	sub	sp, #16
 802e638:	af00      	add	r7, sp, #0
 802e63a:	6078      	str	r0, [r7, #4]
 802e63c:	6039      	str	r1, [r7, #0]
  void *ptr;
  if (current_location - bytes < tensor_boundary) {
 802e63e:	4b21      	ldr	r3, [pc, #132]	; (802e6c4 <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0x90>)
 802e640:	681a      	ldr	r2, [r3, #0]
 802e642:	683b      	ldr	r3, [r7, #0]
 802e644:	425b      	negs	r3, r3
 802e646:	441a      	add	r2, r3
 802e648:	4b1f      	ldr	r3, [pc, #124]	; (802e6c8 <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0x94>)
 802e64a:	681b      	ldr	r3, [r3, #0]
 802e64c:	429a      	cmp	r2, r3
 802e64e:	d224      	bcs.n	802e69a <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0x66>
    if (overflow_buffers_ix > EI_MAX_OVERFLOW_BUFFER_COUNT - 1) {
 802e650:	4b1e      	ldr	r3, [pc, #120]	; (802e6cc <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0x98>)
 802e652:	681b      	ldr	r3, [r3, #0]
 802e654:	2b09      	cmp	r3, #9
 802e656:	d906      	bls.n	802e666 <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0x32>
      ei_printf("ERR: Failed to allocate persistent buffer of size %d, does not fit in tensor arena and reached EI_MAX_OVERFLOW_BUFFER_COUNT\n",
 802e658:	683b      	ldr	r3, [r7, #0]
 802e65a:	4619      	mov	r1, r3
 802e65c:	481c      	ldr	r0, [pc, #112]	; (802e6d0 <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0x9c>)
 802e65e:	f7d7 f925 	bl	80058ac <_Z9ei_printfPKcz>
        (int)bytes);
      return NULL;
 802e662:	2300      	movs	r3, #0
 802e664:	e029      	b.n	802e6ba <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0x86>
    }

    // OK, this will look super weird, but.... we have CMSIS-NN buffers which
    // we cannot calculate beforehand easily.
    ptr = ei_calloc(bytes, 1);
 802e666:	2101      	movs	r1, #1
 802e668:	6838      	ldr	r0, [r7, #0]
 802e66a:	f7f9 f959 	bl	8027920 <_Z9ei_callocjj>
 802e66e:	60f8      	str	r0, [r7, #12]
    if (ptr == NULL) {
 802e670:	68fb      	ldr	r3, [r7, #12]
 802e672:	2b00      	cmp	r3, #0
 802e674:	d106      	bne.n	802e684 <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0x50>
      ei_printf("ERR: Failed to allocate persistent buffer of size %d\n", (int)bytes);
 802e676:	683b      	ldr	r3, [r7, #0]
 802e678:	4619      	mov	r1, r3
 802e67a:	4816      	ldr	r0, [pc, #88]	; (802e6d4 <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0xa0>)
 802e67c:	f7d7 f916 	bl	80058ac <_Z9ei_printfPKcz>
      return NULL;
 802e680:	2300      	movs	r3, #0
 802e682:	e01a      	b.n	802e6ba <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0x86>
    }
    overflow_buffers[overflow_buffers_ix++] = ptr;
 802e684:	4b11      	ldr	r3, [pc, #68]	; (802e6cc <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0x98>)
 802e686:	681b      	ldr	r3, [r3, #0]
 802e688:	1c5a      	adds	r2, r3, #1
 802e68a:	4910      	ldr	r1, [pc, #64]	; (802e6cc <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0x98>)
 802e68c:	600a      	str	r2, [r1, #0]
 802e68e:	4912      	ldr	r1, [pc, #72]	; (802e6d8 <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0xa4>)
 802e690:	68fa      	ldr	r2, [r7, #12]
 802e692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    return ptr;
 802e696:	68fb      	ldr	r3, [r7, #12]
 802e698:	e00f      	b.n	802e6ba <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0x86>
  }

  current_location -= bytes;
 802e69a:	4b0a      	ldr	r3, [pc, #40]	; (802e6c4 <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0x90>)
 802e69c:	681a      	ldr	r2, [r3, #0]
 802e69e:	683b      	ldr	r3, [r7, #0]
 802e6a0:	425b      	negs	r3, r3
 802e6a2:	4413      	add	r3, r2
 802e6a4:	4a07      	ldr	r2, [pc, #28]	; (802e6c4 <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0x90>)
 802e6a6:	6013      	str	r3, [r2, #0]

  ptr = current_location;
 802e6a8:	4b06      	ldr	r3, [pc, #24]	; (802e6c4 <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj+0x90>)
 802e6aa:	681b      	ldr	r3, [r3, #0]
 802e6ac:	60fb      	str	r3, [r7, #12]
  memset(ptr, 0, bytes);
 802e6ae:	683a      	ldr	r2, [r7, #0]
 802e6b0:	2100      	movs	r1, #0
 802e6b2:	68f8      	ldr	r0, [r7, #12]
 802e6b4:	f003 fd8c 	bl	80321d0 <memset>

  return ptr;
 802e6b8:	68fb      	ldr	r3, [r7, #12]
}
 802e6ba:	4618      	mov	r0, r3
 802e6bc:	3710      	adds	r7, #16
 802e6be:	46bd      	mov	sp, r7
 802e6c0:	bd80      	pop	{r7, pc}
 802e6c2:	bf00      	nop
 802e6c4:	2000071c 	.word	0x2000071c
 802e6c8:	20000718 	.word	0x20000718
 802e6cc:	200010a0 	.word	0x200010a0
 802e6d0:	08035d10 	.word	0x08035d10
 802e6d4:	08035d90 	.word	0x08035d90
 802e6d8:	20001078 	.word	0x20001078

0802e6dc <_ZN12_GLOBAL__N_1L27RequestScratchBufferInArenaEP13TfLiteContextjPi>:
} scratch_buffer_t;
static scratch_buffer_t scratch_buffers[EI_MAX_SCRATCH_BUFFER_COUNT];
static size_t scratch_buffers_ix = 0;

static TfLiteStatus RequestScratchBufferInArena(struct TfLiteContext* ctx, size_t bytes,
                                                int* buffer_idx) {
 802e6dc:	b580      	push	{r7, lr}
 802e6de:	b086      	sub	sp, #24
 802e6e0:	af00      	add	r7, sp, #0
 802e6e2:	60f8      	str	r0, [r7, #12]
 802e6e4:	60b9      	str	r1, [r7, #8]
 802e6e6:	607a      	str	r2, [r7, #4]
  if (scratch_buffers_ix > EI_MAX_SCRATCH_BUFFER_COUNT - 1) {
 802e6e8:	4b1b      	ldr	r3, [pc, #108]	; (802e758 <_ZN12_GLOBAL__N_1L27RequestScratchBufferInArenaEP13TfLiteContextjPi+0x7c>)
 802e6ea:	681b      	ldr	r3, [r3, #0]
 802e6ec:	2b03      	cmp	r3, #3
 802e6ee:	d906      	bls.n	802e6fe <_ZN12_GLOBAL__N_1L27RequestScratchBufferInArenaEP13TfLiteContextjPi+0x22>
    ei_printf("ERR: Failed to allocate scratch buffer of size %d, reached EI_MAX_SCRATCH_BUFFER_COUNT\n",
 802e6f0:	68bb      	ldr	r3, [r7, #8]
 802e6f2:	4619      	mov	r1, r3
 802e6f4:	4819      	ldr	r0, [pc, #100]	; (802e75c <_ZN12_GLOBAL__N_1L27RequestScratchBufferInArenaEP13TfLiteContextjPi+0x80>)
 802e6f6:	f7d7 f8d9 	bl	80058ac <_Z9ei_printfPKcz>
      (int)bytes);
    return kTfLiteError;
 802e6fa:	2301      	movs	r3, #1
 802e6fc:	e028      	b.n	802e750 <_ZN12_GLOBAL__N_1L27RequestScratchBufferInArenaEP13TfLiteContextjPi+0x74>
  }

  scratch_buffer_t b;
  b.bytes = bytes;
 802e6fe:	68bb      	ldr	r3, [r7, #8]
 802e700:	613b      	str	r3, [r7, #16]

  b.ptr = AllocatePersistentBuffer(ctx, b.bytes);
 802e702:	693b      	ldr	r3, [r7, #16]
 802e704:	4619      	mov	r1, r3
 802e706:	68f8      	ldr	r0, [r7, #12]
 802e708:	f7ff ff94 	bl	802e634 <_ZN12_GLOBAL__N_1L24AllocatePersistentBufferEP13TfLiteContextj>
 802e70c:	4603      	mov	r3, r0
 802e70e:	617b      	str	r3, [r7, #20]
  if (!b.ptr) {
 802e710:	697b      	ldr	r3, [r7, #20]
 802e712:	2b00      	cmp	r3, #0
 802e714:	d106      	bne.n	802e724 <_ZN12_GLOBAL__N_1L27RequestScratchBufferInArenaEP13TfLiteContextjPi+0x48>
    ei_printf("ERR: Failed to allocate scratch buffer of size %d\n",
 802e716:	68bb      	ldr	r3, [r7, #8]
 802e718:	4619      	mov	r1, r3
 802e71a:	4811      	ldr	r0, [pc, #68]	; (802e760 <_ZN12_GLOBAL__N_1L27RequestScratchBufferInArenaEP13TfLiteContextjPi+0x84>)
 802e71c:	f7d7 f8c6 	bl	80058ac <_Z9ei_printfPKcz>
      (int)bytes);
    return kTfLiteError;
 802e720:	2301      	movs	r3, #1
 802e722:	e015      	b.n	802e750 <_ZN12_GLOBAL__N_1L27RequestScratchBufferInArenaEP13TfLiteContextjPi+0x74>
  }

  scratch_buffers[scratch_buffers_ix] = b;
 802e724:	4b0c      	ldr	r3, [pc, #48]	; (802e758 <_ZN12_GLOBAL__N_1L27RequestScratchBufferInArenaEP13TfLiteContextjPi+0x7c>)
 802e726:	681b      	ldr	r3, [r3, #0]
 802e728:	4a0e      	ldr	r2, [pc, #56]	; (802e764 <_ZN12_GLOBAL__N_1L27RequestScratchBufferInArenaEP13TfLiteContextjPi+0x88>)
 802e72a:	00db      	lsls	r3, r3, #3
 802e72c:	4413      	add	r3, r2
 802e72e:	f107 0210 	add.w	r2, r7, #16
 802e732:	e892 0003 	ldmia.w	r2, {r0, r1}
 802e736:	e883 0003 	stmia.w	r3, {r0, r1}
  *buffer_idx = scratch_buffers_ix;
 802e73a:	4b07      	ldr	r3, [pc, #28]	; (802e758 <_ZN12_GLOBAL__N_1L27RequestScratchBufferInArenaEP13TfLiteContextjPi+0x7c>)
 802e73c:	681b      	ldr	r3, [r3, #0]
 802e73e:	461a      	mov	r2, r3
 802e740:	687b      	ldr	r3, [r7, #4]
 802e742:	601a      	str	r2, [r3, #0]

  scratch_buffers_ix++;
 802e744:	4b04      	ldr	r3, [pc, #16]	; (802e758 <_ZN12_GLOBAL__N_1L27RequestScratchBufferInArenaEP13TfLiteContextjPi+0x7c>)
 802e746:	681b      	ldr	r3, [r3, #0]
 802e748:	3301      	adds	r3, #1
 802e74a:	4a03      	ldr	r2, [pc, #12]	; (802e758 <_ZN12_GLOBAL__N_1L27RequestScratchBufferInArenaEP13TfLiteContextjPi+0x7c>)
 802e74c:	6013      	str	r3, [r2, #0]

  return kTfLiteOk;
 802e74e:	2300      	movs	r3, #0
}
 802e750:	4618      	mov	r0, r3
 802e752:	3718      	adds	r7, #24
 802e754:	46bd      	mov	sp, r7
 802e756:	bd80      	pop	{r7, pc}
 802e758:	200010c4 	.word	0x200010c4
 802e75c:	08035dc8 	.word	0x08035dc8
 802e760:	08035e20 	.word	0x08035e20
 802e764:	200010a4 	.word	0x200010a4

0802e768 <_ZN12_GLOBAL__N_1L16GetScratchBufferEP13TfLiteContexti>:

static void* GetScratchBuffer(struct TfLiteContext* ctx, int buffer_idx) {
 802e768:	b480      	push	{r7}
 802e76a:	b083      	sub	sp, #12
 802e76c:	af00      	add	r7, sp, #0
 802e76e:	6078      	str	r0, [r7, #4]
 802e770:	6039      	str	r1, [r7, #0]
  if (buffer_idx > (int)scratch_buffers_ix) {
 802e772:	4b09      	ldr	r3, [pc, #36]	; (802e798 <_ZN12_GLOBAL__N_1L16GetScratchBufferEP13TfLiteContexti+0x30>)
 802e774:	681b      	ldr	r3, [r3, #0]
 802e776:	461a      	mov	r2, r3
 802e778:	683b      	ldr	r3, [r7, #0]
 802e77a:	4293      	cmp	r3, r2
 802e77c:	dd01      	ble.n	802e782 <_ZN12_GLOBAL__N_1L16GetScratchBufferEP13TfLiteContexti+0x1a>
    return NULL;
 802e77e:	2300      	movs	r3, #0
 802e780:	e004      	b.n	802e78c <_ZN12_GLOBAL__N_1L16GetScratchBufferEP13TfLiteContexti+0x24>
  }
  return scratch_buffers[buffer_idx].ptr;
 802e782:	4a06      	ldr	r2, [pc, #24]	; (802e79c <_ZN12_GLOBAL__N_1L16GetScratchBufferEP13TfLiteContexti+0x34>)
 802e784:	683b      	ldr	r3, [r7, #0]
 802e786:	00db      	lsls	r3, r3, #3
 802e788:	4413      	add	r3, r2
 802e78a:	685b      	ldr	r3, [r3, #4]
}
 802e78c:	4618      	mov	r0, r3
 802e78e:	370c      	adds	r7, #12
 802e790:	46bd      	mov	sp, r7
 802e792:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e796:	4770      	bx	lr
 802e798:	200010c4 	.word	0x200010c4
 802e79c:	200010a4 	.word	0x200010a4

0802e7a0 <_ZN12_GLOBAL__N_1L9GetTensorEPK13TfLiteContexti>:

static TfLiteTensor* GetTensor(const struct TfLiteContext* context,
                               int tensor_idx) {
 802e7a0:	b480      	push	{r7}
 802e7a2:	b083      	sub	sp, #12
 802e7a4:	af00      	add	r7, sp, #0
 802e7a6:	6078      	str	r0, [r7, #4]
 802e7a8:	6039      	str	r1, [r7, #0]
  return &tflTensors[tensor_idx];
 802e7aa:	683b      	ldr	r3, [r7, #0]
 802e7ac:	019b      	lsls	r3, r3, #6
 802e7ae:	4a04      	ldr	r2, [pc, #16]	; (802e7c0 <_ZN12_GLOBAL__N_1L9GetTensorEPK13TfLiteContexti+0x20>)
 802e7b0:	4413      	add	r3, r2
}
 802e7b2:	4618      	mov	r0, r3
 802e7b4:	370c      	adds	r7, #12
 802e7b6:	46bd      	mov	sp, r7
 802e7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e7bc:	4770      	bx	lr
 802e7be:	bf00      	nop
 802e7c0:	20000778 	.word	0x20000778

0802e7c4 <_ZN12_GLOBAL__N_1L13GetEvalTensorEPK13TfLiteContexti>:

static TfLiteEvalTensor* GetEvalTensor(const struct TfLiteContext* context,
                                       int tensor_idx) {
 802e7c4:	b480      	push	{r7}
 802e7c6:	b083      	sub	sp, #12
 802e7c8:	af00      	add	r7, sp, #0
 802e7ca:	6078      	str	r0, [r7, #4]
 802e7cc:	6039      	str	r1, [r7, #0]
  return &tflEvalTensors[tensor_idx];
 802e7ce:	683a      	ldr	r2, [r7, #0]
 802e7d0:	4613      	mov	r3, r2
 802e7d2:	005b      	lsls	r3, r3, #1
 802e7d4:	4413      	add	r3, r2
 802e7d6:	009b      	lsls	r3, r3, #2
 802e7d8:	4a03      	ldr	r2, [pc, #12]	; (802e7e8 <_ZN12_GLOBAL__N_1L13GetEvalTensorEPK13TfLiteContexti+0x24>)
 802e7da:	4413      	add	r3, r2
}
 802e7dc:	4618      	mov	r0, r3
 802e7de:	370c      	adds	r7, #12
 802e7e0:	46bd      	mov	sp, r7
 802e7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e7e6:	4770      	bx	lr
 802e7e8:	20000d38 	.word	0x20000d38

0802e7ec <_Z18trained_model_initPFPvjjE>:

} // namespace

TfLiteStatus trained_model_init( void*(*alloc_fnc)(size_t,size_t) ) {
 802e7ec:	b5b0      	push	{r4, r5, r7, lr}
 802e7ee:	b092      	sub	sp, #72	; 0x48
 802e7f0:	af00      	add	r7, sp, #0
 802e7f2:	6278      	str	r0, [r7, #36]	; 0x24
#ifdef EI_CLASSIFIER_ALLOCATION_HEAP
  tensor_arena = (uint8_t*) alloc_fnc(16, kTensorArenaSize);
 802e7f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e7f6:	f242 3150 	movw	r1, #9040	; 0x2350
 802e7fa:	2010      	movs	r0, #16
 802e7fc:	4798      	blx	r3
 802e7fe:	4603      	mov	r3, r0
 802e800:	4aa3      	ldr	r2, [pc, #652]	; (802ea90 <_Z18trained_model_initPFPvjjE+0x2a4>)
 802e802:	6013      	str	r3, [r2, #0]
  if (!tensor_arena) {
 802e804:	4ba2      	ldr	r3, [pc, #648]	; (802ea90 <_Z18trained_model_initPFPvjjE+0x2a4>)
 802e806:	681b      	ldr	r3, [r3, #0]
 802e808:	2b00      	cmp	r3, #0
 802e80a:	d104      	bne.n	802e816 <_Z18trained_model_initPFPvjjE+0x2a>
    ei_printf("ERR: failed to allocate tensor arena\n");
 802e80c:	48a1      	ldr	r0, [pc, #644]	; (802ea94 <_Z18trained_model_initPFPvjjE+0x2a8>)
 802e80e:	f7d7 f84d 	bl	80058ac <_Z9ei_printfPKcz>
    return kTfLiteError;
 802e812:	2301      	movs	r3, #1
 802e814:	e244      	b.n	802eca0 <_Z18trained_model_initPFPvjjE+0x4b4>
  }
#else
  memset(tensor_arena, 0, kTensorArenaSize);
#endif
  tensor_boundary = tensor_arena;
 802e816:	4b9e      	ldr	r3, [pc, #632]	; (802ea90 <_Z18trained_model_initPFPvjjE+0x2a4>)
 802e818:	681b      	ldr	r3, [r3, #0]
 802e81a:	4a9f      	ldr	r2, [pc, #636]	; (802ea98 <_Z18trained_model_initPFPvjjE+0x2ac>)
 802e81c:	6013      	str	r3, [r2, #0]
  current_location = tensor_arena + kTensorArenaSize;
 802e81e:	4b9c      	ldr	r3, [pc, #624]	; (802ea90 <_Z18trained_model_initPFPvjjE+0x2a4>)
 802e820:	681b      	ldr	r3, [r3, #0]
 802e822:	f503 530d 	add.w	r3, r3, #9024	; 0x2340
 802e826:	3310      	adds	r3, #16
 802e828:	4a9c      	ldr	r2, [pc, #624]	; (802ea9c <_Z18trained_model_initPFPvjjE+0x2b0>)
 802e82a:	6013      	str	r3, [r2, #0]
  ctx.AllocatePersistentBuffer = &AllocatePersistentBuffer;
 802e82c:	4b9c      	ldr	r3, [pc, #624]	; (802eaa0 <_Z18trained_model_initPFPvjjE+0x2b4>)
 802e82e:	4a9d      	ldr	r2, [pc, #628]	; (802eaa4 <_Z18trained_model_initPFPvjjE+0x2b8>)
 802e830:	639a      	str	r2, [r3, #56]	; 0x38
  ctx.RequestScratchBufferInArena = &RequestScratchBufferInArena;
 802e832:	4b9b      	ldr	r3, [pc, #620]	; (802eaa0 <_Z18trained_model_initPFPvjjE+0x2b4>)
 802e834:	4a9c      	ldr	r2, [pc, #624]	; (802eaa8 <_Z18trained_model_initPFPvjjE+0x2bc>)
 802e836:	641a      	str	r2, [r3, #64]	; 0x40
  ctx.GetScratchBuffer = &GetScratchBuffer;
 802e838:	4b99      	ldr	r3, [pc, #612]	; (802eaa0 <_Z18trained_model_initPFPvjjE+0x2b4>)
 802e83a:	4a9c      	ldr	r2, [pc, #624]	; (802eaac <_Z18trained_model_initPFPvjjE+0x2c0>)
 802e83c:	645a      	str	r2, [r3, #68]	; 0x44
  ctx.GetTensor = &GetTensor;
 802e83e:	4b98      	ldr	r3, [pc, #608]	; (802eaa0 <_Z18trained_model_initPFPvjjE+0x2b4>)
 802e840:	4a9b      	ldr	r2, [pc, #620]	; (802eab0 <_Z18trained_model_initPFPvjjE+0x2c4>)
 802e842:	651a      	str	r2, [r3, #80]	; 0x50
  ctx.GetEvalTensor = &GetEvalTensor;
 802e844:	4b96      	ldr	r3, [pc, #600]	; (802eaa0 <_Z18trained_model_initPFPvjjE+0x2b4>)
 802e846:	4a9b      	ldr	r2, [pc, #620]	; (802eab4 <_Z18trained_model_initPFPvjjE+0x2c8>)
 802e848:	655a      	str	r2, [r3, #84]	; 0x54
  ctx.tensors = tflTensors;
 802e84a:	4b95      	ldr	r3, [pc, #596]	; (802eaa0 <_Z18trained_model_initPFPvjjE+0x2b4>)
 802e84c:	4a9a      	ldr	r2, [pc, #616]	; (802eab8 <_Z18trained_model_initPFPvjjE+0x2cc>)
 802e84e:	609a      	str	r2, [r3, #8]
  ctx.tensors_size = 23;
 802e850:	4b93      	ldr	r3, [pc, #588]	; (802eaa0 <_Z18trained_model_initPFPvjjE+0x2b4>)
 802e852:	2217      	movs	r2, #23
 802e854:	601a      	str	r2, [r3, #0]
  for (size_t i = 0; i < 23; ++i) {
 802e856:	2300      	movs	r3, #0
 802e858:	647b      	str	r3, [r7, #68]	; 0x44
 802e85a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802e85c:	2b16      	cmp	r3, #22
 802e85e:	f200 810c 	bhi.w	802ea7a <_Z18trained_model_initPFPvjjE+0x28e>
    tflTensors[i].type = tensorData[i].type;
 802e862:	4996      	ldr	r1, [pc, #600]	; (802eabc <_Z18trained_model_initPFPvjjE+0x2d0>)
 802e864:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802e866:	4613      	mov	r3, r2
 802e868:	005b      	lsls	r3, r3, #1
 802e86a:	4413      	add	r3, r2
 802e86c:	00db      	lsls	r3, r3, #3
 802e86e:	440b      	add	r3, r1
 802e870:	3301      	adds	r3, #1
 802e872:	7819      	ldrb	r1, [r3, #0]
 802e874:	4a90      	ldr	r2, [pc, #576]	; (802eab8 <_Z18trained_model_initPFPvjjE+0x2cc>)
 802e876:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802e878:	019b      	lsls	r3, r3, #6
 802e87a:	4413      	add	r3, r2
 802e87c:	460a      	mov	r2, r1
 802e87e:	701a      	strb	r2, [r3, #0]
    tflEvalTensors[i].type = tensorData[i].type;
 802e880:	498e      	ldr	r1, [pc, #568]	; (802eabc <_Z18trained_model_initPFPvjjE+0x2d0>)
 802e882:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802e884:	4613      	mov	r3, r2
 802e886:	005b      	lsls	r3, r3, #1
 802e888:	4413      	add	r3, r2
 802e88a:	00db      	lsls	r3, r3, #3
 802e88c:	440b      	add	r3, r1
 802e88e:	3301      	adds	r3, #1
 802e890:	7818      	ldrb	r0, [r3, #0]
 802e892:	498b      	ldr	r1, [pc, #556]	; (802eac0 <_Z18trained_model_initPFPvjjE+0x2d4>)
 802e894:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802e896:	4613      	mov	r3, r2
 802e898:	005b      	lsls	r3, r3, #1
 802e89a:	4413      	add	r3, r2
 802e89c:	009b      	lsls	r3, r3, #2
 802e89e:	440b      	add	r3, r1
 802e8a0:	3308      	adds	r3, #8
 802e8a2:	4602      	mov	r2, r0
 802e8a4:	701a      	strb	r2, [r3, #0]
    tflTensors[i].is_variable = 0;
 802e8a6:	4a84      	ldr	r2, [pc, #528]	; (802eab8 <_Z18trained_model_initPFPvjjE+0x2cc>)
 802e8a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802e8aa:	019b      	lsls	r3, r3, #6
 802e8ac:	4413      	add	r3, r2
 802e8ae:	332d      	adds	r3, #45	; 0x2d
 802e8b0:	2200      	movs	r2, #0
 802e8b2:	701a      	strb	r2, [r3, #0]

#if defined(EI_CLASSIFIER_ALLOCATION_HEAP)
    tflTensors[i].allocation_type = tensorData[i].allocation_type;
 802e8b4:	4981      	ldr	r1, [pc, #516]	; (802eabc <_Z18trained_model_initPFPvjjE+0x2d0>)
 802e8b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802e8b8:	4613      	mov	r3, r2
 802e8ba:	005b      	lsls	r3, r3, #1
 802e8bc:	4413      	add	r3, r2
 802e8be:	00db      	lsls	r3, r3, #3
 802e8c0:	440b      	add	r3, r1
 802e8c2:	7819      	ldrb	r1, [r3, #0]
 802e8c4:	4a7c      	ldr	r2, [pc, #496]	; (802eab8 <_Z18trained_model_initPFPvjjE+0x2cc>)
 802e8c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802e8c8:	019b      	lsls	r3, r3, #6
 802e8ca:	4413      	add	r3, r2
 802e8cc:	3314      	adds	r3, #20
 802e8ce:	460a      	mov	r2, r1
 802e8d0:	701a      	strb	r2, [r3, #0]
#else
    tflTensors[i].allocation_type = (tensor_arena <= tensorData[i].data && tensorData[i].data < tensor_arena + kTensorArenaSize) ? kTfLiteArenaRw : kTfLiteMmapRo;
#endif
    tflTensors[i].bytes = tensorData[i].bytes;
 802e8d2:	497a      	ldr	r1, [pc, #488]	; (802eabc <_Z18trained_model_initPFPvjjE+0x2d0>)
 802e8d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802e8d6:	4613      	mov	r3, r2
 802e8d8:	005b      	lsls	r3, r3, #1
 802e8da:	4413      	add	r3, r2
 802e8dc:	00db      	lsls	r3, r3, #3
 802e8de:	440b      	add	r3, r1
 802e8e0:	330c      	adds	r3, #12
 802e8e2:	681a      	ldr	r2, [r3, #0]
 802e8e4:	4974      	ldr	r1, [pc, #464]	; (802eab8 <_Z18trained_model_initPFPvjjE+0x2cc>)
 802e8e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802e8e8:	019b      	lsls	r3, r3, #6
 802e8ea:	440b      	add	r3, r1
 802e8ec:	3318      	adds	r3, #24
 802e8ee:	601a      	str	r2, [r3, #0]
    tflTensors[i].dims = tensorData[i].dims;
 802e8f0:	4972      	ldr	r1, [pc, #456]	; (802eabc <_Z18trained_model_initPFPvjjE+0x2d0>)
 802e8f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802e8f4:	4613      	mov	r3, r2
 802e8f6:	005b      	lsls	r3, r3, #1
 802e8f8:	4413      	add	r3, r2
 802e8fa:	00db      	lsls	r3, r3, #3
 802e8fc:	440b      	add	r3, r1
 802e8fe:	3308      	adds	r3, #8
 802e900:	681a      	ldr	r2, [r3, #0]
 802e902:	496d      	ldr	r1, [pc, #436]	; (802eab8 <_Z18trained_model_initPFPvjjE+0x2cc>)
 802e904:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802e906:	019b      	lsls	r3, r3, #6
 802e908:	440b      	add	r3, r1
 802e90a:	3308      	adds	r3, #8
 802e90c:	601a      	str	r2, [r3, #0]
    tflEvalTensors[i].dims = tensorData[i].dims;
 802e90e:	496b      	ldr	r1, [pc, #428]	; (802eabc <_Z18trained_model_initPFPvjjE+0x2d0>)
 802e910:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802e912:	4613      	mov	r3, r2
 802e914:	005b      	lsls	r3, r3, #1
 802e916:	4413      	add	r3, r2
 802e918:	00db      	lsls	r3, r3, #3
 802e91a:	440b      	add	r3, r1
 802e91c:	3308      	adds	r3, #8
 802e91e:	6819      	ldr	r1, [r3, #0]
 802e920:	4867      	ldr	r0, [pc, #412]	; (802eac0 <_Z18trained_model_initPFPvjjE+0x2d4>)
 802e922:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802e924:	4613      	mov	r3, r2
 802e926:	005b      	lsls	r3, r3, #1
 802e928:	4413      	add	r3, r2
 802e92a:	009b      	lsls	r3, r3, #2
 802e92c:	4403      	add	r3, r0
 802e92e:	3304      	adds	r3, #4
 802e930:	6019      	str	r1, [r3, #0]

#if defined(EI_CLASSIFIER_ALLOCATION_HEAP)
    if(tflTensors[i].allocation_type == kTfLiteArenaRw){
 802e932:	4a61      	ldr	r2, [pc, #388]	; (802eab8 <_Z18trained_model_initPFPvjjE+0x2cc>)
 802e934:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802e936:	019b      	lsls	r3, r3, #6
 802e938:	4413      	add	r3, r2
 802e93a:	3314      	adds	r3, #20
 802e93c:	781b      	ldrb	r3, [r3, #0]
 802e93e:	2b02      	cmp	r3, #2
 802e940:	d11e      	bne.n	802e980 <_Z18trained_model_initPFPvjjE+0x194>
      uint8_t* start = (uint8_t*) ((uintptr_t)tensorData[i].data + (uintptr_t) tensor_arena);
 802e942:	495e      	ldr	r1, [pc, #376]	; (802eabc <_Z18trained_model_initPFPvjjE+0x2d0>)
 802e944:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802e946:	4613      	mov	r3, r2
 802e948:	005b      	lsls	r3, r3, #1
 802e94a:	4413      	add	r3, r2
 802e94c:	00db      	lsls	r3, r3, #3
 802e94e:	440b      	add	r3, r1
 802e950:	3304      	adds	r3, #4
 802e952:	681b      	ldr	r3, [r3, #0]
 802e954:	461a      	mov	r2, r3
 802e956:	4b4e      	ldr	r3, [pc, #312]	; (802ea90 <_Z18trained_model_initPFPvjjE+0x2a4>)
 802e958:	681b      	ldr	r3, [r3, #0]
 802e95a:	4413      	add	r3, r2
 802e95c:	63bb      	str	r3, [r7, #56]	; 0x38

     tflTensors[i].data.data =  start;
 802e95e:	4a56      	ldr	r2, [pc, #344]	; (802eab8 <_Z18trained_model_initPFPvjjE+0x2cc>)
 802e960:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802e962:	019b      	lsls	r3, r3, #6
 802e964:	4413      	add	r3, r2
 802e966:	3304      	adds	r3, #4
 802e968:	6bba      	ldr	r2, [r7, #56]	; 0x38
 802e96a:	601a      	str	r2, [r3, #0]
     tflEvalTensors[i].data.data =  start;
 802e96c:	4954      	ldr	r1, [pc, #336]	; (802eac0 <_Z18trained_model_initPFPvjjE+0x2d4>)
 802e96e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802e970:	4613      	mov	r3, r2
 802e972:	005b      	lsls	r3, r3, #1
 802e974:	4413      	add	r3, r2
 802e976:	009b      	lsls	r3, r3, #2
 802e978:	440b      	add	r3, r1
 802e97a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 802e97c:	601a      	str	r2, [r3, #0]
 802e97e:	e01f      	b.n	802e9c0 <_Z18trained_model_initPFPvjjE+0x1d4>
    }
    else {
       tflTensors[i].data.data = tensorData[i].data;
 802e980:	494e      	ldr	r1, [pc, #312]	; (802eabc <_Z18trained_model_initPFPvjjE+0x2d0>)
 802e982:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802e984:	4613      	mov	r3, r2
 802e986:	005b      	lsls	r3, r3, #1
 802e988:	4413      	add	r3, r2
 802e98a:	00db      	lsls	r3, r3, #3
 802e98c:	440b      	add	r3, r1
 802e98e:	3304      	adds	r3, #4
 802e990:	681a      	ldr	r2, [r3, #0]
 802e992:	4949      	ldr	r1, [pc, #292]	; (802eab8 <_Z18trained_model_initPFPvjjE+0x2cc>)
 802e994:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802e996:	019b      	lsls	r3, r3, #6
 802e998:	440b      	add	r3, r1
 802e99a:	3304      	adds	r3, #4
 802e99c:	601a      	str	r2, [r3, #0]
       tflEvalTensors[i].data.data = tensorData[i].data;
 802e99e:	4947      	ldr	r1, [pc, #284]	; (802eabc <_Z18trained_model_initPFPvjjE+0x2d0>)
 802e9a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802e9a2:	4613      	mov	r3, r2
 802e9a4:	005b      	lsls	r3, r3, #1
 802e9a6:	4413      	add	r3, r2
 802e9a8:	00db      	lsls	r3, r3, #3
 802e9aa:	440b      	add	r3, r1
 802e9ac:	3304      	adds	r3, #4
 802e9ae:	6819      	ldr	r1, [r3, #0]
 802e9b0:	4843      	ldr	r0, [pc, #268]	; (802eac0 <_Z18trained_model_initPFPvjjE+0x2d4>)
 802e9b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802e9b4:	4613      	mov	r3, r2
 802e9b6:	005b      	lsls	r3, r3, #1
 802e9b8:	4413      	add	r3, r2
 802e9ba:	009b      	lsls	r3, r3, #2
 802e9bc:	4403      	add	r3, r0
 802e9be:	6019      	str	r1, [r3, #0]
    }
#else
    tflTensors[i].data.data = tensorData[i].data;
    tflEvalTensors[i].data.data = tensorData[i].data;
#endif // EI_CLASSIFIER_ALLOCATION_HEAP
    tflTensors[i].quantization = tensorData[i].quantization;
 802e9c0:	4a3d      	ldr	r2, [pc, #244]	; (802eab8 <_Z18trained_model_initPFPvjjE+0x2cc>)
 802e9c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802e9c4:	019b      	lsls	r3, r3, #6
 802e9c6:	4413      	add	r3, r2
 802e9c8:	f103 0030 	add.w	r0, r3, #48	; 0x30
 802e9cc:	493b      	ldr	r1, [pc, #236]	; (802eabc <_Z18trained_model_initPFPvjjE+0x2d0>)
 802e9ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802e9d0:	4613      	mov	r3, r2
 802e9d2:	005b      	lsls	r3, r3, #1
 802e9d4:	4413      	add	r3, r2
 802e9d6:	00db      	lsls	r3, r3, #3
 802e9d8:	440b      	add	r3, r1
 802e9da:	f103 0210 	add.w	r2, r3, #16
 802e9de:	4603      	mov	r3, r0
 802e9e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 802e9e4:	e883 0003 	stmia.w	r3, {r0, r1}
    if (tflTensors[i].quantization.type == kTfLiteAffineQuantization) {
 802e9e8:	4a33      	ldr	r2, [pc, #204]	; (802eab8 <_Z18trained_model_initPFPvjjE+0x2cc>)
 802e9ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802e9ec:	019b      	lsls	r3, r3, #6
 802e9ee:	4413      	add	r3, r2
 802e9f0:	3330      	adds	r3, #48	; 0x30
 802e9f2:	781b      	ldrb	r3, [r3, #0]
 802e9f4:	2b01      	cmp	r3, #1
 802e9f6:	d11b      	bne.n	802ea30 <_Z18trained_model_initPFPvjjE+0x244>
      TfLiteAffineQuantization const* quant = ((TfLiteAffineQuantization const*)(tensorData[i].quantization.params));
 802e9f8:	4930      	ldr	r1, [pc, #192]	; (802eabc <_Z18trained_model_initPFPvjjE+0x2d0>)
 802e9fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802e9fc:	4613      	mov	r3, r2
 802e9fe:	005b      	lsls	r3, r3, #1
 802ea00:	4413      	add	r3, r2
 802ea02:	00db      	lsls	r3, r3, #3
 802ea04:	440b      	add	r3, r1
 802ea06:	3314      	adds	r3, #20
 802ea08:	681b      	ldr	r3, [r3, #0]
 802ea0a:	637b      	str	r3, [r7, #52]	; 0x34
      tflTensors[i].params.scale = quant->scale->data[0];
 802ea0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802ea0e:	681b      	ldr	r3, [r3, #0]
 802ea10:	685a      	ldr	r2, [r3, #4]
 802ea12:	4929      	ldr	r1, [pc, #164]	; (802eab8 <_Z18trained_model_initPFPvjjE+0x2cc>)
 802ea14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802ea16:	019b      	lsls	r3, r3, #6
 802ea18:	440b      	add	r3, r1
 802ea1a:	330c      	adds	r3, #12
 802ea1c:	601a      	str	r2, [r3, #0]
      tflTensors[i].params.zero_point = quant->zero_point->data[0];
 802ea1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802ea20:	685b      	ldr	r3, [r3, #4]
 802ea22:	685a      	ldr	r2, [r3, #4]
 802ea24:	4924      	ldr	r1, [pc, #144]	; (802eab8 <_Z18trained_model_initPFPvjjE+0x2cc>)
 802ea26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802ea28:	019b      	lsls	r3, r3, #6
 802ea2a:	440b      	add	r3, r1
 802ea2c:	3310      	adds	r3, #16
 802ea2e:	601a      	str	r2, [r3, #0]
    }
    if (tflTensors[i].allocation_type == kTfLiteArenaRw) {
 802ea30:	4a21      	ldr	r2, [pc, #132]	; (802eab8 <_Z18trained_model_initPFPvjjE+0x2cc>)
 802ea32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802ea34:	019b      	lsls	r3, r3, #6
 802ea36:	4413      	add	r3, r2
 802ea38:	3314      	adds	r3, #20
 802ea3a:	781b      	ldrb	r3, [r3, #0]
 802ea3c:	2b02      	cmp	r3, #2
 802ea3e:	d118      	bne.n	802ea72 <_Z18trained_model_initPFPvjjE+0x286>
      auto data_end_ptr = (uint8_t*)tflTensors[i].data.data + tensorData[i].bytes;
 802ea40:	4a1d      	ldr	r2, [pc, #116]	; (802eab8 <_Z18trained_model_initPFPvjjE+0x2cc>)
 802ea42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802ea44:	019b      	lsls	r3, r3, #6
 802ea46:	4413      	add	r3, r2
 802ea48:	3304      	adds	r3, #4
 802ea4a:	6819      	ldr	r1, [r3, #0]
 802ea4c:	481b      	ldr	r0, [pc, #108]	; (802eabc <_Z18trained_model_initPFPvjjE+0x2d0>)
 802ea4e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802ea50:	4613      	mov	r3, r2
 802ea52:	005b      	lsls	r3, r3, #1
 802ea54:	4413      	add	r3, r2
 802ea56:	00db      	lsls	r3, r3, #3
 802ea58:	4403      	add	r3, r0
 802ea5a:	330c      	adds	r3, #12
 802ea5c:	681b      	ldr	r3, [r3, #0]
 802ea5e:	440b      	add	r3, r1
 802ea60:	633b      	str	r3, [r7, #48]	; 0x30
      if (data_end_ptr > tensor_boundary) {
 802ea62:	4b0d      	ldr	r3, [pc, #52]	; (802ea98 <_Z18trained_model_initPFPvjjE+0x2ac>)
 802ea64:	681b      	ldr	r3, [r3, #0]
 802ea66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802ea68:	429a      	cmp	r2, r3
 802ea6a:	d902      	bls.n	802ea72 <_Z18trained_model_initPFPvjjE+0x286>
        tensor_boundary = data_end_ptr;
 802ea6c:	4a0a      	ldr	r2, [pc, #40]	; (802ea98 <_Z18trained_model_initPFPvjjE+0x2ac>)
 802ea6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802ea70:	6013      	str	r3, [r2, #0]
  for (size_t i = 0; i < 23; ++i) {
 802ea72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802ea74:	3301      	adds	r3, #1
 802ea76:	647b      	str	r3, [r7, #68]	; 0x44
 802ea78:	e6ef      	b.n	802e85a <_Z18trained_model_initPFPvjjE+0x6e>
      }
    }
  }
  if (tensor_boundary > current_location /* end of arena size */) {
 802ea7a:	4b07      	ldr	r3, [pc, #28]	; (802ea98 <_Z18trained_model_initPFPvjjE+0x2ac>)
 802ea7c:	681a      	ldr	r2, [r3, #0]
 802ea7e:	4b07      	ldr	r3, [pc, #28]	; (802ea9c <_Z18trained_model_initPFPvjjE+0x2b0>)
 802ea80:	681b      	ldr	r3, [r3, #0]
 802ea82:	429a      	cmp	r2, r3
 802ea84:	d920      	bls.n	802eac8 <_Z18trained_model_initPFPvjjE+0x2dc>
    ei_printf("ERR: tensor arena is too small, does not fit model - even without scratch buffers\n");
 802ea86:	480f      	ldr	r0, [pc, #60]	; (802eac4 <_Z18trained_model_initPFPvjjE+0x2d8>)
 802ea88:	f7d6 ff10 	bl	80058ac <_Z9ei_printfPKcz>
    return kTfLiteError;
 802ea8c:	2301      	movs	r3, #1
 802ea8e:	e107      	b.n	802eca0 <_Z18trained_model_initPFPvjjE+0x4b4>
 802ea90:	20000714 	.word	0x20000714
 802ea94:	08035e54 	.word	0x08035e54
 802ea98:	20000718 	.word	0x20000718
 802ea9c:	2000071c 	.word	0x2000071c
 802eaa0:	20000720 	.word	0x20000720
 802eaa4:	0802e635 	.word	0x0802e635
 802eaa8:	0802e6dd 	.word	0x0802e6dd
 802eaac:	0802e769 	.word	0x0802e769
 802eab0:	0802e7a1 	.word	0x0802e7a1
 802eab4:	0802e7c5 	.word	0x0802e7c5
 802eab8:	20000778 	.word	0x20000778
 802eabc:	200001e4 	.word	0x200001e4
 802eac0:	20000d38 	.word	0x20000d38
 802eac4:	08035e7c 	.word	0x08035e7c
  }
  registrations[OP_RESHAPE] = Register_RESHAPE();
 802eac8:	4c77      	ldr	r4, [pc, #476]	; (802eca8 <_Z18trained_model_initPFPvjjE+0x4bc>)
 802eaca:	463b      	mov	r3, r7
 802eacc:	4618      	mov	r0, r3
 802eace:	f7fe f90b 	bl	802cce8 <_ZN6tflite3ops5micro16Register_RESHAPEEv>
 802ead2:	4625      	mov	r5, r4
 802ead4:	463c      	mov	r4, r7
 802ead6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 802ead8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 802eada:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 802eade:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
  registrations[OP_CONV_2D] = Register_CONV_2D();
 802eae2:	4c71      	ldr	r4, [pc, #452]	; (802eca8 <_Z18trained_model_initPFPvjjE+0x4bc>)
 802eae4:	463b      	mov	r3, r7
 802eae6:	4618      	mov	r0, r3
 802eae8:	f7fc f820 	bl	802ab2c <_ZN6tflite16Register_CONV_2DEv>
 802eaec:	3420      	adds	r4, #32
 802eaee:	463d      	mov	r5, r7
 802eaf0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802eaf2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802eaf4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 802eaf8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  registrations[OP_MAX_POOL_2D] = Register_MAX_POOL_2D();
 802eafc:	4c6a      	ldr	r4, [pc, #424]	; (802eca8 <_Z18trained_model_initPFPvjjE+0x4bc>)
 802eafe:	463b      	mov	r3, r7
 802eb00:	4618      	mov	r0, r3
 802eb02:	f7fd ff05 	bl	802c910 <_ZN6tflite3ops5micro20Register_MAX_POOL_2DEv>
 802eb06:	3440      	adds	r4, #64	; 0x40
 802eb08:	463d      	mov	r5, r7
 802eb0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802eb0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802eb0e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 802eb12:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  registrations[OP_FULLY_CONNECTED] = Register_FULLY_CONNECTED();
 802eb16:	4c64      	ldr	r4, [pc, #400]	; (802eca8 <_Z18trained_model_initPFPvjjE+0x4bc>)
 802eb18:	463b      	mov	r3, r7
 802eb1a:	4618      	mov	r0, r3
 802eb1c:	f7fd f936 	bl	802bd8c <_ZN6tflite24Register_FULLY_CONNECTEDEv>
 802eb20:	3460      	adds	r4, #96	; 0x60
 802eb22:	463d      	mov	r5, r7
 802eb24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802eb26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802eb28:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 802eb2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  registrations[OP_SOFTMAX] = Register_SOFTMAX();
 802eb30:	4c5d      	ldr	r4, [pc, #372]	; (802eca8 <_Z18trained_model_initPFPvjjE+0x4bc>)
 802eb32:	463b      	mov	r3, r7
 802eb34:	4618      	mov	r0, r3
 802eb36:	f7fe fc53 	bl	802d3e0 <_ZN6tflite16Register_SOFTMAXEv>
 802eb3a:	3480      	adds	r4, #128	; 0x80
 802eb3c:	463d      	mov	r5, r7
 802eb3e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802eb40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802eb42:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 802eb46:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  for (size_t i = 0; i < 11; ++i) {
 802eb4a:	2300      	movs	r3, #0
 802eb4c:	643b      	str	r3, [r7, #64]	; 0x40
 802eb4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802eb50:	2b0a      	cmp	r3, #10
 802eb52:	d86f      	bhi.n	802ec34 <_Z18trained_model_initPFPvjjE+0x448>
    tflNodes[i].inputs = nodeData[i].inputs;
 802eb54:	4a55      	ldr	r2, [pc, #340]	; (802ecac <_Z18trained_model_initPFPvjjE+0x4c0>)
 802eb56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802eb58:	011b      	lsls	r3, r3, #4
 802eb5a:	4413      	add	r3, r2
 802eb5c:	6819      	ldr	r1, [r3, #0]
 802eb5e:	4854      	ldr	r0, [pc, #336]	; (802ecb0 <_Z18trained_model_initPFPvjjE+0x4c4>)
 802eb60:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 802eb62:	4613      	mov	r3, r2
 802eb64:	00db      	lsls	r3, r3, #3
 802eb66:	4413      	add	r3, r2
 802eb68:	009b      	lsls	r3, r3, #2
 802eb6a:	4403      	add	r3, r0
 802eb6c:	6019      	str	r1, [r3, #0]
    tflNodes[i].outputs = nodeData[i].outputs;
 802eb6e:	4a4f      	ldr	r2, [pc, #316]	; (802ecac <_Z18trained_model_initPFPvjjE+0x4c0>)
 802eb70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802eb72:	011b      	lsls	r3, r3, #4
 802eb74:	4413      	add	r3, r2
 802eb76:	3304      	adds	r3, #4
 802eb78:	6819      	ldr	r1, [r3, #0]
 802eb7a:	484d      	ldr	r0, [pc, #308]	; (802ecb0 <_Z18trained_model_initPFPvjjE+0x4c4>)
 802eb7c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 802eb7e:	4613      	mov	r3, r2
 802eb80:	00db      	lsls	r3, r3, #3
 802eb82:	4413      	add	r3, r2
 802eb84:	009b      	lsls	r3, r3, #2
 802eb86:	4403      	add	r3, r0
 802eb88:	3304      	adds	r3, #4
 802eb8a:	6019      	str	r1, [r3, #0]
    tflNodes[i].builtin_data = nodeData[i].builtin_data;
 802eb8c:	4a47      	ldr	r2, [pc, #284]	; (802ecac <_Z18trained_model_initPFPvjjE+0x4c0>)
 802eb8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802eb90:	011b      	lsls	r3, r3, #4
 802eb92:	4413      	add	r3, r2
 802eb94:	3308      	adds	r3, #8
 802eb96:	6819      	ldr	r1, [r3, #0]
 802eb98:	4845      	ldr	r0, [pc, #276]	; (802ecb0 <_Z18trained_model_initPFPvjjE+0x4c4>)
 802eb9a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 802eb9c:	4613      	mov	r3, r2
 802eb9e:	00db      	lsls	r3, r3, #3
 802eba0:	4413      	add	r3, r2
 802eba2:	009b      	lsls	r3, r3, #2
 802eba4:	4403      	add	r3, r0
 802eba6:	3314      	adds	r3, #20
 802eba8:	6019      	str	r1, [r3, #0]
tflNodes[i].custom_initial_data = nullptr;
 802ebaa:	4941      	ldr	r1, [pc, #260]	; (802ecb0 <_Z18trained_model_initPFPvjjE+0x4c4>)
 802ebac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 802ebae:	4613      	mov	r3, r2
 802ebb0:	00db      	lsls	r3, r3, #3
 802ebb2:	4413      	add	r3, r2
 802ebb4:	009b      	lsls	r3, r3, #2
 802ebb6:	440b      	add	r3, r1
 802ebb8:	3318      	adds	r3, #24
 802ebba:	2200      	movs	r2, #0
 802ebbc:	601a      	str	r2, [r3, #0]
      tflNodes[i].custom_initial_data_size = 0;
 802ebbe:	493c      	ldr	r1, [pc, #240]	; (802ecb0 <_Z18trained_model_initPFPvjjE+0x4c4>)
 802ebc0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 802ebc2:	4613      	mov	r3, r2
 802ebc4:	00db      	lsls	r3, r3, #3
 802ebc6:	4413      	add	r3, r2
 802ebc8:	009b      	lsls	r3, r3, #2
 802ebca:	440b      	add	r3, r1
 802ebcc:	331c      	adds	r3, #28
 802ebce:	2200      	movs	r2, #0
 802ebd0:	601a      	str	r2, [r3, #0]
if (registrations[nodeData[i].used_op_index].init) {
 802ebd2:	4a36      	ldr	r2, [pc, #216]	; (802ecac <_Z18trained_model_initPFPvjjE+0x4c0>)
 802ebd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802ebd6:	011b      	lsls	r3, r3, #4
 802ebd8:	4413      	add	r3, r2
 802ebda:	330c      	adds	r3, #12
 802ebdc:	781b      	ldrb	r3, [r3, #0]
 802ebde:	4a32      	ldr	r2, [pc, #200]	; (802eca8 <_Z18trained_model_initPFPvjjE+0x4bc>)
 802ebe0:	015b      	lsls	r3, r3, #5
 802ebe2:	4413      	add	r3, r2
 802ebe4:	681b      	ldr	r3, [r3, #0]
 802ebe6:	2b00      	cmp	r3, #0
 802ebe8:	d020      	beq.n	802ec2c <_Z18trained_model_initPFPvjjE+0x440>
      tflNodes[i].user_data = registrations[nodeData[i].used_op_index].init(&ctx, (const char*)tflNodes[i].builtin_data, 0);
 802ebea:	4a30      	ldr	r2, [pc, #192]	; (802ecac <_Z18trained_model_initPFPvjjE+0x4c0>)
 802ebec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802ebee:	011b      	lsls	r3, r3, #4
 802ebf0:	4413      	add	r3, r2
 802ebf2:	330c      	adds	r3, #12
 802ebf4:	781b      	ldrb	r3, [r3, #0]
 802ebf6:	4a2c      	ldr	r2, [pc, #176]	; (802eca8 <_Z18trained_model_initPFPvjjE+0x4bc>)
 802ebf8:	015b      	lsls	r3, r3, #5
 802ebfa:	4413      	add	r3, r2
 802ebfc:	681c      	ldr	r4, [r3, #0]
 802ebfe:	492c      	ldr	r1, [pc, #176]	; (802ecb0 <_Z18trained_model_initPFPvjjE+0x4c4>)
 802ec00:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 802ec02:	4613      	mov	r3, r2
 802ec04:	00db      	lsls	r3, r3, #3
 802ec06:	4413      	add	r3, r2
 802ec08:	009b      	lsls	r3, r3, #2
 802ec0a:	440b      	add	r3, r1
 802ec0c:	3314      	adds	r3, #20
 802ec0e:	681b      	ldr	r3, [r3, #0]
 802ec10:	2200      	movs	r2, #0
 802ec12:	4619      	mov	r1, r3
 802ec14:	4827      	ldr	r0, [pc, #156]	; (802ecb4 <_Z18trained_model_initPFPvjjE+0x4c8>)
 802ec16:	47a0      	blx	r4
 802ec18:	4601      	mov	r1, r0
 802ec1a:	4825      	ldr	r0, [pc, #148]	; (802ecb0 <_Z18trained_model_initPFPvjjE+0x4c4>)
 802ec1c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 802ec1e:	4613      	mov	r3, r2
 802ec20:	00db      	lsls	r3, r3, #3
 802ec22:	4413      	add	r3, r2
 802ec24:	009b      	lsls	r3, r3, #2
 802ec26:	4403      	add	r3, r0
 802ec28:	3310      	adds	r3, #16
 802ec2a:	6019      	str	r1, [r3, #0]
  for (size_t i = 0; i < 11; ++i) {
 802ec2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802ec2e:	3301      	adds	r3, #1
 802ec30:	643b      	str	r3, [r7, #64]	; 0x40
 802ec32:	e78c      	b.n	802eb4e <_Z18trained_model_initPFPvjjE+0x362>
    }
  }
  for (size_t i = 0; i < 11; ++i) {
 802ec34:	2300      	movs	r3, #0
 802ec36:	63fb      	str	r3, [r7, #60]	; 0x3c
 802ec38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802ec3a:	2b0a      	cmp	r3, #10
 802ec3c:	d82f      	bhi.n	802ec9e <_Z18trained_model_initPFPvjjE+0x4b2>
    if (registrations[nodeData[i].used_op_index].prepare) {
 802ec3e:	4a1b      	ldr	r2, [pc, #108]	; (802ecac <_Z18trained_model_initPFPvjjE+0x4c0>)
 802ec40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802ec42:	011b      	lsls	r3, r3, #4
 802ec44:	4413      	add	r3, r2
 802ec46:	330c      	adds	r3, #12
 802ec48:	781b      	ldrb	r3, [r3, #0]
 802ec4a:	4a17      	ldr	r2, [pc, #92]	; (802eca8 <_Z18trained_model_initPFPvjjE+0x4bc>)
 802ec4c:	015b      	lsls	r3, r3, #5
 802ec4e:	4413      	add	r3, r2
 802ec50:	3308      	adds	r3, #8
 802ec52:	681b      	ldr	r3, [r3, #0]
 802ec54:	2b00      	cmp	r3, #0
 802ec56:	d01e      	beq.n	802ec96 <_Z18trained_model_initPFPvjjE+0x4aa>
      TfLiteStatus status = registrations[nodeData[i].used_op_index].prepare(&ctx, &tflNodes[i]);
 802ec58:	4a14      	ldr	r2, [pc, #80]	; (802ecac <_Z18trained_model_initPFPvjjE+0x4c0>)
 802ec5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802ec5c:	011b      	lsls	r3, r3, #4
 802ec5e:	4413      	add	r3, r2
 802ec60:	330c      	adds	r3, #12
 802ec62:	781b      	ldrb	r3, [r3, #0]
 802ec64:	4a10      	ldr	r2, [pc, #64]	; (802eca8 <_Z18trained_model_initPFPvjjE+0x4bc>)
 802ec66:	015b      	lsls	r3, r3, #5
 802ec68:	4413      	add	r3, r2
 802ec6a:	3308      	adds	r3, #8
 802ec6c:	681c      	ldr	r4, [r3, #0]
 802ec6e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 802ec70:	4613      	mov	r3, r2
 802ec72:	00db      	lsls	r3, r3, #3
 802ec74:	4413      	add	r3, r2
 802ec76:	009b      	lsls	r3, r3, #2
 802ec78:	4a0d      	ldr	r2, [pc, #52]	; (802ecb0 <_Z18trained_model_initPFPvjjE+0x4c4>)
 802ec7a:	4413      	add	r3, r2
 802ec7c:	4619      	mov	r1, r3
 802ec7e:	480d      	ldr	r0, [pc, #52]	; (802ecb4 <_Z18trained_model_initPFPvjjE+0x4c8>)
 802ec80:	47a0      	blx	r4
 802ec82:	4603      	mov	r3, r0
 802ec84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      if (status != kTfLiteOk) {
 802ec88:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 802ec8c:	2b00      	cmp	r3, #0
 802ec8e:	d002      	beq.n	802ec96 <_Z18trained_model_initPFPvjjE+0x4aa>
        return status;
 802ec90:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 802ec94:	e004      	b.n	802eca0 <_Z18trained_model_initPFPvjjE+0x4b4>
  for (size_t i = 0; i < 11; ++i) {
 802ec96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802ec98:	3301      	adds	r3, #1
 802ec9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 802ec9c:	e7cc      	b.n	802ec38 <_Z18trained_model_initPFPvjjE+0x44c>
      }
    }
  }
  return kTfLiteOk;
 802ec9e:	2300      	movs	r3, #0
}
 802eca0:	4618      	mov	r0, r3
 802eca2:	3748      	adds	r7, #72	; 0x48
 802eca4:	46bd      	mov	sp, r7
 802eca6:	bdb0      	pop	{r4, r5, r7, pc}
 802eca8:	20000e4c 	.word	0x20000e4c
 802ecac:	08037e78 	.word	0x08037e78
 802ecb0:	20000eec 	.word	0x20000eec
 802ecb4:	20000720 	.word	0x20000720

0802ecb8 <_Z19trained_model_inputi>:

static const int inTensorIndices[] = {
  0, 
};
TfLiteTensor* trained_model_input(int index) {
 802ecb8:	b480      	push	{r7}
 802ecba:	b083      	sub	sp, #12
 802ecbc:	af00      	add	r7, sp, #0
 802ecbe:	6078      	str	r0, [r7, #4]
  return &ctx.tensors[inTensorIndices[index]];
 802ecc0:	4b05      	ldr	r3, [pc, #20]	; (802ecd8 <_Z19trained_model_inputi+0x20>)
 802ecc2:	689a      	ldr	r2, [r3, #8]
 802ecc4:	2300      	movs	r3, #0
 802ecc6:	019b      	lsls	r3, r3, #6
 802ecc8:	4413      	add	r3, r2
}
 802ecca:	4618      	mov	r0, r3
 802eccc:	370c      	adds	r7, #12
 802ecce:	46bd      	mov	sp, r7
 802ecd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ecd4:	4770      	bx	lr
 802ecd6:	bf00      	nop
 802ecd8:	20000720 	.word	0x20000720

0802ecdc <_Z20trained_model_outputi>:

static const int outTensorIndices[] = {
  22, 
};
TfLiteTensor* trained_model_output(int index) {
 802ecdc:	b480      	push	{r7}
 802ecde:	b083      	sub	sp, #12
 802ece0:	af00      	add	r7, sp, #0
 802ece2:	6078      	str	r0, [r7, #4]
  return &ctx.tensors[outTensorIndices[index]];
 802ece4:	4b05      	ldr	r3, [pc, #20]	; (802ecfc <_Z20trained_model_outputi+0x20>)
 802ece6:	689a      	ldr	r2, [r3, #8]
 802ece8:	2316      	movs	r3, #22
 802ecea:	019b      	lsls	r3, r3, #6
 802ecec:	4413      	add	r3, r2
}
 802ecee:	4618      	mov	r0, r3
 802ecf0:	370c      	adds	r7, #12
 802ecf2:	46bd      	mov	sp, r7
 802ecf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ecf8:	4770      	bx	lr
 802ecfa:	bf00      	nop
 802ecfc:	20000720 	.word	0x20000720

0802ed00 <_Z20trained_model_invokev>:

TfLiteStatus trained_model_invoke() {
 802ed00:	b590      	push	{r4, r7, lr}
 802ed02:	b083      	sub	sp, #12
 802ed04:	af00      	add	r7, sp, #0
  for (size_t i = 0; i < 11; ++i) {
 802ed06:	2300      	movs	r3, #0
 802ed08:	607b      	str	r3, [r7, #4]
 802ed0a:	687b      	ldr	r3, [r7, #4]
 802ed0c:	2b0a      	cmp	r3, #10
 802ed0e:	d81f      	bhi.n	802ed50 <_Z20trained_model_invokev+0x50>
    TfLiteStatus status = registrations[nodeData[i].used_op_index].invoke(&ctx, &tflNodes[i]);
 802ed10:	4a12      	ldr	r2, [pc, #72]	; (802ed5c <_Z20trained_model_invokev+0x5c>)
 802ed12:	687b      	ldr	r3, [r7, #4]
 802ed14:	011b      	lsls	r3, r3, #4
 802ed16:	4413      	add	r3, r2
 802ed18:	330c      	adds	r3, #12
 802ed1a:	781b      	ldrb	r3, [r3, #0]
 802ed1c:	4a10      	ldr	r2, [pc, #64]	; (802ed60 <_Z20trained_model_invokev+0x60>)
 802ed1e:	015b      	lsls	r3, r3, #5
 802ed20:	4413      	add	r3, r2
 802ed22:	330c      	adds	r3, #12
 802ed24:	681c      	ldr	r4, [r3, #0]
 802ed26:	687a      	ldr	r2, [r7, #4]
 802ed28:	4613      	mov	r3, r2
 802ed2a:	00db      	lsls	r3, r3, #3
 802ed2c:	4413      	add	r3, r2
 802ed2e:	009b      	lsls	r3, r3, #2
 802ed30:	4a0c      	ldr	r2, [pc, #48]	; (802ed64 <_Z20trained_model_invokev+0x64>)
 802ed32:	4413      	add	r3, r2
 802ed34:	4619      	mov	r1, r3
 802ed36:	480c      	ldr	r0, [pc, #48]	; (802ed68 <_Z20trained_model_invokev+0x68>)
 802ed38:	47a0      	blx	r4
 802ed3a:	4603      	mov	r3, r0
 802ed3c:	70fb      	strb	r3, [r7, #3]
      ei_printf("\n");
    }
    ei_printf("\n");
#endif // EI_CLASSIFIER_PRINT_STATE

    if (status != kTfLiteOk) {
 802ed3e:	78fb      	ldrb	r3, [r7, #3]
 802ed40:	2b00      	cmp	r3, #0
 802ed42:	d001      	beq.n	802ed48 <_Z20trained_model_invokev+0x48>
      return status;
 802ed44:	78fb      	ldrb	r3, [r7, #3]
 802ed46:	e004      	b.n	802ed52 <_Z20trained_model_invokev+0x52>
  for (size_t i = 0; i < 11; ++i) {
 802ed48:	687b      	ldr	r3, [r7, #4]
 802ed4a:	3301      	adds	r3, #1
 802ed4c:	607b      	str	r3, [r7, #4]
 802ed4e:	e7dc      	b.n	802ed0a <_Z20trained_model_invokev+0xa>
    }
  }
  return kTfLiteOk;
 802ed50:	2300      	movs	r3, #0
}
 802ed52:	4618      	mov	r0, r3
 802ed54:	370c      	adds	r7, #12
 802ed56:	46bd      	mov	sp, r7
 802ed58:	bd90      	pop	{r4, r7, pc}
 802ed5a:	bf00      	nop
 802ed5c:	08037e78 	.word	0x08037e78
 802ed60:	20000e4c 	.word	0x20000e4c
 802ed64:	20000eec 	.word	0x20000eec
 802ed68:	20000720 	.word	0x20000720

0802ed6c <_Z19trained_model_resetPFvPvE>:

TfLiteStatus trained_model_reset( void (*free_fnc)(void* ptr) ) {
 802ed6c:	b580      	push	{r7, lr}
 802ed6e:	b084      	sub	sp, #16
 802ed70:	af00      	add	r7, sp, #0
 802ed72:	6078      	str	r0, [r7, #4]
#ifdef EI_CLASSIFIER_ALLOCATION_HEAP
  free_fnc(tensor_arena);
 802ed74:	4b10      	ldr	r3, [pc, #64]	; (802edb8 <_Z19trained_model_resetPFvPvE+0x4c>)
 802ed76:	681a      	ldr	r2, [r3, #0]
 802ed78:	687b      	ldr	r3, [r7, #4]
 802ed7a:	4610      	mov	r0, r2
 802ed7c:	4798      	blx	r3
#endif

  // scratch buffers are allocated within the arena, so just reset the counter so memory can be reused
  scratch_buffers_ix = 0;
 802ed7e:	4b0f      	ldr	r3, [pc, #60]	; (802edbc <_Z19trained_model_resetPFvPvE+0x50>)
 802ed80:	2200      	movs	r2, #0
 802ed82:	601a      	str	r2, [r3, #0]

  // overflow buffers are on the heap, so free them first
  for (size_t ix = 0; ix < overflow_buffers_ix; ix++) {
 802ed84:	2300      	movs	r3, #0
 802ed86:	60fb      	str	r3, [r7, #12]
 802ed88:	4b0d      	ldr	r3, [pc, #52]	; (802edc0 <_Z19trained_model_resetPFvPvE+0x54>)
 802ed8a:	681b      	ldr	r3, [r3, #0]
 802ed8c:	68fa      	ldr	r2, [r7, #12]
 802ed8e:	429a      	cmp	r2, r3
 802ed90:	d20a      	bcs.n	802eda8 <_Z19trained_model_resetPFvPvE+0x3c>
    ei_free(overflow_buffers[ix]);
 802ed92:	4a0c      	ldr	r2, [pc, #48]	; (802edc4 <_Z19trained_model_resetPFvPvE+0x58>)
 802ed94:	68fb      	ldr	r3, [r7, #12]
 802ed96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802ed9a:	4618      	mov	r0, r3
 802ed9c:	f7f8 fdce 	bl	802793c <_Z7ei_freePv>
  for (size_t ix = 0; ix < overflow_buffers_ix; ix++) {
 802eda0:	68fb      	ldr	r3, [r7, #12]
 802eda2:	3301      	adds	r3, #1
 802eda4:	60fb      	str	r3, [r7, #12]
 802eda6:	e7ef      	b.n	802ed88 <_Z19trained_model_resetPFvPvE+0x1c>
  }
  overflow_buffers_ix = 0;
 802eda8:	4b05      	ldr	r3, [pc, #20]	; (802edc0 <_Z19trained_model_resetPFvPvE+0x54>)
 802edaa:	2200      	movs	r2, #0
 802edac:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 802edae:	2300      	movs	r3, #0
}
 802edb0:	4618      	mov	r0, r3
 802edb2:	3710      	adds	r7, #16
 802edb4:	46bd      	mov	sp, r7
 802edb6:	bd80      	pop	{r7, pc}
 802edb8:	20000714 	.word	0x20000714
 802edbc:	200010c4 	.word	0x200010c4
 802edc0:	200010a0 	.word	0x200010a0
 802edc4:	20001078 	.word	0x20001078

0802edc8 <_Z41__static_initialization_and_destruction_0ii>:
 802edc8:	b480      	push	{r7}
 802edca:	b083      	sub	sp, #12
 802edcc:	af00      	add	r7, sp, #0
 802edce:	6078      	str	r0, [r7, #4]
 802edd0:	6039      	str	r1, [r7, #0]
 802edd2:	687b      	ldr	r3, [r7, #4]
 802edd4:	2b01      	cmp	r3, #1
 802edd6:	d14b      	bne.n	802ee70 <_Z41__static_initialization_and_destruction_0ii+0xa8>
 802edd8:	683b      	ldr	r3, [r7, #0]
 802edda:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802edde:	4293      	cmp	r3, r2
 802ede0:	d146      	bne.n	802ee70 <_Z41__static_initialization_and_destruction_0ii+0xa8>
  { kTfLiteArenaRw, kTfLiteInt8, tensor_arena + 3968, (TfLiteIntArray*)&tensor_dimension0, 3960, {kTfLiteAffineQuantization, const_cast<void*>(static_cast<const void*>(&quant0))}, },
 802ede2:	4b26      	ldr	r3, [pc, #152]	; (802ee7c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 802ede4:	681b      	ldr	r3, [r3, #0]
 802ede6:	f503 6378 	add.w	r3, r3, #3968	; 0xf80
};const NodeInfo_t nodeData[] = {
 802edea:	4a25      	ldr	r2, [pc, #148]	; (802ee80 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 802edec:	6053      	str	r3, [r2, #4]
 802edee:	4b23      	ldr	r3, [pc, #140]	; (802ee7c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 802edf0:	681b      	ldr	r3, [r3, #0]
 802edf2:	4a23      	ldr	r2, [pc, #140]	; (802ee80 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 802edf4:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
  { kTfLiteArenaRw, kTfLiteInt8, tensor_arena + 3968, (TfLiteIntArray*)&tensor_dimension13, 792, {kTfLiteAffineQuantization, const_cast<void*>(static_cast<const void*>(&quant13))}, },
 802edf8:	4b20      	ldr	r3, [pc, #128]	; (802ee7c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 802edfa:	681b      	ldr	r3, [r3, #0]
 802edfc:	f503 6378 	add.w	r3, r3, #3968	; 0xf80
};const NodeInfo_t nodeData[] = {
 802ee00:	4a1f      	ldr	r2, [pc, #124]	; (802ee80 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 802ee02:	f8c2 313c 	str.w	r3, [r2, #316]	; 0x13c
 802ee06:	4b1d      	ldr	r3, [pc, #116]	; (802ee7c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 802ee08:	681b      	ldr	r3, [r3, #0]
 802ee0a:	4a1d      	ldr	r2, [pc, #116]	; (802ee80 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 802ee0c:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
  { kTfLiteArenaRw, kTfLiteInt8, tensor_arena + 800, (TfLiteIntArray*)&tensor_dimension15, 400, {kTfLiteAffineQuantization, const_cast<void*>(static_cast<const void*>(&quant15))}, },
 802ee10:	4b1a      	ldr	r3, [pc, #104]	; (802ee7c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 802ee12:	681b      	ldr	r3, [r3, #0]
 802ee14:	f503 7348 	add.w	r3, r3, #800	; 0x320
};const NodeInfo_t nodeData[] = {
 802ee18:	4a19      	ldr	r2, [pc, #100]	; (802ee80 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 802ee1a:	f8c2 316c 	str.w	r3, [r2, #364]	; 0x16c
 802ee1e:	4b17      	ldr	r3, [pc, #92]	; (802ee7c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 802ee20:	681b      	ldr	r3, [r3, #0]
 802ee22:	4a17      	ldr	r2, [pc, #92]	; (802ee80 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 802ee24:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184
  { kTfLiteArenaRw, kTfLiteInt8, tensor_arena + 800, (TfLiteIntArray*)&tensor_dimension17, 800, {kTfLiteAffineQuantization, const_cast<void*>(static_cast<const void*>(&quant17))}, },
 802ee28:	4b14      	ldr	r3, [pc, #80]	; (802ee7c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 802ee2a:	681b      	ldr	r3, [r3, #0]
 802ee2c:	f503 7348 	add.w	r3, r3, #800	; 0x320
};const NodeInfo_t nodeData[] = {
 802ee30:	4a13      	ldr	r2, [pc, #76]	; (802ee80 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 802ee32:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c
 802ee36:	4b11      	ldr	r3, [pc, #68]	; (802ee7c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 802ee38:	681b      	ldr	r3, [r3, #0]
 802ee3a:	4a11      	ldr	r2, [pc, #68]	; (802ee80 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 802ee3c:	f8c2 31b4 	str.w	r3, [r2, #436]	; 0x1b4
  { kTfLiteArenaRw, kTfLiteInt8, tensor_arena + 800, (TfLiteIntArray*)&tensor_dimension19, 400, {kTfLiteAffineQuantization, const_cast<void*>(static_cast<const void*>(&quant19))}, },
 802ee40:	4b0e      	ldr	r3, [pc, #56]	; (802ee7c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 802ee42:	681b      	ldr	r3, [r3, #0]
 802ee44:	f503 7348 	add.w	r3, r3, #800	; 0x320
};const NodeInfo_t nodeData[] = {
 802ee48:	4a0d      	ldr	r2, [pc, #52]	; (802ee80 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 802ee4a:	f8c2 31cc 	str.w	r3, [r2, #460]	; 0x1cc
 802ee4e:	4b0b      	ldr	r3, [pc, #44]	; (802ee7c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 802ee50:	681b      	ldr	r3, [r3, #0]
 802ee52:	4a0b      	ldr	r2, [pc, #44]	; (802ee80 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 802ee54:	f8c2 31e4 	str.w	r3, [r2, #484]	; 0x1e4
  { kTfLiteArenaRw, kTfLiteInt8, tensor_arena + 400, (TfLiteIntArray*)&tensor_dimension21, 3, {kTfLiteAffineQuantization, const_cast<void*>(static_cast<const void*>(&quant21))}, },
 802ee58:	4b08      	ldr	r3, [pc, #32]	; (802ee7c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 802ee5a:	681b      	ldr	r3, [r3, #0]
 802ee5c:	f503 73c8 	add.w	r3, r3, #400	; 0x190
};const NodeInfo_t nodeData[] = {
 802ee60:	4a07      	ldr	r2, [pc, #28]	; (802ee80 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 802ee62:	f8c2 31fc 	str.w	r3, [r2, #508]	; 0x1fc
 802ee66:	4b05      	ldr	r3, [pc, #20]	; (802ee7c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 802ee68:	681b      	ldr	r3, [r3, #0]
 802ee6a:	4a05      	ldr	r2, [pc, #20]	; (802ee80 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 802ee6c:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
}
 802ee70:	bf00      	nop
 802ee72:	370c      	adds	r7, #12
 802ee74:	46bd      	mov	sp, r7
 802ee76:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ee7a:	4770      	bx	lr
 802ee7c:	20000714 	.word	0x20000714
 802ee80:	200001e4 	.word	0x200001e4

0802ee84 <_GLOBAL__sub_I__Z18trained_model_initPFPvjjE>:
 802ee84:	b580      	push	{r7, lr}
 802ee86:	af00      	add	r7, sp, #0
 802ee88:	f64f 71ff 	movw	r1, #65535	; 0xffff
 802ee8c:	2001      	movs	r0, #1
 802ee8e:	f7ff ff9b 	bl	802edc8 <_Z41__static_initialization_and_destruction_0ii>
 802ee92:	bd80      	pop	{r7, pc}

0802ee94 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 802ee94:	b580      	push	{r7, lr}
 802ee96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 802ee98:	2200      	movs	r2, #0
 802ee9a:	4912      	ldr	r1, [pc, #72]	; (802eee4 <MX_USB_DEVICE_Init+0x50>)
 802ee9c:	4812      	ldr	r0, [pc, #72]	; (802eee8 <MX_USB_DEVICE_Init+0x54>)
 802ee9e:	f7e4 fe26 	bl	8013aee <USBD_Init>
 802eea2:	4603      	mov	r3, r0
 802eea4:	2b00      	cmp	r3, #0
 802eea6:	d001      	beq.n	802eeac <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 802eea8:	f7d6 fe84 	bl	8005bb4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 802eeac:	490f      	ldr	r1, [pc, #60]	; (802eeec <MX_USB_DEVICE_Init+0x58>)
 802eeae:	480e      	ldr	r0, [pc, #56]	; (802eee8 <MX_USB_DEVICE_Init+0x54>)
 802eeb0:	f7e4 fe48 	bl	8013b44 <USBD_RegisterClass>
 802eeb4:	4603      	mov	r3, r0
 802eeb6:	2b00      	cmp	r3, #0
 802eeb8:	d001      	beq.n	802eebe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 802eeba:	f7d6 fe7b 	bl	8005bb4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 802eebe:	490c      	ldr	r1, [pc, #48]	; (802eef0 <MX_USB_DEVICE_Init+0x5c>)
 802eec0:	4809      	ldr	r0, [pc, #36]	; (802eee8 <MX_USB_DEVICE_Init+0x54>)
 802eec2:	f7e4 fda5 	bl	8013a10 <USBD_CDC_RegisterInterface>
 802eec6:	4603      	mov	r3, r0
 802eec8:	2b00      	cmp	r3, #0
 802eeca:	d001      	beq.n	802eed0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 802eecc:	f7d6 fe72 	bl	8005bb4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 802eed0:	4805      	ldr	r0, [pc, #20]	; (802eee8 <MX_USB_DEVICE_Init+0x54>)
 802eed2:	f7e4 fe51 	bl	8013b78 <USBD_Start>
 802eed6:	4603      	mov	r3, r0
 802eed8:	2b00      	cmp	r3, #0
 802eeda:	d001      	beq.n	802eee0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 802eedc:	f7d6 fe6a 	bl	8005bb4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 802eee0:	bf00      	nop
 802eee2:	bd80      	pop	{r7, pc}
 802eee4:	2000041c 	.word	0x2000041c
 802eee8:	200010c8 	.word	0x200010c8
 802eeec:	200000d0 	.word	0x200000d0
 802eef0:	2000040c 	.word	0x2000040c

0802eef4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 802eef4:	b580      	push	{r7, lr}
 802eef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 802eef8:	2200      	movs	r2, #0
 802eefa:	4905      	ldr	r1, [pc, #20]	; (802ef10 <CDC_Init_FS+0x1c>)
 802eefc:	4805      	ldr	r0, [pc, #20]	; (802ef14 <CDC_Init_FS+0x20>)
 802eefe:	f7e4 fd9e 	bl	8013a3e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 802ef02:	4905      	ldr	r1, [pc, #20]	; (802ef18 <CDC_Init_FS+0x24>)
 802ef04:	4803      	ldr	r0, [pc, #12]	; (802ef14 <CDC_Init_FS+0x20>)
 802ef06:	f7e4 fdb4 	bl	8013a72 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 802ef0a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 802ef0c:	4618      	mov	r0, r3
 802ef0e:	bd80      	pop	{r7, pc}
 802ef10:	20001774 	.word	0x20001774
 802ef14:	200010c8 	.word	0x200010c8
 802ef18:	2000138c 	.word	0x2000138c

0802ef1c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 802ef1c:	b480      	push	{r7}
 802ef1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 802ef20:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 802ef22:	4618      	mov	r0, r3
 802ef24:	46bd      	mov	sp, r7
 802ef26:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ef2a:	4770      	bx	lr

0802ef2c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 802ef2c:	b480      	push	{r7}
 802ef2e:	b083      	sub	sp, #12
 802ef30:	af00      	add	r7, sp, #0
 802ef32:	4603      	mov	r3, r0
 802ef34:	6039      	str	r1, [r7, #0]
 802ef36:	71fb      	strb	r3, [r7, #7]
 802ef38:	4613      	mov	r3, r2
 802ef3a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 802ef3c:	79fb      	ldrb	r3, [r7, #7]
 802ef3e:	2b23      	cmp	r3, #35	; 0x23
 802ef40:	d84a      	bhi.n	802efd8 <CDC_Control_FS+0xac>
 802ef42:	a201      	add	r2, pc, #4	; (adr r2, 802ef48 <CDC_Control_FS+0x1c>)
 802ef44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802ef48:	0802efd9 	.word	0x0802efd9
 802ef4c:	0802efd9 	.word	0x0802efd9
 802ef50:	0802efd9 	.word	0x0802efd9
 802ef54:	0802efd9 	.word	0x0802efd9
 802ef58:	0802efd9 	.word	0x0802efd9
 802ef5c:	0802efd9 	.word	0x0802efd9
 802ef60:	0802efd9 	.word	0x0802efd9
 802ef64:	0802efd9 	.word	0x0802efd9
 802ef68:	0802efd9 	.word	0x0802efd9
 802ef6c:	0802efd9 	.word	0x0802efd9
 802ef70:	0802efd9 	.word	0x0802efd9
 802ef74:	0802efd9 	.word	0x0802efd9
 802ef78:	0802efd9 	.word	0x0802efd9
 802ef7c:	0802efd9 	.word	0x0802efd9
 802ef80:	0802efd9 	.word	0x0802efd9
 802ef84:	0802efd9 	.word	0x0802efd9
 802ef88:	0802efd9 	.word	0x0802efd9
 802ef8c:	0802efd9 	.word	0x0802efd9
 802ef90:	0802efd9 	.word	0x0802efd9
 802ef94:	0802efd9 	.word	0x0802efd9
 802ef98:	0802efd9 	.word	0x0802efd9
 802ef9c:	0802efd9 	.word	0x0802efd9
 802efa0:	0802efd9 	.word	0x0802efd9
 802efa4:	0802efd9 	.word	0x0802efd9
 802efa8:	0802efd9 	.word	0x0802efd9
 802efac:	0802efd9 	.word	0x0802efd9
 802efb0:	0802efd9 	.word	0x0802efd9
 802efb4:	0802efd9 	.word	0x0802efd9
 802efb8:	0802efd9 	.word	0x0802efd9
 802efbc:	0802efd9 	.word	0x0802efd9
 802efc0:	0802efd9 	.word	0x0802efd9
 802efc4:	0802efd9 	.word	0x0802efd9
 802efc8:	0802efd9 	.word	0x0802efd9
 802efcc:	0802efd9 	.word	0x0802efd9
 802efd0:	0802efd9 	.word	0x0802efd9
 802efd4:	0802efd9 	.word	0x0802efd9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 802efd8:	bf00      	nop
  }

  return (USBD_OK);
 802efda:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 802efdc:	4618      	mov	r0, r3
 802efde:	370c      	adds	r7, #12
 802efe0:	46bd      	mov	sp, r7
 802efe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802efe6:	4770      	bx	lr

0802efe8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 802efe8:	b580      	push	{r7, lr}
 802efea:	b082      	sub	sp, #8
 802efec:	af00      	add	r7, sp, #0
 802efee:	6078      	str	r0, [r7, #4]
 802eff0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 802eff2:	6879      	ldr	r1, [r7, #4]
 802eff4:	4805      	ldr	r0, [pc, #20]	; (802f00c <CDC_Receive_FS+0x24>)
 802eff6:	f7e4 fd3c 	bl	8013a72 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 802effa:	4804      	ldr	r0, [pc, #16]	; (802f00c <CDC_Receive_FS+0x24>)
 802effc:	f7e4 fd4d 	bl	8013a9a <USBD_CDC_ReceivePacket>
//	 HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
//  }
//  else if(Buf[0] == '0'){
//	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
//  }
  return (USBD_OK);
 802f000:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 802f002:	4618      	mov	r0, r3
 802f004:	3708      	adds	r7, #8
 802f006:	46bd      	mov	sp, r7
 802f008:	bd80      	pop	{r7, pc}
 802f00a:	bf00      	nop
 802f00c:	200010c8 	.word	0x200010c8

0802f010 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 802f010:	b480      	push	{r7}
 802f012:	b083      	sub	sp, #12
 802f014:	af00      	add	r7, sp, #0
 802f016:	4603      	mov	r3, r0
 802f018:	6039      	str	r1, [r7, #0]
 802f01a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 802f01c:	683b      	ldr	r3, [r7, #0]
 802f01e:	2212      	movs	r2, #18
 802f020:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 802f022:	4b03      	ldr	r3, [pc, #12]	; (802f030 <USBD_FS_DeviceDescriptor+0x20>)
}
 802f024:	4618      	mov	r0, r3
 802f026:	370c      	adds	r7, #12
 802f028:	46bd      	mov	sp, r7
 802f02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f02e:	4770      	bx	lr
 802f030:	20000438 	.word	0x20000438

0802f034 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 802f034:	b480      	push	{r7}
 802f036:	b083      	sub	sp, #12
 802f038:	af00      	add	r7, sp, #0
 802f03a:	4603      	mov	r3, r0
 802f03c:	6039      	str	r1, [r7, #0]
 802f03e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 802f040:	683b      	ldr	r3, [r7, #0]
 802f042:	2204      	movs	r2, #4
 802f044:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 802f046:	4b03      	ldr	r3, [pc, #12]	; (802f054 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 802f048:	4618      	mov	r0, r3
 802f04a:	370c      	adds	r7, #12
 802f04c:	46bd      	mov	sp, r7
 802f04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f052:	4770      	bx	lr
 802f054:	2000044c 	.word	0x2000044c

0802f058 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 802f058:	b580      	push	{r7, lr}
 802f05a:	b082      	sub	sp, #8
 802f05c:	af00      	add	r7, sp, #0
 802f05e:	4603      	mov	r3, r0
 802f060:	6039      	str	r1, [r7, #0]
 802f062:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 802f064:	79fb      	ldrb	r3, [r7, #7]
 802f066:	2b00      	cmp	r3, #0
 802f068:	d105      	bne.n	802f076 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 802f06a:	683a      	ldr	r2, [r7, #0]
 802f06c:	4907      	ldr	r1, [pc, #28]	; (802f08c <USBD_FS_ProductStrDescriptor+0x34>)
 802f06e:	4808      	ldr	r0, [pc, #32]	; (802f090 <USBD_FS_ProductStrDescriptor+0x38>)
 802f070:	f7e5 fcff 	bl	8014a72 <USBD_GetString>
 802f074:	e004      	b.n	802f080 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 802f076:	683a      	ldr	r2, [r7, #0]
 802f078:	4904      	ldr	r1, [pc, #16]	; (802f08c <USBD_FS_ProductStrDescriptor+0x34>)
 802f07a:	4805      	ldr	r0, [pc, #20]	; (802f090 <USBD_FS_ProductStrDescriptor+0x38>)
 802f07c:	f7e5 fcf9 	bl	8014a72 <USBD_GetString>
  }
  return USBD_StrDesc;
 802f080:	4b02      	ldr	r3, [pc, #8]	; (802f08c <USBD_FS_ProductStrDescriptor+0x34>)
}
 802f082:	4618      	mov	r0, r3
 802f084:	3708      	adds	r7, #8
 802f086:	46bd      	mov	sp, r7
 802f088:	bd80      	pop	{r7, pc}
 802f08a:	bf00      	nop
 802f08c:	20001b5c 	.word	0x20001b5c
 802f090:	08035ed0 	.word	0x08035ed0

0802f094 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 802f094:	b580      	push	{r7, lr}
 802f096:	b082      	sub	sp, #8
 802f098:	af00      	add	r7, sp, #0
 802f09a:	4603      	mov	r3, r0
 802f09c:	6039      	str	r1, [r7, #0]
 802f09e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 802f0a0:	683a      	ldr	r2, [r7, #0]
 802f0a2:	4904      	ldr	r1, [pc, #16]	; (802f0b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 802f0a4:	4804      	ldr	r0, [pc, #16]	; (802f0b8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 802f0a6:	f7e5 fce4 	bl	8014a72 <USBD_GetString>
  return USBD_StrDesc;
 802f0aa:	4b02      	ldr	r3, [pc, #8]	; (802f0b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 802f0ac:	4618      	mov	r0, r3
 802f0ae:	3708      	adds	r7, #8
 802f0b0:	46bd      	mov	sp, r7
 802f0b2:	bd80      	pop	{r7, pc}
 802f0b4:	20001b5c 	.word	0x20001b5c
 802f0b8:	08035ee8 	.word	0x08035ee8

0802f0bc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 802f0bc:	b580      	push	{r7, lr}
 802f0be:	b082      	sub	sp, #8
 802f0c0:	af00      	add	r7, sp, #0
 802f0c2:	4603      	mov	r3, r0
 802f0c4:	6039      	str	r1, [r7, #0]
 802f0c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 802f0c8:	683b      	ldr	r3, [r7, #0]
 802f0ca:	221a      	movs	r2, #26
 802f0cc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 802f0ce:	f000 f843 	bl	802f158 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 802f0d2:	4b02      	ldr	r3, [pc, #8]	; (802f0dc <USBD_FS_SerialStrDescriptor+0x20>)
}
 802f0d4:	4618      	mov	r0, r3
 802f0d6:	3708      	adds	r7, #8
 802f0d8:	46bd      	mov	sp, r7
 802f0da:	bd80      	pop	{r7, pc}
 802f0dc:	20000450 	.word	0x20000450

0802f0e0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 802f0e0:	b580      	push	{r7, lr}
 802f0e2:	b082      	sub	sp, #8
 802f0e4:	af00      	add	r7, sp, #0
 802f0e6:	4603      	mov	r3, r0
 802f0e8:	6039      	str	r1, [r7, #0]
 802f0ea:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 802f0ec:	79fb      	ldrb	r3, [r7, #7]
 802f0ee:	2b00      	cmp	r3, #0
 802f0f0:	d105      	bne.n	802f0fe <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 802f0f2:	683a      	ldr	r2, [r7, #0]
 802f0f4:	4907      	ldr	r1, [pc, #28]	; (802f114 <USBD_FS_ConfigStrDescriptor+0x34>)
 802f0f6:	4808      	ldr	r0, [pc, #32]	; (802f118 <USBD_FS_ConfigStrDescriptor+0x38>)
 802f0f8:	f7e5 fcbb 	bl	8014a72 <USBD_GetString>
 802f0fc:	e004      	b.n	802f108 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 802f0fe:	683a      	ldr	r2, [r7, #0]
 802f100:	4904      	ldr	r1, [pc, #16]	; (802f114 <USBD_FS_ConfigStrDescriptor+0x34>)
 802f102:	4805      	ldr	r0, [pc, #20]	; (802f118 <USBD_FS_ConfigStrDescriptor+0x38>)
 802f104:	f7e5 fcb5 	bl	8014a72 <USBD_GetString>
  }
  return USBD_StrDesc;
 802f108:	4b02      	ldr	r3, [pc, #8]	; (802f114 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 802f10a:	4618      	mov	r0, r3
 802f10c:	3708      	adds	r7, #8
 802f10e:	46bd      	mov	sp, r7
 802f110:	bd80      	pop	{r7, pc}
 802f112:	bf00      	nop
 802f114:	20001b5c 	.word	0x20001b5c
 802f118:	08035efc 	.word	0x08035efc

0802f11c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 802f11c:	b580      	push	{r7, lr}
 802f11e:	b082      	sub	sp, #8
 802f120:	af00      	add	r7, sp, #0
 802f122:	4603      	mov	r3, r0
 802f124:	6039      	str	r1, [r7, #0]
 802f126:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 802f128:	79fb      	ldrb	r3, [r7, #7]
 802f12a:	2b00      	cmp	r3, #0
 802f12c:	d105      	bne.n	802f13a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 802f12e:	683a      	ldr	r2, [r7, #0]
 802f130:	4907      	ldr	r1, [pc, #28]	; (802f150 <USBD_FS_InterfaceStrDescriptor+0x34>)
 802f132:	4808      	ldr	r0, [pc, #32]	; (802f154 <USBD_FS_InterfaceStrDescriptor+0x38>)
 802f134:	f7e5 fc9d 	bl	8014a72 <USBD_GetString>
 802f138:	e004      	b.n	802f144 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 802f13a:	683a      	ldr	r2, [r7, #0]
 802f13c:	4904      	ldr	r1, [pc, #16]	; (802f150 <USBD_FS_InterfaceStrDescriptor+0x34>)
 802f13e:	4805      	ldr	r0, [pc, #20]	; (802f154 <USBD_FS_InterfaceStrDescriptor+0x38>)
 802f140:	f7e5 fc97 	bl	8014a72 <USBD_GetString>
  }
  return USBD_StrDesc;
 802f144:	4b02      	ldr	r3, [pc, #8]	; (802f150 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 802f146:	4618      	mov	r0, r3
 802f148:	3708      	adds	r7, #8
 802f14a:	46bd      	mov	sp, r7
 802f14c:	bd80      	pop	{r7, pc}
 802f14e:	bf00      	nop
 802f150:	20001b5c 	.word	0x20001b5c
 802f154:	08035f08 	.word	0x08035f08

0802f158 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 802f158:	b580      	push	{r7, lr}
 802f15a:	b084      	sub	sp, #16
 802f15c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 802f15e:	4b0f      	ldr	r3, [pc, #60]	; (802f19c <Get_SerialNum+0x44>)
 802f160:	681b      	ldr	r3, [r3, #0]
 802f162:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 802f164:	4b0e      	ldr	r3, [pc, #56]	; (802f1a0 <Get_SerialNum+0x48>)
 802f166:	681b      	ldr	r3, [r3, #0]
 802f168:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 802f16a:	4b0e      	ldr	r3, [pc, #56]	; (802f1a4 <Get_SerialNum+0x4c>)
 802f16c:	681b      	ldr	r3, [r3, #0]
 802f16e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 802f170:	68fa      	ldr	r2, [r7, #12]
 802f172:	687b      	ldr	r3, [r7, #4]
 802f174:	4413      	add	r3, r2
 802f176:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 802f178:	68fb      	ldr	r3, [r7, #12]
 802f17a:	2b00      	cmp	r3, #0
 802f17c:	d009      	beq.n	802f192 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 802f17e:	2208      	movs	r2, #8
 802f180:	4909      	ldr	r1, [pc, #36]	; (802f1a8 <Get_SerialNum+0x50>)
 802f182:	68f8      	ldr	r0, [r7, #12]
 802f184:	f000 f814 	bl	802f1b0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 802f188:	2204      	movs	r2, #4
 802f18a:	4908      	ldr	r1, [pc, #32]	; (802f1ac <Get_SerialNum+0x54>)
 802f18c:	68b8      	ldr	r0, [r7, #8]
 802f18e:	f000 f80f 	bl	802f1b0 <IntToUnicode>
  }
}
 802f192:	bf00      	nop
 802f194:	3710      	adds	r7, #16
 802f196:	46bd      	mov	sp, r7
 802f198:	bd80      	pop	{r7, pc}
 802f19a:	bf00      	nop
 802f19c:	1ffff7ac 	.word	0x1ffff7ac
 802f1a0:	1ffff7b0 	.word	0x1ffff7b0
 802f1a4:	1ffff7b4 	.word	0x1ffff7b4
 802f1a8:	20000452 	.word	0x20000452
 802f1ac:	20000462 	.word	0x20000462

0802f1b0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 802f1b0:	b480      	push	{r7}
 802f1b2:	b087      	sub	sp, #28
 802f1b4:	af00      	add	r7, sp, #0
 802f1b6:	60f8      	str	r0, [r7, #12]
 802f1b8:	60b9      	str	r1, [r7, #8]
 802f1ba:	4613      	mov	r3, r2
 802f1bc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 802f1be:	2300      	movs	r3, #0
 802f1c0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 802f1c2:	2300      	movs	r3, #0
 802f1c4:	75fb      	strb	r3, [r7, #23]
 802f1c6:	e027      	b.n	802f218 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 802f1c8:	68fb      	ldr	r3, [r7, #12]
 802f1ca:	0f1b      	lsrs	r3, r3, #28
 802f1cc:	2b09      	cmp	r3, #9
 802f1ce:	d80b      	bhi.n	802f1e8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 802f1d0:	68fb      	ldr	r3, [r7, #12]
 802f1d2:	0f1b      	lsrs	r3, r3, #28
 802f1d4:	b2da      	uxtb	r2, r3
 802f1d6:	7dfb      	ldrb	r3, [r7, #23]
 802f1d8:	005b      	lsls	r3, r3, #1
 802f1da:	4619      	mov	r1, r3
 802f1dc:	68bb      	ldr	r3, [r7, #8]
 802f1de:	440b      	add	r3, r1
 802f1e0:	3230      	adds	r2, #48	; 0x30
 802f1e2:	b2d2      	uxtb	r2, r2
 802f1e4:	701a      	strb	r2, [r3, #0]
 802f1e6:	e00a      	b.n	802f1fe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 802f1e8:	68fb      	ldr	r3, [r7, #12]
 802f1ea:	0f1b      	lsrs	r3, r3, #28
 802f1ec:	b2da      	uxtb	r2, r3
 802f1ee:	7dfb      	ldrb	r3, [r7, #23]
 802f1f0:	005b      	lsls	r3, r3, #1
 802f1f2:	4619      	mov	r1, r3
 802f1f4:	68bb      	ldr	r3, [r7, #8]
 802f1f6:	440b      	add	r3, r1
 802f1f8:	3237      	adds	r2, #55	; 0x37
 802f1fa:	b2d2      	uxtb	r2, r2
 802f1fc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 802f1fe:	68fb      	ldr	r3, [r7, #12]
 802f200:	011b      	lsls	r3, r3, #4
 802f202:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 802f204:	7dfb      	ldrb	r3, [r7, #23]
 802f206:	005b      	lsls	r3, r3, #1
 802f208:	3301      	adds	r3, #1
 802f20a:	68ba      	ldr	r2, [r7, #8]
 802f20c:	4413      	add	r3, r2
 802f20e:	2200      	movs	r2, #0
 802f210:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 802f212:	7dfb      	ldrb	r3, [r7, #23]
 802f214:	3301      	adds	r3, #1
 802f216:	75fb      	strb	r3, [r7, #23]
 802f218:	7dfa      	ldrb	r2, [r7, #23]
 802f21a:	79fb      	ldrb	r3, [r7, #7]
 802f21c:	429a      	cmp	r2, r3
 802f21e:	d3d3      	bcc.n	802f1c8 <IntToUnicode+0x18>
  }
}
 802f220:	bf00      	nop
 802f222:	bf00      	nop
 802f224:	371c      	adds	r7, #28
 802f226:	46bd      	mov	sp, r7
 802f228:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f22c:	4770      	bx	lr
	...

0802f230 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 802f230:	b580      	push	{r7, lr}
 802f232:	b08a      	sub	sp, #40	; 0x28
 802f234:	af00      	add	r7, sp, #0
 802f236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802f238:	f107 0314 	add.w	r3, r7, #20
 802f23c:	2200      	movs	r2, #0
 802f23e:	601a      	str	r2, [r3, #0]
 802f240:	605a      	str	r2, [r3, #4]
 802f242:	609a      	str	r2, [r3, #8]
 802f244:	60da      	str	r2, [r3, #12]
 802f246:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 802f248:	687b      	ldr	r3, [r7, #4]
 802f24a:	681b      	ldr	r3, [r3, #0]
 802f24c:	4a1c      	ldr	r2, [pc, #112]	; (802f2c0 <HAL_PCD_MspInit+0x90>)
 802f24e:	4293      	cmp	r3, r2
 802f250:	d131      	bne.n	802f2b6 <HAL_PCD_MspInit+0x86>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 802f252:	4b1c      	ldr	r3, [pc, #112]	; (802f2c4 <HAL_PCD_MspInit+0x94>)
 802f254:	695b      	ldr	r3, [r3, #20]
 802f256:	4a1b      	ldr	r2, [pc, #108]	; (802f2c4 <HAL_PCD_MspInit+0x94>)
 802f258:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 802f25c:	6153      	str	r3, [r2, #20]
 802f25e:	4b19      	ldr	r3, [pc, #100]	; (802f2c4 <HAL_PCD_MspInit+0x94>)
 802f260:	695b      	ldr	r3, [r3, #20]
 802f262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802f266:	613b      	str	r3, [r7, #16]
 802f268:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 802f26a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 802f26e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802f270:	2302      	movs	r3, #2
 802f272:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802f274:	2300      	movs	r3, #0
 802f276:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 802f278:	2303      	movs	r3, #3
 802f27a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 802f27c:	230e      	movs	r3, #14
 802f27e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802f280:	f107 0314 	add.w	r3, r7, #20
 802f284:	4619      	mov	r1, r3
 802f286:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 802f28a:	f7da feeb 	bl	800a064 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 802f28e:	4b0d      	ldr	r3, [pc, #52]	; (802f2c4 <HAL_PCD_MspInit+0x94>)
 802f290:	69db      	ldr	r3, [r3, #28]
 802f292:	4a0c      	ldr	r2, [pc, #48]	; (802f2c4 <HAL_PCD_MspInit+0x94>)
 802f294:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 802f298:	61d3      	str	r3, [r2, #28]
 802f29a:	4b0a      	ldr	r3, [pc, #40]	; (802f2c4 <HAL_PCD_MspInit+0x94>)
 802f29c:	69db      	ldr	r3, [r3, #28]
 802f29e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 802f2a2:	60fb      	str	r3, [r7, #12]
 802f2a4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 802f2a6:	2200      	movs	r2, #0
 802f2a8:	2100      	movs	r1, #0
 802f2aa:	2014      	movs	r0, #20
 802f2ac:	f7da fd3a 	bl	8009d24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 802f2b0:	2014      	movs	r0, #20
 802f2b2:	f7da fd63 	bl	8009d7c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 802f2b6:	bf00      	nop
 802f2b8:	3728      	adds	r7, #40	; 0x28
 802f2ba:	46bd      	mov	sp, r7
 802f2bc:	bd80      	pop	{r7, pc}
 802f2be:	bf00      	nop
 802f2c0:	40005c00 	.word	0x40005c00
 802f2c4:	40021000 	.word	0x40021000

0802f2c8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 802f2c8:	b580      	push	{r7, lr}
 802f2ca:	b082      	sub	sp, #8
 802f2cc:	af00      	add	r7, sp, #0
 802f2ce:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 802f2d0:	687b      	ldr	r3, [r7, #4]
 802f2d2:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 802f2d6:	687b      	ldr	r3, [r7, #4]
 802f2d8:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 802f2dc:	4619      	mov	r1, r3
 802f2de:	4610      	mov	r0, r2
 802f2e0:	f7e4 fc93 	bl	8013c0a <USBD_LL_SetupStage>
}
 802f2e4:	bf00      	nop
 802f2e6:	3708      	adds	r7, #8
 802f2e8:	46bd      	mov	sp, r7
 802f2ea:	bd80      	pop	{r7, pc}

0802f2ec <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 802f2ec:	b580      	push	{r7, lr}
 802f2ee:	b082      	sub	sp, #8
 802f2f0:	af00      	add	r7, sp, #0
 802f2f2:	6078      	str	r0, [r7, #4]
 802f2f4:	460b      	mov	r3, r1
 802f2f6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 802f2f8:	687b      	ldr	r3, [r7, #4]
 802f2fa:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 802f2fe:	78fa      	ldrb	r2, [r7, #3]
 802f300:	6879      	ldr	r1, [r7, #4]
 802f302:	4613      	mov	r3, r2
 802f304:	009b      	lsls	r3, r3, #2
 802f306:	4413      	add	r3, r2
 802f308:	00db      	lsls	r3, r3, #3
 802f30a:	440b      	add	r3, r1
 802f30c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 802f310:	681a      	ldr	r2, [r3, #0]
 802f312:	78fb      	ldrb	r3, [r7, #3]
 802f314:	4619      	mov	r1, r3
 802f316:	f7e4 fcc5 	bl	8013ca4 <USBD_LL_DataOutStage>
}
 802f31a:	bf00      	nop
 802f31c:	3708      	adds	r7, #8
 802f31e:	46bd      	mov	sp, r7
 802f320:	bd80      	pop	{r7, pc}

0802f322 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 802f322:	b580      	push	{r7, lr}
 802f324:	b082      	sub	sp, #8
 802f326:	af00      	add	r7, sp, #0
 802f328:	6078      	str	r0, [r7, #4]
 802f32a:	460b      	mov	r3, r1
 802f32c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 802f32e:	687b      	ldr	r3, [r7, #4]
 802f330:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 802f334:	78fa      	ldrb	r2, [r7, #3]
 802f336:	6879      	ldr	r1, [r7, #4]
 802f338:	4613      	mov	r3, r2
 802f33a:	009b      	lsls	r3, r3, #2
 802f33c:	4413      	add	r3, r2
 802f33e:	00db      	lsls	r3, r3, #3
 802f340:	440b      	add	r3, r1
 802f342:	333c      	adds	r3, #60	; 0x3c
 802f344:	681a      	ldr	r2, [r3, #0]
 802f346:	78fb      	ldrb	r3, [r7, #3]
 802f348:	4619      	mov	r1, r3
 802f34a:	f7e4 fd1c 	bl	8013d86 <USBD_LL_DataInStage>
}
 802f34e:	bf00      	nop
 802f350:	3708      	adds	r7, #8
 802f352:	46bd      	mov	sp, r7
 802f354:	bd80      	pop	{r7, pc}

0802f356 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 802f356:	b580      	push	{r7, lr}
 802f358:	b082      	sub	sp, #8
 802f35a:	af00      	add	r7, sp, #0
 802f35c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 802f35e:	687b      	ldr	r3, [r7, #4]
 802f360:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 802f364:	4618      	mov	r0, r3
 802f366:	f7e4 fe2f 	bl	8013fc8 <USBD_LL_SOF>
}
 802f36a:	bf00      	nop
 802f36c:	3708      	adds	r7, #8
 802f36e:	46bd      	mov	sp, r7
 802f370:	bd80      	pop	{r7, pc}

0802f372 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 802f372:	b580      	push	{r7, lr}
 802f374:	b084      	sub	sp, #16
 802f376:	af00      	add	r7, sp, #0
 802f378:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 802f37a:	2301      	movs	r3, #1
 802f37c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 802f37e:	687b      	ldr	r3, [r7, #4]
 802f380:	689b      	ldr	r3, [r3, #8]
 802f382:	2b02      	cmp	r3, #2
 802f384:	d001      	beq.n	802f38a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 802f386:	f7d6 fc15 	bl	8005bb4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 802f38a:	687b      	ldr	r3, [r7, #4]
 802f38c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 802f390:	7bfa      	ldrb	r2, [r7, #15]
 802f392:	4611      	mov	r1, r2
 802f394:	4618      	mov	r0, r3
 802f396:	f7e4 fddc 	bl	8013f52 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 802f39a:	687b      	ldr	r3, [r7, #4]
 802f39c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 802f3a0:	4618      	mov	r0, r3
 802f3a2:	f7e4 fd95 	bl	8013ed0 <USBD_LL_Reset>
}
 802f3a6:	bf00      	nop
 802f3a8:	3710      	adds	r7, #16
 802f3aa:	46bd      	mov	sp, r7
 802f3ac:	bd80      	pop	{r7, pc}
	...

0802f3b0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 802f3b0:	b580      	push	{r7, lr}
 802f3b2:	b082      	sub	sp, #8
 802f3b4:	af00      	add	r7, sp, #0
 802f3b6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 802f3b8:	687b      	ldr	r3, [r7, #4]
 802f3ba:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 802f3be:	4618      	mov	r0, r3
 802f3c0:	f7e4 fdd7 	bl	8013f72 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 802f3c4:	687b      	ldr	r3, [r7, #4]
 802f3c6:	699b      	ldr	r3, [r3, #24]
 802f3c8:	2b00      	cmp	r3, #0
 802f3ca:	d005      	beq.n	802f3d8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 802f3cc:	4b04      	ldr	r3, [pc, #16]	; (802f3e0 <HAL_PCD_SuspendCallback+0x30>)
 802f3ce:	691b      	ldr	r3, [r3, #16]
 802f3d0:	4a03      	ldr	r2, [pc, #12]	; (802f3e0 <HAL_PCD_SuspendCallback+0x30>)
 802f3d2:	f043 0306 	orr.w	r3, r3, #6
 802f3d6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 802f3d8:	bf00      	nop
 802f3da:	3708      	adds	r7, #8
 802f3dc:	46bd      	mov	sp, r7
 802f3de:	bd80      	pop	{r7, pc}
 802f3e0:	e000ed00 	.word	0xe000ed00

0802f3e4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 802f3e4:	b580      	push	{r7, lr}
 802f3e6:	b082      	sub	sp, #8
 802f3e8:	af00      	add	r7, sp, #0
 802f3ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 802f3ec:	687b      	ldr	r3, [r7, #4]
 802f3ee:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 802f3f2:	4618      	mov	r0, r3
 802f3f4:	f7e4 fdd2 	bl	8013f9c <USBD_LL_Resume>
}
 802f3f8:	bf00      	nop
 802f3fa:	3708      	adds	r7, #8
 802f3fc:	46bd      	mov	sp, r7
 802f3fe:	bd80      	pop	{r7, pc}

0802f400 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 802f400:	b580      	push	{r7, lr}
 802f402:	b082      	sub	sp, #8
 802f404:	af00      	add	r7, sp, #0
 802f406:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 802f408:	4a28      	ldr	r2, [pc, #160]	; (802f4ac <USBD_LL_Init+0xac>)
 802f40a:	687b      	ldr	r3, [r7, #4]
 802f40c:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 802f410:	687b      	ldr	r3, [r7, #4]
 802f412:	4a26      	ldr	r2, [pc, #152]	; (802f4ac <USBD_LL_Init+0xac>)
 802f414:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 802f418:	4b24      	ldr	r3, [pc, #144]	; (802f4ac <USBD_LL_Init+0xac>)
 802f41a:	4a25      	ldr	r2, [pc, #148]	; (802f4b0 <USBD_LL_Init+0xb0>)
 802f41c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 802f41e:	4b23      	ldr	r3, [pc, #140]	; (802f4ac <USBD_LL_Init+0xac>)
 802f420:	2208      	movs	r2, #8
 802f422:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 802f424:	4b21      	ldr	r3, [pc, #132]	; (802f4ac <USBD_LL_Init+0xac>)
 802f426:	2202      	movs	r2, #2
 802f428:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 802f42a:	4b20      	ldr	r3, [pc, #128]	; (802f4ac <USBD_LL_Init+0xac>)
 802f42c:	2202      	movs	r2, #2
 802f42e:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 802f430:	4b1e      	ldr	r3, [pc, #120]	; (802f4ac <USBD_LL_Init+0xac>)
 802f432:	2200      	movs	r2, #0
 802f434:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 802f436:	4b1d      	ldr	r3, [pc, #116]	; (802f4ac <USBD_LL_Init+0xac>)
 802f438:	2200      	movs	r2, #0
 802f43a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 802f43c:	481b      	ldr	r0, [pc, #108]	; (802f4ac <USBD_LL_Init+0xac>)
 802f43e:	f7db fa6b 	bl	800a918 <HAL_PCD_Init>
 802f442:	4603      	mov	r3, r0
 802f444:	2b00      	cmp	r3, #0
 802f446:	d001      	beq.n	802f44c <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 802f448:	f7d6 fbb4 	bl	8005bb4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 802f44c:	687b      	ldr	r3, [r7, #4]
 802f44e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 802f452:	2318      	movs	r3, #24
 802f454:	2200      	movs	r2, #0
 802f456:	2100      	movs	r1, #0
 802f458:	f7dc ff14 	bl	800c284 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 802f45c:	687b      	ldr	r3, [r7, #4]
 802f45e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 802f462:	2358      	movs	r3, #88	; 0x58
 802f464:	2200      	movs	r2, #0
 802f466:	2180      	movs	r1, #128	; 0x80
 802f468:	f7dc ff0c 	bl	800c284 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 802f46c:	687b      	ldr	r3, [r7, #4]
 802f46e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 802f472:	23c0      	movs	r3, #192	; 0xc0
 802f474:	2200      	movs	r2, #0
 802f476:	2181      	movs	r1, #129	; 0x81
 802f478:	f7dc ff04 	bl	800c284 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 802f47c:	687b      	ldr	r3, [r7, #4]
 802f47e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 802f482:	f44f 7388 	mov.w	r3, #272	; 0x110
 802f486:	2200      	movs	r2, #0
 802f488:	2101      	movs	r1, #1
 802f48a:	f7dc fefb 	bl	800c284 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 802f48e:	687b      	ldr	r3, [r7, #4]
 802f490:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 802f494:	f44f 7380 	mov.w	r3, #256	; 0x100
 802f498:	2200      	movs	r2, #0
 802f49a:	2182      	movs	r1, #130	; 0x82
 802f49c:	f7dc fef2 	bl	800c284 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 802f4a0:	2300      	movs	r3, #0
}
 802f4a2:	4618      	mov	r0, r3
 802f4a4:	3708      	adds	r7, #8
 802f4a6:	46bd      	mov	sp, r7
 802f4a8:	bd80      	pop	{r7, pc}
 802f4aa:	bf00      	nop
 802f4ac:	20001d5c 	.word	0x20001d5c
 802f4b0:	40005c00 	.word	0x40005c00

0802f4b4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 802f4b4:	b580      	push	{r7, lr}
 802f4b6:	b084      	sub	sp, #16
 802f4b8:	af00      	add	r7, sp, #0
 802f4ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802f4bc:	2300      	movs	r3, #0
 802f4be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 802f4c0:	2300      	movs	r3, #0
 802f4c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 802f4c4:	687b      	ldr	r3, [r7, #4]
 802f4c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 802f4ca:	4618      	mov	r0, r3
 802f4cc:	f7db fb10 	bl	800aaf0 <HAL_PCD_Start>
 802f4d0:	4603      	mov	r3, r0
 802f4d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 802f4d4:	7bfb      	ldrb	r3, [r7, #15]
 802f4d6:	4618      	mov	r0, r3
 802f4d8:	f000 f954 	bl	802f784 <USBD_Get_USB_Status>
 802f4dc:	4603      	mov	r3, r0
 802f4de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802f4e0:	7bbb      	ldrb	r3, [r7, #14]
}
 802f4e2:	4618      	mov	r0, r3
 802f4e4:	3710      	adds	r7, #16
 802f4e6:	46bd      	mov	sp, r7
 802f4e8:	bd80      	pop	{r7, pc}

0802f4ea <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 802f4ea:	b580      	push	{r7, lr}
 802f4ec:	b084      	sub	sp, #16
 802f4ee:	af00      	add	r7, sp, #0
 802f4f0:	6078      	str	r0, [r7, #4]
 802f4f2:	4608      	mov	r0, r1
 802f4f4:	4611      	mov	r1, r2
 802f4f6:	461a      	mov	r2, r3
 802f4f8:	4603      	mov	r3, r0
 802f4fa:	70fb      	strb	r3, [r7, #3]
 802f4fc:	460b      	mov	r3, r1
 802f4fe:	70bb      	strb	r3, [r7, #2]
 802f500:	4613      	mov	r3, r2
 802f502:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802f504:	2300      	movs	r3, #0
 802f506:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 802f508:	2300      	movs	r3, #0
 802f50a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 802f50c:	687b      	ldr	r3, [r7, #4]
 802f50e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 802f512:	78bb      	ldrb	r3, [r7, #2]
 802f514:	883a      	ldrh	r2, [r7, #0]
 802f516:	78f9      	ldrb	r1, [r7, #3]
 802f518:	f7db fc2c 	bl	800ad74 <HAL_PCD_EP_Open>
 802f51c:	4603      	mov	r3, r0
 802f51e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 802f520:	7bfb      	ldrb	r3, [r7, #15]
 802f522:	4618      	mov	r0, r3
 802f524:	f000 f92e 	bl	802f784 <USBD_Get_USB_Status>
 802f528:	4603      	mov	r3, r0
 802f52a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802f52c:	7bbb      	ldrb	r3, [r7, #14]
}
 802f52e:	4618      	mov	r0, r3
 802f530:	3710      	adds	r7, #16
 802f532:	46bd      	mov	sp, r7
 802f534:	bd80      	pop	{r7, pc}

0802f536 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 802f536:	b580      	push	{r7, lr}
 802f538:	b084      	sub	sp, #16
 802f53a:	af00      	add	r7, sp, #0
 802f53c:	6078      	str	r0, [r7, #4]
 802f53e:	460b      	mov	r3, r1
 802f540:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802f542:	2300      	movs	r3, #0
 802f544:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 802f546:	2300      	movs	r3, #0
 802f548:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 802f54a:	687b      	ldr	r3, [r7, #4]
 802f54c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 802f550:	78fa      	ldrb	r2, [r7, #3]
 802f552:	4611      	mov	r1, r2
 802f554:	4618      	mov	r0, r3
 802f556:	f7db fc73 	bl	800ae40 <HAL_PCD_EP_Close>
 802f55a:	4603      	mov	r3, r0
 802f55c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 802f55e:	7bfb      	ldrb	r3, [r7, #15]
 802f560:	4618      	mov	r0, r3
 802f562:	f000 f90f 	bl	802f784 <USBD_Get_USB_Status>
 802f566:	4603      	mov	r3, r0
 802f568:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802f56a:	7bbb      	ldrb	r3, [r7, #14]
}
 802f56c:	4618      	mov	r0, r3
 802f56e:	3710      	adds	r7, #16
 802f570:	46bd      	mov	sp, r7
 802f572:	bd80      	pop	{r7, pc}

0802f574 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 802f574:	b580      	push	{r7, lr}
 802f576:	b084      	sub	sp, #16
 802f578:	af00      	add	r7, sp, #0
 802f57a:	6078      	str	r0, [r7, #4]
 802f57c:	460b      	mov	r3, r1
 802f57e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802f580:	2300      	movs	r3, #0
 802f582:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 802f584:	2300      	movs	r3, #0
 802f586:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 802f588:	687b      	ldr	r3, [r7, #4]
 802f58a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 802f58e:	78fa      	ldrb	r2, [r7, #3]
 802f590:	4611      	mov	r1, r2
 802f592:	4618      	mov	r0, r3
 802f594:	f7db fd34 	bl	800b000 <HAL_PCD_EP_SetStall>
 802f598:	4603      	mov	r3, r0
 802f59a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 802f59c:	7bfb      	ldrb	r3, [r7, #15]
 802f59e:	4618      	mov	r0, r3
 802f5a0:	f000 f8f0 	bl	802f784 <USBD_Get_USB_Status>
 802f5a4:	4603      	mov	r3, r0
 802f5a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802f5a8:	7bbb      	ldrb	r3, [r7, #14]
}
 802f5aa:	4618      	mov	r0, r3
 802f5ac:	3710      	adds	r7, #16
 802f5ae:	46bd      	mov	sp, r7
 802f5b0:	bd80      	pop	{r7, pc}

0802f5b2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 802f5b2:	b580      	push	{r7, lr}
 802f5b4:	b084      	sub	sp, #16
 802f5b6:	af00      	add	r7, sp, #0
 802f5b8:	6078      	str	r0, [r7, #4]
 802f5ba:	460b      	mov	r3, r1
 802f5bc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802f5be:	2300      	movs	r3, #0
 802f5c0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 802f5c2:	2300      	movs	r3, #0
 802f5c4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 802f5c6:	687b      	ldr	r3, [r7, #4]
 802f5c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 802f5cc:	78fa      	ldrb	r2, [r7, #3]
 802f5ce:	4611      	mov	r1, r2
 802f5d0:	4618      	mov	r0, r3
 802f5d2:	f7db fd67 	bl	800b0a4 <HAL_PCD_EP_ClrStall>
 802f5d6:	4603      	mov	r3, r0
 802f5d8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 802f5da:	7bfb      	ldrb	r3, [r7, #15]
 802f5dc:	4618      	mov	r0, r3
 802f5de:	f000 f8d1 	bl	802f784 <USBD_Get_USB_Status>
 802f5e2:	4603      	mov	r3, r0
 802f5e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802f5e6:	7bbb      	ldrb	r3, [r7, #14]
}
 802f5e8:	4618      	mov	r0, r3
 802f5ea:	3710      	adds	r7, #16
 802f5ec:	46bd      	mov	sp, r7
 802f5ee:	bd80      	pop	{r7, pc}

0802f5f0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 802f5f0:	b480      	push	{r7}
 802f5f2:	b085      	sub	sp, #20
 802f5f4:	af00      	add	r7, sp, #0
 802f5f6:	6078      	str	r0, [r7, #4]
 802f5f8:	460b      	mov	r3, r1
 802f5fa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 802f5fc:	687b      	ldr	r3, [r7, #4]
 802f5fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 802f602:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 802f604:	f997 3003 	ldrsb.w	r3, [r7, #3]
 802f608:	2b00      	cmp	r3, #0
 802f60a:	da0c      	bge.n	802f626 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 802f60c:	78fb      	ldrb	r3, [r7, #3]
 802f60e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 802f612:	68f9      	ldr	r1, [r7, #12]
 802f614:	1c5a      	adds	r2, r3, #1
 802f616:	4613      	mov	r3, r2
 802f618:	009b      	lsls	r3, r3, #2
 802f61a:	4413      	add	r3, r2
 802f61c:	00db      	lsls	r3, r3, #3
 802f61e:	440b      	add	r3, r1
 802f620:	3302      	adds	r3, #2
 802f622:	781b      	ldrb	r3, [r3, #0]
 802f624:	e00b      	b.n	802f63e <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 802f626:	78fb      	ldrb	r3, [r7, #3]
 802f628:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 802f62c:	68f9      	ldr	r1, [r7, #12]
 802f62e:	4613      	mov	r3, r2
 802f630:	009b      	lsls	r3, r3, #2
 802f632:	4413      	add	r3, r2
 802f634:	00db      	lsls	r3, r3, #3
 802f636:	440b      	add	r3, r1
 802f638:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 802f63c:	781b      	ldrb	r3, [r3, #0]
  }
}
 802f63e:	4618      	mov	r0, r3
 802f640:	3714      	adds	r7, #20
 802f642:	46bd      	mov	sp, r7
 802f644:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f648:	4770      	bx	lr

0802f64a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 802f64a:	b580      	push	{r7, lr}
 802f64c:	b084      	sub	sp, #16
 802f64e:	af00      	add	r7, sp, #0
 802f650:	6078      	str	r0, [r7, #4]
 802f652:	460b      	mov	r3, r1
 802f654:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802f656:	2300      	movs	r3, #0
 802f658:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 802f65a:	2300      	movs	r3, #0
 802f65c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 802f65e:	687b      	ldr	r3, [r7, #4]
 802f660:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 802f664:	78fa      	ldrb	r2, [r7, #3]
 802f666:	4611      	mov	r1, r2
 802f668:	4618      	mov	r0, r3
 802f66a:	f7db fb5e 	bl	800ad2a <HAL_PCD_SetAddress>
 802f66e:	4603      	mov	r3, r0
 802f670:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 802f672:	7bfb      	ldrb	r3, [r7, #15]
 802f674:	4618      	mov	r0, r3
 802f676:	f000 f885 	bl	802f784 <USBD_Get_USB_Status>
 802f67a:	4603      	mov	r3, r0
 802f67c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802f67e:	7bbb      	ldrb	r3, [r7, #14]
}
 802f680:	4618      	mov	r0, r3
 802f682:	3710      	adds	r7, #16
 802f684:	46bd      	mov	sp, r7
 802f686:	bd80      	pop	{r7, pc}

0802f688 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 802f688:	b580      	push	{r7, lr}
 802f68a:	b086      	sub	sp, #24
 802f68c:	af00      	add	r7, sp, #0
 802f68e:	60f8      	str	r0, [r7, #12]
 802f690:	607a      	str	r2, [r7, #4]
 802f692:	461a      	mov	r2, r3
 802f694:	460b      	mov	r3, r1
 802f696:	72fb      	strb	r3, [r7, #11]
 802f698:	4613      	mov	r3, r2
 802f69a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802f69c:	2300      	movs	r3, #0
 802f69e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 802f6a0:	2300      	movs	r3, #0
 802f6a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 802f6a4:	68fb      	ldr	r3, [r7, #12]
 802f6a6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 802f6aa:	893b      	ldrh	r3, [r7, #8]
 802f6ac:	7af9      	ldrb	r1, [r7, #11]
 802f6ae:	687a      	ldr	r2, [r7, #4]
 802f6b0:	f7db fc63 	bl	800af7a <HAL_PCD_EP_Transmit>
 802f6b4:	4603      	mov	r3, r0
 802f6b6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 802f6b8:	7dfb      	ldrb	r3, [r7, #23]
 802f6ba:	4618      	mov	r0, r3
 802f6bc:	f000 f862 	bl	802f784 <USBD_Get_USB_Status>
 802f6c0:	4603      	mov	r3, r0
 802f6c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 802f6c4:	7dbb      	ldrb	r3, [r7, #22]
}
 802f6c6:	4618      	mov	r0, r3
 802f6c8:	3718      	adds	r7, #24
 802f6ca:	46bd      	mov	sp, r7
 802f6cc:	bd80      	pop	{r7, pc}

0802f6ce <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 802f6ce:	b580      	push	{r7, lr}
 802f6d0:	b086      	sub	sp, #24
 802f6d2:	af00      	add	r7, sp, #0
 802f6d4:	60f8      	str	r0, [r7, #12]
 802f6d6:	607a      	str	r2, [r7, #4]
 802f6d8:	461a      	mov	r2, r3
 802f6da:	460b      	mov	r3, r1
 802f6dc:	72fb      	strb	r3, [r7, #11]
 802f6de:	4613      	mov	r3, r2
 802f6e0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802f6e2:	2300      	movs	r3, #0
 802f6e4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 802f6e6:	2300      	movs	r3, #0
 802f6e8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 802f6ea:	68fb      	ldr	r3, [r7, #12]
 802f6ec:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 802f6f0:	893b      	ldrh	r3, [r7, #8]
 802f6f2:	7af9      	ldrb	r1, [r7, #11]
 802f6f4:	687a      	ldr	r2, [r7, #4]
 802f6f6:	f7db fbeb 	bl	800aed0 <HAL_PCD_EP_Receive>
 802f6fa:	4603      	mov	r3, r0
 802f6fc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 802f6fe:	7dfb      	ldrb	r3, [r7, #23]
 802f700:	4618      	mov	r0, r3
 802f702:	f000 f83f 	bl	802f784 <USBD_Get_USB_Status>
 802f706:	4603      	mov	r3, r0
 802f708:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 802f70a:	7dbb      	ldrb	r3, [r7, #22]
}
 802f70c:	4618      	mov	r0, r3
 802f70e:	3718      	adds	r7, #24
 802f710:	46bd      	mov	sp, r7
 802f712:	bd80      	pop	{r7, pc}

0802f714 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 802f714:	b580      	push	{r7, lr}
 802f716:	b082      	sub	sp, #8
 802f718:	af00      	add	r7, sp, #0
 802f71a:	6078      	str	r0, [r7, #4]
 802f71c:	460b      	mov	r3, r1
 802f71e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 802f720:	687b      	ldr	r3, [r7, #4]
 802f722:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 802f726:	78fa      	ldrb	r2, [r7, #3]
 802f728:	4611      	mov	r1, r2
 802f72a:	4618      	mov	r0, r3
 802f72c:	f7db fc0d 	bl	800af4a <HAL_PCD_EP_GetRxCount>
 802f730:	4603      	mov	r3, r0
}
 802f732:	4618      	mov	r0, r3
 802f734:	3708      	adds	r7, #8
 802f736:	46bd      	mov	sp, r7
 802f738:	bd80      	pop	{r7, pc}
	...

0802f73c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 802f73c:	b480      	push	{r7}
 802f73e:	b083      	sub	sp, #12
 802f740:	af00      	add	r7, sp, #0
 802f742:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 802f744:	4b03      	ldr	r3, [pc, #12]	; (802f754 <USBD_static_malloc+0x18>)
}
 802f746:	4618      	mov	r0, r3
 802f748:	370c      	adds	r7, #12
 802f74a:	46bd      	mov	sp, r7
 802f74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f750:	4770      	bx	lr
 802f752:	bf00      	nop
 802f754:	20002048 	.word	0x20002048

0802f758 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 802f758:	b480      	push	{r7}
 802f75a:	b083      	sub	sp, #12
 802f75c:	af00      	add	r7, sp, #0
 802f75e:	6078      	str	r0, [r7, #4]

}
 802f760:	bf00      	nop
 802f762:	370c      	adds	r7, #12
 802f764:	46bd      	mov	sp, r7
 802f766:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f76a:	4770      	bx	lr

0802f76c <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 802f76c:	b480      	push	{r7}
 802f76e:	b083      	sub	sp, #12
 802f770:	af00      	add	r7, sp, #0
 802f772:	6078      	str	r0, [r7, #4]
 802f774:	460b      	mov	r3, r1
 802f776:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 802f778:	bf00      	nop
 802f77a:	370c      	adds	r7, #12
 802f77c:	46bd      	mov	sp, r7
 802f77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f782:	4770      	bx	lr

0802f784 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 802f784:	b480      	push	{r7}
 802f786:	b085      	sub	sp, #20
 802f788:	af00      	add	r7, sp, #0
 802f78a:	4603      	mov	r3, r0
 802f78c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 802f78e:	2300      	movs	r3, #0
 802f790:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 802f792:	79fb      	ldrb	r3, [r7, #7]
 802f794:	2b03      	cmp	r3, #3
 802f796:	d817      	bhi.n	802f7c8 <USBD_Get_USB_Status+0x44>
 802f798:	a201      	add	r2, pc, #4	; (adr r2, 802f7a0 <USBD_Get_USB_Status+0x1c>)
 802f79a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802f79e:	bf00      	nop
 802f7a0:	0802f7b1 	.word	0x0802f7b1
 802f7a4:	0802f7b7 	.word	0x0802f7b7
 802f7a8:	0802f7bd 	.word	0x0802f7bd
 802f7ac:	0802f7c3 	.word	0x0802f7c3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 802f7b0:	2300      	movs	r3, #0
 802f7b2:	73fb      	strb	r3, [r7, #15]
    break;
 802f7b4:	e00b      	b.n	802f7ce <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 802f7b6:	2302      	movs	r3, #2
 802f7b8:	73fb      	strb	r3, [r7, #15]
    break;
 802f7ba:	e008      	b.n	802f7ce <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 802f7bc:	2301      	movs	r3, #1
 802f7be:	73fb      	strb	r3, [r7, #15]
    break;
 802f7c0:	e005      	b.n	802f7ce <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 802f7c2:	2302      	movs	r3, #2
 802f7c4:	73fb      	strb	r3, [r7, #15]
    break;
 802f7c6:	e002      	b.n	802f7ce <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 802f7c8:	2302      	movs	r3, #2
 802f7ca:	73fb      	strb	r3, [r7, #15]
    break;
 802f7cc:	bf00      	nop
  }
  return usb_status;
 802f7ce:	7bfb      	ldrb	r3, [r7, #15]
}
 802f7d0:	4618      	mov	r0, r3
 802f7d2:	3714      	adds	r7, #20
 802f7d4:	46bd      	mov	sp, r7
 802f7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f7da:	4770      	bx	lr

0802f7dc <_ZdlPvj>:
 802f7dc:	f000 b8cd 	b.w	802f97a <_ZdlPv>

0802f7e0 <_ZdaPv>:
 802f7e0:	f000 b8cb 	b.w	802f97a <_ZdlPv>

0802f7e4 <_Znwj>:
 802f7e4:	2801      	cmp	r0, #1
 802f7e6:	bf38      	it	cc
 802f7e8:	2001      	movcc	r0, #1
 802f7ea:	b510      	push	{r4, lr}
 802f7ec:	4604      	mov	r4, r0
 802f7ee:	4620      	mov	r0, r4
 802f7f0:	f002 fcb6 	bl	8032160 <malloc>
 802f7f4:	b930      	cbnz	r0, 802f804 <_Znwj+0x20>
 802f7f6:	f000 f8c3 	bl	802f980 <_ZSt15get_new_handlerv>
 802f7fa:	b908      	cbnz	r0, 802f800 <_Znwj+0x1c>
 802f7fc:	f002 fc42 	bl	8032084 <abort>
 802f800:	4780      	blx	r0
 802f802:	e7f4      	b.n	802f7ee <_Znwj+0xa>
 802f804:	bd10      	pop	{r4, pc}

0802f806 <_Znaj>:
 802f806:	f7ff bfed 	b.w	802f7e4 <_Znwj>

0802f80a <_ZSt17__throw_bad_allocv>:
 802f80a:	b508      	push	{r3, lr}
 802f80c:	f002 fc3a 	bl	8032084 <abort>

0802f810 <_ZSt19__throw_logic_errorPKc>:
 802f810:	b508      	push	{r3, lr}
 802f812:	f002 fc37 	bl	8032084 <abort>

0802f816 <_ZSt20__throw_length_errorPKc>:
 802f816:	b508      	push	{r3, lr}
 802f818:	f002 fc34 	bl	8032084 <abort>

0802f81c <_ZSt24__throw_out_of_range_fmtPKcz>:
 802f81c:	b40f      	push	{r0, r1, r2, r3}
 802f81e:	b580      	push	{r7, lr}
 802f820:	b084      	sub	sp, #16
 802f822:	af00      	add	r7, sp, #0
 802f824:	f107 0418 	add.w	r4, r7, #24
 802f828:	f854 2b04 	ldr.w	r2, [r4], #4
 802f82c:	607a      	str	r2, [r7, #4]
 802f82e:	4610      	mov	r0, r2
 802f830:	f7d0 fd28 	bl	8000284 <strlen>
 802f834:	f200 2307 	addw	r3, r0, #519	; 0x207
 802f838:	f023 0307 	bic.w	r3, r3, #7
 802f83c:	ebad 0d03 	sub.w	sp, sp, r3
 802f840:	f500 7100 	add.w	r1, r0, #512	; 0x200
 802f844:	687a      	ldr	r2, [r7, #4]
 802f846:	60fc      	str	r4, [r7, #12]
 802f848:	4623      	mov	r3, r4
 802f84a:	4668      	mov	r0, sp
 802f84c:	f000 f854 	bl	802f8f8 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>
 802f850:	f002 fc18 	bl	8032084 <abort>

0802f854 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>:
 802f854:	b580      	push	{r7, lr}
 802f856:	b09c      	sub	sp, #112	; 0x70
 802f858:	4606      	mov	r6, r0
 802f85a:	af00      	add	r7, sp, #0
 802f85c:	460c      	mov	r4, r1
 802f85e:	1ba4      	subs	r4, r4, r6
 802f860:	490e      	ldr	r1, [pc, #56]	; (802f89c <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_+0x48>)
 802f862:	2269      	movs	r2, #105	; 0x69
 802f864:	1d38      	adds	r0, r7, #4
 802f866:	f002 fc8b 	bl	8032180 <memcpy>
 802f86a:	f104 0370 	add.w	r3, r4, #112	; 0x70
 802f86e:	f023 0307 	bic.w	r3, r3, #7
 802f872:	ebad 0d03 	sub.w	sp, sp, r3
 802f876:	466d      	mov	r5, sp
 802f878:	2268      	movs	r2, #104	; 0x68
 802f87a:	1d39      	adds	r1, r7, #4
 802f87c:	4628      	mov	r0, r5
 802f87e:	f002 fc7f 	bl	8032180 <memcpy>
 802f882:	4622      	mov	r2, r4
 802f884:	4631      	mov	r1, r6
 802f886:	f105 0068 	add.w	r0, r5, #104	; 0x68
 802f88a:	442c      	add	r4, r5
 802f88c:	f002 fc78 	bl	8032180 <memcpy>
 802f890:	2300      	movs	r3, #0
 802f892:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 802f896:	4628      	mov	r0, r5
 802f898:	f7ff ffba 	bl	802f810 <_ZSt19__throw_logic_errorPKc>
 802f89c:	08037f28 	.word	0x08037f28

0802f8a0 <_ZN9__gnu_cxx15__concat_size_tEPcjj>:
 802f8a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802f8a4:	af00      	add	r7, sp, #0
 802f8a6:	b084      	sub	sp, #16
 802f8a8:	466d      	mov	r5, sp
 802f8aa:	f105 040c 	add.w	r4, r5, #12
 802f8ae:	f8df 8044 	ldr.w	r8, [pc, #68]	; 802f8f4 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x54>
 802f8b2:	4623      	mov	r3, r4
 802f8b4:	f04f 0c0a 	mov.w	ip, #10
 802f8b8:	fbb2 f6fc 	udiv	r6, r2, ip
 802f8bc:	fb0c 2e16 	mls	lr, ip, r6, r2
 802f8c0:	f818 e00e 	ldrb.w	lr, [r8, lr]
 802f8c4:	f803 ed01 	strb.w	lr, [r3, #-1]!
 802f8c8:	4696      	mov	lr, r2
 802f8ca:	f1be 0f09 	cmp.w	lr, #9
 802f8ce:	4632      	mov	r2, r6
 802f8d0:	d8f2      	bhi.n	802f8b8 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x18>
 802f8d2:	1ae4      	subs	r4, r4, r3
 802f8d4:	428c      	cmp	r4, r1
 802f8d6:	d809      	bhi.n	802f8ec <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x4c>
 802f8d8:	f1c4 030c 	rsb	r3, r4, #12
 802f8dc:	4622      	mov	r2, r4
 802f8de:	18e9      	adds	r1, r5, r3
 802f8e0:	f002 fc4e 	bl	8032180 <memcpy>
 802f8e4:	4620      	mov	r0, r4
 802f8e6:	46bd      	mov	sp, r7
 802f8e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802f8ec:	f04f 34ff 	mov.w	r4, #4294967295
 802f8f0:	e7f8      	b.n	802f8e4 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x44>
 802f8f2:	bf00      	nop
 802f8f4:	08037f91 	.word	0x08037f91

0802f8f8 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>:
 802f8f8:	3901      	subs	r1, #1
 802f8fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802f8fe:	4607      	mov	r7, r0
 802f900:	4615      	mov	r5, r2
 802f902:	eb00 0801 	add.w	r8, r0, r1
 802f906:	4604      	mov	r4, r0
 802f908:	782a      	ldrb	r2, [r5, #0]
 802f90a:	b392      	cbz	r2, 802f972 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x7a>
 802f90c:	4544      	cmp	r4, r8
 802f90e:	d22a      	bcs.n	802f966 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x6e>
 802f910:	2a25      	cmp	r2, #37	; 0x25
 802f912:	d107      	bne.n	802f924 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2c>
 802f914:	786a      	ldrb	r2, [r5, #1]
 802f916:	2a73      	cmp	r2, #115	; 0x73
 802f918:	d009      	beq.n	802f92e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x36>
 802f91a:	2a7a      	cmp	r2, #122	; 0x7a
 802f91c:	d012      	beq.n	802f944 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x4c>
 802f91e:	2a25      	cmp	r2, #37	; 0x25
 802f920:	d100      	bne.n	802f924 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2c>
 802f922:	3501      	adds	r5, #1
 802f924:	f815 2b01 	ldrb.w	r2, [r5], #1
 802f928:	f804 2b01 	strb.w	r2, [r4], #1
 802f92c:	e7ec      	b.n	802f908 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x10>
 802f92e:	f853 2b04 	ldr.w	r2, [r3], #4
 802f932:	3a01      	subs	r2, #1
 802f934:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 802f938:	b1c9      	cbz	r1, 802f96e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x76>
 802f93a:	4544      	cmp	r4, r8
 802f93c:	d013      	beq.n	802f966 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x6e>
 802f93e:	f804 1b01 	strb.w	r1, [r4], #1
 802f942:	e7f7      	b.n	802f934 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x3c>
 802f944:	78aa      	ldrb	r2, [r5, #2]
 802f946:	2a75      	cmp	r2, #117	; 0x75
 802f948:	d1ec      	bne.n	802f924 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2c>
 802f94a:	461e      	mov	r6, r3
 802f94c:	eba8 0104 	sub.w	r1, r8, r4
 802f950:	f856 2b04 	ldr.w	r2, [r6], #4
 802f954:	4620      	mov	r0, r4
 802f956:	f7ff ffa3 	bl	802f8a0 <_ZN9__gnu_cxx15__concat_size_tEPcjj>
 802f95a:	2800      	cmp	r0, #0
 802f95c:	dd03      	ble.n	802f966 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x6e>
 802f95e:	4404      	add	r4, r0
 802f960:	3503      	adds	r5, #3
 802f962:	4633      	mov	r3, r6
 802f964:	e7d0      	b.n	802f908 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x10>
 802f966:	4621      	mov	r1, r4
 802f968:	4638      	mov	r0, r7
 802f96a:	f7ff ff73 	bl	802f854 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>
 802f96e:	3502      	adds	r5, #2
 802f970:	e7ca      	b.n	802f908 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x10>
 802f972:	7022      	strb	r2, [r4, #0]
 802f974:	1be0      	subs	r0, r4, r7
 802f976:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0802f97a <_ZdlPv>:
 802f97a:	f002 bbf9 	b.w	8032170 <free>
	...

0802f980 <_ZSt15get_new_handlerv>:
 802f980:	4b02      	ldr	r3, [pc, #8]	; (802f98c <_ZSt15get_new_handlerv+0xc>)
 802f982:	6818      	ldr	r0, [r3, #0]
 802f984:	f3bf 8f5b 	dmb	ish
 802f988:	4770      	bx	lr
 802f98a:	bf00      	nop
 802f98c:	20002268 	.word	0x20002268

0802f990 <cos>:
 802f990:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 802f992:	ec53 2b10 	vmov	r2, r3, d0
 802f996:	4826      	ldr	r0, [pc, #152]	; (802fa30 <cos+0xa0>)
 802f998:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 802f99c:	4281      	cmp	r1, r0
 802f99e:	dc06      	bgt.n	802f9ae <cos+0x1e>
 802f9a0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 802fa28 <cos+0x98>
 802f9a4:	b005      	add	sp, #20
 802f9a6:	f85d eb04 	ldr.w	lr, [sp], #4
 802f9aa:	f001 bd95 	b.w	80314d8 <__kernel_cos>
 802f9ae:	4821      	ldr	r0, [pc, #132]	; (802fa34 <cos+0xa4>)
 802f9b0:	4281      	cmp	r1, r0
 802f9b2:	dd09      	ble.n	802f9c8 <cos+0x38>
 802f9b4:	ee10 0a10 	vmov	r0, s0
 802f9b8:	4619      	mov	r1, r3
 802f9ba:	f7d0 fc6f 	bl	800029c <__aeabi_dsub>
 802f9be:	ec41 0b10 	vmov	d0, r0, r1
 802f9c2:	b005      	add	sp, #20
 802f9c4:	f85d fb04 	ldr.w	pc, [sp], #4
 802f9c8:	4668      	mov	r0, sp
 802f9ca:	f001 f8ad 	bl	8030b28 <__ieee754_rem_pio2>
 802f9ce:	f000 0003 	and.w	r0, r0, #3
 802f9d2:	2801      	cmp	r0, #1
 802f9d4:	d00b      	beq.n	802f9ee <cos+0x5e>
 802f9d6:	2802      	cmp	r0, #2
 802f9d8:	d016      	beq.n	802fa08 <cos+0x78>
 802f9da:	b9e0      	cbnz	r0, 802fa16 <cos+0x86>
 802f9dc:	ed9d 1b02 	vldr	d1, [sp, #8]
 802f9e0:	ed9d 0b00 	vldr	d0, [sp]
 802f9e4:	f001 fd78 	bl	80314d8 <__kernel_cos>
 802f9e8:	ec51 0b10 	vmov	r0, r1, d0
 802f9ec:	e7e7      	b.n	802f9be <cos+0x2e>
 802f9ee:	ed9d 1b02 	vldr	d1, [sp, #8]
 802f9f2:	ed9d 0b00 	vldr	d0, [sp]
 802f9f6:	f002 f987 	bl	8031d08 <__kernel_sin>
 802f9fa:	ec53 2b10 	vmov	r2, r3, d0
 802f9fe:	ee10 0a10 	vmov	r0, s0
 802fa02:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 802fa06:	e7da      	b.n	802f9be <cos+0x2e>
 802fa08:	ed9d 1b02 	vldr	d1, [sp, #8]
 802fa0c:	ed9d 0b00 	vldr	d0, [sp]
 802fa10:	f001 fd62 	bl	80314d8 <__kernel_cos>
 802fa14:	e7f1      	b.n	802f9fa <cos+0x6a>
 802fa16:	ed9d 1b02 	vldr	d1, [sp, #8]
 802fa1a:	ed9d 0b00 	vldr	d0, [sp]
 802fa1e:	2001      	movs	r0, #1
 802fa20:	f002 f972 	bl	8031d08 <__kernel_sin>
 802fa24:	e7e0      	b.n	802f9e8 <cos+0x58>
 802fa26:	bf00      	nop
	...
 802fa30:	3fe921fb 	.word	0x3fe921fb
 802fa34:	7fefffff 	.word	0x7fefffff

0802fa38 <floor>:
 802fa38:	ec51 0b10 	vmov	r0, r1, d0
 802fa3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802fa40:	f3c1 570a 	ubfx	r7, r1, #20, #11
 802fa44:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 802fa48:	2e13      	cmp	r6, #19
 802fa4a:	ee10 5a10 	vmov	r5, s0
 802fa4e:	ee10 8a10 	vmov	r8, s0
 802fa52:	460c      	mov	r4, r1
 802fa54:	dc32      	bgt.n	802fabc <floor+0x84>
 802fa56:	2e00      	cmp	r6, #0
 802fa58:	da14      	bge.n	802fa84 <floor+0x4c>
 802fa5a:	a333      	add	r3, pc, #204	; (adr r3, 802fb28 <floor+0xf0>)
 802fa5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 802fa60:	f7d0 fc1e 	bl	80002a0 <__adddf3>
 802fa64:	2200      	movs	r2, #0
 802fa66:	2300      	movs	r3, #0
 802fa68:	f7d1 f860 	bl	8000b2c <__aeabi_dcmpgt>
 802fa6c:	b138      	cbz	r0, 802fa7e <floor+0x46>
 802fa6e:	2c00      	cmp	r4, #0
 802fa70:	da57      	bge.n	802fb22 <floor+0xea>
 802fa72:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 802fa76:	431d      	orrs	r5, r3
 802fa78:	d001      	beq.n	802fa7e <floor+0x46>
 802fa7a:	4c2d      	ldr	r4, [pc, #180]	; (802fb30 <floor+0xf8>)
 802fa7c:	2500      	movs	r5, #0
 802fa7e:	4621      	mov	r1, r4
 802fa80:	4628      	mov	r0, r5
 802fa82:	e025      	b.n	802fad0 <floor+0x98>
 802fa84:	4f2b      	ldr	r7, [pc, #172]	; (802fb34 <floor+0xfc>)
 802fa86:	4137      	asrs	r7, r6
 802fa88:	ea01 0307 	and.w	r3, r1, r7
 802fa8c:	4303      	orrs	r3, r0
 802fa8e:	d01f      	beq.n	802fad0 <floor+0x98>
 802fa90:	a325      	add	r3, pc, #148	; (adr r3, 802fb28 <floor+0xf0>)
 802fa92:	e9d3 2300 	ldrd	r2, r3, [r3]
 802fa96:	f7d0 fc03 	bl	80002a0 <__adddf3>
 802fa9a:	2200      	movs	r2, #0
 802fa9c:	2300      	movs	r3, #0
 802fa9e:	f7d1 f845 	bl	8000b2c <__aeabi_dcmpgt>
 802faa2:	2800      	cmp	r0, #0
 802faa4:	d0eb      	beq.n	802fa7e <floor+0x46>
 802faa6:	2c00      	cmp	r4, #0
 802faa8:	bfbe      	ittt	lt
 802faaa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 802faae:	fa43 f606 	asrlt.w	r6, r3, r6
 802fab2:	19a4      	addlt	r4, r4, r6
 802fab4:	ea24 0407 	bic.w	r4, r4, r7
 802fab8:	2500      	movs	r5, #0
 802faba:	e7e0      	b.n	802fa7e <floor+0x46>
 802fabc:	2e33      	cmp	r6, #51	; 0x33
 802fabe:	dd0b      	ble.n	802fad8 <floor+0xa0>
 802fac0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 802fac4:	d104      	bne.n	802fad0 <floor+0x98>
 802fac6:	ee10 2a10 	vmov	r2, s0
 802faca:	460b      	mov	r3, r1
 802facc:	f7d0 fbe8 	bl	80002a0 <__adddf3>
 802fad0:	ec41 0b10 	vmov	d0, r0, r1
 802fad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802fad8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 802fadc:	f04f 33ff 	mov.w	r3, #4294967295
 802fae0:	fa23 f707 	lsr.w	r7, r3, r7
 802fae4:	4207      	tst	r7, r0
 802fae6:	d0f3      	beq.n	802fad0 <floor+0x98>
 802fae8:	a30f      	add	r3, pc, #60	; (adr r3, 802fb28 <floor+0xf0>)
 802faea:	e9d3 2300 	ldrd	r2, r3, [r3]
 802faee:	f7d0 fbd7 	bl	80002a0 <__adddf3>
 802faf2:	2200      	movs	r2, #0
 802faf4:	2300      	movs	r3, #0
 802faf6:	f7d1 f819 	bl	8000b2c <__aeabi_dcmpgt>
 802fafa:	2800      	cmp	r0, #0
 802fafc:	d0bf      	beq.n	802fa7e <floor+0x46>
 802fafe:	2c00      	cmp	r4, #0
 802fb00:	da02      	bge.n	802fb08 <floor+0xd0>
 802fb02:	2e14      	cmp	r6, #20
 802fb04:	d103      	bne.n	802fb0e <floor+0xd6>
 802fb06:	3401      	adds	r4, #1
 802fb08:	ea25 0507 	bic.w	r5, r5, r7
 802fb0c:	e7b7      	b.n	802fa7e <floor+0x46>
 802fb0e:	2301      	movs	r3, #1
 802fb10:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 802fb14:	fa03 f606 	lsl.w	r6, r3, r6
 802fb18:	4435      	add	r5, r6
 802fb1a:	4545      	cmp	r5, r8
 802fb1c:	bf38      	it	cc
 802fb1e:	18e4      	addcc	r4, r4, r3
 802fb20:	e7f2      	b.n	802fb08 <floor+0xd0>
 802fb22:	2500      	movs	r5, #0
 802fb24:	462c      	mov	r4, r5
 802fb26:	e7aa      	b.n	802fa7e <floor+0x46>
 802fb28:	8800759c 	.word	0x8800759c
 802fb2c:	7e37e43c 	.word	0x7e37e43c
 802fb30:	bff00000 	.word	0xbff00000
 802fb34:	000fffff 	.word	0x000fffff

0802fb38 <frexp>:
 802fb38:	b570      	push	{r4, r5, r6, lr}
 802fb3a:	2100      	movs	r1, #0
 802fb3c:	ec55 4b10 	vmov	r4, r5, d0
 802fb40:	6001      	str	r1, [r0, #0]
 802fb42:	4916      	ldr	r1, [pc, #88]	; (802fb9c <frexp+0x64>)
 802fb44:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 802fb48:	428a      	cmp	r2, r1
 802fb4a:	4606      	mov	r6, r0
 802fb4c:	462b      	mov	r3, r5
 802fb4e:	dc22      	bgt.n	802fb96 <frexp+0x5e>
 802fb50:	ee10 1a10 	vmov	r1, s0
 802fb54:	4311      	orrs	r1, r2
 802fb56:	d01e      	beq.n	802fb96 <frexp+0x5e>
 802fb58:	4911      	ldr	r1, [pc, #68]	; (802fba0 <frexp+0x68>)
 802fb5a:	4029      	ands	r1, r5
 802fb5c:	b969      	cbnz	r1, 802fb7a <frexp+0x42>
 802fb5e:	4b11      	ldr	r3, [pc, #68]	; (802fba4 <frexp+0x6c>)
 802fb60:	2200      	movs	r2, #0
 802fb62:	ee10 0a10 	vmov	r0, s0
 802fb66:	4629      	mov	r1, r5
 802fb68:	f7d0 fd50 	bl	800060c <__aeabi_dmul>
 802fb6c:	460b      	mov	r3, r1
 802fb6e:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 802fb72:	f06f 0135 	mvn.w	r1, #53	; 0x35
 802fb76:	4604      	mov	r4, r0
 802fb78:	6031      	str	r1, [r6, #0]
 802fb7a:	6831      	ldr	r1, [r6, #0]
 802fb7c:	1512      	asrs	r2, r2, #20
 802fb7e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 802fb82:	f2a2 32fe 	subw	r2, r2, #1022	; 0x3fe
 802fb86:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 802fb8a:	440a      	add	r2, r1
 802fb8c:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 802fb90:	6032      	str	r2, [r6, #0]
 802fb92:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 802fb96:	ec45 4b10 	vmov	d0, r4, r5
 802fb9a:	bd70      	pop	{r4, r5, r6, pc}
 802fb9c:	7fefffff 	.word	0x7fefffff
 802fba0:	7ff00000 	.word	0x7ff00000
 802fba4:	43500000 	.word	0x43500000

0802fba8 <round>:
 802fba8:	ec51 0b10 	vmov	r0, r1, d0
 802fbac:	b570      	push	{r4, r5, r6, lr}
 802fbae:	f3c1 550a 	ubfx	r5, r1, #20, #11
 802fbb2:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 802fbb6:	2c13      	cmp	r4, #19
 802fbb8:	ee10 2a10 	vmov	r2, s0
 802fbbc:	460b      	mov	r3, r1
 802fbbe:	dc19      	bgt.n	802fbf4 <round+0x4c>
 802fbc0:	2c00      	cmp	r4, #0
 802fbc2:	da09      	bge.n	802fbd8 <round+0x30>
 802fbc4:	3401      	adds	r4, #1
 802fbc6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 802fbca:	d103      	bne.n	802fbd4 <round+0x2c>
 802fbcc:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 802fbd0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 802fbd4:	2200      	movs	r2, #0
 802fbd6:	e028      	b.n	802fc2a <round+0x82>
 802fbd8:	4d15      	ldr	r5, [pc, #84]	; (802fc30 <round+0x88>)
 802fbda:	4125      	asrs	r5, r4
 802fbdc:	ea01 0605 	and.w	r6, r1, r5
 802fbe0:	4332      	orrs	r2, r6
 802fbe2:	d00e      	beq.n	802fc02 <round+0x5a>
 802fbe4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 802fbe8:	fa42 f404 	asr.w	r4, r2, r4
 802fbec:	4423      	add	r3, r4
 802fbee:	ea23 0305 	bic.w	r3, r3, r5
 802fbf2:	e7ef      	b.n	802fbd4 <round+0x2c>
 802fbf4:	2c33      	cmp	r4, #51	; 0x33
 802fbf6:	dd07      	ble.n	802fc08 <round+0x60>
 802fbf8:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 802fbfc:	d101      	bne.n	802fc02 <round+0x5a>
 802fbfe:	f7d0 fb4f 	bl	80002a0 <__adddf3>
 802fc02:	ec41 0b10 	vmov	d0, r0, r1
 802fc06:	bd70      	pop	{r4, r5, r6, pc}
 802fc08:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 802fc0c:	f04f 35ff 	mov.w	r5, #4294967295
 802fc10:	40f5      	lsrs	r5, r6
 802fc12:	4228      	tst	r0, r5
 802fc14:	d0f5      	beq.n	802fc02 <round+0x5a>
 802fc16:	2101      	movs	r1, #1
 802fc18:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 802fc1c:	fa01 f404 	lsl.w	r4, r1, r4
 802fc20:	1912      	adds	r2, r2, r4
 802fc22:	bf28      	it	cs
 802fc24:	185b      	addcs	r3, r3, r1
 802fc26:	ea22 0205 	bic.w	r2, r2, r5
 802fc2a:	4619      	mov	r1, r3
 802fc2c:	4610      	mov	r0, r2
 802fc2e:	e7e8      	b.n	802fc02 <round+0x5a>
 802fc30:	000fffff 	.word	0x000fffff
 802fc34:	00000000 	.word	0x00000000

0802fc38 <sin>:
 802fc38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 802fc3a:	ec53 2b10 	vmov	r2, r3, d0
 802fc3e:	4828      	ldr	r0, [pc, #160]	; (802fce0 <sin+0xa8>)
 802fc40:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 802fc44:	4281      	cmp	r1, r0
 802fc46:	dc07      	bgt.n	802fc58 <sin+0x20>
 802fc48:	ed9f 1b23 	vldr	d1, [pc, #140]	; 802fcd8 <sin+0xa0>
 802fc4c:	2000      	movs	r0, #0
 802fc4e:	b005      	add	sp, #20
 802fc50:	f85d eb04 	ldr.w	lr, [sp], #4
 802fc54:	f002 b858 	b.w	8031d08 <__kernel_sin>
 802fc58:	4822      	ldr	r0, [pc, #136]	; (802fce4 <sin+0xac>)
 802fc5a:	4281      	cmp	r1, r0
 802fc5c:	dd09      	ble.n	802fc72 <sin+0x3a>
 802fc5e:	ee10 0a10 	vmov	r0, s0
 802fc62:	4619      	mov	r1, r3
 802fc64:	f7d0 fb1a 	bl	800029c <__aeabi_dsub>
 802fc68:	ec41 0b10 	vmov	d0, r0, r1
 802fc6c:	b005      	add	sp, #20
 802fc6e:	f85d fb04 	ldr.w	pc, [sp], #4
 802fc72:	4668      	mov	r0, sp
 802fc74:	f000 ff58 	bl	8030b28 <__ieee754_rem_pio2>
 802fc78:	f000 0003 	and.w	r0, r0, #3
 802fc7c:	2801      	cmp	r0, #1
 802fc7e:	d00c      	beq.n	802fc9a <sin+0x62>
 802fc80:	2802      	cmp	r0, #2
 802fc82:	d011      	beq.n	802fca8 <sin+0x70>
 802fc84:	b9f0      	cbnz	r0, 802fcc4 <sin+0x8c>
 802fc86:	ed9d 1b02 	vldr	d1, [sp, #8]
 802fc8a:	ed9d 0b00 	vldr	d0, [sp]
 802fc8e:	2001      	movs	r0, #1
 802fc90:	f002 f83a 	bl	8031d08 <__kernel_sin>
 802fc94:	ec51 0b10 	vmov	r0, r1, d0
 802fc98:	e7e6      	b.n	802fc68 <sin+0x30>
 802fc9a:	ed9d 1b02 	vldr	d1, [sp, #8]
 802fc9e:	ed9d 0b00 	vldr	d0, [sp]
 802fca2:	f001 fc19 	bl	80314d8 <__kernel_cos>
 802fca6:	e7f5      	b.n	802fc94 <sin+0x5c>
 802fca8:	ed9d 1b02 	vldr	d1, [sp, #8]
 802fcac:	ed9d 0b00 	vldr	d0, [sp]
 802fcb0:	2001      	movs	r0, #1
 802fcb2:	f002 f829 	bl	8031d08 <__kernel_sin>
 802fcb6:	ec53 2b10 	vmov	r2, r3, d0
 802fcba:	ee10 0a10 	vmov	r0, s0
 802fcbe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 802fcc2:	e7d1      	b.n	802fc68 <sin+0x30>
 802fcc4:	ed9d 1b02 	vldr	d1, [sp, #8]
 802fcc8:	ed9d 0b00 	vldr	d0, [sp]
 802fccc:	f001 fc04 	bl	80314d8 <__kernel_cos>
 802fcd0:	e7f1      	b.n	802fcb6 <sin+0x7e>
 802fcd2:	bf00      	nop
 802fcd4:	f3af 8000 	nop.w
	...
 802fce0:	3fe921fb 	.word	0x3fe921fb
 802fce4:	7fefffff 	.word	0x7fefffff

0802fce8 <ceilf>:
 802fce8:	ee10 3a10 	vmov	r3, s0
 802fcec:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 802fcf0:	3a7f      	subs	r2, #127	; 0x7f
 802fcf2:	2a16      	cmp	r2, #22
 802fcf4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 802fcf8:	dc2a      	bgt.n	802fd50 <ceilf+0x68>
 802fcfa:	2a00      	cmp	r2, #0
 802fcfc:	da11      	bge.n	802fd22 <ceilf+0x3a>
 802fcfe:	eddf 7a19 	vldr	s15, [pc, #100]	; 802fd64 <ceilf+0x7c>
 802fd02:	ee30 0a27 	vadd.f32	s0, s0, s15
 802fd06:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 802fd0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802fd0e:	dd05      	ble.n	802fd1c <ceilf+0x34>
 802fd10:	2b00      	cmp	r3, #0
 802fd12:	db23      	blt.n	802fd5c <ceilf+0x74>
 802fd14:	2900      	cmp	r1, #0
 802fd16:	bf18      	it	ne
 802fd18:	f04f 537e 	movne.w	r3, #1065353216	; 0x3f800000
 802fd1c:	ee00 3a10 	vmov	s0, r3
 802fd20:	4770      	bx	lr
 802fd22:	4911      	ldr	r1, [pc, #68]	; (802fd68 <ceilf+0x80>)
 802fd24:	4111      	asrs	r1, r2
 802fd26:	420b      	tst	r3, r1
 802fd28:	d0fa      	beq.n	802fd20 <ceilf+0x38>
 802fd2a:	eddf 7a0e 	vldr	s15, [pc, #56]	; 802fd64 <ceilf+0x7c>
 802fd2e:	ee30 0a27 	vadd.f32	s0, s0, s15
 802fd32:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 802fd36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802fd3a:	ddef      	ble.n	802fd1c <ceilf+0x34>
 802fd3c:	2b00      	cmp	r3, #0
 802fd3e:	bfc2      	ittt	gt
 802fd40:	f44f 0000 	movgt.w	r0, #8388608	; 0x800000
 802fd44:	fa40 f202 	asrgt.w	r2, r0, r2
 802fd48:	189b      	addgt	r3, r3, r2
 802fd4a:	ea23 0301 	bic.w	r3, r3, r1
 802fd4e:	e7e5      	b.n	802fd1c <ceilf+0x34>
 802fd50:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 802fd54:	d3e4      	bcc.n	802fd20 <ceilf+0x38>
 802fd56:	ee30 0a00 	vadd.f32	s0, s0, s0
 802fd5a:	4770      	bx	lr
 802fd5c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 802fd60:	e7dc      	b.n	802fd1c <ceilf+0x34>
 802fd62:	bf00      	nop
 802fd64:	7149f2ca 	.word	0x7149f2ca
 802fd68:	007fffff 	.word	0x007fffff

0802fd6c <floorf>:
 802fd6c:	ee10 3a10 	vmov	r3, s0
 802fd70:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 802fd74:	3a7f      	subs	r2, #127	; 0x7f
 802fd76:	2a16      	cmp	r2, #22
 802fd78:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 802fd7c:	dc2a      	bgt.n	802fdd4 <floorf+0x68>
 802fd7e:	2a00      	cmp	r2, #0
 802fd80:	da11      	bge.n	802fda6 <floorf+0x3a>
 802fd82:	eddf 7a18 	vldr	s15, [pc, #96]	; 802fde4 <floorf+0x78>
 802fd86:	ee30 0a27 	vadd.f32	s0, s0, s15
 802fd8a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 802fd8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802fd92:	dd05      	ble.n	802fda0 <floorf+0x34>
 802fd94:	2b00      	cmp	r3, #0
 802fd96:	da23      	bge.n	802fde0 <floorf+0x74>
 802fd98:	4a13      	ldr	r2, [pc, #76]	; (802fde8 <floorf+0x7c>)
 802fd9a:	2900      	cmp	r1, #0
 802fd9c:	bf18      	it	ne
 802fd9e:	4613      	movne	r3, r2
 802fda0:	ee00 3a10 	vmov	s0, r3
 802fda4:	4770      	bx	lr
 802fda6:	4911      	ldr	r1, [pc, #68]	; (802fdec <floorf+0x80>)
 802fda8:	4111      	asrs	r1, r2
 802fdaa:	420b      	tst	r3, r1
 802fdac:	d0fa      	beq.n	802fda4 <floorf+0x38>
 802fdae:	eddf 7a0d 	vldr	s15, [pc, #52]	; 802fde4 <floorf+0x78>
 802fdb2:	ee30 0a27 	vadd.f32	s0, s0, s15
 802fdb6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 802fdba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802fdbe:	ddef      	ble.n	802fda0 <floorf+0x34>
 802fdc0:	2b00      	cmp	r3, #0
 802fdc2:	bfbe      	ittt	lt
 802fdc4:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 802fdc8:	fa40 f202 	asrlt.w	r2, r0, r2
 802fdcc:	189b      	addlt	r3, r3, r2
 802fdce:	ea23 0301 	bic.w	r3, r3, r1
 802fdd2:	e7e5      	b.n	802fda0 <floorf+0x34>
 802fdd4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 802fdd8:	d3e4      	bcc.n	802fda4 <floorf+0x38>
 802fdda:	ee30 0a00 	vadd.f32	s0, s0, s0
 802fdde:	4770      	bx	lr
 802fde0:	2300      	movs	r3, #0
 802fde2:	e7dd      	b.n	802fda0 <floorf+0x34>
 802fde4:	7149f2ca 	.word	0x7149f2ca
 802fde8:	bf800000 	.word	0xbf800000
 802fdec:	007fffff 	.word	0x007fffff

0802fdf0 <fmaf>:
 802fdf0:	eea0 0a20 	vfma.f32	s0, s0, s1
 802fdf4:	4770      	bx	lr
	...

0802fdf8 <frexpf>:
 802fdf8:	ee10 3a10 	vmov	r3, s0
 802fdfc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 802fe00:	2100      	movs	r1, #0
 802fe02:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 802fe06:	6001      	str	r1, [r0, #0]
 802fe08:	da19      	bge.n	802fe3e <frexpf+0x46>
 802fe0a:	b1c2      	cbz	r2, 802fe3e <frexpf+0x46>
 802fe0c:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 802fe10:	d10a      	bne.n	802fe28 <frexpf+0x30>
 802fe12:	eddf 7a0b 	vldr	s15, [pc, #44]	; 802fe40 <frexpf+0x48>
 802fe16:	ee60 7a27 	vmul.f32	s15, s0, s15
 802fe1a:	f06f 0118 	mvn.w	r1, #24
 802fe1e:	ee17 3a90 	vmov	r3, s15
 802fe22:	6001      	str	r1, [r0, #0]
 802fe24:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 802fe28:	6801      	ldr	r1, [r0, #0]
 802fe2a:	15d2      	asrs	r2, r2, #23
 802fe2c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 802fe30:	3a7e      	subs	r2, #126	; 0x7e
 802fe32:	f043 537c 	orr.w	r3, r3, #1056964608	; 0x3f000000
 802fe36:	440a      	add	r2, r1
 802fe38:	ee00 3a10 	vmov	s0, r3
 802fe3c:	6002      	str	r2, [r0, #0]
 802fe3e:	4770      	bx	lr
 802fe40:	4c000000 	.word	0x4c000000

0802fe44 <roundf>:
 802fe44:	ee10 0a10 	vmov	r0, s0
 802fe48:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 802fe4c:	3a7f      	subs	r2, #127	; 0x7f
 802fe4e:	2a16      	cmp	r2, #22
 802fe50:	dc15      	bgt.n	802fe7e <roundf+0x3a>
 802fe52:	2a00      	cmp	r2, #0
 802fe54:	da08      	bge.n	802fe68 <roundf+0x24>
 802fe56:	3201      	adds	r2, #1
 802fe58:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 802fe5c:	d101      	bne.n	802fe62 <roundf+0x1e>
 802fe5e:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 802fe62:	ee00 3a10 	vmov	s0, r3
 802fe66:	4770      	bx	lr
 802fe68:	4907      	ldr	r1, [pc, #28]	; (802fe88 <roundf+0x44>)
 802fe6a:	4111      	asrs	r1, r2
 802fe6c:	4208      	tst	r0, r1
 802fe6e:	d0fa      	beq.n	802fe66 <roundf+0x22>
 802fe70:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 802fe74:	4113      	asrs	r3, r2
 802fe76:	4403      	add	r3, r0
 802fe78:	ea23 0301 	bic.w	r3, r3, r1
 802fe7c:	e7f1      	b.n	802fe62 <roundf+0x1e>
 802fe7e:	2a80      	cmp	r2, #128	; 0x80
 802fe80:	d1f1      	bne.n	802fe66 <roundf+0x22>
 802fe82:	ee30 0a00 	vadd.f32	s0, s0, s0
 802fe86:	4770      	bx	lr
 802fe88:	007fffff 	.word	0x007fffff

0802fe8c <pow>:
 802fe8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802fe8e:	ed2d 8b02 	vpush	{d8}
 802fe92:	eeb0 8a40 	vmov.f32	s16, s0
 802fe96:	eef0 8a60 	vmov.f32	s17, s1
 802fe9a:	ec55 4b11 	vmov	r4, r5, d1
 802fe9e:	f000 f913 	bl	80300c8 <__ieee754_pow>
 802fea2:	4622      	mov	r2, r4
 802fea4:	462b      	mov	r3, r5
 802fea6:	4620      	mov	r0, r4
 802fea8:	4629      	mov	r1, r5
 802feaa:	ec57 6b10 	vmov	r6, r7, d0
 802feae:	f7d0 fe47 	bl	8000b40 <__aeabi_dcmpun>
 802feb2:	2800      	cmp	r0, #0
 802feb4:	d13b      	bne.n	802ff2e <pow+0xa2>
 802feb6:	ec51 0b18 	vmov	r0, r1, d8
 802feba:	2200      	movs	r2, #0
 802febc:	2300      	movs	r3, #0
 802febe:	f7d0 fe0d 	bl	8000adc <__aeabi_dcmpeq>
 802fec2:	b1b8      	cbz	r0, 802fef4 <pow+0x68>
 802fec4:	2200      	movs	r2, #0
 802fec6:	2300      	movs	r3, #0
 802fec8:	4620      	mov	r0, r4
 802feca:	4629      	mov	r1, r5
 802fecc:	f7d0 fe06 	bl	8000adc <__aeabi_dcmpeq>
 802fed0:	2800      	cmp	r0, #0
 802fed2:	d146      	bne.n	802ff62 <pow+0xd6>
 802fed4:	ec45 4b10 	vmov	d0, r4, r5
 802fed8:	f002 f82f 	bl	8031f3a <finite>
 802fedc:	b338      	cbz	r0, 802ff2e <pow+0xa2>
 802fede:	2200      	movs	r2, #0
 802fee0:	2300      	movs	r3, #0
 802fee2:	4620      	mov	r0, r4
 802fee4:	4629      	mov	r1, r5
 802fee6:	f7d0 fe03 	bl	8000af0 <__aeabi_dcmplt>
 802feea:	b300      	cbz	r0, 802ff2e <pow+0xa2>
 802feec:	f002 f8f8 	bl	80320e0 <__errno>
 802fef0:	2322      	movs	r3, #34	; 0x22
 802fef2:	e01b      	b.n	802ff2c <pow+0xa0>
 802fef4:	ec47 6b10 	vmov	d0, r6, r7
 802fef8:	f002 f81f 	bl	8031f3a <finite>
 802fefc:	b9e0      	cbnz	r0, 802ff38 <pow+0xac>
 802fefe:	eeb0 0a48 	vmov.f32	s0, s16
 802ff02:	eef0 0a68 	vmov.f32	s1, s17
 802ff06:	f002 f818 	bl	8031f3a <finite>
 802ff0a:	b1a8      	cbz	r0, 802ff38 <pow+0xac>
 802ff0c:	ec45 4b10 	vmov	d0, r4, r5
 802ff10:	f002 f813 	bl	8031f3a <finite>
 802ff14:	b180      	cbz	r0, 802ff38 <pow+0xac>
 802ff16:	4632      	mov	r2, r6
 802ff18:	463b      	mov	r3, r7
 802ff1a:	4630      	mov	r0, r6
 802ff1c:	4639      	mov	r1, r7
 802ff1e:	f7d0 fe0f 	bl	8000b40 <__aeabi_dcmpun>
 802ff22:	2800      	cmp	r0, #0
 802ff24:	d0e2      	beq.n	802feec <pow+0x60>
 802ff26:	f002 f8db 	bl	80320e0 <__errno>
 802ff2a:	2321      	movs	r3, #33	; 0x21
 802ff2c:	6003      	str	r3, [r0, #0]
 802ff2e:	ecbd 8b02 	vpop	{d8}
 802ff32:	ec47 6b10 	vmov	d0, r6, r7
 802ff36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802ff38:	2200      	movs	r2, #0
 802ff3a:	2300      	movs	r3, #0
 802ff3c:	4630      	mov	r0, r6
 802ff3e:	4639      	mov	r1, r7
 802ff40:	f7d0 fdcc 	bl	8000adc <__aeabi_dcmpeq>
 802ff44:	2800      	cmp	r0, #0
 802ff46:	d0f2      	beq.n	802ff2e <pow+0xa2>
 802ff48:	eeb0 0a48 	vmov.f32	s0, s16
 802ff4c:	eef0 0a68 	vmov.f32	s1, s17
 802ff50:	f001 fff3 	bl	8031f3a <finite>
 802ff54:	2800      	cmp	r0, #0
 802ff56:	d0ea      	beq.n	802ff2e <pow+0xa2>
 802ff58:	ec45 4b10 	vmov	d0, r4, r5
 802ff5c:	f001 ffed 	bl	8031f3a <finite>
 802ff60:	e7c3      	b.n	802feea <pow+0x5e>
 802ff62:	4f01      	ldr	r7, [pc, #4]	; (802ff68 <pow+0xdc>)
 802ff64:	2600      	movs	r6, #0
 802ff66:	e7e2      	b.n	802ff2e <pow+0xa2>
 802ff68:	3ff00000 	.word	0x3ff00000

0802ff6c <sqrt>:
 802ff6c:	b538      	push	{r3, r4, r5, lr}
 802ff6e:	ed2d 8b02 	vpush	{d8}
 802ff72:	ec55 4b10 	vmov	r4, r5, d0
 802ff76:	f000 ffe3 	bl	8030f40 <__ieee754_sqrt>
 802ff7a:	4622      	mov	r2, r4
 802ff7c:	462b      	mov	r3, r5
 802ff7e:	4620      	mov	r0, r4
 802ff80:	4629      	mov	r1, r5
 802ff82:	eeb0 8a40 	vmov.f32	s16, s0
 802ff86:	eef0 8a60 	vmov.f32	s17, s1
 802ff8a:	f7d0 fdd9 	bl	8000b40 <__aeabi_dcmpun>
 802ff8e:	b990      	cbnz	r0, 802ffb6 <sqrt+0x4a>
 802ff90:	2200      	movs	r2, #0
 802ff92:	2300      	movs	r3, #0
 802ff94:	4620      	mov	r0, r4
 802ff96:	4629      	mov	r1, r5
 802ff98:	f7d0 fdaa 	bl	8000af0 <__aeabi_dcmplt>
 802ff9c:	b158      	cbz	r0, 802ffb6 <sqrt+0x4a>
 802ff9e:	f002 f89f 	bl	80320e0 <__errno>
 802ffa2:	2321      	movs	r3, #33	; 0x21
 802ffa4:	6003      	str	r3, [r0, #0]
 802ffa6:	2200      	movs	r2, #0
 802ffa8:	2300      	movs	r3, #0
 802ffaa:	4610      	mov	r0, r2
 802ffac:	4619      	mov	r1, r3
 802ffae:	f7d0 fc57 	bl	8000860 <__aeabi_ddiv>
 802ffb2:	ec41 0b18 	vmov	d8, r0, r1
 802ffb6:	eeb0 0a48 	vmov.f32	s0, s16
 802ffba:	eef0 0a68 	vmov.f32	s1, s17
 802ffbe:	ecbd 8b02 	vpop	{d8}
 802ffc2:	bd38      	pop	{r3, r4, r5, pc}

0802ffc4 <expf>:
 802ffc4:	b508      	push	{r3, lr}
 802ffc6:	ed2d 8b02 	vpush	{d8}
 802ffca:	eef0 8a40 	vmov.f32	s17, s0
 802ffce:	f001 f869 	bl	80310a4 <__ieee754_expf>
 802ffd2:	eeb0 8a40 	vmov.f32	s16, s0
 802ffd6:	eeb0 0a68 	vmov.f32	s0, s17
 802ffda:	f002 f83f 	bl	803205c <finitef>
 802ffde:	b160      	cbz	r0, 802fffa <expf+0x36>
 802ffe0:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8030020 <expf+0x5c>
 802ffe4:	eef4 8ae7 	vcmpe.f32	s17, s15
 802ffe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802ffec:	dd0a      	ble.n	8030004 <expf+0x40>
 802ffee:	f002 f877 	bl	80320e0 <__errno>
 802fff2:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 8030024 <expf+0x60>
 802fff6:	2322      	movs	r3, #34	; 0x22
 802fff8:	6003      	str	r3, [r0, #0]
 802fffa:	eeb0 0a48 	vmov.f32	s0, s16
 802fffe:	ecbd 8b02 	vpop	{d8}
 8030002:	bd08      	pop	{r3, pc}
 8030004:	eddf 7a08 	vldr	s15, [pc, #32]	; 8030028 <expf+0x64>
 8030008:	eef4 8ae7 	vcmpe.f32	s17, s15
 803000c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8030010:	d5f3      	bpl.n	802fffa <expf+0x36>
 8030012:	f002 f865 	bl	80320e0 <__errno>
 8030016:	2322      	movs	r3, #34	; 0x22
 8030018:	ed9f 8a04 	vldr	s16, [pc, #16]	; 803002c <expf+0x68>
 803001c:	6003      	str	r3, [r0, #0]
 803001e:	e7ec      	b.n	802fffa <expf+0x36>
 8030020:	42b17180 	.word	0x42b17180
 8030024:	7f800000 	.word	0x7f800000
 8030028:	c2cff1b5 	.word	0xc2cff1b5
 803002c:	00000000 	.word	0x00000000

08030030 <log10f>:
 8030030:	b508      	push	{r3, lr}
 8030032:	ed2d 8b02 	vpush	{d8}
 8030036:	eeb0 8a40 	vmov.f32	s16, s0
 803003a:	f001 f9f1 	bl	8031420 <__ieee754_log10f>
 803003e:	eeb4 8a48 	vcmp.f32	s16, s16
 8030042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8030046:	d60f      	bvs.n	8030068 <log10f+0x38>
 8030048:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 803004c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8030050:	d80a      	bhi.n	8030068 <log10f+0x38>
 8030052:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8030056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 803005a:	d108      	bne.n	803006e <log10f+0x3e>
 803005c:	f002 f840 	bl	80320e0 <__errno>
 8030060:	2322      	movs	r3, #34	; 0x22
 8030062:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8030084 <log10f+0x54>
 8030066:	6003      	str	r3, [r0, #0]
 8030068:	ecbd 8b02 	vpop	{d8}
 803006c:	bd08      	pop	{r3, pc}
 803006e:	f002 f837 	bl	80320e0 <__errno>
 8030072:	ecbd 8b02 	vpop	{d8}
 8030076:	2321      	movs	r3, #33	; 0x21
 8030078:	6003      	str	r3, [r0, #0]
 803007a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 803007e:	4802      	ldr	r0, [pc, #8]	; (8030088 <log10f+0x58>)
 8030080:	f001 bffa 	b.w	8032078 <nanf>
 8030084:	ff800000 	.word	0xff800000
 8030088:	080381fb 	.word	0x080381fb

0803008c <sqrtf>:
 803008c:	b508      	push	{r3, lr}
 803008e:	ed2d 8b02 	vpush	{d8}
 8030092:	eeb0 8a40 	vmov.f32	s16, s0
 8030096:	f001 fa1b 	bl	80314d0 <__ieee754_sqrtf>
 803009a:	eeb4 8a48 	vcmp.f32	s16, s16
 803009e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80300a2:	d60c      	bvs.n	80300be <sqrtf+0x32>
 80300a4:	eddf 8a07 	vldr	s17, [pc, #28]	; 80300c4 <sqrtf+0x38>
 80300a8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80300ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80300b0:	d505      	bpl.n	80300be <sqrtf+0x32>
 80300b2:	f002 f815 	bl	80320e0 <__errno>
 80300b6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80300ba:	2321      	movs	r3, #33	; 0x21
 80300bc:	6003      	str	r3, [r0, #0]
 80300be:	ecbd 8b02 	vpop	{d8}
 80300c2:	bd08      	pop	{r3, pc}
 80300c4:	00000000 	.word	0x00000000

080300c8 <__ieee754_pow>:
 80300c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80300cc:	ed2d 8b06 	vpush	{d8-d10}
 80300d0:	b089      	sub	sp, #36	; 0x24
 80300d2:	ed8d 1b00 	vstr	d1, [sp]
 80300d6:	e9dd 2900 	ldrd	r2, r9, [sp]
 80300da:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80300de:	ea58 0102 	orrs.w	r1, r8, r2
 80300e2:	ec57 6b10 	vmov	r6, r7, d0
 80300e6:	d115      	bne.n	8030114 <__ieee754_pow+0x4c>
 80300e8:	19b3      	adds	r3, r6, r6
 80300ea:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80300ee:	4152      	adcs	r2, r2
 80300f0:	4299      	cmp	r1, r3
 80300f2:	4b89      	ldr	r3, [pc, #548]	; (8030318 <__ieee754_pow+0x250>)
 80300f4:	4193      	sbcs	r3, r2
 80300f6:	f080 84d2 	bcs.w	8030a9e <__ieee754_pow+0x9d6>
 80300fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80300fe:	4630      	mov	r0, r6
 8030100:	4639      	mov	r1, r7
 8030102:	f7d0 f8cd 	bl	80002a0 <__adddf3>
 8030106:	ec41 0b10 	vmov	d0, r0, r1
 803010a:	b009      	add	sp, #36	; 0x24
 803010c:	ecbd 8b06 	vpop	{d8-d10}
 8030110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8030114:	4b81      	ldr	r3, [pc, #516]	; (803031c <__ieee754_pow+0x254>)
 8030116:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 803011a:	429c      	cmp	r4, r3
 803011c:	ee10 aa10 	vmov	sl, s0
 8030120:	463d      	mov	r5, r7
 8030122:	dc06      	bgt.n	8030132 <__ieee754_pow+0x6a>
 8030124:	d101      	bne.n	803012a <__ieee754_pow+0x62>
 8030126:	2e00      	cmp	r6, #0
 8030128:	d1e7      	bne.n	80300fa <__ieee754_pow+0x32>
 803012a:	4598      	cmp	r8, r3
 803012c:	dc01      	bgt.n	8030132 <__ieee754_pow+0x6a>
 803012e:	d10f      	bne.n	8030150 <__ieee754_pow+0x88>
 8030130:	b172      	cbz	r2, 8030150 <__ieee754_pow+0x88>
 8030132:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8030136:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 803013a:	ea55 050a 	orrs.w	r5, r5, sl
 803013e:	d1dc      	bne.n	80300fa <__ieee754_pow+0x32>
 8030140:	e9dd 3200 	ldrd	r3, r2, [sp]
 8030144:	18db      	adds	r3, r3, r3
 8030146:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 803014a:	4152      	adcs	r2, r2
 803014c:	429d      	cmp	r5, r3
 803014e:	e7d0      	b.n	80300f2 <__ieee754_pow+0x2a>
 8030150:	2d00      	cmp	r5, #0
 8030152:	da3b      	bge.n	80301cc <__ieee754_pow+0x104>
 8030154:	4b72      	ldr	r3, [pc, #456]	; (8030320 <__ieee754_pow+0x258>)
 8030156:	4598      	cmp	r8, r3
 8030158:	dc51      	bgt.n	80301fe <__ieee754_pow+0x136>
 803015a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 803015e:	4598      	cmp	r8, r3
 8030160:	f340 84ac 	ble.w	8030abc <__ieee754_pow+0x9f4>
 8030164:	ea4f 5328 	mov.w	r3, r8, asr #20
 8030168:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 803016c:	2b14      	cmp	r3, #20
 803016e:	dd0f      	ble.n	8030190 <__ieee754_pow+0xc8>
 8030170:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8030174:	fa22 f103 	lsr.w	r1, r2, r3
 8030178:	fa01 f303 	lsl.w	r3, r1, r3
 803017c:	4293      	cmp	r3, r2
 803017e:	f040 849d 	bne.w	8030abc <__ieee754_pow+0x9f4>
 8030182:	f001 0101 	and.w	r1, r1, #1
 8030186:	f1c1 0302 	rsb	r3, r1, #2
 803018a:	9304      	str	r3, [sp, #16]
 803018c:	b182      	cbz	r2, 80301b0 <__ieee754_pow+0xe8>
 803018e:	e05f      	b.n	8030250 <__ieee754_pow+0x188>
 8030190:	2a00      	cmp	r2, #0
 8030192:	d15b      	bne.n	803024c <__ieee754_pow+0x184>
 8030194:	f1c3 0314 	rsb	r3, r3, #20
 8030198:	fa48 f103 	asr.w	r1, r8, r3
 803019c:	fa01 f303 	lsl.w	r3, r1, r3
 80301a0:	4543      	cmp	r3, r8
 80301a2:	f040 8488 	bne.w	8030ab6 <__ieee754_pow+0x9ee>
 80301a6:	f001 0101 	and.w	r1, r1, #1
 80301aa:	f1c1 0302 	rsb	r3, r1, #2
 80301ae:	9304      	str	r3, [sp, #16]
 80301b0:	4b5c      	ldr	r3, [pc, #368]	; (8030324 <__ieee754_pow+0x25c>)
 80301b2:	4598      	cmp	r8, r3
 80301b4:	d132      	bne.n	803021c <__ieee754_pow+0x154>
 80301b6:	f1b9 0f00 	cmp.w	r9, #0
 80301ba:	f280 8478 	bge.w	8030aae <__ieee754_pow+0x9e6>
 80301be:	4959      	ldr	r1, [pc, #356]	; (8030324 <__ieee754_pow+0x25c>)
 80301c0:	4632      	mov	r2, r6
 80301c2:	463b      	mov	r3, r7
 80301c4:	2000      	movs	r0, #0
 80301c6:	f7d0 fb4b 	bl	8000860 <__aeabi_ddiv>
 80301ca:	e79c      	b.n	8030106 <__ieee754_pow+0x3e>
 80301cc:	2300      	movs	r3, #0
 80301ce:	9304      	str	r3, [sp, #16]
 80301d0:	2a00      	cmp	r2, #0
 80301d2:	d13d      	bne.n	8030250 <__ieee754_pow+0x188>
 80301d4:	4b51      	ldr	r3, [pc, #324]	; (803031c <__ieee754_pow+0x254>)
 80301d6:	4598      	cmp	r8, r3
 80301d8:	d1ea      	bne.n	80301b0 <__ieee754_pow+0xe8>
 80301da:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80301de:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80301e2:	ea53 030a 	orrs.w	r3, r3, sl
 80301e6:	f000 845a 	beq.w	8030a9e <__ieee754_pow+0x9d6>
 80301ea:	4b4f      	ldr	r3, [pc, #316]	; (8030328 <__ieee754_pow+0x260>)
 80301ec:	429c      	cmp	r4, r3
 80301ee:	dd08      	ble.n	8030202 <__ieee754_pow+0x13a>
 80301f0:	f1b9 0f00 	cmp.w	r9, #0
 80301f4:	f2c0 8457 	blt.w	8030aa6 <__ieee754_pow+0x9de>
 80301f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80301fc:	e783      	b.n	8030106 <__ieee754_pow+0x3e>
 80301fe:	2302      	movs	r3, #2
 8030200:	e7e5      	b.n	80301ce <__ieee754_pow+0x106>
 8030202:	f1b9 0f00 	cmp.w	r9, #0
 8030206:	f04f 0000 	mov.w	r0, #0
 803020a:	f04f 0100 	mov.w	r1, #0
 803020e:	f6bf af7a 	bge.w	8030106 <__ieee754_pow+0x3e>
 8030212:	e9dd 0300 	ldrd	r0, r3, [sp]
 8030216:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 803021a:	e774      	b.n	8030106 <__ieee754_pow+0x3e>
 803021c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8030220:	d106      	bne.n	8030230 <__ieee754_pow+0x168>
 8030222:	4632      	mov	r2, r6
 8030224:	463b      	mov	r3, r7
 8030226:	4630      	mov	r0, r6
 8030228:	4639      	mov	r1, r7
 803022a:	f7d0 f9ef 	bl	800060c <__aeabi_dmul>
 803022e:	e76a      	b.n	8030106 <__ieee754_pow+0x3e>
 8030230:	4b3e      	ldr	r3, [pc, #248]	; (803032c <__ieee754_pow+0x264>)
 8030232:	4599      	cmp	r9, r3
 8030234:	d10c      	bne.n	8030250 <__ieee754_pow+0x188>
 8030236:	2d00      	cmp	r5, #0
 8030238:	db0a      	blt.n	8030250 <__ieee754_pow+0x188>
 803023a:	ec47 6b10 	vmov	d0, r6, r7
 803023e:	b009      	add	sp, #36	; 0x24
 8030240:	ecbd 8b06 	vpop	{d8-d10}
 8030244:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8030248:	f000 be7a 	b.w	8030f40 <__ieee754_sqrt>
 803024c:	2300      	movs	r3, #0
 803024e:	9304      	str	r3, [sp, #16]
 8030250:	ec47 6b10 	vmov	d0, r6, r7
 8030254:	f001 fe68 	bl	8031f28 <fabs>
 8030258:	ec51 0b10 	vmov	r0, r1, d0
 803025c:	f1ba 0f00 	cmp.w	sl, #0
 8030260:	d129      	bne.n	80302b6 <__ieee754_pow+0x1ee>
 8030262:	b124      	cbz	r4, 803026e <__ieee754_pow+0x1a6>
 8030264:	4b2f      	ldr	r3, [pc, #188]	; (8030324 <__ieee754_pow+0x25c>)
 8030266:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 803026a:	429a      	cmp	r2, r3
 803026c:	d123      	bne.n	80302b6 <__ieee754_pow+0x1ee>
 803026e:	f1b9 0f00 	cmp.w	r9, #0
 8030272:	da05      	bge.n	8030280 <__ieee754_pow+0x1b8>
 8030274:	4602      	mov	r2, r0
 8030276:	460b      	mov	r3, r1
 8030278:	2000      	movs	r0, #0
 803027a:	492a      	ldr	r1, [pc, #168]	; (8030324 <__ieee754_pow+0x25c>)
 803027c:	f7d0 faf0 	bl	8000860 <__aeabi_ddiv>
 8030280:	2d00      	cmp	r5, #0
 8030282:	f6bf af40 	bge.w	8030106 <__ieee754_pow+0x3e>
 8030286:	9b04      	ldr	r3, [sp, #16]
 8030288:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 803028c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8030290:	4323      	orrs	r3, r4
 8030292:	d108      	bne.n	80302a6 <__ieee754_pow+0x1de>
 8030294:	4602      	mov	r2, r0
 8030296:	460b      	mov	r3, r1
 8030298:	4610      	mov	r0, r2
 803029a:	4619      	mov	r1, r3
 803029c:	f7cf fffe 	bl	800029c <__aeabi_dsub>
 80302a0:	4602      	mov	r2, r0
 80302a2:	460b      	mov	r3, r1
 80302a4:	e78f      	b.n	80301c6 <__ieee754_pow+0xfe>
 80302a6:	9b04      	ldr	r3, [sp, #16]
 80302a8:	2b01      	cmp	r3, #1
 80302aa:	f47f af2c 	bne.w	8030106 <__ieee754_pow+0x3e>
 80302ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80302b2:	4619      	mov	r1, r3
 80302b4:	e727      	b.n	8030106 <__ieee754_pow+0x3e>
 80302b6:	0feb      	lsrs	r3, r5, #31
 80302b8:	3b01      	subs	r3, #1
 80302ba:	9306      	str	r3, [sp, #24]
 80302bc:	9a06      	ldr	r2, [sp, #24]
 80302be:	9b04      	ldr	r3, [sp, #16]
 80302c0:	4313      	orrs	r3, r2
 80302c2:	d102      	bne.n	80302ca <__ieee754_pow+0x202>
 80302c4:	4632      	mov	r2, r6
 80302c6:	463b      	mov	r3, r7
 80302c8:	e7e6      	b.n	8030298 <__ieee754_pow+0x1d0>
 80302ca:	4b19      	ldr	r3, [pc, #100]	; (8030330 <__ieee754_pow+0x268>)
 80302cc:	4598      	cmp	r8, r3
 80302ce:	f340 80fb 	ble.w	80304c8 <__ieee754_pow+0x400>
 80302d2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80302d6:	4598      	cmp	r8, r3
 80302d8:	4b13      	ldr	r3, [pc, #76]	; (8030328 <__ieee754_pow+0x260>)
 80302da:	dd0c      	ble.n	80302f6 <__ieee754_pow+0x22e>
 80302dc:	429c      	cmp	r4, r3
 80302de:	dc0f      	bgt.n	8030300 <__ieee754_pow+0x238>
 80302e0:	f1b9 0f00 	cmp.w	r9, #0
 80302e4:	da0f      	bge.n	8030306 <__ieee754_pow+0x23e>
 80302e6:	2000      	movs	r0, #0
 80302e8:	b009      	add	sp, #36	; 0x24
 80302ea:	ecbd 8b06 	vpop	{d8-d10}
 80302ee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80302f2:	f001 bdee 	b.w	8031ed2 <__math_oflow>
 80302f6:	429c      	cmp	r4, r3
 80302f8:	dbf2      	blt.n	80302e0 <__ieee754_pow+0x218>
 80302fa:	4b0a      	ldr	r3, [pc, #40]	; (8030324 <__ieee754_pow+0x25c>)
 80302fc:	429c      	cmp	r4, r3
 80302fe:	dd19      	ble.n	8030334 <__ieee754_pow+0x26c>
 8030300:	f1b9 0f00 	cmp.w	r9, #0
 8030304:	dcef      	bgt.n	80302e6 <__ieee754_pow+0x21e>
 8030306:	2000      	movs	r0, #0
 8030308:	b009      	add	sp, #36	; 0x24
 803030a:	ecbd 8b06 	vpop	{d8-d10}
 803030e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8030312:	f001 bdd5 	b.w	8031ec0 <__math_uflow>
 8030316:	bf00      	nop
 8030318:	fff00000 	.word	0xfff00000
 803031c:	7ff00000 	.word	0x7ff00000
 8030320:	433fffff 	.word	0x433fffff
 8030324:	3ff00000 	.word	0x3ff00000
 8030328:	3fefffff 	.word	0x3fefffff
 803032c:	3fe00000 	.word	0x3fe00000
 8030330:	41e00000 	.word	0x41e00000
 8030334:	4b60      	ldr	r3, [pc, #384]	; (80304b8 <__ieee754_pow+0x3f0>)
 8030336:	2200      	movs	r2, #0
 8030338:	f7cf ffb0 	bl	800029c <__aeabi_dsub>
 803033c:	a354      	add	r3, pc, #336	; (adr r3, 8030490 <__ieee754_pow+0x3c8>)
 803033e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030342:	4604      	mov	r4, r0
 8030344:	460d      	mov	r5, r1
 8030346:	f7d0 f961 	bl	800060c <__aeabi_dmul>
 803034a:	a353      	add	r3, pc, #332	; (adr r3, 8030498 <__ieee754_pow+0x3d0>)
 803034c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030350:	4606      	mov	r6, r0
 8030352:	460f      	mov	r7, r1
 8030354:	4620      	mov	r0, r4
 8030356:	4629      	mov	r1, r5
 8030358:	f7d0 f958 	bl	800060c <__aeabi_dmul>
 803035c:	4b57      	ldr	r3, [pc, #348]	; (80304bc <__ieee754_pow+0x3f4>)
 803035e:	4682      	mov	sl, r0
 8030360:	468b      	mov	fp, r1
 8030362:	2200      	movs	r2, #0
 8030364:	4620      	mov	r0, r4
 8030366:	4629      	mov	r1, r5
 8030368:	f7d0 f950 	bl	800060c <__aeabi_dmul>
 803036c:	4602      	mov	r2, r0
 803036e:	460b      	mov	r3, r1
 8030370:	a14b      	add	r1, pc, #300	; (adr r1, 80304a0 <__ieee754_pow+0x3d8>)
 8030372:	e9d1 0100 	ldrd	r0, r1, [r1]
 8030376:	f7cf ff91 	bl	800029c <__aeabi_dsub>
 803037a:	4622      	mov	r2, r4
 803037c:	462b      	mov	r3, r5
 803037e:	f7d0 f945 	bl	800060c <__aeabi_dmul>
 8030382:	4602      	mov	r2, r0
 8030384:	460b      	mov	r3, r1
 8030386:	2000      	movs	r0, #0
 8030388:	494d      	ldr	r1, [pc, #308]	; (80304c0 <__ieee754_pow+0x3f8>)
 803038a:	f7cf ff87 	bl	800029c <__aeabi_dsub>
 803038e:	4622      	mov	r2, r4
 8030390:	4680      	mov	r8, r0
 8030392:	4689      	mov	r9, r1
 8030394:	462b      	mov	r3, r5
 8030396:	4620      	mov	r0, r4
 8030398:	4629      	mov	r1, r5
 803039a:	f7d0 f937 	bl	800060c <__aeabi_dmul>
 803039e:	4602      	mov	r2, r0
 80303a0:	460b      	mov	r3, r1
 80303a2:	4640      	mov	r0, r8
 80303a4:	4649      	mov	r1, r9
 80303a6:	f7d0 f931 	bl	800060c <__aeabi_dmul>
 80303aa:	a33f      	add	r3, pc, #252	; (adr r3, 80304a8 <__ieee754_pow+0x3e0>)
 80303ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80303b0:	f7d0 f92c 	bl	800060c <__aeabi_dmul>
 80303b4:	4602      	mov	r2, r0
 80303b6:	460b      	mov	r3, r1
 80303b8:	4650      	mov	r0, sl
 80303ba:	4659      	mov	r1, fp
 80303bc:	f7cf ff6e 	bl	800029c <__aeabi_dsub>
 80303c0:	4602      	mov	r2, r0
 80303c2:	460b      	mov	r3, r1
 80303c4:	4680      	mov	r8, r0
 80303c6:	4689      	mov	r9, r1
 80303c8:	4630      	mov	r0, r6
 80303ca:	4639      	mov	r1, r7
 80303cc:	f7cf ff68 	bl	80002a0 <__adddf3>
 80303d0:	2000      	movs	r0, #0
 80303d2:	4632      	mov	r2, r6
 80303d4:	463b      	mov	r3, r7
 80303d6:	4604      	mov	r4, r0
 80303d8:	460d      	mov	r5, r1
 80303da:	f7cf ff5f 	bl	800029c <__aeabi_dsub>
 80303de:	4602      	mov	r2, r0
 80303e0:	460b      	mov	r3, r1
 80303e2:	4640      	mov	r0, r8
 80303e4:	4649      	mov	r1, r9
 80303e6:	f7cf ff59 	bl	800029c <__aeabi_dsub>
 80303ea:	9b04      	ldr	r3, [sp, #16]
 80303ec:	9a06      	ldr	r2, [sp, #24]
 80303ee:	3b01      	subs	r3, #1
 80303f0:	4313      	orrs	r3, r2
 80303f2:	4682      	mov	sl, r0
 80303f4:	468b      	mov	fp, r1
 80303f6:	f040 81e7 	bne.w	80307c8 <__ieee754_pow+0x700>
 80303fa:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80304b0 <__ieee754_pow+0x3e8>
 80303fe:	eeb0 8a47 	vmov.f32	s16, s14
 8030402:	eef0 8a67 	vmov.f32	s17, s15
 8030406:	e9dd 6700 	ldrd	r6, r7, [sp]
 803040a:	2600      	movs	r6, #0
 803040c:	4632      	mov	r2, r6
 803040e:	463b      	mov	r3, r7
 8030410:	e9dd 0100 	ldrd	r0, r1, [sp]
 8030414:	f7cf ff42 	bl	800029c <__aeabi_dsub>
 8030418:	4622      	mov	r2, r4
 803041a:	462b      	mov	r3, r5
 803041c:	f7d0 f8f6 	bl	800060c <__aeabi_dmul>
 8030420:	e9dd 2300 	ldrd	r2, r3, [sp]
 8030424:	4680      	mov	r8, r0
 8030426:	4689      	mov	r9, r1
 8030428:	4650      	mov	r0, sl
 803042a:	4659      	mov	r1, fp
 803042c:	f7d0 f8ee 	bl	800060c <__aeabi_dmul>
 8030430:	4602      	mov	r2, r0
 8030432:	460b      	mov	r3, r1
 8030434:	4640      	mov	r0, r8
 8030436:	4649      	mov	r1, r9
 8030438:	f7cf ff32 	bl	80002a0 <__adddf3>
 803043c:	4632      	mov	r2, r6
 803043e:	463b      	mov	r3, r7
 8030440:	4680      	mov	r8, r0
 8030442:	4689      	mov	r9, r1
 8030444:	4620      	mov	r0, r4
 8030446:	4629      	mov	r1, r5
 8030448:	f7d0 f8e0 	bl	800060c <__aeabi_dmul>
 803044c:	460b      	mov	r3, r1
 803044e:	4604      	mov	r4, r0
 8030450:	460d      	mov	r5, r1
 8030452:	4602      	mov	r2, r0
 8030454:	4649      	mov	r1, r9
 8030456:	4640      	mov	r0, r8
 8030458:	f7cf ff22 	bl	80002a0 <__adddf3>
 803045c:	4b19      	ldr	r3, [pc, #100]	; (80304c4 <__ieee754_pow+0x3fc>)
 803045e:	4299      	cmp	r1, r3
 8030460:	ec45 4b19 	vmov	d9, r4, r5
 8030464:	4606      	mov	r6, r0
 8030466:	460f      	mov	r7, r1
 8030468:	468b      	mov	fp, r1
 803046a:	f340 82f1 	ble.w	8030a50 <__ieee754_pow+0x988>
 803046e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8030472:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8030476:	4303      	orrs	r3, r0
 8030478:	f000 81e4 	beq.w	8030844 <__ieee754_pow+0x77c>
 803047c:	ec51 0b18 	vmov	r0, r1, d8
 8030480:	2200      	movs	r2, #0
 8030482:	2300      	movs	r3, #0
 8030484:	f7d0 fb34 	bl	8000af0 <__aeabi_dcmplt>
 8030488:	3800      	subs	r0, #0
 803048a:	bf18      	it	ne
 803048c:	2001      	movne	r0, #1
 803048e:	e72b      	b.n	80302e8 <__ieee754_pow+0x220>
 8030490:	60000000 	.word	0x60000000
 8030494:	3ff71547 	.word	0x3ff71547
 8030498:	f85ddf44 	.word	0xf85ddf44
 803049c:	3e54ae0b 	.word	0x3e54ae0b
 80304a0:	55555555 	.word	0x55555555
 80304a4:	3fd55555 	.word	0x3fd55555
 80304a8:	652b82fe 	.word	0x652b82fe
 80304ac:	3ff71547 	.word	0x3ff71547
 80304b0:	00000000 	.word	0x00000000
 80304b4:	bff00000 	.word	0xbff00000
 80304b8:	3ff00000 	.word	0x3ff00000
 80304bc:	3fd00000 	.word	0x3fd00000
 80304c0:	3fe00000 	.word	0x3fe00000
 80304c4:	408fffff 	.word	0x408fffff
 80304c8:	4bd5      	ldr	r3, [pc, #852]	; (8030820 <__ieee754_pow+0x758>)
 80304ca:	402b      	ands	r3, r5
 80304cc:	2200      	movs	r2, #0
 80304ce:	b92b      	cbnz	r3, 80304dc <__ieee754_pow+0x414>
 80304d0:	4bd4      	ldr	r3, [pc, #848]	; (8030824 <__ieee754_pow+0x75c>)
 80304d2:	f7d0 f89b 	bl	800060c <__aeabi_dmul>
 80304d6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80304da:	460c      	mov	r4, r1
 80304dc:	1523      	asrs	r3, r4, #20
 80304de:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80304e2:	4413      	add	r3, r2
 80304e4:	9305      	str	r3, [sp, #20]
 80304e6:	4bd0      	ldr	r3, [pc, #832]	; (8030828 <__ieee754_pow+0x760>)
 80304e8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80304ec:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80304f0:	429c      	cmp	r4, r3
 80304f2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80304f6:	dd08      	ble.n	803050a <__ieee754_pow+0x442>
 80304f8:	4bcc      	ldr	r3, [pc, #816]	; (803082c <__ieee754_pow+0x764>)
 80304fa:	429c      	cmp	r4, r3
 80304fc:	f340 8162 	ble.w	80307c4 <__ieee754_pow+0x6fc>
 8030500:	9b05      	ldr	r3, [sp, #20]
 8030502:	3301      	adds	r3, #1
 8030504:	9305      	str	r3, [sp, #20]
 8030506:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 803050a:	2400      	movs	r4, #0
 803050c:	00e3      	lsls	r3, r4, #3
 803050e:	9307      	str	r3, [sp, #28]
 8030510:	4bc7      	ldr	r3, [pc, #796]	; (8030830 <__ieee754_pow+0x768>)
 8030512:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8030516:	ed93 7b00 	vldr	d7, [r3]
 803051a:	4629      	mov	r1, r5
 803051c:	ec53 2b17 	vmov	r2, r3, d7
 8030520:	eeb0 9a47 	vmov.f32	s18, s14
 8030524:	eef0 9a67 	vmov.f32	s19, s15
 8030528:	4682      	mov	sl, r0
 803052a:	f7cf feb7 	bl	800029c <__aeabi_dsub>
 803052e:	4652      	mov	r2, sl
 8030530:	4606      	mov	r6, r0
 8030532:	460f      	mov	r7, r1
 8030534:	462b      	mov	r3, r5
 8030536:	ec51 0b19 	vmov	r0, r1, d9
 803053a:	f7cf feb1 	bl	80002a0 <__adddf3>
 803053e:	4602      	mov	r2, r0
 8030540:	460b      	mov	r3, r1
 8030542:	2000      	movs	r0, #0
 8030544:	49bb      	ldr	r1, [pc, #748]	; (8030834 <__ieee754_pow+0x76c>)
 8030546:	f7d0 f98b 	bl	8000860 <__aeabi_ddiv>
 803054a:	ec41 0b1a 	vmov	d10, r0, r1
 803054e:	4602      	mov	r2, r0
 8030550:	460b      	mov	r3, r1
 8030552:	4630      	mov	r0, r6
 8030554:	4639      	mov	r1, r7
 8030556:	f7d0 f859 	bl	800060c <__aeabi_dmul>
 803055a:	2300      	movs	r3, #0
 803055c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8030560:	9302      	str	r3, [sp, #8]
 8030562:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8030566:	46ab      	mov	fp, r5
 8030568:	106d      	asrs	r5, r5, #1
 803056a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 803056e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8030572:	ec41 0b18 	vmov	d8, r0, r1
 8030576:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 803057a:	2200      	movs	r2, #0
 803057c:	4640      	mov	r0, r8
 803057e:	4649      	mov	r1, r9
 8030580:	4614      	mov	r4, r2
 8030582:	461d      	mov	r5, r3
 8030584:	f7d0 f842 	bl	800060c <__aeabi_dmul>
 8030588:	4602      	mov	r2, r0
 803058a:	460b      	mov	r3, r1
 803058c:	4630      	mov	r0, r6
 803058e:	4639      	mov	r1, r7
 8030590:	f7cf fe84 	bl	800029c <__aeabi_dsub>
 8030594:	ec53 2b19 	vmov	r2, r3, d9
 8030598:	4606      	mov	r6, r0
 803059a:	460f      	mov	r7, r1
 803059c:	4620      	mov	r0, r4
 803059e:	4629      	mov	r1, r5
 80305a0:	f7cf fe7c 	bl	800029c <__aeabi_dsub>
 80305a4:	4602      	mov	r2, r0
 80305a6:	460b      	mov	r3, r1
 80305a8:	4650      	mov	r0, sl
 80305aa:	4659      	mov	r1, fp
 80305ac:	f7cf fe76 	bl	800029c <__aeabi_dsub>
 80305b0:	4642      	mov	r2, r8
 80305b2:	464b      	mov	r3, r9
 80305b4:	f7d0 f82a 	bl	800060c <__aeabi_dmul>
 80305b8:	4602      	mov	r2, r0
 80305ba:	460b      	mov	r3, r1
 80305bc:	4630      	mov	r0, r6
 80305be:	4639      	mov	r1, r7
 80305c0:	f7cf fe6c 	bl	800029c <__aeabi_dsub>
 80305c4:	ec53 2b1a 	vmov	r2, r3, d10
 80305c8:	f7d0 f820 	bl	800060c <__aeabi_dmul>
 80305cc:	ec53 2b18 	vmov	r2, r3, d8
 80305d0:	ec41 0b19 	vmov	d9, r0, r1
 80305d4:	ec51 0b18 	vmov	r0, r1, d8
 80305d8:	f7d0 f818 	bl	800060c <__aeabi_dmul>
 80305dc:	a37c      	add	r3, pc, #496	; (adr r3, 80307d0 <__ieee754_pow+0x708>)
 80305de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80305e2:	4604      	mov	r4, r0
 80305e4:	460d      	mov	r5, r1
 80305e6:	f7d0 f811 	bl	800060c <__aeabi_dmul>
 80305ea:	a37b      	add	r3, pc, #492	; (adr r3, 80307d8 <__ieee754_pow+0x710>)
 80305ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80305f0:	f7cf fe56 	bl	80002a0 <__adddf3>
 80305f4:	4622      	mov	r2, r4
 80305f6:	462b      	mov	r3, r5
 80305f8:	f7d0 f808 	bl	800060c <__aeabi_dmul>
 80305fc:	a378      	add	r3, pc, #480	; (adr r3, 80307e0 <__ieee754_pow+0x718>)
 80305fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030602:	f7cf fe4d 	bl	80002a0 <__adddf3>
 8030606:	4622      	mov	r2, r4
 8030608:	462b      	mov	r3, r5
 803060a:	f7cf ffff 	bl	800060c <__aeabi_dmul>
 803060e:	a376      	add	r3, pc, #472	; (adr r3, 80307e8 <__ieee754_pow+0x720>)
 8030610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030614:	f7cf fe44 	bl	80002a0 <__adddf3>
 8030618:	4622      	mov	r2, r4
 803061a:	462b      	mov	r3, r5
 803061c:	f7cf fff6 	bl	800060c <__aeabi_dmul>
 8030620:	a373      	add	r3, pc, #460	; (adr r3, 80307f0 <__ieee754_pow+0x728>)
 8030622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030626:	f7cf fe3b 	bl	80002a0 <__adddf3>
 803062a:	4622      	mov	r2, r4
 803062c:	462b      	mov	r3, r5
 803062e:	f7cf ffed 	bl	800060c <__aeabi_dmul>
 8030632:	a371      	add	r3, pc, #452	; (adr r3, 80307f8 <__ieee754_pow+0x730>)
 8030634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030638:	f7cf fe32 	bl	80002a0 <__adddf3>
 803063c:	4622      	mov	r2, r4
 803063e:	4606      	mov	r6, r0
 8030640:	460f      	mov	r7, r1
 8030642:	462b      	mov	r3, r5
 8030644:	4620      	mov	r0, r4
 8030646:	4629      	mov	r1, r5
 8030648:	f7cf ffe0 	bl	800060c <__aeabi_dmul>
 803064c:	4602      	mov	r2, r0
 803064e:	460b      	mov	r3, r1
 8030650:	4630      	mov	r0, r6
 8030652:	4639      	mov	r1, r7
 8030654:	f7cf ffda 	bl	800060c <__aeabi_dmul>
 8030658:	4642      	mov	r2, r8
 803065a:	4604      	mov	r4, r0
 803065c:	460d      	mov	r5, r1
 803065e:	464b      	mov	r3, r9
 8030660:	ec51 0b18 	vmov	r0, r1, d8
 8030664:	f7cf fe1c 	bl	80002a0 <__adddf3>
 8030668:	ec53 2b19 	vmov	r2, r3, d9
 803066c:	f7cf ffce 	bl	800060c <__aeabi_dmul>
 8030670:	4622      	mov	r2, r4
 8030672:	462b      	mov	r3, r5
 8030674:	f7cf fe14 	bl	80002a0 <__adddf3>
 8030678:	4642      	mov	r2, r8
 803067a:	4682      	mov	sl, r0
 803067c:	468b      	mov	fp, r1
 803067e:	464b      	mov	r3, r9
 8030680:	4640      	mov	r0, r8
 8030682:	4649      	mov	r1, r9
 8030684:	f7cf ffc2 	bl	800060c <__aeabi_dmul>
 8030688:	4b6b      	ldr	r3, [pc, #428]	; (8030838 <__ieee754_pow+0x770>)
 803068a:	2200      	movs	r2, #0
 803068c:	4606      	mov	r6, r0
 803068e:	460f      	mov	r7, r1
 8030690:	f7cf fe06 	bl	80002a0 <__adddf3>
 8030694:	4652      	mov	r2, sl
 8030696:	465b      	mov	r3, fp
 8030698:	f7cf fe02 	bl	80002a0 <__adddf3>
 803069c:	2000      	movs	r0, #0
 803069e:	4604      	mov	r4, r0
 80306a0:	460d      	mov	r5, r1
 80306a2:	4602      	mov	r2, r0
 80306a4:	460b      	mov	r3, r1
 80306a6:	4640      	mov	r0, r8
 80306a8:	4649      	mov	r1, r9
 80306aa:	f7cf ffaf 	bl	800060c <__aeabi_dmul>
 80306ae:	4b62      	ldr	r3, [pc, #392]	; (8030838 <__ieee754_pow+0x770>)
 80306b0:	4680      	mov	r8, r0
 80306b2:	4689      	mov	r9, r1
 80306b4:	2200      	movs	r2, #0
 80306b6:	4620      	mov	r0, r4
 80306b8:	4629      	mov	r1, r5
 80306ba:	f7cf fdef 	bl	800029c <__aeabi_dsub>
 80306be:	4632      	mov	r2, r6
 80306c0:	463b      	mov	r3, r7
 80306c2:	f7cf fdeb 	bl	800029c <__aeabi_dsub>
 80306c6:	4602      	mov	r2, r0
 80306c8:	460b      	mov	r3, r1
 80306ca:	4650      	mov	r0, sl
 80306cc:	4659      	mov	r1, fp
 80306ce:	f7cf fde5 	bl	800029c <__aeabi_dsub>
 80306d2:	ec53 2b18 	vmov	r2, r3, d8
 80306d6:	f7cf ff99 	bl	800060c <__aeabi_dmul>
 80306da:	4622      	mov	r2, r4
 80306dc:	4606      	mov	r6, r0
 80306de:	460f      	mov	r7, r1
 80306e0:	462b      	mov	r3, r5
 80306e2:	ec51 0b19 	vmov	r0, r1, d9
 80306e6:	f7cf ff91 	bl	800060c <__aeabi_dmul>
 80306ea:	4602      	mov	r2, r0
 80306ec:	460b      	mov	r3, r1
 80306ee:	4630      	mov	r0, r6
 80306f0:	4639      	mov	r1, r7
 80306f2:	f7cf fdd5 	bl	80002a0 <__adddf3>
 80306f6:	4606      	mov	r6, r0
 80306f8:	460f      	mov	r7, r1
 80306fa:	4602      	mov	r2, r0
 80306fc:	460b      	mov	r3, r1
 80306fe:	4640      	mov	r0, r8
 8030700:	4649      	mov	r1, r9
 8030702:	f7cf fdcd 	bl	80002a0 <__adddf3>
 8030706:	a33e      	add	r3, pc, #248	; (adr r3, 8030800 <__ieee754_pow+0x738>)
 8030708:	e9d3 2300 	ldrd	r2, r3, [r3]
 803070c:	2000      	movs	r0, #0
 803070e:	4604      	mov	r4, r0
 8030710:	460d      	mov	r5, r1
 8030712:	f7cf ff7b 	bl	800060c <__aeabi_dmul>
 8030716:	4642      	mov	r2, r8
 8030718:	ec41 0b18 	vmov	d8, r0, r1
 803071c:	464b      	mov	r3, r9
 803071e:	4620      	mov	r0, r4
 8030720:	4629      	mov	r1, r5
 8030722:	f7cf fdbb 	bl	800029c <__aeabi_dsub>
 8030726:	4602      	mov	r2, r0
 8030728:	460b      	mov	r3, r1
 803072a:	4630      	mov	r0, r6
 803072c:	4639      	mov	r1, r7
 803072e:	f7cf fdb5 	bl	800029c <__aeabi_dsub>
 8030732:	a335      	add	r3, pc, #212	; (adr r3, 8030808 <__ieee754_pow+0x740>)
 8030734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030738:	f7cf ff68 	bl	800060c <__aeabi_dmul>
 803073c:	a334      	add	r3, pc, #208	; (adr r3, 8030810 <__ieee754_pow+0x748>)
 803073e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030742:	4606      	mov	r6, r0
 8030744:	460f      	mov	r7, r1
 8030746:	4620      	mov	r0, r4
 8030748:	4629      	mov	r1, r5
 803074a:	f7cf ff5f 	bl	800060c <__aeabi_dmul>
 803074e:	4602      	mov	r2, r0
 8030750:	460b      	mov	r3, r1
 8030752:	4630      	mov	r0, r6
 8030754:	4639      	mov	r1, r7
 8030756:	f7cf fda3 	bl	80002a0 <__adddf3>
 803075a:	9a07      	ldr	r2, [sp, #28]
 803075c:	4b37      	ldr	r3, [pc, #220]	; (803083c <__ieee754_pow+0x774>)
 803075e:	4413      	add	r3, r2
 8030760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030764:	f7cf fd9c 	bl	80002a0 <__adddf3>
 8030768:	4682      	mov	sl, r0
 803076a:	9805      	ldr	r0, [sp, #20]
 803076c:	468b      	mov	fp, r1
 803076e:	f7cf fee3 	bl	8000538 <__aeabi_i2d>
 8030772:	9a07      	ldr	r2, [sp, #28]
 8030774:	4b32      	ldr	r3, [pc, #200]	; (8030840 <__ieee754_pow+0x778>)
 8030776:	4413      	add	r3, r2
 8030778:	e9d3 8900 	ldrd	r8, r9, [r3]
 803077c:	4606      	mov	r6, r0
 803077e:	460f      	mov	r7, r1
 8030780:	4652      	mov	r2, sl
 8030782:	465b      	mov	r3, fp
 8030784:	ec51 0b18 	vmov	r0, r1, d8
 8030788:	f7cf fd8a 	bl	80002a0 <__adddf3>
 803078c:	4642      	mov	r2, r8
 803078e:	464b      	mov	r3, r9
 8030790:	f7cf fd86 	bl	80002a0 <__adddf3>
 8030794:	4632      	mov	r2, r6
 8030796:	463b      	mov	r3, r7
 8030798:	f7cf fd82 	bl	80002a0 <__adddf3>
 803079c:	2000      	movs	r0, #0
 803079e:	4632      	mov	r2, r6
 80307a0:	463b      	mov	r3, r7
 80307a2:	4604      	mov	r4, r0
 80307a4:	460d      	mov	r5, r1
 80307a6:	f7cf fd79 	bl	800029c <__aeabi_dsub>
 80307aa:	4642      	mov	r2, r8
 80307ac:	464b      	mov	r3, r9
 80307ae:	f7cf fd75 	bl	800029c <__aeabi_dsub>
 80307b2:	ec53 2b18 	vmov	r2, r3, d8
 80307b6:	f7cf fd71 	bl	800029c <__aeabi_dsub>
 80307ba:	4602      	mov	r2, r0
 80307bc:	460b      	mov	r3, r1
 80307be:	4650      	mov	r0, sl
 80307c0:	4659      	mov	r1, fp
 80307c2:	e610      	b.n	80303e6 <__ieee754_pow+0x31e>
 80307c4:	2401      	movs	r4, #1
 80307c6:	e6a1      	b.n	803050c <__ieee754_pow+0x444>
 80307c8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8030818 <__ieee754_pow+0x750>
 80307cc:	e617      	b.n	80303fe <__ieee754_pow+0x336>
 80307ce:	bf00      	nop
 80307d0:	4a454eef 	.word	0x4a454eef
 80307d4:	3fca7e28 	.word	0x3fca7e28
 80307d8:	93c9db65 	.word	0x93c9db65
 80307dc:	3fcd864a 	.word	0x3fcd864a
 80307e0:	a91d4101 	.word	0xa91d4101
 80307e4:	3fd17460 	.word	0x3fd17460
 80307e8:	518f264d 	.word	0x518f264d
 80307ec:	3fd55555 	.word	0x3fd55555
 80307f0:	db6fabff 	.word	0xdb6fabff
 80307f4:	3fdb6db6 	.word	0x3fdb6db6
 80307f8:	33333303 	.word	0x33333303
 80307fc:	3fe33333 	.word	0x3fe33333
 8030800:	e0000000 	.word	0xe0000000
 8030804:	3feec709 	.word	0x3feec709
 8030808:	dc3a03fd 	.word	0xdc3a03fd
 803080c:	3feec709 	.word	0x3feec709
 8030810:	145b01f5 	.word	0x145b01f5
 8030814:	be3e2fe0 	.word	0xbe3e2fe0
 8030818:	00000000 	.word	0x00000000
 803081c:	3ff00000 	.word	0x3ff00000
 8030820:	7ff00000 	.word	0x7ff00000
 8030824:	43400000 	.word	0x43400000
 8030828:	0003988e 	.word	0x0003988e
 803082c:	000bb679 	.word	0x000bb679
 8030830:	08037fa0 	.word	0x08037fa0
 8030834:	3ff00000 	.word	0x3ff00000
 8030838:	40080000 	.word	0x40080000
 803083c:	08037fc0 	.word	0x08037fc0
 8030840:	08037fb0 	.word	0x08037fb0
 8030844:	a3b5      	add	r3, pc, #724	; (adr r3, 8030b1c <__ieee754_pow+0xa54>)
 8030846:	e9d3 2300 	ldrd	r2, r3, [r3]
 803084a:	4640      	mov	r0, r8
 803084c:	4649      	mov	r1, r9
 803084e:	f7cf fd27 	bl	80002a0 <__adddf3>
 8030852:	4622      	mov	r2, r4
 8030854:	ec41 0b1a 	vmov	d10, r0, r1
 8030858:	462b      	mov	r3, r5
 803085a:	4630      	mov	r0, r6
 803085c:	4639      	mov	r1, r7
 803085e:	f7cf fd1d 	bl	800029c <__aeabi_dsub>
 8030862:	4602      	mov	r2, r0
 8030864:	460b      	mov	r3, r1
 8030866:	ec51 0b1a 	vmov	r0, r1, d10
 803086a:	f7d0 f95f 	bl	8000b2c <__aeabi_dcmpgt>
 803086e:	2800      	cmp	r0, #0
 8030870:	f47f ae04 	bne.w	803047c <__ieee754_pow+0x3b4>
 8030874:	4aa4      	ldr	r2, [pc, #656]	; (8030b08 <__ieee754_pow+0xa40>)
 8030876:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 803087a:	4293      	cmp	r3, r2
 803087c:	f340 8108 	ble.w	8030a90 <__ieee754_pow+0x9c8>
 8030880:	151b      	asrs	r3, r3, #20
 8030882:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8030886:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 803088a:	fa4a f303 	asr.w	r3, sl, r3
 803088e:	445b      	add	r3, fp
 8030890:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8030894:	4e9d      	ldr	r6, [pc, #628]	; (8030b0c <__ieee754_pow+0xa44>)
 8030896:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 803089a:	4116      	asrs	r6, r2
 803089c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80308a0:	2000      	movs	r0, #0
 80308a2:	ea23 0106 	bic.w	r1, r3, r6
 80308a6:	f1c2 0214 	rsb	r2, r2, #20
 80308aa:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80308ae:	fa4a fa02 	asr.w	sl, sl, r2
 80308b2:	f1bb 0f00 	cmp.w	fp, #0
 80308b6:	4602      	mov	r2, r0
 80308b8:	460b      	mov	r3, r1
 80308ba:	4620      	mov	r0, r4
 80308bc:	4629      	mov	r1, r5
 80308be:	bfb8      	it	lt
 80308c0:	f1ca 0a00 	rsblt	sl, sl, #0
 80308c4:	f7cf fcea 	bl	800029c <__aeabi_dsub>
 80308c8:	ec41 0b19 	vmov	d9, r0, r1
 80308cc:	4642      	mov	r2, r8
 80308ce:	464b      	mov	r3, r9
 80308d0:	ec51 0b19 	vmov	r0, r1, d9
 80308d4:	f7cf fce4 	bl	80002a0 <__adddf3>
 80308d8:	a37b      	add	r3, pc, #492	; (adr r3, 8030ac8 <__ieee754_pow+0xa00>)
 80308da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80308de:	2000      	movs	r0, #0
 80308e0:	4604      	mov	r4, r0
 80308e2:	460d      	mov	r5, r1
 80308e4:	f7cf fe92 	bl	800060c <__aeabi_dmul>
 80308e8:	ec53 2b19 	vmov	r2, r3, d9
 80308ec:	4606      	mov	r6, r0
 80308ee:	460f      	mov	r7, r1
 80308f0:	4620      	mov	r0, r4
 80308f2:	4629      	mov	r1, r5
 80308f4:	f7cf fcd2 	bl	800029c <__aeabi_dsub>
 80308f8:	4602      	mov	r2, r0
 80308fa:	460b      	mov	r3, r1
 80308fc:	4640      	mov	r0, r8
 80308fe:	4649      	mov	r1, r9
 8030900:	f7cf fccc 	bl	800029c <__aeabi_dsub>
 8030904:	a372      	add	r3, pc, #456	; (adr r3, 8030ad0 <__ieee754_pow+0xa08>)
 8030906:	e9d3 2300 	ldrd	r2, r3, [r3]
 803090a:	f7cf fe7f 	bl	800060c <__aeabi_dmul>
 803090e:	a372      	add	r3, pc, #456	; (adr r3, 8030ad8 <__ieee754_pow+0xa10>)
 8030910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030914:	4680      	mov	r8, r0
 8030916:	4689      	mov	r9, r1
 8030918:	4620      	mov	r0, r4
 803091a:	4629      	mov	r1, r5
 803091c:	f7cf fe76 	bl	800060c <__aeabi_dmul>
 8030920:	4602      	mov	r2, r0
 8030922:	460b      	mov	r3, r1
 8030924:	4640      	mov	r0, r8
 8030926:	4649      	mov	r1, r9
 8030928:	f7cf fcba 	bl	80002a0 <__adddf3>
 803092c:	4604      	mov	r4, r0
 803092e:	460d      	mov	r5, r1
 8030930:	4602      	mov	r2, r0
 8030932:	460b      	mov	r3, r1
 8030934:	4630      	mov	r0, r6
 8030936:	4639      	mov	r1, r7
 8030938:	f7cf fcb2 	bl	80002a0 <__adddf3>
 803093c:	4632      	mov	r2, r6
 803093e:	463b      	mov	r3, r7
 8030940:	4680      	mov	r8, r0
 8030942:	4689      	mov	r9, r1
 8030944:	f7cf fcaa 	bl	800029c <__aeabi_dsub>
 8030948:	4602      	mov	r2, r0
 803094a:	460b      	mov	r3, r1
 803094c:	4620      	mov	r0, r4
 803094e:	4629      	mov	r1, r5
 8030950:	f7cf fca4 	bl	800029c <__aeabi_dsub>
 8030954:	4642      	mov	r2, r8
 8030956:	4606      	mov	r6, r0
 8030958:	460f      	mov	r7, r1
 803095a:	464b      	mov	r3, r9
 803095c:	4640      	mov	r0, r8
 803095e:	4649      	mov	r1, r9
 8030960:	f7cf fe54 	bl	800060c <__aeabi_dmul>
 8030964:	a35e      	add	r3, pc, #376	; (adr r3, 8030ae0 <__ieee754_pow+0xa18>)
 8030966:	e9d3 2300 	ldrd	r2, r3, [r3]
 803096a:	4604      	mov	r4, r0
 803096c:	460d      	mov	r5, r1
 803096e:	f7cf fe4d 	bl	800060c <__aeabi_dmul>
 8030972:	a35d      	add	r3, pc, #372	; (adr r3, 8030ae8 <__ieee754_pow+0xa20>)
 8030974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030978:	f7cf fc90 	bl	800029c <__aeabi_dsub>
 803097c:	4622      	mov	r2, r4
 803097e:	462b      	mov	r3, r5
 8030980:	f7cf fe44 	bl	800060c <__aeabi_dmul>
 8030984:	a35a      	add	r3, pc, #360	; (adr r3, 8030af0 <__ieee754_pow+0xa28>)
 8030986:	e9d3 2300 	ldrd	r2, r3, [r3]
 803098a:	f7cf fc89 	bl	80002a0 <__adddf3>
 803098e:	4622      	mov	r2, r4
 8030990:	462b      	mov	r3, r5
 8030992:	f7cf fe3b 	bl	800060c <__aeabi_dmul>
 8030996:	a358      	add	r3, pc, #352	; (adr r3, 8030af8 <__ieee754_pow+0xa30>)
 8030998:	e9d3 2300 	ldrd	r2, r3, [r3]
 803099c:	f7cf fc7e 	bl	800029c <__aeabi_dsub>
 80309a0:	4622      	mov	r2, r4
 80309a2:	462b      	mov	r3, r5
 80309a4:	f7cf fe32 	bl	800060c <__aeabi_dmul>
 80309a8:	a355      	add	r3, pc, #340	; (adr r3, 8030b00 <__ieee754_pow+0xa38>)
 80309aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80309ae:	f7cf fc77 	bl	80002a0 <__adddf3>
 80309b2:	4622      	mov	r2, r4
 80309b4:	462b      	mov	r3, r5
 80309b6:	f7cf fe29 	bl	800060c <__aeabi_dmul>
 80309ba:	4602      	mov	r2, r0
 80309bc:	460b      	mov	r3, r1
 80309be:	4640      	mov	r0, r8
 80309c0:	4649      	mov	r1, r9
 80309c2:	f7cf fc6b 	bl	800029c <__aeabi_dsub>
 80309c6:	4604      	mov	r4, r0
 80309c8:	460d      	mov	r5, r1
 80309ca:	4602      	mov	r2, r0
 80309cc:	460b      	mov	r3, r1
 80309ce:	4640      	mov	r0, r8
 80309d0:	4649      	mov	r1, r9
 80309d2:	f7cf fe1b 	bl	800060c <__aeabi_dmul>
 80309d6:	2200      	movs	r2, #0
 80309d8:	ec41 0b19 	vmov	d9, r0, r1
 80309dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80309e0:	4620      	mov	r0, r4
 80309e2:	4629      	mov	r1, r5
 80309e4:	f7cf fc5a 	bl	800029c <__aeabi_dsub>
 80309e8:	4602      	mov	r2, r0
 80309ea:	460b      	mov	r3, r1
 80309ec:	ec51 0b19 	vmov	r0, r1, d9
 80309f0:	f7cf ff36 	bl	8000860 <__aeabi_ddiv>
 80309f4:	4632      	mov	r2, r6
 80309f6:	4604      	mov	r4, r0
 80309f8:	460d      	mov	r5, r1
 80309fa:	463b      	mov	r3, r7
 80309fc:	4640      	mov	r0, r8
 80309fe:	4649      	mov	r1, r9
 8030a00:	f7cf fe04 	bl	800060c <__aeabi_dmul>
 8030a04:	4632      	mov	r2, r6
 8030a06:	463b      	mov	r3, r7
 8030a08:	f7cf fc4a 	bl	80002a0 <__adddf3>
 8030a0c:	4602      	mov	r2, r0
 8030a0e:	460b      	mov	r3, r1
 8030a10:	4620      	mov	r0, r4
 8030a12:	4629      	mov	r1, r5
 8030a14:	f7cf fc42 	bl	800029c <__aeabi_dsub>
 8030a18:	4642      	mov	r2, r8
 8030a1a:	464b      	mov	r3, r9
 8030a1c:	f7cf fc3e 	bl	800029c <__aeabi_dsub>
 8030a20:	460b      	mov	r3, r1
 8030a22:	4602      	mov	r2, r0
 8030a24:	493a      	ldr	r1, [pc, #232]	; (8030b10 <__ieee754_pow+0xa48>)
 8030a26:	2000      	movs	r0, #0
 8030a28:	f7cf fc38 	bl	800029c <__aeabi_dsub>
 8030a2c:	ec41 0b10 	vmov	d0, r0, r1
 8030a30:	ee10 3a90 	vmov	r3, s1
 8030a34:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8030a38:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8030a3c:	da2b      	bge.n	8030a96 <__ieee754_pow+0x9ce>
 8030a3e:	4650      	mov	r0, sl
 8030a40:	f001 fa86 	bl	8031f50 <scalbn>
 8030a44:	ec51 0b10 	vmov	r0, r1, d0
 8030a48:	ec53 2b18 	vmov	r2, r3, d8
 8030a4c:	f7ff bbed 	b.w	803022a <__ieee754_pow+0x162>
 8030a50:	4b30      	ldr	r3, [pc, #192]	; (8030b14 <__ieee754_pow+0xa4c>)
 8030a52:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8030a56:	429e      	cmp	r6, r3
 8030a58:	f77f af0c 	ble.w	8030874 <__ieee754_pow+0x7ac>
 8030a5c:	4b2e      	ldr	r3, [pc, #184]	; (8030b18 <__ieee754_pow+0xa50>)
 8030a5e:	440b      	add	r3, r1
 8030a60:	4303      	orrs	r3, r0
 8030a62:	d009      	beq.n	8030a78 <__ieee754_pow+0x9b0>
 8030a64:	ec51 0b18 	vmov	r0, r1, d8
 8030a68:	2200      	movs	r2, #0
 8030a6a:	2300      	movs	r3, #0
 8030a6c:	f7d0 f840 	bl	8000af0 <__aeabi_dcmplt>
 8030a70:	3800      	subs	r0, #0
 8030a72:	bf18      	it	ne
 8030a74:	2001      	movne	r0, #1
 8030a76:	e447      	b.n	8030308 <__ieee754_pow+0x240>
 8030a78:	4622      	mov	r2, r4
 8030a7a:	462b      	mov	r3, r5
 8030a7c:	f7cf fc0e 	bl	800029c <__aeabi_dsub>
 8030a80:	4642      	mov	r2, r8
 8030a82:	464b      	mov	r3, r9
 8030a84:	f7d0 f848 	bl	8000b18 <__aeabi_dcmpge>
 8030a88:	2800      	cmp	r0, #0
 8030a8a:	f43f aef3 	beq.w	8030874 <__ieee754_pow+0x7ac>
 8030a8e:	e7e9      	b.n	8030a64 <__ieee754_pow+0x99c>
 8030a90:	f04f 0a00 	mov.w	sl, #0
 8030a94:	e71a      	b.n	80308cc <__ieee754_pow+0x804>
 8030a96:	ec51 0b10 	vmov	r0, r1, d0
 8030a9a:	4619      	mov	r1, r3
 8030a9c:	e7d4      	b.n	8030a48 <__ieee754_pow+0x980>
 8030a9e:	491c      	ldr	r1, [pc, #112]	; (8030b10 <__ieee754_pow+0xa48>)
 8030aa0:	2000      	movs	r0, #0
 8030aa2:	f7ff bb30 	b.w	8030106 <__ieee754_pow+0x3e>
 8030aa6:	2000      	movs	r0, #0
 8030aa8:	2100      	movs	r1, #0
 8030aaa:	f7ff bb2c 	b.w	8030106 <__ieee754_pow+0x3e>
 8030aae:	4630      	mov	r0, r6
 8030ab0:	4639      	mov	r1, r7
 8030ab2:	f7ff bb28 	b.w	8030106 <__ieee754_pow+0x3e>
 8030ab6:	9204      	str	r2, [sp, #16]
 8030ab8:	f7ff bb7a 	b.w	80301b0 <__ieee754_pow+0xe8>
 8030abc:	2300      	movs	r3, #0
 8030abe:	f7ff bb64 	b.w	803018a <__ieee754_pow+0xc2>
 8030ac2:	bf00      	nop
 8030ac4:	f3af 8000 	nop.w
 8030ac8:	00000000 	.word	0x00000000
 8030acc:	3fe62e43 	.word	0x3fe62e43
 8030ad0:	fefa39ef 	.word	0xfefa39ef
 8030ad4:	3fe62e42 	.word	0x3fe62e42
 8030ad8:	0ca86c39 	.word	0x0ca86c39
 8030adc:	be205c61 	.word	0xbe205c61
 8030ae0:	72bea4d0 	.word	0x72bea4d0
 8030ae4:	3e663769 	.word	0x3e663769
 8030ae8:	c5d26bf1 	.word	0xc5d26bf1
 8030aec:	3ebbbd41 	.word	0x3ebbbd41
 8030af0:	af25de2c 	.word	0xaf25de2c
 8030af4:	3f11566a 	.word	0x3f11566a
 8030af8:	16bebd93 	.word	0x16bebd93
 8030afc:	3f66c16c 	.word	0x3f66c16c
 8030b00:	5555553e 	.word	0x5555553e
 8030b04:	3fc55555 	.word	0x3fc55555
 8030b08:	3fe00000 	.word	0x3fe00000
 8030b0c:	000fffff 	.word	0x000fffff
 8030b10:	3ff00000 	.word	0x3ff00000
 8030b14:	4090cbff 	.word	0x4090cbff
 8030b18:	3f6f3400 	.word	0x3f6f3400
 8030b1c:	652b82fe 	.word	0x652b82fe
 8030b20:	3c971547 	.word	0x3c971547
 8030b24:	00000000 	.word	0x00000000

08030b28 <__ieee754_rem_pio2>:
 8030b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8030b2c:	ed2d 8b02 	vpush	{d8}
 8030b30:	ec55 4b10 	vmov	r4, r5, d0
 8030b34:	4bca      	ldr	r3, [pc, #808]	; (8030e60 <__ieee754_rem_pio2+0x338>)
 8030b36:	b08b      	sub	sp, #44	; 0x2c
 8030b38:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8030b3c:	4598      	cmp	r8, r3
 8030b3e:	4682      	mov	sl, r0
 8030b40:	9502      	str	r5, [sp, #8]
 8030b42:	dc08      	bgt.n	8030b56 <__ieee754_rem_pio2+0x2e>
 8030b44:	2200      	movs	r2, #0
 8030b46:	2300      	movs	r3, #0
 8030b48:	ed80 0b00 	vstr	d0, [r0]
 8030b4c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8030b50:	f04f 0b00 	mov.w	fp, #0
 8030b54:	e028      	b.n	8030ba8 <__ieee754_rem_pio2+0x80>
 8030b56:	4bc3      	ldr	r3, [pc, #780]	; (8030e64 <__ieee754_rem_pio2+0x33c>)
 8030b58:	4598      	cmp	r8, r3
 8030b5a:	dc78      	bgt.n	8030c4e <__ieee754_rem_pio2+0x126>
 8030b5c:	9b02      	ldr	r3, [sp, #8]
 8030b5e:	4ec2      	ldr	r6, [pc, #776]	; (8030e68 <__ieee754_rem_pio2+0x340>)
 8030b60:	2b00      	cmp	r3, #0
 8030b62:	ee10 0a10 	vmov	r0, s0
 8030b66:	a3b0      	add	r3, pc, #704	; (adr r3, 8030e28 <__ieee754_rem_pio2+0x300>)
 8030b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030b6c:	4629      	mov	r1, r5
 8030b6e:	dd39      	ble.n	8030be4 <__ieee754_rem_pio2+0xbc>
 8030b70:	f7cf fb94 	bl	800029c <__aeabi_dsub>
 8030b74:	45b0      	cmp	r8, r6
 8030b76:	4604      	mov	r4, r0
 8030b78:	460d      	mov	r5, r1
 8030b7a:	d01b      	beq.n	8030bb4 <__ieee754_rem_pio2+0x8c>
 8030b7c:	a3ac      	add	r3, pc, #688	; (adr r3, 8030e30 <__ieee754_rem_pio2+0x308>)
 8030b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030b82:	f7cf fb8b 	bl	800029c <__aeabi_dsub>
 8030b86:	4602      	mov	r2, r0
 8030b88:	460b      	mov	r3, r1
 8030b8a:	e9ca 2300 	strd	r2, r3, [sl]
 8030b8e:	4620      	mov	r0, r4
 8030b90:	4629      	mov	r1, r5
 8030b92:	f7cf fb83 	bl	800029c <__aeabi_dsub>
 8030b96:	a3a6      	add	r3, pc, #664	; (adr r3, 8030e30 <__ieee754_rem_pio2+0x308>)
 8030b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030b9c:	f7cf fb7e 	bl	800029c <__aeabi_dsub>
 8030ba0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8030ba4:	f04f 0b01 	mov.w	fp, #1
 8030ba8:	4658      	mov	r0, fp
 8030baa:	b00b      	add	sp, #44	; 0x2c
 8030bac:	ecbd 8b02 	vpop	{d8}
 8030bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8030bb4:	a3a0      	add	r3, pc, #640	; (adr r3, 8030e38 <__ieee754_rem_pio2+0x310>)
 8030bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030bba:	f7cf fb6f 	bl	800029c <__aeabi_dsub>
 8030bbe:	a3a0      	add	r3, pc, #640	; (adr r3, 8030e40 <__ieee754_rem_pio2+0x318>)
 8030bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030bc4:	4604      	mov	r4, r0
 8030bc6:	460d      	mov	r5, r1
 8030bc8:	f7cf fb68 	bl	800029c <__aeabi_dsub>
 8030bcc:	4602      	mov	r2, r0
 8030bce:	460b      	mov	r3, r1
 8030bd0:	e9ca 2300 	strd	r2, r3, [sl]
 8030bd4:	4620      	mov	r0, r4
 8030bd6:	4629      	mov	r1, r5
 8030bd8:	f7cf fb60 	bl	800029c <__aeabi_dsub>
 8030bdc:	a398      	add	r3, pc, #608	; (adr r3, 8030e40 <__ieee754_rem_pio2+0x318>)
 8030bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030be2:	e7db      	b.n	8030b9c <__ieee754_rem_pio2+0x74>
 8030be4:	f7cf fb5c 	bl	80002a0 <__adddf3>
 8030be8:	45b0      	cmp	r8, r6
 8030bea:	4604      	mov	r4, r0
 8030bec:	460d      	mov	r5, r1
 8030bee:	d016      	beq.n	8030c1e <__ieee754_rem_pio2+0xf6>
 8030bf0:	a38f      	add	r3, pc, #572	; (adr r3, 8030e30 <__ieee754_rem_pio2+0x308>)
 8030bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030bf6:	f7cf fb53 	bl	80002a0 <__adddf3>
 8030bfa:	4602      	mov	r2, r0
 8030bfc:	460b      	mov	r3, r1
 8030bfe:	e9ca 2300 	strd	r2, r3, [sl]
 8030c02:	4620      	mov	r0, r4
 8030c04:	4629      	mov	r1, r5
 8030c06:	f7cf fb49 	bl	800029c <__aeabi_dsub>
 8030c0a:	a389      	add	r3, pc, #548	; (adr r3, 8030e30 <__ieee754_rem_pio2+0x308>)
 8030c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030c10:	f7cf fb46 	bl	80002a0 <__adddf3>
 8030c14:	f04f 3bff 	mov.w	fp, #4294967295
 8030c18:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8030c1c:	e7c4      	b.n	8030ba8 <__ieee754_rem_pio2+0x80>
 8030c1e:	a386      	add	r3, pc, #536	; (adr r3, 8030e38 <__ieee754_rem_pio2+0x310>)
 8030c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030c24:	f7cf fb3c 	bl	80002a0 <__adddf3>
 8030c28:	a385      	add	r3, pc, #532	; (adr r3, 8030e40 <__ieee754_rem_pio2+0x318>)
 8030c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030c2e:	4604      	mov	r4, r0
 8030c30:	460d      	mov	r5, r1
 8030c32:	f7cf fb35 	bl	80002a0 <__adddf3>
 8030c36:	4602      	mov	r2, r0
 8030c38:	460b      	mov	r3, r1
 8030c3a:	e9ca 2300 	strd	r2, r3, [sl]
 8030c3e:	4620      	mov	r0, r4
 8030c40:	4629      	mov	r1, r5
 8030c42:	f7cf fb2b 	bl	800029c <__aeabi_dsub>
 8030c46:	a37e      	add	r3, pc, #504	; (adr r3, 8030e40 <__ieee754_rem_pio2+0x318>)
 8030c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030c4c:	e7e0      	b.n	8030c10 <__ieee754_rem_pio2+0xe8>
 8030c4e:	4b87      	ldr	r3, [pc, #540]	; (8030e6c <__ieee754_rem_pio2+0x344>)
 8030c50:	4598      	cmp	r8, r3
 8030c52:	f300 80d9 	bgt.w	8030e08 <__ieee754_rem_pio2+0x2e0>
 8030c56:	f001 f967 	bl	8031f28 <fabs>
 8030c5a:	ec55 4b10 	vmov	r4, r5, d0
 8030c5e:	ee10 0a10 	vmov	r0, s0
 8030c62:	a379      	add	r3, pc, #484	; (adr r3, 8030e48 <__ieee754_rem_pio2+0x320>)
 8030c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030c68:	4629      	mov	r1, r5
 8030c6a:	f7cf fccf 	bl	800060c <__aeabi_dmul>
 8030c6e:	4b80      	ldr	r3, [pc, #512]	; (8030e70 <__ieee754_rem_pio2+0x348>)
 8030c70:	2200      	movs	r2, #0
 8030c72:	f7cf fb15 	bl	80002a0 <__adddf3>
 8030c76:	f7cf ff79 	bl	8000b6c <__aeabi_d2iz>
 8030c7a:	4683      	mov	fp, r0
 8030c7c:	f7cf fc5c 	bl	8000538 <__aeabi_i2d>
 8030c80:	4602      	mov	r2, r0
 8030c82:	460b      	mov	r3, r1
 8030c84:	ec43 2b18 	vmov	d8, r2, r3
 8030c88:	a367      	add	r3, pc, #412	; (adr r3, 8030e28 <__ieee754_rem_pio2+0x300>)
 8030c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030c8e:	f7cf fcbd 	bl	800060c <__aeabi_dmul>
 8030c92:	4602      	mov	r2, r0
 8030c94:	460b      	mov	r3, r1
 8030c96:	4620      	mov	r0, r4
 8030c98:	4629      	mov	r1, r5
 8030c9a:	f7cf faff 	bl	800029c <__aeabi_dsub>
 8030c9e:	a364      	add	r3, pc, #400	; (adr r3, 8030e30 <__ieee754_rem_pio2+0x308>)
 8030ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030ca4:	4606      	mov	r6, r0
 8030ca6:	460f      	mov	r7, r1
 8030ca8:	ec51 0b18 	vmov	r0, r1, d8
 8030cac:	f7cf fcae 	bl	800060c <__aeabi_dmul>
 8030cb0:	f1bb 0f1f 	cmp.w	fp, #31
 8030cb4:	4604      	mov	r4, r0
 8030cb6:	460d      	mov	r5, r1
 8030cb8:	dc0d      	bgt.n	8030cd6 <__ieee754_rem_pio2+0x1ae>
 8030cba:	4b6e      	ldr	r3, [pc, #440]	; (8030e74 <__ieee754_rem_pio2+0x34c>)
 8030cbc:	f10b 32ff 	add.w	r2, fp, #4294967295
 8030cc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8030cc4:	4543      	cmp	r3, r8
 8030cc6:	d006      	beq.n	8030cd6 <__ieee754_rem_pio2+0x1ae>
 8030cc8:	4622      	mov	r2, r4
 8030cca:	462b      	mov	r3, r5
 8030ccc:	4630      	mov	r0, r6
 8030cce:	4639      	mov	r1, r7
 8030cd0:	f7cf fae4 	bl	800029c <__aeabi_dsub>
 8030cd4:	e00f      	b.n	8030cf6 <__ieee754_rem_pio2+0x1ce>
 8030cd6:	462b      	mov	r3, r5
 8030cd8:	4622      	mov	r2, r4
 8030cda:	4630      	mov	r0, r6
 8030cdc:	4639      	mov	r1, r7
 8030cde:	f7cf fadd 	bl	800029c <__aeabi_dsub>
 8030ce2:	ea4f 5328 	mov.w	r3, r8, asr #20
 8030ce6:	9303      	str	r3, [sp, #12]
 8030ce8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8030cec:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8030cf0:	f1b8 0f10 	cmp.w	r8, #16
 8030cf4:	dc02      	bgt.n	8030cfc <__ieee754_rem_pio2+0x1d4>
 8030cf6:	e9ca 0100 	strd	r0, r1, [sl]
 8030cfa:	e039      	b.n	8030d70 <__ieee754_rem_pio2+0x248>
 8030cfc:	a34e      	add	r3, pc, #312	; (adr r3, 8030e38 <__ieee754_rem_pio2+0x310>)
 8030cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030d02:	ec51 0b18 	vmov	r0, r1, d8
 8030d06:	f7cf fc81 	bl	800060c <__aeabi_dmul>
 8030d0a:	4604      	mov	r4, r0
 8030d0c:	460d      	mov	r5, r1
 8030d0e:	4602      	mov	r2, r0
 8030d10:	460b      	mov	r3, r1
 8030d12:	4630      	mov	r0, r6
 8030d14:	4639      	mov	r1, r7
 8030d16:	f7cf fac1 	bl	800029c <__aeabi_dsub>
 8030d1a:	4602      	mov	r2, r0
 8030d1c:	460b      	mov	r3, r1
 8030d1e:	4680      	mov	r8, r0
 8030d20:	4689      	mov	r9, r1
 8030d22:	4630      	mov	r0, r6
 8030d24:	4639      	mov	r1, r7
 8030d26:	f7cf fab9 	bl	800029c <__aeabi_dsub>
 8030d2a:	4622      	mov	r2, r4
 8030d2c:	462b      	mov	r3, r5
 8030d2e:	f7cf fab5 	bl	800029c <__aeabi_dsub>
 8030d32:	a343      	add	r3, pc, #268	; (adr r3, 8030e40 <__ieee754_rem_pio2+0x318>)
 8030d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030d38:	4604      	mov	r4, r0
 8030d3a:	460d      	mov	r5, r1
 8030d3c:	ec51 0b18 	vmov	r0, r1, d8
 8030d40:	f7cf fc64 	bl	800060c <__aeabi_dmul>
 8030d44:	4622      	mov	r2, r4
 8030d46:	462b      	mov	r3, r5
 8030d48:	f7cf faa8 	bl	800029c <__aeabi_dsub>
 8030d4c:	4602      	mov	r2, r0
 8030d4e:	460b      	mov	r3, r1
 8030d50:	4604      	mov	r4, r0
 8030d52:	460d      	mov	r5, r1
 8030d54:	4640      	mov	r0, r8
 8030d56:	4649      	mov	r1, r9
 8030d58:	f7cf faa0 	bl	800029c <__aeabi_dsub>
 8030d5c:	9a03      	ldr	r2, [sp, #12]
 8030d5e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8030d62:	1ad3      	subs	r3, r2, r3
 8030d64:	2b31      	cmp	r3, #49	; 0x31
 8030d66:	dc24      	bgt.n	8030db2 <__ieee754_rem_pio2+0x28a>
 8030d68:	e9ca 0100 	strd	r0, r1, [sl]
 8030d6c:	4646      	mov	r6, r8
 8030d6e:	464f      	mov	r7, r9
 8030d70:	e9da 8900 	ldrd	r8, r9, [sl]
 8030d74:	4630      	mov	r0, r6
 8030d76:	4642      	mov	r2, r8
 8030d78:	464b      	mov	r3, r9
 8030d7a:	4639      	mov	r1, r7
 8030d7c:	f7cf fa8e 	bl	800029c <__aeabi_dsub>
 8030d80:	462b      	mov	r3, r5
 8030d82:	4622      	mov	r2, r4
 8030d84:	f7cf fa8a 	bl	800029c <__aeabi_dsub>
 8030d88:	9b02      	ldr	r3, [sp, #8]
 8030d8a:	2b00      	cmp	r3, #0
 8030d8c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8030d90:	f6bf af0a 	bge.w	8030ba8 <__ieee754_rem_pio2+0x80>
 8030d94:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8030d98:	f8ca 3004 	str.w	r3, [sl, #4]
 8030d9c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8030da0:	f8ca 8000 	str.w	r8, [sl]
 8030da4:	f8ca 0008 	str.w	r0, [sl, #8]
 8030da8:	f8ca 300c 	str.w	r3, [sl, #12]
 8030dac:	f1cb 0b00 	rsb	fp, fp, #0
 8030db0:	e6fa      	b.n	8030ba8 <__ieee754_rem_pio2+0x80>
 8030db2:	a327      	add	r3, pc, #156	; (adr r3, 8030e50 <__ieee754_rem_pio2+0x328>)
 8030db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030db8:	ec51 0b18 	vmov	r0, r1, d8
 8030dbc:	f7cf fc26 	bl	800060c <__aeabi_dmul>
 8030dc0:	4604      	mov	r4, r0
 8030dc2:	460d      	mov	r5, r1
 8030dc4:	4602      	mov	r2, r0
 8030dc6:	460b      	mov	r3, r1
 8030dc8:	4640      	mov	r0, r8
 8030dca:	4649      	mov	r1, r9
 8030dcc:	f7cf fa66 	bl	800029c <__aeabi_dsub>
 8030dd0:	4602      	mov	r2, r0
 8030dd2:	460b      	mov	r3, r1
 8030dd4:	4606      	mov	r6, r0
 8030dd6:	460f      	mov	r7, r1
 8030dd8:	4640      	mov	r0, r8
 8030dda:	4649      	mov	r1, r9
 8030ddc:	f7cf fa5e 	bl	800029c <__aeabi_dsub>
 8030de0:	4622      	mov	r2, r4
 8030de2:	462b      	mov	r3, r5
 8030de4:	f7cf fa5a 	bl	800029c <__aeabi_dsub>
 8030de8:	a31b      	add	r3, pc, #108	; (adr r3, 8030e58 <__ieee754_rem_pio2+0x330>)
 8030dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8030dee:	4604      	mov	r4, r0
 8030df0:	460d      	mov	r5, r1
 8030df2:	ec51 0b18 	vmov	r0, r1, d8
 8030df6:	f7cf fc09 	bl	800060c <__aeabi_dmul>
 8030dfa:	4622      	mov	r2, r4
 8030dfc:	462b      	mov	r3, r5
 8030dfe:	f7cf fa4d 	bl	800029c <__aeabi_dsub>
 8030e02:	4604      	mov	r4, r0
 8030e04:	460d      	mov	r5, r1
 8030e06:	e75f      	b.n	8030cc8 <__ieee754_rem_pio2+0x1a0>
 8030e08:	4b1b      	ldr	r3, [pc, #108]	; (8030e78 <__ieee754_rem_pio2+0x350>)
 8030e0a:	4598      	cmp	r8, r3
 8030e0c:	dd36      	ble.n	8030e7c <__ieee754_rem_pio2+0x354>
 8030e0e:	ee10 2a10 	vmov	r2, s0
 8030e12:	462b      	mov	r3, r5
 8030e14:	4620      	mov	r0, r4
 8030e16:	4629      	mov	r1, r5
 8030e18:	f7cf fa40 	bl	800029c <__aeabi_dsub>
 8030e1c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8030e20:	e9ca 0100 	strd	r0, r1, [sl]
 8030e24:	e694      	b.n	8030b50 <__ieee754_rem_pio2+0x28>
 8030e26:	bf00      	nop
 8030e28:	54400000 	.word	0x54400000
 8030e2c:	3ff921fb 	.word	0x3ff921fb
 8030e30:	1a626331 	.word	0x1a626331
 8030e34:	3dd0b461 	.word	0x3dd0b461
 8030e38:	1a600000 	.word	0x1a600000
 8030e3c:	3dd0b461 	.word	0x3dd0b461
 8030e40:	2e037073 	.word	0x2e037073
 8030e44:	3ba3198a 	.word	0x3ba3198a
 8030e48:	6dc9c883 	.word	0x6dc9c883
 8030e4c:	3fe45f30 	.word	0x3fe45f30
 8030e50:	2e000000 	.word	0x2e000000
 8030e54:	3ba3198a 	.word	0x3ba3198a
 8030e58:	252049c1 	.word	0x252049c1
 8030e5c:	397b839a 	.word	0x397b839a
 8030e60:	3fe921fb 	.word	0x3fe921fb
 8030e64:	4002d97b 	.word	0x4002d97b
 8030e68:	3ff921fb 	.word	0x3ff921fb
 8030e6c:	413921fb 	.word	0x413921fb
 8030e70:	3fe00000 	.word	0x3fe00000
 8030e74:	08037fd0 	.word	0x08037fd0
 8030e78:	7fefffff 	.word	0x7fefffff
 8030e7c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8030e80:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8030e84:	ee10 0a10 	vmov	r0, s0
 8030e88:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8030e8c:	ee10 6a10 	vmov	r6, s0
 8030e90:	460f      	mov	r7, r1
 8030e92:	f7cf fe6b 	bl	8000b6c <__aeabi_d2iz>
 8030e96:	f7cf fb4f 	bl	8000538 <__aeabi_i2d>
 8030e9a:	4602      	mov	r2, r0
 8030e9c:	460b      	mov	r3, r1
 8030e9e:	4630      	mov	r0, r6
 8030ea0:	4639      	mov	r1, r7
 8030ea2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8030ea6:	f7cf f9f9 	bl	800029c <__aeabi_dsub>
 8030eaa:	4b23      	ldr	r3, [pc, #140]	; (8030f38 <__ieee754_rem_pio2+0x410>)
 8030eac:	2200      	movs	r2, #0
 8030eae:	f7cf fbad 	bl	800060c <__aeabi_dmul>
 8030eb2:	460f      	mov	r7, r1
 8030eb4:	4606      	mov	r6, r0
 8030eb6:	f7cf fe59 	bl	8000b6c <__aeabi_d2iz>
 8030eba:	f7cf fb3d 	bl	8000538 <__aeabi_i2d>
 8030ebe:	4602      	mov	r2, r0
 8030ec0:	460b      	mov	r3, r1
 8030ec2:	4630      	mov	r0, r6
 8030ec4:	4639      	mov	r1, r7
 8030ec6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8030eca:	f7cf f9e7 	bl	800029c <__aeabi_dsub>
 8030ece:	4b1a      	ldr	r3, [pc, #104]	; (8030f38 <__ieee754_rem_pio2+0x410>)
 8030ed0:	2200      	movs	r2, #0
 8030ed2:	f7cf fb9b 	bl	800060c <__aeabi_dmul>
 8030ed6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8030eda:	ad04      	add	r5, sp, #16
 8030edc:	f04f 0803 	mov.w	r8, #3
 8030ee0:	46a9      	mov	r9, r5
 8030ee2:	2600      	movs	r6, #0
 8030ee4:	2700      	movs	r7, #0
 8030ee6:	4632      	mov	r2, r6
 8030ee8:	463b      	mov	r3, r7
 8030eea:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8030eee:	46c3      	mov	fp, r8
 8030ef0:	3d08      	subs	r5, #8
 8030ef2:	f108 38ff 	add.w	r8, r8, #4294967295
 8030ef6:	f7cf fdf1 	bl	8000adc <__aeabi_dcmpeq>
 8030efa:	2800      	cmp	r0, #0
 8030efc:	d1f3      	bne.n	8030ee6 <__ieee754_rem_pio2+0x3be>
 8030efe:	4b0f      	ldr	r3, [pc, #60]	; (8030f3c <__ieee754_rem_pio2+0x414>)
 8030f00:	9301      	str	r3, [sp, #4]
 8030f02:	2302      	movs	r3, #2
 8030f04:	9300      	str	r3, [sp, #0]
 8030f06:	4622      	mov	r2, r4
 8030f08:	465b      	mov	r3, fp
 8030f0a:	4651      	mov	r1, sl
 8030f0c:	4648      	mov	r0, r9
 8030f0e:	f000 fbab 	bl	8031668 <__kernel_rem_pio2>
 8030f12:	9b02      	ldr	r3, [sp, #8]
 8030f14:	2b00      	cmp	r3, #0
 8030f16:	4683      	mov	fp, r0
 8030f18:	f6bf ae46 	bge.w	8030ba8 <__ieee754_rem_pio2+0x80>
 8030f1c:	e9da 2100 	ldrd	r2, r1, [sl]
 8030f20:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8030f24:	e9ca 2300 	strd	r2, r3, [sl]
 8030f28:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8030f2c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8030f30:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8030f34:	e73a      	b.n	8030dac <__ieee754_rem_pio2+0x284>
 8030f36:	bf00      	nop
 8030f38:	41700000 	.word	0x41700000
 8030f3c:	08038050 	.word	0x08038050

08030f40 <__ieee754_sqrt>:
 8030f40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8030f44:	ec55 4b10 	vmov	r4, r5, d0
 8030f48:	4e55      	ldr	r6, [pc, #340]	; (80310a0 <__ieee754_sqrt+0x160>)
 8030f4a:	43ae      	bics	r6, r5
 8030f4c:	ee10 0a10 	vmov	r0, s0
 8030f50:	ee10 3a10 	vmov	r3, s0
 8030f54:	462a      	mov	r2, r5
 8030f56:	4629      	mov	r1, r5
 8030f58:	d110      	bne.n	8030f7c <__ieee754_sqrt+0x3c>
 8030f5a:	ee10 2a10 	vmov	r2, s0
 8030f5e:	462b      	mov	r3, r5
 8030f60:	f7cf fb54 	bl	800060c <__aeabi_dmul>
 8030f64:	4602      	mov	r2, r0
 8030f66:	460b      	mov	r3, r1
 8030f68:	4620      	mov	r0, r4
 8030f6a:	4629      	mov	r1, r5
 8030f6c:	f7cf f998 	bl	80002a0 <__adddf3>
 8030f70:	4604      	mov	r4, r0
 8030f72:	460d      	mov	r5, r1
 8030f74:	ec45 4b10 	vmov	d0, r4, r5
 8030f78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8030f7c:	2d00      	cmp	r5, #0
 8030f7e:	dc10      	bgt.n	8030fa2 <__ieee754_sqrt+0x62>
 8030f80:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8030f84:	4330      	orrs	r0, r6
 8030f86:	d0f5      	beq.n	8030f74 <__ieee754_sqrt+0x34>
 8030f88:	b15d      	cbz	r5, 8030fa2 <__ieee754_sqrt+0x62>
 8030f8a:	ee10 2a10 	vmov	r2, s0
 8030f8e:	462b      	mov	r3, r5
 8030f90:	ee10 0a10 	vmov	r0, s0
 8030f94:	f7cf f982 	bl	800029c <__aeabi_dsub>
 8030f98:	4602      	mov	r2, r0
 8030f9a:	460b      	mov	r3, r1
 8030f9c:	f7cf fc60 	bl	8000860 <__aeabi_ddiv>
 8030fa0:	e7e6      	b.n	8030f70 <__ieee754_sqrt+0x30>
 8030fa2:	1512      	asrs	r2, r2, #20
 8030fa4:	d074      	beq.n	8031090 <__ieee754_sqrt+0x150>
 8030fa6:	07d4      	lsls	r4, r2, #31
 8030fa8:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8030fac:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8030fb0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8030fb4:	bf5e      	ittt	pl
 8030fb6:	0fda      	lsrpl	r2, r3, #31
 8030fb8:	005b      	lslpl	r3, r3, #1
 8030fba:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8030fbe:	2400      	movs	r4, #0
 8030fc0:	0fda      	lsrs	r2, r3, #31
 8030fc2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8030fc6:	107f      	asrs	r7, r7, #1
 8030fc8:	005b      	lsls	r3, r3, #1
 8030fca:	2516      	movs	r5, #22
 8030fcc:	4620      	mov	r0, r4
 8030fce:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8030fd2:	1886      	adds	r6, r0, r2
 8030fd4:	428e      	cmp	r6, r1
 8030fd6:	bfde      	ittt	le
 8030fd8:	1b89      	suble	r1, r1, r6
 8030fda:	18b0      	addle	r0, r6, r2
 8030fdc:	18a4      	addle	r4, r4, r2
 8030fde:	0049      	lsls	r1, r1, #1
 8030fe0:	3d01      	subs	r5, #1
 8030fe2:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8030fe6:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8030fea:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8030fee:	d1f0      	bne.n	8030fd2 <__ieee754_sqrt+0x92>
 8030ff0:	462a      	mov	r2, r5
 8030ff2:	f04f 0e20 	mov.w	lr, #32
 8030ff6:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8030ffa:	4281      	cmp	r1, r0
 8030ffc:	eb06 0c05 	add.w	ip, r6, r5
 8031000:	dc02      	bgt.n	8031008 <__ieee754_sqrt+0xc8>
 8031002:	d113      	bne.n	803102c <__ieee754_sqrt+0xec>
 8031004:	459c      	cmp	ip, r3
 8031006:	d811      	bhi.n	803102c <__ieee754_sqrt+0xec>
 8031008:	f1bc 0f00 	cmp.w	ip, #0
 803100c:	eb0c 0506 	add.w	r5, ip, r6
 8031010:	da43      	bge.n	803109a <__ieee754_sqrt+0x15a>
 8031012:	2d00      	cmp	r5, #0
 8031014:	db41      	blt.n	803109a <__ieee754_sqrt+0x15a>
 8031016:	f100 0801 	add.w	r8, r0, #1
 803101a:	1a09      	subs	r1, r1, r0
 803101c:	459c      	cmp	ip, r3
 803101e:	bf88      	it	hi
 8031020:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8031024:	eba3 030c 	sub.w	r3, r3, ip
 8031028:	4432      	add	r2, r6
 803102a:	4640      	mov	r0, r8
 803102c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8031030:	f1be 0e01 	subs.w	lr, lr, #1
 8031034:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8031038:	ea4f 0343 	mov.w	r3, r3, lsl #1
 803103c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8031040:	d1db      	bne.n	8030ffa <__ieee754_sqrt+0xba>
 8031042:	430b      	orrs	r3, r1
 8031044:	d006      	beq.n	8031054 <__ieee754_sqrt+0x114>
 8031046:	1c50      	adds	r0, r2, #1
 8031048:	bf13      	iteet	ne
 803104a:	3201      	addne	r2, #1
 803104c:	3401      	addeq	r4, #1
 803104e:	4672      	moveq	r2, lr
 8031050:	f022 0201 	bicne.w	r2, r2, #1
 8031054:	1063      	asrs	r3, r4, #1
 8031056:	0852      	lsrs	r2, r2, #1
 8031058:	07e1      	lsls	r1, r4, #31
 803105a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 803105e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8031062:	bf48      	it	mi
 8031064:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8031068:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 803106c:	4614      	mov	r4, r2
 803106e:	e781      	b.n	8030f74 <__ieee754_sqrt+0x34>
 8031070:	0ad9      	lsrs	r1, r3, #11
 8031072:	3815      	subs	r0, #21
 8031074:	055b      	lsls	r3, r3, #21
 8031076:	2900      	cmp	r1, #0
 8031078:	d0fa      	beq.n	8031070 <__ieee754_sqrt+0x130>
 803107a:	02cd      	lsls	r5, r1, #11
 803107c:	d50a      	bpl.n	8031094 <__ieee754_sqrt+0x154>
 803107e:	f1c2 0420 	rsb	r4, r2, #32
 8031082:	fa23 f404 	lsr.w	r4, r3, r4
 8031086:	1e55      	subs	r5, r2, #1
 8031088:	4093      	lsls	r3, r2
 803108a:	4321      	orrs	r1, r4
 803108c:	1b42      	subs	r2, r0, r5
 803108e:	e78a      	b.n	8030fa6 <__ieee754_sqrt+0x66>
 8031090:	4610      	mov	r0, r2
 8031092:	e7f0      	b.n	8031076 <__ieee754_sqrt+0x136>
 8031094:	0049      	lsls	r1, r1, #1
 8031096:	3201      	adds	r2, #1
 8031098:	e7ef      	b.n	803107a <__ieee754_sqrt+0x13a>
 803109a:	4680      	mov	r8, r0
 803109c:	e7bd      	b.n	803101a <__ieee754_sqrt+0xda>
 803109e:	bf00      	nop
 80310a0:	7ff00000 	.word	0x7ff00000

080310a4 <__ieee754_expf>:
 80310a4:	ee10 2a10 	vmov	r2, s0
 80310a8:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 80310ac:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80310b0:	d902      	bls.n	80310b8 <__ieee754_expf+0x14>
 80310b2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80310b6:	4770      	bx	lr
 80310b8:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 80310bc:	d106      	bne.n	80310cc <__ieee754_expf+0x28>
 80310be:	eddf 7a4e 	vldr	s15, [pc, #312]	; 80311f8 <__ieee754_expf+0x154>
 80310c2:	2b00      	cmp	r3, #0
 80310c4:	bf18      	it	ne
 80310c6:	eeb0 0a67 	vmovne.f32	s0, s15
 80310ca:	4770      	bx	lr
 80310cc:	484b      	ldr	r0, [pc, #300]	; (80311fc <__ieee754_expf+0x158>)
 80310ce:	4282      	cmp	r2, r0
 80310d0:	dd02      	ble.n	80310d8 <__ieee754_expf+0x34>
 80310d2:	2000      	movs	r0, #0
 80310d4:	f000 bf22 	b.w	8031f1c <__math_oflowf>
 80310d8:	2a00      	cmp	r2, #0
 80310da:	da05      	bge.n	80310e8 <__ieee754_expf+0x44>
 80310dc:	4a48      	ldr	r2, [pc, #288]	; (8031200 <__ieee754_expf+0x15c>)
 80310de:	4291      	cmp	r1, r2
 80310e0:	d902      	bls.n	80310e8 <__ieee754_expf+0x44>
 80310e2:	2000      	movs	r0, #0
 80310e4:	f000 bf14 	b.w	8031f10 <__math_uflowf>
 80310e8:	4a46      	ldr	r2, [pc, #280]	; (8031204 <__ieee754_expf+0x160>)
 80310ea:	4291      	cmp	r1, r2
 80310ec:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80310f0:	d952      	bls.n	8031198 <__ieee754_expf+0xf4>
 80310f2:	4a45      	ldr	r2, [pc, #276]	; (8031208 <__ieee754_expf+0x164>)
 80310f4:	4291      	cmp	r1, r2
 80310f6:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80310fa:	d834      	bhi.n	8031166 <__ieee754_expf+0xc2>
 80310fc:	4943      	ldr	r1, [pc, #268]	; (803120c <__ieee754_expf+0x168>)
 80310fe:	4411      	add	r1, r2
 8031100:	ed91 7a00 	vldr	s14, [r1]
 8031104:	4942      	ldr	r1, [pc, #264]	; (8031210 <__ieee754_expf+0x16c>)
 8031106:	440a      	add	r2, r1
 8031108:	edd2 7a00 	vldr	s15, [r2]
 803110c:	ee30 7a47 	vsub.f32	s14, s0, s14
 8031110:	f1c3 0201 	rsb	r2, r3, #1
 8031114:	1ad2      	subs	r2, r2, r3
 8031116:	ee37 0a67 	vsub.f32	s0, s14, s15
 803111a:	ee20 6a00 	vmul.f32	s12, s0, s0
 803111e:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 8031214 <__ieee754_expf+0x170>
 8031122:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8031218 <__ieee754_expf+0x174>
 8031126:	eee6 6a05 	vfma.f32	s13, s12, s10
 803112a:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 803121c <__ieee754_expf+0x178>
 803112e:	eea6 5a86 	vfma.f32	s10, s13, s12
 8031132:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8031220 <__ieee754_expf+0x17c>
 8031136:	eee5 6a06 	vfma.f32	s13, s10, s12
 803113a:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 8031224 <__ieee754_expf+0x180>
 803113e:	eea6 5a86 	vfma.f32	s10, s13, s12
 8031142:	eef0 6a40 	vmov.f32	s13, s0
 8031146:	eee5 6a46 	vfms.f32	s13, s10, s12
 803114a:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 803114e:	ee20 5a26 	vmul.f32	s10, s0, s13
 8031152:	bb92      	cbnz	r2, 80311ba <__ieee754_expf+0x116>
 8031154:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8031158:	eec5 7a26 	vdiv.f32	s15, s10, s13
 803115c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8031160:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8031164:	4770      	bx	lr
 8031166:	4b30      	ldr	r3, [pc, #192]	; (8031228 <__ieee754_expf+0x184>)
 8031168:	ed9f 7a30 	vldr	s14, [pc, #192]	; 803122c <__ieee754_expf+0x188>
 803116c:	eddf 6a30 	vldr	s13, [pc, #192]	; 8031230 <__ieee754_expf+0x18c>
 8031170:	4413      	add	r3, r2
 8031172:	edd3 7a00 	vldr	s15, [r3]
 8031176:	eee0 7a07 	vfma.f32	s15, s0, s14
 803117a:	eeb0 7a40 	vmov.f32	s14, s0
 803117e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8031182:	ee17 2a90 	vmov	r2, s15
 8031186:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 803118a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 803118e:	eddf 6a29 	vldr	s13, [pc, #164]	; 8031234 <__ieee754_expf+0x190>
 8031192:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8031196:	e7be      	b.n	8031116 <__ieee754_expf+0x72>
 8031198:	f1b1 5f50 	cmp.w	r1, #872415232	; 0x34000000
 803119c:	d20b      	bcs.n	80311b6 <__ieee754_expf+0x112>
 803119e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8031238 <__ieee754_expf+0x194>
 80311a2:	ee70 6a26 	vadd.f32	s13, s0, s13
 80311a6:	eef4 6ae5 	vcmpe.f32	s13, s11
 80311aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80311ae:	dd02      	ble.n	80311b6 <__ieee754_expf+0x112>
 80311b0:	ee30 0a25 	vadd.f32	s0, s0, s11
 80311b4:	4770      	bx	lr
 80311b6:	2200      	movs	r2, #0
 80311b8:	e7af      	b.n	803111a <__ieee754_expf+0x76>
 80311ba:	ee76 6a66 	vsub.f32	s13, s12, s13
 80311be:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 80311c2:	ee85 0a26 	vdiv.f32	s0, s10, s13
 80311c6:	bfb8      	it	lt
 80311c8:	3264      	addlt	r2, #100	; 0x64
 80311ca:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80311ce:	ee37 0ac7 	vsub.f32	s0, s15, s14
 80311d2:	ee75 7ac0 	vsub.f32	s15, s11, s0
 80311d6:	ee17 3a90 	vmov	r3, s15
 80311da:	bfab      	itete	ge
 80311dc:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 80311e0:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 80311e4:	ee00 3a10 	vmovge	s0, r3
 80311e8:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 803123c <__ieee754_expf+0x198>
 80311ec:	bfbc      	itt	lt
 80311ee:	ee00 3a10 	vmovlt	s0, r3
 80311f2:	ee20 0a27 	vmullt.f32	s0, s0, s15
 80311f6:	4770      	bx	lr
 80311f8:	00000000 	.word	0x00000000
 80311fc:	42b17217 	.word	0x42b17217
 8031200:	42cff1b5 	.word	0x42cff1b5
 8031204:	3eb17218 	.word	0x3eb17218
 8031208:	3f851591 	.word	0x3f851591
 803120c:	08038160 	.word	0x08038160
 8031210:	08038168 	.word	0x08038168
 8031214:	3331bb4c 	.word	0x3331bb4c
 8031218:	b5ddea0e 	.word	0xb5ddea0e
 803121c:	388ab355 	.word	0x388ab355
 8031220:	bb360b61 	.word	0xbb360b61
 8031224:	3e2aaaab 	.word	0x3e2aaaab
 8031228:	08038158 	.word	0x08038158
 803122c:	3fb8aa3b 	.word	0x3fb8aa3b
 8031230:	3f317180 	.word	0x3f317180
 8031234:	3717f7d1 	.word	0x3717f7d1
 8031238:	7149f2ca 	.word	0x7149f2ca
 803123c:	0d800000 	.word	0x0d800000

08031240 <__ieee754_logf>:
 8031240:	ee10 3a10 	vmov	r3, s0
 8031244:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8031248:	d106      	bne.n	8031258 <__ieee754_logf+0x18>
 803124a:	ed9f 7a65 	vldr	s14, [pc, #404]	; 80313e0 <__ieee754_logf+0x1a0>
 803124e:	eddf 7a65 	vldr	s15, [pc, #404]	; 80313e4 <__ieee754_logf+0x1a4>
 8031252:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8031256:	4770      	bx	lr
 8031258:	2b00      	cmp	r3, #0
 803125a:	da02      	bge.n	8031262 <__ieee754_logf+0x22>
 803125c:	ee30 7a40 	vsub.f32	s14, s0, s0
 8031260:	e7f5      	b.n	803124e <__ieee754_logf+0xe>
 8031262:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8031266:	db02      	blt.n	803126e <__ieee754_logf+0x2e>
 8031268:	ee30 0a00 	vadd.f32	s0, s0, s0
 803126c:	4770      	bx	lr
 803126e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8031272:	bfb8      	it	lt
 8031274:	eddf 7a5c 	vldrlt	s15, [pc, #368]	; 80313e8 <__ieee754_logf+0x1a8>
 8031278:	485c      	ldr	r0, [pc, #368]	; (80313ec <__ieee754_logf+0x1ac>)
 803127a:	bfbe      	ittt	lt
 803127c:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8031280:	f06f 0118 	mvnlt.w	r1, #24
 8031284:	ee17 3a90 	vmovlt	r3, s15
 8031288:	ea4f 52e3 	mov.w	r2, r3, asr #23
 803128c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8031290:	4418      	add	r0, r3
 8031292:	bfa8      	it	ge
 8031294:	2100      	movge	r1, #0
 8031296:	3a7f      	subs	r2, #127	; 0x7f
 8031298:	440a      	add	r2, r1
 803129a:	f400 0100 	and.w	r1, r0, #8388608	; 0x800000
 803129e:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 80312a2:	4319      	orrs	r1, r3
 80312a4:	ee00 1a10 	vmov	s0, r1
 80312a8:	4951      	ldr	r1, [pc, #324]	; (80313f0 <__ieee754_logf+0x1b0>)
 80312aa:	eb02 52d0 	add.w	r2, r2, r0, lsr #23
 80312ae:	f103 000f 	add.w	r0, r3, #15
 80312b2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80312b6:	4001      	ands	r1, r0
 80312b8:	ee30 0a67 	vsub.f32	s0, s0, s15
 80312bc:	bb89      	cbnz	r1, 8031322 <__ieee754_logf+0xe2>
 80312be:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80312c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80312c6:	d10f      	bne.n	80312e8 <__ieee754_logf+0xa8>
 80312c8:	2a00      	cmp	r2, #0
 80312ca:	f000 8085 	beq.w	80313d8 <__ieee754_logf+0x198>
 80312ce:	ee07 2a90 	vmov	s15, r2
 80312d2:	ed9f 0a48 	vldr	s0, [pc, #288]	; 80313f4 <__ieee754_logf+0x1b4>
 80312d6:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80313f8 <__ieee754_logf+0x1b8>
 80312da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80312de:	ee27 0a80 	vmul.f32	s0, s15, s0
 80312e2:	eea7 0a87 	vfma.f32	s0, s15, s14
 80312e6:	4770      	bx	lr
 80312e8:	eddf 6a44 	vldr	s13, [pc, #272]	; 80313fc <__ieee754_logf+0x1bc>
 80312ec:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80312f0:	eee0 7a66 	vfms.f32	s15, s0, s13
 80312f4:	ee20 7a00 	vmul.f32	s14, s0, s0
 80312f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80312fc:	b912      	cbnz	r2, 8031304 <__ieee754_logf+0xc4>
 80312fe:	ee30 0a47 	vsub.f32	s0, s0, s14
 8031302:	4770      	bx	lr
 8031304:	ee07 2a90 	vmov	s15, r2
 8031308:	eddf 6a3a 	vldr	s13, [pc, #232]	; 80313f4 <__ieee754_logf+0x1b4>
 803130c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8031310:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8031314:	ee37 0a40 	vsub.f32	s0, s14, s0
 8031318:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80313f8 <__ieee754_logf+0x1b8>
 803131c:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8031320:	4770      	bx	lr
 8031322:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8031326:	ee70 7a27 	vadd.f32	s15, s0, s15
 803132a:	eddf 5a35 	vldr	s11, [pc, #212]	; 8031400 <__ieee754_logf+0x1c0>
 803132e:	eddf 4a35 	vldr	s9, [pc, #212]	; 8031404 <__ieee754_logf+0x1c4>
 8031332:	4935      	ldr	r1, [pc, #212]	; (8031408 <__ieee754_logf+0x1c8>)
 8031334:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8031338:	4419      	add	r1, r3
 803133a:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 803133e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8031342:	430b      	orrs	r3, r1
 8031344:	2b00      	cmp	r3, #0
 8031346:	ee07 2a90 	vmov	s15, r2
 803134a:	ee26 5a06 	vmul.f32	s10, s12, s12
 803134e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8031352:	ee25 7a05 	vmul.f32	s14, s10, s10
 8031356:	eddf 7a2d 	vldr	s15, [pc, #180]	; 803140c <__ieee754_logf+0x1cc>
 803135a:	eee7 7a25 	vfma.f32	s15, s14, s11
 803135e:	eddf 5a2c 	vldr	s11, [pc, #176]	; 8031410 <__ieee754_logf+0x1d0>
 8031362:	eee7 5a87 	vfma.f32	s11, s15, s14
 8031366:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8031414 <__ieee754_logf+0x1d4>
 803136a:	eee7 7a24 	vfma.f32	s15, s14, s9
 803136e:	eddf 4a2a 	vldr	s9, [pc, #168]	; 8031418 <__ieee754_logf+0x1d8>
 8031372:	eee7 4a87 	vfma.f32	s9, s15, s14
 8031376:	eddf 7a29 	vldr	s15, [pc, #164]	; 803141c <__ieee754_logf+0x1dc>
 803137a:	eee4 7a87 	vfma.f32	s15, s9, s14
 803137e:	ee67 7a85 	vmul.f32	s15, s15, s10
 8031382:	eee5 7a87 	vfma.f32	s15, s11, s14
 8031386:	dd1c      	ble.n	80313c2 <__ieee754_logf+0x182>
 8031388:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 803138c:	ee20 7a07 	vmul.f32	s14, s0, s14
 8031390:	ee27 7a00 	vmul.f32	s14, s14, s0
 8031394:	ee77 7a87 	vadd.f32	s15, s15, s14
 8031398:	ee67 7a86 	vmul.f32	s15, s15, s12
 803139c:	b922      	cbnz	r2, 80313a8 <__ieee754_logf+0x168>
 803139e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80313a2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80313a6:	4770      	bx	lr
 80313a8:	ed9f 6a12 	vldr	s12, [pc, #72]	; 80313f4 <__ieee754_logf+0x1b4>
 80313ac:	eee6 7a86 	vfma.f32	s15, s13, s12
 80313b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80313b4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80313b8:	eddf 7a0f 	vldr	s15, [pc, #60]	; 80313f8 <__ieee754_logf+0x1b8>
 80313bc:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 80313c0:	4770      	bx	lr
 80313c2:	ee70 7a67 	vsub.f32	s15, s0, s15
 80313c6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80313ca:	2a00      	cmp	r2, #0
 80313cc:	d0e9      	beq.n	80313a2 <__ieee754_logf+0x162>
 80313ce:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80313f4 <__ieee754_logf+0x1b4>
 80313d2:	eee6 7ac7 	vfms.f32	s15, s13, s14
 80313d6:	e7ed      	b.n	80313b4 <__ieee754_logf+0x174>
 80313d8:	ed9f 0a02 	vldr	s0, [pc, #8]	; 80313e4 <__ieee754_logf+0x1a4>
 80313dc:	4770      	bx	lr
 80313de:	bf00      	nop
 80313e0:	cc000000 	.word	0xcc000000
 80313e4:	00000000 	.word	0x00000000
 80313e8:	4c000000 	.word	0x4c000000
 80313ec:	004afb20 	.word	0x004afb20
 80313f0:	007ffff0 	.word	0x007ffff0
 80313f4:	3717f7d1 	.word	0x3717f7d1
 80313f8:	3f317180 	.word	0x3f317180
 80313fc:	3eaaaaab 	.word	0x3eaaaaab
 8031400:	3e1cd04f 	.word	0x3e1cd04f
 8031404:	3e178897 	.word	0x3e178897
 8031408:	ffcf5c30 	.word	0xffcf5c30
 803140c:	3e638e29 	.word	0x3e638e29
 8031410:	3ecccccd 	.word	0x3ecccccd
 8031414:	3e3a3325 	.word	0x3e3a3325
 8031418:	3e924925 	.word	0x3e924925
 803141c:	3f2aaaab 	.word	0x3f2aaaab

08031420 <__ieee754_log10f>:
 8031420:	b508      	push	{r3, lr}
 8031422:	ee10 2a10 	vmov	r2, s0
 8031426:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 803142a:	ed2d 8b02 	vpush	{d8}
 803142e:	d108      	bne.n	8031442 <__ieee754_log10f+0x22>
 8031430:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80314b8 <__ieee754_log10f+0x98>
 8031434:	eddf 7a21 	vldr	s15, [pc, #132]	; 80314bc <__ieee754_log10f+0x9c>
 8031438:	ee87 0a27 	vdiv.f32	s0, s14, s15
 803143c:	ecbd 8b02 	vpop	{d8}
 8031440:	bd08      	pop	{r3, pc}
 8031442:	2a00      	cmp	r2, #0
 8031444:	da02      	bge.n	803144c <__ieee754_log10f+0x2c>
 8031446:	ee30 7a40 	vsub.f32	s14, s0, s0
 803144a:	e7f3      	b.n	8031434 <__ieee754_log10f+0x14>
 803144c:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8031450:	db02      	blt.n	8031458 <__ieee754_log10f+0x38>
 8031452:	ee30 0a00 	vadd.f32	s0, s0, s0
 8031456:	e7f1      	b.n	803143c <__ieee754_log10f+0x1c>
 8031458:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 803145c:	bfbf      	itttt	lt
 803145e:	eddf 7a18 	vldrlt	s15, [pc, #96]	; 80314c0 <__ieee754_log10f+0xa0>
 8031462:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8031466:	f06f 0118 	mvnlt.w	r1, #24
 803146a:	ee17 2a90 	vmovlt	r2, s15
 803146e:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8031472:	bfa8      	it	ge
 8031474:	2100      	movge	r1, #0
 8031476:	3b7f      	subs	r3, #127	; 0x7f
 8031478:	440b      	add	r3, r1
 803147a:	0fd9      	lsrs	r1, r3, #31
 803147c:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8031480:	ee07 3a90 	vmov	s15, r3
 8031484:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8031488:	f1c1 037f 	rsb	r3, r1, #127	; 0x7f
 803148c:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8031490:	ee00 3a10 	vmov	s0, r3
 8031494:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8031498:	f7ff fed2 	bl	8031240 <__ieee754_logf>
 803149c:	eddf 7a09 	vldr	s15, [pc, #36]	; 80314c4 <__ieee754_log10f+0xa4>
 80314a0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80314a4:	eddf 7a08 	vldr	s15, [pc, #32]	; 80314c8 <__ieee754_log10f+0xa8>
 80314a8:	eea8 0a27 	vfma.f32	s0, s16, s15
 80314ac:	eddf 7a07 	vldr	s15, [pc, #28]	; 80314cc <__ieee754_log10f+0xac>
 80314b0:	eea8 0a27 	vfma.f32	s0, s16, s15
 80314b4:	e7c2      	b.n	803143c <__ieee754_log10f+0x1c>
 80314b6:	bf00      	nop
 80314b8:	cc000000 	.word	0xcc000000
 80314bc:	00000000 	.word	0x00000000
 80314c0:	4c000000 	.word	0x4c000000
 80314c4:	3ede5bd9 	.word	0x3ede5bd9
 80314c8:	355427db 	.word	0x355427db
 80314cc:	3e9a2080 	.word	0x3e9a2080

080314d0 <__ieee754_sqrtf>:
 80314d0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80314d4:	4770      	bx	lr
	...

080314d8 <__kernel_cos>:
 80314d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80314dc:	ec57 6b10 	vmov	r6, r7, d0
 80314e0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80314e4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80314e8:	ed8d 1b00 	vstr	d1, [sp]
 80314ec:	da07      	bge.n	80314fe <__kernel_cos+0x26>
 80314ee:	ee10 0a10 	vmov	r0, s0
 80314f2:	4639      	mov	r1, r7
 80314f4:	f7cf fb3a 	bl	8000b6c <__aeabi_d2iz>
 80314f8:	2800      	cmp	r0, #0
 80314fa:	f000 8088 	beq.w	803160e <__kernel_cos+0x136>
 80314fe:	4632      	mov	r2, r6
 8031500:	463b      	mov	r3, r7
 8031502:	4630      	mov	r0, r6
 8031504:	4639      	mov	r1, r7
 8031506:	f7cf f881 	bl	800060c <__aeabi_dmul>
 803150a:	4b51      	ldr	r3, [pc, #324]	; (8031650 <__kernel_cos+0x178>)
 803150c:	2200      	movs	r2, #0
 803150e:	4604      	mov	r4, r0
 8031510:	460d      	mov	r5, r1
 8031512:	f7cf f87b 	bl	800060c <__aeabi_dmul>
 8031516:	a340      	add	r3, pc, #256	; (adr r3, 8031618 <__kernel_cos+0x140>)
 8031518:	e9d3 2300 	ldrd	r2, r3, [r3]
 803151c:	4682      	mov	sl, r0
 803151e:	468b      	mov	fp, r1
 8031520:	4620      	mov	r0, r4
 8031522:	4629      	mov	r1, r5
 8031524:	f7cf f872 	bl	800060c <__aeabi_dmul>
 8031528:	a33d      	add	r3, pc, #244	; (adr r3, 8031620 <__kernel_cos+0x148>)
 803152a:	e9d3 2300 	ldrd	r2, r3, [r3]
 803152e:	f7ce feb7 	bl	80002a0 <__adddf3>
 8031532:	4622      	mov	r2, r4
 8031534:	462b      	mov	r3, r5
 8031536:	f7cf f869 	bl	800060c <__aeabi_dmul>
 803153a:	a33b      	add	r3, pc, #236	; (adr r3, 8031628 <__kernel_cos+0x150>)
 803153c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8031540:	f7ce feac 	bl	800029c <__aeabi_dsub>
 8031544:	4622      	mov	r2, r4
 8031546:	462b      	mov	r3, r5
 8031548:	f7cf f860 	bl	800060c <__aeabi_dmul>
 803154c:	a338      	add	r3, pc, #224	; (adr r3, 8031630 <__kernel_cos+0x158>)
 803154e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8031552:	f7ce fea5 	bl	80002a0 <__adddf3>
 8031556:	4622      	mov	r2, r4
 8031558:	462b      	mov	r3, r5
 803155a:	f7cf f857 	bl	800060c <__aeabi_dmul>
 803155e:	a336      	add	r3, pc, #216	; (adr r3, 8031638 <__kernel_cos+0x160>)
 8031560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8031564:	f7ce fe9a 	bl	800029c <__aeabi_dsub>
 8031568:	4622      	mov	r2, r4
 803156a:	462b      	mov	r3, r5
 803156c:	f7cf f84e 	bl	800060c <__aeabi_dmul>
 8031570:	a333      	add	r3, pc, #204	; (adr r3, 8031640 <__kernel_cos+0x168>)
 8031572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8031576:	f7ce fe93 	bl	80002a0 <__adddf3>
 803157a:	4622      	mov	r2, r4
 803157c:	462b      	mov	r3, r5
 803157e:	f7cf f845 	bl	800060c <__aeabi_dmul>
 8031582:	4622      	mov	r2, r4
 8031584:	462b      	mov	r3, r5
 8031586:	f7cf f841 	bl	800060c <__aeabi_dmul>
 803158a:	e9dd 2300 	ldrd	r2, r3, [sp]
 803158e:	4604      	mov	r4, r0
 8031590:	460d      	mov	r5, r1
 8031592:	4630      	mov	r0, r6
 8031594:	4639      	mov	r1, r7
 8031596:	f7cf f839 	bl	800060c <__aeabi_dmul>
 803159a:	460b      	mov	r3, r1
 803159c:	4602      	mov	r2, r0
 803159e:	4629      	mov	r1, r5
 80315a0:	4620      	mov	r0, r4
 80315a2:	f7ce fe7b 	bl	800029c <__aeabi_dsub>
 80315a6:	4b2b      	ldr	r3, [pc, #172]	; (8031654 <__kernel_cos+0x17c>)
 80315a8:	4598      	cmp	r8, r3
 80315aa:	4606      	mov	r6, r0
 80315ac:	460f      	mov	r7, r1
 80315ae:	dc10      	bgt.n	80315d2 <__kernel_cos+0xfa>
 80315b0:	4602      	mov	r2, r0
 80315b2:	460b      	mov	r3, r1
 80315b4:	4650      	mov	r0, sl
 80315b6:	4659      	mov	r1, fp
 80315b8:	f7ce fe70 	bl	800029c <__aeabi_dsub>
 80315bc:	460b      	mov	r3, r1
 80315be:	4926      	ldr	r1, [pc, #152]	; (8031658 <__kernel_cos+0x180>)
 80315c0:	4602      	mov	r2, r0
 80315c2:	2000      	movs	r0, #0
 80315c4:	f7ce fe6a 	bl	800029c <__aeabi_dsub>
 80315c8:	ec41 0b10 	vmov	d0, r0, r1
 80315cc:	b003      	add	sp, #12
 80315ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80315d2:	4b22      	ldr	r3, [pc, #136]	; (803165c <__kernel_cos+0x184>)
 80315d4:	4920      	ldr	r1, [pc, #128]	; (8031658 <__kernel_cos+0x180>)
 80315d6:	4598      	cmp	r8, r3
 80315d8:	bfcc      	ite	gt
 80315da:	4d21      	ldrgt	r5, [pc, #132]	; (8031660 <__kernel_cos+0x188>)
 80315dc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80315e0:	2400      	movs	r4, #0
 80315e2:	4622      	mov	r2, r4
 80315e4:	462b      	mov	r3, r5
 80315e6:	2000      	movs	r0, #0
 80315e8:	f7ce fe58 	bl	800029c <__aeabi_dsub>
 80315ec:	4622      	mov	r2, r4
 80315ee:	4680      	mov	r8, r0
 80315f0:	4689      	mov	r9, r1
 80315f2:	462b      	mov	r3, r5
 80315f4:	4650      	mov	r0, sl
 80315f6:	4659      	mov	r1, fp
 80315f8:	f7ce fe50 	bl	800029c <__aeabi_dsub>
 80315fc:	4632      	mov	r2, r6
 80315fe:	463b      	mov	r3, r7
 8031600:	f7ce fe4c 	bl	800029c <__aeabi_dsub>
 8031604:	4602      	mov	r2, r0
 8031606:	460b      	mov	r3, r1
 8031608:	4640      	mov	r0, r8
 803160a:	4649      	mov	r1, r9
 803160c:	e7da      	b.n	80315c4 <__kernel_cos+0xec>
 803160e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8031648 <__kernel_cos+0x170>
 8031612:	e7db      	b.n	80315cc <__kernel_cos+0xf4>
 8031614:	f3af 8000 	nop.w
 8031618:	be8838d4 	.word	0xbe8838d4
 803161c:	bda8fae9 	.word	0xbda8fae9
 8031620:	bdb4b1c4 	.word	0xbdb4b1c4
 8031624:	3e21ee9e 	.word	0x3e21ee9e
 8031628:	809c52ad 	.word	0x809c52ad
 803162c:	3e927e4f 	.word	0x3e927e4f
 8031630:	19cb1590 	.word	0x19cb1590
 8031634:	3efa01a0 	.word	0x3efa01a0
 8031638:	16c15177 	.word	0x16c15177
 803163c:	3f56c16c 	.word	0x3f56c16c
 8031640:	5555554c 	.word	0x5555554c
 8031644:	3fa55555 	.word	0x3fa55555
 8031648:	00000000 	.word	0x00000000
 803164c:	3ff00000 	.word	0x3ff00000
 8031650:	3fe00000 	.word	0x3fe00000
 8031654:	3fd33332 	.word	0x3fd33332
 8031658:	3ff00000 	.word	0x3ff00000
 803165c:	3fe90000 	.word	0x3fe90000
 8031660:	3fd20000 	.word	0x3fd20000
 8031664:	00000000 	.word	0x00000000

08031668 <__kernel_rem_pio2>:
 8031668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803166c:	ed2d 8b02 	vpush	{d8}
 8031670:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8031674:	f112 0f14 	cmn.w	r2, #20
 8031678:	9308      	str	r3, [sp, #32]
 803167a:	9101      	str	r1, [sp, #4]
 803167c:	4bc4      	ldr	r3, [pc, #784]	; (8031990 <__kernel_rem_pio2+0x328>)
 803167e:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8031680:	900b      	str	r0, [sp, #44]	; 0x2c
 8031682:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8031686:	9302      	str	r3, [sp, #8]
 8031688:	9b08      	ldr	r3, [sp, #32]
 803168a:	f103 33ff 	add.w	r3, r3, #4294967295
 803168e:	bfa8      	it	ge
 8031690:	1ed4      	subge	r4, r2, #3
 8031692:	9306      	str	r3, [sp, #24]
 8031694:	bfb2      	itee	lt
 8031696:	2400      	movlt	r4, #0
 8031698:	2318      	movge	r3, #24
 803169a:	fb94 f4f3 	sdivge	r4, r4, r3
 803169e:	f06f 0317 	mvn.w	r3, #23
 80316a2:	fb04 3303 	mla	r3, r4, r3, r3
 80316a6:	eb03 0a02 	add.w	sl, r3, r2
 80316aa:	9b02      	ldr	r3, [sp, #8]
 80316ac:	9a06      	ldr	r2, [sp, #24]
 80316ae:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8031980 <__kernel_rem_pio2+0x318>
 80316b2:	eb03 0802 	add.w	r8, r3, r2
 80316b6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80316b8:	1aa7      	subs	r7, r4, r2
 80316ba:	ae22      	add	r6, sp, #136	; 0x88
 80316bc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80316c0:	2500      	movs	r5, #0
 80316c2:	4545      	cmp	r5, r8
 80316c4:	dd13      	ble.n	80316ee <__kernel_rem_pio2+0x86>
 80316c6:	9b08      	ldr	r3, [sp, #32]
 80316c8:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8031980 <__kernel_rem_pio2+0x318>
 80316cc:	aa22      	add	r2, sp, #136	; 0x88
 80316ce:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80316d2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80316d6:	f04f 0800 	mov.w	r8, #0
 80316da:	9b02      	ldr	r3, [sp, #8]
 80316dc:	4598      	cmp	r8, r3
 80316de:	dc2f      	bgt.n	8031740 <__kernel_rem_pio2+0xd8>
 80316e0:	ed8d 8b04 	vstr	d8, [sp, #16]
 80316e4:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80316e8:	462f      	mov	r7, r5
 80316ea:	2600      	movs	r6, #0
 80316ec:	e01b      	b.n	8031726 <__kernel_rem_pio2+0xbe>
 80316ee:	42ef      	cmn	r7, r5
 80316f0:	d407      	bmi.n	8031702 <__kernel_rem_pio2+0x9a>
 80316f2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80316f6:	f7ce ff1f 	bl	8000538 <__aeabi_i2d>
 80316fa:	e8e6 0102 	strd	r0, r1, [r6], #8
 80316fe:	3501      	adds	r5, #1
 8031700:	e7df      	b.n	80316c2 <__kernel_rem_pio2+0x5a>
 8031702:	ec51 0b18 	vmov	r0, r1, d8
 8031706:	e7f8      	b.n	80316fa <__kernel_rem_pio2+0x92>
 8031708:	e9d7 2300 	ldrd	r2, r3, [r7]
 803170c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8031710:	f7ce ff7c 	bl	800060c <__aeabi_dmul>
 8031714:	4602      	mov	r2, r0
 8031716:	460b      	mov	r3, r1
 8031718:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 803171c:	f7ce fdc0 	bl	80002a0 <__adddf3>
 8031720:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8031724:	3601      	adds	r6, #1
 8031726:	9b06      	ldr	r3, [sp, #24]
 8031728:	429e      	cmp	r6, r3
 803172a:	f1a7 0708 	sub.w	r7, r7, #8
 803172e:	ddeb      	ble.n	8031708 <__kernel_rem_pio2+0xa0>
 8031730:	ed9d 7b04 	vldr	d7, [sp, #16]
 8031734:	f108 0801 	add.w	r8, r8, #1
 8031738:	ecab 7b02 	vstmia	fp!, {d7}
 803173c:	3508      	adds	r5, #8
 803173e:	e7cc      	b.n	80316da <__kernel_rem_pio2+0x72>
 8031740:	9b02      	ldr	r3, [sp, #8]
 8031742:	aa0e      	add	r2, sp, #56	; 0x38
 8031744:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8031748:	930d      	str	r3, [sp, #52]	; 0x34
 803174a:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 803174c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8031750:	9c02      	ldr	r4, [sp, #8]
 8031752:	930c      	str	r3, [sp, #48]	; 0x30
 8031754:	00e3      	lsls	r3, r4, #3
 8031756:	930a      	str	r3, [sp, #40]	; 0x28
 8031758:	ab9a      	add	r3, sp, #616	; 0x268
 803175a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 803175e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8031762:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8031766:	ab72      	add	r3, sp, #456	; 0x1c8
 8031768:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 803176c:	46c3      	mov	fp, r8
 803176e:	46a1      	mov	r9, r4
 8031770:	f1b9 0f00 	cmp.w	r9, #0
 8031774:	f1a5 0508 	sub.w	r5, r5, #8
 8031778:	dc77      	bgt.n	803186a <__kernel_rem_pio2+0x202>
 803177a:	ec47 6b10 	vmov	d0, r6, r7
 803177e:	4650      	mov	r0, sl
 8031780:	f000 fbe6 	bl	8031f50 <scalbn>
 8031784:	ec57 6b10 	vmov	r6, r7, d0
 8031788:	2200      	movs	r2, #0
 803178a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 803178e:	ee10 0a10 	vmov	r0, s0
 8031792:	4639      	mov	r1, r7
 8031794:	f7ce ff3a 	bl	800060c <__aeabi_dmul>
 8031798:	ec41 0b10 	vmov	d0, r0, r1
 803179c:	f7fe f94c 	bl	802fa38 <floor>
 80317a0:	4b7c      	ldr	r3, [pc, #496]	; (8031994 <__kernel_rem_pio2+0x32c>)
 80317a2:	ec51 0b10 	vmov	r0, r1, d0
 80317a6:	2200      	movs	r2, #0
 80317a8:	f7ce ff30 	bl	800060c <__aeabi_dmul>
 80317ac:	4602      	mov	r2, r0
 80317ae:	460b      	mov	r3, r1
 80317b0:	4630      	mov	r0, r6
 80317b2:	4639      	mov	r1, r7
 80317b4:	f7ce fd72 	bl	800029c <__aeabi_dsub>
 80317b8:	460f      	mov	r7, r1
 80317ba:	4606      	mov	r6, r0
 80317bc:	f7cf f9d6 	bl	8000b6c <__aeabi_d2iz>
 80317c0:	9004      	str	r0, [sp, #16]
 80317c2:	f7ce feb9 	bl	8000538 <__aeabi_i2d>
 80317c6:	4602      	mov	r2, r0
 80317c8:	460b      	mov	r3, r1
 80317ca:	4630      	mov	r0, r6
 80317cc:	4639      	mov	r1, r7
 80317ce:	f7ce fd65 	bl	800029c <__aeabi_dsub>
 80317d2:	f1ba 0f00 	cmp.w	sl, #0
 80317d6:	4606      	mov	r6, r0
 80317d8:	460f      	mov	r7, r1
 80317da:	dd6d      	ble.n	80318b8 <__kernel_rem_pio2+0x250>
 80317dc:	1e62      	subs	r2, r4, #1
 80317de:	ab0e      	add	r3, sp, #56	; 0x38
 80317e0:	9d04      	ldr	r5, [sp, #16]
 80317e2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80317e6:	f1ca 0118 	rsb	r1, sl, #24
 80317ea:	fa40 f301 	asr.w	r3, r0, r1
 80317ee:	441d      	add	r5, r3
 80317f0:	408b      	lsls	r3, r1
 80317f2:	1ac0      	subs	r0, r0, r3
 80317f4:	ab0e      	add	r3, sp, #56	; 0x38
 80317f6:	9504      	str	r5, [sp, #16]
 80317f8:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80317fc:	f1ca 0317 	rsb	r3, sl, #23
 8031800:	fa40 fb03 	asr.w	fp, r0, r3
 8031804:	f1bb 0f00 	cmp.w	fp, #0
 8031808:	dd65      	ble.n	80318d6 <__kernel_rem_pio2+0x26e>
 803180a:	9b04      	ldr	r3, [sp, #16]
 803180c:	2200      	movs	r2, #0
 803180e:	3301      	adds	r3, #1
 8031810:	9304      	str	r3, [sp, #16]
 8031812:	4615      	mov	r5, r2
 8031814:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8031818:	4294      	cmp	r4, r2
 803181a:	f300 809c 	bgt.w	8031956 <__kernel_rem_pio2+0x2ee>
 803181e:	f1ba 0f00 	cmp.w	sl, #0
 8031822:	dd07      	ble.n	8031834 <__kernel_rem_pio2+0x1cc>
 8031824:	f1ba 0f01 	cmp.w	sl, #1
 8031828:	f000 80c0 	beq.w	80319ac <__kernel_rem_pio2+0x344>
 803182c:	f1ba 0f02 	cmp.w	sl, #2
 8031830:	f000 80c6 	beq.w	80319c0 <__kernel_rem_pio2+0x358>
 8031834:	f1bb 0f02 	cmp.w	fp, #2
 8031838:	d14d      	bne.n	80318d6 <__kernel_rem_pio2+0x26e>
 803183a:	4632      	mov	r2, r6
 803183c:	463b      	mov	r3, r7
 803183e:	4956      	ldr	r1, [pc, #344]	; (8031998 <__kernel_rem_pio2+0x330>)
 8031840:	2000      	movs	r0, #0
 8031842:	f7ce fd2b 	bl	800029c <__aeabi_dsub>
 8031846:	4606      	mov	r6, r0
 8031848:	460f      	mov	r7, r1
 803184a:	2d00      	cmp	r5, #0
 803184c:	d043      	beq.n	80318d6 <__kernel_rem_pio2+0x26e>
 803184e:	4650      	mov	r0, sl
 8031850:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8031988 <__kernel_rem_pio2+0x320>
 8031854:	f000 fb7c 	bl	8031f50 <scalbn>
 8031858:	4630      	mov	r0, r6
 803185a:	4639      	mov	r1, r7
 803185c:	ec53 2b10 	vmov	r2, r3, d0
 8031860:	f7ce fd1c 	bl	800029c <__aeabi_dsub>
 8031864:	4606      	mov	r6, r0
 8031866:	460f      	mov	r7, r1
 8031868:	e035      	b.n	80318d6 <__kernel_rem_pio2+0x26e>
 803186a:	4b4c      	ldr	r3, [pc, #304]	; (803199c <__kernel_rem_pio2+0x334>)
 803186c:	2200      	movs	r2, #0
 803186e:	4630      	mov	r0, r6
 8031870:	4639      	mov	r1, r7
 8031872:	f7ce fecb 	bl	800060c <__aeabi_dmul>
 8031876:	f7cf f979 	bl	8000b6c <__aeabi_d2iz>
 803187a:	f7ce fe5d 	bl	8000538 <__aeabi_i2d>
 803187e:	4602      	mov	r2, r0
 8031880:	460b      	mov	r3, r1
 8031882:	ec43 2b18 	vmov	d8, r2, r3
 8031886:	4b46      	ldr	r3, [pc, #280]	; (80319a0 <__kernel_rem_pio2+0x338>)
 8031888:	2200      	movs	r2, #0
 803188a:	f7ce febf 	bl	800060c <__aeabi_dmul>
 803188e:	4602      	mov	r2, r0
 8031890:	460b      	mov	r3, r1
 8031892:	4630      	mov	r0, r6
 8031894:	4639      	mov	r1, r7
 8031896:	f7ce fd01 	bl	800029c <__aeabi_dsub>
 803189a:	f7cf f967 	bl	8000b6c <__aeabi_d2iz>
 803189e:	e9d5 2300 	ldrd	r2, r3, [r5]
 80318a2:	f84b 0b04 	str.w	r0, [fp], #4
 80318a6:	ec51 0b18 	vmov	r0, r1, d8
 80318aa:	f7ce fcf9 	bl	80002a0 <__adddf3>
 80318ae:	f109 39ff 	add.w	r9, r9, #4294967295
 80318b2:	4606      	mov	r6, r0
 80318b4:	460f      	mov	r7, r1
 80318b6:	e75b      	b.n	8031770 <__kernel_rem_pio2+0x108>
 80318b8:	d106      	bne.n	80318c8 <__kernel_rem_pio2+0x260>
 80318ba:	1e63      	subs	r3, r4, #1
 80318bc:	aa0e      	add	r2, sp, #56	; 0x38
 80318be:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80318c2:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80318c6:	e79d      	b.n	8031804 <__kernel_rem_pio2+0x19c>
 80318c8:	4b36      	ldr	r3, [pc, #216]	; (80319a4 <__kernel_rem_pio2+0x33c>)
 80318ca:	2200      	movs	r2, #0
 80318cc:	f7cf f924 	bl	8000b18 <__aeabi_dcmpge>
 80318d0:	2800      	cmp	r0, #0
 80318d2:	d13d      	bne.n	8031950 <__kernel_rem_pio2+0x2e8>
 80318d4:	4683      	mov	fp, r0
 80318d6:	2200      	movs	r2, #0
 80318d8:	2300      	movs	r3, #0
 80318da:	4630      	mov	r0, r6
 80318dc:	4639      	mov	r1, r7
 80318de:	f7cf f8fd 	bl	8000adc <__aeabi_dcmpeq>
 80318e2:	2800      	cmp	r0, #0
 80318e4:	f000 80c0 	beq.w	8031a68 <__kernel_rem_pio2+0x400>
 80318e8:	1e65      	subs	r5, r4, #1
 80318ea:	462b      	mov	r3, r5
 80318ec:	2200      	movs	r2, #0
 80318ee:	9902      	ldr	r1, [sp, #8]
 80318f0:	428b      	cmp	r3, r1
 80318f2:	da6c      	bge.n	80319ce <__kernel_rem_pio2+0x366>
 80318f4:	2a00      	cmp	r2, #0
 80318f6:	f000 8089 	beq.w	8031a0c <__kernel_rem_pio2+0x3a4>
 80318fa:	ab0e      	add	r3, sp, #56	; 0x38
 80318fc:	f1aa 0a18 	sub.w	sl, sl, #24
 8031900:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8031904:	2b00      	cmp	r3, #0
 8031906:	f000 80ad 	beq.w	8031a64 <__kernel_rem_pio2+0x3fc>
 803190a:	4650      	mov	r0, sl
 803190c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8031988 <__kernel_rem_pio2+0x320>
 8031910:	f000 fb1e 	bl	8031f50 <scalbn>
 8031914:	ab9a      	add	r3, sp, #616	; 0x268
 8031916:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 803191a:	ec57 6b10 	vmov	r6, r7, d0
 803191e:	00ec      	lsls	r4, r5, #3
 8031920:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8031924:	46aa      	mov	sl, r5
 8031926:	f1ba 0f00 	cmp.w	sl, #0
 803192a:	f280 80d6 	bge.w	8031ada <__kernel_rem_pio2+0x472>
 803192e:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8031980 <__kernel_rem_pio2+0x318>
 8031932:	462e      	mov	r6, r5
 8031934:	2e00      	cmp	r6, #0
 8031936:	f2c0 8104 	blt.w	8031b42 <__kernel_rem_pio2+0x4da>
 803193a:	ab72      	add	r3, sp, #456	; 0x1c8
 803193c:	ed8d 8b06 	vstr	d8, [sp, #24]
 8031940:	f8df a064 	ldr.w	sl, [pc, #100]	; 80319a8 <__kernel_rem_pio2+0x340>
 8031944:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8031948:	f04f 0800 	mov.w	r8, #0
 803194c:	1baf      	subs	r7, r5, r6
 803194e:	e0ea      	b.n	8031b26 <__kernel_rem_pio2+0x4be>
 8031950:	f04f 0b02 	mov.w	fp, #2
 8031954:	e759      	b.n	803180a <__kernel_rem_pio2+0x1a2>
 8031956:	f8d8 3000 	ldr.w	r3, [r8]
 803195a:	b955      	cbnz	r5, 8031972 <__kernel_rem_pio2+0x30a>
 803195c:	b123      	cbz	r3, 8031968 <__kernel_rem_pio2+0x300>
 803195e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8031962:	f8c8 3000 	str.w	r3, [r8]
 8031966:	2301      	movs	r3, #1
 8031968:	3201      	adds	r2, #1
 803196a:	f108 0804 	add.w	r8, r8, #4
 803196e:	461d      	mov	r5, r3
 8031970:	e752      	b.n	8031818 <__kernel_rem_pio2+0x1b0>
 8031972:	1acb      	subs	r3, r1, r3
 8031974:	f8c8 3000 	str.w	r3, [r8]
 8031978:	462b      	mov	r3, r5
 803197a:	e7f5      	b.n	8031968 <__kernel_rem_pio2+0x300>
 803197c:	f3af 8000 	nop.w
	...
 803198c:	3ff00000 	.word	0x3ff00000
 8031990:	080381b0 	.word	0x080381b0
 8031994:	40200000 	.word	0x40200000
 8031998:	3ff00000 	.word	0x3ff00000
 803199c:	3e700000 	.word	0x3e700000
 80319a0:	41700000 	.word	0x41700000
 80319a4:	3fe00000 	.word	0x3fe00000
 80319a8:	08038170 	.word	0x08038170
 80319ac:	1e62      	subs	r2, r4, #1
 80319ae:	ab0e      	add	r3, sp, #56	; 0x38
 80319b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80319b4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80319b8:	a90e      	add	r1, sp, #56	; 0x38
 80319ba:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80319be:	e739      	b.n	8031834 <__kernel_rem_pio2+0x1cc>
 80319c0:	1e62      	subs	r2, r4, #1
 80319c2:	ab0e      	add	r3, sp, #56	; 0x38
 80319c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80319c8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80319cc:	e7f4      	b.n	80319b8 <__kernel_rem_pio2+0x350>
 80319ce:	a90e      	add	r1, sp, #56	; 0x38
 80319d0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80319d4:	3b01      	subs	r3, #1
 80319d6:	430a      	orrs	r2, r1
 80319d8:	e789      	b.n	80318ee <__kernel_rem_pio2+0x286>
 80319da:	3301      	adds	r3, #1
 80319dc:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80319e0:	2900      	cmp	r1, #0
 80319e2:	d0fa      	beq.n	80319da <__kernel_rem_pio2+0x372>
 80319e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80319e6:	f502 721a 	add.w	r2, r2, #616	; 0x268
 80319ea:	446a      	add	r2, sp
 80319ec:	3a98      	subs	r2, #152	; 0x98
 80319ee:	920a      	str	r2, [sp, #40]	; 0x28
 80319f0:	9a08      	ldr	r2, [sp, #32]
 80319f2:	18e3      	adds	r3, r4, r3
 80319f4:	18a5      	adds	r5, r4, r2
 80319f6:	aa22      	add	r2, sp, #136	; 0x88
 80319f8:	f104 0801 	add.w	r8, r4, #1
 80319fc:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8031a00:	9304      	str	r3, [sp, #16]
 8031a02:	9b04      	ldr	r3, [sp, #16]
 8031a04:	4543      	cmp	r3, r8
 8031a06:	da04      	bge.n	8031a12 <__kernel_rem_pio2+0x3aa>
 8031a08:	461c      	mov	r4, r3
 8031a0a:	e6a3      	b.n	8031754 <__kernel_rem_pio2+0xec>
 8031a0c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8031a0e:	2301      	movs	r3, #1
 8031a10:	e7e4      	b.n	80319dc <__kernel_rem_pio2+0x374>
 8031a12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8031a14:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8031a18:	f7ce fd8e 	bl	8000538 <__aeabi_i2d>
 8031a1c:	e8e5 0102 	strd	r0, r1, [r5], #8
 8031a20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8031a22:	46ab      	mov	fp, r5
 8031a24:	461c      	mov	r4, r3
 8031a26:	f04f 0900 	mov.w	r9, #0
 8031a2a:	2600      	movs	r6, #0
 8031a2c:	2700      	movs	r7, #0
 8031a2e:	9b06      	ldr	r3, [sp, #24]
 8031a30:	4599      	cmp	r9, r3
 8031a32:	dd06      	ble.n	8031a42 <__kernel_rem_pio2+0x3da>
 8031a34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8031a36:	e8e3 6702 	strd	r6, r7, [r3], #8
 8031a3a:	f108 0801 	add.w	r8, r8, #1
 8031a3e:	930a      	str	r3, [sp, #40]	; 0x28
 8031a40:	e7df      	b.n	8031a02 <__kernel_rem_pio2+0x39a>
 8031a42:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8031a46:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8031a4a:	f7ce fddf 	bl	800060c <__aeabi_dmul>
 8031a4e:	4602      	mov	r2, r0
 8031a50:	460b      	mov	r3, r1
 8031a52:	4630      	mov	r0, r6
 8031a54:	4639      	mov	r1, r7
 8031a56:	f7ce fc23 	bl	80002a0 <__adddf3>
 8031a5a:	f109 0901 	add.w	r9, r9, #1
 8031a5e:	4606      	mov	r6, r0
 8031a60:	460f      	mov	r7, r1
 8031a62:	e7e4      	b.n	8031a2e <__kernel_rem_pio2+0x3c6>
 8031a64:	3d01      	subs	r5, #1
 8031a66:	e748      	b.n	80318fa <__kernel_rem_pio2+0x292>
 8031a68:	ec47 6b10 	vmov	d0, r6, r7
 8031a6c:	f1ca 0000 	rsb	r0, sl, #0
 8031a70:	f000 fa6e 	bl	8031f50 <scalbn>
 8031a74:	ec57 6b10 	vmov	r6, r7, d0
 8031a78:	4ba0      	ldr	r3, [pc, #640]	; (8031cfc <__kernel_rem_pio2+0x694>)
 8031a7a:	ee10 0a10 	vmov	r0, s0
 8031a7e:	2200      	movs	r2, #0
 8031a80:	4639      	mov	r1, r7
 8031a82:	f7cf f849 	bl	8000b18 <__aeabi_dcmpge>
 8031a86:	b1f8      	cbz	r0, 8031ac8 <__kernel_rem_pio2+0x460>
 8031a88:	4b9d      	ldr	r3, [pc, #628]	; (8031d00 <__kernel_rem_pio2+0x698>)
 8031a8a:	2200      	movs	r2, #0
 8031a8c:	4630      	mov	r0, r6
 8031a8e:	4639      	mov	r1, r7
 8031a90:	f7ce fdbc 	bl	800060c <__aeabi_dmul>
 8031a94:	f7cf f86a 	bl	8000b6c <__aeabi_d2iz>
 8031a98:	4680      	mov	r8, r0
 8031a9a:	f7ce fd4d 	bl	8000538 <__aeabi_i2d>
 8031a9e:	4b97      	ldr	r3, [pc, #604]	; (8031cfc <__kernel_rem_pio2+0x694>)
 8031aa0:	2200      	movs	r2, #0
 8031aa2:	f7ce fdb3 	bl	800060c <__aeabi_dmul>
 8031aa6:	460b      	mov	r3, r1
 8031aa8:	4602      	mov	r2, r0
 8031aaa:	4639      	mov	r1, r7
 8031aac:	4630      	mov	r0, r6
 8031aae:	f7ce fbf5 	bl	800029c <__aeabi_dsub>
 8031ab2:	f7cf f85b 	bl	8000b6c <__aeabi_d2iz>
 8031ab6:	1c65      	adds	r5, r4, #1
 8031ab8:	ab0e      	add	r3, sp, #56	; 0x38
 8031aba:	f10a 0a18 	add.w	sl, sl, #24
 8031abe:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8031ac2:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8031ac6:	e720      	b.n	803190a <__kernel_rem_pio2+0x2a2>
 8031ac8:	4630      	mov	r0, r6
 8031aca:	4639      	mov	r1, r7
 8031acc:	f7cf f84e 	bl	8000b6c <__aeabi_d2iz>
 8031ad0:	ab0e      	add	r3, sp, #56	; 0x38
 8031ad2:	4625      	mov	r5, r4
 8031ad4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8031ad8:	e717      	b.n	803190a <__kernel_rem_pio2+0x2a2>
 8031ada:	ab0e      	add	r3, sp, #56	; 0x38
 8031adc:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8031ae0:	f7ce fd2a 	bl	8000538 <__aeabi_i2d>
 8031ae4:	4632      	mov	r2, r6
 8031ae6:	463b      	mov	r3, r7
 8031ae8:	f7ce fd90 	bl	800060c <__aeabi_dmul>
 8031aec:	4b84      	ldr	r3, [pc, #528]	; (8031d00 <__kernel_rem_pio2+0x698>)
 8031aee:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8031af2:	2200      	movs	r2, #0
 8031af4:	4630      	mov	r0, r6
 8031af6:	4639      	mov	r1, r7
 8031af8:	f7ce fd88 	bl	800060c <__aeabi_dmul>
 8031afc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8031b00:	4606      	mov	r6, r0
 8031b02:	460f      	mov	r7, r1
 8031b04:	e70f      	b.n	8031926 <__kernel_rem_pio2+0x2be>
 8031b06:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8031b0a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8031b0e:	f7ce fd7d 	bl	800060c <__aeabi_dmul>
 8031b12:	4602      	mov	r2, r0
 8031b14:	460b      	mov	r3, r1
 8031b16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8031b1a:	f7ce fbc1 	bl	80002a0 <__adddf3>
 8031b1e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8031b22:	f108 0801 	add.w	r8, r8, #1
 8031b26:	9b02      	ldr	r3, [sp, #8]
 8031b28:	4598      	cmp	r8, r3
 8031b2a:	dc01      	bgt.n	8031b30 <__kernel_rem_pio2+0x4c8>
 8031b2c:	45b8      	cmp	r8, r7
 8031b2e:	ddea      	ble.n	8031b06 <__kernel_rem_pio2+0x49e>
 8031b30:	ed9d 7b06 	vldr	d7, [sp, #24]
 8031b34:	ab4a      	add	r3, sp, #296	; 0x128
 8031b36:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8031b3a:	ed87 7b00 	vstr	d7, [r7]
 8031b3e:	3e01      	subs	r6, #1
 8031b40:	e6f8      	b.n	8031934 <__kernel_rem_pio2+0x2cc>
 8031b42:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8031b44:	2b02      	cmp	r3, #2
 8031b46:	dc0b      	bgt.n	8031b60 <__kernel_rem_pio2+0x4f8>
 8031b48:	2b00      	cmp	r3, #0
 8031b4a:	dc35      	bgt.n	8031bb8 <__kernel_rem_pio2+0x550>
 8031b4c:	d059      	beq.n	8031c02 <__kernel_rem_pio2+0x59a>
 8031b4e:	9b04      	ldr	r3, [sp, #16]
 8031b50:	f003 0007 	and.w	r0, r3, #7
 8031b54:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8031b58:	ecbd 8b02 	vpop	{d8}
 8031b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8031b60:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8031b62:	2b03      	cmp	r3, #3
 8031b64:	d1f3      	bne.n	8031b4e <__kernel_rem_pio2+0x4e6>
 8031b66:	ab4a      	add	r3, sp, #296	; 0x128
 8031b68:	4423      	add	r3, r4
 8031b6a:	9306      	str	r3, [sp, #24]
 8031b6c:	461c      	mov	r4, r3
 8031b6e:	469a      	mov	sl, r3
 8031b70:	9502      	str	r5, [sp, #8]
 8031b72:	9b02      	ldr	r3, [sp, #8]
 8031b74:	2b00      	cmp	r3, #0
 8031b76:	f1aa 0a08 	sub.w	sl, sl, #8
 8031b7a:	dc6b      	bgt.n	8031c54 <__kernel_rem_pio2+0x5ec>
 8031b7c:	46aa      	mov	sl, r5
 8031b7e:	f1ba 0f01 	cmp.w	sl, #1
 8031b82:	f1a4 0408 	sub.w	r4, r4, #8
 8031b86:	f300 8085 	bgt.w	8031c94 <__kernel_rem_pio2+0x62c>
 8031b8a:	9c06      	ldr	r4, [sp, #24]
 8031b8c:	2000      	movs	r0, #0
 8031b8e:	3408      	adds	r4, #8
 8031b90:	2100      	movs	r1, #0
 8031b92:	2d01      	cmp	r5, #1
 8031b94:	f300 809d 	bgt.w	8031cd2 <__kernel_rem_pio2+0x66a>
 8031b98:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8031b9c:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8031ba0:	f1bb 0f00 	cmp.w	fp, #0
 8031ba4:	f040 809b 	bne.w	8031cde <__kernel_rem_pio2+0x676>
 8031ba8:	9b01      	ldr	r3, [sp, #4]
 8031baa:	e9c3 5600 	strd	r5, r6, [r3]
 8031bae:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8031bb2:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8031bb6:	e7ca      	b.n	8031b4e <__kernel_rem_pio2+0x4e6>
 8031bb8:	3408      	adds	r4, #8
 8031bba:	ab4a      	add	r3, sp, #296	; 0x128
 8031bbc:	441c      	add	r4, r3
 8031bbe:	462e      	mov	r6, r5
 8031bc0:	2000      	movs	r0, #0
 8031bc2:	2100      	movs	r1, #0
 8031bc4:	2e00      	cmp	r6, #0
 8031bc6:	da36      	bge.n	8031c36 <__kernel_rem_pio2+0x5ce>
 8031bc8:	f1bb 0f00 	cmp.w	fp, #0
 8031bcc:	d039      	beq.n	8031c42 <__kernel_rem_pio2+0x5da>
 8031bce:	4602      	mov	r2, r0
 8031bd0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8031bd4:	9c01      	ldr	r4, [sp, #4]
 8031bd6:	e9c4 2300 	strd	r2, r3, [r4]
 8031bda:	4602      	mov	r2, r0
 8031bdc:	460b      	mov	r3, r1
 8031bde:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8031be2:	f7ce fb5b 	bl	800029c <__aeabi_dsub>
 8031be6:	ae4c      	add	r6, sp, #304	; 0x130
 8031be8:	2401      	movs	r4, #1
 8031bea:	42a5      	cmp	r5, r4
 8031bec:	da2c      	bge.n	8031c48 <__kernel_rem_pio2+0x5e0>
 8031bee:	f1bb 0f00 	cmp.w	fp, #0
 8031bf2:	d002      	beq.n	8031bfa <__kernel_rem_pio2+0x592>
 8031bf4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8031bf8:	4619      	mov	r1, r3
 8031bfa:	9b01      	ldr	r3, [sp, #4]
 8031bfc:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8031c00:	e7a5      	b.n	8031b4e <__kernel_rem_pio2+0x4e6>
 8031c02:	f504 731a 	add.w	r3, r4, #616	; 0x268
 8031c06:	eb0d 0403 	add.w	r4, sp, r3
 8031c0a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8031c0e:	2000      	movs	r0, #0
 8031c10:	2100      	movs	r1, #0
 8031c12:	2d00      	cmp	r5, #0
 8031c14:	da09      	bge.n	8031c2a <__kernel_rem_pio2+0x5c2>
 8031c16:	f1bb 0f00 	cmp.w	fp, #0
 8031c1a:	d002      	beq.n	8031c22 <__kernel_rem_pio2+0x5ba>
 8031c1c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8031c20:	4619      	mov	r1, r3
 8031c22:	9b01      	ldr	r3, [sp, #4]
 8031c24:	e9c3 0100 	strd	r0, r1, [r3]
 8031c28:	e791      	b.n	8031b4e <__kernel_rem_pio2+0x4e6>
 8031c2a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8031c2e:	f7ce fb37 	bl	80002a0 <__adddf3>
 8031c32:	3d01      	subs	r5, #1
 8031c34:	e7ed      	b.n	8031c12 <__kernel_rem_pio2+0x5aa>
 8031c36:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8031c3a:	f7ce fb31 	bl	80002a0 <__adddf3>
 8031c3e:	3e01      	subs	r6, #1
 8031c40:	e7c0      	b.n	8031bc4 <__kernel_rem_pio2+0x55c>
 8031c42:	4602      	mov	r2, r0
 8031c44:	460b      	mov	r3, r1
 8031c46:	e7c5      	b.n	8031bd4 <__kernel_rem_pio2+0x56c>
 8031c48:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8031c4c:	f7ce fb28 	bl	80002a0 <__adddf3>
 8031c50:	3401      	adds	r4, #1
 8031c52:	e7ca      	b.n	8031bea <__kernel_rem_pio2+0x582>
 8031c54:	e9da 8900 	ldrd	r8, r9, [sl]
 8031c58:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8031c5c:	9b02      	ldr	r3, [sp, #8]
 8031c5e:	3b01      	subs	r3, #1
 8031c60:	9302      	str	r3, [sp, #8]
 8031c62:	4632      	mov	r2, r6
 8031c64:	463b      	mov	r3, r7
 8031c66:	4640      	mov	r0, r8
 8031c68:	4649      	mov	r1, r9
 8031c6a:	f7ce fb19 	bl	80002a0 <__adddf3>
 8031c6e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8031c72:	4602      	mov	r2, r0
 8031c74:	460b      	mov	r3, r1
 8031c76:	4640      	mov	r0, r8
 8031c78:	4649      	mov	r1, r9
 8031c7a:	f7ce fb0f 	bl	800029c <__aeabi_dsub>
 8031c7e:	4632      	mov	r2, r6
 8031c80:	463b      	mov	r3, r7
 8031c82:	f7ce fb0d 	bl	80002a0 <__adddf3>
 8031c86:	ed9d 7b08 	vldr	d7, [sp, #32]
 8031c8a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8031c8e:	ed8a 7b00 	vstr	d7, [sl]
 8031c92:	e76e      	b.n	8031b72 <__kernel_rem_pio2+0x50a>
 8031c94:	e9d4 8900 	ldrd	r8, r9, [r4]
 8031c98:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8031c9c:	4640      	mov	r0, r8
 8031c9e:	4632      	mov	r2, r6
 8031ca0:	463b      	mov	r3, r7
 8031ca2:	4649      	mov	r1, r9
 8031ca4:	f7ce fafc 	bl	80002a0 <__adddf3>
 8031ca8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8031cac:	4602      	mov	r2, r0
 8031cae:	460b      	mov	r3, r1
 8031cb0:	4640      	mov	r0, r8
 8031cb2:	4649      	mov	r1, r9
 8031cb4:	f7ce faf2 	bl	800029c <__aeabi_dsub>
 8031cb8:	4632      	mov	r2, r6
 8031cba:	463b      	mov	r3, r7
 8031cbc:	f7ce faf0 	bl	80002a0 <__adddf3>
 8031cc0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8031cc4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8031cc8:	ed84 7b00 	vstr	d7, [r4]
 8031ccc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8031cd0:	e755      	b.n	8031b7e <__kernel_rem_pio2+0x516>
 8031cd2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8031cd6:	f7ce fae3 	bl	80002a0 <__adddf3>
 8031cda:	3d01      	subs	r5, #1
 8031cdc:	e759      	b.n	8031b92 <__kernel_rem_pio2+0x52a>
 8031cde:	9b01      	ldr	r3, [sp, #4]
 8031ce0:	9a01      	ldr	r2, [sp, #4]
 8031ce2:	601d      	str	r5, [r3, #0]
 8031ce4:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8031ce8:	605c      	str	r4, [r3, #4]
 8031cea:	609f      	str	r7, [r3, #8]
 8031cec:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8031cf0:	60d3      	str	r3, [r2, #12]
 8031cf2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8031cf6:	6110      	str	r0, [r2, #16]
 8031cf8:	6153      	str	r3, [r2, #20]
 8031cfa:	e728      	b.n	8031b4e <__kernel_rem_pio2+0x4e6>
 8031cfc:	41700000 	.word	0x41700000
 8031d00:	3e700000 	.word	0x3e700000
 8031d04:	00000000 	.word	0x00000000

08031d08 <__kernel_sin>:
 8031d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8031d0c:	ed2d 8b04 	vpush	{d8-d9}
 8031d10:	eeb0 8a41 	vmov.f32	s16, s2
 8031d14:	eef0 8a61 	vmov.f32	s17, s3
 8031d18:	ec55 4b10 	vmov	r4, r5, d0
 8031d1c:	b083      	sub	sp, #12
 8031d1e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8031d22:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8031d26:	9001      	str	r0, [sp, #4]
 8031d28:	da06      	bge.n	8031d38 <__kernel_sin+0x30>
 8031d2a:	ee10 0a10 	vmov	r0, s0
 8031d2e:	4629      	mov	r1, r5
 8031d30:	f7ce ff1c 	bl	8000b6c <__aeabi_d2iz>
 8031d34:	2800      	cmp	r0, #0
 8031d36:	d051      	beq.n	8031ddc <__kernel_sin+0xd4>
 8031d38:	4622      	mov	r2, r4
 8031d3a:	462b      	mov	r3, r5
 8031d3c:	4620      	mov	r0, r4
 8031d3e:	4629      	mov	r1, r5
 8031d40:	f7ce fc64 	bl	800060c <__aeabi_dmul>
 8031d44:	4682      	mov	sl, r0
 8031d46:	468b      	mov	fp, r1
 8031d48:	4602      	mov	r2, r0
 8031d4a:	460b      	mov	r3, r1
 8031d4c:	4620      	mov	r0, r4
 8031d4e:	4629      	mov	r1, r5
 8031d50:	f7ce fc5c 	bl	800060c <__aeabi_dmul>
 8031d54:	a341      	add	r3, pc, #260	; (adr r3, 8031e5c <__kernel_sin+0x154>)
 8031d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8031d5a:	4680      	mov	r8, r0
 8031d5c:	4689      	mov	r9, r1
 8031d5e:	4650      	mov	r0, sl
 8031d60:	4659      	mov	r1, fp
 8031d62:	f7ce fc53 	bl	800060c <__aeabi_dmul>
 8031d66:	a33f      	add	r3, pc, #252	; (adr r3, 8031e64 <__kernel_sin+0x15c>)
 8031d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8031d6c:	f7ce fa96 	bl	800029c <__aeabi_dsub>
 8031d70:	4652      	mov	r2, sl
 8031d72:	465b      	mov	r3, fp
 8031d74:	f7ce fc4a 	bl	800060c <__aeabi_dmul>
 8031d78:	a33c      	add	r3, pc, #240	; (adr r3, 8031e6c <__kernel_sin+0x164>)
 8031d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8031d7e:	f7ce fa8f 	bl	80002a0 <__adddf3>
 8031d82:	4652      	mov	r2, sl
 8031d84:	465b      	mov	r3, fp
 8031d86:	f7ce fc41 	bl	800060c <__aeabi_dmul>
 8031d8a:	a33a      	add	r3, pc, #232	; (adr r3, 8031e74 <__kernel_sin+0x16c>)
 8031d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8031d90:	f7ce fa84 	bl	800029c <__aeabi_dsub>
 8031d94:	4652      	mov	r2, sl
 8031d96:	465b      	mov	r3, fp
 8031d98:	f7ce fc38 	bl	800060c <__aeabi_dmul>
 8031d9c:	a337      	add	r3, pc, #220	; (adr r3, 8031e7c <__kernel_sin+0x174>)
 8031d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8031da2:	f7ce fa7d 	bl	80002a0 <__adddf3>
 8031da6:	9b01      	ldr	r3, [sp, #4]
 8031da8:	4606      	mov	r6, r0
 8031daa:	460f      	mov	r7, r1
 8031dac:	b9eb      	cbnz	r3, 8031dea <__kernel_sin+0xe2>
 8031dae:	4602      	mov	r2, r0
 8031db0:	460b      	mov	r3, r1
 8031db2:	4650      	mov	r0, sl
 8031db4:	4659      	mov	r1, fp
 8031db6:	f7ce fc29 	bl	800060c <__aeabi_dmul>
 8031dba:	a325      	add	r3, pc, #148	; (adr r3, 8031e50 <__kernel_sin+0x148>)
 8031dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8031dc0:	f7ce fa6c 	bl	800029c <__aeabi_dsub>
 8031dc4:	4642      	mov	r2, r8
 8031dc6:	464b      	mov	r3, r9
 8031dc8:	f7ce fc20 	bl	800060c <__aeabi_dmul>
 8031dcc:	4602      	mov	r2, r0
 8031dce:	460b      	mov	r3, r1
 8031dd0:	4620      	mov	r0, r4
 8031dd2:	4629      	mov	r1, r5
 8031dd4:	f7ce fa64 	bl	80002a0 <__adddf3>
 8031dd8:	4604      	mov	r4, r0
 8031dda:	460d      	mov	r5, r1
 8031ddc:	ec45 4b10 	vmov	d0, r4, r5
 8031de0:	b003      	add	sp, #12
 8031de2:	ecbd 8b04 	vpop	{d8-d9}
 8031de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8031dea:	4b1b      	ldr	r3, [pc, #108]	; (8031e58 <__kernel_sin+0x150>)
 8031dec:	ec51 0b18 	vmov	r0, r1, d8
 8031df0:	2200      	movs	r2, #0
 8031df2:	f7ce fc0b 	bl	800060c <__aeabi_dmul>
 8031df6:	4632      	mov	r2, r6
 8031df8:	ec41 0b19 	vmov	d9, r0, r1
 8031dfc:	463b      	mov	r3, r7
 8031dfe:	4640      	mov	r0, r8
 8031e00:	4649      	mov	r1, r9
 8031e02:	f7ce fc03 	bl	800060c <__aeabi_dmul>
 8031e06:	4602      	mov	r2, r0
 8031e08:	460b      	mov	r3, r1
 8031e0a:	ec51 0b19 	vmov	r0, r1, d9
 8031e0e:	f7ce fa45 	bl	800029c <__aeabi_dsub>
 8031e12:	4652      	mov	r2, sl
 8031e14:	465b      	mov	r3, fp
 8031e16:	f7ce fbf9 	bl	800060c <__aeabi_dmul>
 8031e1a:	ec53 2b18 	vmov	r2, r3, d8
 8031e1e:	f7ce fa3d 	bl	800029c <__aeabi_dsub>
 8031e22:	a30b      	add	r3, pc, #44	; (adr r3, 8031e50 <__kernel_sin+0x148>)
 8031e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8031e28:	4606      	mov	r6, r0
 8031e2a:	460f      	mov	r7, r1
 8031e2c:	4640      	mov	r0, r8
 8031e2e:	4649      	mov	r1, r9
 8031e30:	f7ce fbec 	bl	800060c <__aeabi_dmul>
 8031e34:	4602      	mov	r2, r0
 8031e36:	460b      	mov	r3, r1
 8031e38:	4630      	mov	r0, r6
 8031e3a:	4639      	mov	r1, r7
 8031e3c:	f7ce fa30 	bl	80002a0 <__adddf3>
 8031e40:	4602      	mov	r2, r0
 8031e42:	460b      	mov	r3, r1
 8031e44:	4620      	mov	r0, r4
 8031e46:	4629      	mov	r1, r5
 8031e48:	f7ce fa28 	bl	800029c <__aeabi_dsub>
 8031e4c:	e7c4      	b.n	8031dd8 <__kernel_sin+0xd0>
 8031e4e:	bf00      	nop
 8031e50:	55555549 	.word	0x55555549
 8031e54:	3fc55555 	.word	0x3fc55555
 8031e58:	3fe00000 	.word	0x3fe00000
 8031e5c:	5acfd57c 	.word	0x5acfd57c
 8031e60:	3de5d93a 	.word	0x3de5d93a
 8031e64:	8a2b9ceb 	.word	0x8a2b9ceb
 8031e68:	3e5ae5e6 	.word	0x3e5ae5e6
 8031e6c:	57b1fe7d 	.word	0x57b1fe7d
 8031e70:	3ec71de3 	.word	0x3ec71de3
 8031e74:	19c161d5 	.word	0x19c161d5
 8031e78:	3f2a01a0 	.word	0x3f2a01a0
 8031e7c:	1110f8a6 	.word	0x1110f8a6
 8031e80:	3f811111 	.word	0x3f811111

08031e84 <with_errno>:
 8031e84:	b570      	push	{r4, r5, r6, lr}
 8031e86:	4604      	mov	r4, r0
 8031e88:	460d      	mov	r5, r1
 8031e8a:	4616      	mov	r6, r2
 8031e8c:	f000 f928 	bl	80320e0 <__errno>
 8031e90:	4629      	mov	r1, r5
 8031e92:	6006      	str	r6, [r0, #0]
 8031e94:	4620      	mov	r0, r4
 8031e96:	bd70      	pop	{r4, r5, r6, pc}

08031e98 <xflow>:
 8031e98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8031e9a:	4614      	mov	r4, r2
 8031e9c:	461d      	mov	r5, r3
 8031e9e:	b108      	cbz	r0, 8031ea4 <xflow+0xc>
 8031ea0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8031ea4:	e9cd 2300 	strd	r2, r3, [sp]
 8031ea8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8031eac:	4620      	mov	r0, r4
 8031eae:	4629      	mov	r1, r5
 8031eb0:	f7ce fbac 	bl	800060c <__aeabi_dmul>
 8031eb4:	2222      	movs	r2, #34	; 0x22
 8031eb6:	b003      	add	sp, #12
 8031eb8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8031ebc:	f7ff bfe2 	b.w	8031e84 <with_errno>

08031ec0 <__math_uflow>:
 8031ec0:	b508      	push	{r3, lr}
 8031ec2:	2200      	movs	r2, #0
 8031ec4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8031ec8:	f7ff ffe6 	bl	8031e98 <xflow>
 8031ecc:	ec41 0b10 	vmov	d0, r0, r1
 8031ed0:	bd08      	pop	{r3, pc}

08031ed2 <__math_oflow>:
 8031ed2:	b508      	push	{r3, lr}
 8031ed4:	2200      	movs	r2, #0
 8031ed6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8031eda:	f7ff ffdd 	bl	8031e98 <xflow>
 8031ede:	ec41 0b10 	vmov	d0, r0, r1
 8031ee2:	bd08      	pop	{r3, pc}

08031ee4 <with_errnof>:
 8031ee4:	b513      	push	{r0, r1, r4, lr}
 8031ee6:	4604      	mov	r4, r0
 8031ee8:	ed8d 0a01 	vstr	s0, [sp, #4]
 8031eec:	f000 f8f8 	bl	80320e0 <__errno>
 8031ef0:	ed9d 0a01 	vldr	s0, [sp, #4]
 8031ef4:	6004      	str	r4, [r0, #0]
 8031ef6:	b002      	add	sp, #8
 8031ef8:	bd10      	pop	{r4, pc}

08031efa <xflowf>:
 8031efa:	b130      	cbz	r0, 8031f0a <xflowf+0x10>
 8031efc:	eef1 7a40 	vneg.f32	s15, s0
 8031f00:	ee27 0a80 	vmul.f32	s0, s15, s0
 8031f04:	2022      	movs	r0, #34	; 0x22
 8031f06:	f7ff bfed 	b.w	8031ee4 <with_errnof>
 8031f0a:	eef0 7a40 	vmov.f32	s15, s0
 8031f0e:	e7f7      	b.n	8031f00 <xflowf+0x6>

08031f10 <__math_uflowf>:
 8031f10:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8031f18 <__math_uflowf+0x8>
 8031f14:	f7ff bff1 	b.w	8031efa <xflowf>
 8031f18:	10000000 	.word	0x10000000

08031f1c <__math_oflowf>:
 8031f1c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8031f24 <__math_oflowf+0x8>
 8031f20:	f7ff bfeb 	b.w	8031efa <xflowf>
 8031f24:	70000000 	.word	0x70000000

08031f28 <fabs>:
 8031f28:	ec51 0b10 	vmov	r0, r1, d0
 8031f2c:	ee10 2a10 	vmov	r2, s0
 8031f30:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8031f34:	ec43 2b10 	vmov	d0, r2, r3
 8031f38:	4770      	bx	lr

08031f3a <finite>:
 8031f3a:	b082      	sub	sp, #8
 8031f3c:	ed8d 0b00 	vstr	d0, [sp]
 8031f40:	9801      	ldr	r0, [sp, #4]
 8031f42:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8031f46:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8031f4a:	0fc0      	lsrs	r0, r0, #31
 8031f4c:	b002      	add	sp, #8
 8031f4e:	4770      	bx	lr

08031f50 <scalbn>:
 8031f50:	b570      	push	{r4, r5, r6, lr}
 8031f52:	ec55 4b10 	vmov	r4, r5, d0
 8031f56:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8031f5a:	4606      	mov	r6, r0
 8031f5c:	462b      	mov	r3, r5
 8031f5e:	b99a      	cbnz	r2, 8031f88 <scalbn+0x38>
 8031f60:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8031f64:	4323      	orrs	r3, r4
 8031f66:	d036      	beq.n	8031fd6 <scalbn+0x86>
 8031f68:	4b39      	ldr	r3, [pc, #228]	; (8032050 <scalbn+0x100>)
 8031f6a:	4629      	mov	r1, r5
 8031f6c:	ee10 0a10 	vmov	r0, s0
 8031f70:	2200      	movs	r2, #0
 8031f72:	f7ce fb4b 	bl	800060c <__aeabi_dmul>
 8031f76:	4b37      	ldr	r3, [pc, #220]	; (8032054 <scalbn+0x104>)
 8031f78:	429e      	cmp	r6, r3
 8031f7a:	4604      	mov	r4, r0
 8031f7c:	460d      	mov	r5, r1
 8031f7e:	da10      	bge.n	8031fa2 <scalbn+0x52>
 8031f80:	a32b      	add	r3, pc, #172	; (adr r3, 8032030 <scalbn+0xe0>)
 8031f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8031f86:	e03a      	b.n	8031ffe <scalbn+0xae>
 8031f88:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8031f8c:	428a      	cmp	r2, r1
 8031f8e:	d10c      	bne.n	8031faa <scalbn+0x5a>
 8031f90:	ee10 2a10 	vmov	r2, s0
 8031f94:	4620      	mov	r0, r4
 8031f96:	4629      	mov	r1, r5
 8031f98:	f7ce f982 	bl	80002a0 <__adddf3>
 8031f9c:	4604      	mov	r4, r0
 8031f9e:	460d      	mov	r5, r1
 8031fa0:	e019      	b.n	8031fd6 <scalbn+0x86>
 8031fa2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8031fa6:	460b      	mov	r3, r1
 8031fa8:	3a36      	subs	r2, #54	; 0x36
 8031faa:	4432      	add	r2, r6
 8031fac:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8031fb0:	428a      	cmp	r2, r1
 8031fb2:	dd08      	ble.n	8031fc6 <scalbn+0x76>
 8031fb4:	2d00      	cmp	r5, #0
 8031fb6:	a120      	add	r1, pc, #128	; (adr r1, 8032038 <scalbn+0xe8>)
 8031fb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8031fbc:	da1c      	bge.n	8031ff8 <scalbn+0xa8>
 8031fbe:	a120      	add	r1, pc, #128	; (adr r1, 8032040 <scalbn+0xf0>)
 8031fc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8031fc4:	e018      	b.n	8031ff8 <scalbn+0xa8>
 8031fc6:	2a00      	cmp	r2, #0
 8031fc8:	dd08      	ble.n	8031fdc <scalbn+0x8c>
 8031fca:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8031fce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8031fd2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8031fd6:	ec45 4b10 	vmov	d0, r4, r5
 8031fda:	bd70      	pop	{r4, r5, r6, pc}
 8031fdc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8031fe0:	da19      	bge.n	8032016 <scalbn+0xc6>
 8031fe2:	f24c 3350 	movw	r3, #50000	; 0xc350
 8031fe6:	429e      	cmp	r6, r3
 8031fe8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8031fec:	dd0a      	ble.n	8032004 <scalbn+0xb4>
 8031fee:	a112      	add	r1, pc, #72	; (adr r1, 8032038 <scalbn+0xe8>)
 8031ff0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8031ff4:	2b00      	cmp	r3, #0
 8031ff6:	d1e2      	bne.n	8031fbe <scalbn+0x6e>
 8031ff8:	a30f      	add	r3, pc, #60	; (adr r3, 8032038 <scalbn+0xe8>)
 8031ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8031ffe:	f7ce fb05 	bl	800060c <__aeabi_dmul>
 8032002:	e7cb      	b.n	8031f9c <scalbn+0x4c>
 8032004:	a10a      	add	r1, pc, #40	; (adr r1, 8032030 <scalbn+0xe0>)
 8032006:	e9d1 0100 	ldrd	r0, r1, [r1]
 803200a:	2b00      	cmp	r3, #0
 803200c:	d0b8      	beq.n	8031f80 <scalbn+0x30>
 803200e:	a10e      	add	r1, pc, #56	; (adr r1, 8032048 <scalbn+0xf8>)
 8032010:	e9d1 0100 	ldrd	r0, r1, [r1]
 8032014:	e7b4      	b.n	8031f80 <scalbn+0x30>
 8032016:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 803201a:	3236      	adds	r2, #54	; 0x36
 803201c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8032020:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8032024:	4620      	mov	r0, r4
 8032026:	4b0c      	ldr	r3, [pc, #48]	; (8032058 <scalbn+0x108>)
 8032028:	2200      	movs	r2, #0
 803202a:	e7e8      	b.n	8031ffe <scalbn+0xae>
 803202c:	f3af 8000 	nop.w
 8032030:	c2f8f359 	.word	0xc2f8f359
 8032034:	01a56e1f 	.word	0x01a56e1f
 8032038:	8800759c 	.word	0x8800759c
 803203c:	7e37e43c 	.word	0x7e37e43c
 8032040:	8800759c 	.word	0x8800759c
 8032044:	fe37e43c 	.word	0xfe37e43c
 8032048:	c2f8f359 	.word	0xc2f8f359
 803204c:	81a56e1f 	.word	0x81a56e1f
 8032050:	43500000 	.word	0x43500000
 8032054:	ffff3cb0 	.word	0xffff3cb0
 8032058:	3c900000 	.word	0x3c900000

0803205c <finitef>:
 803205c:	b082      	sub	sp, #8
 803205e:	ed8d 0a01 	vstr	s0, [sp, #4]
 8032062:	9801      	ldr	r0, [sp, #4]
 8032064:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8032068:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 803206c:	bfac      	ite	ge
 803206e:	2000      	movge	r0, #0
 8032070:	2001      	movlt	r0, #1
 8032072:	b002      	add	sp, #8
 8032074:	4770      	bx	lr
	...

08032078 <nanf>:
 8032078:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8032080 <nanf+0x8>
 803207c:	4770      	bx	lr
 803207e:	bf00      	nop
 8032080:	7fc00000 	.word	0x7fc00000

08032084 <abort>:
 8032084:	b508      	push	{r3, lr}
 8032086:	2006      	movs	r0, #6
 8032088:	f000 fcc6 	bl	8032a18 <raise>
 803208c:	2001      	movs	r0, #1
 803208e:	f7d5 fafd 	bl	800768c <_exit>
	...

08032094 <__assert_func>:
 8032094:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8032096:	4614      	mov	r4, r2
 8032098:	461a      	mov	r2, r3
 803209a:	4b09      	ldr	r3, [pc, #36]	; (80320c0 <__assert_func+0x2c>)
 803209c:	681b      	ldr	r3, [r3, #0]
 803209e:	4605      	mov	r5, r0
 80320a0:	68d8      	ldr	r0, [r3, #12]
 80320a2:	b14c      	cbz	r4, 80320b8 <__assert_func+0x24>
 80320a4:	4b07      	ldr	r3, [pc, #28]	; (80320c4 <__assert_func+0x30>)
 80320a6:	9100      	str	r1, [sp, #0]
 80320a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80320ac:	4906      	ldr	r1, [pc, #24]	; (80320c8 <__assert_func+0x34>)
 80320ae:	462b      	mov	r3, r5
 80320b0:	f000 f81c 	bl	80320ec <fiprintf>
 80320b4:	f7ff ffe6 	bl	8032084 <abort>
 80320b8:	4b04      	ldr	r3, [pc, #16]	; (80320cc <__assert_func+0x38>)
 80320ba:	461c      	mov	r4, r3
 80320bc:	e7f3      	b.n	80320a6 <__assert_func+0x12>
 80320be:	bf00      	nop
 80320c0:	2000046c 	.word	0x2000046c
 80320c4:	080381c0 	.word	0x080381c0
 80320c8:	080381cd 	.word	0x080381cd
 80320cc:	080381fb 	.word	0x080381fb

080320d0 <calloc>:
 80320d0:	4b02      	ldr	r3, [pc, #8]	; (80320dc <calloc+0xc>)
 80320d2:	460a      	mov	r2, r1
 80320d4:	4601      	mov	r1, r0
 80320d6:	6818      	ldr	r0, [r3, #0]
 80320d8:	f000 b882 	b.w	80321e0 <_calloc_r>
 80320dc:	2000046c 	.word	0x2000046c

080320e0 <__errno>:
 80320e0:	4b01      	ldr	r3, [pc, #4]	; (80320e8 <__errno+0x8>)
 80320e2:	6818      	ldr	r0, [r3, #0]
 80320e4:	4770      	bx	lr
 80320e6:	bf00      	nop
 80320e8:	2000046c 	.word	0x2000046c

080320ec <fiprintf>:
 80320ec:	b40e      	push	{r1, r2, r3}
 80320ee:	b503      	push	{r0, r1, lr}
 80320f0:	4601      	mov	r1, r0
 80320f2:	ab03      	add	r3, sp, #12
 80320f4:	4805      	ldr	r0, [pc, #20]	; (803210c <fiprintf+0x20>)
 80320f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80320fa:	6800      	ldr	r0, [r0, #0]
 80320fc:	9301      	str	r3, [sp, #4]
 80320fe:	f000 f98f 	bl	8032420 <_vfiprintf_r>
 8032102:	b002      	add	sp, #8
 8032104:	f85d eb04 	ldr.w	lr, [sp], #4
 8032108:	b003      	add	sp, #12
 803210a:	4770      	bx	lr
 803210c:	2000046c 	.word	0x2000046c

08032110 <__libc_init_array>:
 8032110:	b570      	push	{r4, r5, r6, lr}
 8032112:	4d0d      	ldr	r5, [pc, #52]	; (8032148 <__libc_init_array+0x38>)
 8032114:	4c0d      	ldr	r4, [pc, #52]	; (803214c <__libc_init_array+0x3c>)
 8032116:	1b64      	subs	r4, r4, r5
 8032118:	10a4      	asrs	r4, r4, #2
 803211a:	2600      	movs	r6, #0
 803211c:	42a6      	cmp	r6, r4
 803211e:	d109      	bne.n	8032134 <__libc_init_array+0x24>
 8032120:	4d0b      	ldr	r5, [pc, #44]	; (8032150 <__libc_init_array+0x40>)
 8032122:	4c0c      	ldr	r4, [pc, #48]	; (8032154 <__libc_init_array+0x44>)
 8032124:	f001 f9da 	bl	80334dc <_init>
 8032128:	1b64      	subs	r4, r4, r5
 803212a:	10a4      	asrs	r4, r4, #2
 803212c:	2600      	movs	r6, #0
 803212e:	42a6      	cmp	r6, r4
 8032130:	d105      	bne.n	803213e <__libc_init_array+0x2e>
 8032132:	bd70      	pop	{r4, r5, r6, pc}
 8032134:	f855 3b04 	ldr.w	r3, [r5], #4
 8032138:	4798      	blx	r3
 803213a:	3601      	adds	r6, #1
 803213c:	e7ee      	b.n	803211c <__libc_init_array+0xc>
 803213e:	f855 3b04 	ldr.w	r3, [r5], #4
 8032142:	4798      	blx	r3
 8032144:	3601      	adds	r6, #1
 8032146:	e7f2      	b.n	803212e <__libc_init_array+0x1e>
 8032148:	0803829c 	.word	0x0803829c
 803214c:	0803829c 	.word	0x0803829c
 8032150:	0803829c 	.word	0x0803829c
 8032154:	080382a4 	.word	0x080382a4

08032158 <__retarget_lock_init_recursive>:
 8032158:	4770      	bx	lr

0803215a <__retarget_lock_acquire_recursive>:
 803215a:	4770      	bx	lr

0803215c <__retarget_lock_release_recursive>:
 803215c:	4770      	bx	lr
	...

08032160 <malloc>:
 8032160:	4b02      	ldr	r3, [pc, #8]	; (803216c <malloc+0xc>)
 8032162:	4601      	mov	r1, r0
 8032164:	6818      	ldr	r0, [r3, #0]
 8032166:	f000 b8bd 	b.w	80322e4 <_malloc_r>
 803216a:	bf00      	nop
 803216c:	2000046c 	.word	0x2000046c

08032170 <free>:
 8032170:	4b02      	ldr	r3, [pc, #8]	; (803217c <free+0xc>)
 8032172:	4601      	mov	r1, r0
 8032174:	6818      	ldr	r0, [r3, #0]
 8032176:	f000 b849 	b.w	803220c <_free_r>
 803217a:	bf00      	nop
 803217c:	2000046c 	.word	0x2000046c

08032180 <memcpy>:
 8032180:	440a      	add	r2, r1
 8032182:	4291      	cmp	r1, r2
 8032184:	f100 33ff 	add.w	r3, r0, #4294967295
 8032188:	d100      	bne.n	803218c <memcpy+0xc>
 803218a:	4770      	bx	lr
 803218c:	b510      	push	{r4, lr}
 803218e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8032192:	f803 4f01 	strb.w	r4, [r3, #1]!
 8032196:	4291      	cmp	r1, r2
 8032198:	d1f9      	bne.n	803218e <memcpy+0xe>
 803219a:	bd10      	pop	{r4, pc}

0803219c <memmove>:
 803219c:	4288      	cmp	r0, r1
 803219e:	b510      	push	{r4, lr}
 80321a0:	eb01 0402 	add.w	r4, r1, r2
 80321a4:	d902      	bls.n	80321ac <memmove+0x10>
 80321a6:	4284      	cmp	r4, r0
 80321a8:	4623      	mov	r3, r4
 80321aa:	d807      	bhi.n	80321bc <memmove+0x20>
 80321ac:	1e43      	subs	r3, r0, #1
 80321ae:	42a1      	cmp	r1, r4
 80321b0:	d008      	beq.n	80321c4 <memmove+0x28>
 80321b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80321b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80321ba:	e7f8      	b.n	80321ae <memmove+0x12>
 80321bc:	4402      	add	r2, r0
 80321be:	4601      	mov	r1, r0
 80321c0:	428a      	cmp	r2, r1
 80321c2:	d100      	bne.n	80321c6 <memmove+0x2a>
 80321c4:	bd10      	pop	{r4, pc}
 80321c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80321ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80321ce:	e7f7      	b.n	80321c0 <memmove+0x24>

080321d0 <memset>:
 80321d0:	4402      	add	r2, r0
 80321d2:	4603      	mov	r3, r0
 80321d4:	4293      	cmp	r3, r2
 80321d6:	d100      	bne.n	80321da <memset+0xa>
 80321d8:	4770      	bx	lr
 80321da:	f803 1b01 	strb.w	r1, [r3], #1
 80321de:	e7f9      	b.n	80321d4 <memset+0x4>

080321e0 <_calloc_r>:
 80321e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80321e2:	fba1 2402 	umull	r2, r4, r1, r2
 80321e6:	b94c      	cbnz	r4, 80321fc <_calloc_r+0x1c>
 80321e8:	4611      	mov	r1, r2
 80321ea:	9201      	str	r2, [sp, #4]
 80321ec:	f000 f87a 	bl	80322e4 <_malloc_r>
 80321f0:	9a01      	ldr	r2, [sp, #4]
 80321f2:	4605      	mov	r5, r0
 80321f4:	b930      	cbnz	r0, 8032204 <_calloc_r+0x24>
 80321f6:	4628      	mov	r0, r5
 80321f8:	b003      	add	sp, #12
 80321fa:	bd30      	pop	{r4, r5, pc}
 80321fc:	220c      	movs	r2, #12
 80321fe:	6002      	str	r2, [r0, #0]
 8032200:	2500      	movs	r5, #0
 8032202:	e7f8      	b.n	80321f6 <_calloc_r+0x16>
 8032204:	4621      	mov	r1, r4
 8032206:	f7ff ffe3 	bl	80321d0 <memset>
 803220a:	e7f4      	b.n	80321f6 <_calloc_r+0x16>

0803220c <_free_r>:
 803220c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 803220e:	2900      	cmp	r1, #0
 8032210:	d044      	beq.n	803229c <_free_r+0x90>
 8032212:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8032216:	9001      	str	r0, [sp, #4]
 8032218:	2b00      	cmp	r3, #0
 803221a:	f1a1 0404 	sub.w	r4, r1, #4
 803221e:	bfb8      	it	lt
 8032220:	18e4      	addlt	r4, r4, r3
 8032222:	f000 ff11 	bl	8033048 <__malloc_lock>
 8032226:	4a1e      	ldr	r2, [pc, #120]	; (80322a0 <_free_r+0x94>)
 8032228:	9801      	ldr	r0, [sp, #4]
 803222a:	6813      	ldr	r3, [r2, #0]
 803222c:	b933      	cbnz	r3, 803223c <_free_r+0x30>
 803222e:	6063      	str	r3, [r4, #4]
 8032230:	6014      	str	r4, [r2, #0]
 8032232:	b003      	add	sp, #12
 8032234:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8032238:	f000 bf0c 	b.w	8033054 <__malloc_unlock>
 803223c:	42a3      	cmp	r3, r4
 803223e:	d908      	bls.n	8032252 <_free_r+0x46>
 8032240:	6825      	ldr	r5, [r4, #0]
 8032242:	1961      	adds	r1, r4, r5
 8032244:	428b      	cmp	r3, r1
 8032246:	bf01      	itttt	eq
 8032248:	6819      	ldreq	r1, [r3, #0]
 803224a:	685b      	ldreq	r3, [r3, #4]
 803224c:	1949      	addeq	r1, r1, r5
 803224e:	6021      	streq	r1, [r4, #0]
 8032250:	e7ed      	b.n	803222e <_free_r+0x22>
 8032252:	461a      	mov	r2, r3
 8032254:	685b      	ldr	r3, [r3, #4]
 8032256:	b10b      	cbz	r3, 803225c <_free_r+0x50>
 8032258:	42a3      	cmp	r3, r4
 803225a:	d9fa      	bls.n	8032252 <_free_r+0x46>
 803225c:	6811      	ldr	r1, [r2, #0]
 803225e:	1855      	adds	r5, r2, r1
 8032260:	42a5      	cmp	r5, r4
 8032262:	d10b      	bne.n	803227c <_free_r+0x70>
 8032264:	6824      	ldr	r4, [r4, #0]
 8032266:	4421      	add	r1, r4
 8032268:	1854      	adds	r4, r2, r1
 803226a:	42a3      	cmp	r3, r4
 803226c:	6011      	str	r1, [r2, #0]
 803226e:	d1e0      	bne.n	8032232 <_free_r+0x26>
 8032270:	681c      	ldr	r4, [r3, #0]
 8032272:	685b      	ldr	r3, [r3, #4]
 8032274:	6053      	str	r3, [r2, #4]
 8032276:	4421      	add	r1, r4
 8032278:	6011      	str	r1, [r2, #0]
 803227a:	e7da      	b.n	8032232 <_free_r+0x26>
 803227c:	d902      	bls.n	8032284 <_free_r+0x78>
 803227e:	230c      	movs	r3, #12
 8032280:	6003      	str	r3, [r0, #0]
 8032282:	e7d6      	b.n	8032232 <_free_r+0x26>
 8032284:	6825      	ldr	r5, [r4, #0]
 8032286:	1961      	adds	r1, r4, r5
 8032288:	428b      	cmp	r3, r1
 803228a:	bf04      	itt	eq
 803228c:	6819      	ldreq	r1, [r3, #0]
 803228e:	685b      	ldreq	r3, [r3, #4]
 8032290:	6063      	str	r3, [r4, #4]
 8032292:	bf04      	itt	eq
 8032294:	1949      	addeq	r1, r1, r5
 8032296:	6021      	streq	r1, [r4, #0]
 8032298:	6054      	str	r4, [r2, #4]
 803229a:	e7ca      	b.n	8032232 <_free_r+0x26>
 803229c:	b003      	add	sp, #12
 803229e:	bd30      	pop	{r4, r5, pc}
 80322a0:	20002270 	.word	0x20002270

080322a4 <sbrk_aligned>:
 80322a4:	b570      	push	{r4, r5, r6, lr}
 80322a6:	4e0e      	ldr	r6, [pc, #56]	; (80322e0 <sbrk_aligned+0x3c>)
 80322a8:	460c      	mov	r4, r1
 80322aa:	6831      	ldr	r1, [r6, #0]
 80322ac:	4605      	mov	r5, r0
 80322ae:	b911      	cbnz	r1, 80322b6 <sbrk_aligned+0x12>
 80322b0:	f000 fb7a 	bl	80329a8 <_sbrk_r>
 80322b4:	6030      	str	r0, [r6, #0]
 80322b6:	4621      	mov	r1, r4
 80322b8:	4628      	mov	r0, r5
 80322ba:	f000 fb75 	bl	80329a8 <_sbrk_r>
 80322be:	1c43      	adds	r3, r0, #1
 80322c0:	d00a      	beq.n	80322d8 <sbrk_aligned+0x34>
 80322c2:	1cc4      	adds	r4, r0, #3
 80322c4:	f024 0403 	bic.w	r4, r4, #3
 80322c8:	42a0      	cmp	r0, r4
 80322ca:	d007      	beq.n	80322dc <sbrk_aligned+0x38>
 80322cc:	1a21      	subs	r1, r4, r0
 80322ce:	4628      	mov	r0, r5
 80322d0:	f000 fb6a 	bl	80329a8 <_sbrk_r>
 80322d4:	3001      	adds	r0, #1
 80322d6:	d101      	bne.n	80322dc <sbrk_aligned+0x38>
 80322d8:	f04f 34ff 	mov.w	r4, #4294967295
 80322dc:	4620      	mov	r0, r4
 80322de:	bd70      	pop	{r4, r5, r6, pc}
 80322e0:	20002274 	.word	0x20002274

080322e4 <_malloc_r>:
 80322e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80322e8:	1ccd      	adds	r5, r1, #3
 80322ea:	f025 0503 	bic.w	r5, r5, #3
 80322ee:	3508      	adds	r5, #8
 80322f0:	2d0c      	cmp	r5, #12
 80322f2:	bf38      	it	cc
 80322f4:	250c      	movcc	r5, #12
 80322f6:	2d00      	cmp	r5, #0
 80322f8:	4607      	mov	r7, r0
 80322fa:	db01      	blt.n	8032300 <_malloc_r+0x1c>
 80322fc:	42a9      	cmp	r1, r5
 80322fe:	d905      	bls.n	803230c <_malloc_r+0x28>
 8032300:	230c      	movs	r3, #12
 8032302:	603b      	str	r3, [r7, #0]
 8032304:	2600      	movs	r6, #0
 8032306:	4630      	mov	r0, r6
 8032308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 803230c:	4e2e      	ldr	r6, [pc, #184]	; (80323c8 <_malloc_r+0xe4>)
 803230e:	f000 fe9b 	bl	8033048 <__malloc_lock>
 8032312:	6833      	ldr	r3, [r6, #0]
 8032314:	461c      	mov	r4, r3
 8032316:	bb34      	cbnz	r4, 8032366 <_malloc_r+0x82>
 8032318:	4629      	mov	r1, r5
 803231a:	4638      	mov	r0, r7
 803231c:	f7ff ffc2 	bl	80322a4 <sbrk_aligned>
 8032320:	1c43      	adds	r3, r0, #1
 8032322:	4604      	mov	r4, r0
 8032324:	d14d      	bne.n	80323c2 <_malloc_r+0xde>
 8032326:	6834      	ldr	r4, [r6, #0]
 8032328:	4626      	mov	r6, r4
 803232a:	2e00      	cmp	r6, #0
 803232c:	d140      	bne.n	80323b0 <_malloc_r+0xcc>
 803232e:	6823      	ldr	r3, [r4, #0]
 8032330:	4631      	mov	r1, r6
 8032332:	4638      	mov	r0, r7
 8032334:	eb04 0803 	add.w	r8, r4, r3
 8032338:	f000 fb36 	bl	80329a8 <_sbrk_r>
 803233c:	4580      	cmp	r8, r0
 803233e:	d13a      	bne.n	80323b6 <_malloc_r+0xd2>
 8032340:	6821      	ldr	r1, [r4, #0]
 8032342:	3503      	adds	r5, #3
 8032344:	1a6d      	subs	r5, r5, r1
 8032346:	f025 0503 	bic.w	r5, r5, #3
 803234a:	3508      	adds	r5, #8
 803234c:	2d0c      	cmp	r5, #12
 803234e:	bf38      	it	cc
 8032350:	250c      	movcc	r5, #12
 8032352:	4629      	mov	r1, r5
 8032354:	4638      	mov	r0, r7
 8032356:	f7ff ffa5 	bl	80322a4 <sbrk_aligned>
 803235a:	3001      	adds	r0, #1
 803235c:	d02b      	beq.n	80323b6 <_malloc_r+0xd2>
 803235e:	6823      	ldr	r3, [r4, #0]
 8032360:	442b      	add	r3, r5
 8032362:	6023      	str	r3, [r4, #0]
 8032364:	e00e      	b.n	8032384 <_malloc_r+0xa0>
 8032366:	6822      	ldr	r2, [r4, #0]
 8032368:	1b52      	subs	r2, r2, r5
 803236a:	d41e      	bmi.n	80323aa <_malloc_r+0xc6>
 803236c:	2a0b      	cmp	r2, #11
 803236e:	d916      	bls.n	803239e <_malloc_r+0xba>
 8032370:	1961      	adds	r1, r4, r5
 8032372:	42a3      	cmp	r3, r4
 8032374:	6025      	str	r5, [r4, #0]
 8032376:	bf18      	it	ne
 8032378:	6059      	strne	r1, [r3, #4]
 803237a:	6863      	ldr	r3, [r4, #4]
 803237c:	bf08      	it	eq
 803237e:	6031      	streq	r1, [r6, #0]
 8032380:	5162      	str	r2, [r4, r5]
 8032382:	604b      	str	r3, [r1, #4]
 8032384:	4638      	mov	r0, r7
 8032386:	f104 060b 	add.w	r6, r4, #11
 803238a:	f000 fe63 	bl	8033054 <__malloc_unlock>
 803238e:	f026 0607 	bic.w	r6, r6, #7
 8032392:	1d23      	adds	r3, r4, #4
 8032394:	1af2      	subs	r2, r6, r3
 8032396:	d0b6      	beq.n	8032306 <_malloc_r+0x22>
 8032398:	1b9b      	subs	r3, r3, r6
 803239a:	50a3      	str	r3, [r4, r2]
 803239c:	e7b3      	b.n	8032306 <_malloc_r+0x22>
 803239e:	6862      	ldr	r2, [r4, #4]
 80323a0:	42a3      	cmp	r3, r4
 80323a2:	bf0c      	ite	eq
 80323a4:	6032      	streq	r2, [r6, #0]
 80323a6:	605a      	strne	r2, [r3, #4]
 80323a8:	e7ec      	b.n	8032384 <_malloc_r+0xa0>
 80323aa:	4623      	mov	r3, r4
 80323ac:	6864      	ldr	r4, [r4, #4]
 80323ae:	e7b2      	b.n	8032316 <_malloc_r+0x32>
 80323b0:	4634      	mov	r4, r6
 80323b2:	6876      	ldr	r6, [r6, #4]
 80323b4:	e7b9      	b.n	803232a <_malloc_r+0x46>
 80323b6:	230c      	movs	r3, #12
 80323b8:	603b      	str	r3, [r7, #0]
 80323ba:	4638      	mov	r0, r7
 80323bc:	f000 fe4a 	bl	8033054 <__malloc_unlock>
 80323c0:	e7a1      	b.n	8032306 <_malloc_r+0x22>
 80323c2:	6025      	str	r5, [r4, #0]
 80323c4:	e7de      	b.n	8032384 <_malloc_r+0xa0>
 80323c6:	bf00      	nop
 80323c8:	20002270 	.word	0x20002270

080323cc <__sfputc_r>:
 80323cc:	6893      	ldr	r3, [r2, #8]
 80323ce:	3b01      	subs	r3, #1
 80323d0:	2b00      	cmp	r3, #0
 80323d2:	b410      	push	{r4}
 80323d4:	6093      	str	r3, [r2, #8]
 80323d6:	da08      	bge.n	80323ea <__sfputc_r+0x1e>
 80323d8:	6994      	ldr	r4, [r2, #24]
 80323da:	42a3      	cmp	r3, r4
 80323dc:	db01      	blt.n	80323e2 <__sfputc_r+0x16>
 80323de:	290a      	cmp	r1, #10
 80323e0:	d103      	bne.n	80323ea <__sfputc_r+0x1e>
 80323e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80323e6:	f000 bb53 	b.w	8032a90 <__swbuf_r>
 80323ea:	6813      	ldr	r3, [r2, #0]
 80323ec:	1c58      	adds	r0, r3, #1
 80323ee:	6010      	str	r0, [r2, #0]
 80323f0:	7019      	strb	r1, [r3, #0]
 80323f2:	4608      	mov	r0, r1
 80323f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80323f8:	4770      	bx	lr

080323fa <__sfputs_r>:
 80323fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80323fc:	4606      	mov	r6, r0
 80323fe:	460f      	mov	r7, r1
 8032400:	4614      	mov	r4, r2
 8032402:	18d5      	adds	r5, r2, r3
 8032404:	42ac      	cmp	r4, r5
 8032406:	d101      	bne.n	803240c <__sfputs_r+0x12>
 8032408:	2000      	movs	r0, #0
 803240a:	e007      	b.n	803241c <__sfputs_r+0x22>
 803240c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8032410:	463a      	mov	r2, r7
 8032412:	4630      	mov	r0, r6
 8032414:	f7ff ffda 	bl	80323cc <__sfputc_r>
 8032418:	1c43      	adds	r3, r0, #1
 803241a:	d1f3      	bne.n	8032404 <__sfputs_r+0xa>
 803241c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08032420 <_vfiprintf_r>:
 8032420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8032424:	460d      	mov	r5, r1
 8032426:	b09d      	sub	sp, #116	; 0x74
 8032428:	4614      	mov	r4, r2
 803242a:	4698      	mov	r8, r3
 803242c:	4606      	mov	r6, r0
 803242e:	b118      	cbz	r0, 8032438 <_vfiprintf_r+0x18>
 8032430:	6983      	ldr	r3, [r0, #24]
 8032432:	b90b      	cbnz	r3, 8032438 <_vfiprintf_r+0x18>
 8032434:	f000 fd06 	bl	8032e44 <__sinit>
 8032438:	4b89      	ldr	r3, [pc, #548]	; (8032660 <_vfiprintf_r+0x240>)
 803243a:	429d      	cmp	r5, r3
 803243c:	d11b      	bne.n	8032476 <_vfiprintf_r+0x56>
 803243e:	6875      	ldr	r5, [r6, #4]
 8032440:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8032442:	07d9      	lsls	r1, r3, #31
 8032444:	d405      	bmi.n	8032452 <_vfiprintf_r+0x32>
 8032446:	89ab      	ldrh	r3, [r5, #12]
 8032448:	059a      	lsls	r2, r3, #22
 803244a:	d402      	bmi.n	8032452 <_vfiprintf_r+0x32>
 803244c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 803244e:	f7ff fe84 	bl	803215a <__retarget_lock_acquire_recursive>
 8032452:	89ab      	ldrh	r3, [r5, #12]
 8032454:	071b      	lsls	r3, r3, #28
 8032456:	d501      	bpl.n	803245c <_vfiprintf_r+0x3c>
 8032458:	692b      	ldr	r3, [r5, #16]
 803245a:	b9eb      	cbnz	r3, 8032498 <_vfiprintf_r+0x78>
 803245c:	4629      	mov	r1, r5
 803245e:	4630      	mov	r0, r6
 8032460:	f000 fb68 	bl	8032b34 <__swsetup_r>
 8032464:	b1c0      	cbz	r0, 8032498 <_vfiprintf_r+0x78>
 8032466:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8032468:	07dc      	lsls	r4, r3, #31
 803246a:	d50e      	bpl.n	803248a <_vfiprintf_r+0x6a>
 803246c:	f04f 30ff 	mov.w	r0, #4294967295
 8032470:	b01d      	add	sp, #116	; 0x74
 8032472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8032476:	4b7b      	ldr	r3, [pc, #492]	; (8032664 <_vfiprintf_r+0x244>)
 8032478:	429d      	cmp	r5, r3
 803247a:	d101      	bne.n	8032480 <_vfiprintf_r+0x60>
 803247c:	68b5      	ldr	r5, [r6, #8]
 803247e:	e7df      	b.n	8032440 <_vfiprintf_r+0x20>
 8032480:	4b79      	ldr	r3, [pc, #484]	; (8032668 <_vfiprintf_r+0x248>)
 8032482:	429d      	cmp	r5, r3
 8032484:	bf08      	it	eq
 8032486:	68f5      	ldreq	r5, [r6, #12]
 8032488:	e7da      	b.n	8032440 <_vfiprintf_r+0x20>
 803248a:	89ab      	ldrh	r3, [r5, #12]
 803248c:	0598      	lsls	r0, r3, #22
 803248e:	d4ed      	bmi.n	803246c <_vfiprintf_r+0x4c>
 8032490:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8032492:	f7ff fe63 	bl	803215c <__retarget_lock_release_recursive>
 8032496:	e7e9      	b.n	803246c <_vfiprintf_r+0x4c>
 8032498:	2300      	movs	r3, #0
 803249a:	9309      	str	r3, [sp, #36]	; 0x24
 803249c:	2320      	movs	r3, #32
 803249e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80324a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80324a6:	2330      	movs	r3, #48	; 0x30
 80324a8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 803266c <_vfiprintf_r+0x24c>
 80324ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80324b0:	f04f 0901 	mov.w	r9, #1
 80324b4:	4623      	mov	r3, r4
 80324b6:	469a      	mov	sl, r3
 80324b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80324bc:	b10a      	cbz	r2, 80324c2 <_vfiprintf_r+0xa2>
 80324be:	2a25      	cmp	r2, #37	; 0x25
 80324c0:	d1f9      	bne.n	80324b6 <_vfiprintf_r+0x96>
 80324c2:	ebba 0b04 	subs.w	fp, sl, r4
 80324c6:	d00b      	beq.n	80324e0 <_vfiprintf_r+0xc0>
 80324c8:	465b      	mov	r3, fp
 80324ca:	4622      	mov	r2, r4
 80324cc:	4629      	mov	r1, r5
 80324ce:	4630      	mov	r0, r6
 80324d0:	f7ff ff93 	bl	80323fa <__sfputs_r>
 80324d4:	3001      	adds	r0, #1
 80324d6:	f000 80aa 	beq.w	803262e <_vfiprintf_r+0x20e>
 80324da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80324dc:	445a      	add	r2, fp
 80324de:	9209      	str	r2, [sp, #36]	; 0x24
 80324e0:	f89a 3000 	ldrb.w	r3, [sl]
 80324e4:	2b00      	cmp	r3, #0
 80324e6:	f000 80a2 	beq.w	803262e <_vfiprintf_r+0x20e>
 80324ea:	2300      	movs	r3, #0
 80324ec:	f04f 32ff 	mov.w	r2, #4294967295
 80324f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80324f4:	f10a 0a01 	add.w	sl, sl, #1
 80324f8:	9304      	str	r3, [sp, #16]
 80324fa:	9307      	str	r3, [sp, #28]
 80324fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8032500:	931a      	str	r3, [sp, #104]	; 0x68
 8032502:	4654      	mov	r4, sl
 8032504:	2205      	movs	r2, #5
 8032506:	f814 1b01 	ldrb.w	r1, [r4], #1
 803250a:	4858      	ldr	r0, [pc, #352]	; (803266c <_vfiprintf_r+0x24c>)
 803250c:	f7cd fe60 	bl	80001d0 <memchr>
 8032510:	9a04      	ldr	r2, [sp, #16]
 8032512:	b9d8      	cbnz	r0, 803254c <_vfiprintf_r+0x12c>
 8032514:	06d1      	lsls	r1, r2, #27
 8032516:	bf44      	itt	mi
 8032518:	2320      	movmi	r3, #32
 803251a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 803251e:	0713      	lsls	r3, r2, #28
 8032520:	bf44      	itt	mi
 8032522:	232b      	movmi	r3, #43	; 0x2b
 8032524:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8032528:	f89a 3000 	ldrb.w	r3, [sl]
 803252c:	2b2a      	cmp	r3, #42	; 0x2a
 803252e:	d015      	beq.n	803255c <_vfiprintf_r+0x13c>
 8032530:	9a07      	ldr	r2, [sp, #28]
 8032532:	4654      	mov	r4, sl
 8032534:	2000      	movs	r0, #0
 8032536:	f04f 0c0a 	mov.w	ip, #10
 803253a:	4621      	mov	r1, r4
 803253c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8032540:	3b30      	subs	r3, #48	; 0x30
 8032542:	2b09      	cmp	r3, #9
 8032544:	d94e      	bls.n	80325e4 <_vfiprintf_r+0x1c4>
 8032546:	b1b0      	cbz	r0, 8032576 <_vfiprintf_r+0x156>
 8032548:	9207      	str	r2, [sp, #28]
 803254a:	e014      	b.n	8032576 <_vfiprintf_r+0x156>
 803254c:	eba0 0308 	sub.w	r3, r0, r8
 8032550:	fa09 f303 	lsl.w	r3, r9, r3
 8032554:	4313      	orrs	r3, r2
 8032556:	9304      	str	r3, [sp, #16]
 8032558:	46a2      	mov	sl, r4
 803255a:	e7d2      	b.n	8032502 <_vfiprintf_r+0xe2>
 803255c:	9b03      	ldr	r3, [sp, #12]
 803255e:	1d19      	adds	r1, r3, #4
 8032560:	681b      	ldr	r3, [r3, #0]
 8032562:	9103      	str	r1, [sp, #12]
 8032564:	2b00      	cmp	r3, #0
 8032566:	bfbb      	ittet	lt
 8032568:	425b      	neglt	r3, r3
 803256a:	f042 0202 	orrlt.w	r2, r2, #2
 803256e:	9307      	strge	r3, [sp, #28]
 8032570:	9307      	strlt	r3, [sp, #28]
 8032572:	bfb8      	it	lt
 8032574:	9204      	strlt	r2, [sp, #16]
 8032576:	7823      	ldrb	r3, [r4, #0]
 8032578:	2b2e      	cmp	r3, #46	; 0x2e
 803257a:	d10c      	bne.n	8032596 <_vfiprintf_r+0x176>
 803257c:	7863      	ldrb	r3, [r4, #1]
 803257e:	2b2a      	cmp	r3, #42	; 0x2a
 8032580:	d135      	bne.n	80325ee <_vfiprintf_r+0x1ce>
 8032582:	9b03      	ldr	r3, [sp, #12]
 8032584:	1d1a      	adds	r2, r3, #4
 8032586:	681b      	ldr	r3, [r3, #0]
 8032588:	9203      	str	r2, [sp, #12]
 803258a:	2b00      	cmp	r3, #0
 803258c:	bfb8      	it	lt
 803258e:	f04f 33ff 	movlt.w	r3, #4294967295
 8032592:	3402      	adds	r4, #2
 8032594:	9305      	str	r3, [sp, #20]
 8032596:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 803267c <_vfiprintf_r+0x25c>
 803259a:	7821      	ldrb	r1, [r4, #0]
 803259c:	2203      	movs	r2, #3
 803259e:	4650      	mov	r0, sl
 80325a0:	f7cd fe16 	bl	80001d0 <memchr>
 80325a4:	b140      	cbz	r0, 80325b8 <_vfiprintf_r+0x198>
 80325a6:	2340      	movs	r3, #64	; 0x40
 80325a8:	eba0 000a 	sub.w	r0, r0, sl
 80325ac:	fa03 f000 	lsl.w	r0, r3, r0
 80325b0:	9b04      	ldr	r3, [sp, #16]
 80325b2:	4303      	orrs	r3, r0
 80325b4:	3401      	adds	r4, #1
 80325b6:	9304      	str	r3, [sp, #16]
 80325b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80325bc:	482c      	ldr	r0, [pc, #176]	; (8032670 <_vfiprintf_r+0x250>)
 80325be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80325c2:	2206      	movs	r2, #6
 80325c4:	f7cd fe04 	bl	80001d0 <memchr>
 80325c8:	2800      	cmp	r0, #0
 80325ca:	d03f      	beq.n	803264c <_vfiprintf_r+0x22c>
 80325cc:	4b29      	ldr	r3, [pc, #164]	; (8032674 <_vfiprintf_r+0x254>)
 80325ce:	bb1b      	cbnz	r3, 8032618 <_vfiprintf_r+0x1f8>
 80325d0:	9b03      	ldr	r3, [sp, #12]
 80325d2:	3307      	adds	r3, #7
 80325d4:	f023 0307 	bic.w	r3, r3, #7
 80325d8:	3308      	adds	r3, #8
 80325da:	9303      	str	r3, [sp, #12]
 80325dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80325de:	443b      	add	r3, r7
 80325e0:	9309      	str	r3, [sp, #36]	; 0x24
 80325e2:	e767      	b.n	80324b4 <_vfiprintf_r+0x94>
 80325e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80325e8:	460c      	mov	r4, r1
 80325ea:	2001      	movs	r0, #1
 80325ec:	e7a5      	b.n	803253a <_vfiprintf_r+0x11a>
 80325ee:	2300      	movs	r3, #0
 80325f0:	3401      	adds	r4, #1
 80325f2:	9305      	str	r3, [sp, #20]
 80325f4:	4619      	mov	r1, r3
 80325f6:	f04f 0c0a 	mov.w	ip, #10
 80325fa:	4620      	mov	r0, r4
 80325fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8032600:	3a30      	subs	r2, #48	; 0x30
 8032602:	2a09      	cmp	r2, #9
 8032604:	d903      	bls.n	803260e <_vfiprintf_r+0x1ee>
 8032606:	2b00      	cmp	r3, #0
 8032608:	d0c5      	beq.n	8032596 <_vfiprintf_r+0x176>
 803260a:	9105      	str	r1, [sp, #20]
 803260c:	e7c3      	b.n	8032596 <_vfiprintf_r+0x176>
 803260e:	fb0c 2101 	mla	r1, ip, r1, r2
 8032612:	4604      	mov	r4, r0
 8032614:	2301      	movs	r3, #1
 8032616:	e7f0      	b.n	80325fa <_vfiprintf_r+0x1da>
 8032618:	ab03      	add	r3, sp, #12
 803261a:	9300      	str	r3, [sp, #0]
 803261c:	462a      	mov	r2, r5
 803261e:	4b16      	ldr	r3, [pc, #88]	; (8032678 <_vfiprintf_r+0x258>)
 8032620:	a904      	add	r1, sp, #16
 8032622:	4630      	mov	r0, r6
 8032624:	f3af 8000 	nop.w
 8032628:	4607      	mov	r7, r0
 803262a:	1c78      	adds	r0, r7, #1
 803262c:	d1d6      	bne.n	80325dc <_vfiprintf_r+0x1bc>
 803262e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8032630:	07d9      	lsls	r1, r3, #31
 8032632:	d405      	bmi.n	8032640 <_vfiprintf_r+0x220>
 8032634:	89ab      	ldrh	r3, [r5, #12]
 8032636:	059a      	lsls	r2, r3, #22
 8032638:	d402      	bmi.n	8032640 <_vfiprintf_r+0x220>
 803263a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 803263c:	f7ff fd8e 	bl	803215c <__retarget_lock_release_recursive>
 8032640:	89ab      	ldrh	r3, [r5, #12]
 8032642:	065b      	lsls	r3, r3, #25
 8032644:	f53f af12 	bmi.w	803246c <_vfiprintf_r+0x4c>
 8032648:	9809      	ldr	r0, [sp, #36]	; 0x24
 803264a:	e711      	b.n	8032470 <_vfiprintf_r+0x50>
 803264c:	ab03      	add	r3, sp, #12
 803264e:	9300      	str	r3, [sp, #0]
 8032650:	462a      	mov	r2, r5
 8032652:	4b09      	ldr	r3, [pc, #36]	; (8032678 <_vfiprintf_r+0x258>)
 8032654:	a904      	add	r1, sp, #16
 8032656:	4630      	mov	r0, r6
 8032658:	f000 f880 	bl	803275c <_printf_i>
 803265c:	e7e4      	b.n	8032628 <_vfiprintf_r+0x208>
 803265e:	bf00      	nop
 8032660:	08038254 	.word	0x08038254
 8032664:	08038274 	.word	0x08038274
 8032668:	08038234 	.word	0x08038234
 803266c:	08038200 	.word	0x08038200
 8032670:	0803820a 	.word	0x0803820a
 8032674:	00000000 	.word	0x00000000
 8032678:	080323fb 	.word	0x080323fb
 803267c:	08038206 	.word	0x08038206

08032680 <_printf_common>:
 8032680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8032684:	4616      	mov	r6, r2
 8032686:	4699      	mov	r9, r3
 8032688:	688a      	ldr	r2, [r1, #8]
 803268a:	690b      	ldr	r3, [r1, #16]
 803268c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8032690:	4293      	cmp	r3, r2
 8032692:	bfb8      	it	lt
 8032694:	4613      	movlt	r3, r2
 8032696:	6033      	str	r3, [r6, #0]
 8032698:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 803269c:	4607      	mov	r7, r0
 803269e:	460c      	mov	r4, r1
 80326a0:	b10a      	cbz	r2, 80326a6 <_printf_common+0x26>
 80326a2:	3301      	adds	r3, #1
 80326a4:	6033      	str	r3, [r6, #0]
 80326a6:	6823      	ldr	r3, [r4, #0]
 80326a8:	0699      	lsls	r1, r3, #26
 80326aa:	bf42      	ittt	mi
 80326ac:	6833      	ldrmi	r3, [r6, #0]
 80326ae:	3302      	addmi	r3, #2
 80326b0:	6033      	strmi	r3, [r6, #0]
 80326b2:	6825      	ldr	r5, [r4, #0]
 80326b4:	f015 0506 	ands.w	r5, r5, #6
 80326b8:	d106      	bne.n	80326c8 <_printf_common+0x48>
 80326ba:	f104 0a19 	add.w	sl, r4, #25
 80326be:	68e3      	ldr	r3, [r4, #12]
 80326c0:	6832      	ldr	r2, [r6, #0]
 80326c2:	1a9b      	subs	r3, r3, r2
 80326c4:	42ab      	cmp	r3, r5
 80326c6:	dc26      	bgt.n	8032716 <_printf_common+0x96>
 80326c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80326cc:	1e13      	subs	r3, r2, #0
 80326ce:	6822      	ldr	r2, [r4, #0]
 80326d0:	bf18      	it	ne
 80326d2:	2301      	movne	r3, #1
 80326d4:	0692      	lsls	r2, r2, #26
 80326d6:	d42b      	bmi.n	8032730 <_printf_common+0xb0>
 80326d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80326dc:	4649      	mov	r1, r9
 80326de:	4638      	mov	r0, r7
 80326e0:	47c0      	blx	r8
 80326e2:	3001      	adds	r0, #1
 80326e4:	d01e      	beq.n	8032724 <_printf_common+0xa4>
 80326e6:	6823      	ldr	r3, [r4, #0]
 80326e8:	68e5      	ldr	r5, [r4, #12]
 80326ea:	6832      	ldr	r2, [r6, #0]
 80326ec:	f003 0306 	and.w	r3, r3, #6
 80326f0:	2b04      	cmp	r3, #4
 80326f2:	bf08      	it	eq
 80326f4:	1aad      	subeq	r5, r5, r2
 80326f6:	68a3      	ldr	r3, [r4, #8]
 80326f8:	6922      	ldr	r2, [r4, #16]
 80326fa:	bf0c      	ite	eq
 80326fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8032700:	2500      	movne	r5, #0
 8032702:	4293      	cmp	r3, r2
 8032704:	bfc4      	itt	gt
 8032706:	1a9b      	subgt	r3, r3, r2
 8032708:	18ed      	addgt	r5, r5, r3
 803270a:	2600      	movs	r6, #0
 803270c:	341a      	adds	r4, #26
 803270e:	42b5      	cmp	r5, r6
 8032710:	d11a      	bne.n	8032748 <_printf_common+0xc8>
 8032712:	2000      	movs	r0, #0
 8032714:	e008      	b.n	8032728 <_printf_common+0xa8>
 8032716:	2301      	movs	r3, #1
 8032718:	4652      	mov	r2, sl
 803271a:	4649      	mov	r1, r9
 803271c:	4638      	mov	r0, r7
 803271e:	47c0      	blx	r8
 8032720:	3001      	adds	r0, #1
 8032722:	d103      	bne.n	803272c <_printf_common+0xac>
 8032724:	f04f 30ff 	mov.w	r0, #4294967295
 8032728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 803272c:	3501      	adds	r5, #1
 803272e:	e7c6      	b.n	80326be <_printf_common+0x3e>
 8032730:	18e1      	adds	r1, r4, r3
 8032732:	1c5a      	adds	r2, r3, #1
 8032734:	2030      	movs	r0, #48	; 0x30
 8032736:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 803273a:	4422      	add	r2, r4
 803273c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8032740:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8032744:	3302      	adds	r3, #2
 8032746:	e7c7      	b.n	80326d8 <_printf_common+0x58>
 8032748:	2301      	movs	r3, #1
 803274a:	4622      	mov	r2, r4
 803274c:	4649      	mov	r1, r9
 803274e:	4638      	mov	r0, r7
 8032750:	47c0      	blx	r8
 8032752:	3001      	adds	r0, #1
 8032754:	d0e6      	beq.n	8032724 <_printf_common+0xa4>
 8032756:	3601      	adds	r6, #1
 8032758:	e7d9      	b.n	803270e <_printf_common+0x8e>
	...

0803275c <_printf_i>:
 803275c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8032760:	7e0f      	ldrb	r7, [r1, #24]
 8032762:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8032764:	2f78      	cmp	r7, #120	; 0x78
 8032766:	4691      	mov	r9, r2
 8032768:	4680      	mov	r8, r0
 803276a:	460c      	mov	r4, r1
 803276c:	469a      	mov	sl, r3
 803276e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8032772:	d807      	bhi.n	8032784 <_printf_i+0x28>
 8032774:	2f62      	cmp	r7, #98	; 0x62
 8032776:	d80a      	bhi.n	803278e <_printf_i+0x32>
 8032778:	2f00      	cmp	r7, #0
 803277a:	f000 80d8 	beq.w	803292e <_printf_i+0x1d2>
 803277e:	2f58      	cmp	r7, #88	; 0x58
 8032780:	f000 80a3 	beq.w	80328ca <_printf_i+0x16e>
 8032784:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8032788:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 803278c:	e03a      	b.n	8032804 <_printf_i+0xa8>
 803278e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8032792:	2b15      	cmp	r3, #21
 8032794:	d8f6      	bhi.n	8032784 <_printf_i+0x28>
 8032796:	a101      	add	r1, pc, #4	; (adr r1, 803279c <_printf_i+0x40>)
 8032798:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 803279c:	080327f5 	.word	0x080327f5
 80327a0:	08032809 	.word	0x08032809
 80327a4:	08032785 	.word	0x08032785
 80327a8:	08032785 	.word	0x08032785
 80327ac:	08032785 	.word	0x08032785
 80327b0:	08032785 	.word	0x08032785
 80327b4:	08032809 	.word	0x08032809
 80327b8:	08032785 	.word	0x08032785
 80327bc:	08032785 	.word	0x08032785
 80327c0:	08032785 	.word	0x08032785
 80327c4:	08032785 	.word	0x08032785
 80327c8:	08032915 	.word	0x08032915
 80327cc:	08032839 	.word	0x08032839
 80327d0:	080328f7 	.word	0x080328f7
 80327d4:	08032785 	.word	0x08032785
 80327d8:	08032785 	.word	0x08032785
 80327dc:	08032937 	.word	0x08032937
 80327e0:	08032785 	.word	0x08032785
 80327e4:	08032839 	.word	0x08032839
 80327e8:	08032785 	.word	0x08032785
 80327ec:	08032785 	.word	0x08032785
 80327f0:	080328ff 	.word	0x080328ff
 80327f4:	682b      	ldr	r3, [r5, #0]
 80327f6:	1d1a      	adds	r2, r3, #4
 80327f8:	681b      	ldr	r3, [r3, #0]
 80327fa:	602a      	str	r2, [r5, #0]
 80327fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8032800:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8032804:	2301      	movs	r3, #1
 8032806:	e0a3      	b.n	8032950 <_printf_i+0x1f4>
 8032808:	6820      	ldr	r0, [r4, #0]
 803280a:	6829      	ldr	r1, [r5, #0]
 803280c:	0606      	lsls	r6, r0, #24
 803280e:	f101 0304 	add.w	r3, r1, #4
 8032812:	d50a      	bpl.n	803282a <_printf_i+0xce>
 8032814:	680e      	ldr	r6, [r1, #0]
 8032816:	602b      	str	r3, [r5, #0]
 8032818:	2e00      	cmp	r6, #0
 803281a:	da03      	bge.n	8032824 <_printf_i+0xc8>
 803281c:	232d      	movs	r3, #45	; 0x2d
 803281e:	4276      	negs	r6, r6
 8032820:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8032824:	485e      	ldr	r0, [pc, #376]	; (80329a0 <_printf_i+0x244>)
 8032826:	230a      	movs	r3, #10
 8032828:	e019      	b.n	803285e <_printf_i+0x102>
 803282a:	680e      	ldr	r6, [r1, #0]
 803282c:	602b      	str	r3, [r5, #0]
 803282e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8032832:	bf18      	it	ne
 8032834:	b236      	sxthne	r6, r6
 8032836:	e7ef      	b.n	8032818 <_printf_i+0xbc>
 8032838:	682b      	ldr	r3, [r5, #0]
 803283a:	6820      	ldr	r0, [r4, #0]
 803283c:	1d19      	adds	r1, r3, #4
 803283e:	6029      	str	r1, [r5, #0]
 8032840:	0601      	lsls	r1, r0, #24
 8032842:	d501      	bpl.n	8032848 <_printf_i+0xec>
 8032844:	681e      	ldr	r6, [r3, #0]
 8032846:	e002      	b.n	803284e <_printf_i+0xf2>
 8032848:	0646      	lsls	r6, r0, #25
 803284a:	d5fb      	bpl.n	8032844 <_printf_i+0xe8>
 803284c:	881e      	ldrh	r6, [r3, #0]
 803284e:	4854      	ldr	r0, [pc, #336]	; (80329a0 <_printf_i+0x244>)
 8032850:	2f6f      	cmp	r7, #111	; 0x6f
 8032852:	bf0c      	ite	eq
 8032854:	2308      	moveq	r3, #8
 8032856:	230a      	movne	r3, #10
 8032858:	2100      	movs	r1, #0
 803285a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 803285e:	6865      	ldr	r5, [r4, #4]
 8032860:	60a5      	str	r5, [r4, #8]
 8032862:	2d00      	cmp	r5, #0
 8032864:	bfa2      	ittt	ge
 8032866:	6821      	ldrge	r1, [r4, #0]
 8032868:	f021 0104 	bicge.w	r1, r1, #4
 803286c:	6021      	strge	r1, [r4, #0]
 803286e:	b90e      	cbnz	r6, 8032874 <_printf_i+0x118>
 8032870:	2d00      	cmp	r5, #0
 8032872:	d04d      	beq.n	8032910 <_printf_i+0x1b4>
 8032874:	4615      	mov	r5, r2
 8032876:	fbb6 f1f3 	udiv	r1, r6, r3
 803287a:	fb03 6711 	mls	r7, r3, r1, r6
 803287e:	5dc7      	ldrb	r7, [r0, r7]
 8032880:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8032884:	4637      	mov	r7, r6
 8032886:	42bb      	cmp	r3, r7
 8032888:	460e      	mov	r6, r1
 803288a:	d9f4      	bls.n	8032876 <_printf_i+0x11a>
 803288c:	2b08      	cmp	r3, #8
 803288e:	d10b      	bne.n	80328a8 <_printf_i+0x14c>
 8032890:	6823      	ldr	r3, [r4, #0]
 8032892:	07de      	lsls	r6, r3, #31
 8032894:	d508      	bpl.n	80328a8 <_printf_i+0x14c>
 8032896:	6923      	ldr	r3, [r4, #16]
 8032898:	6861      	ldr	r1, [r4, #4]
 803289a:	4299      	cmp	r1, r3
 803289c:	bfde      	ittt	le
 803289e:	2330      	movle	r3, #48	; 0x30
 80328a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80328a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80328a8:	1b52      	subs	r2, r2, r5
 80328aa:	6122      	str	r2, [r4, #16]
 80328ac:	f8cd a000 	str.w	sl, [sp]
 80328b0:	464b      	mov	r3, r9
 80328b2:	aa03      	add	r2, sp, #12
 80328b4:	4621      	mov	r1, r4
 80328b6:	4640      	mov	r0, r8
 80328b8:	f7ff fee2 	bl	8032680 <_printf_common>
 80328bc:	3001      	adds	r0, #1
 80328be:	d14c      	bne.n	803295a <_printf_i+0x1fe>
 80328c0:	f04f 30ff 	mov.w	r0, #4294967295
 80328c4:	b004      	add	sp, #16
 80328c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80328ca:	4835      	ldr	r0, [pc, #212]	; (80329a0 <_printf_i+0x244>)
 80328cc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80328d0:	6829      	ldr	r1, [r5, #0]
 80328d2:	6823      	ldr	r3, [r4, #0]
 80328d4:	f851 6b04 	ldr.w	r6, [r1], #4
 80328d8:	6029      	str	r1, [r5, #0]
 80328da:	061d      	lsls	r5, r3, #24
 80328dc:	d514      	bpl.n	8032908 <_printf_i+0x1ac>
 80328de:	07df      	lsls	r7, r3, #31
 80328e0:	bf44      	itt	mi
 80328e2:	f043 0320 	orrmi.w	r3, r3, #32
 80328e6:	6023      	strmi	r3, [r4, #0]
 80328e8:	b91e      	cbnz	r6, 80328f2 <_printf_i+0x196>
 80328ea:	6823      	ldr	r3, [r4, #0]
 80328ec:	f023 0320 	bic.w	r3, r3, #32
 80328f0:	6023      	str	r3, [r4, #0]
 80328f2:	2310      	movs	r3, #16
 80328f4:	e7b0      	b.n	8032858 <_printf_i+0xfc>
 80328f6:	6823      	ldr	r3, [r4, #0]
 80328f8:	f043 0320 	orr.w	r3, r3, #32
 80328fc:	6023      	str	r3, [r4, #0]
 80328fe:	2378      	movs	r3, #120	; 0x78
 8032900:	4828      	ldr	r0, [pc, #160]	; (80329a4 <_printf_i+0x248>)
 8032902:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8032906:	e7e3      	b.n	80328d0 <_printf_i+0x174>
 8032908:	0659      	lsls	r1, r3, #25
 803290a:	bf48      	it	mi
 803290c:	b2b6      	uxthmi	r6, r6
 803290e:	e7e6      	b.n	80328de <_printf_i+0x182>
 8032910:	4615      	mov	r5, r2
 8032912:	e7bb      	b.n	803288c <_printf_i+0x130>
 8032914:	682b      	ldr	r3, [r5, #0]
 8032916:	6826      	ldr	r6, [r4, #0]
 8032918:	6961      	ldr	r1, [r4, #20]
 803291a:	1d18      	adds	r0, r3, #4
 803291c:	6028      	str	r0, [r5, #0]
 803291e:	0635      	lsls	r5, r6, #24
 8032920:	681b      	ldr	r3, [r3, #0]
 8032922:	d501      	bpl.n	8032928 <_printf_i+0x1cc>
 8032924:	6019      	str	r1, [r3, #0]
 8032926:	e002      	b.n	803292e <_printf_i+0x1d2>
 8032928:	0670      	lsls	r0, r6, #25
 803292a:	d5fb      	bpl.n	8032924 <_printf_i+0x1c8>
 803292c:	8019      	strh	r1, [r3, #0]
 803292e:	2300      	movs	r3, #0
 8032930:	6123      	str	r3, [r4, #16]
 8032932:	4615      	mov	r5, r2
 8032934:	e7ba      	b.n	80328ac <_printf_i+0x150>
 8032936:	682b      	ldr	r3, [r5, #0]
 8032938:	1d1a      	adds	r2, r3, #4
 803293a:	602a      	str	r2, [r5, #0]
 803293c:	681d      	ldr	r5, [r3, #0]
 803293e:	6862      	ldr	r2, [r4, #4]
 8032940:	2100      	movs	r1, #0
 8032942:	4628      	mov	r0, r5
 8032944:	f7cd fc44 	bl	80001d0 <memchr>
 8032948:	b108      	cbz	r0, 803294e <_printf_i+0x1f2>
 803294a:	1b40      	subs	r0, r0, r5
 803294c:	6060      	str	r0, [r4, #4]
 803294e:	6863      	ldr	r3, [r4, #4]
 8032950:	6123      	str	r3, [r4, #16]
 8032952:	2300      	movs	r3, #0
 8032954:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8032958:	e7a8      	b.n	80328ac <_printf_i+0x150>
 803295a:	6923      	ldr	r3, [r4, #16]
 803295c:	462a      	mov	r2, r5
 803295e:	4649      	mov	r1, r9
 8032960:	4640      	mov	r0, r8
 8032962:	47d0      	blx	sl
 8032964:	3001      	adds	r0, #1
 8032966:	d0ab      	beq.n	80328c0 <_printf_i+0x164>
 8032968:	6823      	ldr	r3, [r4, #0]
 803296a:	079b      	lsls	r3, r3, #30
 803296c:	d413      	bmi.n	8032996 <_printf_i+0x23a>
 803296e:	68e0      	ldr	r0, [r4, #12]
 8032970:	9b03      	ldr	r3, [sp, #12]
 8032972:	4298      	cmp	r0, r3
 8032974:	bfb8      	it	lt
 8032976:	4618      	movlt	r0, r3
 8032978:	e7a4      	b.n	80328c4 <_printf_i+0x168>
 803297a:	2301      	movs	r3, #1
 803297c:	4632      	mov	r2, r6
 803297e:	4649      	mov	r1, r9
 8032980:	4640      	mov	r0, r8
 8032982:	47d0      	blx	sl
 8032984:	3001      	adds	r0, #1
 8032986:	d09b      	beq.n	80328c0 <_printf_i+0x164>
 8032988:	3501      	adds	r5, #1
 803298a:	68e3      	ldr	r3, [r4, #12]
 803298c:	9903      	ldr	r1, [sp, #12]
 803298e:	1a5b      	subs	r3, r3, r1
 8032990:	42ab      	cmp	r3, r5
 8032992:	dcf2      	bgt.n	803297a <_printf_i+0x21e>
 8032994:	e7eb      	b.n	803296e <_printf_i+0x212>
 8032996:	2500      	movs	r5, #0
 8032998:	f104 0619 	add.w	r6, r4, #25
 803299c:	e7f5      	b.n	803298a <_printf_i+0x22e>
 803299e:	bf00      	nop
 80329a0:	08038211 	.word	0x08038211
 80329a4:	08038222 	.word	0x08038222

080329a8 <_sbrk_r>:
 80329a8:	b538      	push	{r3, r4, r5, lr}
 80329aa:	4d06      	ldr	r5, [pc, #24]	; (80329c4 <_sbrk_r+0x1c>)
 80329ac:	2300      	movs	r3, #0
 80329ae:	4604      	mov	r4, r0
 80329b0:	4608      	mov	r0, r1
 80329b2:	602b      	str	r3, [r5, #0]
 80329b4:	f7d4 fee2 	bl	800777c <_sbrk>
 80329b8:	1c43      	adds	r3, r0, #1
 80329ba:	d102      	bne.n	80329c2 <_sbrk_r+0x1a>
 80329bc:	682b      	ldr	r3, [r5, #0]
 80329be:	b103      	cbz	r3, 80329c2 <_sbrk_r+0x1a>
 80329c0:	6023      	str	r3, [r4, #0]
 80329c2:	bd38      	pop	{r3, r4, r5, pc}
 80329c4:	20002278 	.word	0x20002278

080329c8 <_raise_r>:
 80329c8:	291f      	cmp	r1, #31
 80329ca:	b538      	push	{r3, r4, r5, lr}
 80329cc:	4604      	mov	r4, r0
 80329ce:	460d      	mov	r5, r1
 80329d0:	d904      	bls.n	80329dc <_raise_r+0x14>
 80329d2:	2316      	movs	r3, #22
 80329d4:	6003      	str	r3, [r0, #0]
 80329d6:	f04f 30ff 	mov.w	r0, #4294967295
 80329da:	bd38      	pop	{r3, r4, r5, pc}
 80329dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80329de:	b112      	cbz	r2, 80329e6 <_raise_r+0x1e>
 80329e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80329e4:	b94b      	cbnz	r3, 80329fa <_raise_r+0x32>
 80329e6:	4620      	mov	r0, r4
 80329e8:	f000 f830 	bl	8032a4c <_getpid_r>
 80329ec:	462a      	mov	r2, r5
 80329ee:	4601      	mov	r1, r0
 80329f0:	4620      	mov	r0, r4
 80329f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80329f6:	f000 b817 	b.w	8032a28 <_kill_r>
 80329fa:	2b01      	cmp	r3, #1
 80329fc:	d00a      	beq.n	8032a14 <_raise_r+0x4c>
 80329fe:	1c59      	adds	r1, r3, #1
 8032a00:	d103      	bne.n	8032a0a <_raise_r+0x42>
 8032a02:	2316      	movs	r3, #22
 8032a04:	6003      	str	r3, [r0, #0]
 8032a06:	2001      	movs	r0, #1
 8032a08:	e7e7      	b.n	80329da <_raise_r+0x12>
 8032a0a:	2400      	movs	r4, #0
 8032a0c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8032a10:	4628      	mov	r0, r5
 8032a12:	4798      	blx	r3
 8032a14:	2000      	movs	r0, #0
 8032a16:	e7e0      	b.n	80329da <_raise_r+0x12>

08032a18 <raise>:
 8032a18:	4b02      	ldr	r3, [pc, #8]	; (8032a24 <raise+0xc>)
 8032a1a:	4601      	mov	r1, r0
 8032a1c:	6818      	ldr	r0, [r3, #0]
 8032a1e:	f7ff bfd3 	b.w	80329c8 <_raise_r>
 8032a22:	bf00      	nop
 8032a24:	2000046c 	.word	0x2000046c

08032a28 <_kill_r>:
 8032a28:	b538      	push	{r3, r4, r5, lr}
 8032a2a:	4d07      	ldr	r5, [pc, #28]	; (8032a48 <_kill_r+0x20>)
 8032a2c:	2300      	movs	r3, #0
 8032a2e:	4604      	mov	r4, r0
 8032a30:	4608      	mov	r0, r1
 8032a32:	4611      	mov	r1, r2
 8032a34:	602b      	str	r3, [r5, #0]
 8032a36:	f7d4 fe19 	bl	800766c <_kill>
 8032a3a:	1c43      	adds	r3, r0, #1
 8032a3c:	d102      	bne.n	8032a44 <_kill_r+0x1c>
 8032a3e:	682b      	ldr	r3, [r5, #0]
 8032a40:	b103      	cbz	r3, 8032a44 <_kill_r+0x1c>
 8032a42:	6023      	str	r3, [r4, #0]
 8032a44:	bd38      	pop	{r3, r4, r5, pc}
 8032a46:	bf00      	nop
 8032a48:	20002278 	.word	0x20002278

08032a4c <_getpid_r>:
 8032a4c:	f7d4 be06 	b.w	800765c <_getpid>

08032a50 <_vsiprintf_r>:
 8032a50:	b500      	push	{lr}
 8032a52:	b09b      	sub	sp, #108	; 0x6c
 8032a54:	9100      	str	r1, [sp, #0]
 8032a56:	9104      	str	r1, [sp, #16]
 8032a58:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8032a5c:	9105      	str	r1, [sp, #20]
 8032a5e:	9102      	str	r1, [sp, #8]
 8032a60:	4905      	ldr	r1, [pc, #20]	; (8032a78 <_vsiprintf_r+0x28>)
 8032a62:	9103      	str	r1, [sp, #12]
 8032a64:	4669      	mov	r1, sp
 8032a66:	f000 fb85 	bl	8033174 <_svfiprintf_r>
 8032a6a:	9b00      	ldr	r3, [sp, #0]
 8032a6c:	2200      	movs	r2, #0
 8032a6e:	701a      	strb	r2, [r3, #0]
 8032a70:	b01b      	add	sp, #108	; 0x6c
 8032a72:	f85d fb04 	ldr.w	pc, [sp], #4
 8032a76:	bf00      	nop
 8032a78:	ffff0208 	.word	0xffff0208

08032a7c <vsiprintf>:
 8032a7c:	4613      	mov	r3, r2
 8032a7e:	460a      	mov	r2, r1
 8032a80:	4601      	mov	r1, r0
 8032a82:	4802      	ldr	r0, [pc, #8]	; (8032a8c <vsiprintf+0x10>)
 8032a84:	6800      	ldr	r0, [r0, #0]
 8032a86:	f7ff bfe3 	b.w	8032a50 <_vsiprintf_r>
 8032a8a:	bf00      	nop
 8032a8c:	2000046c 	.word	0x2000046c

08032a90 <__swbuf_r>:
 8032a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8032a92:	460e      	mov	r6, r1
 8032a94:	4614      	mov	r4, r2
 8032a96:	4605      	mov	r5, r0
 8032a98:	b118      	cbz	r0, 8032aa2 <__swbuf_r+0x12>
 8032a9a:	6983      	ldr	r3, [r0, #24]
 8032a9c:	b90b      	cbnz	r3, 8032aa2 <__swbuf_r+0x12>
 8032a9e:	f000 f9d1 	bl	8032e44 <__sinit>
 8032aa2:	4b21      	ldr	r3, [pc, #132]	; (8032b28 <__swbuf_r+0x98>)
 8032aa4:	429c      	cmp	r4, r3
 8032aa6:	d12b      	bne.n	8032b00 <__swbuf_r+0x70>
 8032aa8:	686c      	ldr	r4, [r5, #4]
 8032aaa:	69a3      	ldr	r3, [r4, #24]
 8032aac:	60a3      	str	r3, [r4, #8]
 8032aae:	89a3      	ldrh	r3, [r4, #12]
 8032ab0:	071a      	lsls	r2, r3, #28
 8032ab2:	d52f      	bpl.n	8032b14 <__swbuf_r+0x84>
 8032ab4:	6923      	ldr	r3, [r4, #16]
 8032ab6:	b36b      	cbz	r3, 8032b14 <__swbuf_r+0x84>
 8032ab8:	6923      	ldr	r3, [r4, #16]
 8032aba:	6820      	ldr	r0, [r4, #0]
 8032abc:	1ac0      	subs	r0, r0, r3
 8032abe:	6963      	ldr	r3, [r4, #20]
 8032ac0:	b2f6      	uxtb	r6, r6
 8032ac2:	4283      	cmp	r3, r0
 8032ac4:	4637      	mov	r7, r6
 8032ac6:	dc04      	bgt.n	8032ad2 <__swbuf_r+0x42>
 8032ac8:	4621      	mov	r1, r4
 8032aca:	4628      	mov	r0, r5
 8032acc:	f000 f926 	bl	8032d1c <_fflush_r>
 8032ad0:	bb30      	cbnz	r0, 8032b20 <__swbuf_r+0x90>
 8032ad2:	68a3      	ldr	r3, [r4, #8]
 8032ad4:	3b01      	subs	r3, #1
 8032ad6:	60a3      	str	r3, [r4, #8]
 8032ad8:	6823      	ldr	r3, [r4, #0]
 8032ada:	1c5a      	adds	r2, r3, #1
 8032adc:	6022      	str	r2, [r4, #0]
 8032ade:	701e      	strb	r6, [r3, #0]
 8032ae0:	6963      	ldr	r3, [r4, #20]
 8032ae2:	3001      	adds	r0, #1
 8032ae4:	4283      	cmp	r3, r0
 8032ae6:	d004      	beq.n	8032af2 <__swbuf_r+0x62>
 8032ae8:	89a3      	ldrh	r3, [r4, #12]
 8032aea:	07db      	lsls	r3, r3, #31
 8032aec:	d506      	bpl.n	8032afc <__swbuf_r+0x6c>
 8032aee:	2e0a      	cmp	r6, #10
 8032af0:	d104      	bne.n	8032afc <__swbuf_r+0x6c>
 8032af2:	4621      	mov	r1, r4
 8032af4:	4628      	mov	r0, r5
 8032af6:	f000 f911 	bl	8032d1c <_fflush_r>
 8032afa:	b988      	cbnz	r0, 8032b20 <__swbuf_r+0x90>
 8032afc:	4638      	mov	r0, r7
 8032afe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8032b00:	4b0a      	ldr	r3, [pc, #40]	; (8032b2c <__swbuf_r+0x9c>)
 8032b02:	429c      	cmp	r4, r3
 8032b04:	d101      	bne.n	8032b0a <__swbuf_r+0x7a>
 8032b06:	68ac      	ldr	r4, [r5, #8]
 8032b08:	e7cf      	b.n	8032aaa <__swbuf_r+0x1a>
 8032b0a:	4b09      	ldr	r3, [pc, #36]	; (8032b30 <__swbuf_r+0xa0>)
 8032b0c:	429c      	cmp	r4, r3
 8032b0e:	bf08      	it	eq
 8032b10:	68ec      	ldreq	r4, [r5, #12]
 8032b12:	e7ca      	b.n	8032aaa <__swbuf_r+0x1a>
 8032b14:	4621      	mov	r1, r4
 8032b16:	4628      	mov	r0, r5
 8032b18:	f000 f80c 	bl	8032b34 <__swsetup_r>
 8032b1c:	2800      	cmp	r0, #0
 8032b1e:	d0cb      	beq.n	8032ab8 <__swbuf_r+0x28>
 8032b20:	f04f 37ff 	mov.w	r7, #4294967295
 8032b24:	e7ea      	b.n	8032afc <__swbuf_r+0x6c>
 8032b26:	bf00      	nop
 8032b28:	08038254 	.word	0x08038254
 8032b2c:	08038274 	.word	0x08038274
 8032b30:	08038234 	.word	0x08038234

08032b34 <__swsetup_r>:
 8032b34:	4b32      	ldr	r3, [pc, #200]	; (8032c00 <__swsetup_r+0xcc>)
 8032b36:	b570      	push	{r4, r5, r6, lr}
 8032b38:	681d      	ldr	r5, [r3, #0]
 8032b3a:	4606      	mov	r6, r0
 8032b3c:	460c      	mov	r4, r1
 8032b3e:	b125      	cbz	r5, 8032b4a <__swsetup_r+0x16>
 8032b40:	69ab      	ldr	r3, [r5, #24]
 8032b42:	b913      	cbnz	r3, 8032b4a <__swsetup_r+0x16>
 8032b44:	4628      	mov	r0, r5
 8032b46:	f000 f97d 	bl	8032e44 <__sinit>
 8032b4a:	4b2e      	ldr	r3, [pc, #184]	; (8032c04 <__swsetup_r+0xd0>)
 8032b4c:	429c      	cmp	r4, r3
 8032b4e:	d10f      	bne.n	8032b70 <__swsetup_r+0x3c>
 8032b50:	686c      	ldr	r4, [r5, #4]
 8032b52:	89a3      	ldrh	r3, [r4, #12]
 8032b54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8032b58:	0719      	lsls	r1, r3, #28
 8032b5a:	d42c      	bmi.n	8032bb6 <__swsetup_r+0x82>
 8032b5c:	06dd      	lsls	r5, r3, #27
 8032b5e:	d411      	bmi.n	8032b84 <__swsetup_r+0x50>
 8032b60:	2309      	movs	r3, #9
 8032b62:	6033      	str	r3, [r6, #0]
 8032b64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8032b68:	81a3      	strh	r3, [r4, #12]
 8032b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8032b6e:	e03e      	b.n	8032bee <__swsetup_r+0xba>
 8032b70:	4b25      	ldr	r3, [pc, #148]	; (8032c08 <__swsetup_r+0xd4>)
 8032b72:	429c      	cmp	r4, r3
 8032b74:	d101      	bne.n	8032b7a <__swsetup_r+0x46>
 8032b76:	68ac      	ldr	r4, [r5, #8]
 8032b78:	e7eb      	b.n	8032b52 <__swsetup_r+0x1e>
 8032b7a:	4b24      	ldr	r3, [pc, #144]	; (8032c0c <__swsetup_r+0xd8>)
 8032b7c:	429c      	cmp	r4, r3
 8032b7e:	bf08      	it	eq
 8032b80:	68ec      	ldreq	r4, [r5, #12]
 8032b82:	e7e6      	b.n	8032b52 <__swsetup_r+0x1e>
 8032b84:	0758      	lsls	r0, r3, #29
 8032b86:	d512      	bpl.n	8032bae <__swsetup_r+0x7a>
 8032b88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8032b8a:	b141      	cbz	r1, 8032b9e <__swsetup_r+0x6a>
 8032b8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8032b90:	4299      	cmp	r1, r3
 8032b92:	d002      	beq.n	8032b9a <__swsetup_r+0x66>
 8032b94:	4630      	mov	r0, r6
 8032b96:	f7ff fb39 	bl	803220c <_free_r>
 8032b9a:	2300      	movs	r3, #0
 8032b9c:	6363      	str	r3, [r4, #52]	; 0x34
 8032b9e:	89a3      	ldrh	r3, [r4, #12]
 8032ba0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8032ba4:	81a3      	strh	r3, [r4, #12]
 8032ba6:	2300      	movs	r3, #0
 8032ba8:	6063      	str	r3, [r4, #4]
 8032baa:	6923      	ldr	r3, [r4, #16]
 8032bac:	6023      	str	r3, [r4, #0]
 8032bae:	89a3      	ldrh	r3, [r4, #12]
 8032bb0:	f043 0308 	orr.w	r3, r3, #8
 8032bb4:	81a3      	strh	r3, [r4, #12]
 8032bb6:	6923      	ldr	r3, [r4, #16]
 8032bb8:	b94b      	cbnz	r3, 8032bce <__swsetup_r+0x9a>
 8032bba:	89a3      	ldrh	r3, [r4, #12]
 8032bbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8032bc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8032bc4:	d003      	beq.n	8032bce <__swsetup_r+0x9a>
 8032bc6:	4621      	mov	r1, r4
 8032bc8:	4630      	mov	r0, r6
 8032bca:	f000 f9fd 	bl	8032fc8 <__smakebuf_r>
 8032bce:	89a0      	ldrh	r0, [r4, #12]
 8032bd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8032bd4:	f010 0301 	ands.w	r3, r0, #1
 8032bd8:	d00a      	beq.n	8032bf0 <__swsetup_r+0xbc>
 8032bda:	2300      	movs	r3, #0
 8032bdc:	60a3      	str	r3, [r4, #8]
 8032bde:	6963      	ldr	r3, [r4, #20]
 8032be0:	425b      	negs	r3, r3
 8032be2:	61a3      	str	r3, [r4, #24]
 8032be4:	6923      	ldr	r3, [r4, #16]
 8032be6:	b943      	cbnz	r3, 8032bfa <__swsetup_r+0xc6>
 8032be8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8032bec:	d1ba      	bne.n	8032b64 <__swsetup_r+0x30>
 8032bee:	bd70      	pop	{r4, r5, r6, pc}
 8032bf0:	0781      	lsls	r1, r0, #30
 8032bf2:	bf58      	it	pl
 8032bf4:	6963      	ldrpl	r3, [r4, #20]
 8032bf6:	60a3      	str	r3, [r4, #8]
 8032bf8:	e7f4      	b.n	8032be4 <__swsetup_r+0xb0>
 8032bfa:	2000      	movs	r0, #0
 8032bfc:	e7f7      	b.n	8032bee <__swsetup_r+0xba>
 8032bfe:	bf00      	nop
 8032c00:	2000046c 	.word	0x2000046c
 8032c04:	08038254 	.word	0x08038254
 8032c08:	08038274 	.word	0x08038274
 8032c0c:	08038234 	.word	0x08038234

08032c10 <__sflush_r>:
 8032c10:	898a      	ldrh	r2, [r1, #12]
 8032c12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8032c16:	4605      	mov	r5, r0
 8032c18:	0710      	lsls	r0, r2, #28
 8032c1a:	460c      	mov	r4, r1
 8032c1c:	d458      	bmi.n	8032cd0 <__sflush_r+0xc0>
 8032c1e:	684b      	ldr	r3, [r1, #4]
 8032c20:	2b00      	cmp	r3, #0
 8032c22:	dc05      	bgt.n	8032c30 <__sflush_r+0x20>
 8032c24:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8032c26:	2b00      	cmp	r3, #0
 8032c28:	dc02      	bgt.n	8032c30 <__sflush_r+0x20>
 8032c2a:	2000      	movs	r0, #0
 8032c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8032c30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8032c32:	2e00      	cmp	r6, #0
 8032c34:	d0f9      	beq.n	8032c2a <__sflush_r+0x1a>
 8032c36:	2300      	movs	r3, #0
 8032c38:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8032c3c:	682f      	ldr	r7, [r5, #0]
 8032c3e:	602b      	str	r3, [r5, #0]
 8032c40:	d032      	beq.n	8032ca8 <__sflush_r+0x98>
 8032c42:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8032c44:	89a3      	ldrh	r3, [r4, #12]
 8032c46:	075a      	lsls	r2, r3, #29
 8032c48:	d505      	bpl.n	8032c56 <__sflush_r+0x46>
 8032c4a:	6863      	ldr	r3, [r4, #4]
 8032c4c:	1ac0      	subs	r0, r0, r3
 8032c4e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8032c50:	b10b      	cbz	r3, 8032c56 <__sflush_r+0x46>
 8032c52:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8032c54:	1ac0      	subs	r0, r0, r3
 8032c56:	2300      	movs	r3, #0
 8032c58:	4602      	mov	r2, r0
 8032c5a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8032c5c:	6a21      	ldr	r1, [r4, #32]
 8032c5e:	4628      	mov	r0, r5
 8032c60:	47b0      	blx	r6
 8032c62:	1c43      	adds	r3, r0, #1
 8032c64:	89a3      	ldrh	r3, [r4, #12]
 8032c66:	d106      	bne.n	8032c76 <__sflush_r+0x66>
 8032c68:	6829      	ldr	r1, [r5, #0]
 8032c6a:	291d      	cmp	r1, #29
 8032c6c:	d82c      	bhi.n	8032cc8 <__sflush_r+0xb8>
 8032c6e:	4a2a      	ldr	r2, [pc, #168]	; (8032d18 <__sflush_r+0x108>)
 8032c70:	40ca      	lsrs	r2, r1
 8032c72:	07d6      	lsls	r6, r2, #31
 8032c74:	d528      	bpl.n	8032cc8 <__sflush_r+0xb8>
 8032c76:	2200      	movs	r2, #0
 8032c78:	6062      	str	r2, [r4, #4]
 8032c7a:	04d9      	lsls	r1, r3, #19
 8032c7c:	6922      	ldr	r2, [r4, #16]
 8032c7e:	6022      	str	r2, [r4, #0]
 8032c80:	d504      	bpl.n	8032c8c <__sflush_r+0x7c>
 8032c82:	1c42      	adds	r2, r0, #1
 8032c84:	d101      	bne.n	8032c8a <__sflush_r+0x7a>
 8032c86:	682b      	ldr	r3, [r5, #0]
 8032c88:	b903      	cbnz	r3, 8032c8c <__sflush_r+0x7c>
 8032c8a:	6560      	str	r0, [r4, #84]	; 0x54
 8032c8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8032c8e:	602f      	str	r7, [r5, #0]
 8032c90:	2900      	cmp	r1, #0
 8032c92:	d0ca      	beq.n	8032c2a <__sflush_r+0x1a>
 8032c94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8032c98:	4299      	cmp	r1, r3
 8032c9a:	d002      	beq.n	8032ca2 <__sflush_r+0x92>
 8032c9c:	4628      	mov	r0, r5
 8032c9e:	f7ff fab5 	bl	803220c <_free_r>
 8032ca2:	2000      	movs	r0, #0
 8032ca4:	6360      	str	r0, [r4, #52]	; 0x34
 8032ca6:	e7c1      	b.n	8032c2c <__sflush_r+0x1c>
 8032ca8:	6a21      	ldr	r1, [r4, #32]
 8032caa:	2301      	movs	r3, #1
 8032cac:	4628      	mov	r0, r5
 8032cae:	47b0      	blx	r6
 8032cb0:	1c41      	adds	r1, r0, #1
 8032cb2:	d1c7      	bne.n	8032c44 <__sflush_r+0x34>
 8032cb4:	682b      	ldr	r3, [r5, #0]
 8032cb6:	2b00      	cmp	r3, #0
 8032cb8:	d0c4      	beq.n	8032c44 <__sflush_r+0x34>
 8032cba:	2b1d      	cmp	r3, #29
 8032cbc:	d001      	beq.n	8032cc2 <__sflush_r+0xb2>
 8032cbe:	2b16      	cmp	r3, #22
 8032cc0:	d101      	bne.n	8032cc6 <__sflush_r+0xb6>
 8032cc2:	602f      	str	r7, [r5, #0]
 8032cc4:	e7b1      	b.n	8032c2a <__sflush_r+0x1a>
 8032cc6:	89a3      	ldrh	r3, [r4, #12]
 8032cc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8032ccc:	81a3      	strh	r3, [r4, #12]
 8032cce:	e7ad      	b.n	8032c2c <__sflush_r+0x1c>
 8032cd0:	690f      	ldr	r7, [r1, #16]
 8032cd2:	2f00      	cmp	r7, #0
 8032cd4:	d0a9      	beq.n	8032c2a <__sflush_r+0x1a>
 8032cd6:	0793      	lsls	r3, r2, #30
 8032cd8:	680e      	ldr	r6, [r1, #0]
 8032cda:	bf08      	it	eq
 8032cdc:	694b      	ldreq	r3, [r1, #20]
 8032cde:	600f      	str	r7, [r1, #0]
 8032ce0:	bf18      	it	ne
 8032ce2:	2300      	movne	r3, #0
 8032ce4:	eba6 0807 	sub.w	r8, r6, r7
 8032ce8:	608b      	str	r3, [r1, #8]
 8032cea:	f1b8 0f00 	cmp.w	r8, #0
 8032cee:	dd9c      	ble.n	8032c2a <__sflush_r+0x1a>
 8032cf0:	6a21      	ldr	r1, [r4, #32]
 8032cf2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8032cf4:	4643      	mov	r3, r8
 8032cf6:	463a      	mov	r2, r7
 8032cf8:	4628      	mov	r0, r5
 8032cfa:	47b0      	blx	r6
 8032cfc:	2800      	cmp	r0, #0
 8032cfe:	dc06      	bgt.n	8032d0e <__sflush_r+0xfe>
 8032d00:	89a3      	ldrh	r3, [r4, #12]
 8032d02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8032d06:	81a3      	strh	r3, [r4, #12]
 8032d08:	f04f 30ff 	mov.w	r0, #4294967295
 8032d0c:	e78e      	b.n	8032c2c <__sflush_r+0x1c>
 8032d0e:	4407      	add	r7, r0
 8032d10:	eba8 0800 	sub.w	r8, r8, r0
 8032d14:	e7e9      	b.n	8032cea <__sflush_r+0xda>
 8032d16:	bf00      	nop
 8032d18:	20400001 	.word	0x20400001

08032d1c <_fflush_r>:
 8032d1c:	b538      	push	{r3, r4, r5, lr}
 8032d1e:	690b      	ldr	r3, [r1, #16]
 8032d20:	4605      	mov	r5, r0
 8032d22:	460c      	mov	r4, r1
 8032d24:	b913      	cbnz	r3, 8032d2c <_fflush_r+0x10>
 8032d26:	2500      	movs	r5, #0
 8032d28:	4628      	mov	r0, r5
 8032d2a:	bd38      	pop	{r3, r4, r5, pc}
 8032d2c:	b118      	cbz	r0, 8032d36 <_fflush_r+0x1a>
 8032d2e:	6983      	ldr	r3, [r0, #24]
 8032d30:	b90b      	cbnz	r3, 8032d36 <_fflush_r+0x1a>
 8032d32:	f000 f887 	bl	8032e44 <__sinit>
 8032d36:	4b14      	ldr	r3, [pc, #80]	; (8032d88 <_fflush_r+0x6c>)
 8032d38:	429c      	cmp	r4, r3
 8032d3a:	d11b      	bne.n	8032d74 <_fflush_r+0x58>
 8032d3c:	686c      	ldr	r4, [r5, #4]
 8032d3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8032d42:	2b00      	cmp	r3, #0
 8032d44:	d0ef      	beq.n	8032d26 <_fflush_r+0xa>
 8032d46:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8032d48:	07d0      	lsls	r0, r2, #31
 8032d4a:	d404      	bmi.n	8032d56 <_fflush_r+0x3a>
 8032d4c:	0599      	lsls	r1, r3, #22
 8032d4e:	d402      	bmi.n	8032d56 <_fflush_r+0x3a>
 8032d50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8032d52:	f7ff fa02 	bl	803215a <__retarget_lock_acquire_recursive>
 8032d56:	4628      	mov	r0, r5
 8032d58:	4621      	mov	r1, r4
 8032d5a:	f7ff ff59 	bl	8032c10 <__sflush_r>
 8032d5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8032d60:	07da      	lsls	r2, r3, #31
 8032d62:	4605      	mov	r5, r0
 8032d64:	d4e0      	bmi.n	8032d28 <_fflush_r+0xc>
 8032d66:	89a3      	ldrh	r3, [r4, #12]
 8032d68:	059b      	lsls	r3, r3, #22
 8032d6a:	d4dd      	bmi.n	8032d28 <_fflush_r+0xc>
 8032d6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8032d6e:	f7ff f9f5 	bl	803215c <__retarget_lock_release_recursive>
 8032d72:	e7d9      	b.n	8032d28 <_fflush_r+0xc>
 8032d74:	4b05      	ldr	r3, [pc, #20]	; (8032d8c <_fflush_r+0x70>)
 8032d76:	429c      	cmp	r4, r3
 8032d78:	d101      	bne.n	8032d7e <_fflush_r+0x62>
 8032d7a:	68ac      	ldr	r4, [r5, #8]
 8032d7c:	e7df      	b.n	8032d3e <_fflush_r+0x22>
 8032d7e:	4b04      	ldr	r3, [pc, #16]	; (8032d90 <_fflush_r+0x74>)
 8032d80:	429c      	cmp	r4, r3
 8032d82:	bf08      	it	eq
 8032d84:	68ec      	ldreq	r4, [r5, #12]
 8032d86:	e7da      	b.n	8032d3e <_fflush_r+0x22>
 8032d88:	08038254 	.word	0x08038254
 8032d8c:	08038274 	.word	0x08038274
 8032d90:	08038234 	.word	0x08038234

08032d94 <std>:
 8032d94:	2300      	movs	r3, #0
 8032d96:	b510      	push	{r4, lr}
 8032d98:	4604      	mov	r4, r0
 8032d9a:	e9c0 3300 	strd	r3, r3, [r0]
 8032d9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8032da2:	6083      	str	r3, [r0, #8]
 8032da4:	8181      	strh	r1, [r0, #12]
 8032da6:	6643      	str	r3, [r0, #100]	; 0x64
 8032da8:	81c2      	strh	r2, [r0, #14]
 8032daa:	6183      	str	r3, [r0, #24]
 8032dac:	4619      	mov	r1, r3
 8032dae:	2208      	movs	r2, #8
 8032db0:	305c      	adds	r0, #92	; 0x5c
 8032db2:	f7ff fa0d 	bl	80321d0 <memset>
 8032db6:	4b05      	ldr	r3, [pc, #20]	; (8032dcc <std+0x38>)
 8032db8:	6263      	str	r3, [r4, #36]	; 0x24
 8032dba:	4b05      	ldr	r3, [pc, #20]	; (8032dd0 <std+0x3c>)
 8032dbc:	62a3      	str	r3, [r4, #40]	; 0x28
 8032dbe:	4b05      	ldr	r3, [pc, #20]	; (8032dd4 <std+0x40>)
 8032dc0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8032dc2:	4b05      	ldr	r3, [pc, #20]	; (8032dd8 <std+0x44>)
 8032dc4:	6224      	str	r4, [r4, #32]
 8032dc6:	6323      	str	r3, [r4, #48]	; 0x30
 8032dc8:	bd10      	pop	{r4, pc}
 8032dca:	bf00      	nop
 8032dcc:	08033375 	.word	0x08033375
 8032dd0:	08033397 	.word	0x08033397
 8032dd4:	080333cf 	.word	0x080333cf
 8032dd8:	080333f3 	.word	0x080333f3

08032ddc <_cleanup_r>:
 8032ddc:	4901      	ldr	r1, [pc, #4]	; (8032de4 <_cleanup_r+0x8>)
 8032dde:	f000 b8af 	b.w	8032f40 <_fwalk_reent>
 8032de2:	bf00      	nop
 8032de4:	08032d1d 	.word	0x08032d1d

08032de8 <__sfmoreglue>:
 8032de8:	b570      	push	{r4, r5, r6, lr}
 8032dea:	2268      	movs	r2, #104	; 0x68
 8032dec:	1e4d      	subs	r5, r1, #1
 8032dee:	4355      	muls	r5, r2
 8032df0:	460e      	mov	r6, r1
 8032df2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8032df6:	f7ff fa75 	bl	80322e4 <_malloc_r>
 8032dfa:	4604      	mov	r4, r0
 8032dfc:	b140      	cbz	r0, 8032e10 <__sfmoreglue+0x28>
 8032dfe:	2100      	movs	r1, #0
 8032e00:	e9c0 1600 	strd	r1, r6, [r0]
 8032e04:	300c      	adds	r0, #12
 8032e06:	60a0      	str	r0, [r4, #8]
 8032e08:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8032e0c:	f7ff f9e0 	bl	80321d0 <memset>
 8032e10:	4620      	mov	r0, r4
 8032e12:	bd70      	pop	{r4, r5, r6, pc}

08032e14 <__sfp_lock_acquire>:
 8032e14:	4801      	ldr	r0, [pc, #4]	; (8032e1c <__sfp_lock_acquire+0x8>)
 8032e16:	f7ff b9a0 	b.w	803215a <__retarget_lock_acquire_recursive>
 8032e1a:	bf00      	nop
 8032e1c:	2000226d 	.word	0x2000226d

08032e20 <__sfp_lock_release>:
 8032e20:	4801      	ldr	r0, [pc, #4]	; (8032e28 <__sfp_lock_release+0x8>)
 8032e22:	f7ff b99b 	b.w	803215c <__retarget_lock_release_recursive>
 8032e26:	bf00      	nop
 8032e28:	2000226d 	.word	0x2000226d

08032e2c <__sinit_lock_acquire>:
 8032e2c:	4801      	ldr	r0, [pc, #4]	; (8032e34 <__sinit_lock_acquire+0x8>)
 8032e2e:	f7ff b994 	b.w	803215a <__retarget_lock_acquire_recursive>
 8032e32:	bf00      	nop
 8032e34:	2000226e 	.word	0x2000226e

08032e38 <__sinit_lock_release>:
 8032e38:	4801      	ldr	r0, [pc, #4]	; (8032e40 <__sinit_lock_release+0x8>)
 8032e3a:	f7ff b98f 	b.w	803215c <__retarget_lock_release_recursive>
 8032e3e:	bf00      	nop
 8032e40:	2000226e 	.word	0x2000226e

08032e44 <__sinit>:
 8032e44:	b510      	push	{r4, lr}
 8032e46:	4604      	mov	r4, r0
 8032e48:	f7ff fff0 	bl	8032e2c <__sinit_lock_acquire>
 8032e4c:	69a3      	ldr	r3, [r4, #24]
 8032e4e:	b11b      	cbz	r3, 8032e58 <__sinit+0x14>
 8032e50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8032e54:	f7ff bff0 	b.w	8032e38 <__sinit_lock_release>
 8032e58:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8032e5c:	6523      	str	r3, [r4, #80]	; 0x50
 8032e5e:	4b13      	ldr	r3, [pc, #76]	; (8032eac <__sinit+0x68>)
 8032e60:	4a13      	ldr	r2, [pc, #76]	; (8032eb0 <__sinit+0x6c>)
 8032e62:	681b      	ldr	r3, [r3, #0]
 8032e64:	62a2      	str	r2, [r4, #40]	; 0x28
 8032e66:	42a3      	cmp	r3, r4
 8032e68:	bf04      	itt	eq
 8032e6a:	2301      	moveq	r3, #1
 8032e6c:	61a3      	streq	r3, [r4, #24]
 8032e6e:	4620      	mov	r0, r4
 8032e70:	f000 f820 	bl	8032eb4 <__sfp>
 8032e74:	6060      	str	r0, [r4, #4]
 8032e76:	4620      	mov	r0, r4
 8032e78:	f000 f81c 	bl	8032eb4 <__sfp>
 8032e7c:	60a0      	str	r0, [r4, #8]
 8032e7e:	4620      	mov	r0, r4
 8032e80:	f000 f818 	bl	8032eb4 <__sfp>
 8032e84:	2200      	movs	r2, #0
 8032e86:	60e0      	str	r0, [r4, #12]
 8032e88:	2104      	movs	r1, #4
 8032e8a:	6860      	ldr	r0, [r4, #4]
 8032e8c:	f7ff ff82 	bl	8032d94 <std>
 8032e90:	68a0      	ldr	r0, [r4, #8]
 8032e92:	2201      	movs	r2, #1
 8032e94:	2109      	movs	r1, #9
 8032e96:	f7ff ff7d 	bl	8032d94 <std>
 8032e9a:	68e0      	ldr	r0, [r4, #12]
 8032e9c:	2202      	movs	r2, #2
 8032e9e:	2112      	movs	r1, #18
 8032ea0:	f7ff ff78 	bl	8032d94 <std>
 8032ea4:	2301      	movs	r3, #1
 8032ea6:	61a3      	str	r3, [r4, #24]
 8032ea8:	e7d2      	b.n	8032e50 <__sinit+0xc>
 8032eaa:	bf00      	nop
 8032eac:	080381fc 	.word	0x080381fc
 8032eb0:	08032ddd 	.word	0x08032ddd

08032eb4 <__sfp>:
 8032eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8032eb6:	4607      	mov	r7, r0
 8032eb8:	f7ff ffac 	bl	8032e14 <__sfp_lock_acquire>
 8032ebc:	4b1e      	ldr	r3, [pc, #120]	; (8032f38 <__sfp+0x84>)
 8032ebe:	681e      	ldr	r6, [r3, #0]
 8032ec0:	69b3      	ldr	r3, [r6, #24]
 8032ec2:	b913      	cbnz	r3, 8032eca <__sfp+0x16>
 8032ec4:	4630      	mov	r0, r6
 8032ec6:	f7ff ffbd 	bl	8032e44 <__sinit>
 8032eca:	3648      	adds	r6, #72	; 0x48
 8032ecc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8032ed0:	3b01      	subs	r3, #1
 8032ed2:	d503      	bpl.n	8032edc <__sfp+0x28>
 8032ed4:	6833      	ldr	r3, [r6, #0]
 8032ed6:	b30b      	cbz	r3, 8032f1c <__sfp+0x68>
 8032ed8:	6836      	ldr	r6, [r6, #0]
 8032eda:	e7f7      	b.n	8032ecc <__sfp+0x18>
 8032edc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8032ee0:	b9d5      	cbnz	r5, 8032f18 <__sfp+0x64>
 8032ee2:	4b16      	ldr	r3, [pc, #88]	; (8032f3c <__sfp+0x88>)
 8032ee4:	60e3      	str	r3, [r4, #12]
 8032ee6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8032eea:	6665      	str	r5, [r4, #100]	; 0x64
 8032eec:	f7ff f934 	bl	8032158 <__retarget_lock_init_recursive>
 8032ef0:	f7ff ff96 	bl	8032e20 <__sfp_lock_release>
 8032ef4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8032ef8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8032efc:	6025      	str	r5, [r4, #0]
 8032efe:	61a5      	str	r5, [r4, #24]
 8032f00:	2208      	movs	r2, #8
 8032f02:	4629      	mov	r1, r5
 8032f04:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8032f08:	f7ff f962 	bl	80321d0 <memset>
 8032f0c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8032f10:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8032f14:	4620      	mov	r0, r4
 8032f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8032f18:	3468      	adds	r4, #104	; 0x68
 8032f1a:	e7d9      	b.n	8032ed0 <__sfp+0x1c>
 8032f1c:	2104      	movs	r1, #4
 8032f1e:	4638      	mov	r0, r7
 8032f20:	f7ff ff62 	bl	8032de8 <__sfmoreglue>
 8032f24:	4604      	mov	r4, r0
 8032f26:	6030      	str	r0, [r6, #0]
 8032f28:	2800      	cmp	r0, #0
 8032f2a:	d1d5      	bne.n	8032ed8 <__sfp+0x24>
 8032f2c:	f7ff ff78 	bl	8032e20 <__sfp_lock_release>
 8032f30:	230c      	movs	r3, #12
 8032f32:	603b      	str	r3, [r7, #0]
 8032f34:	e7ee      	b.n	8032f14 <__sfp+0x60>
 8032f36:	bf00      	nop
 8032f38:	080381fc 	.word	0x080381fc
 8032f3c:	ffff0001 	.word	0xffff0001

08032f40 <_fwalk_reent>:
 8032f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8032f44:	4606      	mov	r6, r0
 8032f46:	4688      	mov	r8, r1
 8032f48:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8032f4c:	2700      	movs	r7, #0
 8032f4e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8032f52:	f1b9 0901 	subs.w	r9, r9, #1
 8032f56:	d505      	bpl.n	8032f64 <_fwalk_reent+0x24>
 8032f58:	6824      	ldr	r4, [r4, #0]
 8032f5a:	2c00      	cmp	r4, #0
 8032f5c:	d1f7      	bne.n	8032f4e <_fwalk_reent+0xe>
 8032f5e:	4638      	mov	r0, r7
 8032f60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8032f64:	89ab      	ldrh	r3, [r5, #12]
 8032f66:	2b01      	cmp	r3, #1
 8032f68:	d907      	bls.n	8032f7a <_fwalk_reent+0x3a>
 8032f6a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8032f6e:	3301      	adds	r3, #1
 8032f70:	d003      	beq.n	8032f7a <_fwalk_reent+0x3a>
 8032f72:	4629      	mov	r1, r5
 8032f74:	4630      	mov	r0, r6
 8032f76:	47c0      	blx	r8
 8032f78:	4307      	orrs	r7, r0
 8032f7a:	3568      	adds	r5, #104	; 0x68
 8032f7c:	e7e9      	b.n	8032f52 <_fwalk_reent+0x12>

08032f7e <__swhatbuf_r>:
 8032f7e:	b570      	push	{r4, r5, r6, lr}
 8032f80:	460e      	mov	r6, r1
 8032f82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8032f86:	2900      	cmp	r1, #0
 8032f88:	b096      	sub	sp, #88	; 0x58
 8032f8a:	4614      	mov	r4, r2
 8032f8c:	461d      	mov	r5, r3
 8032f8e:	da08      	bge.n	8032fa2 <__swhatbuf_r+0x24>
 8032f90:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8032f94:	2200      	movs	r2, #0
 8032f96:	602a      	str	r2, [r5, #0]
 8032f98:	061a      	lsls	r2, r3, #24
 8032f9a:	d410      	bmi.n	8032fbe <__swhatbuf_r+0x40>
 8032f9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8032fa0:	e00e      	b.n	8032fc0 <__swhatbuf_r+0x42>
 8032fa2:	466a      	mov	r2, sp
 8032fa4:	f000 fa4c 	bl	8033440 <_fstat_r>
 8032fa8:	2800      	cmp	r0, #0
 8032faa:	dbf1      	blt.n	8032f90 <__swhatbuf_r+0x12>
 8032fac:	9a01      	ldr	r2, [sp, #4]
 8032fae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8032fb2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8032fb6:	425a      	negs	r2, r3
 8032fb8:	415a      	adcs	r2, r3
 8032fba:	602a      	str	r2, [r5, #0]
 8032fbc:	e7ee      	b.n	8032f9c <__swhatbuf_r+0x1e>
 8032fbe:	2340      	movs	r3, #64	; 0x40
 8032fc0:	2000      	movs	r0, #0
 8032fc2:	6023      	str	r3, [r4, #0]
 8032fc4:	b016      	add	sp, #88	; 0x58
 8032fc6:	bd70      	pop	{r4, r5, r6, pc}

08032fc8 <__smakebuf_r>:
 8032fc8:	898b      	ldrh	r3, [r1, #12]
 8032fca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8032fcc:	079d      	lsls	r5, r3, #30
 8032fce:	4606      	mov	r6, r0
 8032fd0:	460c      	mov	r4, r1
 8032fd2:	d507      	bpl.n	8032fe4 <__smakebuf_r+0x1c>
 8032fd4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8032fd8:	6023      	str	r3, [r4, #0]
 8032fda:	6123      	str	r3, [r4, #16]
 8032fdc:	2301      	movs	r3, #1
 8032fde:	6163      	str	r3, [r4, #20]
 8032fe0:	b002      	add	sp, #8
 8032fe2:	bd70      	pop	{r4, r5, r6, pc}
 8032fe4:	ab01      	add	r3, sp, #4
 8032fe6:	466a      	mov	r2, sp
 8032fe8:	f7ff ffc9 	bl	8032f7e <__swhatbuf_r>
 8032fec:	9900      	ldr	r1, [sp, #0]
 8032fee:	4605      	mov	r5, r0
 8032ff0:	4630      	mov	r0, r6
 8032ff2:	f7ff f977 	bl	80322e4 <_malloc_r>
 8032ff6:	b948      	cbnz	r0, 803300c <__smakebuf_r+0x44>
 8032ff8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8032ffc:	059a      	lsls	r2, r3, #22
 8032ffe:	d4ef      	bmi.n	8032fe0 <__smakebuf_r+0x18>
 8033000:	f023 0303 	bic.w	r3, r3, #3
 8033004:	f043 0302 	orr.w	r3, r3, #2
 8033008:	81a3      	strh	r3, [r4, #12]
 803300a:	e7e3      	b.n	8032fd4 <__smakebuf_r+0xc>
 803300c:	4b0d      	ldr	r3, [pc, #52]	; (8033044 <__smakebuf_r+0x7c>)
 803300e:	62b3      	str	r3, [r6, #40]	; 0x28
 8033010:	89a3      	ldrh	r3, [r4, #12]
 8033012:	6020      	str	r0, [r4, #0]
 8033014:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8033018:	81a3      	strh	r3, [r4, #12]
 803301a:	9b00      	ldr	r3, [sp, #0]
 803301c:	6163      	str	r3, [r4, #20]
 803301e:	9b01      	ldr	r3, [sp, #4]
 8033020:	6120      	str	r0, [r4, #16]
 8033022:	b15b      	cbz	r3, 803303c <__smakebuf_r+0x74>
 8033024:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8033028:	4630      	mov	r0, r6
 803302a:	f000 fa1b 	bl	8033464 <_isatty_r>
 803302e:	b128      	cbz	r0, 803303c <__smakebuf_r+0x74>
 8033030:	89a3      	ldrh	r3, [r4, #12]
 8033032:	f023 0303 	bic.w	r3, r3, #3
 8033036:	f043 0301 	orr.w	r3, r3, #1
 803303a:	81a3      	strh	r3, [r4, #12]
 803303c:	89a0      	ldrh	r0, [r4, #12]
 803303e:	4305      	orrs	r5, r0
 8033040:	81a5      	strh	r5, [r4, #12]
 8033042:	e7cd      	b.n	8032fe0 <__smakebuf_r+0x18>
 8033044:	08032ddd 	.word	0x08032ddd

08033048 <__malloc_lock>:
 8033048:	4801      	ldr	r0, [pc, #4]	; (8033050 <__malloc_lock+0x8>)
 803304a:	f7ff b886 	b.w	803215a <__retarget_lock_acquire_recursive>
 803304e:	bf00      	nop
 8033050:	2000226c 	.word	0x2000226c

08033054 <__malloc_unlock>:
 8033054:	4801      	ldr	r0, [pc, #4]	; (803305c <__malloc_unlock+0x8>)
 8033056:	f7ff b881 	b.w	803215c <__retarget_lock_release_recursive>
 803305a:	bf00      	nop
 803305c:	2000226c 	.word	0x2000226c

08033060 <_realloc_r>:
 8033060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8033064:	4680      	mov	r8, r0
 8033066:	4614      	mov	r4, r2
 8033068:	460e      	mov	r6, r1
 803306a:	b921      	cbnz	r1, 8033076 <_realloc_r+0x16>
 803306c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8033070:	4611      	mov	r1, r2
 8033072:	f7ff b937 	b.w	80322e4 <_malloc_r>
 8033076:	b92a      	cbnz	r2, 8033084 <_realloc_r+0x24>
 8033078:	f7ff f8c8 	bl	803220c <_free_r>
 803307c:	4625      	mov	r5, r4
 803307e:	4628      	mov	r0, r5
 8033080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8033084:	f000 fa10 	bl	80334a8 <_malloc_usable_size_r>
 8033088:	4284      	cmp	r4, r0
 803308a:	4607      	mov	r7, r0
 803308c:	d802      	bhi.n	8033094 <_realloc_r+0x34>
 803308e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8033092:	d812      	bhi.n	80330ba <_realloc_r+0x5a>
 8033094:	4621      	mov	r1, r4
 8033096:	4640      	mov	r0, r8
 8033098:	f7ff f924 	bl	80322e4 <_malloc_r>
 803309c:	4605      	mov	r5, r0
 803309e:	2800      	cmp	r0, #0
 80330a0:	d0ed      	beq.n	803307e <_realloc_r+0x1e>
 80330a2:	42bc      	cmp	r4, r7
 80330a4:	4622      	mov	r2, r4
 80330a6:	4631      	mov	r1, r6
 80330a8:	bf28      	it	cs
 80330aa:	463a      	movcs	r2, r7
 80330ac:	f7ff f868 	bl	8032180 <memcpy>
 80330b0:	4631      	mov	r1, r6
 80330b2:	4640      	mov	r0, r8
 80330b4:	f7ff f8aa 	bl	803220c <_free_r>
 80330b8:	e7e1      	b.n	803307e <_realloc_r+0x1e>
 80330ba:	4635      	mov	r5, r6
 80330bc:	e7df      	b.n	803307e <_realloc_r+0x1e>

080330be <__ssputs_r>:
 80330be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80330c2:	688e      	ldr	r6, [r1, #8]
 80330c4:	429e      	cmp	r6, r3
 80330c6:	4682      	mov	sl, r0
 80330c8:	460c      	mov	r4, r1
 80330ca:	4690      	mov	r8, r2
 80330cc:	461f      	mov	r7, r3
 80330ce:	d838      	bhi.n	8033142 <__ssputs_r+0x84>
 80330d0:	898a      	ldrh	r2, [r1, #12]
 80330d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80330d6:	d032      	beq.n	803313e <__ssputs_r+0x80>
 80330d8:	6825      	ldr	r5, [r4, #0]
 80330da:	6909      	ldr	r1, [r1, #16]
 80330dc:	eba5 0901 	sub.w	r9, r5, r1
 80330e0:	6965      	ldr	r5, [r4, #20]
 80330e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80330e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80330ea:	3301      	adds	r3, #1
 80330ec:	444b      	add	r3, r9
 80330ee:	106d      	asrs	r5, r5, #1
 80330f0:	429d      	cmp	r5, r3
 80330f2:	bf38      	it	cc
 80330f4:	461d      	movcc	r5, r3
 80330f6:	0553      	lsls	r3, r2, #21
 80330f8:	d531      	bpl.n	803315e <__ssputs_r+0xa0>
 80330fa:	4629      	mov	r1, r5
 80330fc:	f7ff f8f2 	bl	80322e4 <_malloc_r>
 8033100:	4606      	mov	r6, r0
 8033102:	b950      	cbnz	r0, 803311a <__ssputs_r+0x5c>
 8033104:	230c      	movs	r3, #12
 8033106:	f8ca 3000 	str.w	r3, [sl]
 803310a:	89a3      	ldrh	r3, [r4, #12]
 803310c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8033110:	81a3      	strh	r3, [r4, #12]
 8033112:	f04f 30ff 	mov.w	r0, #4294967295
 8033116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 803311a:	6921      	ldr	r1, [r4, #16]
 803311c:	464a      	mov	r2, r9
 803311e:	f7ff f82f 	bl	8032180 <memcpy>
 8033122:	89a3      	ldrh	r3, [r4, #12]
 8033124:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8033128:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 803312c:	81a3      	strh	r3, [r4, #12]
 803312e:	6126      	str	r6, [r4, #16]
 8033130:	6165      	str	r5, [r4, #20]
 8033132:	444e      	add	r6, r9
 8033134:	eba5 0509 	sub.w	r5, r5, r9
 8033138:	6026      	str	r6, [r4, #0]
 803313a:	60a5      	str	r5, [r4, #8]
 803313c:	463e      	mov	r6, r7
 803313e:	42be      	cmp	r6, r7
 8033140:	d900      	bls.n	8033144 <__ssputs_r+0x86>
 8033142:	463e      	mov	r6, r7
 8033144:	6820      	ldr	r0, [r4, #0]
 8033146:	4632      	mov	r2, r6
 8033148:	4641      	mov	r1, r8
 803314a:	f7ff f827 	bl	803219c <memmove>
 803314e:	68a3      	ldr	r3, [r4, #8]
 8033150:	1b9b      	subs	r3, r3, r6
 8033152:	60a3      	str	r3, [r4, #8]
 8033154:	6823      	ldr	r3, [r4, #0]
 8033156:	4433      	add	r3, r6
 8033158:	6023      	str	r3, [r4, #0]
 803315a:	2000      	movs	r0, #0
 803315c:	e7db      	b.n	8033116 <__ssputs_r+0x58>
 803315e:	462a      	mov	r2, r5
 8033160:	f7ff ff7e 	bl	8033060 <_realloc_r>
 8033164:	4606      	mov	r6, r0
 8033166:	2800      	cmp	r0, #0
 8033168:	d1e1      	bne.n	803312e <__ssputs_r+0x70>
 803316a:	6921      	ldr	r1, [r4, #16]
 803316c:	4650      	mov	r0, sl
 803316e:	f7ff f84d 	bl	803220c <_free_r>
 8033172:	e7c7      	b.n	8033104 <__ssputs_r+0x46>

08033174 <_svfiprintf_r>:
 8033174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8033178:	4698      	mov	r8, r3
 803317a:	898b      	ldrh	r3, [r1, #12]
 803317c:	061b      	lsls	r3, r3, #24
 803317e:	b09d      	sub	sp, #116	; 0x74
 8033180:	4607      	mov	r7, r0
 8033182:	460d      	mov	r5, r1
 8033184:	4614      	mov	r4, r2
 8033186:	d50e      	bpl.n	80331a6 <_svfiprintf_r+0x32>
 8033188:	690b      	ldr	r3, [r1, #16]
 803318a:	b963      	cbnz	r3, 80331a6 <_svfiprintf_r+0x32>
 803318c:	2140      	movs	r1, #64	; 0x40
 803318e:	f7ff f8a9 	bl	80322e4 <_malloc_r>
 8033192:	6028      	str	r0, [r5, #0]
 8033194:	6128      	str	r0, [r5, #16]
 8033196:	b920      	cbnz	r0, 80331a2 <_svfiprintf_r+0x2e>
 8033198:	230c      	movs	r3, #12
 803319a:	603b      	str	r3, [r7, #0]
 803319c:	f04f 30ff 	mov.w	r0, #4294967295
 80331a0:	e0d1      	b.n	8033346 <_svfiprintf_r+0x1d2>
 80331a2:	2340      	movs	r3, #64	; 0x40
 80331a4:	616b      	str	r3, [r5, #20]
 80331a6:	2300      	movs	r3, #0
 80331a8:	9309      	str	r3, [sp, #36]	; 0x24
 80331aa:	2320      	movs	r3, #32
 80331ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80331b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80331b4:	2330      	movs	r3, #48	; 0x30
 80331b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8033360 <_svfiprintf_r+0x1ec>
 80331ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80331be:	f04f 0901 	mov.w	r9, #1
 80331c2:	4623      	mov	r3, r4
 80331c4:	469a      	mov	sl, r3
 80331c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80331ca:	b10a      	cbz	r2, 80331d0 <_svfiprintf_r+0x5c>
 80331cc:	2a25      	cmp	r2, #37	; 0x25
 80331ce:	d1f9      	bne.n	80331c4 <_svfiprintf_r+0x50>
 80331d0:	ebba 0b04 	subs.w	fp, sl, r4
 80331d4:	d00b      	beq.n	80331ee <_svfiprintf_r+0x7a>
 80331d6:	465b      	mov	r3, fp
 80331d8:	4622      	mov	r2, r4
 80331da:	4629      	mov	r1, r5
 80331dc:	4638      	mov	r0, r7
 80331de:	f7ff ff6e 	bl	80330be <__ssputs_r>
 80331e2:	3001      	adds	r0, #1
 80331e4:	f000 80aa 	beq.w	803333c <_svfiprintf_r+0x1c8>
 80331e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80331ea:	445a      	add	r2, fp
 80331ec:	9209      	str	r2, [sp, #36]	; 0x24
 80331ee:	f89a 3000 	ldrb.w	r3, [sl]
 80331f2:	2b00      	cmp	r3, #0
 80331f4:	f000 80a2 	beq.w	803333c <_svfiprintf_r+0x1c8>
 80331f8:	2300      	movs	r3, #0
 80331fa:	f04f 32ff 	mov.w	r2, #4294967295
 80331fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8033202:	f10a 0a01 	add.w	sl, sl, #1
 8033206:	9304      	str	r3, [sp, #16]
 8033208:	9307      	str	r3, [sp, #28]
 803320a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 803320e:	931a      	str	r3, [sp, #104]	; 0x68
 8033210:	4654      	mov	r4, sl
 8033212:	2205      	movs	r2, #5
 8033214:	f814 1b01 	ldrb.w	r1, [r4], #1
 8033218:	4851      	ldr	r0, [pc, #324]	; (8033360 <_svfiprintf_r+0x1ec>)
 803321a:	f7cc ffd9 	bl	80001d0 <memchr>
 803321e:	9a04      	ldr	r2, [sp, #16]
 8033220:	b9d8      	cbnz	r0, 803325a <_svfiprintf_r+0xe6>
 8033222:	06d0      	lsls	r0, r2, #27
 8033224:	bf44      	itt	mi
 8033226:	2320      	movmi	r3, #32
 8033228:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 803322c:	0711      	lsls	r1, r2, #28
 803322e:	bf44      	itt	mi
 8033230:	232b      	movmi	r3, #43	; 0x2b
 8033232:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8033236:	f89a 3000 	ldrb.w	r3, [sl]
 803323a:	2b2a      	cmp	r3, #42	; 0x2a
 803323c:	d015      	beq.n	803326a <_svfiprintf_r+0xf6>
 803323e:	9a07      	ldr	r2, [sp, #28]
 8033240:	4654      	mov	r4, sl
 8033242:	2000      	movs	r0, #0
 8033244:	f04f 0c0a 	mov.w	ip, #10
 8033248:	4621      	mov	r1, r4
 803324a:	f811 3b01 	ldrb.w	r3, [r1], #1
 803324e:	3b30      	subs	r3, #48	; 0x30
 8033250:	2b09      	cmp	r3, #9
 8033252:	d94e      	bls.n	80332f2 <_svfiprintf_r+0x17e>
 8033254:	b1b0      	cbz	r0, 8033284 <_svfiprintf_r+0x110>
 8033256:	9207      	str	r2, [sp, #28]
 8033258:	e014      	b.n	8033284 <_svfiprintf_r+0x110>
 803325a:	eba0 0308 	sub.w	r3, r0, r8
 803325e:	fa09 f303 	lsl.w	r3, r9, r3
 8033262:	4313      	orrs	r3, r2
 8033264:	9304      	str	r3, [sp, #16]
 8033266:	46a2      	mov	sl, r4
 8033268:	e7d2      	b.n	8033210 <_svfiprintf_r+0x9c>
 803326a:	9b03      	ldr	r3, [sp, #12]
 803326c:	1d19      	adds	r1, r3, #4
 803326e:	681b      	ldr	r3, [r3, #0]
 8033270:	9103      	str	r1, [sp, #12]
 8033272:	2b00      	cmp	r3, #0
 8033274:	bfbb      	ittet	lt
 8033276:	425b      	neglt	r3, r3
 8033278:	f042 0202 	orrlt.w	r2, r2, #2
 803327c:	9307      	strge	r3, [sp, #28]
 803327e:	9307      	strlt	r3, [sp, #28]
 8033280:	bfb8      	it	lt
 8033282:	9204      	strlt	r2, [sp, #16]
 8033284:	7823      	ldrb	r3, [r4, #0]
 8033286:	2b2e      	cmp	r3, #46	; 0x2e
 8033288:	d10c      	bne.n	80332a4 <_svfiprintf_r+0x130>
 803328a:	7863      	ldrb	r3, [r4, #1]
 803328c:	2b2a      	cmp	r3, #42	; 0x2a
 803328e:	d135      	bne.n	80332fc <_svfiprintf_r+0x188>
 8033290:	9b03      	ldr	r3, [sp, #12]
 8033292:	1d1a      	adds	r2, r3, #4
 8033294:	681b      	ldr	r3, [r3, #0]
 8033296:	9203      	str	r2, [sp, #12]
 8033298:	2b00      	cmp	r3, #0
 803329a:	bfb8      	it	lt
 803329c:	f04f 33ff 	movlt.w	r3, #4294967295
 80332a0:	3402      	adds	r4, #2
 80332a2:	9305      	str	r3, [sp, #20]
 80332a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8033370 <_svfiprintf_r+0x1fc>
 80332a8:	7821      	ldrb	r1, [r4, #0]
 80332aa:	2203      	movs	r2, #3
 80332ac:	4650      	mov	r0, sl
 80332ae:	f7cc ff8f 	bl	80001d0 <memchr>
 80332b2:	b140      	cbz	r0, 80332c6 <_svfiprintf_r+0x152>
 80332b4:	2340      	movs	r3, #64	; 0x40
 80332b6:	eba0 000a 	sub.w	r0, r0, sl
 80332ba:	fa03 f000 	lsl.w	r0, r3, r0
 80332be:	9b04      	ldr	r3, [sp, #16]
 80332c0:	4303      	orrs	r3, r0
 80332c2:	3401      	adds	r4, #1
 80332c4:	9304      	str	r3, [sp, #16]
 80332c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80332ca:	4826      	ldr	r0, [pc, #152]	; (8033364 <_svfiprintf_r+0x1f0>)
 80332cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80332d0:	2206      	movs	r2, #6
 80332d2:	f7cc ff7d 	bl	80001d0 <memchr>
 80332d6:	2800      	cmp	r0, #0
 80332d8:	d038      	beq.n	803334c <_svfiprintf_r+0x1d8>
 80332da:	4b23      	ldr	r3, [pc, #140]	; (8033368 <_svfiprintf_r+0x1f4>)
 80332dc:	bb1b      	cbnz	r3, 8033326 <_svfiprintf_r+0x1b2>
 80332de:	9b03      	ldr	r3, [sp, #12]
 80332e0:	3307      	adds	r3, #7
 80332e2:	f023 0307 	bic.w	r3, r3, #7
 80332e6:	3308      	adds	r3, #8
 80332e8:	9303      	str	r3, [sp, #12]
 80332ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80332ec:	4433      	add	r3, r6
 80332ee:	9309      	str	r3, [sp, #36]	; 0x24
 80332f0:	e767      	b.n	80331c2 <_svfiprintf_r+0x4e>
 80332f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80332f6:	460c      	mov	r4, r1
 80332f8:	2001      	movs	r0, #1
 80332fa:	e7a5      	b.n	8033248 <_svfiprintf_r+0xd4>
 80332fc:	2300      	movs	r3, #0
 80332fe:	3401      	adds	r4, #1
 8033300:	9305      	str	r3, [sp, #20]
 8033302:	4619      	mov	r1, r3
 8033304:	f04f 0c0a 	mov.w	ip, #10
 8033308:	4620      	mov	r0, r4
 803330a:	f810 2b01 	ldrb.w	r2, [r0], #1
 803330e:	3a30      	subs	r2, #48	; 0x30
 8033310:	2a09      	cmp	r2, #9
 8033312:	d903      	bls.n	803331c <_svfiprintf_r+0x1a8>
 8033314:	2b00      	cmp	r3, #0
 8033316:	d0c5      	beq.n	80332a4 <_svfiprintf_r+0x130>
 8033318:	9105      	str	r1, [sp, #20]
 803331a:	e7c3      	b.n	80332a4 <_svfiprintf_r+0x130>
 803331c:	fb0c 2101 	mla	r1, ip, r1, r2
 8033320:	4604      	mov	r4, r0
 8033322:	2301      	movs	r3, #1
 8033324:	e7f0      	b.n	8033308 <_svfiprintf_r+0x194>
 8033326:	ab03      	add	r3, sp, #12
 8033328:	9300      	str	r3, [sp, #0]
 803332a:	462a      	mov	r2, r5
 803332c:	4b0f      	ldr	r3, [pc, #60]	; (803336c <_svfiprintf_r+0x1f8>)
 803332e:	a904      	add	r1, sp, #16
 8033330:	4638      	mov	r0, r7
 8033332:	f3af 8000 	nop.w
 8033336:	1c42      	adds	r2, r0, #1
 8033338:	4606      	mov	r6, r0
 803333a:	d1d6      	bne.n	80332ea <_svfiprintf_r+0x176>
 803333c:	89ab      	ldrh	r3, [r5, #12]
 803333e:	065b      	lsls	r3, r3, #25
 8033340:	f53f af2c 	bmi.w	803319c <_svfiprintf_r+0x28>
 8033344:	9809      	ldr	r0, [sp, #36]	; 0x24
 8033346:	b01d      	add	sp, #116	; 0x74
 8033348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803334c:	ab03      	add	r3, sp, #12
 803334e:	9300      	str	r3, [sp, #0]
 8033350:	462a      	mov	r2, r5
 8033352:	4b06      	ldr	r3, [pc, #24]	; (803336c <_svfiprintf_r+0x1f8>)
 8033354:	a904      	add	r1, sp, #16
 8033356:	4638      	mov	r0, r7
 8033358:	f7ff fa00 	bl	803275c <_printf_i>
 803335c:	e7eb      	b.n	8033336 <_svfiprintf_r+0x1c2>
 803335e:	bf00      	nop
 8033360:	08038200 	.word	0x08038200
 8033364:	0803820a 	.word	0x0803820a
 8033368:	00000000 	.word	0x00000000
 803336c:	080330bf 	.word	0x080330bf
 8033370:	08038206 	.word	0x08038206

08033374 <__sread>:
 8033374:	b510      	push	{r4, lr}
 8033376:	460c      	mov	r4, r1
 8033378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 803337c:	f000 f89c 	bl	80334b8 <_read_r>
 8033380:	2800      	cmp	r0, #0
 8033382:	bfab      	itete	ge
 8033384:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8033386:	89a3      	ldrhlt	r3, [r4, #12]
 8033388:	181b      	addge	r3, r3, r0
 803338a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 803338e:	bfac      	ite	ge
 8033390:	6563      	strge	r3, [r4, #84]	; 0x54
 8033392:	81a3      	strhlt	r3, [r4, #12]
 8033394:	bd10      	pop	{r4, pc}

08033396 <__swrite>:
 8033396:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 803339a:	461f      	mov	r7, r3
 803339c:	898b      	ldrh	r3, [r1, #12]
 803339e:	05db      	lsls	r3, r3, #23
 80333a0:	4605      	mov	r5, r0
 80333a2:	460c      	mov	r4, r1
 80333a4:	4616      	mov	r6, r2
 80333a6:	d505      	bpl.n	80333b4 <__swrite+0x1e>
 80333a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80333ac:	2302      	movs	r3, #2
 80333ae:	2200      	movs	r2, #0
 80333b0:	f000 f868 	bl	8033484 <_lseek_r>
 80333b4:	89a3      	ldrh	r3, [r4, #12]
 80333b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80333ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80333be:	81a3      	strh	r3, [r4, #12]
 80333c0:	4632      	mov	r2, r6
 80333c2:	463b      	mov	r3, r7
 80333c4:	4628      	mov	r0, r5
 80333c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80333ca:	f000 b817 	b.w	80333fc <_write_r>

080333ce <__sseek>:
 80333ce:	b510      	push	{r4, lr}
 80333d0:	460c      	mov	r4, r1
 80333d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80333d6:	f000 f855 	bl	8033484 <_lseek_r>
 80333da:	1c43      	adds	r3, r0, #1
 80333dc:	89a3      	ldrh	r3, [r4, #12]
 80333de:	bf15      	itete	ne
 80333e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80333e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80333e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80333ea:	81a3      	strheq	r3, [r4, #12]
 80333ec:	bf18      	it	ne
 80333ee:	81a3      	strhne	r3, [r4, #12]
 80333f0:	bd10      	pop	{r4, pc}

080333f2 <__sclose>:
 80333f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80333f6:	f000 b813 	b.w	8033420 <_close_r>
	...

080333fc <_write_r>:
 80333fc:	b538      	push	{r3, r4, r5, lr}
 80333fe:	4d07      	ldr	r5, [pc, #28]	; (803341c <_write_r+0x20>)
 8033400:	4604      	mov	r4, r0
 8033402:	4608      	mov	r0, r1
 8033404:	4611      	mov	r1, r2
 8033406:	2200      	movs	r2, #0
 8033408:	602a      	str	r2, [r5, #0]
 803340a:	461a      	mov	r2, r3
 803340c:	f7d4 f965 	bl	80076da <_write>
 8033410:	1c43      	adds	r3, r0, #1
 8033412:	d102      	bne.n	803341a <_write_r+0x1e>
 8033414:	682b      	ldr	r3, [r5, #0]
 8033416:	b103      	cbz	r3, 803341a <_write_r+0x1e>
 8033418:	6023      	str	r3, [r4, #0]
 803341a:	bd38      	pop	{r3, r4, r5, pc}
 803341c:	20002278 	.word	0x20002278

08033420 <_close_r>:
 8033420:	b538      	push	{r3, r4, r5, lr}
 8033422:	4d06      	ldr	r5, [pc, #24]	; (803343c <_close_r+0x1c>)
 8033424:	2300      	movs	r3, #0
 8033426:	4604      	mov	r4, r0
 8033428:	4608      	mov	r0, r1
 803342a:	602b      	str	r3, [r5, #0]
 803342c:	f7d4 f971 	bl	8007712 <_close>
 8033430:	1c43      	adds	r3, r0, #1
 8033432:	d102      	bne.n	803343a <_close_r+0x1a>
 8033434:	682b      	ldr	r3, [r5, #0]
 8033436:	b103      	cbz	r3, 803343a <_close_r+0x1a>
 8033438:	6023      	str	r3, [r4, #0]
 803343a:	bd38      	pop	{r3, r4, r5, pc}
 803343c:	20002278 	.word	0x20002278

08033440 <_fstat_r>:
 8033440:	b538      	push	{r3, r4, r5, lr}
 8033442:	4d07      	ldr	r5, [pc, #28]	; (8033460 <_fstat_r+0x20>)
 8033444:	2300      	movs	r3, #0
 8033446:	4604      	mov	r4, r0
 8033448:	4608      	mov	r0, r1
 803344a:	4611      	mov	r1, r2
 803344c:	602b      	str	r3, [r5, #0]
 803344e:	f7d4 f96c 	bl	800772a <_fstat>
 8033452:	1c43      	adds	r3, r0, #1
 8033454:	d102      	bne.n	803345c <_fstat_r+0x1c>
 8033456:	682b      	ldr	r3, [r5, #0]
 8033458:	b103      	cbz	r3, 803345c <_fstat_r+0x1c>
 803345a:	6023      	str	r3, [r4, #0]
 803345c:	bd38      	pop	{r3, r4, r5, pc}
 803345e:	bf00      	nop
 8033460:	20002278 	.word	0x20002278

08033464 <_isatty_r>:
 8033464:	b538      	push	{r3, r4, r5, lr}
 8033466:	4d06      	ldr	r5, [pc, #24]	; (8033480 <_isatty_r+0x1c>)
 8033468:	2300      	movs	r3, #0
 803346a:	4604      	mov	r4, r0
 803346c:	4608      	mov	r0, r1
 803346e:	602b      	str	r3, [r5, #0]
 8033470:	f7d4 f96b 	bl	800774a <_isatty>
 8033474:	1c43      	adds	r3, r0, #1
 8033476:	d102      	bne.n	803347e <_isatty_r+0x1a>
 8033478:	682b      	ldr	r3, [r5, #0]
 803347a:	b103      	cbz	r3, 803347e <_isatty_r+0x1a>
 803347c:	6023      	str	r3, [r4, #0]
 803347e:	bd38      	pop	{r3, r4, r5, pc}
 8033480:	20002278 	.word	0x20002278

08033484 <_lseek_r>:
 8033484:	b538      	push	{r3, r4, r5, lr}
 8033486:	4d07      	ldr	r5, [pc, #28]	; (80334a4 <_lseek_r+0x20>)
 8033488:	4604      	mov	r4, r0
 803348a:	4608      	mov	r0, r1
 803348c:	4611      	mov	r1, r2
 803348e:	2200      	movs	r2, #0
 8033490:	602a      	str	r2, [r5, #0]
 8033492:	461a      	mov	r2, r3
 8033494:	f7d4 f964 	bl	8007760 <_lseek>
 8033498:	1c43      	adds	r3, r0, #1
 803349a:	d102      	bne.n	80334a2 <_lseek_r+0x1e>
 803349c:	682b      	ldr	r3, [r5, #0]
 803349e:	b103      	cbz	r3, 80334a2 <_lseek_r+0x1e>
 80334a0:	6023      	str	r3, [r4, #0]
 80334a2:	bd38      	pop	{r3, r4, r5, pc}
 80334a4:	20002278 	.word	0x20002278

080334a8 <_malloc_usable_size_r>:
 80334a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80334ac:	1f18      	subs	r0, r3, #4
 80334ae:	2b00      	cmp	r3, #0
 80334b0:	bfbc      	itt	lt
 80334b2:	580b      	ldrlt	r3, [r1, r0]
 80334b4:	18c0      	addlt	r0, r0, r3
 80334b6:	4770      	bx	lr

080334b8 <_read_r>:
 80334b8:	b538      	push	{r3, r4, r5, lr}
 80334ba:	4d07      	ldr	r5, [pc, #28]	; (80334d8 <_read_r+0x20>)
 80334bc:	4604      	mov	r4, r0
 80334be:	4608      	mov	r0, r1
 80334c0:	4611      	mov	r1, r2
 80334c2:	2200      	movs	r2, #0
 80334c4:	602a      	str	r2, [r5, #0]
 80334c6:	461a      	mov	r2, r3
 80334c8:	f7d4 f8ea 	bl	80076a0 <_read>
 80334cc:	1c43      	adds	r3, r0, #1
 80334ce:	d102      	bne.n	80334d6 <_read_r+0x1e>
 80334d0:	682b      	ldr	r3, [r5, #0]
 80334d2:	b103      	cbz	r3, 80334d6 <_read_r+0x1e>
 80334d4:	6023      	str	r3, [r4, #0]
 80334d6:	bd38      	pop	{r3, r4, r5, pc}
 80334d8:	20002278 	.word	0x20002278

080334dc <_init>:
 80334dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80334de:	bf00      	nop
 80334e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80334e2:	bc08      	pop	{r3}
 80334e4:	469e      	mov	lr, r3
 80334e6:	4770      	bx	lr

080334e8 <_fini>:
 80334e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80334ea:	bf00      	nop
 80334ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80334ee:	bc08      	pop	{r3}
 80334f0:	469e      	mov	lr, r3
 80334f2:	4770      	bx	lr
