{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592702253651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592702253651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 09:17:33 2020 " "Processing started: Sun Jun 21 09:17:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592702253651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592702253651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dled_17990425 -c dled_17990425 " "Command: quartus_map --read_settings_files=on --write_settings_files=off dled_17990425 -c dled_17990425" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592702253662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1592702254065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt100k.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt100k.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt100k " "Found entity 1: cnt100k" {  } { { "cnt100k.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt100k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702254111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702254111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dled_17990425.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dled_17990425.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dled_17990425 " "Found entity 1: dled_17990425" {  } { { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702254111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702254111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt8 " "Found entity 1: cnt8" {  } { { "cnt8.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702254120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702254120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanled.v 1 1 " "Found 1 design units, including 1 entities, in source file scanled.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanled " "Found entity 1: scanled" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702254122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702254122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c12345678.v 2 2 " "Found 2 design units, including 2 entities, in source file c12345678.v" { { "Info" "ISGN_ENTITY_NAME" "1 C12345678_lpm_constant_v19 " "Found entity 1: C12345678_lpm_constant_v19" {  } { { "C12345678.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/C12345678.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702254123 ""} { "Info" "ISGN_ENTITY_NAME" "2 C12345678 " "Found entity 2: C12345678" {  } { { "C12345678.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/C12345678.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702254123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702254123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702254125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702254125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dled_17990425 " "Elaborating entity \"dled_17990425\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1592702254175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanled scanled:inst5 " "Elaborating entity \"scanled\" for hierarchy \"scanled:inst5\"" {  } { { "dled_17990425.bdf" "inst5" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 344 344 512 424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254180 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "dsel scanled.v(5) " "Verilog HDL warning at scanled.v(5): the port and data declarations for array port \"dsel\" do not specify the same range for each dimension" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 5 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Quartus II" 0 -1 1592702254181 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "dsel scanled.v(8) " "HDL warning at scanled.v(8): see declaration for object \"dsel\"" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 8 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592702254181 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(13) " "Verilog HDL Always Construct warning at scanled.v(13): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702254181 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(14) " "Verilog HDL Always Construct warning at scanled.v(14): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702254181 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(15) " "Verilog HDL Always Construct warning at scanled.v(15): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702254182 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(16) " "Verilog HDL Always Construct warning at scanled.v(16): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702254182 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(17) " "Verilog HDL Always Construct warning at scanled.v(17): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702254182 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(18) " "Verilog HDL Always Construct warning at scanled.v(18): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702254182 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(19) " "Verilog HDL Always Construct warning at scanled.v(19): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702254182 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(20) " "Verilog HDL Always Construct warning at scanled.v(20): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702254182 "|dled_17990425|scanled:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C12345678 C12345678:inst3 " "Elaborating entity \"C12345678\" for hierarchy \"C12345678:inst3\"" {  } { { "dled_17990425.bdf" "inst3" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 376 152 264 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C12345678_lpm_constant_v19 C12345678:inst3\|C12345678_lpm_constant_v19:C12345678_lpm_constant_v19_component " "Elaborating entity \"C12345678_lpm_constant_v19\" for hierarchy \"C12345678:inst3\|C12345678_lpm_constant_v19:C12345678_lpm_constant_v19_component\"" {  } { { "C12345678.v" "C12345678_lpm_constant_v19_component" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/C12345678.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 cnt8:inst1 " "Elaborating entity \"cnt8\" for hierarchy \"cnt8:inst1\"" {  } { { "dled_17990425.bdf" "inst1" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 288 144 288 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cnt8:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"cnt8:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt8.v" "LPM_COUNTER_component" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt8.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt8:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"cnt8:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt8.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt8.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592702254214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt8:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"cnt8:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254214 ""}  } { { "cnt8.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt8.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1592702254214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9ph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ph " "Found entity 1: cntr_9ph" {  } { { "db/cntr_9ph.tdf" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/db/cntr_9ph.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702254281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702254281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9ph cnt8:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_9ph:auto_generated " "Elaborating entity \"cntr_9ph\" for hierarchy \"cnt8:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_9ph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:inst4 " "Elaborating entity \"decode\" for hierarchy \"decode:inst4\"" {  } { { "dled_17990425.bdf" "inst4" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 400 552 720 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt100k cnt100k:inst " "Elaborating entity \"cnt100k\" for hierarchy \"cnt100k:inst\"" {  } { { "dled_17990425.bdf" "inst" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 160 344 488 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cnt100k:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"cnt100k:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt100k.v" "LPM_COUNTER_component" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt100k.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt100k:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"cnt100k:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt100k.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt100k.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592702254293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt100k:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"cnt100k:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 100000 " "Parameter \"lpm_modulus\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254293 ""}  } { { "cnt100k.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt100k.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1592702254293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dcj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dcj " "Found entity 1: cntr_dcj" {  } { { "db/cntr_dcj.tdf" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/db/cntr_dcj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702254353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702254353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dcj cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated " "Elaborating entity \"cntr_dcj\" for hierarchy \"cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eic " "Found entity 1: cmpr_eic" {  } { { "db/cmpr_eic.tdf" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/db/cmpr_eic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702254424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702254424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eic cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|cmpr_eic:cmpr1 " "Elaborating entity \"cmpr_eic\" for hierarchy \"cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|cmpr_eic:cmpr1\"" {  } { { "db/cntr_dcj.tdf" "cmpr1" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/db/cntr_dcj.tdf" 119 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702254424 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 432 848 1024 448 "seg\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592702254809 "|dled_17990425|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1592702254809 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1592702254923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1592702255166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592702255166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1592702255196 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1592702255196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1592702255196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1592702255196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592702255217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 09:17:35 2020 " "Processing ended: Sun Jun 21 09:17:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592702255217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592702255217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592702255217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592702255217 ""}
