$date
	Wed Sep 23 10:23:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module alwtb $end
$var wire 1 ! qseq $end
$var wire 1 " qcont $end
$var wire 1 # qcomb $end
$var reg 1 $ clk $end
$var reg 1 % d $end
$scope module al1 $end
$var wire 1 % d $end
$var reg 1 # q $end
$upscope $end
$scope module al2 $end
$var wire 1 $ clk $end
$var wire 1 % d $end
$var reg 1 ! q $end
$upscope $end
$scope module al3 $end
$var wire 1 % d $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
x#
x"
x!
$end
#10
0%
#20
1#
#30
1"
1%
#40
0#
0"
#60
0%
#70
1#
1"
#90
1%
#100
0#
0"
1$
#110
0!
#120
0%
#130
1#
1"
#150
1%
#160
0#
0"
0%
#170
1#
1"
#190
1%
#200
0#
0"
0$
#220
0%
#230
1#
1"
#250
1%
#260
0#
0"
#280
0%
#290
1#
1"
#300
1$
#310
1!
1%
#320
0#
0"
#340
0%
#350
1#
1"
#400
0$
#440
