Classic Timing Analyzer report for DCache
Thu Nov 18 09:19:46 2010
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'Clk'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                           ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                ; To                                                                                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 19.747 ns                        ; DAddress[3]                                         ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 22.727 ns                        ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DData[24]                                                                                                  ; Clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 27.100 ns                        ; DAddress[3]                                         ; DData[24]                                                                                                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.629 ns                        ; DAddress[27]                                        ; TagRam:TagRam|TagRam[15][20]                                                                               ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; 65.04 MHz ( period = 15.374 ns ) ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                     ;                                                                                                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                ; To                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 65.04 MHz ( period = 15.374 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 15.143 ns               ;
; N/A                                     ; 65.10 MHz ( period = 15.360 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 15.126 ns               ;
; N/A                                     ; 65.14 MHz ( period = 15.352 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 15.122 ns               ;
; N/A                                     ; 65.16 MHz ( period = 15.346 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 15.116 ns               ;
; N/A                                     ; 65.18 MHz ( period = 15.342 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 15.111 ns               ;
; N/A                                     ; 65.25 MHz ( period = 15.325 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 15.093 ns               ;
; N/A                                     ; 65.29 MHz ( period = 15.317 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 15.083 ns               ;
; N/A                                     ; 65.53 MHz ( period = 15.261 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 15.030 ns               ;
; N/A                                     ; 65.54 MHz ( period = 15.259 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 15.028 ns               ;
; N/A                                     ; 65.59 MHz ( period = 15.247 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 15.013 ns               ;
; N/A                                     ; 65.59 MHz ( period = 15.246 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 15.022 ns               ;
; N/A                                     ; 65.60 MHz ( period = 15.245 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 15.011 ns               ;
; N/A                                     ; 65.62 MHz ( period = 15.240 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 15.009 ns               ;
; N/A                                     ; 65.62 MHz ( period = 15.239 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 15.009 ns               ;
; N/A                                     ; 65.63 MHz ( period = 15.237 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 15.007 ns               ;
; N/A                                     ; 65.65 MHz ( period = 15.233 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 15.003 ns               ;
; N/A                                     ; 65.65 MHz ( period = 15.232 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 15.005 ns               ;
; N/A                                     ; 65.66 MHz ( period = 15.231 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 15.001 ns               ;
; N/A                                     ; 65.66 MHz ( period = 15.229 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.998 ns               ;
; N/A                                     ; 65.67 MHz ( period = 15.227 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.996 ns               ;
; N/A                                     ; 65.68 MHz ( period = 15.226 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.992 ns               ;
; N/A                                     ; 65.69 MHz ( period = 15.224 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 15.001 ns               ;
; N/A                                     ; 65.71 MHz ( period = 15.218 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.988 ns               ;
; N/A                                     ; 65.71 MHz ( period = 15.218 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.995 ns               ;
; N/A                                     ; 65.73 MHz ( period = 15.214 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.990 ns               ;
; N/A                                     ; 65.74 MHz ( period = 15.212 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.982 ns               ;
; N/A                                     ; 65.74 MHz ( period = 15.212 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.980 ns               ;
; N/A                                     ; 65.75 MHz ( period = 15.210 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.978 ns               ;
; N/A                                     ; 65.75 MHz ( period = 15.208 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.977 ns               ;
; N/A                                     ; 65.77 MHz ( period = 15.204 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.970 ns               ;
; N/A                                     ; 65.78 MHz ( period = 15.202 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.968 ns               ;
; N/A                                     ; 65.80 MHz ( period = 15.197 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.972 ns               ;
; N/A                                     ; 65.83 MHz ( period = 15.191 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.959 ns               ;
; N/A                                     ; 65.84 MHz ( period = 15.189 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.962 ns               ;
; N/A                                     ; 65.86 MHz ( period = 15.183 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.949 ns               ;
; N/A                                     ; 65.95 MHz ( period = 15.162 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~15                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.945 ns               ;
; N/A                                     ; 66.04 MHz ( period = 15.142 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~23                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.926 ns               ;
; N/A                                     ; 66.05 MHz ( period = 15.140 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~7                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.924 ns               ;
; N/A                                     ; 66.20 MHz ( period = 15.105 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.881 ns               ;
; N/A                                     ; 66.26 MHz ( period = 15.093 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.861 ns               ;
; N/A                                     ; 66.26 MHz ( period = 15.091 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.864 ns               ;
; N/A                                     ; 66.30 MHz ( period = 15.083 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.860 ns               ;
; N/A                                     ; 66.33 MHz ( period = 15.077 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.854 ns               ;
; N/A                                     ; 66.34 MHz ( period = 15.073 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.849 ns               ;
; N/A                                     ; 66.42 MHz ( period = 15.056 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.831 ns               ;
; N/A                                     ; 66.45 MHz ( period = 15.049 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~15                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.832 ns               ;
; N/A                                     ; 66.45 MHz ( period = 15.048 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.821 ns               ;
; N/A                                     ; 66.46 MHz ( period = 15.047 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~15                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.830 ns               ;
; N/A                                     ; 66.52 MHz ( period = 15.034 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~15                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.824 ns               ;
; N/A                                     ; 66.54 MHz ( period = 15.029 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~23                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.813 ns               ;
; N/A                                     ; 66.54 MHz ( period = 15.028 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~15                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.811 ns               ;
; N/A                                     ; 66.55 MHz ( period = 15.027 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~23                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.811 ns               ;
; N/A                                     ; 66.55 MHz ( period = 15.027 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~7                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.811 ns               ;
; N/A                                     ; 66.56 MHz ( period = 15.025 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~7                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.809 ns               ;
; N/A                                     ; 66.60 MHz ( period = 15.014 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~23                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.805 ns               ;
; N/A                                     ; 66.61 MHz ( period = 15.012 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~7                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.803 ns               ;
; N/A                                     ; 66.63 MHz ( period = 15.008 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~23                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.792 ns               ;
; N/A                                     ; 66.64 MHz ( period = 15.006 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~7                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.790 ns               ;
; N/A                                     ; 66.67 MHz ( period = 14.999 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.757 ns               ;
; N/A                                     ; 66.76 MHz ( period = 14.980 ns )                    ; DCacheControl:DCacheControl|Count[1]                ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.756 ns               ;
; N/A                                     ; 66.76 MHz ( period = 14.980 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.748 ns               ;
; N/A                                     ; 66.76 MHz ( period = 14.978 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.746 ns               ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; DCacheControl:DCacheControl|Count[1]                ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.739 ns               ;
; N/A                                     ; 66.82 MHz ( period = 14.965 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.740 ns               ;
; N/A                                     ; 66.84 MHz ( period = 14.962 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.724 ns               ;
; N/A                                     ; 66.85 MHz ( period = 14.959 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.727 ns               ;
; N/A                                     ; 66.85 MHz ( period = 14.958 ns )                    ; DCacheControl:DCacheControl|Count[1]                ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.735 ns               ;
; N/A                                     ; 66.88 MHz ( period = 14.952 ns )                    ; DCacheControl:DCacheControl|Count[1]                ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.729 ns               ;
; N/A                                     ; 66.89 MHz ( period = 14.949 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.715 ns               ;
; N/A                                     ; 66.90 MHz ( period = 14.948 ns )                    ; DCacheControl:DCacheControl|Count[1]                ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.724 ns               ;
; N/A                                     ; 66.97 MHz ( period = 14.933 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~3                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.710 ns               ;
; N/A                                     ; 66.97 MHz ( period = 14.931 ns )                    ; DCacheControl:DCacheControl|Count[1]                ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.706 ns               ;
; N/A                                     ; 66.99 MHz ( period = 14.928 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.696 ns               ;
; N/A                                     ; 67.01 MHz ( period = 14.923 ns )                    ; DCacheControl:DCacheControl|Count[1]                ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk        ; Clk      ; None                        ; None                      ; 14.696 ns               ;
; N/A                                     ; 67.02 MHz ( period = 14.922 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.680 ns               ;
; N/A                                     ; 67.03 MHz ( period = 14.918 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.684 ns               ;
; N/A                                     ; 67.15 MHz ( period = 14.893 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~15                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.683 ns               ;
; N/A                                     ; 67.17 MHz ( period = 14.888 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~6                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.661 ns               ;
; N/A                                     ; 67.18 MHz ( period = 14.886 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.644 ns               ;
; N/A                                     ; 67.19 MHz ( period = 14.884 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.642 ns               ;
; N/A                                     ; 67.24 MHz ( period = 14.873 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~23                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.664 ns               ;
; N/A                                     ; 67.24 MHz ( period = 14.871 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~7                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.662 ns               ;
; N/A                                     ; 67.24 MHz ( period = 14.871 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.636 ns               ;
; N/A                                     ; 67.27 MHz ( period = 14.865 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.623 ns               ;
; N/A                                     ; 67.34 MHz ( period = 14.849 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.611 ns               ;
; N/A                                     ; 67.35 MHz ( period = 14.847 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.609 ns               ;
; N/A                                     ; 67.40 MHz ( period = 14.836 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.602 ns               ;
; N/A                                     ; 67.41 MHz ( period = 14.834 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.603 ns               ;
; N/A                                     ; 67.41 MHz ( period = 14.834 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.600 ns               ;
; N/A                                     ; 67.42 MHz ( period = 14.833 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk        ; Clk      ; None                        ; None                      ; 14.602 ns               ;
; N/A                                     ; 67.44 MHz ( period = 14.828 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.590 ns               ;
; N/A                                     ; 67.45 MHz ( period = 14.825 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk        ; Clk      ; None                        ; None                      ; 14.591 ns               ;
; N/A                                     ; 67.46 MHz ( period = 14.824 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.599 ns               ;
; N/A                                     ; 67.47 MHz ( period = 14.821 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.594 ns               ;
; N/A                                     ; 67.48 MHz ( period = 14.820 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~3                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.597 ns               ;
; N/A                                     ; 67.49 MHz ( period = 14.818 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~3                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.595 ns               ;
; N/A                                     ; 67.50 MHz ( period = 14.815 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.583 ns               ;
; N/A                                     ; 67.50 MHz ( period = 14.815 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.581 ns               ;
; N/A                                     ; 67.51 MHz ( period = 14.813 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.581 ns               ;
; N/A                                     ; 67.53 MHz ( period = 14.809 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.567 ns               ;
; N/A                                     ; 67.54 MHz ( period = 14.807 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk        ; Clk      ; None                        ; None                      ; 14.575 ns               ;
; N/A                                     ; 67.54 MHz ( period = 14.807 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.565 ns               ;
; N/A                                     ; 67.54 MHz ( period = 14.805 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.571 ns               ;
; N/A                                     ; 67.54 MHz ( period = 14.805 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~3                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.589 ns               ;
; N/A                                     ; 67.55 MHz ( period = 14.803 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.569 ns               ;
; N/A                                     ; 67.57 MHz ( period = 14.800 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.566 ns               ;
; N/A                                     ; 67.57 MHz ( period = 14.800 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.575 ns               ;
; N/A                                     ; 67.57 MHz ( period = 14.799 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~3                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.576 ns               ;
; N/A                                     ; 67.58 MHz ( period = 14.797 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~14                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.570 ns               ;
; N/A                                     ; 67.59 MHz ( period = 14.795 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~19                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.572 ns               ;
; N/A                                     ; 67.59 MHz ( period = 14.794 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.562 ns               ;
; N/A                                     ; 67.59 MHz ( period = 14.794 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.559 ns               ;
; N/A                                     ; 67.61 MHz ( period = 14.791 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.559 ns               ;
; N/A                                     ; 67.61 MHz ( period = 14.790 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.563 ns               ;
; N/A                                     ; 67.62 MHz ( period = 14.788 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.546 ns               ;
; N/A                                     ; 67.63 MHz ( period = 14.786 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk        ; Clk      ; None                        ; None                      ; 14.552 ns               ;
; N/A                                     ; 67.64 MHz ( period = 14.784 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.550 ns               ;
; N/A                                     ; 67.65 MHz ( period = 14.781 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.550 ns               ;
; N/A                                     ; 67.68 MHz ( period = 14.776 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.546 ns               ;
; N/A                                     ; 67.68 MHz ( period = 14.775 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~6                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.548 ns               ;
; N/A                                     ; 67.69 MHz ( period = 14.774 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~20                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.542 ns               ;
; N/A                                     ; 67.69 MHz ( period = 14.773 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~6                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.546 ns               ;
; N/A                                     ; 67.70 MHz ( period = 14.772 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk        ; Clk      ; None                        ; None                      ; 14.541 ns               ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1 ; Clk        ; Clk      ; None                        ; None                      ; 14.540 ns               ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1 ; Clk        ; Clk      ; None                        ; None                      ; 14.536 ns               ;
; N/A                                     ; 67.71 MHz ( period = 14.768 ns )                    ; DCacheControl:DCacheControl|Count[1]                ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~15                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.558 ns               ;
; N/A                                     ; 67.75 MHz ( period = 14.760 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1 ; Clk        ; Clk      ; None                        ; None                      ; 14.528 ns               ;
; N/A                                     ; 67.75 MHz ( period = 14.760 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~6                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.540 ns               ;
; N/A                                     ; 67.78 MHz ( period = 14.754 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~6                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.527 ns               ;
; N/A                                     ; 67.79 MHz ( period = 14.752 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.522 ns               ;
; N/A                                     ; 67.81 MHz ( period = 14.748 ns )                    ; DCacheControl:DCacheControl|Count[1]                ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~23                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.539 ns               ;
; N/A                                     ; 67.82 MHz ( period = 14.746 ns )                    ; DCacheControl:DCacheControl|Count[1]                ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~7                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.537 ns               ;
; N/A                                     ; 67.85 MHz ( period = 14.739 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.508 ns               ;
; N/A                                     ; 67.87 MHz ( period = 14.733 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 ; Clk        ; Clk      ; None                        ; None                      ; 14.501 ns               ;
; N/A                                     ; 67.88 MHz ( period = 14.732 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~10                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.515 ns               ;
; N/A                                     ; 67.89 MHz ( period = 14.730 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.495 ns               ;
; N/A                                     ; 67.92 MHz ( period = 14.724 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.492 ns               ;
; N/A                                     ; 67.93 MHz ( period = 14.720 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk        ; Clk      ; None                        ; None                      ; 14.489 ns               ;
; N/A                                     ; 67.94 MHz ( period = 14.718 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk        ; Clk      ; None                        ; None                      ; 14.487 ns               ;
; N/A                                     ; 67.94 MHz ( period = 14.718 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~3                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.502 ns               ;
; N/A                                     ; 67.97 MHz ( period = 14.712 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk        ; Clk      ; None                        ; None                      ; 14.478 ns               ;
; N/A                                     ; 67.98 MHz ( period = 14.711 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem~21                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.496 ns               ;
; N/A                                     ; 67.98 MHz ( period = 14.710 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk        ; Clk      ; None                        ; None                      ; 14.476 ns               ;
; N/A                                     ; 67.99 MHz ( period = 14.709 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem~5                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.494 ns               ;
; N/A                                     ; 68.00 MHz ( period = 14.705 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk        ; Clk      ; None                        ; None                      ; 14.481 ns               ;
; N/A                                     ; 68.03 MHz ( period = 14.700 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 ; Clk        ; Clk      ; None                        ; None                      ; 14.466 ns               ;
; N/A                                     ; 68.03 MHz ( period = 14.699 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk        ; Clk      ; None                        ; None                      ; 14.468 ns               ;
; N/A                                     ; 68.03 MHz ( period = 14.699 ns )                    ; DCacheControl:DCacheControl|Count[1]                ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.474 ns               ;
; N/A                                     ; 68.04 MHz ( period = 14.697 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk        ; Clk      ; None                        ; None                      ; 14.470 ns               ;
; N/A                                     ; 68.05 MHz ( period = 14.694 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk        ; Clk      ; None                        ; None                      ; 14.462 ns               ;
; N/A                                     ; 68.06 MHz ( period = 14.693 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.462 ns               ;
; N/A                                     ; 68.06 MHz ( period = 14.692 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk        ; Clk      ; None                        ; None                      ; 14.460 ns               ;
; N/A                                     ; 68.07 MHz ( period = 14.691 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk        ; Clk      ; None                        ; None                      ; 14.457 ns               ;
; N/A                                     ; 68.07 MHz ( period = 14.690 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~28                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.458 ns               ;
; N/A                                     ; 68.09 MHz ( period = 14.687 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.453 ns               ;
; N/A                                     ; 68.10 MHz ( period = 14.685 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.451 ns               ;
; N/A                                     ; 68.10 MHz ( period = 14.684 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~14                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.457 ns               ;
; N/A                                     ; 68.11 MHz ( period = 14.682 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~4                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.466 ns               ;
; N/A                                     ; 68.11 MHz ( period = 14.682 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~19                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.459 ns               ;
; N/A                                     ; 68.11 MHz ( period = 14.682 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~14                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.455 ns               ;
; N/A                                     ; 68.12 MHz ( period = 14.680 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.453 ns               ;
; N/A                                     ; 68.12 MHz ( period = 14.680 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~19                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.457 ns               ;
; N/A                                     ; 68.12 MHz ( period = 14.679 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 ; Clk        ; Clk      ; None                        ; None                      ; 14.449 ns               ;
; N/A                                     ; 68.12 MHz ( period = 14.679 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk        ; Clk      ; None                        ; None                      ; 14.454 ns               ;
; N/A                                     ; 68.13 MHz ( period = 14.678 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.446 ns               ;
; N/A                                     ; 68.14 MHz ( period = 14.676 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.444 ns               ;
; N/A                                     ; 68.15 MHz ( period = 14.673 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk        ; Clk      ; None                        ; None                      ; 14.439 ns               ;
; N/A                                     ; 68.15 MHz ( period = 14.673 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk        ; Clk      ; None                        ; None                      ; 14.441 ns               ;
; N/A                                     ; 68.16 MHz ( period = 14.672 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.445 ns               ;
; N/A                                     ; 68.16 MHz ( period = 14.671 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk        ; Clk      ; None                        ; None                      ; 14.437 ns               ;
; N/A                                     ; 68.17 MHz ( period = 14.669 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~14                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.449 ns               ;
; N/A                                     ; 68.18 MHz ( period = 14.668 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.437 ns               ;
; N/A                                     ; 68.18 MHz ( period = 14.667 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~19                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.451 ns               ;
; N/A                                     ; 68.18 MHz ( period = 14.666 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.435 ns               ;
; N/A                                     ; 68.18 MHz ( period = 14.666 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.432 ns               ;
; N/A                                     ; 68.19 MHz ( period = 14.664 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~3                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.448 ns               ;
; N/A                                     ; 68.20 MHz ( period = 14.663 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.433 ns               ;
; N/A                                     ; 68.20 MHz ( period = 14.663 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.438 ns               ;
; N/A                                     ; 68.20 MHz ( period = 14.663 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem~7                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.448 ns               ;
; N/A                                     ; 68.20 MHz ( period = 14.663 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~14                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.436 ns               ;
; N/A                                     ; 68.20 MHz ( period = 14.662 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk        ; Clk      ; None                        ; None                      ; 14.430 ns               ;
; N/A                                     ; 68.21 MHz ( period = 14.661 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.431 ns               ;
; N/A                                     ; 68.21 MHz ( period = 14.661 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~20                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.429 ns               ;
; N/A                                     ; 68.21 MHz ( period = 14.661 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~19                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.438 ns               ;
; N/A                                     ; 68.22 MHz ( period = 14.659 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk        ; Clk      ; None                        ; None                      ; 14.428 ns               ;
; N/A                                     ; 68.22 MHz ( period = 14.659 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.434 ns               ;
; N/A                                     ; 68.22 MHz ( period = 14.659 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~20                                                          ; Clk        ; Clk      ; None                        ; None                      ; 14.427 ns               ;
; N/A                                     ; 68.22 MHz ( period = 14.658 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk        ; Clk      ; None                        ; None                      ; 14.431 ns               ;
; N/A                                     ; 68.23 MHz ( period = 14.657 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk        ; Clk      ; None                        ; None                      ; 14.426 ns               ;
; N/A                                     ; 68.23 MHz ( period = 14.657 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1 ; Clk        ; Clk      ; None                        ; None                      ; 14.427 ns               ;
; N/A                                     ; 68.23 MHz ( period = 14.657 ns )                    ; WriteBufferControl:WriteBufferControl|wb_flush      ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1 ; Clk        ; Clk      ; None                        ; None                      ; 14.423 ns               ;
; N/A                                     ; 68.23 MHz ( period = 14.657 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.425 ns               ;
; N/A                                     ; 68.24 MHz ( period = 14.655 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1 ; Clk        ; Clk      ; None                        ; None                      ; 14.425 ns               ;
; N/A                                     ; 68.24 MHz ( period = 14.655 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[4] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1 ; Clk        ; Clk      ; None                        ; None                      ; 14.421 ns               ;
; N/A                                     ; 68.25 MHz ( period = 14.653 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.429 ns               ;
; N/A                                     ; 68.25 MHz ( period = 14.653 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.418 ns               ;
; N/A                                     ; 68.25 MHz ( period = 14.652 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[5] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk        ; Clk      ; None                        ; None                      ; 14.418 ns               ;
; N/A                                     ; 68.26 MHz ( period = 14.649 ns )                    ; DCacheControl:DCacheControl|Count[2]                ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk        ; Clk      ; None                        ; None                      ; 14.422 ns               ;
; N/A                                     ; 68.27 MHz ( period = 14.648 ns )                    ; DCacheControl:DCacheControl|Count[0]                ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk        ; Clk      ; None                        ; None                      ; 14.425 ns               ;
; N/A                                     ; 68.27 MHz ( period = 14.648 ns )                    ; WriteBufferControl:WriteBufferControl|FlushCount[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~9                                                           ; Clk        ; Clk      ; None                        ; None                      ; 14.431 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                     ;                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+------------------------------------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From        ; To                                                                                                         ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 19.747 ns  ; DAddress[3] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 19.733 ns  ; DAddress[3] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 19.725 ns  ; DAddress[3] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 19.719 ns  ; DAddress[3] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk      ;
; N/A                                     ; None                                                ; 19.715 ns  ; DAddress[3] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk      ;
; N/A                                     ; None                                                ; 19.698 ns  ; DAddress[3] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk      ;
; N/A                                     ; None                                                ; 19.690 ns  ; DAddress[3] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk      ;
; N/A                                     ; None                                                ; 19.535 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~15                                                          ; Clk      ;
; N/A                                     ; None                                                ; 19.515 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~23                                                          ; Clk      ;
; N/A                                     ; None                                                ; 19.513 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~7                                                           ; Clk      ;
; N/A                                     ; None                                                ; 19.466 ns  ; DAddress[3] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 19.372 ns  ; DAddress[3] ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk      ;
; N/A                                     ; None                                                ; 19.335 ns  ; DAddress[3] ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk      ;
; N/A                                     ; None                                                ; 19.322 ns  ; DAddress[3] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk      ;
; N/A                                     ; None                                                ; 19.306 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~3                                                           ; Clk      ;
; N/A                                     ; None                                                ; 19.301 ns  ; DAddress[3] ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 19.295 ns  ; DAddress[3] ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 19.291 ns  ; DAddress[3] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 19.261 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~6                                                           ; Clk      ;
; N/A                                     ; None                                                ; 19.206 ns  ; DAddress[3] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk      ;
; N/A                                     ; None                                                ; 19.198 ns  ; DAddress[3] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk      ;
; N/A                                     ; None                                                ; 19.180 ns  ; DAddress[3] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk      ;
; N/A                                     ; None                                                ; 19.173 ns  ; DAddress[3] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk      ;
; N/A                                     ; None                                                ; 19.170 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~14                                                          ; Clk      ;
; N/A                                     ; None                                                ; 19.168 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~19                                                          ; Clk      ;
; N/A                                     ; None                                                ; 19.164 ns  ; DAddress[3] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk      ;
; N/A                                     ; None                                                ; 19.159 ns  ; DAddress[3] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk      ;
; N/A                                     ; None                                                ; 19.154 ns  ; DAddress[3] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk      ;
; N/A                                     ; None                                                ; 19.149 ns  ; DAddress[3] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk      ;
; N/A                                     ; None                                                ; 19.147 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~20                                                          ; Clk      ;
; N/A                                     ; None                                                ; 19.145 ns  ; DAddress[3] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk      ;
; N/A                                     ; None                                                ; 19.143 ns  ; DAddress[3] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1 ; Clk      ;
; N/A                                     ; None                                                ; 19.143 ns  ; DAddress[3] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1 ; Clk      ;
; N/A                                     ; None                                                ; 19.133 ns  ; DAddress[3] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1 ; Clk      ;
; N/A                                     ; None                                                ; 19.125 ns  ; DAddress[3] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk      ;
; N/A                                     ; None                                                ; 19.112 ns  ; DAddress[3] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk      ;
; N/A                                     ; None                                                ; 19.106 ns  ; DAddress[3] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 ; Clk      ;
; N/A                                     ; None                                                ; 19.105 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~10                                                          ; Clk      ;
; N/A                                     ; None                                                ; 19.097 ns  ; DAddress[3] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk      ;
; N/A                                     ; None                                                ; 19.091 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~3                                                           ; Clk      ;
; N/A                                     ; None                                                ; 19.084 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem~21                                                          ; Clk      ;
; N/A                                     ; None                                                ; 19.082 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem~5                                                           ; Clk      ;
; N/A                                     ; None                                                ; 19.074 ns  ; DAddress[4] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 19.073 ns  ; DAddress[3] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 ; Clk      ;
; N/A                                     ; None                                                ; 19.063 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~28                                                          ; Clk      ;
; N/A                                     ; None                                                ; 19.060 ns  ; DAddress[4] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 19.055 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~4                                                           ; Clk      ;
; N/A                                     ; None                                                ; 19.052 ns  ; DAddress[4] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 19.052 ns  ; DAddress[3] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 ; Clk      ;
; N/A                                     ; None                                                ; 19.046 ns  ; DAddress[4] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk      ;
; N/A                                     ; None                                                ; 19.042 ns  ; DAddress[4] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk      ;
; N/A                                     ; None                                                ; 19.036 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem~7                                                           ; Clk      ;
; N/A                                     ; None                                                ; 19.035 ns  ; DAddress[3] ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk      ;
; N/A                                     ; None                                                ; 19.025 ns  ; DAddress[4] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk      ;
; N/A                                     ; None                                                ; 19.021 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~9                                                           ; Clk      ;
; N/A                                     ; None                                                ; 19.017 ns  ; DAddress[4] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk      ;
; N/A                                     ; None                                                ; 19.015 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~17                                                          ; Clk      ;
; N/A                                     ; None                                                ; 19.014 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~6                                                           ; Clk      ;
; N/A                                     ; None                                                ; 19.013 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~7                                                           ; Clk      ;
; N/A                                     ; None                                                ; 19.012 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~1                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.994 ns  ; DAddress[3] ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 18.988 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m0|wb_mem~6                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.982 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~0                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.968 ns  ; DAddress[3] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 ; Clk      ;
; N/A                                     ; None                                                ; 18.968 ns  ; DAddress[3] ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk      ;
; N/A                                     ; None                                                ; 18.967 ns  ; DAddress[3] ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 ; Clk      ;
; N/A                                     ; None                                                ; 18.958 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem~23                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.956 ns  ; DAddress[3] ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 ; Clk      ;
; N/A                                     ; None                                                ; 18.941 ns  ; DAddress[3] ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk      ;
; N/A                                     ; None                                                ; 18.924 ns  ; DAddress[3] ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk      ;
; N/A                                     ; None                                                ; 18.914 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~22                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.911 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~14                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.910 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~12                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.905 ns  ; DAddress[3] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk      ;
; N/A                                     ; None                                                ; 18.885 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m0|wb_mem~5                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.882 ns  ; DAddress[3] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk      ;
; N/A                                     ; None                                                ; 18.879 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~23                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.875 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~11                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.873 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~2                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.868 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~18                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.867 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~2                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.862 ns  ; DAddress[4] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~15                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.857 ns  ; DAddress[3] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk      ;
; N/A                                     ; None                                                ; 18.856 ns  ; DAddress[3] ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk      ;
; N/A                                     ; None                                                ; 18.855 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~0                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.855 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~1                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.852 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m0|wb_mem~14                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.846 ns  ; DAddress[3] ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk      ;
; N/A                                     ; None                                                ; 18.845 ns  ; DAddress[3] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk      ;
; N/A                                     ; None                                                ; 18.842 ns  ; DAddress[4] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~23                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.841 ns  ; DAddress[3] ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk      ;
; N/A                                     ; None                                                ; 18.840 ns  ; DAddress[4] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~7                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.840 ns  ; DAddress[3] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1 ; Clk      ;
; N/A                                     ; None                                                ; 18.839 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~4                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.835 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~20                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.833 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~12                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.832 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~3                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.831 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~2                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.830 ns  ; DAddress[3] ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk      ;
; N/A                                     ; None                                                ; 18.822 ns  ; DAddress[3] ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk      ;
; N/A                                     ; None                                                ; 18.820 ns  ; DAddress[3] ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk      ;
; N/A                                     ; None                                                ; 18.810 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m5|wb_mem~4                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.804 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m5|wb_mem~12                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.799 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~1                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.797 ns  ; DAddress[3] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk      ;
; N/A                                     ; None                                                ; 18.796 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~2                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.793 ns  ; DAddress[4] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 18.793 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~18                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.791 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~11                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.786 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~19                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.782 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem~22                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.780 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~31                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.779 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m0|wb_mem~13                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.779 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem~6                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.770 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~16                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.761 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~6                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.759 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~0                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.758 ns  ; DAddress[3] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 ; Clk      ;
; N/A                                     ; None                                                ; 18.757 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m5|wb_mem~22                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.757 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m5|wb_mem~6                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.746 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~19                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.744 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~16                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.741 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~0                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.724 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~15                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.722 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~9                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.721 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~7                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.717 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m5|wb_mem~20                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.715 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem~13                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.699 ns  ; DAddress[4] ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk      ;
; N/A                                     ; None                                                ; 18.696 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~11                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.696 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~3                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.692 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~20                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.673 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~19                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.673 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~22                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.672 ns  ; DAddress[3] ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1 ; Clk      ;
; N/A                                     ; None                                                ; 18.671 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~4                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.671 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~6                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.670 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~11                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.667 ns  ; mSDR_TxD    ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 18.664 ns  ; DAddress[3] ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 ; Clk      ;
; N/A                                     ; None                                                ; 18.662 ns  ; DAddress[4] ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk      ;
; N/A                                     ; None                                                ; 18.660 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m5|wb_mem~14                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.659 ns  ; DAddress[3] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1 ; Clk      ;
; N/A                                     ; None                                                ; 18.653 ns  ; mSDR_TxD    ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 18.651 ns  ; DAddress[3] ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1 ; Clk      ;
; N/A                                     ; None                                                ; 18.649 ns  ; DAddress[4] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6 ; Clk      ;
; N/A                                     ; None                                                ; 18.645 ns  ; mSDR_TxD    ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 18.640 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~18                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.639 ns  ; mSDR_TxD    ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk      ;
; N/A                                     ; None                                                ; 18.636 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~8                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.635 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m0|wb_mem~26                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.635 ns  ; mSDR_TxD    ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk      ;
; N/A                                     ; None                                                ; 18.633 ns  ; DAddress[4] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~3                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.628 ns  ; DAddress[4] ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 18.626 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~17                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.622 ns  ; DAddress[4] ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 18.618 ns  ; DAddress[4] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5 ; Clk      ;
; N/A                                     ; None                                                ; 18.618 ns  ; mSDR_TxD    ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk      ;
; N/A                                     ; None                                                ; 18.617 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~8                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.614 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~12                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.610 ns  ; mSDR_TxD    ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk      ;
; N/A                                     ; None                                                ; 18.608 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~17                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.606 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem~2                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.605 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~21                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.605 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~5                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.603 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~16                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.600 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~1                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.598 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~17                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.598 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~9                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.598 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~10                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.596 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m0|wb_mem~4                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.590 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~18                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.588 ns  ; DAddress[4] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~6                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.588 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~14                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.582 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~22                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.576 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~31                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.555 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem~15                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.554 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~21                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.552 ns  ; DAddress[3] ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk      ;
; N/A                                     ; None                                                ; 18.551 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem~4                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.544 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~13                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.541 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~5                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.539 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~22                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.533 ns  ; DAddress[4] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk      ;
; N/A                                     ; None                                                ; 18.528 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~8                                                           ; Clk      ;
; N/A                                     ; None                                                ; 18.525 ns  ; DAddress[4] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk      ;
; N/A                                     ; None                                                ; 18.523 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~31                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.523 ns  ; DAddress[3] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk      ;
; N/A                                     ; None                                                ; 18.518 ns  ; DAddress[3] ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk      ;
; N/A                                     ; None                                                ; 18.515 ns  ; DAddress[3] ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk      ;
; N/A                                     ; None                                                ; 18.512 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~10                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.507 ns  ; DAddress[4] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2 ; Clk      ;
; N/A                                     ; None                                                ; 18.506 ns  ; DAddress[3] ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7 ; Clk      ;
; N/A                                     ; None                                                ; 18.500 ns  ; DAddress[4] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk      ;
; N/A                                     ; None                                                ; 18.497 ns  ; DAddress[4] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~14                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.495 ns  ; DAddress[4] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~19                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.491 ns  ; DAddress[4] ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk      ;
; N/A                                     ; None                                                ; 18.486 ns  ; DAddress[4] ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3 ; Clk      ;
; N/A                                     ; None                                                ; 18.486 ns  ; DAddress[3] ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~16                                                          ; Clk      ;
; N/A                                     ; None                                                ; 18.481 ns  ; DAddress[4] ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4 ; Clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;             ;                                                                                                            ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                  ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 22.727 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 22.614 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 22.612 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 22.599 ns  ; DCacheControl:DCacheControl|Count[0]                  ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 22.593 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 22.458 ns  ; DCacheControl:DCacheControl|Count[2]                  ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 22.333 ns  ; DCacheControl:DCacheControl|Count[1]                  ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 22.314 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 22.201 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 22.199 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 22.186 ns  ; DCacheControl:DCacheControl|Count[0]                  ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 22.180 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 22.045 ns  ; DCacheControl:DCacheControl|Count[2]                  ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 21.929 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v0|wb_val[0]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.920 ns  ; DCacheControl:DCacheControl|Count[1]                  ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 21.910 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v0|wb_val[2]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.901 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v1|wb_val[3]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.733 ns  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][20] ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.712 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v1|wb_val[0]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.703 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; DData[23] ; Clk        ;
; N/A                                     ; None                                                ; 21.660 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v5|wb_val[0]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.607 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; MData[0]  ; Clk        ;
; N/A                                     ; None                                                ; 21.590 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; DData[23] ; Clk        ;
; N/A                                     ; None                                                ; 21.588 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; DData[23] ; Clk        ;
; N/A                                     ; None                                                ; 21.575 ns  ; DCacheControl:DCacheControl|Count[0]                  ; DData[23] ; Clk        ;
; N/A                                     ; None                                                ; 21.574 ns  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][8]  ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.569 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; DData[23] ; Clk        ;
; N/A                                     ; None                                                ; 21.554 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v1|wb_val[2]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.516 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v0|wb_val[0]     ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 21.513 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v0|wb_val[1]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.510 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v4|wb_val[1]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.502 ns  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][16] ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.497 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v0|wb_val[2]     ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 21.497 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v4|wb_val[0]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.494 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; MData[0]  ; Clk        ;
; N/A                                     ; None                                                ; 21.492 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; MData[0]  ; Clk        ;
; N/A                                     ; None                                                ; 21.488 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v1|wb_val[3]     ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 21.479 ns  ; DCacheControl:DCacheControl|Count[0]                  ; MData[0]  ; Clk        ;
; N/A                                     ; None                                                ; 21.473 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; MData[0]  ; Clk        ;
; N/A                                     ; None                                                ; 21.448 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; MData[3]  ; Clk        ;
; N/A                                     ; None                                                ; 21.438 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v5|wb_val[1]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.434 ns  ; DCacheControl:DCacheControl|Count[2]                  ; DData[23] ; Clk        ;
; N/A                                     ; None                                                ; 21.396 ns  ; TagRam:TagRam|TagOut[20]                              ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.394 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; DData[20] ; Clk        ;
; N/A                                     ; None                                                ; 21.384 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; DData[17] ; Clk        ;
; N/A                                     ; None                                                ; 21.376 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v0|wb_val[3]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.369 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; DData[14] ; Clk        ;
; N/A                                     ; None                                                ; 21.364 ns  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][12] ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.360 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; MData[5]  ; Clk        ;
; N/A                                     ; None                                                ; 21.359 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; DData[26] ; Clk        ;
; N/A                                     ; None                                                ; 21.358 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; MData[6]  ; Clk        ;
; N/A                                     ; None                                                ; 21.348 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v1|wb_val[1]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.341 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v2|wb_val[0]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.338 ns  ; DCacheControl:DCacheControl|Count[2]                  ; MData[0]  ; Clk        ;
; N/A                                     ; None                                                ; 21.335 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; MData[3]  ; Clk        ;
; N/A                                     ; None                                                ; 21.333 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; MData[3]  ; Clk        ;
; N/A                                     ; None                                                ; 21.328 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; DData[19] ; Clk        ;
; N/A                                     ; None                                                ; 21.327 ns  ; TagRam:TagRam|TagOut[19]                              ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.320 ns  ; DCacheControl:DCacheControl|Count[0]                  ; MData[3]  ; Clk        ;
; N/A                                     ; None                                                ; 21.314 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; MData[3]  ; Clk        ;
; N/A                                     ; None                                                ; 21.309 ns  ; DCacheControl:DCacheControl|Count[1]                  ; DData[23] ; Clk        ;
; N/A                                     ; None                                                ; 21.303 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; MData[8]  ; Clk        ;
; N/A                                     ; None                                                ; 21.299 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v1|wb_val[0]     ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 21.286 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; DData[18] ; Clk        ;
; N/A                                     ; None                                                ; 21.281 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; DData[20] ; Clk        ;
; N/A                                     ; None                                                ; 21.279 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; DData[20] ; Clk        ;
; N/A                                     ; None                                                ; 21.272 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v2|wb_val[2]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.271 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; DData[17] ; Clk        ;
; N/A                                     ; None                                                ; 21.269 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; DData[17] ; Clk        ;
; N/A                                     ; None                                                ; 21.266 ns  ; DCacheControl:DCacheControl|Count[0]                  ; DData[20] ; Clk        ;
; N/A                                     ; None                                                ; 21.260 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; DData[20] ; Clk        ;
; N/A                                     ; None                                                ; 21.256 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; DData[14] ; Clk        ;
; N/A                                     ; None                                                ; 21.256 ns  ; DCacheControl:DCacheControl|Count[0]                  ; DData[17] ; Clk        ;
; N/A                                     ; None                                                ; 21.254 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; DData[14] ; Clk        ;
; N/A                                     ; None                                                ; 21.250 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; DData[17] ; Clk        ;
; N/A                                     ; None                                                ; 21.247 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v5|wb_val[0]     ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 21.247 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; MData[5]  ; Clk        ;
; N/A                                     ; None                                                ; 21.246 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; DData[26] ; Clk        ;
; N/A                                     ; None                                                ; 21.245 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; MData[5]  ; Clk        ;
; N/A                                     ; None                                                ; 21.245 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; MData[6]  ; Clk        ;
; N/A                                     ; None                                                ; 21.244 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; DData[26] ; Clk        ;
; N/A                                     ; None                                                ; 21.243 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; MData[6]  ; Clk        ;
; N/A                                     ; None                                                ; 21.241 ns  ; DCacheControl:DCacheControl|Count[0]                  ; DData[14] ; Clk        ;
; N/A                                     ; None                                                ; 21.235 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; DData[14] ; Clk        ;
; N/A                                     ; None                                                ; 21.232 ns  ; DCacheControl:DCacheControl|Count[0]                  ; MData[5]  ; Clk        ;
; N/A                                     ; None                                                ; 21.231 ns  ; DCacheControl:DCacheControl|Count[0]                  ; DData[26] ; Clk        ;
; N/A                                     ; None                                                ; 21.230 ns  ; DCacheControl:DCacheControl|Count[0]                  ; MData[6]  ; Clk        ;
; N/A                                     ; None                                                ; 21.227 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; MData[14] ; Clk        ;
; N/A                                     ; None                                                ; 21.226 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; MData[5]  ; Clk        ;
; N/A                                     ; None                                                ; 21.225 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; DData[26] ; Clk        ;
; N/A                                     ; None                                                ; 21.224 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; MData[6]  ; Clk        ;
; N/A                                     ; None                                                ; 21.215 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; DData[19] ; Clk        ;
; N/A                                     ; None                                                ; 21.213 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; DData[19] ; Clk        ;
; N/A                                     ; None                                                ; 21.213 ns  ; DCacheControl:DCacheControl|Count[1]                  ; MData[0]  ; Clk        ;
; N/A                                     ; None                                                ; 21.200 ns  ; DCacheControl:DCacheControl|Count[0]                  ; DData[19] ; Clk        ;
; N/A                                     ; None                                                ; 21.194 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; DData[19] ; Clk        ;
; N/A                                     ; None                                                ; 21.194 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; DData[6]  ; Clk        ;
; N/A                                     ; None                                                ; 21.190 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; MData[8]  ; Clk        ;
; N/A                                     ; None                                                ; 21.188 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; MData[8]  ; Clk        ;
; N/A                                     ; None                                                ; 21.185 ns  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[1][13] ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.179 ns  ; DCacheControl:DCacheControl|Count[2]                  ; MData[3]  ; Clk        ;
; N/A                                     ; None                                                ; 21.175 ns  ; DCacheControl:DCacheControl|Count[0]                  ; MData[8]  ; Clk        ;
; N/A                                     ; None                                                ; 21.173 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; DData[18] ; Clk        ;
; N/A                                     ; None                                                ; 21.171 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; DData[18] ; Clk        ;
; N/A                                     ; None                                                ; 21.169 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; MData[8]  ; Clk        ;
; N/A                                     ; None                                                ; 21.158 ns  ; DCacheControl:DCacheControl|Count[0]                  ; DData[18] ; Clk        ;
; N/A                                     ; None                                                ; 21.152 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; DData[18] ; Clk        ;
; N/A                                     ; None                                                ; 21.141 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v1|wb_val[2]     ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 21.134 ns  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][20] ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 21.130 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; MData[1]  ; Clk        ;
; N/A                                     ; None                                                ; 21.125 ns  ; DCacheControl:DCacheControl|Count[2]                  ; DData[20] ; Clk        ;
; N/A                                     ; None                                                ; 21.120 ns  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[1][19] ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.115 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v4|wb_val[2]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.115 ns  ; DCacheControl:DCacheControl|Count[2]                  ; DData[17] ; Clk        ;
; N/A                                     ; None                                                ; 21.114 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; MData[14] ; Clk        ;
; N/A                                     ; None                                                ; 21.112 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; MData[14] ; Clk        ;
; N/A                                     ; None                                                ; 21.106 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v4|wb_val[3]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.100 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v0|wb_val[1]     ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 21.100 ns  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[1][16] ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.100 ns  ; DCacheControl:DCacheControl|Count[2]                  ; DData[14] ; Clk        ;
; N/A                                     ; None                                                ; 21.099 ns  ; DCacheControl:DCacheControl|Count[0]                  ; MData[14] ; Clk        ;
; N/A                                     ; None                                                ; 21.097 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v4|wb_val[1]     ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 21.093 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; MData[14] ; Clk        ;
; N/A                                     ; None                                                ; 21.091 ns  ; DCacheControl:DCacheControl|Count[2]                  ; MData[5]  ; Clk        ;
; N/A                                     ; None                                                ; 21.090 ns  ; DCacheControl:DCacheControl|Count[2]                  ; DData[26] ; Clk        ;
; N/A                                     ; None                                                ; 21.089 ns  ; DCacheControl:DCacheControl|Count[2]                  ; MData[6]  ; Clk        ;
; N/A                                     ; None                                                ; 21.088 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v5|wb_val[2]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.084 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v4|wb_val[0]     ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 21.083 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v6|wb_val[1]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.081 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; DData[6]  ; Clk        ;
; N/A                                     ; None                                                ; 21.079 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; DData[6]  ; Clk        ;
; N/A                                     ; None                                                ; 21.074 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; MData[4]  ; Clk        ;
; N/A                                     ; None                                                ; 21.066 ns  ; DCacheControl:DCacheControl|Count[0]                  ; DData[6]  ; Clk        ;
; N/A                                     ; None                                                ; 21.060 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; DData[6]  ; Clk        ;
; N/A                                     ; None                                                ; 21.059 ns  ; DCacheControl:DCacheControl|Count[2]                  ; DData[19] ; Clk        ;
; N/A                                     ; None                                                ; 21.054 ns  ; DCacheControl:DCacheControl|Count[1]                  ; MData[3]  ; Clk        ;
; N/A                                     ; None                                                ; 21.049 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v5|wb_val[3]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.038 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; DData[10] ; Clk        ;
; N/A                                     ; None                                                ; 21.034 ns  ; DCacheControl:DCacheControl|Count[2]                  ; MData[8]  ; Clk        ;
; N/A                                     ; None                                                ; 21.028 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; DData[28] ; Clk        ;
; N/A                                     ; None                                                ; 21.025 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v5|wb_val[1]     ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 21.023 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v7|wb_val[1]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.017 ns  ; DCacheControl:DCacheControl|Count[2]                  ; DData[18] ; Clk        ;
; N/A                                     ; None                                                ; 21.017 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; MData[1]  ; Clk        ;
; N/A                                     ; None                                                ; 21.015 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; MData[1]  ; Clk        ;
; N/A                                     ; None                                                ; 21.010 ns  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[1][15] ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 21.002 ns  ; DCacheControl:DCacheControl|Count[0]                  ; MData[1]  ; Clk        ;
; N/A                                     ; None                                                ; 21.000 ns  ; DCacheControl:DCacheControl|Count[1]                  ; DData[20] ; Clk        ;
; N/A                                     ; None                                                ; 20.996 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v7|wb_val[0]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 20.996 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; MData[1]  ; Clk        ;
; N/A                                     ; None                                                ; 20.990 ns  ; DCacheControl:DCacheControl|Count[1]                  ; DData[17] ; Clk        ;
; N/A                                     ; None                                                ; 20.983 ns  ; TagRam:TagRam|TagOut[20]                              ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 20.975 ns  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][8]  ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 20.975 ns  ; DCacheControl:DCacheControl|Count[1]                  ; DData[14] ; Clk        ;
; N/A                                     ; None                                                ; 20.966 ns  ; DCacheControl:DCacheControl|Count[1]                  ; MData[5]  ; Clk        ;
; N/A                                     ; None                                                ; 20.965 ns  ; DCacheControl:DCacheControl|Count[1]                  ; DData[26] ; Clk        ;
; N/A                                     ; None                                                ; 20.964 ns  ; DCacheControl:DCacheControl|Count[1]                  ; MData[6]  ; Clk        ;
; N/A                                     ; None                                                ; 20.963 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v0|wb_val[3]     ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 20.962 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v2|wb_val[1]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 20.961 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; MData[4]  ; Clk        ;
; N/A                                     ; None                                                ; 20.959 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; MData[4]  ; Clk        ;
; N/A                                     ; None                                                ; 20.958 ns  ; DCacheControl:DCacheControl|Count[2]                  ; MData[14] ; Clk        ;
; N/A                                     ; None                                                ; 20.946 ns  ; DCacheControl:DCacheControl|Count[0]                  ; MData[4]  ; Clk        ;
; N/A                                     ; None                                                ; 20.942 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; DData[13] ; Clk        ;
; N/A                                     ; None                                                ; 20.940 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; MData[4]  ; Clk        ;
; N/A                                     ; None                                                ; 20.935 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v1|wb_val[1]     ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 20.934 ns  ; DCacheControl:DCacheControl|Count[1]                  ; DData[19] ; Clk        ;
; N/A                                     ; None                                                ; 20.928 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v2|wb_val[0]     ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 20.925 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; DData[10] ; Clk        ;
; N/A                                     ; None                                                ; 20.925 ns  ; DCacheControl:DCacheControl|Count[2]                  ; DData[6]  ; Clk        ;
; N/A                                     ; None                                                ; 20.924 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; DData[0]  ; Clk        ;
; N/A                                     ; None                                                ; 20.923 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; DData[10] ; Clk        ;
; N/A                                     ; None                                                ; 20.920 ns  ; TagRam:TagRam|TagOut[21]                              ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 20.917 ns  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[3][8]  ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 20.915 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; DData[28] ; Clk        ;
; N/A                                     ; None                                                ; 20.914 ns  ; TagRam:TagRam|TagOut[19]                              ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 20.913 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; DData[28] ; Clk        ;
; N/A                                     ; None                                                ; 20.910 ns  ; DCacheControl:DCacheControl|Count[0]                  ; DData[10] ; Clk        ;
; N/A                                     ; None                                                ; 20.909 ns  ; DCacheControl:DCacheControl|Count[1]                  ; MData[8]  ; Clk        ;
; N/A                                     ; None                                                ; 20.908 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; DData[16] ; Clk        ;
; N/A                                     ; None                                                ; 20.905 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v0|wb_val[0]     ; DData[23] ; Clk        ;
; N/A                                     ; None                                                ; 20.904 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; DData[10] ; Clk        ;
; N/A                                     ; None                                                ; 20.903 ns  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][16] ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 20.900 ns  ; DCacheControl:DCacheControl|Count[0]                  ; DData[28] ; Clk        ;
; N/A                                     ; None                                                ; 20.898 ns  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[1][17] ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 20.897 ns  ; TagRam:TagRam|TagOut[18]                              ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 20.894 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[5]   ; DData[28] ; Clk        ;
; N/A                                     ; None                                                ; 20.893 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v6|wb_val[0]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 20.892 ns  ; DCacheControl:DCacheControl|Count[1]                  ; DData[18] ; Clk        ;
; N/A                                     ; None                                                ; 20.886 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v0|wb_val[2]     ; DData[23] ; Clk        ;
; N/A                                     ; None                                                ; 20.883 ns  ; TagRam:TagRam|TagOut[1]                               ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 20.877 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v1|wb_val[3]     ; DData[23] ; Clk        ;
; N/A                                     ; None                                                ; 20.872 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v2|wb_val[3]     ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 20.865 ns  ; TagRam:TagRam|TagOut[2]                               ; DData[24] ; Clk        ;
; N/A                                     ; None                                                ; 20.861 ns  ; DCacheControl:DCacheControl|Count[2]                  ; MData[1]  ; Clk        ;
; N/A                                     ; None                                                ; 20.859 ns  ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v2|wb_val[2]     ; MData[13] ; Clk        ;
; N/A                                     ; None                                                ; 20.854 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[3]   ; DData[5]  ; Clk        ;
; N/A                                     ; None                                                ; 20.833 ns  ; DCacheControl:DCacheControl|Count[1]                  ; MData[14] ; Clk        ;
; N/A                                     ; None                                                ; 20.829 ns  ; WriteBufferControl:WriteBufferControl|wb_flush        ; DData[13] ; Clk        ;
; N/A                                     ; None                                                ; 20.827 ns  ; WriteBufferControl:WriteBufferControl|FlushCount[4]   ; DData[13] ; Clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                       ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------+-----------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; tpd                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------+--------------+-----------+
; Slack                                   ; Required P2P Time                                   ; Actual P2P Time ; From         ; To        ;
+-----------------------------------------+-----------------------------------------------------+-----------------+--------------+-----------+
; N/A                                     ; None                                                ; 27.100 ns       ; DAddress[3]  ; DData[24] ;
; N/A                                     ; None                                                ; 26.687 ns       ; DAddress[3]  ; MData[13] ;
; N/A                                     ; None                                                ; 26.427 ns       ; DAddress[4]  ; DData[24] ;
; N/A                                     ; None                                                ; 26.076 ns       ; DAddress[3]  ; DData[23] ;
; N/A                                     ; None                                                ; 26.020 ns       ; mSDR_TxD     ; DData[24] ;
; N/A                                     ; None                                                ; 26.014 ns       ; DAddress[4]  ; MData[13] ;
; N/A                                     ; None                                                ; 25.980 ns       ; DAddress[3]  ; MData[0]  ;
; N/A                                     ; None                                                ; 25.821 ns       ; DAddress[3]  ; MData[3]  ;
; N/A                                     ; None                                                ; 25.767 ns       ; DAddress[3]  ; DData[20] ;
; N/A                                     ; None                                                ; 25.757 ns       ; DAddress[3]  ; DData[17] ;
; N/A                                     ; None                                                ; 25.742 ns       ; DAddress[3]  ; DData[14] ;
; N/A                                     ; None                                                ; 25.733 ns       ; DAddress[3]  ; MData[5]  ;
; N/A                                     ; None                                                ; 25.732 ns       ; DAddress[3]  ; DData[26] ;
; N/A                                     ; None                                                ; 25.731 ns       ; DAddress[3]  ; MData[6]  ;
; N/A                                     ; None                                                ; 25.701 ns       ; DAddress[3]  ; DData[19] ;
; N/A                                     ; None                                                ; 25.676 ns       ; DAddress[3]  ; MData[8]  ;
; N/A                                     ; None                                                ; 25.659 ns       ; DAddress[3]  ; DData[18] ;
; N/A                                     ; None                                                ; 25.607 ns       ; mSDR_TxD     ; MData[13] ;
; N/A                                     ; None                                                ; 25.600 ns       ; DAddress[3]  ; MData[14] ;
; N/A                                     ; None                                                ; 25.567 ns       ; DAddress[3]  ; DData[6]  ;
; N/A                                     ; None                                                ; 25.503 ns       ; DAddress[3]  ; MData[1]  ;
; N/A                                     ; None                                                ; 25.447 ns       ; DAddress[3]  ; MData[4]  ;
; N/A                                     ; None                                                ; 25.417 ns       ; mSDR_RxD     ; DData[24] ;
; N/A                                     ; None                                                ; 25.411 ns       ; DAddress[3]  ; DData[10] ;
; N/A                                     ; None                                                ; 25.403 ns       ; DAddress[4]  ; DData[23] ;
; N/A                                     ; None                                                ; 25.401 ns       ; DAddress[3]  ; DData[28] ;
; N/A                                     ; None                                                ; 25.362 ns       ; DAddress[2]  ; DData[24] ;
; N/A                                     ; None                                                ; 25.315 ns       ; DAddress[3]  ; DData[13] ;
; N/A                                     ; None                                                ; 25.307 ns       ; DAddress[4]  ; MData[0]  ;
; N/A                                     ; None                                                ; 25.297 ns       ; DAddress[3]  ; DData[0]  ;
; N/A                                     ; None                                                ; 25.281 ns       ; DAddress[3]  ; DData[16] ;
; N/A                                     ; None                                                ; 25.227 ns       ; DAddress[3]  ; DData[5]  ;
; N/A                                     ; None                                                ; 25.148 ns       ; DAddress[4]  ; MData[3]  ;
; N/A                                     ; None                                                ; 25.121 ns       ; DAddress[3]  ; DData[1]  ;
; N/A                                     ; None                                                ; 25.102 ns       ; DAddress[3]  ; DData[30] ;
; N/A                                     ; None                                                ; 25.100 ns       ; DAddress[3]  ; DData[22] ;
; N/A                                     ; None                                                ; 25.096 ns       ; DAddress[3]  ; MData[2]  ;
; N/A                                     ; None                                                ; 25.094 ns       ; DAddress[4]  ; DData[20] ;
; N/A                                     ; None                                                ; 25.084 ns       ; DAddress[4]  ; DData[17] ;
; N/A                                     ; None                                                ; 25.078 ns       ; DAddress[3]  ; MData[11] ;
; N/A                                     ; None                                                ; 25.074 ns       ; DAddress[3]  ; DData[29] ;
; N/A                                     ; None                                                ; 25.070 ns       ; DAddress[3]  ; DData[2]  ;
; N/A                                     ; None                                                ; 25.069 ns       ; DAddress[4]  ; DData[14] ;
; N/A                                     ; None                                                ; 25.060 ns       ; DAddress[4]  ; MData[5]  ;
; N/A                                     ; None                                                ; 25.059 ns       ; DAddress[4]  ; DData[26] ;
; N/A                                     ; None                                                ; 25.058 ns       ; DAddress[4]  ; MData[6]  ;
; N/A                                     ; None                                                ; 25.032 ns       ; DAddress[3]  ; MData[7]  ;
; N/A                                     ; None                                                ; 25.028 ns       ; DAddress[4]  ; DData[19] ;
; N/A                                     ; None                                                ; 25.004 ns       ; mSDR_RxD     ; MData[13] ;
; N/A                                     ; None                                                ; 25.003 ns       ; DAddress[4]  ; MData[8]  ;
; N/A                                     ; None                                                ; 25.001 ns       ; DAddress[3]  ; DData[31] ;
; N/A                                     ; None                                                ; 24.996 ns       ; mSDR_TxD     ; DData[23] ;
; N/A                                     ; None                                                ; 24.986 ns       ; DAddress[4]  ; DData[18] ;
; N/A                                     ; None                                                ; 24.979 ns       ; DAddress[3]  ; DData[7]  ;
; N/A                                     ; None                                                ; 24.961 ns       ; DAddress[3]  ; DData[4]  ;
; N/A                                     ; None                                                ; 24.949 ns       ; DAddress[2]  ; MData[13] ;
; N/A                                     ; None                                                ; 24.927 ns       ; DAddress[4]  ; MData[14] ;
; N/A                                     ; None                                                ; 24.922 ns       ; DAddress[3]  ; MData[9]  ;
; N/A                                     ; None                                                ; 24.900 ns       ; mSDR_TxD     ; MData[0]  ;
; N/A                                     ; None                                                ; 24.894 ns       ; DAddress[4]  ; DData[6]  ;
; N/A                                     ; None                                                ; 24.830 ns       ; DAddress[4]  ; MData[1]  ;
; N/A                                     ; None                                                ; 24.774 ns       ; DAddress[4]  ; MData[4]  ;
; N/A                                     ; None                                                ; 24.741 ns       ; mSDR_TxD     ; MData[3]  ;
; N/A                                     ; None                                                ; 24.738 ns       ; DAddress[4]  ; DData[10] ;
; N/A                                     ; None                                                ; 24.728 ns       ; DAddress[4]  ; DData[28] ;
; N/A                                     ; None                                                ; 24.707 ns       ; DAddress[3]  ; MData[12] ;
; N/A                                     ; None                                                ; 24.705 ns       ; DAddress[3]  ; DData[12] ;
; N/A                                     ; None                                                ; 24.687 ns       ; mSDR_TxD     ; DData[20] ;
; N/A                                     ; None                                                ; 24.684 ns       ; DAddress[3]  ; MData[10] ;
; N/A                                     ; None                                                ; 24.677 ns       ; mSDR_TxD     ; DData[17] ;
; N/A                                     ; None                                                ; 24.666 ns       ; DAddress[3]  ; DData[21] ;
; N/A                                     ; None                                                ; 24.662 ns       ; mSDR_TxD     ; DData[14] ;
; N/A                                     ; None                                                ; 24.653 ns       ; mSDR_TxD     ; MData[5]  ;
; N/A                                     ; None                                                ; 24.652 ns       ; mSDR_TxD     ; DData[26] ;
; N/A                                     ; None                                                ; 24.651 ns       ; DAddress[3]  ; MData[15] ;
; N/A                                     ; None                                                ; 24.651 ns       ; mSDR_TxD     ; MData[6]  ;
; N/A                                     ; None                                                ; 24.642 ns       ; DAddress[4]  ; DData[13] ;
; N/A                                     ; None                                                ; 24.624 ns       ; DAddress[4]  ; DData[0]  ;
; N/A                                     ; None                                                ; 24.621 ns       ; mSDR_TxD     ; DData[19] ;
; N/A                                     ; None                                                ; 24.608 ns       ; DAddress[4]  ; DData[16] ;
; N/A                                     ; None                                                ; 24.596 ns       ; mSDR_TxD     ; MData[8]  ;
; N/A                                     ; None                                                ; 24.587 ns       ; DAddress[3]  ; DData[25] ;
; N/A                                     ; None                                                ; 24.579 ns       ; mSDR_TxD     ; DData[18] ;
; N/A                                     ; None                                                ; 24.554 ns       ; DAddress[3]  ; DData[11] ;
; N/A                                     ; None                                                ; 24.554 ns       ; DAddress[4]  ; DData[5]  ;
; N/A                                     ; None                                                ; 24.520 ns       ; mSDR_TxD     ; MData[14] ;
; N/A                                     ; None                                                ; 24.487 ns       ; mSDR_TxD     ; DData[6]  ;
; N/A                                     ; None                                                ; 24.462 ns       ; DAddress[3]  ; DData[27] ;
; N/A                                     ; None                                                ; 24.448 ns       ; DAddress[4]  ; DData[1]  ;
; N/A                                     ; None                                                ; 24.429 ns       ; DAddress[4]  ; DData[30] ;
; N/A                                     ; None                                                ; 24.427 ns       ; DAddress[4]  ; DData[22] ;
; N/A                                     ; None                                                ; 24.427 ns       ; DAddress[3]  ; DData[3]  ;
; N/A                                     ; None                                                ; 24.423 ns       ; DAddress[29] ; DData[24] ;
; N/A                                     ; None                                                ; 24.423 ns       ; mSDR_TxD     ; MData[1]  ;
; N/A                                     ; None                                                ; 24.423 ns       ; DAddress[4]  ; MData[2]  ;
; N/A                                     ; None                                                ; 24.405 ns       ; DAddress[4]  ; MData[11] ;
; N/A                                     ; None                                                ; 24.401 ns       ; DAddress[4]  ; DData[29] ;
; N/A                                     ; None                                                ; 24.397 ns       ; DAddress[4]  ; DData[2]  ;
; N/A                                     ; None                                                ; 24.393 ns       ; mSDR_RxD     ; DData[23] ;
; N/A                                     ; None                                                ; 24.367 ns       ; mSDR_TxD     ; MData[4]  ;
; N/A                                     ; None                                                ; 24.359 ns       ; DAddress[4]  ; MData[7]  ;
; N/A                                     ; None                                                ; 24.338 ns       ; DAddress[2]  ; DData[23] ;
; N/A                                     ; None                                                ; 24.331 ns       ; mSDR_TxD     ; DData[10] ;
; N/A                                     ; None                                                ; 24.328 ns       ; DAddress[4]  ; DData[31] ;
; N/A                                     ; None                                                ; 24.321 ns       ; mSDR_TxD     ; DData[28] ;
; N/A                                     ; None                                                ; 24.306 ns       ; DAddress[4]  ; DData[7]  ;
; N/A                                     ; None                                                ; 24.297 ns       ; mSDR_RxD     ; MData[0]  ;
; N/A                                     ; None                                                ; 24.288 ns       ; DAddress[4]  ; DData[4]  ;
; N/A                                     ; None                                                ; 24.264 ns       ; DAddress[26] ; DData[24] ;
; N/A                                     ; None                                                ; 24.249 ns       ; DAddress[4]  ; MData[9]  ;
; N/A                                     ; None                                                ; 24.242 ns       ; DAddress[2]  ; MData[0]  ;
; N/A                                     ; None                                                ; 24.235 ns       ; mSDR_TxD     ; DData[13] ;
; N/A                                     ; None                                                ; 24.217 ns       ; mSDR_TxD     ; DData[0]  ;
; N/A                                     ; None                                                ; 24.206 ns       ; DAddress[14] ; DData[24] ;
; N/A                                     ; None                                                ; 24.201 ns       ; mSDR_TxD     ; DData[16] ;
; N/A                                     ; None                                                ; 24.170 ns       ; DAddress[3]  ; DData[9]  ;
; N/A                                     ; None                                                ; 24.147 ns       ; mSDR_TxD     ; DData[5]  ;
; N/A                                     ; None                                                ; 24.145 ns       ; DAddress[7]  ; DData[24] ;
; N/A                                     ; None                                                ; 24.138 ns       ; mSDR_RxD     ; MData[3]  ;
; N/A                                     ; None                                                ; 24.121 ns       ; DAddress[3]  ; DData[8]  ;
; N/A                                     ; None                                                ; 24.084 ns       ; mSDR_RxD     ; DData[20] ;
; N/A                                     ; None                                                ; 24.083 ns       ; DAddress[2]  ; MData[3]  ;
; N/A                                     ; None                                                ; 24.074 ns       ; mSDR_RxD     ; DData[17] ;
; N/A                                     ; None                                                ; 24.059 ns       ; mSDR_RxD     ; DData[14] ;
; N/A                                     ; None                                                ; 24.050 ns       ; mSDR_RxD     ; MData[5]  ;
; N/A                                     ; None                                                ; 24.049 ns       ; mSDR_RxD     ; DData[26] ;
; N/A                                     ; None                                                ; 24.048 ns       ; mSDR_RxD     ; MData[6]  ;
; N/A                                     ; None                                                ; 24.041 ns       ; mSDR_TxD     ; DData[1]  ;
; N/A                                     ; None                                                ; 24.034 ns       ; DAddress[4]  ; MData[12] ;
; N/A                                     ; None                                                ; 24.032 ns       ; DAddress[4]  ; DData[12] ;
; N/A                                     ; None                                                ; 24.029 ns       ; DAddress[2]  ; DData[20] ;
; N/A                                     ; None                                                ; 24.022 ns       ; mSDR_TxD     ; DData[30] ;
; N/A                                     ; None                                                ; 24.020 ns       ; mSDR_TxD     ; DData[22] ;
; N/A                                     ; None                                                ; 24.019 ns       ; DAddress[13] ; DData[24] ;
; N/A                                     ; None                                                ; 24.019 ns       ; DAddress[2]  ; DData[17] ;
; N/A                                     ; None                                                ; 24.018 ns       ; mSDR_RxD     ; DData[19] ;
; N/A                                     ; None                                                ; 24.016 ns       ; mSDR_TxD     ; MData[2]  ;
; N/A                                     ; None                                                ; 24.011 ns       ; DAddress[4]  ; MData[10] ;
; N/A                                     ; None                                                ; 24.010 ns       ; DAddress[29] ; MData[13] ;
; N/A                                     ; None                                                ; 24.005 ns       ; DAddress[10] ; DData[24] ;
; N/A                                     ; None                                                ; 24.004 ns       ; DAddress[2]  ; DData[14] ;
; N/A                                     ; None                                                ; 23.998 ns       ; mSDR_TxD     ; MData[11] ;
; N/A                                     ; None                                                ; 23.995 ns       ; DAddress[2]  ; MData[5]  ;
; N/A                                     ; None                                                ; 23.994 ns       ; mSDR_TxD     ; DData[29] ;
; N/A                                     ; None                                                ; 23.994 ns       ; DAddress[2]  ; DData[26] ;
; N/A                                     ; None                                                ; 23.993 ns       ; mSDR_RxD     ; MData[8]  ;
; N/A                                     ; None                                                ; 23.993 ns       ; DAddress[4]  ; DData[21] ;
; N/A                                     ; None                                                ; 23.993 ns       ; DAddress[2]  ; MData[6]  ;
; N/A                                     ; None                                                ; 23.990 ns       ; mSDR_TxD     ; DData[2]  ;
; N/A                                     ; None                                                ; 23.978 ns       ; DAddress[4]  ; MData[15] ;
; N/A                                     ; None                                                ; 23.976 ns       ; mSDR_RxD     ; DData[18] ;
; N/A                                     ; None                                                ; 23.963 ns       ; DAddress[2]  ; DData[19] ;
; N/A                                     ; None                                                ; 23.952 ns       ; mSDR_TxD     ; MData[7]  ;
; N/A                                     ; None                                                ; 23.947 ns       ; DAddress[25] ; DData[24] ;
; N/A                                     ; None                                                ; 23.938 ns       ; DAddress[2]  ; MData[8]  ;
; N/A                                     ; None                                                ; 23.930 ns       ; DAddress[8]  ; DData[24] ;
; N/A                                     ; None                                                ; 23.921 ns       ; mSDR_TxD     ; DData[31] ;
; N/A                                     ; None                                                ; 23.921 ns       ; DAddress[2]  ; DData[18] ;
; N/A                                     ; None                                                ; 23.917 ns       ; mSDR_RxD     ; MData[14] ;
; N/A                                     ; None                                                ; 23.914 ns       ; DAddress[4]  ; DData[25] ;
; N/A                                     ; None                                                ; 23.899 ns       ; mSDR_TxD     ; DData[7]  ;
; N/A                                     ; None                                                ; 23.884 ns       ; mSDR_RxD     ; DData[6]  ;
; N/A                                     ; None                                                ; 23.881 ns       ; DAddress[4]  ; DData[11] ;
; N/A                                     ; None                                                ; 23.881 ns       ; mSDR_TxD     ; DData[4]  ;
; N/A                                     ; None                                                ; 23.868 ns       ; DAddress[3]  ; DData[15] ;
; N/A                                     ; None                                                ; 23.862 ns       ; DAddress[2]  ; MData[14] ;
; N/A                                     ; None                                                ; 23.851 ns       ; DAddress[26] ; MData[13] ;
; N/A                                     ; None                                                ; 23.842 ns       ; mSDR_TxD     ; MData[9]  ;
; N/A                                     ; None                                                ; 23.842 ns       ; DAddress[24] ; DData[24] ;
; N/A                                     ; None                                                ; 23.829 ns       ; DAddress[2]  ; DData[6]  ;
; N/A                                     ; None                                                ; 23.820 ns       ; mSDR_RxD     ; MData[1]  ;
; N/A                                     ; None                                                ; 23.793 ns       ; DAddress[14] ; MData[13] ;
; N/A                                     ; None                                                ; 23.789 ns       ; DAddress[4]  ; DData[27] ;
; N/A                                     ; None                                                ; 23.765 ns       ; DAddress[2]  ; MData[1]  ;
; N/A                                     ; None                                                ; 23.764 ns       ; mSDR_RxD     ; MData[4]  ;
; N/A                                     ; None                                                ; 23.760 ns       ; DAddress[11] ; DData[24] ;
; N/A                                     ; None                                                ; 23.754 ns       ; DAddress[4]  ; DData[3]  ;
; N/A                                     ; None                                                ; 23.732 ns       ; DAddress[7]  ; MData[13] ;
; N/A                                     ; None                                                ; 23.728 ns       ; mSDR_RxD     ; DData[10] ;
; N/A                                     ; None                                                ; 23.718 ns       ; mSDR_RxD     ; DData[28] ;
; N/A                                     ; None                                                ; 23.709 ns       ; DAddress[2]  ; MData[4]  ;
; N/A                                     ; None                                                ; 23.705 ns       ; DAddress[28] ; DData[24] ;
; N/A                                     ; None                                                ; 23.680 ns       ; DAddress[9]  ; DData[24] ;
; N/A                                     ; None                                                ; 23.673 ns       ; DAddress[2]  ; DData[10] ;
; N/A                                     ; None                                                ; 23.663 ns       ; DAddress[2]  ; DData[28] ;
; N/A                                     ; None                                                ; 23.659 ns       ; DAddress[23] ; DData[24] ;
; N/A                                     ; None                                                ; 23.632 ns       ; mSDR_RxD     ; DData[13] ;
; N/A                                     ; None                                                ; 23.630 ns       ; DAddress[27] ; DData[24] ;
; N/A                                     ; None                                                ; 23.627 ns       ; mSDR_TxD     ; MData[12] ;
; N/A                                     ; None                                                ; 23.625 ns       ; mSDR_TxD     ; DData[12] ;
; N/A                                     ; None                                                ; 23.614 ns       ; mSDR_RxD     ; DData[0]  ;
; N/A                                     ; None                                                ; 23.606 ns       ; DAddress[13] ; MData[13] ;
; N/A                                     ; None                                                ; 23.604 ns       ; mSDR_TxD     ; MData[10] ;
; N/A                                     ; None                                                ; 23.598 ns       ; DAddress[20] ; DData[24] ;
; N/A                                     ; None                                                ; 23.598 ns       ; mSDR_RxD     ; DData[16] ;
; N/A                                     ; None                                                ; 23.592 ns       ; DAddress[10] ; MData[13] ;
; N/A                                     ; None                                                ; 23.586 ns       ; mSDR_TxD     ; DData[21] ;
; N/A                                     ; None                                                ; 23.577 ns       ; DAddress[2]  ; DData[13] ;
; N/A                                     ; None                                                ; 23.574 ns       ; DAddress[30] ; DData[24] ;
; N/A                                     ; None                                                ; 23.571 ns       ; mSDR_TxD     ; MData[15] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;              ;           ;
+-----------------------------------------+-----------------------------------------------------+-----------------+--------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+-------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From         ; To                                                                                                          ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+-------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -3.629 ns ; DAddress[27] ; TagRam:TagRam|TagRam[15][20]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -3.698 ns ; DAddress[27] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[3][27]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -3.715 ns ; DAddress[16] ; TagRam:TagRam|TagRam[15][9]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -3.727 ns ; DAddress[15] ; TagRam:TagRam|TagRam[15][8]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -3.734 ns ; DAddress[18] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][18]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -3.737 ns ; DAddress[21] ; TagRam:TagRam|TagRam[15][14]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -3.746 ns ; DAddress[20] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[3][20]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -3.760 ns ; DAddress[4]  ; TagRam:TagRam|TagOut[10]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -3.767 ns ; DAddress[7]  ; TagRam:TagRam|TagRam[4][0]                                                                                  ; Clk      ;
; N/A                                     ; None                                                ; -3.794 ns ; DAddress[19] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][19]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -3.817 ns ; DAddress[25] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[3][25]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -3.818 ns ; DAddress[22] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[3][22]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -3.819 ns ; DAddress[11] ; TagRam:TagRam|TagRam[15][4]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -3.820 ns ; DAddress[16] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[1][16]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -3.846 ns ; DAddress[12] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[3][12]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -3.860 ns ; DAddress[17] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[1][17]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -3.869 ns ; DAddress[20] ; TagRam:TagRam|TagRam[15][13]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -3.884 ns ; DAddress[11] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[3][11]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -3.885 ns ; DAddress[9]  ; TagRam:TagRam|TagRam[15][2]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -3.887 ns ; DAddress[24] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][24]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -3.887 ns ; DAddress[22] ; TagRam:TagRam|TagRam[15][15]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -3.895 ns ; DAddress[4]  ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg1 ; Clk      ;
; N/A                                     ; None                                                ; -3.905 ns ; DAddress[4]  ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg1 ; Clk      ;
; N/A                                     ; None                                                ; -3.918 ns ; DAddress[8]  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][8]                                                        ; Clk      ;
; N/A                                     ; None                                                ; -3.919 ns ; DAddress[4]  ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg1 ; Clk      ;
; N/A                                     ; None                                                ; -3.923 ns ; DAddress[4]  ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 ; Clk      ;
; N/A                                     ; None                                                ; -3.933 ns ; DAddress[4]  ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 ; Clk      ;
; N/A                                     ; None                                                ; -3.947 ns ; DAddress[4]  ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 ; Clk      ;
; N/A                                     ; None                                                ; -3.950 ns ; DAddress[26] ; TagRam:TagRam|TagRam[15][19]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -3.952 ns ; DAddress[4]  ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg1 ; Clk      ;
; N/A                                     ; None                                                ; -3.966 ns ; DAddress[3]  ; TagRam:TagRam|TagOut[0]                                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -3.973 ns ; DAddress[3]  ; TagRam:TagRam|TagOut[24]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -3.973 ns ; DAddress[3]  ; TagRam:TagRam|TagOut[16]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -3.976 ns ; DAddress[12] ; TagRam:TagRam|TagRam[15][5]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -3.980 ns ; DAddress[4]  ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 ; Clk      ;
; N/A                                     ; None                                                ; -3.996 ns ; DAddress[31] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[3][31]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -4.012 ns ; DAddress[19] ; TagRam:TagRam|TagRam[15][12]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.020 ns ; DAddress[14] ; TagRam:TagRam|TagRam[15][7]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.025 ns ; DAddress[18] ; TagRam:TagRam|TagRam[15][11]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.029 ns ; DAddress[23] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[1][23]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -4.057 ns ; DAddress[17] ; TagRam:TagRam|TagRam[15][10]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.059 ns ; DAddress[28] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[3][28]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -4.065 ns ; DAddress[30] ; TagRam:TagRam|TagRam[15][23]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.077 ns ; DAddress[24] ; TagRam:TagRam|TagRam[15][17]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.093 ns ; DAddress[27] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[1][27]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -4.095 ns ; DAddress[13] ; TagRam:TagRam|TagRam[15][6]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.114 ns ; DAddress[31] ; TagRam:TagRam|TagRam[15][24]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.132 ns ; DAddress[25] ; TagRam:TagRam|TagRam[15][18]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.154 ns ; DAddress[15] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[1][15]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -4.188 ns ; DAddress[6]  ; TagRam:TagRam|TagOut[15]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -4.190 ns ; DAddress[6]  ; TagRam:TagRam|TagOut[3]                                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.193 ns ; DAddress[8]  ; TagRam:TagRam|TagRam[5][1]                                                                                  ; Clk      ;
; N/A                                     ; None                                                ; -4.201 ns ; DAddress[10] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][10]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -4.208 ns ; DAddress[9]  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[1][9]                                                        ; Clk      ;
; N/A                                     ; None                                                ; -4.218 ns ; DAddress[4]  ; TagRam:TagRam|TagOut[18]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -4.218 ns ; DAddress[4]  ; TagRam:TagRam|TagOut[22]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -4.222 ns ; DAddress[4]  ; TagRam:TagRam|TagOut[14]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -4.224 ns ; DAddress[4]  ; TagRam:TagRam|TagOut[6]                                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.224 ns ; DAddress[4]  ; TagRam:TagRam|TagOut[2]                                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.234 ns ; DData[15]    ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~31                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.237 ns ; DAddress[3]  ; TagRam:TagRam|TagOut[8]                                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.240 ns ; DAddress[3]  ; TagRam:TagRam|TagOut[12]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -4.243 ns ; DAddress[3]  ; TagRam:TagRam|TagOut[20]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -4.243 ns ; DAddress[3]  ; TagRam:TagRam|TagOut[4]                                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.258 ns ; DAddress[16] ; TagRam:TagRam|TagRam[11][9]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.270 ns ; MGrant       ; DCacheControl:DCacheControl|FillMask[5]                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.271 ns ; MGrant       ; DCacheControl:DCacheControl|FillMask[1]                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.271 ns ; MGrant       ; DCacheControl:DCacheControl|FillMask[7]                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.272 ns ; MGrant       ; DCacheControl:DCacheControl|FillMask[3]                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.284 ns ; DAddress[5]  ; TagRam:TagRam|TagOut[5]                                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.285 ns ; DAddress[5]  ; TagRam:TagRam|TagOut[17]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -4.286 ns ; DAddress[5]  ; TagRam:TagRam|TagOut[21]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -4.290 ns ; DAddress[5]  ; TagRam:TagRam|TagOut[1]                                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.290 ns ; DAddress[5]  ; TagRam:TagRam|TagOut[13]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -4.305 ns ; DAddress[7]  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[3][7]                                                        ; Clk      ;
; N/A                                     ; None                                                ; -4.307 ns ; DAddress[7]  ; TagRam:TagRam|TagRam[12][0]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.315 ns ; mSDR_RxD     ; DCacheControl:DCacheControl|FillMask[1]                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.332 ns ; DAddress[15] ; TagRam:TagRam|TagRam[10][8]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.338 ns ; DData[14]    ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clk      ;
; N/A                                     ; None                                                ; -4.346 ns ; DAddress[15] ; TagRam:TagRam|TagRam[11][8]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.347 ns ; mSDR_RxD     ; DCacheControl:DCacheControl|FillMask[3]                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.350 ns ; mSDR_RxD     ; DCacheControl:DCacheControl|FillMask[5]                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.352 ns ; DAddress[5]  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][5]                                                        ; Clk      ;
; N/A                                     ; None                                                ; -4.353 ns ; mSDR_RxD     ; DCacheControl:DCacheControl|FillMask[7]                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.359 ns ; DAddress[25] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[1][25]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -4.362 ns ; DAddress[23] ; TagRam:TagRam|TagRam[15][16]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.369 ns ; DAddress[5]  ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg2 ; Clk      ;
; N/A                                     ; None                                                ; -4.372 ns ; DAddress[27] ; TagRam:TagRam|TagRam[11][20]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.376 ns ; DData[3]     ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m0|wb_mem~11                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.376 ns ; DAddress[27] ; TagRam:TagRam|TagRam[3][20]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.378 ns ; DData[29]    ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem~13                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.381 ns ; DData[3]     ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clk      ;
; N/A                                     ; None                                                ; -4.382 ns ; DData[21]    ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem~29                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.387 ns ; DAddress[27] ; TagRam:TagRam|TagRam[7][20]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.397 ns ; DAddress[5]  ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg2 ; Clk      ;
; N/A                                     ; None                                                ; -4.398 ns ; Reset        ; WriteBufferControl:WriteBufferControl|MergeData                                                             ; Clk      ;
; N/A                                     ; None                                                ; -4.403 ns ; DAddress[6]  ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][6]                                                        ; Clk      ;
; N/A                                     ; None                                                ; -4.406 ns ; DAddress[28] ; TagRam:TagRam|TagRam[15][21]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.411 ns ; Reset        ; ValidRam:ValidRam|ValidBits[3]                                                                              ; Clk      ;
; N/A                                     ; None                                                ; -4.411 ns ; Reset        ; ValidRam:ValidRam|ValidBits[0]                                                                              ; Clk      ;
; N/A                                     ; None                                                ; -4.412 ns ; Reset        ; ValidRam:ValidRam|ValidBits[2]                                                                              ; Clk      ;
; N/A                                     ; None                                                ; -4.414 ns ; Reset        ; ValidRam:ValidRam|ValidBits[11]                                                                             ; Clk      ;
; N/A                                     ; None                                                ; -4.415 ns ; Reset        ; ValidRam:ValidRam|ValidBits[9]                                                                              ; Clk      ;
; N/A                                     ; None                                                ; -4.416 ns ; Reset        ; ValidRam:ValidRam|ValidBits[13]                                                                             ; Clk      ;
; N/A                                     ; None                                                ; -4.419 ns ; DAddress[9]  ; TagRam:TagRam|TagRam[7][2]                                                                                  ; Clk      ;
; N/A                                     ; None                                                ; -4.428 ns ; DAddress[22] ; TagRam:TagRam|TagRam[7][15]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.429 ns ; DAddress[24] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[3][24]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -4.440 ns ; DData[11]    ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m5|wb_mem~27                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.440 ns ; DData[9]     ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clk      ;
; N/A                                     ; None                                                ; -4.456 ns ; DAddress[5]  ; TagRam:TagRam|TagOut[11]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -4.462 ns ; DAddress[5]  ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg2 ; Clk      ;
; N/A                                     ; None                                                ; -4.487 ns ; DAddress[6]  ; TagRam:TagRam|TagOut[23]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -4.487 ns ; DAddress[29] ; TagRam:TagRam|TagRam[15][22]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.490 ns ; DAddress[5]  ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg2 ; Clk      ;
; N/A                                     ; None                                                ; -4.493 ns ; DAddress[6]  ; TagRam:TagRam|TagOut[19]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -4.493 ns ; DAddress[6]  ; TagRam:TagRam|TagOut[7]                                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.497 ns ; DData[8]     ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m5|wb_mem~24                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.497 ns ; DAddress[30] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][30]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -4.514 ns ; DData[31]    ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clk      ;
; N/A                                     ; None                                                ; -4.514 ns ; DAddress[12] ; TagRam:TagRam|TagRam[7][5]                                                                                  ; Clk      ;
; N/A                                     ; None                                                ; -4.522 ns ; DAddress[14] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][14]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -4.542 ns ; DAddress[22] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[0][22]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -4.549 ns ; DAddress[25] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][25]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -4.549 ns ; DAddress[25] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[0][25]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -4.551 ns ; DAddress[16] ; TagRam:TagRam|TagRam[9][9]                                                                                  ; Clk      ;
; N/A                                     ; None                                                ; -4.554 ns ; DAddress[19] ; TagRam:TagRam|TagRam[11][12]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.556 ns ; DData[10]    ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~26                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.562 ns ; DAddress[26] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][26]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -4.571 ns ; DData[0]     ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem~24                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.576 ns ; DAddress[27] ; TagRam:TagRam|TagRam[4][20]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.586 ns ; Reset        ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v4|wb_val[0]                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.586 ns ; Reset        ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v4|wb_val[3]                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.586 ns ; Reset        ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v4|wb_val[2]                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.586 ns ; Reset        ; WriteBuffer:WriteBuffer|wb_val_B1:wb_v4|wb_val[1]                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.588 ns ; Reset        ; ValidRam:ValidRam|ValidBits[5]                                                                              ; Clk      ;
; N/A                                     ; None                                                ; -4.588 ns ; Reset        ; ValidRam:ValidRam|ValidBits[6]                                                                              ; Clk      ;
; N/A                                     ; None                                                ; -4.590 ns ; DAddress[4]  ; TagRam:TagRam|TagOut[20]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -4.591 ns ; DAddress[5]  ; TagRam:TagRam|TagOut[9]                                                                                     ; Clk      ;
; N/A                                     ; None                                                ; -4.593 ns ; DAddress[12] ; WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[1][12]                                                       ; Clk      ;
; N/A                                     ; None                                                ; -4.603 ns ; Reset        ; WriteBufferControl:WriteBufferControl|FlushCount[5]                                                         ; Clk      ;
; N/A                                     ; None                                                ; -4.605 ns ; DAddress[30] ; TagRam:TagRam|TagRam[7][23]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.608 ns ; DAddress[5]  ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg2 ; Clk      ;
; N/A                                     ; None                                                ; -4.613 ns ; DData[21]    ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clk      ;
; N/A                                     ; None                                                ; -4.618 ns ; DAddress[6]  ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg3 ; Clk      ;
; N/A                                     ; None                                                ; -4.618 ns ; DAddress[19] ; TagRam:TagRam|TagRam[8][12]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.619 ns ; DAddress[24] ; TagRam:TagRam|TagRam[7][17]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.620 ns ; DData[8]     ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem~24                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.620 ns ; DBE[2]       ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_we_reg       ; Clk      ;
; N/A                                     ; None                                                ; -4.621 ns ; DAddress[6]  ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg3 ; Clk      ;
; N/A                                     ; None                                                ; -4.626 ns ; DData[28]    ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clk      ;
; N/A                                     ; None                                                ; -4.633 ns ; DAddress[4]  ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg1 ; Clk      ;
; N/A                                     ; None                                                ; -4.633 ns ; DAddress[5]  ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg2 ; Clk      ;
; N/A                                     ; None                                                ; -4.634 ns ; DAddress[21] ; TagRam:TagRam|TagRam[13][14]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.636 ns ; DAddress[5]  ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg2 ; Clk      ;
; N/A                                     ; None                                                ; -4.636 ns ; DAddress[21] ; TagRam:TagRam|TagRam[12][14]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.637 ns ; DAddress[6]  ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg3 ; Clk      ;
; N/A                                     ; None                                                ; -4.638 ns ; DData[14]    ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clk      ;
; N/A                                     ; None                                                ; -4.639 ns ; DData[3]     ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem~27                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.644 ns ; Reset        ; ValidRam:ValidRam|ValidBits[12]                                                                             ; Clk      ;
; N/A                                     ; None                                                ; -4.645 ns ; Reset        ; ValidRam:ValidRam|ValidBits[14]                                                                             ; Clk      ;
; N/A                                     ; None                                                ; -4.646 ns ; DAddress[6]  ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg3 ; Clk      ;
; N/A                                     ; None                                                ; -4.648 ns ; Reset        ; ValidRam:ValidRam|ValidBits[15]                                                                             ; Clk      ;
; N/A                                     ; None                                                ; -4.649 ns ; DAddress[6]  ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg3 ; Clk      ;
; N/A                                     ; None                                                ; -4.653 ns ; DAddress[5]  ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg2 ; Clk      ;
; N/A                                     ; None                                                ; -4.658 ns ; DAddress[18] ; TagRam:TagRam|TagRam[2][11]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.658 ns ; DAddress[11] ; TagRam:TagRam|TagRam[6][4]                                                                                  ; Clk      ;
; N/A                                     ; None                                                ; -4.659 ns ; DAddress[18] ; TagRam:TagRam|TagRam[10][11]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.659 ns ; DAddress[11] ; TagRam:TagRam|TagRam[4][4]                                                                                  ; Clk      ;
; N/A                                     ; None                                                ; -4.661 ns ; DAddress[4]  ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 ; Clk      ;
; N/A                                     ; None                                                ; -4.661 ns ; DAddress[5]  ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg2 ; Clk      ;
; N/A                                     ; None                                                ; -4.662 ns ; DAddress[5]  ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg2 ; Clk      ;
; N/A                                     ; None                                                ; -4.665 ns ; DAddress[6]  ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg3 ; Clk      ;
; N/A                                     ; None                                                ; -4.670 ns ; DData[24]    ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem~24                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.670 ns ; DData[3]     ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clk      ;
; N/A                                     ; None                                                ; -4.673 ns ; DData[24]    ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk      ;
; N/A                                     ; None                                                ; -4.673 ns ; DAddress[3]  ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 ; Clk      ;
; N/A                                     ; None                                                ; -4.674 ns ; DData[24]    ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk      ;
; N/A                                     ; None                                                ; -4.680 ns ; Reset        ; ValidRam:ValidRam|ValidBits[1]                                                                              ; Clk      ;
; N/A                                     ; None                                                ; -4.681 ns ; DAddress[5]  ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg2 ; Clk      ;
; N/A                                     ; None                                                ; -4.681 ns ; Reset        ; ValidRam:ValidRam|ValidBits[10]                                                                             ; Clk      ;
; N/A                                     ; None                                                ; -4.681 ns ; Reset        ; ValidRam:ValidRam|ValidBits[8]                                                                              ; Clk      ;
; N/A                                     ; None                                                ; -4.684 ns ; DAddress[6]  ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg3 ; Clk      ;
; N/A                                     ; None                                                ; -4.685 ns ; DData[27]    ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clk      ;
; N/A                                     ; None                                                ; -4.687 ns ; DBE[0]       ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_we_reg       ; Clk      ;
; N/A                                     ; None                                                ; -4.688 ns ; DAddress[16] ; TagRam:TagRam|TagRam[10][9]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.690 ns ; DAddress[5]  ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg2 ; Clk      ;
; N/A                                     ; None                                                ; -4.691 ns ; DAddress[4]  ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg1 ; Clk      ;
; N/A                                     ; None                                                ; -4.697 ns ; DData[1]     ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m0|wb_mem~17                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.697 ns ; DAddress[16] ; TagRam:TagRam|TagRam[7][9]                                                                                  ; Clk      ;
; N/A                                     ; None                                                ; -4.698 ns ; Reset        ; WriteBufferControl:WriteBufferControl|FlushCount[3]                                                         ; Clk      ;
; N/A                                     ; None                                                ; -4.699 ns ; DData[21]    ; WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem~29                                                           ; Clk      ;
; N/A                                     ; None                                                ; -4.700 ns ; DAddress[4]  ; TagRam:TagRam|TagOut[12]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -4.701 ns ; DAddress[3]  ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk      ;
; N/A                                     ; None                                                ; -4.701 ns ; DAddress[16] ; TagRam:TagRam|TagRam[6][9]                                                                                  ; Clk      ;
; N/A                                     ; None                                                ; -4.702 ns ; DAddress[6]  ; TagRam:TagRam|TagOut[11]                                                                                    ; Clk      ;
; N/A                                     ; None                                                ; -4.703 ns ; DAddress[17] ; TagRam:TagRam|TagRam[8][10]                                                                                 ; Clk      ;
; N/A                                     ; None                                                ; -4.706 ns ; DAddress[31] ; TagRam:TagRam|TagRam[11][24]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.707 ns ; DAddress[3]  ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 ; Clk      ;
; N/A                                     ; None                                                ; -4.708 ns ; DAddress[17] ; TagRam:TagRam|TagRam[12][10]                                                                                ; Clk      ;
; N/A                                     ; None                                                ; -4.709 ns ; DData[13]    ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;              ;                                                                                                             ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+-------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Processing started: Thu Nov 18 09:19:44 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DCache -c DCache --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[15]~50"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[15]~15"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[15]~15"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[15]~15"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[31]~66"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[31]~31"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[31]~31"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[31]~31"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[30]~65"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[30]~30"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[30]~30"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[30]~30"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[14]~49"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[14]~14"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[14]~14"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[14]~14"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[29]~64"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[29]~29"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[29]~29"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[29]~29"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[13]~48"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[13]~13"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[13]~13"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[13]~13"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[28]~63"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[28]~28"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[28]~28"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[28]~28"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[12]~47"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[12]~12"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[12]~12"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[12]~12"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[11]~46"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[11]~11"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[11]~11"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[11]~11"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[27]~62"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[27]~27"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[27]~27"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[27]~27"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[26]~61"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[26]~26"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[26]~26"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[26]~26"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[10]~45"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[10]~10"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[10]~10"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[10]~10"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[9]~44"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[9]~9"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[9]~9"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[9]~9"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[25]~60"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[25]~25"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[25]~25"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[25]~25"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[24]~59"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[24]~24"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[24]~24"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[24]~24"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[8]~43"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[8]~8"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[8]~8"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[8]~8"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[7]~42"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[7]~7"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[7]~7"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[7]~7"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[23]~58"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[23]~23"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[23]~23"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[23]~23"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[22]~57"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[22]~22"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[22]~22"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[22]~22"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[6]~41"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[6]~6"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[6]~6"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[6]~6"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[21]~56"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[21]~21"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[21]~21"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[21]~21"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[5]~40"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[5]~5"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[5]~5"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[5]~5"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[20]~55"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[20]~20"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[20]~20"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[20]~20"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[4]~39"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[4]~4"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[4]~4"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[4]~4"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[3]~38"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[3]~3"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[3]~3"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[3]~3"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[19]~54"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[19]~19"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[19]~19"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[19]~19"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[18]~53"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[18]~18"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[18]~18"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[18]~18"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[2]~37"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[2]~2"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[2]~2"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[2]~2"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[1]~36"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[1]~1"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[1]~1"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[1]~1"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[17]~52"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[17]~17"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[17]~17"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[17]~17"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[16]~51"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[16]~16"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[16]~16"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[16]~16"
Warning: Found combinational loop of 4 nodes
    Warning: Node "wb_data[0]~35"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data1[0]~0"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data[0]~0"
    Warning: Node "WriteBuffer:WriteBuffer|wb_data0[0]~0"
Warning: Found combinational loop of 3 nodes
    Warning: Node "WriteBufferControl:WriteBufferControl|wb_valid~0"
    Warning: Node "WriteBufferControl:WriteBufferControl|Mux5~2"
    Warning: Node "WriteBufferControl:WriteBufferControl|Mux5~3"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" has Internal fmax of 65.04 MHz between source register "WriteBufferControl:WriteBufferControl|FlushCount[3]" and destination memory "DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5" (period= 15.374 ns)
    Info: + Longest register to memory delay is 15.143 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y19_N11; Fanout = 5; REG Node = 'WriteBufferControl:WriteBufferControl|FlushCount[3]'
        Info: 2: + IC(0.514 ns) + CELL(0.420 ns) = 0.934 ns; Loc. = LCCOMB_X30_Y19_N8; Fanout = 191; COMB Node = 'wb_addr[3]~0'
        Info: 3: + IC(0.750 ns) + CELL(0.271 ns) = 1.955 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 1; COMB Node = 'WriteBuffer:WriteBuffer|wb_data_valid[0]~0'
        Info: 4: + IC(0.241 ns) + CELL(0.150 ns) = 2.346 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'WriteBuffer:WriteBuffer|wb_data_valid[0]~1'
        Info: 5: + IC(0.937 ns) + CELL(0.150 ns) = 3.433 ns; Loc. = LCCOMB_X28_Y19_N6; Fanout = 4; COMB Node = 'WriteBuffer:WriteBuffer|wb_data_valid[0]~4'
        Info: 6: + IC(0.273 ns) + CELL(0.438 ns) = 4.144 ns; Loc. = LCCOMB_X28_Y19_N16; Fanout = 1; COMB Node = 'WriteBufferControl:WriteBufferControl|Mux0~4'
        Info: 7: + IC(0.432 ns) + CELL(0.150 ns) = 4.726 ns; Loc. = LCCOMB_X29_Y19_N20; Fanout = 1; COMB Node = 'WriteBufferControl:WriteBufferControl|Mux0~5'
        Info: 8: + IC(0.254 ns) + CELL(0.271 ns) = 5.251 ns; Loc. = LCCOMB_X29_Y19_N6; Fanout = 3; COMB Node = 'WriteBufferControl:WriteBufferControl|Mux0~6'
        Info: 9: + IC(0.000 ns) + CELL(3.214 ns) = 8.465 ns; Loc. = LCCOMB_X28_Y20_N0; Fanout = 3; COMB LOOP Node = 'WriteBufferControl:WriteBufferControl|Mux5~3'
            Info: Loc. = LCCOMB_X28_Y20_N10; Node "WriteBufferControl:WriteBufferControl|wb_valid~0"
            Info: Loc. = LCCOMB_X28_Y20_N0; Node "WriteBufferControl:WriteBufferControl|Mux5~3"
            Info: Loc. = LCCOMB_X29_Y23_N22; Node "WriteBufferControl:WriteBufferControl|Mux5~2"
        Info: 10: + IC(0.274 ns) + CELL(0.149 ns) = 8.888 ns; Loc. = LCCOMB_X28_Y20_N26; Fanout = 136; COMB Node = 'WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|data~0'
        Info: 11: + IC(0.310 ns) + CELL(0.150 ns) = 9.348 ns; Loc. = LCCOMB_X28_Y20_N8; Fanout = 32; COMB Node = 'WriteBuffer:WriteBuffer|wb_mem_B8:wb_m0|data~0'
        Info: 12: + IC(0.000 ns) + CELL(3.281 ns) = 12.629 ns; Loc. = LCCOMB_X27_Y20_N24; Fanout = 5; COMB LOOP Node = 'wb_data[5]~40'
            Info: Loc. = LCCOMB_X27_Y20_N30; Node "WriteBuffer:WriteBuffer|wb_data1[5]~5"
            Info: Loc. = LCCOMB_X27_Y20_N24; Node "wb_data[5]~40"
            Info: Loc. = LCCOMB_X27_Y16_N18; Node "WriteBuffer:WriteBuffer|wb_data[5]~5"
            Info: Loc. = LCCOMB_X27_Y16_N0; Node "WriteBuffer:WriteBuffer|wb_data0[5]~5"
        Info: 13: + IC(0.782 ns) + CELL(0.150 ns) = 13.561 ns; Loc. = LCCOMB_X27_Y17_N0; Fanout = 2; COMB Node = 'MergeDataIn[5]~12'
        Info: 14: + IC(0.248 ns) + CELL(0.150 ns) = 13.959 ns; Loc. = LCCOMB_X27_Y17_N2; Fanout = 2; COMB Node = 'DataMux:CacheDataInputMux2|Z[5]~5'
        Info: 15: + IC(1.078 ns) + CELL(0.106 ns) = 15.143 ns; Loc. = M4K_X26_Y19; Fanout = 1; MEM Node = 'DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5'
        Info: Total cell delay = 9.050 ns ( 59.76 % )
        Info: Total interconnect delay = 6.093 ns ( 40.24 % )
    Info: - Smallest clock skew is 0.054 ns
        Info: + Shortest clock path from clock "Clk" to destination memory is 2.751 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1059; COMB Node = 'Clk~clkctrl'
            Info: 3: + IC(0.974 ns) + CELL(0.660 ns) = 2.751 ns; Loc. = M4K_X26_Y19; Fanout = 1; MEM Node = 'DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5'
            Info: Total cell delay = 1.659 ns ( 60.31 % )
            Info: Total interconnect delay = 1.092 ns ( 39.69 % )
        Info: - Longest clock path from clock "Clk" to source register is 2.697 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1059; COMB Node = 'Clk~clkctrl'
            Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X31_Y19_N11; Fanout = 5; REG Node = 'WriteBufferControl:WriteBufferControl|FlushCount[3]'
            Info: Total cell delay = 1.536 ns ( 56.95 % )
            Info: Total interconnect delay = 1.161 ns ( 43.05 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for memory "DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5" (data pin = "DAddress[3]", clock pin = "Clk") is 19.747 ns
    Info: + Longest pin to memory delay is 22.463 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AA13; Fanout = 131; PIN Node = 'DAddress[3]'
        Info: 2: + IC(6.986 ns) + CELL(0.438 ns) = 8.254 ns; Loc. = LCCOMB_X30_Y19_N8; Fanout = 191; COMB Node = 'wb_addr[3]~0'
        Info: 3: + IC(0.750 ns) + CELL(0.271 ns) = 9.275 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 1; COMB Node = 'WriteBuffer:WriteBuffer|wb_data_valid[0]~0'
        Info: 4: + IC(0.241 ns) + CELL(0.150 ns) = 9.666 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'WriteBuffer:WriteBuffer|wb_data_valid[0]~1'
        Info: 5: + IC(0.937 ns) + CELL(0.150 ns) = 10.753 ns; Loc. = LCCOMB_X28_Y19_N6; Fanout = 4; COMB Node = 'WriteBuffer:WriteBuffer|wb_data_valid[0]~4'
        Info: 6: + IC(0.273 ns) + CELL(0.438 ns) = 11.464 ns; Loc. = LCCOMB_X28_Y19_N16; Fanout = 1; COMB Node = 'WriteBufferControl:WriteBufferControl|Mux0~4'
        Info: 7: + IC(0.432 ns) + CELL(0.150 ns) = 12.046 ns; Loc. = LCCOMB_X29_Y19_N20; Fanout = 1; COMB Node = 'WriteBufferControl:WriteBufferControl|Mux0~5'
        Info: 8: + IC(0.254 ns) + CELL(0.271 ns) = 12.571 ns; Loc. = LCCOMB_X29_Y19_N6; Fanout = 3; COMB Node = 'WriteBufferControl:WriteBufferControl|Mux0~6'
        Info: 9: + IC(0.000 ns) + CELL(3.214 ns) = 15.785 ns; Loc. = LCCOMB_X28_Y20_N0; Fanout = 3; COMB LOOP Node = 'WriteBufferControl:WriteBufferControl|Mux5~3'
            Info: Loc. = LCCOMB_X28_Y20_N10; Node "WriteBufferControl:WriteBufferControl|wb_valid~0"
            Info: Loc. = LCCOMB_X28_Y20_N0; Node "WriteBufferControl:WriteBufferControl|Mux5~3"
            Info: Loc. = LCCOMB_X29_Y23_N22; Node "WriteBufferControl:WriteBufferControl|Mux5~2"
        Info: 10: + IC(0.274 ns) + CELL(0.149 ns) = 16.208 ns; Loc. = LCCOMB_X28_Y20_N26; Fanout = 136; COMB Node = 'WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|data~0'
        Info: 11: + IC(0.310 ns) + CELL(0.150 ns) = 16.668 ns; Loc. = LCCOMB_X28_Y20_N8; Fanout = 32; COMB Node = 'WriteBuffer:WriteBuffer|wb_mem_B8:wb_m0|data~0'
        Info: 12: + IC(0.000 ns) + CELL(3.281 ns) = 19.949 ns; Loc. = LCCOMB_X27_Y20_N24; Fanout = 5; COMB LOOP Node = 'wb_data[5]~40'
            Info: Loc. = LCCOMB_X27_Y20_N30; Node "WriteBuffer:WriteBuffer|wb_data1[5]~5"
            Info: Loc. = LCCOMB_X27_Y20_N24; Node "wb_data[5]~40"
            Info: Loc. = LCCOMB_X27_Y16_N18; Node "WriteBuffer:WriteBuffer|wb_data[5]~5"
            Info: Loc. = LCCOMB_X27_Y16_N0; Node "WriteBuffer:WriteBuffer|wb_data0[5]~5"
        Info: 13: + IC(0.782 ns) + CELL(0.150 ns) = 20.881 ns; Loc. = LCCOMB_X27_Y17_N0; Fanout = 2; COMB Node = 'MergeDataIn[5]~12'
        Info: 14: + IC(0.248 ns) + CELL(0.150 ns) = 21.279 ns; Loc. = LCCOMB_X27_Y17_N2; Fanout = 2; COMB Node = 'DataMux:CacheDataInputMux2|Z[5]~5'
        Info: 15: + IC(1.078 ns) + CELL(0.106 ns) = 22.463 ns; Loc. = M4K_X26_Y19; Fanout = 1; MEM Node = 'DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5'
        Info: Total cell delay = 9.898 ns ( 44.06 % )
        Info: Total interconnect delay = 12.565 ns ( 55.94 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "Clk" to destination memory is 2.751 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1059; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.974 ns) + CELL(0.660 ns) = 2.751 ns; Loc. = M4K_X26_Y19; Fanout = 1; MEM Node = 'DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5'
        Info: Total cell delay = 1.659 ns ( 60.31 % )
        Info: Total interconnect delay = 1.092 ns ( 39.69 % )
Info: tco from clock "Clk" to destination pin "DData[24]" through register "WriteBufferControl:WriteBufferControl|FlushCount[3]" is 22.727 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1059; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X31_Y19_N11; Fanout = 5; REG Node = 'WriteBufferControl:WriteBufferControl|FlushCount[3]'
        Info: Total cell delay = 1.536 ns ( 56.95 % )
        Info: Total interconnect delay = 1.161 ns ( 43.05 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 19.780 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y19_N11; Fanout = 5; REG Node = 'WriteBufferControl:WriteBufferControl|FlushCount[3]'
        Info: 2: + IC(0.514 ns) + CELL(0.420 ns) = 0.934 ns; Loc. = LCCOMB_X30_Y19_N8; Fanout = 191; COMB Node = 'wb_addr[3]~0'
        Info: 3: + IC(0.750 ns) + CELL(0.271 ns) = 1.955 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 1; COMB Node = 'WriteBuffer:WriteBuffer|wb_data_valid[0]~0'
        Info: 4: + IC(0.241 ns) + CELL(0.150 ns) = 2.346 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'WriteBuffer:WriteBuffer|wb_data_valid[0]~1'
        Info: 5: + IC(0.937 ns) + CELL(0.150 ns) = 3.433 ns; Loc. = LCCOMB_X28_Y19_N6; Fanout = 4; COMB Node = 'WriteBuffer:WriteBuffer|wb_data_valid[0]~4'
        Info: 6: + IC(0.273 ns) + CELL(0.438 ns) = 4.144 ns; Loc. = LCCOMB_X28_Y19_N16; Fanout = 1; COMB Node = 'WriteBufferControl:WriteBufferControl|Mux0~4'
        Info: 7: + IC(0.432 ns) + CELL(0.150 ns) = 4.726 ns; Loc. = LCCOMB_X29_Y19_N20; Fanout = 1; COMB Node = 'WriteBufferControl:WriteBufferControl|Mux0~5'
        Info: 8: + IC(0.254 ns) + CELL(0.271 ns) = 5.251 ns; Loc. = LCCOMB_X29_Y19_N6; Fanout = 3; COMB Node = 'WriteBufferControl:WriteBufferControl|Mux0~6'
        Info: 9: + IC(0.000 ns) + CELL(3.214 ns) = 8.465 ns; Loc. = LCCOMB_X28_Y20_N0; Fanout = 3; COMB LOOP Node = 'WriteBufferControl:WriteBufferControl|Mux5~3'
            Info: Loc. = LCCOMB_X28_Y20_N10; Node "WriteBufferControl:WriteBufferControl|wb_valid~0"
            Info: Loc. = LCCOMB_X28_Y20_N0; Node "WriteBufferControl:WriteBufferControl|Mux5~3"
            Info: Loc. = LCCOMB_X29_Y23_N22; Node "WriteBufferControl:WriteBufferControl|Mux5~2"
        Info: 10: + IC(0.274 ns) + CELL(0.149 ns) = 8.888 ns; Loc. = LCCOMB_X28_Y20_N26; Fanout = 136; COMB Node = 'WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|data~0'
        Info: 11: + IC(0.307 ns) + CELL(0.150 ns) = 9.345 ns; Loc. = LCCOMB_X28_Y20_N18; Fanout = 32; COMB Node = 'WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|data~0'
        Info: 12: + IC(0.000 ns) + CELL(2.872 ns) = 12.217 ns; Loc. = LCCOMB_X28_Y22_N4; Fanout = 5; COMB LOOP Node = 'wb_data[24]~59'
            Info: Loc. = LCCOMB_X28_Y22_N4; Node "wb_data[24]~59"
            Info: Loc. = LCCOMB_X24_Y20_N28; Node "WriteBuffer:WriteBuffer|wb_data1[24]~24"
            Info: Loc. = LCCOMB_X28_Y22_N26; Node "WriteBuffer:WriteBuffer|wb_data[24]~24"
            Info: Loc. = LCCOMB_X27_Y24_N26; Node "WriteBuffer:WriteBuffer|wb_data0[24]~24"
        Info: 13: + IC(2.380 ns) + CELL(0.275 ns) = 14.872 ns; Loc. = LCCOMB_X25_Y16_N4; Fanout = 1; COMB Node = 'DData[24]~114'
        Info: 14: + IC(2.120 ns) + CELL(2.788 ns) = 19.780 ns; Loc. = PIN_D12; Fanout = 0; PIN Node = 'DData[24]'
        Info: Total cell delay = 11.298 ns ( 57.12 % )
        Info: Total interconnect delay = 8.482 ns ( 42.88 % )
Info: Longest tpd from source pin "DAddress[3]" to destination pin "DData[24]" is 27.100 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AA13; Fanout = 131; PIN Node = 'DAddress[3]'
    Info: 2: + IC(6.986 ns) + CELL(0.438 ns) = 8.254 ns; Loc. = LCCOMB_X30_Y19_N8; Fanout = 191; COMB Node = 'wb_addr[3]~0'
    Info: 3: + IC(0.750 ns) + CELL(0.271 ns) = 9.275 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 1; COMB Node = 'WriteBuffer:WriteBuffer|wb_data_valid[0]~0'
    Info: 4: + IC(0.241 ns) + CELL(0.150 ns) = 9.666 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'WriteBuffer:WriteBuffer|wb_data_valid[0]~1'
    Info: 5: + IC(0.937 ns) + CELL(0.150 ns) = 10.753 ns; Loc. = LCCOMB_X28_Y19_N6; Fanout = 4; COMB Node = 'WriteBuffer:WriteBuffer|wb_data_valid[0]~4'
    Info: 6: + IC(0.273 ns) + CELL(0.438 ns) = 11.464 ns; Loc. = LCCOMB_X28_Y19_N16; Fanout = 1; COMB Node = 'WriteBufferControl:WriteBufferControl|Mux0~4'
    Info: 7: + IC(0.432 ns) + CELL(0.150 ns) = 12.046 ns; Loc. = LCCOMB_X29_Y19_N20; Fanout = 1; COMB Node = 'WriteBufferControl:WriteBufferControl|Mux0~5'
    Info: 8: + IC(0.254 ns) + CELL(0.271 ns) = 12.571 ns; Loc. = LCCOMB_X29_Y19_N6; Fanout = 3; COMB Node = 'WriteBufferControl:WriteBufferControl|Mux0~6'
    Info: 9: + IC(0.000 ns) + CELL(3.214 ns) = 15.785 ns; Loc. = LCCOMB_X28_Y20_N0; Fanout = 3; COMB LOOP Node = 'WriteBufferControl:WriteBufferControl|Mux5~3'
        Info: Loc. = LCCOMB_X28_Y20_N10; Node "WriteBufferControl:WriteBufferControl|wb_valid~0"
        Info: Loc. = LCCOMB_X28_Y20_N0; Node "WriteBufferControl:WriteBufferControl|Mux5~3"
        Info: Loc. = LCCOMB_X29_Y23_N22; Node "WriteBufferControl:WriteBufferControl|Mux5~2"
    Info: 10: + IC(0.274 ns) + CELL(0.149 ns) = 16.208 ns; Loc. = LCCOMB_X28_Y20_N26; Fanout = 136; COMB Node = 'WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|data~0'
    Info: 11: + IC(0.307 ns) + CELL(0.150 ns) = 16.665 ns; Loc. = LCCOMB_X28_Y20_N18; Fanout = 32; COMB Node = 'WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|data~0'
    Info: 12: + IC(0.000 ns) + CELL(2.872 ns) = 19.537 ns; Loc. = LCCOMB_X28_Y22_N4; Fanout = 5; COMB LOOP Node = 'wb_data[24]~59'
        Info: Loc. = LCCOMB_X28_Y22_N4; Node "wb_data[24]~59"
        Info: Loc. = LCCOMB_X24_Y20_N28; Node "WriteBuffer:WriteBuffer|wb_data1[24]~24"
        Info: Loc. = LCCOMB_X28_Y22_N26; Node "WriteBuffer:WriteBuffer|wb_data[24]~24"
        Info: Loc. = LCCOMB_X27_Y24_N26; Node "WriteBuffer:WriteBuffer|wb_data0[24]~24"
    Info: 13: + IC(2.380 ns) + CELL(0.275 ns) = 22.192 ns; Loc. = LCCOMB_X25_Y16_N4; Fanout = 1; COMB Node = 'DData[24]~114'
    Info: 14: + IC(2.120 ns) + CELL(2.788 ns) = 27.100 ns; Loc. = PIN_D12; Fanout = 0; PIN Node = 'DData[24]'
    Info: Total cell delay = 12.146 ns ( 44.82 % )
    Info: Total interconnect delay = 14.954 ns ( 55.18 % )
Info: th for register "TagRam:TagRam|TagRam[15][20]" (data pin = "DAddress[27]", clock pin = "Clk") is -3.629 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.666 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1059; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X33_Y17_N11; Fanout = 1; REG Node = 'TagRam:TagRam|TagRam[15][20]'
        Info: Total cell delay = 1.536 ns ( 57.61 % )
        Info: Total interconnect delay = 1.130 ns ( 42.39 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.561 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A14; Fanout = 5; PIN Node = 'DAddress[27]'
        Info: 2: + IC(5.356 ns) + CELL(0.271 ns) = 6.477 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 16; COMB Node = 'TagRam:TagRam|TagRam~37'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.561 ns; Loc. = LCFF_X33_Y17_N11; Fanout = 1; REG Node = 'TagRam:TagRam|TagRam[15][20]'
        Info: Total cell delay = 1.205 ns ( 18.37 % )
        Info: Total interconnect delay = 5.356 ns ( 81.63 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 166 warnings
    Info: Peak virtual memory: 216 megabytes
    Info: Processing ended: Thu Nov 18 09:19:46 2010
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


