<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p41" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_41{left:110px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t2_41{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_41{left:152px;bottom:1065px;letter-spacing:-0.01px;word-spacing:0.78px;}
#t4_41{left:152px;bottom:1046px;letter-spacing:0.01px;word-spacing:2.93px;}
#t5_41{left:152px;bottom:1028px;letter-spacing:-0.01px;word-spacing:2.28px;}
#t6_41{left:152px;bottom:1010px;letter-spacing:0.05px;word-spacing:2.04px;}
#t7_41{left:152px;bottom:992px;letter-spacing:-0.01px;word-spacing:0.81px;}
#t8_41{left:152px;bottom:973px;letter-spacing:-0.04px;word-spacing:2.2px;}
#t9_41{left:152px;bottom:955px;letter-spacing:0.01px;word-spacing:3.35px;}
#ta_41{left:245px;bottom:955px;letter-spacing:-0.01px;word-spacing:3.4px;}
#tb_41{left:152px;bottom:937px;letter-spacing:-0.01px;word-spacing:0.86px;}
#tc_41{left:152px;bottom:919px;letter-spacing:0.01px;word-spacing:2.3px;}
#td_41{left:152px;bottom:900px;letter-spacing:-0.05px;word-spacing:1.41px;}
#te_41{left:152px;bottom:882px;word-spacing:0.63px;}
#tf_41{left:152px;bottom:864px;letter-spacing:-0.05px;word-spacing:1.38px;}
#tg_41{left:152px;bottom:845px;letter-spacing:-0.3px;}
#th_41{left:177px;bottom:827px;letter-spacing:0.02px;word-spacing:3px;}
#ti_41{left:744px;bottom:827px;letter-spacing:0.11px;}
#tj_41{left:152px;bottom:809px;letter-spacing:-0.09px;word-spacing:1.85px;}
#tk_41{left:152px;bottom:791px;letter-spacing:-0.05px;word-spacing:2px;}
#tl_41{left:152px;bottom:772px;letter-spacing:0.05px;word-spacing:1.74px;}
#tm_41{left:177px;bottom:754px;letter-spacing:-0.01px;word-spacing:2.43px;}
#tn_41{left:152px;bottom:736px;letter-spacing:0.01px;word-spacing:2.84px;}
#to_41{left:152px;bottom:718px;letter-spacing:0.03px;word-spacing:3.91px;}
#tp_41{left:152px;bottom:699px;word-spacing:1.46px;}
#tq_41{left:152px;bottom:681px;letter-spacing:0.05px;word-spacing:1.05px;}
#tr_41{left:152px;bottom:663px;letter-spacing:-0.02px;word-spacing:1.22px;}
#ts_41{left:152px;bottom:645px;letter-spacing:-0.02px;word-spacing:2.2px;}
#tt_41{left:152px;bottom:626px;letter-spacing:-0.04px;word-spacing:2.55px;}
#tu_41{left:152px;bottom:608px;letter-spacing:0.08px;word-spacing:3px;}
#tv_41{left:215px;bottom:608px;letter-spacing:-0.02px;word-spacing:3.27px;}
#tw_41{left:152px;bottom:590px;letter-spacing:0.03px;word-spacing:2.32px;}
#tx_41{left:152px;bottom:571px;letter-spacing:-0.08px;word-spacing:2px;}
#ty_41{left:177px;bottom:553px;word-spacing:0.41px;}
#tz_41{left:152px;bottom:535px;letter-spacing:-0.01px;word-spacing:3.68px;}
#t10_41{left:152px;bottom:517px;letter-spacing:-0.05px;word-spacing:3.49px;}
#t11_41{left:320px;bottom:517px;}
#t12_41{left:327px;bottom:517px;}
#t13_41{left:339px;bottom:517px;letter-spacing:0.11px;}
#t14_41{left:355px;bottom:517px;}
#t15_41{left:366px;bottom:517px;}
#t16_41{left:374px;bottom:517px;letter-spacing:-0.07px;word-spacing:3.52px;}
#t17_41{left:758px;bottom:517px;letter-spacing:0.11px;}
#t18_41{left:774px;bottom:517px;letter-spacing:0.07px;}
#t19_41{left:152px;bottom:498px;letter-spacing:-0.05px;word-spacing:1.96px;}
#t1a_41{left:152px;bottom:480px;letter-spacing:0.04px;word-spacing:2.65px;}
#t1b_41{left:152px;bottom:462px;letter-spacing:0.08px;word-spacing:1.49px;}
#t1c_41{left:152px;bottom:444px;word-spacing:1.86px;}
#t1d_41{left:152px;bottom:425px;letter-spacing:0.05px;word-spacing:1.55px;}
#t1e_41{left:152px;bottom:407px;word-spacing:2.2px;}
#t1f_41{left:152px;bottom:389px;letter-spacing:-0.1px;word-spacing:2.04px;}
#t1g_41{left:248px;bottom:389px;letter-spacing:0.11px;}
#t1h_41{left:263px;bottom:389px;letter-spacing:0.07px;}
#t1i_41{left:110px;bottom:352px;letter-spacing:-0.15px;word-spacing:0.18px;}
#t1j_41{left:110px;bottom:332px;letter-spacing:-0.17px;word-spacing:1.8px;}
#t1k_41{left:110px;bottom:311px;letter-spacing:-0.16px;word-spacing:1.33px;}
#t1l_41{left:110px;bottom:290px;letter-spacing:-0.14px;}
#t1m_41{left:152px;bottom:246px;letter-spacing:0.04px;word-spacing:1.96px;}
#t1n_41{left:152px;bottom:227px;letter-spacing:0.05px;word-spacing:1.74px;}

.s1_41{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s2_41{font-size:17px;font-family:CMR10_270;color:#000;}
.s3_41{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s4_41{font-size:15px;font-family:CMTI10_27t;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts41" type="text/css" >

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg41Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg41" style="-webkit-user-select: none;"><object width="935" height="1210" data="41/41.svg" type="image/svg+xml" id="pdf41" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_41" class="t s1_41">Volume I: RISC-V Unprivileged ISA V20191213 </span><span id="t2_41" class="t s2_41">23 </span>
<span id="t3_41" class="t s3_41">The conditional branches were designed to include arithmetic comparison operations between two </span>
<span id="t4_41" class="t s3_41">registers (as also done in PA-RISC, Xtensa, and MIPS R6), rather than use condition codes </span>
<span id="t5_41" class="t s3_41">(x86, ARM, SPARC, PowerPC), or to only compare one register against zero (Alpha, MIPS), </span>
<span id="t6_41" class="t s3_41">or two registers only for equality (MIPS). This design was motivated by the observation that a </span>
<span id="t7_41" class="t s3_41" data-mappings='[[40,"fi"]]'>combined compare-and-branch instruction ﬁts into a regular pipeline, avoids additional condition </span>
<span id="t8_41" class="t s3_41">code state or use of a temporary register, and reduces static code size and dynamic instruction </span>
<span id="t9_41" class="t s3_41" data-mappings='[[9,"ffi"]]'>fetch traﬃc. </span><span id="ta_41" class="t s3_41">Another point is that comparisons against zero require non-trivial circuit delay </span>
<span id="tb_41" class="t s3_41">(especially after the move to static logic in advanced processes) and so are almost as expensive as </span>
<span id="tc_41" class="t s3_41">arithmetic magnitude compares. Another advantage of a fused compare-and-branch instruction </span>
<span id="td_41" class="t s3_41">is that branches are observed earlier in the front-end instruction stream, and so can be predicted </span>
<span id="te_41" class="t s3_41">earlier. There is perhaps an advantage to a design with condition codes in the case where multiple </span>
<span id="tf_41" class="t s3_41">branches can be taken based on the same condition codes, but we believe this case to be relatively </span>
<span id="tg_41" class="t s3_41">rare. </span>
<span id="th_41" class="t s3_41">We considered but did not include static branch hints in the instruction encoding. </span><span id="ti_41" class="t s3_41">These </span>
<span id="tj_41" class="t s3_41">can reduce the pressure on dynamic predictors, but require more instruction encoding space and </span>
<span id="tk_41" class="t s3_41" data-mappings='[[12,"fi"]]'>software proﬁling for best results, and can result in poor performance if production runs do not </span>
<span id="tl_41" class="t s3_41" data-mappings='[[9,"fi"]]'>match proﬁling runs. </span>
<span id="tm_41" class="t s3_41">We considered but did not include conditional moves or predicated instructions, which can </span>
<span id="tn_41" class="t s3_41" data-mappings='[[1,"ff"]]'>eﬀectively replace unpredictable short forward branches. Conditional moves are the simpler of </span>
<span id="to_41" class="t s3_41" data-mappings='[[19,"ffi"]]'>the two, but are diﬃcult to use with conditional code that might cause exceptions (memory </span>
<span id="tp_41" class="t s3_41" data-mappings='[[13,"fl"],[68,"fl"]]'>accesses and ﬂoating-point operations). Predication adds additional ﬂag state to a system, addi- </span>
<span id="tq_41" class="t s3_41" data-mappings='[[37,"fl"]]'>tional instructions to set and clear ﬂags, and additional encoding overhead on every instruction. </span>
<span id="tr_41" class="t s3_41">Both conditional move and predicated instructions add complexity to out-of-order microarchitec- </span>
<span id="ts_41" class="t s3_41">tures, adding an implicit third source operand due to the need to copy the original value of the </span>
<span id="tt_41" class="t s3_41">destination architectural register into the renamed destination physical register if the predicate </span>
<span id="tu_41" class="t s3_41">is false. </span><span id="tv_41" class="t s3_41">Also, static compile-time decisions to use predication instead of branches can result </span>
<span id="tw_41" class="t s3_41">in lower performance on inputs not included in the compiler training set, especially given that </span>
<span id="tx_41" class="t s3_41">unpredictable branches are rare, and becoming rarer as branch prediction techniques improve. </span>
<span id="ty_41" class="t s3_41">We note that various microarchitectural techniques exist to dynamically convert unpredictable </span>
<span id="tz_41" class="t s3_41" data-mappings='[[76,"fl"]]'>short forward branches into internally predicated code to avoid the cost of ﬂushing pipelines </span>
<span id="t10_41" class="t s3_41">on a branch mispredict [</span><span id="t11_41" class="t s4_41">6</span><span id="t12_41" class="t s3_41">, </span><span id="t13_41" class="t s4_41">10</span><span id="t14_41" class="t s3_41">, </span><span id="t15_41" class="t s4_41">9</span><span id="t16_41" class="t s3_41">] and have been implemented in commercial processors [</span><span id="t17_41" class="t s4_41">17</span><span id="t18_41" class="t s3_41">]. </span>
<span id="t19_41" class="t s3_41">The simplest techniques just reduce the penalty of recovering from a mispredicted short forward </span>
<span id="t1a_41" class="t s3_41" data-mappings='[[15,"fl"]]'>branch by only ﬂushing instructions in the branch shadow instead of the entire fetch pipeline, </span>
<span id="t1b_41" class="t s3_41">or by fetching instructions from both sides using wide instruction fetch or idle instruction fetch </span>
<span id="t1c_41" class="t s3_41">slots. More complex techniques for out-of-order cores add internal predicates on instructions in </span>
<span id="t1d_41" class="t s3_41">the branch shadow, with the internal predicate value written by the branch instruction, allowing </span>
<span id="t1e_41" class="t s3_41">the branch and following instructions to be executed speculatively and out-of-order with respect </span>
<span id="t1f_41" class="t s3_41">to other code [</span><span id="t1g_41" class="t s4_41">17</span><span id="t1h_41" class="t s3_41">]. </span>
<span id="t1i_41" class="t s2_41">The conditional branch instructions will generate an instruction-address-misaligned exception if the </span>
<span id="t1j_41" class="t s2_41">target address is not aligned to a four-byte boundary and the branch condition evaluates to true. </span>
<span id="t1k_41" class="t s2_41">If the branch condition evaluates to false, the instruction-address-misaligned exception will not be </span>
<span id="t1l_41" class="t s2_41">raised. </span>
<span id="t1m_41" class="t s3_41">Instruction-address-misaligned exceptions are not possible on machines that support extensions </span>
<span id="t1n_41" class="t s3_41">with 16-bit aligned instructions, such as the compressed instruction-set extension, C. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
