{
  "module_name": "cpufeatures.h",
  "hash_id": "b880a1bc93a14340341a88121089391ebb0b67c80b691690056c46fcb2748a2f",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/include/asm/cpufeatures.h",
  "human_readable_source": " \n#ifndef _ASM_X86_CPUFEATURES_H\n#define _ASM_X86_CPUFEATURES_H\n\n#ifndef _ASM_X86_REQUIRED_FEATURES_H\n#include <asm/required-features.h>\n#endif\n\n#ifndef _ASM_X86_DISABLED_FEATURES_H\n#include <asm/disabled-features.h>\n#endif\n\n \n#define NCAPINTS\t\t\t21\t    \n#define NBUGINTS\t\t\t2\t    \n\n \n\n \n#define X86_FEATURE_FPU\t\t\t( 0*32+ 0)  \n#define X86_FEATURE_VME\t\t\t( 0*32+ 1)  \n#define X86_FEATURE_DE\t\t\t( 0*32+ 2)  \n#define X86_FEATURE_PSE\t\t\t( 0*32+ 3)  \n#define X86_FEATURE_TSC\t\t\t( 0*32+ 4)  \n#define X86_FEATURE_MSR\t\t\t( 0*32+ 5)  \n#define X86_FEATURE_PAE\t\t\t( 0*32+ 6)  \n#define X86_FEATURE_MCE\t\t\t( 0*32+ 7)  \n#define X86_FEATURE_CX8\t\t\t( 0*32+ 8)  \n#define X86_FEATURE_APIC\t\t( 0*32+ 9)  \n#define X86_FEATURE_SEP\t\t\t( 0*32+11)  \n#define X86_FEATURE_MTRR\t\t( 0*32+12)  \n#define X86_FEATURE_PGE\t\t\t( 0*32+13)  \n#define X86_FEATURE_MCA\t\t\t( 0*32+14)  \n#define X86_FEATURE_CMOV\t\t( 0*32+15)  \n#define X86_FEATURE_PAT\t\t\t( 0*32+16)  \n#define X86_FEATURE_PSE36\t\t( 0*32+17)  \n#define X86_FEATURE_PN\t\t\t( 0*32+18)  \n#define X86_FEATURE_CLFLUSH\t\t( 0*32+19)  \n#define X86_FEATURE_DS\t\t\t( 0*32+21)  \n#define X86_FEATURE_ACPI\t\t( 0*32+22)  \n#define X86_FEATURE_MMX\t\t\t( 0*32+23)  \n#define X86_FEATURE_FXSR\t\t( 0*32+24)  \n#define X86_FEATURE_XMM\t\t\t( 0*32+25)  \n#define X86_FEATURE_XMM2\t\t( 0*32+26)  \n#define X86_FEATURE_SELFSNOOP\t\t( 0*32+27)  \n#define X86_FEATURE_HT\t\t\t( 0*32+28)  \n#define X86_FEATURE_ACC\t\t\t( 0*32+29)  \n#define X86_FEATURE_IA64\t\t( 0*32+30)  \n#define X86_FEATURE_PBE\t\t\t( 0*32+31)  \n\n \n \n#define X86_FEATURE_SYSCALL\t\t( 1*32+11)  \n#define X86_FEATURE_MP\t\t\t( 1*32+19)  \n#define X86_FEATURE_NX\t\t\t( 1*32+20)  \n#define X86_FEATURE_MMXEXT\t\t( 1*32+22)  \n#define X86_FEATURE_FXSR_OPT\t\t( 1*32+25)  \n#define X86_FEATURE_GBPAGES\t\t( 1*32+26)  \n#define X86_FEATURE_RDTSCP\t\t( 1*32+27)  \n#define X86_FEATURE_LM\t\t\t( 1*32+29)  \n#define X86_FEATURE_3DNOWEXT\t\t( 1*32+30)  \n#define X86_FEATURE_3DNOW\t\t( 1*32+31)  \n\n \n#define X86_FEATURE_RECOVERY\t\t( 2*32+ 0)  \n#define X86_FEATURE_LONGRUN\t\t( 2*32+ 1)  \n#define X86_FEATURE_LRTI\t\t( 2*32+ 3)  \n\n \n \n#define X86_FEATURE_CXMMX\t\t( 3*32+ 0)  \n#define X86_FEATURE_K6_MTRR\t\t( 3*32+ 1)  \n#define X86_FEATURE_CYRIX_ARR\t\t( 3*32+ 2)  \n#define X86_FEATURE_CENTAUR_MCR\t\t( 3*32+ 3)  \n\n \n#define X86_FEATURE_K8\t\t\t( 3*32+ 4)  \n \n#define X86_FEATURE_P3\t\t\t( 3*32+ 6)  \n#define X86_FEATURE_P4\t\t\t( 3*32+ 7)  \n#define X86_FEATURE_CONSTANT_TSC\t( 3*32+ 8)  \n#define X86_FEATURE_UP\t\t\t( 3*32+ 9)  \n#define X86_FEATURE_ART\t\t\t( 3*32+10)  \n#define X86_FEATURE_ARCH_PERFMON\t( 3*32+11)  \n#define X86_FEATURE_PEBS\t\t( 3*32+12)  \n#define X86_FEATURE_BTS\t\t\t( 3*32+13)  \n#define X86_FEATURE_SYSCALL32\t\t( 3*32+14)  \n#define X86_FEATURE_SYSENTER32\t\t( 3*32+15)  \n#define X86_FEATURE_REP_GOOD\t\t( 3*32+16)  \n#define X86_FEATURE_AMD_LBR_V2\t\t( 3*32+17)  \n \n#define X86_FEATURE_ACC_POWER\t\t( 3*32+19)  \n#define X86_FEATURE_NOPL\t\t( 3*32+20)  \n#define X86_FEATURE_ALWAYS\t\t( 3*32+21)  \n#define X86_FEATURE_XTOPOLOGY\t\t( 3*32+22)  \n#define X86_FEATURE_TSC_RELIABLE\t( 3*32+23)  \n#define X86_FEATURE_NONSTOP_TSC\t\t( 3*32+24)  \n#define X86_FEATURE_CPUID\t\t( 3*32+25)  \n#define X86_FEATURE_EXTD_APICID\t\t( 3*32+26)  \n#define X86_FEATURE_AMD_DCM\t\t( 3*32+27)  \n#define X86_FEATURE_APERFMPERF\t\t( 3*32+28)  \n#define X86_FEATURE_RAPL\t\t( 3*32+29)  \n#define X86_FEATURE_NONSTOP_TSC_S3\t( 3*32+30)  \n#define X86_FEATURE_TSC_KNOWN_FREQ\t( 3*32+31)  \n\n \n#define X86_FEATURE_XMM3\t\t( 4*32+ 0)  \n#define X86_FEATURE_PCLMULQDQ\t\t( 4*32+ 1)  \n#define X86_FEATURE_DTES64\t\t( 4*32+ 2)  \n#define X86_FEATURE_MWAIT\t\t( 4*32+ 3)  \n#define X86_FEATURE_DSCPL\t\t( 4*32+ 4)  \n#define X86_FEATURE_VMX\t\t\t( 4*32+ 5)  \n#define X86_FEATURE_SMX\t\t\t( 4*32+ 6)  \n#define X86_FEATURE_EST\t\t\t( 4*32+ 7)  \n#define X86_FEATURE_TM2\t\t\t( 4*32+ 8)  \n#define X86_FEATURE_SSSE3\t\t( 4*32+ 9)  \n#define X86_FEATURE_CID\t\t\t( 4*32+10)  \n#define X86_FEATURE_SDBG\t\t( 4*32+11)  \n#define X86_FEATURE_FMA\t\t\t( 4*32+12)  \n#define X86_FEATURE_CX16\t\t( 4*32+13)  \n#define X86_FEATURE_XTPR\t\t( 4*32+14)  \n#define X86_FEATURE_PDCM\t\t( 4*32+15)  \n#define X86_FEATURE_PCID\t\t( 4*32+17)  \n#define X86_FEATURE_DCA\t\t\t( 4*32+18)  \n#define X86_FEATURE_XMM4_1\t\t( 4*32+19)  \n#define X86_FEATURE_XMM4_2\t\t( 4*32+20)  \n#define X86_FEATURE_X2APIC\t\t( 4*32+21)  \n#define X86_FEATURE_MOVBE\t\t( 4*32+22)  \n#define X86_FEATURE_POPCNT\t\t( 4*32+23)  \n#define X86_FEATURE_TSC_DEADLINE_TIMER\t( 4*32+24)  \n#define X86_FEATURE_AES\t\t\t( 4*32+25)  \n#define X86_FEATURE_XSAVE\t\t( 4*32+26)  \n#define X86_FEATURE_OSXSAVE\t\t( 4*32+27)  \n#define X86_FEATURE_AVX\t\t\t( 4*32+28)  \n#define X86_FEATURE_F16C\t\t( 4*32+29)  \n#define X86_FEATURE_RDRAND\t\t( 4*32+30)  \n#define X86_FEATURE_HYPERVISOR\t\t( 4*32+31)  \n\n \n#define X86_FEATURE_XSTORE\t\t( 5*32+ 2)  \n#define X86_FEATURE_XSTORE_EN\t\t( 5*32+ 3)  \n#define X86_FEATURE_XCRYPT\t\t( 5*32+ 6)  \n#define X86_FEATURE_XCRYPT_EN\t\t( 5*32+ 7)  \n#define X86_FEATURE_ACE2\t\t( 5*32+ 8)  \n#define X86_FEATURE_ACE2_EN\t\t( 5*32+ 9)  \n#define X86_FEATURE_PHE\t\t\t( 5*32+10)  \n#define X86_FEATURE_PHE_EN\t\t( 5*32+11)  \n#define X86_FEATURE_PMM\t\t\t( 5*32+12)  \n#define X86_FEATURE_PMM_EN\t\t( 5*32+13)  \n\n \n#define X86_FEATURE_LAHF_LM\t\t( 6*32+ 0)  \n#define X86_FEATURE_CMP_LEGACY\t\t( 6*32+ 1)  \n#define X86_FEATURE_SVM\t\t\t( 6*32+ 2)  \n#define X86_FEATURE_EXTAPIC\t\t( 6*32+ 3)  \n#define X86_FEATURE_CR8_LEGACY\t\t( 6*32+ 4)  \n#define X86_FEATURE_ABM\t\t\t( 6*32+ 5)  \n#define X86_FEATURE_SSE4A\t\t( 6*32+ 6)  \n#define X86_FEATURE_MISALIGNSSE\t\t( 6*32+ 7)  \n#define X86_FEATURE_3DNOWPREFETCH\t( 6*32+ 8)  \n#define X86_FEATURE_OSVW\t\t( 6*32+ 9)  \n#define X86_FEATURE_IBS\t\t\t( 6*32+10)  \n#define X86_FEATURE_XOP\t\t\t( 6*32+11)  \n#define X86_FEATURE_SKINIT\t\t( 6*32+12)  \n#define X86_FEATURE_WDT\t\t\t( 6*32+13)  \n#define X86_FEATURE_LWP\t\t\t( 6*32+15)  \n#define X86_FEATURE_FMA4\t\t( 6*32+16)  \n#define X86_FEATURE_TCE\t\t\t( 6*32+17)  \n#define X86_FEATURE_NODEID_MSR\t\t( 6*32+19)  \n#define X86_FEATURE_TBM\t\t\t( 6*32+21)  \n#define X86_FEATURE_TOPOEXT\t\t( 6*32+22)  \n#define X86_FEATURE_PERFCTR_CORE\t( 6*32+23)  \n#define X86_FEATURE_PERFCTR_NB\t\t( 6*32+24)  \n#define X86_FEATURE_BPEXT\t\t( 6*32+26)  \n#define X86_FEATURE_PTSC\t\t( 6*32+27)  \n#define X86_FEATURE_PERFCTR_LLC\t\t( 6*32+28)  \n#define X86_FEATURE_MWAITX\t\t( 6*32+29)  \n\n \n#define X86_FEATURE_RING3MWAIT\t\t( 7*32+ 0)  \n#define X86_FEATURE_CPUID_FAULT\t\t( 7*32+ 1)  \n#define X86_FEATURE_CPB\t\t\t( 7*32+ 2)  \n#define X86_FEATURE_EPB\t\t\t( 7*32+ 3)  \n#define X86_FEATURE_CAT_L3\t\t( 7*32+ 4)  \n#define X86_FEATURE_CAT_L2\t\t( 7*32+ 5)  \n#define X86_FEATURE_CDP_L3\t\t( 7*32+ 6)  \n#define X86_FEATURE_HW_PSTATE\t\t( 7*32+ 8)  \n#define X86_FEATURE_PROC_FEEDBACK\t( 7*32+ 9)  \n#define X86_FEATURE_XCOMPACTED\t\t( 7*32+10)  \n#define X86_FEATURE_PTI\t\t\t( 7*32+11)  \n#define X86_FEATURE_KERNEL_IBRS\t\t( 7*32+12)  \n#define X86_FEATURE_RSB_VMEXIT\t\t( 7*32+13)  \n#define X86_FEATURE_INTEL_PPIN\t\t( 7*32+14)  \n#define X86_FEATURE_CDP_L2\t\t( 7*32+15)  \n#define X86_FEATURE_MSR_SPEC_CTRL\t( 7*32+16)  \n#define X86_FEATURE_SSBD\t\t( 7*32+17)  \n#define X86_FEATURE_MBA\t\t\t( 7*32+18)  \n#define X86_FEATURE_RSB_CTXSW\t\t( 7*32+19)  \n#define X86_FEATURE_PERFMON_V2\t\t( 7*32+20)  \n#define X86_FEATURE_USE_IBPB\t\t( 7*32+21)  \n#define X86_FEATURE_USE_IBRS_FW\t\t( 7*32+22)  \n#define X86_FEATURE_SPEC_STORE_BYPASS_DISABLE\t( 7*32+23)  \n#define X86_FEATURE_LS_CFG_SSBD\t\t( 7*32+24)   \n#define X86_FEATURE_IBRS\t\t( 7*32+25)  \n#define X86_FEATURE_IBPB\t\t( 7*32+26)  \n#define X86_FEATURE_STIBP\t\t( 7*32+27)  \n#define X86_FEATURE_ZEN\t\t\t(7*32+28)  \n#define X86_FEATURE_L1TF_PTEINV\t\t( 7*32+29)  \n#define X86_FEATURE_IBRS_ENHANCED\t( 7*32+30)  \n#define X86_FEATURE_MSR_IA32_FEAT_CTL\t( 7*32+31)  \n\n \n#define X86_FEATURE_TPR_SHADOW\t\t( 8*32+ 0)  \n#define X86_FEATURE_FLEXPRIORITY\t( 8*32+ 1)  \n#define X86_FEATURE_EPT\t\t\t( 8*32+ 2)  \n#define X86_FEATURE_VPID\t\t( 8*32+ 3)  \n\n#define X86_FEATURE_VMMCALL\t\t( 8*32+15)  \n#define X86_FEATURE_XENPV\t\t( 8*32+16)  \n#define X86_FEATURE_EPT_AD\t\t( 8*32+17)  \n#define X86_FEATURE_VMCALL\t\t( 8*32+18)  \n#define X86_FEATURE_VMW_VMMCALL\t\t( 8*32+19)  \n#define X86_FEATURE_PVUNLOCK\t\t( 8*32+20)  \n#define X86_FEATURE_VCPUPREEMPT\t\t( 8*32+21)  \n#define X86_FEATURE_TDX_GUEST\t\t( 8*32+22)  \n\n \n#define X86_FEATURE_FSGSBASE\t\t( 9*32+ 0)  \n#define X86_FEATURE_TSC_ADJUST\t\t( 9*32+ 1)  \n#define X86_FEATURE_SGX\t\t\t( 9*32+ 2)  \n#define X86_FEATURE_BMI1\t\t( 9*32+ 3)  \n#define X86_FEATURE_HLE\t\t\t( 9*32+ 4)  \n#define X86_FEATURE_AVX2\t\t( 9*32+ 5)  \n#define X86_FEATURE_FDP_EXCPTN_ONLY\t( 9*32+ 6)  \n#define X86_FEATURE_SMEP\t\t( 9*32+ 7)  \n#define X86_FEATURE_BMI2\t\t( 9*32+ 8)  \n#define X86_FEATURE_ERMS\t\t( 9*32+ 9)  \n#define X86_FEATURE_INVPCID\t\t( 9*32+10)  \n#define X86_FEATURE_RTM\t\t\t( 9*32+11)  \n#define X86_FEATURE_CQM\t\t\t( 9*32+12)  \n#define X86_FEATURE_ZERO_FCS_FDS\t( 9*32+13)  \n#define X86_FEATURE_MPX\t\t\t( 9*32+14)  \n#define X86_FEATURE_RDT_A\t\t( 9*32+15)  \n#define X86_FEATURE_AVX512F\t\t( 9*32+16)  \n#define X86_FEATURE_AVX512DQ\t\t( 9*32+17)  \n#define X86_FEATURE_RDSEED\t\t( 9*32+18)  \n#define X86_FEATURE_ADX\t\t\t( 9*32+19)  \n#define X86_FEATURE_SMAP\t\t( 9*32+20)  \n#define X86_FEATURE_AVX512IFMA\t\t( 9*32+21)  \n#define X86_FEATURE_CLFLUSHOPT\t\t( 9*32+23)  \n#define X86_FEATURE_CLWB\t\t( 9*32+24)  \n#define X86_FEATURE_INTEL_PT\t\t( 9*32+25)  \n#define X86_FEATURE_AVX512PF\t\t( 9*32+26)  \n#define X86_FEATURE_AVX512ER\t\t( 9*32+27)  \n#define X86_FEATURE_AVX512CD\t\t( 9*32+28)  \n#define X86_FEATURE_SHA_NI\t\t( 9*32+29)  \n#define X86_FEATURE_AVX512BW\t\t( 9*32+30)  \n#define X86_FEATURE_AVX512VL\t\t( 9*32+31)  \n\n \n#define X86_FEATURE_XSAVEOPT\t\t(10*32+ 0)  \n#define X86_FEATURE_XSAVEC\t\t(10*32+ 1)  \n#define X86_FEATURE_XGETBV1\t\t(10*32+ 2)  \n#define X86_FEATURE_XSAVES\t\t(10*32+ 3)  \n#define X86_FEATURE_XFD\t\t\t(10*32+ 4)  \n\n \n#define X86_FEATURE_CQM_LLC\t\t(11*32+ 0)  \n#define X86_FEATURE_CQM_OCCUP_LLC\t(11*32+ 1)  \n#define X86_FEATURE_CQM_MBM_TOTAL\t(11*32+ 2)  \n#define X86_FEATURE_CQM_MBM_LOCAL\t(11*32+ 3)  \n#define X86_FEATURE_FENCE_SWAPGS_USER\t(11*32+ 4)  \n#define X86_FEATURE_FENCE_SWAPGS_KERNEL\t(11*32+ 5)  \n#define X86_FEATURE_SPLIT_LOCK_DETECT\t(11*32+ 6)  \n#define X86_FEATURE_PER_THREAD_MBA\t(11*32+ 7)  \n#define X86_FEATURE_SGX1\t\t(11*32+ 8)  \n#define X86_FEATURE_SGX2\t\t(11*32+ 9)  \n#define X86_FEATURE_ENTRY_IBPB\t\t(11*32+10)  \n#define X86_FEATURE_RRSBA_CTRL\t\t(11*32+11)  \n#define X86_FEATURE_RETPOLINE\t\t(11*32+12)  \n#define X86_FEATURE_RETPOLINE_LFENCE\t(11*32+13)  \n#define X86_FEATURE_RETHUNK\t\t(11*32+14)  \n#define X86_FEATURE_UNRET\t\t(11*32+15)  \n#define X86_FEATURE_USE_IBPB_FW\t\t(11*32+16)  \n#define X86_FEATURE_RSB_VMEXIT_LITE\t(11*32+17)  \n#define X86_FEATURE_SGX_EDECCSSA\t(11*32+18)  \n#define X86_FEATURE_CALL_DEPTH\t\t(11*32+19)  \n#define X86_FEATURE_MSR_TSX_CTRL\t(11*32+20)  \n#define X86_FEATURE_SMBA\t\t(11*32+21)  \n#define X86_FEATURE_BMEC\t\t(11*32+22)  \n#define X86_FEATURE_USER_SHSTK\t\t(11*32+23)  \n\n#define X86_FEATURE_SRSO\t\t(11*32+24)  \n#define X86_FEATURE_SRSO_ALIAS\t\t(11*32+25)  \n#define X86_FEATURE_IBPB_ON_VMEXIT\t(11*32+26)  \n\n \n#define X86_FEATURE_AVX_VNNI\t\t(12*32+ 4)  \n#define X86_FEATURE_AVX512_BF16\t\t(12*32+ 5)  \n#define X86_FEATURE_CMPCCXADD           (12*32+ 7)  \n#define X86_FEATURE_ARCH_PERFMON_EXT\t(12*32+ 8)  \n#define X86_FEATURE_FZRM\t\t(12*32+10)  \n#define X86_FEATURE_FSRS\t\t(12*32+11)  \n#define X86_FEATURE_FSRC\t\t(12*32+12)  \n#define X86_FEATURE_LKGS\t\t(12*32+18)  \n#define X86_FEATURE_AMX_FP16\t\t(12*32+21)  \n#define X86_FEATURE_AVX_IFMA            (12*32+23)  \n#define X86_FEATURE_LAM\t\t\t(12*32+26)  \n\n \n#define X86_FEATURE_CLZERO\t\t(13*32+ 0)  \n#define X86_FEATURE_IRPERF\t\t(13*32+ 1)  \n#define X86_FEATURE_XSAVEERPTR\t\t(13*32+ 2)  \n#define X86_FEATURE_RDPRU\t\t(13*32+ 4)  \n#define X86_FEATURE_WBNOINVD\t\t(13*32+ 9)  \n#define X86_FEATURE_AMD_IBPB\t\t(13*32+12)  \n#define X86_FEATURE_AMD_IBRS\t\t(13*32+14)  \n#define X86_FEATURE_AMD_STIBP\t\t(13*32+15)  \n#define X86_FEATURE_AMD_STIBP_ALWAYS_ON\t(13*32+17)  \n#define X86_FEATURE_AMD_PPIN\t\t(13*32+23)  \n#define X86_FEATURE_AMD_SSBD\t\t(13*32+24)  \n#define X86_FEATURE_VIRT_SSBD\t\t(13*32+25)  \n#define X86_FEATURE_AMD_SSB_NO\t\t(13*32+26)  \n#define X86_FEATURE_CPPC\t\t(13*32+27)  \n#define X86_FEATURE_AMD_PSFD            (13*32+28)  \n#define X86_FEATURE_BTC_NO\t\t(13*32+29)  \n#define X86_FEATURE_BRS\t\t\t(13*32+31)  \n\n \n#define X86_FEATURE_DTHERM\t\t(14*32+ 0)  \n#define X86_FEATURE_IDA\t\t\t(14*32+ 1)  \n#define X86_FEATURE_ARAT\t\t(14*32+ 2)  \n#define X86_FEATURE_PLN\t\t\t(14*32+ 4)  \n#define X86_FEATURE_PTS\t\t\t(14*32+ 6)  \n#define X86_FEATURE_HWP\t\t\t(14*32+ 7)  \n#define X86_FEATURE_HWP_NOTIFY\t\t(14*32+ 8)  \n#define X86_FEATURE_HWP_ACT_WINDOW\t(14*32+ 9)  \n#define X86_FEATURE_HWP_EPP\t\t(14*32+10)  \n#define X86_FEATURE_HWP_PKG_REQ\t\t(14*32+11)  \n#define X86_FEATURE_HFI\t\t\t(14*32+19)  \n\n \n#define X86_FEATURE_NPT\t\t\t(15*32+ 0)  \n#define X86_FEATURE_LBRV\t\t(15*32+ 1)  \n#define X86_FEATURE_SVML\t\t(15*32+ 2)  \n#define X86_FEATURE_NRIPS\t\t(15*32+ 3)  \n#define X86_FEATURE_TSCRATEMSR\t\t(15*32+ 4)  \n#define X86_FEATURE_VMCBCLEAN\t\t(15*32+ 5)  \n#define X86_FEATURE_FLUSHBYASID\t\t(15*32+ 6)  \n#define X86_FEATURE_DECODEASSISTS\t(15*32+ 7)  \n#define X86_FEATURE_PAUSEFILTER\t\t(15*32+10)  \n#define X86_FEATURE_PFTHRESHOLD\t\t(15*32+12)  \n#define X86_FEATURE_AVIC\t\t(15*32+13)  \n#define X86_FEATURE_V_VMSAVE_VMLOAD\t(15*32+15)  \n#define X86_FEATURE_VGIF\t\t(15*32+16)  \n#define X86_FEATURE_X2AVIC\t\t(15*32+18)  \n#define X86_FEATURE_V_SPEC_CTRL\t\t(15*32+20)  \n#define X86_FEATURE_VNMI\t\t(15*32+25)  \n#define X86_FEATURE_SVME_ADDR_CHK\t(15*32+28)  \n\n \n#define X86_FEATURE_AVX512VBMI\t\t(16*32+ 1)  \n#define X86_FEATURE_UMIP\t\t(16*32+ 2)  \n#define X86_FEATURE_PKU\t\t\t(16*32+ 3)  \n#define X86_FEATURE_OSPKE\t\t(16*32+ 4)  \n#define X86_FEATURE_WAITPKG\t\t(16*32+ 5)  \n#define X86_FEATURE_AVX512_VBMI2\t(16*32+ 6)  \n#define X86_FEATURE_SHSTK\t\t(16*32+ 7)  \n#define X86_FEATURE_GFNI\t\t(16*32+ 8)  \n#define X86_FEATURE_VAES\t\t(16*32+ 9)  \n#define X86_FEATURE_VPCLMULQDQ\t\t(16*32+10)  \n#define X86_FEATURE_AVX512_VNNI\t\t(16*32+11)  \n#define X86_FEATURE_AVX512_BITALG\t(16*32+12)  \n#define X86_FEATURE_TME\t\t\t(16*32+13)  \n#define X86_FEATURE_AVX512_VPOPCNTDQ\t(16*32+14)  \n#define X86_FEATURE_LA57\t\t(16*32+16)  \n#define X86_FEATURE_RDPID\t\t(16*32+22)  \n#define X86_FEATURE_BUS_LOCK_DETECT\t(16*32+24)  \n#define X86_FEATURE_CLDEMOTE\t\t(16*32+25)  \n#define X86_FEATURE_MOVDIRI\t\t(16*32+27)  \n#define X86_FEATURE_MOVDIR64B\t\t(16*32+28)  \n#define X86_FEATURE_ENQCMD\t\t(16*32+29)  \n#define X86_FEATURE_SGX_LC\t\t(16*32+30)  \n\n \n#define X86_FEATURE_OVERFLOW_RECOV\t(17*32+ 0)  \n#define X86_FEATURE_SUCCOR\t\t(17*32+ 1)  \n#define X86_FEATURE_SMCA\t\t(17*32+ 3)  \n\n \n#define X86_FEATURE_AVX512_4VNNIW\t(18*32+ 2)  \n#define X86_FEATURE_AVX512_4FMAPS\t(18*32+ 3)  \n#define X86_FEATURE_FSRM\t\t(18*32+ 4)  \n#define X86_FEATURE_AVX512_VP2INTERSECT (18*32+ 8)  \n#define X86_FEATURE_SRBDS_CTRL\t\t(18*32+ 9)  \n#define X86_FEATURE_MD_CLEAR\t\t(18*32+10)  \n#define X86_FEATURE_RTM_ALWAYS_ABORT\t(18*32+11)  \n#define X86_FEATURE_TSX_FORCE_ABORT\t(18*32+13)  \n#define X86_FEATURE_SERIALIZE\t\t(18*32+14)  \n#define X86_FEATURE_HYBRID_CPU\t\t(18*32+15)  \n#define X86_FEATURE_TSXLDTRK\t\t(18*32+16)  \n#define X86_FEATURE_PCONFIG\t\t(18*32+18)  \n#define X86_FEATURE_ARCH_LBR\t\t(18*32+19)  \n#define X86_FEATURE_IBT\t\t\t(18*32+20)  \n#define X86_FEATURE_AMX_BF16\t\t(18*32+22)  \n#define X86_FEATURE_AVX512_FP16\t\t(18*32+23)  \n#define X86_FEATURE_AMX_TILE\t\t(18*32+24)  \n#define X86_FEATURE_AMX_INT8\t\t(18*32+25)  \n#define X86_FEATURE_SPEC_CTRL\t\t(18*32+26)  \n#define X86_FEATURE_INTEL_STIBP\t\t(18*32+27)  \n#define X86_FEATURE_FLUSH_L1D\t\t(18*32+28)  \n#define X86_FEATURE_ARCH_CAPABILITIES\t(18*32+29)  \n#define X86_FEATURE_CORE_CAPABILITIES\t(18*32+30)  \n#define X86_FEATURE_SPEC_CTRL_SSBD\t(18*32+31)  \n\n \n#define X86_FEATURE_SME\t\t\t(19*32+ 0)  \n#define X86_FEATURE_SEV\t\t\t(19*32+ 1)  \n#define X86_FEATURE_VM_PAGE_FLUSH\t(19*32+ 2)  \n#define X86_FEATURE_SEV_ES\t\t(19*32+ 3)  \n#define X86_FEATURE_V_TSC_AUX\t\t(19*32+ 9)  \n#define X86_FEATURE_SME_COHERENT\t(19*32+10)  \n#define X86_FEATURE_DEBUG_SWAP\t\t(19*32+14)  \n\n \n#define X86_FEATURE_NO_NESTED_DATA_BP\t(20*32+ 0)  \n#define X86_FEATURE_LFENCE_RDTSC\t(20*32+ 2)  \n#define X86_FEATURE_NULL_SEL_CLR_BASE\t(20*32+ 6)  \n#define X86_FEATURE_AUTOIBRS\t\t(20*32+ 8)  \n#define X86_FEATURE_NO_SMM_CTL_MSR\t(20*32+ 9)  \n\n#define X86_FEATURE_SBPB\t\t(20*32+27)  \n#define X86_FEATURE_IBPB_BRTYPE\t\t(20*32+28)  \n#define X86_FEATURE_SRSO_NO\t\t(20*32+29)  \n\n \n#define X86_BUG(x)\t\t\t(NCAPINTS*32 + (x))\n\n#define X86_BUG_F00F\t\t\tX86_BUG(0)  \n#define X86_BUG_FDIV\t\t\tX86_BUG(1)  \n#define X86_BUG_COMA\t\t\tX86_BUG(2)  \n#define X86_BUG_AMD_TLB_MMATCH\t\tX86_BUG(3)  \n#define X86_BUG_AMD_APIC_C1E\t\tX86_BUG(4)  \n#define X86_BUG_11AP\t\t\tX86_BUG(5)  \n#define X86_BUG_FXSAVE_LEAK\t\tX86_BUG(6)  \n#define X86_BUG_CLFLUSH_MONITOR\t\tX86_BUG(7)  \n#define X86_BUG_SYSRET_SS_ATTRS\t\tX86_BUG(8)  \n#ifdef CONFIG_X86_32\n \n#define X86_BUG_ESPFIX\t\t\tX86_BUG(9)  \n#endif\n#define X86_BUG_NULL_SEG\t\tX86_BUG(10)  \n#define X86_BUG_SWAPGS_FENCE\t\tX86_BUG(11)  \n#define X86_BUG_MONITOR\t\t\tX86_BUG(12)  \n#define X86_BUG_AMD_E400\t\tX86_BUG(13)  \n#define X86_BUG_CPU_MELTDOWN\t\tX86_BUG(14)  \n#define X86_BUG_SPECTRE_V1\t\tX86_BUG(15)  \n#define X86_BUG_SPECTRE_V2\t\tX86_BUG(16)  \n#define X86_BUG_SPEC_STORE_BYPASS\tX86_BUG(17)  \n#define X86_BUG_L1TF\t\t\tX86_BUG(18)  \n#define X86_BUG_MDS\t\t\tX86_BUG(19)  \n#define X86_BUG_MSBDS_ONLY\t\tX86_BUG(20)  \n#define X86_BUG_SWAPGS\t\t\tX86_BUG(21)  \n#define X86_BUG_TAA\t\t\tX86_BUG(22)  \n#define X86_BUG_ITLB_MULTIHIT\t\tX86_BUG(23)  \n#define X86_BUG_SRBDS\t\t\tX86_BUG(24)  \n#define X86_BUG_MMIO_STALE_DATA\t\tX86_BUG(25)  \n#define X86_BUG_MMIO_UNKNOWN\t\tX86_BUG(26)  \n#define X86_BUG_RETBLEED\t\tX86_BUG(27)  \n#define X86_BUG_EIBRS_PBRSB\t\tX86_BUG(28)  \n#define X86_BUG_SMT_RSB\t\t\tX86_BUG(29)  \n#define X86_BUG_GDS\t\t\tX86_BUG(30)  \n\n \n#define X86_BUG_SRSO\t\t\tX86_BUG(1*32 + 0)  \n#define X86_BUG_DIV0\t\t\tX86_BUG(1*32 + 1)  \n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}