
RocketPayloadCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007508  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  080076a8  080076a8  000176a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007930  08007930  00020270  2**0
                  CONTENTS
  4 .ARM          00000008  08007930  08007930  00017930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007938  08007938  00020270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007938  08007938  00017938  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800793c  0800793c  0001793c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000270  20000000  08007940  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004104  20000270  08007bb0  00020270  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004374  08007bb0  00024374  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020270  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e0b  00000000  00000000  000202a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002e5b  00000000  00000000  000340ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011e0  00000000  00000000  00036f08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00018174  00000000  00000000  000380e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000e520  00000000  00000000  0005025c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00099293  00000000  00000000  0005e77c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  000f7a0f  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00001060  00000000  00000000  000f7a90  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  000051c8  00000000  00000000  000f8af0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000270 	.word	0x20000270
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007690 	.word	0x08007690

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000274 	.word	0x20000274
 80001dc:	08007690 	.word	0x08007690

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032e:	f1a4 0401 	sub.w	r4, r4, #1
 8000332:	d1e9      	bne.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpun>:
 8000a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x10>
 8000aa6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aaa:	d10a      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x20>
 8000ab6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0001 	mov.w	r0, #1
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2iz>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad0:	d215      	bcs.n	8000afe <__aeabi_d2iz+0x36>
 8000ad2:	d511      	bpl.n	8000af8 <__aeabi_d2iz+0x30>
 8000ad4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000adc:	d912      	bls.n	8000b04 <__aeabi_d2iz+0x3c>
 8000ade:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	fa23 f002 	lsr.w	r0, r3, r2
 8000af2:	bf18      	it	ne
 8000af4:	4240      	negne	r0, r0
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b02:	d105      	bne.n	8000b10 <__aeabi_d2iz+0x48>
 8000b04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	bf08      	it	eq
 8000b0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_uldivmod>:
 8000b18:	b953      	cbnz	r3, 8000b30 <__aeabi_uldivmod+0x18>
 8000b1a:	b94a      	cbnz	r2, 8000b30 <__aeabi_uldivmod+0x18>
 8000b1c:	2900      	cmp	r1, #0
 8000b1e:	bf08      	it	eq
 8000b20:	2800      	cmpeq	r0, #0
 8000b22:	bf1c      	itt	ne
 8000b24:	f04f 31ff 	movne.w	r1, #4294967295
 8000b28:	f04f 30ff 	movne.w	r0, #4294967295
 8000b2c:	f000 b972 	b.w	8000e14 <__aeabi_idiv0>
 8000b30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b38:	f000 f806 	bl	8000b48 <__udivmoddi4>
 8000b3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b44:	b004      	add	sp, #16
 8000b46:	4770      	bx	lr

08000b48 <__udivmoddi4>:
 8000b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b4c:	9e08      	ldr	r6, [sp, #32]
 8000b4e:	4604      	mov	r4, r0
 8000b50:	4688      	mov	r8, r1
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d14b      	bne.n	8000bee <__udivmoddi4+0xa6>
 8000b56:	428a      	cmp	r2, r1
 8000b58:	4615      	mov	r5, r2
 8000b5a:	d967      	bls.n	8000c2c <__udivmoddi4+0xe4>
 8000b5c:	fab2 f282 	clz	r2, r2
 8000b60:	b14a      	cbz	r2, 8000b76 <__udivmoddi4+0x2e>
 8000b62:	f1c2 0720 	rsb	r7, r2, #32
 8000b66:	fa01 f302 	lsl.w	r3, r1, r2
 8000b6a:	fa20 f707 	lsr.w	r7, r0, r7
 8000b6e:	4095      	lsls	r5, r2
 8000b70:	ea47 0803 	orr.w	r8, r7, r3
 8000b74:	4094      	lsls	r4, r2
 8000b76:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b7a:	0c23      	lsrs	r3, r4, #16
 8000b7c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b80:	fa1f fc85 	uxth.w	ip, r5
 8000b84:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b88:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b8c:	fb07 f10c 	mul.w	r1, r7, ip
 8000b90:	4299      	cmp	r1, r3
 8000b92:	d909      	bls.n	8000ba8 <__udivmoddi4+0x60>
 8000b94:	18eb      	adds	r3, r5, r3
 8000b96:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b9a:	f080 811b 	bcs.w	8000dd4 <__udivmoddi4+0x28c>
 8000b9e:	4299      	cmp	r1, r3
 8000ba0:	f240 8118 	bls.w	8000dd4 <__udivmoddi4+0x28c>
 8000ba4:	3f02      	subs	r7, #2
 8000ba6:	442b      	add	r3, r5
 8000ba8:	1a5b      	subs	r3, r3, r1
 8000baa:	b2a4      	uxth	r4, r4
 8000bac:	fbb3 f0fe 	udiv	r0, r3, lr
 8000bb0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bb4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bb8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bbc:	45a4      	cmp	ip, r4
 8000bbe:	d909      	bls.n	8000bd4 <__udivmoddi4+0x8c>
 8000bc0:	192c      	adds	r4, r5, r4
 8000bc2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bc6:	f080 8107 	bcs.w	8000dd8 <__udivmoddi4+0x290>
 8000bca:	45a4      	cmp	ip, r4
 8000bcc:	f240 8104 	bls.w	8000dd8 <__udivmoddi4+0x290>
 8000bd0:	3802      	subs	r0, #2
 8000bd2:	442c      	add	r4, r5
 8000bd4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bd8:	eba4 040c 	sub.w	r4, r4, ip
 8000bdc:	2700      	movs	r7, #0
 8000bde:	b11e      	cbz	r6, 8000be8 <__udivmoddi4+0xa0>
 8000be0:	40d4      	lsrs	r4, r2
 8000be2:	2300      	movs	r3, #0
 8000be4:	e9c6 4300 	strd	r4, r3, [r6]
 8000be8:	4639      	mov	r1, r7
 8000bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bee:	428b      	cmp	r3, r1
 8000bf0:	d909      	bls.n	8000c06 <__udivmoddi4+0xbe>
 8000bf2:	2e00      	cmp	r6, #0
 8000bf4:	f000 80eb 	beq.w	8000dce <__udivmoddi4+0x286>
 8000bf8:	2700      	movs	r7, #0
 8000bfa:	e9c6 0100 	strd	r0, r1, [r6]
 8000bfe:	4638      	mov	r0, r7
 8000c00:	4639      	mov	r1, r7
 8000c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c06:	fab3 f783 	clz	r7, r3
 8000c0a:	2f00      	cmp	r7, #0
 8000c0c:	d147      	bne.n	8000c9e <__udivmoddi4+0x156>
 8000c0e:	428b      	cmp	r3, r1
 8000c10:	d302      	bcc.n	8000c18 <__udivmoddi4+0xd0>
 8000c12:	4282      	cmp	r2, r0
 8000c14:	f200 80fa 	bhi.w	8000e0c <__udivmoddi4+0x2c4>
 8000c18:	1a84      	subs	r4, r0, r2
 8000c1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c1e:	2001      	movs	r0, #1
 8000c20:	4698      	mov	r8, r3
 8000c22:	2e00      	cmp	r6, #0
 8000c24:	d0e0      	beq.n	8000be8 <__udivmoddi4+0xa0>
 8000c26:	e9c6 4800 	strd	r4, r8, [r6]
 8000c2a:	e7dd      	b.n	8000be8 <__udivmoddi4+0xa0>
 8000c2c:	b902      	cbnz	r2, 8000c30 <__udivmoddi4+0xe8>
 8000c2e:	deff      	udf	#255	; 0xff
 8000c30:	fab2 f282 	clz	r2, r2
 8000c34:	2a00      	cmp	r2, #0
 8000c36:	f040 808f 	bne.w	8000d58 <__udivmoddi4+0x210>
 8000c3a:	1b49      	subs	r1, r1, r5
 8000c3c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c40:	fa1f f885 	uxth.w	r8, r5
 8000c44:	2701      	movs	r7, #1
 8000c46:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c54:	fb08 f10c 	mul.w	r1, r8, ip
 8000c58:	4299      	cmp	r1, r3
 8000c5a:	d907      	bls.n	8000c6c <__udivmoddi4+0x124>
 8000c5c:	18eb      	adds	r3, r5, r3
 8000c5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c62:	d202      	bcs.n	8000c6a <__udivmoddi4+0x122>
 8000c64:	4299      	cmp	r1, r3
 8000c66:	f200 80cd 	bhi.w	8000e04 <__udivmoddi4+0x2bc>
 8000c6a:	4684      	mov	ip, r0
 8000c6c:	1a59      	subs	r1, r3, r1
 8000c6e:	b2a3      	uxth	r3, r4
 8000c70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c74:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c78:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c7c:	fb08 f800 	mul.w	r8, r8, r0
 8000c80:	45a0      	cmp	r8, r4
 8000c82:	d907      	bls.n	8000c94 <__udivmoddi4+0x14c>
 8000c84:	192c      	adds	r4, r5, r4
 8000c86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8a:	d202      	bcs.n	8000c92 <__udivmoddi4+0x14a>
 8000c8c:	45a0      	cmp	r8, r4
 8000c8e:	f200 80b6 	bhi.w	8000dfe <__udivmoddi4+0x2b6>
 8000c92:	4618      	mov	r0, r3
 8000c94:	eba4 0408 	sub.w	r4, r4, r8
 8000c98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c9c:	e79f      	b.n	8000bde <__udivmoddi4+0x96>
 8000c9e:	f1c7 0c20 	rsb	ip, r7, #32
 8000ca2:	40bb      	lsls	r3, r7
 8000ca4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000ca8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000cac:	fa01 f407 	lsl.w	r4, r1, r7
 8000cb0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000cb4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000cb8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cbc:	4325      	orrs	r5, r4
 8000cbe:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cc2:	0c2c      	lsrs	r4, r5, #16
 8000cc4:	fb08 3319 	mls	r3, r8, r9, r3
 8000cc8:	fa1f fa8e 	uxth.w	sl, lr
 8000ccc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cd0:	fb09 f40a 	mul.w	r4, r9, sl
 8000cd4:	429c      	cmp	r4, r3
 8000cd6:	fa02 f207 	lsl.w	r2, r2, r7
 8000cda:	fa00 f107 	lsl.w	r1, r0, r7
 8000cde:	d90b      	bls.n	8000cf8 <__udivmoddi4+0x1b0>
 8000ce0:	eb1e 0303 	adds.w	r3, lr, r3
 8000ce4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ce8:	f080 8087 	bcs.w	8000dfa <__udivmoddi4+0x2b2>
 8000cec:	429c      	cmp	r4, r3
 8000cee:	f240 8084 	bls.w	8000dfa <__udivmoddi4+0x2b2>
 8000cf2:	f1a9 0902 	sub.w	r9, r9, #2
 8000cf6:	4473      	add	r3, lr
 8000cf8:	1b1b      	subs	r3, r3, r4
 8000cfa:	b2ad      	uxth	r5, r5
 8000cfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d00:	fb08 3310 	mls	r3, r8, r0, r3
 8000d04:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d08:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d0c:	45a2      	cmp	sl, r4
 8000d0e:	d908      	bls.n	8000d22 <__udivmoddi4+0x1da>
 8000d10:	eb1e 0404 	adds.w	r4, lr, r4
 8000d14:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d18:	d26b      	bcs.n	8000df2 <__udivmoddi4+0x2aa>
 8000d1a:	45a2      	cmp	sl, r4
 8000d1c:	d969      	bls.n	8000df2 <__udivmoddi4+0x2aa>
 8000d1e:	3802      	subs	r0, #2
 8000d20:	4474      	add	r4, lr
 8000d22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d26:	fba0 8902 	umull	r8, r9, r0, r2
 8000d2a:	eba4 040a 	sub.w	r4, r4, sl
 8000d2e:	454c      	cmp	r4, r9
 8000d30:	46c2      	mov	sl, r8
 8000d32:	464b      	mov	r3, r9
 8000d34:	d354      	bcc.n	8000de0 <__udivmoddi4+0x298>
 8000d36:	d051      	beq.n	8000ddc <__udivmoddi4+0x294>
 8000d38:	2e00      	cmp	r6, #0
 8000d3a:	d069      	beq.n	8000e10 <__udivmoddi4+0x2c8>
 8000d3c:	ebb1 050a 	subs.w	r5, r1, sl
 8000d40:	eb64 0403 	sbc.w	r4, r4, r3
 8000d44:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d48:	40fd      	lsrs	r5, r7
 8000d4a:	40fc      	lsrs	r4, r7
 8000d4c:	ea4c 0505 	orr.w	r5, ip, r5
 8000d50:	e9c6 5400 	strd	r5, r4, [r6]
 8000d54:	2700      	movs	r7, #0
 8000d56:	e747      	b.n	8000be8 <__udivmoddi4+0xa0>
 8000d58:	f1c2 0320 	rsb	r3, r2, #32
 8000d5c:	fa20 f703 	lsr.w	r7, r0, r3
 8000d60:	4095      	lsls	r5, r2
 8000d62:	fa01 f002 	lsl.w	r0, r1, r2
 8000d66:	fa21 f303 	lsr.w	r3, r1, r3
 8000d6a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d6e:	4338      	orrs	r0, r7
 8000d70:	0c01      	lsrs	r1, r0, #16
 8000d72:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d76:	fa1f f885 	uxth.w	r8, r5
 8000d7a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d82:	fb07 f308 	mul.w	r3, r7, r8
 8000d86:	428b      	cmp	r3, r1
 8000d88:	fa04 f402 	lsl.w	r4, r4, r2
 8000d8c:	d907      	bls.n	8000d9e <__udivmoddi4+0x256>
 8000d8e:	1869      	adds	r1, r5, r1
 8000d90:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d94:	d22f      	bcs.n	8000df6 <__udivmoddi4+0x2ae>
 8000d96:	428b      	cmp	r3, r1
 8000d98:	d92d      	bls.n	8000df6 <__udivmoddi4+0x2ae>
 8000d9a:	3f02      	subs	r7, #2
 8000d9c:	4429      	add	r1, r5
 8000d9e:	1acb      	subs	r3, r1, r3
 8000da0:	b281      	uxth	r1, r0
 8000da2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000da6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000daa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dae:	fb00 f308 	mul.w	r3, r0, r8
 8000db2:	428b      	cmp	r3, r1
 8000db4:	d907      	bls.n	8000dc6 <__udivmoddi4+0x27e>
 8000db6:	1869      	adds	r1, r5, r1
 8000db8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dbc:	d217      	bcs.n	8000dee <__udivmoddi4+0x2a6>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d915      	bls.n	8000dee <__udivmoddi4+0x2a6>
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	4429      	add	r1, r5
 8000dc6:	1ac9      	subs	r1, r1, r3
 8000dc8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000dcc:	e73b      	b.n	8000c46 <__udivmoddi4+0xfe>
 8000dce:	4637      	mov	r7, r6
 8000dd0:	4630      	mov	r0, r6
 8000dd2:	e709      	b.n	8000be8 <__udivmoddi4+0xa0>
 8000dd4:	4607      	mov	r7, r0
 8000dd6:	e6e7      	b.n	8000ba8 <__udivmoddi4+0x60>
 8000dd8:	4618      	mov	r0, r3
 8000dda:	e6fb      	b.n	8000bd4 <__udivmoddi4+0x8c>
 8000ddc:	4541      	cmp	r1, r8
 8000dde:	d2ab      	bcs.n	8000d38 <__udivmoddi4+0x1f0>
 8000de0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000de4:	eb69 020e 	sbc.w	r2, r9, lr
 8000de8:	3801      	subs	r0, #1
 8000dea:	4613      	mov	r3, r2
 8000dec:	e7a4      	b.n	8000d38 <__udivmoddi4+0x1f0>
 8000dee:	4660      	mov	r0, ip
 8000df0:	e7e9      	b.n	8000dc6 <__udivmoddi4+0x27e>
 8000df2:	4618      	mov	r0, r3
 8000df4:	e795      	b.n	8000d22 <__udivmoddi4+0x1da>
 8000df6:	4667      	mov	r7, ip
 8000df8:	e7d1      	b.n	8000d9e <__udivmoddi4+0x256>
 8000dfa:	4681      	mov	r9, r0
 8000dfc:	e77c      	b.n	8000cf8 <__udivmoddi4+0x1b0>
 8000dfe:	3802      	subs	r0, #2
 8000e00:	442c      	add	r4, r5
 8000e02:	e747      	b.n	8000c94 <__udivmoddi4+0x14c>
 8000e04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e08:	442b      	add	r3, r5
 8000e0a:	e72f      	b.n	8000c6c <__udivmoddi4+0x124>
 8000e0c:	4638      	mov	r0, r7
 8000e0e:	e708      	b.n	8000c22 <__udivmoddi4+0xda>
 8000e10:	4637      	mov	r7, r6
 8000e12:	e6e9      	b.n	8000be8 <__udivmoddi4+0xa0>

08000e14 <__aeabi_idiv0>:
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop

08000e18 <WriteMotor>:

 /**
   * @brief This function writes to motors.
 */
 void WriteMotor(Pin_Mapping motorPin, GPIO_PinState state)
 {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b086      	sub	sp, #24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	f107 0308 	add.w	r3, r7, #8
 8000e22:	e883 0003 	stmia.w	r3, {r0, r1}
 8000e26:	4613      	mov	r3, r2
 8000e28:	71fb      	strb	r3, [r7, #7]
	 //Enable the motor
	 Pin_Mapping enable;
	 if(motorPin.en_flag == 1)
 8000e2a:	7bbb      	ldrb	r3, [r7, #14]
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	d107      	bne.n	8000e40 <WriteMotor+0x28>
		 enable = en_front_body;
 8000e30:	4a1f      	ldr	r2, [pc, #124]	; (8000eb0 <WriteMotor+0x98>)
 8000e32:	f107 0310 	add.w	r3, r7, #16
 8000e36:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e3a:	e883 0003 	stmia.w	r3, {r0, r1}
 8000e3e:	e027      	b.n	8000e90 <WriteMotor+0x78>
	 else if(motorPin.en_flag == 2)
 8000e40:	7bbb      	ldrb	r3, [r7, #14]
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d107      	bne.n	8000e56 <WriteMotor+0x3e>
		 enable = en_rear_body;
 8000e46:	4a1b      	ldr	r2, [pc, #108]	; (8000eb4 <WriteMotor+0x9c>)
 8000e48:	f107 0310 	add.w	r3, r7, #16
 8000e4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e50:	e883 0003 	stmia.w	r3, {r0, r1}
 8000e54:	e01c      	b.n	8000e90 <WriteMotor+0x78>
	 else if(motorPin.en_flag == 3)
 8000e56:	7bbb      	ldrb	r3, [r7, #14]
 8000e58:	2b03      	cmp	r3, #3
 8000e5a:	d107      	bne.n	8000e6c <WriteMotor+0x54>
		 enable = en_left_drive;
 8000e5c:	4a16      	ldr	r2, [pc, #88]	; (8000eb8 <WriteMotor+0xa0>)
 8000e5e:	f107 0310 	add.w	r3, r7, #16
 8000e62:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e66:	e883 0003 	stmia.w	r3, {r0, r1}
 8000e6a:	e011      	b.n	8000e90 <WriteMotor+0x78>
	 else if(motorPin.en_flag == 4)
 8000e6c:	7bbb      	ldrb	r3, [r7, #14]
 8000e6e:	2b04      	cmp	r3, #4
 8000e70:	d107      	bne.n	8000e82 <WriteMotor+0x6a>
		 enable = en_right_drive;
 8000e72:	4a12      	ldr	r2, [pc, #72]	; (8000ebc <WriteMotor+0xa4>)
 8000e74:	f107 0310 	add.w	r3, r7, #16
 8000e78:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e7c:	e883 0003 	stmia.w	r3, {r0, r1}
 8000e80:	e006      	b.n	8000e90 <WriteMotor+0x78>
	 else
		 enable = en_front_body;
 8000e82:	4a0b      	ldr	r2, [pc, #44]	; (8000eb0 <WriteMotor+0x98>)
 8000e84:	f107 0310 	add.w	r3, r7, #16
 8000e88:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e8c:	e883 0003 	stmia.w	r3, {r0, r1}

	 HAL_GPIO_WritePin(enable.gpio, enable.pinName, state);
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	8ab9      	ldrh	r1, [r7, #20]
 8000e94:	79fa      	ldrb	r2, [r7, #7]
 8000e96:	4618      	mov	r0, r3
 8000e98:	f001 fdcc 	bl	8002a34 <HAL_GPIO_WritePin>

	 //Write to the motor
	 HAL_GPIO_WritePin(motorPin.gpio, motorPin.pinName, state);
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	89b9      	ldrh	r1, [r7, #12]
 8000ea0:	79fa      	ldrb	r2, [r7, #7]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f001 fdc6 	bl	8002a34 <HAL_GPIO_WritePin>
 }
 8000ea8:	bf00      	nop
 8000eaa:	3718      	adds	r7, #24
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20000010 	.word	0x20000010
 8000eb4:	20000018 	.word	0x20000018
 8000eb8:	20000040 	.word	0x20000040
 8000ebc:	20000048 	.word	0x20000048

08000ec0 <ResetMotors>:
 /**
   * @brief This function resets all motors.
 */
 void ResetMotors(void)
 {
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
	 for(int i = 0; i < MOTORPINCOUNT; i++)
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	607b      	str	r3, [r7, #4]
 8000eca:	e010      	b.n	8000eee <ResetMotors+0x2e>
		 HAL_GPIO_WritePin(motorPins[i]->gpio, motorPins[i]->pinName, GPIO_PIN_RESET);
 8000ecc:	4a0b      	ldr	r2, [pc, #44]	; (8000efc <ResetMotors+0x3c>)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ed4:	6818      	ldr	r0, [r3, #0]
 8000ed6:	4a09      	ldr	r2, [pc, #36]	; (8000efc <ResetMotors+0x3c>)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ede:	889b      	ldrh	r3, [r3, #4]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	f001 fda6 	bl	8002a34 <HAL_GPIO_WritePin>
	 for(int i = 0; i < MOTORPINCOUNT; i++)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	3301      	adds	r3, #1
 8000eec:	607b      	str	r3, [r7, #4]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2b0b      	cmp	r3, #11
 8000ef2:	ddeb      	ble.n	8000ecc <ResetMotors+0xc>
 }
 8000ef4:	bf00      	nop
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	20000060 	.word	0x20000060

08000f00 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	4a07      	ldr	r2, [pc, #28]	; (8000f2c <vApplicationGetIdleTaskMemory+0x2c>)
 8000f10:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	4a06      	ldr	r2, [pc, #24]	; (8000f30 <vApplicationGetIdleTaskMemory+0x30>)
 8000f16:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2280      	movs	r2, #128	; 0x80
 8000f1c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8000f1e:	bf00      	nop
 8000f20:	3714      	adds	r7, #20
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	2000028c 	.word	0x2000028c
 8000f30:	200002e0 	.word	0x200002e0

08000f34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f34:	b5b0      	push	{r4, r5, r7, lr}
 8000f36:	b08a      	sub	sp, #40	; 0x28
 8000f38:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f3a:	f000 fce3 	bl	8001904 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f3e:	f000 f92d 	bl	800119c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f42:	f000 fa29 	bl	8001398 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f46:	f000 fa07 	bl	8001358 <MX_DMA_Init>
  MX_ADC1_Init();
 8000f4a:	f000 f987 	bl	800125c <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000f4e:	f000 f9d9 	bl	8001304 <MX_USART2_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000f52:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <main+0x64>)
 8000f54:	1d3c      	adds	r4, r7, #4
 8000f56:	461d      	mov	r5, r3
 8000f58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f5c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f60:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000f64:	1d3b      	adds	r3, r7, #4
 8000f66:	2100      	movs	r1, #0
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f003 fc36 	bl	80047da <osThreadCreate>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	4b0a      	ldr	r3, [pc, #40]	; (8000f9c <main+0x68>)
 8000f72:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  if( xTaskCreate( vMotor_Control, /* Pointer to the function that implements the task */
 8000f74:	4b0a      	ldr	r3, [pc, #40]	; (8000fa0 <main+0x6c>)
 8000f76:	9301      	str	r3, [sp, #4]
 8000f78:	2301      	movs	r3, #1
 8000f7a:	9300      	str	r3, [sp, #0]
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	2280      	movs	r2, #128	; 0x80
 8000f80:	4908      	ldr	r1, [pc, #32]	; (8000fa4 <main+0x70>)
 8000f82:	4809      	ldr	r0, [pc, #36]	; (8000fa8 <main+0x74>)
 8000f84:	f003 fd97 	bl	8004ab6 <xTaskCreate>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d001      	beq.n	8000f92 <main+0x5e>
			       128, /* Stack depth */
			       NULL, /* pointer to the arguments object */
			       1, /* This task will run at priority 1. */
			       &motorControlTaskHandle /* This example does not use the task handle. */
			       ) != pdPASS){
	  Error_Handler();
 8000f8e:	f000 faa7 	bl	80014e0 <Error_Handler>
  }
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000f92:	f003 fc1b 	bl	80047cc <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f96:	e7fe      	b.n	8000f96 <main+0x62>
 8000f98:	080076c4 	.word	0x080076c4
 8000f9c:	2000423c 	.word	0x2000423c
 8000fa0:	200042e8 	.word	0x200042e8
 8000fa4:	080076a8 	.word	0x080076a8
 8000fa8:	08000fbd 	.word	0x08000fbd

08000fac <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000fb4:	2001      	movs	r0, #1
 8000fb6:	f003 fc5c 	bl	8004872 <osDelay>
 8000fba:	e7fb      	b.n	8000fb4 <StartDefaultTask+0x8>

08000fbc <vMotor_Control>:

 /**
   * @brief This function handles Bluetooth input commands and the corresponding motor control.
 */
 void vMotor_Control(void const * argument)
 {
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]

	while (1) {
		HAL_UART_Receive_DMA(&huart2, &BT_Buf, sizeof(BT_Buf));
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	496b      	ldr	r1, [pc, #428]	; (8001174 <vMotor_Control+0x1b8>)
 8000fc8:	486b      	ldr	r0, [pc, #428]	; (8001178 <vMotor_Control+0x1bc>)
 8000fca:	f002 fcbf 	bl	800394c <HAL_UART_Receive_DMA>

		switch(BT_Buf){
 8000fce:	4b69      	ldr	r3, [pc, #420]	; (8001174 <vMotor_Control+0x1b8>)
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	3b64      	subs	r3, #100	; 0x64
 8000fd4:	2b14      	cmp	r3, #20
 8000fd6:	f200 80c6 	bhi.w	8001166 <vMotor_Control+0x1aa>
 8000fda:	a201      	add	r2, pc, #4	; (adr r2, 8000fe0 <vMotor_Control+0x24>)
 8000fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe0:	080010d1 	.word	0x080010d1
 8000fe4:	08001167 	.word	0x08001167
 8000fe8:	08001167 	.word	0x08001167
 8000fec:	08001167 	.word	0x08001167
 8000ff0:	08001167 	.word	0x08001167
 8000ff4:	0800103b 	.word	0x0800103b
 8000ff8:	08001167 	.word	0x08001167
 8000ffc:	08001167 	.word	0x08001167
 8001000:	08001103 	.word	0x08001103
 8001004:	08001167 	.word	0x08001167
 8001008:	08001167 	.word	0x08001167
 800100c:	0800106d 	.word	0x0800106d
 8001010:	08001167 	.word	0x08001167
 8001014:	08001167 	.word	0x08001167
 8001018:	08001135 	.word	0x08001135
 800101c:	08001167 	.word	0x08001167
 8001020:	08001167 	.word	0x08001167
 8001024:	0800109f 	.word	0x0800109f
 8001028:	08001167 	.word	0x08001167
 800102c:	08001167 	.word	0x08001167
 8001030:	08001035 	.word	0x08001035
		case 'x':
			ResetMotors();
 8001034:	f7ff ff44 	bl	8000ec0 <ResetMotors>
			break;
 8001038:	e098      	b.n	800116c <vMotor_Control+0x1b0>
		case 'i':
			WriteMotor(rear_fwd, GPIO_PIN_RESET);
 800103a:	4b50      	ldr	r3, [pc, #320]	; (800117c <vMotor_Control+0x1c0>)
 800103c:	2200      	movs	r2, #0
 800103e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001042:	f7ff fee9 	bl	8000e18 <WriteMotor>
			WriteMotor(front_fwd, GPIO_PIN_RESET);
 8001046:	4b4e      	ldr	r3, [pc, #312]	; (8001180 <vMotor_Control+0x1c4>)
 8001048:	2200      	movs	r2, #0
 800104a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800104e:	f7ff fee3 	bl	8000e18 <WriteMotor>
			WriteMotor(rear_rev, GPIO_PIN_SET);
 8001052:	4b4c      	ldr	r3, [pc, #304]	; (8001184 <vMotor_Control+0x1c8>)
 8001054:	2201      	movs	r2, #1
 8001056:	e893 0003 	ldmia.w	r3, {r0, r1}
 800105a:	f7ff fedd 	bl	8000e18 <WriteMotor>
			WriteMotor(front_rev, GPIO_PIN_SET);
 800105e:	4b4a      	ldr	r3, [pc, #296]	; (8001188 <vMotor_Control+0x1cc>)
 8001060:	2201      	movs	r2, #1
 8001062:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001066:	f7ff fed7 	bl	8000e18 <WriteMotor>
			break;
 800106a:	e07f      	b.n	800116c <vMotor_Control+0x1b0>
		case 'o':
			WriteMotor(rear_rev, GPIO_PIN_RESET);
 800106c:	4b45      	ldr	r3, [pc, #276]	; (8001184 <vMotor_Control+0x1c8>)
 800106e:	2200      	movs	r2, #0
 8001070:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001074:	f7ff fed0 	bl	8000e18 <WriteMotor>
			WriteMotor(front_rev, GPIO_PIN_RESET);
 8001078:	4b43      	ldr	r3, [pc, #268]	; (8001188 <vMotor_Control+0x1cc>)
 800107a:	2200      	movs	r2, #0
 800107c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001080:	f7ff feca 	bl	8000e18 <WriteMotor>
			WriteMotor(rear_fwd, GPIO_PIN_SET);
 8001084:	4b3d      	ldr	r3, [pc, #244]	; (800117c <vMotor_Control+0x1c0>)
 8001086:	2201      	movs	r2, #1
 8001088:	e893 0003 	ldmia.w	r3, {r0, r1}
 800108c:	f7ff fec4 	bl	8000e18 <WriteMotor>
			WriteMotor(front_fwd, GPIO_PIN_SET);
 8001090:	4b3b      	ldr	r3, [pc, #236]	; (8001180 <vMotor_Control+0x1c4>)
 8001092:	2201      	movs	r2, #1
 8001094:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001098:	f7ff febe 	bl	8000e18 <WriteMotor>
			break;
 800109c:	e066      	b.n	800116c <vMotor_Control+0x1b0>
		case 'u':
			WriteMotor(left_rev, GPIO_PIN_RESET);
 800109e:	4b3b      	ldr	r3, [pc, #236]	; (800118c <vMotor_Control+0x1d0>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010a6:	f7ff feb7 	bl	8000e18 <WriteMotor>
			WriteMotor(right_rev, GPIO_PIN_RESET);
 80010aa:	4b39      	ldr	r3, [pc, #228]	; (8001190 <vMotor_Control+0x1d4>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010b2:	f7ff feb1 	bl	8000e18 <WriteMotor>
			WriteMotor(left_fwd, GPIO_PIN_SET);
 80010b6:	4b37      	ldr	r3, [pc, #220]	; (8001194 <vMotor_Control+0x1d8>)
 80010b8:	2201      	movs	r2, #1
 80010ba:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010be:	f7ff feab 	bl	8000e18 <WriteMotor>
			WriteMotor(right_fwd, GPIO_PIN_SET);
 80010c2:	4b35      	ldr	r3, [pc, #212]	; (8001198 <vMotor_Control+0x1dc>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010ca:	f7ff fea5 	bl	8000e18 <WriteMotor>
			break;
 80010ce:	e04d      	b.n	800116c <vMotor_Control+0x1b0>
		case 'd':
			WriteMotor(left_fwd, GPIO_PIN_RESET);
 80010d0:	4b30      	ldr	r3, [pc, #192]	; (8001194 <vMotor_Control+0x1d8>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010d8:	f7ff fe9e 	bl	8000e18 <WriteMotor>
			WriteMotor(right_fwd, GPIO_PIN_RESET);
 80010dc:	4b2e      	ldr	r3, [pc, #184]	; (8001198 <vMotor_Control+0x1dc>)
 80010de:	2200      	movs	r2, #0
 80010e0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010e4:	f7ff fe98 	bl	8000e18 <WriteMotor>
			WriteMotor(left_rev, GPIO_PIN_SET);
 80010e8:	4b28      	ldr	r3, [pc, #160]	; (800118c <vMotor_Control+0x1d0>)
 80010ea:	2201      	movs	r2, #1
 80010ec:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010f0:	f7ff fe92 	bl	8000e18 <WriteMotor>
			WriteMotor(right_rev, GPIO_PIN_SET);
 80010f4:	4b26      	ldr	r3, [pc, #152]	; (8001190 <vMotor_Control+0x1d4>)
 80010f6:	2201      	movs	r2, #1
 80010f8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010fc:	f7ff fe8c 	bl	8000e18 <WriteMotor>
			break;
 8001100:	e034      	b.n	800116c <vMotor_Control+0x1b0>
		case 'l':
			WriteMotor(left_fwd, GPIO_PIN_RESET);
 8001102:	4b24      	ldr	r3, [pc, #144]	; (8001194 <vMotor_Control+0x1d8>)
 8001104:	2200      	movs	r2, #0
 8001106:	e893 0003 	ldmia.w	r3, {r0, r1}
 800110a:	f7ff fe85 	bl	8000e18 <WriteMotor>
			WriteMotor(right_rev, GPIO_PIN_RESET);
 800110e:	4b20      	ldr	r3, [pc, #128]	; (8001190 <vMotor_Control+0x1d4>)
 8001110:	2200      	movs	r2, #0
 8001112:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001116:	f7ff fe7f 	bl	8000e18 <WriteMotor>
			WriteMotor(left_rev, GPIO_PIN_SET);
 800111a:	4b1c      	ldr	r3, [pc, #112]	; (800118c <vMotor_Control+0x1d0>)
 800111c:	2201      	movs	r2, #1
 800111e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001122:	f7ff fe79 	bl	8000e18 <WriteMotor>
			WriteMotor(right_fwd, GPIO_PIN_SET);
 8001126:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <vMotor_Control+0x1dc>)
 8001128:	2201      	movs	r2, #1
 800112a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800112e:	f7ff fe73 	bl	8000e18 <WriteMotor>
			break;
 8001132:	e01b      	b.n	800116c <vMotor_Control+0x1b0>
		case 'r':
			WriteMotor(left_rev, GPIO_PIN_RESET);
 8001134:	4b15      	ldr	r3, [pc, #84]	; (800118c <vMotor_Control+0x1d0>)
 8001136:	2200      	movs	r2, #0
 8001138:	e893 0003 	ldmia.w	r3, {r0, r1}
 800113c:	f7ff fe6c 	bl	8000e18 <WriteMotor>
			WriteMotor(right_fwd, GPIO_PIN_RESET);
 8001140:	4b15      	ldr	r3, [pc, #84]	; (8001198 <vMotor_Control+0x1dc>)
 8001142:	2200      	movs	r2, #0
 8001144:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001148:	f7ff fe66 	bl	8000e18 <WriteMotor>
			WriteMotor(left_fwd, GPIO_PIN_SET);
 800114c:	4b11      	ldr	r3, [pc, #68]	; (8001194 <vMotor_Control+0x1d8>)
 800114e:	2201      	movs	r2, #1
 8001150:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001154:	f7ff fe60 	bl	8000e18 <WriteMotor>
			WriteMotor(right_rev, GPIO_PIN_SET);
 8001158:	4b0d      	ldr	r3, [pc, #52]	; (8001190 <vMotor_Control+0x1d4>)
 800115a:	2201      	movs	r2, #1
 800115c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001160:	f7ff fe5a 	bl	8000e18 <WriteMotor>
			break;
 8001164:	e002      	b.n	800116c <vMotor_Control+0x1b0>
		default:
			ResetMotors();
 8001166:	f7ff feab 	bl	8000ec0 <ResetMotors>
			break;
 800116a:	bf00      	nop
		}

		osDelay(50);
 800116c:	2032      	movs	r0, #50	; 0x32
 800116e:	f003 fb80 	bl	8004872 <osDelay>
		HAL_UART_Receive_DMA(&huart2, &BT_Buf, sizeof(BT_Buf));
 8001172:	e727      	b.n	8000fc4 <vMotor_Control+0x8>
 8001174:	200004e0 	.word	0x200004e0
 8001178:	200042ec 	.word	0x200042ec
 800117c:	20000020 	.word	0x20000020
 8001180:	20000000 	.word	0x20000000
 8001184:	20000028 	.word	0x20000028
 8001188:	20000008 	.word	0x20000008
 800118c:	20000038 	.word	0x20000038
 8001190:	20000058 	.word	0x20000058
 8001194:	20000030 	.word	0x20000030
 8001198:	20000050 	.word	0x20000050

0800119c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b094      	sub	sp, #80	; 0x50
 80011a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011a2:	f107 0320 	add.w	r3, r7, #32
 80011a6:	2230      	movs	r2, #48	; 0x30
 80011a8:	2100      	movs	r1, #0
 80011aa:	4618      	mov	r0, r3
 80011ac:	f004 fd4d 	bl	8005c4a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011b0:	f107 030c 	add.w	r3, r7, #12
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	605a      	str	r2, [r3, #4]
 80011ba:	609a      	str	r2, [r3, #8]
 80011bc:	60da      	str	r2, [r3, #12]
 80011be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011c0:	2300      	movs	r3, #0
 80011c2:	60bb      	str	r3, [r7, #8]
 80011c4:	4b23      	ldr	r3, [pc, #140]	; (8001254 <SystemClock_Config+0xb8>)
 80011c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c8:	4a22      	ldr	r2, [pc, #136]	; (8001254 <SystemClock_Config+0xb8>)
 80011ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ce:	6413      	str	r3, [r2, #64]	; 0x40
 80011d0:	4b20      	ldr	r3, [pc, #128]	; (8001254 <SystemClock_Config+0xb8>)
 80011d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80011dc:	2300      	movs	r3, #0
 80011de:	607b      	str	r3, [r7, #4]
 80011e0:	4b1d      	ldr	r3, [pc, #116]	; (8001258 <SystemClock_Config+0xbc>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80011e8:	4a1b      	ldr	r2, [pc, #108]	; (8001258 <SystemClock_Config+0xbc>)
 80011ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011ee:	6013      	str	r3, [r2, #0]
 80011f0:	4b19      	ldr	r3, [pc, #100]	; (8001258 <SystemClock_Config+0xbc>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011f8:	607b      	str	r3, [r7, #4]
 80011fa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011fc:	2302      	movs	r3, #2
 80011fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001200:	2301      	movs	r3, #1
 8001202:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001204:	2310      	movs	r3, #16
 8001206:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001208:	2300      	movs	r3, #0
 800120a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800120c:	f107 0320 	add.w	r3, r7, #32
 8001210:	4618      	mov	r0, r3
 8001212:	f001 fc29 	bl	8002a68 <HAL_RCC_OscConfig>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800121c:	f000 f960 	bl	80014e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001220:	230f      	movs	r3, #15
 8001222:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001224:	2300      	movs	r3, #0
 8001226:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001228:	2300      	movs	r3, #0
 800122a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800122c:	2300      	movs	r3, #0
 800122e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001230:	2300      	movs	r3, #0
 8001232:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001234:	f107 030c 	add.w	r3, r7, #12
 8001238:	2100      	movs	r1, #0
 800123a:	4618      	mov	r0, r3
 800123c:	f001 fe84 	bl	8002f48 <HAL_RCC_ClockConfig>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001246:	f000 f94b 	bl	80014e0 <Error_Handler>
  }
}
 800124a:	bf00      	nop
 800124c:	3750      	adds	r7, #80	; 0x50
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	40023800 	.word	0x40023800
 8001258:	40007000 	.word	0x40007000

0800125c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001262:	463b      	mov	r3, r7
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	605a      	str	r2, [r3, #4]
 800126a:	609a      	str	r2, [r3, #8]
 800126c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800126e:	4b22      	ldr	r3, [pc, #136]	; (80012f8 <MX_ADC1_Init+0x9c>)
 8001270:	4a22      	ldr	r2, [pc, #136]	; (80012fc <MX_ADC1_Init+0xa0>)
 8001272:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001274:	4b20      	ldr	r3, [pc, #128]	; (80012f8 <MX_ADC1_Init+0x9c>)
 8001276:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800127a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 800127c:	4b1e      	ldr	r3, [pc, #120]	; (80012f8 <MX_ADC1_Init+0x9c>)
 800127e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001282:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001284:	4b1c      	ldr	r3, [pc, #112]	; (80012f8 <MX_ADC1_Init+0x9c>)
 8001286:	2200      	movs	r2, #0
 8001288:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800128a:	4b1b      	ldr	r3, [pc, #108]	; (80012f8 <MX_ADC1_Init+0x9c>)
 800128c:	2200      	movs	r2, #0
 800128e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001290:	4b19      	ldr	r3, [pc, #100]	; (80012f8 <MX_ADC1_Init+0x9c>)
 8001292:	2200      	movs	r2, #0
 8001294:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001298:	4b17      	ldr	r3, [pc, #92]	; (80012f8 <MX_ADC1_Init+0x9c>)
 800129a:	2200      	movs	r2, #0
 800129c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800129e:	4b16      	ldr	r3, [pc, #88]	; (80012f8 <MX_ADC1_Init+0x9c>)
 80012a0:	4a17      	ldr	r2, [pc, #92]	; (8001300 <MX_ADC1_Init+0xa4>)
 80012a2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012a4:	4b14      	ldr	r3, [pc, #80]	; (80012f8 <MX_ADC1_Init+0x9c>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012aa:	4b13      	ldr	r3, [pc, #76]	; (80012f8 <MX_ADC1_Init+0x9c>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012b0:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <MX_ADC1_Init+0x9c>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012b8:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <MX_ADC1_Init+0x9c>)
 80012ba:	2201      	movs	r2, #1
 80012bc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012be:	480e      	ldr	r0, [pc, #56]	; (80012f8 <MX_ADC1_Init+0x9c>)
 80012c0:	f000 fb62 	bl	8001988 <HAL_ADC_Init>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 80012ca:	f000 f909 	bl	80014e0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80012ce:	2306      	movs	r3, #6
 80012d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012d2:	2301      	movs	r3, #1
 80012d4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80012d6:	2302      	movs	r3, #2
 80012d8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012da:	463b      	mov	r3, r7
 80012dc:	4619      	mov	r1, r3
 80012de:	4806      	ldr	r0, [pc, #24]	; (80012f8 <MX_ADC1_Init+0x9c>)
 80012e0:	f000 fb96 	bl	8001a10 <HAL_ADC_ConfigChannel>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80012ea:	f000 f8f9 	bl	80014e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  //adc_config = sConfig;
  /* USER CODE END ADC1_Init 2 */

}
 80012ee:	bf00      	nop
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	200042a0 	.word	0x200042a0
 80012fc:	40012000 	.word	0x40012000
 8001300:	0f000001 	.word	0x0f000001

08001304 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001308:	4b11      	ldr	r3, [pc, #68]	; (8001350 <MX_USART2_UART_Init+0x4c>)
 800130a:	4a12      	ldr	r2, [pc, #72]	; (8001354 <MX_USART2_UART_Init+0x50>)
 800130c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800130e:	4b10      	ldr	r3, [pc, #64]	; (8001350 <MX_USART2_UART_Init+0x4c>)
 8001310:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001314:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001316:	4b0e      	ldr	r3, [pc, #56]	; (8001350 <MX_USART2_UART_Init+0x4c>)
 8001318:	2200      	movs	r2, #0
 800131a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800131c:	4b0c      	ldr	r3, [pc, #48]	; (8001350 <MX_USART2_UART_Init+0x4c>)
 800131e:	2200      	movs	r2, #0
 8001320:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001322:	4b0b      	ldr	r3, [pc, #44]	; (8001350 <MX_USART2_UART_Init+0x4c>)
 8001324:	2200      	movs	r2, #0
 8001326:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001328:	4b09      	ldr	r3, [pc, #36]	; (8001350 <MX_USART2_UART_Init+0x4c>)
 800132a:	220c      	movs	r2, #12
 800132c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800132e:	4b08      	ldr	r3, [pc, #32]	; (8001350 <MX_USART2_UART_Init+0x4c>)
 8001330:	2200      	movs	r2, #0
 8001332:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001334:	4b06      	ldr	r3, [pc, #24]	; (8001350 <MX_USART2_UART_Init+0x4c>)
 8001336:	2200      	movs	r2, #0
 8001338:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800133a:	4805      	ldr	r0, [pc, #20]	; (8001350 <MX_USART2_UART_Init+0x4c>)
 800133c:	f002 fa20 	bl	8003780 <HAL_UART_Init>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001346:	f000 f8cb 	bl	80014e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	200042ec 	.word	0x200042ec
 8001354:	40004400 	.word	0x40004400

08001358 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	607b      	str	r3, [r7, #4]
 8001362:	4b0c      	ldr	r3, [pc, #48]	; (8001394 <MX_DMA_Init+0x3c>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	4a0b      	ldr	r2, [pc, #44]	; (8001394 <MX_DMA_Init+0x3c>)
 8001368:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800136c:	6313      	str	r3, [r2, #48]	; 0x30
 800136e:	4b09      	ldr	r3, [pc, #36]	; (8001394 <MX_DMA_Init+0x3c>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001376:	607b      	str	r3, [r7, #4]
 8001378:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800137a:	2200      	movs	r2, #0
 800137c:	2105      	movs	r1, #5
 800137e:	2010      	movs	r0, #16
 8001380:	f000 fe1c 	bl	8001fbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001384:	2010      	movs	r0, #16
 8001386:	f000 fe35 	bl	8001ff4 <HAL_NVIC_EnableIRQ>

}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40023800 	.word	0x40023800

08001398 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b088      	sub	sp, #32
 800139c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800139e:	f107 030c 	add.w	r3, r7, #12
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]
 80013a8:	609a      	str	r2, [r3, #8]
 80013aa:	60da      	str	r2, [r3, #12]
 80013ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	60bb      	str	r3, [r7, #8]
 80013b2:	4b35      	ldr	r3, [pc, #212]	; (8001488 <MX_GPIO_Init+0xf0>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	4a34      	ldr	r2, [pc, #208]	; (8001488 <MX_GPIO_Init+0xf0>)
 80013b8:	f043 0304 	orr.w	r3, r3, #4
 80013bc:	6313      	str	r3, [r2, #48]	; 0x30
 80013be:	4b32      	ldr	r3, [pc, #200]	; (8001488 <MX_GPIO_Init+0xf0>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	f003 0304 	and.w	r3, r3, #4
 80013c6:	60bb      	str	r3, [r7, #8]
 80013c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	607b      	str	r3, [r7, #4]
 80013ce:	4b2e      	ldr	r3, [pc, #184]	; (8001488 <MX_GPIO_Init+0xf0>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	4a2d      	ldr	r2, [pc, #180]	; (8001488 <MX_GPIO_Init+0xf0>)
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	6313      	str	r3, [r2, #48]	; 0x30
 80013da:	4b2b      	ldr	r3, [pc, #172]	; (8001488 <MX_GPIO_Init+0xf0>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	607b      	str	r3, [r7, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	603b      	str	r3, [r7, #0]
 80013ea:	4b27      	ldr	r3, [pc, #156]	; (8001488 <MX_GPIO_Init+0xf0>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	4a26      	ldr	r2, [pc, #152]	; (8001488 <MX_GPIO_Init+0xf0>)
 80013f0:	f043 0302 	orr.w	r3, r3, #2
 80013f4:	6313      	str	r3, [r2, #48]	; 0x30
 80013f6:	4b24      	ldr	r3, [pc, #144]	; (8001488 <MX_GPIO_Init+0xf0>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	f003 0302 	and.w	r3, r3, #2
 80013fe:	603b      	str	r3, [r7, #0]
 8001400:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001402:	2200      	movs	r2, #0
 8001404:	f641 4102 	movw	r1, #7170	; 0x1c02
 8001408:	4820      	ldr	r0, [pc, #128]	; (800148c <MX_GPIO_Init+0xf4>)
 800140a:	f001 fb13 	bl	8002a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10, GPIO_PIN_RESET);
 800140e:	2200      	movs	r2, #0
 8001410:	f240 4103 	movw	r1, #1027	; 0x403
 8001414:	481e      	ldr	r0, [pc, #120]	; (8001490 <MX_GPIO_Init+0xf8>)
 8001416:	f001 fb0d 	bl	8002a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 800141a:	2200      	movs	r2, #0
 800141c:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 8001420:	481c      	ldr	r0, [pc, #112]	; (8001494 <MX_GPIO_Init+0xfc>)
 8001422:	f001 fb07 	bl	8002a34 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC1 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001426:	f641 4302 	movw	r3, #7170	; 0x1c02
 800142a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142c:	2301      	movs	r3, #1
 800142e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001434:	2300      	movs	r3, #0
 8001436:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001438:	f107 030c 	add.w	r3, r7, #12
 800143c:	4619      	mov	r1, r3
 800143e:	4813      	ldr	r0, [pc, #76]	; (800148c <MX_GPIO_Init+0xf4>)
 8001440:	f001 f976 	bl	8002730 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10;
 8001444:	f240 4303 	movw	r3, #1027	; 0x403
 8001448:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144a:	2301      	movs	r3, #1
 800144c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	2300      	movs	r3, #0
 8001450:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001452:	2300      	movs	r3, #0
 8001454:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001456:	f107 030c 	add.w	r3, r7, #12
 800145a:	4619      	mov	r1, r3
 800145c:	480c      	ldr	r0, [pc, #48]	; (8001490 <MX_GPIO_Init+0xf8>)
 800145e:	f001 f967 	bl	8002730 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 PB7 PB8 
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 8001462:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8001466:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001468:	2301      	movs	r3, #1
 800146a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146c:	2300      	movs	r3, #0
 800146e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001470:	2300      	movs	r3, #0
 8001472:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001474:	f107 030c 	add.w	r3, r7, #12
 8001478:	4619      	mov	r1, r3
 800147a:	4806      	ldr	r0, [pc, #24]	; (8001494 <MX_GPIO_Init+0xfc>)
 800147c:	f001 f958 	bl	8002730 <HAL_GPIO_Init>

}
 8001480:	bf00      	nop
 8001482:	3720      	adds	r7, #32
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	40023800 	.word	0x40023800
 800148c:	40020800 	.word	0x40020800
 8001490:	40020000 	.word	0x40020000
 8001494:	40020400 	.word	0x40020400

08001498 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	UNUSED(huart);

	HAL_UART_Transmit(&huart2, &BT_Buf, 1, 10);
 80014a0:	230a      	movs	r3, #10
 80014a2:	2201      	movs	r2, #1
 80014a4:	4903      	ldr	r1, [pc, #12]	; (80014b4 <HAL_UART_RxCpltCallback+0x1c>)
 80014a6:	4804      	ldr	r0, [pc, #16]	; (80014b8 <HAL_UART_RxCpltCallback+0x20>)
 80014a8:	f002 f9b7 	bl	800381a <HAL_UART_Transmit>
}
 80014ac:	bf00      	nop
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	200004e0 	.word	0x200004e0
 80014b8:	200042ec 	.word	0x200042ec

080014bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a04      	ldr	r2, [pc, #16]	; (80014dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d101      	bne.n	80014d2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80014ce:	f000 fa3b 	bl	8001948 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40010000 	.word	0x40010000

080014e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80014e4:	bf00      	nop
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
	...

080014f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	607b      	str	r3, [r7, #4]
 80014fa:	4b12      	ldr	r3, [pc, #72]	; (8001544 <HAL_MspInit+0x54>)
 80014fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014fe:	4a11      	ldr	r2, [pc, #68]	; (8001544 <HAL_MspInit+0x54>)
 8001500:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001504:	6453      	str	r3, [r2, #68]	; 0x44
 8001506:	4b0f      	ldr	r3, [pc, #60]	; (8001544 <HAL_MspInit+0x54>)
 8001508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800150e:	607b      	str	r3, [r7, #4]
 8001510:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	603b      	str	r3, [r7, #0]
 8001516:	4b0b      	ldr	r3, [pc, #44]	; (8001544 <HAL_MspInit+0x54>)
 8001518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151a:	4a0a      	ldr	r2, [pc, #40]	; (8001544 <HAL_MspInit+0x54>)
 800151c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001520:	6413      	str	r3, [r2, #64]	; 0x40
 8001522:	4b08      	ldr	r3, [pc, #32]	; (8001544 <HAL_MspInit+0x54>)
 8001524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152a:	603b      	str	r3, [r7, #0]
 800152c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800152e:	2200      	movs	r2, #0
 8001530:	210f      	movs	r1, #15
 8001532:	f06f 0001 	mvn.w	r0, #1
 8001536:	f000 fd41 	bl	8001fbc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40023800 	.word	0x40023800

08001548 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b08a      	sub	sp, #40	; 0x28
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001550:	f107 0314 	add.w	r3, r7, #20
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]
 800155a:	609a      	str	r2, [r3, #8]
 800155c:	60da      	str	r2, [r3, #12]
 800155e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a24      	ldr	r2, [pc, #144]	; (80015f8 <HAL_ADC_MspInit+0xb0>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d141      	bne.n	80015ee <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800156a:	2300      	movs	r3, #0
 800156c:	613b      	str	r3, [r7, #16]
 800156e:	4b23      	ldr	r3, [pc, #140]	; (80015fc <HAL_ADC_MspInit+0xb4>)
 8001570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001572:	4a22      	ldr	r2, [pc, #136]	; (80015fc <HAL_ADC_MspInit+0xb4>)
 8001574:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001578:	6453      	str	r3, [r2, #68]	; 0x44
 800157a:	4b20      	ldr	r3, [pc, #128]	; (80015fc <HAL_ADC_MspInit+0xb4>)
 800157c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800157e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001582:	613b      	str	r3, [r7, #16]
 8001584:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001586:	2300      	movs	r3, #0
 8001588:	60fb      	str	r3, [r7, #12]
 800158a:	4b1c      	ldr	r3, [pc, #112]	; (80015fc <HAL_ADC_MspInit+0xb4>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158e:	4a1b      	ldr	r2, [pc, #108]	; (80015fc <HAL_ADC_MspInit+0xb4>)
 8001590:	f043 0301 	orr.w	r3, r3, #1
 8001594:	6313      	str	r3, [r2, #48]	; 0x30
 8001596:	4b19      	ldr	r3, [pc, #100]	; (80015fc <HAL_ADC_MspInit+0xb4>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159a:	f003 0301 	and.w	r3, r3, #1
 800159e:	60fb      	str	r3, [r7, #12]
 80015a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	60bb      	str	r3, [r7, #8]
 80015a6:	4b15      	ldr	r3, [pc, #84]	; (80015fc <HAL_ADC_MspInit+0xb4>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	4a14      	ldr	r2, [pc, #80]	; (80015fc <HAL_ADC_MspInit+0xb4>)
 80015ac:	f043 0302 	orr.w	r3, r3, #2
 80015b0:	6313      	str	r3, [r2, #48]	; 0x30
 80015b2:	4b12      	ldr	r3, [pc, #72]	; (80015fc <HAL_ADC_MspInit+0xb4>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	60bb      	str	r3, [r7, #8]
 80015bc:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA6     ------> ADC1_IN6
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80015be:	2340      	movs	r3, #64	; 0x40
 80015c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015c2:	2303      	movs	r3, #3
 80015c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c6:	2300      	movs	r3, #0
 80015c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ca:	f107 0314 	add.w	r3, r7, #20
 80015ce:	4619      	mov	r1, r3
 80015d0:	480b      	ldr	r0, [pc, #44]	; (8001600 <HAL_ADC_MspInit+0xb8>)
 80015d2:	f001 f8ad 	bl	8002730 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015d6:	2301      	movs	r3, #1
 80015d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015da:	2303      	movs	r3, #3
 80015dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e2:	f107 0314 	add.w	r3, r7, #20
 80015e6:	4619      	mov	r1, r3
 80015e8:	4806      	ldr	r0, [pc, #24]	; (8001604 <HAL_ADC_MspInit+0xbc>)
 80015ea:	f001 f8a1 	bl	8002730 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80015ee:	bf00      	nop
 80015f0:	3728      	adds	r7, #40	; 0x28
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40012000 	.word	0x40012000
 80015fc:	40023800 	.word	0x40023800
 8001600:	40020000 	.word	0x40020000
 8001604:	40020400 	.word	0x40020400

08001608 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b08a      	sub	sp, #40	; 0x28
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001610:	f107 0314 	add.w	r3, r7, #20
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
 8001618:	605a      	str	r2, [r3, #4]
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	60da      	str	r2, [r3, #12]
 800161e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a34      	ldr	r2, [pc, #208]	; (80016f8 <HAL_UART_MspInit+0xf0>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d162      	bne.n	80016f0 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	613b      	str	r3, [r7, #16]
 800162e:	4b33      	ldr	r3, [pc, #204]	; (80016fc <HAL_UART_MspInit+0xf4>)
 8001630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001632:	4a32      	ldr	r2, [pc, #200]	; (80016fc <HAL_UART_MspInit+0xf4>)
 8001634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001638:	6413      	str	r3, [r2, #64]	; 0x40
 800163a:	4b30      	ldr	r3, [pc, #192]	; (80016fc <HAL_UART_MspInit+0xf4>)
 800163c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001642:	613b      	str	r3, [r7, #16]
 8001644:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	4b2c      	ldr	r3, [pc, #176]	; (80016fc <HAL_UART_MspInit+0xf4>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	4a2b      	ldr	r2, [pc, #172]	; (80016fc <HAL_UART_MspInit+0xf4>)
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	6313      	str	r3, [r2, #48]	; 0x30
 8001656:	4b29      	ldr	r3, [pc, #164]	; (80016fc <HAL_UART_MspInit+0xf4>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001662:	230c      	movs	r3, #12
 8001664:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001666:	2302      	movs	r3, #2
 8001668:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166a:	2300      	movs	r3, #0
 800166c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800166e:	2303      	movs	r3, #3
 8001670:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001672:	2307      	movs	r3, #7
 8001674:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001676:	f107 0314 	add.w	r3, r7, #20
 800167a:	4619      	mov	r1, r3
 800167c:	4820      	ldr	r0, [pc, #128]	; (8001700 <HAL_UART_MspInit+0xf8>)
 800167e:	f001 f857 	bl	8002730 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001682:	4b20      	ldr	r3, [pc, #128]	; (8001704 <HAL_UART_MspInit+0xfc>)
 8001684:	4a20      	ldr	r2, [pc, #128]	; (8001708 <HAL_UART_MspInit+0x100>)
 8001686:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001688:	4b1e      	ldr	r3, [pc, #120]	; (8001704 <HAL_UART_MspInit+0xfc>)
 800168a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800168e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001690:	4b1c      	ldr	r3, [pc, #112]	; (8001704 <HAL_UART_MspInit+0xfc>)
 8001692:	2200      	movs	r2, #0
 8001694:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001696:	4b1b      	ldr	r3, [pc, #108]	; (8001704 <HAL_UART_MspInit+0xfc>)
 8001698:	2200      	movs	r2, #0
 800169a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800169c:	4b19      	ldr	r3, [pc, #100]	; (8001704 <HAL_UART_MspInit+0xfc>)
 800169e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016a2:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016a4:	4b17      	ldr	r3, [pc, #92]	; (8001704 <HAL_UART_MspInit+0xfc>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016aa:	4b16      	ldr	r3, [pc, #88]	; (8001704 <HAL_UART_MspInit+0xfc>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80016b0:	4b14      	ldr	r3, [pc, #80]	; (8001704 <HAL_UART_MspInit+0xfc>)
 80016b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016b6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80016b8:	4b12      	ldr	r3, [pc, #72]	; (8001704 <HAL_UART_MspInit+0xfc>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016be:	4b11      	ldr	r3, [pc, #68]	; (8001704 <HAL_UART_MspInit+0xfc>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80016c4:	480f      	ldr	r0, [pc, #60]	; (8001704 <HAL_UART_MspInit+0xfc>)
 80016c6:	f000 fca3 	bl	8002010 <HAL_DMA_Init>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80016d0:	f7ff ff06 	bl	80014e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	4a0b      	ldr	r2, [pc, #44]	; (8001704 <HAL_UART_MspInit+0xfc>)
 80016d8:	635a      	str	r2, [r3, #52]	; 0x34
 80016da:	4a0a      	ldr	r2, [pc, #40]	; (8001704 <HAL_UART_MspInit+0xfc>)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80016e0:	2200      	movs	r2, #0
 80016e2:	2105      	movs	r1, #5
 80016e4:	2026      	movs	r0, #38	; 0x26
 80016e6:	f000 fc69 	bl	8001fbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80016ea:	2026      	movs	r0, #38	; 0x26
 80016ec:	f000 fc82 	bl	8001ff4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80016f0:	bf00      	nop
 80016f2:	3728      	adds	r7, #40	; 0x28
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	40004400 	.word	0x40004400
 80016fc:	40023800 	.word	0x40023800
 8001700:	40020000 	.word	0x40020000
 8001704:	20004240 	.word	0x20004240
 8001708:	40026088 	.word	0x40026088

0800170c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b08c      	sub	sp, #48	; 0x30
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001714:	2300      	movs	r3, #0
 8001716:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001718:	2300      	movs	r3, #0
 800171a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 800171c:	2200      	movs	r2, #0
 800171e:	6879      	ldr	r1, [r7, #4]
 8001720:	2019      	movs	r0, #25
 8001722:	f000 fc4b 	bl	8001fbc <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 8001726:	2019      	movs	r0, #25
 8001728:	f000 fc64 	bl	8001ff4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800172c:	2300      	movs	r3, #0
 800172e:	60fb      	str	r3, [r7, #12]
 8001730:	4b1e      	ldr	r3, [pc, #120]	; (80017ac <HAL_InitTick+0xa0>)
 8001732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001734:	4a1d      	ldr	r2, [pc, #116]	; (80017ac <HAL_InitTick+0xa0>)
 8001736:	f043 0301 	orr.w	r3, r3, #1
 800173a:	6453      	str	r3, [r2, #68]	; 0x44
 800173c:	4b1b      	ldr	r3, [pc, #108]	; (80017ac <HAL_InitTick+0xa0>)
 800173e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001740:	f003 0301 	and.w	r3, r3, #1
 8001744:	60fb      	str	r3, [r7, #12]
 8001746:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001748:	f107 0210 	add.w	r2, r7, #16
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	4611      	mov	r1, r2
 8001752:	4618      	mov	r0, r3
 8001754:	f001 fdc4 	bl	80032e0 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001758:	f001 fdae 	bl	80032b8 <HAL_RCC_GetPCLK2Freq>
 800175c:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800175e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001760:	4a13      	ldr	r2, [pc, #76]	; (80017b0 <HAL_InitTick+0xa4>)
 8001762:	fba2 2303 	umull	r2, r3, r2, r3
 8001766:	0c9b      	lsrs	r3, r3, #18
 8001768:	3b01      	subs	r3, #1
 800176a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800176c:	4b11      	ldr	r3, [pc, #68]	; (80017b4 <HAL_InitTick+0xa8>)
 800176e:	4a12      	ldr	r2, [pc, #72]	; (80017b8 <HAL_InitTick+0xac>)
 8001770:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001772:	4b10      	ldr	r3, [pc, #64]	; (80017b4 <HAL_InitTick+0xa8>)
 8001774:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001778:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800177a:	4a0e      	ldr	r2, [pc, #56]	; (80017b4 <HAL_InitTick+0xa8>)
 800177c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800177e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001780:	4b0c      	ldr	r3, [pc, #48]	; (80017b4 <HAL_InitTick+0xa8>)
 8001782:	2200      	movs	r2, #0
 8001784:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001786:	4b0b      	ldr	r3, [pc, #44]	; (80017b4 <HAL_InitTick+0xa8>)
 8001788:	2200      	movs	r2, #0
 800178a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800178c:	4809      	ldr	r0, [pc, #36]	; (80017b4 <HAL_InitTick+0xa8>)
 800178e:	f001 fdd9 	bl	8003344 <HAL_TIM_Base_Init>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d104      	bne.n	80017a2 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001798:	4806      	ldr	r0, [pc, #24]	; (80017b4 <HAL_InitTick+0xa8>)
 800179a:	f001 fe08 	bl	80033ae <HAL_TIM_Base_Start_IT>
 800179e:	4603      	mov	r3, r0
 80017a0:	e000      	b.n	80017a4 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3730      	adds	r7, #48	; 0x30
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	40023800 	.word	0x40023800
 80017b0:	431bde83 	.word	0x431bde83
 80017b4:	2000432c 	.word	0x2000432c
 80017b8:	40010000 	.word	0x40010000

080017bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80017c0:	bf00      	nop
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr

080017ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ca:	b480      	push	{r7}
 80017cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ce:	e7fe      	b.n	80017ce <HardFault_Handler+0x4>

080017d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017d4:	e7fe      	b.n	80017d4 <MemManage_Handler+0x4>

080017d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017d6:	b480      	push	{r7}
 80017d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017da:	e7fe      	b.n	80017da <BusFault_Handler+0x4>

080017dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017e0:	e7fe      	b.n	80017e0 <UsageFault_Handler+0x4>

080017e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017e2:	b480      	push	{r7}
 80017e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80017f4:	4802      	ldr	r0, [pc, #8]	; (8001800 <DMA1_Stream5_IRQHandler+0x10>)
 80017f6:	f000 fd33 	bl	8002260 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20004240 	.word	0x20004240

08001804 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001808:	4802      	ldr	r0, [pc, #8]	; (8001814 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800180a:	f001 fdf4 	bl	80033f6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	2000432c 	.word	0x2000432c

08001818 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800181c:	4802      	ldr	r0, [pc, #8]	; (8001828 <USART2_IRQHandler+0x10>)
 800181e:	f002 f915 	bl	8003a4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	200042ec 	.word	0x200042ec

0800182c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001834:	4b11      	ldr	r3, [pc, #68]	; (800187c <_sbrk+0x50>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d102      	bne.n	8001842 <_sbrk+0x16>
		heap_end = &end;
 800183c:	4b0f      	ldr	r3, [pc, #60]	; (800187c <_sbrk+0x50>)
 800183e:	4a10      	ldr	r2, [pc, #64]	; (8001880 <_sbrk+0x54>)
 8001840:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001842:	4b0e      	ldr	r3, [pc, #56]	; (800187c <_sbrk+0x50>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001848:	4b0c      	ldr	r3, [pc, #48]	; (800187c <_sbrk+0x50>)
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4413      	add	r3, r2
 8001850:	466a      	mov	r2, sp
 8001852:	4293      	cmp	r3, r2
 8001854:	d907      	bls.n	8001866 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001856:	f004 f9c3 	bl	8005be0 <__errno>
 800185a:	4602      	mov	r2, r0
 800185c:	230c      	movs	r3, #12
 800185e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001860:	f04f 33ff 	mov.w	r3, #4294967295
 8001864:	e006      	b.n	8001874 <_sbrk+0x48>
	}

	heap_end += incr;
 8001866:	4b05      	ldr	r3, [pc, #20]	; (800187c <_sbrk+0x50>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4413      	add	r3, r2
 800186e:	4a03      	ldr	r2, [pc, #12]	; (800187c <_sbrk+0x50>)
 8001870:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001872:	68fb      	ldr	r3, [r7, #12]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3710      	adds	r7, #16
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	200004e4 	.word	0x200004e4
 8001880:	20004378 	.word	0x20004378

08001884 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001888:	4b08      	ldr	r3, [pc, #32]	; (80018ac <SystemInit+0x28>)
 800188a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800188e:	4a07      	ldr	r2, [pc, #28]	; (80018ac <SystemInit+0x28>)
 8001890:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001894:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001898:	4b04      	ldr	r3, [pc, #16]	; (80018ac <SystemInit+0x28>)
 800189a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800189e:	609a      	str	r2, [r3, #8]
#endif
}
 80018a0:	bf00      	nop
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80018b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80018b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80018b6:	e003      	b.n	80018c0 <LoopCopyDataInit>

080018b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80018b8:	4b0c      	ldr	r3, [pc, #48]	; (80018ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80018ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80018bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80018be:	3104      	adds	r1, #4

080018c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80018c0:	480b      	ldr	r0, [pc, #44]	; (80018f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80018c2:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80018c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80018c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80018c8:	d3f6      	bcc.n	80018b8 <CopyDataInit>
  ldr  r2, =_sbss
 80018ca:	4a0b      	ldr	r2, [pc, #44]	; (80018f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80018cc:	e002      	b.n	80018d4 <LoopFillZerobss>

080018ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80018ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80018d0:	f842 3b04 	str.w	r3, [r2], #4

080018d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80018d4:	4b09      	ldr	r3, [pc, #36]	; (80018fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80018d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80018d8:	d3f9      	bcc.n	80018ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80018da:	f7ff ffd3 	bl	8001884 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018de:	f004 f985 	bl	8005bec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018e2:	f7ff fb27 	bl	8000f34 <main>
  bx  lr    
 80018e6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80018e8:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80018ec:	08007940 	.word	0x08007940
  ldr  r0, =_sdata
 80018f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80018f4:	20000270 	.word	0x20000270
  ldr  r2, =_sbss
 80018f8:	20000270 	.word	0x20000270
  ldr  r3, = _ebss
 80018fc:	20004374 	.word	0x20004374

08001900 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001900:	e7fe      	b.n	8001900 <ADC_IRQHandler>
	...

08001904 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001908:	4b0e      	ldr	r3, [pc, #56]	; (8001944 <HAL_Init+0x40>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a0d      	ldr	r2, [pc, #52]	; (8001944 <HAL_Init+0x40>)
 800190e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001912:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001914:	4b0b      	ldr	r3, [pc, #44]	; (8001944 <HAL_Init+0x40>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a0a      	ldr	r2, [pc, #40]	; (8001944 <HAL_Init+0x40>)
 800191a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800191e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001920:	4b08      	ldr	r3, [pc, #32]	; (8001944 <HAL_Init+0x40>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a07      	ldr	r2, [pc, #28]	; (8001944 <HAL_Init+0x40>)
 8001926:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800192a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800192c:	2003      	movs	r0, #3
 800192e:	f000 fb3a 	bl	8001fa6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001932:	2000      	movs	r0, #0
 8001934:	f7ff feea 	bl	800170c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001938:	f7ff fdda 	bl	80014f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800193c:	2300      	movs	r3, #0
}
 800193e:	4618      	mov	r0, r3
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40023c00 	.word	0x40023c00

08001948 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800194c:	4b06      	ldr	r3, [pc, #24]	; (8001968 <HAL_IncTick+0x20>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	461a      	mov	r2, r3
 8001952:	4b06      	ldr	r3, [pc, #24]	; (800196c <HAL_IncTick+0x24>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4413      	add	r3, r2
 8001958:	4a04      	ldr	r2, [pc, #16]	; (800196c <HAL_IncTick+0x24>)
 800195a:	6013      	str	r3, [r2, #0]
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	20000098 	.word	0x20000098
 800196c:	2000436c 	.word	0x2000436c

08001970 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  return uwTick;
 8001974:	4b03      	ldr	r3, [pc, #12]	; (8001984 <HAL_GetTick+0x14>)
 8001976:	681b      	ldr	r3, [r3, #0]
}
 8001978:	4618      	mov	r0, r3
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	2000436c 	.word	0x2000436c

08001988 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001990:	2300      	movs	r3, #0
 8001992:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e033      	b.n	8001a06 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d109      	bne.n	80019ba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f7ff fdce 	bl	8001548 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019be:	f003 0310 	and.w	r3, r3, #16
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d118      	bne.n	80019f8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ca:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80019ce:	f023 0302 	bic.w	r3, r3, #2
 80019d2:	f043 0202 	orr.w	r2, r3, #2
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f000 f93a 	bl	8001c54 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	f023 0303 	bic.w	r3, r3, #3
 80019ee:	f043 0201 	orr.w	r2, r3, #1
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	641a      	str	r2, [r3, #64]	; 0x40
 80019f6:	e001      	b.n	80019fc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2200      	movs	r2, #0
 8001a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
	...

08001a10 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b085      	sub	sp, #20
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d101      	bne.n	8001a2c <HAL_ADC_ConfigChannel+0x1c>
 8001a28:	2302      	movs	r3, #2
 8001a2a:	e105      	b.n	8001c38 <HAL_ADC_ConfigChannel+0x228>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2b09      	cmp	r3, #9
 8001a3a:	d925      	bls.n	8001a88 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	68d9      	ldr	r1, [r3, #12]
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	461a      	mov	r2, r3
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	4413      	add	r3, r2
 8001a50:	3b1e      	subs	r3, #30
 8001a52:	2207      	movs	r2, #7
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	43da      	mvns	r2, r3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	400a      	ands	r2, r1
 8001a60:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	68d9      	ldr	r1, [r3, #12]
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	689a      	ldr	r2, [r3, #8]
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	4618      	mov	r0, r3
 8001a74:	4603      	mov	r3, r0
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	4403      	add	r3, r0
 8001a7a:	3b1e      	subs	r3, #30
 8001a7c:	409a      	lsls	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	430a      	orrs	r2, r1
 8001a84:	60da      	str	r2, [r3, #12]
 8001a86:	e022      	b.n	8001ace <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	6919      	ldr	r1, [r3, #16]
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	461a      	mov	r2, r3
 8001a96:	4613      	mov	r3, r2
 8001a98:	005b      	lsls	r3, r3, #1
 8001a9a:	4413      	add	r3, r2
 8001a9c:	2207      	movs	r2, #7
 8001a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa2:	43da      	mvns	r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	400a      	ands	r2, r1
 8001aaa:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	6919      	ldr	r1, [r3, #16]
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	689a      	ldr	r2, [r3, #8]
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	4618      	mov	r0, r3
 8001abe:	4603      	mov	r3, r0
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	4403      	add	r3, r0
 8001ac4:	409a      	lsls	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	430a      	orrs	r2, r1
 8001acc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	2b06      	cmp	r3, #6
 8001ad4:	d824      	bhi.n	8001b20 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685a      	ldr	r2, [r3, #4]
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	4413      	add	r3, r2
 8001ae6:	3b05      	subs	r3, #5
 8001ae8:	221f      	movs	r2, #31
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	43da      	mvns	r2, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	400a      	ands	r2, r1
 8001af6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	4618      	mov	r0, r3
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	685a      	ldr	r2, [r3, #4]
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	4413      	add	r3, r2
 8001b10:	3b05      	subs	r3, #5
 8001b12:	fa00 f203 	lsl.w	r2, r0, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	430a      	orrs	r2, r1
 8001b1c:	635a      	str	r2, [r3, #52]	; 0x34
 8001b1e:	e04c      	b.n	8001bba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	2b0c      	cmp	r3, #12
 8001b26:	d824      	bhi.n	8001b72 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685a      	ldr	r2, [r3, #4]
 8001b32:	4613      	mov	r3, r2
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	4413      	add	r3, r2
 8001b38:	3b23      	subs	r3, #35	; 0x23
 8001b3a:	221f      	movs	r2, #31
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	43da      	mvns	r2, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	400a      	ands	r2, r1
 8001b48:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	b29b      	uxth	r3, r3
 8001b56:	4618      	mov	r0, r3
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685a      	ldr	r2, [r3, #4]
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	4413      	add	r3, r2
 8001b62:	3b23      	subs	r3, #35	; 0x23
 8001b64:	fa00 f203 	lsl.w	r2, r0, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	631a      	str	r2, [r3, #48]	; 0x30
 8001b70:	e023      	b.n	8001bba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685a      	ldr	r2, [r3, #4]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	4413      	add	r3, r2
 8001b82:	3b41      	subs	r3, #65	; 0x41
 8001b84:	221f      	movs	r2, #31
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	43da      	mvns	r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	400a      	ands	r2, r1
 8001b92:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	685a      	ldr	r2, [r3, #4]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	4413      	add	r3, r2
 8001bac:	3b41      	subs	r3, #65	; 0x41
 8001bae:	fa00 f203 	lsl.w	r2, r0, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	430a      	orrs	r2, r1
 8001bb8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001bba:	4b22      	ldr	r3, [pc, #136]	; (8001c44 <HAL_ADC_ConfigChannel+0x234>)
 8001bbc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a21      	ldr	r2, [pc, #132]	; (8001c48 <HAL_ADC_ConfigChannel+0x238>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d109      	bne.n	8001bdc <HAL_ADC_ConfigChannel+0x1cc>
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2b12      	cmp	r3, #18
 8001bce:	d105      	bne.n	8001bdc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a19      	ldr	r2, [pc, #100]	; (8001c48 <HAL_ADC_ConfigChannel+0x238>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d123      	bne.n	8001c2e <HAL_ADC_ConfigChannel+0x21e>
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2b10      	cmp	r3, #16
 8001bec:	d003      	beq.n	8001bf6 <HAL_ADC_ConfigChannel+0x1e6>
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2b11      	cmp	r3, #17
 8001bf4:	d11b      	bne.n	8001c2e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2b10      	cmp	r3, #16
 8001c08:	d111      	bne.n	8001c2e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c0a:	4b10      	ldr	r3, [pc, #64]	; (8001c4c <HAL_ADC_ConfigChannel+0x23c>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a10      	ldr	r2, [pc, #64]	; (8001c50 <HAL_ADC_ConfigChannel+0x240>)
 8001c10:	fba2 2303 	umull	r2, r3, r2, r3
 8001c14:	0c9a      	lsrs	r2, r3, #18
 8001c16:	4613      	mov	r3, r2
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	4413      	add	r3, r2
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001c20:	e002      	b.n	8001c28 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	3b01      	subs	r3, #1
 8001c26:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d1f9      	bne.n	8001c22 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001c36:	2300      	movs	r3, #0
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3714      	adds	r7, #20
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	40012300 	.word	0x40012300
 8001c48:	40012000 	.word	0x40012000
 8001c4c:	20000090 	.word	0x20000090
 8001c50:	431bde83 	.word	0x431bde83

08001c54 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b085      	sub	sp, #20
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c5c:	4b79      	ldr	r3, [pc, #484]	; (8001e44 <ADC_Init+0x1f0>)
 8001c5e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	685a      	ldr	r2, [r3, #4]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	431a      	orrs	r2, r3
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	685a      	ldr	r2, [r3, #4]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c88:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	6859      	ldr	r1, [r3, #4]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	691b      	ldr	r3, [r3, #16]
 8001c94:	021a      	lsls	r2, r3, #8
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	685a      	ldr	r2, [r3, #4]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001cac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	6859      	ldr	r1, [r3, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	430a      	orrs	r2, r1
 8001cbe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	689a      	ldr	r2, [r3, #8]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001cce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	6899      	ldr	r1, [r3, #8]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	68da      	ldr	r2, [r3, #12]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce6:	4a58      	ldr	r2, [pc, #352]	; (8001e48 <ADC_Init+0x1f4>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d022      	beq.n	8001d32 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	689a      	ldr	r2, [r3, #8]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001cfa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	6899      	ldr	r1, [r3, #8]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	689a      	ldr	r2, [r3, #8]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001d1c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	6899      	ldr	r1, [r3, #8]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	609a      	str	r2, [r3, #8]
 8001d30:	e00f      	b.n	8001d52 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	689a      	ldr	r2, [r3, #8]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d40:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	689a      	ldr	r2, [r3, #8]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001d50:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	689a      	ldr	r2, [r3, #8]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f022 0202 	bic.w	r2, r2, #2
 8001d60:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	6899      	ldr	r1, [r3, #8]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	7e1b      	ldrb	r3, [r3, #24]
 8001d6c:	005a      	lsls	r2, r3, #1
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	430a      	orrs	r2, r1
 8001d74:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d01b      	beq.n	8001db8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	685a      	ldr	r2, [r3, #4]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001d8e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	685a      	ldr	r2, [r3, #4]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001d9e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	6859      	ldr	r1, [r3, #4]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001daa:	3b01      	subs	r3, #1
 8001dac:	035a      	lsls	r2, r3, #13
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	430a      	orrs	r2, r1
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	e007      	b.n	8001dc8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	685a      	ldr	r2, [r3, #4]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001dc6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001dd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	3b01      	subs	r3, #1
 8001de4:	051a      	lsls	r2, r3, #20
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	430a      	orrs	r2, r1
 8001dec:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	689a      	ldr	r2, [r3, #8]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001dfc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	6899      	ldr	r1, [r3, #8]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001e0a:	025a      	lsls	r2, r3, #9
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	430a      	orrs	r2, r1
 8001e12:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	689a      	ldr	r2, [r3, #8]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e22:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	6899      	ldr	r1, [r3, #8]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	029a      	lsls	r2, r3, #10
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	430a      	orrs	r2, r1
 8001e36:	609a      	str	r2, [r3, #8]
}
 8001e38:	bf00      	nop
 8001e3a:	3714      	adds	r7, #20
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr
 8001e44:	40012300 	.word	0x40012300
 8001e48:	0f000001 	.word	0x0f000001

08001e4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b085      	sub	sp, #20
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f003 0307 	and.w	r3, r3, #7
 8001e5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e5c:	4b0c      	ldr	r3, [pc, #48]	; (8001e90 <__NVIC_SetPriorityGrouping+0x44>)
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e62:	68ba      	ldr	r2, [r7, #8]
 8001e64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e68:	4013      	ands	r3, r2
 8001e6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e7e:	4a04      	ldr	r2, [pc, #16]	; (8001e90 <__NVIC_SetPriorityGrouping+0x44>)
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	60d3      	str	r3, [r2, #12]
}
 8001e84:	bf00      	nop
 8001e86:	3714      	adds	r7, #20
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	e000ed00 	.word	0xe000ed00

08001e94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e98:	4b04      	ldr	r3, [pc, #16]	; (8001eac <__NVIC_GetPriorityGrouping+0x18>)
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	0a1b      	lsrs	r3, r3, #8
 8001e9e:	f003 0307 	and.w	r3, r3, #7
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr
 8001eac:	e000ed00 	.word	0xe000ed00

08001eb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	db0b      	blt.n	8001eda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	f003 021f 	and.w	r2, r3, #31
 8001ec8:	4907      	ldr	r1, [pc, #28]	; (8001ee8 <__NVIC_EnableIRQ+0x38>)
 8001eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ece:	095b      	lsrs	r3, r3, #5
 8001ed0:	2001      	movs	r0, #1
 8001ed2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001eda:	bf00      	nop
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	e000e100 	.word	0xe000e100

08001eec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	6039      	str	r1, [r7, #0]
 8001ef6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	db0a      	blt.n	8001f16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	490c      	ldr	r1, [pc, #48]	; (8001f38 <__NVIC_SetPriority+0x4c>)
 8001f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0a:	0112      	lsls	r2, r2, #4
 8001f0c:	b2d2      	uxtb	r2, r2
 8001f0e:	440b      	add	r3, r1
 8001f10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f14:	e00a      	b.n	8001f2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	b2da      	uxtb	r2, r3
 8001f1a:	4908      	ldr	r1, [pc, #32]	; (8001f3c <__NVIC_SetPriority+0x50>)
 8001f1c:	79fb      	ldrb	r3, [r7, #7]
 8001f1e:	f003 030f 	and.w	r3, r3, #15
 8001f22:	3b04      	subs	r3, #4
 8001f24:	0112      	lsls	r2, r2, #4
 8001f26:	b2d2      	uxtb	r2, r2
 8001f28:	440b      	add	r3, r1
 8001f2a:	761a      	strb	r2, [r3, #24]
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr
 8001f38:	e000e100 	.word	0xe000e100
 8001f3c:	e000ed00 	.word	0xe000ed00

08001f40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b089      	sub	sp, #36	; 0x24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f003 0307 	and.w	r3, r3, #7
 8001f52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	f1c3 0307 	rsb	r3, r3, #7
 8001f5a:	2b04      	cmp	r3, #4
 8001f5c:	bf28      	it	cs
 8001f5e:	2304      	movcs	r3, #4
 8001f60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	3304      	adds	r3, #4
 8001f66:	2b06      	cmp	r3, #6
 8001f68:	d902      	bls.n	8001f70 <NVIC_EncodePriority+0x30>
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	3b03      	subs	r3, #3
 8001f6e:	e000      	b.n	8001f72 <NVIC_EncodePriority+0x32>
 8001f70:	2300      	movs	r3, #0
 8001f72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f74:	f04f 32ff 	mov.w	r2, #4294967295
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7e:	43da      	mvns	r2, r3
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	401a      	ands	r2, r3
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f88:	f04f 31ff 	mov.w	r1, #4294967295
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f92:	43d9      	mvns	r1, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f98:	4313      	orrs	r3, r2
         );
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3724      	adds	r7, #36	; 0x24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr

08001fa6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b082      	sub	sp, #8
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f7ff ff4c 	bl	8001e4c <__NVIC_SetPriorityGrouping>
}
 8001fb4:	bf00      	nop
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
 8001fc8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fce:	f7ff ff61 	bl	8001e94 <__NVIC_GetPriorityGrouping>
 8001fd2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	68b9      	ldr	r1, [r7, #8]
 8001fd8:	6978      	ldr	r0, [r7, #20]
 8001fda:	f7ff ffb1 	bl	8001f40 <NVIC_EncodePriority>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fe4:	4611      	mov	r1, r2
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff ff80 	bl	8001eec <__NVIC_SetPriority>
}
 8001fec:	bf00      	nop
 8001fee:	3718      	adds	r7, #24
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff ff54 	bl	8001eb0 <__NVIC_EnableIRQ>
}
 8002008:	bf00      	nop
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002018:	2300      	movs	r3, #0
 800201a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800201c:	f7ff fca8 	bl	8001970 <HAL_GetTick>
 8002020:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d101      	bne.n	800202c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e099      	b.n	8002160 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2202      	movs	r2, #2
 8002038:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f022 0201 	bic.w	r2, r2, #1
 800204a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800204c:	e00f      	b.n	800206e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800204e:	f7ff fc8f 	bl	8001970 <HAL_GetTick>
 8002052:	4602      	mov	r2, r0
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	2b05      	cmp	r3, #5
 800205a:	d908      	bls.n	800206e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2220      	movs	r2, #32
 8002060:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2203      	movs	r2, #3
 8002066:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e078      	b.n	8002160 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0301 	and.w	r3, r3, #1
 8002078:	2b00      	cmp	r3, #0
 800207a:	d1e8      	bne.n	800204e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002084:	697a      	ldr	r2, [r7, #20]
 8002086:	4b38      	ldr	r3, [pc, #224]	; (8002168 <HAL_DMA_Init+0x158>)
 8002088:	4013      	ands	r3, r2
 800208a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685a      	ldr	r2, [r3, #4]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800209a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	691b      	ldr	r3, [r3, #16]
 80020a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6a1b      	ldr	r3, [r3, #32]
 80020b8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80020ba:	697a      	ldr	r2, [r7, #20]
 80020bc:	4313      	orrs	r3, r2
 80020be:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c4:	2b04      	cmp	r3, #4
 80020c6:	d107      	bne.n	80020d8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d0:	4313      	orrs	r3, r2
 80020d2:	697a      	ldr	r2, [r7, #20]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	697a      	ldr	r2, [r7, #20]
 80020de:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	695b      	ldr	r3, [r3, #20]
 80020e6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	f023 0307 	bic.w	r3, r3, #7
 80020ee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f4:	697a      	ldr	r2, [r7, #20]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020fe:	2b04      	cmp	r3, #4
 8002100:	d117      	bne.n	8002132 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002106:	697a      	ldr	r2, [r7, #20]
 8002108:	4313      	orrs	r3, r2
 800210a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002110:	2b00      	cmp	r3, #0
 8002112:	d00e      	beq.n	8002132 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f000 fa91 	bl	800263c <DMA_CheckFifoParam>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d008      	beq.n	8002132 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2240      	movs	r2, #64	; 0x40
 8002124:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2201      	movs	r2, #1
 800212a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800212e:	2301      	movs	r3, #1
 8002130:	e016      	b.n	8002160 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	697a      	ldr	r2, [r7, #20]
 8002138:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f000 fa48 	bl	80025d0 <DMA_CalcBaseAndBitshift>
 8002140:	4603      	mov	r3, r0
 8002142:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002148:	223f      	movs	r2, #63	; 0x3f
 800214a:	409a      	lsls	r2, r3
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2201      	movs	r2, #1
 800215a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3718      	adds	r7, #24
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	f010803f 	.word	0xf010803f

0800216c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
 8002178:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800217a:	2300      	movs	r3, #0
 800217c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002182:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800218a:	2b01      	cmp	r3, #1
 800218c:	d101      	bne.n	8002192 <HAL_DMA_Start_IT+0x26>
 800218e:	2302      	movs	r3, #2
 8002190:	e040      	b.n	8002214 <HAL_DMA_Start_IT+0xa8>
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2201      	movs	r2, #1
 8002196:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d12f      	bne.n	8002206 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2202      	movs	r2, #2
 80021aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2200      	movs	r2, #0
 80021b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	68b9      	ldr	r1, [r7, #8]
 80021ba:	68f8      	ldr	r0, [r7, #12]
 80021bc:	f000 f9da 	bl	8002574 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021c4:	223f      	movs	r2, #63	; 0x3f
 80021c6:	409a      	lsls	r2, r3
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f042 0216 	orr.w	r2, r2, #22
 80021da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d007      	beq.n	80021f4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f042 0208 	orr.w	r2, r2, #8
 80021f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f042 0201 	orr.w	r2, r2, #1
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	e005      	b.n	8002212 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800220e:	2302      	movs	r3, #2
 8002210:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002212:	7dfb      	ldrb	r3, [r7, #23]
}
 8002214:	4618      	mov	r0, r3
 8002216:	3718      	adds	r7, #24
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800222a:	b2db      	uxtb	r3, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d004      	beq.n	800223a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2280      	movs	r2, #128	; 0x80
 8002234:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e00c      	b.n	8002254 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2205      	movs	r2, #5
 800223e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 0201 	bic.w	r2, r2, #1
 8002250:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002268:	2300      	movs	r3, #0
 800226a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800226c:	4b92      	ldr	r3, [pc, #584]	; (80024b8 <HAL_DMA_IRQHandler+0x258>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a92      	ldr	r2, [pc, #584]	; (80024bc <HAL_DMA_IRQHandler+0x25c>)
 8002272:	fba2 2303 	umull	r2, r3, r2, r3
 8002276:	0a9b      	lsrs	r3, r3, #10
 8002278:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800227e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800228a:	2208      	movs	r2, #8
 800228c:	409a      	lsls	r2, r3
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	4013      	ands	r3, r2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d01a      	beq.n	80022cc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0304 	and.w	r3, r3, #4
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d013      	beq.n	80022cc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f022 0204 	bic.w	r2, r2, #4
 80022b2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b8:	2208      	movs	r2, #8
 80022ba:	409a      	lsls	r2, r3
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022c4:	f043 0201 	orr.w	r2, r3, #1
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022d0:	2201      	movs	r2, #1
 80022d2:	409a      	lsls	r2, r3
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	4013      	ands	r3, r2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d012      	beq.n	8002302 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	695b      	ldr	r3, [r3, #20]
 80022e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00b      	beq.n	8002302 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ee:	2201      	movs	r2, #1
 80022f0:	409a      	lsls	r2, r3
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022fa:	f043 0202 	orr.w	r2, r3, #2
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002306:	2204      	movs	r2, #4
 8002308:	409a      	lsls	r2, r3
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	4013      	ands	r3, r2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d012      	beq.n	8002338 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0302 	and.w	r3, r3, #2
 800231c:	2b00      	cmp	r3, #0
 800231e:	d00b      	beq.n	8002338 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002324:	2204      	movs	r2, #4
 8002326:	409a      	lsls	r2, r3
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002330:	f043 0204 	orr.w	r2, r3, #4
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800233c:	2210      	movs	r2, #16
 800233e:	409a      	lsls	r2, r3
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	4013      	ands	r3, r2
 8002344:	2b00      	cmp	r3, #0
 8002346:	d043      	beq.n	80023d0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0308 	and.w	r3, r3, #8
 8002352:	2b00      	cmp	r3, #0
 8002354:	d03c      	beq.n	80023d0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800235a:	2210      	movs	r2, #16
 800235c:	409a      	lsls	r2, r3
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d018      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d108      	bne.n	8002390 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002382:	2b00      	cmp	r3, #0
 8002384:	d024      	beq.n	80023d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	4798      	blx	r3
 800238e:	e01f      	b.n	80023d0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002394:	2b00      	cmp	r3, #0
 8002396:	d01b      	beq.n	80023d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	4798      	blx	r3
 80023a0:	e016      	b.n	80023d0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d107      	bne.n	80023c0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f022 0208 	bic.w	r2, r2, #8
 80023be:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d003      	beq.n	80023d0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023d4:	2220      	movs	r2, #32
 80023d6:	409a      	lsls	r2, r3
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	4013      	ands	r3, r2
 80023dc:	2b00      	cmp	r3, #0
 80023de:	f000 808e 	beq.w	80024fe <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0310 	and.w	r3, r3, #16
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	f000 8086 	beq.w	80024fe <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023f6:	2220      	movs	r2, #32
 80023f8:	409a      	lsls	r2, r3
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b05      	cmp	r3, #5
 8002408:	d136      	bne.n	8002478 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f022 0216 	bic.w	r2, r2, #22
 8002418:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	695a      	ldr	r2, [r3, #20]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002428:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242e:	2b00      	cmp	r3, #0
 8002430:	d103      	bne.n	800243a <HAL_DMA_IRQHandler+0x1da>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002436:	2b00      	cmp	r3, #0
 8002438:	d007      	beq.n	800244a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f022 0208 	bic.w	r2, r2, #8
 8002448:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800244e:	223f      	movs	r2, #63	; 0x3f
 8002450:	409a      	lsls	r2, r3
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2201      	movs	r2, #1
 8002462:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800246a:	2b00      	cmp	r3, #0
 800246c:	d07d      	beq.n	800256a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	4798      	blx	r3
        }
        return;
 8002476:	e078      	b.n	800256a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d01c      	beq.n	80024c0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d108      	bne.n	80024a6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002498:	2b00      	cmp	r3, #0
 800249a:	d030      	beq.n	80024fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	4798      	blx	r3
 80024a4:	e02b      	b.n	80024fe <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d027      	beq.n	80024fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	4798      	blx	r3
 80024b6:	e022      	b.n	80024fe <HAL_DMA_IRQHandler+0x29e>
 80024b8:	20000090 	.word	0x20000090
 80024bc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10f      	bne.n	80024ee <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f022 0210 	bic.w	r2, r2, #16
 80024dc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2201      	movs	r2, #1
 80024ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d003      	beq.n	80024fe <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002502:	2b00      	cmp	r3, #0
 8002504:	d032      	beq.n	800256c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	2b00      	cmp	r3, #0
 8002510:	d022      	beq.n	8002558 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2205      	movs	r2, #5
 8002516:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f022 0201 	bic.w	r2, r2, #1
 8002528:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	3301      	adds	r3, #1
 800252e:	60bb      	str	r3, [r7, #8]
 8002530:	697a      	ldr	r2, [r7, #20]
 8002532:	429a      	cmp	r2, r3
 8002534:	d307      	bcc.n	8002546 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0301 	and.w	r3, r3, #1
 8002540:	2b00      	cmp	r3, #0
 8002542:	d1f2      	bne.n	800252a <HAL_DMA_IRQHandler+0x2ca>
 8002544:	e000      	b.n	8002548 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002546:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800255c:	2b00      	cmp	r3, #0
 800255e:	d005      	beq.n	800256c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	4798      	blx	r3
 8002568:	e000      	b.n	800256c <HAL_DMA_IRQHandler+0x30c>
        return;
 800256a:	bf00      	nop
    }
  }
}
 800256c:	3718      	adds	r7, #24
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop

08002574 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	607a      	str	r2, [r7, #4]
 8002580:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002590:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	683a      	ldr	r2, [r7, #0]
 8002598:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	2b40      	cmp	r3, #64	; 0x40
 80025a0:	d108      	bne.n	80025b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68ba      	ldr	r2, [r7, #8]
 80025b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80025b2:	e007      	b.n	80025c4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	68ba      	ldr	r2, [r7, #8]
 80025ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	60da      	str	r2, [r3, #12]
}
 80025c4:	bf00      	nop
 80025c6:	3714      	adds	r7, #20
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	3b10      	subs	r3, #16
 80025e0:	4a14      	ldr	r2, [pc, #80]	; (8002634 <DMA_CalcBaseAndBitshift+0x64>)
 80025e2:	fba2 2303 	umull	r2, r3, r2, r3
 80025e6:	091b      	lsrs	r3, r3, #4
 80025e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80025ea:	4a13      	ldr	r2, [pc, #76]	; (8002638 <DMA_CalcBaseAndBitshift+0x68>)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	4413      	add	r3, r2
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	461a      	mov	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2b03      	cmp	r3, #3
 80025fc:	d909      	bls.n	8002612 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002606:	f023 0303 	bic.w	r3, r3, #3
 800260a:	1d1a      	adds	r2, r3, #4
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	659a      	str	r2, [r3, #88]	; 0x58
 8002610:	e007      	b.n	8002622 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800261a:	f023 0303 	bic.w	r3, r3, #3
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002626:	4618      	mov	r0, r3
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	aaaaaaab 	.word	0xaaaaaaab
 8002638:	08007700 	.word	0x08007700

0800263c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002644:	2300      	movs	r3, #0
 8002646:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800264c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	699b      	ldr	r3, [r3, #24]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d11f      	bne.n	8002696 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	2b03      	cmp	r3, #3
 800265a:	d855      	bhi.n	8002708 <DMA_CheckFifoParam+0xcc>
 800265c:	a201      	add	r2, pc, #4	; (adr r2, 8002664 <DMA_CheckFifoParam+0x28>)
 800265e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002662:	bf00      	nop
 8002664:	08002675 	.word	0x08002675
 8002668:	08002687 	.word	0x08002687
 800266c:	08002675 	.word	0x08002675
 8002670:	08002709 	.word	0x08002709
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002678:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d045      	beq.n	800270c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002684:	e042      	b.n	800270c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800268a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800268e:	d13f      	bne.n	8002710 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002694:	e03c      	b.n	8002710 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	699b      	ldr	r3, [r3, #24]
 800269a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800269e:	d121      	bne.n	80026e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	2b03      	cmp	r3, #3
 80026a4:	d836      	bhi.n	8002714 <DMA_CheckFifoParam+0xd8>
 80026a6:	a201      	add	r2, pc, #4	; (adr r2, 80026ac <DMA_CheckFifoParam+0x70>)
 80026a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ac:	080026bd 	.word	0x080026bd
 80026b0:	080026c3 	.word	0x080026c3
 80026b4:	080026bd 	.word	0x080026bd
 80026b8:	080026d5 	.word	0x080026d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	73fb      	strb	r3, [r7, #15]
      break;
 80026c0:	e02f      	b.n	8002722 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d024      	beq.n	8002718 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026d2:	e021      	b.n	8002718 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80026dc:	d11e      	bne.n	800271c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80026e2:	e01b      	b.n	800271c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d902      	bls.n	80026f0 <DMA_CheckFifoParam+0xb4>
 80026ea:	2b03      	cmp	r3, #3
 80026ec:	d003      	beq.n	80026f6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80026ee:	e018      	b.n	8002722 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	73fb      	strb	r3, [r7, #15]
      break;
 80026f4:	e015      	b.n	8002722 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d00e      	beq.n	8002720 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	73fb      	strb	r3, [r7, #15]
      break;
 8002706:	e00b      	b.n	8002720 <DMA_CheckFifoParam+0xe4>
      break;
 8002708:	bf00      	nop
 800270a:	e00a      	b.n	8002722 <DMA_CheckFifoParam+0xe6>
      break;
 800270c:	bf00      	nop
 800270e:	e008      	b.n	8002722 <DMA_CheckFifoParam+0xe6>
      break;
 8002710:	bf00      	nop
 8002712:	e006      	b.n	8002722 <DMA_CheckFifoParam+0xe6>
      break;
 8002714:	bf00      	nop
 8002716:	e004      	b.n	8002722 <DMA_CheckFifoParam+0xe6>
      break;
 8002718:	bf00      	nop
 800271a:	e002      	b.n	8002722 <DMA_CheckFifoParam+0xe6>
      break;   
 800271c:	bf00      	nop
 800271e:	e000      	b.n	8002722 <DMA_CheckFifoParam+0xe6>
      break;
 8002720:	bf00      	nop
    }
  } 
  
  return status; 
 8002722:	7bfb      	ldrb	r3, [r7, #15]
}
 8002724:	4618      	mov	r0, r3
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002730:	b480      	push	{r7}
 8002732:	b089      	sub	sp, #36	; 0x24
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800273a:	2300      	movs	r3, #0
 800273c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800273e:	2300      	movs	r3, #0
 8002740:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002742:	2300      	movs	r3, #0
 8002744:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002746:	2300      	movs	r3, #0
 8002748:	61fb      	str	r3, [r7, #28]
 800274a:	e159      	b.n	8002a00 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800274c:	2201      	movs	r2, #1
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	4013      	ands	r3, r2
 800275e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	429a      	cmp	r2, r3
 8002766:	f040 8148 	bne.w	80029fa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	2b01      	cmp	r3, #1
 8002770:	d00b      	beq.n	800278a <HAL_GPIO_Init+0x5a>
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	2b02      	cmp	r3, #2
 8002778:	d007      	beq.n	800278a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800277e:	2b11      	cmp	r3, #17
 8002780:	d003      	beq.n	800278a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	2b12      	cmp	r3, #18
 8002788:	d130      	bne.n	80027ec <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	2203      	movs	r2, #3
 8002796:	fa02 f303 	lsl.w	r3, r2, r3
 800279a:	43db      	mvns	r3, r3
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	4013      	ands	r3, r2
 80027a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	68da      	ldr	r2, [r3, #12]
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	fa02 f303 	lsl.w	r3, r2, r3
 80027ae:	69ba      	ldr	r2, [r7, #24]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027c0:	2201      	movs	r2, #1
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	fa02 f303 	lsl.w	r3, r2, r3
 80027c8:	43db      	mvns	r3, r3
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	4013      	ands	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	091b      	lsrs	r3, r3, #4
 80027d6:	f003 0201 	and.w	r2, r3, #1
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	69ba      	ldr	r2, [r7, #24]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	2203      	movs	r2, #3
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	43db      	mvns	r3, r3
 80027fe:	69ba      	ldr	r2, [r7, #24]
 8002800:	4013      	ands	r3, r2
 8002802:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	005b      	lsls	r3, r3, #1
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	69ba      	ldr	r2, [r7, #24]
 8002812:	4313      	orrs	r3, r2
 8002814:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	2b02      	cmp	r3, #2
 8002822:	d003      	beq.n	800282c <HAL_GPIO_Init+0xfc>
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	2b12      	cmp	r3, #18
 800282a:	d123      	bne.n	8002874 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	08da      	lsrs	r2, r3, #3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	3208      	adds	r2, #8
 8002834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002838:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	f003 0307 	and.w	r3, r3, #7
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	220f      	movs	r2, #15
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	43db      	mvns	r3, r3
 800284a:	69ba      	ldr	r2, [r7, #24]
 800284c:	4013      	ands	r3, r2
 800284e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	691a      	ldr	r2, [r3, #16]
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	f003 0307 	and.w	r3, r3, #7
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	fa02 f303 	lsl.w	r3, r2, r3
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	4313      	orrs	r3, r2
 8002864:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	08da      	lsrs	r2, r3, #3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	3208      	adds	r2, #8
 800286e:	69b9      	ldr	r1, [r7, #24]
 8002870:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	005b      	lsls	r3, r3, #1
 800287e:	2203      	movs	r2, #3
 8002880:	fa02 f303 	lsl.w	r3, r2, r3
 8002884:	43db      	mvns	r3, r3
 8002886:	69ba      	ldr	r2, [r7, #24]
 8002888:	4013      	ands	r3, r2
 800288a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f003 0203 	and.w	r2, r3, #3
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	4313      	orrs	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f000 80a2 	beq.w	80029fa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	60fb      	str	r3, [r7, #12]
 80028ba:	4b56      	ldr	r3, [pc, #344]	; (8002a14 <HAL_GPIO_Init+0x2e4>)
 80028bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028be:	4a55      	ldr	r2, [pc, #340]	; (8002a14 <HAL_GPIO_Init+0x2e4>)
 80028c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028c4:	6453      	str	r3, [r2, #68]	; 0x44
 80028c6:	4b53      	ldr	r3, [pc, #332]	; (8002a14 <HAL_GPIO_Init+0x2e4>)
 80028c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028ce:	60fb      	str	r3, [r7, #12]
 80028d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028d2:	4a51      	ldr	r2, [pc, #324]	; (8002a18 <HAL_GPIO_Init+0x2e8>)
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	089b      	lsrs	r3, r3, #2
 80028d8:	3302      	adds	r3, #2
 80028da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	f003 0303 	and.w	r3, r3, #3
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	220f      	movs	r2, #15
 80028ea:	fa02 f303 	lsl.w	r3, r2, r3
 80028ee:	43db      	mvns	r3, r3
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4013      	ands	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a48      	ldr	r2, [pc, #288]	; (8002a1c <HAL_GPIO_Init+0x2ec>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d019      	beq.n	8002932 <HAL_GPIO_Init+0x202>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a47      	ldr	r2, [pc, #284]	; (8002a20 <HAL_GPIO_Init+0x2f0>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d013      	beq.n	800292e <HAL_GPIO_Init+0x1fe>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a46      	ldr	r2, [pc, #280]	; (8002a24 <HAL_GPIO_Init+0x2f4>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d00d      	beq.n	800292a <HAL_GPIO_Init+0x1fa>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a45      	ldr	r2, [pc, #276]	; (8002a28 <HAL_GPIO_Init+0x2f8>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d007      	beq.n	8002926 <HAL_GPIO_Init+0x1f6>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a44      	ldr	r2, [pc, #272]	; (8002a2c <HAL_GPIO_Init+0x2fc>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d101      	bne.n	8002922 <HAL_GPIO_Init+0x1f2>
 800291e:	2304      	movs	r3, #4
 8002920:	e008      	b.n	8002934 <HAL_GPIO_Init+0x204>
 8002922:	2307      	movs	r3, #7
 8002924:	e006      	b.n	8002934 <HAL_GPIO_Init+0x204>
 8002926:	2303      	movs	r3, #3
 8002928:	e004      	b.n	8002934 <HAL_GPIO_Init+0x204>
 800292a:	2302      	movs	r3, #2
 800292c:	e002      	b.n	8002934 <HAL_GPIO_Init+0x204>
 800292e:	2301      	movs	r3, #1
 8002930:	e000      	b.n	8002934 <HAL_GPIO_Init+0x204>
 8002932:	2300      	movs	r3, #0
 8002934:	69fa      	ldr	r2, [r7, #28]
 8002936:	f002 0203 	and.w	r2, r2, #3
 800293a:	0092      	lsls	r2, r2, #2
 800293c:	4093      	lsls	r3, r2
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	4313      	orrs	r3, r2
 8002942:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002944:	4934      	ldr	r1, [pc, #208]	; (8002a18 <HAL_GPIO_Init+0x2e8>)
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	089b      	lsrs	r3, r3, #2
 800294a:	3302      	adds	r3, #2
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002952:	4b37      	ldr	r3, [pc, #220]	; (8002a30 <HAL_GPIO_Init+0x300>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	43db      	mvns	r3, r3
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	4013      	ands	r3, r2
 8002960:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d003      	beq.n	8002976 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	4313      	orrs	r3, r2
 8002974:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002976:	4a2e      	ldr	r2, [pc, #184]	; (8002a30 <HAL_GPIO_Init+0x300>)
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800297c:	4b2c      	ldr	r3, [pc, #176]	; (8002a30 <HAL_GPIO_Init+0x300>)
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	43db      	mvns	r3, r3
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	4013      	ands	r3, r2
 800298a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d003      	beq.n	80029a0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	4313      	orrs	r3, r2
 800299e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029a0:	4a23      	ldr	r2, [pc, #140]	; (8002a30 <HAL_GPIO_Init+0x300>)
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029a6:	4b22      	ldr	r3, [pc, #136]	; (8002a30 <HAL_GPIO_Init+0x300>)
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	43db      	mvns	r3, r3
 80029b0:	69ba      	ldr	r2, [r7, #24]
 80029b2:	4013      	ands	r3, r2
 80029b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d003      	beq.n	80029ca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80029c2:	69ba      	ldr	r2, [r7, #24]
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029ca:	4a19      	ldr	r2, [pc, #100]	; (8002a30 <HAL_GPIO_Init+0x300>)
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029d0:	4b17      	ldr	r3, [pc, #92]	; (8002a30 <HAL_GPIO_Init+0x300>)
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	43db      	mvns	r3, r3
 80029da:	69ba      	ldr	r2, [r7, #24]
 80029dc:	4013      	ands	r3, r2
 80029de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d003      	beq.n	80029f4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80029ec:	69ba      	ldr	r2, [r7, #24]
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029f4:	4a0e      	ldr	r2, [pc, #56]	; (8002a30 <HAL_GPIO_Init+0x300>)
 80029f6:	69bb      	ldr	r3, [r7, #24]
 80029f8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	3301      	adds	r3, #1
 80029fe:	61fb      	str	r3, [r7, #28]
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	2b0f      	cmp	r3, #15
 8002a04:	f67f aea2 	bls.w	800274c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a08:	bf00      	nop
 8002a0a:	3724      	adds	r7, #36	; 0x24
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr
 8002a14:	40023800 	.word	0x40023800
 8002a18:	40013800 	.word	0x40013800
 8002a1c:	40020000 	.word	0x40020000
 8002a20:	40020400 	.word	0x40020400
 8002a24:	40020800 	.word	0x40020800
 8002a28:	40020c00 	.word	0x40020c00
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	40013c00 	.word	0x40013c00

08002a34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	807b      	strh	r3, [r7, #2]
 8002a40:	4613      	mov	r3, r2
 8002a42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a44:	787b      	ldrb	r3, [r7, #1]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a4a:	887a      	ldrh	r2, [r7, #2]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a50:	e003      	b.n	8002a5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a52:	887b      	ldrh	r3, [r7, #2]
 8002a54:	041a      	lsls	r2, r3, #16
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	619a      	str	r2, [r3, #24]
}
 8002a5a:	bf00      	nop
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
	...

08002a68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b086      	sub	sp, #24
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e25b      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d075      	beq.n	8002b72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a86:	4ba3      	ldr	r3, [pc, #652]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f003 030c 	and.w	r3, r3, #12
 8002a8e:	2b04      	cmp	r3, #4
 8002a90:	d00c      	beq.n	8002aac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a92:	4ba0      	ldr	r3, [pc, #640]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a9a:	2b08      	cmp	r3, #8
 8002a9c:	d112      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a9e:	4b9d      	ldr	r3, [pc, #628]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002aa6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002aaa:	d10b      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aac:	4b99      	ldr	r3, [pc, #612]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d05b      	beq.n	8002b70 <HAL_RCC_OscConfig+0x108>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d157      	bne.n	8002b70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e236      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002acc:	d106      	bne.n	8002adc <HAL_RCC_OscConfig+0x74>
 8002ace:	4b91      	ldr	r3, [pc, #580]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a90      	ldr	r2, [pc, #576]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002ad4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ad8:	6013      	str	r3, [r2, #0]
 8002ada:	e01d      	b.n	8002b18 <HAL_RCC_OscConfig+0xb0>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ae4:	d10c      	bne.n	8002b00 <HAL_RCC_OscConfig+0x98>
 8002ae6:	4b8b      	ldr	r3, [pc, #556]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a8a      	ldr	r2, [pc, #552]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002aec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002af0:	6013      	str	r3, [r2, #0]
 8002af2:	4b88      	ldr	r3, [pc, #544]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a87      	ldr	r2, [pc, #540]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002af8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002afc:	6013      	str	r3, [r2, #0]
 8002afe:	e00b      	b.n	8002b18 <HAL_RCC_OscConfig+0xb0>
 8002b00:	4b84      	ldr	r3, [pc, #528]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a83      	ldr	r2, [pc, #524]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002b06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b0a:	6013      	str	r3, [r2, #0]
 8002b0c:	4b81      	ldr	r3, [pc, #516]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a80      	ldr	r2, [pc, #512]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002b12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d013      	beq.n	8002b48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b20:	f7fe ff26 	bl	8001970 <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b26:	e008      	b.n	8002b3a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b28:	f7fe ff22 	bl	8001970 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b64      	cmp	r3, #100	; 0x64
 8002b34:	d901      	bls.n	8002b3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e1fb      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b3a:	4b76      	ldr	r3, [pc, #472]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d0f0      	beq.n	8002b28 <HAL_RCC_OscConfig+0xc0>
 8002b46:	e014      	b.n	8002b72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b48:	f7fe ff12 	bl	8001970 <HAL_GetTick>
 8002b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b4e:	e008      	b.n	8002b62 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b50:	f7fe ff0e 	bl	8001970 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b64      	cmp	r3, #100	; 0x64
 8002b5c:	d901      	bls.n	8002b62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e1e7      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b62:	4b6c      	ldr	r3, [pc, #432]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1f0      	bne.n	8002b50 <HAL_RCC_OscConfig+0xe8>
 8002b6e:	e000      	b.n	8002b72 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0302 	and.w	r3, r3, #2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d063      	beq.n	8002c46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b7e:	4b65      	ldr	r3, [pc, #404]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f003 030c 	and.w	r3, r3, #12
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d00b      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b8a:	4b62      	ldr	r3, [pc, #392]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b92:	2b08      	cmp	r3, #8
 8002b94:	d11c      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b96:	4b5f      	ldr	r3, [pc, #380]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d116      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ba2:	4b5c      	ldr	r3, [pc, #368]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d005      	beq.n	8002bba <HAL_RCC_OscConfig+0x152>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d001      	beq.n	8002bba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e1bb      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bba:	4b56      	ldr	r3, [pc, #344]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	691b      	ldr	r3, [r3, #16]
 8002bc6:	00db      	lsls	r3, r3, #3
 8002bc8:	4952      	ldr	r1, [pc, #328]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bce:	e03a      	b.n	8002c46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d020      	beq.n	8002c1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bd8:	4b4f      	ldr	r3, [pc, #316]	; (8002d18 <HAL_RCC_OscConfig+0x2b0>)
 8002bda:	2201      	movs	r2, #1
 8002bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bde:	f7fe fec7 	bl	8001970 <HAL_GetTick>
 8002be2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002be4:	e008      	b.n	8002bf8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002be6:	f7fe fec3 	bl	8001970 <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d901      	bls.n	8002bf8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002bf4:	2303      	movs	r3, #3
 8002bf6:	e19c      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bf8:	4b46      	ldr	r3, [pc, #280]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0302 	and.w	r3, r3, #2
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d0f0      	beq.n	8002be6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c04:	4b43      	ldr	r3, [pc, #268]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	691b      	ldr	r3, [r3, #16]
 8002c10:	00db      	lsls	r3, r3, #3
 8002c12:	4940      	ldr	r1, [pc, #256]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	600b      	str	r3, [r1, #0]
 8002c18:	e015      	b.n	8002c46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c1a:	4b3f      	ldr	r3, [pc, #252]	; (8002d18 <HAL_RCC_OscConfig+0x2b0>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c20:	f7fe fea6 	bl	8001970 <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c26:	e008      	b.n	8002c3a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c28:	f7fe fea2 	bl	8001970 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e17b      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c3a:	4b36      	ldr	r3, [pc, #216]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1f0      	bne.n	8002c28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0308 	and.w	r3, r3, #8
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d030      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	695b      	ldr	r3, [r3, #20]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d016      	beq.n	8002c88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c5a:	4b30      	ldr	r3, [pc, #192]	; (8002d1c <HAL_RCC_OscConfig+0x2b4>)
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c60:	f7fe fe86 	bl	8001970 <HAL_GetTick>
 8002c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c66:	e008      	b.n	8002c7a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c68:	f7fe fe82 	bl	8001970 <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d901      	bls.n	8002c7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	e15b      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c7a:	4b26      	ldr	r3, [pc, #152]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002c7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c7e:	f003 0302 	and.w	r3, r3, #2
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d0f0      	beq.n	8002c68 <HAL_RCC_OscConfig+0x200>
 8002c86:	e015      	b.n	8002cb4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c88:	4b24      	ldr	r3, [pc, #144]	; (8002d1c <HAL_RCC_OscConfig+0x2b4>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c8e:	f7fe fe6f 	bl	8001970 <HAL_GetTick>
 8002c92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c94:	e008      	b.n	8002ca8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c96:	f7fe fe6b 	bl	8001970 <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d901      	bls.n	8002ca8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e144      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ca8:	4b1a      	ldr	r3, [pc, #104]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002caa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cac:	f003 0302 	and.w	r3, r3, #2
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d1f0      	bne.n	8002c96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0304 	and.w	r3, r3, #4
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	f000 80a0 	beq.w	8002e02 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cc6:	4b13      	ldr	r3, [pc, #76]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d10f      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	60bb      	str	r3, [r7, #8]
 8002cd6:	4b0f      	ldr	r3, [pc, #60]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cda:	4a0e      	ldr	r2, [pc, #56]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002cdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ce0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ce2:	4b0c      	ldr	r3, [pc, #48]	; (8002d14 <HAL_RCC_OscConfig+0x2ac>)
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cea:	60bb      	str	r3, [r7, #8]
 8002cec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf2:	4b0b      	ldr	r3, [pc, #44]	; (8002d20 <HAL_RCC_OscConfig+0x2b8>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d121      	bne.n	8002d42 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cfe:	4b08      	ldr	r3, [pc, #32]	; (8002d20 <HAL_RCC_OscConfig+0x2b8>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a07      	ldr	r2, [pc, #28]	; (8002d20 <HAL_RCC_OscConfig+0x2b8>)
 8002d04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d0a:	f7fe fe31 	bl	8001970 <HAL_GetTick>
 8002d0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d10:	e011      	b.n	8002d36 <HAL_RCC_OscConfig+0x2ce>
 8002d12:	bf00      	nop
 8002d14:	40023800 	.word	0x40023800
 8002d18:	42470000 	.word	0x42470000
 8002d1c:	42470e80 	.word	0x42470e80
 8002d20:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d24:	f7fe fe24 	bl	8001970 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e0fd      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d36:	4b81      	ldr	r3, [pc, #516]	; (8002f3c <HAL_RCC_OscConfig+0x4d4>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d0f0      	beq.n	8002d24 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d106      	bne.n	8002d58 <HAL_RCC_OscConfig+0x2f0>
 8002d4a:	4b7d      	ldr	r3, [pc, #500]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002d4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d4e:	4a7c      	ldr	r2, [pc, #496]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002d50:	f043 0301 	orr.w	r3, r3, #1
 8002d54:	6713      	str	r3, [r2, #112]	; 0x70
 8002d56:	e01c      	b.n	8002d92 <HAL_RCC_OscConfig+0x32a>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	2b05      	cmp	r3, #5
 8002d5e:	d10c      	bne.n	8002d7a <HAL_RCC_OscConfig+0x312>
 8002d60:	4b77      	ldr	r3, [pc, #476]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002d62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d64:	4a76      	ldr	r2, [pc, #472]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002d66:	f043 0304 	orr.w	r3, r3, #4
 8002d6a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d6c:	4b74      	ldr	r3, [pc, #464]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002d6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d70:	4a73      	ldr	r2, [pc, #460]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002d72:	f043 0301 	orr.w	r3, r3, #1
 8002d76:	6713      	str	r3, [r2, #112]	; 0x70
 8002d78:	e00b      	b.n	8002d92 <HAL_RCC_OscConfig+0x32a>
 8002d7a:	4b71      	ldr	r3, [pc, #452]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002d7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d7e:	4a70      	ldr	r2, [pc, #448]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002d80:	f023 0301 	bic.w	r3, r3, #1
 8002d84:	6713      	str	r3, [r2, #112]	; 0x70
 8002d86:	4b6e      	ldr	r3, [pc, #440]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002d88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d8a:	4a6d      	ldr	r2, [pc, #436]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002d8c:	f023 0304 	bic.w	r3, r3, #4
 8002d90:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d015      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d9a:	f7fe fde9 	bl	8001970 <HAL_GetTick>
 8002d9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002da0:	e00a      	b.n	8002db8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002da2:	f7fe fde5 	bl	8001970 <HAL_GetTick>
 8002da6:	4602      	mov	r2, r0
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	f241 3288 	movw	r2, #5000	; 0x1388
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d901      	bls.n	8002db8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002db4:	2303      	movs	r3, #3
 8002db6:	e0bc      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002db8:	4b61      	ldr	r3, [pc, #388]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002dba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dbc:	f003 0302 	and.w	r3, r3, #2
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d0ee      	beq.n	8002da2 <HAL_RCC_OscConfig+0x33a>
 8002dc4:	e014      	b.n	8002df0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dc6:	f7fe fdd3 	bl	8001970 <HAL_GetTick>
 8002dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dcc:	e00a      	b.n	8002de4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dce:	f7fe fdcf 	bl	8001970 <HAL_GetTick>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e0a6      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002de4:	4b56      	ldr	r3, [pc, #344]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002de6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002de8:	f003 0302 	and.w	r3, r3, #2
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d1ee      	bne.n	8002dce <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002df0:	7dfb      	ldrb	r3, [r7, #23]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d105      	bne.n	8002e02 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002df6:	4b52      	ldr	r3, [pc, #328]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	4a51      	ldr	r2, [pc, #324]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002dfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e00:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	699b      	ldr	r3, [r3, #24]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f000 8092 	beq.w	8002f30 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e0c:	4b4c      	ldr	r3, [pc, #304]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f003 030c 	and.w	r3, r3, #12
 8002e14:	2b08      	cmp	r3, #8
 8002e16:	d05c      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	699b      	ldr	r3, [r3, #24]
 8002e1c:	2b02      	cmp	r3, #2
 8002e1e:	d141      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e20:	4b48      	ldr	r3, [pc, #288]	; (8002f44 <HAL_RCC_OscConfig+0x4dc>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e26:	f7fe fda3 	bl	8001970 <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e2c:	e008      	b.n	8002e40 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e2e:	f7fe fd9f 	bl	8001970 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e078      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e40:	4b3f      	ldr	r3, [pc, #252]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d1f0      	bne.n	8002e2e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	69da      	ldr	r2, [r3, #28]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6a1b      	ldr	r3, [r3, #32]
 8002e54:	431a      	orrs	r2, r3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5a:	019b      	lsls	r3, r3, #6
 8002e5c:	431a      	orrs	r2, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e62:	085b      	lsrs	r3, r3, #1
 8002e64:	3b01      	subs	r3, #1
 8002e66:	041b      	lsls	r3, r3, #16
 8002e68:	431a      	orrs	r2, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e6e:	061b      	lsls	r3, r3, #24
 8002e70:	4933      	ldr	r1, [pc, #204]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e76:	4b33      	ldr	r3, [pc, #204]	; (8002f44 <HAL_RCC_OscConfig+0x4dc>)
 8002e78:	2201      	movs	r2, #1
 8002e7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e7c:	f7fe fd78 	bl	8001970 <HAL_GetTick>
 8002e80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e82:	e008      	b.n	8002e96 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e84:	f7fe fd74 	bl	8001970 <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d901      	bls.n	8002e96 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e04d      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e96:	4b2a      	ldr	r3, [pc, #168]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d0f0      	beq.n	8002e84 <HAL_RCC_OscConfig+0x41c>
 8002ea2:	e045      	b.n	8002f30 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ea4:	4b27      	ldr	r3, [pc, #156]	; (8002f44 <HAL_RCC_OscConfig+0x4dc>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eaa:	f7fe fd61 	bl	8001970 <HAL_GetTick>
 8002eae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eb0:	e008      	b.n	8002ec4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002eb2:	f7fe fd5d 	bl	8001970 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d901      	bls.n	8002ec4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	e036      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ec4:	4b1e      	ldr	r3, [pc, #120]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d1f0      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x44a>
 8002ed0:	e02e      	b.n	8002f30 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	699b      	ldr	r3, [r3, #24]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d101      	bne.n	8002ede <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e029      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ede:	4b18      	ldr	r3, [pc, #96]	; (8002f40 <HAL_RCC_OscConfig+0x4d8>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	69db      	ldr	r3, [r3, #28]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d11c      	bne.n	8002f2c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d115      	bne.n	8002f2c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002f00:	68fa      	ldr	r2, [r7, #12]
 8002f02:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f06:	4013      	ands	r3, r2
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d10d      	bne.n	8002f2c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d106      	bne.n	8002f2c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d001      	beq.n	8002f30 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e000      	b.n	8002f32 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3718      	adds	r7, #24
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40007000 	.word	0x40007000
 8002f40:	40023800 	.word	0x40023800
 8002f44:	42470060 	.word	0x42470060

08002f48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e0cc      	b.n	80030f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f5c:	4b68      	ldr	r3, [pc, #416]	; (8003100 <HAL_RCC_ClockConfig+0x1b8>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 030f 	and.w	r3, r3, #15
 8002f64:	683a      	ldr	r2, [r7, #0]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d90c      	bls.n	8002f84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f6a:	4b65      	ldr	r3, [pc, #404]	; (8003100 <HAL_RCC_ClockConfig+0x1b8>)
 8002f6c:	683a      	ldr	r2, [r7, #0]
 8002f6e:	b2d2      	uxtb	r2, r2
 8002f70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f72:	4b63      	ldr	r3, [pc, #396]	; (8003100 <HAL_RCC_ClockConfig+0x1b8>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 030f 	and.w	r3, r3, #15
 8002f7a:	683a      	ldr	r2, [r7, #0]
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d001      	beq.n	8002f84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e0b8      	b.n	80030f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0302 	and.w	r3, r3, #2
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d020      	beq.n	8002fd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0304 	and.w	r3, r3, #4
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d005      	beq.n	8002fa8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f9c:	4b59      	ldr	r3, [pc, #356]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	4a58      	ldr	r2, [pc, #352]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002fa6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0308 	and.w	r3, r3, #8
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d005      	beq.n	8002fc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fb4:	4b53      	ldr	r3, [pc, #332]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	4a52      	ldr	r2, [pc, #328]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 8002fba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002fbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fc0:	4b50      	ldr	r3, [pc, #320]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	494d      	ldr	r1, [pc, #308]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d044      	beq.n	8003068 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d107      	bne.n	8002ff6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fe6:	4b47      	ldr	r3, [pc, #284]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d119      	bne.n	8003026 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e07f      	b.n	80030f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d003      	beq.n	8003006 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003002:	2b03      	cmp	r3, #3
 8003004:	d107      	bne.n	8003016 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003006:	4b3f      	ldr	r3, [pc, #252]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d109      	bne.n	8003026 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e06f      	b.n	80030f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003016:	4b3b      	ldr	r3, [pc, #236]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e067      	b.n	80030f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003026:	4b37      	ldr	r3, [pc, #220]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	f023 0203 	bic.w	r2, r3, #3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	4934      	ldr	r1, [pc, #208]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 8003034:	4313      	orrs	r3, r2
 8003036:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003038:	f7fe fc9a 	bl	8001970 <HAL_GetTick>
 800303c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800303e:	e00a      	b.n	8003056 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003040:	f7fe fc96 	bl	8001970 <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	f241 3288 	movw	r2, #5000	; 0x1388
 800304e:	4293      	cmp	r3, r2
 8003050:	d901      	bls.n	8003056 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e04f      	b.n	80030f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003056:	4b2b      	ldr	r3, [pc, #172]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f003 020c 	and.w	r2, r3, #12
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	429a      	cmp	r2, r3
 8003066:	d1eb      	bne.n	8003040 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003068:	4b25      	ldr	r3, [pc, #148]	; (8003100 <HAL_RCC_ClockConfig+0x1b8>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 030f 	and.w	r3, r3, #15
 8003070:	683a      	ldr	r2, [r7, #0]
 8003072:	429a      	cmp	r2, r3
 8003074:	d20c      	bcs.n	8003090 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003076:	4b22      	ldr	r3, [pc, #136]	; (8003100 <HAL_RCC_ClockConfig+0x1b8>)
 8003078:	683a      	ldr	r2, [r7, #0]
 800307a:	b2d2      	uxtb	r2, r2
 800307c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800307e:	4b20      	ldr	r3, [pc, #128]	; (8003100 <HAL_RCC_ClockConfig+0x1b8>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 030f 	and.w	r3, r3, #15
 8003086:	683a      	ldr	r2, [r7, #0]
 8003088:	429a      	cmp	r2, r3
 800308a:	d001      	beq.n	8003090 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	e032      	b.n	80030f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0304 	and.w	r3, r3, #4
 8003098:	2b00      	cmp	r3, #0
 800309a:	d008      	beq.n	80030ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800309c:	4b19      	ldr	r3, [pc, #100]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	4916      	ldr	r1, [pc, #88]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0308 	and.w	r3, r3, #8
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d009      	beq.n	80030ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030ba:	4b12      	ldr	r3, [pc, #72]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	00db      	lsls	r3, r3, #3
 80030c8:	490e      	ldr	r1, [pc, #56]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80030ce:	f000 f821 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 80030d2:	4601      	mov	r1, r0
 80030d4:	4b0b      	ldr	r3, [pc, #44]	; (8003104 <HAL_RCC_ClockConfig+0x1bc>)
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	091b      	lsrs	r3, r3, #4
 80030da:	f003 030f 	and.w	r3, r3, #15
 80030de:	4a0a      	ldr	r2, [pc, #40]	; (8003108 <HAL_RCC_ClockConfig+0x1c0>)
 80030e0:	5cd3      	ldrb	r3, [r2, r3]
 80030e2:	fa21 f303 	lsr.w	r3, r1, r3
 80030e6:	4a09      	ldr	r2, [pc, #36]	; (800310c <HAL_RCC_ClockConfig+0x1c4>)
 80030e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80030ea:	4b09      	ldr	r3, [pc, #36]	; (8003110 <HAL_RCC_ClockConfig+0x1c8>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7fe fb0c 	bl	800170c <HAL_InitTick>

  return HAL_OK;
 80030f4:	2300      	movs	r3, #0
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	40023c00 	.word	0x40023c00
 8003104:	40023800 	.word	0x40023800
 8003108:	080076e8 	.word	0x080076e8
 800310c:	20000090 	.word	0x20000090
 8003110:	20000094 	.word	0x20000094

08003114 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003114:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003116:	b085      	sub	sp, #20
 8003118:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800311a:	2300      	movs	r3, #0
 800311c:	607b      	str	r3, [r7, #4]
 800311e:	2300      	movs	r3, #0
 8003120:	60fb      	str	r3, [r7, #12]
 8003122:	2300      	movs	r3, #0
 8003124:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003126:	2300      	movs	r3, #0
 8003128:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800312a:	4b50      	ldr	r3, [pc, #320]	; (800326c <HAL_RCC_GetSysClockFreq+0x158>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 030c 	and.w	r3, r3, #12
 8003132:	2b04      	cmp	r3, #4
 8003134:	d007      	beq.n	8003146 <HAL_RCC_GetSysClockFreq+0x32>
 8003136:	2b08      	cmp	r3, #8
 8003138:	d008      	beq.n	800314c <HAL_RCC_GetSysClockFreq+0x38>
 800313a:	2b00      	cmp	r3, #0
 800313c:	f040 808d 	bne.w	800325a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003140:	4b4b      	ldr	r3, [pc, #300]	; (8003270 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003142:	60bb      	str	r3, [r7, #8]
       break;
 8003144:	e08c      	b.n	8003260 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003146:	4b4b      	ldr	r3, [pc, #300]	; (8003274 <HAL_RCC_GetSysClockFreq+0x160>)
 8003148:	60bb      	str	r3, [r7, #8]
      break;
 800314a:	e089      	b.n	8003260 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800314c:	4b47      	ldr	r3, [pc, #284]	; (800326c <HAL_RCC_GetSysClockFreq+0x158>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003154:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003156:	4b45      	ldr	r3, [pc, #276]	; (800326c <HAL_RCC_GetSysClockFreq+0x158>)
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d023      	beq.n	80031aa <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003162:	4b42      	ldr	r3, [pc, #264]	; (800326c <HAL_RCC_GetSysClockFreq+0x158>)
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	099b      	lsrs	r3, r3, #6
 8003168:	f04f 0400 	mov.w	r4, #0
 800316c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003170:	f04f 0200 	mov.w	r2, #0
 8003174:	ea03 0501 	and.w	r5, r3, r1
 8003178:	ea04 0602 	and.w	r6, r4, r2
 800317c:	4a3d      	ldr	r2, [pc, #244]	; (8003274 <HAL_RCC_GetSysClockFreq+0x160>)
 800317e:	fb02 f106 	mul.w	r1, r2, r6
 8003182:	2200      	movs	r2, #0
 8003184:	fb02 f205 	mul.w	r2, r2, r5
 8003188:	440a      	add	r2, r1
 800318a:	493a      	ldr	r1, [pc, #232]	; (8003274 <HAL_RCC_GetSysClockFreq+0x160>)
 800318c:	fba5 0101 	umull	r0, r1, r5, r1
 8003190:	1853      	adds	r3, r2, r1
 8003192:	4619      	mov	r1, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f04f 0400 	mov.w	r4, #0
 800319a:	461a      	mov	r2, r3
 800319c:	4623      	mov	r3, r4
 800319e:	f7fd fcbb 	bl	8000b18 <__aeabi_uldivmod>
 80031a2:	4603      	mov	r3, r0
 80031a4:	460c      	mov	r4, r1
 80031a6:	60fb      	str	r3, [r7, #12]
 80031a8:	e049      	b.n	800323e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031aa:	4b30      	ldr	r3, [pc, #192]	; (800326c <HAL_RCC_GetSysClockFreq+0x158>)
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	099b      	lsrs	r3, r3, #6
 80031b0:	f04f 0400 	mov.w	r4, #0
 80031b4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80031b8:	f04f 0200 	mov.w	r2, #0
 80031bc:	ea03 0501 	and.w	r5, r3, r1
 80031c0:	ea04 0602 	and.w	r6, r4, r2
 80031c4:	4629      	mov	r1, r5
 80031c6:	4632      	mov	r2, r6
 80031c8:	f04f 0300 	mov.w	r3, #0
 80031cc:	f04f 0400 	mov.w	r4, #0
 80031d0:	0154      	lsls	r4, r2, #5
 80031d2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80031d6:	014b      	lsls	r3, r1, #5
 80031d8:	4619      	mov	r1, r3
 80031da:	4622      	mov	r2, r4
 80031dc:	1b49      	subs	r1, r1, r5
 80031de:	eb62 0206 	sbc.w	r2, r2, r6
 80031e2:	f04f 0300 	mov.w	r3, #0
 80031e6:	f04f 0400 	mov.w	r4, #0
 80031ea:	0194      	lsls	r4, r2, #6
 80031ec:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80031f0:	018b      	lsls	r3, r1, #6
 80031f2:	1a5b      	subs	r3, r3, r1
 80031f4:	eb64 0402 	sbc.w	r4, r4, r2
 80031f8:	f04f 0100 	mov.w	r1, #0
 80031fc:	f04f 0200 	mov.w	r2, #0
 8003200:	00e2      	lsls	r2, r4, #3
 8003202:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003206:	00d9      	lsls	r1, r3, #3
 8003208:	460b      	mov	r3, r1
 800320a:	4614      	mov	r4, r2
 800320c:	195b      	adds	r3, r3, r5
 800320e:	eb44 0406 	adc.w	r4, r4, r6
 8003212:	f04f 0100 	mov.w	r1, #0
 8003216:	f04f 0200 	mov.w	r2, #0
 800321a:	02a2      	lsls	r2, r4, #10
 800321c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003220:	0299      	lsls	r1, r3, #10
 8003222:	460b      	mov	r3, r1
 8003224:	4614      	mov	r4, r2
 8003226:	4618      	mov	r0, r3
 8003228:	4621      	mov	r1, r4
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f04f 0400 	mov.w	r4, #0
 8003230:	461a      	mov	r2, r3
 8003232:	4623      	mov	r3, r4
 8003234:	f7fd fc70 	bl	8000b18 <__aeabi_uldivmod>
 8003238:	4603      	mov	r3, r0
 800323a:	460c      	mov	r4, r1
 800323c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800323e:	4b0b      	ldr	r3, [pc, #44]	; (800326c <HAL_RCC_GetSysClockFreq+0x158>)
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	0c1b      	lsrs	r3, r3, #16
 8003244:	f003 0303 	and.w	r3, r3, #3
 8003248:	3301      	adds	r3, #1
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	fbb2 f3f3 	udiv	r3, r2, r3
 8003256:	60bb      	str	r3, [r7, #8]
      break;
 8003258:	e002      	b.n	8003260 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800325a:	4b05      	ldr	r3, [pc, #20]	; (8003270 <HAL_RCC_GetSysClockFreq+0x15c>)
 800325c:	60bb      	str	r3, [r7, #8]
      break;
 800325e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003260:	68bb      	ldr	r3, [r7, #8]
}
 8003262:	4618      	mov	r0, r3
 8003264:	3714      	adds	r7, #20
 8003266:	46bd      	mov	sp, r7
 8003268:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800326a:	bf00      	nop
 800326c:	40023800 	.word	0x40023800
 8003270:	00f42400 	.word	0x00f42400
 8003274:	017d7840 	.word	0x017d7840

08003278 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003278:	b480      	push	{r7}
 800327a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800327c:	4b03      	ldr	r3, [pc, #12]	; (800328c <HAL_RCC_GetHCLKFreq+0x14>)
 800327e:	681b      	ldr	r3, [r3, #0]
}
 8003280:	4618      	mov	r0, r3
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	20000090 	.word	0x20000090

08003290 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003294:	f7ff fff0 	bl	8003278 <HAL_RCC_GetHCLKFreq>
 8003298:	4601      	mov	r1, r0
 800329a:	4b05      	ldr	r3, [pc, #20]	; (80032b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	0a9b      	lsrs	r3, r3, #10
 80032a0:	f003 0307 	and.w	r3, r3, #7
 80032a4:	4a03      	ldr	r2, [pc, #12]	; (80032b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032a6:	5cd3      	ldrb	r3, [r2, r3]
 80032a8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40023800 	.word	0x40023800
 80032b4:	080076f8 	.word	0x080076f8

080032b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80032bc:	f7ff ffdc 	bl	8003278 <HAL_RCC_GetHCLKFreq>
 80032c0:	4601      	mov	r1, r0
 80032c2:	4b05      	ldr	r3, [pc, #20]	; (80032d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	0b5b      	lsrs	r3, r3, #13
 80032c8:	f003 0307 	and.w	r3, r3, #7
 80032cc:	4a03      	ldr	r2, [pc, #12]	; (80032dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80032ce:	5cd3      	ldrb	r3, [r2, r3]
 80032d0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	40023800 	.word	0x40023800
 80032dc:	080076f8 	.word	0x080076f8

080032e0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	220f      	movs	r2, #15
 80032ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80032f0:	4b12      	ldr	r3, [pc, #72]	; (800333c <HAL_RCC_GetClockConfig+0x5c>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f003 0203 	and.w	r2, r3, #3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80032fc:	4b0f      	ldr	r3, [pc, #60]	; (800333c <HAL_RCC_GetClockConfig+0x5c>)
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003308:	4b0c      	ldr	r3, [pc, #48]	; (800333c <HAL_RCC_GetClockConfig+0x5c>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003314:	4b09      	ldr	r3, [pc, #36]	; (800333c <HAL_RCC_GetClockConfig+0x5c>)
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	08db      	lsrs	r3, r3, #3
 800331a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003322:	4b07      	ldr	r3, [pc, #28]	; (8003340 <HAL_RCC_GetClockConfig+0x60>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 020f 	and.w	r2, r3, #15
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	601a      	str	r2, [r3, #0]
}
 800332e:	bf00      	nop
 8003330:	370c      	adds	r7, #12
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	40023800 	.word	0x40023800
 8003340:	40023c00 	.word	0x40023c00

08003344 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e01d      	b.n	8003392 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800335c:	b2db      	uxtb	r3, r3
 800335e:	2b00      	cmp	r3, #0
 8003360:	d106      	bne.n	8003370 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 f815 	bl	800339a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2202      	movs	r2, #2
 8003374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	3304      	adds	r3, #4
 8003380:	4619      	mov	r1, r3
 8003382:	4610      	mov	r0, r2
 8003384:	f000 f968 	bl	8003658 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	3708      	adds	r7, #8
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800339a:	b480      	push	{r7}
 800339c:	b083      	sub	sp, #12
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80033a2:	bf00      	nop
 80033a4:	370c      	adds	r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr

080033ae <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80033ae:	b480      	push	{r7}
 80033b0:	b085      	sub	sp, #20
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68da      	ldr	r2, [r3, #12]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f042 0201 	orr.w	r2, r2, #1
 80033c4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f003 0307 	and.w	r3, r3, #7
 80033d0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2b06      	cmp	r3, #6
 80033d6:	d007      	beq.n	80033e8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f042 0201 	orr.w	r2, r2, #1
 80033e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033e8:	2300      	movs	r3, #0
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3714      	adds	r7, #20
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr

080033f6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033f6:	b580      	push	{r7, lr}
 80033f8:	b082      	sub	sp, #8
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	691b      	ldr	r3, [r3, #16]
 8003404:	f003 0302 	and.w	r3, r3, #2
 8003408:	2b02      	cmp	r3, #2
 800340a:	d122      	bne.n	8003452 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b02      	cmp	r3, #2
 8003418:	d11b      	bne.n	8003452 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f06f 0202 	mvn.w	r2, #2
 8003422:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	699b      	ldr	r3, [r3, #24]
 8003430:	f003 0303 	and.w	r3, r3, #3
 8003434:	2b00      	cmp	r3, #0
 8003436:	d003      	beq.n	8003440 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f000 f8ee 	bl	800361a <HAL_TIM_IC_CaptureCallback>
 800343e:	e005      	b.n	800344c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f000 f8e0 	bl	8003606 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 f8f1 	bl	800362e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	691b      	ldr	r3, [r3, #16]
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	2b04      	cmp	r3, #4
 800345e:	d122      	bne.n	80034a6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	f003 0304 	and.w	r3, r3, #4
 800346a:	2b04      	cmp	r3, #4
 800346c:	d11b      	bne.n	80034a6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f06f 0204 	mvn.w	r2, #4
 8003476:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2202      	movs	r2, #2
 800347c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003488:	2b00      	cmp	r3, #0
 800348a:	d003      	beq.n	8003494 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f000 f8c4 	bl	800361a <HAL_TIM_IC_CaptureCallback>
 8003492:	e005      	b.n	80034a0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f000 f8b6 	bl	8003606 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 f8c7 	bl	800362e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	f003 0308 	and.w	r3, r3, #8
 80034b0:	2b08      	cmp	r3, #8
 80034b2:	d122      	bne.n	80034fa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	f003 0308 	and.w	r3, r3, #8
 80034be:	2b08      	cmp	r3, #8
 80034c0:	d11b      	bne.n	80034fa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f06f 0208 	mvn.w	r2, #8
 80034ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2204      	movs	r2, #4
 80034d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	69db      	ldr	r3, [r3, #28]
 80034d8:	f003 0303 	and.w	r3, r3, #3
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d003      	beq.n	80034e8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f000 f89a 	bl	800361a <HAL_TIM_IC_CaptureCallback>
 80034e6:	e005      	b.n	80034f4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	f000 f88c 	bl	8003606 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f000 f89d 	bl	800362e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2200      	movs	r2, #0
 80034f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	691b      	ldr	r3, [r3, #16]
 8003500:	f003 0310 	and.w	r3, r3, #16
 8003504:	2b10      	cmp	r3, #16
 8003506:	d122      	bne.n	800354e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	f003 0310 	and.w	r3, r3, #16
 8003512:	2b10      	cmp	r3, #16
 8003514:	d11b      	bne.n	800354e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f06f 0210 	mvn.w	r2, #16
 800351e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2208      	movs	r2, #8
 8003524:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	69db      	ldr	r3, [r3, #28]
 800352c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003530:	2b00      	cmp	r3, #0
 8003532:	d003      	beq.n	800353c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 f870 	bl	800361a <HAL_TIM_IC_CaptureCallback>
 800353a:	e005      	b.n	8003548 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f000 f862 	bl	8003606 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 f873 	bl	800362e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	f003 0301 	and.w	r3, r3, #1
 8003558:	2b01      	cmp	r3, #1
 800355a:	d10e      	bne.n	800357a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b01      	cmp	r3, #1
 8003568:	d107      	bne.n	800357a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f06f 0201 	mvn.w	r2, #1
 8003572:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f7fd ffa1 	bl	80014bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	691b      	ldr	r3, [r3, #16]
 8003580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003584:	2b80      	cmp	r3, #128	; 0x80
 8003586:	d10e      	bne.n	80035a6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003592:	2b80      	cmp	r3, #128	; 0x80
 8003594:	d107      	bne.n	80035a6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800359e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 f8e3 	bl	800376c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	691b      	ldr	r3, [r3, #16]
 80035ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035b0:	2b40      	cmp	r3, #64	; 0x40
 80035b2:	d10e      	bne.n	80035d2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035be:	2b40      	cmp	r3, #64	; 0x40
 80035c0:	d107      	bne.n	80035d2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80035ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 f838 	bl	8003642 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	691b      	ldr	r3, [r3, #16]
 80035d8:	f003 0320 	and.w	r3, r3, #32
 80035dc:	2b20      	cmp	r3, #32
 80035de:	d10e      	bne.n	80035fe <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	f003 0320 	and.w	r3, r3, #32
 80035ea:	2b20      	cmp	r3, #32
 80035ec:	d107      	bne.n	80035fe <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f06f 0220 	mvn.w	r2, #32
 80035f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f000 f8ad 	bl	8003758 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80035fe:	bf00      	nop
 8003600:	3708      	adds	r7, #8
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}

08003606 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003606:	b480      	push	{r7}
 8003608:	b083      	sub	sp, #12
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800360e:	bf00      	nop
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr

0800361a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800361a:	b480      	push	{r7}
 800361c:	b083      	sub	sp, #12
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003622:	bf00      	nop
 8003624:	370c      	adds	r7, #12
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr

0800362e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800362e:	b480      	push	{r7}
 8003630:	b083      	sub	sp, #12
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003636:	bf00      	nop
 8003638:	370c      	adds	r7, #12
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr

08003642 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003642:	b480      	push	{r7}
 8003644:	b083      	sub	sp, #12
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800364a:	bf00      	nop
 800364c:	370c      	adds	r7, #12
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
	...

08003658 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003658:	b480      	push	{r7}
 800365a:	b085      	sub	sp, #20
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a34      	ldr	r2, [pc, #208]	; (800373c <TIM_Base_SetConfig+0xe4>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d00f      	beq.n	8003690 <TIM_Base_SetConfig+0x38>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003676:	d00b      	beq.n	8003690 <TIM_Base_SetConfig+0x38>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4a31      	ldr	r2, [pc, #196]	; (8003740 <TIM_Base_SetConfig+0xe8>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d007      	beq.n	8003690 <TIM_Base_SetConfig+0x38>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a30      	ldr	r2, [pc, #192]	; (8003744 <TIM_Base_SetConfig+0xec>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d003      	beq.n	8003690 <TIM_Base_SetConfig+0x38>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4a2f      	ldr	r2, [pc, #188]	; (8003748 <TIM_Base_SetConfig+0xf0>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d108      	bne.n	80036a2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003696:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	4313      	orrs	r3, r2
 80036a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a25      	ldr	r2, [pc, #148]	; (800373c <TIM_Base_SetConfig+0xe4>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d01b      	beq.n	80036e2 <TIM_Base_SetConfig+0x8a>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036b0:	d017      	beq.n	80036e2 <TIM_Base_SetConfig+0x8a>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a22      	ldr	r2, [pc, #136]	; (8003740 <TIM_Base_SetConfig+0xe8>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d013      	beq.n	80036e2 <TIM_Base_SetConfig+0x8a>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a21      	ldr	r2, [pc, #132]	; (8003744 <TIM_Base_SetConfig+0xec>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d00f      	beq.n	80036e2 <TIM_Base_SetConfig+0x8a>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a20      	ldr	r2, [pc, #128]	; (8003748 <TIM_Base_SetConfig+0xf0>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d00b      	beq.n	80036e2 <TIM_Base_SetConfig+0x8a>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4a1f      	ldr	r2, [pc, #124]	; (800374c <TIM_Base_SetConfig+0xf4>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d007      	beq.n	80036e2 <TIM_Base_SetConfig+0x8a>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a1e      	ldr	r2, [pc, #120]	; (8003750 <TIM_Base_SetConfig+0xf8>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d003      	beq.n	80036e2 <TIM_Base_SetConfig+0x8a>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a1d      	ldr	r2, [pc, #116]	; (8003754 <TIM_Base_SetConfig+0xfc>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d108      	bne.n	80036f4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	68fa      	ldr	r2, [r7, #12]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	4313      	orrs	r3, r2
 8003700:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	68fa      	ldr	r2, [r7, #12]
 8003706:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	689a      	ldr	r2, [r3, #8]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4a08      	ldr	r2, [pc, #32]	; (800373c <TIM_Base_SetConfig+0xe4>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d103      	bne.n	8003728 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	691a      	ldr	r2, [r3, #16]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	615a      	str	r2, [r3, #20]
}
 800372e:	bf00      	nop
 8003730:	3714      	adds	r7, #20
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	40010000 	.word	0x40010000
 8003740:	40000400 	.word	0x40000400
 8003744:	40000800 	.word	0x40000800
 8003748:	40000c00 	.word	0x40000c00
 800374c:	40014000 	.word	0x40014000
 8003750:	40014400 	.word	0x40014400
 8003754:	40014800 	.word	0x40014800

08003758 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr

0800376c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003774:	bf00      	nop
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d101      	bne.n	8003792 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e03f      	b.n	8003812 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d106      	bne.n	80037ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f7fd ff2e 	bl	8001608 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2224      	movs	r2, #36	; 0x24
 80037b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80037c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f000 fc6d 	bl	80040a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	691a      	ldr	r2, [r3, #16]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	695a      	ldr	r2, [r3, #20]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68da      	ldr	r2, [r3, #12]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2220      	movs	r2, #32
 8003804:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2220      	movs	r2, #32
 800380c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3708      	adds	r7, #8
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b088      	sub	sp, #32
 800381e:	af02      	add	r7, sp, #8
 8003820:	60f8      	str	r0, [r7, #12]
 8003822:	60b9      	str	r1, [r7, #8]
 8003824:	603b      	str	r3, [r7, #0]
 8003826:	4613      	mov	r3, r2
 8003828:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800382a:	2300      	movs	r3, #0
 800382c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b20      	cmp	r3, #32
 8003838:	f040 8083 	bne.w	8003942 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d002      	beq.n	8003848 <HAL_UART_Transmit+0x2e>
 8003842:	88fb      	ldrh	r3, [r7, #6]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d101      	bne.n	800384c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e07b      	b.n	8003944 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003852:	2b01      	cmp	r3, #1
 8003854:	d101      	bne.n	800385a <HAL_UART_Transmit+0x40>
 8003856:	2302      	movs	r3, #2
 8003858:	e074      	b.n	8003944 <HAL_UART_Transmit+0x12a>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2201      	movs	r2, #1
 800385e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2221      	movs	r2, #33	; 0x21
 800386c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003870:	f7fe f87e 	bl	8001970 <HAL_GetTick>
 8003874:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	88fa      	ldrh	r2, [r7, #6]
 800387a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	88fa      	ldrh	r2, [r7, #6]
 8003880:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800388a:	e042      	b.n	8003912 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003890:	b29b      	uxth	r3, r3
 8003892:	3b01      	subs	r3, #1
 8003894:	b29a      	uxth	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038a2:	d122      	bne.n	80038ea <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	9300      	str	r3, [sp, #0]
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	2200      	movs	r2, #0
 80038ac:	2180      	movs	r1, #128	; 0x80
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f000 fa76 	bl	8003da0 <UART_WaitOnFlagUntilTimeout>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d001      	beq.n	80038be <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e042      	b.n	8003944 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	881b      	ldrh	r3, [r3, #0]
 80038c6:	461a      	mov	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038d0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d103      	bne.n	80038e2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	3302      	adds	r3, #2
 80038de:	60bb      	str	r3, [r7, #8]
 80038e0:	e017      	b.n	8003912 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	3301      	adds	r3, #1
 80038e6:	60bb      	str	r3, [r7, #8]
 80038e8:	e013      	b.n	8003912 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	9300      	str	r3, [sp, #0]
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	2200      	movs	r2, #0
 80038f2:	2180      	movs	r1, #128	; 0x80
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	f000 fa53 	bl	8003da0 <UART_WaitOnFlagUntilTimeout>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e01f      	b.n	8003944 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	1c5a      	adds	r2, r3, #1
 8003908:	60ba      	str	r2, [r7, #8]
 800390a:	781a      	ldrb	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003916:	b29b      	uxth	r3, r3
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1b7      	bne.n	800388c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	9300      	str	r3, [sp, #0]
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	2200      	movs	r2, #0
 8003924:	2140      	movs	r1, #64	; 0x40
 8003926:	68f8      	ldr	r0, [r7, #12]
 8003928:	f000 fa3a 	bl	8003da0 <UART_WaitOnFlagUntilTimeout>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e006      	b.n	8003944 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2220      	movs	r2, #32
 800393a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800393e:	2300      	movs	r3, #0
 8003940:	e000      	b.n	8003944 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003942:	2302      	movs	r3, #2
  }
}
 8003944:	4618      	mov	r0, r3
 8003946:	3718      	adds	r7, #24
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	4613      	mov	r3, r2
 8003958:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b20      	cmp	r3, #32
 8003964:	d166      	bne.n	8003a34 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d002      	beq.n	8003972 <HAL_UART_Receive_DMA+0x26>
 800396c:	88fb      	ldrh	r3, [r7, #6]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e05f      	b.n	8003a36 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800397c:	2b01      	cmp	r3, #1
 800397e:	d101      	bne.n	8003984 <HAL_UART_Receive_DMA+0x38>
 8003980:	2302      	movs	r3, #2
 8003982:	e058      	b.n	8003a36 <HAL_UART_Receive_DMA+0xea>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800398c:	68ba      	ldr	r2, [r7, #8]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	88fa      	ldrh	r2, [r7, #6]
 8003996:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2222      	movs	r2, #34	; 0x22
 80039a2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039aa:	4a25      	ldr	r2, [pc, #148]	; (8003a40 <HAL_UART_Receive_DMA+0xf4>)
 80039ac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039b2:	4a24      	ldr	r2, [pc, #144]	; (8003a44 <HAL_UART_Receive_DMA+0xf8>)
 80039b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ba:	4a23      	ldr	r2, [pc, #140]	; (8003a48 <HAL_UART_Receive_DMA+0xfc>)
 80039bc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039c2:	2200      	movs	r2, #0
 80039c4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80039c6:	f107 0308 	add.w	r3, r7, #8
 80039ca:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	3304      	adds	r3, #4
 80039d6:	4619      	mov	r1, r3
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	88fb      	ldrh	r3, [r7, #6]
 80039de:	f7fe fbc5 	bl	800216c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80039e2:	2300      	movs	r3, #0
 80039e4:	613b      	str	r3, [r7, #16]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	613b      	str	r3, [r7, #16]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	613b      	str	r3, [r7, #16]
 80039f6:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68da      	ldr	r2, [r3, #12]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a0e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	695a      	ldr	r2, [r3, #20]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f042 0201 	orr.w	r2, r2, #1
 8003a1e:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	695a      	ldr	r2, [r3, #20]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a2e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8003a30:	2300      	movs	r3, #0
 8003a32:	e000      	b.n	8003a36 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8003a34:	2302      	movs	r3, #2
  }
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3718      	adds	r7, #24
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	08003c89 	.word	0x08003c89
 8003a44:	08003cf1 	.word	0x08003cf1
 8003a48:	08003d0d 	.word	0x08003d0d

08003a4c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b088      	sub	sp, #32
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	695b      	ldr	r3, [r3, #20]
 8003a6a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	f003 030f 	and.w	r3, r3, #15
 8003a7a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d10d      	bne.n	8003a9e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	f003 0320 	and.w	r3, r3, #32
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d008      	beq.n	8003a9e <HAL_UART_IRQHandler+0x52>
 8003a8c:	69bb      	ldr	r3, [r7, #24]
 8003a8e:	f003 0320 	and.w	r3, r3, #32
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d003      	beq.n	8003a9e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f000 fa82 	bl	8003fa0 <UART_Receive_IT>
      return;
 8003a9c:	e0d1      	b.n	8003c42 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 80b0 	beq.w	8003c06 <HAL_UART_IRQHandler+0x1ba>
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	f003 0301 	and.w	r3, r3, #1
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d105      	bne.n	8003abc <HAL_UART_IRQHandler+0x70>
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	f000 80a5 	beq.w	8003c06 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	f003 0301 	and.w	r3, r3, #1
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00a      	beq.n	8003adc <HAL_UART_IRQHandler+0x90>
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d005      	beq.n	8003adc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ad4:	f043 0201 	orr.w	r2, r3, #1
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	f003 0304 	and.w	r3, r3, #4
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00a      	beq.n	8003afc <HAL_UART_IRQHandler+0xb0>
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	f003 0301 	and.w	r3, r3, #1
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d005      	beq.n	8003afc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003af4:	f043 0202 	orr.w	r2, r3, #2
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00a      	beq.n	8003b1c <HAL_UART_IRQHandler+0xd0>
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d005      	beq.n	8003b1c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b14:	f043 0204 	orr.w	r2, r3, #4
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	f003 0308 	and.w	r3, r3, #8
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00f      	beq.n	8003b46 <HAL_UART_IRQHandler+0xfa>
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	f003 0320 	and.w	r3, r3, #32
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d104      	bne.n	8003b3a <HAL_UART_IRQHandler+0xee>
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d005      	beq.n	8003b46 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b3e:	f043 0208 	orr.w	r2, r3, #8
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d078      	beq.n	8003c40 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	f003 0320 	and.w	r3, r3, #32
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d007      	beq.n	8003b68 <HAL_UART_IRQHandler+0x11c>
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	f003 0320 	and.w	r3, r3, #32
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d002      	beq.n	8003b68 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 fa1c 	bl	8003fa0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b72:	2b40      	cmp	r3, #64	; 0x40
 8003b74:	bf0c      	ite	eq
 8003b76:	2301      	moveq	r3, #1
 8003b78:	2300      	movne	r3, #0
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b82:	f003 0308 	and.w	r3, r3, #8
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d102      	bne.n	8003b90 <HAL_UART_IRQHandler+0x144>
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d031      	beq.n	8003bf4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f000 f965 	bl	8003e60 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ba0:	2b40      	cmp	r3, #64	; 0x40
 8003ba2:	d123      	bne.n	8003bec <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	695a      	ldr	r2, [r3, #20]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bb2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d013      	beq.n	8003be4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bc0:	4a21      	ldr	r2, [pc, #132]	; (8003c48 <HAL_UART_IRQHandler+0x1fc>)
 8003bc2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7fe fb27 	bl	800221c <HAL_DMA_Abort_IT>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d016      	beq.n	8003c02 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003bde:	4610      	mov	r0, r2
 8003be0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003be2:	e00e      	b.n	8003c02 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f000 f845 	bl	8003c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bea:	e00a      	b.n	8003c02 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f000 f841 	bl	8003c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bf2:	e006      	b.n	8003c02 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003bf4:	6878      	ldr	r0, [r7, #4]
 8003bf6:	f000 f83d 	bl	8003c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003c00:	e01e      	b.n	8003c40 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c02:	bf00      	nop
    return;
 8003c04:	e01c      	b.n	8003c40 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d008      	beq.n	8003c22 <HAL_UART_IRQHandler+0x1d6>
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d003      	beq.n	8003c22 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f000 f952 	bl	8003ec4 <UART_Transmit_IT>
    return;
 8003c20:	e00f      	b.n	8003c42 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00a      	beq.n	8003c42 <HAL_UART_IRQHandler+0x1f6>
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d005      	beq.n	8003c42 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f000 f99a 	bl	8003f70 <UART_EndTransmit_IT>
    return;
 8003c3c:	bf00      	nop
 8003c3e:	e000      	b.n	8003c42 <HAL_UART_IRQHandler+0x1f6>
    return;
 8003c40:	bf00      	nop
  }
}
 8003c42:	3720      	adds	r7, #32
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	08003e9d 	.word	0x08003e9d

08003c4c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003c54:	bf00      	nop
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr

08003c60 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003c7c:	bf00      	nop
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c94:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d11e      	bne.n	8003ce2 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68da      	ldr	r2, [r3, #12]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003cb8:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	695a      	ldr	r2, [r3, #20]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f022 0201 	bic.w	r2, r2, #1
 8003cc8:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	695a      	ldr	r2, [r3, #20]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cd8:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2220      	movs	r2, #32
 8003cde:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f7fd fbd8 	bl	8001498 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ce8:	bf00      	nop
 8003cea:	3710      	adds	r7, #16
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cfc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8003cfe:	68f8      	ldr	r0, [r7, #12]
 8003d00:	f7ff ffae 	bl	8003c60 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d04:	bf00      	nop
 8003d06:	3710      	adds	r7, #16
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003d14:	2300      	movs	r3, #0
 8003d16:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d1c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	695b      	ldr	r3, [r3, #20]
 8003d24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d28:	2b80      	cmp	r3, #128	; 0x80
 8003d2a:	bf0c      	ite	eq
 8003d2c:	2301      	moveq	r3, #1
 8003d2e:	2300      	movne	r3, #0
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	2b21      	cmp	r3, #33	; 0x21
 8003d3e:	d108      	bne.n	8003d52 <UART_DMAError+0x46>
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d005      	beq.n	8003d52 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003d4c:	68b8      	ldr	r0, [r7, #8]
 8003d4e:	f000 f871 	bl	8003e34 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	695b      	ldr	r3, [r3, #20]
 8003d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d5c:	2b40      	cmp	r3, #64	; 0x40
 8003d5e:	bf0c      	ite	eq
 8003d60:	2301      	moveq	r3, #1
 8003d62:	2300      	movne	r3, #0
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	2b22      	cmp	r3, #34	; 0x22
 8003d72:	d108      	bne.n	8003d86 <UART_DMAError+0x7a>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d005      	beq.n	8003d86 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003d80:	68b8      	ldr	r0, [r7, #8]
 8003d82:	f000 f86d 	bl	8003e60 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d8a:	f043 0210 	orr.w	r2, r3, #16
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003d92:	68b8      	ldr	r0, [r7, #8]
 8003d94:	f7ff ff6e 	bl	8003c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d98:	bf00      	nop
 8003d9a:	3710      	adds	r7, #16
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	603b      	str	r3, [r7, #0]
 8003dac:	4613      	mov	r3, r2
 8003dae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003db0:	e02c      	b.n	8003e0c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db8:	d028      	beq.n	8003e0c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d007      	beq.n	8003dd0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003dc0:	f7fd fdd6 	bl	8001970 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	69ba      	ldr	r2, [r7, #24]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d21d      	bcs.n	8003e0c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68da      	ldr	r2, [r3, #12]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003dde:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	695a      	ldr	r2, [r3, #20]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f022 0201 	bic.w	r2, r2, #1
 8003dee:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2220      	movs	r2, #32
 8003df4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2220      	movs	r2, #32
 8003dfc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003e08:	2303      	movs	r3, #3
 8003e0a:	e00f      	b.n	8003e2c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	4013      	ands	r3, r2
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	bf0c      	ite	eq
 8003e1c:	2301      	moveq	r3, #1
 8003e1e:	2300      	movne	r3, #0
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	461a      	mov	r2, r3
 8003e24:	79fb      	ldrb	r3, [r7, #7]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d0c3      	beq.n	8003db2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3710      	adds	r7, #16
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68da      	ldr	r2, [r3, #12]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003e4a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2220      	movs	r2, #32
 8003e50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8003e54:	bf00      	nop
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr

08003e60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	68da      	ldr	r2, [r3, #12]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003e76:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	695a      	ldr	r2, [r3, #20]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f022 0201 	bic.w	r2, r2, #1
 8003e86:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2220      	movs	r2, #32
 8003e8c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003e90:	bf00      	nop
 8003e92:	370c      	adds	r7, #12
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr

08003e9c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ea8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2200      	movs	r2, #0
 8003eae:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f7ff fedc 	bl	8003c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ebc:	bf00      	nop
 8003ebe:	3710      	adds	r7, #16
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	2b21      	cmp	r3, #33	; 0x21
 8003ed6:	d144      	bne.n	8003f62 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ee0:	d11a      	bne.n	8003f18 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
 8003ee6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	881b      	ldrh	r3, [r3, #0]
 8003eec:	461a      	mov	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ef6:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d105      	bne.n	8003f0c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a1b      	ldr	r3, [r3, #32]
 8003f04:	1c9a      	adds	r2, r3, #2
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	621a      	str	r2, [r3, #32]
 8003f0a:	e00e      	b.n	8003f2a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a1b      	ldr	r3, [r3, #32]
 8003f10:	1c5a      	adds	r2, r3, #1
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	621a      	str	r2, [r3, #32]
 8003f16:	e008      	b.n	8003f2a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	1c59      	adds	r1, r3, #1
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	6211      	str	r1, [r2, #32]
 8003f22:	781a      	ldrb	r2, [r3, #0]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	3b01      	subs	r3, #1
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	4619      	mov	r1, r3
 8003f38:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10f      	bne.n	8003f5e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68da      	ldr	r2, [r3, #12]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f4c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	68da      	ldr	r2, [r3, #12]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f5c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	e000      	b.n	8003f64 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003f62:	2302      	movs	r3, #2
  }
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3714      	adds	r7, #20
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	68da      	ldr	r2, [r3, #12]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f86:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f7ff fe5b 	bl	8003c4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003f96:	2300      	movs	r3, #0
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3708      	adds	r7, #8
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	2b22      	cmp	r3, #34	; 0x22
 8003fb2:	d171      	bne.n	8004098 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fbc:	d123      	bne.n	8004006 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fc2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	691b      	ldr	r3, [r3, #16]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d10e      	bne.n	8003fea <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fd8:	b29a      	uxth	r2, r3
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe2:	1c9a      	adds	r2, r3, #2
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	629a      	str	r2, [r3, #40]	; 0x28
 8003fe8:	e029      	b.n	800403e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	b29a      	uxth	r2, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ffe:	1c5a      	adds	r2, r3, #1
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	629a      	str	r2, [r3, #40]	; 0x28
 8004004:	e01b      	b.n	800403e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d10a      	bne.n	8004024 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	6858      	ldr	r0, [r3, #4]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004018:	1c59      	adds	r1, r3, #1
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	6291      	str	r1, [r2, #40]	; 0x28
 800401e:	b2c2      	uxtb	r2, r0
 8004020:	701a      	strb	r2, [r3, #0]
 8004022:	e00c      	b.n	800403e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	b2da      	uxtb	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004030:	1c58      	adds	r0, r3, #1
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	6288      	str	r0, [r1, #40]	; 0x28
 8004036:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800403a:	b2d2      	uxtb	r2, r2
 800403c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004042:	b29b      	uxth	r3, r3
 8004044:	3b01      	subs	r3, #1
 8004046:	b29b      	uxth	r3, r3
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	4619      	mov	r1, r3
 800404c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800404e:	2b00      	cmp	r3, #0
 8004050:	d120      	bne.n	8004094 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	68da      	ldr	r2, [r3, #12]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f022 0220 	bic.w	r2, r2, #32
 8004060:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68da      	ldr	r2, [r3, #12]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004070:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	695a      	ldr	r2, [r3, #20]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f022 0201 	bic.w	r2, r2, #1
 8004080:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2220      	movs	r2, #32
 8004086:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7fd fa04 	bl	8001498 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004090:	2300      	movs	r3, #0
 8004092:	e002      	b.n	800409a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004094:	2300      	movs	r3, #0
 8004096:	e000      	b.n	800409a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004098:	2302      	movs	r3, #2
  }
}
 800409a:	4618      	mov	r0, r3
 800409c:	3710      	adds	r7, #16
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
	...

080040a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040a8:	b085      	sub	sp, #20
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	691b      	ldr	r3, [r3, #16]
 80040b4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	68da      	ldr	r2, [r3, #12]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	689a      	ldr	r2, [r3, #8]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	691b      	ldr	r3, [r3, #16]
 80040cc:	431a      	orrs	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	695b      	ldr	r3, [r3, #20]
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	69db      	ldr	r3, [r3, #28]
 80040d8:	4313      	orrs	r3, r2
 80040da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80040e6:	f023 030c 	bic.w	r3, r3, #12
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	6812      	ldr	r2, [r2, #0]
 80040ee:	68f9      	ldr	r1, [r7, #12]
 80040f0:	430b      	orrs	r3, r1
 80040f2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	699a      	ldr	r2, [r3, #24]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	430a      	orrs	r2, r1
 8004108:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	69db      	ldr	r3, [r3, #28]
 800410e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004112:	f040 818b 	bne.w	800442c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4ac1      	ldr	r2, [pc, #772]	; (8004420 <UART_SetConfig+0x37c>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d005      	beq.n	800412c <UART_SetConfig+0x88>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4abf      	ldr	r2, [pc, #764]	; (8004424 <UART_SetConfig+0x380>)
 8004126:	4293      	cmp	r3, r2
 8004128:	f040 80bd 	bne.w	80042a6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800412c:	f7ff f8c4 	bl	80032b8 <HAL_RCC_GetPCLK2Freq>
 8004130:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	461d      	mov	r5, r3
 8004136:	f04f 0600 	mov.w	r6, #0
 800413a:	46a8      	mov	r8, r5
 800413c:	46b1      	mov	r9, r6
 800413e:	eb18 0308 	adds.w	r3, r8, r8
 8004142:	eb49 0409 	adc.w	r4, r9, r9
 8004146:	4698      	mov	r8, r3
 8004148:	46a1      	mov	r9, r4
 800414a:	eb18 0805 	adds.w	r8, r8, r5
 800414e:	eb49 0906 	adc.w	r9, r9, r6
 8004152:	f04f 0100 	mov.w	r1, #0
 8004156:	f04f 0200 	mov.w	r2, #0
 800415a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800415e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004162:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004166:	4688      	mov	r8, r1
 8004168:	4691      	mov	r9, r2
 800416a:	eb18 0005 	adds.w	r0, r8, r5
 800416e:	eb49 0106 	adc.w	r1, r9, r6
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	461d      	mov	r5, r3
 8004178:	f04f 0600 	mov.w	r6, #0
 800417c:	196b      	adds	r3, r5, r5
 800417e:	eb46 0406 	adc.w	r4, r6, r6
 8004182:	461a      	mov	r2, r3
 8004184:	4623      	mov	r3, r4
 8004186:	f7fc fcc7 	bl	8000b18 <__aeabi_uldivmod>
 800418a:	4603      	mov	r3, r0
 800418c:	460c      	mov	r4, r1
 800418e:	461a      	mov	r2, r3
 8004190:	4ba5      	ldr	r3, [pc, #660]	; (8004428 <UART_SetConfig+0x384>)
 8004192:	fba3 2302 	umull	r2, r3, r3, r2
 8004196:	095b      	lsrs	r3, r3, #5
 8004198:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	461d      	mov	r5, r3
 80041a0:	f04f 0600 	mov.w	r6, #0
 80041a4:	46a9      	mov	r9, r5
 80041a6:	46b2      	mov	sl, r6
 80041a8:	eb19 0309 	adds.w	r3, r9, r9
 80041ac:	eb4a 040a 	adc.w	r4, sl, sl
 80041b0:	4699      	mov	r9, r3
 80041b2:	46a2      	mov	sl, r4
 80041b4:	eb19 0905 	adds.w	r9, r9, r5
 80041b8:	eb4a 0a06 	adc.w	sl, sl, r6
 80041bc:	f04f 0100 	mov.w	r1, #0
 80041c0:	f04f 0200 	mov.w	r2, #0
 80041c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80041c8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80041cc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80041d0:	4689      	mov	r9, r1
 80041d2:	4692      	mov	sl, r2
 80041d4:	eb19 0005 	adds.w	r0, r9, r5
 80041d8:	eb4a 0106 	adc.w	r1, sl, r6
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	461d      	mov	r5, r3
 80041e2:	f04f 0600 	mov.w	r6, #0
 80041e6:	196b      	adds	r3, r5, r5
 80041e8:	eb46 0406 	adc.w	r4, r6, r6
 80041ec:	461a      	mov	r2, r3
 80041ee:	4623      	mov	r3, r4
 80041f0:	f7fc fc92 	bl	8000b18 <__aeabi_uldivmod>
 80041f4:	4603      	mov	r3, r0
 80041f6:	460c      	mov	r4, r1
 80041f8:	461a      	mov	r2, r3
 80041fa:	4b8b      	ldr	r3, [pc, #556]	; (8004428 <UART_SetConfig+0x384>)
 80041fc:	fba3 1302 	umull	r1, r3, r3, r2
 8004200:	095b      	lsrs	r3, r3, #5
 8004202:	2164      	movs	r1, #100	; 0x64
 8004204:	fb01 f303 	mul.w	r3, r1, r3
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	00db      	lsls	r3, r3, #3
 800420c:	3332      	adds	r3, #50	; 0x32
 800420e:	4a86      	ldr	r2, [pc, #536]	; (8004428 <UART_SetConfig+0x384>)
 8004210:	fba2 2303 	umull	r2, r3, r2, r3
 8004214:	095b      	lsrs	r3, r3, #5
 8004216:	005b      	lsls	r3, r3, #1
 8004218:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800421c:	4498      	add	r8, r3
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	461d      	mov	r5, r3
 8004222:	f04f 0600 	mov.w	r6, #0
 8004226:	46a9      	mov	r9, r5
 8004228:	46b2      	mov	sl, r6
 800422a:	eb19 0309 	adds.w	r3, r9, r9
 800422e:	eb4a 040a 	adc.w	r4, sl, sl
 8004232:	4699      	mov	r9, r3
 8004234:	46a2      	mov	sl, r4
 8004236:	eb19 0905 	adds.w	r9, r9, r5
 800423a:	eb4a 0a06 	adc.w	sl, sl, r6
 800423e:	f04f 0100 	mov.w	r1, #0
 8004242:	f04f 0200 	mov.w	r2, #0
 8004246:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800424a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800424e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004252:	4689      	mov	r9, r1
 8004254:	4692      	mov	sl, r2
 8004256:	eb19 0005 	adds.w	r0, r9, r5
 800425a:	eb4a 0106 	adc.w	r1, sl, r6
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	461d      	mov	r5, r3
 8004264:	f04f 0600 	mov.w	r6, #0
 8004268:	196b      	adds	r3, r5, r5
 800426a:	eb46 0406 	adc.w	r4, r6, r6
 800426e:	461a      	mov	r2, r3
 8004270:	4623      	mov	r3, r4
 8004272:	f7fc fc51 	bl	8000b18 <__aeabi_uldivmod>
 8004276:	4603      	mov	r3, r0
 8004278:	460c      	mov	r4, r1
 800427a:	461a      	mov	r2, r3
 800427c:	4b6a      	ldr	r3, [pc, #424]	; (8004428 <UART_SetConfig+0x384>)
 800427e:	fba3 1302 	umull	r1, r3, r3, r2
 8004282:	095b      	lsrs	r3, r3, #5
 8004284:	2164      	movs	r1, #100	; 0x64
 8004286:	fb01 f303 	mul.w	r3, r1, r3
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	00db      	lsls	r3, r3, #3
 800428e:	3332      	adds	r3, #50	; 0x32
 8004290:	4a65      	ldr	r2, [pc, #404]	; (8004428 <UART_SetConfig+0x384>)
 8004292:	fba2 2303 	umull	r2, r3, r2, r3
 8004296:	095b      	lsrs	r3, r3, #5
 8004298:	f003 0207 	and.w	r2, r3, #7
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4442      	add	r2, r8
 80042a2:	609a      	str	r2, [r3, #8]
 80042a4:	e26f      	b.n	8004786 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80042a6:	f7fe fff3 	bl	8003290 <HAL_RCC_GetPCLK1Freq>
 80042aa:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	461d      	mov	r5, r3
 80042b0:	f04f 0600 	mov.w	r6, #0
 80042b4:	46a8      	mov	r8, r5
 80042b6:	46b1      	mov	r9, r6
 80042b8:	eb18 0308 	adds.w	r3, r8, r8
 80042bc:	eb49 0409 	adc.w	r4, r9, r9
 80042c0:	4698      	mov	r8, r3
 80042c2:	46a1      	mov	r9, r4
 80042c4:	eb18 0805 	adds.w	r8, r8, r5
 80042c8:	eb49 0906 	adc.w	r9, r9, r6
 80042cc:	f04f 0100 	mov.w	r1, #0
 80042d0:	f04f 0200 	mov.w	r2, #0
 80042d4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80042d8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80042dc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80042e0:	4688      	mov	r8, r1
 80042e2:	4691      	mov	r9, r2
 80042e4:	eb18 0005 	adds.w	r0, r8, r5
 80042e8:	eb49 0106 	adc.w	r1, r9, r6
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	461d      	mov	r5, r3
 80042f2:	f04f 0600 	mov.w	r6, #0
 80042f6:	196b      	adds	r3, r5, r5
 80042f8:	eb46 0406 	adc.w	r4, r6, r6
 80042fc:	461a      	mov	r2, r3
 80042fe:	4623      	mov	r3, r4
 8004300:	f7fc fc0a 	bl	8000b18 <__aeabi_uldivmod>
 8004304:	4603      	mov	r3, r0
 8004306:	460c      	mov	r4, r1
 8004308:	461a      	mov	r2, r3
 800430a:	4b47      	ldr	r3, [pc, #284]	; (8004428 <UART_SetConfig+0x384>)
 800430c:	fba3 2302 	umull	r2, r3, r3, r2
 8004310:	095b      	lsrs	r3, r3, #5
 8004312:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	461d      	mov	r5, r3
 800431a:	f04f 0600 	mov.w	r6, #0
 800431e:	46a9      	mov	r9, r5
 8004320:	46b2      	mov	sl, r6
 8004322:	eb19 0309 	adds.w	r3, r9, r9
 8004326:	eb4a 040a 	adc.w	r4, sl, sl
 800432a:	4699      	mov	r9, r3
 800432c:	46a2      	mov	sl, r4
 800432e:	eb19 0905 	adds.w	r9, r9, r5
 8004332:	eb4a 0a06 	adc.w	sl, sl, r6
 8004336:	f04f 0100 	mov.w	r1, #0
 800433a:	f04f 0200 	mov.w	r2, #0
 800433e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004342:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004346:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800434a:	4689      	mov	r9, r1
 800434c:	4692      	mov	sl, r2
 800434e:	eb19 0005 	adds.w	r0, r9, r5
 8004352:	eb4a 0106 	adc.w	r1, sl, r6
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	461d      	mov	r5, r3
 800435c:	f04f 0600 	mov.w	r6, #0
 8004360:	196b      	adds	r3, r5, r5
 8004362:	eb46 0406 	adc.w	r4, r6, r6
 8004366:	461a      	mov	r2, r3
 8004368:	4623      	mov	r3, r4
 800436a:	f7fc fbd5 	bl	8000b18 <__aeabi_uldivmod>
 800436e:	4603      	mov	r3, r0
 8004370:	460c      	mov	r4, r1
 8004372:	461a      	mov	r2, r3
 8004374:	4b2c      	ldr	r3, [pc, #176]	; (8004428 <UART_SetConfig+0x384>)
 8004376:	fba3 1302 	umull	r1, r3, r3, r2
 800437a:	095b      	lsrs	r3, r3, #5
 800437c:	2164      	movs	r1, #100	; 0x64
 800437e:	fb01 f303 	mul.w	r3, r1, r3
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	00db      	lsls	r3, r3, #3
 8004386:	3332      	adds	r3, #50	; 0x32
 8004388:	4a27      	ldr	r2, [pc, #156]	; (8004428 <UART_SetConfig+0x384>)
 800438a:	fba2 2303 	umull	r2, r3, r2, r3
 800438e:	095b      	lsrs	r3, r3, #5
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004396:	4498      	add	r8, r3
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	461d      	mov	r5, r3
 800439c:	f04f 0600 	mov.w	r6, #0
 80043a0:	46a9      	mov	r9, r5
 80043a2:	46b2      	mov	sl, r6
 80043a4:	eb19 0309 	adds.w	r3, r9, r9
 80043a8:	eb4a 040a 	adc.w	r4, sl, sl
 80043ac:	4699      	mov	r9, r3
 80043ae:	46a2      	mov	sl, r4
 80043b0:	eb19 0905 	adds.w	r9, r9, r5
 80043b4:	eb4a 0a06 	adc.w	sl, sl, r6
 80043b8:	f04f 0100 	mov.w	r1, #0
 80043bc:	f04f 0200 	mov.w	r2, #0
 80043c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80043c4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80043c8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80043cc:	4689      	mov	r9, r1
 80043ce:	4692      	mov	sl, r2
 80043d0:	eb19 0005 	adds.w	r0, r9, r5
 80043d4:	eb4a 0106 	adc.w	r1, sl, r6
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	461d      	mov	r5, r3
 80043de:	f04f 0600 	mov.w	r6, #0
 80043e2:	196b      	adds	r3, r5, r5
 80043e4:	eb46 0406 	adc.w	r4, r6, r6
 80043e8:	461a      	mov	r2, r3
 80043ea:	4623      	mov	r3, r4
 80043ec:	f7fc fb94 	bl	8000b18 <__aeabi_uldivmod>
 80043f0:	4603      	mov	r3, r0
 80043f2:	460c      	mov	r4, r1
 80043f4:	461a      	mov	r2, r3
 80043f6:	4b0c      	ldr	r3, [pc, #48]	; (8004428 <UART_SetConfig+0x384>)
 80043f8:	fba3 1302 	umull	r1, r3, r3, r2
 80043fc:	095b      	lsrs	r3, r3, #5
 80043fe:	2164      	movs	r1, #100	; 0x64
 8004400:	fb01 f303 	mul.w	r3, r1, r3
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	00db      	lsls	r3, r3, #3
 8004408:	3332      	adds	r3, #50	; 0x32
 800440a:	4a07      	ldr	r2, [pc, #28]	; (8004428 <UART_SetConfig+0x384>)
 800440c:	fba2 2303 	umull	r2, r3, r2, r3
 8004410:	095b      	lsrs	r3, r3, #5
 8004412:	f003 0207 	and.w	r2, r3, #7
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4442      	add	r2, r8
 800441c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800441e:	e1b2      	b.n	8004786 <UART_SetConfig+0x6e2>
 8004420:	40011000 	.word	0x40011000
 8004424:	40011400 	.word	0x40011400
 8004428:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4ad7      	ldr	r2, [pc, #860]	; (8004790 <UART_SetConfig+0x6ec>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d005      	beq.n	8004442 <UART_SetConfig+0x39e>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4ad6      	ldr	r2, [pc, #856]	; (8004794 <UART_SetConfig+0x6f0>)
 800443c:	4293      	cmp	r3, r2
 800443e:	f040 80d1 	bne.w	80045e4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004442:	f7fe ff39 	bl	80032b8 <HAL_RCC_GetPCLK2Freq>
 8004446:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	469a      	mov	sl, r3
 800444c:	f04f 0b00 	mov.w	fp, #0
 8004450:	46d0      	mov	r8, sl
 8004452:	46d9      	mov	r9, fp
 8004454:	eb18 0308 	adds.w	r3, r8, r8
 8004458:	eb49 0409 	adc.w	r4, r9, r9
 800445c:	4698      	mov	r8, r3
 800445e:	46a1      	mov	r9, r4
 8004460:	eb18 080a 	adds.w	r8, r8, sl
 8004464:	eb49 090b 	adc.w	r9, r9, fp
 8004468:	f04f 0100 	mov.w	r1, #0
 800446c:	f04f 0200 	mov.w	r2, #0
 8004470:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004474:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004478:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800447c:	4688      	mov	r8, r1
 800447e:	4691      	mov	r9, r2
 8004480:	eb1a 0508 	adds.w	r5, sl, r8
 8004484:	eb4b 0609 	adc.w	r6, fp, r9
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	4619      	mov	r1, r3
 800448e:	f04f 0200 	mov.w	r2, #0
 8004492:	f04f 0300 	mov.w	r3, #0
 8004496:	f04f 0400 	mov.w	r4, #0
 800449a:	0094      	lsls	r4, r2, #2
 800449c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80044a0:	008b      	lsls	r3, r1, #2
 80044a2:	461a      	mov	r2, r3
 80044a4:	4623      	mov	r3, r4
 80044a6:	4628      	mov	r0, r5
 80044a8:	4631      	mov	r1, r6
 80044aa:	f7fc fb35 	bl	8000b18 <__aeabi_uldivmod>
 80044ae:	4603      	mov	r3, r0
 80044b0:	460c      	mov	r4, r1
 80044b2:	461a      	mov	r2, r3
 80044b4:	4bb8      	ldr	r3, [pc, #736]	; (8004798 <UART_SetConfig+0x6f4>)
 80044b6:	fba3 2302 	umull	r2, r3, r3, r2
 80044ba:	095b      	lsrs	r3, r3, #5
 80044bc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	469b      	mov	fp, r3
 80044c4:	f04f 0c00 	mov.w	ip, #0
 80044c8:	46d9      	mov	r9, fp
 80044ca:	46e2      	mov	sl, ip
 80044cc:	eb19 0309 	adds.w	r3, r9, r9
 80044d0:	eb4a 040a 	adc.w	r4, sl, sl
 80044d4:	4699      	mov	r9, r3
 80044d6:	46a2      	mov	sl, r4
 80044d8:	eb19 090b 	adds.w	r9, r9, fp
 80044dc:	eb4a 0a0c 	adc.w	sl, sl, ip
 80044e0:	f04f 0100 	mov.w	r1, #0
 80044e4:	f04f 0200 	mov.w	r2, #0
 80044e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044ec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80044f0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80044f4:	4689      	mov	r9, r1
 80044f6:	4692      	mov	sl, r2
 80044f8:	eb1b 0509 	adds.w	r5, fp, r9
 80044fc:	eb4c 060a 	adc.w	r6, ip, sl
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	4619      	mov	r1, r3
 8004506:	f04f 0200 	mov.w	r2, #0
 800450a:	f04f 0300 	mov.w	r3, #0
 800450e:	f04f 0400 	mov.w	r4, #0
 8004512:	0094      	lsls	r4, r2, #2
 8004514:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004518:	008b      	lsls	r3, r1, #2
 800451a:	461a      	mov	r2, r3
 800451c:	4623      	mov	r3, r4
 800451e:	4628      	mov	r0, r5
 8004520:	4631      	mov	r1, r6
 8004522:	f7fc faf9 	bl	8000b18 <__aeabi_uldivmod>
 8004526:	4603      	mov	r3, r0
 8004528:	460c      	mov	r4, r1
 800452a:	461a      	mov	r2, r3
 800452c:	4b9a      	ldr	r3, [pc, #616]	; (8004798 <UART_SetConfig+0x6f4>)
 800452e:	fba3 1302 	umull	r1, r3, r3, r2
 8004532:	095b      	lsrs	r3, r3, #5
 8004534:	2164      	movs	r1, #100	; 0x64
 8004536:	fb01 f303 	mul.w	r3, r1, r3
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	011b      	lsls	r3, r3, #4
 800453e:	3332      	adds	r3, #50	; 0x32
 8004540:	4a95      	ldr	r2, [pc, #596]	; (8004798 <UART_SetConfig+0x6f4>)
 8004542:	fba2 2303 	umull	r2, r3, r2, r3
 8004546:	095b      	lsrs	r3, r3, #5
 8004548:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800454c:	4498      	add	r8, r3
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	469b      	mov	fp, r3
 8004552:	f04f 0c00 	mov.w	ip, #0
 8004556:	46d9      	mov	r9, fp
 8004558:	46e2      	mov	sl, ip
 800455a:	eb19 0309 	adds.w	r3, r9, r9
 800455e:	eb4a 040a 	adc.w	r4, sl, sl
 8004562:	4699      	mov	r9, r3
 8004564:	46a2      	mov	sl, r4
 8004566:	eb19 090b 	adds.w	r9, r9, fp
 800456a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800456e:	f04f 0100 	mov.w	r1, #0
 8004572:	f04f 0200 	mov.w	r2, #0
 8004576:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800457a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800457e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004582:	4689      	mov	r9, r1
 8004584:	4692      	mov	sl, r2
 8004586:	eb1b 0509 	adds.w	r5, fp, r9
 800458a:	eb4c 060a 	adc.w	r6, ip, sl
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	4619      	mov	r1, r3
 8004594:	f04f 0200 	mov.w	r2, #0
 8004598:	f04f 0300 	mov.w	r3, #0
 800459c:	f04f 0400 	mov.w	r4, #0
 80045a0:	0094      	lsls	r4, r2, #2
 80045a2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80045a6:	008b      	lsls	r3, r1, #2
 80045a8:	461a      	mov	r2, r3
 80045aa:	4623      	mov	r3, r4
 80045ac:	4628      	mov	r0, r5
 80045ae:	4631      	mov	r1, r6
 80045b0:	f7fc fab2 	bl	8000b18 <__aeabi_uldivmod>
 80045b4:	4603      	mov	r3, r0
 80045b6:	460c      	mov	r4, r1
 80045b8:	461a      	mov	r2, r3
 80045ba:	4b77      	ldr	r3, [pc, #476]	; (8004798 <UART_SetConfig+0x6f4>)
 80045bc:	fba3 1302 	umull	r1, r3, r3, r2
 80045c0:	095b      	lsrs	r3, r3, #5
 80045c2:	2164      	movs	r1, #100	; 0x64
 80045c4:	fb01 f303 	mul.w	r3, r1, r3
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	011b      	lsls	r3, r3, #4
 80045cc:	3332      	adds	r3, #50	; 0x32
 80045ce:	4a72      	ldr	r2, [pc, #456]	; (8004798 <UART_SetConfig+0x6f4>)
 80045d0:	fba2 2303 	umull	r2, r3, r2, r3
 80045d4:	095b      	lsrs	r3, r3, #5
 80045d6:	f003 020f 	and.w	r2, r3, #15
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4442      	add	r2, r8
 80045e0:	609a      	str	r2, [r3, #8]
 80045e2:	e0d0      	b.n	8004786 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80045e4:	f7fe fe54 	bl	8003290 <HAL_RCC_GetPCLK1Freq>
 80045e8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	469a      	mov	sl, r3
 80045ee:	f04f 0b00 	mov.w	fp, #0
 80045f2:	46d0      	mov	r8, sl
 80045f4:	46d9      	mov	r9, fp
 80045f6:	eb18 0308 	adds.w	r3, r8, r8
 80045fa:	eb49 0409 	adc.w	r4, r9, r9
 80045fe:	4698      	mov	r8, r3
 8004600:	46a1      	mov	r9, r4
 8004602:	eb18 080a 	adds.w	r8, r8, sl
 8004606:	eb49 090b 	adc.w	r9, r9, fp
 800460a:	f04f 0100 	mov.w	r1, #0
 800460e:	f04f 0200 	mov.w	r2, #0
 8004612:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004616:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800461a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800461e:	4688      	mov	r8, r1
 8004620:	4691      	mov	r9, r2
 8004622:	eb1a 0508 	adds.w	r5, sl, r8
 8004626:	eb4b 0609 	adc.w	r6, fp, r9
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	4619      	mov	r1, r3
 8004630:	f04f 0200 	mov.w	r2, #0
 8004634:	f04f 0300 	mov.w	r3, #0
 8004638:	f04f 0400 	mov.w	r4, #0
 800463c:	0094      	lsls	r4, r2, #2
 800463e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004642:	008b      	lsls	r3, r1, #2
 8004644:	461a      	mov	r2, r3
 8004646:	4623      	mov	r3, r4
 8004648:	4628      	mov	r0, r5
 800464a:	4631      	mov	r1, r6
 800464c:	f7fc fa64 	bl	8000b18 <__aeabi_uldivmod>
 8004650:	4603      	mov	r3, r0
 8004652:	460c      	mov	r4, r1
 8004654:	461a      	mov	r2, r3
 8004656:	4b50      	ldr	r3, [pc, #320]	; (8004798 <UART_SetConfig+0x6f4>)
 8004658:	fba3 2302 	umull	r2, r3, r3, r2
 800465c:	095b      	lsrs	r3, r3, #5
 800465e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	469b      	mov	fp, r3
 8004666:	f04f 0c00 	mov.w	ip, #0
 800466a:	46d9      	mov	r9, fp
 800466c:	46e2      	mov	sl, ip
 800466e:	eb19 0309 	adds.w	r3, r9, r9
 8004672:	eb4a 040a 	adc.w	r4, sl, sl
 8004676:	4699      	mov	r9, r3
 8004678:	46a2      	mov	sl, r4
 800467a:	eb19 090b 	adds.w	r9, r9, fp
 800467e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004682:	f04f 0100 	mov.w	r1, #0
 8004686:	f04f 0200 	mov.w	r2, #0
 800468a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800468e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004692:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004696:	4689      	mov	r9, r1
 8004698:	4692      	mov	sl, r2
 800469a:	eb1b 0509 	adds.w	r5, fp, r9
 800469e:	eb4c 060a 	adc.w	r6, ip, sl
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	4619      	mov	r1, r3
 80046a8:	f04f 0200 	mov.w	r2, #0
 80046ac:	f04f 0300 	mov.w	r3, #0
 80046b0:	f04f 0400 	mov.w	r4, #0
 80046b4:	0094      	lsls	r4, r2, #2
 80046b6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80046ba:	008b      	lsls	r3, r1, #2
 80046bc:	461a      	mov	r2, r3
 80046be:	4623      	mov	r3, r4
 80046c0:	4628      	mov	r0, r5
 80046c2:	4631      	mov	r1, r6
 80046c4:	f7fc fa28 	bl	8000b18 <__aeabi_uldivmod>
 80046c8:	4603      	mov	r3, r0
 80046ca:	460c      	mov	r4, r1
 80046cc:	461a      	mov	r2, r3
 80046ce:	4b32      	ldr	r3, [pc, #200]	; (8004798 <UART_SetConfig+0x6f4>)
 80046d0:	fba3 1302 	umull	r1, r3, r3, r2
 80046d4:	095b      	lsrs	r3, r3, #5
 80046d6:	2164      	movs	r1, #100	; 0x64
 80046d8:	fb01 f303 	mul.w	r3, r1, r3
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	011b      	lsls	r3, r3, #4
 80046e0:	3332      	adds	r3, #50	; 0x32
 80046e2:	4a2d      	ldr	r2, [pc, #180]	; (8004798 <UART_SetConfig+0x6f4>)
 80046e4:	fba2 2303 	umull	r2, r3, r2, r3
 80046e8:	095b      	lsrs	r3, r3, #5
 80046ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046ee:	4498      	add	r8, r3
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	469b      	mov	fp, r3
 80046f4:	f04f 0c00 	mov.w	ip, #0
 80046f8:	46d9      	mov	r9, fp
 80046fa:	46e2      	mov	sl, ip
 80046fc:	eb19 0309 	adds.w	r3, r9, r9
 8004700:	eb4a 040a 	adc.w	r4, sl, sl
 8004704:	4699      	mov	r9, r3
 8004706:	46a2      	mov	sl, r4
 8004708:	eb19 090b 	adds.w	r9, r9, fp
 800470c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004710:	f04f 0100 	mov.w	r1, #0
 8004714:	f04f 0200 	mov.w	r2, #0
 8004718:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800471c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004720:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004724:	4689      	mov	r9, r1
 8004726:	4692      	mov	sl, r2
 8004728:	eb1b 0509 	adds.w	r5, fp, r9
 800472c:	eb4c 060a 	adc.w	r6, ip, sl
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	4619      	mov	r1, r3
 8004736:	f04f 0200 	mov.w	r2, #0
 800473a:	f04f 0300 	mov.w	r3, #0
 800473e:	f04f 0400 	mov.w	r4, #0
 8004742:	0094      	lsls	r4, r2, #2
 8004744:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004748:	008b      	lsls	r3, r1, #2
 800474a:	461a      	mov	r2, r3
 800474c:	4623      	mov	r3, r4
 800474e:	4628      	mov	r0, r5
 8004750:	4631      	mov	r1, r6
 8004752:	f7fc f9e1 	bl	8000b18 <__aeabi_uldivmod>
 8004756:	4603      	mov	r3, r0
 8004758:	460c      	mov	r4, r1
 800475a:	461a      	mov	r2, r3
 800475c:	4b0e      	ldr	r3, [pc, #56]	; (8004798 <UART_SetConfig+0x6f4>)
 800475e:	fba3 1302 	umull	r1, r3, r3, r2
 8004762:	095b      	lsrs	r3, r3, #5
 8004764:	2164      	movs	r1, #100	; 0x64
 8004766:	fb01 f303 	mul.w	r3, r1, r3
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	011b      	lsls	r3, r3, #4
 800476e:	3332      	adds	r3, #50	; 0x32
 8004770:	4a09      	ldr	r2, [pc, #36]	; (8004798 <UART_SetConfig+0x6f4>)
 8004772:	fba2 2303 	umull	r2, r3, r2, r3
 8004776:	095b      	lsrs	r3, r3, #5
 8004778:	f003 020f 	and.w	r2, r3, #15
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4442      	add	r2, r8
 8004782:	609a      	str	r2, [r3, #8]
}
 8004784:	e7ff      	b.n	8004786 <UART_SetConfig+0x6e2>
 8004786:	bf00      	nop
 8004788:	3714      	adds	r7, #20
 800478a:	46bd      	mov	sp, r7
 800478c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004790:	40011000 	.word	0x40011000
 8004794:	40011400 	.word	0x40011400
 8004798:	51eb851f 	.word	0x51eb851f

0800479c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800479c:	b480      	push	{r7}
 800479e:	b085      	sub	sp, #20
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	4603      	mov	r3, r0
 80047a4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80047a6:	2300      	movs	r3, #0
 80047a8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80047aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80047ae:	2b84      	cmp	r3, #132	; 0x84
 80047b0:	d005      	beq.n	80047be <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80047b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	4413      	add	r3, r2
 80047ba:	3303      	adds	r3, #3
 80047bc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80047be:	68fb      	ldr	r3, [r7, #12]
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3714      	adds	r7, #20
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80047d0:	f000 fada 	bl	8004d88 <vTaskStartScheduler>
  
  return osOK;
 80047d4:	2300      	movs	r3, #0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	bd80      	pop	{r7, pc}

080047da <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80047da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047dc:	b089      	sub	sp, #36	; 0x24
 80047de:	af04      	add	r7, sp, #16
 80047e0:	6078      	str	r0, [r7, #4]
 80047e2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	695b      	ldr	r3, [r3, #20]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d020      	beq.n	800482e <osThreadCreate+0x54>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	699b      	ldr	r3, [r3, #24]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d01c      	beq.n	800482e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	685c      	ldr	r4, [r3, #4]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681d      	ldr	r5, [r3, #0]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	691e      	ldr	r6, [r3, #16]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004806:	4618      	mov	r0, r3
 8004808:	f7ff ffc8 	bl	800479c <makeFreeRtosPriority>
 800480c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004816:	9202      	str	r2, [sp, #8]
 8004818:	9301      	str	r3, [sp, #4]
 800481a:	9100      	str	r1, [sp, #0]
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	4632      	mov	r2, r6
 8004820:	4629      	mov	r1, r5
 8004822:	4620      	mov	r0, r4
 8004824:	f000 f8ed 	bl	8004a02 <xTaskCreateStatic>
 8004828:	4603      	mov	r3, r0
 800482a:	60fb      	str	r3, [r7, #12]
 800482c:	e01c      	b.n	8004868 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	685c      	ldr	r4, [r3, #4]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800483a:	b29e      	uxth	r6, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004842:	4618      	mov	r0, r3
 8004844:	f7ff ffaa 	bl	800479c <makeFreeRtosPriority>
 8004848:	4602      	mov	r2, r0
 800484a:	f107 030c 	add.w	r3, r7, #12
 800484e:	9301      	str	r3, [sp, #4]
 8004850:	9200      	str	r2, [sp, #0]
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	4632      	mov	r2, r6
 8004856:	4629      	mov	r1, r5
 8004858:	4620      	mov	r0, r4
 800485a:	f000 f92c 	bl	8004ab6 <xTaskCreate>
 800485e:	4603      	mov	r3, r0
 8004860:	2b01      	cmp	r3, #1
 8004862:	d001      	beq.n	8004868 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004864:	2300      	movs	r3, #0
 8004866:	e000      	b.n	800486a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004868:	68fb      	ldr	r3, [r7, #12]
}
 800486a:	4618      	mov	r0, r3
 800486c:	3714      	adds	r7, #20
 800486e:	46bd      	mov	sp, r7
 8004870:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004872 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004872:	b580      	push	{r7, lr}
 8004874:	b084      	sub	sp, #16
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d001      	beq.n	8004888 <osDelay+0x16>
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	e000      	b.n	800488a <osDelay+0x18>
 8004888:	2301      	movs	r3, #1
 800488a:	4618      	mov	r0, r3
 800488c:	f000 fa48 	bl	8004d20 <vTaskDelay>
  
  return osOK;
 8004890:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004892:	4618      	mov	r0, r3
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}

0800489a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800489a:	b480      	push	{r7}
 800489c:	b083      	sub	sp, #12
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f103 0208 	add.w	r2, r3, #8
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f04f 32ff 	mov.w	r2, #4294967295
 80048b2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f103 0208 	add.w	r2, r3, #8
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f103 0208 	add.w	r2, r3, #8
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80048ce:	bf00      	nop
 80048d0:	370c      	adds	r7, #12
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr

080048da <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80048da:	b480      	push	{r7}
 80048dc:	b083      	sub	sp, #12
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80048e8:	bf00      	nop
 80048ea:	370c      	adds	r7, #12
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	689a      	ldr	r2, [r3, #8]
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	683a      	ldr	r2, [r7, #0]
 8004918:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	683a      	ldr	r2, [r7, #0]
 800491e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	1c5a      	adds	r2, r3, #1
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	601a      	str	r2, [r3, #0]
}
 8004930:	bf00      	nop
 8004932:	3714      	adds	r7, #20
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr

0800493c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800493c:	b480      	push	{r7}
 800493e:	b085      	sub	sp, #20
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004952:	d103      	bne.n	800495c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	691b      	ldr	r3, [r3, #16]
 8004958:	60fb      	str	r3, [r7, #12]
 800495a:	e00c      	b.n	8004976 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	3308      	adds	r3, #8
 8004960:	60fb      	str	r3, [r7, #12]
 8004962:	e002      	b.n	800496a <vListInsert+0x2e>
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	60fb      	str	r3, [r7, #12]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68ba      	ldr	r2, [r7, #8]
 8004972:	429a      	cmp	r2, r3
 8004974:	d2f6      	bcs.n	8004964 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	685a      	ldr	r2, [r3, #4]
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	683a      	ldr	r2, [r7, #0]
 8004984:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	68fa      	ldr	r2, [r7, #12]
 800498a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	683a      	ldr	r2, [r7, #0]
 8004990:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	1c5a      	adds	r2, r3, #1
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	601a      	str	r2, [r3, #0]
}
 80049a2:	bf00      	nop
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr

080049ae <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80049ae:	b480      	push	{r7}
 80049b0:	b085      	sub	sp, #20
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	691b      	ldr	r3, [r3, #16]
 80049ba:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	687a      	ldr	r2, [r7, #4]
 80049c2:	6892      	ldr	r2, [r2, #8]
 80049c4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	6852      	ldr	r2, [r2, #4]
 80049ce:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d103      	bne.n	80049e2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	689a      	ldr	r2, [r3, #8]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	1e5a      	subs	r2, r3, #1
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3714      	adds	r7, #20
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr

08004a02 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b08e      	sub	sp, #56	; 0x38
 8004a06:	af04      	add	r7, sp, #16
 8004a08:	60f8      	str	r0, [r7, #12]
 8004a0a:	60b9      	str	r1, [r7, #8]
 8004a0c:	607a      	str	r2, [r7, #4]
 8004a0e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004a10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d109      	bne.n	8004a2a <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a1a:	f383 8811 	msr	BASEPRI, r3
 8004a1e:	f3bf 8f6f 	isb	sy
 8004a22:	f3bf 8f4f 	dsb	sy
 8004a26:	623b      	str	r3, [r7, #32]
 8004a28:	e7fe      	b.n	8004a28 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8004a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d109      	bne.n	8004a44 <xTaskCreateStatic+0x42>
 8004a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a34:	f383 8811 	msr	BASEPRI, r3
 8004a38:	f3bf 8f6f 	isb	sy
 8004a3c:	f3bf 8f4f 	dsb	sy
 8004a40:	61fb      	str	r3, [r7, #28]
 8004a42:	e7fe      	b.n	8004a42 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004a44:	2354      	movs	r3, #84	; 0x54
 8004a46:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	2b54      	cmp	r3, #84	; 0x54
 8004a4c:	d009      	beq.n	8004a62 <xTaskCreateStatic+0x60>
 8004a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a52:	f383 8811 	msr	BASEPRI, r3
 8004a56:	f3bf 8f6f 	isb	sy
 8004a5a:	f3bf 8f4f 	dsb	sy
 8004a5e:	61bb      	str	r3, [r7, #24]
 8004a60:	e7fe      	b.n	8004a60 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004a62:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d01e      	beq.n	8004aa8 <xTaskCreateStatic+0xa6>
 8004a6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d01b      	beq.n	8004aa8 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004a70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a72:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a78:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a7c:	2202      	movs	r2, #2
 8004a7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004a82:	2300      	movs	r3, #0
 8004a84:	9303      	str	r3, [sp, #12]
 8004a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a88:	9302      	str	r3, [sp, #8]
 8004a8a:	f107 0314 	add.w	r3, r7, #20
 8004a8e:	9301      	str	r3, [sp, #4]
 8004a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a92:	9300      	str	r3, [sp, #0]
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	687a      	ldr	r2, [r7, #4]
 8004a98:	68b9      	ldr	r1, [r7, #8]
 8004a9a:	68f8      	ldr	r0, [r7, #12]
 8004a9c:	f000 f850 	bl	8004b40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004aa0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004aa2:	f000 f8d3 	bl	8004c4c <prvAddNewTaskToReadyList>
 8004aa6:	e001      	b.n	8004aac <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004aac:	697b      	ldr	r3, [r7, #20]
	}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3728      	adds	r7, #40	; 0x28
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}

08004ab6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004ab6:	b580      	push	{r7, lr}
 8004ab8:	b08c      	sub	sp, #48	; 0x30
 8004aba:	af04      	add	r7, sp, #16
 8004abc:	60f8      	str	r0, [r7, #12]
 8004abe:	60b9      	str	r1, [r7, #8]
 8004ac0:	603b      	str	r3, [r7, #0]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004ac6:	88fb      	ldrh	r3, [r7, #6]
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	4618      	mov	r0, r3
 8004acc:	f000 feb2 	bl	8005834 <pvPortMalloc>
 8004ad0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d00e      	beq.n	8004af6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004ad8:	2054      	movs	r0, #84	; 0x54
 8004ada:	f000 feab 	bl	8005834 <pvPortMalloc>
 8004ade:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d003      	beq.n	8004aee <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	697a      	ldr	r2, [r7, #20]
 8004aea:	631a      	str	r2, [r3, #48]	; 0x30
 8004aec:	e005      	b.n	8004afa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004aee:	6978      	ldr	r0, [r7, #20]
 8004af0:	f000 ff62 	bl	80059b8 <vPortFree>
 8004af4:	e001      	b.n	8004afa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004af6:	2300      	movs	r3, #0
 8004af8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004afa:	69fb      	ldr	r3, [r7, #28]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d017      	beq.n	8004b30 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	2200      	movs	r2, #0
 8004b04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004b08:	88fa      	ldrh	r2, [r7, #6]
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	9303      	str	r3, [sp, #12]
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	9302      	str	r3, [sp, #8]
 8004b12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b14:	9301      	str	r3, [sp, #4]
 8004b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b18:	9300      	str	r3, [sp, #0]
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	68b9      	ldr	r1, [r7, #8]
 8004b1e:	68f8      	ldr	r0, [r7, #12]
 8004b20:	f000 f80e 	bl	8004b40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004b24:	69f8      	ldr	r0, [r7, #28]
 8004b26:	f000 f891 	bl	8004c4c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	61bb      	str	r3, [r7, #24]
 8004b2e:	e002      	b.n	8004b36 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004b30:	f04f 33ff 	mov.w	r3, #4294967295
 8004b34:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004b36:	69bb      	ldr	r3, [r7, #24]
	}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3720      	adds	r7, #32
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}

08004b40 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b088      	sub	sp, #32
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	607a      	str	r2, [r7, #4]
 8004b4c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	4413      	add	r3, r2
 8004b5e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	f023 0307 	bic.w	r3, r3, #7
 8004b66:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004b68:	69bb      	ldr	r3, [r7, #24]
 8004b6a:	f003 0307 	and.w	r3, r3, #7
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d009      	beq.n	8004b86 <prvInitialiseNewTask+0x46>
 8004b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b76:	f383 8811 	msr	BASEPRI, r3
 8004b7a:	f3bf 8f6f 	isb	sy
 8004b7e:	f3bf 8f4f 	dsb	sy
 8004b82:	617b      	str	r3, [r7, #20]
 8004b84:	e7fe      	b.n	8004b84 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d01f      	beq.n	8004bcc <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	61fb      	str	r3, [r7, #28]
 8004b90:	e012      	b.n	8004bb8 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004b92:	68ba      	ldr	r2, [r7, #8]
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	4413      	add	r3, r2
 8004b98:	7819      	ldrb	r1, [r3, #0]
 8004b9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	4413      	add	r3, r2
 8004ba0:	3334      	adds	r3, #52	; 0x34
 8004ba2:	460a      	mov	r2, r1
 8004ba4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004ba6:	68ba      	ldr	r2, [r7, #8]
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	4413      	add	r3, r2
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d006      	beq.n	8004bc0 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	3301      	adds	r3, #1
 8004bb6:	61fb      	str	r3, [r7, #28]
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	2b0f      	cmp	r3, #15
 8004bbc:	d9e9      	bls.n	8004b92 <prvInitialiseNewTask+0x52>
 8004bbe:	e000      	b.n	8004bc2 <prvInitialiseNewTask+0x82>
			{
				break;
 8004bc0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004bca:	e003      	b.n	8004bd4 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd6:	2b06      	cmp	r3, #6
 8004bd8:	d901      	bls.n	8004bde <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004bda:	2306      	movs	r3, #6
 8004bdc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004be2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004be8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bec:	2200      	movs	r2, #0
 8004bee:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bf2:	3304      	adds	r3, #4
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f7ff fe70 	bl	80048da <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bfc:	3318      	adds	r3, #24
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f7ff fe6b 	bl	80048da <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c08:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c0c:	f1c3 0207 	rsb	r2, r3, #7
 8004c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c12:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c18:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004c20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c22:	2200      	movs	r2, #0
 8004c24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004c28:	683a      	ldr	r2, [r7, #0]
 8004c2a:	68f9      	ldr	r1, [r7, #12]
 8004c2c:	69b8      	ldr	r0, [r7, #24]
 8004c2e:	f000 fbfd 	bl	800542c <pxPortInitialiseStack>
 8004c32:	4602      	mov	r2, r0
 8004c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c36:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d002      	beq.n	8004c44 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c42:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c44:	bf00      	nop
 8004c46:	3720      	adds	r7, #32
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b082      	sub	sp, #8
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004c54:	f000 fd12 	bl	800567c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004c58:	4b2a      	ldr	r3, [pc, #168]	; (8004d04 <prvAddNewTaskToReadyList+0xb8>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	4a29      	ldr	r2, [pc, #164]	; (8004d04 <prvAddNewTaskToReadyList+0xb8>)
 8004c60:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004c62:	4b29      	ldr	r3, [pc, #164]	; (8004d08 <prvAddNewTaskToReadyList+0xbc>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d109      	bne.n	8004c7e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004c6a:	4a27      	ldr	r2, [pc, #156]	; (8004d08 <prvAddNewTaskToReadyList+0xbc>)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004c70:	4b24      	ldr	r3, [pc, #144]	; (8004d04 <prvAddNewTaskToReadyList+0xb8>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d110      	bne.n	8004c9a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004c78:	f000 fab8 	bl	80051ec <prvInitialiseTaskLists>
 8004c7c:	e00d      	b.n	8004c9a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004c7e:	4b23      	ldr	r3, [pc, #140]	; (8004d0c <prvAddNewTaskToReadyList+0xc0>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d109      	bne.n	8004c9a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004c86:	4b20      	ldr	r3, [pc, #128]	; (8004d08 <prvAddNewTaskToReadyList+0xbc>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d802      	bhi.n	8004c9a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004c94:	4a1c      	ldr	r2, [pc, #112]	; (8004d08 <prvAddNewTaskToReadyList+0xbc>)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004c9a:	4b1d      	ldr	r3, [pc, #116]	; (8004d10 <prvAddNewTaskToReadyList+0xc4>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	4a1b      	ldr	r2, [pc, #108]	; (8004d10 <prvAddNewTaskToReadyList+0xc4>)
 8004ca2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ca8:	2201      	movs	r2, #1
 8004caa:	409a      	lsls	r2, r3
 8004cac:	4b19      	ldr	r3, [pc, #100]	; (8004d14 <prvAddNewTaskToReadyList+0xc8>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	4a18      	ldr	r2, [pc, #96]	; (8004d14 <prvAddNewTaskToReadyList+0xc8>)
 8004cb4:	6013      	str	r3, [r2, #0]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cba:	4613      	mov	r3, r2
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	4413      	add	r3, r2
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	4a15      	ldr	r2, [pc, #84]	; (8004d18 <prvAddNewTaskToReadyList+0xcc>)
 8004cc4:	441a      	add	r2, r3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	3304      	adds	r3, #4
 8004cca:	4619      	mov	r1, r3
 8004ccc:	4610      	mov	r0, r2
 8004cce:	f7ff fe11 	bl	80048f4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004cd2:	f000 fd01 	bl	80056d8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004cd6:	4b0d      	ldr	r3, [pc, #52]	; (8004d0c <prvAddNewTaskToReadyList+0xc0>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d00e      	beq.n	8004cfc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004cde:	4b0a      	ldr	r3, [pc, #40]	; (8004d08 <prvAddNewTaskToReadyList+0xbc>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	d207      	bcs.n	8004cfc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004cec:	4b0b      	ldr	r3, [pc, #44]	; (8004d1c <prvAddNewTaskToReadyList+0xd0>)
 8004cee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004cf2:	601a      	str	r2, [r3, #0]
 8004cf4:	f3bf 8f4f 	dsb	sy
 8004cf8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004cfc:	bf00      	nop
 8004cfe:	3708      	adds	r7, #8
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	200005e8 	.word	0x200005e8
 8004d08:	200004e8 	.word	0x200004e8
 8004d0c:	200005f4 	.word	0x200005f4
 8004d10:	20000604 	.word	0x20000604
 8004d14:	200005f0 	.word	0x200005f0
 8004d18:	200004ec 	.word	0x200004ec
 8004d1c:	e000ed04 	.word	0xe000ed04

08004d20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d016      	beq.n	8004d60 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004d32:	4b13      	ldr	r3, [pc, #76]	; (8004d80 <vTaskDelay+0x60>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d009      	beq.n	8004d4e <vTaskDelay+0x2e>
 8004d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d3e:	f383 8811 	msr	BASEPRI, r3
 8004d42:	f3bf 8f6f 	isb	sy
 8004d46:	f3bf 8f4f 	dsb	sy
 8004d4a:	60bb      	str	r3, [r7, #8]
 8004d4c:	e7fe      	b.n	8004d4c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004d4e:	f000 f879 	bl	8004e44 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004d52:	2100      	movs	r1, #0
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f000 fb03 	bl	8005360 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004d5a:	f000 f881 	bl	8004e60 <xTaskResumeAll>
 8004d5e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d107      	bne.n	8004d76 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8004d66:	4b07      	ldr	r3, [pc, #28]	; (8004d84 <vTaskDelay+0x64>)
 8004d68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d6c:	601a      	str	r2, [r3, #0]
 8004d6e:	f3bf 8f4f 	dsb	sy
 8004d72:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004d76:	bf00      	nop
 8004d78:	3710      	adds	r7, #16
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	bf00      	nop
 8004d80:	20000610 	.word	0x20000610
 8004d84:	e000ed04 	.word	0xe000ed04

08004d88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b08a      	sub	sp, #40	; 0x28
 8004d8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004d92:	2300      	movs	r3, #0
 8004d94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004d96:	463a      	mov	r2, r7
 8004d98:	1d39      	adds	r1, r7, #4
 8004d9a:	f107 0308 	add.w	r3, r7, #8
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f7fc f8ae 	bl	8000f00 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004da4:	6839      	ldr	r1, [r7, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	68ba      	ldr	r2, [r7, #8]
 8004daa:	9202      	str	r2, [sp, #8]
 8004dac:	9301      	str	r3, [sp, #4]
 8004dae:	2300      	movs	r3, #0
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	2300      	movs	r3, #0
 8004db4:	460a      	mov	r2, r1
 8004db6:	491d      	ldr	r1, [pc, #116]	; (8004e2c <vTaskStartScheduler+0xa4>)
 8004db8:	481d      	ldr	r0, [pc, #116]	; (8004e30 <vTaskStartScheduler+0xa8>)
 8004dba:	f7ff fe22 	bl	8004a02 <xTaskCreateStatic>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	4b1c      	ldr	r3, [pc, #112]	; (8004e34 <vTaskStartScheduler+0xac>)
 8004dc2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004dc4:	4b1b      	ldr	r3, [pc, #108]	; (8004e34 <vTaskStartScheduler+0xac>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d002      	beq.n	8004dd2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	617b      	str	r3, [r7, #20]
 8004dd0:	e001      	b.n	8004dd6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d115      	bne.n	8004e08 <vTaskStartScheduler+0x80>
 8004ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004de0:	f383 8811 	msr	BASEPRI, r3
 8004de4:	f3bf 8f6f 	isb	sy
 8004de8:	f3bf 8f4f 	dsb	sy
 8004dec:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004dee:	4b12      	ldr	r3, [pc, #72]	; (8004e38 <vTaskStartScheduler+0xb0>)
 8004df0:	f04f 32ff 	mov.w	r2, #4294967295
 8004df4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004df6:	4b11      	ldr	r3, [pc, #68]	; (8004e3c <vTaskStartScheduler+0xb4>)
 8004df8:	2201      	movs	r2, #1
 8004dfa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004dfc:	4b10      	ldr	r3, [pc, #64]	; (8004e40 <vTaskStartScheduler+0xb8>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004e02:	f000 fb9d 	bl	8005540 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004e06:	e00d      	b.n	8004e24 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e0e:	d109      	bne.n	8004e24 <vTaskStartScheduler+0x9c>
 8004e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e14:	f383 8811 	msr	BASEPRI, r3
 8004e18:	f3bf 8f6f 	isb	sy
 8004e1c:	f3bf 8f4f 	dsb	sy
 8004e20:	60fb      	str	r3, [r7, #12]
 8004e22:	e7fe      	b.n	8004e22 <vTaskStartScheduler+0x9a>
}
 8004e24:	bf00      	nop
 8004e26:	3718      	adds	r7, #24
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	080076e0 	.word	0x080076e0
 8004e30:	080051bd 	.word	0x080051bd
 8004e34:	2000060c 	.word	0x2000060c
 8004e38:	20000608 	.word	0x20000608
 8004e3c:	200005f4 	.word	0x200005f4
 8004e40:	200005ec 	.word	0x200005ec

08004e44 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004e44:	b480      	push	{r7}
 8004e46:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004e48:	4b04      	ldr	r3, [pc, #16]	; (8004e5c <vTaskSuspendAll+0x18>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	4a03      	ldr	r2, [pc, #12]	; (8004e5c <vTaskSuspendAll+0x18>)
 8004e50:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8004e52:	bf00      	nop
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr
 8004e5c:	20000610 	.word	0x20000610

08004e60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004e66:	2300      	movs	r3, #0
 8004e68:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004e6e:	4b41      	ldr	r3, [pc, #260]	; (8004f74 <xTaskResumeAll+0x114>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d109      	bne.n	8004e8a <xTaskResumeAll+0x2a>
 8004e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e7a:	f383 8811 	msr	BASEPRI, r3
 8004e7e:	f3bf 8f6f 	isb	sy
 8004e82:	f3bf 8f4f 	dsb	sy
 8004e86:	603b      	str	r3, [r7, #0]
 8004e88:	e7fe      	b.n	8004e88 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004e8a:	f000 fbf7 	bl	800567c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004e8e:	4b39      	ldr	r3, [pc, #228]	; (8004f74 <xTaskResumeAll+0x114>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	3b01      	subs	r3, #1
 8004e94:	4a37      	ldr	r2, [pc, #220]	; (8004f74 <xTaskResumeAll+0x114>)
 8004e96:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e98:	4b36      	ldr	r3, [pc, #216]	; (8004f74 <xTaskResumeAll+0x114>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d161      	bne.n	8004f64 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004ea0:	4b35      	ldr	r3, [pc, #212]	; (8004f78 <xTaskResumeAll+0x118>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d05d      	beq.n	8004f64 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004ea8:	e02e      	b.n	8004f08 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004eaa:	4b34      	ldr	r3, [pc, #208]	; (8004f7c <xTaskResumeAll+0x11c>)
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	68db      	ldr	r3, [r3, #12]
 8004eb0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	3318      	adds	r3, #24
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f7ff fd79 	bl	80049ae <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	3304      	adds	r3, #4
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f7ff fd74 	bl	80049ae <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eca:	2201      	movs	r2, #1
 8004ecc:	409a      	lsls	r2, r3
 8004ece:	4b2c      	ldr	r3, [pc, #176]	; (8004f80 <xTaskResumeAll+0x120>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	4a2a      	ldr	r2, [pc, #168]	; (8004f80 <xTaskResumeAll+0x120>)
 8004ed6:	6013      	str	r3, [r2, #0]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004edc:	4613      	mov	r3, r2
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	4413      	add	r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	4a27      	ldr	r2, [pc, #156]	; (8004f84 <xTaskResumeAll+0x124>)
 8004ee6:	441a      	add	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	3304      	adds	r3, #4
 8004eec:	4619      	mov	r1, r3
 8004eee:	4610      	mov	r0, r2
 8004ef0:	f7ff fd00 	bl	80048f4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ef8:	4b23      	ldr	r3, [pc, #140]	; (8004f88 <xTaskResumeAll+0x128>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d302      	bcc.n	8004f08 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8004f02:	4b22      	ldr	r3, [pc, #136]	; (8004f8c <xTaskResumeAll+0x12c>)
 8004f04:	2201      	movs	r2, #1
 8004f06:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004f08:	4b1c      	ldr	r3, [pc, #112]	; (8004f7c <xTaskResumeAll+0x11c>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d1cc      	bne.n	8004eaa <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d001      	beq.n	8004f1a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004f16:	f000 fa03 	bl	8005320 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004f1a:	4b1d      	ldr	r3, [pc, #116]	; (8004f90 <xTaskResumeAll+0x130>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d010      	beq.n	8004f48 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004f26:	f000 f837 	bl	8004f98 <xTaskIncrementTick>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d002      	beq.n	8004f36 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8004f30:	4b16      	ldr	r3, [pc, #88]	; (8004f8c <xTaskResumeAll+0x12c>)
 8004f32:	2201      	movs	r2, #1
 8004f34:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d1f1      	bne.n	8004f26 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8004f42:	4b13      	ldr	r3, [pc, #76]	; (8004f90 <xTaskResumeAll+0x130>)
 8004f44:	2200      	movs	r2, #0
 8004f46:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004f48:	4b10      	ldr	r3, [pc, #64]	; (8004f8c <xTaskResumeAll+0x12c>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d009      	beq.n	8004f64 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004f50:	2301      	movs	r3, #1
 8004f52:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004f54:	4b0f      	ldr	r3, [pc, #60]	; (8004f94 <xTaskResumeAll+0x134>)
 8004f56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f5a:	601a      	str	r2, [r3, #0]
 8004f5c:	f3bf 8f4f 	dsb	sy
 8004f60:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004f64:	f000 fbb8 	bl	80056d8 <vPortExitCritical>

	return xAlreadyYielded;
 8004f68:	68bb      	ldr	r3, [r7, #8]
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3710      	adds	r7, #16
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	bf00      	nop
 8004f74:	20000610 	.word	0x20000610
 8004f78:	200005e8 	.word	0x200005e8
 8004f7c:	200005a8 	.word	0x200005a8
 8004f80:	200005f0 	.word	0x200005f0
 8004f84:	200004ec 	.word	0x200004ec
 8004f88:	200004e8 	.word	0x200004e8
 8004f8c:	200005fc 	.word	0x200005fc
 8004f90:	200005f8 	.word	0x200005f8
 8004f94:	e000ed04 	.word	0xe000ed04

08004f98 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b086      	sub	sp, #24
 8004f9c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004fa2:	4b4e      	ldr	r3, [pc, #312]	; (80050dc <xTaskIncrementTick+0x144>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	f040 8087 	bne.w	80050ba <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004fac:	4b4c      	ldr	r3, [pc, #304]	; (80050e0 <xTaskIncrementTick+0x148>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004fb4:	4a4a      	ldr	r2, [pc, #296]	; (80050e0 <xTaskIncrementTick+0x148>)
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d11f      	bne.n	8005000 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004fc0:	4b48      	ldr	r3, [pc, #288]	; (80050e4 <xTaskIncrementTick+0x14c>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d009      	beq.n	8004fde <xTaskIncrementTick+0x46>
 8004fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fce:	f383 8811 	msr	BASEPRI, r3
 8004fd2:	f3bf 8f6f 	isb	sy
 8004fd6:	f3bf 8f4f 	dsb	sy
 8004fda:	603b      	str	r3, [r7, #0]
 8004fdc:	e7fe      	b.n	8004fdc <xTaskIncrementTick+0x44>
 8004fde:	4b41      	ldr	r3, [pc, #260]	; (80050e4 <xTaskIncrementTick+0x14c>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	60fb      	str	r3, [r7, #12]
 8004fe4:	4b40      	ldr	r3, [pc, #256]	; (80050e8 <xTaskIncrementTick+0x150>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a3e      	ldr	r2, [pc, #248]	; (80050e4 <xTaskIncrementTick+0x14c>)
 8004fea:	6013      	str	r3, [r2, #0]
 8004fec:	4a3e      	ldr	r2, [pc, #248]	; (80050e8 <xTaskIncrementTick+0x150>)
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6013      	str	r3, [r2, #0]
 8004ff2:	4b3e      	ldr	r3, [pc, #248]	; (80050ec <xTaskIncrementTick+0x154>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	3301      	adds	r3, #1
 8004ff8:	4a3c      	ldr	r2, [pc, #240]	; (80050ec <xTaskIncrementTick+0x154>)
 8004ffa:	6013      	str	r3, [r2, #0]
 8004ffc:	f000 f990 	bl	8005320 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005000:	4b3b      	ldr	r3, [pc, #236]	; (80050f0 <xTaskIncrementTick+0x158>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	693a      	ldr	r2, [r7, #16]
 8005006:	429a      	cmp	r2, r3
 8005008:	d348      	bcc.n	800509c <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800500a:	4b36      	ldr	r3, [pc, #216]	; (80050e4 <xTaskIncrementTick+0x14c>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d104      	bne.n	800501e <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005014:	4b36      	ldr	r3, [pc, #216]	; (80050f0 <xTaskIncrementTick+0x158>)
 8005016:	f04f 32ff 	mov.w	r2, #4294967295
 800501a:	601a      	str	r2, [r3, #0]
					break;
 800501c:	e03e      	b.n	800509c <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800501e:	4b31      	ldr	r3, [pc, #196]	; (80050e4 <xTaskIncrementTick+0x14c>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800502e:	693a      	ldr	r2, [r7, #16]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	429a      	cmp	r2, r3
 8005034:	d203      	bcs.n	800503e <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005036:	4a2e      	ldr	r2, [pc, #184]	; (80050f0 <xTaskIncrementTick+0x158>)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800503c:	e02e      	b.n	800509c <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	3304      	adds	r3, #4
 8005042:	4618      	mov	r0, r3
 8005044:	f7ff fcb3 	bl	80049ae <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800504c:	2b00      	cmp	r3, #0
 800504e:	d004      	beq.n	800505a <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	3318      	adds	r3, #24
 8005054:	4618      	mov	r0, r3
 8005056:	f7ff fcaa 	bl	80049ae <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800505e:	2201      	movs	r2, #1
 8005060:	409a      	lsls	r2, r3
 8005062:	4b24      	ldr	r3, [pc, #144]	; (80050f4 <xTaskIncrementTick+0x15c>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4313      	orrs	r3, r2
 8005068:	4a22      	ldr	r2, [pc, #136]	; (80050f4 <xTaskIncrementTick+0x15c>)
 800506a:	6013      	str	r3, [r2, #0]
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005070:	4613      	mov	r3, r2
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	4413      	add	r3, r2
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	4a1f      	ldr	r2, [pc, #124]	; (80050f8 <xTaskIncrementTick+0x160>)
 800507a:	441a      	add	r2, r3
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	3304      	adds	r3, #4
 8005080:	4619      	mov	r1, r3
 8005082:	4610      	mov	r0, r2
 8005084:	f7ff fc36 	bl	80048f4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800508c:	4b1b      	ldr	r3, [pc, #108]	; (80050fc <xTaskIncrementTick+0x164>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005092:	429a      	cmp	r2, r3
 8005094:	d3b9      	bcc.n	800500a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8005096:	2301      	movs	r3, #1
 8005098:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800509a:	e7b6      	b.n	800500a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800509c:	4b17      	ldr	r3, [pc, #92]	; (80050fc <xTaskIncrementTick+0x164>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050a2:	4915      	ldr	r1, [pc, #84]	; (80050f8 <xTaskIncrementTick+0x160>)
 80050a4:	4613      	mov	r3, r2
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	4413      	add	r3, r2
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	440b      	add	r3, r1
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d907      	bls.n	80050c4 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 80050b4:	2301      	movs	r3, #1
 80050b6:	617b      	str	r3, [r7, #20]
 80050b8:	e004      	b.n	80050c4 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80050ba:	4b11      	ldr	r3, [pc, #68]	; (8005100 <xTaskIncrementTick+0x168>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	3301      	adds	r3, #1
 80050c0:	4a0f      	ldr	r2, [pc, #60]	; (8005100 <xTaskIncrementTick+0x168>)
 80050c2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80050c4:	4b0f      	ldr	r3, [pc, #60]	; (8005104 <xTaskIncrementTick+0x16c>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d001      	beq.n	80050d0 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 80050cc:	2301      	movs	r3, #1
 80050ce:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80050d0:	697b      	ldr	r3, [r7, #20]
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3718      	adds	r7, #24
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	bf00      	nop
 80050dc:	20000610 	.word	0x20000610
 80050e0:	200005ec 	.word	0x200005ec
 80050e4:	200005a0 	.word	0x200005a0
 80050e8:	200005a4 	.word	0x200005a4
 80050ec:	20000600 	.word	0x20000600
 80050f0:	20000608 	.word	0x20000608
 80050f4:	200005f0 	.word	0x200005f0
 80050f8:	200004ec 	.word	0x200004ec
 80050fc:	200004e8 	.word	0x200004e8
 8005100:	200005f8 	.word	0x200005f8
 8005104:	200005fc 	.word	0x200005fc

08005108 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005108:	b480      	push	{r7}
 800510a:	b087      	sub	sp, #28
 800510c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800510e:	4b26      	ldr	r3, [pc, #152]	; (80051a8 <vTaskSwitchContext+0xa0>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d003      	beq.n	800511e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005116:	4b25      	ldr	r3, [pc, #148]	; (80051ac <vTaskSwitchContext+0xa4>)
 8005118:	2201      	movs	r2, #1
 800511a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800511c:	e03e      	b.n	800519c <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800511e:	4b23      	ldr	r3, [pc, #140]	; (80051ac <vTaskSwitchContext+0xa4>)
 8005120:	2200      	movs	r2, #0
 8005122:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005124:	4b22      	ldr	r3, [pc, #136]	; (80051b0 <vTaskSwitchContext+0xa8>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	fab3 f383 	clz	r3, r3
 8005130:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005132:	7afb      	ldrb	r3, [r7, #11]
 8005134:	f1c3 031f 	rsb	r3, r3, #31
 8005138:	617b      	str	r3, [r7, #20]
 800513a:	491e      	ldr	r1, [pc, #120]	; (80051b4 <vTaskSwitchContext+0xac>)
 800513c:	697a      	ldr	r2, [r7, #20]
 800513e:	4613      	mov	r3, r2
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	4413      	add	r3, r2
 8005144:	009b      	lsls	r3, r3, #2
 8005146:	440b      	add	r3, r1
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d109      	bne.n	8005162 <vTaskSwitchContext+0x5a>
	__asm volatile
 800514e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005152:	f383 8811 	msr	BASEPRI, r3
 8005156:	f3bf 8f6f 	isb	sy
 800515a:	f3bf 8f4f 	dsb	sy
 800515e:	607b      	str	r3, [r7, #4]
 8005160:	e7fe      	b.n	8005160 <vTaskSwitchContext+0x58>
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	4613      	mov	r3, r2
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	4413      	add	r3, r2
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	4a11      	ldr	r2, [pc, #68]	; (80051b4 <vTaskSwitchContext+0xac>)
 800516e:	4413      	add	r3, r2
 8005170:	613b      	str	r3, [r7, #16]
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	685a      	ldr	r2, [r3, #4]
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	605a      	str	r2, [r3, #4]
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	685a      	ldr	r2, [r3, #4]
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	3308      	adds	r3, #8
 8005184:	429a      	cmp	r2, r3
 8005186:	d104      	bne.n	8005192 <vTaskSwitchContext+0x8a>
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	605a      	str	r2, [r3, #4]
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	4a07      	ldr	r2, [pc, #28]	; (80051b8 <vTaskSwitchContext+0xb0>)
 800519a:	6013      	str	r3, [r2, #0]
}
 800519c:	bf00      	nop
 800519e:	371c      	adds	r7, #28
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr
 80051a8:	20000610 	.word	0x20000610
 80051ac:	200005fc 	.word	0x200005fc
 80051b0:	200005f0 	.word	0x200005f0
 80051b4:	200004ec 	.word	0x200004ec
 80051b8:	200004e8 	.word	0x200004e8

080051bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80051c4:	f000 f852 	bl	800526c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80051c8:	4b06      	ldr	r3, [pc, #24]	; (80051e4 <prvIdleTask+0x28>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d9f9      	bls.n	80051c4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80051d0:	4b05      	ldr	r3, [pc, #20]	; (80051e8 <prvIdleTask+0x2c>)
 80051d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051d6:	601a      	str	r2, [r3, #0]
 80051d8:	f3bf 8f4f 	dsb	sy
 80051dc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80051e0:	e7f0      	b.n	80051c4 <prvIdleTask+0x8>
 80051e2:	bf00      	nop
 80051e4:	200004ec 	.word	0x200004ec
 80051e8:	e000ed04 	.word	0xe000ed04

080051ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b082      	sub	sp, #8
 80051f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80051f2:	2300      	movs	r3, #0
 80051f4:	607b      	str	r3, [r7, #4]
 80051f6:	e00c      	b.n	8005212 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80051f8:	687a      	ldr	r2, [r7, #4]
 80051fa:	4613      	mov	r3, r2
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	4413      	add	r3, r2
 8005200:	009b      	lsls	r3, r3, #2
 8005202:	4a12      	ldr	r2, [pc, #72]	; (800524c <prvInitialiseTaskLists+0x60>)
 8005204:	4413      	add	r3, r2
 8005206:	4618      	mov	r0, r3
 8005208:	f7ff fb47 	bl	800489a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	3301      	adds	r3, #1
 8005210:	607b      	str	r3, [r7, #4]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2b06      	cmp	r3, #6
 8005216:	d9ef      	bls.n	80051f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005218:	480d      	ldr	r0, [pc, #52]	; (8005250 <prvInitialiseTaskLists+0x64>)
 800521a:	f7ff fb3e 	bl	800489a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800521e:	480d      	ldr	r0, [pc, #52]	; (8005254 <prvInitialiseTaskLists+0x68>)
 8005220:	f7ff fb3b 	bl	800489a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005224:	480c      	ldr	r0, [pc, #48]	; (8005258 <prvInitialiseTaskLists+0x6c>)
 8005226:	f7ff fb38 	bl	800489a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800522a:	480c      	ldr	r0, [pc, #48]	; (800525c <prvInitialiseTaskLists+0x70>)
 800522c:	f7ff fb35 	bl	800489a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005230:	480b      	ldr	r0, [pc, #44]	; (8005260 <prvInitialiseTaskLists+0x74>)
 8005232:	f7ff fb32 	bl	800489a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005236:	4b0b      	ldr	r3, [pc, #44]	; (8005264 <prvInitialiseTaskLists+0x78>)
 8005238:	4a05      	ldr	r2, [pc, #20]	; (8005250 <prvInitialiseTaskLists+0x64>)
 800523a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800523c:	4b0a      	ldr	r3, [pc, #40]	; (8005268 <prvInitialiseTaskLists+0x7c>)
 800523e:	4a05      	ldr	r2, [pc, #20]	; (8005254 <prvInitialiseTaskLists+0x68>)
 8005240:	601a      	str	r2, [r3, #0]
}
 8005242:	bf00      	nop
 8005244:	3708      	adds	r7, #8
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
 800524a:	bf00      	nop
 800524c:	200004ec 	.word	0x200004ec
 8005250:	20000578 	.word	0x20000578
 8005254:	2000058c 	.word	0x2000058c
 8005258:	200005a8 	.word	0x200005a8
 800525c:	200005bc 	.word	0x200005bc
 8005260:	200005d4 	.word	0x200005d4
 8005264:	200005a0 	.word	0x200005a0
 8005268:	200005a4 	.word	0x200005a4

0800526c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005272:	e019      	b.n	80052a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005274:	f000 fa02 	bl	800567c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005278:	4b0f      	ldr	r3, [pc, #60]	; (80052b8 <prvCheckTasksWaitingTermination+0x4c>)
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	3304      	adds	r3, #4
 8005284:	4618      	mov	r0, r3
 8005286:	f7ff fb92 	bl	80049ae <uxListRemove>
				--uxCurrentNumberOfTasks;
 800528a:	4b0c      	ldr	r3, [pc, #48]	; (80052bc <prvCheckTasksWaitingTermination+0x50>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	3b01      	subs	r3, #1
 8005290:	4a0a      	ldr	r2, [pc, #40]	; (80052bc <prvCheckTasksWaitingTermination+0x50>)
 8005292:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005294:	4b0a      	ldr	r3, [pc, #40]	; (80052c0 <prvCheckTasksWaitingTermination+0x54>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	3b01      	subs	r3, #1
 800529a:	4a09      	ldr	r2, [pc, #36]	; (80052c0 <prvCheckTasksWaitingTermination+0x54>)
 800529c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800529e:	f000 fa1b 	bl	80056d8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 f80e 	bl	80052c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052a8:	4b05      	ldr	r3, [pc, #20]	; (80052c0 <prvCheckTasksWaitingTermination+0x54>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d1e1      	bne.n	8005274 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80052b0:	bf00      	nop
 80052b2:	3708      	adds	r7, #8
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}
 80052b8:	200005bc 	.word	0x200005bc
 80052bc:	200005e8 	.word	0x200005e8
 80052c0:	200005d0 	.word	0x200005d0

080052c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b084      	sub	sp, #16
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d108      	bne.n	80052e8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052da:	4618      	mov	r0, r3
 80052dc:	f000 fb6c 	bl	80059b8 <vPortFree>
				vPortFree( pxTCB );
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f000 fb69 	bl	80059b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80052e6:	e017      	b.n	8005318 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d103      	bne.n	80052fa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f000 fb60 	bl	80059b8 <vPortFree>
	}
 80052f8:	e00e      	b.n	8005318 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005300:	2b02      	cmp	r3, #2
 8005302:	d009      	beq.n	8005318 <prvDeleteTCB+0x54>
 8005304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005308:	f383 8811 	msr	BASEPRI, r3
 800530c:	f3bf 8f6f 	isb	sy
 8005310:	f3bf 8f4f 	dsb	sy
 8005314:	60fb      	str	r3, [r7, #12]
 8005316:	e7fe      	b.n	8005316 <prvDeleteTCB+0x52>
	}
 8005318:	bf00      	nop
 800531a:	3710      	adds	r7, #16
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

08005320 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005326:	4b0c      	ldr	r3, [pc, #48]	; (8005358 <prvResetNextTaskUnblockTime+0x38>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d104      	bne.n	800533a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005330:	4b0a      	ldr	r3, [pc, #40]	; (800535c <prvResetNextTaskUnblockTime+0x3c>)
 8005332:	f04f 32ff 	mov.w	r2, #4294967295
 8005336:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005338:	e008      	b.n	800534c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800533a:	4b07      	ldr	r3, [pc, #28]	; (8005358 <prvResetNextTaskUnblockTime+0x38>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	68db      	ldr	r3, [r3, #12]
 8005342:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	4a04      	ldr	r2, [pc, #16]	; (800535c <prvResetNextTaskUnblockTime+0x3c>)
 800534a:	6013      	str	r3, [r2, #0]
}
 800534c:	bf00      	nop
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr
 8005358:	200005a0 	.word	0x200005a0
 800535c:	20000608 	.word	0x20000608

08005360 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800536a:	4b29      	ldr	r3, [pc, #164]	; (8005410 <prvAddCurrentTaskToDelayedList+0xb0>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005370:	4b28      	ldr	r3, [pc, #160]	; (8005414 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	3304      	adds	r3, #4
 8005376:	4618      	mov	r0, r3
 8005378:	f7ff fb19 	bl	80049ae <uxListRemove>
 800537c:	4603      	mov	r3, r0
 800537e:	2b00      	cmp	r3, #0
 8005380:	d10b      	bne.n	800539a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005382:	4b24      	ldr	r3, [pc, #144]	; (8005414 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005388:	2201      	movs	r2, #1
 800538a:	fa02 f303 	lsl.w	r3, r2, r3
 800538e:	43da      	mvns	r2, r3
 8005390:	4b21      	ldr	r3, [pc, #132]	; (8005418 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4013      	ands	r3, r2
 8005396:	4a20      	ldr	r2, [pc, #128]	; (8005418 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005398:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a0:	d10a      	bne.n	80053b8 <prvAddCurrentTaskToDelayedList+0x58>
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d007      	beq.n	80053b8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80053a8:	4b1a      	ldr	r3, [pc, #104]	; (8005414 <prvAddCurrentTaskToDelayedList+0xb4>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	3304      	adds	r3, #4
 80053ae:	4619      	mov	r1, r3
 80053b0:	481a      	ldr	r0, [pc, #104]	; (800541c <prvAddCurrentTaskToDelayedList+0xbc>)
 80053b2:	f7ff fa9f 	bl	80048f4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80053b6:	e026      	b.n	8005406 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80053b8:	68fa      	ldr	r2, [r7, #12]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	4413      	add	r3, r2
 80053be:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80053c0:	4b14      	ldr	r3, [pc, #80]	; (8005414 <prvAddCurrentTaskToDelayedList+0xb4>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68ba      	ldr	r2, [r7, #8]
 80053c6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80053c8:	68ba      	ldr	r2, [r7, #8]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d209      	bcs.n	80053e4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80053d0:	4b13      	ldr	r3, [pc, #76]	; (8005420 <prvAddCurrentTaskToDelayedList+0xc0>)
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	4b0f      	ldr	r3, [pc, #60]	; (8005414 <prvAddCurrentTaskToDelayedList+0xb4>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	3304      	adds	r3, #4
 80053da:	4619      	mov	r1, r3
 80053dc:	4610      	mov	r0, r2
 80053de:	f7ff faad 	bl	800493c <vListInsert>
}
 80053e2:	e010      	b.n	8005406 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80053e4:	4b0f      	ldr	r3, [pc, #60]	; (8005424 <prvAddCurrentTaskToDelayedList+0xc4>)
 80053e6:	681a      	ldr	r2, [r3, #0]
 80053e8:	4b0a      	ldr	r3, [pc, #40]	; (8005414 <prvAddCurrentTaskToDelayedList+0xb4>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	3304      	adds	r3, #4
 80053ee:	4619      	mov	r1, r3
 80053f0:	4610      	mov	r0, r2
 80053f2:	f7ff faa3 	bl	800493c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80053f6:	4b0c      	ldr	r3, [pc, #48]	; (8005428 <prvAddCurrentTaskToDelayedList+0xc8>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68ba      	ldr	r2, [r7, #8]
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d202      	bcs.n	8005406 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005400:	4a09      	ldr	r2, [pc, #36]	; (8005428 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	6013      	str	r3, [r2, #0]
}
 8005406:	bf00      	nop
 8005408:	3710      	adds	r7, #16
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	200005ec 	.word	0x200005ec
 8005414:	200004e8 	.word	0x200004e8
 8005418:	200005f0 	.word	0x200005f0
 800541c:	200005d4 	.word	0x200005d4
 8005420:	200005a4 	.word	0x200005a4
 8005424:	200005a0 	.word	0x200005a0
 8005428:	20000608 	.word	0x20000608

0800542c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800542c:	b480      	push	{r7}
 800542e:	b085      	sub	sp, #20
 8005430:	af00      	add	r7, sp, #0
 8005432:	60f8      	str	r0, [r7, #12]
 8005434:	60b9      	str	r1, [r7, #8]
 8005436:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	3b04      	subs	r3, #4
 800543c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005444:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	3b04      	subs	r3, #4
 800544a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	f023 0201 	bic.w	r2, r3, #1
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	3b04      	subs	r3, #4
 800545a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800545c:	4a0c      	ldr	r2, [pc, #48]	; (8005490 <pxPortInitialiseStack+0x64>)
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	3b14      	subs	r3, #20
 8005466:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	3b04      	subs	r3, #4
 8005472:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f06f 0202 	mvn.w	r2, #2
 800547a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	3b20      	subs	r3, #32
 8005480:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005482:	68fb      	ldr	r3, [r7, #12]
}
 8005484:	4618      	mov	r0, r3
 8005486:	3714      	adds	r7, #20
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr
 8005490:	08005495 	.word	0x08005495

08005494 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800549a:	2300      	movs	r3, #0
 800549c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800549e:	4b11      	ldr	r3, [pc, #68]	; (80054e4 <prvTaskExitError+0x50>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054a6:	d009      	beq.n	80054bc <prvTaskExitError+0x28>
 80054a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ac:	f383 8811 	msr	BASEPRI, r3
 80054b0:	f3bf 8f6f 	isb	sy
 80054b4:	f3bf 8f4f 	dsb	sy
 80054b8:	60fb      	str	r3, [r7, #12]
 80054ba:	e7fe      	b.n	80054ba <prvTaskExitError+0x26>
 80054bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054c0:	f383 8811 	msr	BASEPRI, r3
 80054c4:	f3bf 8f6f 	isb	sy
 80054c8:	f3bf 8f4f 	dsb	sy
 80054cc:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80054ce:	bf00      	nop
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d0fc      	beq.n	80054d0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80054d6:	bf00      	nop
 80054d8:	3714      	adds	r7, #20
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	2000009c 	.word	0x2000009c
	...

080054f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80054f0:	4b07      	ldr	r3, [pc, #28]	; (8005510 <pxCurrentTCBConst2>)
 80054f2:	6819      	ldr	r1, [r3, #0]
 80054f4:	6808      	ldr	r0, [r1, #0]
 80054f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054fa:	f380 8809 	msr	PSP, r0
 80054fe:	f3bf 8f6f 	isb	sy
 8005502:	f04f 0000 	mov.w	r0, #0
 8005506:	f380 8811 	msr	BASEPRI, r0
 800550a:	4770      	bx	lr
 800550c:	f3af 8000 	nop.w

08005510 <pxCurrentTCBConst2>:
 8005510:	200004e8 	.word	0x200004e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005514:	bf00      	nop
 8005516:	bf00      	nop

08005518 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005518:	4808      	ldr	r0, [pc, #32]	; (800553c <prvPortStartFirstTask+0x24>)
 800551a:	6800      	ldr	r0, [r0, #0]
 800551c:	6800      	ldr	r0, [r0, #0]
 800551e:	f380 8808 	msr	MSP, r0
 8005522:	f04f 0000 	mov.w	r0, #0
 8005526:	f380 8814 	msr	CONTROL, r0
 800552a:	b662      	cpsie	i
 800552c:	b661      	cpsie	f
 800552e:	f3bf 8f4f 	dsb	sy
 8005532:	f3bf 8f6f 	isb	sy
 8005536:	df00      	svc	0
 8005538:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800553a:	bf00      	nop
 800553c:	e000ed08 	.word	0xe000ed08

08005540 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b086      	sub	sp, #24
 8005544:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005546:	4b44      	ldr	r3, [pc, #272]	; (8005658 <xPortStartScheduler+0x118>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a44      	ldr	r2, [pc, #272]	; (800565c <xPortStartScheduler+0x11c>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d109      	bne.n	8005564 <xPortStartScheduler+0x24>
 8005550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005554:	f383 8811 	msr	BASEPRI, r3
 8005558:	f3bf 8f6f 	isb	sy
 800555c:	f3bf 8f4f 	dsb	sy
 8005560:	613b      	str	r3, [r7, #16]
 8005562:	e7fe      	b.n	8005562 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005564:	4b3c      	ldr	r3, [pc, #240]	; (8005658 <xPortStartScheduler+0x118>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a3d      	ldr	r2, [pc, #244]	; (8005660 <xPortStartScheduler+0x120>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d109      	bne.n	8005582 <xPortStartScheduler+0x42>
 800556e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005572:	f383 8811 	msr	BASEPRI, r3
 8005576:	f3bf 8f6f 	isb	sy
 800557a:	f3bf 8f4f 	dsb	sy
 800557e:	60fb      	str	r3, [r7, #12]
 8005580:	e7fe      	b.n	8005580 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005582:	4b38      	ldr	r3, [pc, #224]	; (8005664 <xPortStartScheduler+0x124>)
 8005584:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	b2db      	uxtb	r3, r3
 800558c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	22ff      	movs	r2, #255	; 0xff
 8005592:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	781b      	ldrb	r3, [r3, #0]
 8005598:	b2db      	uxtb	r3, r3
 800559a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800559c:	78fb      	ldrb	r3, [r7, #3]
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80055a4:	b2da      	uxtb	r2, r3
 80055a6:	4b30      	ldr	r3, [pc, #192]	; (8005668 <xPortStartScheduler+0x128>)
 80055a8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80055aa:	4b30      	ldr	r3, [pc, #192]	; (800566c <xPortStartScheduler+0x12c>)
 80055ac:	2207      	movs	r2, #7
 80055ae:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80055b0:	e009      	b.n	80055c6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80055b2:	4b2e      	ldr	r3, [pc, #184]	; (800566c <xPortStartScheduler+0x12c>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	3b01      	subs	r3, #1
 80055b8:	4a2c      	ldr	r2, [pc, #176]	; (800566c <xPortStartScheduler+0x12c>)
 80055ba:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80055bc:	78fb      	ldrb	r3, [r7, #3]
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	005b      	lsls	r3, r3, #1
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80055c6:	78fb      	ldrb	r3, [r7, #3]
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055ce:	2b80      	cmp	r3, #128	; 0x80
 80055d0:	d0ef      	beq.n	80055b2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80055d2:	4b26      	ldr	r3, [pc, #152]	; (800566c <xPortStartScheduler+0x12c>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f1c3 0307 	rsb	r3, r3, #7
 80055da:	2b04      	cmp	r3, #4
 80055dc:	d009      	beq.n	80055f2 <xPortStartScheduler+0xb2>
 80055de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e2:	f383 8811 	msr	BASEPRI, r3
 80055e6:	f3bf 8f6f 	isb	sy
 80055ea:	f3bf 8f4f 	dsb	sy
 80055ee:	60bb      	str	r3, [r7, #8]
 80055f0:	e7fe      	b.n	80055f0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80055f2:	4b1e      	ldr	r3, [pc, #120]	; (800566c <xPortStartScheduler+0x12c>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	021b      	lsls	r3, r3, #8
 80055f8:	4a1c      	ldr	r2, [pc, #112]	; (800566c <xPortStartScheduler+0x12c>)
 80055fa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80055fc:	4b1b      	ldr	r3, [pc, #108]	; (800566c <xPortStartScheduler+0x12c>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005604:	4a19      	ldr	r2, [pc, #100]	; (800566c <xPortStartScheduler+0x12c>)
 8005606:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	b2da      	uxtb	r2, r3
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005610:	4b17      	ldr	r3, [pc, #92]	; (8005670 <xPortStartScheduler+0x130>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a16      	ldr	r2, [pc, #88]	; (8005670 <xPortStartScheduler+0x130>)
 8005616:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800561a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800561c:	4b14      	ldr	r3, [pc, #80]	; (8005670 <xPortStartScheduler+0x130>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a13      	ldr	r2, [pc, #76]	; (8005670 <xPortStartScheduler+0x130>)
 8005622:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005626:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005628:	f000 f8d6 	bl	80057d8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800562c:	4b11      	ldr	r3, [pc, #68]	; (8005674 <xPortStartScheduler+0x134>)
 800562e:	2200      	movs	r2, #0
 8005630:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005632:	f000 f8f5 	bl	8005820 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005636:	4b10      	ldr	r3, [pc, #64]	; (8005678 <xPortStartScheduler+0x138>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a0f      	ldr	r2, [pc, #60]	; (8005678 <xPortStartScheduler+0x138>)
 800563c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005640:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005642:	f7ff ff69 	bl	8005518 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005646:	f7ff fd5f 	bl	8005108 <vTaskSwitchContext>
	prvTaskExitError();
 800564a:	f7ff ff23 	bl	8005494 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800564e:	2300      	movs	r3, #0
}
 8005650:	4618      	mov	r0, r3
 8005652:	3718      	adds	r7, #24
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}
 8005658:	e000ed00 	.word	0xe000ed00
 800565c:	410fc271 	.word	0x410fc271
 8005660:	410fc270 	.word	0x410fc270
 8005664:	e000e400 	.word	0xe000e400
 8005668:	20000614 	.word	0x20000614
 800566c:	20000618 	.word	0x20000618
 8005670:	e000ed20 	.word	0xe000ed20
 8005674:	2000009c 	.word	0x2000009c
 8005678:	e000ef34 	.word	0xe000ef34

0800567c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005686:	f383 8811 	msr	BASEPRI, r3
 800568a:	f3bf 8f6f 	isb	sy
 800568e:	f3bf 8f4f 	dsb	sy
 8005692:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005694:	4b0e      	ldr	r3, [pc, #56]	; (80056d0 <vPortEnterCritical+0x54>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	3301      	adds	r3, #1
 800569a:	4a0d      	ldr	r2, [pc, #52]	; (80056d0 <vPortEnterCritical+0x54>)
 800569c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800569e:	4b0c      	ldr	r3, [pc, #48]	; (80056d0 <vPortEnterCritical+0x54>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d10e      	bne.n	80056c4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80056a6:	4b0b      	ldr	r3, [pc, #44]	; (80056d4 <vPortEnterCritical+0x58>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d009      	beq.n	80056c4 <vPortEnterCritical+0x48>
 80056b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b4:	f383 8811 	msr	BASEPRI, r3
 80056b8:	f3bf 8f6f 	isb	sy
 80056bc:	f3bf 8f4f 	dsb	sy
 80056c0:	603b      	str	r3, [r7, #0]
 80056c2:	e7fe      	b.n	80056c2 <vPortEnterCritical+0x46>
	}
}
 80056c4:	bf00      	nop
 80056c6:	370c      	adds	r7, #12
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr
 80056d0:	2000009c 	.word	0x2000009c
 80056d4:	e000ed04 	.word	0xe000ed04

080056d8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80056d8:	b480      	push	{r7}
 80056da:	b083      	sub	sp, #12
 80056dc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80056de:	4b11      	ldr	r3, [pc, #68]	; (8005724 <vPortExitCritical+0x4c>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d109      	bne.n	80056fa <vPortExitCritical+0x22>
 80056e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056ea:	f383 8811 	msr	BASEPRI, r3
 80056ee:	f3bf 8f6f 	isb	sy
 80056f2:	f3bf 8f4f 	dsb	sy
 80056f6:	607b      	str	r3, [r7, #4]
 80056f8:	e7fe      	b.n	80056f8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80056fa:	4b0a      	ldr	r3, [pc, #40]	; (8005724 <vPortExitCritical+0x4c>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	3b01      	subs	r3, #1
 8005700:	4a08      	ldr	r2, [pc, #32]	; (8005724 <vPortExitCritical+0x4c>)
 8005702:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005704:	4b07      	ldr	r3, [pc, #28]	; (8005724 <vPortExitCritical+0x4c>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d104      	bne.n	8005716 <vPortExitCritical+0x3e>
 800570c:	2300      	movs	r3, #0
 800570e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005716:	bf00      	nop
 8005718:	370c      	adds	r7, #12
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	2000009c 	.word	0x2000009c
	...

08005730 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005730:	f3ef 8009 	mrs	r0, PSP
 8005734:	f3bf 8f6f 	isb	sy
 8005738:	4b15      	ldr	r3, [pc, #84]	; (8005790 <pxCurrentTCBConst>)
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	f01e 0f10 	tst.w	lr, #16
 8005740:	bf08      	it	eq
 8005742:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005746:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800574a:	6010      	str	r0, [r2, #0]
 800574c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005750:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005754:	f380 8811 	msr	BASEPRI, r0
 8005758:	f3bf 8f4f 	dsb	sy
 800575c:	f3bf 8f6f 	isb	sy
 8005760:	f7ff fcd2 	bl	8005108 <vTaskSwitchContext>
 8005764:	f04f 0000 	mov.w	r0, #0
 8005768:	f380 8811 	msr	BASEPRI, r0
 800576c:	bc09      	pop	{r0, r3}
 800576e:	6819      	ldr	r1, [r3, #0]
 8005770:	6808      	ldr	r0, [r1, #0]
 8005772:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005776:	f01e 0f10 	tst.w	lr, #16
 800577a:	bf08      	it	eq
 800577c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005780:	f380 8809 	msr	PSP, r0
 8005784:	f3bf 8f6f 	isb	sy
 8005788:	4770      	bx	lr
 800578a:	bf00      	nop
 800578c:	f3af 8000 	nop.w

08005790 <pxCurrentTCBConst>:
 8005790:	200004e8 	.word	0x200004e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005794:	bf00      	nop
 8005796:	bf00      	nop

08005798 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b082      	sub	sp, #8
 800579c:	af00      	add	r7, sp, #0
	__asm volatile
 800579e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057a2:	f383 8811 	msr	BASEPRI, r3
 80057a6:	f3bf 8f6f 	isb	sy
 80057aa:	f3bf 8f4f 	dsb	sy
 80057ae:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80057b0:	f7ff fbf2 	bl	8004f98 <xTaskIncrementTick>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d003      	beq.n	80057c2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80057ba:	4b06      	ldr	r3, [pc, #24]	; (80057d4 <SysTick_Handler+0x3c>)
 80057bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057c0:	601a      	str	r2, [r3, #0]
 80057c2:	2300      	movs	r3, #0
 80057c4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80057cc:	bf00      	nop
 80057ce:	3708      	adds	r7, #8
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	e000ed04 	.word	0xe000ed04

080057d8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80057d8:	b480      	push	{r7}
 80057da:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80057dc:	4b0b      	ldr	r3, [pc, #44]	; (800580c <vPortSetupTimerInterrupt+0x34>)
 80057de:	2200      	movs	r2, #0
 80057e0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80057e2:	4b0b      	ldr	r3, [pc, #44]	; (8005810 <vPortSetupTimerInterrupt+0x38>)
 80057e4:	2200      	movs	r2, #0
 80057e6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80057e8:	4b0a      	ldr	r3, [pc, #40]	; (8005814 <vPortSetupTimerInterrupt+0x3c>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a0a      	ldr	r2, [pc, #40]	; (8005818 <vPortSetupTimerInterrupt+0x40>)
 80057ee:	fba2 2303 	umull	r2, r3, r2, r3
 80057f2:	099b      	lsrs	r3, r3, #6
 80057f4:	4a09      	ldr	r2, [pc, #36]	; (800581c <vPortSetupTimerInterrupt+0x44>)
 80057f6:	3b01      	subs	r3, #1
 80057f8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80057fa:	4b04      	ldr	r3, [pc, #16]	; (800580c <vPortSetupTimerInterrupt+0x34>)
 80057fc:	2207      	movs	r2, #7
 80057fe:	601a      	str	r2, [r3, #0]
}
 8005800:	bf00      	nop
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
 800580a:	bf00      	nop
 800580c:	e000e010 	.word	0xe000e010
 8005810:	e000e018 	.word	0xe000e018
 8005814:	20000090 	.word	0x20000090
 8005818:	10624dd3 	.word	0x10624dd3
 800581c:	e000e014 	.word	0xe000e014

08005820 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005820:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005830 <vPortEnableVFP+0x10>
 8005824:	6801      	ldr	r1, [r0, #0]
 8005826:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800582a:	6001      	str	r1, [r0, #0]
 800582c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800582e:	bf00      	nop
 8005830:	e000ed88 	.word	0xe000ed88

08005834 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b08a      	sub	sp, #40	; 0x28
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800583c:	2300      	movs	r3, #0
 800583e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005840:	f7ff fb00 	bl	8004e44 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005844:	4b57      	ldr	r3, [pc, #348]	; (80059a4 <pvPortMalloc+0x170>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d101      	bne.n	8005850 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800584c:	f000 f90c 	bl	8005a68 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005850:	4b55      	ldr	r3, [pc, #340]	; (80059a8 <pvPortMalloc+0x174>)
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4013      	ands	r3, r2
 8005858:	2b00      	cmp	r3, #0
 800585a:	f040 808c 	bne.w	8005976 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d01c      	beq.n	800589e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005864:	2208      	movs	r2, #8
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4413      	add	r3, r2
 800586a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f003 0307 	and.w	r3, r3, #7
 8005872:	2b00      	cmp	r3, #0
 8005874:	d013      	beq.n	800589e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f023 0307 	bic.w	r3, r3, #7
 800587c:	3308      	adds	r3, #8
 800587e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f003 0307 	and.w	r3, r3, #7
 8005886:	2b00      	cmp	r3, #0
 8005888:	d009      	beq.n	800589e <pvPortMalloc+0x6a>
	__asm volatile
 800588a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800588e:	f383 8811 	msr	BASEPRI, r3
 8005892:	f3bf 8f6f 	isb	sy
 8005896:	f3bf 8f4f 	dsb	sy
 800589a:	617b      	str	r3, [r7, #20]
 800589c:	e7fe      	b.n	800589c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d068      	beq.n	8005976 <pvPortMalloc+0x142>
 80058a4:	4b41      	ldr	r3, [pc, #260]	; (80059ac <pvPortMalloc+0x178>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	687a      	ldr	r2, [r7, #4]
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d863      	bhi.n	8005976 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80058ae:	4b40      	ldr	r3, [pc, #256]	; (80059b0 <pvPortMalloc+0x17c>)
 80058b0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80058b2:	4b3f      	ldr	r3, [pc, #252]	; (80059b0 <pvPortMalloc+0x17c>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80058b8:	e004      	b.n	80058c4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80058ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058bc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80058be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80058c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	687a      	ldr	r2, [r7, #4]
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d903      	bls.n	80058d6 <pvPortMalloc+0xa2>
 80058ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1f1      	bne.n	80058ba <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80058d6:	4b33      	ldr	r3, [pc, #204]	; (80059a4 <pvPortMalloc+0x170>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058dc:	429a      	cmp	r2, r3
 80058de:	d04a      	beq.n	8005976 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80058e0:	6a3b      	ldr	r3, [r7, #32]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2208      	movs	r2, #8
 80058e6:	4413      	add	r3, r2
 80058e8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80058ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	6a3b      	ldr	r3, [r7, #32]
 80058f0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80058f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f4:	685a      	ldr	r2, [r3, #4]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	1ad2      	subs	r2, r2, r3
 80058fa:	2308      	movs	r3, #8
 80058fc:	005b      	lsls	r3, r3, #1
 80058fe:	429a      	cmp	r2, r3
 8005900:	d91e      	bls.n	8005940 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	4413      	add	r3, r2
 8005908:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	f003 0307 	and.w	r3, r3, #7
 8005910:	2b00      	cmp	r3, #0
 8005912:	d009      	beq.n	8005928 <pvPortMalloc+0xf4>
 8005914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005918:	f383 8811 	msr	BASEPRI, r3
 800591c:	f3bf 8f6f 	isb	sy
 8005920:	f3bf 8f4f 	dsb	sy
 8005924:	613b      	str	r3, [r7, #16]
 8005926:	e7fe      	b.n	8005926 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	1ad2      	subs	r2, r2, r3
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800593a:	69b8      	ldr	r0, [r7, #24]
 800593c:	f000 f8f6 	bl	8005b2c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005940:	4b1a      	ldr	r3, [pc, #104]	; (80059ac <pvPortMalloc+0x178>)
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	4a18      	ldr	r2, [pc, #96]	; (80059ac <pvPortMalloc+0x178>)
 800594c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800594e:	4b17      	ldr	r3, [pc, #92]	; (80059ac <pvPortMalloc+0x178>)
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	4b18      	ldr	r3, [pc, #96]	; (80059b4 <pvPortMalloc+0x180>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	429a      	cmp	r2, r3
 8005958:	d203      	bcs.n	8005962 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800595a:	4b14      	ldr	r3, [pc, #80]	; (80059ac <pvPortMalloc+0x178>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a15      	ldr	r2, [pc, #84]	; (80059b4 <pvPortMalloc+0x180>)
 8005960:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005964:	685a      	ldr	r2, [r3, #4]
 8005966:	4b10      	ldr	r3, [pc, #64]	; (80059a8 <pvPortMalloc+0x174>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	431a      	orrs	r2, r3
 800596c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800596e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005972:	2200      	movs	r2, #0
 8005974:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005976:	f7ff fa73 	bl	8004e60 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	f003 0307 	and.w	r3, r3, #7
 8005980:	2b00      	cmp	r3, #0
 8005982:	d009      	beq.n	8005998 <pvPortMalloc+0x164>
 8005984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005988:	f383 8811 	msr	BASEPRI, r3
 800598c:	f3bf 8f6f 	isb	sy
 8005990:	f3bf 8f4f 	dsb	sy
 8005994:	60fb      	str	r3, [r7, #12]
 8005996:	e7fe      	b.n	8005996 <pvPortMalloc+0x162>
	return pvReturn;
 8005998:	69fb      	ldr	r3, [r7, #28]
}
 800599a:	4618      	mov	r0, r3
 800599c:	3728      	adds	r7, #40	; 0x28
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	20004224 	.word	0x20004224
 80059a8:	20004230 	.word	0x20004230
 80059ac:	20004228 	.word	0x20004228
 80059b0:	2000421c 	.word	0x2000421c
 80059b4:	2000422c 	.word	0x2000422c

080059b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b086      	sub	sp, #24
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d046      	beq.n	8005a58 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80059ca:	2308      	movs	r3, #8
 80059cc:	425b      	negs	r3, r3
 80059ce:	697a      	ldr	r2, [r7, #20]
 80059d0:	4413      	add	r3, r2
 80059d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	685a      	ldr	r2, [r3, #4]
 80059dc:	4b20      	ldr	r3, [pc, #128]	; (8005a60 <vPortFree+0xa8>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4013      	ands	r3, r2
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d109      	bne.n	80059fa <vPortFree+0x42>
 80059e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ea:	f383 8811 	msr	BASEPRI, r3
 80059ee:	f3bf 8f6f 	isb	sy
 80059f2:	f3bf 8f4f 	dsb	sy
 80059f6:	60fb      	str	r3, [r7, #12]
 80059f8:	e7fe      	b.n	80059f8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d009      	beq.n	8005a16 <vPortFree+0x5e>
 8005a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a06:	f383 8811 	msr	BASEPRI, r3
 8005a0a:	f3bf 8f6f 	isb	sy
 8005a0e:	f3bf 8f4f 	dsb	sy
 8005a12:	60bb      	str	r3, [r7, #8]
 8005a14:	e7fe      	b.n	8005a14 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	685a      	ldr	r2, [r3, #4]
 8005a1a:	4b11      	ldr	r3, [pc, #68]	; (8005a60 <vPortFree+0xa8>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4013      	ands	r3, r2
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d019      	beq.n	8005a58 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d115      	bne.n	8005a58 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	685a      	ldr	r2, [r3, #4]
 8005a30:	4b0b      	ldr	r3, [pc, #44]	; (8005a60 <vPortFree+0xa8>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	43db      	mvns	r3, r3
 8005a36:	401a      	ands	r2, r3
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005a3c:	f7ff fa02 	bl	8004e44 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	685a      	ldr	r2, [r3, #4]
 8005a44:	4b07      	ldr	r3, [pc, #28]	; (8005a64 <vPortFree+0xac>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4413      	add	r3, r2
 8005a4a:	4a06      	ldr	r2, [pc, #24]	; (8005a64 <vPortFree+0xac>)
 8005a4c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005a4e:	6938      	ldr	r0, [r7, #16]
 8005a50:	f000 f86c 	bl	8005b2c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005a54:	f7ff fa04 	bl	8004e60 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005a58:	bf00      	nop
 8005a5a:	3718      	adds	r7, #24
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	20004230 	.word	0x20004230
 8005a64:	20004228 	.word	0x20004228

08005a68 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b085      	sub	sp, #20
 8005a6c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005a6e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005a72:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005a74:	4b27      	ldr	r3, [pc, #156]	; (8005b14 <prvHeapInit+0xac>)
 8005a76:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f003 0307 	and.w	r3, r3, #7
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d00c      	beq.n	8005a9c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	3307      	adds	r3, #7
 8005a86:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f023 0307 	bic.w	r3, r3, #7
 8005a8e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005a90:	68ba      	ldr	r2, [r7, #8]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	4a1f      	ldr	r2, [pc, #124]	; (8005b14 <prvHeapInit+0xac>)
 8005a98:	4413      	add	r3, r2
 8005a9a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005aa0:	4a1d      	ldr	r2, [pc, #116]	; (8005b18 <prvHeapInit+0xb0>)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005aa6:	4b1c      	ldr	r3, [pc, #112]	; (8005b18 <prvHeapInit+0xb0>)
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	68ba      	ldr	r2, [r7, #8]
 8005ab0:	4413      	add	r3, r2
 8005ab2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005ab4:	2208      	movs	r2, #8
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	1a9b      	subs	r3, r3, r2
 8005aba:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f023 0307 	bic.w	r3, r3, #7
 8005ac2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	4a15      	ldr	r2, [pc, #84]	; (8005b1c <prvHeapInit+0xb4>)
 8005ac8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005aca:	4b14      	ldr	r3, [pc, #80]	; (8005b1c <prvHeapInit+0xb4>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005ad2:	4b12      	ldr	r3, [pc, #72]	; (8005b1c <prvHeapInit+0xb4>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	68fa      	ldr	r2, [r7, #12]
 8005ae2:	1ad2      	subs	r2, r2, r3
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005ae8:	4b0c      	ldr	r3, [pc, #48]	; (8005b1c <prvHeapInit+0xb4>)
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	4a0a      	ldr	r2, [pc, #40]	; (8005b20 <prvHeapInit+0xb8>)
 8005af6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	4a09      	ldr	r2, [pc, #36]	; (8005b24 <prvHeapInit+0xbc>)
 8005afe:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005b00:	4b09      	ldr	r3, [pc, #36]	; (8005b28 <prvHeapInit+0xc0>)
 8005b02:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005b06:	601a      	str	r2, [r3, #0]
}
 8005b08:	bf00      	nop
 8005b0a:	3714      	adds	r7, #20
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b12:	4770      	bx	lr
 8005b14:	2000061c 	.word	0x2000061c
 8005b18:	2000421c 	.word	0x2000421c
 8005b1c:	20004224 	.word	0x20004224
 8005b20:	2000422c 	.word	0x2000422c
 8005b24:	20004228 	.word	0x20004228
 8005b28:	20004230 	.word	0x20004230

08005b2c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b085      	sub	sp, #20
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005b34:	4b28      	ldr	r3, [pc, #160]	; (8005bd8 <prvInsertBlockIntoFreeList+0xac>)
 8005b36:	60fb      	str	r3, [r7, #12]
 8005b38:	e002      	b.n	8005b40 <prvInsertBlockIntoFreeList+0x14>
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	60fb      	str	r3, [r7, #12]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d8f7      	bhi.n	8005b3a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	68ba      	ldr	r2, [r7, #8]
 8005b54:	4413      	add	r3, r2
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d108      	bne.n	8005b6e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	685a      	ldr	r2, [r3, #4]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	441a      	add	r2, r3
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	68ba      	ldr	r2, [r7, #8]
 8005b78:	441a      	add	r2, r3
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	429a      	cmp	r2, r3
 8005b80:	d118      	bne.n	8005bb4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	4b15      	ldr	r3, [pc, #84]	; (8005bdc <prvInsertBlockIntoFreeList+0xb0>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d00d      	beq.n	8005baa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685a      	ldr	r2, [r3, #4]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	441a      	add	r2, r3
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	601a      	str	r2, [r3, #0]
 8005ba8:	e008      	b.n	8005bbc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005baa:	4b0c      	ldr	r3, [pc, #48]	; (8005bdc <prvInsertBlockIntoFreeList+0xb0>)
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	601a      	str	r2, [r3, #0]
 8005bb2:	e003      	b.n	8005bbc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005bbc:	68fa      	ldr	r2, [r7, #12]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d002      	beq.n	8005bca <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bca:	bf00      	nop
 8005bcc:	3714      	adds	r7, #20
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr
 8005bd6:	bf00      	nop
 8005bd8:	2000421c 	.word	0x2000421c
 8005bdc:	20004224 	.word	0x20004224

08005be0 <__errno>:
 8005be0:	4b01      	ldr	r3, [pc, #4]	; (8005be8 <__errno+0x8>)
 8005be2:	6818      	ldr	r0, [r3, #0]
 8005be4:	4770      	bx	lr
 8005be6:	bf00      	nop
 8005be8:	200000a0 	.word	0x200000a0

08005bec <__libc_init_array>:
 8005bec:	b570      	push	{r4, r5, r6, lr}
 8005bee:	4e0d      	ldr	r6, [pc, #52]	; (8005c24 <__libc_init_array+0x38>)
 8005bf0:	4c0d      	ldr	r4, [pc, #52]	; (8005c28 <__libc_init_array+0x3c>)
 8005bf2:	1ba4      	subs	r4, r4, r6
 8005bf4:	10a4      	asrs	r4, r4, #2
 8005bf6:	2500      	movs	r5, #0
 8005bf8:	42a5      	cmp	r5, r4
 8005bfa:	d109      	bne.n	8005c10 <__libc_init_array+0x24>
 8005bfc:	4e0b      	ldr	r6, [pc, #44]	; (8005c2c <__libc_init_array+0x40>)
 8005bfe:	4c0c      	ldr	r4, [pc, #48]	; (8005c30 <__libc_init_array+0x44>)
 8005c00:	f001 fd46 	bl	8007690 <_init>
 8005c04:	1ba4      	subs	r4, r4, r6
 8005c06:	10a4      	asrs	r4, r4, #2
 8005c08:	2500      	movs	r5, #0
 8005c0a:	42a5      	cmp	r5, r4
 8005c0c:	d105      	bne.n	8005c1a <__libc_init_array+0x2e>
 8005c0e:	bd70      	pop	{r4, r5, r6, pc}
 8005c10:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c14:	4798      	blx	r3
 8005c16:	3501      	adds	r5, #1
 8005c18:	e7ee      	b.n	8005bf8 <__libc_init_array+0xc>
 8005c1a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c1e:	4798      	blx	r3
 8005c20:	3501      	adds	r5, #1
 8005c22:	e7f2      	b.n	8005c0a <__libc_init_array+0x1e>
 8005c24:	08007938 	.word	0x08007938
 8005c28:	08007938 	.word	0x08007938
 8005c2c:	08007938 	.word	0x08007938
 8005c30:	0800793c 	.word	0x0800793c

08005c34 <memcpy>:
 8005c34:	b510      	push	{r4, lr}
 8005c36:	1e43      	subs	r3, r0, #1
 8005c38:	440a      	add	r2, r1
 8005c3a:	4291      	cmp	r1, r2
 8005c3c:	d100      	bne.n	8005c40 <memcpy+0xc>
 8005c3e:	bd10      	pop	{r4, pc}
 8005c40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c48:	e7f7      	b.n	8005c3a <memcpy+0x6>

08005c4a <memset>:
 8005c4a:	4402      	add	r2, r0
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d100      	bne.n	8005c54 <memset+0xa>
 8005c52:	4770      	bx	lr
 8005c54:	f803 1b01 	strb.w	r1, [r3], #1
 8005c58:	e7f9      	b.n	8005c4e <memset+0x4>

08005c5a <__cvt>:
 8005c5a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c5e:	ec55 4b10 	vmov	r4, r5, d0
 8005c62:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005c64:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005c68:	2d00      	cmp	r5, #0
 8005c6a:	460e      	mov	r6, r1
 8005c6c:	4691      	mov	r9, r2
 8005c6e:	4619      	mov	r1, r3
 8005c70:	bfb8      	it	lt
 8005c72:	4622      	movlt	r2, r4
 8005c74:	462b      	mov	r3, r5
 8005c76:	f027 0720 	bic.w	r7, r7, #32
 8005c7a:	bfbb      	ittet	lt
 8005c7c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005c80:	461d      	movlt	r5, r3
 8005c82:	2300      	movge	r3, #0
 8005c84:	232d      	movlt	r3, #45	; 0x2d
 8005c86:	bfb8      	it	lt
 8005c88:	4614      	movlt	r4, r2
 8005c8a:	2f46      	cmp	r7, #70	; 0x46
 8005c8c:	700b      	strb	r3, [r1, #0]
 8005c8e:	d004      	beq.n	8005c9a <__cvt+0x40>
 8005c90:	2f45      	cmp	r7, #69	; 0x45
 8005c92:	d100      	bne.n	8005c96 <__cvt+0x3c>
 8005c94:	3601      	adds	r6, #1
 8005c96:	2102      	movs	r1, #2
 8005c98:	e000      	b.n	8005c9c <__cvt+0x42>
 8005c9a:	2103      	movs	r1, #3
 8005c9c:	ab03      	add	r3, sp, #12
 8005c9e:	9301      	str	r3, [sp, #4]
 8005ca0:	ab02      	add	r3, sp, #8
 8005ca2:	9300      	str	r3, [sp, #0]
 8005ca4:	4632      	mov	r2, r6
 8005ca6:	4653      	mov	r3, sl
 8005ca8:	ec45 4b10 	vmov	d0, r4, r5
 8005cac:	f000 fbac 	bl	8006408 <_dtoa_r>
 8005cb0:	2f47      	cmp	r7, #71	; 0x47
 8005cb2:	4680      	mov	r8, r0
 8005cb4:	d102      	bne.n	8005cbc <__cvt+0x62>
 8005cb6:	f019 0f01 	tst.w	r9, #1
 8005cba:	d026      	beq.n	8005d0a <__cvt+0xb0>
 8005cbc:	2f46      	cmp	r7, #70	; 0x46
 8005cbe:	eb08 0906 	add.w	r9, r8, r6
 8005cc2:	d111      	bne.n	8005ce8 <__cvt+0x8e>
 8005cc4:	f898 3000 	ldrb.w	r3, [r8]
 8005cc8:	2b30      	cmp	r3, #48	; 0x30
 8005cca:	d10a      	bne.n	8005ce2 <__cvt+0x88>
 8005ccc:	2200      	movs	r2, #0
 8005cce:	2300      	movs	r3, #0
 8005cd0:	4620      	mov	r0, r4
 8005cd2:	4629      	mov	r1, r5
 8005cd4:	f7fa feb0 	bl	8000a38 <__aeabi_dcmpeq>
 8005cd8:	b918      	cbnz	r0, 8005ce2 <__cvt+0x88>
 8005cda:	f1c6 0601 	rsb	r6, r6, #1
 8005cde:	f8ca 6000 	str.w	r6, [sl]
 8005ce2:	f8da 3000 	ldr.w	r3, [sl]
 8005ce6:	4499      	add	r9, r3
 8005ce8:	2200      	movs	r2, #0
 8005cea:	2300      	movs	r3, #0
 8005cec:	4620      	mov	r0, r4
 8005cee:	4629      	mov	r1, r5
 8005cf0:	f7fa fea2 	bl	8000a38 <__aeabi_dcmpeq>
 8005cf4:	b938      	cbnz	r0, 8005d06 <__cvt+0xac>
 8005cf6:	2230      	movs	r2, #48	; 0x30
 8005cf8:	9b03      	ldr	r3, [sp, #12]
 8005cfa:	454b      	cmp	r3, r9
 8005cfc:	d205      	bcs.n	8005d0a <__cvt+0xb0>
 8005cfe:	1c59      	adds	r1, r3, #1
 8005d00:	9103      	str	r1, [sp, #12]
 8005d02:	701a      	strb	r2, [r3, #0]
 8005d04:	e7f8      	b.n	8005cf8 <__cvt+0x9e>
 8005d06:	f8cd 900c 	str.w	r9, [sp, #12]
 8005d0a:	9b03      	ldr	r3, [sp, #12]
 8005d0c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d0e:	eba3 0308 	sub.w	r3, r3, r8
 8005d12:	4640      	mov	r0, r8
 8005d14:	6013      	str	r3, [r2, #0]
 8005d16:	b004      	add	sp, #16
 8005d18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005d1c <__exponent>:
 8005d1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d1e:	2900      	cmp	r1, #0
 8005d20:	4604      	mov	r4, r0
 8005d22:	bfba      	itte	lt
 8005d24:	4249      	neglt	r1, r1
 8005d26:	232d      	movlt	r3, #45	; 0x2d
 8005d28:	232b      	movge	r3, #43	; 0x2b
 8005d2a:	2909      	cmp	r1, #9
 8005d2c:	f804 2b02 	strb.w	r2, [r4], #2
 8005d30:	7043      	strb	r3, [r0, #1]
 8005d32:	dd20      	ble.n	8005d76 <__exponent+0x5a>
 8005d34:	f10d 0307 	add.w	r3, sp, #7
 8005d38:	461f      	mov	r7, r3
 8005d3a:	260a      	movs	r6, #10
 8005d3c:	fb91 f5f6 	sdiv	r5, r1, r6
 8005d40:	fb06 1115 	mls	r1, r6, r5, r1
 8005d44:	3130      	adds	r1, #48	; 0x30
 8005d46:	2d09      	cmp	r5, #9
 8005d48:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005d4c:	f103 32ff 	add.w	r2, r3, #4294967295
 8005d50:	4629      	mov	r1, r5
 8005d52:	dc09      	bgt.n	8005d68 <__exponent+0x4c>
 8005d54:	3130      	adds	r1, #48	; 0x30
 8005d56:	3b02      	subs	r3, #2
 8005d58:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005d5c:	42bb      	cmp	r3, r7
 8005d5e:	4622      	mov	r2, r4
 8005d60:	d304      	bcc.n	8005d6c <__exponent+0x50>
 8005d62:	1a10      	subs	r0, r2, r0
 8005d64:	b003      	add	sp, #12
 8005d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d68:	4613      	mov	r3, r2
 8005d6a:	e7e7      	b.n	8005d3c <__exponent+0x20>
 8005d6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d70:	f804 2b01 	strb.w	r2, [r4], #1
 8005d74:	e7f2      	b.n	8005d5c <__exponent+0x40>
 8005d76:	2330      	movs	r3, #48	; 0x30
 8005d78:	4419      	add	r1, r3
 8005d7a:	7083      	strb	r3, [r0, #2]
 8005d7c:	1d02      	adds	r2, r0, #4
 8005d7e:	70c1      	strb	r1, [r0, #3]
 8005d80:	e7ef      	b.n	8005d62 <__exponent+0x46>
	...

08005d84 <_printf_float>:
 8005d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d88:	b08d      	sub	sp, #52	; 0x34
 8005d8a:	460c      	mov	r4, r1
 8005d8c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8005d90:	4616      	mov	r6, r2
 8005d92:	461f      	mov	r7, r3
 8005d94:	4605      	mov	r5, r0
 8005d96:	f001 f8ef 	bl	8006f78 <_localeconv_r>
 8005d9a:	6803      	ldr	r3, [r0, #0]
 8005d9c:	9304      	str	r3, [sp, #16]
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7fa fa1e 	bl	80001e0 <strlen>
 8005da4:	2300      	movs	r3, #0
 8005da6:	930a      	str	r3, [sp, #40]	; 0x28
 8005da8:	f8d8 3000 	ldr.w	r3, [r8]
 8005dac:	9005      	str	r0, [sp, #20]
 8005dae:	3307      	adds	r3, #7
 8005db0:	f023 0307 	bic.w	r3, r3, #7
 8005db4:	f103 0208 	add.w	r2, r3, #8
 8005db8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005dbc:	f8d4 b000 	ldr.w	fp, [r4]
 8005dc0:	f8c8 2000 	str.w	r2, [r8]
 8005dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005dcc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005dd0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005dd4:	9307      	str	r3, [sp, #28]
 8005dd6:	f8cd 8018 	str.w	r8, [sp, #24]
 8005dda:	f04f 32ff 	mov.w	r2, #4294967295
 8005dde:	4ba7      	ldr	r3, [pc, #668]	; (800607c <_printf_float+0x2f8>)
 8005de0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005de4:	f7fa fe5a 	bl	8000a9c <__aeabi_dcmpun>
 8005de8:	bb70      	cbnz	r0, 8005e48 <_printf_float+0xc4>
 8005dea:	f04f 32ff 	mov.w	r2, #4294967295
 8005dee:	4ba3      	ldr	r3, [pc, #652]	; (800607c <_printf_float+0x2f8>)
 8005df0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005df4:	f7fa fe34 	bl	8000a60 <__aeabi_dcmple>
 8005df8:	bb30      	cbnz	r0, 8005e48 <_printf_float+0xc4>
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	4640      	mov	r0, r8
 8005e00:	4649      	mov	r1, r9
 8005e02:	f7fa fe23 	bl	8000a4c <__aeabi_dcmplt>
 8005e06:	b110      	cbz	r0, 8005e0e <_printf_float+0x8a>
 8005e08:	232d      	movs	r3, #45	; 0x2d
 8005e0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e0e:	4a9c      	ldr	r2, [pc, #624]	; (8006080 <_printf_float+0x2fc>)
 8005e10:	4b9c      	ldr	r3, [pc, #624]	; (8006084 <_printf_float+0x300>)
 8005e12:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005e16:	bf8c      	ite	hi
 8005e18:	4690      	movhi	r8, r2
 8005e1a:	4698      	movls	r8, r3
 8005e1c:	2303      	movs	r3, #3
 8005e1e:	f02b 0204 	bic.w	r2, fp, #4
 8005e22:	6123      	str	r3, [r4, #16]
 8005e24:	6022      	str	r2, [r4, #0]
 8005e26:	f04f 0900 	mov.w	r9, #0
 8005e2a:	9700      	str	r7, [sp, #0]
 8005e2c:	4633      	mov	r3, r6
 8005e2e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005e30:	4621      	mov	r1, r4
 8005e32:	4628      	mov	r0, r5
 8005e34:	f000 f9e6 	bl	8006204 <_printf_common>
 8005e38:	3001      	adds	r0, #1
 8005e3a:	f040 808d 	bne.w	8005f58 <_printf_float+0x1d4>
 8005e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8005e42:	b00d      	add	sp, #52	; 0x34
 8005e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e48:	4642      	mov	r2, r8
 8005e4a:	464b      	mov	r3, r9
 8005e4c:	4640      	mov	r0, r8
 8005e4e:	4649      	mov	r1, r9
 8005e50:	f7fa fe24 	bl	8000a9c <__aeabi_dcmpun>
 8005e54:	b110      	cbz	r0, 8005e5c <_printf_float+0xd8>
 8005e56:	4a8c      	ldr	r2, [pc, #560]	; (8006088 <_printf_float+0x304>)
 8005e58:	4b8c      	ldr	r3, [pc, #560]	; (800608c <_printf_float+0x308>)
 8005e5a:	e7da      	b.n	8005e12 <_printf_float+0x8e>
 8005e5c:	6861      	ldr	r1, [r4, #4]
 8005e5e:	1c4b      	adds	r3, r1, #1
 8005e60:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005e64:	a80a      	add	r0, sp, #40	; 0x28
 8005e66:	d13e      	bne.n	8005ee6 <_printf_float+0x162>
 8005e68:	2306      	movs	r3, #6
 8005e6a:	6063      	str	r3, [r4, #4]
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005e72:	ab09      	add	r3, sp, #36	; 0x24
 8005e74:	9300      	str	r3, [sp, #0]
 8005e76:	ec49 8b10 	vmov	d0, r8, r9
 8005e7a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005e7e:	6022      	str	r2, [r4, #0]
 8005e80:	f8cd a004 	str.w	sl, [sp, #4]
 8005e84:	6861      	ldr	r1, [r4, #4]
 8005e86:	4628      	mov	r0, r5
 8005e88:	f7ff fee7 	bl	8005c5a <__cvt>
 8005e8c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8005e90:	2b47      	cmp	r3, #71	; 0x47
 8005e92:	4680      	mov	r8, r0
 8005e94:	d109      	bne.n	8005eaa <_printf_float+0x126>
 8005e96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e98:	1cd8      	adds	r0, r3, #3
 8005e9a:	db02      	blt.n	8005ea2 <_printf_float+0x11e>
 8005e9c:	6862      	ldr	r2, [r4, #4]
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	dd47      	ble.n	8005f32 <_printf_float+0x1ae>
 8005ea2:	f1aa 0a02 	sub.w	sl, sl, #2
 8005ea6:	fa5f fa8a 	uxtb.w	sl, sl
 8005eaa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005eae:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005eb0:	d824      	bhi.n	8005efc <_printf_float+0x178>
 8005eb2:	3901      	subs	r1, #1
 8005eb4:	4652      	mov	r2, sl
 8005eb6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005eba:	9109      	str	r1, [sp, #36]	; 0x24
 8005ebc:	f7ff ff2e 	bl	8005d1c <__exponent>
 8005ec0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ec2:	1813      	adds	r3, r2, r0
 8005ec4:	2a01      	cmp	r2, #1
 8005ec6:	4681      	mov	r9, r0
 8005ec8:	6123      	str	r3, [r4, #16]
 8005eca:	dc02      	bgt.n	8005ed2 <_printf_float+0x14e>
 8005ecc:	6822      	ldr	r2, [r4, #0]
 8005ece:	07d1      	lsls	r1, r2, #31
 8005ed0:	d501      	bpl.n	8005ed6 <_printf_float+0x152>
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	6123      	str	r3, [r4, #16]
 8005ed6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d0a5      	beq.n	8005e2a <_printf_float+0xa6>
 8005ede:	232d      	movs	r3, #45	; 0x2d
 8005ee0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ee4:	e7a1      	b.n	8005e2a <_printf_float+0xa6>
 8005ee6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005eea:	f000 8177 	beq.w	80061dc <_printf_float+0x458>
 8005eee:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005ef2:	d1bb      	bne.n	8005e6c <_printf_float+0xe8>
 8005ef4:	2900      	cmp	r1, #0
 8005ef6:	d1b9      	bne.n	8005e6c <_printf_float+0xe8>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e7b6      	b.n	8005e6a <_printf_float+0xe6>
 8005efc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8005f00:	d119      	bne.n	8005f36 <_printf_float+0x1b2>
 8005f02:	2900      	cmp	r1, #0
 8005f04:	6863      	ldr	r3, [r4, #4]
 8005f06:	dd0c      	ble.n	8005f22 <_printf_float+0x19e>
 8005f08:	6121      	str	r1, [r4, #16]
 8005f0a:	b913      	cbnz	r3, 8005f12 <_printf_float+0x18e>
 8005f0c:	6822      	ldr	r2, [r4, #0]
 8005f0e:	07d2      	lsls	r2, r2, #31
 8005f10:	d502      	bpl.n	8005f18 <_printf_float+0x194>
 8005f12:	3301      	adds	r3, #1
 8005f14:	440b      	add	r3, r1
 8005f16:	6123      	str	r3, [r4, #16]
 8005f18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f1a:	65a3      	str	r3, [r4, #88]	; 0x58
 8005f1c:	f04f 0900 	mov.w	r9, #0
 8005f20:	e7d9      	b.n	8005ed6 <_printf_float+0x152>
 8005f22:	b913      	cbnz	r3, 8005f2a <_printf_float+0x1a6>
 8005f24:	6822      	ldr	r2, [r4, #0]
 8005f26:	07d0      	lsls	r0, r2, #31
 8005f28:	d501      	bpl.n	8005f2e <_printf_float+0x1aa>
 8005f2a:	3302      	adds	r3, #2
 8005f2c:	e7f3      	b.n	8005f16 <_printf_float+0x192>
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e7f1      	b.n	8005f16 <_printf_float+0x192>
 8005f32:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8005f36:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	db05      	blt.n	8005f4a <_printf_float+0x1c6>
 8005f3e:	6822      	ldr	r2, [r4, #0]
 8005f40:	6123      	str	r3, [r4, #16]
 8005f42:	07d1      	lsls	r1, r2, #31
 8005f44:	d5e8      	bpl.n	8005f18 <_printf_float+0x194>
 8005f46:	3301      	adds	r3, #1
 8005f48:	e7e5      	b.n	8005f16 <_printf_float+0x192>
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	bfd4      	ite	le
 8005f4e:	f1c3 0302 	rsble	r3, r3, #2
 8005f52:	2301      	movgt	r3, #1
 8005f54:	4413      	add	r3, r2
 8005f56:	e7de      	b.n	8005f16 <_printf_float+0x192>
 8005f58:	6823      	ldr	r3, [r4, #0]
 8005f5a:	055a      	lsls	r2, r3, #21
 8005f5c:	d407      	bmi.n	8005f6e <_printf_float+0x1ea>
 8005f5e:	6923      	ldr	r3, [r4, #16]
 8005f60:	4642      	mov	r2, r8
 8005f62:	4631      	mov	r1, r6
 8005f64:	4628      	mov	r0, r5
 8005f66:	47b8      	blx	r7
 8005f68:	3001      	adds	r0, #1
 8005f6a:	d12b      	bne.n	8005fc4 <_printf_float+0x240>
 8005f6c:	e767      	b.n	8005e3e <_printf_float+0xba>
 8005f6e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005f72:	f240 80dc 	bls.w	800612e <_printf_float+0x3aa>
 8005f76:	2200      	movs	r2, #0
 8005f78:	2300      	movs	r3, #0
 8005f7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f7e:	f7fa fd5b 	bl	8000a38 <__aeabi_dcmpeq>
 8005f82:	2800      	cmp	r0, #0
 8005f84:	d033      	beq.n	8005fee <_printf_float+0x26a>
 8005f86:	2301      	movs	r3, #1
 8005f88:	4a41      	ldr	r2, [pc, #260]	; (8006090 <_printf_float+0x30c>)
 8005f8a:	4631      	mov	r1, r6
 8005f8c:	4628      	mov	r0, r5
 8005f8e:	47b8      	blx	r7
 8005f90:	3001      	adds	r0, #1
 8005f92:	f43f af54 	beq.w	8005e3e <_printf_float+0xba>
 8005f96:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	db02      	blt.n	8005fa4 <_printf_float+0x220>
 8005f9e:	6823      	ldr	r3, [r4, #0]
 8005fa0:	07d8      	lsls	r0, r3, #31
 8005fa2:	d50f      	bpl.n	8005fc4 <_printf_float+0x240>
 8005fa4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fa8:	4631      	mov	r1, r6
 8005faa:	4628      	mov	r0, r5
 8005fac:	47b8      	blx	r7
 8005fae:	3001      	adds	r0, #1
 8005fb0:	f43f af45 	beq.w	8005e3e <_printf_float+0xba>
 8005fb4:	f04f 0800 	mov.w	r8, #0
 8005fb8:	f104 091a 	add.w	r9, r4, #26
 8005fbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	4543      	cmp	r3, r8
 8005fc2:	dc09      	bgt.n	8005fd8 <_printf_float+0x254>
 8005fc4:	6823      	ldr	r3, [r4, #0]
 8005fc6:	079b      	lsls	r3, r3, #30
 8005fc8:	f100 8103 	bmi.w	80061d2 <_printf_float+0x44e>
 8005fcc:	68e0      	ldr	r0, [r4, #12]
 8005fce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005fd0:	4298      	cmp	r0, r3
 8005fd2:	bfb8      	it	lt
 8005fd4:	4618      	movlt	r0, r3
 8005fd6:	e734      	b.n	8005e42 <_printf_float+0xbe>
 8005fd8:	2301      	movs	r3, #1
 8005fda:	464a      	mov	r2, r9
 8005fdc:	4631      	mov	r1, r6
 8005fde:	4628      	mov	r0, r5
 8005fe0:	47b8      	blx	r7
 8005fe2:	3001      	adds	r0, #1
 8005fe4:	f43f af2b 	beq.w	8005e3e <_printf_float+0xba>
 8005fe8:	f108 0801 	add.w	r8, r8, #1
 8005fec:	e7e6      	b.n	8005fbc <_printf_float+0x238>
 8005fee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	dc2b      	bgt.n	800604c <_printf_float+0x2c8>
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	4a26      	ldr	r2, [pc, #152]	; (8006090 <_printf_float+0x30c>)
 8005ff8:	4631      	mov	r1, r6
 8005ffa:	4628      	mov	r0, r5
 8005ffc:	47b8      	blx	r7
 8005ffe:	3001      	adds	r0, #1
 8006000:	f43f af1d 	beq.w	8005e3e <_printf_float+0xba>
 8006004:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006006:	b923      	cbnz	r3, 8006012 <_printf_float+0x28e>
 8006008:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800600a:	b913      	cbnz	r3, 8006012 <_printf_float+0x28e>
 800600c:	6823      	ldr	r3, [r4, #0]
 800600e:	07d9      	lsls	r1, r3, #31
 8006010:	d5d8      	bpl.n	8005fc4 <_printf_float+0x240>
 8006012:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006016:	4631      	mov	r1, r6
 8006018:	4628      	mov	r0, r5
 800601a:	47b8      	blx	r7
 800601c:	3001      	adds	r0, #1
 800601e:	f43f af0e 	beq.w	8005e3e <_printf_float+0xba>
 8006022:	f04f 0900 	mov.w	r9, #0
 8006026:	f104 0a1a 	add.w	sl, r4, #26
 800602a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800602c:	425b      	negs	r3, r3
 800602e:	454b      	cmp	r3, r9
 8006030:	dc01      	bgt.n	8006036 <_printf_float+0x2b2>
 8006032:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006034:	e794      	b.n	8005f60 <_printf_float+0x1dc>
 8006036:	2301      	movs	r3, #1
 8006038:	4652      	mov	r2, sl
 800603a:	4631      	mov	r1, r6
 800603c:	4628      	mov	r0, r5
 800603e:	47b8      	blx	r7
 8006040:	3001      	adds	r0, #1
 8006042:	f43f aefc 	beq.w	8005e3e <_printf_float+0xba>
 8006046:	f109 0901 	add.w	r9, r9, #1
 800604a:	e7ee      	b.n	800602a <_printf_float+0x2a6>
 800604c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800604e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006050:	429a      	cmp	r2, r3
 8006052:	bfa8      	it	ge
 8006054:	461a      	movge	r2, r3
 8006056:	2a00      	cmp	r2, #0
 8006058:	4691      	mov	r9, r2
 800605a:	dd07      	ble.n	800606c <_printf_float+0x2e8>
 800605c:	4613      	mov	r3, r2
 800605e:	4631      	mov	r1, r6
 8006060:	4642      	mov	r2, r8
 8006062:	4628      	mov	r0, r5
 8006064:	47b8      	blx	r7
 8006066:	3001      	adds	r0, #1
 8006068:	f43f aee9 	beq.w	8005e3e <_printf_float+0xba>
 800606c:	f104 031a 	add.w	r3, r4, #26
 8006070:	f04f 0b00 	mov.w	fp, #0
 8006074:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006078:	9306      	str	r3, [sp, #24]
 800607a:	e015      	b.n	80060a8 <_printf_float+0x324>
 800607c:	7fefffff 	.word	0x7fefffff
 8006080:	0800770c 	.word	0x0800770c
 8006084:	08007708 	.word	0x08007708
 8006088:	08007714 	.word	0x08007714
 800608c:	08007710 	.word	0x08007710
 8006090:	08007718 	.word	0x08007718
 8006094:	2301      	movs	r3, #1
 8006096:	9a06      	ldr	r2, [sp, #24]
 8006098:	4631      	mov	r1, r6
 800609a:	4628      	mov	r0, r5
 800609c:	47b8      	blx	r7
 800609e:	3001      	adds	r0, #1
 80060a0:	f43f aecd 	beq.w	8005e3e <_printf_float+0xba>
 80060a4:	f10b 0b01 	add.w	fp, fp, #1
 80060a8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80060ac:	ebaa 0309 	sub.w	r3, sl, r9
 80060b0:	455b      	cmp	r3, fp
 80060b2:	dcef      	bgt.n	8006094 <_printf_float+0x310>
 80060b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060b8:	429a      	cmp	r2, r3
 80060ba:	44d0      	add	r8, sl
 80060bc:	db15      	blt.n	80060ea <_printf_float+0x366>
 80060be:	6823      	ldr	r3, [r4, #0]
 80060c0:	07da      	lsls	r2, r3, #31
 80060c2:	d412      	bmi.n	80060ea <_printf_float+0x366>
 80060c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80060c8:	eba3 020a 	sub.w	r2, r3, sl
 80060cc:	eba3 0a01 	sub.w	sl, r3, r1
 80060d0:	4592      	cmp	sl, r2
 80060d2:	bfa8      	it	ge
 80060d4:	4692      	movge	sl, r2
 80060d6:	f1ba 0f00 	cmp.w	sl, #0
 80060da:	dc0e      	bgt.n	80060fa <_printf_float+0x376>
 80060dc:	f04f 0800 	mov.w	r8, #0
 80060e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80060e4:	f104 091a 	add.w	r9, r4, #26
 80060e8:	e019      	b.n	800611e <_printf_float+0x39a>
 80060ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060ee:	4631      	mov	r1, r6
 80060f0:	4628      	mov	r0, r5
 80060f2:	47b8      	blx	r7
 80060f4:	3001      	adds	r0, #1
 80060f6:	d1e5      	bne.n	80060c4 <_printf_float+0x340>
 80060f8:	e6a1      	b.n	8005e3e <_printf_float+0xba>
 80060fa:	4653      	mov	r3, sl
 80060fc:	4642      	mov	r2, r8
 80060fe:	4631      	mov	r1, r6
 8006100:	4628      	mov	r0, r5
 8006102:	47b8      	blx	r7
 8006104:	3001      	adds	r0, #1
 8006106:	d1e9      	bne.n	80060dc <_printf_float+0x358>
 8006108:	e699      	b.n	8005e3e <_printf_float+0xba>
 800610a:	2301      	movs	r3, #1
 800610c:	464a      	mov	r2, r9
 800610e:	4631      	mov	r1, r6
 8006110:	4628      	mov	r0, r5
 8006112:	47b8      	blx	r7
 8006114:	3001      	adds	r0, #1
 8006116:	f43f ae92 	beq.w	8005e3e <_printf_float+0xba>
 800611a:	f108 0801 	add.w	r8, r8, #1
 800611e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006122:	1a9b      	subs	r3, r3, r2
 8006124:	eba3 030a 	sub.w	r3, r3, sl
 8006128:	4543      	cmp	r3, r8
 800612a:	dcee      	bgt.n	800610a <_printf_float+0x386>
 800612c:	e74a      	b.n	8005fc4 <_printf_float+0x240>
 800612e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006130:	2a01      	cmp	r2, #1
 8006132:	dc01      	bgt.n	8006138 <_printf_float+0x3b4>
 8006134:	07db      	lsls	r3, r3, #31
 8006136:	d53a      	bpl.n	80061ae <_printf_float+0x42a>
 8006138:	2301      	movs	r3, #1
 800613a:	4642      	mov	r2, r8
 800613c:	4631      	mov	r1, r6
 800613e:	4628      	mov	r0, r5
 8006140:	47b8      	blx	r7
 8006142:	3001      	adds	r0, #1
 8006144:	f43f ae7b 	beq.w	8005e3e <_printf_float+0xba>
 8006148:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800614c:	4631      	mov	r1, r6
 800614e:	4628      	mov	r0, r5
 8006150:	47b8      	blx	r7
 8006152:	3001      	adds	r0, #1
 8006154:	f108 0801 	add.w	r8, r8, #1
 8006158:	f43f ae71 	beq.w	8005e3e <_printf_float+0xba>
 800615c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800615e:	2200      	movs	r2, #0
 8006160:	f103 3aff 	add.w	sl, r3, #4294967295
 8006164:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006168:	2300      	movs	r3, #0
 800616a:	f7fa fc65 	bl	8000a38 <__aeabi_dcmpeq>
 800616e:	b9c8      	cbnz	r0, 80061a4 <_printf_float+0x420>
 8006170:	4653      	mov	r3, sl
 8006172:	4642      	mov	r2, r8
 8006174:	4631      	mov	r1, r6
 8006176:	4628      	mov	r0, r5
 8006178:	47b8      	blx	r7
 800617a:	3001      	adds	r0, #1
 800617c:	d10e      	bne.n	800619c <_printf_float+0x418>
 800617e:	e65e      	b.n	8005e3e <_printf_float+0xba>
 8006180:	2301      	movs	r3, #1
 8006182:	4652      	mov	r2, sl
 8006184:	4631      	mov	r1, r6
 8006186:	4628      	mov	r0, r5
 8006188:	47b8      	blx	r7
 800618a:	3001      	adds	r0, #1
 800618c:	f43f ae57 	beq.w	8005e3e <_printf_float+0xba>
 8006190:	f108 0801 	add.w	r8, r8, #1
 8006194:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006196:	3b01      	subs	r3, #1
 8006198:	4543      	cmp	r3, r8
 800619a:	dcf1      	bgt.n	8006180 <_printf_float+0x3fc>
 800619c:	464b      	mov	r3, r9
 800619e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80061a2:	e6de      	b.n	8005f62 <_printf_float+0x1de>
 80061a4:	f04f 0800 	mov.w	r8, #0
 80061a8:	f104 0a1a 	add.w	sl, r4, #26
 80061ac:	e7f2      	b.n	8006194 <_printf_float+0x410>
 80061ae:	2301      	movs	r3, #1
 80061b0:	e7df      	b.n	8006172 <_printf_float+0x3ee>
 80061b2:	2301      	movs	r3, #1
 80061b4:	464a      	mov	r2, r9
 80061b6:	4631      	mov	r1, r6
 80061b8:	4628      	mov	r0, r5
 80061ba:	47b8      	blx	r7
 80061bc:	3001      	adds	r0, #1
 80061be:	f43f ae3e 	beq.w	8005e3e <_printf_float+0xba>
 80061c2:	f108 0801 	add.w	r8, r8, #1
 80061c6:	68e3      	ldr	r3, [r4, #12]
 80061c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80061ca:	1a9b      	subs	r3, r3, r2
 80061cc:	4543      	cmp	r3, r8
 80061ce:	dcf0      	bgt.n	80061b2 <_printf_float+0x42e>
 80061d0:	e6fc      	b.n	8005fcc <_printf_float+0x248>
 80061d2:	f04f 0800 	mov.w	r8, #0
 80061d6:	f104 0919 	add.w	r9, r4, #25
 80061da:	e7f4      	b.n	80061c6 <_printf_float+0x442>
 80061dc:	2900      	cmp	r1, #0
 80061de:	f43f ae8b 	beq.w	8005ef8 <_printf_float+0x174>
 80061e2:	2300      	movs	r3, #0
 80061e4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80061e8:	ab09      	add	r3, sp, #36	; 0x24
 80061ea:	9300      	str	r3, [sp, #0]
 80061ec:	ec49 8b10 	vmov	d0, r8, r9
 80061f0:	6022      	str	r2, [r4, #0]
 80061f2:	f8cd a004 	str.w	sl, [sp, #4]
 80061f6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80061fa:	4628      	mov	r0, r5
 80061fc:	f7ff fd2d 	bl	8005c5a <__cvt>
 8006200:	4680      	mov	r8, r0
 8006202:	e648      	b.n	8005e96 <_printf_float+0x112>

08006204 <_printf_common>:
 8006204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006208:	4691      	mov	r9, r2
 800620a:	461f      	mov	r7, r3
 800620c:	688a      	ldr	r2, [r1, #8]
 800620e:	690b      	ldr	r3, [r1, #16]
 8006210:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006214:	4293      	cmp	r3, r2
 8006216:	bfb8      	it	lt
 8006218:	4613      	movlt	r3, r2
 800621a:	f8c9 3000 	str.w	r3, [r9]
 800621e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006222:	4606      	mov	r6, r0
 8006224:	460c      	mov	r4, r1
 8006226:	b112      	cbz	r2, 800622e <_printf_common+0x2a>
 8006228:	3301      	adds	r3, #1
 800622a:	f8c9 3000 	str.w	r3, [r9]
 800622e:	6823      	ldr	r3, [r4, #0]
 8006230:	0699      	lsls	r1, r3, #26
 8006232:	bf42      	ittt	mi
 8006234:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006238:	3302      	addmi	r3, #2
 800623a:	f8c9 3000 	strmi.w	r3, [r9]
 800623e:	6825      	ldr	r5, [r4, #0]
 8006240:	f015 0506 	ands.w	r5, r5, #6
 8006244:	d107      	bne.n	8006256 <_printf_common+0x52>
 8006246:	f104 0a19 	add.w	sl, r4, #25
 800624a:	68e3      	ldr	r3, [r4, #12]
 800624c:	f8d9 2000 	ldr.w	r2, [r9]
 8006250:	1a9b      	subs	r3, r3, r2
 8006252:	42ab      	cmp	r3, r5
 8006254:	dc28      	bgt.n	80062a8 <_printf_common+0xa4>
 8006256:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800625a:	6822      	ldr	r2, [r4, #0]
 800625c:	3300      	adds	r3, #0
 800625e:	bf18      	it	ne
 8006260:	2301      	movne	r3, #1
 8006262:	0692      	lsls	r2, r2, #26
 8006264:	d42d      	bmi.n	80062c2 <_printf_common+0xbe>
 8006266:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800626a:	4639      	mov	r1, r7
 800626c:	4630      	mov	r0, r6
 800626e:	47c0      	blx	r8
 8006270:	3001      	adds	r0, #1
 8006272:	d020      	beq.n	80062b6 <_printf_common+0xb2>
 8006274:	6823      	ldr	r3, [r4, #0]
 8006276:	68e5      	ldr	r5, [r4, #12]
 8006278:	f8d9 2000 	ldr.w	r2, [r9]
 800627c:	f003 0306 	and.w	r3, r3, #6
 8006280:	2b04      	cmp	r3, #4
 8006282:	bf08      	it	eq
 8006284:	1aad      	subeq	r5, r5, r2
 8006286:	68a3      	ldr	r3, [r4, #8]
 8006288:	6922      	ldr	r2, [r4, #16]
 800628a:	bf0c      	ite	eq
 800628c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006290:	2500      	movne	r5, #0
 8006292:	4293      	cmp	r3, r2
 8006294:	bfc4      	itt	gt
 8006296:	1a9b      	subgt	r3, r3, r2
 8006298:	18ed      	addgt	r5, r5, r3
 800629a:	f04f 0900 	mov.w	r9, #0
 800629e:	341a      	adds	r4, #26
 80062a0:	454d      	cmp	r5, r9
 80062a2:	d11a      	bne.n	80062da <_printf_common+0xd6>
 80062a4:	2000      	movs	r0, #0
 80062a6:	e008      	b.n	80062ba <_printf_common+0xb6>
 80062a8:	2301      	movs	r3, #1
 80062aa:	4652      	mov	r2, sl
 80062ac:	4639      	mov	r1, r7
 80062ae:	4630      	mov	r0, r6
 80062b0:	47c0      	blx	r8
 80062b2:	3001      	adds	r0, #1
 80062b4:	d103      	bne.n	80062be <_printf_common+0xba>
 80062b6:	f04f 30ff 	mov.w	r0, #4294967295
 80062ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062be:	3501      	adds	r5, #1
 80062c0:	e7c3      	b.n	800624a <_printf_common+0x46>
 80062c2:	18e1      	adds	r1, r4, r3
 80062c4:	1c5a      	adds	r2, r3, #1
 80062c6:	2030      	movs	r0, #48	; 0x30
 80062c8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062cc:	4422      	add	r2, r4
 80062ce:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062d6:	3302      	adds	r3, #2
 80062d8:	e7c5      	b.n	8006266 <_printf_common+0x62>
 80062da:	2301      	movs	r3, #1
 80062dc:	4622      	mov	r2, r4
 80062de:	4639      	mov	r1, r7
 80062e0:	4630      	mov	r0, r6
 80062e2:	47c0      	blx	r8
 80062e4:	3001      	adds	r0, #1
 80062e6:	d0e6      	beq.n	80062b6 <_printf_common+0xb2>
 80062e8:	f109 0901 	add.w	r9, r9, #1
 80062ec:	e7d8      	b.n	80062a0 <_printf_common+0x9c>

080062ee <quorem>:
 80062ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062f2:	6903      	ldr	r3, [r0, #16]
 80062f4:	690c      	ldr	r4, [r1, #16]
 80062f6:	42a3      	cmp	r3, r4
 80062f8:	4680      	mov	r8, r0
 80062fa:	f2c0 8082 	blt.w	8006402 <quorem+0x114>
 80062fe:	3c01      	subs	r4, #1
 8006300:	f101 0714 	add.w	r7, r1, #20
 8006304:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006308:	f100 0614 	add.w	r6, r0, #20
 800630c:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006310:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006314:	eb06 030c 	add.w	r3, r6, ip
 8006318:	3501      	adds	r5, #1
 800631a:	eb07 090c 	add.w	r9, r7, ip
 800631e:	9301      	str	r3, [sp, #4]
 8006320:	fbb0 f5f5 	udiv	r5, r0, r5
 8006324:	b395      	cbz	r5, 800638c <quorem+0x9e>
 8006326:	f04f 0a00 	mov.w	sl, #0
 800632a:	4638      	mov	r0, r7
 800632c:	46b6      	mov	lr, r6
 800632e:	46d3      	mov	fp, sl
 8006330:	f850 2b04 	ldr.w	r2, [r0], #4
 8006334:	b293      	uxth	r3, r2
 8006336:	fb05 a303 	mla	r3, r5, r3, sl
 800633a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800633e:	b29b      	uxth	r3, r3
 8006340:	ebab 0303 	sub.w	r3, fp, r3
 8006344:	0c12      	lsrs	r2, r2, #16
 8006346:	f8de b000 	ldr.w	fp, [lr]
 800634a:	fb05 a202 	mla	r2, r5, r2, sl
 800634e:	fa13 f38b 	uxtah	r3, r3, fp
 8006352:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006356:	fa1f fb82 	uxth.w	fp, r2
 800635a:	f8de 2000 	ldr.w	r2, [lr]
 800635e:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006362:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006366:	b29b      	uxth	r3, r3
 8006368:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800636c:	4581      	cmp	r9, r0
 800636e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006372:	f84e 3b04 	str.w	r3, [lr], #4
 8006376:	d2db      	bcs.n	8006330 <quorem+0x42>
 8006378:	f856 300c 	ldr.w	r3, [r6, ip]
 800637c:	b933      	cbnz	r3, 800638c <quorem+0x9e>
 800637e:	9b01      	ldr	r3, [sp, #4]
 8006380:	3b04      	subs	r3, #4
 8006382:	429e      	cmp	r6, r3
 8006384:	461a      	mov	r2, r3
 8006386:	d330      	bcc.n	80063ea <quorem+0xfc>
 8006388:	f8c8 4010 	str.w	r4, [r8, #16]
 800638c:	4640      	mov	r0, r8
 800638e:	f001 f81f 	bl	80073d0 <__mcmp>
 8006392:	2800      	cmp	r0, #0
 8006394:	db25      	blt.n	80063e2 <quorem+0xf4>
 8006396:	3501      	adds	r5, #1
 8006398:	4630      	mov	r0, r6
 800639a:	f04f 0c00 	mov.w	ip, #0
 800639e:	f857 2b04 	ldr.w	r2, [r7], #4
 80063a2:	f8d0 e000 	ldr.w	lr, [r0]
 80063a6:	b293      	uxth	r3, r2
 80063a8:	ebac 0303 	sub.w	r3, ip, r3
 80063ac:	0c12      	lsrs	r2, r2, #16
 80063ae:	fa13 f38e 	uxtah	r3, r3, lr
 80063b2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80063b6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063c0:	45b9      	cmp	r9, r7
 80063c2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80063c6:	f840 3b04 	str.w	r3, [r0], #4
 80063ca:	d2e8      	bcs.n	800639e <quorem+0xb0>
 80063cc:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80063d0:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80063d4:	b92a      	cbnz	r2, 80063e2 <quorem+0xf4>
 80063d6:	3b04      	subs	r3, #4
 80063d8:	429e      	cmp	r6, r3
 80063da:	461a      	mov	r2, r3
 80063dc:	d30b      	bcc.n	80063f6 <quorem+0x108>
 80063de:	f8c8 4010 	str.w	r4, [r8, #16]
 80063e2:	4628      	mov	r0, r5
 80063e4:	b003      	add	sp, #12
 80063e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063ea:	6812      	ldr	r2, [r2, #0]
 80063ec:	3b04      	subs	r3, #4
 80063ee:	2a00      	cmp	r2, #0
 80063f0:	d1ca      	bne.n	8006388 <quorem+0x9a>
 80063f2:	3c01      	subs	r4, #1
 80063f4:	e7c5      	b.n	8006382 <quorem+0x94>
 80063f6:	6812      	ldr	r2, [r2, #0]
 80063f8:	3b04      	subs	r3, #4
 80063fa:	2a00      	cmp	r2, #0
 80063fc:	d1ef      	bne.n	80063de <quorem+0xf0>
 80063fe:	3c01      	subs	r4, #1
 8006400:	e7ea      	b.n	80063d8 <quorem+0xea>
 8006402:	2000      	movs	r0, #0
 8006404:	e7ee      	b.n	80063e4 <quorem+0xf6>
	...

08006408 <_dtoa_r>:
 8006408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800640c:	ec57 6b10 	vmov	r6, r7, d0
 8006410:	b097      	sub	sp, #92	; 0x5c
 8006412:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006414:	9106      	str	r1, [sp, #24]
 8006416:	4604      	mov	r4, r0
 8006418:	920b      	str	r2, [sp, #44]	; 0x2c
 800641a:	9312      	str	r3, [sp, #72]	; 0x48
 800641c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006420:	e9cd 6700 	strd	r6, r7, [sp]
 8006424:	b93d      	cbnz	r5, 8006436 <_dtoa_r+0x2e>
 8006426:	2010      	movs	r0, #16
 8006428:	f000 fdb4 	bl	8006f94 <malloc>
 800642c:	6260      	str	r0, [r4, #36]	; 0x24
 800642e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006432:	6005      	str	r5, [r0, #0]
 8006434:	60c5      	str	r5, [r0, #12]
 8006436:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006438:	6819      	ldr	r1, [r3, #0]
 800643a:	b151      	cbz	r1, 8006452 <_dtoa_r+0x4a>
 800643c:	685a      	ldr	r2, [r3, #4]
 800643e:	604a      	str	r2, [r1, #4]
 8006440:	2301      	movs	r3, #1
 8006442:	4093      	lsls	r3, r2
 8006444:	608b      	str	r3, [r1, #8]
 8006446:	4620      	mov	r0, r4
 8006448:	f000 fde0 	bl	800700c <_Bfree>
 800644c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800644e:	2200      	movs	r2, #0
 8006450:	601a      	str	r2, [r3, #0]
 8006452:	1e3b      	subs	r3, r7, #0
 8006454:	bfbb      	ittet	lt
 8006456:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800645a:	9301      	strlt	r3, [sp, #4]
 800645c:	2300      	movge	r3, #0
 800645e:	2201      	movlt	r2, #1
 8006460:	bfac      	ite	ge
 8006462:	f8c8 3000 	strge.w	r3, [r8]
 8006466:	f8c8 2000 	strlt.w	r2, [r8]
 800646a:	4baf      	ldr	r3, [pc, #700]	; (8006728 <_dtoa_r+0x320>)
 800646c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006470:	ea33 0308 	bics.w	r3, r3, r8
 8006474:	d114      	bne.n	80064a0 <_dtoa_r+0x98>
 8006476:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006478:	f242 730f 	movw	r3, #9999	; 0x270f
 800647c:	6013      	str	r3, [r2, #0]
 800647e:	9b00      	ldr	r3, [sp, #0]
 8006480:	b923      	cbnz	r3, 800648c <_dtoa_r+0x84>
 8006482:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006486:	2800      	cmp	r0, #0
 8006488:	f000 8542 	beq.w	8006f10 <_dtoa_r+0xb08>
 800648c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800648e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800673c <_dtoa_r+0x334>
 8006492:	2b00      	cmp	r3, #0
 8006494:	f000 8544 	beq.w	8006f20 <_dtoa_r+0xb18>
 8006498:	f10b 0303 	add.w	r3, fp, #3
 800649c:	f000 bd3e 	b.w	8006f1c <_dtoa_r+0xb14>
 80064a0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80064a4:	2200      	movs	r2, #0
 80064a6:	2300      	movs	r3, #0
 80064a8:	4630      	mov	r0, r6
 80064aa:	4639      	mov	r1, r7
 80064ac:	f7fa fac4 	bl	8000a38 <__aeabi_dcmpeq>
 80064b0:	4681      	mov	r9, r0
 80064b2:	b168      	cbz	r0, 80064d0 <_dtoa_r+0xc8>
 80064b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80064b6:	2301      	movs	r3, #1
 80064b8:	6013      	str	r3, [r2, #0]
 80064ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064bc:	2b00      	cmp	r3, #0
 80064be:	f000 8524 	beq.w	8006f0a <_dtoa_r+0xb02>
 80064c2:	4b9a      	ldr	r3, [pc, #616]	; (800672c <_dtoa_r+0x324>)
 80064c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80064c6:	f103 3bff 	add.w	fp, r3, #4294967295
 80064ca:	6013      	str	r3, [r2, #0]
 80064cc:	f000 bd28 	b.w	8006f20 <_dtoa_r+0xb18>
 80064d0:	aa14      	add	r2, sp, #80	; 0x50
 80064d2:	a915      	add	r1, sp, #84	; 0x54
 80064d4:	ec47 6b10 	vmov	d0, r6, r7
 80064d8:	4620      	mov	r0, r4
 80064da:	f000 fff0 	bl	80074be <__d2b>
 80064de:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80064e2:	9004      	str	r0, [sp, #16]
 80064e4:	2d00      	cmp	r5, #0
 80064e6:	d07c      	beq.n	80065e2 <_dtoa_r+0x1da>
 80064e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80064ec:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80064f0:	46b2      	mov	sl, r6
 80064f2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80064f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80064fa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80064fe:	2200      	movs	r2, #0
 8006500:	4b8b      	ldr	r3, [pc, #556]	; (8006730 <_dtoa_r+0x328>)
 8006502:	4650      	mov	r0, sl
 8006504:	4659      	mov	r1, fp
 8006506:	f7f9 fe77 	bl	80001f8 <__aeabi_dsub>
 800650a:	a381      	add	r3, pc, #516	; (adr r3, 8006710 <_dtoa_r+0x308>)
 800650c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006510:	f7fa f82a 	bl	8000568 <__aeabi_dmul>
 8006514:	a380      	add	r3, pc, #512	; (adr r3, 8006718 <_dtoa_r+0x310>)
 8006516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800651a:	f7f9 fe6f 	bl	80001fc <__adddf3>
 800651e:	4606      	mov	r6, r0
 8006520:	4628      	mov	r0, r5
 8006522:	460f      	mov	r7, r1
 8006524:	f7f9 ffb6 	bl	8000494 <__aeabi_i2d>
 8006528:	a37d      	add	r3, pc, #500	; (adr r3, 8006720 <_dtoa_r+0x318>)
 800652a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800652e:	f7fa f81b 	bl	8000568 <__aeabi_dmul>
 8006532:	4602      	mov	r2, r0
 8006534:	460b      	mov	r3, r1
 8006536:	4630      	mov	r0, r6
 8006538:	4639      	mov	r1, r7
 800653a:	f7f9 fe5f 	bl	80001fc <__adddf3>
 800653e:	4606      	mov	r6, r0
 8006540:	460f      	mov	r7, r1
 8006542:	f7fa fac1 	bl	8000ac8 <__aeabi_d2iz>
 8006546:	2200      	movs	r2, #0
 8006548:	4682      	mov	sl, r0
 800654a:	2300      	movs	r3, #0
 800654c:	4630      	mov	r0, r6
 800654e:	4639      	mov	r1, r7
 8006550:	f7fa fa7c 	bl	8000a4c <__aeabi_dcmplt>
 8006554:	b148      	cbz	r0, 800656a <_dtoa_r+0x162>
 8006556:	4650      	mov	r0, sl
 8006558:	f7f9 ff9c 	bl	8000494 <__aeabi_i2d>
 800655c:	4632      	mov	r2, r6
 800655e:	463b      	mov	r3, r7
 8006560:	f7fa fa6a 	bl	8000a38 <__aeabi_dcmpeq>
 8006564:	b908      	cbnz	r0, 800656a <_dtoa_r+0x162>
 8006566:	f10a 3aff 	add.w	sl, sl, #4294967295
 800656a:	f1ba 0f16 	cmp.w	sl, #22
 800656e:	d859      	bhi.n	8006624 <_dtoa_r+0x21c>
 8006570:	4970      	ldr	r1, [pc, #448]	; (8006734 <_dtoa_r+0x32c>)
 8006572:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006576:	e9dd 2300 	ldrd	r2, r3, [sp]
 800657a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800657e:	f7fa fa83 	bl	8000a88 <__aeabi_dcmpgt>
 8006582:	2800      	cmp	r0, #0
 8006584:	d050      	beq.n	8006628 <_dtoa_r+0x220>
 8006586:	f10a 3aff 	add.w	sl, sl, #4294967295
 800658a:	2300      	movs	r3, #0
 800658c:	930f      	str	r3, [sp, #60]	; 0x3c
 800658e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006590:	1b5d      	subs	r5, r3, r5
 8006592:	f1b5 0801 	subs.w	r8, r5, #1
 8006596:	bf49      	itett	mi
 8006598:	f1c5 0301 	rsbmi	r3, r5, #1
 800659c:	2300      	movpl	r3, #0
 800659e:	9305      	strmi	r3, [sp, #20]
 80065a0:	f04f 0800 	movmi.w	r8, #0
 80065a4:	bf58      	it	pl
 80065a6:	9305      	strpl	r3, [sp, #20]
 80065a8:	f1ba 0f00 	cmp.w	sl, #0
 80065ac:	db3e      	blt.n	800662c <_dtoa_r+0x224>
 80065ae:	2300      	movs	r3, #0
 80065b0:	44d0      	add	r8, sl
 80065b2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80065b6:	9307      	str	r3, [sp, #28]
 80065b8:	9b06      	ldr	r3, [sp, #24]
 80065ba:	2b09      	cmp	r3, #9
 80065bc:	f200 8090 	bhi.w	80066e0 <_dtoa_r+0x2d8>
 80065c0:	2b05      	cmp	r3, #5
 80065c2:	bfc4      	itt	gt
 80065c4:	3b04      	subgt	r3, #4
 80065c6:	9306      	strgt	r3, [sp, #24]
 80065c8:	9b06      	ldr	r3, [sp, #24]
 80065ca:	f1a3 0302 	sub.w	r3, r3, #2
 80065ce:	bfcc      	ite	gt
 80065d0:	2500      	movgt	r5, #0
 80065d2:	2501      	movle	r5, #1
 80065d4:	2b03      	cmp	r3, #3
 80065d6:	f200 808f 	bhi.w	80066f8 <_dtoa_r+0x2f0>
 80065da:	e8df f003 	tbb	[pc, r3]
 80065de:	7f7d      	.short	0x7f7d
 80065e0:	7131      	.short	0x7131
 80065e2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80065e6:	441d      	add	r5, r3
 80065e8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80065ec:	2820      	cmp	r0, #32
 80065ee:	dd13      	ble.n	8006618 <_dtoa_r+0x210>
 80065f0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80065f4:	9b00      	ldr	r3, [sp, #0]
 80065f6:	fa08 f800 	lsl.w	r8, r8, r0
 80065fa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80065fe:	fa23 f000 	lsr.w	r0, r3, r0
 8006602:	ea48 0000 	orr.w	r0, r8, r0
 8006606:	f7f9 ff35 	bl	8000474 <__aeabi_ui2d>
 800660a:	2301      	movs	r3, #1
 800660c:	4682      	mov	sl, r0
 800660e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8006612:	3d01      	subs	r5, #1
 8006614:	9313      	str	r3, [sp, #76]	; 0x4c
 8006616:	e772      	b.n	80064fe <_dtoa_r+0xf6>
 8006618:	9b00      	ldr	r3, [sp, #0]
 800661a:	f1c0 0020 	rsb	r0, r0, #32
 800661e:	fa03 f000 	lsl.w	r0, r3, r0
 8006622:	e7f0      	b.n	8006606 <_dtoa_r+0x1fe>
 8006624:	2301      	movs	r3, #1
 8006626:	e7b1      	b.n	800658c <_dtoa_r+0x184>
 8006628:	900f      	str	r0, [sp, #60]	; 0x3c
 800662a:	e7b0      	b.n	800658e <_dtoa_r+0x186>
 800662c:	9b05      	ldr	r3, [sp, #20]
 800662e:	eba3 030a 	sub.w	r3, r3, sl
 8006632:	9305      	str	r3, [sp, #20]
 8006634:	f1ca 0300 	rsb	r3, sl, #0
 8006638:	9307      	str	r3, [sp, #28]
 800663a:	2300      	movs	r3, #0
 800663c:	930e      	str	r3, [sp, #56]	; 0x38
 800663e:	e7bb      	b.n	80065b8 <_dtoa_r+0x1b0>
 8006640:	2301      	movs	r3, #1
 8006642:	930a      	str	r3, [sp, #40]	; 0x28
 8006644:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006646:	2b00      	cmp	r3, #0
 8006648:	dd59      	ble.n	80066fe <_dtoa_r+0x2f6>
 800664a:	9302      	str	r3, [sp, #8]
 800664c:	4699      	mov	r9, r3
 800664e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006650:	2200      	movs	r2, #0
 8006652:	6072      	str	r2, [r6, #4]
 8006654:	2204      	movs	r2, #4
 8006656:	f102 0014 	add.w	r0, r2, #20
 800665a:	4298      	cmp	r0, r3
 800665c:	6871      	ldr	r1, [r6, #4]
 800665e:	d953      	bls.n	8006708 <_dtoa_r+0x300>
 8006660:	4620      	mov	r0, r4
 8006662:	f000 fc9f 	bl	8006fa4 <_Balloc>
 8006666:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006668:	6030      	str	r0, [r6, #0]
 800666a:	f1b9 0f0e 	cmp.w	r9, #14
 800666e:	f8d3 b000 	ldr.w	fp, [r3]
 8006672:	f200 80e6 	bhi.w	8006842 <_dtoa_r+0x43a>
 8006676:	2d00      	cmp	r5, #0
 8006678:	f000 80e3 	beq.w	8006842 <_dtoa_r+0x43a>
 800667c:	ed9d 7b00 	vldr	d7, [sp]
 8006680:	f1ba 0f00 	cmp.w	sl, #0
 8006684:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8006688:	dd74      	ble.n	8006774 <_dtoa_r+0x36c>
 800668a:	4a2a      	ldr	r2, [pc, #168]	; (8006734 <_dtoa_r+0x32c>)
 800668c:	f00a 030f 	and.w	r3, sl, #15
 8006690:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006694:	ed93 7b00 	vldr	d7, [r3]
 8006698:	ea4f 162a 	mov.w	r6, sl, asr #4
 800669c:	06f0      	lsls	r0, r6, #27
 800669e:	ed8d 7b08 	vstr	d7, [sp, #32]
 80066a2:	d565      	bpl.n	8006770 <_dtoa_r+0x368>
 80066a4:	4b24      	ldr	r3, [pc, #144]	; (8006738 <_dtoa_r+0x330>)
 80066a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80066aa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80066ae:	f7fa f885 	bl	80007bc <__aeabi_ddiv>
 80066b2:	e9cd 0100 	strd	r0, r1, [sp]
 80066b6:	f006 060f 	and.w	r6, r6, #15
 80066ba:	2503      	movs	r5, #3
 80066bc:	4f1e      	ldr	r7, [pc, #120]	; (8006738 <_dtoa_r+0x330>)
 80066be:	e04c      	b.n	800675a <_dtoa_r+0x352>
 80066c0:	2301      	movs	r3, #1
 80066c2:	930a      	str	r3, [sp, #40]	; 0x28
 80066c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066c6:	4453      	add	r3, sl
 80066c8:	f103 0901 	add.w	r9, r3, #1
 80066cc:	9302      	str	r3, [sp, #8]
 80066ce:	464b      	mov	r3, r9
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	bfb8      	it	lt
 80066d4:	2301      	movlt	r3, #1
 80066d6:	e7ba      	b.n	800664e <_dtoa_r+0x246>
 80066d8:	2300      	movs	r3, #0
 80066da:	e7b2      	b.n	8006642 <_dtoa_r+0x23a>
 80066dc:	2300      	movs	r3, #0
 80066de:	e7f0      	b.n	80066c2 <_dtoa_r+0x2ba>
 80066e0:	2501      	movs	r5, #1
 80066e2:	2300      	movs	r3, #0
 80066e4:	9306      	str	r3, [sp, #24]
 80066e6:	950a      	str	r5, [sp, #40]	; 0x28
 80066e8:	f04f 33ff 	mov.w	r3, #4294967295
 80066ec:	9302      	str	r3, [sp, #8]
 80066ee:	4699      	mov	r9, r3
 80066f0:	2200      	movs	r2, #0
 80066f2:	2312      	movs	r3, #18
 80066f4:	920b      	str	r2, [sp, #44]	; 0x2c
 80066f6:	e7aa      	b.n	800664e <_dtoa_r+0x246>
 80066f8:	2301      	movs	r3, #1
 80066fa:	930a      	str	r3, [sp, #40]	; 0x28
 80066fc:	e7f4      	b.n	80066e8 <_dtoa_r+0x2e0>
 80066fe:	2301      	movs	r3, #1
 8006700:	9302      	str	r3, [sp, #8]
 8006702:	4699      	mov	r9, r3
 8006704:	461a      	mov	r2, r3
 8006706:	e7f5      	b.n	80066f4 <_dtoa_r+0x2ec>
 8006708:	3101      	adds	r1, #1
 800670a:	6071      	str	r1, [r6, #4]
 800670c:	0052      	lsls	r2, r2, #1
 800670e:	e7a2      	b.n	8006656 <_dtoa_r+0x24e>
 8006710:	636f4361 	.word	0x636f4361
 8006714:	3fd287a7 	.word	0x3fd287a7
 8006718:	8b60c8b3 	.word	0x8b60c8b3
 800671c:	3fc68a28 	.word	0x3fc68a28
 8006720:	509f79fb 	.word	0x509f79fb
 8006724:	3fd34413 	.word	0x3fd34413
 8006728:	7ff00000 	.word	0x7ff00000
 800672c:	08007719 	.word	0x08007719
 8006730:	3ff80000 	.word	0x3ff80000
 8006734:	08007750 	.word	0x08007750
 8006738:	08007728 	.word	0x08007728
 800673c:	08007723 	.word	0x08007723
 8006740:	07f1      	lsls	r1, r6, #31
 8006742:	d508      	bpl.n	8006756 <_dtoa_r+0x34e>
 8006744:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006748:	e9d7 2300 	ldrd	r2, r3, [r7]
 800674c:	f7f9 ff0c 	bl	8000568 <__aeabi_dmul>
 8006750:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006754:	3501      	adds	r5, #1
 8006756:	1076      	asrs	r6, r6, #1
 8006758:	3708      	adds	r7, #8
 800675a:	2e00      	cmp	r6, #0
 800675c:	d1f0      	bne.n	8006740 <_dtoa_r+0x338>
 800675e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006762:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006766:	f7fa f829 	bl	80007bc <__aeabi_ddiv>
 800676a:	e9cd 0100 	strd	r0, r1, [sp]
 800676e:	e01a      	b.n	80067a6 <_dtoa_r+0x39e>
 8006770:	2502      	movs	r5, #2
 8006772:	e7a3      	b.n	80066bc <_dtoa_r+0x2b4>
 8006774:	f000 80a0 	beq.w	80068b8 <_dtoa_r+0x4b0>
 8006778:	f1ca 0600 	rsb	r6, sl, #0
 800677c:	4b9f      	ldr	r3, [pc, #636]	; (80069fc <_dtoa_r+0x5f4>)
 800677e:	4fa0      	ldr	r7, [pc, #640]	; (8006a00 <_dtoa_r+0x5f8>)
 8006780:	f006 020f 	and.w	r2, r6, #15
 8006784:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800678c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006790:	f7f9 feea 	bl	8000568 <__aeabi_dmul>
 8006794:	e9cd 0100 	strd	r0, r1, [sp]
 8006798:	1136      	asrs	r6, r6, #4
 800679a:	2300      	movs	r3, #0
 800679c:	2502      	movs	r5, #2
 800679e:	2e00      	cmp	r6, #0
 80067a0:	d17f      	bne.n	80068a2 <_dtoa_r+0x49a>
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1e1      	bne.n	800676a <_dtoa_r+0x362>
 80067a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	f000 8087 	beq.w	80068bc <_dtoa_r+0x4b4>
 80067ae:	e9dd 6700 	ldrd	r6, r7, [sp]
 80067b2:	2200      	movs	r2, #0
 80067b4:	4b93      	ldr	r3, [pc, #588]	; (8006a04 <_dtoa_r+0x5fc>)
 80067b6:	4630      	mov	r0, r6
 80067b8:	4639      	mov	r1, r7
 80067ba:	f7fa f947 	bl	8000a4c <__aeabi_dcmplt>
 80067be:	2800      	cmp	r0, #0
 80067c0:	d07c      	beq.n	80068bc <_dtoa_r+0x4b4>
 80067c2:	f1b9 0f00 	cmp.w	r9, #0
 80067c6:	d079      	beq.n	80068bc <_dtoa_r+0x4b4>
 80067c8:	9b02      	ldr	r3, [sp, #8]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	dd35      	ble.n	800683a <_dtoa_r+0x432>
 80067ce:	f10a 33ff 	add.w	r3, sl, #4294967295
 80067d2:	9308      	str	r3, [sp, #32]
 80067d4:	4639      	mov	r1, r7
 80067d6:	2200      	movs	r2, #0
 80067d8:	4b8b      	ldr	r3, [pc, #556]	; (8006a08 <_dtoa_r+0x600>)
 80067da:	4630      	mov	r0, r6
 80067dc:	f7f9 fec4 	bl	8000568 <__aeabi_dmul>
 80067e0:	e9cd 0100 	strd	r0, r1, [sp]
 80067e4:	9f02      	ldr	r7, [sp, #8]
 80067e6:	3501      	adds	r5, #1
 80067e8:	4628      	mov	r0, r5
 80067ea:	f7f9 fe53 	bl	8000494 <__aeabi_i2d>
 80067ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80067f2:	f7f9 feb9 	bl	8000568 <__aeabi_dmul>
 80067f6:	2200      	movs	r2, #0
 80067f8:	4b84      	ldr	r3, [pc, #528]	; (8006a0c <_dtoa_r+0x604>)
 80067fa:	f7f9 fcff 	bl	80001fc <__adddf3>
 80067fe:	4605      	mov	r5, r0
 8006800:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006804:	2f00      	cmp	r7, #0
 8006806:	d15d      	bne.n	80068c4 <_dtoa_r+0x4bc>
 8006808:	2200      	movs	r2, #0
 800680a:	4b81      	ldr	r3, [pc, #516]	; (8006a10 <_dtoa_r+0x608>)
 800680c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006810:	f7f9 fcf2 	bl	80001f8 <__aeabi_dsub>
 8006814:	462a      	mov	r2, r5
 8006816:	4633      	mov	r3, r6
 8006818:	e9cd 0100 	strd	r0, r1, [sp]
 800681c:	f7fa f934 	bl	8000a88 <__aeabi_dcmpgt>
 8006820:	2800      	cmp	r0, #0
 8006822:	f040 8288 	bne.w	8006d36 <_dtoa_r+0x92e>
 8006826:	462a      	mov	r2, r5
 8006828:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800682c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006830:	f7fa f90c 	bl	8000a4c <__aeabi_dcmplt>
 8006834:	2800      	cmp	r0, #0
 8006836:	f040 827c 	bne.w	8006d32 <_dtoa_r+0x92a>
 800683a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800683e:	e9cd 2300 	strd	r2, r3, [sp]
 8006842:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006844:	2b00      	cmp	r3, #0
 8006846:	f2c0 8150 	blt.w	8006aea <_dtoa_r+0x6e2>
 800684a:	f1ba 0f0e 	cmp.w	sl, #14
 800684e:	f300 814c 	bgt.w	8006aea <_dtoa_r+0x6e2>
 8006852:	4b6a      	ldr	r3, [pc, #424]	; (80069fc <_dtoa_r+0x5f4>)
 8006854:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006858:	ed93 7b00 	vldr	d7, [r3]
 800685c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800685e:	2b00      	cmp	r3, #0
 8006860:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006864:	f280 80d8 	bge.w	8006a18 <_dtoa_r+0x610>
 8006868:	f1b9 0f00 	cmp.w	r9, #0
 800686c:	f300 80d4 	bgt.w	8006a18 <_dtoa_r+0x610>
 8006870:	f040 825e 	bne.w	8006d30 <_dtoa_r+0x928>
 8006874:	2200      	movs	r2, #0
 8006876:	4b66      	ldr	r3, [pc, #408]	; (8006a10 <_dtoa_r+0x608>)
 8006878:	ec51 0b17 	vmov	r0, r1, d7
 800687c:	f7f9 fe74 	bl	8000568 <__aeabi_dmul>
 8006880:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006884:	f7fa f8f6 	bl	8000a74 <__aeabi_dcmpge>
 8006888:	464f      	mov	r7, r9
 800688a:	464e      	mov	r6, r9
 800688c:	2800      	cmp	r0, #0
 800688e:	f040 8234 	bne.w	8006cfa <_dtoa_r+0x8f2>
 8006892:	2331      	movs	r3, #49	; 0x31
 8006894:	f10b 0501 	add.w	r5, fp, #1
 8006898:	f88b 3000 	strb.w	r3, [fp]
 800689c:	f10a 0a01 	add.w	sl, sl, #1
 80068a0:	e22f      	b.n	8006d02 <_dtoa_r+0x8fa>
 80068a2:	07f2      	lsls	r2, r6, #31
 80068a4:	d505      	bpl.n	80068b2 <_dtoa_r+0x4aa>
 80068a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068aa:	f7f9 fe5d 	bl	8000568 <__aeabi_dmul>
 80068ae:	3501      	adds	r5, #1
 80068b0:	2301      	movs	r3, #1
 80068b2:	1076      	asrs	r6, r6, #1
 80068b4:	3708      	adds	r7, #8
 80068b6:	e772      	b.n	800679e <_dtoa_r+0x396>
 80068b8:	2502      	movs	r5, #2
 80068ba:	e774      	b.n	80067a6 <_dtoa_r+0x39e>
 80068bc:	f8cd a020 	str.w	sl, [sp, #32]
 80068c0:	464f      	mov	r7, r9
 80068c2:	e791      	b.n	80067e8 <_dtoa_r+0x3e0>
 80068c4:	4b4d      	ldr	r3, [pc, #308]	; (80069fc <_dtoa_r+0x5f4>)
 80068c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068ca:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80068ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d047      	beq.n	8006964 <_dtoa_r+0x55c>
 80068d4:	4602      	mov	r2, r0
 80068d6:	460b      	mov	r3, r1
 80068d8:	2000      	movs	r0, #0
 80068da:	494e      	ldr	r1, [pc, #312]	; (8006a14 <_dtoa_r+0x60c>)
 80068dc:	f7f9 ff6e 	bl	80007bc <__aeabi_ddiv>
 80068e0:	462a      	mov	r2, r5
 80068e2:	4633      	mov	r3, r6
 80068e4:	f7f9 fc88 	bl	80001f8 <__aeabi_dsub>
 80068e8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80068ec:	465d      	mov	r5, fp
 80068ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 80068f2:	f7fa f8e9 	bl	8000ac8 <__aeabi_d2iz>
 80068f6:	4606      	mov	r6, r0
 80068f8:	f7f9 fdcc 	bl	8000494 <__aeabi_i2d>
 80068fc:	4602      	mov	r2, r0
 80068fe:	460b      	mov	r3, r1
 8006900:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006904:	f7f9 fc78 	bl	80001f8 <__aeabi_dsub>
 8006908:	3630      	adds	r6, #48	; 0x30
 800690a:	f805 6b01 	strb.w	r6, [r5], #1
 800690e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006912:	e9cd 0100 	strd	r0, r1, [sp]
 8006916:	f7fa f899 	bl	8000a4c <__aeabi_dcmplt>
 800691a:	2800      	cmp	r0, #0
 800691c:	d163      	bne.n	80069e6 <_dtoa_r+0x5de>
 800691e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006922:	2000      	movs	r0, #0
 8006924:	4937      	ldr	r1, [pc, #220]	; (8006a04 <_dtoa_r+0x5fc>)
 8006926:	f7f9 fc67 	bl	80001f8 <__aeabi_dsub>
 800692a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800692e:	f7fa f88d 	bl	8000a4c <__aeabi_dcmplt>
 8006932:	2800      	cmp	r0, #0
 8006934:	f040 80b7 	bne.w	8006aa6 <_dtoa_r+0x69e>
 8006938:	eba5 030b 	sub.w	r3, r5, fp
 800693c:	429f      	cmp	r7, r3
 800693e:	f77f af7c 	ble.w	800683a <_dtoa_r+0x432>
 8006942:	2200      	movs	r2, #0
 8006944:	4b30      	ldr	r3, [pc, #192]	; (8006a08 <_dtoa_r+0x600>)
 8006946:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800694a:	f7f9 fe0d 	bl	8000568 <__aeabi_dmul>
 800694e:	2200      	movs	r2, #0
 8006950:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006954:	4b2c      	ldr	r3, [pc, #176]	; (8006a08 <_dtoa_r+0x600>)
 8006956:	e9dd 0100 	ldrd	r0, r1, [sp]
 800695a:	f7f9 fe05 	bl	8000568 <__aeabi_dmul>
 800695e:	e9cd 0100 	strd	r0, r1, [sp]
 8006962:	e7c4      	b.n	80068ee <_dtoa_r+0x4e6>
 8006964:	462a      	mov	r2, r5
 8006966:	4633      	mov	r3, r6
 8006968:	f7f9 fdfe 	bl	8000568 <__aeabi_dmul>
 800696c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006970:	eb0b 0507 	add.w	r5, fp, r7
 8006974:	465e      	mov	r6, fp
 8006976:	e9dd 0100 	ldrd	r0, r1, [sp]
 800697a:	f7fa f8a5 	bl	8000ac8 <__aeabi_d2iz>
 800697e:	4607      	mov	r7, r0
 8006980:	f7f9 fd88 	bl	8000494 <__aeabi_i2d>
 8006984:	3730      	adds	r7, #48	; 0x30
 8006986:	4602      	mov	r2, r0
 8006988:	460b      	mov	r3, r1
 800698a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800698e:	f7f9 fc33 	bl	80001f8 <__aeabi_dsub>
 8006992:	f806 7b01 	strb.w	r7, [r6], #1
 8006996:	42ae      	cmp	r6, r5
 8006998:	e9cd 0100 	strd	r0, r1, [sp]
 800699c:	f04f 0200 	mov.w	r2, #0
 80069a0:	d126      	bne.n	80069f0 <_dtoa_r+0x5e8>
 80069a2:	4b1c      	ldr	r3, [pc, #112]	; (8006a14 <_dtoa_r+0x60c>)
 80069a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80069a8:	f7f9 fc28 	bl	80001fc <__adddf3>
 80069ac:	4602      	mov	r2, r0
 80069ae:	460b      	mov	r3, r1
 80069b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80069b4:	f7fa f868 	bl	8000a88 <__aeabi_dcmpgt>
 80069b8:	2800      	cmp	r0, #0
 80069ba:	d174      	bne.n	8006aa6 <_dtoa_r+0x69e>
 80069bc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80069c0:	2000      	movs	r0, #0
 80069c2:	4914      	ldr	r1, [pc, #80]	; (8006a14 <_dtoa_r+0x60c>)
 80069c4:	f7f9 fc18 	bl	80001f8 <__aeabi_dsub>
 80069c8:	4602      	mov	r2, r0
 80069ca:	460b      	mov	r3, r1
 80069cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80069d0:	f7fa f83c 	bl	8000a4c <__aeabi_dcmplt>
 80069d4:	2800      	cmp	r0, #0
 80069d6:	f43f af30 	beq.w	800683a <_dtoa_r+0x432>
 80069da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80069de:	2b30      	cmp	r3, #48	; 0x30
 80069e0:	f105 32ff 	add.w	r2, r5, #4294967295
 80069e4:	d002      	beq.n	80069ec <_dtoa_r+0x5e4>
 80069e6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80069ea:	e04a      	b.n	8006a82 <_dtoa_r+0x67a>
 80069ec:	4615      	mov	r5, r2
 80069ee:	e7f4      	b.n	80069da <_dtoa_r+0x5d2>
 80069f0:	4b05      	ldr	r3, [pc, #20]	; (8006a08 <_dtoa_r+0x600>)
 80069f2:	f7f9 fdb9 	bl	8000568 <__aeabi_dmul>
 80069f6:	e9cd 0100 	strd	r0, r1, [sp]
 80069fa:	e7bc      	b.n	8006976 <_dtoa_r+0x56e>
 80069fc:	08007750 	.word	0x08007750
 8006a00:	08007728 	.word	0x08007728
 8006a04:	3ff00000 	.word	0x3ff00000
 8006a08:	40240000 	.word	0x40240000
 8006a0c:	401c0000 	.word	0x401c0000
 8006a10:	40140000 	.word	0x40140000
 8006a14:	3fe00000 	.word	0x3fe00000
 8006a18:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006a1c:	465d      	mov	r5, fp
 8006a1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a22:	4630      	mov	r0, r6
 8006a24:	4639      	mov	r1, r7
 8006a26:	f7f9 fec9 	bl	80007bc <__aeabi_ddiv>
 8006a2a:	f7fa f84d 	bl	8000ac8 <__aeabi_d2iz>
 8006a2e:	4680      	mov	r8, r0
 8006a30:	f7f9 fd30 	bl	8000494 <__aeabi_i2d>
 8006a34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a38:	f7f9 fd96 	bl	8000568 <__aeabi_dmul>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	460b      	mov	r3, r1
 8006a40:	4630      	mov	r0, r6
 8006a42:	4639      	mov	r1, r7
 8006a44:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8006a48:	f7f9 fbd6 	bl	80001f8 <__aeabi_dsub>
 8006a4c:	f805 6b01 	strb.w	r6, [r5], #1
 8006a50:	eba5 060b 	sub.w	r6, r5, fp
 8006a54:	45b1      	cmp	r9, r6
 8006a56:	4602      	mov	r2, r0
 8006a58:	460b      	mov	r3, r1
 8006a5a:	d139      	bne.n	8006ad0 <_dtoa_r+0x6c8>
 8006a5c:	f7f9 fbce 	bl	80001fc <__adddf3>
 8006a60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a64:	4606      	mov	r6, r0
 8006a66:	460f      	mov	r7, r1
 8006a68:	f7fa f80e 	bl	8000a88 <__aeabi_dcmpgt>
 8006a6c:	b9c8      	cbnz	r0, 8006aa2 <_dtoa_r+0x69a>
 8006a6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a72:	4630      	mov	r0, r6
 8006a74:	4639      	mov	r1, r7
 8006a76:	f7f9 ffdf 	bl	8000a38 <__aeabi_dcmpeq>
 8006a7a:	b110      	cbz	r0, 8006a82 <_dtoa_r+0x67a>
 8006a7c:	f018 0f01 	tst.w	r8, #1
 8006a80:	d10f      	bne.n	8006aa2 <_dtoa_r+0x69a>
 8006a82:	9904      	ldr	r1, [sp, #16]
 8006a84:	4620      	mov	r0, r4
 8006a86:	f000 fac1 	bl	800700c <_Bfree>
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a8e:	702b      	strb	r3, [r5, #0]
 8006a90:	f10a 0301 	add.w	r3, sl, #1
 8006a94:	6013      	str	r3, [r2, #0]
 8006a96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	f000 8241 	beq.w	8006f20 <_dtoa_r+0xb18>
 8006a9e:	601d      	str	r5, [r3, #0]
 8006aa0:	e23e      	b.n	8006f20 <_dtoa_r+0xb18>
 8006aa2:	f8cd a020 	str.w	sl, [sp, #32]
 8006aa6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006aaa:	2a39      	cmp	r2, #57	; 0x39
 8006aac:	f105 33ff 	add.w	r3, r5, #4294967295
 8006ab0:	d108      	bne.n	8006ac4 <_dtoa_r+0x6bc>
 8006ab2:	459b      	cmp	fp, r3
 8006ab4:	d10a      	bne.n	8006acc <_dtoa_r+0x6c4>
 8006ab6:	9b08      	ldr	r3, [sp, #32]
 8006ab8:	3301      	adds	r3, #1
 8006aba:	9308      	str	r3, [sp, #32]
 8006abc:	2330      	movs	r3, #48	; 0x30
 8006abe:	f88b 3000 	strb.w	r3, [fp]
 8006ac2:	465b      	mov	r3, fp
 8006ac4:	781a      	ldrb	r2, [r3, #0]
 8006ac6:	3201      	adds	r2, #1
 8006ac8:	701a      	strb	r2, [r3, #0]
 8006aca:	e78c      	b.n	80069e6 <_dtoa_r+0x5de>
 8006acc:	461d      	mov	r5, r3
 8006ace:	e7ea      	b.n	8006aa6 <_dtoa_r+0x69e>
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	4b9b      	ldr	r3, [pc, #620]	; (8006d40 <_dtoa_r+0x938>)
 8006ad4:	f7f9 fd48 	bl	8000568 <__aeabi_dmul>
 8006ad8:	2200      	movs	r2, #0
 8006ada:	2300      	movs	r3, #0
 8006adc:	4606      	mov	r6, r0
 8006ade:	460f      	mov	r7, r1
 8006ae0:	f7f9 ffaa 	bl	8000a38 <__aeabi_dcmpeq>
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	d09a      	beq.n	8006a1e <_dtoa_r+0x616>
 8006ae8:	e7cb      	b.n	8006a82 <_dtoa_r+0x67a>
 8006aea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006aec:	2a00      	cmp	r2, #0
 8006aee:	f000 808b 	beq.w	8006c08 <_dtoa_r+0x800>
 8006af2:	9a06      	ldr	r2, [sp, #24]
 8006af4:	2a01      	cmp	r2, #1
 8006af6:	dc6e      	bgt.n	8006bd6 <_dtoa_r+0x7ce>
 8006af8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006afa:	2a00      	cmp	r2, #0
 8006afc:	d067      	beq.n	8006bce <_dtoa_r+0x7c6>
 8006afe:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006b02:	9f07      	ldr	r7, [sp, #28]
 8006b04:	9d05      	ldr	r5, [sp, #20]
 8006b06:	9a05      	ldr	r2, [sp, #20]
 8006b08:	2101      	movs	r1, #1
 8006b0a:	441a      	add	r2, r3
 8006b0c:	4620      	mov	r0, r4
 8006b0e:	9205      	str	r2, [sp, #20]
 8006b10:	4498      	add	r8, r3
 8006b12:	f000 fb1b 	bl	800714c <__i2b>
 8006b16:	4606      	mov	r6, r0
 8006b18:	2d00      	cmp	r5, #0
 8006b1a:	dd0c      	ble.n	8006b36 <_dtoa_r+0x72e>
 8006b1c:	f1b8 0f00 	cmp.w	r8, #0
 8006b20:	dd09      	ble.n	8006b36 <_dtoa_r+0x72e>
 8006b22:	4545      	cmp	r5, r8
 8006b24:	9a05      	ldr	r2, [sp, #20]
 8006b26:	462b      	mov	r3, r5
 8006b28:	bfa8      	it	ge
 8006b2a:	4643      	movge	r3, r8
 8006b2c:	1ad2      	subs	r2, r2, r3
 8006b2e:	9205      	str	r2, [sp, #20]
 8006b30:	1aed      	subs	r5, r5, r3
 8006b32:	eba8 0803 	sub.w	r8, r8, r3
 8006b36:	9b07      	ldr	r3, [sp, #28]
 8006b38:	b1eb      	cbz	r3, 8006b76 <_dtoa_r+0x76e>
 8006b3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d067      	beq.n	8006c10 <_dtoa_r+0x808>
 8006b40:	b18f      	cbz	r7, 8006b66 <_dtoa_r+0x75e>
 8006b42:	4631      	mov	r1, r6
 8006b44:	463a      	mov	r2, r7
 8006b46:	4620      	mov	r0, r4
 8006b48:	f000 fba0 	bl	800728c <__pow5mult>
 8006b4c:	9a04      	ldr	r2, [sp, #16]
 8006b4e:	4601      	mov	r1, r0
 8006b50:	4606      	mov	r6, r0
 8006b52:	4620      	mov	r0, r4
 8006b54:	f000 fb03 	bl	800715e <__multiply>
 8006b58:	9904      	ldr	r1, [sp, #16]
 8006b5a:	9008      	str	r0, [sp, #32]
 8006b5c:	4620      	mov	r0, r4
 8006b5e:	f000 fa55 	bl	800700c <_Bfree>
 8006b62:	9b08      	ldr	r3, [sp, #32]
 8006b64:	9304      	str	r3, [sp, #16]
 8006b66:	9b07      	ldr	r3, [sp, #28]
 8006b68:	1bda      	subs	r2, r3, r7
 8006b6a:	d004      	beq.n	8006b76 <_dtoa_r+0x76e>
 8006b6c:	9904      	ldr	r1, [sp, #16]
 8006b6e:	4620      	mov	r0, r4
 8006b70:	f000 fb8c 	bl	800728c <__pow5mult>
 8006b74:	9004      	str	r0, [sp, #16]
 8006b76:	2101      	movs	r1, #1
 8006b78:	4620      	mov	r0, r4
 8006b7a:	f000 fae7 	bl	800714c <__i2b>
 8006b7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b80:	4607      	mov	r7, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	f000 81d0 	beq.w	8006f28 <_dtoa_r+0xb20>
 8006b88:	461a      	mov	r2, r3
 8006b8a:	4601      	mov	r1, r0
 8006b8c:	4620      	mov	r0, r4
 8006b8e:	f000 fb7d 	bl	800728c <__pow5mult>
 8006b92:	9b06      	ldr	r3, [sp, #24]
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	4607      	mov	r7, r0
 8006b98:	dc40      	bgt.n	8006c1c <_dtoa_r+0x814>
 8006b9a:	9b00      	ldr	r3, [sp, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d139      	bne.n	8006c14 <_dtoa_r+0x80c>
 8006ba0:	9b01      	ldr	r3, [sp, #4]
 8006ba2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d136      	bne.n	8006c18 <_dtoa_r+0x810>
 8006baa:	9b01      	ldr	r3, [sp, #4]
 8006bac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006bb0:	0d1b      	lsrs	r3, r3, #20
 8006bb2:	051b      	lsls	r3, r3, #20
 8006bb4:	b12b      	cbz	r3, 8006bc2 <_dtoa_r+0x7ba>
 8006bb6:	9b05      	ldr	r3, [sp, #20]
 8006bb8:	3301      	adds	r3, #1
 8006bba:	9305      	str	r3, [sp, #20]
 8006bbc:	f108 0801 	add.w	r8, r8, #1
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	9307      	str	r3, [sp, #28]
 8006bc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d12a      	bne.n	8006c20 <_dtoa_r+0x818>
 8006bca:	2001      	movs	r0, #1
 8006bcc:	e030      	b.n	8006c30 <_dtoa_r+0x828>
 8006bce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006bd0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006bd4:	e795      	b.n	8006b02 <_dtoa_r+0x6fa>
 8006bd6:	9b07      	ldr	r3, [sp, #28]
 8006bd8:	f109 37ff 	add.w	r7, r9, #4294967295
 8006bdc:	42bb      	cmp	r3, r7
 8006bde:	bfbf      	itttt	lt
 8006be0:	9b07      	ldrlt	r3, [sp, #28]
 8006be2:	9707      	strlt	r7, [sp, #28]
 8006be4:	1afa      	sublt	r2, r7, r3
 8006be6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006be8:	bfbb      	ittet	lt
 8006bea:	189b      	addlt	r3, r3, r2
 8006bec:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006bee:	1bdf      	subge	r7, r3, r7
 8006bf0:	2700      	movlt	r7, #0
 8006bf2:	f1b9 0f00 	cmp.w	r9, #0
 8006bf6:	bfb5      	itete	lt
 8006bf8:	9b05      	ldrlt	r3, [sp, #20]
 8006bfa:	9d05      	ldrge	r5, [sp, #20]
 8006bfc:	eba3 0509 	sublt.w	r5, r3, r9
 8006c00:	464b      	movge	r3, r9
 8006c02:	bfb8      	it	lt
 8006c04:	2300      	movlt	r3, #0
 8006c06:	e77e      	b.n	8006b06 <_dtoa_r+0x6fe>
 8006c08:	9f07      	ldr	r7, [sp, #28]
 8006c0a:	9d05      	ldr	r5, [sp, #20]
 8006c0c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006c0e:	e783      	b.n	8006b18 <_dtoa_r+0x710>
 8006c10:	9a07      	ldr	r2, [sp, #28]
 8006c12:	e7ab      	b.n	8006b6c <_dtoa_r+0x764>
 8006c14:	2300      	movs	r3, #0
 8006c16:	e7d4      	b.n	8006bc2 <_dtoa_r+0x7ba>
 8006c18:	9b00      	ldr	r3, [sp, #0]
 8006c1a:	e7d2      	b.n	8006bc2 <_dtoa_r+0x7ba>
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	9307      	str	r3, [sp, #28]
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8006c26:	6918      	ldr	r0, [r3, #16]
 8006c28:	f000 fa42 	bl	80070b0 <__hi0bits>
 8006c2c:	f1c0 0020 	rsb	r0, r0, #32
 8006c30:	4440      	add	r0, r8
 8006c32:	f010 001f 	ands.w	r0, r0, #31
 8006c36:	d047      	beq.n	8006cc8 <_dtoa_r+0x8c0>
 8006c38:	f1c0 0320 	rsb	r3, r0, #32
 8006c3c:	2b04      	cmp	r3, #4
 8006c3e:	dd3b      	ble.n	8006cb8 <_dtoa_r+0x8b0>
 8006c40:	9b05      	ldr	r3, [sp, #20]
 8006c42:	f1c0 001c 	rsb	r0, r0, #28
 8006c46:	4403      	add	r3, r0
 8006c48:	9305      	str	r3, [sp, #20]
 8006c4a:	4405      	add	r5, r0
 8006c4c:	4480      	add	r8, r0
 8006c4e:	9b05      	ldr	r3, [sp, #20]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	dd05      	ble.n	8006c60 <_dtoa_r+0x858>
 8006c54:	461a      	mov	r2, r3
 8006c56:	9904      	ldr	r1, [sp, #16]
 8006c58:	4620      	mov	r0, r4
 8006c5a:	f000 fb65 	bl	8007328 <__lshift>
 8006c5e:	9004      	str	r0, [sp, #16]
 8006c60:	f1b8 0f00 	cmp.w	r8, #0
 8006c64:	dd05      	ble.n	8006c72 <_dtoa_r+0x86a>
 8006c66:	4639      	mov	r1, r7
 8006c68:	4642      	mov	r2, r8
 8006c6a:	4620      	mov	r0, r4
 8006c6c:	f000 fb5c 	bl	8007328 <__lshift>
 8006c70:	4607      	mov	r7, r0
 8006c72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c74:	b353      	cbz	r3, 8006ccc <_dtoa_r+0x8c4>
 8006c76:	4639      	mov	r1, r7
 8006c78:	9804      	ldr	r0, [sp, #16]
 8006c7a:	f000 fba9 	bl	80073d0 <__mcmp>
 8006c7e:	2800      	cmp	r0, #0
 8006c80:	da24      	bge.n	8006ccc <_dtoa_r+0x8c4>
 8006c82:	2300      	movs	r3, #0
 8006c84:	220a      	movs	r2, #10
 8006c86:	9904      	ldr	r1, [sp, #16]
 8006c88:	4620      	mov	r0, r4
 8006c8a:	f000 f9d6 	bl	800703a <__multadd>
 8006c8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c90:	9004      	str	r0, [sp, #16]
 8006c92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	f000 814d 	beq.w	8006f36 <_dtoa_r+0xb2e>
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	4631      	mov	r1, r6
 8006ca0:	220a      	movs	r2, #10
 8006ca2:	4620      	mov	r0, r4
 8006ca4:	f000 f9c9 	bl	800703a <__multadd>
 8006ca8:	9b02      	ldr	r3, [sp, #8]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	4606      	mov	r6, r0
 8006cae:	dc4f      	bgt.n	8006d50 <_dtoa_r+0x948>
 8006cb0:	9b06      	ldr	r3, [sp, #24]
 8006cb2:	2b02      	cmp	r3, #2
 8006cb4:	dd4c      	ble.n	8006d50 <_dtoa_r+0x948>
 8006cb6:	e011      	b.n	8006cdc <_dtoa_r+0x8d4>
 8006cb8:	d0c9      	beq.n	8006c4e <_dtoa_r+0x846>
 8006cba:	9a05      	ldr	r2, [sp, #20]
 8006cbc:	331c      	adds	r3, #28
 8006cbe:	441a      	add	r2, r3
 8006cc0:	9205      	str	r2, [sp, #20]
 8006cc2:	441d      	add	r5, r3
 8006cc4:	4498      	add	r8, r3
 8006cc6:	e7c2      	b.n	8006c4e <_dtoa_r+0x846>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	e7f6      	b.n	8006cba <_dtoa_r+0x8b2>
 8006ccc:	f1b9 0f00 	cmp.w	r9, #0
 8006cd0:	dc38      	bgt.n	8006d44 <_dtoa_r+0x93c>
 8006cd2:	9b06      	ldr	r3, [sp, #24]
 8006cd4:	2b02      	cmp	r3, #2
 8006cd6:	dd35      	ble.n	8006d44 <_dtoa_r+0x93c>
 8006cd8:	f8cd 9008 	str.w	r9, [sp, #8]
 8006cdc:	9b02      	ldr	r3, [sp, #8]
 8006cde:	b963      	cbnz	r3, 8006cfa <_dtoa_r+0x8f2>
 8006ce0:	4639      	mov	r1, r7
 8006ce2:	2205      	movs	r2, #5
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	f000 f9a8 	bl	800703a <__multadd>
 8006cea:	4601      	mov	r1, r0
 8006cec:	4607      	mov	r7, r0
 8006cee:	9804      	ldr	r0, [sp, #16]
 8006cf0:	f000 fb6e 	bl	80073d0 <__mcmp>
 8006cf4:	2800      	cmp	r0, #0
 8006cf6:	f73f adcc 	bgt.w	8006892 <_dtoa_r+0x48a>
 8006cfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cfc:	465d      	mov	r5, fp
 8006cfe:	ea6f 0a03 	mvn.w	sl, r3
 8006d02:	f04f 0900 	mov.w	r9, #0
 8006d06:	4639      	mov	r1, r7
 8006d08:	4620      	mov	r0, r4
 8006d0a:	f000 f97f 	bl	800700c <_Bfree>
 8006d0e:	2e00      	cmp	r6, #0
 8006d10:	f43f aeb7 	beq.w	8006a82 <_dtoa_r+0x67a>
 8006d14:	f1b9 0f00 	cmp.w	r9, #0
 8006d18:	d005      	beq.n	8006d26 <_dtoa_r+0x91e>
 8006d1a:	45b1      	cmp	r9, r6
 8006d1c:	d003      	beq.n	8006d26 <_dtoa_r+0x91e>
 8006d1e:	4649      	mov	r1, r9
 8006d20:	4620      	mov	r0, r4
 8006d22:	f000 f973 	bl	800700c <_Bfree>
 8006d26:	4631      	mov	r1, r6
 8006d28:	4620      	mov	r0, r4
 8006d2a:	f000 f96f 	bl	800700c <_Bfree>
 8006d2e:	e6a8      	b.n	8006a82 <_dtoa_r+0x67a>
 8006d30:	2700      	movs	r7, #0
 8006d32:	463e      	mov	r6, r7
 8006d34:	e7e1      	b.n	8006cfa <_dtoa_r+0x8f2>
 8006d36:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006d3a:	463e      	mov	r6, r7
 8006d3c:	e5a9      	b.n	8006892 <_dtoa_r+0x48a>
 8006d3e:	bf00      	nop
 8006d40:	40240000 	.word	0x40240000
 8006d44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d46:	f8cd 9008 	str.w	r9, [sp, #8]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	f000 80fa 	beq.w	8006f44 <_dtoa_r+0xb3c>
 8006d50:	2d00      	cmp	r5, #0
 8006d52:	dd05      	ble.n	8006d60 <_dtoa_r+0x958>
 8006d54:	4631      	mov	r1, r6
 8006d56:	462a      	mov	r2, r5
 8006d58:	4620      	mov	r0, r4
 8006d5a:	f000 fae5 	bl	8007328 <__lshift>
 8006d5e:	4606      	mov	r6, r0
 8006d60:	9b07      	ldr	r3, [sp, #28]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d04c      	beq.n	8006e00 <_dtoa_r+0x9f8>
 8006d66:	6871      	ldr	r1, [r6, #4]
 8006d68:	4620      	mov	r0, r4
 8006d6a:	f000 f91b 	bl	8006fa4 <_Balloc>
 8006d6e:	6932      	ldr	r2, [r6, #16]
 8006d70:	3202      	adds	r2, #2
 8006d72:	4605      	mov	r5, r0
 8006d74:	0092      	lsls	r2, r2, #2
 8006d76:	f106 010c 	add.w	r1, r6, #12
 8006d7a:	300c      	adds	r0, #12
 8006d7c:	f7fe ff5a 	bl	8005c34 <memcpy>
 8006d80:	2201      	movs	r2, #1
 8006d82:	4629      	mov	r1, r5
 8006d84:	4620      	mov	r0, r4
 8006d86:	f000 facf 	bl	8007328 <__lshift>
 8006d8a:	9b00      	ldr	r3, [sp, #0]
 8006d8c:	f8cd b014 	str.w	fp, [sp, #20]
 8006d90:	f003 0301 	and.w	r3, r3, #1
 8006d94:	46b1      	mov	r9, r6
 8006d96:	9307      	str	r3, [sp, #28]
 8006d98:	4606      	mov	r6, r0
 8006d9a:	4639      	mov	r1, r7
 8006d9c:	9804      	ldr	r0, [sp, #16]
 8006d9e:	f7ff faa6 	bl	80062ee <quorem>
 8006da2:	4649      	mov	r1, r9
 8006da4:	4605      	mov	r5, r0
 8006da6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006daa:	9804      	ldr	r0, [sp, #16]
 8006dac:	f000 fb10 	bl	80073d0 <__mcmp>
 8006db0:	4632      	mov	r2, r6
 8006db2:	9000      	str	r0, [sp, #0]
 8006db4:	4639      	mov	r1, r7
 8006db6:	4620      	mov	r0, r4
 8006db8:	f000 fb24 	bl	8007404 <__mdiff>
 8006dbc:	68c3      	ldr	r3, [r0, #12]
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	bb03      	cbnz	r3, 8006e04 <_dtoa_r+0x9fc>
 8006dc2:	4601      	mov	r1, r0
 8006dc4:	9008      	str	r0, [sp, #32]
 8006dc6:	9804      	ldr	r0, [sp, #16]
 8006dc8:	f000 fb02 	bl	80073d0 <__mcmp>
 8006dcc:	9a08      	ldr	r2, [sp, #32]
 8006dce:	4603      	mov	r3, r0
 8006dd0:	4611      	mov	r1, r2
 8006dd2:	4620      	mov	r0, r4
 8006dd4:	9308      	str	r3, [sp, #32]
 8006dd6:	f000 f919 	bl	800700c <_Bfree>
 8006dda:	9b08      	ldr	r3, [sp, #32]
 8006ddc:	b9a3      	cbnz	r3, 8006e08 <_dtoa_r+0xa00>
 8006dde:	9a06      	ldr	r2, [sp, #24]
 8006de0:	b992      	cbnz	r2, 8006e08 <_dtoa_r+0xa00>
 8006de2:	9a07      	ldr	r2, [sp, #28]
 8006de4:	b982      	cbnz	r2, 8006e08 <_dtoa_r+0xa00>
 8006de6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006dea:	d029      	beq.n	8006e40 <_dtoa_r+0xa38>
 8006dec:	9b00      	ldr	r3, [sp, #0]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	dd01      	ble.n	8006df6 <_dtoa_r+0x9ee>
 8006df2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006df6:	9b05      	ldr	r3, [sp, #20]
 8006df8:	1c5d      	adds	r5, r3, #1
 8006dfa:	f883 8000 	strb.w	r8, [r3]
 8006dfe:	e782      	b.n	8006d06 <_dtoa_r+0x8fe>
 8006e00:	4630      	mov	r0, r6
 8006e02:	e7c2      	b.n	8006d8a <_dtoa_r+0x982>
 8006e04:	2301      	movs	r3, #1
 8006e06:	e7e3      	b.n	8006dd0 <_dtoa_r+0x9c8>
 8006e08:	9a00      	ldr	r2, [sp, #0]
 8006e0a:	2a00      	cmp	r2, #0
 8006e0c:	db04      	blt.n	8006e18 <_dtoa_r+0xa10>
 8006e0e:	d125      	bne.n	8006e5c <_dtoa_r+0xa54>
 8006e10:	9a06      	ldr	r2, [sp, #24]
 8006e12:	bb1a      	cbnz	r2, 8006e5c <_dtoa_r+0xa54>
 8006e14:	9a07      	ldr	r2, [sp, #28]
 8006e16:	bb0a      	cbnz	r2, 8006e5c <_dtoa_r+0xa54>
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	ddec      	ble.n	8006df6 <_dtoa_r+0x9ee>
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	9904      	ldr	r1, [sp, #16]
 8006e20:	4620      	mov	r0, r4
 8006e22:	f000 fa81 	bl	8007328 <__lshift>
 8006e26:	4639      	mov	r1, r7
 8006e28:	9004      	str	r0, [sp, #16]
 8006e2a:	f000 fad1 	bl	80073d0 <__mcmp>
 8006e2e:	2800      	cmp	r0, #0
 8006e30:	dc03      	bgt.n	8006e3a <_dtoa_r+0xa32>
 8006e32:	d1e0      	bne.n	8006df6 <_dtoa_r+0x9ee>
 8006e34:	f018 0f01 	tst.w	r8, #1
 8006e38:	d0dd      	beq.n	8006df6 <_dtoa_r+0x9ee>
 8006e3a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006e3e:	d1d8      	bne.n	8006df2 <_dtoa_r+0x9ea>
 8006e40:	9b05      	ldr	r3, [sp, #20]
 8006e42:	9a05      	ldr	r2, [sp, #20]
 8006e44:	1c5d      	adds	r5, r3, #1
 8006e46:	2339      	movs	r3, #57	; 0x39
 8006e48:	7013      	strb	r3, [r2, #0]
 8006e4a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006e4e:	2b39      	cmp	r3, #57	; 0x39
 8006e50:	f105 32ff 	add.w	r2, r5, #4294967295
 8006e54:	d04f      	beq.n	8006ef6 <_dtoa_r+0xaee>
 8006e56:	3301      	adds	r3, #1
 8006e58:	7013      	strb	r3, [r2, #0]
 8006e5a:	e754      	b.n	8006d06 <_dtoa_r+0x8fe>
 8006e5c:	9a05      	ldr	r2, [sp, #20]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	f102 0501 	add.w	r5, r2, #1
 8006e64:	dd06      	ble.n	8006e74 <_dtoa_r+0xa6c>
 8006e66:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006e6a:	d0e9      	beq.n	8006e40 <_dtoa_r+0xa38>
 8006e6c:	f108 0801 	add.w	r8, r8, #1
 8006e70:	9b05      	ldr	r3, [sp, #20]
 8006e72:	e7c2      	b.n	8006dfa <_dtoa_r+0x9f2>
 8006e74:	9a02      	ldr	r2, [sp, #8]
 8006e76:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006e7a:	eba5 030b 	sub.w	r3, r5, fp
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d021      	beq.n	8006ec6 <_dtoa_r+0xabe>
 8006e82:	2300      	movs	r3, #0
 8006e84:	220a      	movs	r2, #10
 8006e86:	9904      	ldr	r1, [sp, #16]
 8006e88:	4620      	mov	r0, r4
 8006e8a:	f000 f8d6 	bl	800703a <__multadd>
 8006e8e:	45b1      	cmp	r9, r6
 8006e90:	9004      	str	r0, [sp, #16]
 8006e92:	f04f 0300 	mov.w	r3, #0
 8006e96:	f04f 020a 	mov.w	r2, #10
 8006e9a:	4649      	mov	r1, r9
 8006e9c:	4620      	mov	r0, r4
 8006e9e:	d105      	bne.n	8006eac <_dtoa_r+0xaa4>
 8006ea0:	f000 f8cb 	bl	800703a <__multadd>
 8006ea4:	4681      	mov	r9, r0
 8006ea6:	4606      	mov	r6, r0
 8006ea8:	9505      	str	r5, [sp, #20]
 8006eaa:	e776      	b.n	8006d9a <_dtoa_r+0x992>
 8006eac:	f000 f8c5 	bl	800703a <__multadd>
 8006eb0:	4631      	mov	r1, r6
 8006eb2:	4681      	mov	r9, r0
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	220a      	movs	r2, #10
 8006eb8:	4620      	mov	r0, r4
 8006eba:	f000 f8be 	bl	800703a <__multadd>
 8006ebe:	4606      	mov	r6, r0
 8006ec0:	e7f2      	b.n	8006ea8 <_dtoa_r+0xaa0>
 8006ec2:	f04f 0900 	mov.w	r9, #0
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	9904      	ldr	r1, [sp, #16]
 8006eca:	4620      	mov	r0, r4
 8006ecc:	f000 fa2c 	bl	8007328 <__lshift>
 8006ed0:	4639      	mov	r1, r7
 8006ed2:	9004      	str	r0, [sp, #16]
 8006ed4:	f000 fa7c 	bl	80073d0 <__mcmp>
 8006ed8:	2800      	cmp	r0, #0
 8006eda:	dcb6      	bgt.n	8006e4a <_dtoa_r+0xa42>
 8006edc:	d102      	bne.n	8006ee4 <_dtoa_r+0xadc>
 8006ede:	f018 0f01 	tst.w	r8, #1
 8006ee2:	d1b2      	bne.n	8006e4a <_dtoa_r+0xa42>
 8006ee4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006ee8:	2b30      	cmp	r3, #48	; 0x30
 8006eea:	f105 32ff 	add.w	r2, r5, #4294967295
 8006eee:	f47f af0a 	bne.w	8006d06 <_dtoa_r+0x8fe>
 8006ef2:	4615      	mov	r5, r2
 8006ef4:	e7f6      	b.n	8006ee4 <_dtoa_r+0xadc>
 8006ef6:	4593      	cmp	fp, r2
 8006ef8:	d105      	bne.n	8006f06 <_dtoa_r+0xafe>
 8006efa:	2331      	movs	r3, #49	; 0x31
 8006efc:	f10a 0a01 	add.w	sl, sl, #1
 8006f00:	f88b 3000 	strb.w	r3, [fp]
 8006f04:	e6ff      	b.n	8006d06 <_dtoa_r+0x8fe>
 8006f06:	4615      	mov	r5, r2
 8006f08:	e79f      	b.n	8006e4a <_dtoa_r+0xa42>
 8006f0a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8006f70 <_dtoa_r+0xb68>
 8006f0e:	e007      	b.n	8006f20 <_dtoa_r+0xb18>
 8006f10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f12:	f8df b060 	ldr.w	fp, [pc, #96]	; 8006f74 <_dtoa_r+0xb6c>
 8006f16:	b11b      	cbz	r3, 8006f20 <_dtoa_r+0xb18>
 8006f18:	f10b 0308 	add.w	r3, fp, #8
 8006f1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006f1e:	6013      	str	r3, [r2, #0]
 8006f20:	4658      	mov	r0, fp
 8006f22:	b017      	add	sp, #92	; 0x5c
 8006f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f28:	9b06      	ldr	r3, [sp, #24]
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	f77f ae35 	ble.w	8006b9a <_dtoa_r+0x792>
 8006f30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f32:	9307      	str	r3, [sp, #28]
 8006f34:	e649      	b.n	8006bca <_dtoa_r+0x7c2>
 8006f36:	9b02      	ldr	r3, [sp, #8]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	dc03      	bgt.n	8006f44 <_dtoa_r+0xb3c>
 8006f3c:	9b06      	ldr	r3, [sp, #24]
 8006f3e:	2b02      	cmp	r3, #2
 8006f40:	f73f aecc 	bgt.w	8006cdc <_dtoa_r+0x8d4>
 8006f44:	465d      	mov	r5, fp
 8006f46:	4639      	mov	r1, r7
 8006f48:	9804      	ldr	r0, [sp, #16]
 8006f4a:	f7ff f9d0 	bl	80062ee <quorem>
 8006f4e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006f52:	f805 8b01 	strb.w	r8, [r5], #1
 8006f56:	9a02      	ldr	r2, [sp, #8]
 8006f58:	eba5 030b 	sub.w	r3, r5, fp
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	ddb0      	ble.n	8006ec2 <_dtoa_r+0xaba>
 8006f60:	2300      	movs	r3, #0
 8006f62:	220a      	movs	r2, #10
 8006f64:	9904      	ldr	r1, [sp, #16]
 8006f66:	4620      	mov	r0, r4
 8006f68:	f000 f867 	bl	800703a <__multadd>
 8006f6c:	9004      	str	r0, [sp, #16]
 8006f6e:	e7ea      	b.n	8006f46 <_dtoa_r+0xb3e>
 8006f70:	08007718 	.word	0x08007718
 8006f74:	0800771a 	.word	0x0800771a

08006f78 <_localeconv_r>:
 8006f78:	4b04      	ldr	r3, [pc, #16]	; (8006f8c <_localeconv_r+0x14>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	6a18      	ldr	r0, [r3, #32]
 8006f7e:	4b04      	ldr	r3, [pc, #16]	; (8006f90 <_localeconv_r+0x18>)
 8006f80:	2800      	cmp	r0, #0
 8006f82:	bf08      	it	eq
 8006f84:	4618      	moveq	r0, r3
 8006f86:	30f0      	adds	r0, #240	; 0xf0
 8006f88:	4770      	bx	lr
 8006f8a:	bf00      	nop
 8006f8c:	200000a0 	.word	0x200000a0
 8006f90:	20000104 	.word	0x20000104

08006f94 <malloc>:
 8006f94:	4b02      	ldr	r3, [pc, #8]	; (8006fa0 <malloc+0xc>)
 8006f96:	4601      	mov	r1, r0
 8006f98:	6818      	ldr	r0, [r3, #0]
 8006f9a:	f000 baed 	b.w	8007578 <_malloc_r>
 8006f9e:	bf00      	nop
 8006fa0:	200000a0 	.word	0x200000a0

08006fa4 <_Balloc>:
 8006fa4:	b570      	push	{r4, r5, r6, lr}
 8006fa6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006fa8:	4604      	mov	r4, r0
 8006faa:	460e      	mov	r6, r1
 8006fac:	b93d      	cbnz	r5, 8006fbe <_Balloc+0x1a>
 8006fae:	2010      	movs	r0, #16
 8006fb0:	f7ff fff0 	bl	8006f94 <malloc>
 8006fb4:	6260      	str	r0, [r4, #36]	; 0x24
 8006fb6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006fba:	6005      	str	r5, [r0, #0]
 8006fbc:	60c5      	str	r5, [r0, #12]
 8006fbe:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006fc0:	68eb      	ldr	r3, [r5, #12]
 8006fc2:	b183      	cbz	r3, 8006fe6 <_Balloc+0x42>
 8006fc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fc6:	68db      	ldr	r3, [r3, #12]
 8006fc8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006fcc:	b9b8      	cbnz	r0, 8006ffe <_Balloc+0x5a>
 8006fce:	2101      	movs	r1, #1
 8006fd0:	fa01 f506 	lsl.w	r5, r1, r6
 8006fd4:	1d6a      	adds	r2, r5, #5
 8006fd6:	0092      	lsls	r2, r2, #2
 8006fd8:	4620      	mov	r0, r4
 8006fda:	f000 fabf 	bl	800755c <_calloc_r>
 8006fde:	b160      	cbz	r0, 8006ffa <_Balloc+0x56>
 8006fe0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006fe4:	e00e      	b.n	8007004 <_Balloc+0x60>
 8006fe6:	2221      	movs	r2, #33	; 0x21
 8006fe8:	2104      	movs	r1, #4
 8006fea:	4620      	mov	r0, r4
 8006fec:	f000 fab6 	bl	800755c <_calloc_r>
 8006ff0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ff2:	60e8      	str	r0, [r5, #12]
 8006ff4:	68db      	ldr	r3, [r3, #12]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d1e4      	bne.n	8006fc4 <_Balloc+0x20>
 8006ffa:	2000      	movs	r0, #0
 8006ffc:	bd70      	pop	{r4, r5, r6, pc}
 8006ffe:	6802      	ldr	r2, [r0, #0]
 8007000:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007004:	2300      	movs	r3, #0
 8007006:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800700a:	e7f7      	b.n	8006ffc <_Balloc+0x58>

0800700c <_Bfree>:
 800700c:	b570      	push	{r4, r5, r6, lr}
 800700e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007010:	4606      	mov	r6, r0
 8007012:	460d      	mov	r5, r1
 8007014:	b93c      	cbnz	r4, 8007026 <_Bfree+0x1a>
 8007016:	2010      	movs	r0, #16
 8007018:	f7ff ffbc 	bl	8006f94 <malloc>
 800701c:	6270      	str	r0, [r6, #36]	; 0x24
 800701e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007022:	6004      	str	r4, [r0, #0]
 8007024:	60c4      	str	r4, [r0, #12]
 8007026:	b13d      	cbz	r5, 8007038 <_Bfree+0x2c>
 8007028:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800702a:	686a      	ldr	r2, [r5, #4]
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007032:	6029      	str	r1, [r5, #0]
 8007034:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007038:	bd70      	pop	{r4, r5, r6, pc}

0800703a <__multadd>:
 800703a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800703e:	690d      	ldr	r5, [r1, #16]
 8007040:	461f      	mov	r7, r3
 8007042:	4606      	mov	r6, r0
 8007044:	460c      	mov	r4, r1
 8007046:	f101 0c14 	add.w	ip, r1, #20
 800704a:	2300      	movs	r3, #0
 800704c:	f8dc 0000 	ldr.w	r0, [ip]
 8007050:	b281      	uxth	r1, r0
 8007052:	fb02 7101 	mla	r1, r2, r1, r7
 8007056:	0c0f      	lsrs	r7, r1, #16
 8007058:	0c00      	lsrs	r0, r0, #16
 800705a:	fb02 7000 	mla	r0, r2, r0, r7
 800705e:	b289      	uxth	r1, r1
 8007060:	3301      	adds	r3, #1
 8007062:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007066:	429d      	cmp	r5, r3
 8007068:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800706c:	f84c 1b04 	str.w	r1, [ip], #4
 8007070:	dcec      	bgt.n	800704c <__multadd+0x12>
 8007072:	b1d7      	cbz	r7, 80070aa <__multadd+0x70>
 8007074:	68a3      	ldr	r3, [r4, #8]
 8007076:	42ab      	cmp	r3, r5
 8007078:	dc12      	bgt.n	80070a0 <__multadd+0x66>
 800707a:	6861      	ldr	r1, [r4, #4]
 800707c:	4630      	mov	r0, r6
 800707e:	3101      	adds	r1, #1
 8007080:	f7ff ff90 	bl	8006fa4 <_Balloc>
 8007084:	6922      	ldr	r2, [r4, #16]
 8007086:	3202      	adds	r2, #2
 8007088:	f104 010c 	add.w	r1, r4, #12
 800708c:	4680      	mov	r8, r0
 800708e:	0092      	lsls	r2, r2, #2
 8007090:	300c      	adds	r0, #12
 8007092:	f7fe fdcf 	bl	8005c34 <memcpy>
 8007096:	4621      	mov	r1, r4
 8007098:	4630      	mov	r0, r6
 800709a:	f7ff ffb7 	bl	800700c <_Bfree>
 800709e:	4644      	mov	r4, r8
 80070a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80070a4:	3501      	adds	r5, #1
 80070a6:	615f      	str	r7, [r3, #20]
 80070a8:	6125      	str	r5, [r4, #16]
 80070aa:	4620      	mov	r0, r4
 80070ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080070b0 <__hi0bits>:
 80070b0:	0c02      	lsrs	r2, r0, #16
 80070b2:	0412      	lsls	r2, r2, #16
 80070b4:	4603      	mov	r3, r0
 80070b6:	b9b2      	cbnz	r2, 80070e6 <__hi0bits+0x36>
 80070b8:	0403      	lsls	r3, r0, #16
 80070ba:	2010      	movs	r0, #16
 80070bc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80070c0:	bf04      	itt	eq
 80070c2:	021b      	lsleq	r3, r3, #8
 80070c4:	3008      	addeq	r0, #8
 80070c6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80070ca:	bf04      	itt	eq
 80070cc:	011b      	lsleq	r3, r3, #4
 80070ce:	3004      	addeq	r0, #4
 80070d0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80070d4:	bf04      	itt	eq
 80070d6:	009b      	lsleq	r3, r3, #2
 80070d8:	3002      	addeq	r0, #2
 80070da:	2b00      	cmp	r3, #0
 80070dc:	db06      	blt.n	80070ec <__hi0bits+0x3c>
 80070de:	005b      	lsls	r3, r3, #1
 80070e0:	d503      	bpl.n	80070ea <__hi0bits+0x3a>
 80070e2:	3001      	adds	r0, #1
 80070e4:	4770      	bx	lr
 80070e6:	2000      	movs	r0, #0
 80070e8:	e7e8      	b.n	80070bc <__hi0bits+0xc>
 80070ea:	2020      	movs	r0, #32
 80070ec:	4770      	bx	lr

080070ee <__lo0bits>:
 80070ee:	6803      	ldr	r3, [r0, #0]
 80070f0:	f013 0207 	ands.w	r2, r3, #7
 80070f4:	4601      	mov	r1, r0
 80070f6:	d00b      	beq.n	8007110 <__lo0bits+0x22>
 80070f8:	07da      	lsls	r2, r3, #31
 80070fa:	d423      	bmi.n	8007144 <__lo0bits+0x56>
 80070fc:	0798      	lsls	r0, r3, #30
 80070fe:	bf49      	itett	mi
 8007100:	085b      	lsrmi	r3, r3, #1
 8007102:	089b      	lsrpl	r3, r3, #2
 8007104:	2001      	movmi	r0, #1
 8007106:	600b      	strmi	r3, [r1, #0]
 8007108:	bf5c      	itt	pl
 800710a:	600b      	strpl	r3, [r1, #0]
 800710c:	2002      	movpl	r0, #2
 800710e:	4770      	bx	lr
 8007110:	b298      	uxth	r0, r3
 8007112:	b9a8      	cbnz	r0, 8007140 <__lo0bits+0x52>
 8007114:	0c1b      	lsrs	r3, r3, #16
 8007116:	2010      	movs	r0, #16
 8007118:	f013 0fff 	tst.w	r3, #255	; 0xff
 800711c:	bf04      	itt	eq
 800711e:	0a1b      	lsreq	r3, r3, #8
 8007120:	3008      	addeq	r0, #8
 8007122:	071a      	lsls	r2, r3, #28
 8007124:	bf04      	itt	eq
 8007126:	091b      	lsreq	r3, r3, #4
 8007128:	3004      	addeq	r0, #4
 800712a:	079a      	lsls	r2, r3, #30
 800712c:	bf04      	itt	eq
 800712e:	089b      	lsreq	r3, r3, #2
 8007130:	3002      	addeq	r0, #2
 8007132:	07da      	lsls	r2, r3, #31
 8007134:	d402      	bmi.n	800713c <__lo0bits+0x4e>
 8007136:	085b      	lsrs	r3, r3, #1
 8007138:	d006      	beq.n	8007148 <__lo0bits+0x5a>
 800713a:	3001      	adds	r0, #1
 800713c:	600b      	str	r3, [r1, #0]
 800713e:	4770      	bx	lr
 8007140:	4610      	mov	r0, r2
 8007142:	e7e9      	b.n	8007118 <__lo0bits+0x2a>
 8007144:	2000      	movs	r0, #0
 8007146:	4770      	bx	lr
 8007148:	2020      	movs	r0, #32
 800714a:	4770      	bx	lr

0800714c <__i2b>:
 800714c:	b510      	push	{r4, lr}
 800714e:	460c      	mov	r4, r1
 8007150:	2101      	movs	r1, #1
 8007152:	f7ff ff27 	bl	8006fa4 <_Balloc>
 8007156:	2201      	movs	r2, #1
 8007158:	6144      	str	r4, [r0, #20]
 800715a:	6102      	str	r2, [r0, #16]
 800715c:	bd10      	pop	{r4, pc}

0800715e <__multiply>:
 800715e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007162:	4614      	mov	r4, r2
 8007164:	690a      	ldr	r2, [r1, #16]
 8007166:	6923      	ldr	r3, [r4, #16]
 8007168:	429a      	cmp	r2, r3
 800716a:	bfb8      	it	lt
 800716c:	460b      	movlt	r3, r1
 800716e:	4688      	mov	r8, r1
 8007170:	bfbc      	itt	lt
 8007172:	46a0      	movlt	r8, r4
 8007174:	461c      	movlt	r4, r3
 8007176:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800717a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800717e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007182:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007186:	eb07 0609 	add.w	r6, r7, r9
 800718a:	42b3      	cmp	r3, r6
 800718c:	bfb8      	it	lt
 800718e:	3101      	addlt	r1, #1
 8007190:	f7ff ff08 	bl	8006fa4 <_Balloc>
 8007194:	f100 0514 	add.w	r5, r0, #20
 8007198:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800719c:	462b      	mov	r3, r5
 800719e:	2200      	movs	r2, #0
 80071a0:	4573      	cmp	r3, lr
 80071a2:	d316      	bcc.n	80071d2 <__multiply+0x74>
 80071a4:	f104 0214 	add.w	r2, r4, #20
 80071a8:	f108 0114 	add.w	r1, r8, #20
 80071ac:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80071b0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80071b4:	9300      	str	r3, [sp, #0]
 80071b6:	9b00      	ldr	r3, [sp, #0]
 80071b8:	9201      	str	r2, [sp, #4]
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d80c      	bhi.n	80071d8 <__multiply+0x7a>
 80071be:	2e00      	cmp	r6, #0
 80071c0:	dd03      	ble.n	80071ca <__multiply+0x6c>
 80071c2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d05d      	beq.n	8007286 <__multiply+0x128>
 80071ca:	6106      	str	r6, [r0, #16]
 80071cc:	b003      	add	sp, #12
 80071ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071d2:	f843 2b04 	str.w	r2, [r3], #4
 80071d6:	e7e3      	b.n	80071a0 <__multiply+0x42>
 80071d8:	f8b2 b000 	ldrh.w	fp, [r2]
 80071dc:	f1bb 0f00 	cmp.w	fp, #0
 80071e0:	d023      	beq.n	800722a <__multiply+0xcc>
 80071e2:	4689      	mov	r9, r1
 80071e4:	46ac      	mov	ip, r5
 80071e6:	f04f 0800 	mov.w	r8, #0
 80071ea:	f859 4b04 	ldr.w	r4, [r9], #4
 80071ee:	f8dc a000 	ldr.w	sl, [ip]
 80071f2:	b2a3      	uxth	r3, r4
 80071f4:	fa1f fa8a 	uxth.w	sl, sl
 80071f8:	fb0b a303 	mla	r3, fp, r3, sl
 80071fc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007200:	f8dc 4000 	ldr.w	r4, [ip]
 8007204:	4443      	add	r3, r8
 8007206:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800720a:	fb0b 840a 	mla	r4, fp, sl, r8
 800720e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007212:	46e2      	mov	sl, ip
 8007214:	b29b      	uxth	r3, r3
 8007216:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800721a:	454f      	cmp	r7, r9
 800721c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007220:	f84a 3b04 	str.w	r3, [sl], #4
 8007224:	d82b      	bhi.n	800727e <__multiply+0x120>
 8007226:	f8cc 8004 	str.w	r8, [ip, #4]
 800722a:	9b01      	ldr	r3, [sp, #4]
 800722c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007230:	3204      	adds	r2, #4
 8007232:	f1ba 0f00 	cmp.w	sl, #0
 8007236:	d020      	beq.n	800727a <__multiply+0x11c>
 8007238:	682b      	ldr	r3, [r5, #0]
 800723a:	4689      	mov	r9, r1
 800723c:	46a8      	mov	r8, r5
 800723e:	f04f 0b00 	mov.w	fp, #0
 8007242:	f8b9 c000 	ldrh.w	ip, [r9]
 8007246:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800724a:	fb0a 440c 	mla	r4, sl, ip, r4
 800724e:	445c      	add	r4, fp
 8007250:	46c4      	mov	ip, r8
 8007252:	b29b      	uxth	r3, r3
 8007254:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007258:	f84c 3b04 	str.w	r3, [ip], #4
 800725c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007260:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007264:	0c1b      	lsrs	r3, r3, #16
 8007266:	fb0a b303 	mla	r3, sl, r3, fp
 800726a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800726e:	454f      	cmp	r7, r9
 8007270:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007274:	d805      	bhi.n	8007282 <__multiply+0x124>
 8007276:	f8c8 3004 	str.w	r3, [r8, #4]
 800727a:	3504      	adds	r5, #4
 800727c:	e79b      	b.n	80071b6 <__multiply+0x58>
 800727e:	46d4      	mov	ip, sl
 8007280:	e7b3      	b.n	80071ea <__multiply+0x8c>
 8007282:	46e0      	mov	r8, ip
 8007284:	e7dd      	b.n	8007242 <__multiply+0xe4>
 8007286:	3e01      	subs	r6, #1
 8007288:	e799      	b.n	80071be <__multiply+0x60>
	...

0800728c <__pow5mult>:
 800728c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007290:	4615      	mov	r5, r2
 8007292:	f012 0203 	ands.w	r2, r2, #3
 8007296:	4606      	mov	r6, r0
 8007298:	460f      	mov	r7, r1
 800729a:	d007      	beq.n	80072ac <__pow5mult+0x20>
 800729c:	3a01      	subs	r2, #1
 800729e:	4c21      	ldr	r4, [pc, #132]	; (8007324 <__pow5mult+0x98>)
 80072a0:	2300      	movs	r3, #0
 80072a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80072a6:	f7ff fec8 	bl	800703a <__multadd>
 80072aa:	4607      	mov	r7, r0
 80072ac:	10ad      	asrs	r5, r5, #2
 80072ae:	d035      	beq.n	800731c <__pow5mult+0x90>
 80072b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80072b2:	b93c      	cbnz	r4, 80072c4 <__pow5mult+0x38>
 80072b4:	2010      	movs	r0, #16
 80072b6:	f7ff fe6d 	bl	8006f94 <malloc>
 80072ba:	6270      	str	r0, [r6, #36]	; 0x24
 80072bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80072c0:	6004      	str	r4, [r0, #0]
 80072c2:	60c4      	str	r4, [r0, #12]
 80072c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80072c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80072cc:	b94c      	cbnz	r4, 80072e2 <__pow5mult+0x56>
 80072ce:	f240 2171 	movw	r1, #625	; 0x271
 80072d2:	4630      	mov	r0, r6
 80072d4:	f7ff ff3a 	bl	800714c <__i2b>
 80072d8:	2300      	movs	r3, #0
 80072da:	f8c8 0008 	str.w	r0, [r8, #8]
 80072de:	4604      	mov	r4, r0
 80072e0:	6003      	str	r3, [r0, #0]
 80072e2:	f04f 0800 	mov.w	r8, #0
 80072e6:	07eb      	lsls	r3, r5, #31
 80072e8:	d50a      	bpl.n	8007300 <__pow5mult+0x74>
 80072ea:	4639      	mov	r1, r7
 80072ec:	4622      	mov	r2, r4
 80072ee:	4630      	mov	r0, r6
 80072f0:	f7ff ff35 	bl	800715e <__multiply>
 80072f4:	4639      	mov	r1, r7
 80072f6:	4681      	mov	r9, r0
 80072f8:	4630      	mov	r0, r6
 80072fa:	f7ff fe87 	bl	800700c <_Bfree>
 80072fe:	464f      	mov	r7, r9
 8007300:	106d      	asrs	r5, r5, #1
 8007302:	d00b      	beq.n	800731c <__pow5mult+0x90>
 8007304:	6820      	ldr	r0, [r4, #0]
 8007306:	b938      	cbnz	r0, 8007318 <__pow5mult+0x8c>
 8007308:	4622      	mov	r2, r4
 800730a:	4621      	mov	r1, r4
 800730c:	4630      	mov	r0, r6
 800730e:	f7ff ff26 	bl	800715e <__multiply>
 8007312:	6020      	str	r0, [r4, #0]
 8007314:	f8c0 8000 	str.w	r8, [r0]
 8007318:	4604      	mov	r4, r0
 800731a:	e7e4      	b.n	80072e6 <__pow5mult+0x5a>
 800731c:	4638      	mov	r0, r7
 800731e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007322:	bf00      	nop
 8007324:	08007818 	.word	0x08007818

08007328 <__lshift>:
 8007328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800732c:	460c      	mov	r4, r1
 800732e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007332:	6923      	ldr	r3, [r4, #16]
 8007334:	6849      	ldr	r1, [r1, #4]
 8007336:	eb0a 0903 	add.w	r9, sl, r3
 800733a:	68a3      	ldr	r3, [r4, #8]
 800733c:	4607      	mov	r7, r0
 800733e:	4616      	mov	r6, r2
 8007340:	f109 0501 	add.w	r5, r9, #1
 8007344:	42ab      	cmp	r3, r5
 8007346:	db32      	blt.n	80073ae <__lshift+0x86>
 8007348:	4638      	mov	r0, r7
 800734a:	f7ff fe2b 	bl	8006fa4 <_Balloc>
 800734e:	2300      	movs	r3, #0
 8007350:	4680      	mov	r8, r0
 8007352:	f100 0114 	add.w	r1, r0, #20
 8007356:	461a      	mov	r2, r3
 8007358:	4553      	cmp	r3, sl
 800735a:	db2b      	blt.n	80073b4 <__lshift+0x8c>
 800735c:	6920      	ldr	r0, [r4, #16]
 800735e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007362:	f104 0314 	add.w	r3, r4, #20
 8007366:	f016 021f 	ands.w	r2, r6, #31
 800736a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800736e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007372:	d025      	beq.n	80073c0 <__lshift+0x98>
 8007374:	f1c2 0e20 	rsb	lr, r2, #32
 8007378:	2000      	movs	r0, #0
 800737a:	681e      	ldr	r6, [r3, #0]
 800737c:	468a      	mov	sl, r1
 800737e:	4096      	lsls	r6, r2
 8007380:	4330      	orrs	r0, r6
 8007382:	f84a 0b04 	str.w	r0, [sl], #4
 8007386:	f853 0b04 	ldr.w	r0, [r3], #4
 800738a:	459c      	cmp	ip, r3
 800738c:	fa20 f00e 	lsr.w	r0, r0, lr
 8007390:	d814      	bhi.n	80073bc <__lshift+0x94>
 8007392:	6048      	str	r0, [r1, #4]
 8007394:	b108      	cbz	r0, 800739a <__lshift+0x72>
 8007396:	f109 0502 	add.w	r5, r9, #2
 800739a:	3d01      	subs	r5, #1
 800739c:	4638      	mov	r0, r7
 800739e:	f8c8 5010 	str.w	r5, [r8, #16]
 80073a2:	4621      	mov	r1, r4
 80073a4:	f7ff fe32 	bl	800700c <_Bfree>
 80073a8:	4640      	mov	r0, r8
 80073aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073ae:	3101      	adds	r1, #1
 80073b0:	005b      	lsls	r3, r3, #1
 80073b2:	e7c7      	b.n	8007344 <__lshift+0x1c>
 80073b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80073b8:	3301      	adds	r3, #1
 80073ba:	e7cd      	b.n	8007358 <__lshift+0x30>
 80073bc:	4651      	mov	r1, sl
 80073be:	e7dc      	b.n	800737a <__lshift+0x52>
 80073c0:	3904      	subs	r1, #4
 80073c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80073c6:	f841 2f04 	str.w	r2, [r1, #4]!
 80073ca:	459c      	cmp	ip, r3
 80073cc:	d8f9      	bhi.n	80073c2 <__lshift+0x9a>
 80073ce:	e7e4      	b.n	800739a <__lshift+0x72>

080073d0 <__mcmp>:
 80073d0:	6903      	ldr	r3, [r0, #16]
 80073d2:	690a      	ldr	r2, [r1, #16]
 80073d4:	1a9b      	subs	r3, r3, r2
 80073d6:	b530      	push	{r4, r5, lr}
 80073d8:	d10c      	bne.n	80073f4 <__mcmp+0x24>
 80073da:	0092      	lsls	r2, r2, #2
 80073dc:	3014      	adds	r0, #20
 80073de:	3114      	adds	r1, #20
 80073e0:	1884      	adds	r4, r0, r2
 80073e2:	4411      	add	r1, r2
 80073e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80073e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80073ec:	4295      	cmp	r5, r2
 80073ee:	d003      	beq.n	80073f8 <__mcmp+0x28>
 80073f0:	d305      	bcc.n	80073fe <__mcmp+0x2e>
 80073f2:	2301      	movs	r3, #1
 80073f4:	4618      	mov	r0, r3
 80073f6:	bd30      	pop	{r4, r5, pc}
 80073f8:	42a0      	cmp	r0, r4
 80073fa:	d3f3      	bcc.n	80073e4 <__mcmp+0x14>
 80073fc:	e7fa      	b.n	80073f4 <__mcmp+0x24>
 80073fe:	f04f 33ff 	mov.w	r3, #4294967295
 8007402:	e7f7      	b.n	80073f4 <__mcmp+0x24>

08007404 <__mdiff>:
 8007404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007408:	460d      	mov	r5, r1
 800740a:	4607      	mov	r7, r0
 800740c:	4611      	mov	r1, r2
 800740e:	4628      	mov	r0, r5
 8007410:	4614      	mov	r4, r2
 8007412:	f7ff ffdd 	bl	80073d0 <__mcmp>
 8007416:	1e06      	subs	r6, r0, #0
 8007418:	d108      	bne.n	800742c <__mdiff+0x28>
 800741a:	4631      	mov	r1, r6
 800741c:	4638      	mov	r0, r7
 800741e:	f7ff fdc1 	bl	8006fa4 <_Balloc>
 8007422:	2301      	movs	r3, #1
 8007424:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800742c:	bfa4      	itt	ge
 800742e:	4623      	movge	r3, r4
 8007430:	462c      	movge	r4, r5
 8007432:	4638      	mov	r0, r7
 8007434:	6861      	ldr	r1, [r4, #4]
 8007436:	bfa6      	itte	ge
 8007438:	461d      	movge	r5, r3
 800743a:	2600      	movge	r6, #0
 800743c:	2601      	movlt	r6, #1
 800743e:	f7ff fdb1 	bl	8006fa4 <_Balloc>
 8007442:	692b      	ldr	r3, [r5, #16]
 8007444:	60c6      	str	r6, [r0, #12]
 8007446:	6926      	ldr	r6, [r4, #16]
 8007448:	f105 0914 	add.w	r9, r5, #20
 800744c:	f104 0214 	add.w	r2, r4, #20
 8007450:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007454:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007458:	f100 0514 	add.w	r5, r0, #20
 800745c:	f04f 0e00 	mov.w	lr, #0
 8007460:	f852 ab04 	ldr.w	sl, [r2], #4
 8007464:	f859 4b04 	ldr.w	r4, [r9], #4
 8007468:	fa1e f18a 	uxtah	r1, lr, sl
 800746c:	b2a3      	uxth	r3, r4
 800746e:	1ac9      	subs	r1, r1, r3
 8007470:	0c23      	lsrs	r3, r4, #16
 8007472:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007476:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800747a:	b289      	uxth	r1, r1
 800747c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007480:	45c8      	cmp	r8, r9
 8007482:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007486:	4694      	mov	ip, r2
 8007488:	f845 3b04 	str.w	r3, [r5], #4
 800748c:	d8e8      	bhi.n	8007460 <__mdiff+0x5c>
 800748e:	45bc      	cmp	ip, r7
 8007490:	d304      	bcc.n	800749c <__mdiff+0x98>
 8007492:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007496:	b183      	cbz	r3, 80074ba <__mdiff+0xb6>
 8007498:	6106      	str	r6, [r0, #16]
 800749a:	e7c5      	b.n	8007428 <__mdiff+0x24>
 800749c:	f85c 1b04 	ldr.w	r1, [ip], #4
 80074a0:	fa1e f381 	uxtah	r3, lr, r1
 80074a4:	141a      	asrs	r2, r3, #16
 80074a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074b0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80074b4:	f845 3b04 	str.w	r3, [r5], #4
 80074b8:	e7e9      	b.n	800748e <__mdiff+0x8a>
 80074ba:	3e01      	subs	r6, #1
 80074bc:	e7e9      	b.n	8007492 <__mdiff+0x8e>

080074be <__d2b>:
 80074be:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80074c2:	460e      	mov	r6, r1
 80074c4:	2101      	movs	r1, #1
 80074c6:	ec59 8b10 	vmov	r8, r9, d0
 80074ca:	4615      	mov	r5, r2
 80074cc:	f7ff fd6a 	bl	8006fa4 <_Balloc>
 80074d0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80074d4:	4607      	mov	r7, r0
 80074d6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80074da:	bb34      	cbnz	r4, 800752a <__d2b+0x6c>
 80074dc:	9301      	str	r3, [sp, #4]
 80074de:	f1b8 0300 	subs.w	r3, r8, #0
 80074e2:	d027      	beq.n	8007534 <__d2b+0x76>
 80074e4:	a802      	add	r0, sp, #8
 80074e6:	f840 3d08 	str.w	r3, [r0, #-8]!
 80074ea:	f7ff fe00 	bl	80070ee <__lo0bits>
 80074ee:	9900      	ldr	r1, [sp, #0]
 80074f0:	b1f0      	cbz	r0, 8007530 <__d2b+0x72>
 80074f2:	9a01      	ldr	r2, [sp, #4]
 80074f4:	f1c0 0320 	rsb	r3, r0, #32
 80074f8:	fa02 f303 	lsl.w	r3, r2, r3
 80074fc:	430b      	orrs	r3, r1
 80074fe:	40c2      	lsrs	r2, r0
 8007500:	617b      	str	r3, [r7, #20]
 8007502:	9201      	str	r2, [sp, #4]
 8007504:	9b01      	ldr	r3, [sp, #4]
 8007506:	61bb      	str	r3, [r7, #24]
 8007508:	2b00      	cmp	r3, #0
 800750a:	bf14      	ite	ne
 800750c:	2102      	movne	r1, #2
 800750e:	2101      	moveq	r1, #1
 8007510:	6139      	str	r1, [r7, #16]
 8007512:	b1c4      	cbz	r4, 8007546 <__d2b+0x88>
 8007514:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007518:	4404      	add	r4, r0
 800751a:	6034      	str	r4, [r6, #0]
 800751c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007520:	6028      	str	r0, [r5, #0]
 8007522:	4638      	mov	r0, r7
 8007524:	b003      	add	sp, #12
 8007526:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800752a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800752e:	e7d5      	b.n	80074dc <__d2b+0x1e>
 8007530:	6179      	str	r1, [r7, #20]
 8007532:	e7e7      	b.n	8007504 <__d2b+0x46>
 8007534:	a801      	add	r0, sp, #4
 8007536:	f7ff fdda 	bl	80070ee <__lo0bits>
 800753a:	9b01      	ldr	r3, [sp, #4]
 800753c:	617b      	str	r3, [r7, #20]
 800753e:	2101      	movs	r1, #1
 8007540:	6139      	str	r1, [r7, #16]
 8007542:	3020      	adds	r0, #32
 8007544:	e7e5      	b.n	8007512 <__d2b+0x54>
 8007546:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800754a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800754e:	6030      	str	r0, [r6, #0]
 8007550:	6918      	ldr	r0, [r3, #16]
 8007552:	f7ff fdad 	bl	80070b0 <__hi0bits>
 8007556:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800755a:	e7e1      	b.n	8007520 <__d2b+0x62>

0800755c <_calloc_r>:
 800755c:	b538      	push	{r3, r4, r5, lr}
 800755e:	fb02 f401 	mul.w	r4, r2, r1
 8007562:	4621      	mov	r1, r4
 8007564:	f000 f808 	bl	8007578 <_malloc_r>
 8007568:	4605      	mov	r5, r0
 800756a:	b118      	cbz	r0, 8007574 <_calloc_r+0x18>
 800756c:	4622      	mov	r2, r4
 800756e:	2100      	movs	r1, #0
 8007570:	f7fe fb6b 	bl	8005c4a <memset>
 8007574:	4628      	mov	r0, r5
 8007576:	bd38      	pop	{r3, r4, r5, pc}

08007578 <_malloc_r>:
 8007578:	b570      	push	{r4, r5, r6, lr}
 800757a:	1ccd      	adds	r5, r1, #3
 800757c:	f025 0503 	bic.w	r5, r5, #3
 8007580:	3508      	adds	r5, #8
 8007582:	2d0c      	cmp	r5, #12
 8007584:	bf38      	it	cc
 8007586:	250c      	movcc	r5, #12
 8007588:	2d00      	cmp	r5, #0
 800758a:	4606      	mov	r6, r0
 800758c:	db01      	blt.n	8007592 <_malloc_r+0x1a>
 800758e:	42a9      	cmp	r1, r5
 8007590:	d903      	bls.n	800759a <_malloc_r+0x22>
 8007592:	230c      	movs	r3, #12
 8007594:	6033      	str	r3, [r6, #0]
 8007596:	2000      	movs	r0, #0
 8007598:	bd70      	pop	{r4, r5, r6, pc}
 800759a:	f000 f869 	bl	8007670 <__malloc_lock>
 800759e:	4a21      	ldr	r2, [pc, #132]	; (8007624 <_malloc_r+0xac>)
 80075a0:	6814      	ldr	r4, [r2, #0]
 80075a2:	4621      	mov	r1, r4
 80075a4:	b991      	cbnz	r1, 80075cc <_malloc_r+0x54>
 80075a6:	4c20      	ldr	r4, [pc, #128]	; (8007628 <_malloc_r+0xb0>)
 80075a8:	6823      	ldr	r3, [r4, #0]
 80075aa:	b91b      	cbnz	r3, 80075b4 <_malloc_r+0x3c>
 80075ac:	4630      	mov	r0, r6
 80075ae:	f000 f83d 	bl	800762c <_sbrk_r>
 80075b2:	6020      	str	r0, [r4, #0]
 80075b4:	4629      	mov	r1, r5
 80075b6:	4630      	mov	r0, r6
 80075b8:	f000 f838 	bl	800762c <_sbrk_r>
 80075bc:	1c43      	adds	r3, r0, #1
 80075be:	d124      	bne.n	800760a <_malloc_r+0x92>
 80075c0:	230c      	movs	r3, #12
 80075c2:	6033      	str	r3, [r6, #0]
 80075c4:	4630      	mov	r0, r6
 80075c6:	f000 f854 	bl	8007672 <__malloc_unlock>
 80075ca:	e7e4      	b.n	8007596 <_malloc_r+0x1e>
 80075cc:	680b      	ldr	r3, [r1, #0]
 80075ce:	1b5b      	subs	r3, r3, r5
 80075d0:	d418      	bmi.n	8007604 <_malloc_r+0x8c>
 80075d2:	2b0b      	cmp	r3, #11
 80075d4:	d90f      	bls.n	80075f6 <_malloc_r+0x7e>
 80075d6:	600b      	str	r3, [r1, #0]
 80075d8:	50cd      	str	r5, [r1, r3]
 80075da:	18cc      	adds	r4, r1, r3
 80075dc:	4630      	mov	r0, r6
 80075de:	f000 f848 	bl	8007672 <__malloc_unlock>
 80075e2:	f104 000b 	add.w	r0, r4, #11
 80075e6:	1d23      	adds	r3, r4, #4
 80075e8:	f020 0007 	bic.w	r0, r0, #7
 80075ec:	1ac3      	subs	r3, r0, r3
 80075ee:	d0d3      	beq.n	8007598 <_malloc_r+0x20>
 80075f0:	425a      	negs	r2, r3
 80075f2:	50e2      	str	r2, [r4, r3]
 80075f4:	e7d0      	b.n	8007598 <_malloc_r+0x20>
 80075f6:	428c      	cmp	r4, r1
 80075f8:	684b      	ldr	r3, [r1, #4]
 80075fa:	bf16      	itet	ne
 80075fc:	6063      	strne	r3, [r4, #4]
 80075fe:	6013      	streq	r3, [r2, #0]
 8007600:	460c      	movne	r4, r1
 8007602:	e7eb      	b.n	80075dc <_malloc_r+0x64>
 8007604:	460c      	mov	r4, r1
 8007606:	6849      	ldr	r1, [r1, #4]
 8007608:	e7cc      	b.n	80075a4 <_malloc_r+0x2c>
 800760a:	1cc4      	adds	r4, r0, #3
 800760c:	f024 0403 	bic.w	r4, r4, #3
 8007610:	42a0      	cmp	r0, r4
 8007612:	d005      	beq.n	8007620 <_malloc_r+0xa8>
 8007614:	1a21      	subs	r1, r4, r0
 8007616:	4630      	mov	r0, r6
 8007618:	f000 f808 	bl	800762c <_sbrk_r>
 800761c:	3001      	adds	r0, #1
 800761e:	d0cf      	beq.n	80075c0 <_malloc_r+0x48>
 8007620:	6025      	str	r5, [r4, #0]
 8007622:	e7db      	b.n	80075dc <_malloc_r+0x64>
 8007624:	20004234 	.word	0x20004234
 8007628:	20004238 	.word	0x20004238

0800762c <_sbrk_r>:
 800762c:	b538      	push	{r3, r4, r5, lr}
 800762e:	4c06      	ldr	r4, [pc, #24]	; (8007648 <_sbrk_r+0x1c>)
 8007630:	2300      	movs	r3, #0
 8007632:	4605      	mov	r5, r0
 8007634:	4608      	mov	r0, r1
 8007636:	6023      	str	r3, [r4, #0]
 8007638:	f7fa f8f8 	bl	800182c <_sbrk>
 800763c:	1c43      	adds	r3, r0, #1
 800763e:	d102      	bne.n	8007646 <_sbrk_r+0x1a>
 8007640:	6823      	ldr	r3, [r4, #0]
 8007642:	b103      	cbz	r3, 8007646 <_sbrk_r+0x1a>
 8007644:	602b      	str	r3, [r5, #0]
 8007646:	bd38      	pop	{r3, r4, r5, pc}
 8007648:	20004370 	.word	0x20004370

0800764c <__ascii_mbtowc>:
 800764c:	b082      	sub	sp, #8
 800764e:	b901      	cbnz	r1, 8007652 <__ascii_mbtowc+0x6>
 8007650:	a901      	add	r1, sp, #4
 8007652:	b142      	cbz	r2, 8007666 <__ascii_mbtowc+0x1a>
 8007654:	b14b      	cbz	r3, 800766a <__ascii_mbtowc+0x1e>
 8007656:	7813      	ldrb	r3, [r2, #0]
 8007658:	600b      	str	r3, [r1, #0]
 800765a:	7812      	ldrb	r2, [r2, #0]
 800765c:	1c10      	adds	r0, r2, #0
 800765e:	bf18      	it	ne
 8007660:	2001      	movne	r0, #1
 8007662:	b002      	add	sp, #8
 8007664:	4770      	bx	lr
 8007666:	4610      	mov	r0, r2
 8007668:	e7fb      	b.n	8007662 <__ascii_mbtowc+0x16>
 800766a:	f06f 0001 	mvn.w	r0, #1
 800766e:	e7f8      	b.n	8007662 <__ascii_mbtowc+0x16>

08007670 <__malloc_lock>:
 8007670:	4770      	bx	lr

08007672 <__malloc_unlock>:
 8007672:	4770      	bx	lr

08007674 <__ascii_wctomb>:
 8007674:	b149      	cbz	r1, 800768a <__ascii_wctomb+0x16>
 8007676:	2aff      	cmp	r2, #255	; 0xff
 8007678:	bf85      	ittet	hi
 800767a:	238a      	movhi	r3, #138	; 0x8a
 800767c:	6003      	strhi	r3, [r0, #0]
 800767e:	700a      	strbls	r2, [r1, #0]
 8007680:	f04f 30ff 	movhi.w	r0, #4294967295
 8007684:	bf98      	it	ls
 8007686:	2001      	movls	r0, #1
 8007688:	4770      	bx	lr
 800768a:	4608      	mov	r0, r1
 800768c:	4770      	bx	lr
	...

08007690 <_init>:
 8007690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007692:	bf00      	nop
 8007694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007696:	bc08      	pop	{r3}
 8007698:	469e      	mov	lr, r3
 800769a:	4770      	bx	lr

0800769c <_fini>:
 800769c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800769e:	bf00      	nop
 80076a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076a2:	bc08      	pop	{r3}
 80076a4:	469e      	mov	lr, r3
 80076a6:	4770      	bx	lr
