#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* M1QA */
#define M1QA__0__DM__MASK 0x1C0000u
#define M1QA__0__DM__SHIFT 18
#define M1QA__0__DR CYREG_PRT1_DR
#define M1QA__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define M1QA__0__HSIOM_MASK 0x0F000000u
#define M1QA__0__HSIOM_SHIFT 24u
#define M1QA__0__INTCFG CYREG_PRT1_INTCFG
#define M1QA__0__INTSTAT CYREG_PRT1_INTSTAT
#define M1QA__0__MASK 0x40u
#define M1QA__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define M1QA__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define M1QA__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define M1QA__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define M1QA__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define M1QA__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define M1QA__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define M1QA__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define M1QA__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define M1QA__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define M1QA__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define M1QA__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define M1QA__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define M1QA__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define M1QA__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define M1QA__0__PC CYREG_PRT1_PC
#define M1QA__0__PC2 CYREG_PRT1_PC2
#define M1QA__0__PORT 1u
#define M1QA__0__PS CYREG_PRT1_PS
#define M1QA__0__SHIFT 6
#define M1QA__DR CYREG_PRT1_DR
#define M1QA__INTCFG CYREG_PRT1_INTCFG
#define M1QA__INTSTAT CYREG_PRT1_INTSTAT
#define M1QA__MASK 0x40u
#define M1QA__PA__CFG0 CYREG_UDB_PA1_CFG0
#define M1QA__PA__CFG1 CYREG_UDB_PA1_CFG1
#define M1QA__PA__CFG10 CYREG_UDB_PA1_CFG10
#define M1QA__PA__CFG11 CYREG_UDB_PA1_CFG11
#define M1QA__PA__CFG12 CYREG_UDB_PA1_CFG12
#define M1QA__PA__CFG13 CYREG_UDB_PA1_CFG13
#define M1QA__PA__CFG14 CYREG_UDB_PA1_CFG14
#define M1QA__PA__CFG2 CYREG_UDB_PA1_CFG2
#define M1QA__PA__CFG3 CYREG_UDB_PA1_CFG3
#define M1QA__PA__CFG4 CYREG_UDB_PA1_CFG4
#define M1QA__PA__CFG5 CYREG_UDB_PA1_CFG5
#define M1QA__PA__CFG6 CYREG_UDB_PA1_CFG6
#define M1QA__PA__CFG7 CYREG_UDB_PA1_CFG7
#define M1QA__PA__CFG8 CYREG_UDB_PA1_CFG8
#define M1QA__PA__CFG9 CYREG_UDB_PA1_CFG9
#define M1QA__PC CYREG_PRT1_PC
#define M1QA__PC2 CYREG_PRT1_PC2
#define M1QA__PORT 1u
#define M1QA__PS CYREG_PRT1_PS
#define M1QA__SHIFT 6

/* M1QB */
#define M1QB__0__DM__MASK 0xE00000u
#define M1QB__0__DM__SHIFT 21
#define M1QB__0__DR CYREG_PRT1_DR
#define M1QB__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define M1QB__0__HSIOM_MASK 0xF0000000u
#define M1QB__0__HSIOM_SHIFT 28u
#define M1QB__0__INTCFG CYREG_PRT1_INTCFG
#define M1QB__0__INTSTAT CYREG_PRT1_INTSTAT
#define M1QB__0__MASK 0x80u
#define M1QB__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define M1QB__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define M1QB__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define M1QB__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define M1QB__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define M1QB__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define M1QB__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define M1QB__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define M1QB__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define M1QB__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define M1QB__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define M1QB__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define M1QB__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define M1QB__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define M1QB__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define M1QB__0__PC CYREG_PRT1_PC
#define M1QB__0__PC2 CYREG_PRT1_PC2
#define M1QB__0__PORT 1u
#define M1QB__0__PS CYREG_PRT1_PS
#define M1QB__0__SHIFT 7
#define M1QB__DR CYREG_PRT1_DR
#define M1QB__INTCFG CYREG_PRT1_INTCFG
#define M1QB__INTSTAT CYREG_PRT1_INTSTAT
#define M1QB__MASK 0x80u
#define M1QB__PA__CFG0 CYREG_UDB_PA1_CFG0
#define M1QB__PA__CFG1 CYREG_UDB_PA1_CFG1
#define M1QB__PA__CFG10 CYREG_UDB_PA1_CFG10
#define M1QB__PA__CFG11 CYREG_UDB_PA1_CFG11
#define M1QB__PA__CFG12 CYREG_UDB_PA1_CFG12
#define M1QB__PA__CFG13 CYREG_UDB_PA1_CFG13
#define M1QB__PA__CFG14 CYREG_UDB_PA1_CFG14
#define M1QB__PA__CFG2 CYREG_UDB_PA1_CFG2
#define M1QB__PA__CFG3 CYREG_UDB_PA1_CFG3
#define M1QB__PA__CFG4 CYREG_UDB_PA1_CFG4
#define M1QB__PA__CFG5 CYREG_UDB_PA1_CFG5
#define M1QB__PA__CFG6 CYREG_UDB_PA1_CFG6
#define M1QB__PA__CFG7 CYREG_UDB_PA1_CFG7
#define M1QB__PA__CFG8 CYREG_UDB_PA1_CFG8
#define M1QB__PA__CFG9 CYREG_UDB_PA1_CFG9
#define M1QB__PC CYREG_PRT1_PC
#define M1QB__PC2 CYREG_PRT1_PC2
#define M1QB__PORT 1u
#define M1QB__PS CYREG_PRT1_PS
#define M1QB__SHIFT 7

/* M2QA */
#define M2QA__0__DM__MASK 0x7000u
#define M2QA__0__DM__SHIFT 12
#define M2QA__0__DR CYREG_PRT1_DR
#define M2QA__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define M2QA__0__HSIOM_MASK 0x000F0000u
#define M2QA__0__HSIOM_SHIFT 16u
#define M2QA__0__INTCFG CYREG_PRT1_INTCFG
#define M2QA__0__INTSTAT CYREG_PRT1_INTSTAT
#define M2QA__0__MASK 0x10u
#define M2QA__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define M2QA__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define M2QA__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define M2QA__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define M2QA__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define M2QA__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define M2QA__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define M2QA__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define M2QA__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define M2QA__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define M2QA__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define M2QA__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define M2QA__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define M2QA__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define M2QA__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define M2QA__0__PC CYREG_PRT1_PC
#define M2QA__0__PC2 CYREG_PRT1_PC2
#define M2QA__0__PORT 1u
#define M2QA__0__PS CYREG_PRT1_PS
#define M2QA__0__SHIFT 4
#define M2QA__DR CYREG_PRT1_DR
#define M2QA__INTCFG CYREG_PRT1_INTCFG
#define M2QA__INTSTAT CYREG_PRT1_INTSTAT
#define M2QA__MASK 0x10u
#define M2QA__PA__CFG0 CYREG_UDB_PA1_CFG0
#define M2QA__PA__CFG1 CYREG_UDB_PA1_CFG1
#define M2QA__PA__CFG10 CYREG_UDB_PA1_CFG10
#define M2QA__PA__CFG11 CYREG_UDB_PA1_CFG11
#define M2QA__PA__CFG12 CYREG_UDB_PA1_CFG12
#define M2QA__PA__CFG13 CYREG_UDB_PA1_CFG13
#define M2QA__PA__CFG14 CYREG_UDB_PA1_CFG14
#define M2QA__PA__CFG2 CYREG_UDB_PA1_CFG2
#define M2QA__PA__CFG3 CYREG_UDB_PA1_CFG3
#define M2QA__PA__CFG4 CYREG_UDB_PA1_CFG4
#define M2QA__PA__CFG5 CYREG_UDB_PA1_CFG5
#define M2QA__PA__CFG6 CYREG_UDB_PA1_CFG6
#define M2QA__PA__CFG7 CYREG_UDB_PA1_CFG7
#define M2QA__PA__CFG8 CYREG_UDB_PA1_CFG8
#define M2QA__PA__CFG9 CYREG_UDB_PA1_CFG9
#define M2QA__PC CYREG_PRT1_PC
#define M2QA__PC2 CYREG_PRT1_PC2
#define M2QA__PORT 1u
#define M2QA__PS CYREG_PRT1_PS
#define M2QA__SHIFT 4

/* M2QB */
#define M2QB__0__DM__MASK 0x38000u
#define M2QB__0__DM__SHIFT 15
#define M2QB__0__DR CYREG_PRT1_DR
#define M2QB__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define M2QB__0__HSIOM_MASK 0x00F00000u
#define M2QB__0__HSIOM_SHIFT 20u
#define M2QB__0__INTCFG CYREG_PRT1_INTCFG
#define M2QB__0__INTSTAT CYREG_PRT1_INTSTAT
#define M2QB__0__MASK 0x20u
#define M2QB__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define M2QB__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define M2QB__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define M2QB__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define M2QB__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define M2QB__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define M2QB__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define M2QB__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define M2QB__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define M2QB__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define M2QB__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define M2QB__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define M2QB__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define M2QB__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define M2QB__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define M2QB__0__PC CYREG_PRT1_PC
#define M2QB__0__PC2 CYREG_PRT1_PC2
#define M2QB__0__PORT 1u
#define M2QB__0__PS CYREG_PRT1_PS
#define M2QB__0__SHIFT 5
#define M2QB__DR CYREG_PRT1_DR
#define M2QB__INTCFG CYREG_PRT1_INTCFG
#define M2QB__INTSTAT CYREG_PRT1_INTSTAT
#define M2QB__MASK 0x20u
#define M2QB__PA__CFG0 CYREG_UDB_PA1_CFG0
#define M2QB__PA__CFG1 CYREG_UDB_PA1_CFG1
#define M2QB__PA__CFG10 CYREG_UDB_PA1_CFG10
#define M2QB__PA__CFG11 CYREG_UDB_PA1_CFG11
#define M2QB__PA__CFG12 CYREG_UDB_PA1_CFG12
#define M2QB__PA__CFG13 CYREG_UDB_PA1_CFG13
#define M2QB__PA__CFG14 CYREG_UDB_PA1_CFG14
#define M2QB__PA__CFG2 CYREG_UDB_PA1_CFG2
#define M2QB__PA__CFG3 CYREG_UDB_PA1_CFG3
#define M2QB__PA__CFG4 CYREG_UDB_PA1_CFG4
#define M2QB__PA__CFG5 CYREG_UDB_PA1_CFG5
#define M2QB__PA__CFG6 CYREG_UDB_PA1_CFG6
#define M2QB__PA__CFG7 CYREG_UDB_PA1_CFG7
#define M2QB__PA__CFG8 CYREG_UDB_PA1_CFG8
#define M2QB__PA__CFG9 CYREG_UDB_PA1_CFG9
#define M2QB__PC CYREG_PRT1_PC
#define M2QB__PC2 CYREG_PRT1_PC2
#define M2QB__PORT 1u
#define M2QB__PS CYREG_PRT1_PS
#define M2QB__SHIFT 5

/* UART_rx */
#define UART_rx__0__DM__MASK 0x07u
#define UART_rx__0__DM__SHIFT 0
#define UART_rx__0__DR CYREG_PRT4_DR
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_rx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PC CYREG_PRT4_PC
#define UART_rx__0__PC2 CYREG_PRT4_PC2
#define UART_rx__0__PORT 4u
#define UART_rx__0__PS CYREG_PRT4_PS
#define UART_rx__0__SHIFT 0
#define UART_rx__DR CYREG_PRT4_DR
#define UART_rx__INTCFG CYREG_PRT4_INTCFG
#define UART_rx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_rx__MASK 0x01u
#define UART_rx__PC CYREG_PRT4_PC
#define UART_rx__PC2 CYREG_PRT4_PC2
#define UART_rx__PORT 4u
#define UART_rx__PS CYREG_PRT4_PS
#define UART_rx__SHIFT 0

/* UART_SCB */
#define UART_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define UART_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define UART_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define UART_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define UART_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define UART_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define UART_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define UART_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define UART_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define UART_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define UART_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* UART_SCB_IRQ */
#define UART_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define UART_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define UART_SCB_IRQ__INTC_MASK 0x400u
#define UART_SCB_IRQ__INTC_NUMBER 10u
#define UART_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define UART_SCB_IRQ__INTC_PRIOR_NUM 3u
#define UART_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define UART_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define UART_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* UART_SCBCLK */
#define UART_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define UART_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A01
#define UART_SCBCLK__ENABLE_MASK 0x80000000u
#define UART_SCBCLK__MASK 0x80000000u
#define UART_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A01

/* UART_tx */
#define UART_tx__0__DM__MASK 0x38u
#define UART_tx__0__DM__SHIFT 3
#define UART_tx__0__DR CYREG_PRT4_DR
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_tx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__PC CYREG_PRT4_PC
#define UART_tx__0__PC2 CYREG_PRT4_PC2
#define UART_tx__0__PORT 4u
#define UART_tx__0__PS CYREG_PRT4_PS
#define UART_tx__0__SHIFT 1
#define UART_tx__DR CYREG_PRT4_DR
#define UART_tx__INTCFG CYREG_PRT4_INTCFG
#define UART_tx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_tx__MASK 0x02u
#define UART_tx__PC CYREG_PRT4_PC
#define UART_tx__PC2 CYREG_PRT4_PC2
#define UART_tx__PORT 4u
#define UART_tx__PS CYREG_PRT4_PS
#define UART_tx__SHIFT 1

/* AIN1_1 */
#define AIN1_1__0__DM__MASK 0x1C0000u
#define AIN1_1__0__DM__SHIFT 18
#define AIN1_1__0__DR CYREG_PRT2_DR
#define AIN1_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define AIN1_1__0__HSIOM_MASK 0x0F000000u
#define AIN1_1__0__HSIOM_SHIFT 24u
#define AIN1_1__0__INTCFG CYREG_PRT2_INTCFG
#define AIN1_1__0__INTSTAT CYREG_PRT2_INTSTAT
#define AIN1_1__0__MASK 0x40u
#define AIN1_1__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define AIN1_1__0__OUT_SEL_SHIFT 12u
#define AIN1_1__0__OUT_SEL_VAL 3u
#define AIN1_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define AIN1_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define AIN1_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define AIN1_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define AIN1_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define AIN1_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define AIN1_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define AIN1_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define AIN1_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define AIN1_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define AIN1_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define AIN1_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define AIN1_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define AIN1_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define AIN1_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define AIN1_1__0__PC CYREG_PRT2_PC
#define AIN1_1__0__PC2 CYREG_PRT2_PC2
#define AIN1_1__0__PORT 2u
#define AIN1_1__0__PS CYREG_PRT2_PS
#define AIN1_1__0__SHIFT 6
#define AIN1_1__DR CYREG_PRT2_DR
#define AIN1_1__INTCFG CYREG_PRT2_INTCFG
#define AIN1_1__INTSTAT CYREG_PRT2_INTSTAT
#define AIN1_1__MASK 0x40u
#define AIN1_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define AIN1_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define AIN1_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define AIN1_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define AIN1_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define AIN1_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define AIN1_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define AIN1_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define AIN1_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define AIN1_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define AIN1_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define AIN1_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define AIN1_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define AIN1_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define AIN1_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define AIN1_1__PC CYREG_PRT2_PC
#define AIN1_1__PC2 CYREG_PRT2_PC2
#define AIN1_1__PORT 2u
#define AIN1_1__PS CYREG_PRT2_PS
#define AIN1_1__SHIFT 6

/* AIN1_2 */
#define AIN1_2__0__DM__MASK 0xE00000u
#define AIN1_2__0__DM__SHIFT 21
#define AIN1_2__0__DR CYREG_PRT3_DR
#define AIN1_2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define AIN1_2__0__HSIOM_MASK 0xF0000000u
#define AIN1_2__0__HSIOM_SHIFT 28u
#define AIN1_2__0__INTCFG CYREG_PRT3_INTCFG
#define AIN1_2__0__INTSTAT CYREG_PRT3_INTSTAT
#define AIN1_2__0__MASK 0x80u
#define AIN1_2__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define AIN1_2__0__OUT_SEL_SHIFT 14u
#define AIN1_2__0__OUT_SEL_VAL 1u
#define AIN1_2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define AIN1_2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define AIN1_2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define AIN1_2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define AIN1_2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define AIN1_2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define AIN1_2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define AIN1_2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define AIN1_2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define AIN1_2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define AIN1_2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define AIN1_2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define AIN1_2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define AIN1_2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define AIN1_2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define AIN1_2__0__PC CYREG_PRT3_PC
#define AIN1_2__0__PC2 CYREG_PRT3_PC2
#define AIN1_2__0__PORT 3u
#define AIN1_2__0__PS CYREG_PRT3_PS
#define AIN1_2__0__SHIFT 7
#define AIN1_2__DR CYREG_PRT3_DR
#define AIN1_2__INTCFG CYREG_PRT3_INTCFG
#define AIN1_2__INTSTAT CYREG_PRT3_INTSTAT
#define AIN1_2__MASK 0x80u
#define AIN1_2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define AIN1_2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define AIN1_2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define AIN1_2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define AIN1_2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define AIN1_2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define AIN1_2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define AIN1_2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define AIN1_2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define AIN1_2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define AIN1_2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define AIN1_2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define AIN1_2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define AIN1_2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define AIN1_2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define AIN1_2__PC CYREG_PRT3_PC
#define AIN1_2__PC2 CYREG_PRT3_PC2
#define AIN1_2__PORT 3u
#define AIN1_2__PS CYREG_PRT3_PS
#define AIN1_2__SHIFT 7

/* AIN2_1 */
#define AIN2_1__0__DM__MASK 0xE00000u
#define AIN2_1__0__DM__SHIFT 21
#define AIN2_1__0__DR CYREG_PRT2_DR
#define AIN2_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define AIN2_1__0__HSIOM_MASK 0xF0000000u
#define AIN2_1__0__HSIOM_SHIFT 28u
#define AIN2_1__0__INTCFG CYREG_PRT2_INTCFG
#define AIN2_1__0__INTSTAT CYREG_PRT2_INTSTAT
#define AIN2_1__0__MASK 0x80u
#define AIN2_1__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define AIN2_1__0__OUT_SEL_SHIFT 14u
#define AIN2_1__0__OUT_SEL_VAL 0u
#define AIN2_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define AIN2_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define AIN2_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define AIN2_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define AIN2_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define AIN2_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define AIN2_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define AIN2_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define AIN2_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define AIN2_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define AIN2_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define AIN2_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define AIN2_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define AIN2_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define AIN2_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define AIN2_1__0__PC CYREG_PRT2_PC
#define AIN2_1__0__PC2 CYREG_PRT2_PC2
#define AIN2_1__0__PORT 2u
#define AIN2_1__0__PS CYREG_PRT2_PS
#define AIN2_1__0__SHIFT 7
#define AIN2_1__DR CYREG_PRT2_DR
#define AIN2_1__INTCFG CYREG_PRT2_INTCFG
#define AIN2_1__INTSTAT CYREG_PRT2_INTSTAT
#define AIN2_1__MASK 0x80u
#define AIN2_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define AIN2_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define AIN2_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define AIN2_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define AIN2_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define AIN2_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define AIN2_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define AIN2_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define AIN2_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define AIN2_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define AIN2_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define AIN2_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define AIN2_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define AIN2_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define AIN2_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define AIN2_1__PC CYREG_PRT2_PC
#define AIN2_1__PC2 CYREG_PRT2_PC2
#define AIN2_1__PORT 2u
#define AIN2_1__PS CYREG_PRT2_PS
#define AIN2_1__SHIFT 7

/* AIN2_2 */
#define AIN2_2__0__DM__MASK 0x07u
#define AIN2_2__0__DM__SHIFT 0
#define AIN2_2__0__DR CYREG_PRT0_DR
#define AIN2_2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define AIN2_2__0__HSIOM_MASK 0x0000000Fu
#define AIN2_2__0__HSIOM_SHIFT 0u
#define AIN2_2__0__INTCFG CYREG_PRT0_INTCFG
#define AIN2_2__0__INTSTAT CYREG_PRT0_INTSTAT
#define AIN2_2__0__MASK 0x01u
#define AIN2_2__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define AIN2_2__0__OUT_SEL_SHIFT 0u
#define AIN2_2__0__OUT_SEL_VAL 0u
#define AIN2_2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define AIN2_2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define AIN2_2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define AIN2_2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define AIN2_2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define AIN2_2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define AIN2_2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define AIN2_2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define AIN2_2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define AIN2_2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define AIN2_2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define AIN2_2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define AIN2_2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define AIN2_2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define AIN2_2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define AIN2_2__0__PC CYREG_PRT0_PC
#define AIN2_2__0__PC2 CYREG_PRT0_PC2
#define AIN2_2__0__PORT 0u
#define AIN2_2__0__PS CYREG_PRT0_PS
#define AIN2_2__0__SHIFT 0
#define AIN2_2__DR CYREG_PRT0_DR
#define AIN2_2__INTCFG CYREG_PRT0_INTCFG
#define AIN2_2__INTSTAT CYREG_PRT0_INTSTAT
#define AIN2_2__MASK 0x01u
#define AIN2_2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define AIN2_2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define AIN2_2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define AIN2_2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define AIN2_2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define AIN2_2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define AIN2_2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define AIN2_2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define AIN2_2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define AIN2_2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define AIN2_2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define AIN2_2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define AIN2_2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define AIN2_2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define AIN2_2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define AIN2_2__PC CYREG_PRT0_PC
#define AIN2_2__PC2 CYREG_PRT0_PC2
#define AIN2_2__PORT 0u
#define AIN2_2__PS CYREG_PRT0_PS
#define AIN2_2__SHIFT 0

/* BIN1_1 */
#define BIN1_1__0__DM__MASK 0x07u
#define BIN1_1__0__DM__SHIFT 0
#define BIN1_1__0__DR CYREG_PRT3_DR
#define BIN1_1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define BIN1_1__0__HSIOM_MASK 0x0000000Fu
#define BIN1_1__0__HSIOM_SHIFT 0u
#define BIN1_1__0__INTCFG CYREG_PRT3_INTCFG
#define BIN1_1__0__INTSTAT CYREG_PRT3_INTSTAT
#define BIN1_1__0__MASK 0x01u
#define BIN1_1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define BIN1_1__0__OUT_SEL_SHIFT 0u
#define BIN1_1__0__OUT_SEL_VAL 3u
#define BIN1_1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BIN1_1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BIN1_1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BIN1_1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BIN1_1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BIN1_1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BIN1_1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BIN1_1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BIN1_1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BIN1_1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BIN1_1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BIN1_1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BIN1_1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BIN1_1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BIN1_1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BIN1_1__0__PC CYREG_PRT3_PC
#define BIN1_1__0__PC2 CYREG_PRT3_PC2
#define BIN1_1__0__PORT 3u
#define BIN1_1__0__PS CYREG_PRT3_PS
#define BIN1_1__0__SHIFT 0
#define BIN1_1__DR CYREG_PRT3_DR
#define BIN1_1__INTCFG CYREG_PRT3_INTCFG
#define BIN1_1__INTSTAT CYREG_PRT3_INTSTAT
#define BIN1_1__MASK 0x01u
#define BIN1_1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BIN1_1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BIN1_1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BIN1_1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BIN1_1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BIN1_1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BIN1_1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BIN1_1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BIN1_1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BIN1_1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BIN1_1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BIN1_1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BIN1_1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BIN1_1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BIN1_1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BIN1_1__PC CYREG_PRT3_PC
#define BIN1_1__PC2 CYREG_PRT3_PC2
#define BIN1_1__PORT 3u
#define BIN1_1__PS CYREG_PRT3_PS
#define BIN1_1__SHIFT 0

/* BIN1_2 */
#define BIN1_2__0__DM__MASK 0x38u
#define BIN1_2__0__DM__SHIFT 3
#define BIN1_2__0__DR CYREG_PRT0_DR
#define BIN1_2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define BIN1_2__0__HSIOM_MASK 0x000000F0u
#define BIN1_2__0__HSIOM_SHIFT 4u
#define BIN1_2__0__INTCFG CYREG_PRT0_INTCFG
#define BIN1_2__0__INTSTAT CYREG_PRT0_INTSTAT
#define BIN1_2__0__MASK 0x02u
#define BIN1_2__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define BIN1_2__0__OUT_SEL_SHIFT 2u
#define BIN1_2__0__OUT_SEL_VAL 1u
#define BIN1_2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BIN1_2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BIN1_2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BIN1_2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BIN1_2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BIN1_2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BIN1_2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BIN1_2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BIN1_2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BIN1_2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BIN1_2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BIN1_2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BIN1_2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BIN1_2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BIN1_2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BIN1_2__0__PC CYREG_PRT0_PC
#define BIN1_2__0__PC2 CYREG_PRT0_PC2
#define BIN1_2__0__PORT 0u
#define BIN1_2__0__PS CYREG_PRT0_PS
#define BIN1_2__0__SHIFT 1
#define BIN1_2__DR CYREG_PRT0_DR
#define BIN1_2__INTCFG CYREG_PRT0_INTCFG
#define BIN1_2__INTSTAT CYREG_PRT0_INTSTAT
#define BIN1_2__MASK 0x02u
#define BIN1_2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BIN1_2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BIN1_2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BIN1_2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BIN1_2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BIN1_2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BIN1_2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BIN1_2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BIN1_2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BIN1_2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BIN1_2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BIN1_2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BIN1_2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BIN1_2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BIN1_2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BIN1_2__PC CYREG_PRT0_PC
#define BIN1_2__PC2 CYREG_PRT0_PC2
#define BIN1_2__PORT 0u
#define BIN1_2__PS CYREG_PRT0_PS
#define BIN1_2__SHIFT 1

/* BIN2_1 */
#define BIN2_1__0__DM__MASK 0x38u
#define BIN2_1__0__DM__SHIFT 3
#define BIN2_1__0__DR CYREG_PRT3_DR
#define BIN2_1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define BIN2_1__0__HSIOM_MASK 0x000000F0u
#define BIN2_1__0__HSIOM_SHIFT 4u
#define BIN2_1__0__INTCFG CYREG_PRT3_INTCFG
#define BIN2_1__0__INTSTAT CYREG_PRT3_INTSTAT
#define BIN2_1__0__MASK 0x02u
#define BIN2_1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define BIN2_1__0__OUT_SEL_SHIFT 2u
#define BIN2_1__0__OUT_SEL_VAL 2u
#define BIN2_1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BIN2_1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BIN2_1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BIN2_1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BIN2_1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BIN2_1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BIN2_1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BIN2_1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BIN2_1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BIN2_1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BIN2_1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BIN2_1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BIN2_1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BIN2_1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BIN2_1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BIN2_1__0__PC CYREG_PRT3_PC
#define BIN2_1__0__PC2 CYREG_PRT3_PC2
#define BIN2_1__0__PORT 3u
#define BIN2_1__0__PS CYREG_PRT3_PS
#define BIN2_1__0__SHIFT 1
#define BIN2_1__DR CYREG_PRT3_DR
#define BIN2_1__INTCFG CYREG_PRT3_INTCFG
#define BIN2_1__INTSTAT CYREG_PRT3_INTSTAT
#define BIN2_1__MASK 0x02u
#define BIN2_1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BIN2_1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BIN2_1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BIN2_1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BIN2_1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BIN2_1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BIN2_1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BIN2_1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BIN2_1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BIN2_1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BIN2_1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BIN2_1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BIN2_1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BIN2_1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BIN2_1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BIN2_1__PC CYREG_PRT3_PC
#define BIN2_1__PC2 CYREG_PRT3_PC2
#define BIN2_1__PORT 3u
#define BIN2_1__PS CYREG_PRT3_PS
#define BIN2_1__SHIFT 1

/* BIN2_2 */
#define BIN2_2__0__DM__MASK 0x1C0u
#define BIN2_2__0__DM__SHIFT 6
#define BIN2_2__0__DR CYREG_PRT0_DR
#define BIN2_2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define BIN2_2__0__HSIOM_MASK 0x00000F00u
#define BIN2_2__0__HSIOM_SHIFT 8u
#define BIN2_2__0__INTCFG CYREG_PRT0_INTCFG
#define BIN2_2__0__INTSTAT CYREG_PRT0_INTSTAT
#define BIN2_2__0__MASK 0x04u
#define BIN2_2__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define BIN2_2__0__OUT_SEL_SHIFT 4u
#define BIN2_2__0__OUT_SEL_VAL 0u
#define BIN2_2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BIN2_2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BIN2_2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BIN2_2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BIN2_2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BIN2_2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BIN2_2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BIN2_2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BIN2_2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BIN2_2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BIN2_2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BIN2_2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BIN2_2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BIN2_2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BIN2_2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BIN2_2__0__PC CYREG_PRT0_PC
#define BIN2_2__0__PC2 CYREG_PRT0_PC2
#define BIN2_2__0__PORT 0u
#define BIN2_2__0__PS CYREG_PRT0_PS
#define BIN2_2__0__SHIFT 2
#define BIN2_2__DR CYREG_PRT0_DR
#define BIN2_2__INTCFG CYREG_PRT0_INTCFG
#define BIN2_2__INTSTAT CYREG_PRT0_INTSTAT
#define BIN2_2__MASK 0x04u
#define BIN2_2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BIN2_2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BIN2_2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BIN2_2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BIN2_2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BIN2_2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BIN2_2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BIN2_2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BIN2_2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BIN2_2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BIN2_2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BIN2_2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BIN2_2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BIN2_2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BIN2_2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BIN2_2__PC CYREG_PRT0_PC
#define BIN2_2__PC2 CYREG_PRT0_PC2
#define BIN2_2__PORT 0u
#define BIN2_2__PS CYREG_PRT0_PS
#define BIN2_2__SHIFT 2

/* Clock_1 */
#define Clock_1__DIVIDER_MASK 0x0000FFFFu
#define Clock_1__ENABLE CYREG_CLK_DIVIDER_C00
#define Clock_1__ENABLE_MASK 0x80000000u
#define Clock_1__MASK 0x80000000u
#define Clock_1__REGISTER CYREG_CLK_DIVIDER_C00

/* Clock_2 */
#define Clock_2__DIVIDER_MASK 0x0000FFFFu
#define Clock_2__ENABLE CYREG_CLK_DIVIDER_A00
#define Clock_2__ENABLE_MASK 0x80000000u
#define Clock_2__MASK 0x80000000u
#define Clock_2__REGISTER CYREG_CLK_DIVIDER_A00

/* PWM_Rear_cy_m0s8_tcpwm_1 */
#define PWM_Rear_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define PWM_Rear_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define PWM_Rear_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define PWM_Rear_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define PWM_Rear_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define PWM_Rear_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define PWM_Rear_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define PWM_Rear_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define PWM_Rear_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define PWM_Rear_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define PWM_Rear_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2
#define PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define PWM_Rear_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define PWM_Rear_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define PWM_Rear_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* Rear_Dir */
#define Rear_Dir_Sync_ctrl_reg__0__MASK 0x01u
#define Rear_Dir_Sync_ctrl_reg__0__POS 0
#define Rear_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Rear_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Rear_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define Rear_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Rear_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define Rear_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define Rear_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Rear_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define Rear_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Rear_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Rear_Dir_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_02
#define Rear_Dir_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Rear_Dir_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_02
#define Rear_Dir_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Rear_Dir_Sync_ctrl_reg__MASK 0x01u
#define Rear_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Rear_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Rear_Dir_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_02

/* Front_Dir */
#define Front_Dir_Sync_ctrl_reg__0__MASK 0x01u
#define Front_Dir_Sync_ctrl_reg__0__POS 0
#define Front_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Front_Dir_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_03
#define Front_Dir_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define Front_Dir_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_03
#define Front_Dir_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define Front_Dir_Sync_ctrl_reg__MASK 0x01u
#define Front_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Front_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Front_Dir_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_03

/* Mode_Rear */
#define Mode_Rear__0__DM__MASK 0x1C0000u
#define Mode_Rear__0__DM__SHIFT 18
#define Mode_Rear__0__DR CYREG_PRT3_DR
#define Mode_Rear__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Mode_Rear__0__HSIOM_MASK 0x0F000000u
#define Mode_Rear__0__HSIOM_SHIFT 24u
#define Mode_Rear__0__INTCFG CYREG_PRT3_INTCFG
#define Mode_Rear__0__INTSTAT CYREG_PRT3_INTSTAT
#define Mode_Rear__0__MASK 0x40u
#define Mode_Rear__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Mode_Rear__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Mode_Rear__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Mode_Rear__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Mode_Rear__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Mode_Rear__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Mode_Rear__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Mode_Rear__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Mode_Rear__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Mode_Rear__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Mode_Rear__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Mode_Rear__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Mode_Rear__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Mode_Rear__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Mode_Rear__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Mode_Rear__0__PC CYREG_PRT3_PC
#define Mode_Rear__0__PC2 CYREG_PRT3_PC2
#define Mode_Rear__0__PORT 3u
#define Mode_Rear__0__PS CYREG_PRT3_PS
#define Mode_Rear__0__SHIFT 6
#define Mode_Rear__DR CYREG_PRT3_DR
#define Mode_Rear__INTCFG CYREG_PRT3_INTCFG
#define Mode_Rear__INTSTAT CYREG_PRT3_INTSTAT
#define Mode_Rear__MASK 0x40u
#define Mode_Rear__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Mode_Rear__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Mode_Rear__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Mode_Rear__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Mode_Rear__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Mode_Rear__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Mode_Rear__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Mode_Rear__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Mode_Rear__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Mode_Rear__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Mode_Rear__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Mode_Rear__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Mode_Rear__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Mode_Rear__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Mode_Rear__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Mode_Rear__PC CYREG_PRT3_PC
#define Mode_Rear__PC2 CYREG_PRT3_PC2
#define Mode_Rear__PORT 3u
#define Mode_Rear__PS CYREG_PRT3_PS
#define Mode_Rear__SHIFT 6

/* PWM_Front_cy_m0s8_tcpwm_1 */
#define PWM_Front_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define PWM_Front_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define PWM_Front_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define PWM_Front_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define PWM_Front_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define PWM_Front_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define PWM_Front_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define PWM_Front_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define PWM_Front_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define PWM_Front_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define PWM_Front_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3
#define PWM_Front_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define PWM_Front_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define PWM_Front_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define PWM_Front_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* cursense1 */
#define cursense1__0__DM__MASK 0x7000u
#define cursense1__0__DM__SHIFT 12
#define cursense1__0__DR CYREG_PRT3_DR
#define cursense1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define cursense1__0__HSIOM_MASK 0x000F0000u
#define cursense1__0__HSIOM_SHIFT 16u
#define cursense1__0__INTCFG CYREG_PRT3_INTCFG
#define cursense1__0__INTSTAT CYREG_PRT3_INTSTAT
#define cursense1__0__MASK 0x10u
#define cursense1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define cursense1__0__OUT_SEL_SHIFT 8u
#define cursense1__0__OUT_SEL_VAL 0u
#define cursense1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define cursense1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define cursense1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define cursense1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define cursense1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define cursense1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define cursense1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define cursense1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define cursense1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define cursense1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define cursense1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define cursense1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define cursense1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define cursense1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define cursense1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define cursense1__0__PC CYREG_PRT3_PC
#define cursense1__0__PC2 CYREG_PRT3_PC2
#define cursense1__0__PORT 3u
#define cursense1__0__PS CYREG_PRT3_PS
#define cursense1__0__SHIFT 4
#define cursense1__DR CYREG_PRT3_DR
#define cursense1__INTCFG CYREG_PRT3_INTCFG
#define cursense1__INTSTAT CYREG_PRT3_INTSTAT
#define cursense1__MASK 0x10u
#define cursense1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define cursense1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define cursense1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define cursense1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define cursense1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define cursense1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define cursense1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define cursense1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define cursense1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define cursense1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define cursense1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define cursense1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define cursense1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define cursense1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define cursense1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define cursense1__PC CYREG_PRT3_PC
#define cursense1__PC2 CYREG_PRT3_PC2
#define cursense1__PORT 3u
#define cursense1__PS CYREG_PRT3_PS
#define cursense1__SHIFT 4

/* cursense2 */
#define cursense2__0__DM__MASK 0xE00u
#define cursense2__0__DM__SHIFT 9
#define cursense2__0__DR CYREG_PRT0_DR
#define cursense2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define cursense2__0__HSIOM_MASK 0x0000F000u
#define cursense2__0__HSIOM_SHIFT 12u
#define cursense2__0__INTCFG CYREG_PRT0_INTCFG
#define cursense2__0__INTSTAT CYREG_PRT0_INTSTAT
#define cursense2__0__MASK 0x08u
#define cursense2__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define cursense2__0__OUT_SEL_SHIFT 6u
#define cursense2__0__OUT_SEL_VAL 3u
#define cursense2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define cursense2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define cursense2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define cursense2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define cursense2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define cursense2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define cursense2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define cursense2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define cursense2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define cursense2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define cursense2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define cursense2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define cursense2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define cursense2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define cursense2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define cursense2__0__PC CYREG_PRT0_PC
#define cursense2__0__PC2 CYREG_PRT0_PC2
#define cursense2__0__PORT 0u
#define cursense2__0__PS CYREG_PRT0_PS
#define cursense2__0__SHIFT 3
#define cursense2__DR CYREG_PRT0_DR
#define cursense2__INTCFG CYREG_PRT0_INTCFG
#define cursense2__INTSTAT CYREG_PRT0_INTSTAT
#define cursense2__MASK 0x08u
#define cursense2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define cursense2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define cursense2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define cursense2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define cursense2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define cursense2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define cursense2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define cursense2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define cursense2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define cursense2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define cursense2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define cursense2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define cursense2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define cursense2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define cursense2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define cursense2__PC CYREG_PRT0_PC
#define cursense2__PC2 CYREG_PRT0_PC2
#define cursense2__PORT 0u
#define cursense2__PS CYREG_PRT0_PS
#define cursense2__SHIFT 3

/* Mode_Front */
#define Mode_Front__0__DM__MASK 0x38000u
#define Mode_Front__0__DM__SHIFT 15
#define Mode_Front__0__DR CYREG_PRT2_DR
#define Mode_Front__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Mode_Front__0__HSIOM_MASK 0x00F00000u
#define Mode_Front__0__HSIOM_SHIFT 20u
#define Mode_Front__0__INTCFG CYREG_PRT2_INTCFG
#define Mode_Front__0__INTSTAT CYREG_PRT2_INTSTAT
#define Mode_Front__0__MASK 0x20u
#define Mode_Front__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Mode_Front__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Mode_Front__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Mode_Front__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Mode_Front__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Mode_Front__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Mode_Front__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Mode_Front__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Mode_Front__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Mode_Front__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Mode_Front__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Mode_Front__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Mode_Front__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Mode_Front__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Mode_Front__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Mode_Front__0__PC CYREG_PRT2_PC
#define Mode_Front__0__PC2 CYREG_PRT2_PC2
#define Mode_Front__0__PORT 2u
#define Mode_Front__0__PS CYREG_PRT2_PS
#define Mode_Front__0__SHIFT 5
#define Mode_Front__DR CYREG_PRT2_DR
#define Mode_Front__INTCFG CYREG_PRT2_INTCFG
#define Mode_Front__INTSTAT CYREG_PRT2_INTSTAT
#define Mode_Front__MASK 0x20u
#define Mode_Front__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Mode_Front__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Mode_Front__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Mode_Front__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Mode_Front__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Mode_Front__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Mode_Front__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Mode_Front__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Mode_Front__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Mode_Front__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Mode_Front__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Mode_Front__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Mode_Front__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Mode_Front__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Mode_Front__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Mode_Front__PC CYREG_PRT2_PC
#define Mode_Front__PC2 CYREG_PRT2_PC2
#define Mode_Front__PORT 2u
#define Mode_Front__PS CYREG_PRT2_PS
#define Mode_Front__SHIFT 5

/* Power_Rear */
#define Power_Rear__0__DM__MASK 0x38000u
#define Power_Rear__0__DM__SHIFT 15
#define Power_Rear__0__DR CYREG_PRT3_DR
#define Power_Rear__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Power_Rear__0__HSIOM_MASK 0x00F00000u
#define Power_Rear__0__HSIOM_SHIFT 20u
#define Power_Rear__0__INTCFG CYREG_PRT3_INTCFG
#define Power_Rear__0__INTSTAT CYREG_PRT3_INTSTAT
#define Power_Rear__0__MASK 0x20u
#define Power_Rear__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Power_Rear__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Power_Rear__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Power_Rear__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Power_Rear__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Power_Rear__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Power_Rear__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Power_Rear__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Power_Rear__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Power_Rear__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Power_Rear__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Power_Rear__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Power_Rear__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Power_Rear__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Power_Rear__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Power_Rear__0__PC CYREG_PRT3_PC
#define Power_Rear__0__PC2 CYREG_PRT3_PC2
#define Power_Rear__0__PORT 3u
#define Power_Rear__0__PS CYREG_PRT3_PS
#define Power_Rear__0__SHIFT 5
#define Power_Rear__DR CYREG_PRT3_DR
#define Power_Rear__INTCFG CYREG_PRT3_INTCFG
#define Power_Rear__INTSTAT CYREG_PRT3_INTSTAT
#define Power_Rear__MASK 0x20u
#define Power_Rear__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Power_Rear__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Power_Rear__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Power_Rear__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Power_Rear__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Power_Rear__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Power_Rear__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Power_Rear__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Power_Rear__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Power_Rear__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Power_Rear__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Power_Rear__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Power_Rear__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Power_Rear__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Power_Rear__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Power_Rear__PC CYREG_PRT3_PC
#define Power_Rear__PC2 CYREG_PRT3_PC2
#define Power_Rear__PORT 3u
#define Power_Rear__PS CYREG_PRT3_PS
#define Power_Rear__SHIFT 5

/* Power_Front */
#define Power_Front__0__DM__MASK 0x7000u
#define Power_Front__0__DM__SHIFT 12
#define Power_Front__0__DR CYREG_PRT2_DR
#define Power_Front__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Power_Front__0__HSIOM_MASK 0x000F0000u
#define Power_Front__0__HSIOM_SHIFT 16u
#define Power_Front__0__INTCFG CYREG_PRT2_INTCFG
#define Power_Front__0__INTSTAT CYREG_PRT2_INTSTAT
#define Power_Front__0__MASK 0x10u
#define Power_Front__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Power_Front__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Power_Front__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Power_Front__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Power_Front__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Power_Front__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Power_Front__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Power_Front__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Power_Front__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Power_Front__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Power_Front__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Power_Front__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Power_Front__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Power_Front__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Power_Front__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Power_Front__0__PC CYREG_PRT2_PC
#define Power_Front__0__PC2 CYREG_PRT2_PC2
#define Power_Front__0__PORT 2u
#define Power_Front__0__PS CYREG_PRT2_PS
#define Power_Front__0__SHIFT 4
#define Power_Front__DR CYREG_PRT2_DR
#define Power_Front__INTCFG CYREG_PRT2_INTCFG
#define Power_Front__INTSTAT CYREG_PRT2_INTSTAT
#define Power_Front__MASK 0x10u
#define Power_Front__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Power_Front__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Power_Front__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Power_Front__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Power_Front__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Power_Front__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Power_Front__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Power_Front__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Power_Front__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Power_Front__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Power_Front__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Power_Front__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Power_Front__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Power_Front__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Power_Front__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Power_Front__PC CYREG_PRT2_PC
#define Power_Front__PC2 CYREG_PRT2_PC2
#define Power_Front__PORT 2u
#define Power_Front__PS CYREG_PRT2_PS
#define Power_Front__SHIFT 4

/* QuadDec_Rear_cy_m0s8_tcpwm_1 */
#define QuadDec_Rear_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define QuadDec_Rear_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define QuadDec_Rear_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define QuadDec_Rear_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define QuadDec_Rear_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define QuadDec_Rear_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define QuadDec_Rear_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define QuadDec_Rear_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define QuadDec_Rear_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define QuadDec_Rear_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define QuadDec_Rear_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define QuadDec_Rear_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* QuadDec_Front_cy_m0s8_tcpwm_1 */
#define QuadDec_Front_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define QuadDec_Front_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define QuadDec_Front_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define QuadDec_Front_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define QuadDec_Front_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define QuadDec_Front_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define QuadDec_Front_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define QuadDec_Front_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define QuadDec_Front_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define QuadDec_Front_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define QuadDec_Front_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1
#define QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define QuadDec_Front_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define QuadDec_Front_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define QuadDec_Front_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* Motor_Current_ADC_cy_psoc4_sar */
#define Motor_Current_ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define Motor_Current_ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define Motor_Current_ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define Motor_Current_ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define Motor_Current_ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define Motor_Current_ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define Motor_Current_ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define Motor_Current_ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define Motor_Current_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define Motor_Current_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define Motor_Current_ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define Motor_Current_ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define Motor_Current_ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define Motor_Current_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define Motor_Current_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define Motor_Current_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define Motor_Current_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define Motor_Current_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define Motor_Current_ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* Motor_Current_ADC_cy_psoc4_sarmux_8 */
#define Motor_Current_ADC_cy_psoc4_sarmux_8__CH_0_PIN 3
#define Motor_Current_ADC_cy_psoc4_sarmux_8__CH_0_PORT 7
#define Motor_Current_ADC_cy_psoc4_sarmux_8__CH_1_PIN 2
#define Motor_Current_ADC_cy_psoc4_sarmux_8__CH_1_PORT 7
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL

/* Motor_Current_ADC_intClock */
#define Motor_Current_ADC_intClock__DIVIDER_MASK 0x0000FFFFu
#define Motor_Current_ADC_intClock__ENABLE CYREG_CLK_DIVIDER_B00
#define Motor_Current_ADC_intClock__ENABLE_MASK 0x80000000u
#define Motor_Current_ADC_intClock__MASK 0x80000000u
#define Motor_Current_ADC_intClock__REGISTER CYREG_CLK_DIVIDER_B00

/* Motor_Current_ADC_IRQ */
#define Motor_Current_ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Motor_Current_ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Motor_Current_ADC_IRQ__INTC_MASK 0x4000u
#define Motor_Current_ADC_IRQ__INTC_NUMBER 14u
#define Motor_Current_ADC_IRQ__INTC_PRIOR_MASK 0xC00000u
#define Motor_Current_ADC_IRQ__INTC_PRIOR_NUM 3u
#define Motor_Current_ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define Motor_Current_ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define Motor_Current_ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "motor driver firmware"
#define CY_VERSION "PSoC Creator  3.2"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_GEN4 2u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 12u
#define CYDEV_CHIP_DIE_PSOC4A 5u
#define CYDEV_CHIP_DIE_PSOC5LP 11u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 5u
#define CYDEV_CHIP_MEMBER_4C 9u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 6u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4L 8u
#define CYDEV_CHIP_MEMBER_4M 7u
#define CYDEV_CHIP_MEMBER_5A 11u
#define CYDEV_CHIP_MEMBER_5B 10u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_GEN4_ES 17u
#define CYDEV_CHIP_REV_GEN4_ES2 33u
#define CYDEV_CHIP_REV_GEN4_PRODUCTION 17u
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
