Row processing unit as of oct 15 
9 pipeline stages
doesnot contains modules of adder and subtractor without clk and rst as the naming clashes occur
file named MVG has also been removed
all the removed files are availabe on the "row processing with more pipeling" folder

Critical path delay(total delay)
xc7k70tfbv676-1 (active) = 2.145ns--synth_2_using_xc7k70tfbv676-1
xcku5p-ffvb676-1-i (active)=1.123--synth_1
Note- to change synthesis take the tab Design Runs and right click and set as active


the project is made in 2018.1 vivado version
