
project_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c20  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08004dc0  08004dc0  00005dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e8c  08004e8c  00006070  2**0
                  CONTENTS
  4 .ARM          00000008  08004e8c  08004e8c  00005e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e94  08004e94  00006070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e94  08004e94  00005e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e98  08004e98  00005e98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08004e9c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a30  20000070  08004f0c  00006070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001aa0  08004f0c  00006aa0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b84a  00000000  00000000  000060a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d0d  00000000  00000000  000118ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b68  00000000  00000000  000135f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008ce  00000000  00000000  00014160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001776d  00000000  00000000  00014a2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d8a4  00000000  00000000  0002c19b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097c52  00000000  00000000  00039a3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d1691  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a8c  00000000  00000000  000d16d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000d5160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004da8 	.word	0x08004da8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08004da8 	.word	0x08004da8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <maxim_heart_rate_only>:
* \param[out]   *pn_heart_rate           - Calculated heart rate value
* \param[out]   *pch_hr_valid            - 1 if the calculated heart rate value is valid
*
* \retval       None
*/
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b0a0      	sub	sp, #128	@ 0x80
 8000584:	af04      	add	r7, sp, #16
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	607a      	str	r2, [r7, #4]
 800058c:	603b      	str	r3, [r7, #0]
    uint32_t un_ir_mean;
    int32_t k, n_npks, n_peak_interval_sum;
    int32_t an_dx_peak_locs[15];

    // remove DC of ir signal    
    un_ir_mean = 0; 
 800058e:	2300      	movs	r3, #0
 8000590:	66fb      	str	r3, [r7, #108]	@ 0x6c
    for (k = 0; k < n_ir_buffer_length; k++) 
 8000592:	2300      	movs	r3, #0
 8000594:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000596:	e00a      	b.n	80005ae <maxim_heart_rate_only+0x2e>
        un_ir_mean += pun_ir_buffer[k];
 8000598:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800059a:	009b      	lsls	r3, r3, #2
 800059c:	68fa      	ldr	r2, [r7, #12]
 800059e:	4413      	add	r3, r2
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80005a4:	4413      	add	r3, r2
 80005a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    for (k = 0; k < n_ir_buffer_length; k++) 
 80005a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80005aa:	3301      	adds	r3, #1
 80005ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80005ae:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80005b0:	68bb      	ldr	r3, [r7, #8]
 80005b2:	429a      	cmp	r2, r3
 80005b4:	dbf0      	blt.n	8000598 <maxim_heart_rate_only+0x18>
    un_ir_mean = un_ir_mean / n_ir_buffer_length;
 80005b6:	68bb      	ldr	r3, [r7, #8]
 80005b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80005ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80005be:	66fb      	str	r3, [r7, #108]	@ 0x6c
    for (k = 0; k < n_ir_buffer_length; k++)  
 80005c0:	2300      	movs	r3, #0
 80005c2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80005c4:	e00e      	b.n	80005e4 <maxim_heart_rate_only+0x64>
        an_x[k] =  pun_ir_buffer[k] - un_ir_mean; 
 80005c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80005c8:	009b      	lsls	r3, r3, #2
 80005ca:	68fa      	ldr	r2, [r7, #12]
 80005cc:	4413      	add	r3, r2
 80005ce:	681a      	ldr	r2, [r3, #0]
 80005d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80005d2:	1ad3      	subs	r3, r2, r3
 80005d4:	4619      	mov	r1, r3
 80005d6:	4a80      	ldr	r2, [pc, #512]	@ (80007d8 <maxim_heart_rate_only+0x258>)
 80005d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80005da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (k = 0; k < n_ir_buffer_length; k++)  
 80005de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80005e0:	3301      	adds	r3, #1
 80005e2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80005e4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80005e6:	68bb      	ldr	r3, [r7, #8]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	dbec      	blt.n	80005c6 <maxim_heart_rate_only+0x46>

    // 4 pt Moving Average
    for (k = 0; k < BUFFER_SIZE - MA4_SIZE; k++) {
 80005ec:	2300      	movs	r3, #0
 80005ee:	66bb      	str	r3, [r7, #104]	@ 0x68
 80005f0:	e021      	b.n	8000636 <maxim_heart_rate_only+0xb6>
        an_x[k] = (an_x[k] + an_x[k + 1] + an_x[k + 2] + an_x[k + 3]) / 4; 
 80005f2:	4a79      	ldr	r2, [pc, #484]	@ (80007d8 <maxim_heart_rate_only+0x258>)
 80005f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80005f6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80005fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80005fc:	3301      	adds	r3, #1
 80005fe:	4976      	ldr	r1, [pc, #472]	@ (80007d8 <maxim_heart_rate_only+0x258>)
 8000600:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000604:	441a      	add	r2, r3
 8000606:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000608:	3302      	adds	r3, #2
 800060a:	4973      	ldr	r1, [pc, #460]	@ (80007d8 <maxim_heart_rate_only+0x258>)
 800060c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000610:	441a      	add	r2, r3
 8000612:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000614:	3303      	adds	r3, #3
 8000616:	4970      	ldr	r1, [pc, #448]	@ (80007d8 <maxim_heart_rate_only+0x258>)
 8000618:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800061c:	4413      	add	r3, r2
 800061e:	2b00      	cmp	r3, #0
 8000620:	da00      	bge.n	8000624 <maxim_heart_rate_only+0xa4>
 8000622:	3303      	adds	r3, #3
 8000624:	109b      	asrs	r3, r3, #2
 8000626:	4619      	mov	r1, r3
 8000628:	4a6b      	ldr	r2, [pc, #428]	@ (80007d8 <maxim_heart_rate_only+0x258>)
 800062a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800062c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (k = 0; k < BUFFER_SIZE - MA4_SIZE; k++) {
 8000630:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000632:	3301      	adds	r3, #1
 8000634:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000636:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000638:	f5b3 7ff8 	cmp.w	r3, #496	@ 0x1f0
 800063c:	dbd9      	blt.n	80005f2 <maxim_heart_rate_only+0x72>
    }

    // get difference of smoothed IR signal
    for (k = 0; k < BUFFER_SIZE - MA4_SIZE - 1; k++)
 800063e:	2300      	movs	r3, #0
 8000640:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000642:	e010      	b.n	8000666 <maxim_heart_rate_only+0xe6>
        an_dx[k] = (an_x[k + 1] - an_x[k]);
 8000644:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000646:	3301      	adds	r3, #1
 8000648:	4a63      	ldr	r2, [pc, #396]	@ (80007d8 <maxim_heart_rate_only+0x258>)
 800064a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800064e:	4962      	ldr	r1, [pc, #392]	@ (80007d8 <maxim_heart_rate_only+0x258>)
 8000650:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000652:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000656:	1ad2      	subs	r2, r2, r3
 8000658:	4960      	ldr	r1, [pc, #384]	@ (80007dc <maxim_heart_rate_only+0x25c>)
 800065a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800065c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (k = 0; k < BUFFER_SIZE - MA4_SIZE - 1; k++)
 8000660:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000662:	3301      	adds	r3, #1
 8000664:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000666:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000668:	f5b3 7ff7 	cmp.w	r3, #494	@ 0x1ee
 800066c:	ddea      	ble.n	8000644 <maxim_heart_rate_only+0xc4>

    // 2-pt Moving Average to an_dx
    for (k = 0; k < BUFFER_SIZE - MA4_SIZE - 2; k++) {
 800066e:	2300      	movs	r3, #0
 8000670:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000672:	e014      	b.n	800069e <maxim_heart_rate_only+0x11e>
        an_dx[k] = (an_dx[k] + an_dx[k + 1]) / 2;
 8000674:	4a59      	ldr	r2, [pc, #356]	@ (80007dc <maxim_heart_rate_only+0x25c>)
 8000676:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000678:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800067c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800067e:	3301      	adds	r3, #1
 8000680:	4956      	ldr	r1, [pc, #344]	@ (80007dc <maxim_heart_rate_only+0x25c>)
 8000682:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000686:	4413      	add	r3, r2
 8000688:	0fda      	lsrs	r2, r3, #31
 800068a:	4413      	add	r3, r2
 800068c:	105b      	asrs	r3, r3, #1
 800068e:	4619      	mov	r1, r3
 8000690:	4a52      	ldr	r2, [pc, #328]	@ (80007dc <maxim_heart_rate_only+0x25c>)
 8000692:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000694:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (k = 0; k < BUFFER_SIZE - MA4_SIZE - 2; k++) {
 8000698:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800069a:	3301      	adds	r3, #1
 800069c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800069e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80006a0:	f5b3 7ff7 	cmp.w	r3, #494	@ 0x1ee
 80006a4:	dbe6      	blt.n	8000674 <maxim_heart_rate_only+0xf4>
    }

    // hamming window
    for (int i = 0; i < BUFFER_SIZE - HAMMING_SIZE - MA4_SIZE - 2; i++) {
 80006a6:	2300      	movs	r3, #0
 80006a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80006aa:	e029      	b.n	8000700 <maxim_heart_rate_only+0x180>
        int s = 0;
 80006ac:	2300      	movs	r3, #0
 80006ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (int k = i; k < i + HAMMING_SIZE; k++) {
 80006b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80006b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80006b4:	e011      	b.n	80006da <maxim_heart_rate_only+0x15a>
            s -= an_dx[k] * auw_hamm[k - i]; 
 80006b6:	4a49      	ldr	r2, [pc, #292]	@ (80007dc <maxim_heart_rate_only+0x25c>)
 80006b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80006ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006be:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80006c0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80006c2:	1a8a      	subs	r2, r1, r2
 80006c4:	4946      	ldr	r1, [pc, #280]	@ (80007e0 <maxim_heart_rate_only+0x260>)
 80006c6:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80006ca:	fb02 f303 	mul.w	r3, r2, r3
 80006ce:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80006d0:	1ad3      	subs	r3, r2, r3
 80006d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (int k = i; k < i + HAMMING_SIZE; k++) {
 80006d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80006d6:	3301      	adds	r3, #1
 80006d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80006da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80006dc:	3304      	adds	r3, #4
 80006de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80006e0:	429a      	cmp	r2, r3
 80006e2:	dde8      	ble.n	80006b6 <maxim_heart_rate_only+0x136>
        }
        an_dx[i] = s / 1146; // divide by sum of auw_hamm 
 80006e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80006e6:	4a3f      	ldr	r2, [pc, #252]	@ (80007e4 <maxim_heart_rate_only+0x264>)
 80006e8:	fb82 1203 	smull	r1, r2, r2, r3
 80006ec:	1252      	asrs	r2, r2, #9
 80006ee:	17db      	asrs	r3, r3, #31
 80006f0:	1ad2      	subs	r2, r2, r3
 80006f2:	493a      	ldr	r1, [pc, #232]	@ (80007dc <maxim_heart_rate_only+0x25c>)
 80006f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80006f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 0; i < BUFFER_SIZE - HAMMING_SIZE - MA4_SIZE - 2; i++) {
 80006fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80006fc:	3301      	adds	r3, #1
 80006fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8000700:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000702:	f5b3 7ff4 	cmp.w	r3, #488	@ 0x1e8
 8000706:	ddd1      	ble.n	80006ac <maxim_heart_rate_only+0x12c>
    }

    int n_th1 = 0; // threshold calculation
 8000708:	2300      	movs	r3, #0
 800070a:	657b      	str	r3, [r7, #84]	@ 0x54
    for (int k = 0; k < BUFFER_SIZE - HAMMING_SIZE; k++) {
 800070c:	2300      	movs	r3, #0
 800070e:	653b      	str	r3, [r7, #80]	@ 0x50
 8000710:	e00c      	b.n	800072c <maxim_heart_rate_only+0x1ac>
        n_th1 += (an_dx[k] > 0 ? an_dx[k] : -an_dx[k]);
 8000712:	4a32      	ldr	r2, [pc, #200]	@ (80007dc <maxim_heart_rate_only+0x25c>)
 8000714:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800071a:	2b00      	cmp	r3, #0
 800071c:	bfb8      	it	lt
 800071e:	425b      	neglt	r3, r3
 8000720:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000722:	4413      	add	r3, r2
 8000724:	657b      	str	r3, [r7, #84]	@ 0x54
    for (int k = 0; k < BUFFER_SIZE - HAMMING_SIZE; k++) {
 8000726:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000728:	3301      	adds	r3, #1
 800072a:	653b      	str	r3, [r7, #80]	@ 0x50
 800072c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800072e:	f5b3 7ff7 	cmp.w	r3, #494	@ 0x1ee
 8000732:	ddee      	ble.n	8000712 <maxim_heart_rate_only+0x192>
    }
    n_th1 = n_th1 / (BUFFER_SIZE - HAMMING_SIZE);
 8000734:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000736:	4a2c      	ldr	r2, [pc, #176]	@ (80007e8 <maxim_heart_rate_only+0x268>)
 8000738:	fb82 1203 	smull	r1, r2, r2, r3
 800073c:	1192      	asrs	r2, r2, #6
 800073e:	17db      	asrs	r3, r3, #31
 8000740:	1ad3      	subs	r3, r2, r3
 8000742:	657b      	str	r3, [r7, #84]	@ 0x54

    // peak location is actually index for sharpest location of raw signal since we flipped the signal         
    maxim_find_peaks(an_dx_peak_locs, &n_npks, an_dx, BUFFER_SIZE - HAMMING_SIZE, n_th1, 8, 5); //peak_height, peak_distance, max_num_peaks 
 8000744:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8000748:	f107 0010 	add.w	r0, r7, #16
 800074c:	2305      	movs	r3, #5
 800074e:	9302      	str	r3, [sp, #8]
 8000750:	2308      	movs	r3, #8
 8000752:	9301      	str	r3, [sp, #4]
 8000754:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000756:	9300      	str	r3, [sp, #0]
 8000758:	f240 13ef 	movw	r3, #495	@ 0x1ef
 800075c:	4a1f      	ldr	r2, [pc, #124]	@ (80007dc <maxim_heart_rate_only+0x25c>)
 800075e:	f000 f847 	bl	80007f0 <maxim_find_peaks>

    n_peak_interval_sum = 0;
 8000762:	2300      	movs	r3, #0
 8000764:	667b      	str	r3, [r7, #100]	@ 0x64
    if (n_npks >= 2) {
 8000766:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000768:	2b01      	cmp	r3, #1
 800076a:	dd2b      	ble.n	80007c4 <maxim_heart_rate_only+0x244>
        for (k = 1; k < n_npks; k++)
 800076c:	2301      	movs	r3, #1
 800076e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000770:	e013      	b.n	800079a <maxim_heart_rate_only+0x21a>
            n_peak_interval_sum += (an_dx_peak_locs[k] - an_dx_peak_locs[k - 1]);
 8000772:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	3370      	adds	r3, #112	@ 0x70
 8000778:	443b      	add	r3, r7
 800077a:	f853 2c60 	ldr.w	r2, [r3, #-96]
 800077e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000780:	3b01      	subs	r3, #1
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	3370      	adds	r3, #112	@ 0x70
 8000786:	443b      	add	r3, r7
 8000788:	f853 3c60 	ldr.w	r3, [r3, #-96]
 800078c:	1ad3      	subs	r3, r2, r3
 800078e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000790:	4413      	add	r3, r2
 8000792:	667b      	str	r3, [r7, #100]	@ 0x64
        for (k = 1; k < n_npks; k++)
 8000794:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000796:	3301      	adds	r3, #1
 8000798:	66bb      	str	r3, [r7, #104]	@ 0x68
 800079a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800079c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800079e:	429a      	cmp	r2, r3
 80007a0:	dbe7      	blt.n	8000772 <maxim_heart_rate_only+0x1f2>
        n_peak_interval_sum = n_peak_interval_sum / (n_npks - 1);
 80007a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007a4:	3b01      	subs	r3, #1
 80007a6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80007a8:	fb92 f3f3 	sdiv	r3, r2, r3
 80007ac:	667b      	str	r3, [r7, #100]	@ 0x64
        *pn_heart_rate = (int32_t)(6000 / n_peak_interval_sum); // beats per minutes
 80007ae:	f241 7270 	movw	r2, #6000	@ 0x1770
 80007b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80007b4:	fb92 f2f3 	sdiv	r2, r2, r3
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	601a      	str	r2, [r3, #0]
        *pch_hr_valid = 1;
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	2201      	movs	r2, #1
 80007c0:	701a      	strb	r2, [r3, #0]
    } else {
        *pn_heart_rate = -999;
        *pch_hr_valid = 0;
    }
}
 80007c2:	e005      	b.n	80007d0 <maxim_heart_rate_only+0x250>
        *pn_heart_rate = -999;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	4a09      	ldr	r2, [pc, #36]	@ (80007ec <maxim_heart_rate_only+0x26c>)
 80007c8:	601a      	str	r2, [r3, #0]
        *pch_hr_valid = 0;
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	2200      	movs	r2, #0
 80007ce:	701a      	strb	r2, [r3, #0]
}
 80007d0:	bf00      	nop
 80007d2:	3770      	adds	r7, #112	@ 0x70
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	2000084c 	.word	0x2000084c
 80007dc:	2000008c 	.word	0x2000008c
 80007e0:	08004dec 	.word	0x08004dec
 80007e4:	725f9bed 	.word	0x725f9bed
 80007e8:	21195767 	.word	0x21195767
 80007ec:	fffffc19 	.word	0xfffffc19

080007f0 <maxim_find_peaks>:

void maxim_find_peaks(int32_t *pn_locs, int32_t *pn_npks, int32_t *pn_x, int32_t n_size, int32_t n_min_height, int32_t n_min_distance, int32_t n_max_num) {
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b086      	sub	sp, #24
 80007f4:	af02      	add	r7, sp, #8
 80007f6:	60f8      	str	r0, [r7, #12]
 80007f8:	60b9      	str	r1, [r7, #8]
 80007fa:	607a      	str	r2, [r7, #4]
 80007fc:	603b      	str	r3, [r7, #0]
    maxim_peaks_above_min_height(pn_locs, pn_npks, pn_x, n_size, n_min_height);
 80007fe:	69bb      	ldr	r3, [r7, #24]
 8000800:	9300      	str	r3, [sp, #0]
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	687a      	ldr	r2, [r7, #4]
 8000806:	68b9      	ldr	r1, [r7, #8]
 8000808:	68f8      	ldr	r0, [r7, #12]
 800080a:	f000 f812 	bl	8000832 <maxim_peaks_above_min_height>
    maxim_remove_close_peaks(pn_locs, pn_npks, pn_x, n_min_distance);
 800080e:	69fb      	ldr	r3, [r7, #28]
 8000810:	687a      	ldr	r2, [r7, #4]
 8000812:	68b9      	ldr	r1, [r7, #8]
 8000814:	68f8      	ldr	r0, [r7, #12]
 8000816:	f000 f880 	bl	800091a <maxim_remove_close_peaks>
    *pn_npks = min(*pn_npks, n_max_num);
 800081a:	68bb      	ldr	r3, [r7, #8]
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	6a3b      	ldr	r3, [r7, #32]
 8000820:	429a      	cmp	r2, r3
 8000822:	bfa8      	it	ge
 8000824:	461a      	movge	r2, r3
 8000826:	68bb      	ldr	r3, [r7, #8]
 8000828:	601a      	str	r2, [r3, #0]
}
 800082a:	bf00      	nop
 800082c:	3710      	adds	r7, #16
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}

08000832 <maxim_peaks_above_min_height>:

void maxim_peaks_above_min_height(int32_t *pn_locs, int32_t *pn_npks, int32_t *pn_x, int32_t n_size, int32_t n_min_height) {
 8000832:	b480      	push	{r7}
 8000834:	b087      	sub	sp, #28
 8000836:	af00      	add	r7, sp, #0
 8000838:	60f8      	str	r0, [r7, #12]
 800083a:	60b9      	str	r1, [r7, #8]
 800083c:	607a      	str	r2, [r7, #4]
 800083e:	603b      	str	r3, [r7, #0]
    int32_t i = 1, n_width;
 8000840:	2301      	movs	r3, #1
 8000842:	617b      	str	r3, [r7, #20]
    *pn_npks = 0;
 8000844:	68bb      	ldr	r3, [r7, #8]
 8000846:	2200      	movs	r2, #0
 8000848:	601a      	str	r2, [r3, #0]

    while (i < n_size - 1) {
 800084a:	e05a      	b.n	8000902 <maxim_peaks_above_min_height+0xd0>
        if (pn_x[i] > n_min_height && pn_x[i] > pn_x[i - 1]) { // find left edge of potential peaks
 800084c:	697b      	ldr	r3, [r7, #20]
 800084e:	009b      	lsls	r3, r3, #2
 8000850:	687a      	ldr	r2, [r7, #4]
 8000852:	4413      	add	r3, r2
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	6a3a      	ldr	r2, [r7, #32]
 8000858:	429a      	cmp	r2, r3
 800085a:	da4f      	bge.n	80008fc <maxim_peaks_above_min_height+0xca>
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	009b      	lsls	r3, r3, #2
 8000860:	687a      	ldr	r2, [r7, #4]
 8000862:	4413      	add	r3, r2
 8000864:	681a      	ldr	r2, [r3, #0]
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800086c:	3b01      	subs	r3, #1
 800086e:	009b      	lsls	r3, r3, #2
 8000870:	6879      	ldr	r1, [r7, #4]
 8000872:	440b      	add	r3, r1
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	429a      	cmp	r2, r3
 8000878:	dd40      	ble.n	80008fc <maxim_peaks_above_min_height+0xca>
            n_width = 1;
 800087a:	2301      	movs	r3, #1
 800087c:	613b      	str	r3, [r7, #16]
            while (i + n_width < n_size && pn_x[i] == pn_x[i + n_width]) // find flat peaks
 800087e:	e002      	b.n	8000886 <maxim_peaks_above_min_height+0x54>
                n_width++;
 8000880:	693b      	ldr	r3, [r7, #16]
 8000882:	3301      	adds	r3, #1
 8000884:	613b      	str	r3, [r7, #16]
            while (i + n_width < n_size && pn_x[i] == pn_x[i + n_width]) // find flat peaks
 8000886:	697a      	ldr	r2, [r7, #20]
 8000888:	693b      	ldr	r3, [r7, #16]
 800088a:	4413      	add	r3, r2
 800088c:	683a      	ldr	r2, [r7, #0]
 800088e:	429a      	cmp	r2, r3
 8000890:	dd0d      	ble.n	80008ae <maxim_peaks_above_min_height+0x7c>
 8000892:	697b      	ldr	r3, [r7, #20]
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	687a      	ldr	r2, [r7, #4]
 8000898:	4413      	add	r3, r2
 800089a:	681a      	ldr	r2, [r3, #0]
 800089c:	6979      	ldr	r1, [r7, #20]
 800089e:	693b      	ldr	r3, [r7, #16]
 80008a0:	440b      	add	r3, r1
 80008a2:	009b      	lsls	r3, r3, #2
 80008a4:	6879      	ldr	r1, [r7, #4]
 80008a6:	440b      	add	r3, r1
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	429a      	cmp	r2, r3
 80008ac:	d0e8      	beq.n	8000880 <maxim_peaks_above_min_height+0x4e>
            if (pn_x[i] > pn_x[i + n_width] && (*pn_npks) < 15) { // find right edge of peaks
 80008ae:	697b      	ldr	r3, [r7, #20]
 80008b0:	009b      	lsls	r3, r3, #2
 80008b2:	687a      	ldr	r2, [r7, #4]
 80008b4:	4413      	add	r3, r2
 80008b6:	681a      	ldr	r2, [r3, #0]
 80008b8:	6979      	ldr	r1, [r7, #20]
 80008ba:	693b      	ldr	r3, [r7, #16]
 80008bc:	440b      	add	r3, r1
 80008be:	009b      	lsls	r3, r3, #2
 80008c0:	6879      	ldr	r1, [r7, #4]
 80008c2:	440b      	add	r3, r1
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	429a      	cmp	r2, r3
 80008c8:	dd13      	ble.n	80008f2 <maxim_peaks_above_min_height+0xc0>
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	2b0e      	cmp	r3, #14
 80008d0:	dc0f      	bgt.n	80008f2 <maxim_peaks_above_min_height+0xc0>
                pn_locs[(*pn_npks)++] = i;        
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	1c59      	adds	r1, r3, #1
 80008d8:	68ba      	ldr	r2, [r7, #8]
 80008da:	6011      	str	r1, [r2, #0]
 80008dc:	009b      	lsls	r3, r3, #2
 80008de:	68fa      	ldr	r2, [r7, #12]
 80008e0:	4413      	add	r3, r2
 80008e2:	697a      	ldr	r2, [r7, #20]
 80008e4:	601a      	str	r2, [r3, #0]
                i += n_width + 1;
 80008e6:	693b      	ldr	r3, [r7, #16]
 80008e8:	3301      	adds	r3, #1
 80008ea:	697a      	ldr	r2, [r7, #20]
 80008ec:	4413      	add	r3, r2
 80008ee:	617b      	str	r3, [r7, #20]
            if (pn_x[i] > pn_x[i + n_width] && (*pn_npks) < 15) { // find right edge of peaks
 80008f0:	e007      	b.n	8000902 <maxim_peaks_above_min_height+0xd0>
            } else
                i += n_width;
 80008f2:	697a      	ldr	r2, [r7, #20]
 80008f4:	693b      	ldr	r3, [r7, #16]
 80008f6:	4413      	add	r3, r2
 80008f8:	617b      	str	r3, [r7, #20]
            if (pn_x[i] > pn_x[i + n_width] && (*pn_npks) < 15) { // find right edge of peaks
 80008fa:	e002      	b.n	8000902 <maxim_peaks_above_min_height+0xd0>
        } else
            i++;
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	3301      	adds	r3, #1
 8000900:	617b      	str	r3, [r7, #20]
    while (i < n_size - 1) {
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	3b01      	subs	r3, #1
 8000906:	697a      	ldr	r2, [r7, #20]
 8000908:	429a      	cmp	r2, r3
 800090a:	db9f      	blt.n	800084c <maxim_peaks_above_min_height+0x1a>
    }
}
 800090c:	bf00      	nop
 800090e:	bf00      	nop
 8000910:	371c      	adds	r7, #28
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr

0800091a <maxim_remove_close_peaks>:

void maxim_remove_close_peaks(int32_t *pn_locs, int32_t *pn_npks, int32_t *pn_x, int32_t n_min_distance) {
 800091a:	b580      	push	{r7, lr}
 800091c:	b088      	sub	sp, #32
 800091e:	af00      	add	r7, sp, #0
 8000920:	60f8      	str	r0, [r7, #12]
 8000922:	60b9      	str	r1, [r7, #8]
 8000924:	607a      	str	r2, [r7, #4]
 8000926:	603b      	str	r3, [r7, #0]
    int32_t i, j, n_old_npks, n_dist;
    
    maxim_sort_indices_descend(pn_x, pn_locs, *pn_npks);
 8000928:	68bb      	ldr	r3, [r7, #8]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	461a      	mov	r2, r3
 800092e:	68f9      	ldr	r1, [r7, #12]
 8000930:	6878      	ldr	r0, [r7, #4]
 8000932:	f000 f895 	bl	8000a60 <maxim_sort_indices_descend>

    for (i = -1; i < *pn_npks; i++) {
 8000936:	f04f 33ff 	mov.w	r3, #4294967295
 800093a:	61fb      	str	r3, [r7, #28]
 800093c:	e03e      	b.n	80009bc <maxim_remove_close_peaks+0xa2>
        n_old_npks = *pn_npks;
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	617b      	str	r3, [r7, #20]
        *pn_npks = i + 1;
 8000944:	69fb      	ldr	r3, [r7, #28]
 8000946:	1c5a      	adds	r2, r3, #1
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	601a      	str	r2, [r3, #0]
        for (j = i + 1; j < n_old_npks; j++) {
 800094c:	69fb      	ldr	r3, [r7, #28]
 800094e:	3301      	adds	r3, #1
 8000950:	61bb      	str	r3, [r7, #24]
 8000952:	e02c      	b.n	80009ae <maxim_remove_close_peaks+0x94>
            n_dist = pn_locs[j] - (i == -1 ? -1 : pn_locs[i]);
 8000954:	69bb      	ldr	r3, [r7, #24]
 8000956:	009b      	lsls	r3, r3, #2
 8000958:	68fa      	ldr	r2, [r7, #12]
 800095a:	4413      	add	r3, r2
 800095c:	681a      	ldr	r2, [r3, #0]
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000964:	d005      	beq.n	8000972 <maxim_remove_close_peaks+0x58>
 8000966:	69fb      	ldr	r3, [r7, #28]
 8000968:	009b      	lsls	r3, r3, #2
 800096a:	68f9      	ldr	r1, [r7, #12]
 800096c:	440b      	add	r3, r1
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	e001      	b.n	8000976 <maxim_remove_close_peaks+0x5c>
 8000972:	f04f 33ff 	mov.w	r3, #4294967295
 8000976:	1ad3      	subs	r3, r2, r3
 8000978:	613b      	str	r3, [r7, #16]
            if (n_dist > n_min_distance || n_dist < -n_min_distance)
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	429a      	cmp	r2, r3
 8000980:	dc04      	bgt.n	800098c <maxim_remove_close_peaks+0x72>
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	425b      	negs	r3, r3
 8000986:	693a      	ldr	r2, [r7, #16]
 8000988:	429a      	cmp	r2, r3
 800098a:	da0d      	bge.n	80009a8 <maxim_remove_close_peaks+0x8e>
                pn_locs[(*pn_npks)++] = pn_locs[j];
 800098c:	69bb      	ldr	r3, [r7, #24]
 800098e:	009b      	lsls	r3, r3, #2
 8000990:	68fa      	ldr	r2, [r7, #12]
 8000992:	441a      	add	r2, r3
 8000994:	68bb      	ldr	r3, [r7, #8]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	1c58      	adds	r0, r3, #1
 800099a:	68b9      	ldr	r1, [r7, #8]
 800099c:	6008      	str	r0, [r1, #0]
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	68f9      	ldr	r1, [r7, #12]
 80009a2:	440b      	add	r3, r1
 80009a4:	6812      	ldr	r2, [r2, #0]
 80009a6:	601a      	str	r2, [r3, #0]
        for (j = i + 1; j < n_old_npks; j++) {
 80009a8:	69bb      	ldr	r3, [r7, #24]
 80009aa:	3301      	adds	r3, #1
 80009ac:	61bb      	str	r3, [r7, #24]
 80009ae:	69ba      	ldr	r2, [r7, #24]
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	429a      	cmp	r2, r3
 80009b4:	dbce      	blt.n	8000954 <maxim_remove_close_peaks+0x3a>
    for (i = -1; i < *pn_npks; i++) {
 80009b6:	69fb      	ldr	r3, [r7, #28]
 80009b8:	3301      	adds	r3, #1
 80009ba:	61fb      	str	r3, [r7, #28]
 80009bc:	68bb      	ldr	r3, [r7, #8]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	69fa      	ldr	r2, [r7, #28]
 80009c2:	429a      	cmp	r2, r3
 80009c4:	dbbb      	blt.n	800093e <maxim_remove_close_peaks+0x24>
        }
    }

    maxim_sort_ascend(pn_locs, *pn_npks);
 80009c6:	68bb      	ldr	r3, [r7, #8]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4619      	mov	r1, r3
 80009cc:	68f8      	ldr	r0, [r7, #12]
 80009ce:	f000 f804 	bl	80009da <maxim_sort_ascend>
}
 80009d2:	bf00      	nop
 80009d4:	3720      	adds	r7, #32
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}

080009da <maxim_sort_ascend>:

void maxim_sort_ascend(int32_t *pn_x, int32_t n_size) {
 80009da:	b480      	push	{r7}
 80009dc:	b087      	sub	sp, #28
 80009de:	af00      	add	r7, sp, #0
 80009e0:	6078      	str	r0, [r7, #4]
 80009e2:	6039      	str	r1, [r7, #0]
    int32_t i, j, n_temp;
    for (i = 1; i < n_size; i++) {
 80009e4:	2301      	movs	r3, #1
 80009e6:	617b      	str	r3, [r7, #20]
 80009e8:	e02f      	b.n	8000a4a <maxim_sort_ascend+0x70>
        n_temp = pn_x[i];
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	687a      	ldr	r2, [r7, #4]
 80009f0:	4413      	add	r3, r2
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	60fb      	str	r3, [r7, #12]
        for (j = i; j > 0 && n_temp < pn_x[j - 1]; j--)
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	613b      	str	r3, [r7, #16]
 80009fa:	e00f      	b.n	8000a1c <maxim_sort_ascend+0x42>
            pn_x[j] = pn_x[j - 1];
 80009fc:	693b      	ldr	r3, [r7, #16]
 80009fe:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000a02:	3b01      	subs	r3, #1
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	687a      	ldr	r2, [r7, #4]
 8000a08:	441a      	add	r2, r3
 8000a0a:	693b      	ldr	r3, [r7, #16]
 8000a0c:	009b      	lsls	r3, r3, #2
 8000a0e:	6879      	ldr	r1, [r7, #4]
 8000a10:	440b      	add	r3, r1
 8000a12:	6812      	ldr	r2, [r2, #0]
 8000a14:	601a      	str	r2, [r3, #0]
        for (j = i; j > 0 && n_temp < pn_x[j - 1]; j--)
 8000a16:	693b      	ldr	r3, [r7, #16]
 8000a18:	3b01      	subs	r3, #1
 8000a1a:	613b      	str	r3, [r7, #16]
 8000a1c:	693b      	ldr	r3, [r7, #16]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	dd0a      	ble.n	8000a38 <maxim_sort_ascend+0x5e>
 8000a22:	693b      	ldr	r3, [r7, #16]
 8000a24:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000a28:	3b01      	subs	r3, #1
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	687a      	ldr	r2, [r7, #4]
 8000a2e:	4413      	add	r3, r2
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	68fa      	ldr	r2, [r7, #12]
 8000a34:	429a      	cmp	r2, r3
 8000a36:	dbe1      	blt.n	80009fc <maxim_sort_ascend+0x22>
        pn_x[j] = n_temp;
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	009b      	lsls	r3, r3, #2
 8000a3c:	687a      	ldr	r2, [r7, #4]
 8000a3e:	4413      	add	r3, r2
 8000a40:	68fa      	ldr	r2, [r7, #12]
 8000a42:	601a      	str	r2, [r3, #0]
    for (i = 1; i < n_size; i++) {
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	3301      	adds	r3, #1
 8000a48:	617b      	str	r3, [r7, #20]
 8000a4a:	697a      	ldr	r2, [r7, #20]
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	dbcb      	blt.n	80009ea <maxim_sort_ascend+0x10>
    }
}
 8000a52:	bf00      	nop
 8000a54:	bf00      	nop
 8000a56:	371c      	adds	r7, #28
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr

08000a60 <maxim_sort_indices_descend>:

void maxim_sort_indices_descend(int32_t *pn_x, int32_t *pn_indx, int32_t n_size) {
 8000a60:	b480      	push	{r7}
 8000a62:	b089      	sub	sp, #36	@ 0x24
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	60f8      	str	r0, [r7, #12]
 8000a68:	60b9      	str	r1, [r7, #8]
 8000a6a:	607a      	str	r2, [r7, #4]
    int32_t i, j, n_temp;
    for (i = 1; i < n_size; i++) {
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	61fb      	str	r3, [r7, #28]
 8000a70:	e037      	b.n	8000ae2 <maxim_sort_indices_descend+0x82>
        n_temp = pn_indx[i];
 8000a72:	69fb      	ldr	r3, [r7, #28]
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	68ba      	ldr	r2, [r7, #8]
 8000a78:	4413      	add	r3, r2
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	617b      	str	r3, [r7, #20]
        for (j = i; j > 0 && pn_x[n_temp] > pn_x[pn_indx[j - 1]]; j--)
 8000a7e:	69fb      	ldr	r3, [r7, #28]
 8000a80:	61bb      	str	r3, [r7, #24]
 8000a82:	e00f      	b.n	8000aa4 <maxim_sort_indices_descend+0x44>
            pn_indx[j] = pn_indx[j - 1];
 8000a84:	69bb      	ldr	r3, [r7, #24]
 8000a86:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000a8a:	3b01      	subs	r3, #1
 8000a8c:	009b      	lsls	r3, r3, #2
 8000a8e:	68ba      	ldr	r2, [r7, #8]
 8000a90:	441a      	add	r2, r3
 8000a92:	69bb      	ldr	r3, [r7, #24]
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	68b9      	ldr	r1, [r7, #8]
 8000a98:	440b      	add	r3, r1
 8000a9a:	6812      	ldr	r2, [r2, #0]
 8000a9c:	601a      	str	r2, [r3, #0]
        for (j = i; j > 0 && pn_x[n_temp] > pn_x[pn_indx[j - 1]]; j--)
 8000a9e:	69bb      	ldr	r3, [r7, #24]
 8000aa0:	3b01      	subs	r3, #1
 8000aa2:	61bb      	str	r3, [r7, #24]
 8000aa4:	69bb      	ldr	r3, [r7, #24]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	dd12      	ble.n	8000ad0 <maxim_sort_indices_descend+0x70>
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	68fa      	ldr	r2, [r7, #12]
 8000ab0:	4413      	add	r3, r2
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	69bb      	ldr	r3, [r7, #24]
 8000ab6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000aba:	3b01      	subs	r3, #1
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	68b9      	ldr	r1, [r7, #8]
 8000ac0:	440b      	add	r3, r1
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	009b      	lsls	r3, r3, #2
 8000ac6:	68f9      	ldr	r1, [r7, #12]
 8000ac8:	440b      	add	r3, r1
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	dcd9      	bgt.n	8000a84 <maxim_sort_indices_descend+0x24>
        pn_indx[j] = n_temp;
 8000ad0:	69bb      	ldr	r3, [r7, #24]
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	68ba      	ldr	r2, [r7, #8]
 8000ad6:	4413      	add	r3, r2
 8000ad8:	697a      	ldr	r2, [r7, #20]
 8000ada:	601a      	str	r2, [r3, #0]
    for (i = 1; i < n_size; i++) {
 8000adc:	69fb      	ldr	r3, [r7, #28]
 8000ade:	3301      	adds	r3, #1
 8000ae0:	61fb      	str	r3, [r7, #28]
 8000ae2:	69fa      	ldr	r2, [r7, #28]
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	dbc3      	blt.n	8000a72 <maxim_sort_indices_descend+0x12>
    }
}
 8000aea:	bf00      	nop
 8000aec:	bf00      	nop
 8000aee:	3724      	adds	r7, #36	@ 0x24
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr

08000af8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	 initialise_monitor_handles();
 8000afc:	f003 f948 	bl	8003d90 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b00:	f000 fb80 	bl	8001204 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b04:	f000 f83c 	bl	8000b80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b08:	f000 f96c 	bl	8000de4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000b0c:	f000 f8a0 	bl	8000c50 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000b10:	f000 f8f0 	bl	8000cf4 <MX_TIM2_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_2);
 8000b14:	2104      	movs	r1, #4
 8000b16:	4812      	ldr	r0, [pc, #72]	@ (8000b60 <main+0x68>)
 8000b18:	f002 f812 	bl	8002b40 <HAL_TIM_OC_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 8000b1c:	4810      	ldr	r0, [pc, #64]	@ (8000b60 <main+0x68>)
 8000b1e:	f001 ffad 	bl	8002a7c <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_IT(&hadc1);
 8000b22:	4810      	ldr	r0, [pc, #64]	@ (8000b64 <main+0x6c>)
 8000b24:	f000 fc46 	bl	80013b4 <HAL_ADC_Start_IT>
  while (1)
  {
	  if (buffer_index == 0) // ??
 8000b28:	4b0f      	ldr	r3, [pc, #60]	@ (8000b68 <main+0x70>)
 8000b2a:	881b      	ldrh	r3, [r3, #0]
 8000b2c:	b29b      	uxth	r3, r3
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d1fa      	bne.n	8000b28 <main+0x30>
	      {
	        maxim_heart_rate_only(ir_buffer, BUFFER_SIZE, &heart_rate, &hr_valid);
 8000b32:	4b0e      	ldr	r3, [pc, #56]	@ (8000b6c <main+0x74>)
 8000b34:	4a0e      	ldr	r2, [pc, #56]	@ (8000b70 <main+0x78>)
 8000b36:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000b3a:	480e      	ldr	r0, [pc, #56]	@ (8000b74 <main+0x7c>)
 8000b3c:	f7ff fd20 	bl	8000580 <maxim_heart_rate_only>
	        if (hr_valid) {
 8000b40:	4b0a      	ldr	r3, [pc, #40]	@ (8000b6c <main+0x74>)
 8000b42:	f993 3000 	ldrsb.w	r3, [r3]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d006      	beq.n	8000b58 <main+0x60>
	          printf("Heart Rate: %d bpm\n", heart_rate);
 8000b4a:	4b09      	ldr	r3, [pc, #36]	@ (8000b70 <main+0x78>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4619      	mov	r1, r3
 8000b50:	4809      	ldr	r0, [pc, #36]	@ (8000b78 <main+0x80>)
 8000b52:	f003 fa5d 	bl	8004010 <iprintf>
 8000b56:	e7e7      	b.n	8000b28 <main+0x30>
	        } else {
	          printf("Heart Rate not valid\n");
 8000b58:	4808      	ldr	r0, [pc, #32]	@ (8000b7c <main+0x84>)
 8000b5a:	f003 fac1 	bl	80040e0 <puts>
	  if (buffer_index == 0) // ??
 8000b5e:	e7e3      	b.n	8000b28 <main+0x30>
 8000b60:	20001080 	.word	0x20001080
 8000b64:	2000101c 	.word	0x2000101c
 8000b68:	2000189e 	.word	0x2000189e
 8000b6c:	2000189c 	.word	0x2000189c
 8000b70:	20001898 	.word	0x20001898
 8000b74:	200010c8 	.word	0x200010c8
 8000b78:	08004dc0 	.word	0x08004dc0
 8000b7c:	08004dd4 	.word	0x08004dd4

08000b80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b094      	sub	sp, #80	@ 0x50
 8000b84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b86:	f107 0320 	add.w	r3, r7, #32
 8000b8a:	2230      	movs	r2, #48	@ 0x30
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f003 fb86 	bl	80042a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b94:	f107 030c 	add.w	r3, r7, #12
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
 8000b9c:	605a      	str	r2, [r3, #4]
 8000b9e:	609a      	str	r2, [r3, #8]
 8000ba0:	60da      	str	r2, [r3, #12]
 8000ba2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	60bb      	str	r3, [r7, #8]
 8000ba8:	4b27      	ldr	r3, [pc, #156]	@ (8000c48 <SystemClock_Config+0xc8>)
 8000baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bac:	4a26      	ldr	r2, [pc, #152]	@ (8000c48 <SystemClock_Config+0xc8>)
 8000bae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bb4:	4b24      	ldr	r3, [pc, #144]	@ (8000c48 <SystemClock_Config+0xc8>)
 8000bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bbc:	60bb      	str	r3, [r7, #8]
 8000bbe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	607b      	str	r3, [r7, #4]
 8000bc4:	4b21      	ldr	r3, [pc, #132]	@ (8000c4c <SystemClock_Config+0xcc>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a20      	ldr	r2, [pc, #128]	@ (8000c4c <SystemClock_Config+0xcc>)
 8000bca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000bce:	6013      	str	r3, [r2, #0]
 8000bd0:	4b1e      	ldr	r3, [pc, #120]	@ (8000c4c <SystemClock_Config+0xcc>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000bd8:	607b      	str	r3, [r7, #4]
 8000bda:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000be0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000be4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000be6:	2302      	movs	r3, #2
 8000be8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bea:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000bf0:	230c      	movs	r3, #12
 8000bf2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000bf4:	2360      	movs	r3, #96	@ 0x60
 8000bf6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000bfc:	2304      	movs	r3, #4
 8000bfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c00:	f107 0320 	add.w	r3, r7, #32
 8000c04:	4618      	mov	r0, r3
 8000c06:	f001 fac5 	bl	8002194 <HAL_RCC_OscConfig>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000c10:	f000 f93a 	bl	8000e88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c14:	230f      	movs	r3, #15
 8000c16:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c24:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c26:	2300      	movs	r3, #0
 8000c28:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000c2a:	f107 030c 	add.w	r3, r7, #12
 8000c2e:	2103      	movs	r1, #3
 8000c30:	4618      	mov	r0, r3
 8000c32:	f001 fd27 	bl	8002684 <HAL_RCC_ClockConfig>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000c3c:	f000 f924 	bl	8000e88 <Error_Handler>
  }
}
 8000c40:	bf00      	nop
 8000c42:	3750      	adds	r7, #80	@ 0x50
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	40023800 	.word	0x40023800
 8000c4c:	40007000 	.word	0x40007000

08000c50 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c56:	463b      	mov	r3, r7
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	605a      	str	r2, [r3, #4]
 8000c5e:	609a      	str	r2, [r3, #8]
 8000c60:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */
  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000c62:	4b21      	ldr	r3, [pc, #132]	@ (8000ce8 <MX_ADC1_Init+0x98>)
 8000c64:	4a21      	ldr	r2, [pc, #132]	@ (8000cec <MX_ADC1_Init+0x9c>)
 8000c66:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c68:	4b1f      	ldr	r3, [pc, #124]	@ (8000ce8 <MX_ADC1_Init+0x98>)
 8000c6a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000c6e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c70:	4b1d      	ldr	r3, [pc, #116]	@ (8000ce8 <MX_ADC1_Init+0x98>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000c76:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce8 <MX_ADC1_Init+0x98>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ce8 <MX_ADC1_Init+0x98>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c82:	4b19      	ldr	r3, [pc, #100]	@ (8000ce8 <MX_ADC1_Init+0x98>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c8a:	4b17      	ldr	r3, [pc, #92]	@ (8000ce8 <MX_ADC1_Init+0x98>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c90:	4b15      	ldr	r3, [pc, #84]	@ (8000ce8 <MX_ADC1_Init+0x98>)
 8000c92:	4a17      	ldr	r2, [pc, #92]	@ (8000cf0 <MX_ADC1_Init+0xa0>)
 8000c94:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c96:	4b14      	ldr	r3, [pc, #80]	@ (8000ce8 <MX_ADC1_Init+0x98>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000c9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ce8 <MX_ADC1_Init+0x98>)
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ca2:	4b11      	ldr	r3, [pc, #68]	@ (8000ce8 <MX_ADC1_Init+0x98>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000caa:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce8 <MX_ADC1_Init+0x98>)
 8000cac:	2201      	movs	r2, #1
 8000cae:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cb0:	480d      	ldr	r0, [pc, #52]	@ (8000ce8 <MX_ADC1_Init+0x98>)
 8000cb2:	f000 fb19 	bl	80012e8 <HAL_ADC_Init>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000cbc:	f000 f8e4 	bl	8000e88 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ccc:	463b      	mov	r3, r7
 8000cce:	4619      	mov	r1, r3
 8000cd0:	4805      	ldr	r0, [pc, #20]	@ (8000ce8 <MX_ADC1_Init+0x98>)
 8000cd2:	f000 fd77 	bl	80017c4 <HAL_ADC_ConfigChannel>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000cdc:	f000 f8d4 	bl	8000e88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ce0:	bf00      	nop
 8000ce2:	3710      	adds	r7, #16
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	2000101c 	.word	0x2000101c
 8000cec:	40012000 	.word	0x40012000
 8000cf0:	0f000001 	.word	0x0f000001

08000cf4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08e      	sub	sp, #56	@ 0x38
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cfa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	605a      	str	r2, [r3, #4]
 8000d04:	609a      	str	r2, [r3, #8]
 8000d06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d08:	f107 0320 	add.w	r3, r7, #32
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d12:	1d3b      	adds	r3, r7, #4
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	605a      	str	r2, [r3, #4]
 8000d1a:	609a      	str	r2, [r3, #8]
 8000d1c:	60da      	str	r2, [r3, #12]
 8000d1e:	611a      	str	r2, [r3, #16]
 8000d20:	615a      	str	r2, [r3, #20]
 8000d22:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d24:	4b2e      	ldr	r3, [pc, #184]	@ (8000de0 <MX_TIM2_Init+0xec>)
 8000d26:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d2a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 999;
 8000d2c:	4b2c      	ldr	r3, [pc, #176]	@ (8000de0 <MX_TIM2_Init+0xec>)
 8000d2e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d32:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d34:	4b2a      	ldr	r3, [pc, #168]	@ (8000de0 <MX_TIM2_Init+0xec>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000d3a:	4b29      	ldr	r3, [pc, #164]	@ (8000de0 <MX_TIM2_Init+0xec>)
 8000d3c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d40:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d42:	4b27      	ldr	r3, [pc, #156]	@ (8000de0 <MX_TIM2_Init+0xec>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d48:	4b25      	ldr	r3, [pc, #148]	@ (8000de0 <MX_TIM2_Init+0xec>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d4e:	4824      	ldr	r0, [pc, #144]	@ (8000de0 <MX_TIM2_Init+0xec>)
 8000d50:	f001 fe44 	bl	80029dc <HAL_TIM_Base_Init>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000d5a:	f000 f895 	bl	8000e88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d62:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d64:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d68:	4619      	mov	r1, r3
 8000d6a:	481d      	ldr	r0, [pc, #116]	@ (8000de0 <MX_TIM2_Init+0xec>)
 8000d6c:	f002 f9a4 	bl	80030b8 <HAL_TIM_ConfigClockSource>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000d76:	f000 f887 	bl	8000e88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d7a:	4819      	ldr	r0, [pc, #100]	@ (8000de0 <MX_TIM2_Init+0xec>)
 8000d7c:	f001 ff90 	bl	8002ca0 <HAL_TIM_PWM_Init>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000d86:	f000 f87f 	bl	8000e88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d92:	f107 0320 	add.w	r3, r7, #32
 8000d96:	4619      	mov	r1, r3
 8000d98:	4811      	ldr	r0, [pc, #68]	@ (8000de0 <MX_TIM2_Init+0xec>)
 8000d9a:	f002 fd5f 	bl	800385c <HAL_TIMEx_MasterConfigSynchronization>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000da4:	f000 f870 	bl	8000e88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000da8:	2360      	movs	r3, #96	@ 0x60
 8000daa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 700;
 8000dac:	f44f 732f 	mov.w	r3, #700	@ 0x2bc
 8000db0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000db2:	2302      	movs	r3, #2
 8000db4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000db6:	2300      	movs	r3, #0
 8000db8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000dba:	1d3b      	adds	r3, r7, #4
 8000dbc:	2204      	movs	r2, #4
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4807      	ldr	r0, [pc, #28]	@ (8000de0 <MX_TIM2_Init+0xec>)
 8000dc2:	f002 f8b7 	bl	8002f34 <HAL_TIM_PWM_ConfigChannel>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8000dcc:	f000 f85c 	bl	8000e88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000dd0:	4803      	ldr	r0, [pc, #12]	@ (8000de0 <MX_TIM2_Init+0xec>)
 8000dd2:	f000 f8f9 	bl	8000fc8 <HAL_TIM_MspPostInit>

}
 8000dd6:	bf00      	nop
 8000dd8:	3738      	adds	r7, #56	@ 0x38
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	20001080 	.word	0x20001080

08000de4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b088      	sub	sp, #32
 8000de8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dea:	f107 030c 	add.w	r3, r7, #12
 8000dee:	2200      	movs	r2, #0
 8000df0:	601a      	str	r2, [r3, #0]
 8000df2:	605a      	str	r2, [r3, #4]
 8000df4:	609a      	str	r2, [r3, #8]
 8000df6:	60da      	str	r2, [r3, #12]
 8000df8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	60bb      	str	r3, [r7, #8]
 8000dfe:	4b20      	ldr	r3, [pc, #128]	@ (8000e80 <MX_GPIO_Init+0x9c>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e02:	4a1f      	ldr	r2, [pc, #124]	@ (8000e80 <MX_GPIO_Init+0x9c>)
 8000e04:	f043 0304 	orr.w	r3, r3, #4
 8000e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000e80 <MX_GPIO_Init+0x9c>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0e:	f003 0304 	and.w	r3, r3, #4
 8000e12:	60bb      	str	r3, [r7, #8]
 8000e14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	607b      	str	r3, [r7, #4]
 8000e1a:	4b19      	ldr	r3, [pc, #100]	@ (8000e80 <MX_GPIO_Init+0x9c>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	4a18      	ldr	r2, [pc, #96]	@ (8000e80 <MX_GPIO_Init+0x9c>)
 8000e20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e26:	4b16      	ldr	r3, [pc, #88]	@ (8000e80 <MX_GPIO_Init+0x9c>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e2e:	607b      	str	r3, [r7, #4]
 8000e30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	603b      	str	r3, [r7, #0]
 8000e36:	4b12      	ldr	r3, [pc, #72]	@ (8000e80 <MX_GPIO_Init+0x9c>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3a:	4a11      	ldr	r2, [pc, #68]	@ (8000e80 <MX_GPIO_Init+0x9c>)
 8000e3c:	f043 0301 	orr.w	r3, r3, #1
 8000e40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e42:	4b0f      	ldr	r3, [pc, #60]	@ (8000e80 <MX_GPIO_Init+0x9c>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e46:	f003 0301 	and.w	r3, r3, #1
 8000e4a:	603b      	str	r3, [r7, #0]
 8000e4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e54:	480b      	ldr	r0, [pc, #44]	@ (8000e84 <MX_GPIO_Init+0xa0>)
 8000e56:	f001 f983 	bl	8002160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000e5a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000e60:	2311      	movs	r3, #17
 8000e62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e6c:	f107 030c 	add.w	r3, r7, #12
 8000e70:	4619      	mov	r1, r3
 8000e72:	4804      	ldr	r0, [pc, #16]	@ (8000e84 <MX_GPIO_Init+0xa0>)
 8000e74:	f000 fff0 	bl	8001e58 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e78:	bf00      	nop
 8000e7a:	3720      	adds	r7, #32
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	40023800 	.word	0x40023800
 8000e84:	40020800 	.word	0x40020800

08000e88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e8c:	b672      	cpsid	i
}
 8000e8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e90:	bf00      	nop
 8000e92:	e7fd      	b.n	8000e90 <Error_Handler+0x8>

08000e94 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	607b      	str	r3, [r7, #4]
 8000e9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ee0 <HAL_MspInit+0x4c>)
 8000ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ea2:	4a0f      	ldr	r2, [pc, #60]	@ (8000ee0 <HAL_MspInit+0x4c>)
 8000ea4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ea8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee0 <HAL_MspInit+0x4c>)
 8000eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eb2:	607b      	str	r3, [r7, #4]
 8000eb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	603b      	str	r3, [r7, #0]
 8000eba:	4b09      	ldr	r3, [pc, #36]	@ (8000ee0 <HAL_MspInit+0x4c>)
 8000ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ebe:	4a08      	ldr	r2, [pc, #32]	@ (8000ee0 <HAL_MspInit+0x4c>)
 8000ec0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ec4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ec6:	4b06      	ldr	r3, [pc, #24]	@ (8000ee0 <HAL_MspInit+0x4c>)
 8000ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ece:	603b      	str	r3, [r7, #0]
 8000ed0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	40023800 	.word	0x40023800

08000ee4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08a      	sub	sp, #40	@ 0x28
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eec:	f107 0314 	add.w	r3, r7, #20
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	60da      	str	r2, [r3, #12]
 8000efa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a1b      	ldr	r2, [pc, #108]	@ (8000f70 <HAL_ADC_MspInit+0x8c>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d12f      	bne.n	8000f66 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	613b      	str	r3, [r7, #16]
 8000f0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000f74 <HAL_ADC_MspInit+0x90>)
 8000f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0e:	4a19      	ldr	r2, [pc, #100]	@ (8000f74 <HAL_ADC_MspInit+0x90>)
 8000f10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f14:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f16:	4b17      	ldr	r3, [pc, #92]	@ (8000f74 <HAL_ADC_MspInit+0x90>)
 8000f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f1e:	613b      	str	r3, [r7, #16]
 8000f20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	60fb      	str	r3, [r7, #12]
 8000f26:	4b13      	ldr	r3, [pc, #76]	@ (8000f74 <HAL_ADC_MspInit+0x90>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2a:	4a12      	ldr	r2, [pc, #72]	@ (8000f74 <HAL_ADC_MspInit+0x90>)
 8000f2c:	f043 0301 	orr.w	r3, r3, #1
 8000f30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f32:	4b10      	ldr	r3, [pc, #64]	@ (8000f74 <HAL_ADC_MspInit+0x90>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f42:	2303      	movs	r3, #3
 8000f44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4809      	ldr	r0, [pc, #36]	@ (8000f78 <HAL_ADC_MspInit+0x94>)
 8000f52:	f000 ff81 	bl	8001e58 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000f56:	2200      	movs	r2, #0
 8000f58:	2100      	movs	r1, #0
 8000f5a:	2012      	movs	r0, #18
 8000f5c:	f000 ff45 	bl	8001dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000f60:	2012      	movs	r0, #18
 8000f62:	f000 ff5e 	bl	8001e22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f66:	bf00      	nop
 8000f68:	3728      	adds	r7, #40	@ 0x28
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40012000 	.word	0x40012000
 8000f74:	40023800 	.word	0x40023800
 8000f78:	40020000 	.word	0x40020000

08000f7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f8c:	d115      	bne.n	8000fba <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60fb      	str	r3, [r7, #12]
 8000f92:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc4 <HAL_TIM_Base_MspInit+0x48>)
 8000f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f96:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc4 <HAL_TIM_Base_MspInit+0x48>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f9e:	4b09      	ldr	r3, [pc, #36]	@ (8000fc4 <HAL_TIM_Base_MspInit+0x48>)
 8000fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000faa:	2200      	movs	r2, #0
 8000fac:	2100      	movs	r1, #0
 8000fae:	201c      	movs	r0, #28
 8000fb0:	f000 ff1b 	bl	8001dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000fb4:	201c      	movs	r0, #28
 8000fb6:	f000 ff34 	bl	8001e22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000fba:	bf00      	nop
 8000fbc:	3710      	adds	r7, #16
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	40023800 	.word	0x40023800

08000fc8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b088      	sub	sp, #32
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd0:	f107 030c 	add.w	r3, r7, #12
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fe8:	d11d      	bne.n	8001026 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	60bb      	str	r3, [r7, #8]
 8000fee:	4b10      	ldr	r3, [pc, #64]	@ (8001030 <HAL_TIM_MspPostInit+0x68>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a0f      	ldr	r2, [pc, #60]	@ (8001030 <HAL_TIM_MspPostInit+0x68>)
 8000ff4:	f043 0301 	orr.w	r3, r3, #1
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8001030 <HAL_TIM_MspPostInit+0x68>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	60bb      	str	r3, [r7, #8]
 8001004:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001006:	2302      	movs	r3, #2
 8001008:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100a:	2302      	movs	r3, #2
 800100c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001012:	2300      	movs	r3, #0
 8001014:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001016:	2301      	movs	r3, #1
 8001018:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101a:	f107 030c 	add.w	r3, r7, #12
 800101e:	4619      	mov	r1, r3
 8001020:	4804      	ldr	r0, [pc, #16]	@ (8001034 <HAL_TIM_MspPostInit+0x6c>)
 8001022:	f000 ff19 	bl	8001e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001026:	bf00      	nop
 8001028:	3720      	adds	r7, #32
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40023800 	.word	0x40023800
 8001034:	40020000 	.word	0x40020000

08001038 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <NMI_Handler+0x4>

08001040 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001044:	bf00      	nop
 8001046:	e7fd      	b.n	8001044 <HardFault_Handler+0x4>

08001048 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800104c:	bf00      	nop
 800104e:	e7fd      	b.n	800104c <MemManage_Handler+0x4>

08001050 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001054:	bf00      	nop
 8001056:	e7fd      	b.n	8001054 <BusFault_Handler+0x4>

08001058 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800105c:	bf00      	nop
 800105e:	e7fd      	b.n	800105c <UsageFault_Handler+0x4>

08001060 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001064:	bf00      	nop
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr

0800106e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800106e:	b480      	push	{r7}
 8001070:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001072:	bf00      	nop
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr

0800107c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001080:	bf00      	nop
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr

0800108a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800108a:	b580      	push	{r7, lr}
 800108c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800108e:	f000 f90b 	bl	80012a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001092:	bf00      	nop
 8001094:	bd80      	pop	{r7, pc}
	...

08001098 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */
  if(hadc1.Instance == ADC1)
 800109e:	4b12      	ldr	r3, [pc, #72]	@ (80010e8 <ADC_IRQHandler+0x50>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a12      	ldr	r2, [pc, #72]	@ (80010ec <ADC_IRQHandler+0x54>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d118      	bne.n	80010da <ADC_IRQHandler+0x42>
  {
    uint32_t adcValue = HAL_ADC_GetValue(&hadc1);
 80010a8:	480f      	ldr	r0, [pc, #60]	@ (80010e8 <ADC_IRQHandler+0x50>)
 80010aa:	f000 fb55 	bl	8001758 <HAL_ADC_GetValue>
 80010ae:	6078      	str	r0, [r7, #4]
    //printf("ADC: %ld\n", adcValue);
    ir_buffer[buffer_index++] = adcValue;
 80010b0:	4b0f      	ldr	r3, [pc, #60]	@ (80010f0 <ADC_IRQHandler+0x58>)
 80010b2:	881b      	ldrh	r3, [r3, #0]
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	1c5a      	adds	r2, r3, #1
 80010b8:	b291      	uxth	r1, r2
 80010ba:	4a0d      	ldr	r2, [pc, #52]	@ (80010f0 <ADC_IRQHandler+0x58>)
 80010bc:	8011      	strh	r1, [r2, #0]
 80010be:	4619      	mov	r1, r3
 80010c0:	4a0c      	ldr	r2, [pc, #48]	@ (80010f4 <ADC_IRQHandler+0x5c>)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    if (buffer_index >= BUFFER_SIZE) {
 80010c8:	4b09      	ldr	r3, [pc, #36]	@ (80010f0 <ADC_IRQHandler+0x58>)
 80010ca:	881b      	ldrh	r3, [r3, #0]
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80010d2:	d302      	bcc.n	80010da <ADC_IRQHandler+0x42>
      buffer_index = 0; // ?
 80010d4:	4b06      	ldr	r3, [pc, #24]	@ (80010f0 <ADC_IRQHandler+0x58>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	801a      	strh	r2, [r3, #0]
    }
  }
  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80010da:	4803      	ldr	r0, [pc, #12]	@ (80010e8 <ADC_IRQHandler+0x50>)
 80010dc:	f000 fa28 	bl	8001530 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80010e0:	bf00      	nop
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	2000101c 	.word	0x2000101c
 80010ec:	40012000 	.word	0x40012000
 80010f0:	2000189e 	.word	0x2000189e
 80010f4:	200010c8 	.word	0x200010c8

080010f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  if(htim2.Instance == TIM2)
 80010fc:	4b06      	ldr	r3, [pc, #24]	@ (8001118 <TIM2_IRQHandler+0x20>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001104:	d102      	bne.n	800110c <TIM2_IRQHandler+0x14>
  {
    HAL_ADC_Start_IT(&hadc1); // ? TIM2 ? ADC
 8001106:	4805      	ldr	r0, [pc, #20]	@ (800111c <TIM2_IRQHandler+0x24>)
 8001108:	f000 f954 	bl	80013b4 <HAL_ADC_Start_IT>
  }
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800110c:	4802      	ldr	r0, [pc, #8]	@ (8001118 <TIM2_IRQHandler+0x20>)
 800110e:	f001 fe20 	bl	8002d52 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20001080 	.word	0x20001080
 800111c:	2000101c 	.word	0x2000101c

08001120 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b086      	sub	sp, #24
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001128:	4a14      	ldr	r2, [pc, #80]	@ (800117c <_sbrk+0x5c>)
 800112a:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <_sbrk+0x60>)
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001134:	4b13      	ldr	r3, [pc, #76]	@ (8001184 <_sbrk+0x64>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d102      	bne.n	8001142 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800113c:	4b11      	ldr	r3, [pc, #68]	@ (8001184 <_sbrk+0x64>)
 800113e:	4a12      	ldr	r2, [pc, #72]	@ (8001188 <_sbrk+0x68>)
 8001140:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001142:	4b10      	ldr	r3, [pc, #64]	@ (8001184 <_sbrk+0x64>)
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4413      	add	r3, r2
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	429a      	cmp	r2, r3
 800114e:	d207      	bcs.n	8001160 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001150:	f003 f8f4 	bl	800433c <__errno>
 8001154:	4603      	mov	r3, r0
 8001156:	220c      	movs	r2, #12
 8001158:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800115a:	f04f 33ff 	mov.w	r3, #4294967295
 800115e:	e009      	b.n	8001174 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001160:	4b08      	ldr	r3, [pc, #32]	@ (8001184 <_sbrk+0x64>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001166:	4b07      	ldr	r3, [pc, #28]	@ (8001184 <_sbrk+0x64>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4413      	add	r3, r2
 800116e:	4a05      	ldr	r2, [pc, #20]	@ (8001184 <_sbrk+0x64>)
 8001170:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001172:	68fb      	ldr	r3, [r7, #12]
}
 8001174:	4618      	mov	r0, r3
 8001176:	3718      	adds	r7, #24
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20020000 	.word	0x20020000
 8001180:	00000400 	.word	0x00000400
 8001184:	200018a0 	.word	0x200018a0
 8001188:	20001aa0 	.word	0x20001aa0

0800118c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001190:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <SystemInit+0x20>)
 8001192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001196:	4a05      	ldr	r2, [pc, #20]	@ (80011ac <SystemInit+0x20>)
 8001198:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800119c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011a0:	bf00      	nop
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	e000ed00 	.word	0xe000ed00

080011b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80011b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011e8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011b4:	f7ff ffea 	bl	800118c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011b8:	480c      	ldr	r0, [pc, #48]	@ (80011ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011ba:	490d      	ldr	r1, [pc, #52]	@ (80011f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011bc:	4a0d      	ldr	r2, [pc, #52]	@ (80011f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011c0:	e002      	b.n	80011c8 <LoopCopyDataInit>

080011c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011c6:	3304      	adds	r3, #4

080011c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011cc:	d3f9      	bcc.n	80011c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ce:	4a0a      	ldr	r2, [pc, #40]	@ (80011f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011d0:	4c0a      	ldr	r4, [pc, #40]	@ (80011fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80011d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011d4:	e001      	b.n	80011da <LoopFillZerobss>

080011d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011d8:	3204      	adds	r2, #4

080011da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011dc:	d3fb      	bcc.n	80011d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011de:	f003 f8b3 	bl	8004348 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011e2:	f7ff fc89 	bl	8000af8 <main>
  bx  lr    
 80011e6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80011e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011f0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80011f4:	08004e9c 	.word	0x08004e9c
  ldr r2, =_sbss
 80011f8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80011fc:	20001aa0 	.word	0x20001aa0

08001200 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001200:	e7fe      	b.n	8001200 <DMA1_Stream0_IRQHandler>
	...

08001204 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001208:	4b0e      	ldr	r3, [pc, #56]	@ (8001244 <HAL_Init+0x40>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a0d      	ldr	r2, [pc, #52]	@ (8001244 <HAL_Init+0x40>)
 800120e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001212:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001214:	4b0b      	ldr	r3, [pc, #44]	@ (8001244 <HAL_Init+0x40>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a0a      	ldr	r2, [pc, #40]	@ (8001244 <HAL_Init+0x40>)
 800121a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800121e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001220:	4b08      	ldr	r3, [pc, #32]	@ (8001244 <HAL_Init+0x40>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a07      	ldr	r2, [pc, #28]	@ (8001244 <HAL_Init+0x40>)
 8001226:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800122a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800122c:	2003      	movs	r0, #3
 800122e:	f000 fdd1 	bl	8001dd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001232:	200f      	movs	r0, #15
 8001234:	f000 f808 	bl	8001248 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001238:	f7ff fe2c 	bl	8000e94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800123c:	2300      	movs	r3, #0
}
 800123e:	4618      	mov	r0, r3
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40023c00 	.word	0x40023c00

08001248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001250:	4b12      	ldr	r3, [pc, #72]	@ (800129c <HAL_InitTick+0x54>)
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	4b12      	ldr	r3, [pc, #72]	@ (80012a0 <HAL_InitTick+0x58>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	4619      	mov	r1, r3
 800125a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800125e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001262:	fbb2 f3f3 	udiv	r3, r2, r3
 8001266:	4618      	mov	r0, r3
 8001268:	f000 fde9 	bl	8001e3e <HAL_SYSTICK_Config>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	e00e      	b.n	8001294 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2b0f      	cmp	r3, #15
 800127a:	d80a      	bhi.n	8001292 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800127c:	2200      	movs	r2, #0
 800127e:	6879      	ldr	r1, [r7, #4]
 8001280:	f04f 30ff 	mov.w	r0, #4294967295
 8001284:	f000 fdb1 	bl	8001dea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001288:	4a06      	ldr	r2, [pc, #24]	@ (80012a4 <HAL_InitTick+0x5c>)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800128e:	2300      	movs	r3, #0
 8001290:	e000      	b.n	8001294 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
}
 8001294:	4618      	mov	r0, r3
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20000000 	.word	0x20000000
 80012a0:	20000008 	.word	0x20000008
 80012a4:	20000004 	.word	0x20000004

080012a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012ac:	4b06      	ldr	r3, [pc, #24]	@ (80012c8 <HAL_IncTick+0x20>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	461a      	mov	r2, r3
 80012b2:	4b06      	ldr	r3, [pc, #24]	@ (80012cc <HAL_IncTick+0x24>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4413      	add	r3, r2
 80012b8:	4a04      	ldr	r2, [pc, #16]	@ (80012cc <HAL_IncTick+0x24>)
 80012ba:	6013      	str	r3, [r2, #0]
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	20000008 	.word	0x20000008
 80012cc:	200018a4 	.word	0x200018a4

080012d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  return uwTick;
 80012d4:	4b03      	ldr	r3, [pc, #12]	@ (80012e4 <HAL_GetTick+0x14>)
 80012d6:	681b      	ldr	r3, [r3, #0]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	200018a4 	.word	0x200018a4

080012e8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012f0:	2300      	movs	r3, #0
 80012f2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d101      	bne.n	80012fe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e04a      	b.n	8001394 <HAL_ADC_Init+0xac>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001302:	2b00      	cmp	r3, #0
 8001304:	d120      	bne.n	8001348 <HAL_ADC_Init+0x60>
  {
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    /* Init the ADC Callback settings */
    hadc->ConvCpltCallback              = HAL_ADC_ConvCpltCallback;                 /* Legacy weak callback */
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4a24      	ldr	r2, [pc, #144]	@ (800139c <HAL_ADC_Init+0xb4>)
 800130a:	649a      	str	r2, [r3, #72]	@ 0x48
    hadc->ConvHalfCpltCallback          = HAL_ADC_ConvHalfCpltCallback;             /* Legacy weak callback */
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4a24      	ldr	r2, [pc, #144]	@ (80013a0 <HAL_ADC_Init+0xb8>)
 8001310:	64da      	str	r2, [r3, #76]	@ 0x4c
    hadc->LevelOutOfWindowCallback      = HAL_ADC_LevelOutOfWindowCallback;         /* Legacy weak callback */
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4a23      	ldr	r2, [pc, #140]	@ (80013a4 <HAL_ADC_Init+0xbc>)
 8001316:	651a      	str	r2, [r3, #80]	@ 0x50
    hadc->ErrorCallback                 = HAL_ADC_ErrorCallback;                    /* Legacy weak callback */
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4a23      	ldr	r2, [pc, #140]	@ (80013a8 <HAL_ADC_Init+0xc0>)
 800131c:	655a      	str	r2, [r3, #84]	@ 0x54
    hadc->InjectedConvCpltCallback      = HAL_ADCEx_InjectedConvCpltCallback;       /* Legacy weak callback */
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a22      	ldr	r2, [pc, #136]	@ (80013ac <HAL_ADC_Init+0xc4>)
 8001322:	659a      	str	r2, [r3, #88]	@ 0x58
    if (hadc->MspInitCallback == NULL)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001328:	2b00      	cmp	r3, #0
 800132a:	d102      	bne.n	8001332 <HAL_ADC_Init+0x4a>
    {
      hadc->MspInitCallback = HAL_ADC_MspInit; /* Legacy weak MspInit  */
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	4a20      	ldr	r2, [pc, #128]	@ (80013b0 <HAL_ADC_Init+0xc8>)
 8001330:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	4798      	blx	r3
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2200      	movs	r2, #0
 800133e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2200      	movs	r2, #0
 8001344:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134c:	f003 0310 	and.w	r3, r3, #16
 8001350:	2b00      	cmp	r3, #0
 8001352:	d118      	bne.n	8001386 <HAL_ADC_Init+0x9e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001358:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800135c:	f023 0302 	bic.w	r3, r3, #2
 8001360:	f043 0202 	orr.w	r2, r3, #2
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f000 fb5d 	bl	8001a28 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2200      	movs	r2, #0
 8001372:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001378:	f023 0303 	bic.w	r3, r3, #3
 800137c:	f043 0201 	orr.w	r2, r3, #1
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	641a      	str	r2, [r3, #64]	@ 0x40
 8001384:	e001      	b.n	800138a <HAL_ADC_Init+0xa2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2200      	movs	r2, #0
 800138e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001392:	7bfb      	ldrb	r3, [r7, #15]
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	08001773 	.word	0x08001773
 80013a0:	08001787 	.word	0x08001787
 80013a4:	0800179b 	.word	0x0800179b
 80013a8:	080017af 	.word	0x080017af
 80013ac:	08001c21 	.word	0x08001c21
 80013b0:	08000ee5 	.word	0x08000ee5

080013b4 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80013bc:	2300      	movs	r3, #0
 80013be:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d101      	bne.n	80013ce <HAL_ADC_Start_IT+0x1a>
 80013ca:	2302      	movs	r3, #2
 80013cc:	e0a1      	b.n	8001512 <HAL_ADC_Start_IT+0x15e>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2201      	movs	r2, #1
 80013d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	f003 0301 	and.w	r3, r3, #1
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d018      	beq.n	8001416 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	689a      	ldr	r2, [r3, #8]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f042 0201 	orr.w	r2, r2, #1
 80013f2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80013f4:	4b4a      	ldr	r3, [pc, #296]	@ (8001520 <HAL_ADC_Start_IT+0x16c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a4a      	ldr	r2, [pc, #296]	@ (8001524 <HAL_ADC_Start_IT+0x170>)
 80013fa:	fba2 2303 	umull	r2, r3, r2, r3
 80013fe:	0c9a      	lsrs	r2, r3, #18
 8001400:	4613      	mov	r3, r2
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	4413      	add	r3, r2
 8001406:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001408:	e002      	b.n	8001410 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	3b01      	subs	r3, #1
 800140e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d1f9      	bne.n	800140a <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	f003 0301 	and.w	r3, r3, #1
 8001420:	2b01      	cmp	r3, #1
 8001422:	d169      	bne.n	80014f8 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001428:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800142c:	f023 0301 	bic.w	r3, r3, #1
 8001430:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001442:	2b00      	cmp	r3, #0
 8001444:	d007      	beq.n	8001456 <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800144e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800145a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800145e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001462:	d106      	bne.n	8001472 <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001468:	f023 0206 	bic.w	r2, r3, #6
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001470:	e002      	b.n	8001478 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2200      	movs	r2, #0
 8001476:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2200      	movs	r2, #0
 800147c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001480:	4b29      	ldr	r3, [pc, #164]	@ (8001528 <HAL_ADC_Start_IT+0x174>)
 8001482:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800148c:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	6812      	ldr	r2, [r2, #0]
 8001498:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800149c:	f043 0320 	orr.w	r3, r3, #32
 80014a0:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f003 031f 	and.w	r3, r3, #31
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d10f      	bne.n	80014ce <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d129      	bne.n	8001510 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	689a      	ldr	r2, [r3, #8]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	e020      	b.n	8001510 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a16      	ldr	r2, [pc, #88]	@ (800152c <HAL_ADC_Start_IT+0x178>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d11b      	bne.n	8001510 <HAL_ADC_Start_IT+0x15c>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d114      	bne.n	8001510 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	689a      	ldr	r2, [r3, #8]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	e00b      	b.n	8001510 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fc:	f043 0210 	orr.w	r2, r3, #16
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001508:	f043 0201 	orr.w	r2, r3, #1
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001510:	2300      	movs	r3, #0
}
 8001512:	4618      	mov	r0, r3
 8001514:	3714      	adds	r7, #20
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	20000000 	.word	0x20000000
 8001524:	431bde83 	.word	0x431bde83
 8001528:	40012300 	.word	0x40012300
 800152c:	40012000 	.word	0x40012000

08001530 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001538:	2300      	movs	r3, #0
 800153a:	617b      	str	r3, [r7, #20]
 800153c:	2300      	movs	r3, #0
 800153e:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f003 0302 	and.w	r3, r3, #2
 8001556:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	f003 0320 	and.w	r3, r3, #32
 800155e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d04a      	beq.n	80015fc <HAL_ADC_IRQHandler+0xcc>
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d047      	beq.n	80015fc <HAL_ADC_IRQHandler+0xcc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001570:	f003 0310 	and.w	r3, r3, #16
 8001574:	2b00      	cmp	r3, #0
 8001576:	d105      	bne.n	8001584 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800157c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800158e:	2b00      	cmp	r3, #0
 8001590:	d12b      	bne.n	80015ea <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001596:	2b00      	cmp	r3, #0
 8001598:	d127      	bne.n	80015ea <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015a0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d006      	beq.n	80015b6 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d119      	bne.n	80015ea <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	685a      	ldr	r2, [r3, #4]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f022 0220 	bic.w	r2, r2, #32
 80015c4:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d105      	bne.n	80015ea <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e2:	f043 0201 	orr.w	r2, r3, #1
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	4798      	blx	r3
#else
    HAL_ADC_ConvCpltCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f06f 0212 	mvn.w	r2, #18
 80015fa:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	f003 0304 	and.w	r3, r3, #4
 8001602:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800160a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d058      	beq.n	80016c4 <HAL_ADC_IRQHandler+0x194>
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d055      	beq.n	80016c4 <HAL_ADC_IRQHandler+0x194>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161c:	f003 0310 	and.w	r3, r3, #16
 8001620:	2b00      	cmp	r3, #0
 8001622:	d105      	bne.n	8001630 <HAL_ADC_IRQHandler+0x100>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001628:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800163a:	2b00      	cmp	r3, #0
 800163c:	d139      	bne.n	80016b2 <HAL_ADC_IRQHandler+0x182>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001644:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001648:	2b00      	cmp	r3, #0
 800164a:	d006      	beq.n	800165a <HAL_ADC_IRQHandler+0x12a>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001656:	2b00      	cmp	r3, #0
 8001658:	d12b      	bne.n	80016b2 <HAL_ADC_IRQHandler+0x182>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001664:	2b00      	cmp	r3, #0
 8001666:	d124      	bne.n	80016b2 <HAL_ADC_IRQHandler+0x182>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001672:	2b00      	cmp	r3, #0
 8001674:	d11d      	bne.n	80016b2 <HAL_ADC_IRQHandler+0x182>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800167a:	2b00      	cmp	r3, #0
 800167c:	d119      	bne.n	80016b2 <HAL_ADC_IRQHandler+0x182>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	685a      	ldr	r2, [r3, #4]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800168c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001692:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d105      	bne.n	80016b2 <HAL_ADC_IRQHandler+0x182>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016aa:	f043 0201 	orr.w	r2, r3, #1
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	4798      	blx	r3
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f06f 020c 	mvn.w	r2, #12
 80016c2:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f003 0301 	and.w	r3, r3, #1
 80016ca:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016d2:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d018      	beq.n	800170c <HAL_ADC_IRQHandler+0x1dc>
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d015      	beq.n	800170c <HAL_ADC_IRQHandler+0x1dc>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d10e      	bne.n	800170c <HAL_ADC_IRQHandler+0x1dc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	4798      	blx	r3
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f06f 0201 	mvn.w	r2, #1
 800170a:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	f003 0320 	and.w	r3, r3, #32
 8001712:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800171a:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d016      	beq.n	8001750 <HAL_ADC_IRQHandler+0x220>
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d013      	beq.n	8001750 <HAL_ADC_IRQHandler+0x220>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172c:	f043 0202 	orr.w	r2, r3, #2
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f06f 0220 	mvn.w	r2, #32
 800173c:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	4798      	blx	r3
#else
    HAL_ADC_ErrorCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f06f 0220 	mvn.w	r2, #32
 800174e:	601a      	str	r2, [r3, #0]
  }
}
 8001750:	bf00      	nop
 8001752:	3718      	adds	r7, #24
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}

08001758 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001766:	4618      	mov	r0, r3
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800177a:	bf00      	nop
 800177c:	370c      	adds	r7, #12
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr

08001786 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001786:	b480      	push	{r7}
 8001788:	b083      	sub	sp, #12
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800178e:	bf00      	nop
 8001790:	370c      	adds	r7, #12
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800179a:	b480      	push	{r7}
 800179c:	b083      	sub	sp, #12
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80017a2:	bf00      	nop
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80017ae:	b480      	push	{r7}
 80017b0:	b083      	sub	sp, #12
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
	...

080017c4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80017ce:	2300      	movs	r3, #0
 80017d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d101      	bne.n	80017e0 <HAL_ADC_ConfigChannel+0x1c>
 80017dc:	2302      	movs	r3, #2
 80017de:	e113      	b.n	8001a08 <HAL_ADC_ConfigChannel+0x244>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2201      	movs	r2, #1
 80017e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2b09      	cmp	r3, #9
 80017ee:	d925      	bls.n	800183c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	68d9      	ldr	r1, [r3, #12]
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	461a      	mov	r2, r3
 80017fe:	4613      	mov	r3, r2
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	4413      	add	r3, r2
 8001804:	3b1e      	subs	r3, #30
 8001806:	2207      	movs	r2, #7
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	43da      	mvns	r2, r3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	400a      	ands	r2, r1
 8001814:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	68d9      	ldr	r1, [r3, #12]
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	689a      	ldr	r2, [r3, #8]
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	b29b      	uxth	r3, r3
 8001826:	4618      	mov	r0, r3
 8001828:	4603      	mov	r3, r0
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	4403      	add	r3, r0
 800182e:	3b1e      	subs	r3, #30
 8001830:	409a      	lsls	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	430a      	orrs	r2, r1
 8001838:	60da      	str	r2, [r3, #12]
 800183a:	e022      	b.n	8001882 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	6919      	ldr	r1, [r3, #16]
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	b29b      	uxth	r3, r3
 8001848:	461a      	mov	r2, r3
 800184a:	4613      	mov	r3, r2
 800184c:	005b      	lsls	r3, r3, #1
 800184e:	4413      	add	r3, r2
 8001850:	2207      	movs	r2, #7
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	43da      	mvns	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	400a      	ands	r2, r1
 800185e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	6919      	ldr	r1, [r3, #16]
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	689a      	ldr	r2, [r3, #8]
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	b29b      	uxth	r3, r3
 8001870:	4618      	mov	r0, r3
 8001872:	4603      	mov	r3, r0
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	4403      	add	r3, r0
 8001878:	409a      	lsls	r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	430a      	orrs	r2, r1
 8001880:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	2b06      	cmp	r3, #6
 8001888:	d824      	bhi.n	80018d4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685a      	ldr	r2, [r3, #4]
 8001894:	4613      	mov	r3, r2
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4413      	add	r3, r2
 800189a:	3b05      	subs	r3, #5
 800189c:	221f      	movs	r2, #31
 800189e:	fa02 f303 	lsl.w	r3, r2, r3
 80018a2:	43da      	mvns	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	400a      	ands	r2, r1
 80018aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	4618      	mov	r0, r3
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	685a      	ldr	r2, [r3, #4]
 80018be:	4613      	mov	r3, r2
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	4413      	add	r3, r2
 80018c4:	3b05      	subs	r3, #5
 80018c6:	fa00 f203 	lsl.w	r2, r0, r3
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	430a      	orrs	r2, r1
 80018d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80018d2:	e04c      	b.n	800196e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	2b0c      	cmp	r3, #12
 80018da:	d824      	bhi.n	8001926 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	685a      	ldr	r2, [r3, #4]
 80018e6:	4613      	mov	r3, r2
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	4413      	add	r3, r2
 80018ec:	3b23      	subs	r3, #35	@ 0x23
 80018ee:	221f      	movs	r2, #31
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	43da      	mvns	r2, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	400a      	ands	r2, r1
 80018fc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	b29b      	uxth	r3, r3
 800190a:	4618      	mov	r0, r3
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685a      	ldr	r2, [r3, #4]
 8001910:	4613      	mov	r3, r2
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	4413      	add	r3, r2
 8001916:	3b23      	subs	r3, #35	@ 0x23
 8001918:	fa00 f203 	lsl.w	r2, r0, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	430a      	orrs	r2, r1
 8001922:	631a      	str	r2, [r3, #48]	@ 0x30
 8001924:	e023      	b.n	800196e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	685a      	ldr	r2, [r3, #4]
 8001930:	4613      	mov	r3, r2
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	4413      	add	r3, r2
 8001936:	3b41      	subs	r3, #65	@ 0x41
 8001938:	221f      	movs	r2, #31
 800193a:	fa02 f303 	lsl.w	r3, r2, r3
 800193e:	43da      	mvns	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	400a      	ands	r2, r1
 8001946:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	b29b      	uxth	r3, r3
 8001954:	4618      	mov	r0, r3
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	685a      	ldr	r2, [r3, #4]
 800195a:	4613      	mov	r3, r2
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	4413      	add	r3, r2
 8001960:	3b41      	subs	r3, #65	@ 0x41
 8001962:	fa00 f203 	lsl.w	r2, r0, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	430a      	orrs	r2, r1
 800196c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800196e:	4b29      	ldr	r3, [pc, #164]	@ (8001a14 <HAL_ADC_ConfigChannel+0x250>)
 8001970:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a28      	ldr	r2, [pc, #160]	@ (8001a18 <HAL_ADC_ConfigChannel+0x254>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d10f      	bne.n	800199c <HAL_ADC_ConfigChannel+0x1d8>
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2b12      	cmp	r3, #18
 8001982:	d10b      	bne.n	800199c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a1d      	ldr	r2, [pc, #116]	@ (8001a18 <HAL_ADC_ConfigChannel+0x254>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d12b      	bne.n	80019fe <HAL_ADC_ConfigChannel+0x23a>
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a1c      	ldr	r2, [pc, #112]	@ (8001a1c <HAL_ADC_ConfigChannel+0x258>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d003      	beq.n	80019b8 <HAL_ADC_ConfigChannel+0x1f4>
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2b11      	cmp	r3, #17
 80019b6:	d122      	bne.n	80019fe <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a11      	ldr	r2, [pc, #68]	@ (8001a1c <HAL_ADC_ConfigChannel+0x258>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d111      	bne.n	80019fe <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80019da:	4b11      	ldr	r3, [pc, #68]	@ (8001a20 <HAL_ADC_ConfigChannel+0x25c>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a11      	ldr	r2, [pc, #68]	@ (8001a24 <HAL_ADC_ConfigChannel+0x260>)
 80019e0:	fba2 2303 	umull	r2, r3, r2, r3
 80019e4:	0c9a      	lsrs	r2, r3, #18
 80019e6:	4613      	mov	r3, r2
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	4413      	add	r3, r2
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80019f0:	e002      	b.n	80019f8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	3b01      	subs	r3, #1
 80019f6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d1f9      	bne.n	80019f2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2200      	movs	r2, #0
 8001a02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001a06:	2300      	movs	r3, #0
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3714      	adds	r7, #20
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	40012300 	.word	0x40012300
 8001a18:	40012000 	.word	0x40012000
 8001a1c:	10000012 	.word	0x10000012
 8001a20:	20000000 	.word	0x20000000
 8001a24:	431bde83 	.word	0x431bde83

08001a28 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b085      	sub	sp, #20
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a30:	4b79      	ldr	r3, [pc, #484]	@ (8001c18 <ADC_Init+0x1f0>)
 8001a32:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	685a      	ldr	r2, [r3, #4]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	431a      	orrs	r2, r3
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	685a      	ldr	r2, [r3, #4]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a5c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	6859      	ldr	r1, [r3, #4]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	691b      	ldr	r3, [r3, #16]
 8001a68:	021a      	lsls	r2, r3, #8
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	430a      	orrs	r2, r1
 8001a70:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	685a      	ldr	r2, [r3, #4]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001a80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	6859      	ldr	r1, [r3, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689a      	ldr	r2, [r3, #8]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	430a      	orrs	r2, r1
 8001a92:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	689a      	ldr	r2, [r3, #8]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001aa2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	6899      	ldr	r1, [r3, #8]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	68da      	ldr	r2, [r3, #12]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	430a      	orrs	r2, r1
 8001ab4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aba:	4a58      	ldr	r2, [pc, #352]	@ (8001c1c <ADC_Init+0x1f4>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d022      	beq.n	8001b06 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	689a      	ldr	r2, [r3, #8]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001ace:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	6899      	ldr	r1, [r3, #8]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	689a      	ldr	r2, [r3, #8]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001af0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	6899      	ldr	r1, [r3, #8]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	430a      	orrs	r2, r1
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	e00f      	b.n	8001b26 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	689a      	ldr	r2, [r3, #8]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001b14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	689a      	ldr	r2, [r3, #8]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001b24:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	689a      	ldr	r2, [r3, #8]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f022 0202 	bic.w	r2, r2, #2
 8001b34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	6899      	ldr	r1, [r3, #8]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	7e1b      	ldrb	r3, [r3, #24]
 8001b40:	005a      	lsls	r2, r3, #1
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	430a      	orrs	r2, r1
 8001b48:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d01b      	beq.n	8001b8c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	685a      	ldr	r2, [r3, #4]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001b62:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	685a      	ldr	r2, [r3, #4]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001b72:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	6859      	ldr	r1, [r3, #4]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b7e:	3b01      	subs	r3, #1
 8001b80:	035a      	lsls	r2, r3, #13
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	430a      	orrs	r2, r1
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	e007      	b.n	8001b9c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	685a      	ldr	r2, [r3, #4]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b9a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001baa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	69db      	ldr	r3, [r3, #28]
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	051a      	lsls	r2, r3, #20
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	689a      	ldr	r2, [r3, #8]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001bd0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	6899      	ldr	r1, [r3, #8]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001bde:	025a      	lsls	r2, r3, #9
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	430a      	orrs	r2, r1
 8001be6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	689a      	ldr	r2, [r3, #8]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001bf6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	6899      	ldr	r1, [r3, #8]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	695b      	ldr	r3, [r3, #20]
 8001c02:	029a      	lsls	r2, r3, #10
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	609a      	str	r2, [r3, #8]
}
 8001c0c:	bf00      	nop
 8001c0e:	3714      	adds	r7, #20
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr
 8001c18:	40012300 	.word	0x40012300
 8001c1c:	0f000001 	.word	0x0f000001

08001c20 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b085      	sub	sp, #20
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f003 0307 	and.w	r3, r3, #7
 8001c42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c44:	4b0c      	ldr	r3, [pc, #48]	@ (8001c78 <__NVIC_SetPriorityGrouping+0x44>)
 8001c46:	68db      	ldr	r3, [r3, #12]
 8001c48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c4a:	68ba      	ldr	r2, [r7, #8]
 8001c4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c50:	4013      	ands	r3, r2
 8001c52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c66:	4a04      	ldr	r2, [pc, #16]	@ (8001c78 <__NVIC_SetPriorityGrouping+0x44>)
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	60d3      	str	r3, [r2, #12]
}
 8001c6c:	bf00      	nop
 8001c6e:	3714      	adds	r7, #20
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr
 8001c78:	e000ed00 	.word	0xe000ed00

08001c7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c80:	4b04      	ldr	r3, [pc, #16]	@ (8001c94 <__NVIC_GetPriorityGrouping+0x18>)
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	0a1b      	lsrs	r3, r3, #8
 8001c86:	f003 0307 	and.w	r3, r3, #7
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr
 8001c94:	e000ed00 	.word	0xe000ed00

08001c98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	db0b      	blt.n	8001cc2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	f003 021f 	and.w	r2, r3, #31
 8001cb0:	4907      	ldr	r1, [pc, #28]	@ (8001cd0 <__NVIC_EnableIRQ+0x38>)
 8001cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb6:	095b      	lsrs	r3, r3, #5
 8001cb8:	2001      	movs	r0, #1
 8001cba:	fa00 f202 	lsl.w	r2, r0, r2
 8001cbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001cc2:	bf00      	nop
 8001cc4:	370c      	adds	r7, #12
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	e000e100 	.word	0xe000e100

08001cd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	6039      	str	r1, [r7, #0]
 8001cde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	db0a      	blt.n	8001cfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	b2da      	uxtb	r2, r3
 8001cec:	490c      	ldr	r1, [pc, #48]	@ (8001d20 <__NVIC_SetPriority+0x4c>)
 8001cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf2:	0112      	lsls	r2, r2, #4
 8001cf4:	b2d2      	uxtb	r2, r2
 8001cf6:	440b      	add	r3, r1
 8001cf8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cfc:	e00a      	b.n	8001d14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	b2da      	uxtb	r2, r3
 8001d02:	4908      	ldr	r1, [pc, #32]	@ (8001d24 <__NVIC_SetPriority+0x50>)
 8001d04:	79fb      	ldrb	r3, [r7, #7]
 8001d06:	f003 030f 	and.w	r3, r3, #15
 8001d0a:	3b04      	subs	r3, #4
 8001d0c:	0112      	lsls	r2, r2, #4
 8001d0e:	b2d2      	uxtb	r2, r2
 8001d10:	440b      	add	r3, r1
 8001d12:	761a      	strb	r2, [r3, #24]
}
 8001d14:	bf00      	nop
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr
 8001d20:	e000e100 	.word	0xe000e100
 8001d24:	e000ed00 	.word	0xe000ed00

08001d28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b089      	sub	sp, #36	@ 0x24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	60b9      	str	r1, [r7, #8]
 8001d32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f003 0307 	and.w	r3, r3, #7
 8001d3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	f1c3 0307 	rsb	r3, r3, #7
 8001d42:	2b04      	cmp	r3, #4
 8001d44:	bf28      	it	cs
 8001d46:	2304      	movcs	r3, #4
 8001d48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	3304      	adds	r3, #4
 8001d4e:	2b06      	cmp	r3, #6
 8001d50:	d902      	bls.n	8001d58 <NVIC_EncodePriority+0x30>
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	3b03      	subs	r3, #3
 8001d56:	e000      	b.n	8001d5a <NVIC_EncodePriority+0x32>
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	fa02 f303 	lsl.w	r3, r2, r3
 8001d66:	43da      	mvns	r2, r3
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	401a      	ands	r2, r3
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d70:	f04f 31ff 	mov.w	r1, #4294967295
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	fa01 f303 	lsl.w	r3, r1, r3
 8001d7a:	43d9      	mvns	r1, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d80:	4313      	orrs	r3, r2
         );
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3724      	adds	r7, #36	@ 0x24
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
	...

08001d90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	3b01      	subs	r3, #1
 8001d9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001da0:	d301      	bcc.n	8001da6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001da2:	2301      	movs	r3, #1
 8001da4:	e00f      	b.n	8001dc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001da6:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd0 <SysTick_Config+0x40>)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	3b01      	subs	r3, #1
 8001dac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dae:	210f      	movs	r1, #15
 8001db0:	f04f 30ff 	mov.w	r0, #4294967295
 8001db4:	f7ff ff8e 	bl	8001cd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001db8:	4b05      	ldr	r3, [pc, #20]	@ (8001dd0 <SysTick_Config+0x40>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dbe:	4b04      	ldr	r3, [pc, #16]	@ (8001dd0 <SysTick_Config+0x40>)
 8001dc0:	2207      	movs	r2, #7
 8001dc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	e000e010 	.word	0xe000e010

08001dd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	f7ff ff29 	bl	8001c34 <__NVIC_SetPriorityGrouping>
}
 8001de2:	bf00      	nop
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}

08001dea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dea:	b580      	push	{r7, lr}
 8001dec:	b086      	sub	sp, #24
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	4603      	mov	r3, r0
 8001df2:	60b9      	str	r1, [r7, #8]
 8001df4:	607a      	str	r2, [r7, #4]
 8001df6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dfc:	f7ff ff3e 	bl	8001c7c <__NVIC_GetPriorityGrouping>
 8001e00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	68b9      	ldr	r1, [r7, #8]
 8001e06:	6978      	ldr	r0, [r7, #20]
 8001e08:	f7ff ff8e 	bl	8001d28 <NVIC_EncodePriority>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e12:	4611      	mov	r1, r2
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff ff5d 	bl	8001cd4 <__NVIC_SetPriority>
}
 8001e1a:	bf00      	nop
 8001e1c:	3718      	adds	r7, #24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b082      	sub	sp, #8
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	4603      	mov	r3, r0
 8001e2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff ff31 	bl	8001c98 <__NVIC_EnableIRQ>
}
 8001e36:	bf00      	nop
 8001e38:	3708      	adds	r7, #8
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}

08001e3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b082      	sub	sp, #8
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f7ff ffa2 	bl	8001d90 <SysTick_Config>
 8001e4c:	4603      	mov	r3, r0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
	...

08001e58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b089      	sub	sp, #36	@ 0x24
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e62:	2300      	movs	r3, #0
 8001e64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e66:	2300      	movs	r3, #0
 8001e68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e6e:	2300      	movs	r3, #0
 8001e70:	61fb      	str	r3, [r7, #28]
 8001e72:	e159      	b.n	8002128 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e74:	2201      	movs	r2, #1
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	697a      	ldr	r2, [r7, #20]
 8001e84:	4013      	ands	r3, r2
 8001e86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e88:	693a      	ldr	r2, [r7, #16]
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	f040 8148 	bne.w	8002122 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f003 0303 	and.w	r3, r3, #3
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d005      	beq.n	8001eaa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d130      	bne.n	8001f0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	005b      	lsls	r3, r3, #1
 8001eb4:	2203      	movs	r2, #3
 8001eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eba:	43db      	mvns	r3, r3
 8001ebc:	69ba      	ldr	r2, [r7, #24]
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	68da      	ldr	r2, [r3, #12]
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	69ba      	ldr	r2, [r7, #24]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee8:	43db      	mvns	r3, r3
 8001eea:	69ba      	ldr	r2, [r7, #24]
 8001eec:	4013      	ands	r3, r2
 8001eee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	091b      	lsrs	r3, r3, #4
 8001ef6:	f003 0201 	and.w	r2, r3, #1
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	fa02 f303 	lsl.w	r3, r2, r3
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f003 0303 	and.w	r3, r3, #3
 8001f14:	2b03      	cmp	r3, #3
 8001f16:	d017      	beq.n	8001f48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	005b      	lsls	r3, r3, #1
 8001f22:	2203      	movs	r2, #3
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3c:	69ba      	ldr	r2, [r7, #24]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	69ba      	ldr	r2, [r7, #24]
 8001f46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f003 0303 	and.w	r3, r3, #3
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d123      	bne.n	8001f9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	08da      	lsrs	r2, r3, #3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	3208      	adds	r2, #8
 8001f5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	f003 0307 	and.w	r3, r3, #7
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	220f      	movs	r2, #15
 8001f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f70:	43db      	mvns	r3, r3
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	4013      	ands	r3, r2
 8001f76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	691a      	ldr	r2, [r3, #16]
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	f003 0307 	and.w	r3, r3, #7
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	fa02 f303 	lsl.w	r3, r2, r3
 8001f88:	69ba      	ldr	r2, [r7, #24]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	08da      	lsrs	r2, r3, #3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	3208      	adds	r2, #8
 8001f96:	69b9      	ldr	r1, [r7, #24]
 8001f98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	2203      	movs	r2, #3
 8001fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fac:	43db      	mvns	r3, r3
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f003 0203 	and.w	r2, r3, #3
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	f000 80a2 	beq.w	8002122 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60fb      	str	r3, [r7, #12]
 8001fe2:	4b57      	ldr	r3, [pc, #348]	@ (8002140 <HAL_GPIO_Init+0x2e8>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe6:	4a56      	ldr	r2, [pc, #344]	@ (8002140 <HAL_GPIO_Init+0x2e8>)
 8001fe8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fec:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fee:	4b54      	ldr	r3, [pc, #336]	@ (8002140 <HAL_GPIO_Init+0x2e8>)
 8001ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ffa:	4a52      	ldr	r2, [pc, #328]	@ (8002144 <HAL_GPIO_Init+0x2ec>)
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	089b      	lsrs	r3, r3, #2
 8002000:	3302      	adds	r3, #2
 8002002:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002006:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	f003 0303 	and.w	r3, r3, #3
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	220f      	movs	r2, #15
 8002012:	fa02 f303 	lsl.w	r3, r2, r3
 8002016:	43db      	mvns	r3, r3
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	4013      	ands	r3, r2
 800201c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a49      	ldr	r2, [pc, #292]	@ (8002148 <HAL_GPIO_Init+0x2f0>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d019      	beq.n	800205a <HAL_GPIO_Init+0x202>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a48      	ldr	r2, [pc, #288]	@ (800214c <HAL_GPIO_Init+0x2f4>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d013      	beq.n	8002056 <HAL_GPIO_Init+0x1fe>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a47      	ldr	r2, [pc, #284]	@ (8002150 <HAL_GPIO_Init+0x2f8>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d00d      	beq.n	8002052 <HAL_GPIO_Init+0x1fa>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a46      	ldr	r2, [pc, #280]	@ (8002154 <HAL_GPIO_Init+0x2fc>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d007      	beq.n	800204e <HAL_GPIO_Init+0x1f6>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a45      	ldr	r2, [pc, #276]	@ (8002158 <HAL_GPIO_Init+0x300>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d101      	bne.n	800204a <HAL_GPIO_Init+0x1f2>
 8002046:	2304      	movs	r3, #4
 8002048:	e008      	b.n	800205c <HAL_GPIO_Init+0x204>
 800204a:	2307      	movs	r3, #7
 800204c:	e006      	b.n	800205c <HAL_GPIO_Init+0x204>
 800204e:	2303      	movs	r3, #3
 8002050:	e004      	b.n	800205c <HAL_GPIO_Init+0x204>
 8002052:	2302      	movs	r3, #2
 8002054:	e002      	b.n	800205c <HAL_GPIO_Init+0x204>
 8002056:	2301      	movs	r3, #1
 8002058:	e000      	b.n	800205c <HAL_GPIO_Init+0x204>
 800205a:	2300      	movs	r3, #0
 800205c:	69fa      	ldr	r2, [r7, #28]
 800205e:	f002 0203 	and.w	r2, r2, #3
 8002062:	0092      	lsls	r2, r2, #2
 8002064:	4093      	lsls	r3, r2
 8002066:	69ba      	ldr	r2, [r7, #24]
 8002068:	4313      	orrs	r3, r2
 800206a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800206c:	4935      	ldr	r1, [pc, #212]	@ (8002144 <HAL_GPIO_Init+0x2ec>)
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	089b      	lsrs	r3, r3, #2
 8002072:	3302      	adds	r3, #2
 8002074:	69ba      	ldr	r2, [r7, #24]
 8002076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800207a:	4b38      	ldr	r3, [pc, #224]	@ (800215c <HAL_GPIO_Init+0x304>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	43db      	mvns	r3, r3
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	4013      	ands	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d003      	beq.n	800209e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	4313      	orrs	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800209e:	4a2f      	ldr	r2, [pc, #188]	@ (800215c <HAL_GPIO_Init+0x304>)
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020a4:	4b2d      	ldr	r3, [pc, #180]	@ (800215c <HAL_GPIO_Init+0x304>)
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	43db      	mvns	r3, r3
 80020ae:	69ba      	ldr	r2, [r7, #24]
 80020b0:	4013      	ands	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d003      	beq.n	80020c8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020c8:	4a24      	ldr	r2, [pc, #144]	@ (800215c <HAL_GPIO_Init+0x304>)
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020ce:	4b23      	ldr	r3, [pc, #140]	@ (800215c <HAL_GPIO_Init+0x304>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	43db      	mvns	r3, r3
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	4013      	ands	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d003      	beq.n	80020f2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80020ea:	69ba      	ldr	r2, [r7, #24]
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020f2:	4a1a      	ldr	r2, [pc, #104]	@ (800215c <HAL_GPIO_Init+0x304>)
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020f8:	4b18      	ldr	r3, [pc, #96]	@ (800215c <HAL_GPIO_Init+0x304>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	43db      	mvns	r3, r3
 8002102:	69ba      	ldr	r2, [r7, #24]
 8002104:	4013      	ands	r3, r2
 8002106:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002110:	2b00      	cmp	r3, #0
 8002112:	d003      	beq.n	800211c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	4313      	orrs	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800211c:	4a0f      	ldr	r2, [pc, #60]	@ (800215c <HAL_GPIO_Init+0x304>)
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	3301      	adds	r3, #1
 8002126:	61fb      	str	r3, [r7, #28]
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	2b0f      	cmp	r3, #15
 800212c:	f67f aea2 	bls.w	8001e74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002130:	bf00      	nop
 8002132:	bf00      	nop
 8002134:	3724      	adds	r7, #36	@ 0x24
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	40023800 	.word	0x40023800
 8002144:	40013800 	.word	0x40013800
 8002148:	40020000 	.word	0x40020000
 800214c:	40020400 	.word	0x40020400
 8002150:	40020800 	.word	0x40020800
 8002154:	40020c00 	.word	0x40020c00
 8002158:	40021000 	.word	0x40021000
 800215c:	40013c00 	.word	0x40013c00

08002160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	460b      	mov	r3, r1
 800216a:	807b      	strh	r3, [r7, #2]
 800216c:	4613      	mov	r3, r2
 800216e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002170:	787b      	ldrb	r3, [r7, #1]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d003      	beq.n	800217e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002176:	887a      	ldrh	r2, [r7, #2]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800217c:	e003      	b.n	8002186 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800217e:	887b      	ldrh	r3, [r7, #2]
 8002180:	041a      	lsls	r2, r3, #16
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	619a      	str	r2, [r3, #24]
}
 8002186:	bf00      	nop
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
	...

08002194 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e267      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d075      	beq.n	800229e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80021b2:	4b88      	ldr	r3, [pc, #544]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	f003 030c 	and.w	r3, r3, #12
 80021ba:	2b04      	cmp	r3, #4
 80021bc:	d00c      	beq.n	80021d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021be:	4b85      	ldr	r3, [pc, #532]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80021c6:	2b08      	cmp	r3, #8
 80021c8:	d112      	bne.n	80021f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021ca:	4b82      	ldr	r3, [pc, #520]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021d6:	d10b      	bne.n	80021f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021d8:	4b7e      	ldr	r3, [pc, #504]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d05b      	beq.n	800229c <HAL_RCC_OscConfig+0x108>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d157      	bne.n	800229c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e242      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021f8:	d106      	bne.n	8002208 <HAL_RCC_OscConfig+0x74>
 80021fa:	4b76      	ldr	r3, [pc, #472]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a75      	ldr	r2, [pc, #468]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 8002200:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002204:	6013      	str	r3, [r2, #0]
 8002206:	e01d      	b.n	8002244 <HAL_RCC_OscConfig+0xb0>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002210:	d10c      	bne.n	800222c <HAL_RCC_OscConfig+0x98>
 8002212:	4b70      	ldr	r3, [pc, #448]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a6f      	ldr	r2, [pc, #444]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 8002218:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800221c:	6013      	str	r3, [r2, #0]
 800221e:	4b6d      	ldr	r3, [pc, #436]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a6c      	ldr	r2, [pc, #432]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 8002224:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002228:	6013      	str	r3, [r2, #0]
 800222a:	e00b      	b.n	8002244 <HAL_RCC_OscConfig+0xb0>
 800222c:	4b69      	ldr	r3, [pc, #420]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a68      	ldr	r2, [pc, #416]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 8002232:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002236:	6013      	str	r3, [r2, #0]
 8002238:	4b66      	ldr	r3, [pc, #408]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a65      	ldr	r2, [pc, #404]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 800223e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002242:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d013      	beq.n	8002274 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800224c:	f7ff f840 	bl	80012d0 <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002252:	e008      	b.n	8002266 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002254:	f7ff f83c 	bl	80012d0 <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b64      	cmp	r3, #100	@ 0x64
 8002260:	d901      	bls.n	8002266 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e207      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002266:	4b5b      	ldr	r3, [pc, #364]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d0f0      	beq.n	8002254 <HAL_RCC_OscConfig+0xc0>
 8002272:	e014      	b.n	800229e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002274:	f7ff f82c 	bl	80012d0 <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800227c:	f7ff f828 	bl	80012d0 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b64      	cmp	r3, #100	@ 0x64
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e1f3      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800228e:	4b51      	ldr	r3, [pc, #324]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1f0      	bne.n	800227c <HAL_RCC_OscConfig+0xe8>
 800229a:	e000      	b.n	800229e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800229c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d063      	beq.n	8002372 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80022aa:	4b4a      	ldr	r3, [pc, #296]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f003 030c 	and.w	r3, r3, #12
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d00b      	beq.n	80022ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022b6:	4b47      	ldr	r3, [pc, #284]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80022be:	2b08      	cmp	r3, #8
 80022c0:	d11c      	bne.n	80022fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022c2:	4b44      	ldr	r3, [pc, #272]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d116      	bne.n	80022fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ce:	4b41      	ldr	r3, [pc, #260]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d005      	beq.n	80022e6 <HAL_RCC_OscConfig+0x152>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d001      	beq.n	80022e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e1c7      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e6:	4b3b      	ldr	r3, [pc, #236]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	691b      	ldr	r3, [r3, #16]
 80022f2:	00db      	lsls	r3, r3, #3
 80022f4:	4937      	ldr	r1, [pc, #220]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 80022f6:	4313      	orrs	r3, r2
 80022f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022fa:	e03a      	b.n	8002372 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d020      	beq.n	8002346 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002304:	4b34      	ldr	r3, [pc, #208]	@ (80023d8 <HAL_RCC_OscConfig+0x244>)
 8002306:	2201      	movs	r2, #1
 8002308:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230a:	f7fe ffe1 	bl	80012d0 <HAL_GetTick>
 800230e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002310:	e008      	b.n	8002324 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002312:	f7fe ffdd 	bl	80012d0 <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	2b02      	cmp	r3, #2
 800231e:	d901      	bls.n	8002324 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e1a8      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002324:	4b2b      	ldr	r3, [pc, #172]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	2b00      	cmp	r3, #0
 800232e:	d0f0      	beq.n	8002312 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002330:	4b28      	ldr	r3, [pc, #160]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	00db      	lsls	r3, r3, #3
 800233e:	4925      	ldr	r1, [pc, #148]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 8002340:	4313      	orrs	r3, r2
 8002342:	600b      	str	r3, [r1, #0]
 8002344:	e015      	b.n	8002372 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002346:	4b24      	ldr	r3, [pc, #144]	@ (80023d8 <HAL_RCC_OscConfig+0x244>)
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800234c:	f7fe ffc0 	bl	80012d0 <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002354:	f7fe ffbc 	bl	80012d0 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b02      	cmp	r3, #2
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e187      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002366:	4b1b      	ldr	r3, [pc, #108]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1f0      	bne.n	8002354 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0308 	and.w	r3, r3, #8
 800237a:	2b00      	cmp	r3, #0
 800237c:	d036      	beq.n	80023ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	695b      	ldr	r3, [r3, #20]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d016      	beq.n	80023b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002386:	4b15      	ldr	r3, [pc, #84]	@ (80023dc <HAL_RCC_OscConfig+0x248>)
 8002388:	2201      	movs	r2, #1
 800238a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800238c:	f7fe ffa0 	bl	80012d0 <HAL_GetTick>
 8002390:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002392:	e008      	b.n	80023a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002394:	f7fe ff9c 	bl	80012d0 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e167      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023a6:	4b0b      	ldr	r3, [pc, #44]	@ (80023d4 <HAL_RCC_OscConfig+0x240>)
 80023a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d0f0      	beq.n	8002394 <HAL_RCC_OscConfig+0x200>
 80023b2:	e01b      	b.n	80023ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023b4:	4b09      	ldr	r3, [pc, #36]	@ (80023dc <HAL_RCC_OscConfig+0x248>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ba:	f7fe ff89 	bl	80012d0 <HAL_GetTick>
 80023be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023c0:	e00e      	b.n	80023e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023c2:	f7fe ff85 	bl	80012d0 <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d907      	bls.n	80023e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80023d0:	2303      	movs	r3, #3
 80023d2:	e150      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
 80023d4:	40023800 	.word	0x40023800
 80023d8:	42470000 	.word	0x42470000
 80023dc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023e0:	4b88      	ldr	r3, [pc, #544]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 80023e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023e4:	f003 0302 	and.w	r3, r3, #2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d1ea      	bne.n	80023c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0304 	and.w	r3, r3, #4
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	f000 8097 	beq.w	8002528 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023fa:	2300      	movs	r3, #0
 80023fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023fe:	4b81      	ldr	r3, [pc, #516]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 8002400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002402:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d10f      	bne.n	800242a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	60bb      	str	r3, [r7, #8]
 800240e:	4b7d      	ldr	r3, [pc, #500]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 8002410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002412:	4a7c      	ldr	r2, [pc, #496]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 8002414:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002418:	6413      	str	r3, [r2, #64]	@ 0x40
 800241a:	4b7a      	ldr	r3, [pc, #488]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 800241c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002422:	60bb      	str	r3, [r7, #8]
 8002424:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002426:	2301      	movs	r3, #1
 8002428:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800242a:	4b77      	ldr	r3, [pc, #476]	@ (8002608 <HAL_RCC_OscConfig+0x474>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002432:	2b00      	cmp	r3, #0
 8002434:	d118      	bne.n	8002468 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002436:	4b74      	ldr	r3, [pc, #464]	@ (8002608 <HAL_RCC_OscConfig+0x474>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a73      	ldr	r2, [pc, #460]	@ (8002608 <HAL_RCC_OscConfig+0x474>)
 800243c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002440:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002442:	f7fe ff45 	bl	80012d0 <HAL_GetTick>
 8002446:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002448:	e008      	b.n	800245c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800244a:	f7fe ff41 	bl	80012d0 <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	2b02      	cmp	r3, #2
 8002456:	d901      	bls.n	800245c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	e10c      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800245c:	4b6a      	ldr	r3, [pc, #424]	@ (8002608 <HAL_RCC_OscConfig+0x474>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002464:	2b00      	cmp	r3, #0
 8002466:	d0f0      	beq.n	800244a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d106      	bne.n	800247e <HAL_RCC_OscConfig+0x2ea>
 8002470:	4b64      	ldr	r3, [pc, #400]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 8002472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002474:	4a63      	ldr	r2, [pc, #396]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 8002476:	f043 0301 	orr.w	r3, r3, #1
 800247a:	6713      	str	r3, [r2, #112]	@ 0x70
 800247c:	e01c      	b.n	80024b8 <HAL_RCC_OscConfig+0x324>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	2b05      	cmp	r3, #5
 8002484:	d10c      	bne.n	80024a0 <HAL_RCC_OscConfig+0x30c>
 8002486:	4b5f      	ldr	r3, [pc, #380]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 8002488:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800248a:	4a5e      	ldr	r2, [pc, #376]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 800248c:	f043 0304 	orr.w	r3, r3, #4
 8002490:	6713      	str	r3, [r2, #112]	@ 0x70
 8002492:	4b5c      	ldr	r3, [pc, #368]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 8002494:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002496:	4a5b      	ldr	r2, [pc, #364]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 8002498:	f043 0301 	orr.w	r3, r3, #1
 800249c:	6713      	str	r3, [r2, #112]	@ 0x70
 800249e:	e00b      	b.n	80024b8 <HAL_RCC_OscConfig+0x324>
 80024a0:	4b58      	ldr	r3, [pc, #352]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 80024a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024a4:	4a57      	ldr	r2, [pc, #348]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 80024a6:	f023 0301 	bic.w	r3, r3, #1
 80024aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80024ac:	4b55      	ldr	r3, [pc, #340]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 80024ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024b0:	4a54      	ldr	r2, [pc, #336]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 80024b2:	f023 0304 	bic.w	r3, r3, #4
 80024b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d015      	beq.n	80024ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024c0:	f7fe ff06 	bl	80012d0 <HAL_GetTick>
 80024c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024c6:	e00a      	b.n	80024de <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024c8:	f7fe ff02 	bl	80012d0 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d901      	bls.n	80024de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e0cb      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024de:	4b49      	ldr	r3, [pc, #292]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 80024e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d0ee      	beq.n	80024c8 <HAL_RCC_OscConfig+0x334>
 80024ea:	e014      	b.n	8002516 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ec:	f7fe fef0 	bl	80012d0 <HAL_GetTick>
 80024f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024f2:	e00a      	b.n	800250a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024f4:	f7fe feec 	bl	80012d0 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002502:	4293      	cmp	r3, r2
 8002504:	d901      	bls.n	800250a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e0b5      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800250a:	4b3e      	ldr	r3, [pc, #248]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 800250c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1ee      	bne.n	80024f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002516:	7dfb      	ldrb	r3, [r7, #23]
 8002518:	2b01      	cmp	r3, #1
 800251a:	d105      	bne.n	8002528 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800251c:	4b39      	ldr	r3, [pc, #228]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 800251e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002520:	4a38      	ldr	r2, [pc, #224]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 8002522:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002526:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	2b00      	cmp	r3, #0
 800252e:	f000 80a1 	beq.w	8002674 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002532:	4b34      	ldr	r3, [pc, #208]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 030c 	and.w	r3, r3, #12
 800253a:	2b08      	cmp	r3, #8
 800253c:	d05c      	beq.n	80025f8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	699b      	ldr	r3, [r3, #24]
 8002542:	2b02      	cmp	r3, #2
 8002544:	d141      	bne.n	80025ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002546:	4b31      	ldr	r3, [pc, #196]	@ (800260c <HAL_RCC_OscConfig+0x478>)
 8002548:	2200      	movs	r2, #0
 800254a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800254c:	f7fe fec0 	bl	80012d0 <HAL_GetTick>
 8002550:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002552:	e008      	b.n	8002566 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002554:	f7fe febc 	bl	80012d0 <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	2b02      	cmp	r3, #2
 8002560:	d901      	bls.n	8002566 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002562:	2303      	movs	r3, #3
 8002564:	e087      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002566:	4b27      	ldr	r3, [pc, #156]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d1f0      	bne.n	8002554 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	69da      	ldr	r2, [r3, #28]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6a1b      	ldr	r3, [r3, #32]
 800257a:	431a      	orrs	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002580:	019b      	lsls	r3, r3, #6
 8002582:	431a      	orrs	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002588:	085b      	lsrs	r3, r3, #1
 800258a:	3b01      	subs	r3, #1
 800258c:	041b      	lsls	r3, r3, #16
 800258e:	431a      	orrs	r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002594:	061b      	lsls	r3, r3, #24
 8002596:	491b      	ldr	r1, [pc, #108]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 8002598:	4313      	orrs	r3, r2
 800259a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800259c:	4b1b      	ldr	r3, [pc, #108]	@ (800260c <HAL_RCC_OscConfig+0x478>)
 800259e:	2201      	movs	r2, #1
 80025a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a2:	f7fe fe95 	bl	80012d0 <HAL_GetTick>
 80025a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025a8:	e008      	b.n	80025bc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025aa:	f7fe fe91 	bl	80012d0 <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d901      	bls.n	80025bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e05c      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025bc:	4b11      	ldr	r3, [pc, #68]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d0f0      	beq.n	80025aa <HAL_RCC_OscConfig+0x416>
 80025c8:	e054      	b.n	8002674 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025ca:	4b10      	ldr	r3, [pc, #64]	@ (800260c <HAL_RCC_OscConfig+0x478>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d0:	f7fe fe7e 	bl	80012d0 <HAL_GetTick>
 80025d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025d6:	e008      	b.n	80025ea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025d8:	f7fe fe7a 	bl	80012d0 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e045      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025ea:	4b06      	ldr	r3, [pc, #24]	@ (8002604 <HAL_RCC_OscConfig+0x470>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d1f0      	bne.n	80025d8 <HAL_RCC_OscConfig+0x444>
 80025f6:	e03d      	b.n	8002674 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d107      	bne.n	8002610 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e038      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
 8002604:	40023800 	.word	0x40023800
 8002608:	40007000 	.word	0x40007000
 800260c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002610:	4b1b      	ldr	r3, [pc, #108]	@ (8002680 <HAL_RCC_OscConfig+0x4ec>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d028      	beq.n	8002670 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002628:	429a      	cmp	r2, r3
 800262a:	d121      	bne.n	8002670 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002636:	429a      	cmp	r2, r3
 8002638:	d11a      	bne.n	8002670 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800263a:	68fa      	ldr	r2, [r7, #12]
 800263c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002640:	4013      	ands	r3, r2
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002646:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002648:	4293      	cmp	r3, r2
 800264a:	d111      	bne.n	8002670 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002656:	085b      	lsrs	r3, r3, #1
 8002658:	3b01      	subs	r3, #1
 800265a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800265c:	429a      	cmp	r2, r3
 800265e:	d107      	bne.n	8002670 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800266a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800266c:	429a      	cmp	r2, r3
 800266e:	d001      	beq.n	8002674 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e000      	b.n	8002676 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3718      	adds	r7, #24
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	40023800 	.word	0x40023800

08002684 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d101      	bne.n	8002698 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e0cc      	b.n	8002832 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002698:	4b68      	ldr	r3, [pc, #416]	@ (800283c <HAL_RCC_ClockConfig+0x1b8>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0307 	and.w	r3, r3, #7
 80026a0:	683a      	ldr	r2, [r7, #0]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d90c      	bls.n	80026c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026a6:	4b65      	ldr	r3, [pc, #404]	@ (800283c <HAL_RCC_ClockConfig+0x1b8>)
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	b2d2      	uxtb	r2, r2
 80026ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ae:	4b63      	ldr	r3, [pc, #396]	@ (800283c <HAL_RCC_ClockConfig+0x1b8>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0307 	and.w	r3, r3, #7
 80026b6:	683a      	ldr	r2, [r7, #0]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d001      	beq.n	80026c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e0b8      	b.n	8002832 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0302 	and.w	r3, r3, #2
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d020      	beq.n	800270e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0304 	and.w	r3, r3, #4
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d005      	beq.n	80026e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026d8:	4b59      	ldr	r3, [pc, #356]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	4a58      	ldr	r2, [pc, #352]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 80026de:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80026e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0308 	and.w	r3, r3, #8
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d005      	beq.n	80026fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026f0:	4b53      	ldr	r3, [pc, #332]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	4a52      	ldr	r2, [pc, #328]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 80026f6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80026fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026fc:	4b50      	ldr	r3, [pc, #320]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	494d      	ldr	r1, [pc, #308]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 800270a:	4313      	orrs	r3, r2
 800270c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	2b00      	cmp	r3, #0
 8002718:	d044      	beq.n	80027a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d107      	bne.n	8002732 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002722:	4b47      	ldr	r3, [pc, #284]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d119      	bne.n	8002762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e07f      	b.n	8002832 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	2b02      	cmp	r3, #2
 8002738:	d003      	beq.n	8002742 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800273e:	2b03      	cmp	r3, #3
 8002740:	d107      	bne.n	8002752 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002742:	4b3f      	ldr	r3, [pc, #252]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d109      	bne.n	8002762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e06f      	b.n	8002832 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002752:	4b3b      	ldr	r3, [pc, #236]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0302 	and.w	r3, r3, #2
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e067      	b.n	8002832 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002762:	4b37      	ldr	r3, [pc, #220]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f023 0203 	bic.w	r2, r3, #3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	4934      	ldr	r1, [pc, #208]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 8002770:	4313      	orrs	r3, r2
 8002772:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002774:	f7fe fdac 	bl	80012d0 <HAL_GetTick>
 8002778:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800277a:	e00a      	b.n	8002792 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800277c:	f7fe fda8 	bl	80012d0 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800278a:	4293      	cmp	r3, r2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e04f      	b.n	8002832 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002792:	4b2b      	ldr	r3, [pc, #172]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	f003 020c 	and.w	r2, r3, #12
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d1eb      	bne.n	800277c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027a4:	4b25      	ldr	r3, [pc, #148]	@ (800283c <HAL_RCC_ClockConfig+0x1b8>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0307 	and.w	r3, r3, #7
 80027ac:	683a      	ldr	r2, [r7, #0]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d20c      	bcs.n	80027cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b2:	4b22      	ldr	r3, [pc, #136]	@ (800283c <HAL_RCC_ClockConfig+0x1b8>)
 80027b4:	683a      	ldr	r2, [r7, #0]
 80027b6:	b2d2      	uxtb	r2, r2
 80027b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ba:	4b20      	ldr	r3, [pc, #128]	@ (800283c <HAL_RCC_ClockConfig+0x1b8>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0307 	and.w	r3, r3, #7
 80027c2:	683a      	ldr	r2, [r7, #0]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d001      	beq.n	80027cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e032      	b.n	8002832 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0304 	and.w	r3, r3, #4
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d008      	beq.n	80027ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027d8:	4b19      	ldr	r3, [pc, #100]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	4916      	ldr	r1, [pc, #88]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 80027e6:	4313      	orrs	r3, r2
 80027e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0308 	and.w	r3, r3, #8
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d009      	beq.n	800280a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027f6:	4b12      	ldr	r3, [pc, #72]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	691b      	ldr	r3, [r3, #16]
 8002802:	00db      	lsls	r3, r3, #3
 8002804:	490e      	ldr	r1, [pc, #56]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 8002806:	4313      	orrs	r3, r2
 8002808:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800280a:	f000 f821 	bl	8002850 <HAL_RCC_GetSysClockFreq>
 800280e:	4602      	mov	r2, r0
 8002810:	4b0b      	ldr	r3, [pc, #44]	@ (8002840 <HAL_RCC_ClockConfig+0x1bc>)
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	091b      	lsrs	r3, r3, #4
 8002816:	f003 030f 	and.w	r3, r3, #15
 800281a:	490a      	ldr	r1, [pc, #40]	@ (8002844 <HAL_RCC_ClockConfig+0x1c0>)
 800281c:	5ccb      	ldrb	r3, [r1, r3]
 800281e:	fa22 f303 	lsr.w	r3, r2, r3
 8002822:	4a09      	ldr	r2, [pc, #36]	@ (8002848 <HAL_RCC_ClockConfig+0x1c4>)
 8002824:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002826:	4b09      	ldr	r3, [pc, #36]	@ (800284c <HAL_RCC_ClockConfig+0x1c8>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4618      	mov	r0, r3
 800282c:	f7fe fd0c 	bl	8001248 <HAL_InitTick>

  return HAL_OK;
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	3710      	adds	r7, #16
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	40023c00 	.word	0x40023c00
 8002840:	40023800 	.word	0x40023800
 8002844:	08004e2c 	.word	0x08004e2c
 8002848:	20000000 	.word	0x20000000
 800284c:	20000004 	.word	0x20000004

08002850 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002850:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002854:	b090      	sub	sp, #64	@ 0x40
 8002856:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002858:	2300      	movs	r3, #0
 800285a:	637b      	str	r3, [r7, #52]	@ 0x34
 800285c:	2300      	movs	r3, #0
 800285e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002860:	2300      	movs	r3, #0
 8002862:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002864:	2300      	movs	r3, #0
 8002866:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002868:	4b59      	ldr	r3, [pc, #356]	@ (80029d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	f003 030c 	and.w	r3, r3, #12
 8002870:	2b08      	cmp	r3, #8
 8002872:	d00d      	beq.n	8002890 <HAL_RCC_GetSysClockFreq+0x40>
 8002874:	2b08      	cmp	r3, #8
 8002876:	f200 80a1 	bhi.w	80029bc <HAL_RCC_GetSysClockFreq+0x16c>
 800287a:	2b00      	cmp	r3, #0
 800287c:	d002      	beq.n	8002884 <HAL_RCC_GetSysClockFreq+0x34>
 800287e:	2b04      	cmp	r3, #4
 8002880:	d003      	beq.n	800288a <HAL_RCC_GetSysClockFreq+0x3a>
 8002882:	e09b      	b.n	80029bc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002884:	4b53      	ldr	r3, [pc, #332]	@ (80029d4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002886:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8002888:	e09b      	b.n	80029c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800288a:	4b53      	ldr	r3, [pc, #332]	@ (80029d8 <HAL_RCC_GetSysClockFreq+0x188>)
 800288c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800288e:	e098      	b.n	80029c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002890:	4b4f      	ldr	r3, [pc, #316]	@ (80029d0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002898:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800289a:	4b4d      	ldr	r3, [pc, #308]	@ (80029d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d028      	beq.n	80028f8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028a6:	4b4a      	ldr	r3, [pc, #296]	@ (80029d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	099b      	lsrs	r3, r3, #6
 80028ac:	2200      	movs	r2, #0
 80028ae:	623b      	str	r3, [r7, #32]
 80028b0:	627a      	str	r2, [r7, #36]	@ 0x24
 80028b2:	6a3b      	ldr	r3, [r7, #32]
 80028b4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80028b8:	2100      	movs	r1, #0
 80028ba:	4b47      	ldr	r3, [pc, #284]	@ (80029d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80028bc:	fb03 f201 	mul.w	r2, r3, r1
 80028c0:	2300      	movs	r3, #0
 80028c2:	fb00 f303 	mul.w	r3, r0, r3
 80028c6:	4413      	add	r3, r2
 80028c8:	4a43      	ldr	r2, [pc, #268]	@ (80029d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80028ca:	fba0 1202 	umull	r1, r2, r0, r2
 80028ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80028d0:	460a      	mov	r2, r1
 80028d2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80028d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028d6:	4413      	add	r3, r2
 80028d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028dc:	2200      	movs	r2, #0
 80028de:	61bb      	str	r3, [r7, #24]
 80028e0:	61fa      	str	r2, [r7, #28]
 80028e2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028e6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80028ea:	f7fd fcd1 	bl	8000290 <__aeabi_uldivmod>
 80028ee:	4602      	mov	r2, r0
 80028f0:	460b      	mov	r3, r1
 80028f2:	4613      	mov	r3, r2
 80028f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028f6:	e053      	b.n	80029a0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028f8:	4b35      	ldr	r3, [pc, #212]	@ (80029d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	099b      	lsrs	r3, r3, #6
 80028fe:	2200      	movs	r2, #0
 8002900:	613b      	str	r3, [r7, #16]
 8002902:	617a      	str	r2, [r7, #20]
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800290a:	f04f 0b00 	mov.w	fp, #0
 800290e:	4652      	mov	r2, sl
 8002910:	465b      	mov	r3, fp
 8002912:	f04f 0000 	mov.w	r0, #0
 8002916:	f04f 0100 	mov.w	r1, #0
 800291a:	0159      	lsls	r1, r3, #5
 800291c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002920:	0150      	lsls	r0, r2, #5
 8002922:	4602      	mov	r2, r0
 8002924:	460b      	mov	r3, r1
 8002926:	ebb2 080a 	subs.w	r8, r2, sl
 800292a:	eb63 090b 	sbc.w	r9, r3, fp
 800292e:	f04f 0200 	mov.w	r2, #0
 8002932:	f04f 0300 	mov.w	r3, #0
 8002936:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800293a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800293e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002942:	ebb2 0408 	subs.w	r4, r2, r8
 8002946:	eb63 0509 	sbc.w	r5, r3, r9
 800294a:	f04f 0200 	mov.w	r2, #0
 800294e:	f04f 0300 	mov.w	r3, #0
 8002952:	00eb      	lsls	r3, r5, #3
 8002954:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002958:	00e2      	lsls	r2, r4, #3
 800295a:	4614      	mov	r4, r2
 800295c:	461d      	mov	r5, r3
 800295e:	eb14 030a 	adds.w	r3, r4, sl
 8002962:	603b      	str	r3, [r7, #0]
 8002964:	eb45 030b 	adc.w	r3, r5, fp
 8002968:	607b      	str	r3, [r7, #4]
 800296a:	f04f 0200 	mov.w	r2, #0
 800296e:	f04f 0300 	mov.w	r3, #0
 8002972:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002976:	4629      	mov	r1, r5
 8002978:	028b      	lsls	r3, r1, #10
 800297a:	4621      	mov	r1, r4
 800297c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002980:	4621      	mov	r1, r4
 8002982:	028a      	lsls	r2, r1, #10
 8002984:	4610      	mov	r0, r2
 8002986:	4619      	mov	r1, r3
 8002988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800298a:	2200      	movs	r2, #0
 800298c:	60bb      	str	r3, [r7, #8]
 800298e:	60fa      	str	r2, [r7, #12]
 8002990:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002994:	f7fd fc7c 	bl	8000290 <__aeabi_uldivmod>
 8002998:	4602      	mov	r2, r0
 800299a:	460b      	mov	r3, r1
 800299c:	4613      	mov	r3, r2
 800299e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80029a0:	4b0b      	ldr	r3, [pc, #44]	@ (80029d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	0c1b      	lsrs	r3, r3, #16
 80029a6:	f003 0303 	and.w	r3, r3, #3
 80029aa:	3301      	adds	r3, #1
 80029ac:	005b      	lsls	r3, r3, #1
 80029ae:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80029b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80029b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80029ba:	e002      	b.n	80029c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80029bc:	4b05      	ldr	r3, [pc, #20]	@ (80029d4 <HAL_RCC_GetSysClockFreq+0x184>)
 80029be:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80029c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3740      	adds	r7, #64	@ 0x40
 80029c8:	46bd      	mov	sp, r7
 80029ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029ce:	bf00      	nop
 80029d0:	40023800 	.word	0x40023800
 80029d4:	00f42400 	.word	0x00f42400
 80029d8:	017d7840 	.word	0x017d7840

080029dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d101      	bne.n	80029ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e041      	b.n	8002a72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d106      	bne.n	8002a08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f7fe faba 	bl	8000f7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2202      	movs	r2, #2
 8002a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	3304      	adds	r3, #4
 8002a18:	4619      	mov	r1, r3
 8002a1a:	4610      	mov	r0, r2
 8002a1c:	f000 fc46 	bl	80032ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
	...

08002a7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b085      	sub	sp, #20
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d001      	beq.n	8002a94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e044      	b.n	8002b1e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2202      	movs	r2, #2
 8002a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68da      	ldr	r2, [r3, #12]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f042 0201 	orr.w	r2, r2, #1
 8002aaa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a1e      	ldr	r2, [pc, #120]	@ (8002b2c <HAL_TIM_Base_Start_IT+0xb0>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d018      	beq.n	8002ae8 <HAL_TIM_Base_Start_IT+0x6c>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002abe:	d013      	beq.n	8002ae8 <HAL_TIM_Base_Start_IT+0x6c>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a1a      	ldr	r2, [pc, #104]	@ (8002b30 <HAL_TIM_Base_Start_IT+0xb4>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d00e      	beq.n	8002ae8 <HAL_TIM_Base_Start_IT+0x6c>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a19      	ldr	r2, [pc, #100]	@ (8002b34 <HAL_TIM_Base_Start_IT+0xb8>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d009      	beq.n	8002ae8 <HAL_TIM_Base_Start_IT+0x6c>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a17      	ldr	r2, [pc, #92]	@ (8002b38 <HAL_TIM_Base_Start_IT+0xbc>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d004      	beq.n	8002ae8 <HAL_TIM_Base_Start_IT+0x6c>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a16      	ldr	r2, [pc, #88]	@ (8002b3c <HAL_TIM_Base_Start_IT+0xc0>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d111      	bne.n	8002b0c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 0307 	and.w	r3, r3, #7
 8002af2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2b06      	cmp	r3, #6
 8002af8:	d010      	beq.n	8002b1c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f042 0201 	orr.w	r2, r2, #1
 8002b08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b0a:	e007      	b.n	8002b1c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f042 0201 	orr.w	r2, r2, #1
 8002b1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3714      	adds	r7, #20
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	40010000 	.word	0x40010000
 8002b30:	40000400 	.word	0x40000400
 8002b34:	40000800 	.word	0x40000800
 8002b38:	40000c00 	.word	0x40000c00
 8002b3c:	40014000 	.word	0x40014000

08002b40 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d109      	bne.n	8002b64 <HAL_TIM_OC_Start+0x24>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	bf14      	ite	ne
 8002b5c:	2301      	movne	r3, #1
 8002b5e:	2300      	moveq	r3, #0
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	e022      	b.n	8002baa <HAL_TIM_OC_Start+0x6a>
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	2b04      	cmp	r3, #4
 8002b68:	d109      	bne.n	8002b7e <HAL_TIM_OC_Start+0x3e>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	bf14      	ite	ne
 8002b76:	2301      	movne	r3, #1
 8002b78:	2300      	moveq	r3, #0
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	e015      	b.n	8002baa <HAL_TIM_OC_Start+0x6a>
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	2b08      	cmp	r3, #8
 8002b82:	d109      	bne.n	8002b98 <HAL_TIM_OC_Start+0x58>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	bf14      	ite	ne
 8002b90:	2301      	movne	r3, #1
 8002b92:	2300      	moveq	r3, #0
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	e008      	b.n	8002baa <HAL_TIM_OC_Start+0x6a>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	bf14      	ite	ne
 8002ba4:	2301      	movne	r3, #1
 8002ba6:	2300      	moveq	r3, #0
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e068      	b.n	8002c84 <HAL_TIM_OC_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d104      	bne.n	8002bc2 <HAL_TIM_OC_Start+0x82>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2202      	movs	r2, #2
 8002bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002bc0:	e013      	b.n	8002bea <HAL_TIM_OC_Start+0xaa>
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	2b04      	cmp	r3, #4
 8002bc6:	d104      	bne.n	8002bd2 <HAL_TIM_OC_Start+0x92>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2202      	movs	r2, #2
 8002bcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002bd0:	e00b      	b.n	8002bea <HAL_TIM_OC_Start+0xaa>
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	2b08      	cmp	r3, #8
 8002bd6:	d104      	bne.n	8002be2 <HAL_TIM_OC_Start+0xa2>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2202      	movs	r2, #2
 8002bdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002be0:	e003      	b.n	8002bea <HAL_TIM_OC_Start+0xaa>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2202      	movs	r2, #2
 8002be6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	6839      	ldr	r1, [r7, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f000 fe0c 	bl	8003810 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a23      	ldr	r2, [pc, #140]	@ (8002c8c <HAL_TIM_OC_Start+0x14c>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d107      	bne.n	8002c12 <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c10:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a1d      	ldr	r2, [pc, #116]	@ (8002c8c <HAL_TIM_OC_Start+0x14c>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d018      	beq.n	8002c4e <HAL_TIM_OC_Start+0x10e>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c24:	d013      	beq.n	8002c4e <HAL_TIM_OC_Start+0x10e>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a19      	ldr	r2, [pc, #100]	@ (8002c90 <HAL_TIM_OC_Start+0x150>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d00e      	beq.n	8002c4e <HAL_TIM_OC_Start+0x10e>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a17      	ldr	r2, [pc, #92]	@ (8002c94 <HAL_TIM_OC_Start+0x154>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d009      	beq.n	8002c4e <HAL_TIM_OC_Start+0x10e>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a16      	ldr	r2, [pc, #88]	@ (8002c98 <HAL_TIM_OC_Start+0x158>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d004      	beq.n	8002c4e <HAL_TIM_OC_Start+0x10e>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a14      	ldr	r2, [pc, #80]	@ (8002c9c <HAL_TIM_OC_Start+0x15c>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d111      	bne.n	8002c72 <HAL_TIM_OC_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	f003 0307 	and.w	r3, r3, #7
 8002c58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2b06      	cmp	r3, #6
 8002c5e:	d010      	beq.n	8002c82 <HAL_TIM_OC_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f042 0201 	orr.w	r2, r2, #1
 8002c6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c70:	e007      	b.n	8002c82 <HAL_TIM_OC_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f042 0201 	orr.w	r2, r2, #1
 8002c80:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3710      	adds	r7, #16
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40010000 	.word	0x40010000
 8002c90:	40000400 	.word	0x40000400
 8002c94:	40000800 	.word	0x40000800
 8002c98:	40000c00 	.word	0x40000c00
 8002c9c:	40014000 	.word	0x40014000

08002ca0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e041      	b.n	8002d36 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d106      	bne.n	8002ccc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 f839 	bl	8002d3e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2202      	movs	r2, #2
 8002cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	3304      	adds	r3, #4
 8002cdc:	4619      	mov	r1, r3
 8002cde:	4610      	mov	r0, r2
 8002ce0:	f000 fae4 	bl	80032ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002d3e:	b480      	push	{r7}
 8002d40:	b083      	sub	sp, #12
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002d46:	bf00      	nop
 8002d48:	370c      	adds	r7, #12
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr

08002d52 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b084      	sub	sp, #16
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	f003 0302 	and.w	r3, r3, #2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d020      	beq.n	8002db6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d01b      	beq.n	8002db6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f06f 0202 	mvn.w	r2, #2
 8002d86:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	699b      	ldr	r3, [r3, #24]
 8002d94:	f003 0303 	and.w	r3, r3, #3
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d003      	beq.n	8002da4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f000 fa66 	bl	800326e <HAL_TIM_IC_CaptureCallback>
 8002da2:	e005      	b.n	8002db0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f000 fa58 	bl	800325a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 fa69 	bl	8003282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	f003 0304 	and.w	r3, r3, #4
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d020      	beq.n	8002e02 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f003 0304 	and.w	r3, r3, #4
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d01b      	beq.n	8002e02 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f06f 0204 	mvn.w	r2, #4
 8002dd2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d003      	beq.n	8002df0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 fa40 	bl	800326e <HAL_TIM_IC_CaptureCallback>
 8002dee:	e005      	b.n	8002dfc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f000 fa32 	bl	800325a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 fa43 	bl	8003282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	f003 0308 	and.w	r3, r3, #8
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d020      	beq.n	8002e4e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f003 0308 	and.w	r3, r3, #8
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d01b      	beq.n	8002e4e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f06f 0208 	mvn.w	r2, #8
 8002e1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2204      	movs	r2, #4
 8002e24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	69db      	ldr	r3, [r3, #28]
 8002e2c:	f003 0303 	and.w	r3, r3, #3
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d003      	beq.n	8002e3c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f000 fa1a 	bl	800326e <HAL_TIM_IC_CaptureCallback>
 8002e3a:	e005      	b.n	8002e48 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f000 fa0c 	bl	800325a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 fa1d 	bl	8003282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	f003 0310 	and.w	r3, r3, #16
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d020      	beq.n	8002e9a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f003 0310 	and.w	r3, r3, #16
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d01b      	beq.n	8002e9a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f06f 0210 	mvn.w	r2, #16
 8002e6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2208      	movs	r2, #8
 8002e70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	69db      	ldr	r3, [r3, #28]
 8002e78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d003      	beq.n	8002e88 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f000 f9f4 	bl	800326e <HAL_TIM_IC_CaptureCallback>
 8002e86:	e005      	b.n	8002e94 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f000 f9e6 	bl	800325a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 f9f7 	bl	8003282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	f003 0301 	and.w	r3, r3, #1
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00c      	beq.n	8002ebe <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d007      	beq.n	8002ebe <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f06f 0201 	mvn.w	r2, #1
 8002eb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f000 f9c4 	bl	8003246 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d00c      	beq.n	8002ee2 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d007      	beq.n	8002ee2 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002eda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f000 fd35 	bl	800394c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00c      	beq.n	8002f06 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d007      	beq.n	8002f06 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002efe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 f9c8 	bl	8003296 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	f003 0320 	and.w	r3, r3, #32
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d00c      	beq.n	8002f2a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f003 0320 	and.w	r3, r3, #32
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d007      	beq.n	8002f2a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f06f 0220 	mvn.w	r2, #32
 8002f22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f000 fd07 	bl	8003938 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f2a:	bf00      	nop
 8002f2c:	3710      	adds	r7, #16
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
	...

08002f34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b086      	sub	sp, #24
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f40:	2300      	movs	r3, #0
 8002f42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d101      	bne.n	8002f52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002f4e:	2302      	movs	r3, #2
 8002f50:	e0ae      	b.n	80030b0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2201      	movs	r2, #1
 8002f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2b0c      	cmp	r3, #12
 8002f5e:	f200 809f 	bhi.w	80030a0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002f62:	a201      	add	r2, pc, #4	@ (adr r2, 8002f68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f68:	08002f9d 	.word	0x08002f9d
 8002f6c:	080030a1 	.word	0x080030a1
 8002f70:	080030a1 	.word	0x080030a1
 8002f74:	080030a1 	.word	0x080030a1
 8002f78:	08002fdd 	.word	0x08002fdd
 8002f7c:	080030a1 	.word	0x080030a1
 8002f80:	080030a1 	.word	0x080030a1
 8002f84:	080030a1 	.word	0x080030a1
 8002f88:	0800301f 	.word	0x0800301f
 8002f8c:	080030a1 	.word	0x080030a1
 8002f90:	080030a1 	.word	0x080030a1
 8002f94:	080030a1 	.word	0x080030a1
 8002f98:	0800305f 	.word	0x0800305f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68b9      	ldr	r1, [r7, #8]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f000 fa0e 	bl	80033c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	699a      	ldr	r2, [r3, #24]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f042 0208 	orr.w	r2, r2, #8
 8002fb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	699a      	ldr	r2, [r3, #24]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f022 0204 	bic.w	r2, r2, #4
 8002fc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6999      	ldr	r1, [r3, #24]
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	691a      	ldr	r2, [r3, #16]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	619a      	str	r2, [r3, #24]
      break;
 8002fda:	e064      	b.n	80030a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	68b9      	ldr	r1, [r7, #8]
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f000 fa54 	bl	8003490 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	699a      	ldr	r2, [r3, #24]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ff6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	699a      	ldr	r2, [r3, #24]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003006:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	6999      	ldr	r1, [r3, #24]
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	691b      	ldr	r3, [r3, #16]
 8003012:	021a      	lsls	r2, r3, #8
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	430a      	orrs	r2, r1
 800301a:	619a      	str	r2, [r3, #24]
      break;
 800301c:	e043      	b.n	80030a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	68b9      	ldr	r1, [r7, #8]
 8003024:	4618      	mov	r0, r3
 8003026:	f000 fa9f 	bl	8003568 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	69da      	ldr	r2, [r3, #28]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f042 0208 	orr.w	r2, r2, #8
 8003038:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	69da      	ldr	r2, [r3, #28]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f022 0204 	bic.w	r2, r2, #4
 8003048:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	69d9      	ldr	r1, [r3, #28]
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	691a      	ldr	r2, [r3, #16]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	430a      	orrs	r2, r1
 800305a:	61da      	str	r2, [r3, #28]
      break;
 800305c:	e023      	b.n	80030a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	68b9      	ldr	r1, [r7, #8]
 8003064:	4618      	mov	r0, r3
 8003066:	f000 fae9 	bl	800363c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	69da      	ldr	r2, [r3, #28]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003078:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	69da      	ldr	r2, [r3, #28]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003088:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	69d9      	ldr	r1, [r3, #28]
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	021a      	lsls	r2, r3, #8
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	430a      	orrs	r2, r1
 800309c:	61da      	str	r2, [r3, #28]
      break;
 800309e:	e002      	b.n	80030a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	75fb      	strb	r3, [r7, #23]
      break;
 80030a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80030ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3718      	adds	r7, #24
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030c2:	2300      	movs	r3, #0
 80030c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d101      	bne.n	80030d4 <HAL_TIM_ConfigClockSource+0x1c>
 80030d0:	2302      	movs	r3, #2
 80030d2:	e0b4      	b.n	800323e <HAL_TIM_ConfigClockSource+0x186>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2202      	movs	r2, #2
 80030e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80030f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80030fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	68ba      	ldr	r2, [r7, #8]
 8003102:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800310c:	d03e      	beq.n	800318c <HAL_TIM_ConfigClockSource+0xd4>
 800310e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003112:	f200 8087 	bhi.w	8003224 <HAL_TIM_ConfigClockSource+0x16c>
 8003116:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800311a:	f000 8086 	beq.w	800322a <HAL_TIM_ConfigClockSource+0x172>
 800311e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003122:	d87f      	bhi.n	8003224 <HAL_TIM_ConfigClockSource+0x16c>
 8003124:	2b70      	cmp	r3, #112	@ 0x70
 8003126:	d01a      	beq.n	800315e <HAL_TIM_ConfigClockSource+0xa6>
 8003128:	2b70      	cmp	r3, #112	@ 0x70
 800312a:	d87b      	bhi.n	8003224 <HAL_TIM_ConfigClockSource+0x16c>
 800312c:	2b60      	cmp	r3, #96	@ 0x60
 800312e:	d050      	beq.n	80031d2 <HAL_TIM_ConfigClockSource+0x11a>
 8003130:	2b60      	cmp	r3, #96	@ 0x60
 8003132:	d877      	bhi.n	8003224 <HAL_TIM_ConfigClockSource+0x16c>
 8003134:	2b50      	cmp	r3, #80	@ 0x50
 8003136:	d03c      	beq.n	80031b2 <HAL_TIM_ConfigClockSource+0xfa>
 8003138:	2b50      	cmp	r3, #80	@ 0x50
 800313a:	d873      	bhi.n	8003224 <HAL_TIM_ConfigClockSource+0x16c>
 800313c:	2b40      	cmp	r3, #64	@ 0x40
 800313e:	d058      	beq.n	80031f2 <HAL_TIM_ConfigClockSource+0x13a>
 8003140:	2b40      	cmp	r3, #64	@ 0x40
 8003142:	d86f      	bhi.n	8003224 <HAL_TIM_ConfigClockSource+0x16c>
 8003144:	2b30      	cmp	r3, #48	@ 0x30
 8003146:	d064      	beq.n	8003212 <HAL_TIM_ConfigClockSource+0x15a>
 8003148:	2b30      	cmp	r3, #48	@ 0x30
 800314a:	d86b      	bhi.n	8003224 <HAL_TIM_ConfigClockSource+0x16c>
 800314c:	2b20      	cmp	r3, #32
 800314e:	d060      	beq.n	8003212 <HAL_TIM_ConfigClockSource+0x15a>
 8003150:	2b20      	cmp	r3, #32
 8003152:	d867      	bhi.n	8003224 <HAL_TIM_ConfigClockSource+0x16c>
 8003154:	2b00      	cmp	r3, #0
 8003156:	d05c      	beq.n	8003212 <HAL_TIM_ConfigClockSource+0x15a>
 8003158:	2b10      	cmp	r3, #16
 800315a:	d05a      	beq.n	8003212 <HAL_TIM_ConfigClockSource+0x15a>
 800315c:	e062      	b.n	8003224 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800316e:	f000 fb2f 	bl	80037d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003180:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	68ba      	ldr	r2, [r7, #8]
 8003188:	609a      	str	r2, [r3, #8]
      break;
 800318a:	e04f      	b.n	800322c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800319c:	f000 fb18 	bl	80037d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	689a      	ldr	r2, [r3, #8]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031ae:	609a      	str	r2, [r3, #8]
      break;
 80031b0:	e03c      	b.n	800322c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031be:	461a      	mov	r2, r3
 80031c0:	f000 fa8c 	bl	80036dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2150      	movs	r1, #80	@ 0x50
 80031ca:	4618      	mov	r0, r3
 80031cc:	f000 fae5 	bl	800379a <TIM_ITRx_SetConfig>
      break;
 80031d0:	e02c      	b.n	800322c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80031de:	461a      	mov	r2, r3
 80031e0:	f000 faab 	bl	800373a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2160      	movs	r1, #96	@ 0x60
 80031ea:	4618      	mov	r0, r3
 80031ec:	f000 fad5 	bl	800379a <TIM_ITRx_SetConfig>
      break;
 80031f0:	e01c      	b.n	800322c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031fe:	461a      	mov	r2, r3
 8003200:	f000 fa6c 	bl	80036dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2140      	movs	r1, #64	@ 0x40
 800320a:	4618      	mov	r0, r3
 800320c:	f000 fac5 	bl	800379a <TIM_ITRx_SetConfig>
      break;
 8003210:	e00c      	b.n	800322c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4619      	mov	r1, r3
 800321c:	4610      	mov	r0, r2
 800321e:	f000 fabc 	bl	800379a <TIM_ITRx_SetConfig>
      break;
 8003222:	e003      	b.n	800322c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	73fb      	strb	r3, [r7, #15]
      break;
 8003228:	e000      	b.n	800322c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800322a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800323c:	7bfb      	ldrb	r3, [r7, #15]
}
 800323e:	4618      	mov	r0, r3
 8003240:	3710      	adds	r7, #16
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}

08003246 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003246:	b480      	push	{r7}
 8003248:	b083      	sub	sp, #12
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800324e:	bf00      	nop
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr

0800325a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800325a:	b480      	push	{r7}
 800325c:	b083      	sub	sp, #12
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003262:	bf00      	nop
 8003264:	370c      	adds	r7, #12
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr

0800326e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800326e:	b480      	push	{r7}
 8003270:	b083      	sub	sp, #12
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003276:	bf00      	nop
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003282:	b480      	push	{r7}
 8003284:	b083      	sub	sp, #12
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800328a:	bf00      	nop
 800328c:	370c      	adds	r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr

08003296 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003296:	b480      	push	{r7}
 8003298:	b083      	sub	sp, #12
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800329e:	bf00      	nop
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
	...

080032ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4a3a      	ldr	r2, [pc, #232]	@ (80033a8 <TIM_Base_SetConfig+0xfc>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d00f      	beq.n	80032e4 <TIM_Base_SetConfig+0x38>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032ca:	d00b      	beq.n	80032e4 <TIM_Base_SetConfig+0x38>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a37      	ldr	r2, [pc, #220]	@ (80033ac <TIM_Base_SetConfig+0x100>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d007      	beq.n	80032e4 <TIM_Base_SetConfig+0x38>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a36      	ldr	r2, [pc, #216]	@ (80033b0 <TIM_Base_SetConfig+0x104>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d003      	beq.n	80032e4 <TIM_Base_SetConfig+0x38>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a35      	ldr	r2, [pc, #212]	@ (80033b4 <TIM_Base_SetConfig+0x108>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d108      	bne.n	80032f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a2b      	ldr	r2, [pc, #172]	@ (80033a8 <TIM_Base_SetConfig+0xfc>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d01b      	beq.n	8003336 <TIM_Base_SetConfig+0x8a>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003304:	d017      	beq.n	8003336 <TIM_Base_SetConfig+0x8a>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a28      	ldr	r2, [pc, #160]	@ (80033ac <TIM_Base_SetConfig+0x100>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d013      	beq.n	8003336 <TIM_Base_SetConfig+0x8a>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a27      	ldr	r2, [pc, #156]	@ (80033b0 <TIM_Base_SetConfig+0x104>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d00f      	beq.n	8003336 <TIM_Base_SetConfig+0x8a>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a26      	ldr	r2, [pc, #152]	@ (80033b4 <TIM_Base_SetConfig+0x108>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d00b      	beq.n	8003336 <TIM_Base_SetConfig+0x8a>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a25      	ldr	r2, [pc, #148]	@ (80033b8 <TIM_Base_SetConfig+0x10c>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d007      	beq.n	8003336 <TIM_Base_SetConfig+0x8a>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a24      	ldr	r2, [pc, #144]	@ (80033bc <TIM_Base_SetConfig+0x110>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d003      	beq.n	8003336 <TIM_Base_SetConfig+0x8a>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a23      	ldr	r2, [pc, #140]	@ (80033c0 <TIM_Base_SetConfig+0x114>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d108      	bne.n	8003348 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800333c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	68fa      	ldr	r2, [r7, #12]
 8003344:	4313      	orrs	r3, r2
 8003346:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	4313      	orrs	r3, r2
 8003354:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	689a      	ldr	r2, [r3, #8]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	4a0e      	ldr	r2, [pc, #56]	@ (80033a8 <TIM_Base_SetConfig+0xfc>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d103      	bne.n	800337c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	691a      	ldr	r2, [r3, #16]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	691b      	ldr	r3, [r3, #16]
 8003386:	f003 0301 	and.w	r3, r3, #1
 800338a:	2b01      	cmp	r3, #1
 800338c:	d105      	bne.n	800339a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	691b      	ldr	r3, [r3, #16]
 8003392:	f023 0201 	bic.w	r2, r3, #1
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	611a      	str	r2, [r3, #16]
  }
}
 800339a:	bf00      	nop
 800339c:	3714      	adds	r7, #20
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	40010000 	.word	0x40010000
 80033ac:	40000400 	.word	0x40000400
 80033b0:	40000800 	.word	0x40000800
 80033b4:	40000c00 	.word	0x40000c00
 80033b8:	40014000 	.word	0x40014000
 80033bc:	40014400 	.word	0x40014400
 80033c0:	40014800 	.word	0x40014800

080033c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b087      	sub	sp, #28
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a1b      	ldr	r3, [r3, #32]
 80033d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	f023 0201 	bic.w	r2, r3, #1
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f023 0303 	bic.w	r3, r3, #3
 80033fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	68fa      	ldr	r2, [r7, #12]
 8003402:	4313      	orrs	r3, r2
 8003404:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	f023 0302 	bic.w	r3, r3, #2
 800340c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	697a      	ldr	r2, [r7, #20]
 8003414:	4313      	orrs	r3, r2
 8003416:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	4a1c      	ldr	r2, [pc, #112]	@ (800348c <TIM_OC1_SetConfig+0xc8>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d10c      	bne.n	800343a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	f023 0308 	bic.w	r3, r3, #8
 8003426:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	697a      	ldr	r2, [r7, #20]
 800342e:	4313      	orrs	r3, r2
 8003430:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	f023 0304 	bic.w	r3, r3, #4
 8003438:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a13      	ldr	r2, [pc, #76]	@ (800348c <TIM_OC1_SetConfig+0xc8>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d111      	bne.n	8003466 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003448:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003450:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	4313      	orrs	r3, r2
 800345a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	699b      	ldr	r3, [r3, #24]
 8003460:	693a      	ldr	r2, [r7, #16]
 8003462:	4313      	orrs	r3, r2
 8003464:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	693a      	ldr	r2, [r7, #16]
 800346a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	685a      	ldr	r2, [r3, #4]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	697a      	ldr	r2, [r7, #20]
 800347e:	621a      	str	r2, [r3, #32]
}
 8003480:	bf00      	nop
 8003482:	371c      	adds	r7, #28
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr
 800348c:	40010000 	.word	0x40010000

08003490 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003490:	b480      	push	{r7}
 8003492:	b087      	sub	sp, #28
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a1b      	ldr	r3, [r3, #32]
 800349e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	f023 0210 	bic.w	r2, r3, #16
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80034be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	021b      	lsls	r3, r3, #8
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	f023 0320 	bic.w	r3, r3, #32
 80034da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	011b      	lsls	r3, r3, #4
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4a1e      	ldr	r2, [pc, #120]	@ (8003564 <TIM_OC2_SetConfig+0xd4>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d10d      	bne.n	800350c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	011b      	lsls	r3, r3, #4
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	4313      	orrs	r3, r2
 8003502:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800350a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a15      	ldr	r2, [pc, #84]	@ (8003564 <TIM_OC2_SetConfig+0xd4>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d113      	bne.n	800353c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800351a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003522:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	695b      	ldr	r3, [r3, #20]
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	693a      	ldr	r2, [r7, #16]
 800352c:	4313      	orrs	r3, r2
 800352e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	699b      	ldr	r3, [r3, #24]
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	4313      	orrs	r3, r2
 800353a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	68fa      	ldr	r2, [r7, #12]
 8003546:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685a      	ldr	r2, [r3, #4]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	621a      	str	r2, [r3, #32]
}
 8003556:	bf00      	nop
 8003558:	371c      	adds	r7, #28
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	40010000 	.word	0x40010000

08003568 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003568:	b480      	push	{r7}
 800356a:	b087      	sub	sp, #28
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a1b      	ldr	r3, [r3, #32]
 800357c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f023 0303 	bic.w	r3, r3, #3
 800359e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68fa      	ldr	r2, [r7, #12]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80035b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	021b      	lsls	r3, r3, #8
 80035b8:	697a      	ldr	r2, [r7, #20]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003638 <TIM_OC3_SetConfig+0xd0>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d10d      	bne.n	80035e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80035cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	021b      	lsls	r3, r3, #8
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80035e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a14      	ldr	r2, [pc, #80]	@ (8003638 <TIM_OC3_SetConfig+0xd0>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d113      	bne.n	8003612 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80035f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80035f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	011b      	lsls	r3, r3, #4
 8003600:	693a      	ldr	r2, [r7, #16]
 8003602:	4313      	orrs	r3, r2
 8003604:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	011b      	lsls	r3, r3, #4
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	4313      	orrs	r3, r2
 8003610:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	68fa      	ldr	r2, [r7, #12]
 800361c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685a      	ldr	r2, [r3, #4]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	697a      	ldr	r2, [r7, #20]
 800362a:	621a      	str	r2, [r3, #32]
}
 800362c:	bf00      	nop
 800362e:	371c      	adds	r7, #28
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr
 8003638:	40010000 	.word	0x40010000

0800363c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800363c:	b480      	push	{r7}
 800363e:	b087      	sub	sp, #28
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a1b      	ldr	r3, [r3, #32]
 800364a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6a1b      	ldr	r3, [r3, #32]
 8003650:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	69db      	ldr	r3, [r3, #28]
 8003662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800366a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003672:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	021b      	lsls	r3, r3, #8
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	4313      	orrs	r3, r2
 800367e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003686:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	031b      	lsls	r3, r3, #12
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	4313      	orrs	r3, r2
 8003692:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a10      	ldr	r2, [pc, #64]	@ (80036d8 <TIM_OC4_SetConfig+0x9c>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d109      	bne.n	80036b0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80036a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	695b      	ldr	r3, [r3, #20]
 80036a8:	019b      	lsls	r3, r3, #6
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	697a      	ldr	r2, [r7, #20]
 80036b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	621a      	str	r2, [r3, #32]
}
 80036ca:	bf00      	nop
 80036cc:	371c      	adds	r7, #28
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop
 80036d8:	40010000 	.word	0x40010000

080036dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036dc:	b480      	push	{r7}
 80036de:	b087      	sub	sp, #28
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6a1b      	ldr	r3, [r3, #32]
 80036ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6a1b      	ldr	r3, [r3, #32]
 80036f2:	f023 0201 	bic.w	r2, r3, #1
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003706:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	011b      	lsls	r3, r3, #4
 800370c:	693a      	ldr	r2, [r7, #16]
 800370e:	4313      	orrs	r3, r2
 8003710:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	f023 030a 	bic.w	r3, r3, #10
 8003718:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800371a:	697a      	ldr	r2, [r7, #20]
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	4313      	orrs	r3, r2
 8003720:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	693a      	ldr	r2, [r7, #16]
 8003726:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	697a      	ldr	r2, [r7, #20]
 800372c:	621a      	str	r2, [r3, #32]
}
 800372e:	bf00      	nop
 8003730:	371c      	adds	r7, #28
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr

0800373a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800373a:	b480      	push	{r7}
 800373c:	b087      	sub	sp, #28
 800373e:	af00      	add	r7, sp, #0
 8003740:	60f8      	str	r0, [r7, #12]
 8003742:	60b9      	str	r1, [r7, #8]
 8003744:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6a1b      	ldr	r3, [r3, #32]
 800374a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6a1b      	ldr	r3, [r3, #32]
 8003750:	f023 0210 	bic.w	r2, r3, #16
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	699b      	ldr	r3, [r3, #24]
 800375c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003764:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	031b      	lsls	r3, r3, #12
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	4313      	orrs	r3, r2
 800376e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003776:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	011b      	lsls	r3, r3, #4
 800377c:	697a      	ldr	r2, [r7, #20]
 800377e:	4313      	orrs	r3, r2
 8003780:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	697a      	ldr	r2, [r7, #20]
 800378c:	621a      	str	r2, [r3, #32]
}
 800378e:	bf00      	nop
 8003790:	371c      	adds	r7, #28
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr

0800379a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800379a:	b480      	push	{r7}
 800379c:	b085      	sub	sp, #20
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
 80037a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80037b2:	683a      	ldr	r2, [r7, #0]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	f043 0307 	orr.w	r3, r3, #7
 80037bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	609a      	str	r2, [r3, #8]
}
 80037c4:	bf00      	nop
 80037c6:	3714      	adds	r7, #20
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b087      	sub	sp, #28
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
 80037dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80037ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	021a      	lsls	r2, r3, #8
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	431a      	orrs	r2, r3
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	697a      	ldr	r2, [r7, #20]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	697a      	ldr	r2, [r7, #20]
 8003802:	609a      	str	r2, [r3, #8]
}
 8003804:	bf00      	nop
 8003806:	371c      	adds	r7, #28
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003810:	b480      	push	{r7}
 8003812:	b087      	sub	sp, #28
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	f003 031f 	and.w	r3, r3, #31
 8003822:	2201      	movs	r2, #1
 8003824:	fa02 f303 	lsl.w	r3, r2, r3
 8003828:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6a1a      	ldr	r2, [r3, #32]
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	43db      	mvns	r3, r3
 8003832:	401a      	ands	r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6a1a      	ldr	r2, [r3, #32]
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	f003 031f 	and.w	r3, r3, #31
 8003842:	6879      	ldr	r1, [r7, #4]
 8003844:	fa01 f303 	lsl.w	r3, r1, r3
 8003848:	431a      	orrs	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	621a      	str	r2, [r3, #32]
}
 800384e:	bf00      	nop
 8003850:	371c      	adds	r7, #28
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
	...

0800385c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800385c:	b480      	push	{r7}
 800385e:	b085      	sub	sp, #20
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800386c:	2b01      	cmp	r3, #1
 800386e:	d101      	bne.n	8003874 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003870:	2302      	movs	r3, #2
 8003872:	e050      	b.n	8003916 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2202      	movs	r2, #2
 8003880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800389a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	68fa      	ldr	r2, [r7, #12]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	68fa      	ldr	r2, [r7, #12]
 80038ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a1c      	ldr	r2, [pc, #112]	@ (8003924 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d018      	beq.n	80038ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038c0:	d013      	beq.n	80038ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a18      	ldr	r2, [pc, #96]	@ (8003928 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d00e      	beq.n	80038ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a16      	ldr	r2, [pc, #88]	@ (800392c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d009      	beq.n	80038ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a15      	ldr	r2, [pc, #84]	@ (8003930 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d004      	beq.n	80038ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a13      	ldr	r2, [pc, #76]	@ (8003934 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d10c      	bne.n	8003904 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	68ba      	ldr	r2, [r7, #8]
 80038f8:	4313      	orrs	r3, r2
 80038fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	68ba      	ldr	r2, [r7, #8]
 8003902:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2201      	movs	r2, #1
 8003908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3714      	adds	r7, #20
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	40010000 	.word	0x40010000
 8003928:	40000400 	.word	0x40000400
 800392c:	40000800 	.word	0x40000800
 8003930:	40000c00 	.word	0x40000c00
 8003934:	40014000 	.word	0x40014000

08003938 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <findslot>:
 8003960:	4b0a      	ldr	r3, [pc, #40]	@ (800398c <findslot+0x2c>)
 8003962:	b510      	push	{r4, lr}
 8003964:	4604      	mov	r4, r0
 8003966:	6818      	ldr	r0, [r3, #0]
 8003968:	b118      	cbz	r0, 8003972 <findslot+0x12>
 800396a:	6a03      	ldr	r3, [r0, #32]
 800396c:	b90b      	cbnz	r3, 8003972 <findslot+0x12>
 800396e:	f000 fb19 	bl	8003fa4 <__sinit>
 8003972:	2c13      	cmp	r4, #19
 8003974:	d807      	bhi.n	8003986 <findslot+0x26>
 8003976:	4806      	ldr	r0, [pc, #24]	@ (8003990 <findslot+0x30>)
 8003978:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800397c:	3201      	adds	r2, #1
 800397e:	d002      	beq.n	8003986 <findslot+0x26>
 8003980:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8003984:	bd10      	pop	{r4, pc}
 8003986:	2000      	movs	r0, #0
 8003988:	e7fc      	b.n	8003984 <findslot+0x24>
 800398a:	bf00      	nop
 800398c:	20000020 	.word	0x20000020
 8003990:	200018b4 	.word	0x200018b4

08003994 <error>:
 8003994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003996:	4604      	mov	r4, r0
 8003998:	f000 fcd0 	bl	800433c <__errno>
 800399c:	2613      	movs	r6, #19
 800399e:	4605      	mov	r5, r0
 80039a0:	2700      	movs	r7, #0
 80039a2:	4630      	mov	r0, r6
 80039a4:	4639      	mov	r1, r7
 80039a6:	beab      	bkpt	0x00ab
 80039a8:	4606      	mov	r6, r0
 80039aa:	602e      	str	r6, [r5, #0]
 80039ac:	4620      	mov	r0, r4
 80039ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080039b0 <checkerror>:
 80039b0:	1c43      	adds	r3, r0, #1
 80039b2:	d101      	bne.n	80039b8 <checkerror+0x8>
 80039b4:	f7ff bfee 	b.w	8003994 <error>
 80039b8:	4770      	bx	lr

080039ba <_swiread>:
 80039ba:	b530      	push	{r4, r5, lr}
 80039bc:	b085      	sub	sp, #20
 80039be:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80039c2:	9203      	str	r2, [sp, #12]
 80039c4:	2406      	movs	r4, #6
 80039c6:	ad01      	add	r5, sp, #4
 80039c8:	4620      	mov	r0, r4
 80039ca:	4629      	mov	r1, r5
 80039cc:	beab      	bkpt	0x00ab
 80039ce:	4604      	mov	r4, r0
 80039d0:	4620      	mov	r0, r4
 80039d2:	f7ff ffed 	bl	80039b0 <checkerror>
 80039d6:	b005      	add	sp, #20
 80039d8:	bd30      	pop	{r4, r5, pc}

080039da <_read>:
 80039da:	b570      	push	{r4, r5, r6, lr}
 80039dc:	460e      	mov	r6, r1
 80039de:	4614      	mov	r4, r2
 80039e0:	f7ff ffbe 	bl	8003960 <findslot>
 80039e4:	4605      	mov	r5, r0
 80039e6:	b930      	cbnz	r0, 80039f6 <_read+0x1c>
 80039e8:	f000 fca8 	bl	800433c <__errno>
 80039ec:	2309      	movs	r3, #9
 80039ee:	6003      	str	r3, [r0, #0]
 80039f0:	f04f 30ff 	mov.w	r0, #4294967295
 80039f4:	bd70      	pop	{r4, r5, r6, pc}
 80039f6:	6800      	ldr	r0, [r0, #0]
 80039f8:	4622      	mov	r2, r4
 80039fa:	4631      	mov	r1, r6
 80039fc:	f7ff ffdd 	bl	80039ba <_swiread>
 8003a00:	1c43      	adds	r3, r0, #1
 8003a02:	d0f5      	beq.n	80039f0 <_read+0x16>
 8003a04:	686b      	ldr	r3, [r5, #4]
 8003a06:	1a20      	subs	r0, r4, r0
 8003a08:	4403      	add	r3, r0
 8003a0a:	606b      	str	r3, [r5, #4]
 8003a0c:	e7f2      	b.n	80039f4 <_read+0x1a>

08003a0e <_swilseek>:
 8003a0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a10:	460c      	mov	r4, r1
 8003a12:	4616      	mov	r6, r2
 8003a14:	f7ff ffa4 	bl	8003960 <findslot>
 8003a18:	4605      	mov	r5, r0
 8003a1a:	b940      	cbnz	r0, 8003a2e <_swilseek+0x20>
 8003a1c:	f000 fc8e 	bl	800433c <__errno>
 8003a20:	2309      	movs	r3, #9
 8003a22:	6003      	str	r3, [r0, #0]
 8003a24:	f04f 34ff 	mov.w	r4, #4294967295
 8003a28:	4620      	mov	r0, r4
 8003a2a:	b003      	add	sp, #12
 8003a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a2e:	2e02      	cmp	r6, #2
 8003a30:	d903      	bls.n	8003a3a <_swilseek+0x2c>
 8003a32:	f000 fc83 	bl	800433c <__errno>
 8003a36:	2316      	movs	r3, #22
 8003a38:	e7f3      	b.n	8003a22 <_swilseek+0x14>
 8003a3a:	2e01      	cmp	r6, #1
 8003a3c:	d112      	bne.n	8003a64 <_swilseek+0x56>
 8003a3e:	6843      	ldr	r3, [r0, #4]
 8003a40:	18e4      	adds	r4, r4, r3
 8003a42:	d4f6      	bmi.n	8003a32 <_swilseek+0x24>
 8003a44:	682b      	ldr	r3, [r5, #0]
 8003a46:	260a      	movs	r6, #10
 8003a48:	e9cd 3400 	strd	r3, r4, [sp]
 8003a4c:	466f      	mov	r7, sp
 8003a4e:	4630      	mov	r0, r6
 8003a50:	4639      	mov	r1, r7
 8003a52:	beab      	bkpt	0x00ab
 8003a54:	4606      	mov	r6, r0
 8003a56:	4630      	mov	r0, r6
 8003a58:	f7ff ffaa 	bl	80039b0 <checkerror>
 8003a5c:	2800      	cmp	r0, #0
 8003a5e:	dbe1      	blt.n	8003a24 <_swilseek+0x16>
 8003a60:	606c      	str	r4, [r5, #4]
 8003a62:	e7e1      	b.n	8003a28 <_swilseek+0x1a>
 8003a64:	2e02      	cmp	r6, #2
 8003a66:	6803      	ldr	r3, [r0, #0]
 8003a68:	d1ec      	bne.n	8003a44 <_swilseek+0x36>
 8003a6a:	9300      	str	r3, [sp, #0]
 8003a6c:	260c      	movs	r6, #12
 8003a6e:	466f      	mov	r7, sp
 8003a70:	4630      	mov	r0, r6
 8003a72:	4639      	mov	r1, r7
 8003a74:	beab      	bkpt	0x00ab
 8003a76:	4606      	mov	r6, r0
 8003a78:	4630      	mov	r0, r6
 8003a7a:	f7ff ff99 	bl	80039b0 <checkerror>
 8003a7e:	1c43      	adds	r3, r0, #1
 8003a80:	d0d0      	beq.n	8003a24 <_swilseek+0x16>
 8003a82:	4404      	add	r4, r0
 8003a84:	e7de      	b.n	8003a44 <_swilseek+0x36>

08003a86 <_lseek>:
 8003a86:	f7ff bfc2 	b.w	8003a0e <_swilseek>

08003a8a <_swiwrite>:
 8003a8a:	b530      	push	{r4, r5, lr}
 8003a8c:	b085      	sub	sp, #20
 8003a8e:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8003a92:	9203      	str	r2, [sp, #12]
 8003a94:	2405      	movs	r4, #5
 8003a96:	ad01      	add	r5, sp, #4
 8003a98:	4620      	mov	r0, r4
 8003a9a:	4629      	mov	r1, r5
 8003a9c:	beab      	bkpt	0x00ab
 8003a9e:	4604      	mov	r4, r0
 8003aa0:	4620      	mov	r0, r4
 8003aa2:	f7ff ff85 	bl	80039b0 <checkerror>
 8003aa6:	b005      	add	sp, #20
 8003aa8:	bd30      	pop	{r4, r5, pc}

08003aaa <_write>:
 8003aaa:	b570      	push	{r4, r5, r6, lr}
 8003aac:	460e      	mov	r6, r1
 8003aae:	4615      	mov	r5, r2
 8003ab0:	f7ff ff56 	bl	8003960 <findslot>
 8003ab4:	4604      	mov	r4, r0
 8003ab6:	b930      	cbnz	r0, 8003ac6 <_write+0x1c>
 8003ab8:	f000 fc40 	bl	800433c <__errno>
 8003abc:	2309      	movs	r3, #9
 8003abe:	6003      	str	r3, [r0, #0]
 8003ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ac4:	bd70      	pop	{r4, r5, r6, pc}
 8003ac6:	6800      	ldr	r0, [r0, #0]
 8003ac8:	462a      	mov	r2, r5
 8003aca:	4631      	mov	r1, r6
 8003acc:	f7ff ffdd 	bl	8003a8a <_swiwrite>
 8003ad0:	1e03      	subs	r3, r0, #0
 8003ad2:	dbf5      	blt.n	8003ac0 <_write+0x16>
 8003ad4:	6862      	ldr	r2, [r4, #4]
 8003ad6:	1ae8      	subs	r0, r5, r3
 8003ad8:	4402      	add	r2, r0
 8003ada:	42ab      	cmp	r3, r5
 8003adc:	6062      	str	r2, [r4, #4]
 8003ade:	d1f1      	bne.n	8003ac4 <_write+0x1a>
 8003ae0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003ae4:	2000      	movs	r0, #0
 8003ae6:	f7ff bf55 	b.w	8003994 <error>

08003aea <_swiclose>:
 8003aea:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003aec:	2402      	movs	r4, #2
 8003aee:	9001      	str	r0, [sp, #4]
 8003af0:	ad01      	add	r5, sp, #4
 8003af2:	4620      	mov	r0, r4
 8003af4:	4629      	mov	r1, r5
 8003af6:	beab      	bkpt	0x00ab
 8003af8:	4604      	mov	r4, r0
 8003afa:	4620      	mov	r0, r4
 8003afc:	f7ff ff58 	bl	80039b0 <checkerror>
 8003b00:	b003      	add	sp, #12
 8003b02:	bd30      	pop	{r4, r5, pc}

08003b04 <_close>:
 8003b04:	b538      	push	{r3, r4, r5, lr}
 8003b06:	4605      	mov	r5, r0
 8003b08:	f7ff ff2a 	bl	8003960 <findslot>
 8003b0c:	4604      	mov	r4, r0
 8003b0e:	b930      	cbnz	r0, 8003b1e <_close+0x1a>
 8003b10:	f000 fc14 	bl	800433c <__errno>
 8003b14:	2309      	movs	r3, #9
 8003b16:	6003      	str	r3, [r0, #0]
 8003b18:	f04f 30ff 	mov.w	r0, #4294967295
 8003b1c:	bd38      	pop	{r3, r4, r5, pc}
 8003b1e:	3d01      	subs	r5, #1
 8003b20:	2d01      	cmp	r5, #1
 8003b22:	d809      	bhi.n	8003b38 <_close+0x34>
 8003b24:	4b07      	ldr	r3, [pc, #28]	@ (8003b44 <_close+0x40>)
 8003b26:	689a      	ldr	r2, [r3, #8]
 8003b28:	691b      	ldr	r3, [r3, #16]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d104      	bne.n	8003b38 <_close+0x34>
 8003b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b32:	6023      	str	r3, [r4, #0]
 8003b34:	2000      	movs	r0, #0
 8003b36:	e7f1      	b.n	8003b1c <_close+0x18>
 8003b38:	6820      	ldr	r0, [r4, #0]
 8003b3a:	f7ff ffd6 	bl	8003aea <_swiclose>
 8003b3e:	2800      	cmp	r0, #0
 8003b40:	d0f5      	beq.n	8003b2e <_close+0x2a>
 8003b42:	e7eb      	b.n	8003b1c <_close+0x18>
 8003b44:	200018b4 	.word	0x200018b4

08003b48 <_swistat>:
 8003b48:	b570      	push	{r4, r5, r6, lr}
 8003b4a:	460c      	mov	r4, r1
 8003b4c:	f7ff ff08 	bl	8003960 <findslot>
 8003b50:	4605      	mov	r5, r0
 8003b52:	b930      	cbnz	r0, 8003b62 <_swistat+0x1a>
 8003b54:	f000 fbf2 	bl	800433c <__errno>
 8003b58:	2309      	movs	r3, #9
 8003b5a:	6003      	str	r3, [r0, #0]
 8003b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b60:	bd70      	pop	{r4, r5, r6, pc}
 8003b62:	6863      	ldr	r3, [r4, #4]
 8003b64:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003b68:	6063      	str	r3, [r4, #4]
 8003b6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b6e:	64a3      	str	r3, [r4, #72]	@ 0x48
 8003b70:	260c      	movs	r6, #12
 8003b72:	4630      	mov	r0, r6
 8003b74:	4629      	mov	r1, r5
 8003b76:	beab      	bkpt	0x00ab
 8003b78:	4605      	mov	r5, r0
 8003b7a:	4628      	mov	r0, r5
 8003b7c:	f7ff ff18 	bl	80039b0 <checkerror>
 8003b80:	1c43      	adds	r3, r0, #1
 8003b82:	d0eb      	beq.n	8003b5c <_swistat+0x14>
 8003b84:	6120      	str	r0, [r4, #16]
 8003b86:	2000      	movs	r0, #0
 8003b88:	e7ea      	b.n	8003b60 <_swistat+0x18>

08003b8a <_fstat>:
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	b510      	push	{r4, lr}
 8003b8e:	2100      	movs	r1, #0
 8003b90:	4604      	mov	r4, r0
 8003b92:	2258      	movs	r2, #88	@ 0x58
 8003b94:	4618      	mov	r0, r3
 8003b96:	f000 fb83 	bl	80042a0 <memset>
 8003b9a:	4601      	mov	r1, r0
 8003b9c:	4620      	mov	r0, r4
 8003b9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ba2:	f7ff bfd1 	b.w	8003b48 <_swistat>

08003ba6 <_stat>:
 8003ba6:	b538      	push	{r3, r4, r5, lr}
 8003ba8:	460d      	mov	r5, r1
 8003baa:	4604      	mov	r4, r0
 8003bac:	2258      	movs	r2, #88	@ 0x58
 8003bae:	2100      	movs	r1, #0
 8003bb0:	4628      	mov	r0, r5
 8003bb2:	f000 fb75 	bl	80042a0 <memset>
 8003bb6:	4620      	mov	r0, r4
 8003bb8:	2100      	movs	r1, #0
 8003bba:	f000 f811 	bl	8003be0 <_swiopen>
 8003bbe:	1c43      	adds	r3, r0, #1
 8003bc0:	4604      	mov	r4, r0
 8003bc2:	d00b      	beq.n	8003bdc <_stat+0x36>
 8003bc4:	686b      	ldr	r3, [r5, #4]
 8003bc6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8003bca:	606b      	str	r3, [r5, #4]
 8003bcc:	4629      	mov	r1, r5
 8003bce:	f7ff ffbb 	bl	8003b48 <_swistat>
 8003bd2:	4605      	mov	r5, r0
 8003bd4:	4620      	mov	r0, r4
 8003bd6:	f7ff ff95 	bl	8003b04 <_close>
 8003bda:	462c      	mov	r4, r5
 8003bdc:	4620      	mov	r0, r4
 8003bde:	bd38      	pop	{r3, r4, r5, pc}

08003be0 <_swiopen>:
 8003be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003be4:	4f29      	ldr	r7, [pc, #164]	@ (8003c8c <_swiopen+0xac>)
 8003be6:	b096      	sub	sp, #88	@ 0x58
 8003be8:	4682      	mov	sl, r0
 8003bea:	460e      	mov	r6, r1
 8003bec:	2400      	movs	r4, #0
 8003bee:	f857 3034 	ldr.w	r3, [r7, r4, lsl #3]
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8003bf8:	d00c      	beq.n	8003c14 <_swiopen+0x34>
 8003bfa:	3401      	adds	r4, #1
 8003bfc:	2c14      	cmp	r4, #20
 8003bfe:	d1f6      	bne.n	8003bee <_swiopen+0xe>
 8003c00:	f000 fb9c 	bl	800433c <__errno>
 8003c04:	2318      	movs	r3, #24
 8003c06:	6003      	str	r3, [r0, #0]
 8003c08:	f04f 34ff 	mov.w	r4, #4294967295
 8003c0c:	4620      	mov	r0, r4
 8003c0e:	b016      	add	sp, #88	@ 0x58
 8003c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c14:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8003c18:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003c1c:	46e9      	mov	r9, sp
 8003c1e:	d109      	bne.n	8003c34 <_swiopen+0x54>
 8003c20:	4649      	mov	r1, r9
 8003c22:	4650      	mov	r0, sl
 8003c24:	f7ff ffbf 	bl	8003ba6 <_stat>
 8003c28:	3001      	adds	r0, #1
 8003c2a:	d003      	beq.n	8003c34 <_swiopen+0x54>
 8003c2c:	f000 fb86 	bl	800433c <__errno>
 8003c30:	2311      	movs	r3, #17
 8003c32:	e7e8      	b.n	8003c06 <_swiopen+0x26>
 8003c34:	f3c6 4500 	ubfx	r5, r6, #16, #1
 8003c38:	f240 6301 	movw	r3, #1537	@ 0x601
 8003c3c:	07b2      	lsls	r2, r6, #30
 8003c3e:	bf48      	it	mi
 8003c40:	f045 0502 	orrmi.w	r5, r5, #2
 8003c44:	421e      	tst	r6, r3
 8003c46:	bf18      	it	ne
 8003c48:	f045 0504 	orrne.w	r5, r5, #4
 8003c4c:	0733      	lsls	r3, r6, #28
 8003c4e:	bf48      	it	mi
 8003c50:	f025 0504 	bicmi.w	r5, r5, #4
 8003c54:	4650      	mov	r0, sl
 8003c56:	bf48      	it	mi
 8003c58:	f045 0508 	orrmi.w	r5, r5, #8
 8003c5c:	f8cd a000 	str.w	sl, [sp]
 8003c60:	f7fc fabe 	bl	80001e0 <strlen>
 8003c64:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8003c68:	2501      	movs	r5, #1
 8003c6a:	4628      	mov	r0, r5
 8003c6c:	4649      	mov	r1, r9
 8003c6e:	beab      	bkpt	0x00ab
 8003c70:	4605      	mov	r5, r0
 8003c72:	2d00      	cmp	r5, #0
 8003c74:	db05      	blt.n	8003c82 <_swiopen+0xa2>
 8003c76:	f847 5034 	str.w	r5, [r7, r4, lsl #3]
 8003c7a:	4447      	add	r7, r8
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	607b      	str	r3, [r7, #4]
 8003c80:	e7c4      	b.n	8003c0c <_swiopen+0x2c>
 8003c82:	4628      	mov	r0, r5
 8003c84:	f7ff fe86 	bl	8003994 <error>
 8003c88:	4604      	mov	r4, r0
 8003c8a:	e7bf      	b.n	8003c0c <_swiopen+0x2c>
 8003c8c:	200018b4 	.word	0x200018b4

08003c90 <_get_semihosting_exts>:
 8003c90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003c94:	4606      	mov	r6, r0
 8003c96:	460f      	mov	r7, r1
 8003c98:	4829      	ldr	r0, [pc, #164]	@ (8003d40 <_get_semihosting_exts+0xb0>)
 8003c9a:	2100      	movs	r1, #0
 8003c9c:	4615      	mov	r5, r2
 8003c9e:	f7ff ff9f 	bl	8003be0 <_swiopen>
 8003ca2:	462a      	mov	r2, r5
 8003ca4:	4604      	mov	r4, r0
 8003ca6:	2100      	movs	r1, #0
 8003ca8:	4630      	mov	r0, r6
 8003caa:	f000 faf9 	bl	80042a0 <memset>
 8003cae:	1c63      	adds	r3, r4, #1
 8003cb0:	d014      	beq.n	8003cdc <_get_semihosting_exts+0x4c>
 8003cb2:	4620      	mov	r0, r4
 8003cb4:	f7ff fe54 	bl	8003960 <findslot>
 8003cb8:	f04f 080c 	mov.w	r8, #12
 8003cbc:	4681      	mov	r9, r0
 8003cbe:	4640      	mov	r0, r8
 8003cc0:	4649      	mov	r1, r9
 8003cc2:	beab      	bkpt	0x00ab
 8003cc4:	4680      	mov	r8, r0
 8003cc6:	4640      	mov	r0, r8
 8003cc8:	f7ff fe72 	bl	80039b0 <checkerror>
 8003ccc:	2803      	cmp	r0, #3
 8003cce:	dd02      	ble.n	8003cd6 <_get_semihosting_exts+0x46>
 8003cd0:	1ec3      	subs	r3, r0, #3
 8003cd2:	42ab      	cmp	r3, r5
 8003cd4:	dc07      	bgt.n	8003ce6 <_get_semihosting_exts+0x56>
 8003cd6:	4620      	mov	r0, r4
 8003cd8:	f7ff ff14 	bl	8003b04 <_close>
 8003cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce0:	b003      	add	sp, #12
 8003ce2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003ce6:	2204      	movs	r2, #4
 8003ce8:	eb0d 0102 	add.w	r1, sp, r2
 8003cec:	4620      	mov	r0, r4
 8003cee:	f7ff fe74 	bl	80039da <_read>
 8003cf2:	2803      	cmp	r0, #3
 8003cf4:	ddef      	ble.n	8003cd6 <_get_semihosting_exts+0x46>
 8003cf6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003cfa:	2b53      	cmp	r3, #83	@ 0x53
 8003cfc:	d1eb      	bne.n	8003cd6 <_get_semihosting_exts+0x46>
 8003cfe:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8003d02:	2b48      	cmp	r3, #72	@ 0x48
 8003d04:	d1e7      	bne.n	8003cd6 <_get_semihosting_exts+0x46>
 8003d06:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8003d0a:	2b46      	cmp	r3, #70	@ 0x46
 8003d0c:	d1e3      	bne.n	8003cd6 <_get_semihosting_exts+0x46>
 8003d0e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003d12:	2b42      	cmp	r3, #66	@ 0x42
 8003d14:	d1df      	bne.n	8003cd6 <_get_semihosting_exts+0x46>
 8003d16:	2201      	movs	r2, #1
 8003d18:	4639      	mov	r1, r7
 8003d1a:	4620      	mov	r0, r4
 8003d1c:	f7ff fe77 	bl	8003a0e <_swilseek>
 8003d20:	2800      	cmp	r0, #0
 8003d22:	dbd8      	blt.n	8003cd6 <_get_semihosting_exts+0x46>
 8003d24:	462a      	mov	r2, r5
 8003d26:	4631      	mov	r1, r6
 8003d28:	4620      	mov	r0, r4
 8003d2a:	f7ff fe56 	bl	80039da <_read>
 8003d2e:	4605      	mov	r5, r0
 8003d30:	4620      	mov	r0, r4
 8003d32:	f7ff fee7 	bl	8003b04 <_close>
 8003d36:	4628      	mov	r0, r5
 8003d38:	f7ff fe3a 	bl	80039b0 <checkerror>
 8003d3c:	e7d0      	b.n	8003ce0 <_get_semihosting_exts+0x50>
 8003d3e:	bf00      	nop
 8003d40:	08004e3c 	.word	0x08004e3c

08003d44 <initialise_semihosting_exts>:
 8003d44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003d46:	4d0a      	ldr	r5, [pc, #40]	@ (8003d70 <initialise_semihosting_exts+0x2c>)
 8003d48:	4c0a      	ldr	r4, [pc, #40]	@ (8003d74 <initialise_semihosting_exts+0x30>)
 8003d4a:	2100      	movs	r1, #0
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	a801      	add	r0, sp, #4
 8003d50:	6029      	str	r1, [r5, #0]
 8003d52:	6022      	str	r2, [r4, #0]
 8003d54:	f7ff ff9c 	bl	8003c90 <_get_semihosting_exts>
 8003d58:	2800      	cmp	r0, #0
 8003d5a:	dd07      	ble.n	8003d6c <initialise_semihosting_exts+0x28>
 8003d5c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003d60:	f003 0201 	and.w	r2, r3, #1
 8003d64:	f003 0302 	and.w	r3, r3, #2
 8003d68:	602a      	str	r2, [r5, #0]
 8003d6a:	6023      	str	r3, [r4, #0]
 8003d6c:	b003      	add	sp, #12
 8003d6e:	bd30      	pop	{r4, r5, pc}
 8003d70:	20000010 	.word	0x20000010
 8003d74:	2000000c 	.word	0x2000000c

08003d78 <_has_ext_stdout_stderr>:
 8003d78:	b510      	push	{r4, lr}
 8003d7a:	4c04      	ldr	r4, [pc, #16]	@ (8003d8c <_has_ext_stdout_stderr+0x14>)
 8003d7c:	6823      	ldr	r3, [r4, #0]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	da01      	bge.n	8003d86 <_has_ext_stdout_stderr+0xe>
 8003d82:	f7ff ffdf 	bl	8003d44 <initialise_semihosting_exts>
 8003d86:	6820      	ldr	r0, [r4, #0]
 8003d88:	bd10      	pop	{r4, pc}
 8003d8a:	bf00      	nop
 8003d8c:	2000000c 	.word	0x2000000c

08003d90 <initialise_monitor_handles>:
 8003d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d94:	b085      	sub	sp, #20
 8003d96:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 8003e48 <initialise_monitor_handles+0xb8>
 8003d9a:	f8cd 9004 	str.w	r9, [sp, #4]
 8003d9e:	2303      	movs	r3, #3
 8003da0:	2400      	movs	r4, #0
 8003da2:	9303      	str	r3, [sp, #12]
 8003da4:	af01      	add	r7, sp, #4
 8003da6:	9402      	str	r4, [sp, #8]
 8003da8:	2501      	movs	r5, #1
 8003daa:	4628      	mov	r0, r5
 8003dac:	4639      	mov	r1, r7
 8003dae:	beab      	bkpt	0x00ab
 8003db0:	4605      	mov	r5, r0
 8003db2:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8003e4c <initialise_monitor_handles+0xbc>
 8003db6:	4623      	mov	r3, r4
 8003db8:	4c20      	ldr	r4, [pc, #128]	@ (8003e3c <initialise_monitor_handles+0xac>)
 8003dba:	f8c8 5000 	str.w	r5, [r8]
 8003dbe:	f04f 32ff 	mov.w	r2, #4294967295
 8003dc2:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	2b14      	cmp	r3, #20
 8003dca:	d1fa      	bne.n	8003dc2 <initialise_monitor_handles+0x32>
 8003dcc:	f7ff ffd4 	bl	8003d78 <_has_ext_stdout_stderr>
 8003dd0:	4d1b      	ldr	r5, [pc, #108]	@ (8003e40 <initialise_monitor_handles+0xb0>)
 8003dd2:	b1d0      	cbz	r0, 8003e0a <initialise_monitor_handles+0x7a>
 8003dd4:	f04f 0a03 	mov.w	sl, #3
 8003dd8:	2304      	movs	r3, #4
 8003dda:	f8cd 9004 	str.w	r9, [sp, #4]
 8003dde:	2601      	movs	r6, #1
 8003de0:	f8cd a00c 	str.w	sl, [sp, #12]
 8003de4:	9302      	str	r3, [sp, #8]
 8003de6:	4630      	mov	r0, r6
 8003de8:	4639      	mov	r1, r7
 8003dea:	beab      	bkpt	0x00ab
 8003dec:	4683      	mov	fp, r0
 8003dee:	4b15      	ldr	r3, [pc, #84]	@ (8003e44 <initialise_monitor_handles+0xb4>)
 8003df0:	f8cd 9004 	str.w	r9, [sp, #4]
 8003df4:	f8c3 b000 	str.w	fp, [r3]
 8003df8:	2308      	movs	r3, #8
 8003dfa:	f8cd a00c 	str.w	sl, [sp, #12]
 8003dfe:	9302      	str	r3, [sp, #8]
 8003e00:	4630      	mov	r0, r6
 8003e02:	4639      	mov	r1, r7
 8003e04:	beab      	bkpt	0x00ab
 8003e06:	4606      	mov	r6, r0
 8003e08:	602e      	str	r6, [r5, #0]
 8003e0a:	682b      	ldr	r3, [r5, #0]
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	bf02      	ittt	eq
 8003e10:	4b0c      	ldreq	r3, [pc, #48]	@ (8003e44 <initialise_monitor_handles+0xb4>)
 8003e12:	681b      	ldreq	r3, [r3, #0]
 8003e14:	602b      	streq	r3, [r5, #0]
 8003e16:	2600      	movs	r6, #0
 8003e18:	f8d8 3000 	ldr.w	r3, [r8]
 8003e1c:	6023      	str	r3, [r4, #0]
 8003e1e:	6066      	str	r6, [r4, #4]
 8003e20:	f7ff ffaa 	bl	8003d78 <_has_ext_stdout_stderr>
 8003e24:	b130      	cbz	r0, 8003e34 <initialise_monitor_handles+0xa4>
 8003e26:	4b07      	ldr	r3, [pc, #28]	@ (8003e44 <initialise_monitor_handles+0xb4>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8003e2e:	682b      	ldr	r3, [r5, #0]
 8003e30:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8003e34:	b005      	add	sp, #20
 8003e36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e3a:	bf00      	nop
 8003e3c:	200018b4 	.word	0x200018b4
 8003e40:	200018a8 	.word	0x200018a8
 8003e44:	200018ac 	.word	0x200018ac
 8003e48:	08004e52 	.word	0x08004e52
 8003e4c:	200018b0 	.word	0x200018b0

08003e50 <_isatty>:
 8003e50:	b570      	push	{r4, r5, r6, lr}
 8003e52:	f7ff fd85 	bl	8003960 <findslot>
 8003e56:	2409      	movs	r4, #9
 8003e58:	4605      	mov	r5, r0
 8003e5a:	b920      	cbnz	r0, 8003e66 <_isatty+0x16>
 8003e5c:	f000 fa6e 	bl	800433c <__errno>
 8003e60:	6004      	str	r4, [r0, #0]
 8003e62:	2000      	movs	r0, #0
 8003e64:	bd70      	pop	{r4, r5, r6, pc}
 8003e66:	4620      	mov	r0, r4
 8003e68:	4629      	mov	r1, r5
 8003e6a:	beab      	bkpt	0x00ab
 8003e6c:	4604      	mov	r4, r0
 8003e6e:	2c01      	cmp	r4, #1
 8003e70:	4620      	mov	r0, r4
 8003e72:	d0f7      	beq.n	8003e64 <_isatty+0x14>
 8003e74:	f000 fa62 	bl	800433c <__errno>
 8003e78:	2513      	movs	r5, #19
 8003e7a:	4604      	mov	r4, r0
 8003e7c:	2600      	movs	r6, #0
 8003e7e:	4628      	mov	r0, r5
 8003e80:	4631      	mov	r1, r6
 8003e82:	beab      	bkpt	0x00ab
 8003e84:	4605      	mov	r5, r0
 8003e86:	6025      	str	r5, [r4, #0]
 8003e88:	e7eb      	b.n	8003e62 <_isatty+0x12>
	...

08003e8c <std>:
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	b510      	push	{r4, lr}
 8003e90:	4604      	mov	r4, r0
 8003e92:	e9c0 3300 	strd	r3, r3, [r0]
 8003e96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e9a:	6083      	str	r3, [r0, #8]
 8003e9c:	8181      	strh	r1, [r0, #12]
 8003e9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003ea0:	81c2      	strh	r2, [r0, #14]
 8003ea2:	6183      	str	r3, [r0, #24]
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	2208      	movs	r2, #8
 8003ea8:	305c      	adds	r0, #92	@ 0x5c
 8003eaa:	f000 f9f9 	bl	80042a0 <memset>
 8003eae:	4b0d      	ldr	r3, [pc, #52]	@ (8003ee4 <std+0x58>)
 8003eb0:	6263      	str	r3, [r4, #36]	@ 0x24
 8003eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ee8 <std+0x5c>)
 8003eb4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8003eec <std+0x60>)
 8003eb8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003eba:	4b0d      	ldr	r3, [pc, #52]	@ (8003ef0 <std+0x64>)
 8003ebc:	6323      	str	r3, [r4, #48]	@ 0x30
 8003ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8003ef4 <std+0x68>)
 8003ec0:	6224      	str	r4, [r4, #32]
 8003ec2:	429c      	cmp	r4, r3
 8003ec4:	d006      	beq.n	8003ed4 <std+0x48>
 8003ec6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003eca:	4294      	cmp	r4, r2
 8003ecc:	d002      	beq.n	8003ed4 <std+0x48>
 8003ece:	33d0      	adds	r3, #208	@ 0xd0
 8003ed0:	429c      	cmp	r4, r3
 8003ed2:	d105      	bne.n	8003ee0 <std+0x54>
 8003ed4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003ed8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003edc:	f000 ba58 	b.w	8004390 <__retarget_lock_init_recursive>
 8003ee0:	bd10      	pop	{r4, pc}
 8003ee2:	bf00      	nop
 8003ee4:	080040f1 	.word	0x080040f1
 8003ee8:	08004113 	.word	0x08004113
 8003eec:	0800414b 	.word	0x0800414b
 8003ef0:	0800416f 	.word	0x0800416f
 8003ef4:	20001954 	.word	0x20001954

08003ef8 <stdio_exit_handler>:
 8003ef8:	4a02      	ldr	r2, [pc, #8]	@ (8003f04 <stdio_exit_handler+0xc>)
 8003efa:	4903      	ldr	r1, [pc, #12]	@ (8003f08 <stdio_exit_handler+0x10>)
 8003efc:	4803      	ldr	r0, [pc, #12]	@ (8003f0c <stdio_exit_handler+0x14>)
 8003efe:	f000 b869 	b.w	8003fd4 <_fwalk_sglue>
 8003f02:	bf00      	nop
 8003f04:	20000014 	.word	0x20000014
 8003f08:	08004c31 	.word	0x08004c31
 8003f0c:	20000024 	.word	0x20000024

08003f10 <cleanup_stdio>:
 8003f10:	6841      	ldr	r1, [r0, #4]
 8003f12:	4b0c      	ldr	r3, [pc, #48]	@ (8003f44 <cleanup_stdio+0x34>)
 8003f14:	4299      	cmp	r1, r3
 8003f16:	b510      	push	{r4, lr}
 8003f18:	4604      	mov	r4, r0
 8003f1a:	d001      	beq.n	8003f20 <cleanup_stdio+0x10>
 8003f1c:	f000 fe88 	bl	8004c30 <_fflush_r>
 8003f20:	68a1      	ldr	r1, [r4, #8]
 8003f22:	4b09      	ldr	r3, [pc, #36]	@ (8003f48 <cleanup_stdio+0x38>)
 8003f24:	4299      	cmp	r1, r3
 8003f26:	d002      	beq.n	8003f2e <cleanup_stdio+0x1e>
 8003f28:	4620      	mov	r0, r4
 8003f2a:	f000 fe81 	bl	8004c30 <_fflush_r>
 8003f2e:	68e1      	ldr	r1, [r4, #12]
 8003f30:	4b06      	ldr	r3, [pc, #24]	@ (8003f4c <cleanup_stdio+0x3c>)
 8003f32:	4299      	cmp	r1, r3
 8003f34:	d004      	beq.n	8003f40 <cleanup_stdio+0x30>
 8003f36:	4620      	mov	r0, r4
 8003f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f3c:	f000 be78 	b.w	8004c30 <_fflush_r>
 8003f40:	bd10      	pop	{r4, pc}
 8003f42:	bf00      	nop
 8003f44:	20001954 	.word	0x20001954
 8003f48:	200019bc 	.word	0x200019bc
 8003f4c:	20001a24 	.word	0x20001a24

08003f50 <global_stdio_init.part.0>:
 8003f50:	b510      	push	{r4, lr}
 8003f52:	4b0b      	ldr	r3, [pc, #44]	@ (8003f80 <global_stdio_init.part.0+0x30>)
 8003f54:	4c0b      	ldr	r4, [pc, #44]	@ (8003f84 <global_stdio_init.part.0+0x34>)
 8003f56:	4a0c      	ldr	r2, [pc, #48]	@ (8003f88 <global_stdio_init.part.0+0x38>)
 8003f58:	601a      	str	r2, [r3, #0]
 8003f5a:	4620      	mov	r0, r4
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	2104      	movs	r1, #4
 8003f60:	f7ff ff94 	bl	8003e8c <std>
 8003f64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003f68:	2201      	movs	r2, #1
 8003f6a:	2109      	movs	r1, #9
 8003f6c:	f7ff ff8e 	bl	8003e8c <std>
 8003f70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003f74:	2202      	movs	r2, #2
 8003f76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f7a:	2112      	movs	r1, #18
 8003f7c:	f7ff bf86 	b.w	8003e8c <std>
 8003f80:	20001a8c 	.word	0x20001a8c
 8003f84:	20001954 	.word	0x20001954
 8003f88:	08003ef9 	.word	0x08003ef9

08003f8c <__sfp_lock_acquire>:
 8003f8c:	4801      	ldr	r0, [pc, #4]	@ (8003f94 <__sfp_lock_acquire+0x8>)
 8003f8e:	f000 ba00 	b.w	8004392 <__retarget_lock_acquire_recursive>
 8003f92:	bf00      	nop
 8003f94:	20001a95 	.word	0x20001a95

08003f98 <__sfp_lock_release>:
 8003f98:	4801      	ldr	r0, [pc, #4]	@ (8003fa0 <__sfp_lock_release+0x8>)
 8003f9a:	f000 b9fb 	b.w	8004394 <__retarget_lock_release_recursive>
 8003f9e:	bf00      	nop
 8003fa0:	20001a95 	.word	0x20001a95

08003fa4 <__sinit>:
 8003fa4:	b510      	push	{r4, lr}
 8003fa6:	4604      	mov	r4, r0
 8003fa8:	f7ff fff0 	bl	8003f8c <__sfp_lock_acquire>
 8003fac:	6a23      	ldr	r3, [r4, #32]
 8003fae:	b11b      	cbz	r3, 8003fb8 <__sinit+0x14>
 8003fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fb4:	f7ff bff0 	b.w	8003f98 <__sfp_lock_release>
 8003fb8:	4b04      	ldr	r3, [pc, #16]	@ (8003fcc <__sinit+0x28>)
 8003fba:	6223      	str	r3, [r4, #32]
 8003fbc:	4b04      	ldr	r3, [pc, #16]	@ (8003fd0 <__sinit+0x2c>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d1f5      	bne.n	8003fb0 <__sinit+0xc>
 8003fc4:	f7ff ffc4 	bl	8003f50 <global_stdio_init.part.0>
 8003fc8:	e7f2      	b.n	8003fb0 <__sinit+0xc>
 8003fca:	bf00      	nop
 8003fcc:	08003f11 	.word	0x08003f11
 8003fd0:	20001a8c 	.word	0x20001a8c

08003fd4 <_fwalk_sglue>:
 8003fd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fd8:	4607      	mov	r7, r0
 8003fda:	4688      	mov	r8, r1
 8003fdc:	4614      	mov	r4, r2
 8003fde:	2600      	movs	r6, #0
 8003fe0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003fe4:	f1b9 0901 	subs.w	r9, r9, #1
 8003fe8:	d505      	bpl.n	8003ff6 <_fwalk_sglue+0x22>
 8003fea:	6824      	ldr	r4, [r4, #0]
 8003fec:	2c00      	cmp	r4, #0
 8003fee:	d1f7      	bne.n	8003fe0 <_fwalk_sglue+0xc>
 8003ff0:	4630      	mov	r0, r6
 8003ff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ff6:	89ab      	ldrh	r3, [r5, #12]
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d907      	bls.n	800400c <_fwalk_sglue+0x38>
 8003ffc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004000:	3301      	adds	r3, #1
 8004002:	d003      	beq.n	800400c <_fwalk_sglue+0x38>
 8004004:	4629      	mov	r1, r5
 8004006:	4638      	mov	r0, r7
 8004008:	47c0      	blx	r8
 800400a:	4306      	orrs	r6, r0
 800400c:	3568      	adds	r5, #104	@ 0x68
 800400e:	e7e9      	b.n	8003fe4 <_fwalk_sglue+0x10>

08004010 <iprintf>:
 8004010:	b40f      	push	{r0, r1, r2, r3}
 8004012:	b507      	push	{r0, r1, r2, lr}
 8004014:	4906      	ldr	r1, [pc, #24]	@ (8004030 <iprintf+0x20>)
 8004016:	ab04      	add	r3, sp, #16
 8004018:	6808      	ldr	r0, [r1, #0]
 800401a:	f853 2b04 	ldr.w	r2, [r3], #4
 800401e:	6881      	ldr	r1, [r0, #8]
 8004020:	9301      	str	r3, [sp, #4]
 8004022:	f000 fadb 	bl	80045dc <_vfiprintf_r>
 8004026:	b003      	add	sp, #12
 8004028:	f85d eb04 	ldr.w	lr, [sp], #4
 800402c:	b004      	add	sp, #16
 800402e:	4770      	bx	lr
 8004030:	20000020 	.word	0x20000020

08004034 <_puts_r>:
 8004034:	6a03      	ldr	r3, [r0, #32]
 8004036:	b570      	push	{r4, r5, r6, lr}
 8004038:	6884      	ldr	r4, [r0, #8]
 800403a:	4605      	mov	r5, r0
 800403c:	460e      	mov	r6, r1
 800403e:	b90b      	cbnz	r3, 8004044 <_puts_r+0x10>
 8004040:	f7ff ffb0 	bl	8003fa4 <__sinit>
 8004044:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004046:	07db      	lsls	r3, r3, #31
 8004048:	d405      	bmi.n	8004056 <_puts_r+0x22>
 800404a:	89a3      	ldrh	r3, [r4, #12]
 800404c:	0598      	lsls	r0, r3, #22
 800404e:	d402      	bmi.n	8004056 <_puts_r+0x22>
 8004050:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004052:	f000 f99e 	bl	8004392 <__retarget_lock_acquire_recursive>
 8004056:	89a3      	ldrh	r3, [r4, #12]
 8004058:	0719      	lsls	r1, r3, #28
 800405a:	d502      	bpl.n	8004062 <_puts_r+0x2e>
 800405c:	6923      	ldr	r3, [r4, #16]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d135      	bne.n	80040ce <_puts_r+0x9a>
 8004062:	4621      	mov	r1, r4
 8004064:	4628      	mov	r0, r5
 8004066:	f000 f8c5 	bl	80041f4 <__swsetup_r>
 800406a:	b380      	cbz	r0, 80040ce <_puts_r+0x9a>
 800406c:	f04f 35ff 	mov.w	r5, #4294967295
 8004070:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004072:	07da      	lsls	r2, r3, #31
 8004074:	d405      	bmi.n	8004082 <_puts_r+0x4e>
 8004076:	89a3      	ldrh	r3, [r4, #12]
 8004078:	059b      	lsls	r3, r3, #22
 800407a:	d402      	bmi.n	8004082 <_puts_r+0x4e>
 800407c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800407e:	f000 f989 	bl	8004394 <__retarget_lock_release_recursive>
 8004082:	4628      	mov	r0, r5
 8004084:	bd70      	pop	{r4, r5, r6, pc}
 8004086:	2b00      	cmp	r3, #0
 8004088:	da04      	bge.n	8004094 <_puts_r+0x60>
 800408a:	69a2      	ldr	r2, [r4, #24]
 800408c:	429a      	cmp	r2, r3
 800408e:	dc17      	bgt.n	80040c0 <_puts_r+0x8c>
 8004090:	290a      	cmp	r1, #10
 8004092:	d015      	beq.n	80040c0 <_puts_r+0x8c>
 8004094:	6823      	ldr	r3, [r4, #0]
 8004096:	1c5a      	adds	r2, r3, #1
 8004098:	6022      	str	r2, [r4, #0]
 800409a:	7019      	strb	r1, [r3, #0]
 800409c:	68a3      	ldr	r3, [r4, #8]
 800409e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80040a2:	3b01      	subs	r3, #1
 80040a4:	60a3      	str	r3, [r4, #8]
 80040a6:	2900      	cmp	r1, #0
 80040a8:	d1ed      	bne.n	8004086 <_puts_r+0x52>
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	da11      	bge.n	80040d2 <_puts_r+0x9e>
 80040ae:	4622      	mov	r2, r4
 80040b0:	210a      	movs	r1, #10
 80040b2:	4628      	mov	r0, r5
 80040b4:	f000 f85f 	bl	8004176 <__swbuf_r>
 80040b8:	3001      	adds	r0, #1
 80040ba:	d0d7      	beq.n	800406c <_puts_r+0x38>
 80040bc:	250a      	movs	r5, #10
 80040be:	e7d7      	b.n	8004070 <_puts_r+0x3c>
 80040c0:	4622      	mov	r2, r4
 80040c2:	4628      	mov	r0, r5
 80040c4:	f000 f857 	bl	8004176 <__swbuf_r>
 80040c8:	3001      	adds	r0, #1
 80040ca:	d1e7      	bne.n	800409c <_puts_r+0x68>
 80040cc:	e7ce      	b.n	800406c <_puts_r+0x38>
 80040ce:	3e01      	subs	r6, #1
 80040d0:	e7e4      	b.n	800409c <_puts_r+0x68>
 80040d2:	6823      	ldr	r3, [r4, #0]
 80040d4:	1c5a      	adds	r2, r3, #1
 80040d6:	6022      	str	r2, [r4, #0]
 80040d8:	220a      	movs	r2, #10
 80040da:	701a      	strb	r2, [r3, #0]
 80040dc:	e7ee      	b.n	80040bc <_puts_r+0x88>
	...

080040e0 <puts>:
 80040e0:	4b02      	ldr	r3, [pc, #8]	@ (80040ec <puts+0xc>)
 80040e2:	4601      	mov	r1, r0
 80040e4:	6818      	ldr	r0, [r3, #0]
 80040e6:	f7ff bfa5 	b.w	8004034 <_puts_r>
 80040ea:	bf00      	nop
 80040ec:	20000020 	.word	0x20000020

080040f0 <__sread>:
 80040f0:	b510      	push	{r4, lr}
 80040f2:	460c      	mov	r4, r1
 80040f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040f8:	f000 f8fc 	bl	80042f4 <_read_r>
 80040fc:	2800      	cmp	r0, #0
 80040fe:	bfab      	itete	ge
 8004100:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004102:	89a3      	ldrhlt	r3, [r4, #12]
 8004104:	181b      	addge	r3, r3, r0
 8004106:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800410a:	bfac      	ite	ge
 800410c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800410e:	81a3      	strhlt	r3, [r4, #12]
 8004110:	bd10      	pop	{r4, pc}

08004112 <__swrite>:
 8004112:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004116:	461f      	mov	r7, r3
 8004118:	898b      	ldrh	r3, [r1, #12]
 800411a:	05db      	lsls	r3, r3, #23
 800411c:	4605      	mov	r5, r0
 800411e:	460c      	mov	r4, r1
 8004120:	4616      	mov	r6, r2
 8004122:	d505      	bpl.n	8004130 <__swrite+0x1e>
 8004124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004128:	2302      	movs	r3, #2
 800412a:	2200      	movs	r2, #0
 800412c:	f000 f8d0 	bl	80042d0 <_lseek_r>
 8004130:	89a3      	ldrh	r3, [r4, #12]
 8004132:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004136:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800413a:	81a3      	strh	r3, [r4, #12]
 800413c:	4632      	mov	r2, r6
 800413e:	463b      	mov	r3, r7
 8004140:	4628      	mov	r0, r5
 8004142:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004146:	f000 b8e7 	b.w	8004318 <_write_r>

0800414a <__sseek>:
 800414a:	b510      	push	{r4, lr}
 800414c:	460c      	mov	r4, r1
 800414e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004152:	f000 f8bd 	bl	80042d0 <_lseek_r>
 8004156:	1c43      	adds	r3, r0, #1
 8004158:	89a3      	ldrh	r3, [r4, #12]
 800415a:	bf15      	itete	ne
 800415c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800415e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004162:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004166:	81a3      	strheq	r3, [r4, #12]
 8004168:	bf18      	it	ne
 800416a:	81a3      	strhne	r3, [r4, #12]
 800416c:	bd10      	pop	{r4, pc}

0800416e <__sclose>:
 800416e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004172:	f000 b89d 	b.w	80042b0 <_close_r>

08004176 <__swbuf_r>:
 8004176:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004178:	460e      	mov	r6, r1
 800417a:	4614      	mov	r4, r2
 800417c:	4605      	mov	r5, r0
 800417e:	b118      	cbz	r0, 8004188 <__swbuf_r+0x12>
 8004180:	6a03      	ldr	r3, [r0, #32]
 8004182:	b90b      	cbnz	r3, 8004188 <__swbuf_r+0x12>
 8004184:	f7ff ff0e 	bl	8003fa4 <__sinit>
 8004188:	69a3      	ldr	r3, [r4, #24]
 800418a:	60a3      	str	r3, [r4, #8]
 800418c:	89a3      	ldrh	r3, [r4, #12]
 800418e:	071a      	lsls	r2, r3, #28
 8004190:	d501      	bpl.n	8004196 <__swbuf_r+0x20>
 8004192:	6923      	ldr	r3, [r4, #16]
 8004194:	b943      	cbnz	r3, 80041a8 <__swbuf_r+0x32>
 8004196:	4621      	mov	r1, r4
 8004198:	4628      	mov	r0, r5
 800419a:	f000 f82b 	bl	80041f4 <__swsetup_r>
 800419e:	b118      	cbz	r0, 80041a8 <__swbuf_r+0x32>
 80041a0:	f04f 37ff 	mov.w	r7, #4294967295
 80041a4:	4638      	mov	r0, r7
 80041a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041a8:	6823      	ldr	r3, [r4, #0]
 80041aa:	6922      	ldr	r2, [r4, #16]
 80041ac:	1a98      	subs	r0, r3, r2
 80041ae:	6963      	ldr	r3, [r4, #20]
 80041b0:	b2f6      	uxtb	r6, r6
 80041b2:	4283      	cmp	r3, r0
 80041b4:	4637      	mov	r7, r6
 80041b6:	dc05      	bgt.n	80041c4 <__swbuf_r+0x4e>
 80041b8:	4621      	mov	r1, r4
 80041ba:	4628      	mov	r0, r5
 80041bc:	f000 fd38 	bl	8004c30 <_fflush_r>
 80041c0:	2800      	cmp	r0, #0
 80041c2:	d1ed      	bne.n	80041a0 <__swbuf_r+0x2a>
 80041c4:	68a3      	ldr	r3, [r4, #8]
 80041c6:	3b01      	subs	r3, #1
 80041c8:	60a3      	str	r3, [r4, #8]
 80041ca:	6823      	ldr	r3, [r4, #0]
 80041cc:	1c5a      	adds	r2, r3, #1
 80041ce:	6022      	str	r2, [r4, #0]
 80041d0:	701e      	strb	r6, [r3, #0]
 80041d2:	6962      	ldr	r2, [r4, #20]
 80041d4:	1c43      	adds	r3, r0, #1
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d004      	beq.n	80041e4 <__swbuf_r+0x6e>
 80041da:	89a3      	ldrh	r3, [r4, #12]
 80041dc:	07db      	lsls	r3, r3, #31
 80041de:	d5e1      	bpl.n	80041a4 <__swbuf_r+0x2e>
 80041e0:	2e0a      	cmp	r6, #10
 80041e2:	d1df      	bne.n	80041a4 <__swbuf_r+0x2e>
 80041e4:	4621      	mov	r1, r4
 80041e6:	4628      	mov	r0, r5
 80041e8:	f000 fd22 	bl	8004c30 <_fflush_r>
 80041ec:	2800      	cmp	r0, #0
 80041ee:	d0d9      	beq.n	80041a4 <__swbuf_r+0x2e>
 80041f0:	e7d6      	b.n	80041a0 <__swbuf_r+0x2a>
	...

080041f4 <__swsetup_r>:
 80041f4:	b538      	push	{r3, r4, r5, lr}
 80041f6:	4b29      	ldr	r3, [pc, #164]	@ (800429c <__swsetup_r+0xa8>)
 80041f8:	4605      	mov	r5, r0
 80041fa:	6818      	ldr	r0, [r3, #0]
 80041fc:	460c      	mov	r4, r1
 80041fe:	b118      	cbz	r0, 8004208 <__swsetup_r+0x14>
 8004200:	6a03      	ldr	r3, [r0, #32]
 8004202:	b90b      	cbnz	r3, 8004208 <__swsetup_r+0x14>
 8004204:	f7ff fece 	bl	8003fa4 <__sinit>
 8004208:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800420c:	0719      	lsls	r1, r3, #28
 800420e:	d422      	bmi.n	8004256 <__swsetup_r+0x62>
 8004210:	06da      	lsls	r2, r3, #27
 8004212:	d407      	bmi.n	8004224 <__swsetup_r+0x30>
 8004214:	2209      	movs	r2, #9
 8004216:	602a      	str	r2, [r5, #0]
 8004218:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800421c:	81a3      	strh	r3, [r4, #12]
 800421e:	f04f 30ff 	mov.w	r0, #4294967295
 8004222:	e033      	b.n	800428c <__swsetup_r+0x98>
 8004224:	0758      	lsls	r0, r3, #29
 8004226:	d512      	bpl.n	800424e <__swsetup_r+0x5a>
 8004228:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800422a:	b141      	cbz	r1, 800423e <__swsetup_r+0x4a>
 800422c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004230:	4299      	cmp	r1, r3
 8004232:	d002      	beq.n	800423a <__swsetup_r+0x46>
 8004234:	4628      	mov	r0, r5
 8004236:	f000 f8af 	bl	8004398 <_free_r>
 800423a:	2300      	movs	r3, #0
 800423c:	6363      	str	r3, [r4, #52]	@ 0x34
 800423e:	89a3      	ldrh	r3, [r4, #12]
 8004240:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004244:	81a3      	strh	r3, [r4, #12]
 8004246:	2300      	movs	r3, #0
 8004248:	6063      	str	r3, [r4, #4]
 800424a:	6923      	ldr	r3, [r4, #16]
 800424c:	6023      	str	r3, [r4, #0]
 800424e:	89a3      	ldrh	r3, [r4, #12]
 8004250:	f043 0308 	orr.w	r3, r3, #8
 8004254:	81a3      	strh	r3, [r4, #12]
 8004256:	6923      	ldr	r3, [r4, #16]
 8004258:	b94b      	cbnz	r3, 800426e <__swsetup_r+0x7a>
 800425a:	89a3      	ldrh	r3, [r4, #12]
 800425c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004260:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004264:	d003      	beq.n	800426e <__swsetup_r+0x7a>
 8004266:	4621      	mov	r1, r4
 8004268:	4628      	mov	r0, r5
 800426a:	f000 fd2f 	bl	8004ccc <__smakebuf_r>
 800426e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004272:	f013 0201 	ands.w	r2, r3, #1
 8004276:	d00a      	beq.n	800428e <__swsetup_r+0x9a>
 8004278:	2200      	movs	r2, #0
 800427a:	60a2      	str	r2, [r4, #8]
 800427c:	6962      	ldr	r2, [r4, #20]
 800427e:	4252      	negs	r2, r2
 8004280:	61a2      	str	r2, [r4, #24]
 8004282:	6922      	ldr	r2, [r4, #16]
 8004284:	b942      	cbnz	r2, 8004298 <__swsetup_r+0xa4>
 8004286:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800428a:	d1c5      	bne.n	8004218 <__swsetup_r+0x24>
 800428c:	bd38      	pop	{r3, r4, r5, pc}
 800428e:	0799      	lsls	r1, r3, #30
 8004290:	bf58      	it	pl
 8004292:	6962      	ldrpl	r2, [r4, #20]
 8004294:	60a2      	str	r2, [r4, #8]
 8004296:	e7f4      	b.n	8004282 <__swsetup_r+0x8e>
 8004298:	2000      	movs	r0, #0
 800429a:	e7f7      	b.n	800428c <__swsetup_r+0x98>
 800429c:	20000020 	.word	0x20000020

080042a0 <memset>:
 80042a0:	4402      	add	r2, r0
 80042a2:	4603      	mov	r3, r0
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d100      	bne.n	80042aa <memset+0xa>
 80042a8:	4770      	bx	lr
 80042aa:	f803 1b01 	strb.w	r1, [r3], #1
 80042ae:	e7f9      	b.n	80042a4 <memset+0x4>

080042b0 <_close_r>:
 80042b0:	b538      	push	{r3, r4, r5, lr}
 80042b2:	4d06      	ldr	r5, [pc, #24]	@ (80042cc <_close_r+0x1c>)
 80042b4:	2300      	movs	r3, #0
 80042b6:	4604      	mov	r4, r0
 80042b8:	4608      	mov	r0, r1
 80042ba:	602b      	str	r3, [r5, #0]
 80042bc:	f7ff fc22 	bl	8003b04 <_close>
 80042c0:	1c43      	adds	r3, r0, #1
 80042c2:	d102      	bne.n	80042ca <_close_r+0x1a>
 80042c4:	682b      	ldr	r3, [r5, #0]
 80042c6:	b103      	cbz	r3, 80042ca <_close_r+0x1a>
 80042c8:	6023      	str	r3, [r4, #0]
 80042ca:	bd38      	pop	{r3, r4, r5, pc}
 80042cc:	20001a90 	.word	0x20001a90

080042d0 <_lseek_r>:
 80042d0:	b538      	push	{r3, r4, r5, lr}
 80042d2:	4d07      	ldr	r5, [pc, #28]	@ (80042f0 <_lseek_r+0x20>)
 80042d4:	4604      	mov	r4, r0
 80042d6:	4608      	mov	r0, r1
 80042d8:	4611      	mov	r1, r2
 80042da:	2200      	movs	r2, #0
 80042dc:	602a      	str	r2, [r5, #0]
 80042de:	461a      	mov	r2, r3
 80042e0:	f7ff fbd1 	bl	8003a86 <_lseek>
 80042e4:	1c43      	adds	r3, r0, #1
 80042e6:	d102      	bne.n	80042ee <_lseek_r+0x1e>
 80042e8:	682b      	ldr	r3, [r5, #0]
 80042ea:	b103      	cbz	r3, 80042ee <_lseek_r+0x1e>
 80042ec:	6023      	str	r3, [r4, #0]
 80042ee:	bd38      	pop	{r3, r4, r5, pc}
 80042f0:	20001a90 	.word	0x20001a90

080042f4 <_read_r>:
 80042f4:	b538      	push	{r3, r4, r5, lr}
 80042f6:	4d07      	ldr	r5, [pc, #28]	@ (8004314 <_read_r+0x20>)
 80042f8:	4604      	mov	r4, r0
 80042fa:	4608      	mov	r0, r1
 80042fc:	4611      	mov	r1, r2
 80042fe:	2200      	movs	r2, #0
 8004300:	602a      	str	r2, [r5, #0]
 8004302:	461a      	mov	r2, r3
 8004304:	f7ff fb69 	bl	80039da <_read>
 8004308:	1c43      	adds	r3, r0, #1
 800430a:	d102      	bne.n	8004312 <_read_r+0x1e>
 800430c:	682b      	ldr	r3, [r5, #0]
 800430e:	b103      	cbz	r3, 8004312 <_read_r+0x1e>
 8004310:	6023      	str	r3, [r4, #0]
 8004312:	bd38      	pop	{r3, r4, r5, pc}
 8004314:	20001a90 	.word	0x20001a90

08004318 <_write_r>:
 8004318:	b538      	push	{r3, r4, r5, lr}
 800431a:	4d07      	ldr	r5, [pc, #28]	@ (8004338 <_write_r+0x20>)
 800431c:	4604      	mov	r4, r0
 800431e:	4608      	mov	r0, r1
 8004320:	4611      	mov	r1, r2
 8004322:	2200      	movs	r2, #0
 8004324:	602a      	str	r2, [r5, #0]
 8004326:	461a      	mov	r2, r3
 8004328:	f7ff fbbf 	bl	8003aaa <_write>
 800432c:	1c43      	adds	r3, r0, #1
 800432e:	d102      	bne.n	8004336 <_write_r+0x1e>
 8004330:	682b      	ldr	r3, [r5, #0]
 8004332:	b103      	cbz	r3, 8004336 <_write_r+0x1e>
 8004334:	6023      	str	r3, [r4, #0]
 8004336:	bd38      	pop	{r3, r4, r5, pc}
 8004338:	20001a90 	.word	0x20001a90

0800433c <__errno>:
 800433c:	4b01      	ldr	r3, [pc, #4]	@ (8004344 <__errno+0x8>)
 800433e:	6818      	ldr	r0, [r3, #0]
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	20000020 	.word	0x20000020

08004348 <__libc_init_array>:
 8004348:	b570      	push	{r4, r5, r6, lr}
 800434a:	4d0d      	ldr	r5, [pc, #52]	@ (8004380 <__libc_init_array+0x38>)
 800434c:	4c0d      	ldr	r4, [pc, #52]	@ (8004384 <__libc_init_array+0x3c>)
 800434e:	1b64      	subs	r4, r4, r5
 8004350:	10a4      	asrs	r4, r4, #2
 8004352:	2600      	movs	r6, #0
 8004354:	42a6      	cmp	r6, r4
 8004356:	d109      	bne.n	800436c <__libc_init_array+0x24>
 8004358:	4d0b      	ldr	r5, [pc, #44]	@ (8004388 <__libc_init_array+0x40>)
 800435a:	4c0c      	ldr	r4, [pc, #48]	@ (800438c <__libc_init_array+0x44>)
 800435c:	f000 fd24 	bl	8004da8 <_init>
 8004360:	1b64      	subs	r4, r4, r5
 8004362:	10a4      	asrs	r4, r4, #2
 8004364:	2600      	movs	r6, #0
 8004366:	42a6      	cmp	r6, r4
 8004368:	d105      	bne.n	8004376 <__libc_init_array+0x2e>
 800436a:	bd70      	pop	{r4, r5, r6, pc}
 800436c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004370:	4798      	blx	r3
 8004372:	3601      	adds	r6, #1
 8004374:	e7ee      	b.n	8004354 <__libc_init_array+0xc>
 8004376:	f855 3b04 	ldr.w	r3, [r5], #4
 800437a:	4798      	blx	r3
 800437c:	3601      	adds	r6, #1
 800437e:	e7f2      	b.n	8004366 <__libc_init_array+0x1e>
 8004380:	08004e94 	.word	0x08004e94
 8004384:	08004e94 	.word	0x08004e94
 8004388:	08004e94 	.word	0x08004e94
 800438c:	08004e98 	.word	0x08004e98

08004390 <__retarget_lock_init_recursive>:
 8004390:	4770      	bx	lr

08004392 <__retarget_lock_acquire_recursive>:
 8004392:	4770      	bx	lr

08004394 <__retarget_lock_release_recursive>:
 8004394:	4770      	bx	lr
	...

08004398 <_free_r>:
 8004398:	b538      	push	{r3, r4, r5, lr}
 800439a:	4605      	mov	r5, r0
 800439c:	2900      	cmp	r1, #0
 800439e:	d041      	beq.n	8004424 <_free_r+0x8c>
 80043a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043a4:	1f0c      	subs	r4, r1, #4
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	bfb8      	it	lt
 80043aa:	18e4      	addlt	r4, r4, r3
 80043ac:	f000 f8e0 	bl	8004570 <__malloc_lock>
 80043b0:	4a1d      	ldr	r2, [pc, #116]	@ (8004428 <_free_r+0x90>)
 80043b2:	6813      	ldr	r3, [r2, #0]
 80043b4:	b933      	cbnz	r3, 80043c4 <_free_r+0x2c>
 80043b6:	6063      	str	r3, [r4, #4]
 80043b8:	6014      	str	r4, [r2, #0]
 80043ba:	4628      	mov	r0, r5
 80043bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043c0:	f000 b8dc 	b.w	800457c <__malloc_unlock>
 80043c4:	42a3      	cmp	r3, r4
 80043c6:	d908      	bls.n	80043da <_free_r+0x42>
 80043c8:	6820      	ldr	r0, [r4, #0]
 80043ca:	1821      	adds	r1, r4, r0
 80043cc:	428b      	cmp	r3, r1
 80043ce:	bf01      	itttt	eq
 80043d0:	6819      	ldreq	r1, [r3, #0]
 80043d2:	685b      	ldreq	r3, [r3, #4]
 80043d4:	1809      	addeq	r1, r1, r0
 80043d6:	6021      	streq	r1, [r4, #0]
 80043d8:	e7ed      	b.n	80043b6 <_free_r+0x1e>
 80043da:	461a      	mov	r2, r3
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	b10b      	cbz	r3, 80043e4 <_free_r+0x4c>
 80043e0:	42a3      	cmp	r3, r4
 80043e2:	d9fa      	bls.n	80043da <_free_r+0x42>
 80043e4:	6811      	ldr	r1, [r2, #0]
 80043e6:	1850      	adds	r0, r2, r1
 80043e8:	42a0      	cmp	r0, r4
 80043ea:	d10b      	bne.n	8004404 <_free_r+0x6c>
 80043ec:	6820      	ldr	r0, [r4, #0]
 80043ee:	4401      	add	r1, r0
 80043f0:	1850      	adds	r0, r2, r1
 80043f2:	4283      	cmp	r3, r0
 80043f4:	6011      	str	r1, [r2, #0]
 80043f6:	d1e0      	bne.n	80043ba <_free_r+0x22>
 80043f8:	6818      	ldr	r0, [r3, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	6053      	str	r3, [r2, #4]
 80043fe:	4408      	add	r0, r1
 8004400:	6010      	str	r0, [r2, #0]
 8004402:	e7da      	b.n	80043ba <_free_r+0x22>
 8004404:	d902      	bls.n	800440c <_free_r+0x74>
 8004406:	230c      	movs	r3, #12
 8004408:	602b      	str	r3, [r5, #0]
 800440a:	e7d6      	b.n	80043ba <_free_r+0x22>
 800440c:	6820      	ldr	r0, [r4, #0]
 800440e:	1821      	adds	r1, r4, r0
 8004410:	428b      	cmp	r3, r1
 8004412:	bf04      	itt	eq
 8004414:	6819      	ldreq	r1, [r3, #0]
 8004416:	685b      	ldreq	r3, [r3, #4]
 8004418:	6063      	str	r3, [r4, #4]
 800441a:	bf04      	itt	eq
 800441c:	1809      	addeq	r1, r1, r0
 800441e:	6021      	streq	r1, [r4, #0]
 8004420:	6054      	str	r4, [r2, #4]
 8004422:	e7ca      	b.n	80043ba <_free_r+0x22>
 8004424:	bd38      	pop	{r3, r4, r5, pc}
 8004426:	bf00      	nop
 8004428:	20001a9c 	.word	0x20001a9c

0800442c <sbrk_aligned>:
 800442c:	b570      	push	{r4, r5, r6, lr}
 800442e:	4e0f      	ldr	r6, [pc, #60]	@ (800446c <sbrk_aligned+0x40>)
 8004430:	460c      	mov	r4, r1
 8004432:	6831      	ldr	r1, [r6, #0]
 8004434:	4605      	mov	r5, r0
 8004436:	b911      	cbnz	r1, 800443e <sbrk_aligned+0x12>
 8004438:	f000 fca6 	bl	8004d88 <_sbrk_r>
 800443c:	6030      	str	r0, [r6, #0]
 800443e:	4621      	mov	r1, r4
 8004440:	4628      	mov	r0, r5
 8004442:	f000 fca1 	bl	8004d88 <_sbrk_r>
 8004446:	1c43      	adds	r3, r0, #1
 8004448:	d103      	bne.n	8004452 <sbrk_aligned+0x26>
 800444a:	f04f 34ff 	mov.w	r4, #4294967295
 800444e:	4620      	mov	r0, r4
 8004450:	bd70      	pop	{r4, r5, r6, pc}
 8004452:	1cc4      	adds	r4, r0, #3
 8004454:	f024 0403 	bic.w	r4, r4, #3
 8004458:	42a0      	cmp	r0, r4
 800445a:	d0f8      	beq.n	800444e <sbrk_aligned+0x22>
 800445c:	1a21      	subs	r1, r4, r0
 800445e:	4628      	mov	r0, r5
 8004460:	f000 fc92 	bl	8004d88 <_sbrk_r>
 8004464:	3001      	adds	r0, #1
 8004466:	d1f2      	bne.n	800444e <sbrk_aligned+0x22>
 8004468:	e7ef      	b.n	800444a <sbrk_aligned+0x1e>
 800446a:	bf00      	nop
 800446c:	20001a98 	.word	0x20001a98

08004470 <_malloc_r>:
 8004470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004474:	1ccd      	adds	r5, r1, #3
 8004476:	f025 0503 	bic.w	r5, r5, #3
 800447a:	3508      	adds	r5, #8
 800447c:	2d0c      	cmp	r5, #12
 800447e:	bf38      	it	cc
 8004480:	250c      	movcc	r5, #12
 8004482:	2d00      	cmp	r5, #0
 8004484:	4606      	mov	r6, r0
 8004486:	db01      	blt.n	800448c <_malloc_r+0x1c>
 8004488:	42a9      	cmp	r1, r5
 800448a:	d904      	bls.n	8004496 <_malloc_r+0x26>
 800448c:	230c      	movs	r3, #12
 800448e:	6033      	str	r3, [r6, #0]
 8004490:	2000      	movs	r0, #0
 8004492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004496:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800456c <_malloc_r+0xfc>
 800449a:	f000 f869 	bl	8004570 <__malloc_lock>
 800449e:	f8d8 3000 	ldr.w	r3, [r8]
 80044a2:	461c      	mov	r4, r3
 80044a4:	bb44      	cbnz	r4, 80044f8 <_malloc_r+0x88>
 80044a6:	4629      	mov	r1, r5
 80044a8:	4630      	mov	r0, r6
 80044aa:	f7ff ffbf 	bl	800442c <sbrk_aligned>
 80044ae:	1c43      	adds	r3, r0, #1
 80044b0:	4604      	mov	r4, r0
 80044b2:	d158      	bne.n	8004566 <_malloc_r+0xf6>
 80044b4:	f8d8 4000 	ldr.w	r4, [r8]
 80044b8:	4627      	mov	r7, r4
 80044ba:	2f00      	cmp	r7, #0
 80044bc:	d143      	bne.n	8004546 <_malloc_r+0xd6>
 80044be:	2c00      	cmp	r4, #0
 80044c0:	d04b      	beq.n	800455a <_malloc_r+0xea>
 80044c2:	6823      	ldr	r3, [r4, #0]
 80044c4:	4639      	mov	r1, r7
 80044c6:	4630      	mov	r0, r6
 80044c8:	eb04 0903 	add.w	r9, r4, r3
 80044cc:	f000 fc5c 	bl	8004d88 <_sbrk_r>
 80044d0:	4581      	cmp	r9, r0
 80044d2:	d142      	bne.n	800455a <_malloc_r+0xea>
 80044d4:	6821      	ldr	r1, [r4, #0]
 80044d6:	1a6d      	subs	r5, r5, r1
 80044d8:	4629      	mov	r1, r5
 80044da:	4630      	mov	r0, r6
 80044dc:	f7ff ffa6 	bl	800442c <sbrk_aligned>
 80044e0:	3001      	adds	r0, #1
 80044e2:	d03a      	beq.n	800455a <_malloc_r+0xea>
 80044e4:	6823      	ldr	r3, [r4, #0]
 80044e6:	442b      	add	r3, r5
 80044e8:	6023      	str	r3, [r4, #0]
 80044ea:	f8d8 3000 	ldr.w	r3, [r8]
 80044ee:	685a      	ldr	r2, [r3, #4]
 80044f0:	bb62      	cbnz	r2, 800454c <_malloc_r+0xdc>
 80044f2:	f8c8 7000 	str.w	r7, [r8]
 80044f6:	e00f      	b.n	8004518 <_malloc_r+0xa8>
 80044f8:	6822      	ldr	r2, [r4, #0]
 80044fa:	1b52      	subs	r2, r2, r5
 80044fc:	d420      	bmi.n	8004540 <_malloc_r+0xd0>
 80044fe:	2a0b      	cmp	r2, #11
 8004500:	d917      	bls.n	8004532 <_malloc_r+0xc2>
 8004502:	1961      	adds	r1, r4, r5
 8004504:	42a3      	cmp	r3, r4
 8004506:	6025      	str	r5, [r4, #0]
 8004508:	bf18      	it	ne
 800450a:	6059      	strne	r1, [r3, #4]
 800450c:	6863      	ldr	r3, [r4, #4]
 800450e:	bf08      	it	eq
 8004510:	f8c8 1000 	streq.w	r1, [r8]
 8004514:	5162      	str	r2, [r4, r5]
 8004516:	604b      	str	r3, [r1, #4]
 8004518:	4630      	mov	r0, r6
 800451a:	f000 f82f 	bl	800457c <__malloc_unlock>
 800451e:	f104 000b 	add.w	r0, r4, #11
 8004522:	1d23      	adds	r3, r4, #4
 8004524:	f020 0007 	bic.w	r0, r0, #7
 8004528:	1ac2      	subs	r2, r0, r3
 800452a:	bf1c      	itt	ne
 800452c:	1a1b      	subne	r3, r3, r0
 800452e:	50a3      	strne	r3, [r4, r2]
 8004530:	e7af      	b.n	8004492 <_malloc_r+0x22>
 8004532:	6862      	ldr	r2, [r4, #4]
 8004534:	42a3      	cmp	r3, r4
 8004536:	bf0c      	ite	eq
 8004538:	f8c8 2000 	streq.w	r2, [r8]
 800453c:	605a      	strne	r2, [r3, #4]
 800453e:	e7eb      	b.n	8004518 <_malloc_r+0xa8>
 8004540:	4623      	mov	r3, r4
 8004542:	6864      	ldr	r4, [r4, #4]
 8004544:	e7ae      	b.n	80044a4 <_malloc_r+0x34>
 8004546:	463c      	mov	r4, r7
 8004548:	687f      	ldr	r7, [r7, #4]
 800454a:	e7b6      	b.n	80044ba <_malloc_r+0x4a>
 800454c:	461a      	mov	r2, r3
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	42a3      	cmp	r3, r4
 8004552:	d1fb      	bne.n	800454c <_malloc_r+0xdc>
 8004554:	2300      	movs	r3, #0
 8004556:	6053      	str	r3, [r2, #4]
 8004558:	e7de      	b.n	8004518 <_malloc_r+0xa8>
 800455a:	230c      	movs	r3, #12
 800455c:	6033      	str	r3, [r6, #0]
 800455e:	4630      	mov	r0, r6
 8004560:	f000 f80c 	bl	800457c <__malloc_unlock>
 8004564:	e794      	b.n	8004490 <_malloc_r+0x20>
 8004566:	6005      	str	r5, [r0, #0]
 8004568:	e7d6      	b.n	8004518 <_malloc_r+0xa8>
 800456a:	bf00      	nop
 800456c:	20001a9c 	.word	0x20001a9c

08004570 <__malloc_lock>:
 8004570:	4801      	ldr	r0, [pc, #4]	@ (8004578 <__malloc_lock+0x8>)
 8004572:	f7ff bf0e 	b.w	8004392 <__retarget_lock_acquire_recursive>
 8004576:	bf00      	nop
 8004578:	20001a94 	.word	0x20001a94

0800457c <__malloc_unlock>:
 800457c:	4801      	ldr	r0, [pc, #4]	@ (8004584 <__malloc_unlock+0x8>)
 800457e:	f7ff bf09 	b.w	8004394 <__retarget_lock_release_recursive>
 8004582:	bf00      	nop
 8004584:	20001a94 	.word	0x20001a94

08004588 <__sfputc_r>:
 8004588:	6893      	ldr	r3, [r2, #8]
 800458a:	3b01      	subs	r3, #1
 800458c:	2b00      	cmp	r3, #0
 800458e:	b410      	push	{r4}
 8004590:	6093      	str	r3, [r2, #8]
 8004592:	da08      	bge.n	80045a6 <__sfputc_r+0x1e>
 8004594:	6994      	ldr	r4, [r2, #24]
 8004596:	42a3      	cmp	r3, r4
 8004598:	db01      	blt.n	800459e <__sfputc_r+0x16>
 800459a:	290a      	cmp	r1, #10
 800459c:	d103      	bne.n	80045a6 <__sfputc_r+0x1e>
 800459e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80045a2:	f7ff bde8 	b.w	8004176 <__swbuf_r>
 80045a6:	6813      	ldr	r3, [r2, #0]
 80045a8:	1c58      	adds	r0, r3, #1
 80045aa:	6010      	str	r0, [r2, #0]
 80045ac:	7019      	strb	r1, [r3, #0]
 80045ae:	4608      	mov	r0, r1
 80045b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80045b4:	4770      	bx	lr

080045b6 <__sfputs_r>:
 80045b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045b8:	4606      	mov	r6, r0
 80045ba:	460f      	mov	r7, r1
 80045bc:	4614      	mov	r4, r2
 80045be:	18d5      	adds	r5, r2, r3
 80045c0:	42ac      	cmp	r4, r5
 80045c2:	d101      	bne.n	80045c8 <__sfputs_r+0x12>
 80045c4:	2000      	movs	r0, #0
 80045c6:	e007      	b.n	80045d8 <__sfputs_r+0x22>
 80045c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045cc:	463a      	mov	r2, r7
 80045ce:	4630      	mov	r0, r6
 80045d0:	f7ff ffda 	bl	8004588 <__sfputc_r>
 80045d4:	1c43      	adds	r3, r0, #1
 80045d6:	d1f3      	bne.n	80045c0 <__sfputs_r+0xa>
 80045d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080045dc <_vfiprintf_r>:
 80045dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045e0:	460d      	mov	r5, r1
 80045e2:	b09d      	sub	sp, #116	@ 0x74
 80045e4:	4614      	mov	r4, r2
 80045e6:	4698      	mov	r8, r3
 80045e8:	4606      	mov	r6, r0
 80045ea:	b118      	cbz	r0, 80045f4 <_vfiprintf_r+0x18>
 80045ec:	6a03      	ldr	r3, [r0, #32]
 80045ee:	b90b      	cbnz	r3, 80045f4 <_vfiprintf_r+0x18>
 80045f0:	f7ff fcd8 	bl	8003fa4 <__sinit>
 80045f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80045f6:	07d9      	lsls	r1, r3, #31
 80045f8:	d405      	bmi.n	8004606 <_vfiprintf_r+0x2a>
 80045fa:	89ab      	ldrh	r3, [r5, #12]
 80045fc:	059a      	lsls	r2, r3, #22
 80045fe:	d402      	bmi.n	8004606 <_vfiprintf_r+0x2a>
 8004600:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004602:	f7ff fec6 	bl	8004392 <__retarget_lock_acquire_recursive>
 8004606:	89ab      	ldrh	r3, [r5, #12]
 8004608:	071b      	lsls	r3, r3, #28
 800460a:	d501      	bpl.n	8004610 <_vfiprintf_r+0x34>
 800460c:	692b      	ldr	r3, [r5, #16]
 800460e:	b99b      	cbnz	r3, 8004638 <_vfiprintf_r+0x5c>
 8004610:	4629      	mov	r1, r5
 8004612:	4630      	mov	r0, r6
 8004614:	f7ff fdee 	bl	80041f4 <__swsetup_r>
 8004618:	b170      	cbz	r0, 8004638 <_vfiprintf_r+0x5c>
 800461a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800461c:	07dc      	lsls	r4, r3, #31
 800461e:	d504      	bpl.n	800462a <_vfiprintf_r+0x4e>
 8004620:	f04f 30ff 	mov.w	r0, #4294967295
 8004624:	b01d      	add	sp, #116	@ 0x74
 8004626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800462a:	89ab      	ldrh	r3, [r5, #12]
 800462c:	0598      	lsls	r0, r3, #22
 800462e:	d4f7      	bmi.n	8004620 <_vfiprintf_r+0x44>
 8004630:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004632:	f7ff feaf 	bl	8004394 <__retarget_lock_release_recursive>
 8004636:	e7f3      	b.n	8004620 <_vfiprintf_r+0x44>
 8004638:	2300      	movs	r3, #0
 800463a:	9309      	str	r3, [sp, #36]	@ 0x24
 800463c:	2320      	movs	r3, #32
 800463e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004642:	f8cd 800c 	str.w	r8, [sp, #12]
 8004646:	2330      	movs	r3, #48	@ 0x30
 8004648:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80047f8 <_vfiprintf_r+0x21c>
 800464c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004650:	f04f 0901 	mov.w	r9, #1
 8004654:	4623      	mov	r3, r4
 8004656:	469a      	mov	sl, r3
 8004658:	f813 2b01 	ldrb.w	r2, [r3], #1
 800465c:	b10a      	cbz	r2, 8004662 <_vfiprintf_r+0x86>
 800465e:	2a25      	cmp	r2, #37	@ 0x25
 8004660:	d1f9      	bne.n	8004656 <_vfiprintf_r+0x7a>
 8004662:	ebba 0b04 	subs.w	fp, sl, r4
 8004666:	d00b      	beq.n	8004680 <_vfiprintf_r+0xa4>
 8004668:	465b      	mov	r3, fp
 800466a:	4622      	mov	r2, r4
 800466c:	4629      	mov	r1, r5
 800466e:	4630      	mov	r0, r6
 8004670:	f7ff ffa1 	bl	80045b6 <__sfputs_r>
 8004674:	3001      	adds	r0, #1
 8004676:	f000 80a7 	beq.w	80047c8 <_vfiprintf_r+0x1ec>
 800467a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800467c:	445a      	add	r2, fp
 800467e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004680:	f89a 3000 	ldrb.w	r3, [sl]
 8004684:	2b00      	cmp	r3, #0
 8004686:	f000 809f 	beq.w	80047c8 <_vfiprintf_r+0x1ec>
 800468a:	2300      	movs	r3, #0
 800468c:	f04f 32ff 	mov.w	r2, #4294967295
 8004690:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004694:	f10a 0a01 	add.w	sl, sl, #1
 8004698:	9304      	str	r3, [sp, #16]
 800469a:	9307      	str	r3, [sp, #28]
 800469c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80046a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80046a2:	4654      	mov	r4, sl
 80046a4:	2205      	movs	r2, #5
 80046a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046aa:	4853      	ldr	r0, [pc, #332]	@ (80047f8 <_vfiprintf_r+0x21c>)
 80046ac:	f7fb fda0 	bl	80001f0 <memchr>
 80046b0:	9a04      	ldr	r2, [sp, #16]
 80046b2:	b9d8      	cbnz	r0, 80046ec <_vfiprintf_r+0x110>
 80046b4:	06d1      	lsls	r1, r2, #27
 80046b6:	bf44      	itt	mi
 80046b8:	2320      	movmi	r3, #32
 80046ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80046be:	0713      	lsls	r3, r2, #28
 80046c0:	bf44      	itt	mi
 80046c2:	232b      	movmi	r3, #43	@ 0x2b
 80046c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80046c8:	f89a 3000 	ldrb.w	r3, [sl]
 80046cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80046ce:	d015      	beq.n	80046fc <_vfiprintf_r+0x120>
 80046d0:	9a07      	ldr	r2, [sp, #28]
 80046d2:	4654      	mov	r4, sl
 80046d4:	2000      	movs	r0, #0
 80046d6:	f04f 0c0a 	mov.w	ip, #10
 80046da:	4621      	mov	r1, r4
 80046dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80046e0:	3b30      	subs	r3, #48	@ 0x30
 80046e2:	2b09      	cmp	r3, #9
 80046e4:	d94b      	bls.n	800477e <_vfiprintf_r+0x1a2>
 80046e6:	b1b0      	cbz	r0, 8004716 <_vfiprintf_r+0x13a>
 80046e8:	9207      	str	r2, [sp, #28]
 80046ea:	e014      	b.n	8004716 <_vfiprintf_r+0x13a>
 80046ec:	eba0 0308 	sub.w	r3, r0, r8
 80046f0:	fa09 f303 	lsl.w	r3, r9, r3
 80046f4:	4313      	orrs	r3, r2
 80046f6:	9304      	str	r3, [sp, #16]
 80046f8:	46a2      	mov	sl, r4
 80046fa:	e7d2      	b.n	80046a2 <_vfiprintf_r+0xc6>
 80046fc:	9b03      	ldr	r3, [sp, #12]
 80046fe:	1d19      	adds	r1, r3, #4
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	9103      	str	r1, [sp, #12]
 8004704:	2b00      	cmp	r3, #0
 8004706:	bfbb      	ittet	lt
 8004708:	425b      	neglt	r3, r3
 800470a:	f042 0202 	orrlt.w	r2, r2, #2
 800470e:	9307      	strge	r3, [sp, #28]
 8004710:	9307      	strlt	r3, [sp, #28]
 8004712:	bfb8      	it	lt
 8004714:	9204      	strlt	r2, [sp, #16]
 8004716:	7823      	ldrb	r3, [r4, #0]
 8004718:	2b2e      	cmp	r3, #46	@ 0x2e
 800471a:	d10a      	bne.n	8004732 <_vfiprintf_r+0x156>
 800471c:	7863      	ldrb	r3, [r4, #1]
 800471e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004720:	d132      	bne.n	8004788 <_vfiprintf_r+0x1ac>
 8004722:	9b03      	ldr	r3, [sp, #12]
 8004724:	1d1a      	adds	r2, r3, #4
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	9203      	str	r2, [sp, #12]
 800472a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800472e:	3402      	adds	r4, #2
 8004730:	9305      	str	r3, [sp, #20]
 8004732:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004808 <_vfiprintf_r+0x22c>
 8004736:	7821      	ldrb	r1, [r4, #0]
 8004738:	2203      	movs	r2, #3
 800473a:	4650      	mov	r0, sl
 800473c:	f7fb fd58 	bl	80001f0 <memchr>
 8004740:	b138      	cbz	r0, 8004752 <_vfiprintf_r+0x176>
 8004742:	9b04      	ldr	r3, [sp, #16]
 8004744:	eba0 000a 	sub.w	r0, r0, sl
 8004748:	2240      	movs	r2, #64	@ 0x40
 800474a:	4082      	lsls	r2, r0
 800474c:	4313      	orrs	r3, r2
 800474e:	3401      	adds	r4, #1
 8004750:	9304      	str	r3, [sp, #16]
 8004752:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004756:	4829      	ldr	r0, [pc, #164]	@ (80047fc <_vfiprintf_r+0x220>)
 8004758:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800475c:	2206      	movs	r2, #6
 800475e:	f7fb fd47 	bl	80001f0 <memchr>
 8004762:	2800      	cmp	r0, #0
 8004764:	d03f      	beq.n	80047e6 <_vfiprintf_r+0x20a>
 8004766:	4b26      	ldr	r3, [pc, #152]	@ (8004800 <_vfiprintf_r+0x224>)
 8004768:	bb1b      	cbnz	r3, 80047b2 <_vfiprintf_r+0x1d6>
 800476a:	9b03      	ldr	r3, [sp, #12]
 800476c:	3307      	adds	r3, #7
 800476e:	f023 0307 	bic.w	r3, r3, #7
 8004772:	3308      	adds	r3, #8
 8004774:	9303      	str	r3, [sp, #12]
 8004776:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004778:	443b      	add	r3, r7
 800477a:	9309      	str	r3, [sp, #36]	@ 0x24
 800477c:	e76a      	b.n	8004654 <_vfiprintf_r+0x78>
 800477e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004782:	460c      	mov	r4, r1
 8004784:	2001      	movs	r0, #1
 8004786:	e7a8      	b.n	80046da <_vfiprintf_r+0xfe>
 8004788:	2300      	movs	r3, #0
 800478a:	3401      	adds	r4, #1
 800478c:	9305      	str	r3, [sp, #20]
 800478e:	4619      	mov	r1, r3
 8004790:	f04f 0c0a 	mov.w	ip, #10
 8004794:	4620      	mov	r0, r4
 8004796:	f810 2b01 	ldrb.w	r2, [r0], #1
 800479a:	3a30      	subs	r2, #48	@ 0x30
 800479c:	2a09      	cmp	r2, #9
 800479e:	d903      	bls.n	80047a8 <_vfiprintf_r+0x1cc>
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d0c6      	beq.n	8004732 <_vfiprintf_r+0x156>
 80047a4:	9105      	str	r1, [sp, #20]
 80047a6:	e7c4      	b.n	8004732 <_vfiprintf_r+0x156>
 80047a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80047ac:	4604      	mov	r4, r0
 80047ae:	2301      	movs	r3, #1
 80047b0:	e7f0      	b.n	8004794 <_vfiprintf_r+0x1b8>
 80047b2:	ab03      	add	r3, sp, #12
 80047b4:	9300      	str	r3, [sp, #0]
 80047b6:	462a      	mov	r2, r5
 80047b8:	4b12      	ldr	r3, [pc, #72]	@ (8004804 <_vfiprintf_r+0x228>)
 80047ba:	a904      	add	r1, sp, #16
 80047bc:	4630      	mov	r0, r6
 80047be:	f3af 8000 	nop.w
 80047c2:	4607      	mov	r7, r0
 80047c4:	1c78      	adds	r0, r7, #1
 80047c6:	d1d6      	bne.n	8004776 <_vfiprintf_r+0x19a>
 80047c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80047ca:	07d9      	lsls	r1, r3, #31
 80047cc:	d405      	bmi.n	80047da <_vfiprintf_r+0x1fe>
 80047ce:	89ab      	ldrh	r3, [r5, #12]
 80047d0:	059a      	lsls	r2, r3, #22
 80047d2:	d402      	bmi.n	80047da <_vfiprintf_r+0x1fe>
 80047d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80047d6:	f7ff fddd 	bl	8004394 <__retarget_lock_release_recursive>
 80047da:	89ab      	ldrh	r3, [r5, #12]
 80047dc:	065b      	lsls	r3, r3, #25
 80047de:	f53f af1f 	bmi.w	8004620 <_vfiprintf_r+0x44>
 80047e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80047e4:	e71e      	b.n	8004624 <_vfiprintf_r+0x48>
 80047e6:	ab03      	add	r3, sp, #12
 80047e8:	9300      	str	r3, [sp, #0]
 80047ea:	462a      	mov	r2, r5
 80047ec:	4b05      	ldr	r3, [pc, #20]	@ (8004804 <_vfiprintf_r+0x228>)
 80047ee:	a904      	add	r1, sp, #16
 80047f0:	4630      	mov	r0, r6
 80047f2:	f000 f879 	bl	80048e8 <_printf_i>
 80047f6:	e7e4      	b.n	80047c2 <_vfiprintf_r+0x1e6>
 80047f8:	08004e56 	.word	0x08004e56
 80047fc:	08004e60 	.word	0x08004e60
 8004800:	00000000 	.word	0x00000000
 8004804:	080045b7 	.word	0x080045b7
 8004808:	08004e5c 	.word	0x08004e5c

0800480c <_printf_common>:
 800480c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004810:	4616      	mov	r6, r2
 8004812:	4698      	mov	r8, r3
 8004814:	688a      	ldr	r2, [r1, #8]
 8004816:	690b      	ldr	r3, [r1, #16]
 8004818:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800481c:	4293      	cmp	r3, r2
 800481e:	bfb8      	it	lt
 8004820:	4613      	movlt	r3, r2
 8004822:	6033      	str	r3, [r6, #0]
 8004824:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004828:	4607      	mov	r7, r0
 800482a:	460c      	mov	r4, r1
 800482c:	b10a      	cbz	r2, 8004832 <_printf_common+0x26>
 800482e:	3301      	adds	r3, #1
 8004830:	6033      	str	r3, [r6, #0]
 8004832:	6823      	ldr	r3, [r4, #0]
 8004834:	0699      	lsls	r1, r3, #26
 8004836:	bf42      	ittt	mi
 8004838:	6833      	ldrmi	r3, [r6, #0]
 800483a:	3302      	addmi	r3, #2
 800483c:	6033      	strmi	r3, [r6, #0]
 800483e:	6825      	ldr	r5, [r4, #0]
 8004840:	f015 0506 	ands.w	r5, r5, #6
 8004844:	d106      	bne.n	8004854 <_printf_common+0x48>
 8004846:	f104 0a19 	add.w	sl, r4, #25
 800484a:	68e3      	ldr	r3, [r4, #12]
 800484c:	6832      	ldr	r2, [r6, #0]
 800484e:	1a9b      	subs	r3, r3, r2
 8004850:	42ab      	cmp	r3, r5
 8004852:	dc26      	bgt.n	80048a2 <_printf_common+0x96>
 8004854:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004858:	6822      	ldr	r2, [r4, #0]
 800485a:	3b00      	subs	r3, #0
 800485c:	bf18      	it	ne
 800485e:	2301      	movne	r3, #1
 8004860:	0692      	lsls	r2, r2, #26
 8004862:	d42b      	bmi.n	80048bc <_printf_common+0xb0>
 8004864:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004868:	4641      	mov	r1, r8
 800486a:	4638      	mov	r0, r7
 800486c:	47c8      	blx	r9
 800486e:	3001      	adds	r0, #1
 8004870:	d01e      	beq.n	80048b0 <_printf_common+0xa4>
 8004872:	6823      	ldr	r3, [r4, #0]
 8004874:	6922      	ldr	r2, [r4, #16]
 8004876:	f003 0306 	and.w	r3, r3, #6
 800487a:	2b04      	cmp	r3, #4
 800487c:	bf02      	ittt	eq
 800487e:	68e5      	ldreq	r5, [r4, #12]
 8004880:	6833      	ldreq	r3, [r6, #0]
 8004882:	1aed      	subeq	r5, r5, r3
 8004884:	68a3      	ldr	r3, [r4, #8]
 8004886:	bf0c      	ite	eq
 8004888:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800488c:	2500      	movne	r5, #0
 800488e:	4293      	cmp	r3, r2
 8004890:	bfc4      	itt	gt
 8004892:	1a9b      	subgt	r3, r3, r2
 8004894:	18ed      	addgt	r5, r5, r3
 8004896:	2600      	movs	r6, #0
 8004898:	341a      	adds	r4, #26
 800489a:	42b5      	cmp	r5, r6
 800489c:	d11a      	bne.n	80048d4 <_printf_common+0xc8>
 800489e:	2000      	movs	r0, #0
 80048a0:	e008      	b.n	80048b4 <_printf_common+0xa8>
 80048a2:	2301      	movs	r3, #1
 80048a4:	4652      	mov	r2, sl
 80048a6:	4641      	mov	r1, r8
 80048a8:	4638      	mov	r0, r7
 80048aa:	47c8      	blx	r9
 80048ac:	3001      	adds	r0, #1
 80048ae:	d103      	bne.n	80048b8 <_printf_common+0xac>
 80048b0:	f04f 30ff 	mov.w	r0, #4294967295
 80048b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048b8:	3501      	adds	r5, #1
 80048ba:	e7c6      	b.n	800484a <_printf_common+0x3e>
 80048bc:	18e1      	adds	r1, r4, r3
 80048be:	1c5a      	adds	r2, r3, #1
 80048c0:	2030      	movs	r0, #48	@ 0x30
 80048c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80048c6:	4422      	add	r2, r4
 80048c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80048cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80048d0:	3302      	adds	r3, #2
 80048d2:	e7c7      	b.n	8004864 <_printf_common+0x58>
 80048d4:	2301      	movs	r3, #1
 80048d6:	4622      	mov	r2, r4
 80048d8:	4641      	mov	r1, r8
 80048da:	4638      	mov	r0, r7
 80048dc:	47c8      	blx	r9
 80048de:	3001      	adds	r0, #1
 80048e0:	d0e6      	beq.n	80048b0 <_printf_common+0xa4>
 80048e2:	3601      	adds	r6, #1
 80048e4:	e7d9      	b.n	800489a <_printf_common+0x8e>
	...

080048e8 <_printf_i>:
 80048e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048ec:	7e0f      	ldrb	r7, [r1, #24]
 80048ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80048f0:	2f78      	cmp	r7, #120	@ 0x78
 80048f2:	4691      	mov	r9, r2
 80048f4:	4680      	mov	r8, r0
 80048f6:	460c      	mov	r4, r1
 80048f8:	469a      	mov	sl, r3
 80048fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80048fe:	d807      	bhi.n	8004910 <_printf_i+0x28>
 8004900:	2f62      	cmp	r7, #98	@ 0x62
 8004902:	d80a      	bhi.n	800491a <_printf_i+0x32>
 8004904:	2f00      	cmp	r7, #0
 8004906:	f000 80d2 	beq.w	8004aae <_printf_i+0x1c6>
 800490a:	2f58      	cmp	r7, #88	@ 0x58
 800490c:	f000 80b9 	beq.w	8004a82 <_printf_i+0x19a>
 8004910:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004914:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004918:	e03a      	b.n	8004990 <_printf_i+0xa8>
 800491a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800491e:	2b15      	cmp	r3, #21
 8004920:	d8f6      	bhi.n	8004910 <_printf_i+0x28>
 8004922:	a101      	add	r1, pc, #4	@ (adr r1, 8004928 <_printf_i+0x40>)
 8004924:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004928:	08004981 	.word	0x08004981
 800492c:	08004995 	.word	0x08004995
 8004930:	08004911 	.word	0x08004911
 8004934:	08004911 	.word	0x08004911
 8004938:	08004911 	.word	0x08004911
 800493c:	08004911 	.word	0x08004911
 8004940:	08004995 	.word	0x08004995
 8004944:	08004911 	.word	0x08004911
 8004948:	08004911 	.word	0x08004911
 800494c:	08004911 	.word	0x08004911
 8004950:	08004911 	.word	0x08004911
 8004954:	08004a95 	.word	0x08004a95
 8004958:	080049bf 	.word	0x080049bf
 800495c:	08004a4f 	.word	0x08004a4f
 8004960:	08004911 	.word	0x08004911
 8004964:	08004911 	.word	0x08004911
 8004968:	08004ab7 	.word	0x08004ab7
 800496c:	08004911 	.word	0x08004911
 8004970:	080049bf 	.word	0x080049bf
 8004974:	08004911 	.word	0x08004911
 8004978:	08004911 	.word	0x08004911
 800497c:	08004a57 	.word	0x08004a57
 8004980:	6833      	ldr	r3, [r6, #0]
 8004982:	1d1a      	adds	r2, r3, #4
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	6032      	str	r2, [r6, #0]
 8004988:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800498c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004990:	2301      	movs	r3, #1
 8004992:	e09d      	b.n	8004ad0 <_printf_i+0x1e8>
 8004994:	6833      	ldr	r3, [r6, #0]
 8004996:	6820      	ldr	r0, [r4, #0]
 8004998:	1d19      	adds	r1, r3, #4
 800499a:	6031      	str	r1, [r6, #0]
 800499c:	0606      	lsls	r6, r0, #24
 800499e:	d501      	bpl.n	80049a4 <_printf_i+0xbc>
 80049a0:	681d      	ldr	r5, [r3, #0]
 80049a2:	e003      	b.n	80049ac <_printf_i+0xc4>
 80049a4:	0645      	lsls	r5, r0, #25
 80049a6:	d5fb      	bpl.n	80049a0 <_printf_i+0xb8>
 80049a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80049ac:	2d00      	cmp	r5, #0
 80049ae:	da03      	bge.n	80049b8 <_printf_i+0xd0>
 80049b0:	232d      	movs	r3, #45	@ 0x2d
 80049b2:	426d      	negs	r5, r5
 80049b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049b8:	4859      	ldr	r0, [pc, #356]	@ (8004b20 <_printf_i+0x238>)
 80049ba:	230a      	movs	r3, #10
 80049bc:	e011      	b.n	80049e2 <_printf_i+0xfa>
 80049be:	6821      	ldr	r1, [r4, #0]
 80049c0:	6833      	ldr	r3, [r6, #0]
 80049c2:	0608      	lsls	r0, r1, #24
 80049c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80049c8:	d402      	bmi.n	80049d0 <_printf_i+0xe8>
 80049ca:	0649      	lsls	r1, r1, #25
 80049cc:	bf48      	it	mi
 80049ce:	b2ad      	uxthmi	r5, r5
 80049d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80049d2:	4853      	ldr	r0, [pc, #332]	@ (8004b20 <_printf_i+0x238>)
 80049d4:	6033      	str	r3, [r6, #0]
 80049d6:	bf14      	ite	ne
 80049d8:	230a      	movne	r3, #10
 80049da:	2308      	moveq	r3, #8
 80049dc:	2100      	movs	r1, #0
 80049de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80049e2:	6866      	ldr	r6, [r4, #4]
 80049e4:	60a6      	str	r6, [r4, #8]
 80049e6:	2e00      	cmp	r6, #0
 80049e8:	bfa2      	ittt	ge
 80049ea:	6821      	ldrge	r1, [r4, #0]
 80049ec:	f021 0104 	bicge.w	r1, r1, #4
 80049f0:	6021      	strge	r1, [r4, #0]
 80049f2:	b90d      	cbnz	r5, 80049f8 <_printf_i+0x110>
 80049f4:	2e00      	cmp	r6, #0
 80049f6:	d04b      	beq.n	8004a90 <_printf_i+0x1a8>
 80049f8:	4616      	mov	r6, r2
 80049fa:	fbb5 f1f3 	udiv	r1, r5, r3
 80049fe:	fb03 5711 	mls	r7, r3, r1, r5
 8004a02:	5dc7      	ldrb	r7, [r0, r7]
 8004a04:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004a08:	462f      	mov	r7, r5
 8004a0a:	42bb      	cmp	r3, r7
 8004a0c:	460d      	mov	r5, r1
 8004a0e:	d9f4      	bls.n	80049fa <_printf_i+0x112>
 8004a10:	2b08      	cmp	r3, #8
 8004a12:	d10b      	bne.n	8004a2c <_printf_i+0x144>
 8004a14:	6823      	ldr	r3, [r4, #0]
 8004a16:	07df      	lsls	r7, r3, #31
 8004a18:	d508      	bpl.n	8004a2c <_printf_i+0x144>
 8004a1a:	6923      	ldr	r3, [r4, #16]
 8004a1c:	6861      	ldr	r1, [r4, #4]
 8004a1e:	4299      	cmp	r1, r3
 8004a20:	bfde      	ittt	le
 8004a22:	2330      	movle	r3, #48	@ 0x30
 8004a24:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004a28:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004a2c:	1b92      	subs	r2, r2, r6
 8004a2e:	6122      	str	r2, [r4, #16]
 8004a30:	f8cd a000 	str.w	sl, [sp]
 8004a34:	464b      	mov	r3, r9
 8004a36:	aa03      	add	r2, sp, #12
 8004a38:	4621      	mov	r1, r4
 8004a3a:	4640      	mov	r0, r8
 8004a3c:	f7ff fee6 	bl	800480c <_printf_common>
 8004a40:	3001      	adds	r0, #1
 8004a42:	d14a      	bne.n	8004ada <_printf_i+0x1f2>
 8004a44:	f04f 30ff 	mov.w	r0, #4294967295
 8004a48:	b004      	add	sp, #16
 8004a4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a4e:	6823      	ldr	r3, [r4, #0]
 8004a50:	f043 0320 	orr.w	r3, r3, #32
 8004a54:	6023      	str	r3, [r4, #0]
 8004a56:	4833      	ldr	r0, [pc, #204]	@ (8004b24 <_printf_i+0x23c>)
 8004a58:	2778      	movs	r7, #120	@ 0x78
 8004a5a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a5e:	6823      	ldr	r3, [r4, #0]
 8004a60:	6831      	ldr	r1, [r6, #0]
 8004a62:	061f      	lsls	r7, r3, #24
 8004a64:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a68:	d402      	bmi.n	8004a70 <_printf_i+0x188>
 8004a6a:	065f      	lsls	r7, r3, #25
 8004a6c:	bf48      	it	mi
 8004a6e:	b2ad      	uxthmi	r5, r5
 8004a70:	6031      	str	r1, [r6, #0]
 8004a72:	07d9      	lsls	r1, r3, #31
 8004a74:	bf44      	itt	mi
 8004a76:	f043 0320 	orrmi.w	r3, r3, #32
 8004a7a:	6023      	strmi	r3, [r4, #0]
 8004a7c:	b11d      	cbz	r5, 8004a86 <_printf_i+0x19e>
 8004a7e:	2310      	movs	r3, #16
 8004a80:	e7ac      	b.n	80049dc <_printf_i+0xf4>
 8004a82:	4827      	ldr	r0, [pc, #156]	@ (8004b20 <_printf_i+0x238>)
 8004a84:	e7e9      	b.n	8004a5a <_printf_i+0x172>
 8004a86:	6823      	ldr	r3, [r4, #0]
 8004a88:	f023 0320 	bic.w	r3, r3, #32
 8004a8c:	6023      	str	r3, [r4, #0]
 8004a8e:	e7f6      	b.n	8004a7e <_printf_i+0x196>
 8004a90:	4616      	mov	r6, r2
 8004a92:	e7bd      	b.n	8004a10 <_printf_i+0x128>
 8004a94:	6833      	ldr	r3, [r6, #0]
 8004a96:	6825      	ldr	r5, [r4, #0]
 8004a98:	6961      	ldr	r1, [r4, #20]
 8004a9a:	1d18      	adds	r0, r3, #4
 8004a9c:	6030      	str	r0, [r6, #0]
 8004a9e:	062e      	lsls	r6, r5, #24
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	d501      	bpl.n	8004aa8 <_printf_i+0x1c0>
 8004aa4:	6019      	str	r1, [r3, #0]
 8004aa6:	e002      	b.n	8004aae <_printf_i+0x1c6>
 8004aa8:	0668      	lsls	r0, r5, #25
 8004aaa:	d5fb      	bpl.n	8004aa4 <_printf_i+0x1bc>
 8004aac:	8019      	strh	r1, [r3, #0]
 8004aae:	2300      	movs	r3, #0
 8004ab0:	6123      	str	r3, [r4, #16]
 8004ab2:	4616      	mov	r6, r2
 8004ab4:	e7bc      	b.n	8004a30 <_printf_i+0x148>
 8004ab6:	6833      	ldr	r3, [r6, #0]
 8004ab8:	1d1a      	adds	r2, r3, #4
 8004aba:	6032      	str	r2, [r6, #0]
 8004abc:	681e      	ldr	r6, [r3, #0]
 8004abe:	6862      	ldr	r2, [r4, #4]
 8004ac0:	2100      	movs	r1, #0
 8004ac2:	4630      	mov	r0, r6
 8004ac4:	f7fb fb94 	bl	80001f0 <memchr>
 8004ac8:	b108      	cbz	r0, 8004ace <_printf_i+0x1e6>
 8004aca:	1b80      	subs	r0, r0, r6
 8004acc:	6060      	str	r0, [r4, #4]
 8004ace:	6863      	ldr	r3, [r4, #4]
 8004ad0:	6123      	str	r3, [r4, #16]
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ad8:	e7aa      	b.n	8004a30 <_printf_i+0x148>
 8004ada:	6923      	ldr	r3, [r4, #16]
 8004adc:	4632      	mov	r2, r6
 8004ade:	4649      	mov	r1, r9
 8004ae0:	4640      	mov	r0, r8
 8004ae2:	47d0      	blx	sl
 8004ae4:	3001      	adds	r0, #1
 8004ae6:	d0ad      	beq.n	8004a44 <_printf_i+0x15c>
 8004ae8:	6823      	ldr	r3, [r4, #0]
 8004aea:	079b      	lsls	r3, r3, #30
 8004aec:	d413      	bmi.n	8004b16 <_printf_i+0x22e>
 8004aee:	68e0      	ldr	r0, [r4, #12]
 8004af0:	9b03      	ldr	r3, [sp, #12]
 8004af2:	4298      	cmp	r0, r3
 8004af4:	bfb8      	it	lt
 8004af6:	4618      	movlt	r0, r3
 8004af8:	e7a6      	b.n	8004a48 <_printf_i+0x160>
 8004afa:	2301      	movs	r3, #1
 8004afc:	4632      	mov	r2, r6
 8004afe:	4649      	mov	r1, r9
 8004b00:	4640      	mov	r0, r8
 8004b02:	47d0      	blx	sl
 8004b04:	3001      	adds	r0, #1
 8004b06:	d09d      	beq.n	8004a44 <_printf_i+0x15c>
 8004b08:	3501      	adds	r5, #1
 8004b0a:	68e3      	ldr	r3, [r4, #12]
 8004b0c:	9903      	ldr	r1, [sp, #12]
 8004b0e:	1a5b      	subs	r3, r3, r1
 8004b10:	42ab      	cmp	r3, r5
 8004b12:	dcf2      	bgt.n	8004afa <_printf_i+0x212>
 8004b14:	e7eb      	b.n	8004aee <_printf_i+0x206>
 8004b16:	2500      	movs	r5, #0
 8004b18:	f104 0619 	add.w	r6, r4, #25
 8004b1c:	e7f5      	b.n	8004b0a <_printf_i+0x222>
 8004b1e:	bf00      	nop
 8004b20:	08004e67 	.word	0x08004e67
 8004b24:	08004e78 	.word	0x08004e78

08004b28 <__sflush_r>:
 8004b28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b30:	0716      	lsls	r6, r2, #28
 8004b32:	4605      	mov	r5, r0
 8004b34:	460c      	mov	r4, r1
 8004b36:	d454      	bmi.n	8004be2 <__sflush_r+0xba>
 8004b38:	684b      	ldr	r3, [r1, #4]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	dc02      	bgt.n	8004b44 <__sflush_r+0x1c>
 8004b3e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	dd48      	ble.n	8004bd6 <__sflush_r+0xae>
 8004b44:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004b46:	2e00      	cmp	r6, #0
 8004b48:	d045      	beq.n	8004bd6 <__sflush_r+0xae>
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004b50:	682f      	ldr	r7, [r5, #0]
 8004b52:	6a21      	ldr	r1, [r4, #32]
 8004b54:	602b      	str	r3, [r5, #0]
 8004b56:	d030      	beq.n	8004bba <__sflush_r+0x92>
 8004b58:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004b5a:	89a3      	ldrh	r3, [r4, #12]
 8004b5c:	0759      	lsls	r1, r3, #29
 8004b5e:	d505      	bpl.n	8004b6c <__sflush_r+0x44>
 8004b60:	6863      	ldr	r3, [r4, #4]
 8004b62:	1ad2      	subs	r2, r2, r3
 8004b64:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004b66:	b10b      	cbz	r3, 8004b6c <__sflush_r+0x44>
 8004b68:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004b6a:	1ad2      	subs	r2, r2, r3
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004b70:	6a21      	ldr	r1, [r4, #32]
 8004b72:	4628      	mov	r0, r5
 8004b74:	47b0      	blx	r6
 8004b76:	1c43      	adds	r3, r0, #1
 8004b78:	89a3      	ldrh	r3, [r4, #12]
 8004b7a:	d106      	bne.n	8004b8a <__sflush_r+0x62>
 8004b7c:	6829      	ldr	r1, [r5, #0]
 8004b7e:	291d      	cmp	r1, #29
 8004b80:	d82b      	bhi.n	8004bda <__sflush_r+0xb2>
 8004b82:	4a2a      	ldr	r2, [pc, #168]	@ (8004c2c <__sflush_r+0x104>)
 8004b84:	410a      	asrs	r2, r1
 8004b86:	07d6      	lsls	r6, r2, #31
 8004b88:	d427      	bmi.n	8004bda <__sflush_r+0xb2>
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	6062      	str	r2, [r4, #4]
 8004b8e:	04d9      	lsls	r1, r3, #19
 8004b90:	6922      	ldr	r2, [r4, #16]
 8004b92:	6022      	str	r2, [r4, #0]
 8004b94:	d504      	bpl.n	8004ba0 <__sflush_r+0x78>
 8004b96:	1c42      	adds	r2, r0, #1
 8004b98:	d101      	bne.n	8004b9e <__sflush_r+0x76>
 8004b9a:	682b      	ldr	r3, [r5, #0]
 8004b9c:	b903      	cbnz	r3, 8004ba0 <__sflush_r+0x78>
 8004b9e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004ba0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004ba2:	602f      	str	r7, [r5, #0]
 8004ba4:	b1b9      	cbz	r1, 8004bd6 <__sflush_r+0xae>
 8004ba6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004baa:	4299      	cmp	r1, r3
 8004bac:	d002      	beq.n	8004bb4 <__sflush_r+0x8c>
 8004bae:	4628      	mov	r0, r5
 8004bb0:	f7ff fbf2 	bl	8004398 <_free_r>
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	6363      	str	r3, [r4, #52]	@ 0x34
 8004bb8:	e00d      	b.n	8004bd6 <__sflush_r+0xae>
 8004bba:	2301      	movs	r3, #1
 8004bbc:	4628      	mov	r0, r5
 8004bbe:	47b0      	blx	r6
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	1c50      	adds	r0, r2, #1
 8004bc4:	d1c9      	bne.n	8004b5a <__sflush_r+0x32>
 8004bc6:	682b      	ldr	r3, [r5, #0]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d0c6      	beq.n	8004b5a <__sflush_r+0x32>
 8004bcc:	2b1d      	cmp	r3, #29
 8004bce:	d001      	beq.n	8004bd4 <__sflush_r+0xac>
 8004bd0:	2b16      	cmp	r3, #22
 8004bd2:	d11e      	bne.n	8004c12 <__sflush_r+0xea>
 8004bd4:	602f      	str	r7, [r5, #0]
 8004bd6:	2000      	movs	r0, #0
 8004bd8:	e022      	b.n	8004c20 <__sflush_r+0xf8>
 8004bda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bde:	b21b      	sxth	r3, r3
 8004be0:	e01b      	b.n	8004c1a <__sflush_r+0xf2>
 8004be2:	690f      	ldr	r7, [r1, #16]
 8004be4:	2f00      	cmp	r7, #0
 8004be6:	d0f6      	beq.n	8004bd6 <__sflush_r+0xae>
 8004be8:	0793      	lsls	r3, r2, #30
 8004bea:	680e      	ldr	r6, [r1, #0]
 8004bec:	bf08      	it	eq
 8004bee:	694b      	ldreq	r3, [r1, #20]
 8004bf0:	600f      	str	r7, [r1, #0]
 8004bf2:	bf18      	it	ne
 8004bf4:	2300      	movne	r3, #0
 8004bf6:	eba6 0807 	sub.w	r8, r6, r7
 8004bfa:	608b      	str	r3, [r1, #8]
 8004bfc:	f1b8 0f00 	cmp.w	r8, #0
 8004c00:	dde9      	ble.n	8004bd6 <__sflush_r+0xae>
 8004c02:	6a21      	ldr	r1, [r4, #32]
 8004c04:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004c06:	4643      	mov	r3, r8
 8004c08:	463a      	mov	r2, r7
 8004c0a:	4628      	mov	r0, r5
 8004c0c:	47b0      	blx	r6
 8004c0e:	2800      	cmp	r0, #0
 8004c10:	dc08      	bgt.n	8004c24 <__sflush_r+0xfc>
 8004c12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c1a:	81a3      	strh	r3, [r4, #12]
 8004c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c24:	4407      	add	r7, r0
 8004c26:	eba8 0800 	sub.w	r8, r8, r0
 8004c2a:	e7e7      	b.n	8004bfc <__sflush_r+0xd4>
 8004c2c:	dfbffffe 	.word	0xdfbffffe

08004c30 <_fflush_r>:
 8004c30:	b538      	push	{r3, r4, r5, lr}
 8004c32:	690b      	ldr	r3, [r1, #16]
 8004c34:	4605      	mov	r5, r0
 8004c36:	460c      	mov	r4, r1
 8004c38:	b913      	cbnz	r3, 8004c40 <_fflush_r+0x10>
 8004c3a:	2500      	movs	r5, #0
 8004c3c:	4628      	mov	r0, r5
 8004c3e:	bd38      	pop	{r3, r4, r5, pc}
 8004c40:	b118      	cbz	r0, 8004c4a <_fflush_r+0x1a>
 8004c42:	6a03      	ldr	r3, [r0, #32]
 8004c44:	b90b      	cbnz	r3, 8004c4a <_fflush_r+0x1a>
 8004c46:	f7ff f9ad 	bl	8003fa4 <__sinit>
 8004c4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d0f3      	beq.n	8004c3a <_fflush_r+0xa>
 8004c52:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004c54:	07d0      	lsls	r0, r2, #31
 8004c56:	d404      	bmi.n	8004c62 <_fflush_r+0x32>
 8004c58:	0599      	lsls	r1, r3, #22
 8004c5a:	d402      	bmi.n	8004c62 <_fflush_r+0x32>
 8004c5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c5e:	f7ff fb98 	bl	8004392 <__retarget_lock_acquire_recursive>
 8004c62:	4628      	mov	r0, r5
 8004c64:	4621      	mov	r1, r4
 8004c66:	f7ff ff5f 	bl	8004b28 <__sflush_r>
 8004c6a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004c6c:	07da      	lsls	r2, r3, #31
 8004c6e:	4605      	mov	r5, r0
 8004c70:	d4e4      	bmi.n	8004c3c <_fflush_r+0xc>
 8004c72:	89a3      	ldrh	r3, [r4, #12]
 8004c74:	059b      	lsls	r3, r3, #22
 8004c76:	d4e1      	bmi.n	8004c3c <_fflush_r+0xc>
 8004c78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c7a:	f7ff fb8b 	bl	8004394 <__retarget_lock_release_recursive>
 8004c7e:	e7dd      	b.n	8004c3c <_fflush_r+0xc>

08004c80 <__swhatbuf_r>:
 8004c80:	b570      	push	{r4, r5, r6, lr}
 8004c82:	460c      	mov	r4, r1
 8004c84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c88:	2900      	cmp	r1, #0
 8004c8a:	b096      	sub	sp, #88	@ 0x58
 8004c8c:	4615      	mov	r5, r2
 8004c8e:	461e      	mov	r6, r3
 8004c90:	da0d      	bge.n	8004cae <__swhatbuf_r+0x2e>
 8004c92:	89a3      	ldrh	r3, [r4, #12]
 8004c94:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004c98:	f04f 0100 	mov.w	r1, #0
 8004c9c:	bf14      	ite	ne
 8004c9e:	2340      	movne	r3, #64	@ 0x40
 8004ca0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004ca4:	2000      	movs	r0, #0
 8004ca6:	6031      	str	r1, [r6, #0]
 8004ca8:	602b      	str	r3, [r5, #0]
 8004caa:	b016      	add	sp, #88	@ 0x58
 8004cac:	bd70      	pop	{r4, r5, r6, pc}
 8004cae:	466a      	mov	r2, sp
 8004cb0:	f000 f848 	bl	8004d44 <_fstat_r>
 8004cb4:	2800      	cmp	r0, #0
 8004cb6:	dbec      	blt.n	8004c92 <__swhatbuf_r+0x12>
 8004cb8:	9901      	ldr	r1, [sp, #4]
 8004cba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004cbe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004cc2:	4259      	negs	r1, r3
 8004cc4:	4159      	adcs	r1, r3
 8004cc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004cca:	e7eb      	b.n	8004ca4 <__swhatbuf_r+0x24>

08004ccc <__smakebuf_r>:
 8004ccc:	898b      	ldrh	r3, [r1, #12]
 8004cce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cd0:	079d      	lsls	r5, r3, #30
 8004cd2:	4606      	mov	r6, r0
 8004cd4:	460c      	mov	r4, r1
 8004cd6:	d507      	bpl.n	8004ce8 <__smakebuf_r+0x1c>
 8004cd8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004cdc:	6023      	str	r3, [r4, #0]
 8004cde:	6123      	str	r3, [r4, #16]
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	6163      	str	r3, [r4, #20]
 8004ce4:	b003      	add	sp, #12
 8004ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ce8:	ab01      	add	r3, sp, #4
 8004cea:	466a      	mov	r2, sp
 8004cec:	f7ff ffc8 	bl	8004c80 <__swhatbuf_r>
 8004cf0:	9f00      	ldr	r7, [sp, #0]
 8004cf2:	4605      	mov	r5, r0
 8004cf4:	4639      	mov	r1, r7
 8004cf6:	4630      	mov	r0, r6
 8004cf8:	f7ff fbba 	bl	8004470 <_malloc_r>
 8004cfc:	b948      	cbnz	r0, 8004d12 <__smakebuf_r+0x46>
 8004cfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d02:	059a      	lsls	r2, r3, #22
 8004d04:	d4ee      	bmi.n	8004ce4 <__smakebuf_r+0x18>
 8004d06:	f023 0303 	bic.w	r3, r3, #3
 8004d0a:	f043 0302 	orr.w	r3, r3, #2
 8004d0e:	81a3      	strh	r3, [r4, #12]
 8004d10:	e7e2      	b.n	8004cd8 <__smakebuf_r+0xc>
 8004d12:	89a3      	ldrh	r3, [r4, #12]
 8004d14:	6020      	str	r0, [r4, #0]
 8004d16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d1a:	81a3      	strh	r3, [r4, #12]
 8004d1c:	9b01      	ldr	r3, [sp, #4]
 8004d1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004d22:	b15b      	cbz	r3, 8004d3c <__smakebuf_r+0x70>
 8004d24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d28:	4630      	mov	r0, r6
 8004d2a:	f000 f81d 	bl	8004d68 <_isatty_r>
 8004d2e:	b128      	cbz	r0, 8004d3c <__smakebuf_r+0x70>
 8004d30:	89a3      	ldrh	r3, [r4, #12]
 8004d32:	f023 0303 	bic.w	r3, r3, #3
 8004d36:	f043 0301 	orr.w	r3, r3, #1
 8004d3a:	81a3      	strh	r3, [r4, #12]
 8004d3c:	89a3      	ldrh	r3, [r4, #12]
 8004d3e:	431d      	orrs	r5, r3
 8004d40:	81a5      	strh	r5, [r4, #12]
 8004d42:	e7cf      	b.n	8004ce4 <__smakebuf_r+0x18>

08004d44 <_fstat_r>:
 8004d44:	b538      	push	{r3, r4, r5, lr}
 8004d46:	4d07      	ldr	r5, [pc, #28]	@ (8004d64 <_fstat_r+0x20>)
 8004d48:	2300      	movs	r3, #0
 8004d4a:	4604      	mov	r4, r0
 8004d4c:	4608      	mov	r0, r1
 8004d4e:	4611      	mov	r1, r2
 8004d50:	602b      	str	r3, [r5, #0]
 8004d52:	f7fe ff1a 	bl	8003b8a <_fstat>
 8004d56:	1c43      	adds	r3, r0, #1
 8004d58:	d102      	bne.n	8004d60 <_fstat_r+0x1c>
 8004d5a:	682b      	ldr	r3, [r5, #0]
 8004d5c:	b103      	cbz	r3, 8004d60 <_fstat_r+0x1c>
 8004d5e:	6023      	str	r3, [r4, #0]
 8004d60:	bd38      	pop	{r3, r4, r5, pc}
 8004d62:	bf00      	nop
 8004d64:	20001a90 	.word	0x20001a90

08004d68 <_isatty_r>:
 8004d68:	b538      	push	{r3, r4, r5, lr}
 8004d6a:	4d06      	ldr	r5, [pc, #24]	@ (8004d84 <_isatty_r+0x1c>)
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	4604      	mov	r4, r0
 8004d70:	4608      	mov	r0, r1
 8004d72:	602b      	str	r3, [r5, #0]
 8004d74:	f7ff f86c 	bl	8003e50 <_isatty>
 8004d78:	1c43      	adds	r3, r0, #1
 8004d7a:	d102      	bne.n	8004d82 <_isatty_r+0x1a>
 8004d7c:	682b      	ldr	r3, [r5, #0]
 8004d7e:	b103      	cbz	r3, 8004d82 <_isatty_r+0x1a>
 8004d80:	6023      	str	r3, [r4, #0]
 8004d82:	bd38      	pop	{r3, r4, r5, pc}
 8004d84:	20001a90 	.word	0x20001a90

08004d88 <_sbrk_r>:
 8004d88:	b538      	push	{r3, r4, r5, lr}
 8004d8a:	4d06      	ldr	r5, [pc, #24]	@ (8004da4 <_sbrk_r+0x1c>)
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	4604      	mov	r4, r0
 8004d90:	4608      	mov	r0, r1
 8004d92:	602b      	str	r3, [r5, #0]
 8004d94:	f7fc f9c4 	bl	8001120 <_sbrk>
 8004d98:	1c43      	adds	r3, r0, #1
 8004d9a:	d102      	bne.n	8004da2 <_sbrk_r+0x1a>
 8004d9c:	682b      	ldr	r3, [r5, #0]
 8004d9e:	b103      	cbz	r3, 8004da2 <_sbrk_r+0x1a>
 8004da0:	6023      	str	r3, [r4, #0]
 8004da2:	bd38      	pop	{r3, r4, r5, pc}
 8004da4:	20001a90 	.word	0x20001a90

08004da8 <_init>:
 8004da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004daa:	bf00      	nop
 8004dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dae:	bc08      	pop	{r3}
 8004db0:	469e      	mov	lr, r3
 8004db2:	4770      	bx	lr

08004db4 <_fini>:
 8004db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004db6:	bf00      	nop
 8004db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dba:	bc08      	pop	{r3}
 8004dbc:	469e      	mov	lr, r3
 8004dbe:	4770      	bx	lr
