/*
 * stm32f407xx.h
 *
 *  Created on: Nov 24, 2022
 *      Author: kieranmc
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#include <stdint.h>

#define __vo volatile

/*
 * Base addresses of Flash and SRAM *
 */

#define FLASH_BASEADDR			0x08000000U /* Start of flash memory */
#define SRAM1_BASEADDR			0x20000000U /* Start of SRAM1 */
#define SRAM2_BASEADDR			0x20001C00U /* 112 KB after SRAM1 */
#define ROM						0x1FFF0000U
#define SRAM					SRAM1_BASEADDR

/*
 * AHBx and APBx bus peripheral base addresses
 */

#define PERIPH_BASEADDR			0x40000000U
#define APB1PERIPH_BASEADDR		PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR		0x40010000U
#define AHB1PERIPH_BASEADDR		0x40020000U
#define AHB2PERIPH_BASEADDR		0x50000000U

/*
 * AHB1 Bus peripherals: GPIO base addresses
 */

#define GPIOA_BASEADDR			( AHB1PERIPH_BASEADDR )
#define GPIOB_BASEADDR			( AHB1PERIPH_BASEADDR + 0x0400 )
#define GPIOC_BASEADDR			( AHB1PERIPH_BASEADDR + 0x0800 )
#define GPIOD_BASEADDR			( AHB1PERIPH_BASEADDR + 0x0C00 )
#define GPIOE_BASEADDR			( AHB1PERIPH_BASEADDR + 0x1000 )
#define GPIOF_BASEADDR			( AHB1PERIPH_BASEADDR + 0x1400 )
#define GPIOG_BASEADDR			( AHB1PERIPH_BASEADDR + 0x1800 )
#define GPIOH_BASEADDR			( AHB1PERIPH_BASEADDR + 0x1C00 )
#define GPIOI_BASEADDR			( AHB1PERIPH_BASEADDR + 0x2000 )

#define RCC_BASEADDR			( AHB1PERIPH_BASEADDR + 0x3800 )

/*
 * APB1 Bus peripherals: I2C, SPI, UART
 */

#define I2C1_BASEADDR			( APB1PERIPH_BASEADDR + 0x5400 )
#define I2C2_BASEADDR			( APB1PERIPH_BASEADDR + 0x5800 )
#define I2C3_BASEADDR			( APB1PERIPH_BASEADDR + 0x5C00 )
#define SPI2_BASEADDR			( APB1PERIPH_BASEADDR + 0x3800 )
#define SPI3_BASEADDR			( APB1PERIPH_BASEADDR + 0x3C00 )
#define USART2_BASEADDR			( APB1PERIPH_BASEADDR + 0x4400 )
#define USART3_BASEADDR			( APB1PERIPH_BASEADDR + 0x4800 )
#define UART4_BASEADDR			( APB1PERIPH_BASEADDR + 0x4C00 )
#define UART5_BASEADDR			( APB1PERIPH_BASEADDR + 0x5000 )

/*
 * APB2 Bus peripherals: SPI, USART, SYSCFG and EXTI
 */

#define SPI1_BASEADDR			( APB2PERIPH_BASEADDR + 0x3000 )
#define SPI4_BASEADDR			( APB2PERIPH_BASEADDR + 0x3400 )
#define USART1_BASEADDR			( APB2PERIPH_BASEADDR + 0x1000 )
#define USART6_BASEADDR			( APB2PERIPH_BASEADDR + 0x1400 )
#define EXTI_BASEADDR			( APB2PERIPH_BASEADDR + 0x3C00 )
#define SYSCFG_BASEADDR			( APB2PERIPH_BASEADDR + 0x3800 )

/*
 **********************************************************
 * Peripheral register definition structures
 **********************************************************
 */
/*
 * GPIO Configuration Register Structure
 */
typedef struct {
	__vo uint32_t MODER;		// port mode register				Address offset: 0x00
	__vo uint32_t OTYPER;		// port output type register		Address offset: 0x04
	__vo uint32_t OSPEEDR;		// port output speed register		Address offset: 0x08
	__vo uint32_t PUPDR;		// port pull-up/pull-down register	Address offset: 0x0C
	__vo uint32_t IDR;			// port input data register			Address offset: 0x10
	__vo uint32_t ODR;			// port output data register		Address offset: 0x14
	__vo uint32_t BSRR;			// port bit set/reset register		Address offset: 0x18
	__vo uint32_t LCKR;			// port configuration lock register	Address offset: 0x1C
	__vo uint32_t AFR[2]; 		// 2 registers 1 for AFR (Alternate function Register) 1. Low 2. High
} GPIO_RegDef_t;

typedef struct {
	__vo uint32_t CR;
	__vo uint32_t PLLCFGR;
	__vo uint32_t CFGR;
	__vo uint32_t CIR;
	__vo uint32_t AHB1RSTR;
	__vo uint32_t AHB2RSTR;
	__vo uint32_t AHB3RSTR;
	uint32_t RESERVED0;
	__vo uint32_t APB1RSTR;
	__vo uint32_t APB2RSTR;
	uint32_t RESERVED1[2];
	__vo uint32_t AHB1ENR;
	__vo uint32_t AHB2ENR;
	__vo uint32_t AHB3ENR;
	uint32_t RESERVED2;
	__vo uint32_t APB1ENR;
	__vo uint32_t APB2ENR;
	uint32_t RESERVED3[2];
	__vo uint32_t AHB1LPENR;
	__vo uint32_t AHB2LPENR;
	__vo uint32_t AHB3LPENR;
	__vo uint32_t RESERVED4;
	__vo uint32_t APB1LPENR;
	__vo uint32_t APB2LPENR;
	uint32_t RESERVED5[2];
	__vo uint32_t BDCR;
	__vo uint32_t CSR;
	uint32_t RESERVED6[2];
	__vo uint32_t SSCGR;
	__vo uint32_t PLLI2SCFGR;
	__vo uint32_t PLLSAICFGR;
	__vo uint32_t DCKCFGR;
	__vo uint32_t CKGATENR;
	__vo uint32_t DCKCFGR2;
} RCC_RegDef_t;

/*
 * Peripheral register definition structure for EXTI
 */

typedef struct {
	__vo uint32_t IMR;			// Address offset: 0x00
	__vo uint32_t EMR;			// Address offset: 0x04
	__vo uint32_t RTSR;			// Address offset: 0x08
	__vo uint32_t FTSR;			// Address offset: 0x0C
	__vo uint32_t SWIER;		// Address offset: 0x10
	__vo uint32_t PR;			// Address offset: 0x14
} EXTI_RegDef_t;

/*
 * Peripheral register definition structure for SYSCFG
 */

typedef struct {
	__vo uint32_t MEMRMP;			// Address offset: 0x00
	__vo uint32_t PMC;				// Address offset: 0x04
	__vo uint32_t EXTICR[4];		// Address offset: 0x08
	uint32_t RESERVED1[2];		// Address offset: 0x0C
	__vo uint32_t CMPCR;			// Address offset: 0x10
	uint32_t RESERVED2[2];		// Address offset: 0x0C
	__vo uint32_t CFGR;				// Address offset: 0x10
} SYSCFG_RegDef_t;

/*
 * GPIO Peripheral Registers
 */

#define GPIOA					((GPIO_RegDef_t*) GPIOA_BASEADDR)
#define GPIOB					((GPIO_RegDef_t*) GPIOB_BASEADDR)
#define GPIOC					((GPIO_RegDef_t*) GPIOC_BASEADDR)
#define GPIOD					((GPIO_RegDef_t*) GPIOD_BASEADDR)
#define GPIOE					((GPIO_RegDef_t*) GPIOE_BASEADDR)
#define GPIOF					((GPIO_RegDef_t*) GPIOF_BASEADDR)
#define GPIOG					((GPIO_RegDef_t*) GPIOG_BASEADDR)
#define GPIOH					((GPIO_RegDef_t*) GPIOH_BASEADDR)
#define GPIOI					((GPIO_RegDef_t*) GPIOI_BASEADDR)

#define RCC						((RCC_RegDef_t*) RCC_BASEADDR)

#define EXTI					((EXTI_RegDef_t*) EXTI_BASEADDR)

#define SYSCFG					((SYSCFG_RegDef_t*) SYSCFG_BASEADDR)

/*
 * Clock enable macros for GPIOx peripherals
 */
#define GPIOA_PCLK_EN()		( RCC->AHB1ENR |= (1 << 0) )
#define GPIOB_PCLK_EN()		( RCC->AHB1ENR |= (1 << 1) )
#define GPIOC_PCLK_EN()		( RCC->AHB1ENR |= (1 << 2) )
#define GPIOD_PCLK_EN()		( RCC->AHB1ENR |= (1 << 3) )
#define GPIOE_PCLK_EN()		( RCC->AHB1ENR |= (1 << 4) )
#define GPIOF_PCLK_EN()		( RCC->AHB1ENR |= (1 << 5) )
#define GPIOG_PCLK_EN()		( RCC->AHB1ENR |= (1 << 6) )
#define GPIOH_PCLK_EN()		( RCC->AHB1ENR |= (1 << 7) )
#define GPIOI_PCLK_EN()		( RCC->AHB1ENR |= (1 << 7) )

/*
 * Clock enable macros for I2Cx peripherals
 */
#define I2C1_PCLK_EN()		( RCC->APB1ENR |= (1 << 21) )
#define I2C2_PCLK_EN()		( RCC->APB1ENR |= (1 << 22) )
#define I2C3_PCLK_EN()		( RCC->APB1ENR |= (1 << 23) )

/*
 * Clock enable macros for SPIx peripherals
 */
#define SPI1_PCLK_EN()		( RCC->APB2ENR |= (1 << 12) )
#define SPI2_PCLK_EN()		( RCC->APB1ENR |= (1 << 14) )
#define SPI3_PCLK_EN()		( RCC->APB1ENR |= (1 << 15) )
#define SPI4_PCLK_EN()		( RCC->APB2ENR |= (1 << 13) )

/*
 * Clock enable macros for USARTx peripherals
 */
#define USART1_PCLK_EN()		( RCC->APB2ENR |= (1 << 4) )
#define USART2_PCLK_EN()		( RCC->APB1ENR |= (1 << 17) )
#define USART3_PCLK_EN()		( RCC->APB1ENR |= (1 << 18) )
#define UART4_PCLK_EN()			( RCC->APB1ENR |= (1 << 19) )
#define UART5_PCLK_EN()			( RCC->APB1ENR |= (1 << 20) )
#define USART6_PCLK_EN()		( RCC->APB1ENR |= (1 << 5) )

/*
 * Clock enable macros for SYSCFG peripheral
 */
#define SYSCFG_PCLK_EN()		( RCC->APB2ENR |= (1 << 14) )

/*
 * Clock disable macros for GPIOx peripherals
 */
#define GPIOA_PCLK_DI()		( RCC->AHB1ENR &= ~(1 << 0) )
#define GPIOB_PCLK_DI()		( RCC->AHB1ENR &= ~(1 << 1) )
#define GPIOC_PCLK_DI()		( RCC->AHB1ENR &= ~(1 << 2) )
#define GPIOD_PCLK_DI()		( RCC->AHB1ENR &= ~(1 << 3) )
#define GPIOE_PCLK_DI()		( RCC->AHB1ENR &= ~(1 << 4) )
#define GPIOF_PCLK_DI()		( RCC->AHB1ENR &= ~(1 << 5) )
#define GPIOG_PCLK_DI()		( RCC->AHB1ENR &= ~(1 << 6) )
#define GPIOH_PCLK_DI()		( RCC->AHB1ENR &= ~(1 << 7) )
#define GPIOI_PCLK_DI()		( RCC->AHB1ENR &= ~(1 << 7) )

/*
 * Clock disable macros for I2Cx peripherals
 */
#define I2C1_PCLK_DI()		( RCC->APB1ENR &= ~(1 << 21) )
#define I2C2_PCLK_DI()		( RCC->APB1ENR &= ~(1 << 22) )
#define I2C3_PCLK_DI()		( RCC->APB1ENR &= ~(1 << 23) )

/*
 * Clock disable macros for SPIx peripherals
 */
#define SPI1_PCLK_DI()		( RCC->APB2ENR &= ~(1 << 12) )
#define SPI2_PCLK_DI()		( RCC->APB1ENR &= ~(1 << 14) )
#define SPI3_PCLK_DI()		( RCC->APB1ENR &= ~(1 << 15) )
#define SPI4_PCLK_DI()		( RCC->APB2ENR &= ~(1 << 13) )

/*
 * Clock disable macros for USARTx peripherals
 */
#define USART1_PCLK_DI()		( RCC->APB2ENR &= ~(1 << 4) )
#define USART2_PCLK_DI()		( RCC->APB1ENR &= ~(1 << 17) )
#define USART3_PCLK_DI()		( RCC->APB1ENR &= ~(1 << 18) )
#define UART4_PCLK_DI()			( RCC->APB1ENR &= ~(1 << 19) )
#define UART5_PCLK_DI()			( RCC->APB1ENR &= ~(1 << 20) )
#define USART6_PCLK_DI()		( RCC->APB1ENR &= ~(1 << 5) )

/*
 * Clock disable macros for SYSCFG peripheral
 */
#define SYSCFG_PCLK_DI()		( RCC->APB2ENR &= ~(1 << 14) )

/*
 * Macros to reset GPIOx peripherals. -> Set and then reset
 */
#define GPIOA_REG_RESET()		do { (RCC->AHB1RSTR |= (1 << 0)); (RCC->AHB1RSTR &= ~(1 << 0)); }while(0)
#define GPIOB_REG_RESET()		do { (RCC->AHB1RSTR |= (1 << 1)); (RCC->AHB1RSTR &= ~(1 << 1)); }while(0)
#define GPIOC_REG_RESET()		do { (RCC->AHB1RSTR |= (1 << 2)); (RCC->AHB1RSTR &= ~(1 << 2)); }while(0)
#define GPIOD_REG_RESET()		do { (RCC->AHB1RSTR |= (1 << 3)); (RCC->AHB1RSTR &= ~(1 << 3)); }while(0)
#define GPIOE_REG_RESET()		do { (RCC->AHB1RSTR |= (1 << 4)); (RCC->AHB1RSTR &= ~(1 << 4)); }while(0)
#define GPIOF_REG_RESET()		do { (RCC->AHB1RSTR |= (1 << 5)); (RCC->AHB1RSTR &= ~(1 << 5)); }while(0)
#define GPIOG_REG_RESET()		do { (RCC->AHB1RSTR |= (1 << 6)); (RCC->AHB1RSTR &= ~(1 << 6)); }while(0)
#define GPIOH_REG_RESET()		do { (RCC->AHB1RSTR |= (1 << 7)); (RCC->AHB1RSTR &= ~(1 << 7)); }while(0)
#define GPIOI_REG_RESET()		do { (RCC->AHB1RSTR |= (1 << 8)); (RCC->AHB1RSTR &= ~(1 << 8)); }while(0)

/*
 * Returns port code of given GPIOx base address
 */
#define GPIO_BASEADDR_TO_CODE(x)	((x == GPIOA) ? 0 :\
									(x == GPIOB) ? 1 :\
									(x == GPIOC) ? 2 :\
									(x == GPIOD) ? 3 :\
									(x == GPIOE) ? 4 :\
									(x == GPIOF) ? 5 :\
									(x == GPIOG) ? 6 :\
									(x == GPIOH) ? 7 :\
									(x == GPIOI) ? 8 : 0 )

/*
 * Generic MACROS
 */
#define ENABLE					1
#define DISABLE					0
#define SET						ENABLE
#define RESET					DISABLE
#define GPIO_PIN_SET			SET
#define GPIO_PIN_RESET			RESET

#include "stm32f407xx_gpio_driver.h"

#endif /* INC_STM32F407XX_H_ */
