Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov 11 13:13:21 2021
| Host         : DESKTOP-U5LPIJT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file multiplierTop_timing_summary_routed.rpt -pb multiplierTop_timing_summary_routed.pb -rpx multiplierTop_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplierTop
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clkiv/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.900        0.000                      0                   17        0.263        0.000                      0                   17        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.900        0.000                      0                   17        0.263        0.000                      0                   17        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 clkiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 2.084ns (40.278%)  route 3.090ns (59.722%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.729     5.363    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.518     5.881 f  clkiv/count_reg[15]/Q
                         net (fo=2, routed)           0.819     6.700    clkiv/count_reg[15]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  clkiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.625    clkiv/clk_div_i_5_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.749 r  clkiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.383    clkiv/clk_div_i_4_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.507 f  clkiv/clk_div_i_2/O
                         net (fo=18, routed)          0.836     9.343    clkiv/tc__14
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.467 r  clkiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.467    clkiv/count[0]_i_6_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.980 r  clkiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    clkiv/count_reg[0]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  clkiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    clkiv/count_reg[4]_i_1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  clkiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.214    clkiv/count_reg[8]_i_1_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.537 r  clkiv/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.537    clkiv/count_reg[12]_i_1_n_6
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554    14.912    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[13]/C
                         clock pessimism              0.452    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y67         FDCE (Setup_fdce_C_D)        0.109    15.437    clkiv/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.437    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 clkiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.076ns (40.186%)  route 3.090ns (59.814%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.729     5.363    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.518     5.881 f  clkiv/count_reg[15]/Q
                         net (fo=2, routed)           0.819     6.700    clkiv/count_reg[15]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  clkiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.625    clkiv/clk_div_i_5_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.749 r  clkiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.383    clkiv/clk_div_i_4_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.507 f  clkiv/clk_div_i_2/O
                         net (fo=18, routed)          0.836     9.343    clkiv/tc__14
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.467 r  clkiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.467    clkiv/count[0]_i_6_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.980 r  clkiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    clkiv/count_reg[0]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  clkiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    clkiv/count_reg[4]_i_1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  clkiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.214    clkiv/count_reg[8]_i_1_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.529 r  clkiv/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.529    clkiv/count_reg[12]_i_1_n_4
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554    14.912    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[15]/C
                         clock pessimism              0.452    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y67         FDCE (Setup_fdce_C_D)        0.109    15.437    clkiv/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.437    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 clkiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 2.000ns (39.293%)  route 3.090ns (60.707%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.729     5.363    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.518     5.881 f  clkiv/count_reg[15]/Q
                         net (fo=2, routed)           0.819     6.700    clkiv/count_reg[15]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  clkiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.625    clkiv/clk_div_i_5_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.749 r  clkiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.383    clkiv/clk_div_i_4_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.507 f  clkiv/clk_div_i_2/O
                         net (fo=18, routed)          0.836     9.343    clkiv/tc__14
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.467 r  clkiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.467    clkiv/count[0]_i_6_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.980 r  clkiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    clkiv/count_reg[0]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  clkiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    clkiv/count_reg[4]_i_1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  clkiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.214    clkiv/count_reg[8]_i_1_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.453 r  clkiv/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.453    clkiv/count_reg[12]_i_1_n_5
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554    14.912    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[14]/C
                         clock pessimism              0.452    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y67         FDCE (Setup_fdce_C_D)        0.109    15.437    clkiv/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.437    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 clkiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 1.967ns (38.897%)  route 3.090ns (61.103%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.729     5.363    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.518     5.881 f  clkiv/count_reg[15]/Q
                         net (fo=2, routed)           0.819     6.700    clkiv/count_reg[15]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  clkiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.625    clkiv/clk_div_i_5_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.749 r  clkiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.383    clkiv/clk_div_i_4_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.507 f  clkiv/clk_div_i_2/O
                         net (fo=18, routed)          0.836     9.343    clkiv/tc__14
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.467 r  clkiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.467    clkiv/count[0]_i_6_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.980 r  clkiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    clkiv/count_reg[0]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  clkiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    clkiv/count_reg[4]_i_1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.420 r  clkiv/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.420    clkiv/count_reg[8]_i_1_n_6
    SLICE_X38Y66         FDCE                                         r  clkiv/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555    14.913    clkiv/count_reg[0]_0
    SLICE_X38Y66         FDCE                                         r  clkiv/count_reg[9]/C
                         clock pessimism              0.428    15.340    
                         clock uncertainty           -0.035    15.305    
    SLICE_X38Y66         FDCE (Setup_fdce_C_D)        0.109    15.414    clkiv/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 clkiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.959ns (38.800%)  route 3.090ns (61.200%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.729     5.363    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.518     5.881 f  clkiv/count_reg[15]/Q
                         net (fo=2, routed)           0.819     6.700    clkiv/count_reg[15]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  clkiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.625    clkiv/clk_div_i_5_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.749 r  clkiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.383    clkiv/clk_div_i_4_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.507 f  clkiv/clk_div_i_2/O
                         net (fo=18, routed)          0.836     9.343    clkiv/tc__14
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.467 r  clkiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.467    clkiv/count[0]_i_6_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.980 r  clkiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    clkiv/count_reg[0]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  clkiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    clkiv/count_reg[4]_i_1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.412 r  clkiv/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.412    clkiv/count_reg[8]_i_1_n_4
    SLICE_X38Y66         FDCE                                         r  clkiv/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555    14.913    clkiv/count_reg[0]_0
    SLICE_X38Y66         FDCE                                         r  clkiv/count_reg[11]/C
                         clock pessimism              0.428    15.340    
                         clock uncertainty           -0.035    15.305    
    SLICE_X38Y66         FDCE (Setup_fdce_C_D)        0.109    15.414    clkiv/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.004ns  (required time - arrival time)
  Source:                 clkiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.980ns (39.053%)  route 3.090ns (60.947%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.729     5.363    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.518     5.881 f  clkiv/count_reg[15]/Q
                         net (fo=2, routed)           0.819     6.700    clkiv/count_reg[15]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  clkiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.625    clkiv/clk_div_i_5_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.749 r  clkiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.383    clkiv/clk_div_i_4_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.507 f  clkiv/clk_div_i_2/O
                         net (fo=18, routed)          0.836     9.343    clkiv/tc__14
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.467 r  clkiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.467    clkiv/count[0]_i_6_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.980 r  clkiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    clkiv/count_reg[0]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  clkiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    clkiv/count_reg[4]_i_1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  clkiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.214    clkiv/count_reg[8]_i_1_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.433 r  clkiv/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.433    clkiv/count_reg[12]_i_1_n_7
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554    14.912    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[12]/C
                         clock pessimism              0.452    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y67         FDCE (Setup_fdce_C_D)        0.109    15.437    clkiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.437    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 clkiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 1.883ns (37.864%)  route 3.090ns (62.136%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.729     5.363    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.518     5.881 f  clkiv/count_reg[15]/Q
                         net (fo=2, routed)           0.819     6.700    clkiv/count_reg[15]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  clkiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.625    clkiv/clk_div_i_5_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.749 r  clkiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.383    clkiv/clk_div_i_4_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.507 f  clkiv/clk_div_i_2/O
                         net (fo=18, routed)          0.836     9.343    clkiv/tc__14
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.467 r  clkiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.467    clkiv/count[0]_i_6_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.980 r  clkiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    clkiv/count_reg[0]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  clkiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    clkiv/count_reg[4]_i_1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.336 r  clkiv/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.336    clkiv/count_reg[8]_i_1_n_5
    SLICE_X38Y66         FDCE                                         r  clkiv/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555    14.913    clkiv/count_reg[0]_0
    SLICE_X38Y66         FDCE                                         r  clkiv/count_reg[10]/C
                         clock pessimism              0.428    15.340    
                         clock uncertainty           -0.035    15.305    
    SLICE_X38Y66         FDCE (Setup_fdce_C_D)        0.109    15.414    clkiv/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 clkiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.863ns (37.614%)  route 3.090ns (62.386%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.729     5.363    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.518     5.881 f  clkiv/count_reg[15]/Q
                         net (fo=2, routed)           0.819     6.700    clkiv/count_reg[15]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  clkiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.625    clkiv/clk_div_i_5_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.749 r  clkiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.383    clkiv/clk_div_i_4_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.507 f  clkiv/clk_div_i_2/O
                         net (fo=18, routed)          0.836     9.343    clkiv/tc__14
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.467 r  clkiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.467    clkiv/count[0]_i_6_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.980 r  clkiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    clkiv/count_reg[0]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  clkiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    clkiv/count_reg[4]_i_1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.316 r  clkiv/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.316    clkiv/count_reg[8]_i_1_n_7
    SLICE_X38Y66         FDCE                                         r  clkiv/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555    14.913    clkiv/count_reg[0]_0
    SLICE_X38Y66         FDCE                                         r  clkiv/count_reg[8]/C
                         clock pessimism              0.428    15.340    
                         clock uncertainty           -0.035    15.305    
    SLICE_X38Y66         FDCE (Setup_fdce_C_D)        0.109    15.414    clkiv/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 clkiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.850ns (37.449%)  route 3.090ns (62.551%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.729     5.363    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.518     5.881 f  clkiv/count_reg[15]/Q
                         net (fo=2, routed)           0.819     6.700    clkiv/count_reg[15]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  clkiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.625    clkiv/clk_div_i_5_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.749 r  clkiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.383    clkiv/clk_div_i_4_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.507 f  clkiv/clk_div_i_2/O
                         net (fo=18, routed)          0.836     9.343    clkiv/tc__14
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.467 r  clkiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.467    clkiv/count[0]_i_6_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.980 r  clkiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    clkiv/count_reg[0]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.303 r  clkiv/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.303    clkiv/count_reg[4]_i_1_n_6
    SLICE_X38Y65         FDCE                                         r  clkiv/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.556    14.914    clkiv/count_reg[0]_0
    SLICE_X38Y65         FDCE                                         r  clkiv/count_reg[5]/C
                         clock pessimism              0.428    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X38Y65         FDCE (Setup_fdce_C_D)        0.109    15.415    clkiv/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 clkiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.842ns (37.348%)  route 3.090ns (62.652%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.729     5.363    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.518     5.881 f  clkiv/count_reg[15]/Q
                         net (fo=2, routed)           0.819     6.700    clkiv/count_reg[15]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  clkiv/clk_div_i_5/O
                         net (fo=1, routed)           0.800     7.625    clkiv/clk_div_i_5_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.749 r  clkiv/clk_div_i_4/O
                         net (fo=1, routed)           0.635     8.383    clkiv/clk_div_i_4_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.507 f  clkiv/clk_div_i_2/O
                         net (fo=18, routed)          0.836     9.343    clkiv/tc__14
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.467 r  clkiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.467    clkiv/count[0]_i_6_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.980 r  clkiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    clkiv/count_reg[0]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.295 r  clkiv/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.295    clkiv/count_reg[4]_i_1_n_4
    SLICE_X38Y65         FDCE                                         r  clkiv/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.556    14.914    clkiv/count_reg[0]_0
    SLICE_X38Y65         FDCE                                         r  clkiv/count_reg[7]/C
                         clock pessimism              0.428    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X38Y65         FDCE (Setup_fdce_C_D)        0.109    15.415    clkiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  5.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkiv/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.579     1.457    clkiv/count_reg[0]_0
    SLICE_X39Y68         FDCE                                         r  clkiv/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  clkiv/clk_div_reg/Q
                         net (fo=3, routed)           0.168     1.766    clkiv/CLK
    SLICE_X39Y68         LUT3 (Prop_lut3_I2_O)        0.045     1.811 r  clkiv/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.811    clkiv/clk_div_i_1_n_0
    SLICE_X39Y68         FDCE                                         r  clkiv/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.847     1.972    clkiv/count_reg[0]_0
    SLICE_X39Y68         FDCE                                         r  clkiv/clk_div_reg/C
                         clock pessimism             -0.515     1.457    
    SLICE_X39Y68         FDCE (Hold_fdce_C_D)         0.091     1.548    clkiv/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clkiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.460    clkiv/count_reg[0]_0
    SLICE_X38Y64         FDCE                                         r  clkiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  clkiv/count_reg[3]/Q
                         net (fo=2, routed)           0.148     1.772    clkiv/count_reg[3]
    SLICE_X38Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.817 r  clkiv/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.817    clkiv/count[0]_i_3_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.881 r  clkiv/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    clkiv/count_reg[0]_i_1_n_4
    SLICE_X38Y64         FDCE                                         r  clkiv/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.976    clkiv/count_reg[0]_0
    SLICE_X38Y64         FDCE                                         r  clkiv/count_reg[3]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X38Y64         FDCE (Hold_fdce_C_D)         0.134     1.594    clkiv/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clkiv/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.459    clkiv/count_reg[0]_0
    SLICE_X38Y66         FDCE                                         r  clkiv/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDCE (Prop_fdce_C_Q)         0.164     1.623 r  clkiv/count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.771    clkiv/count_reg[11]
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.045     1.816 r  clkiv/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.816    clkiv/count[8]_i_2_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.880 r  clkiv/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    clkiv/count_reg[8]_i_1_n_4
    SLICE_X38Y66         FDCE                                         r  clkiv/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.974    clkiv/count_reg[0]_0
    SLICE_X38Y66         FDCE                                         r  clkiv/count_reg[11]/C
                         clock pessimism             -0.515     1.459    
    SLICE_X38Y66         FDCE (Hold_fdce_C_D)         0.134     1.593    clkiv/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clkiv/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.460    clkiv/count_reg[0]_0
    SLICE_X38Y65         FDCE                                         r  clkiv/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  clkiv/count_reg[7]/Q
                         net (fo=2, routed)           0.148     1.772    clkiv/count_reg[7]
    SLICE_X38Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.817 r  clkiv/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.817    clkiv/count[4]_i_2_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.881 r  clkiv/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    clkiv/count_reg[4]_i_1_n_4
    SLICE_X38Y65         FDCE                                         r  clkiv/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.975    clkiv/count_reg[0]_0
    SLICE_X38Y65         FDCE                                         r  clkiv/count_reg[7]/C
                         clock pessimism             -0.515     1.460    
    SLICE_X38Y65         FDCE (Hold_fdce_C_D)         0.134     1.594    clkiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clkiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.580     1.458    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.164     1.622 r  clkiv/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.771    clkiv/count_reg[15]
    SLICE_X38Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.816 r  clkiv/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.816    clkiv/count[12]_i_2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.880 r  clkiv/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    clkiv/count_reg[12]_i_1_n_4
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.848     1.973    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[15]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X38Y67         FDCE (Hold_fdce_C_D)         0.134     1.592    clkiv/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clkiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.460    clkiv/count_reg[0]_0
    SLICE_X38Y64         FDCE                                         r  clkiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDCE (Prop_fdce_C_Q)         0.164     1.624 f  clkiv/count_reg[0]/Q
                         net (fo=3, routed)           0.174     1.798    clkiv/count_reg[0]
    SLICE_X38Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  clkiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.843    clkiv/count[0]_i_6_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.913 r  clkiv/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    clkiv/count_reg[0]_i_1_n_7
    SLICE_X38Y64         FDCE                                         r  clkiv/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.976    clkiv/count_reg[0]_0
    SLICE_X38Y64         FDCE                                         r  clkiv/count_reg[0]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X38Y64         FDCE (Hold_fdce_C_D)         0.134     1.594    clkiv/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clkiv/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.460    clkiv/count_reg[0]_0
    SLICE_X38Y65         FDCE                                         r  clkiv/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  clkiv/count_reg[4]/Q
                         net (fo=2, routed)           0.174     1.798    clkiv/count_reg[4]
    SLICE_X38Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  clkiv/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.843    clkiv/count[4]_i_5_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.913 r  clkiv/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    clkiv/count_reg[4]_i_1_n_7
    SLICE_X38Y65         FDCE                                         r  clkiv/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.975    clkiv/count_reg[0]_0
    SLICE_X38Y65         FDCE                                         r  clkiv/count_reg[4]/C
                         clock pessimism             -0.515     1.460    
    SLICE_X38Y65         FDCE (Hold_fdce_C_D)         0.134     1.594    clkiv/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clkiv/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.459    clkiv/count_reg[0]_0
    SLICE_X38Y66         FDCE                                         r  clkiv/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDCE (Prop_fdce_C_Q)         0.164     1.623 r  clkiv/count_reg[8]/Q
                         net (fo=2, routed)           0.174     1.797    clkiv/count_reg[8]
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  clkiv/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.842    clkiv/count[8]_i_5_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  clkiv/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    clkiv/count_reg[8]_i_1_n_7
    SLICE_X38Y66         FDCE                                         r  clkiv/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.974    clkiv/count_reg[0]_0
    SLICE_X38Y66         FDCE                                         r  clkiv/count_reg[8]/C
                         clock pessimism             -0.515     1.459    
    SLICE_X38Y66         FDCE (Hold_fdce_C_D)         0.134     1.593    clkiv/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 clkiv/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.580     1.458    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.164     1.622 r  clkiv/count_reg[12]/Q
                         net (fo=2, routed)           0.175     1.797    clkiv/count_reg[12]
    SLICE_X38Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  clkiv/count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.842    clkiv/count[12]_i_5_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  clkiv/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    clkiv/count_reg[12]_i_1_n_7
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.848     1.973    clkiv/count_reg[0]_0
    SLICE_X38Y67         FDCE                                         r  clkiv/count_reg[12]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X38Y67         FDCE (Hold_fdce_C_D)         0.134     1.592    clkiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 clkiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.302ns (63.418%)  route 0.174ns (36.582%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.460    clkiv/count_reg[0]_0
    SLICE_X38Y64         FDCE                                         r  clkiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  clkiv/count_reg[0]/Q
                         net (fo=3, routed)           0.174     1.798    clkiv/count_reg[0]
    SLICE_X38Y64         LUT2 (Prop_lut2_I0_O)        0.043     1.841 r  clkiv/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.841    clkiv/count[0]_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     1.936 r  clkiv/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.936    clkiv/count_reg[0]_i_1_n_6
    SLICE_X38Y64         FDCE                                         r  clkiv/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.976    clkiv/count_reg[0]_0
    SLICE_X38Y64         FDCE                                         r  clkiv/count_reg[1]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X38Y64         FDCE (Hold_fdce_C_D)         0.134     1.594    clkiv/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y68    clkiv/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y64    clkiv/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y66    clkiv/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y66    clkiv/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y67    clkiv/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y67    clkiv/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y67    clkiv/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y67    clkiv/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y64    clkiv/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X39Y68    clkiv/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X39Y68    clkiv/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y64    clkiv/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y64    clkiv/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y66    clkiv/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y66    clkiv/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y66    clkiv/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y66    clkiv/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y67    clkiv/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y67    clkiv/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y68    clkiv/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y68    clkiv/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y64    clkiv/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y64    clkiv/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y66    clkiv/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y66    clkiv/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y66    clkiv/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y66    clkiv/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y67    clkiv/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y67    clkiv/count_reg[12]/C



