[%General]
%3Csource%3E=E:/Penny/graduate/1_1/AAML/Nexys-A7-100T-OOB-2018.2-1/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/imports/src/hdl/RamCntrl.vhd
%3Cfilename%3E=E:/Penny/graduate/1_1/AAML/Nexys-A7-100T-OOB-2018.2-1/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/imports/src/hdl/ramcntrl.v
%3Cclass%3E=100
%3Cbasename%3E=RamCntrl
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=c_rw_cycle_ns
%3CportOrder%3E=clk_i, rst_i, rnw_i, be_i, addr_i, data_i, cs_i, data_o, rd_ack_o, wr_ack_o, mem_a, mem_dq_o, mem_dq_i, mem_dq_t, mem_cen, mem_oen, mem_wen, mem_ub, mem_lb
addr_i\category=117
addr_i\port=1
addr_i\alias=addr_i
addr_i\type\Subtype\mark1=ieee::std_logic_vector
addr_i\type\Subtype\mark2=ieee::std_logic_vector
addr_i\type\Subtype\constraint\0\Range\dir=false
addr_i\type\Subtype\constraint\0\Range\left\Constant\value=31
addr_i\type\Subtype\constraint\0\Range\left\Constant\units=
addr_i\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
addr_i\type\Subtype\constraint\0\Range\right\Constant\value=0
addr_i\type\Subtype\constraint\0\Range\right\Constant\units=
addr_i\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
addrint\category=117
addrint\port=0
addrint\alias=AddrInt
addrint\type\Subtype\mark1=ieee::std_logic_vector
addrint\type\Subtype\mark2=ieee::std_logic_vector
addrint\type\Subtype\constraint\0\Range\dir=false
addrint\type\Subtype\constraint\0\Range\left\Constant\value=31
addrint\type\Subtype\constraint\0\Range\left\Constant\units=
addrint\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
addrint\type\Subtype\constraint\0\Range\right\Constant\value=0
addrint\type\Subtype\constraint\0\Range\right\Constant\units=
addrint\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
addrlsb\category=117
addrlsb\port=0
addrlsb\alias=AddrLsb
addrlsb\type\Subtype\mark1=ieee::std_logic
addrlsb\type\Subtype\mark2=ieee::std_logic
assert_cen\category=113
assert_cen\port=0
assert_cen\alias=ASSERT_CEN
assert_wenoen\category=113
assert_wenoen\port=0
assert_wenoen\alias=ASSERT_WENOEN
assign_addr_lsb\category=113
assign_addr_lsb\port=0
assign_addr_lsb\alias=ASSIGN_ADDR_LSB
assign_address\category=113
assign_address\port=0
assign_address\alias=ASSIGN_ADDRESS
assign_data\category=113
assign_data\port=0
assign_data\alias=ASSIGN_DATA
assign_twocycle\category=113
assign_twocycle\port=0
assign_twocycle\alias=ASSIGN_TWOCYCLE
assign_ub_lb\category=113
assign_ub_lb\port=0
assign_ub_lb\alias=ASSIGN_UB_LB
be_i\category=117
be_i\port=1
be_i\alias=be_i
be_i\type\Subtype\mark1=ieee::std_logic_vector
be_i\type\Subtype\mark2=ieee::std_logic_vector
be_i\type\Subtype\constraint\0\Range\dir=false
be_i\type\Subtype\constraint\0\Range\left\Constant\value=3
be_i\type\Subtype\constraint\0\Range\left\Constant\units=
be_i\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
be_i\type\Subtype\constraint\0\Range\right\Constant\value=0
be_i\type\Subtype\constraint\0\Range\right\Constant\units=
be_i\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
beint\category=117
beint\port=0
beint\alias=BeInt
beint\type\Subtype\mark1=ieee::std_logic_vector
beint\type\Subtype\mark2=ieee::std_logic_vector
beint\type\Subtype\constraint\0\Range\dir=false
beint\type\Subtype\constraint\0\Range\left\Constant\value=3
beint\type\Subtype\constraint\0\Range\left\Constant\units=
beint\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
beint\type\Subtype\constraint\0\Range\right\Constant\value=0
beint\type\Subtype\constraint\0\Range\right\Constant\units=
beint\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_rw_cycle_ns\category=111
c_rw_cycle_ns\port=0
c_rw_cycle_ns\alias=C_RW_CYCLE_NS
c_rw_cycle_ns\type\Subtype\mark1=ieee::integer
c_rw_cycle_ns\type\Subtype\mark2=ieee::integer
c_rw_cycle_ns\init\Constant\value=100
c_rw_cycle_ns\init\Constant\units=
c_rw_cycle_ns\init\Constant\typeClass=304
clk_i\category=117
clk_i\port=1
clk_i\alias=clk_i
clk_i\type\Subtype\mark1=ieee::std_logic
clk_i\type\Subtype\mark2=ieee::std_logic
cntcycletime\category=117
cntcycletime\port=0
cntcycletime\alias=CntCycleTime
cntcycletime\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
cntcycletime\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
cntcycletime\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
cntcycletime\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
cntcycletime\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
cntcycletime\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=255
cntcycletime\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
cntcycletime\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
cs_i\category=117
cs_i\port=1
cs_i\alias=cs_i
cs_i\type\Subtype\mark1=ieee::std_logic
cs_i\type\Subtype\mark2=ieee::std_logic
cycle_counter\category=113
cycle_counter\port=0
cycle_counter\alias=CYCLE_COUNTER
data2wrint\category=117
data2wrint\port=0
data2wrint\alias=Data2WrInt
data2wrint\type\Subtype\mark1=ieee::std_logic_vector
data2wrint\type\Subtype\mark2=ieee::std_logic_vector
data2wrint\type\Subtype\constraint\0\Range\dir=false
data2wrint\type\Subtype\constraint\0\Range\left\Constant\value=31
data2wrint\type\Subtype\constraint\0\Range\left\Constant\units=
data2wrint\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data2wrint\type\Subtype\constraint\0\Range\right\Constant\value=0
data2wrint\type\Subtype\constraint\0\Range\right\Constant\units=
data2wrint\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_i\category=117
data_i\port=1
data_i\alias=data_i
data_i\type\Subtype\mark1=ieee::std_logic_vector
data_i\type\Subtype\mark2=ieee::std_logic_vector
data_i\type\Subtype\constraint\0\Range\dir=false
data_i\type\Subtype\constraint\0\Range\left\Constant\value=31
data_i\type\Subtype\constraint\0\Range\left\Constant\units=
data_i\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_i\type\Subtype\constraint\0\Range\right\Constant\value=0
data_i\type\Subtype\constraint\0\Range\right\Constant\units=
data_i\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_o\category=117
data_o\port=2
data_o\alias=data_o
data_o\type\Subtype\mark1=ieee::std_logic_vector
data_o\type\Subtype\mark2=ieee::std_logic_vector
data_o\type\Subtype\constraint\0\Range\dir=false
data_o\type\Subtype\constraint\0\Range\left\Constant\value=31
data_o\type\Subtype\constraint\0\Range\left\Constant\units=
data_o\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_o\type\Subtype\constraint\0\Range\right\Constant\value=0
data_o\type\Subtype\constraint\0\Range\right\Constant\units=
data_o\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
datardint\category=117
datardint\port=0
datardint\alias=DataRdInt
datardint\type\Subtype\mark1=ieee::std_logic_vector
datardint\type\Subtype\mark2=ieee::std_logic_vector
datardint\type\Subtype\constraint\0\Range\dir=false
datardint\type\Subtype\constraint\0\Range\left\Constant\value=31
datardint\type\Subtype\constraint\0\Range\left\Constant\units=
datardint\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
datardint\type\Subtype\constraint\0\Range\right\Constant\value=0
datardint\type\Subtype\constraint\0\Range\right\Constant\units=
datardint\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
fsm_register_states\category=113
fsm_register_states\port=0
fsm_register_states\alias=FSM_REGISTER_STATES
fsm_transitions\category=113
fsm_transitions\port=0
fsm_transitions\alias=FSM_TRANSITIONS
mem_a\category=117
mem_a\port=2
mem_a\alias=Mem_A
mem_a\type\Subtype\mark1=ieee::std_logic_vector
mem_a\type\Subtype\mark2=ieee::std_logic_vector
mem_a\type\Subtype\constraint\0\Range\dir=false
mem_a\type\Subtype\constraint\0\Range\left\Constant\value=26
mem_a\type\Subtype\constraint\0\Range\left\Constant\units=
mem_a\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mem_a\type\Subtype\constraint\0\Range\right\Constant\value=0
mem_a\type\Subtype\constraint\0\Range\right\Constant\units=
mem_a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mem_cen\category=117
mem_cen\port=2
mem_cen\alias=Mem_CEN
mem_cen\type\Subtype\mark1=ieee::std_logic
mem_cen\type\Subtype\mark2=ieee::std_logic
mem_dq_i\category=117
mem_dq_i\port=1
mem_dq_i\alias=Mem_DQ_I
mem_dq_i\type\Subtype\mark1=ieee::std_logic_vector
mem_dq_i\type\Subtype\mark2=ieee::std_logic_vector
mem_dq_i\type\Subtype\constraint\0\Range\dir=false
mem_dq_i\type\Subtype\constraint\0\Range\left\Constant\value=15
mem_dq_i\type\Subtype\constraint\0\Range\left\Constant\units=
mem_dq_i\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mem_dq_i\type\Subtype\constraint\0\Range\right\Constant\value=0
mem_dq_i\type\Subtype\constraint\0\Range\right\Constant\units=
mem_dq_i\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mem_dq_o\category=117
mem_dq_o\port=2
mem_dq_o\alias=Mem_DQ_O
mem_dq_o\type\Subtype\mark1=ieee::std_logic_vector
mem_dq_o\type\Subtype\mark2=ieee::std_logic_vector
mem_dq_o\type\Subtype\constraint\0\Range\dir=false
mem_dq_o\type\Subtype\constraint\0\Range\left\Constant\value=15
mem_dq_o\type\Subtype\constraint\0\Range\left\Constant\units=
mem_dq_o\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mem_dq_o\type\Subtype\constraint\0\Range\right\Constant\value=0
mem_dq_o\type\Subtype\constraint\0\Range\right\Constant\units=
mem_dq_o\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mem_dq_t\category=117
mem_dq_t\port=2
mem_dq_t\alias=Mem_DQ_T
mem_dq_t\type\Subtype\mark1=ieee::std_logic_vector
mem_dq_t\type\Subtype\mark2=ieee::std_logic_vector
mem_dq_t\type\Subtype\constraint\0\Range\dir=false
mem_dq_t\type\Subtype\constraint\0\Range\left\Constant\value=15
mem_dq_t\type\Subtype\constraint\0\Range\left\Constant\units=
mem_dq_t\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mem_dq_t\type\Subtype\constraint\0\Range\right\Constant\value=0
mem_dq_t\type\Subtype\constraint\0\Range\right\Constant\units=
mem_dq_t\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mem_lb\category=117
mem_lb\port=2
mem_lb\alias=Mem_LB
mem_lb\type\Subtype\mark1=ieee::std_logic
mem_lb\type\Subtype\mark2=ieee::std_logic
mem_oen\category=117
mem_oen\port=2
mem_oen\alias=Mem_OEN
mem_oen\type\Subtype\mark1=ieee::std_logic
mem_oen\type\Subtype\mark2=ieee::std_logic
mem_ub\category=117
mem_ub\port=2
mem_ub\alias=Mem_UB
mem_ub\type\Subtype\mark1=ieee::std_logic
mem_ub\type\Subtype\mark2=ieee::std_logic
mem_wen\category=117
mem_wen\port=2
mem_wen\alias=Mem_WEN
mem_wen\type\Subtype\mark1=ieee::std_logic
mem_wen\type\Subtype\mark2=ieee::std_logic
nstate\category=117
nstate\port=0
nstate\alias=NState
nstate\type\Subtype\mark1=ramcntrl::states
nstate\type\Subtype\mark2=ramcntrl::states
nstate\init\Signal\entry=ramcntrl::states::idle
ramcntrl\category=100
ramcntrl\port=0
ramcntrl\alias=RamCntrl
rd_ack_o\category=117
rd_ack_o\port=2
rd_ack_o\alias=rd_ack_o
rd_ack_o\type\Subtype\mark1=ieee::std_logic
rd_ack_o\type\Subtype\mark2=ieee::std_logic
read_data\category=113
read_data\port=0
read_data\alias=READ_DATA
register_ack\category=113
register_ack\port=0
register_ack\alias=REGISTER_ACK
register_dread\category=113
register_dread\port=0
register_dread\alias=REGISTER_DREAD
register_int\category=113
register_int\port=0
register_int\alias=REGISTER_INT
rnw_i\category=117
rnw_i\port=1
rnw_i\alias=rnw_i
rnw_i\type\Subtype\mark1=ieee::std_logic
rnw_i\type\Subtype\mark2=ieee::std_logic
rnwint\category=117
rnwint\port=0
rnwint\alias=RnwInt
rnwint\type\Subtype\mark1=ieee::std_logic
rnwint\type\Subtype\mark2=ieee::std_logic
rst_i\category=117
rst_i\port=1
rst_i\alias=rst_i
rst_i\type\Subtype\mark1=ieee::std_logic
rst_i\type\Subtype\mark2=ieee::std_logic
rstint\category=117
rstint\port=0
rstint\alias=RstInt
rstint\type\Subtype\mark1=ieee::std_logic
rstint\type\Subtype\mark2=ieee::std_logic
state\category=117
state\port=0
state\alias=State
state\type\Subtype\mark1=ramcntrl::states
state\type\Subtype\mark2=ramcntrl::states
state\init\Signal\entry=ramcntrl::states::idle
states\category=119
states\port=0
states\alias=States
states\type\Type\entry=ramcntrl::states
states\type\Type\tclass=303
states\type\Type\name=
states\type\Type\values=Idle, AssertCen, AssertOenWen, Waitt, Deassert, SendData, Ack, Done
twocycle\category=117
twocycle\port=0
twocycle\alias=TwoCycle
twocycle\type\Subtype\mark1=ieee::std_logic
twocycle\type\Subtype\mark2=ieee::std_logic
twocycle\init\Constant\value=0
twocycle\init\Constant\units=
twocycle\init\Constant\typeClass=0
wr_ack_o\category=117
wr_ack_o\port=2
wr_ack_o\alias=wr_ack_o
wr_ack_o\type\Subtype\mark1=ieee::std_logic
wr_ack_o\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
