// Seed: 1025388600
`define pp_11 0
module module_0 (
    input reg id_0,
    input logic id_1,
    output reg id_2,
    output reg id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    output id_7,
    output id_8,
    input logic id_9,
    input id_10
);
  always @(1, posedge id_1) id_3 <= id_0;
  logic id_11;
  logic id_12;
  always @(negedge id_5) begin
    id_2 <= 1;
  end
endmodule
