/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [2:0] celloutsig_0_6z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  reg [14:0] celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[49:46] > in_data[87:84];
  assign celloutsig_0_4z = celloutsig_0_2z[8:2] > celloutsig_0_1z[7:1];
  assign celloutsig_0_5z = { in_data[46:38], celloutsig_0_1z } > { celloutsig_0_2z[7:3], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_7z = celloutsig_1_0z[2:0] > celloutsig_1_3z[6:4];
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z } > { in_data[107:106], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_2z[4:0] > celloutsig_1_0z[4:0];
  assign celloutsig_1_1z = celloutsig_1_0z[3:0] | in_data[147:144];
  assign celloutsig_1_6z = celloutsig_1_0z[5:3] | celloutsig_1_1z[3:1];
  assign celloutsig_1_14z = { celloutsig_1_2z[5:2], celloutsig_1_0z } | { in_data[107:101], celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_14z[6:2], celloutsig_1_5z, celloutsig_1_12z } | { celloutsig_1_13z[3:1], celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_1_0z = in_data[151:146] - in_data[123:118];
  assign celloutsig_1_3z = in_data[176:157] - { celloutsig_1_2z[11:0], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_2z[9:7], celloutsig_1_1z } - celloutsig_1_3z[6:0];
  assign celloutsig_1_5z = in_data[159:157] - celloutsig_1_0z[4:2];
  assign celloutsig_0_1z = { in_data[49:45], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } - { in_data[9:3], celloutsig_0_0z };
  assign celloutsig_1_8z = celloutsig_1_3z[7:5] - celloutsig_1_6z;
  assign celloutsig_1_12z = celloutsig_1_2z[14:8] - celloutsig_1_3z[11:5];
  assign celloutsig_1_13z = in_data[131:126] - { celloutsig_1_4z[4:0], celloutsig_1_7z };
  assign celloutsig_0_2z = { in_data[16:5], celloutsig_0_0z } - { in_data[12:9], celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_6z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_6z = celloutsig_0_2z[2:0];
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 15'h0000;
    else if (!clkin_data[32]) celloutsig_1_2z = { in_data[116:106], celloutsig_1_1z };
  assign { out_data[142:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
