\section{Appendix}

\subsection{Module Listings}


\lstinputlisting[language=Verilog]{../source/top.v}
\lstinputlisting[language=Verilog]{../source/nco.v}
\lstinputlisting[language=Verilog]{../source/nco.v}
\lstinputlisting[language=Verilog]{../source/nco.v}
\lstinputlisting[language=Verilog]{../source/nco.v}
\lstinputlisting[language=Verilog]{../source/nco.v}
\lstinputlisting[language=Verilog]{../source/nco.v}
\lstinputlisting[language=Verilog]{../source/nco.v}
\lstinputlisting[language=Verilog]{../source/nco.v}
\lstinputlisting[language=Verilog]{../source/timer.v}


