

================================================================
== Vivado HLS Report for 'aes128_expand_key_hw'
================================================================
* Date:           Tue Apr 10 18:51:44 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.498|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   88|   88|   88|   88|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 89
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%key_addr_11 = getelementptr [16 x i8]* %key, i64 0, i64 11" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 90 'getelementptr' 'key_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (2.32ns)   --->   "%tmp_0_64 = load i8* %key_addr_11, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 91 'load' 'tmp_0_64' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 92 [1/2] (2.32ns)   --->   "%tmp_0_64 = load i8* %key_addr_11, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 92 'load' 'tmp_0_64' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%expanded_key_addr_26 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 12" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 93 'getelementptr' 'expanded_key_addr_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (3.25ns)   --->   "store i8 %tmp_0_64, i8* %expanded_key_addr_26, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 94 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%key_addr_12 = getelementptr [16 x i8]* %key, i64 0, i64 12" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 95 'getelementptr' 'key_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (2.32ns)   --->   "%tmp_1_95 = load i8* %key_addr_12, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 96 'load' 'tmp_1_95' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%key_addr_13 = getelementptr [16 x i8]* %key, i64 0, i64 13" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 97 'getelementptr' 'key_addr_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (2.32ns)   --->   "%tmp_2_95 = load i8* %key_addr_13, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 98 'load' 'tmp_2_95' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%expanded_key_addr_31 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 0" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 99 'getelementptr' 'expanded_key_addr_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (3.25ns)   --->   "%expanded_key_load = load i8* %expanded_key_addr_31, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 100 'load' 'expanded_key_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%key_addr = getelementptr [16 x i8]* %key, i64 0, i64 0" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 101 'getelementptr' 'key_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (2.32ns)   --->   "%key_load = load i8* %key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 102 'load' 'key_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 103 [1/2] (2.32ns)   --->   "%tmp_1_95 = load i8* %key_addr_12, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 103 'load' 'tmp_1_95' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%expanded_key_addr_27 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 13" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 104 'getelementptr' 'expanded_key_addr_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (3.25ns)   --->   "store i8 %tmp_1_95, i8* %expanded_key_addr_27, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 106 [1/2] (2.32ns)   --->   "%tmp_2_95 = load i8* %key_addr_13, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 106 'load' 'tmp_2_95' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%expanded_key_addr_28 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 14" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 107 'getelementptr' 'expanded_key_addr_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (3.25ns)   --->   "store i8 %tmp_2_95, i8* %expanded_key_addr_28, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 108 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%key_addr_14 = getelementptr [16 x i8]* %key, i64 0, i64 14" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 109 'getelementptr' 'key_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (2.32ns)   --->   "%tmp_3 = load i8* %key_addr_14, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 110 'load' 'tmp_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 111 [1/2] (3.25ns)   --->   "%expanded_key_load = load i8* %expanded_key_addr_31, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 111 'load' 'expanded_key_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 112 [1/2] (2.32ns)   --->   "%key_load = load i8* %key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 112 'load' 'key_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%expanded_key_addr = getelementptr [176 x i8]* %expanded_key, i64 0, i64 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 113 'getelementptr' 'expanded_key_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (3.25ns)   --->   "store i8 %key_load, i8* %expanded_key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 114 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%key_addr_1 = getelementptr [16 x i8]* %key, i64 0, i64 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 115 'getelementptr' 'key_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [2/2] (2.32ns)   --->   "%key_load_1 = load i8* %key_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 116 'load' 'key_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%key_addr_2 = getelementptr [16 x i8]* %key, i64 0, i64 2" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 117 'getelementptr' 'key_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (2.32ns)   --->   "%key_load_2 = load i8* %key_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 118 'load' 'key_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 119 [1/2] (2.32ns)   --->   "%tmp_3 = load i8* %key_addr_14, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 119 'load' 'tmp_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%expanded_key_addr_29 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 15" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 120 'getelementptr' 'expanded_key_addr_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %expanded_key_addr_29, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 121 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 122 [1/2] (2.32ns)   --->   "%key_load_1 = load i8* %key_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 122 'load' 'key_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%expanded_key_addr_16 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 2" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 123 'getelementptr' 'expanded_key_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (3.25ns)   --->   "store i8 %key_load_1, i8* %expanded_key_addr_16, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 124 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 125 [1/2] (2.32ns)   --->   "%key_load_2 = load i8* %key_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 125 'load' 'key_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%expanded_key_addr_17 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 3" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 126 'getelementptr' 'expanded_key_addr_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (3.25ns)   --->   "store i8 %key_load_2, i8* %expanded_key_addr_17, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 127 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%key_addr_3 = getelementptr [16 x i8]* %key, i64 0, i64 3" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 128 'getelementptr' 'key_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [2/2] (2.32ns)   --->   "%key_load_3 = load i8* %key_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 129 'load' 'key_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%key_addr_4 = getelementptr [16 x i8]* %key, i64 0, i64 4" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 130 'getelementptr' 'key_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (2.32ns)   --->   "%key_load_4 = load i8* %key_addr_4, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 131 'load' 'key_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 132 [1/2] (2.32ns)   --->   "%key_load_3 = load i8* %key_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 132 'load' 'key_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%expanded_key_addr_18 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 4" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 133 'getelementptr' 'expanded_key_addr_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (3.25ns)   --->   "store i8 %key_load_3, i8* %expanded_key_addr_18, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 134 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 135 [1/2] (2.32ns)   --->   "%key_load_4 = load i8* %key_addr_4, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 135 'load' 'key_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%expanded_key_addr_19 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 5" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 136 'getelementptr' 'expanded_key_addr_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (3.25ns)   --->   "store i8 %key_load_4, i8* %expanded_key_addr_19, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 137 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%key_addr_5 = getelementptr [16 x i8]* %key, i64 0, i64 5" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 138 'getelementptr' 'key_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [2/2] (2.32ns)   --->   "%key_load_5 = load i8* %key_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 139 'load' 'key_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%key_addr_6 = getelementptr [16 x i8]* %key, i64 0, i64 6" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 140 'getelementptr' 'key_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [2/2] (2.32ns)   --->   "%key_load_6 = load i8* %key_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 141 'load' 'key_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 7 <SV = 6> <Delay = 5.57>
ST_7 : Operation 142 [1/2] (2.32ns)   --->   "%key_load_5 = load i8* %key_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 142 'load' 'key_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%expanded_key_addr_20 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 6" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 143 'getelementptr' 'expanded_key_addr_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (3.25ns)   --->   "store i8 %key_load_5, i8* %expanded_key_addr_20, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 144 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 145 [1/2] (2.32ns)   --->   "%key_load_6 = load i8* %key_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 145 'load' 'key_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%expanded_key_addr_21 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 7" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 146 'getelementptr' 'expanded_key_addr_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (3.25ns)   --->   "store i8 %key_load_6, i8* %expanded_key_addr_21, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 147 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%key_addr_7 = getelementptr [16 x i8]* %key, i64 0, i64 7" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 148 'getelementptr' 'key_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [2/2] (2.32ns)   --->   "%key_load_7 = load i8* %key_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 149 'load' 'key_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%key_addr_8 = getelementptr [16 x i8]* %key, i64 0, i64 8" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 150 'getelementptr' 'key_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [2/2] (2.32ns)   --->   "%key_load_8 = load i8* %key_addr_8, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 151 'load' 'key_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 152 [1/2] (2.32ns)   --->   "%key_load_7 = load i8* %key_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 152 'load' 'key_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%expanded_key_addr_22 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 8" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 153 'getelementptr' 'expanded_key_addr_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (3.25ns)   --->   "store i8 %key_load_7, i8* %expanded_key_addr_22, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 154 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 155 [1/2] (2.32ns)   --->   "%key_load_8 = load i8* %key_addr_8, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 155 'load' 'key_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%expanded_key_addr_23 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 9" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 156 'getelementptr' 'expanded_key_addr_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (3.25ns)   --->   "store i8 %key_load_8, i8* %expanded_key_addr_23, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 157 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%key_addr_9 = getelementptr [16 x i8]* %key, i64 0, i64 9" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 158 'getelementptr' 'key_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [2/2] (2.32ns)   --->   "%key_load_9 = load i8* %key_addr_9, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 159 'load' 'key_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%key_addr_10 = getelementptr [16 x i8]* %key, i64 0, i64 10" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 160 'getelementptr' 'key_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (2.32ns)   --->   "%key_load_10 = load i8* %key_addr_10, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 161 'load' 'key_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 9 <SV = 8> <Delay = 5.57>
ST_9 : Operation 162 [1/2] (2.32ns)   --->   "%key_load_9 = load i8* %key_addr_9, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 162 'load' 'key_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%expanded_key_addr_24 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 10" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 163 'getelementptr' 'expanded_key_addr_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (3.25ns)   --->   "store i8 %key_load_9, i8* %expanded_key_addr_24, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 164 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 165 [1/2] (2.32ns)   --->   "%key_load_10 = load i8* %key_addr_10, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 165 'load' 'key_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%expanded_key_addr_25 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 11" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 166 'getelementptr' 'expanded_key_addr_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (3.25ns)   --->   "store i8 %key_load_10, i8* %expanded_key_addr_25, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 167 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %tmp_1_95 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 168 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%sbox_hw_addr = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_s" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 169 'getelementptr' 'sbox_hw_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [2/2] (3.25ns)   --->   "%tmp_0_6 = load i8* %sbox_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 170 'load' 'tmp_0_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_52_0_1 = zext i8 %tmp_2_95 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 171 'zext' 'tmp_52_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%sbox_hw_addr_16 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_0_1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 172 'getelementptr' 'sbox_hw_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [2/2] (3.25ns)   --->   "%tmp_1_6 = load i8* %sbox_hw_addr_16, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 173 'load' 'tmp_1_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 7.49>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%expanded_key_addr_30 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 16" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 174 'getelementptr' 'expanded_key_addr_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/2] (3.25ns)   --->   "%tmp_0_6 = load i8* %sbox_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 175 'load' 'tmp_0_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 176 [1/2] (3.25ns)   --->   "%tmp_1_6 = load i8* %sbox_hw_addr_16, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 176 'load' 'tmp_1_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_52_0_2 = zext i8 %tmp_3 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 177 'zext' 'tmp_52_0_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%sbox_hw_addr_17 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_0_2" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 178 'getelementptr' 'sbox_hw_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [2/2] (3.25ns)   --->   "%tmp_2_6 = load i8* %sbox_hw_addr_17, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 179 'load' 'tmp_2_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_52_0_3 = zext i8 %tmp_0_64 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 180 'zext' 'tmp_52_0_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%sbox_hw_addr_18 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_0_3" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 181 'getelementptr' 'sbox_hw_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [2/2] (3.25ns)   --->   "%tmp_3_1 = load i8* %sbox_hw_addr_18, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 182 'load' 'tmp_3_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_3)   --->   "%tmp = xor i8 %expanded_key_load, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 183 'xor' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_0_3 = xor i8 %tmp, %tmp_0_6" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 184 'xor' 'tmp_0_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (3.25ns)   --->   "store i8 %tmp_0_3, i8* %expanded_key_addr_30, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 185 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_10 : Operation 186 [1/1] (0.99ns)   --->   "%tmp_1_2 = xor i8 %tmp_1_6, %key_load" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 186 'xor' 'tmp_1_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%expanded_key_addr_32 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 17" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 187 'getelementptr' 'expanded_key_addr_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (3.25ns)   --->   "store i8 %tmp_1_2, i8* %expanded_key_addr_32, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 188 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 11 <SV = 10> <Delay = 7.49>
ST_11 : Operation 189 [1/2] (3.25ns)   --->   "%tmp_2_6 = load i8* %sbox_hw_addr_17, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 189 'load' 'tmp_2_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 190 [1/2] (3.25ns)   --->   "%tmp_3_1 = load i8* %sbox_hw_addr_18, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 190 'load' 'tmp_3_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 191 [1/1] (0.99ns)   --->   "%tmp_2_2 = xor i8 %tmp_2_6, %key_load_1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 191 'xor' 'tmp_2_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%expanded_key_addr_33 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 18" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 192 'getelementptr' 'expanded_key_addr_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (3.25ns)   --->   "store i8 %tmp_2_2, i8* %expanded_key_addr_33, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 193 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_11 : Operation 194 [1/1] (0.99ns)   --->   "%tmp_3_2 = xor i8 %tmp_3_1, %key_load_2" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 194 'xor' 'tmp_3_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%expanded_key_addr_34 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 19" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 195 'getelementptr' 'expanded_key_addr_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (3.25ns)   --->   "store i8 %tmp_3_2, i8* %expanded_key_addr_34, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 196 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 12 <SV = 11> <Delay = 4.24>
ST_12 : Operation 197 [1/1] (0.99ns)   --->   "%tmp_0_4 = xor i8 %key_load_3, %tmp_0_3" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 197 'xor' 'tmp_0_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%expanded_key_addr_35 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 20" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 198 'getelementptr' 'expanded_key_addr_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (3.25ns)   --->   "store i8 %tmp_0_4, i8* %expanded_key_addr_35, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 199 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_12 : Operation 200 [1/1] (0.99ns)   --->   "%tmp_1_3 = xor i8 %key_load_4, %tmp_1_2" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 200 'xor' 'tmp_1_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%expanded_key_addr_36 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 21" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 201 'getelementptr' 'expanded_key_addr_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (3.25ns)   --->   "store i8 %tmp_1_3, i8* %expanded_key_addr_36, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 202 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_12 : Operation 203 [1/1] (0.99ns)   --->   "%tmp_0_5 = xor i8 %key_load_7, %tmp_0_4" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 203 'xor' 'tmp_0_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.99ns)   --->   "%tmp_1_4 = xor i8 %key_load_8, %tmp_1_3" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 204 'xor' 'tmp_1_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.24>
ST_13 : Operation 205 [1/1] (0.99ns)   --->   "%tmp_2_3 = xor i8 %key_load_5, %tmp_2_2" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 205 'xor' 'tmp_2_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%expanded_key_addr_37 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 22" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 206 'getelementptr' 'expanded_key_addr_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (3.25ns)   --->   "store i8 %tmp_2_3, i8* %expanded_key_addr_37, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 207 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_13 : Operation 208 [1/1] (0.99ns)   --->   "%tmp_3_3 = xor i8 %key_load_6, %tmp_3_2" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 208 'xor' 'tmp_3_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%expanded_key_addr_38 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 23" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 209 'getelementptr' 'expanded_key_addr_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (3.25ns)   --->   "store i8 %tmp_3_3, i8* %expanded_key_addr_38, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 210 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_13 : Operation 211 [1/1] (0.99ns)   --->   "%tmp_2_4 = xor i8 %key_load_9, %tmp_2_3" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 211 'xor' 'tmp_2_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.99ns)   --->   "%tmp_3_4 = xor i8 %key_load_10, %tmp_3_3" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 212 'xor' 'tmp_3_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%expanded_key_addr_39 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 24" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 213 'getelementptr' 'expanded_key_addr_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (3.25ns)   --->   "store i8 %tmp_0_5, i8* %expanded_key_addr_39, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 214 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%expanded_key_addr_40 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 25" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 215 'getelementptr' 'expanded_key_addr_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (3.25ns)   --->   "store i8 %tmp_1_4, i8* %expanded_key_addr_40, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 216 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%expanded_key_addr_41 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 26" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 217 'getelementptr' 'expanded_key_addr_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (3.25ns)   --->   "store i8 %tmp_2_4, i8* %expanded_key_addr_41, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 218 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%expanded_key_addr_42 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 27" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 219 'getelementptr' 'expanded_key_addr_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (3.25ns)   --->   "store i8 %tmp_3_4, i8* %expanded_key_addr_42, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 220 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 16 <SV = 15> <Delay = 4.24>
ST_16 : Operation 221 [1/1] (0.99ns)   --->   "%tmp_0_65 = xor i8 %tmp_0_64, %tmp_0_5" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 221 'xor' 'tmp_0_65' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%expanded_key_addr_43 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 28" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 222 'getelementptr' 'expanded_key_addr_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (3.25ns)   --->   "store i8 %tmp_0_65, i8* %expanded_key_addr_43, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 223 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_16 : Operation 224 [1/1] (0.99ns)   --->   "%tmp_1_96 = xor i8 %tmp_1_95, %tmp_1_4" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 224 'xor' 'tmp_1_96' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%expanded_key_addr_44 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 29" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 225 'getelementptr' 'expanded_key_addr_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (3.25ns)   --->   "store i8 %tmp_1_96, i8* %expanded_key_addr_44, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 226 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_52_4 = zext i8 %tmp_1_96 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 227 'zext' 'tmp_52_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%sbox_hw_addr_19 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_4" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 228 'getelementptr' 'sbox_hw_addr_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [2/2] (3.25ns)   --->   "%tmp_0_10 = load i8* %sbox_hw_addr_19, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 229 'load' 'tmp_0_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_52_4_3 = zext i8 %tmp_0_65 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 230 'zext' 'tmp_52_4_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%sbox_hw_addr_22 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_4_3" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 231 'getelementptr' 'sbox_hw_addr_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 232 [2/2] (3.25ns)   --->   "%tmp_3_7 = load i8* %sbox_hw_addr_22, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 232 'load' 'tmp_3_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 5.23>
ST_17 : Operation 233 [1/1] (0.99ns)   --->   "%tmp_2_96 = xor i8 %tmp_2_95, %tmp_2_4" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 233 'xor' 'tmp_2_96' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%expanded_key_addr_45 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 30" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 234 'getelementptr' 'expanded_key_addr_45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (3.25ns)   --->   "store i8 %tmp_2_96, i8* %expanded_key_addr_45, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 235 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_17 : Operation 236 [1/1] (0.99ns)   --->   "%tmp_3_59 = xor i8 %tmp_3, %tmp_3_4" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 236 'xor' 'tmp_3_59' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%expanded_key_addr_46 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 31" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 237 'getelementptr' 'expanded_key_addr_46' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (3.25ns)   --->   "store i8 %tmp_3_59, i8* %expanded_key_addr_46, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 238 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_17 : Operation 239 [1/2] (3.25ns)   --->   "%tmp_0_10 = load i8* %sbox_hw_addr_19, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 239 'load' 'tmp_0_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_52_4_1 = zext i8 %tmp_2_96 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 240 'zext' 'tmp_52_4_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%sbox_hw_addr_20 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_4_1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 241 'getelementptr' 'sbox_hw_addr_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 242 [2/2] (3.25ns)   --->   "%tmp_1_11 = load i8* %sbox_hw_addr_20, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 242 'load' 'tmp_1_11' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_52_4_2 = zext i8 %tmp_3_59 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 243 'zext' 'tmp_52_4_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%sbox_hw_addr_21 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_4_2" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 244 'getelementptr' 'sbox_hw_addr_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 245 [2/2] (3.25ns)   --->   "%tmp_2_11 = load i8* %sbox_hw_addr_21, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 245 'load' 'tmp_2_11' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 246 [1/2] (3.25ns)   --->   "%tmp_3_7 = load i8* %sbox_hw_addr_22, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 246 'load' 'tmp_3_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 247 [1/1] (0.99ns)   --->   "%tmp_0_9 = xor i8 %tmp_0_10, 2" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 247 'xor' 'tmp_0_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 248 [1/1] (0.99ns)   --->   "%tmp_0_11 = xor i8 %tmp_0_9, %tmp_0_3" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 248 'xor' 'tmp_0_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [1/1] (0.99ns)   --->   "%tmp_3_8 = xor i8 %tmp_3_7, %tmp_3_2" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 249 'xor' 'tmp_3_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 250 [1/1] (0.99ns)   --->   "%tmp_0_12 = xor i8 %key_load_3, %tmp_0_9" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 250 'xor' 'tmp_0_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 251 [1/1] (0.99ns)   --->   "%tmp_3_9 = xor i8 %tmp_3_7, %key_load_6" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 251 'xor' 'tmp_3_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.49>
ST_18 : Operation 252 [1/2] (3.25ns)   --->   "%tmp_1_11 = load i8* %sbox_hw_addr_20, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 252 'load' 'tmp_1_11' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 253 [1/2] (3.25ns)   --->   "%tmp_2_11 = load i8* %sbox_hw_addr_21, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 253 'load' 'tmp_2_11' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 254 [1/1] (0.00ns)   --->   "%expanded_key_addr_47 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 32" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 254 'getelementptr' 'expanded_key_addr_47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 255 [1/1] (3.25ns)   --->   "store i8 %tmp_0_11, i8* %expanded_key_addr_47, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 255 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_18 : Operation 256 [1/1] (0.99ns)   --->   "%tmp_1_8 = xor i8 %tmp_1_11, %tmp_1_2" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 256 'xor' 'tmp_1_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "%expanded_key_addr_48 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 33" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 257 'getelementptr' 'expanded_key_addr_48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 258 [1/1] (3.25ns)   --->   "store i8 %tmp_1_8, i8* %expanded_key_addr_48, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 258 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_18 : Operation 259 [1/1] (0.99ns)   --->   "%tmp_2_8 = xor i8 %tmp_2_11, %tmp_2_2" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 259 'xor' 'tmp_2_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [1/1] (0.99ns)   --->   "%tmp_1_9 = xor i8 %tmp_1_11, %key_load_4" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 260 'xor' 'tmp_1_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [1/1] (0.99ns)   --->   "%tmp_2_9 = xor i8 %tmp_2_11, %key_load_5" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 261 'xor' 'tmp_2_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 262 [1/1] (0.00ns)   --->   "%expanded_key_addr_49 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 34" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 262 'getelementptr' 'expanded_key_addr_49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 263 [1/1] (3.25ns)   --->   "store i8 %tmp_2_8, i8* %expanded_key_addr_49, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 263 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_19 : Operation 264 [1/1] (0.00ns)   --->   "%expanded_key_addr_50 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 35" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 264 'getelementptr' 'expanded_key_addr_50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 265 [1/1] (3.25ns)   --->   "store i8 %tmp_3_8, i8* %expanded_key_addr_50, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 265 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 266 [1/1] (0.00ns)   --->   "%expanded_key_addr_51 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 36" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 266 'getelementptr' 'expanded_key_addr_51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 267 [1/1] (3.25ns)   --->   "store i8 %tmp_0_12, i8* %expanded_key_addr_51, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 267 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%expanded_key_addr_52 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 37" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 268 'getelementptr' 'expanded_key_addr_52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (3.25ns)   --->   "store i8 %tmp_1_9, i8* %expanded_key_addr_52, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 269 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%expanded_key_addr_53 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 38" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 270 'getelementptr' 'expanded_key_addr_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (3.25ns)   --->   "store i8 %tmp_2_9, i8* %expanded_key_addr_53, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 271 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%expanded_key_addr_54 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 39" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 272 'getelementptr' 'expanded_key_addr_54' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 273 [1/1] (3.25ns)   --->   "store i8 %tmp_3_9, i8* %expanded_key_addr_54, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 273 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 22 <SV = 21> <Delay = 4.24>
ST_22 : Operation 274 [1/1] (0.99ns)   --->   "%tmp_0_13 = xor i8 %tmp_0_12, %tmp_0_5" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 274 'xor' 'tmp_0_13' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 275 [1/1] (0.00ns)   --->   "%expanded_key_addr_55 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 40" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 275 'getelementptr' 'expanded_key_addr_55' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 276 [1/1] (3.25ns)   --->   "store i8 %tmp_0_13, i8* %expanded_key_addr_55, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 276 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_22 : Operation 277 [1/1] (0.99ns)   --->   "%tmp_1_12 = xor i8 %tmp_1_9, %tmp_1_4" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 277 'xor' 'tmp_1_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 278 [1/1] (0.00ns)   --->   "%expanded_key_addr_56 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 41" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 278 'getelementptr' 'expanded_key_addr_56' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 279 [1/1] (3.25ns)   --->   "store i8 %tmp_1_12, i8* %expanded_key_addr_56, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 279 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 23 <SV = 22> <Delay = 4.24>
ST_23 : Operation 280 [1/1] (0.99ns)   --->   "%tmp_2_12 = xor i8 %tmp_2_9, %tmp_2_4" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 280 'xor' 'tmp_2_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 281 [1/1] (0.00ns)   --->   "%expanded_key_addr_57 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 42" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 281 'getelementptr' 'expanded_key_addr_57' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 282 [1/1] (3.25ns)   --->   "store i8 %tmp_2_12, i8* %expanded_key_addr_57, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 282 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_23 : Operation 283 [1/1] (0.99ns)   --->   "%tmp_3_10 = xor i8 %tmp_3_9, %tmp_3_4" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 283 'xor' 'tmp_3_10' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 284 [1/1] (0.00ns)   --->   "%expanded_key_addr_58 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 43" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 284 'getelementptr' 'expanded_key_addr_58' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 285 [1/1] (3.25ns)   --->   "store i8 %tmp_3_10, i8* %expanded_key_addr_58, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 285 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 24 <SV = 23> <Delay = 4.24>
ST_24 : Operation 286 [1/1] (0.99ns)   --->   "%tmp_0_66 = xor i8 %tmp_0_64, %tmp_0_12" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 286 'xor' 'tmp_0_66' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 287 [1/1] (0.00ns)   --->   "%expanded_key_addr_59 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 44" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 287 'getelementptr' 'expanded_key_addr_59' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 288 [1/1] (3.25ns)   --->   "store i8 %tmp_0_66, i8* %expanded_key_addr_59, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 288 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_24 : Operation 289 [1/1] (0.99ns)   --->   "%tmp_1_97 = xor i8 %tmp_1_95, %tmp_1_9" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 289 'xor' 'tmp_1_97' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 290 [1/1] (0.00ns)   --->   "%expanded_key_addr_60 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 45" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 290 'getelementptr' 'expanded_key_addr_60' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 291 [1/1] (3.25ns)   --->   "store i8 %tmp_1_97, i8* %expanded_key_addr_60, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 291 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 25 <SV = 24> <Delay = 4.24>
ST_25 : Operation 292 [1/1] (0.99ns)   --->   "%tmp_2_97 = xor i8 %tmp_2_95, %tmp_2_9" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 292 'xor' 'tmp_2_97' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 293 [1/1] (0.00ns)   --->   "%expanded_key_addr_61 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 46" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 293 'getelementptr' 'expanded_key_addr_61' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 294 [1/1] (3.25ns)   --->   "store i8 %tmp_2_97, i8* %expanded_key_addr_61, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 294 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_25 : Operation 295 [1/1] (0.99ns)   --->   "%tmp_3_60 = xor i8 %tmp_3, %tmp_3_9" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 295 'xor' 'tmp_3_60' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 296 [1/1] (0.00ns)   --->   "%expanded_key_addr_62 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 47" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 296 'getelementptr' 'expanded_key_addr_62' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 297 [1/1] (3.25ns)   --->   "store i8 %tmp_3_60, i8* %expanded_key_addr_62, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 297 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_52_8 = zext i8 %tmp_1_97 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 298 'zext' 'tmp_52_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 299 [1/1] (0.00ns)   --->   "%sbox_hw_addr_23 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_8" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 299 'getelementptr' 'sbox_hw_addr_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 300 [2/2] (3.25ns)   --->   "%tmp_0_16 = load i8* %sbox_hw_addr_23, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 300 'load' 'tmp_0_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_52_8_1 = zext i8 %tmp_2_97 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 301 'zext' 'tmp_52_8_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 302 [1/1] (0.00ns)   --->   "%sbox_hw_addr_24 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_8_1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 302 'getelementptr' 'sbox_hw_addr_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 303 [2/2] (3.25ns)   --->   "%tmp_1_23 = load i8* %sbox_hw_addr_24, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 303 'load' 'tmp_1_23' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 26 <SV = 25> <Delay = 7.49>
ST_26 : Operation 304 [1/2] (3.25ns)   --->   "%tmp_0_16 = load i8* %sbox_hw_addr_23, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 304 'load' 'tmp_0_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 305 [1/2] (3.25ns)   --->   "%tmp_1_23 = load i8* %sbox_hw_addr_24, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 305 'load' 'tmp_1_23' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_52_8_2 = zext i8 %tmp_3_60 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 306 'zext' 'tmp_52_8_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 307 [1/1] (0.00ns)   --->   "%sbox_hw_addr_25 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_8_2" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 307 'getelementptr' 'sbox_hw_addr_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 308 [2/2] (3.25ns)   --->   "%tmp_2_23 = load i8* %sbox_hw_addr_25, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 308 'load' 'tmp_2_23' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_52_8_3 = zext i8 %tmp_0_66 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 309 'zext' 'tmp_52_8_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 310 [1/1] (0.00ns)   --->   "%sbox_hw_addr_26 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_8_3" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 310 'getelementptr' 'sbox_hw_addr_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 311 [2/2] (3.25ns)   --->   "%tmp_3_13 = load i8* %sbox_hw_addr_26, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 311 'load' 'tmp_3_13' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_17)   --->   "%tmp1 = xor i8 %tmp_0_11, 4" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 312 'xor' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 313 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_0_17 = xor i8 %tmp1, %tmp_0_16" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 313 'xor' 'tmp_0_17' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 314 [1/1] (0.00ns)   --->   "%expanded_key_addr_63 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 48" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 314 'getelementptr' 'expanded_key_addr_63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 315 [1/1] (3.25ns)   --->   "store i8 %tmp_0_17, i8* %expanded_key_addr_63, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 315 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_26 : Operation 316 [1/1] (0.99ns)   --->   "%tmp_1_24 = xor i8 %tmp_1_23, %tmp_1_8" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 316 'xor' 'tmp_1_24' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 317 [1/1] (0.00ns)   --->   "%expanded_key_addr_64 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 49" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 317 'getelementptr' 'expanded_key_addr_64' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 318 [1/1] (3.25ns)   --->   "store i8 %tmp_1_24, i8* %expanded_key_addr_64, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 318 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 27 <SV = 26> <Delay = 7.49>
ST_27 : Operation 319 [1/2] (3.25ns)   --->   "%tmp_2_23 = load i8* %sbox_hw_addr_25, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 319 'load' 'tmp_2_23' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_27 : Operation 320 [1/2] (3.25ns)   --->   "%tmp_3_13 = load i8* %sbox_hw_addr_26, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 320 'load' 'tmp_3_13' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_27 : Operation 321 [1/1] (0.99ns)   --->   "%tmp_2_24 = xor i8 %tmp_2_23, %tmp_2_8" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 321 'xor' 'tmp_2_24' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 322 [1/1] (0.00ns)   --->   "%expanded_key_addr_65 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 50" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 322 'getelementptr' 'expanded_key_addr_65' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 323 [1/1] (3.25ns)   --->   "store i8 %tmp_2_24, i8* %expanded_key_addr_65, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 323 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_27 : Operation 324 [1/1] (0.99ns)   --->   "%tmp_3_14 = xor i8 %tmp_3_13, %tmp_3_8" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 324 'xor' 'tmp_3_14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 325 [1/1] (0.00ns)   --->   "%expanded_key_addr_66 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 51" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 325 'getelementptr' 'expanded_key_addr_66' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 326 [1/1] (3.25ns)   --->   "store i8 %tmp_3_14, i8* %expanded_key_addr_66, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 326 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 28 <SV = 27> <Delay = 4.24>
ST_28 : Operation 327 [1/1] (0.99ns)   --->   "%tmp_0_18 = xor i8 %tmp_0_17, %tmp_0_12" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 327 'xor' 'tmp_0_18' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 328 [1/1] (0.00ns)   --->   "%expanded_key_addr_67 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 52" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 328 'getelementptr' 'expanded_key_addr_67' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 329 [1/1] (3.25ns)   --->   "store i8 %tmp_0_18, i8* %expanded_key_addr_67, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 329 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_28 : Operation 330 [1/1] (0.99ns)   --->   "%tmp_1_29 = xor i8 %tmp_1_24, %tmp_1_9" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 330 'xor' 'tmp_1_29' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 331 [1/1] (0.00ns)   --->   "%expanded_key_addr_68 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 53" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 331 'getelementptr' 'expanded_key_addr_68' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 332 [1/1] (3.25ns)   --->   "store i8 %tmp_1_29, i8* %expanded_key_addr_68, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 332 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 29 <SV = 28> <Delay = 4.24>
ST_29 : Operation 333 [1/1] (0.99ns)   --->   "%tmp_2_29 = xor i8 %tmp_2_24, %tmp_2_9" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 333 'xor' 'tmp_2_29' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 334 [1/1] (0.00ns)   --->   "%expanded_key_addr_69 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 54" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 334 'getelementptr' 'expanded_key_addr_69' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 335 [1/1] (3.25ns)   --->   "store i8 %tmp_2_29, i8* %expanded_key_addr_69, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 335 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_29 : Operation 336 [1/1] (0.99ns)   --->   "%tmp_3_15 = xor i8 %tmp_3_14, %tmp_3_9" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 336 'xor' 'tmp_3_15' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 337 [1/1] (0.00ns)   --->   "%expanded_key_addr_70 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 55" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 337 'getelementptr' 'expanded_key_addr_70' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 338 [1/1] (3.25ns)   --->   "store i8 %tmp_3_15, i8* %expanded_key_addr_70, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 338 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 30 <SV = 29> <Delay = 4.24>
ST_30 : Operation 339 [1/1] (0.99ns)   --->   "%tmp_0_19 = xor i8 %tmp_0_17, %tmp_0_5" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 339 'xor' 'tmp_0_19' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 340 [1/1] (0.00ns)   --->   "%expanded_key_addr_71 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 56" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 340 'getelementptr' 'expanded_key_addr_71' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 341 [1/1] (3.25ns)   --->   "store i8 %tmp_0_19, i8* %expanded_key_addr_71, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 341 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_30 : Operation 342 [1/1] (0.99ns)   --->   "%tmp_1_30 = xor i8 %tmp_1_24, %tmp_1_4" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 342 'xor' 'tmp_1_30' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 343 [1/1] (0.00ns)   --->   "%expanded_key_addr_72 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 57" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 343 'getelementptr' 'expanded_key_addr_72' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 344 [1/1] (3.25ns)   --->   "store i8 %tmp_1_30, i8* %expanded_key_addr_72, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 344 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 31 <SV = 30> <Delay = 4.24>
ST_31 : Operation 345 [1/1] (0.99ns)   --->   "%tmp_2_30 = xor i8 %tmp_2_24, %tmp_2_4" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 345 'xor' 'tmp_2_30' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 346 [1/1] (0.00ns)   --->   "%expanded_key_addr_73 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 58" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 346 'getelementptr' 'expanded_key_addr_73' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 347 [1/1] (3.25ns)   --->   "store i8 %tmp_2_30, i8* %expanded_key_addr_73, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 347 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_31 : Operation 348 [1/1] (0.99ns)   --->   "%tmp_3_16 = xor i8 %tmp_3_14, %tmp_3_4" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 348 'xor' 'tmp_3_16' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 349 [1/1] (0.00ns)   --->   "%expanded_key_addr_74 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 59" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 349 'getelementptr' 'expanded_key_addr_74' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 350 [1/1] (3.25ns)   --->   "store i8 %tmp_3_16, i8* %expanded_key_addr_74, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 350 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 32 <SV = 31> <Delay = 4.24>
ST_32 : Operation 351 [1/1] (0.99ns)   --->   "%tmp_0_67 = xor i8 %tmp_0_19, %tmp_0_66" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 351 'xor' 'tmp_0_67' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 352 [1/1] (0.00ns)   --->   "%expanded_key_addr_75 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 60" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 352 'getelementptr' 'expanded_key_addr_75' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 353 [1/1] (3.25ns)   --->   "store i8 %tmp_0_67, i8* %expanded_key_addr_75, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 353 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_32 : Operation 354 [1/1] (0.99ns)   --->   "%tmp_1_98 = xor i8 %tmp_1_30, %tmp_1_97" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 354 'xor' 'tmp_1_98' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 355 [1/1] (0.00ns)   --->   "%expanded_key_addr_76 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 61" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 355 'getelementptr' 'expanded_key_addr_76' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 356 [1/1] (3.25ns)   --->   "store i8 %tmp_1_98, i8* %expanded_key_addr_76, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 356 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_32 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_52_s = zext i8 %tmp_1_98 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 357 'zext' 'tmp_52_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 358 [1/1] (0.00ns)   --->   "%sbox_hw_addr_27 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_s" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 358 'getelementptr' 'sbox_hw_addr_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 359 [2/2] (3.25ns)   --->   "%tmp_0_20 = load i8* %sbox_hw_addr_27, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 359 'load' 'tmp_0_20' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_32 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_52_12_3 = zext i8 %tmp_0_67 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 360 'zext' 'tmp_52_12_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 361 [1/1] (0.00ns)   --->   "%sbox_hw_addr_30 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_12_3" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 361 'getelementptr' 'sbox_hw_addr_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 362 [2/2] (3.25ns)   --->   "%tmp_3_19 = load i8* %sbox_hw_addr_30, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 362 'load' 'tmp_3_19' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 33 <SV = 32> <Delay = 5.23>
ST_33 : Operation 363 [1/1] (0.99ns)   --->   "%tmp_2_98 = xor i8 %tmp_2_30, %tmp_2_97" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 363 'xor' 'tmp_2_98' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 364 [1/1] (0.00ns)   --->   "%expanded_key_addr_77 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 62" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 364 'getelementptr' 'expanded_key_addr_77' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 365 [1/1] (3.25ns)   --->   "store i8 %tmp_2_98, i8* %expanded_key_addr_77, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 365 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_33 : Operation 366 [1/1] (0.99ns)   --->   "%tmp_3_61 = xor i8 %tmp_3_16, %tmp_3_60" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 366 'xor' 'tmp_3_61' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 367 [1/1] (0.00ns)   --->   "%expanded_key_addr_78 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 63" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 367 'getelementptr' 'expanded_key_addr_78' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 368 [1/1] (3.25ns)   --->   "store i8 %tmp_3_61, i8* %expanded_key_addr_78, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 368 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_33 : Operation 369 [1/2] (3.25ns)   --->   "%tmp_0_20 = load i8* %sbox_hw_addr_27, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 369 'load' 'tmp_0_20' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_52_12_1 = zext i8 %tmp_2_98 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 370 'zext' 'tmp_52_12_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 371 [1/1] (0.00ns)   --->   "%sbox_hw_addr_28 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_12_1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 371 'getelementptr' 'sbox_hw_addr_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 372 [2/2] (3.25ns)   --->   "%tmp_1_35 = load i8* %sbox_hw_addr_28, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 372 'load' 'tmp_1_35' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_52_12_2 = zext i8 %tmp_3_61 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 373 'zext' 'tmp_52_12_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 374 [1/1] (0.00ns)   --->   "%sbox_hw_addr_29 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_12_2" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 374 'getelementptr' 'sbox_hw_addr_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 375 [2/2] (3.25ns)   --->   "%tmp_2_35 = load i8* %sbox_hw_addr_29, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 375 'load' 'tmp_2_35' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 376 [1/2] (3.25ns)   --->   "%tmp_3_19 = load i8* %sbox_hw_addr_30, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 376 'load' 'tmp_3_19' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 377 [1/1] (0.99ns)   --->   "%tmp_0_21 = xor i8 %tmp_0_20, 8" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 377 'xor' 'tmp_0_21' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 378 [1/1] (0.99ns)   --->   "%tmp_0_22 = xor i8 %tmp_0_21, %tmp_0_17" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 378 'xor' 'tmp_0_22' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 379 [1/1] (0.99ns)   --->   "%tmp_3_20 = xor i8 %tmp_3_19, %tmp_3_14" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 379 'xor' 'tmp_3_20' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 380 [1/1] (0.99ns)   --->   "%tmp_0_23 = xor i8 %tmp_0_21, %tmp_0_12" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 380 'xor' 'tmp_0_23' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 381 [1/1] (0.99ns)   --->   "%tmp_3_21 = xor i8 %tmp_3_19, %tmp_3_9" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 381 'xor' 'tmp_3_21' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 382 [1/1] (0.99ns)   --->   "%tmp_0 = xor i8 %tmp_0_64, %tmp_0_21" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 382 'xor' 'tmp_0' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 383 [1/1] (0.99ns)   --->   "%tmp_3_62 = xor i8 %tmp_3_19, %tmp_3" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 383 'xor' 'tmp_3_62' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.49>
ST_34 : Operation 384 [1/2] (3.25ns)   --->   "%tmp_1_35 = load i8* %sbox_hw_addr_28, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 384 'load' 'tmp_1_35' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 385 [1/2] (3.25ns)   --->   "%tmp_2_35 = load i8* %sbox_hw_addr_29, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 385 'load' 'tmp_2_35' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 386 [1/1] (0.00ns)   --->   "%expanded_key_addr_79 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 64" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 386 'getelementptr' 'expanded_key_addr_79' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 387 [1/1] (3.25ns)   --->   "store i8 %tmp_0_22, i8* %expanded_key_addr_79, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 387 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_34 : Operation 388 [1/1] (0.99ns)   --->   "%tmp_1_36 = xor i8 %tmp_1_35, %tmp_1_24" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 388 'xor' 'tmp_1_36' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 389 [1/1] (0.00ns)   --->   "%expanded_key_addr_80 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 65" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 389 'getelementptr' 'expanded_key_addr_80' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 390 [1/1] (3.25ns)   --->   "store i8 %tmp_1_36, i8* %expanded_key_addr_80, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 390 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_34 : Operation 391 [1/1] (0.99ns)   --->   "%tmp_2_36 = xor i8 %tmp_2_35, %tmp_2_24" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 391 'xor' 'tmp_2_36' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 392 [1/1] (0.99ns)   --->   "%tmp_1_41 = xor i8 %tmp_1_35, %tmp_1_9" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 392 'xor' 'tmp_1_41' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 393 [1/1] (0.99ns)   --->   "%tmp_2_41 = xor i8 %tmp_2_35, %tmp_2_9" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 393 'xor' 'tmp_2_41' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 394 [1/1] (0.99ns)   --->   "%tmp_1 = xor i8 %tmp_1_35, %tmp_1_95" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 394 'xor' 'tmp_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 395 [1/1] (0.99ns)   --->   "%tmp_2 = xor i8 %tmp_2_35, %tmp_2_95" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 395 'xor' 'tmp_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.25>
ST_35 : Operation 396 [1/1] (0.00ns)   --->   "%expanded_key_addr_81 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 66" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 396 'getelementptr' 'expanded_key_addr_81' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 397 [1/1] (3.25ns)   --->   "store i8 %tmp_2_36, i8* %expanded_key_addr_81, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 397 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_35 : Operation 398 [1/1] (0.00ns)   --->   "%expanded_key_addr_82 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 67" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 398 'getelementptr' 'expanded_key_addr_82' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 399 [1/1] (3.25ns)   --->   "store i8 %tmp_3_20, i8* %expanded_key_addr_82, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 399 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 36 <SV = 35> <Delay = 3.25>
ST_36 : Operation 400 [1/1] (0.00ns)   --->   "%expanded_key_addr_83 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 68" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 400 'getelementptr' 'expanded_key_addr_83' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 401 [1/1] (3.25ns)   --->   "store i8 %tmp_0_23, i8* %expanded_key_addr_83, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 401 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_36 : Operation 402 [1/1] (0.00ns)   --->   "%expanded_key_addr_84 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 69" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 402 'getelementptr' 'expanded_key_addr_84' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 403 [1/1] (3.25ns)   --->   "store i8 %tmp_1_41, i8* %expanded_key_addr_84, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 403 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 37 <SV = 36> <Delay = 3.25>
ST_37 : Operation 404 [1/1] (0.00ns)   --->   "%expanded_key_addr_85 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 70" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 404 'getelementptr' 'expanded_key_addr_85' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 405 [1/1] (3.25ns)   --->   "store i8 %tmp_2_41, i8* %expanded_key_addr_85, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 405 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_37 : Operation 406 [1/1] (0.00ns)   --->   "%expanded_key_addr_86 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 71" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 406 'getelementptr' 'expanded_key_addr_86' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 407 [1/1] (3.25ns)   --->   "store i8 %tmp_3_21, i8* %expanded_key_addr_86, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 407 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 38 <SV = 37> <Delay = 4.24>
ST_38 : Operation 408 [1/1] (0.99ns)   --->   "%tmp_0_24 = xor i8 %tmp_0_23, %tmp_0_19" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 408 'xor' 'tmp_0_24' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 409 [1/1] (0.00ns)   --->   "%expanded_key_addr_87 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 72" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 409 'getelementptr' 'expanded_key_addr_87' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 410 [1/1] (3.25ns)   --->   "store i8 %tmp_0_24, i8* %expanded_key_addr_87, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 410 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_38 : Operation 411 [1/1] (0.99ns)   --->   "%tmp_1_42 = xor i8 %tmp_1_41, %tmp_1_30" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 411 'xor' 'tmp_1_42' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 412 [1/1] (0.00ns)   --->   "%expanded_key_addr_88 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 73" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 412 'getelementptr' 'expanded_key_addr_88' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 413 [1/1] (3.25ns)   --->   "store i8 %tmp_1_42, i8* %expanded_key_addr_88, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 413 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 39 <SV = 38> <Delay = 4.24>
ST_39 : Operation 414 [1/1] (0.99ns)   --->   "%tmp_2_42 = xor i8 %tmp_2_41, %tmp_2_30" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 414 'xor' 'tmp_2_42' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 415 [1/1] (0.00ns)   --->   "%expanded_key_addr_89 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 74" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 415 'getelementptr' 'expanded_key_addr_89' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 416 [1/1] (3.25ns)   --->   "store i8 %tmp_2_42, i8* %expanded_key_addr_89, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 416 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_39 : Operation 417 [1/1] (0.99ns)   --->   "%tmp_3_22 = xor i8 %tmp_3_21, %tmp_3_16" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 417 'xor' 'tmp_3_22' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 418 [1/1] (0.00ns)   --->   "%expanded_key_addr_90 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 75" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 418 'getelementptr' 'expanded_key_addr_90' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 419 [1/1] (3.25ns)   --->   "store i8 %tmp_3_22, i8* %expanded_key_addr_90, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 419 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 420 [1/1] (0.00ns)   --->   "%expanded_key_addr_91 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 76" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 420 'getelementptr' 'expanded_key_addr_91' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 421 [1/1] (3.25ns)   --->   "store i8 %tmp_0, i8* %expanded_key_addr_91, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 421 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_40 : Operation 422 [1/1] (0.00ns)   --->   "%expanded_key_addr_92 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 77" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 422 'getelementptr' 'expanded_key_addr_92' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 423 [1/1] (3.25ns)   --->   "store i8 %tmp_1, i8* %expanded_key_addr_92, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 423 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 41 <SV = 40> <Delay = 3.25>
ST_41 : Operation 424 [1/1] (0.00ns)   --->   "%expanded_key_addr_93 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 78" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 424 'getelementptr' 'expanded_key_addr_93' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 425 [1/1] (3.25ns)   --->   "store i8 %tmp_2, i8* %expanded_key_addr_93, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 425 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_41 : Operation 426 [1/1] (0.00ns)   --->   "%expanded_key_addr_94 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 79" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 426 'getelementptr' 'expanded_key_addr_94' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 427 [1/1] (3.25ns)   --->   "store i8 %tmp_3_62, i8* %expanded_key_addr_94, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 427 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_41 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_52_1 = zext i8 %tmp_1 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 428 'zext' 'tmp_52_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 429 [1/1] (0.00ns)   --->   "%sbox_hw_addr_31 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 429 'getelementptr' 'sbox_hw_addr_31' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 430 [2/2] (3.25ns)   --->   "%tmp_0_27 = load i8* %sbox_hw_addr_31, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 430 'load' 'tmp_0_27' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_52_16_1 = zext i8 %tmp_2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 431 'zext' 'tmp_52_16_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 432 [1/1] (0.00ns)   --->   "%sbox_hw_addr_32 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_16_1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 432 'getelementptr' 'sbox_hw_addr_32' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 433 [2/2] (3.25ns)   --->   "%tmp_1_53 = load i8* %sbox_hw_addr_32, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 433 'load' 'tmp_1_53' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 42 <SV = 41> <Delay = 7.49>
ST_42 : Operation 434 [1/2] (3.25ns)   --->   "%tmp_0_27 = load i8* %sbox_hw_addr_31, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 434 'load' 'tmp_0_27' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 435 [1/2] (3.25ns)   --->   "%tmp_1_53 = load i8* %sbox_hw_addr_32, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 435 'load' 'tmp_1_53' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_52_16_2 = zext i8 %tmp_3_62 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 436 'zext' 'tmp_52_16_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 437 [1/1] (0.00ns)   --->   "%sbox_hw_addr_33 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_16_2" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 437 'getelementptr' 'sbox_hw_addr_33' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 438 [2/2] (3.25ns)   --->   "%tmp_2_53 = load i8* %sbox_hw_addr_33, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 438 'load' 'tmp_2_53' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_52_16_3 = zext i8 %tmp_0 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 439 'zext' 'tmp_52_16_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 440 [1/1] (0.00ns)   --->   "%sbox_hw_addr_34 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_16_3" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 440 'getelementptr' 'sbox_hw_addr_34' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 441 [2/2] (3.25ns)   --->   "%tmp_3_25 = load i8* %sbox_hw_addr_34, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 441 'load' 'tmp_3_25' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_28)   --->   "%tmp2 = xor i8 %tmp_0_22, 16" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 442 'xor' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 443 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_0_28 = xor i8 %tmp2, %tmp_0_27" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 443 'xor' 'tmp_0_28' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 444 [1/1] (0.00ns)   --->   "%expanded_key_addr_95 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 80" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 444 'getelementptr' 'expanded_key_addr_95' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 445 [1/1] (3.25ns)   --->   "store i8 %tmp_0_28, i8* %expanded_key_addr_95, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 445 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_42 : Operation 446 [1/1] (0.99ns)   --->   "%tmp_1_54 = xor i8 %tmp_1_53, %tmp_1_36" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 446 'xor' 'tmp_1_54' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 447 [1/1] (0.00ns)   --->   "%expanded_key_addr_96 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 81" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 447 'getelementptr' 'expanded_key_addr_96' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 448 [1/1] (3.25ns)   --->   "store i8 %tmp_1_54, i8* %expanded_key_addr_96, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 448 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 43 <SV = 42> <Delay = 7.49>
ST_43 : Operation 449 [1/2] (3.25ns)   --->   "%tmp_2_53 = load i8* %sbox_hw_addr_33, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 449 'load' 'tmp_2_53' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 450 [1/2] (3.25ns)   --->   "%tmp_3_25 = load i8* %sbox_hw_addr_34, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 450 'load' 'tmp_3_25' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 451 [1/1] (0.99ns)   --->   "%tmp_2_54 = xor i8 %tmp_2_53, %tmp_2_36" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 451 'xor' 'tmp_2_54' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 452 [1/1] (0.00ns)   --->   "%expanded_key_addr_97 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 82" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 452 'getelementptr' 'expanded_key_addr_97' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 453 [1/1] (3.25ns)   --->   "store i8 %tmp_2_54, i8* %expanded_key_addr_97, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 453 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_43 : Operation 454 [1/1] (0.99ns)   --->   "%tmp_3_26 = xor i8 %tmp_3_25, %tmp_3_20" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 454 'xor' 'tmp_3_26' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 455 [1/1] (0.00ns)   --->   "%expanded_key_addr_98 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 83" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 455 'getelementptr' 'expanded_key_addr_98' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 456 [1/1] (3.25ns)   --->   "store i8 %tmp_3_26, i8* %expanded_key_addr_98, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 456 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 44 <SV = 43> <Delay = 4.24>
ST_44 : Operation 457 [1/1] (0.99ns)   --->   "%tmp_0_29 = xor i8 %tmp_0_28, %tmp_0_23" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 457 'xor' 'tmp_0_29' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 458 [1/1] (0.00ns)   --->   "%expanded_key_addr_99 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 84" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 458 'getelementptr' 'expanded_key_addr_99' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 459 [1/1] (3.25ns)   --->   "store i8 %tmp_0_29, i8* %expanded_key_addr_99, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 459 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_44 : Operation 460 [1/1] (0.99ns)   --->   "%tmp_1_59 = xor i8 %tmp_1_54, %tmp_1_41" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 460 'xor' 'tmp_1_59' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 461 [1/1] (0.00ns)   --->   "%expanded_key_addr_100 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 85" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 461 'getelementptr' 'expanded_key_addr_100' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 462 [1/1] (3.25ns)   --->   "store i8 %tmp_1_59, i8* %expanded_key_addr_100, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 462 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 45 <SV = 44> <Delay = 4.24>
ST_45 : Operation 463 [1/1] (0.99ns)   --->   "%tmp_2_59 = xor i8 %tmp_2_54, %tmp_2_41" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 463 'xor' 'tmp_2_59' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 464 [1/1] (0.00ns)   --->   "%expanded_key_addr_101 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 86" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 464 'getelementptr' 'expanded_key_addr_101' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 465 [1/1] (3.25ns)   --->   "store i8 %tmp_2_59, i8* %expanded_key_addr_101, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 465 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_45 : Operation 466 [1/1] (0.99ns)   --->   "%tmp_3_27 = xor i8 %tmp_3_26, %tmp_3_21" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 466 'xor' 'tmp_3_27' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 467 [1/1] (0.00ns)   --->   "%expanded_key_addr_102 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 87" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 467 'getelementptr' 'expanded_key_addr_102' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 468 [1/1] (3.25ns)   --->   "store i8 %tmp_3_27, i8* %expanded_key_addr_102, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 468 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 46 <SV = 45> <Delay = 4.24>
ST_46 : Operation 469 [1/1] (0.99ns)   --->   "%tmp_0_30 = xor i8 %tmp_0_28, %tmp_0_19" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 469 'xor' 'tmp_0_30' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 470 [1/1] (0.00ns)   --->   "%expanded_key_addr_103 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 88" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 470 'getelementptr' 'expanded_key_addr_103' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 471 [1/1] (3.25ns)   --->   "store i8 %tmp_0_30, i8* %expanded_key_addr_103, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 471 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_46 : Operation 472 [1/1] (0.99ns)   --->   "%tmp_1_60 = xor i8 %tmp_1_54, %tmp_1_30" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 472 'xor' 'tmp_1_60' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 473 [1/1] (0.00ns)   --->   "%expanded_key_addr_104 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 89" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 473 'getelementptr' 'expanded_key_addr_104' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 474 [1/1] (3.25ns)   --->   "store i8 %tmp_1_60, i8* %expanded_key_addr_104, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 474 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 47 <SV = 46> <Delay = 4.24>
ST_47 : Operation 475 [1/1] (0.99ns)   --->   "%tmp_2_60 = xor i8 %tmp_2_54, %tmp_2_30" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 475 'xor' 'tmp_2_60' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 476 [1/1] (0.00ns)   --->   "%expanded_key_addr_105 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 90" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 476 'getelementptr' 'expanded_key_addr_105' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 477 [1/1] (3.25ns)   --->   "store i8 %tmp_2_60, i8* %expanded_key_addr_105, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 477 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_47 : Operation 478 [1/1] (0.99ns)   --->   "%tmp_3_28 = xor i8 %tmp_3_26, %tmp_3_16" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 478 'xor' 'tmp_3_28' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 479 [1/1] (0.00ns)   --->   "%expanded_key_addr_106 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 91" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 479 'getelementptr' 'expanded_key_addr_106' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 480 [1/1] (3.25ns)   --->   "store i8 %tmp_3_28, i8* %expanded_key_addr_106, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 480 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 48 <SV = 47> <Delay = 4.24>
ST_48 : Operation 481 [1/1] (0.99ns)   --->   "%tmp_0_68 = xor i8 %tmp_0_30, %tmp_0" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 481 'xor' 'tmp_0_68' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 482 [1/1] (0.00ns)   --->   "%expanded_key_addr_107 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 92" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 482 'getelementptr' 'expanded_key_addr_107' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 483 [1/1] (3.25ns)   --->   "store i8 %tmp_0_68, i8* %expanded_key_addr_107, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 483 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_48 : Operation 484 [1/1] (0.99ns)   --->   "%tmp_1_99 = xor i8 %tmp_1_60, %tmp_1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 484 'xor' 'tmp_1_99' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 485 [1/1] (0.00ns)   --->   "%expanded_key_addr_108 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 93" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 485 'getelementptr' 'expanded_key_addr_108' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 486 [1/1] (3.25ns)   --->   "store i8 %tmp_1_99, i8* %expanded_key_addr_108, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 486 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_48 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_52_2 = zext i8 %tmp_1_99 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 487 'zext' 'tmp_52_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 488 [1/1] (0.00ns)   --->   "%sbox_hw_addr_35 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_2" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 488 'getelementptr' 'sbox_hw_addr_35' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 489 [2/2] (3.25ns)   --->   "%tmp_0_33 = load i8* %sbox_hw_addr_35, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 489 'load' 'tmp_0_33' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_48 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_52_20_3 = zext i8 %tmp_0_68 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 490 'zext' 'tmp_52_20_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 491 [1/1] (0.00ns)   --->   "%sbox_hw_addr_38 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_20_3" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 491 'getelementptr' 'sbox_hw_addr_38' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 492 [2/2] (3.25ns)   --->   "%tmp_3_31 = load i8* %sbox_hw_addr_38, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 492 'load' 'tmp_3_31' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 49 <SV = 48> <Delay = 5.23>
ST_49 : Operation 493 [1/1] (0.99ns)   --->   "%tmp_2_99 = xor i8 %tmp_2_60, %tmp_2" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 493 'xor' 'tmp_2_99' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 494 [1/1] (0.00ns)   --->   "%expanded_key_addr_109 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 94" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 494 'getelementptr' 'expanded_key_addr_109' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 495 [1/1] (3.25ns)   --->   "store i8 %tmp_2_99, i8* %expanded_key_addr_109, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 495 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_49 : Operation 496 [1/1] (0.99ns)   --->   "%tmp_3_63 = xor i8 %tmp_3_28, %tmp_3_62" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 496 'xor' 'tmp_3_63' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 497 [1/1] (0.00ns)   --->   "%expanded_key_addr_110 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 95" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 497 'getelementptr' 'expanded_key_addr_110' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 498 [1/1] (3.25ns)   --->   "store i8 %tmp_3_63, i8* %expanded_key_addr_110, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 498 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_49 : Operation 499 [1/2] (3.25ns)   --->   "%tmp_0_33 = load i8* %sbox_hw_addr_35, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 499 'load' 'tmp_0_33' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_52_20_1 = zext i8 %tmp_2_99 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 500 'zext' 'tmp_52_20_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 501 [1/1] (0.00ns)   --->   "%sbox_hw_addr_36 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_20_1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 501 'getelementptr' 'sbox_hw_addr_36' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 502 [2/2] (3.25ns)   --->   "%tmp_1_63 = load i8* %sbox_hw_addr_36, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 502 'load' 'tmp_1_63' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_52_20_2 = zext i8 %tmp_3_63 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 503 'zext' 'tmp_52_20_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 504 [1/1] (0.00ns)   --->   "%sbox_hw_addr_37 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_20_2" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 504 'getelementptr' 'sbox_hw_addr_37' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 505 [2/2] (3.25ns)   --->   "%tmp_2_63 = load i8* %sbox_hw_addr_37, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 505 'load' 'tmp_2_63' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 506 [1/2] (3.25ns)   --->   "%tmp_3_31 = load i8* %sbox_hw_addr_38, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 506 'load' 'tmp_3_31' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 507 [1/1] (0.99ns)   --->   "%tmp_0_34 = xor i8 %tmp_0_33, 32" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 507 'xor' 'tmp_0_34' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 508 [1/1] (0.99ns)   --->   "%tmp_0_35 = xor i8 %tmp_0_34, %tmp_0_28" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 508 'xor' 'tmp_0_35' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 509 [1/1] (0.99ns)   --->   "%tmp_3_32 = xor i8 %tmp_3_31, %tmp_3_26" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 509 'xor' 'tmp_3_32' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 510 [1/1] (0.99ns)   --->   "%tmp_0_36 = xor i8 %tmp_0_34, %tmp_0_23" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 510 'xor' 'tmp_0_36' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 511 [1/1] (0.99ns)   --->   "%tmp_3_33 = xor i8 %tmp_3_31, %tmp_3_21" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 511 'xor' 'tmp_3_33' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.49>
ST_50 : Operation 512 [1/2] (3.25ns)   --->   "%tmp_1_63 = load i8* %sbox_hw_addr_36, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 512 'load' 'tmp_1_63' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 513 [1/2] (3.25ns)   --->   "%tmp_2_63 = load i8* %sbox_hw_addr_37, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 513 'load' 'tmp_2_63' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 514 [1/1] (0.00ns)   --->   "%expanded_key_addr_111 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 96" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 514 'getelementptr' 'expanded_key_addr_111' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 515 [1/1] (3.25ns)   --->   "store i8 %tmp_0_35, i8* %expanded_key_addr_111, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 515 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_50 : Operation 516 [1/1] (0.99ns)   --->   "%tmp_1_68 = xor i8 %tmp_1_63, %tmp_1_54" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 516 'xor' 'tmp_1_68' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 517 [1/1] (0.00ns)   --->   "%expanded_key_addr_112 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 97" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 517 'getelementptr' 'expanded_key_addr_112' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 518 [1/1] (3.25ns)   --->   "store i8 %tmp_1_68, i8* %expanded_key_addr_112, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 518 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_50 : Operation 519 [1/1] (0.99ns)   --->   "%tmp_2_68 = xor i8 %tmp_2_63, %tmp_2_54" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 519 'xor' 'tmp_2_68' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 520 [1/1] (0.99ns)   --->   "%tmp_1_69 = xor i8 %tmp_1_63, %tmp_1_41" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 520 'xor' 'tmp_1_69' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 521 [1/1] (0.99ns)   --->   "%tmp_2_69 = xor i8 %tmp_2_63, %tmp_2_41" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 521 'xor' 'tmp_2_69' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.25>
ST_51 : Operation 522 [1/1] (0.00ns)   --->   "%expanded_key_addr_113 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 98" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 522 'getelementptr' 'expanded_key_addr_113' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 523 [1/1] (3.25ns)   --->   "store i8 %tmp_2_68, i8* %expanded_key_addr_113, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 523 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_51 : Operation 524 [1/1] (0.00ns)   --->   "%expanded_key_addr_114 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 99" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 524 'getelementptr' 'expanded_key_addr_114' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 525 [1/1] (3.25ns)   --->   "store i8 %tmp_3_32, i8* %expanded_key_addr_114, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 525 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 52 <SV = 51> <Delay = 3.25>
ST_52 : Operation 526 [1/1] (0.00ns)   --->   "%expanded_key_addr_115 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 100" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 526 'getelementptr' 'expanded_key_addr_115' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 527 [1/1] (3.25ns)   --->   "store i8 %tmp_0_36, i8* %expanded_key_addr_115, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 527 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_52 : Operation 528 [1/1] (0.00ns)   --->   "%expanded_key_addr_116 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 101" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 528 'getelementptr' 'expanded_key_addr_116' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 529 [1/1] (3.25ns)   --->   "store i8 %tmp_1_69, i8* %expanded_key_addr_116, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 529 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 53 <SV = 52> <Delay = 3.25>
ST_53 : Operation 530 [1/1] (0.00ns)   --->   "%expanded_key_addr_117 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 102" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 530 'getelementptr' 'expanded_key_addr_117' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 531 [1/1] (3.25ns)   --->   "store i8 %tmp_2_69, i8* %expanded_key_addr_117, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 531 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_53 : Operation 532 [1/1] (0.00ns)   --->   "%expanded_key_addr_118 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 103" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 532 'getelementptr' 'expanded_key_addr_118' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 533 [1/1] (3.25ns)   --->   "store i8 %tmp_3_33, i8* %expanded_key_addr_118, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 533 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 54 <SV = 53> <Delay = 4.24>
ST_54 : Operation 534 [1/1] (0.99ns)   --->   "%tmp_0_37 = xor i8 %tmp_0_36, %tmp_0_30" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 534 'xor' 'tmp_0_37' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 535 [1/1] (0.00ns)   --->   "%expanded_key_addr_119 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 104" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 535 'getelementptr' 'expanded_key_addr_119' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 536 [1/1] (3.25ns)   --->   "store i8 %tmp_0_37, i8* %expanded_key_addr_119, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 536 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_54 : Operation 537 [1/1] (0.99ns)   --->   "%tmp_1_70 = xor i8 %tmp_1_69, %tmp_1_60" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 537 'xor' 'tmp_1_70' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 538 [1/1] (0.00ns)   --->   "%expanded_key_addr_120 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 105" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 538 'getelementptr' 'expanded_key_addr_120' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 539 [1/1] (3.25ns)   --->   "store i8 %tmp_1_70, i8* %expanded_key_addr_120, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 539 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 55 <SV = 54> <Delay = 4.24>
ST_55 : Operation 540 [1/1] (0.99ns)   --->   "%tmp_2_70 = xor i8 %tmp_2_69, %tmp_2_60" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 540 'xor' 'tmp_2_70' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 541 [1/1] (0.00ns)   --->   "%expanded_key_addr_121 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 106" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 541 'getelementptr' 'expanded_key_addr_121' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 542 [1/1] (3.25ns)   --->   "store i8 %tmp_2_70, i8* %expanded_key_addr_121, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 542 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_55 : Operation 543 [1/1] (0.99ns)   --->   "%tmp_3_34 = xor i8 %tmp_3_33, %tmp_3_28" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 543 'xor' 'tmp_3_34' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 544 [1/1] (0.00ns)   --->   "%expanded_key_addr_122 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 107" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 544 'getelementptr' 'expanded_key_addr_122' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 545 [1/1] (3.25ns)   --->   "store i8 %tmp_3_34, i8* %expanded_key_addr_122, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 545 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 56 <SV = 55> <Delay = 4.24>
ST_56 : Operation 546 [1/1] (0.99ns)   --->   "%tmp_0_69 = xor i8 %tmp_0_36, %tmp_0" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 546 'xor' 'tmp_0_69' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 547 [1/1] (0.00ns)   --->   "%expanded_key_addr_123 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 108" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 547 'getelementptr' 'expanded_key_addr_123' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 548 [1/1] (3.25ns)   --->   "store i8 %tmp_0_69, i8* %expanded_key_addr_123, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 548 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_56 : Operation 549 [1/1] (0.99ns)   --->   "%tmp_1_100 = xor i8 %tmp_1_69, %tmp_1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 549 'xor' 'tmp_1_100' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 550 [1/1] (0.00ns)   --->   "%expanded_key_addr_124 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 109" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 550 'getelementptr' 'expanded_key_addr_124' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 551 [1/1] (3.25ns)   --->   "store i8 %tmp_1_100, i8* %expanded_key_addr_124, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 551 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 57 <SV = 56> <Delay = 4.24>
ST_57 : Operation 552 [1/1] (0.99ns)   --->   "%tmp_2_100 = xor i8 %tmp_2_69, %tmp_2" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 552 'xor' 'tmp_2_100' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 553 [1/1] (0.00ns)   --->   "%expanded_key_addr_125 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 110" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 553 'getelementptr' 'expanded_key_addr_125' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 554 [1/1] (3.25ns)   --->   "store i8 %tmp_2_100, i8* %expanded_key_addr_125, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 554 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_57 : Operation 555 [1/1] (0.99ns)   --->   "%tmp_3_64 = xor i8 %tmp_3_33, %tmp_3_62" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 555 'xor' 'tmp_3_64' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 556 [1/1] (0.00ns)   --->   "%expanded_key_addr_126 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 111" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 556 'getelementptr' 'expanded_key_addr_126' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 557 [1/1] (3.25ns)   --->   "store i8 %tmp_3_64, i8* %expanded_key_addr_126, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 557 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_57 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_52_3 = zext i8 %tmp_1_100 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 558 'zext' 'tmp_52_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 559 [1/1] (0.00ns)   --->   "%sbox_hw_addr_39 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_3" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 559 'getelementptr' 'sbox_hw_addr_39' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 560 [2/2] (3.25ns)   --->   "%tmp_0_40 = load i8* %sbox_hw_addr_39, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 560 'load' 'tmp_0_40' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_57 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_52_24_1 = zext i8 %tmp_2_100 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 561 'zext' 'tmp_52_24_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 562 [1/1] (0.00ns)   --->   "%sbox_hw_addr_40 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_24_1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 562 'getelementptr' 'sbox_hw_addr_40' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 563 [2/2] (3.25ns)   --->   "%tmp_1_73 = load i8* %sbox_hw_addr_40, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 563 'load' 'tmp_1_73' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 58 <SV = 57> <Delay = 7.49>
ST_58 : Operation 564 [1/2] (3.25ns)   --->   "%tmp_0_40 = load i8* %sbox_hw_addr_39, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 564 'load' 'tmp_0_40' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 565 [1/2] (3.25ns)   --->   "%tmp_1_73 = load i8* %sbox_hw_addr_40, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 565 'load' 'tmp_1_73' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_52_24_2 = zext i8 %tmp_3_64 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 566 'zext' 'tmp_52_24_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 567 [1/1] (0.00ns)   --->   "%sbox_hw_addr_41 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_24_2" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 567 'getelementptr' 'sbox_hw_addr_41' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 568 [2/2] (3.25ns)   --->   "%tmp_2_73 = load i8* %sbox_hw_addr_41, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 568 'load' 'tmp_2_73' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_52_24_3 = zext i8 %tmp_0_69 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 569 'zext' 'tmp_52_24_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 570 [1/1] (0.00ns)   --->   "%sbox_hw_addr_42 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_24_3" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 570 'getelementptr' 'sbox_hw_addr_42' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 571 [2/2] (3.25ns)   --->   "%tmp_3_37 = load i8* %sbox_hw_addr_42, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 571 'load' 'tmp_3_37' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_41)   --->   "%tmp3 = xor i8 %tmp_0_35, 64" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 572 'xor' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 573 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_0_41 = xor i8 %tmp3, %tmp_0_40" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 573 'xor' 'tmp_0_41' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 574 [1/1] (0.00ns)   --->   "%expanded_key_addr_127 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 112" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 574 'getelementptr' 'expanded_key_addr_127' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 575 [1/1] (3.25ns)   --->   "store i8 %tmp_0_41, i8* %expanded_key_addr_127, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 575 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_58 : Operation 576 [1/1] (0.99ns)   --->   "%tmp_1_74 = xor i8 %tmp_1_73, %tmp_1_68" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 576 'xor' 'tmp_1_74' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 577 [1/1] (0.00ns)   --->   "%expanded_key_addr_128 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 113" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 577 'getelementptr' 'expanded_key_addr_128' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 578 [1/1] (3.25ns)   --->   "store i8 %tmp_1_74, i8* %expanded_key_addr_128, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 578 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 59 <SV = 58> <Delay = 7.49>
ST_59 : Operation 579 [1/2] (3.25ns)   --->   "%tmp_2_73 = load i8* %sbox_hw_addr_41, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 579 'load' 'tmp_2_73' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 580 [1/2] (3.25ns)   --->   "%tmp_3_37 = load i8* %sbox_hw_addr_42, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 580 'load' 'tmp_3_37' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 581 [1/1] (0.99ns)   --->   "%tmp_2_74 = xor i8 %tmp_2_73, %tmp_2_68" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 581 'xor' 'tmp_2_74' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 582 [1/1] (0.00ns)   --->   "%expanded_key_addr_129 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 114" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 582 'getelementptr' 'expanded_key_addr_129' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 583 [1/1] (3.25ns)   --->   "store i8 %tmp_2_74, i8* %expanded_key_addr_129, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 583 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_59 : Operation 584 [1/1] (0.99ns)   --->   "%tmp_3_38 = xor i8 %tmp_3_37, %tmp_3_32" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 584 'xor' 'tmp_3_38' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 585 [1/1] (0.00ns)   --->   "%expanded_key_addr_130 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 115" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 585 'getelementptr' 'expanded_key_addr_130' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 586 [1/1] (3.25ns)   --->   "store i8 %tmp_3_38, i8* %expanded_key_addr_130, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 586 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 60 <SV = 59> <Delay = 4.24>
ST_60 : Operation 587 [1/1] (0.99ns)   --->   "%tmp_0_42 = xor i8 %tmp_0_41, %tmp_0_36" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 587 'xor' 'tmp_0_42' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 588 [1/1] (0.00ns)   --->   "%expanded_key_addr_131 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 116" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 588 'getelementptr' 'expanded_key_addr_131' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 589 [1/1] (3.25ns)   --->   "store i8 %tmp_0_42, i8* %expanded_key_addr_131, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 589 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_60 : Operation 590 [1/1] (0.99ns)   --->   "%tmp_1_75 = xor i8 %tmp_1_74, %tmp_1_69" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 590 'xor' 'tmp_1_75' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 591 [1/1] (0.00ns)   --->   "%expanded_key_addr_132 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 117" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 591 'getelementptr' 'expanded_key_addr_132' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 592 [1/1] (3.25ns)   --->   "store i8 %tmp_1_75, i8* %expanded_key_addr_132, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 592 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 61 <SV = 60> <Delay = 4.24>
ST_61 : Operation 593 [1/1] (0.99ns)   --->   "%tmp_2_75 = xor i8 %tmp_2_74, %tmp_2_69" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 593 'xor' 'tmp_2_75' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 594 [1/1] (0.00ns)   --->   "%expanded_key_addr_133 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 118" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 594 'getelementptr' 'expanded_key_addr_133' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 595 [1/1] (3.25ns)   --->   "store i8 %tmp_2_75, i8* %expanded_key_addr_133, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 595 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_61 : Operation 596 [1/1] (0.99ns)   --->   "%tmp_3_39 = xor i8 %tmp_3_38, %tmp_3_33" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 596 'xor' 'tmp_3_39' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 597 [1/1] (0.00ns)   --->   "%expanded_key_addr_134 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 119" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 597 'getelementptr' 'expanded_key_addr_134' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 598 [1/1] (3.25ns)   --->   "store i8 %tmp_3_39, i8* %expanded_key_addr_134, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 598 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 62 <SV = 61> <Delay = 4.24>
ST_62 : Operation 599 [1/1] (0.99ns)   --->   "%tmp_0_43 = xor i8 %tmp_0_41, %tmp_0_30" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 599 'xor' 'tmp_0_43' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 600 [1/1] (0.00ns)   --->   "%expanded_key_addr_135 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 120" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 600 'getelementptr' 'expanded_key_addr_135' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 601 [1/1] (3.25ns)   --->   "store i8 %tmp_0_43, i8* %expanded_key_addr_135, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 601 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_62 : Operation 602 [1/1] (0.99ns)   --->   "%tmp_1_76 = xor i8 %tmp_1_74, %tmp_1_60" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 602 'xor' 'tmp_1_76' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 603 [1/1] (0.00ns)   --->   "%expanded_key_addr_136 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 121" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 603 'getelementptr' 'expanded_key_addr_136' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 604 [1/1] (3.25ns)   --->   "store i8 %tmp_1_76, i8* %expanded_key_addr_136, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 604 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 63 <SV = 62> <Delay = 4.24>
ST_63 : Operation 605 [1/1] (0.99ns)   --->   "%tmp_2_76 = xor i8 %tmp_2_74, %tmp_2_60" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 605 'xor' 'tmp_2_76' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 606 [1/1] (0.00ns)   --->   "%expanded_key_addr_137 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 122" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 606 'getelementptr' 'expanded_key_addr_137' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 607 [1/1] (3.25ns)   --->   "store i8 %tmp_2_76, i8* %expanded_key_addr_137, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 607 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_63 : Operation 608 [1/1] (0.99ns)   --->   "%tmp_3_40 = xor i8 %tmp_3_38, %tmp_3_28" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 608 'xor' 'tmp_3_40' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 609 [1/1] (0.00ns)   --->   "%expanded_key_addr_138 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 123" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 609 'getelementptr' 'expanded_key_addr_138' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 610 [1/1] (3.25ns)   --->   "store i8 %tmp_3_40, i8* %expanded_key_addr_138, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 610 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 64 <SV = 63> <Delay = 4.24>
ST_64 : Operation 611 [1/1] (0.99ns)   --->   "%tmp_0_70 = xor i8 %tmp_0_43, %tmp_0_69" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 611 'xor' 'tmp_0_70' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 612 [1/1] (0.00ns)   --->   "%expanded_key_addr_139 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 124" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 612 'getelementptr' 'expanded_key_addr_139' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 613 [1/1] (3.25ns)   --->   "store i8 %tmp_0_70, i8* %expanded_key_addr_139, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 613 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_64 : Operation 614 [1/1] (0.99ns)   --->   "%tmp_1_101 = xor i8 %tmp_1_76, %tmp_1_100" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 614 'xor' 'tmp_1_101' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 615 [1/1] (0.00ns)   --->   "%expanded_key_addr_140 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 125" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 615 'getelementptr' 'expanded_key_addr_140' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 616 [1/1] (3.25ns)   --->   "store i8 %tmp_1_101, i8* %expanded_key_addr_140, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 616 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_64 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_52_5 = zext i8 %tmp_1_101 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 617 'zext' 'tmp_52_5' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 618 [1/1] (0.00ns)   --->   "%sbox_hw_addr_43 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_5" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 618 'getelementptr' 'sbox_hw_addr_43' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 619 [2/2] (3.25ns)   --->   "%tmp_0_46 = load i8* %sbox_hw_addr_43, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 619 'load' 'tmp_0_46' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_52_28_3 = zext i8 %tmp_0_70 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 620 'zext' 'tmp_52_28_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 621 [1/1] (0.00ns)   --->   "%sbox_hw_addr_46 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_28_3" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 621 'getelementptr' 'sbox_hw_addr_46' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 622 [2/2] (3.25ns)   --->   "%tmp_3_43 = load i8* %sbox_hw_addr_46, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 622 'load' 'tmp_3_43' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 65 <SV = 64> <Delay = 5.23>
ST_65 : Operation 623 [1/1] (0.99ns)   --->   "%tmp_2_101 = xor i8 %tmp_2_76, %tmp_2_100" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 623 'xor' 'tmp_2_101' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 624 [1/1] (0.00ns)   --->   "%expanded_key_addr_141 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 126" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 624 'getelementptr' 'expanded_key_addr_141' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 625 [1/1] (3.25ns)   --->   "store i8 %tmp_2_101, i8* %expanded_key_addr_141, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 625 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_65 : Operation 626 [1/1] (0.99ns)   --->   "%tmp_3_65 = xor i8 %tmp_3_40, %tmp_3_64" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 626 'xor' 'tmp_3_65' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 627 [1/1] (0.00ns)   --->   "%expanded_key_addr_142 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 127" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 627 'getelementptr' 'expanded_key_addr_142' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 628 [1/1] (3.25ns)   --->   "store i8 %tmp_3_65, i8* %expanded_key_addr_142, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 628 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_65 : Operation 629 [1/2] (3.25ns)   --->   "%tmp_0_46 = load i8* %sbox_hw_addr_43, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 629 'load' 'tmp_0_46' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_52_28_1 = zext i8 %tmp_2_101 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 630 'zext' 'tmp_52_28_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 631 [1/1] (0.00ns)   --->   "%sbox_hw_addr_44 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_28_1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 631 'getelementptr' 'sbox_hw_addr_44' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 632 [2/2] (3.25ns)   --->   "%tmp_1_79 = load i8* %sbox_hw_addr_44, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 632 'load' 'tmp_1_79' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_52_28_2 = zext i8 %tmp_3_65 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 633 'zext' 'tmp_52_28_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 634 [1/1] (0.00ns)   --->   "%sbox_hw_addr_45 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_28_2" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 634 'getelementptr' 'sbox_hw_addr_45' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 635 [2/2] (3.25ns)   --->   "%tmp_2_79 = load i8* %sbox_hw_addr_45, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 635 'load' 'tmp_2_79' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 636 [1/2] (3.25ns)   --->   "%tmp_3_43 = load i8* %sbox_hw_addr_46, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 636 'load' 'tmp_3_43' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 637 [1/1] (0.99ns)   --->   "%tmp_0_47 = xor i8 %tmp_0_46, -128" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 637 'xor' 'tmp_0_47' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 638 [1/1] (0.99ns)   --->   "%tmp_0_48 = xor i8 %tmp_0_47, %tmp_0_41" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 638 'xor' 'tmp_0_48' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 639 [1/1] (0.99ns)   --->   "%tmp_3_44 = xor i8 %tmp_3_43, %tmp_3_38" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 639 'xor' 'tmp_3_44' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 640 [1/1] (0.99ns)   --->   "%tmp_0_49 = xor i8 %tmp_0_47, %tmp_0_36" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 640 'xor' 'tmp_0_49' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 641 [1/1] (0.99ns)   --->   "%tmp_3_45 = xor i8 %tmp_3_43, %tmp_3_33" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 641 'xor' 'tmp_3_45' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 642 [1/1] (0.99ns)   --->   "%tmp_0_71 = xor i8 %tmp_0_47, %tmp_0" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 642 'xor' 'tmp_0_71' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 643 [1/1] (0.99ns)   --->   "%tmp_3_66 = xor i8 %tmp_3_43, %tmp_3_62" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 643 'xor' 'tmp_3_66' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.49>
ST_66 : Operation 644 [1/2] (3.25ns)   --->   "%tmp_1_79 = load i8* %sbox_hw_addr_44, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 644 'load' 'tmp_1_79' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 645 [1/2] (3.25ns)   --->   "%tmp_2_79 = load i8* %sbox_hw_addr_45, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 645 'load' 'tmp_2_79' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 646 [1/1] (0.00ns)   --->   "%expanded_key_addr_143 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 128" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 646 'getelementptr' 'expanded_key_addr_143' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 647 [1/1] (3.25ns)   --->   "store i8 %tmp_0_48, i8* %expanded_key_addr_143, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 647 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_66 : Operation 648 [1/1] (0.99ns)   --->   "%tmp_1_80 = xor i8 %tmp_1_79, %tmp_1_74" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 648 'xor' 'tmp_1_80' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 649 [1/1] (0.00ns)   --->   "%expanded_key_addr_144 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 129" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 649 'getelementptr' 'expanded_key_addr_144' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 650 [1/1] (3.25ns)   --->   "store i8 %tmp_1_80, i8* %expanded_key_addr_144, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 650 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_66 : Operation 651 [1/1] (0.99ns)   --->   "%tmp_2_80 = xor i8 %tmp_2_79, %tmp_2_74" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 651 'xor' 'tmp_2_80' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 652 [1/1] (0.99ns)   --->   "%tmp_1_81 = xor i8 %tmp_1_79, %tmp_1_69" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 652 'xor' 'tmp_1_81' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 653 [1/1] (0.99ns)   --->   "%tmp_2_81 = xor i8 %tmp_2_79, %tmp_2_69" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 653 'xor' 'tmp_2_81' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 654 [1/1] (0.99ns)   --->   "%tmp_1_102 = xor i8 %tmp_1_79, %tmp_1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 654 'xor' 'tmp_1_102' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 655 [1/1] (0.99ns)   --->   "%tmp_2_102 = xor i8 %tmp_2_79, %tmp_2" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 655 'xor' 'tmp_2_102' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.25>
ST_67 : Operation 656 [1/1] (0.00ns)   --->   "%expanded_key_addr_145 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 130" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 656 'getelementptr' 'expanded_key_addr_145' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 657 [1/1] (3.25ns)   --->   "store i8 %tmp_2_80, i8* %expanded_key_addr_145, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 657 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_67 : Operation 658 [1/1] (0.00ns)   --->   "%expanded_key_addr_146 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 131" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 658 'getelementptr' 'expanded_key_addr_146' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 659 [1/1] (3.25ns)   --->   "store i8 %tmp_3_44, i8* %expanded_key_addr_146, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 659 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 68 <SV = 67> <Delay = 3.25>
ST_68 : Operation 660 [1/1] (0.00ns)   --->   "%expanded_key_addr_147 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 132" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 660 'getelementptr' 'expanded_key_addr_147' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 661 [1/1] (3.25ns)   --->   "store i8 %tmp_0_49, i8* %expanded_key_addr_147, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 661 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_68 : Operation 662 [1/1] (0.00ns)   --->   "%expanded_key_addr_148 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 133" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 662 'getelementptr' 'expanded_key_addr_148' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 663 [1/1] (3.25ns)   --->   "store i8 %tmp_1_81, i8* %expanded_key_addr_148, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 663 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 69 <SV = 68> <Delay = 3.25>
ST_69 : Operation 664 [1/1] (0.00ns)   --->   "%expanded_key_addr_149 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 134" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 664 'getelementptr' 'expanded_key_addr_149' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 665 [1/1] (3.25ns)   --->   "store i8 %tmp_2_81, i8* %expanded_key_addr_149, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 665 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_69 : Operation 666 [1/1] (0.00ns)   --->   "%expanded_key_addr_150 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 135" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 666 'getelementptr' 'expanded_key_addr_150' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 667 [1/1] (3.25ns)   --->   "store i8 %tmp_3_45, i8* %expanded_key_addr_150, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 667 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 70 <SV = 69> <Delay = 4.24>
ST_70 : Operation 668 [1/1] (0.99ns)   --->   "%tmp_0_50 = xor i8 %tmp_0_49, %tmp_0_43" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 668 'xor' 'tmp_0_50' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 669 [1/1] (0.00ns)   --->   "%expanded_key_addr_151 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 136" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 669 'getelementptr' 'expanded_key_addr_151' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 670 [1/1] (3.25ns)   --->   "store i8 %tmp_0_50, i8* %expanded_key_addr_151, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 670 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_70 : Operation 671 [1/1] (0.99ns)   --->   "%tmp_1_82 = xor i8 %tmp_1_81, %tmp_1_76" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 671 'xor' 'tmp_1_82' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 672 [1/1] (0.00ns)   --->   "%expanded_key_addr_152 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 137" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 672 'getelementptr' 'expanded_key_addr_152' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 673 [1/1] (3.25ns)   --->   "store i8 %tmp_1_82, i8* %expanded_key_addr_152, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 673 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 71 <SV = 70> <Delay = 4.24>
ST_71 : Operation 674 [1/1] (0.99ns)   --->   "%tmp_2_82 = xor i8 %tmp_2_81, %tmp_2_76" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 674 'xor' 'tmp_2_82' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 675 [1/1] (0.00ns)   --->   "%expanded_key_addr_153 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 138" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 675 'getelementptr' 'expanded_key_addr_153' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 676 [1/1] (3.25ns)   --->   "store i8 %tmp_2_82, i8* %expanded_key_addr_153, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 676 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_71 : Operation 677 [1/1] (0.99ns)   --->   "%tmp_3_46 = xor i8 %tmp_3_45, %tmp_3_40" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 677 'xor' 'tmp_3_46' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 678 [1/1] (0.00ns)   --->   "%expanded_key_addr_154 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 139" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 678 'getelementptr' 'expanded_key_addr_154' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 679 [1/1] (3.25ns)   --->   "store i8 %tmp_3_46, i8* %expanded_key_addr_154, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 679 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 72 <SV = 71> <Delay = 3.25>
ST_72 : Operation 680 [1/1] (0.00ns)   --->   "%expanded_key_addr_155 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 140" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 680 'getelementptr' 'expanded_key_addr_155' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 681 [1/1] (3.25ns)   --->   "store i8 %tmp_0_71, i8* %expanded_key_addr_155, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 681 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_72 : Operation 682 [1/1] (0.00ns)   --->   "%expanded_key_addr_156 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 141" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 682 'getelementptr' 'expanded_key_addr_156' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 683 [1/1] (3.25ns)   --->   "store i8 %tmp_1_102, i8* %expanded_key_addr_156, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 683 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 73 <SV = 72> <Delay = 3.25>
ST_73 : Operation 684 [1/1] (0.00ns)   --->   "%expanded_key_addr_157 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 142" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 684 'getelementptr' 'expanded_key_addr_157' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 685 [1/1] (3.25ns)   --->   "store i8 %tmp_2_102, i8* %expanded_key_addr_157, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 685 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_73 : Operation 686 [1/1] (0.00ns)   --->   "%expanded_key_addr_158 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 143" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 686 'getelementptr' 'expanded_key_addr_158' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 687 [1/1] (3.25ns)   --->   "store i8 %tmp_3_66, i8* %expanded_key_addr_158, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 687 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_73 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_52_6 = zext i8 %tmp_1_102 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 688 'zext' 'tmp_52_6' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 689 [1/1] (0.00ns)   --->   "%sbox_hw_addr_47 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_6" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 689 'getelementptr' 'sbox_hw_addr_47' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 690 [2/2] (3.25ns)   --->   "%tmp_0_53 = load i8* %sbox_hw_addr_47, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 690 'load' 'tmp_0_53' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_73 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_52_32_1 = zext i8 %tmp_2_102 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 691 'zext' 'tmp_52_32_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 692 [1/1] (0.00ns)   --->   "%sbox_hw_addr_48 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_32_1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 692 'getelementptr' 'sbox_hw_addr_48' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 693 [2/2] (3.25ns)   --->   "%tmp_1_85 = load i8* %sbox_hw_addr_48, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 693 'load' 'tmp_1_85' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 74 <SV = 73> <Delay = 7.49>
ST_74 : Operation 694 [1/2] (3.25ns)   --->   "%tmp_0_53 = load i8* %sbox_hw_addr_47, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 694 'load' 'tmp_0_53' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 695 [1/2] (3.25ns)   --->   "%tmp_1_85 = load i8* %sbox_hw_addr_48, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 695 'load' 'tmp_1_85' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_52_32_2 = zext i8 %tmp_3_66 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 696 'zext' 'tmp_52_32_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 697 [1/1] (0.00ns)   --->   "%sbox_hw_addr_49 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_32_2" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 697 'getelementptr' 'sbox_hw_addr_49' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 698 [2/2] (3.25ns)   --->   "%tmp_2_85 = load i8* %sbox_hw_addr_49, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 698 'load' 'tmp_2_85' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_52_32_3 = zext i8 %tmp_0_71 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 699 'zext' 'tmp_52_32_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 700 [1/1] (0.00ns)   --->   "%sbox_hw_addr_50 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_32_3" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 700 'getelementptr' 'sbox_hw_addr_50' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 701 [2/2] (3.25ns)   --->   "%tmp_3_49 = load i8* %sbox_hw_addr_50, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 701 'load' 'tmp_3_49' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_54)   --->   "%tmp4 = xor i8 %tmp_0_48, 27" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 702 'xor' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 703 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_0_54 = xor i8 %tmp4, %tmp_0_53" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 703 'xor' 'tmp_0_54' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 704 [1/1] (0.00ns)   --->   "%expanded_key_addr_159 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 144" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 704 'getelementptr' 'expanded_key_addr_159' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 705 [1/1] (3.25ns)   --->   "store i8 %tmp_0_54, i8* %expanded_key_addr_159, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 705 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_74 : Operation 706 [1/1] (0.99ns)   --->   "%tmp_1_86 = xor i8 %tmp_1_85, %tmp_1_80" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 706 'xor' 'tmp_1_86' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 707 [1/1] (0.00ns)   --->   "%expanded_key_addr_160 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 145" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 707 'getelementptr' 'expanded_key_addr_160' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 708 [1/1] (3.25ns)   --->   "store i8 %tmp_1_86, i8* %expanded_key_addr_160, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 708 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 75 <SV = 74> <Delay = 7.49>
ST_75 : Operation 709 [1/2] (3.25ns)   --->   "%tmp_2_85 = load i8* %sbox_hw_addr_49, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 709 'load' 'tmp_2_85' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 710 [1/2] (3.25ns)   --->   "%tmp_3_49 = load i8* %sbox_hw_addr_50, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 710 'load' 'tmp_3_49' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 711 [1/1] (0.99ns)   --->   "%tmp_2_86 = xor i8 %tmp_2_85, %tmp_2_80" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 711 'xor' 'tmp_2_86' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 712 [1/1] (0.00ns)   --->   "%expanded_key_addr_161 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 146" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 712 'getelementptr' 'expanded_key_addr_161' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 713 [1/1] (3.25ns)   --->   "store i8 %tmp_2_86, i8* %expanded_key_addr_161, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 713 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_75 : Operation 714 [1/1] (0.99ns)   --->   "%tmp_3_50 = xor i8 %tmp_3_49, %tmp_3_44" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 714 'xor' 'tmp_3_50' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 715 [1/1] (0.00ns)   --->   "%expanded_key_addr_162 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 147" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 715 'getelementptr' 'expanded_key_addr_162' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 716 [1/1] (3.25ns)   --->   "store i8 %tmp_3_50, i8* %expanded_key_addr_162, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 716 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 76 <SV = 75> <Delay = 4.24>
ST_76 : Operation 717 [1/1] (0.99ns)   --->   "%tmp_0_55 = xor i8 %tmp_0_54, %tmp_0_49" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 717 'xor' 'tmp_0_55' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 718 [1/1] (0.00ns)   --->   "%expanded_key_addr_163 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 148" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 718 'getelementptr' 'expanded_key_addr_163' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 719 [1/1] (3.25ns)   --->   "store i8 %tmp_0_55, i8* %expanded_key_addr_163, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 719 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_76 : Operation 720 [1/1] (0.99ns)   --->   "%tmp_1_87 = xor i8 %tmp_1_86, %tmp_1_81" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 720 'xor' 'tmp_1_87' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 721 [1/1] (0.00ns)   --->   "%expanded_key_addr_164 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 149" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 721 'getelementptr' 'expanded_key_addr_164' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 722 [1/1] (3.25ns)   --->   "store i8 %tmp_1_87, i8* %expanded_key_addr_164, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 722 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 77 <SV = 76> <Delay = 4.24>
ST_77 : Operation 723 [1/1] (0.99ns)   --->   "%tmp_2_87 = xor i8 %tmp_2_86, %tmp_2_81" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 723 'xor' 'tmp_2_87' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 724 [1/1] (0.00ns)   --->   "%expanded_key_addr_165 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 150" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 724 'getelementptr' 'expanded_key_addr_165' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 725 [1/1] (3.25ns)   --->   "store i8 %tmp_2_87, i8* %expanded_key_addr_165, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 725 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_77 : Operation 726 [1/1] (0.99ns)   --->   "%tmp_3_51 = xor i8 %tmp_3_50, %tmp_3_45" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 726 'xor' 'tmp_3_51' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 727 [1/1] (0.00ns)   --->   "%expanded_key_addr_166 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 151" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 727 'getelementptr' 'expanded_key_addr_166' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 728 [1/1] (3.25ns)   --->   "store i8 %tmp_3_51, i8* %expanded_key_addr_166, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 728 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 78 <SV = 77> <Delay = 4.24>
ST_78 : Operation 729 [1/1] (0.99ns)   --->   "%tmp_0_56 = xor i8 %tmp_0_54, %tmp_0_43" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 729 'xor' 'tmp_0_56' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 730 [1/1] (0.00ns)   --->   "%expanded_key_addr_167 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 152" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 730 'getelementptr' 'expanded_key_addr_167' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 731 [1/1] (3.25ns)   --->   "store i8 %tmp_0_56, i8* %expanded_key_addr_167, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 731 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_78 : Operation 732 [1/1] (0.99ns)   --->   "%tmp_1_88 = xor i8 %tmp_1_86, %tmp_1_76" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 732 'xor' 'tmp_1_88' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 733 [1/1] (0.00ns)   --->   "%expanded_key_addr_168 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 153" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 733 'getelementptr' 'expanded_key_addr_168' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 734 [1/1] (3.25ns)   --->   "store i8 %tmp_1_88, i8* %expanded_key_addr_168, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 734 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 79 <SV = 78> <Delay = 4.24>
ST_79 : Operation 735 [1/1] (0.99ns)   --->   "%tmp_2_88 = xor i8 %tmp_2_86, %tmp_2_76" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 735 'xor' 'tmp_2_88' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 736 [1/1] (0.00ns)   --->   "%expanded_key_addr_169 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 154" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 736 'getelementptr' 'expanded_key_addr_169' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 737 [1/1] (3.25ns)   --->   "store i8 %tmp_2_88, i8* %expanded_key_addr_169, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 737 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_79 : Operation 738 [1/1] (0.99ns)   --->   "%tmp_3_52 = xor i8 %tmp_3_50, %tmp_3_40" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 738 'xor' 'tmp_3_52' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 739 [1/1] (0.00ns)   --->   "%expanded_key_addr_170 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 155" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 739 'getelementptr' 'expanded_key_addr_170' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 740 [1/1] (3.25ns)   --->   "store i8 %tmp_3_52, i8* %expanded_key_addr_170, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 740 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 80 <SV = 79> <Delay = 4.24>
ST_80 : Operation 741 [1/1] (0.99ns)   --->   "%tmp_0_72 = xor i8 %tmp_0_56, %tmp_0_71" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 741 'xor' 'tmp_0_72' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 742 [1/1] (0.00ns)   --->   "%expanded_key_addr_171 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 156" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 742 'getelementptr' 'expanded_key_addr_171' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 743 [1/1] (3.25ns)   --->   "store i8 %tmp_0_72, i8* %expanded_key_addr_171, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 743 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_80 : Operation 744 [1/1] (0.99ns)   --->   "%tmp_1_103 = xor i8 %tmp_1_88, %tmp_1_102" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 744 'xor' 'tmp_1_103' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 745 [1/1] (0.00ns)   --->   "%expanded_key_addr_172 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 157" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 745 'getelementptr' 'expanded_key_addr_172' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 746 [1/1] (3.25ns)   --->   "store i8 %tmp_1_103, i8* %expanded_key_addr_172, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 746 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_80 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_52_7 = zext i8 %tmp_1_103 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 747 'zext' 'tmp_52_7' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 748 [1/1] (0.00ns)   --->   "%sbox_hw_addr_51 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_7" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 748 'getelementptr' 'sbox_hw_addr_51' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 749 [2/2] (3.25ns)   --->   "%tmp_0_59 = load i8* %sbox_hw_addr_51, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 749 'load' 'tmp_0_59' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_80 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_52_36_3 = zext i8 %tmp_0_72 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 750 'zext' 'tmp_52_36_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 751 [1/1] (0.00ns)   --->   "%sbox_hw_addr_54 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_36_3" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 751 'getelementptr' 'sbox_hw_addr_54' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 752 [2/2] (3.25ns)   --->   "%tmp_3_55 = load i8* %sbox_hw_addr_54, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 752 'load' 'tmp_3_55' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 81 <SV = 80> <Delay = 5.23>
ST_81 : Operation 753 [1/1] (0.99ns)   --->   "%tmp_2_103 = xor i8 %tmp_2_88, %tmp_2_102" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 753 'xor' 'tmp_2_103' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 754 [1/1] (0.00ns)   --->   "%expanded_key_addr_173 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 158" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 754 'getelementptr' 'expanded_key_addr_173' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 755 [1/1] (3.25ns)   --->   "store i8 %tmp_2_103, i8* %expanded_key_addr_173, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 755 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_81 : Operation 756 [1/1] (0.99ns)   --->   "%tmp_3_67 = xor i8 %tmp_3_52, %tmp_3_66" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 756 'xor' 'tmp_3_67' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 757 [1/1] (0.00ns)   --->   "%expanded_key_addr_174 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 159" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 757 'getelementptr' 'expanded_key_addr_174' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 758 [1/1] (3.25ns)   --->   "store i8 %tmp_3_67, i8* %expanded_key_addr_174, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 758 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_81 : Operation 759 [1/2] (3.25ns)   --->   "%tmp_0_59 = load i8* %sbox_hw_addr_51, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 759 'load' 'tmp_0_59' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_52_36_1 = zext i8 %tmp_2_103 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 760 'zext' 'tmp_52_36_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 761 [1/1] (0.00ns)   --->   "%sbox_hw_addr_52 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_36_1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 761 'getelementptr' 'sbox_hw_addr_52' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 762 [2/2] (3.25ns)   --->   "%tmp_1_91 = load i8* %sbox_hw_addr_52, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 762 'load' 'tmp_1_91' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_52_36_2 = zext i8 %tmp_3_67 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 763 'zext' 'tmp_52_36_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 764 [1/1] (0.00ns)   --->   "%sbox_hw_addr_53 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_36_2" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 764 'getelementptr' 'sbox_hw_addr_53' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 765 [2/2] (3.25ns)   --->   "%tmp_2_91 = load i8* %sbox_hw_addr_53, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 765 'load' 'tmp_2_91' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 766 [1/2] (3.25ns)   --->   "%tmp_3_55 = load i8* %sbox_hw_addr_54, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 766 'load' 'tmp_3_55' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 767 [1/1] (0.99ns)   --->   "%tmp_0_60 = xor i8 %tmp_0_59, 54" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 767 'xor' 'tmp_0_60' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 768 [1/1] (0.99ns)   --->   "%tmp_0_61 = xor i8 %tmp_0_60, %tmp_0_54" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 768 'xor' 'tmp_0_61' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 769 [1/1] (0.99ns)   --->   "%tmp_3_56 = xor i8 %tmp_3_55, %tmp_3_50" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 769 'xor' 'tmp_3_56' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 770 [1/1] (0.99ns)   --->   "%tmp_0_62 = xor i8 %tmp_0_60, %tmp_0_49" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 770 'xor' 'tmp_0_62' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 771 [1/1] (0.99ns)   --->   "%tmp_3_57 = xor i8 %tmp_3_55, %tmp_3_45" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 771 'xor' 'tmp_3_57' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.49>
ST_82 : Operation 772 [1/2] (3.25ns)   --->   "%tmp_1_91 = load i8* %sbox_hw_addr_52, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 772 'load' 'tmp_1_91' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 773 [1/2] (3.25ns)   --->   "%tmp_2_91 = load i8* %sbox_hw_addr_53, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 773 'load' 'tmp_2_91' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 774 [1/1] (0.00ns)   --->   "%expanded_key_addr_175 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 160" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 774 'getelementptr' 'expanded_key_addr_175' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 775 [1/1] (3.25ns)   --->   "store i8 %tmp_0_61, i8* %expanded_key_addr_175, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 775 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_82 : Operation 776 [1/1] (0.99ns)   --->   "%tmp_1_92 = xor i8 %tmp_1_91, %tmp_1_86" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 776 'xor' 'tmp_1_92' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 777 [1/1] (0.00ns)   --->   "%expanded_key_addr_176 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 161" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 777 'getelementptr' 'expanded_key_addr_176' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 778 [1/1] (3.25ns)   --->   "store i8 %tmp_1_92, i8* %expanded_key_addr_176, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 778 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_82 : Operation 779 [1/1] (0.99ns)   --->   "%tmp_2_92 = xor i8 %tmp_2_91, %tmp_2_86" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 779 'xor' 'tmp_2_92' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 780 [1/1] (0.99ns)   --->   "%tmp_1_93 = xor i8 %tmp_1_91, %tmp_1_81" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 780 'xor' 'tmp_1_93' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 781 [1/1] (0.99ns)   --->   "%tmp_2_93 = xor i8 %tmp_2_91, %tmp_2_81" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 781 'xor' 'tmp_2_93' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.25>
ST_83 : Operation 782 [1/1] (0.00ns)   --->   "%expanded_key_addr_177 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 162" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 782 'getelementptr' 'expanded_key_addr_177' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 783 [1/1] (3.25ns)   --->   "store i8 %tmp_2_92, i8* %expanded_key_addr_177, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 783 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_83 : Operation 784 [1/1] (0.00ns)   --->   "%expanded_key_addr_178 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 163" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 784 'getelementptr' 'expanded_key_addr_178' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 785 [1/1] (3.25ns)   --->   "store i8 %tmp_3_56, i8* %expanded_key_addr_178, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 785 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 84 <SV = 83> <Delay = 3.25>
ST_84 : Operation 786 [1/1] (0.00ns)   --->   "%expanded_key_addr_179 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 164" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 786 'getelementptr' 'expanded_key_addr_179' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 787 [1/1] (3.25ns)   --->   "store i8 %tmp_0_62, i8* %expanded_key_addr_179, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 787 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_84 : Operation 788 [1/1] (0.00ns)   --->   "%expanded_key_addr_180 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 165" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 788 'getelementptr' 'expanded_key_addr_180' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 789 [1/1] (3.25ns)   --->   "store i8 %tmp_1_93, i8* %expanded_key_addr_180, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 789 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_84 : Operation 790 [1/1] (0.99ns)   --->   "%tmp_0_63 = xor i8 %tmp_0_62, %tmp_0_56" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 790 'xor' 'tmp_0_63' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 791 [1/1] (0.99ns)   --->   "%tmp_1_94 = xor i8 %tmp_1_93, %tmp_1_88" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 791 'xor' 'tmp_1_94' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 792 [1/1] (0.99ns)   --->   "%tmp_56_s = xor i8 %tmp_0_62, %tmp_0_71" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 792 'xor' 'tmp_56_s' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 793 [1/1] (0.99ns)   --->   "%tmp_56_39_1 = xor i8 %tmp_1_93, %tmp_1_102" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 793 'xor' 'tmp_56_39_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.25>
ST_85 : Operation 794 [1/1] (0.00ns)   --->   "%expanded_key_addr_181 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 166" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 794 'getelementptr' 'expanded_key_addr_181' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 795 [1/1] (3.25ns)   --->   "store i8 %tmp_2_93, i8* %expanded_key_addr_181, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 795 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_85 : Operation 796 [1/1] (0.00ns)   --->   "%expanded_key_addr_182 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 167" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 796 'getelementptr' 'expanded_key_addr_182' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 797 [1/1] (3.25ns)   --->   "store i8 %tmp_3_57, i8* %expanded_key_addr_182, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 797 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_85 : Operation 798 [1/1] (0.99ns)   --->   "%tmp_2_94 = xor i8 %tmp_2_93, %tmp_2_88" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 798 'xor' 'tmp_2_94' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 799 [1/1] (0.99ns)   --->   "%tmp_3_58 = xor i8 %tmp_3_57, %tmp_3_52" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 799 'xor' 'tmp_3_58' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 800 [1/1] (0.99ns)   --->   "%tmp_56_39_2 = xor i8 %tmp_2_93, %tmp_2_102" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 800 'xor' 'tmp_56_39_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 801 [1/1] (0.99ns)   --->   "%tmp_56_39_3 = xor i8 %tmp_3_57, %tmp_3_66" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 801 'xor' 'tmp_56_39_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.25>
ST_86 : Operation 802 [1/1] (0.00ns)   --->   "%expanded_key_addr_183 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 168" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 802 'getelementptr' 'expanded_key_addr_183' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 803 [1/1] (3.25ns)   --->   "store i8 %tmp_0_63, i8* %expanded_key_addr_183, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 803 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_86 : Operation 804 [1/1] (0.00ns)   --->   "%expanded_key_addr_184 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 169" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 804 'getelementptr' 'expanded_key_addr_184' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 805 [1/1] (3.25ns)   --->   "store i8 %tmp_1_94, i8* %expanded_key_addr_184, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 805 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 87 <SV = 86> <Delay = 3.25>
ST_87 : Operation 806 [1/1] (0.00ns)   --->   "%expanded_key_addr_185 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 170" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 806 'getelementptr' 'expanded_key_addr_185' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 807 [1/1] (3.25ns)   --->   "store i8 %tmp_2_94, i8* %expanded_key_addr_185, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 807 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_87 : Operation 808 [1/1] (0.00ns)   --->   "%expanded_key_addr_186 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 171" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 808 'getelementptr' 'expanded_key_addr_186' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 809 [1/1] (3.25ns)   --->   "store i8 %tmp_3_58, i8* %expanded_key_addr_186, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 809 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 88 <SV = 87> <Delay = 3.25>
ST_88 : Operation 810 [1/1] (0.00ns)   --->   "%expanded_key_addr_187 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 172" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 810 'getelementptr' 'expanded_key_addr_187' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 811 [1/1] (3.25ns)   --->   "store i8 %tmp_56_s, i8* %expanded_key_addr_187, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 811 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_88 : Operation 812 [1/1] (0.00ns)   --->   "%expanded_key_addr_188 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 173" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 812 'getelementptr' 'expanded_key_addr_188' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 813 [1/1] (3.25ns)   --->   "store i8 %tmp_56_39_1, i8* %expanded_key_addr_188, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 813 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 89 <SV = 88> <Delay = 3.25>
ST_89 : Operation 814 [1/1] (0.00ns)   --->   "%expanded_key_addr_189 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 174" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 814 'getelementptr' 'expanded_key_addr_189' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 815 [1/1] (3.25ns)   --->   "store i8 %tmp_56_39_2, i8* %expanded_key_addr_189, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 815 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_89 : Operation 816 [1/1] (0.00ns)   --->   "%expanded_key_addr_190 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 175" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 816 'getelementptr' 'expanded_key_addr_190' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 817 [1/1] (3.25ns)   --->   "store i8 %tmp_56_39_3, i8* %expanded_key_addr_190, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 817 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_89 : Operation 818 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:68]   --->   Operation 818 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('key_addr_11', AES_HLS_ECE1155/src/aes_hw.cpp:45) [48]  (0 ns)
	'load' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:45) on array 'key' [49]  (2.32 ns)

 <State 2>: 5.58ns
The critical path consists of the following:
	'load' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:45) on array 'key' [49]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:45) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:45 on array 'expanded_key' [51]  (3.25 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:45) on array 'key' [53]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:45) of variable 'tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:45 on array 'expanded_key' [55]  (3.25 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('key_load', AES_HLS_ECE1155/src/aes_hw.cpp:45) on array 'key' [5]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:45) of variable 'key_load', AES_HLS_ECE1155/src/aes_hw.cpp:45 on array 'expanded_key' [7]  (3.25 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('key_load_1', AES_HLS_ECE1155/src/aes_hw.cpp:45) on array 'key' [9]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:45) of variable 'key_load_1', AES_HLS_ECE1155/src/aes_hw.cpp:45 on array 'expanded_key' [11]  (3.25 ns)

 <State 6>: 5.58ns
The critical path consists of the following:
	'load' operation ('key_load_3', AES_HLS_ECE1155/src/aes_hw.cpp:45) on array 'key' [17]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:45) of variable 'key_load_3', AES_HLS_ECE1155/src/aes_hw.cpp:45 on array 'expanded_key' [19]  (3.25 ns)

 <State 7>: 5.58ns
The critical path consists of the following:
	'load' operation ('key_load_5', AES_HLS_ECE1155/src/aes_hw.cpp:45) on array 'key' [25]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:45) of variable 'key_load_5', AES_HLS_ECE1155/src/aes_hw.cpp:45 on array 'expanded_key' [27]  (3.25 ns)

 <State 8>: 5.58ns
The critical path consists of the following:
	'load' operation ('key_load_7', AES_HLS_ECE1155/src/aes_hw.cpp:45) on array 'key' [33]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:45) of variable 'key_load_7', AES_HLS_ECE1155/src/aes_hw.cpp:45 on array 'expanded_key' [35]  (3.25 ns)

 <State 9>: 5.58ns
The critical path consists of the following:
	'load' operation ('key_load_9', AES_HLS_ECE1155/src/aes_hw.cpp:45) on array 'key' [41]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:45) of variable 'key_load_9', AES_HLS_ECE1155/src/aes_hw.cpp:45 on array 'expanded_key' [43]  (3.25 ns)

 <State 10>: 7.5ns
The critical path consists of the following:
	'load' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [67]  (3.25 ns)
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [80]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [81]  (3.25 ns)

 <State 11>: 7.5ns
The critical path consists of the following:
	'load' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [73]  (3.25 ns)
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [85]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [87]  (3.25 ns)

 <State 12>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [91]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [93]  (3.25 ns)

 <State 13>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [97]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [99]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_39', AES_HLS_ECE1155/src/aes_hw.cpp:64) [104]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [105]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_41', AES_HLS_ECE1155/src/aes_hw.cpp:64) [110]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [111]  (3.25 ns)

 <State 16>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [115]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [117]  (3.25 ns)

 <State 17>: 5.23ns
The critical path consists of the following:
	'load' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [129]  (3.25 ns)
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:60) [139]  (0.99 ns)
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [140]  (0.99 ns)

 <State 18>: 7.5ns
The critical path consists of the following:
	'load' operation ('tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [132]  (3.25 ns)
	'xor' operation ('tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [143]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [145]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_49', AES_HLS_ECE1155/src/aes_hw.cpp:64) [147]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [148]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_51', AES_HLS_ECE1155/src/aes_hw.cpp:64) [153]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [154]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_53', AES_HLS_ECE1155/src/aes_hw.cpp:64) [159]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [160]  (3.25 ns)

 <State 22>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [164]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [166]  (3.25 ns)

 <State 23>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [170]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [172]  (3.25 ns)

 <State 24>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [176]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [178]  (3.25 ns)

 <State 25>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [182]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [184]  (3.25 ns)

 <State 26>: 7.5ns
The critical path consists of the following:
	'load' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [190]  (3.25 ns)
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [201]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [203]  (3.25 ns)

 <State 27>: 7.5ns
The critical path consists of the following:
	'load' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [196]  (3.25 ns)
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [207]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [209]  (3.25 ns)

 <State 28>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [213]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [215]  (3.25 ns)

 <State 29>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [219]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [221]  (3.25 ns)

 <State 30>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [225]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [227]  (3.25 ns)

 <State 31>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [231]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [233]  (3.25 ns)

 <State 32>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [237]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [239]  (3.25 ns)

 <State 33>: 5.23ns
The critical path consists of the following:
	'load' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [251]  (3.25 ns)
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:60) [261]  (0.99 ns)
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [262]  (0.99 ns)

 <State 34>: 7.5ns
The critical path consists of the following:
	'load' operation ('tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [254]  (3.25 ns)
	'xor' operation ('tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [265]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [267]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_81', AES_HLS_ECE1155/src/aes_hw.cpp:64) [269]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [270]  (3.25 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_83', AES_HLS_ECE1155/src/aes_hw.cpp:64) [275]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [276]  (3.25 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_85', AES_HLS_ECE1155/src/aes_hw.cpp:64) [281]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [282]  (3.25 ns)

 <State 38>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [286]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [288]  (3.25 ns)

 <State 39>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [292]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [294]  (3.25 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_91', AES_HLS_ECE1155/src/aes_hw.cpp:64) [299]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [300]  (3.25 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_93', AES_HLS_ECE1155/src/aes_hw.cpp:64) [305]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [306]  (3.25 ns)

 <State 42>: 7.5ns
The critical path consists of the following:
	'load' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [312]  (3.25 ns)
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [323]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [325]  (3.25 ns)

 <State 43>: 7.5ns
The critical path consists of the following:
	'load' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [318]  (3.25 ns)
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [329]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [331]  (3.25 ns)

 <State 44>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [335]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [337]  (3.25 ns)

 <State 45>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [341]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [343]  (3.25 ns)

 <State 46>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [347]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [349]  (3.25 ns)

 <State 47>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [353]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [355]  (3.25 ns)

 <State 48>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [359]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [361]  (3.25 ns)

 <State 49>: 5.23ns
The critical path consists of the following:
	'load' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [373]  (3.25 ns)
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:60) [383]  (0.99 ns)
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [384]  (0.99 ns)

 <State 50>: 7.5ns
The critical path consists of the following:
	'load' operation ('tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [376]  (3.25 ns)
	'xor' operation ('tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [387]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [389]  (3.25 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_113', AES_HLS_ECE1155/src/aes_hw.cpp:64) [391]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [392]  (3.25 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_115', AES_HLS_ECE1155/src/aes_hw.cpp:64) [397]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [398]  (3.25 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_117', AES_HLS_ECE1155/src/aes_hw.cpp:64) [403]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [404]  (3.25 ns)

 <State 54>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [408]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [410]  (3.25 ns)

 <State 55>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [414]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [416]  (3.25 ns)

 <State 56>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [420]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [422]  (3.25 ns)

 <State 57>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [426]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [428]  (3.25 ns)

 <State 58>: 7.5ns
The critical path consists of the following:
	'load' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [434]  (3.25 ns)
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [445]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [447]  (3.25 ns)

 <State 59>: 7.5ns
The critical path consists of the following:
	'load' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [440]  (3.25 ns)
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [451]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [453]  (3.25 ns)

 <State 60>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [457]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [459]  (3.25 ns)

 <State 61>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [463]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [465]  (3.25 ns)

 <State 62>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [469]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [471]  (3.25 ns)

 <State 63>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [475]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [477]  (3.25 ns)

 <State 64>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [481]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [483]  (3.25 ns)

 <State 65>: 5.23ns
The critical path consists of the following:
	'load' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [495]  (3.25 ns)
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:60) [505]  (0.99 ns)
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [506]  (0.99 ns)

 <State 66>: 7.5ns
The critical path consists of the following:
	'load' operation ('tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [498]  (3.25 ns)
	'xor' operation ('tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [509]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [511]  (3.25 ns)

 <State 67>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_145', AES_HLS_ECE1155/src/aes_hw.cpp:64) [513]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [514]  (3.25 ns)

 <State 68>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_147', AES_HLS_ECE1155/src/aes_hw.cpp:64) [519]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [520]  (3.25 ns)

 <State 69>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_149', AES_HLS_ECE1155/src/aes_hw.cpp:64) [525]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [526]  (3.25 ns)

 <State 70>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [530]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [532]  (3.25 ns)

 <State 71>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [536]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [538]  (3.25 ns)

 <State 72>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_155', AES_HLS_ECE1155/src/aes_hw.cpp:64) [543]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [544]  (3.25 ns)

 <State 73>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_157', AES_HLS_ECE1155/src/aes_hw.cpp:64) [549]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [550]  (3.25 ns)

 <State 74>: 7.5ns
The critical path consists of the following:
	'load' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [556]  (3.25 ns)
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [567]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [569]  (3.25 ns)

 <State 75>: 7.5ns
The critical path consists of the following:
	'load' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [562]  (3.25 ns)
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [573]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [575]  (3.25 ns)

 <State 76>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [579]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [581]  (3.25 ns)

 <State 77>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [585]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [587]  (3.25 ns)

 <State 78>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [591]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [593]  (3.25 ns)

 <State 79>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [597]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [599]  (3.25 ns)

 <State 80>: 4.24ns
The critical path consists of the following:
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [603]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [605]  (3.25 ns)

 <State 81>: 5.23ns
The critical path consists of the following:
	'load' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [617]  (3.25 ns)
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:60) [627]  (0.99 ns)
	'xor' operation ('tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [628]  (0.99 ns)

 <State 82>: 7.5ns
The critical path consists of the following:
	'load' operation ('tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:58) on array 'sbox_hw' [620]  (3.25 ns)
	'xor' operation ('tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:64) [631]  (0.99 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[1]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [633]  (3.25 ns)

 <State 83>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_177', AES_HLS_ECE1155/src/aes_hw.cpp:64) [635]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [636]  (3.25 ns)

 <State 84>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_179', AES_HLS_ECE1155/src/aes_hw.cpp:64) [641]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [642]  (3.25 ns)

 <State 85>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_181', AES_HLS_ECE1155/src/aes_hw.cpp:64) [647]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [648]  (3.25 ns)

 <State 86>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_183', AES_HLS_ECE1155/src/aes_hw.cpp:64) [653]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[0]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [654]  (3.25 ns)

 <State 87>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_185', AES_HLS_ECE1155/src/aes_hw.cpp:64) [659]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp[2]', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [660]  (3.25 ns)

 <State 88>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_187', AES_HLS_ECE1155/src/aes_hw.cpp:64) [665]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp_56_s', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [666]  (3.25 ns)

 <State 89>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_key_addr_189', AES_HLS_ECE1155/src/aes_hw.cpp:64) [671]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:64) of variable 'tmp_56_39_2', AES_HLS_ECE1155/src/aes_hw.cpp:64 on array 'expanded_key' [672]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
