// Seed: 1689994276
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  output id_6;
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  logic id_8;
  assign id_5 = 1;
  logic id_9;
  assign id_3[1] = id_3;
  logic id_10;
endmodule
