================================================================================ 
Commit: c7c560f210fb95436d10d531855903a8b33c9b14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 16:02:50 2023 +0530 
-------------------------------------------------------------------------------- 
Added LICENSE and Doxygen files.
Code clean up.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt

================================================================================ 
Commit: 378a71fb43b63f0ced40061e4b1545a615b7eff0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:53 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3471_82

Hsd-es-id: N/A"
Original commit date: Mon Dec 11 22:41:40 2023 -0800
Original commit hash: 9acabf27bd2ef9e6682e5147b633e787d50f4bfa

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 33d1c58be4360796215177a0f3ff2c962b9d49a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.4.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Dec 7 16:56:50 2023 -0800
Change-Id: Iaf4dd7674a704c7c41824d16394c598f7e9aa09d
Original commit hash: 648f3534fe43a13c449674a1be029289cd26508a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0fcec27ed85c69ab4e39653513d3222d07e9eccd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:51 2023 +0530 
-------------------------------------------------------------------------------- 
Implement RefPi4Xover Vmin TempCo based on Data Curve Fit Equation

[Feature Description]
Implemented an updated RefPi4Xover Vmin Temperature Coefficient
based on two variable curve fit equation for data collected on
post-silicon platforms. The temperature coefficient is now calculated
based on QCLK Frequency and VccSa Voltage.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019169206
Original commit date: Wed Nov 22 17:04:59 2023 -0800
Change-Id: I4b13af276c33575a5a2dc7941bb79ab5f0d2808e
Original commit hash: 854cbfaa51a428e4e2948d6d9da5cf4704d9874e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f1bb3ad41aa26e96f396e1af9b71fc5bf63f759e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RefPi Optimization Functional Training

[Feature Description]
Updated RePi Calibration Optimization to RefPi4XoverOffset edges found
on system through 1D sweeps of this parameters.

RefPiOffset static edge calculations are still used for final RefPi
setting calculations.

The the range of RefPiOffset and RePi4XoverOffset settings are
individually tested at VccSa Vmin and Vmax using a 2D sweep. The 2D
sweep consists of:
1. Outer 1D sweep which finds the left\right edges for a given RefPi
parameter. The parameter is either RefPiOffset or RefPi4XoverOffset
2. Inner 1D sweep which runs a CPGC point test at each
Write Leveling Timing offset between -28 and +28 in steps of 4.
Write Leveling is TxDq & TxDqs on DDR5, TxDq and WCK on LP5.

On LP5, the MC CKE is toggled during the RefPi register writes in the
RefPiOffset and RefPi4XoverOffset 1D sweeps to force a WCK sync.

Additional Changes:
- Split 1D sweeps into separate phase and run with Vboot RefPi settings
to avoid speckles seen when the RefPi FSM is run at Vmax.
- Added Unit Tests for new helper functions
- Use 3tCK read preamble for 3200

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019169206
Original commit date: Mon Oct 9 01:27:36 2023 -0700
Change-Id: Id70f8f81ca4487d70f9389cbee2c73fab8f5b1b5
Original commit hash: bbbdb8646a434fdd2a14eecfe825e8e15be4f198

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: 0a959a1e79d03fed75a11f50ae259560113d7373 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RefPi RMT

[Feature Description]
Added RefPiOffset and RefPi4XoverOffset 2D sweeps to RMT.

The range of RefPiOffset and RePi4XoverOffset settings are
individually tested at VccSa Vmin and Vmax using a 2D sweep.
The final margin reported is the composite result of the eye
seen at Vmax and Vmin plus the max (worst case) calculated guardband
for the system temperature.

The 2D sweep consists of:
1. Outer loop that sweeps the RefPi param (RefPiOffset or
RefPi4XoverOffset) across the range of register values as an offset
to the programmed setting. The sweep is done in steps of 2.
This sweep modifies the offset values in the following partitions:
- CCC
- Data
- VTT
On LP5, the MC CKE is toggled during the RefPi register writes in the
RefPiOffset and RefPi4XoverOffset 1D sweeps to force a WCK sync.

2. An inner loop that runs a CPGC point test at a range of
Write Leveling offsets from -28 to +28 from the trained values in
steps of 4.
Write Leveling consists of TxDq and TxDqs (or WCK for LP5)

Added BDAT Schema 6C support to publish RefPi RMT results.

Added CMOS option (0xE1) to adjust the RefPi4XoverOffset based on the
closest edge (where positive number is how much inside the eye to adjust
by and negative number is how much outside the eye to adjust by)
Example:
Closest Edge is -30:
CMOS option is -2 then RefPi4XoverOffset is adjusted by -32.
Closest Edge is +30:
CMOS option is +2 then RefPi4XoverOffset is adjusted by +28.

Additional Changes:
- Fixed bug in VTT Partition GetSet Multicast. These GetSet enumerators
were implement using the "Strobe" GetSet argument which is always
limited to the maximum number of bytes on a channel. On LP5 this was
always limited to 2 causing only 2 of the 4 VTT partition instances
to be updated when GetSet multicast was used.
- RefPi\RefPi4Xover Offset 1D sweeps return results assuming the
passing region can wrap around.
- Added MrcPrintf support for string printing with left justify and
right justify padding.
- Added LP5 Write Leveling (WCK) margin to RMT.
- Added Unit Tests for new helper functions
- Updated LocalStub to support VccSa request re-try.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019169206
Original commit date: Mon Oct 9 01:27:36 2023 -0700
Change-Id: Ibd2e336195dbcc310b51c92bf87d693d8ce2fd50
Original commit hash: ae0a1aa73931f5425e7b2a264278463c794175d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommonPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 52e579543fad67d8ad44a0fdaa08abd6c81a41aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:47 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3471_81

Hsd-es-id: N/A"
Original commit date: Wed Nov 29 13:23:15 2023 +0000
Original commit hash: ba1c4e8c5dae4fd5f1f19593057206acfb68a27c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5be7cbc017e738218f5af6ca3efd4368a87a6167 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:46 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3471_81

Hsd-es-id: N/A"
Original commit date: Wed Nov 29 13:23:15 2023 +0000
Original commit hash: ba1c4e8c5dae4fd5f1f19593057206acfb68a27c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f33fc910ddd4bf9ce81e6ddb47d481e2b1cf7b4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:45 2023 +0530 
-------------------------------------------------------------------------------- 
Correct the USB4 CM default setting

[Issue Description]
USB4 CM default setting shows SW CM.
But the POR setting for MTL should
be OS dependent.

[Resolution]
Change the USB4 CM default setting
as OS dependent. Override the patch
table for DTBT configure which need
POR setting as SW CM.

Package/Module:
MeteorLakeBoardPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15014781725
Original commit date: Wed Nov 29 17:35:10 2023 +0800
Change-Id: Ia1906213ee370a5e135de89d11208c58d24bdeb4
Original commit hash: 84d2181257f1b112082f992ad88717da64e8d3bc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ThunderboltConfigPatchTable.h
MeteorLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: d994e8fe715cff2dd4510cc25f22dca89047e765 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:44 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3471_80

Hsd-es-id: N/A"
Original commit date: Wed Nov 29 10:59:49 2023 +0000
Original commit hash: b08bb08b1af940a14c28c739dddbac561e35c7b9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ThunderboltConfigPatchTable.h
MeteorLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 4560a8c6b59141ef25ab34580e39c0d249356068 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:43 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3471_81

Hsd-es-id: N/A"
Original commit date: Wed Nov 29 13:23:15 2023 +0000
Original commit hash: ba1c4e8c5dae4fd5f1f19593057206acfb68a27c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7c2db756cc4a0a527fee615e8b2fd83c70cc6a10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:43 2023 +0530 
-------------------------------------------------------------------------------- 
Correct the USB4 CM default setting

[Issue Description]
USB4 CM default setting shows SW CM.
But the POR setting for MTL should
be OS dependent.

[Resolution]
Change the USB4 CM default setting
as OS dependent. Override the patch
table for DTBT configure which need
POR setting as SW CM.

Package/Module:
MeteorLakeBoardPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15014781725
Original commit date: Wed Nov 29 17:35:10 2023 +0800
Change-Id: Ia1906213ee370a5e135de89d11208c58d24bdeb4
Original commit hash: 84d2181257f1b112082f992ad88717da64e8d3bc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ThunderboltConfigPatchTable.h
MeteorLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 98b82965fd83f0bb134e023da6247e552384e57e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:42 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3471_80

Hsd-es-id: N/A"
Original commit date: Wed Nov 29 10:59:49 2023 +0000
Original commit hash: b08bb08b1af940a14c28c739dddbac561e35c7b9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c40644d1c2ea4d30fb76ba8f488e16595cf5e5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:41 2023 +0530 
-------------------------------------------------------------------------------- 
MTL H Program Branch BIOS ID Override

[Feature Description]
MTL H Program Branch BIOS ID Override

Package/Module:

[Impacted Platform]
MTL H

Hsd-es-id: N/A
Original commit date: Wed Nov 29 16:05:15 2023 +0530
Change-Id: I11b23072bf1f362cd4410013f3c658a1c8ef4d64
Original commit hash: 04218b14b65487db1c3c602a92b377d8dc8f2b75

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f167d466f8c0b0d90bdba221f7e75b2558ca6564 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:40 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3471_00

Hsd-es-id: N/A"
Original commit date: Mon Nov 20 09:58:42 2023 +0000
Original commit hash: 9ef1000fe597ad53d2ecf2a0df2a5c9fc2430baf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9f14003122ca622f69b31347fa6309d78a40580e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:39 2023 +0530 
-------------------------------------------------------------------------------- 
[CNVd][WiFi/Bt] GaP PRR - BIOS support.

[Feature Description]
BIOS shall use PCIE_CAP_INITIATE_FLR is bit15 instead of bit28
of Device Control & Status register.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 15014545960
Original commit date: Thu Nov 9 16:08:13 2023 +0800
Change-Id: Ieb45283c8289882700e251eb000c18a19cf59351
Original commit hash: 1bbf9c9075a2095c0f31fbac08c68f6afb622cf1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: f894ebfefe5828338a8aaade797edd5224b1a9d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:38 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3470_00

Hsd-es-id: N/A"
Original commit date: Sun Nov 19 20:31:16 2023 -0800
Original commit hash: 51d0b360c8be1ce2e10cb38623fa4eadac96f8c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8211a89c9f37c7f08d68bdda3d71326dd29985a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:37 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3466_00

Hsd-es-id: N/A"
Original commit date: Sat Nov 18 20:31:10 2023 -0800
Original commit hash: d74d600efdf7481a837f621c03544a447eee884b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7d1ecccca5a51fc24f17718b4f056a5d5fc57c69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:36 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3465_00

Hsd-es-id: N/A"
Original commit date: Fri Nov 17 20:31:07 2023 -0800
Original commit hash: 5bebf85b757630b79070e5fab3e7bc5267124d5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6ec60540570e7acdcfb48b79736d56a6cbe9095c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.4.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 17 10:06:21 2023 -0800
Original commit hash: 701cc3a48d1fee3ac6cdd8df3cb984c745c425b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: de2cc996bf11bbf9d8249c54563f7940d3282424 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:34 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-H | LP5 DDR5] Set WAKE_ON_WR_RETRAINING to 0

[Feature Description]
A memory corruption issue was causing display underrun in GFX.
A similar issue was noted in MTL-S. Until a solution is found, the fix
for now is to include MTL-M/P into the current MTL-S fix.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-H

Hsd-es-id: 22019100409
Original commit date: Tue Nov 14 11:51:23 2023 -0800
Change-Id: I09cd6fd00d1b61e8f31c6caf54b773a5a083db81
Original commit hash: 0350149e1818014a68ff726acb63856707bca9e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c

================================================================================ 
Commit: 4cde3b59e294adf74642933249640cfbb4941335 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.4.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Nov 15 11:15:56 2023 +0800
Change-Id: I2a0f805a8f999d9e76336fa9d6ca1b297097c437
Original commit hash: fdf54ecae0bc3741949d35f7bbc0799196625814

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eab0d3deff4c38fc1937b73afa1da1921e40f94b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Nov 15 11:15:47 2023 +0800
Change-Id: Ic13cf5ce875f383f89b1ccecc9b84df99018d253
Original commit hash: 1c2a2920341f284badeb3510dddc1dc827fab18e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c2c79351747d9c2d6164a50089b9950a26875cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Add IsSodimm knob for CSODIMM

[Feature Description]
Add IsSodimm = TRUE for CSODIMM

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, P

Hsd-es-id: 15014673241
Original commit date: Mon Nov 13 15:23:55 2023 +0800
Change-Id: I44b4e3dbc28861f99b4c95f594d9d717a2f8f125
Original commit hash: e7d7f00acd08ca9d3cc02c7231a24f37c80bcb27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 89f5b7cc46611645cc29caf8ed87afceed9de09d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:39:27 2023 +0800
Change-Id: I22ad830c9ed1b75adf2239ebeb871393e50c6866
Original commit hash: bac2e7868ac073d02e608e182520b1d89a5f9b7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b018ce16f45df940aec6c14240cb325b8b0981ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:29 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] 2dpc enhanced platform configuration inputs for MRC

[Feature Description]
if BoardStackUp is set to Freq Limited, set Max Speed according to:
- Memory topology (Daisy Chain/Tee)
- Memory slots per channel (1SPC/2SPC)
- Ranks per dimm
- LGA or BGA
- For others, set to 3200
Add BoardTopology to pass in memory topology to MRC
Move memory slots/ranks detection into new function - MrcGetDimmConfig

Additional Changes:
- Removed unused call table tasks from full BIOS build to reduce code
size: MrcDccRiseFall

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15014602988
Original commit date: Wed Nov 1 16:07:05 2023 +0800
Change-Id: Ic787f3092d2e3028042cedb23d577407ba3819db
Original commit hash: f41b149adc87960ad4391c69fb5221772856d30d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: f522e0fea8885e64d95c0e8abc8484080bafe175 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:27 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:39:11 2023 +0800
Change-Id: I0453a1a5f4225bda2bc1900a6b575c0b09de5373
Original commit hash: 508462ca9a7e68fa2dcee233d2a62591cbfe6de1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d931a220ccd10df43f9a05c0121b67650e5dc5e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:26 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Allow large legal values based on new JEDEC

[Feature Description]
Based on JESD79-5C-v1.30, tRTP max value is 33,
tWR max value is 132, tCCD_L max value is 22,
tCCD_L_WR max value is 88.
tCL is 90.

Such timing parameters usually configure 2 sides.
The one is MC and phy. The other is DIMM side by MR
registers.

HSD 15014485239 was trying to solve issues that
old DDR5 modules don't support the new JEDEC spec.
However, it also causes new module not well-supported.

Revert patch 4554d60a1f, as we want to use another way
to support both old and new DDR5 modules.

Revert patch 9e47fecfc1661.

Change OCSafeMode to a bitmap. Bit 0 means OC_SAFE_tCL.
Bit 1 means OC_SAFE_OLD_TIMING_SPEC. Limit tWR, tRTP,
tCCD_L, tCCD_L_WR, tCL to freq 6400 only when
OC_SAFE_OLD_TIMING_SPEC is set.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S.

Hsd-es-id: 15014517926
Original commit date: Mon Oct 16 15:34:44 2023 +0800
Change-Id: I46945ac7f85105e1e4d88d225f2221e3cb52a89c
Original commit hash: 8c4a33776ebdc9dea1af49739f046e0ec4b202e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: c71d718995558ae7b45bfedb93425e18d2b8f76f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:25 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:38:46 2023 +0800
Change-Id: I576af2a01778b1f8952113f5b2b4b528dd00d218
Original commit hash: 49a90f835020a5df6ab0e9fe9df6899fc04c532d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6d41c035f67f4b1d1b87ec619aa83940433328a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Use new max values for tRTP tWR

[Feature Description]
Based on JESD79-5C-v1.30, tRTP max value is 33,
and tWR max value is 132.

Change codes to match with the latest spec.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL DDR5.

Hsd-es-id: 15014485278
Original commit date: Mon Oct 16 15:20:58 2023 +0800
Change-Id: If40ac08b64460956402da9d509476b7d74311b02
Original commit hash: 7704035d9df4842ae5a9d75d7d2da9601059a14b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c

================================================================================ 
Commit: b039272e6ef21e985ee1f350b7178d3e2f069a2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:38:25 2023 +0800
Change-Id: Icfec6e6a6e8f794e82e1260aedbcd492adabc947
Original commit hash: 0631d0e51f46fa65cd5bcdbb43da2ca54a587572

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 138d95b1c731e2585435ec729397f3ae68738678 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:22 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Update Left/Right Edges RefPI and RefPI4xover

[Feature Description]
MRC must implement new formulas for RefPi and RefPi4Xover
Left/Right Offsets at Vmin/Vmax respectively as follows,

RefPi:
LeftEdge@Vmin:(G4 ? 8 + 3.2*DataRateInGTs : 16)
LeftEdge@Vmax:(G4 ? 5 + 1.9*DataRateInGTs : 11)
RightEdge@Vmin:(G4 ? 200 : 120)
RightEdge@Vmax:(G4 ? 190 : 115)

RefPi4XOver:
LeftEdge@Vmin:(G4 ? 11 + 0.5*DataRateInGTs : 10)
LeftEdge@Vmax:(G4 ? 8 - 2*DataRateInGTs : 0)
RightEdge@Vmin:(66 + 2.4*DataRateInGTs)
RightEdge@Vmax:(G4 ? 62 - 0.6*DataRateInGTs : 62)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22019081589
Original commit date: Wed Nov 8 18:37:30 2023 -0800
Change-Id: I81a8b2244f72c712a87731645ffc0f23758e4995
Original commit hash: 004afaeae6c3c1af13e45a315fc0f92a56a0c399

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 89ddae1c16447208750ce75cfa5fa930f39e6980 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:37:28 2023 +0800
Change-Id: I20696fc97ee0cae20463031e21d2fa985bb0b815
Original commit hash: 9f20790af1080af6bac7d6849074cb174ac7bc6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 396836d781b6ae0791d92a1b49101319bd7d45ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:18 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PPV parts failed on memory data...

[Feature Description]
MRC must change PMBiasAdj from 0 to 1 in PHY VccClkControl,
VccIogControl, VccDdqControl as WA for resolving PPV failures at cool
temperature (10C)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019080984
Original commit date: Wed Nov 8 13:55:42 2023 -0800
Change-Id: Ia3a27bbc075eda95306514e75827d1d13ccfcd4b
Original commit hash: d9ba51d0948cbc659251639cd0de5d131960d356

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f0b550d4052d5057a8ad250e068139ad1145bf5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:16 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:37:14 2023 +0800
Change-Id: Id82832bcb49745100471ab7b2b2810eab6dd106d
Original commit hash: ea52973667906fa739626b29b3ebdb7800c0dc75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f42a11703392c156c15fdf236e6185e7f7df3f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Limit Frequency for 1anm Dimms

[Feature Description]
If the DIMM is a 1anm DIMM, limit the DIMM Max Frequency

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, P

Hsd-es-id: 22019052691, 22019057564
Original commit date: Wed Nov 1 13:51:42 2023 -0700
Change-Id: I1b4927b0eba45bd6e12f917c388232f9b1a1e392
Original commit hash: 95cfc2280e1b003755ca10db8db747f269ea0f47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: ed7ae8251ab08bccd49e93a41fe68af4a2b42275 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:36:58 2023 +0800
Change-Id: I0a8ba2d0020168c34054e90c93f3a905a0c8a66e
Original commit hash: d8d4cf839172056d85a7d4555515f8842c97e755

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a4fc6004dc5e84837e111dc654bba677e462ee95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RefPI training enhancement

[Feature Description]
1) MRC must implement look up table of temperature coefficients based on
Silicon data from 4 data rates on per partition group basis.

2) Temperature coefficients for intermediate data rates should be
interpolated based on Qclk frequency of adjacent look up table points
i.e.
for x1<Qclk<x2, temp Co y= y1 + (x-x1)*(y2-y1)/(x2-x1) at Qclk=x

3) For Qclk <800MHz, use temperature coefficients of 800MHz
For Qclk >2800MHz, use temperature coefficients of 2800MHz

4) MRC must run RefPI/RefPI4xover FSMs 10 times at Vmin and Vmax
and use average of these results for RefPI/RefPI4xover values
and offset calculation, additions for average calculation need to be
done as reference to the 1st data point (not absolute value)
to take care of wrap around issue.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019065973
Original commit date: Tue Oct 24 01:35:00 2023 -0700
Change-Id: I2dbf80cc9a467f0f7143d2085f945053f5c3eedc
Original commit hash: e464963116bb613a8341091ff52b512ef0b33030

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: b3700c881155c3c7d00c11ca0df4e28347490c37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:36:12 2023 +0800
Change-Id: I32725a0c4aa05ff5dcfbf4c150828d42ffd874d6
Original commit hash: ff0879782865657a128aa491de484d6086faf8b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 99ea3ed8d1f45d9f25328c059ac31c7e68474526 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC 1.1.10.0 dropped OSPID/ISPID=2...

[Issue Description]
MRC 1.1.10.0 Release dropped OSPID/ISPID=2 pointer separation

[Resolution]
Reinstate the OSPID=2 and ISPID=2 for all cases to increase
the MC/DDR SPID FIFO pointer separation by 1 additional QCLK.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019069607
Original commit date: Mon Nov 6 12:06:23 2023 -0800
Change-Id: I92b81a2b38b248dc7810d52680f51ce0e8d25d81
Original commit hash: d3ccae38282dcdb1c8218cd617b0196b035ce4ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c

================================================================================ 
Commit: c472df50df488df0ccdb685fcdf6a3b4c947a96a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:35:01 2023 +0800
Change-Id: I0f1f6881b0db92103037037f867566344fea2ee3
Original commit hash: 3487f215645bd8ed85f9d2986d8c148e645d2d4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d9eeceb1c5a2a0b40d903f412f1397892e6d612d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:06 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3464_01

Hsd-es-id: N/A"
Original commit date: Thu Nov 16 20:33:26 2023 -0800
Original commit hash: 88e355a451730f49855f6436269e64ee010071c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 933e485630683b0942ca3c0162fe6bfecc13616f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:05 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Add ARL-SoC-M GPIO HID handling

[Feature Description]
This commit adds ARL-SoC-M GPIO HID handling to the ASL code.

Package/Module: ClientOneSiliconPkg/Dsdt

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18034911859
Original commit date: Mon Nov 13 08:32:50 2023 +0100
Change-Id: I37a9862468abf415a99148fea9eb09f5556b0058
Original commit hash: 7a90c462dc86ccadf1c91c74fd5973e5b2e52346

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/GpioCommunitiesMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/GpioAcpiDefinesMtl.h
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h

================================================================================ 
Commit: 6dfada327260d0f967ef83762045bec2e7cea705 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:04 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3464_00

Hsd-es-id: N/A"
Original commit date: Thu Nov 16 04:31:35 2023 +0000
Original commit hash: eb144cbcd32550f373ecb7a12f008e9c0e72e58b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ae026313181477dfea0c0b291db67de0b193a485 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:02 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3463_00

Hsd-es-id: N/A"
Original commit date: Wed Nov 15 10:47:15 2023 -0800
Original commit hash: 41e21b531b789720028833491995552ed32556d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5939401de20fd4455642930a4d811be86d66f3ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:01 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] Fix csme backup in NVMe Resiliency

[Issue Description]
CSME Backup is not getting success with Recovery enabled Debug BIOS

[Resolution]
Heci1 bus number changed, change it from hardcode to function value.

Package/Module:Features/FirmwareGuard/NvmeBasedRecovery

[Impacted Platform]
ALL

Hsd-es-id: 16022505062
Original commit date: Tue Nov 14 15:00:36 2023 +0800
Change-Id: I4256d9a72634946dc2ed9c0d36d5fef247667eb7
Original commit hash: 96af7573f096b3d1cfd1503eb86dad23443c8288

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf

================================================================================ 
Commit: a83c4164dee3f3dd7044f026f4abad08f61e2f60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:49:00 2023 +0530 
-------------------------------------------------------------------------------- 
SUT takes multiple restarts with BIOS guard enabled

[Issue Description]
SUT takes multiple restarts with BIOS guard enabled

[Resolution]
Enable BIOS guard by default using ucode 0xB

Package/Module: MeteorLakeBoards

[Impacted Platform]
S, Hx

Hsd-es-id: 16021223305
Original commit date: Mon Nov 13 10:03:10 2023 -0800
Change-Id: Ie1d68582789a6d758bad03909c6fb5727f3746ff
Original commit hash: 466efecbd2adf8e7bb63b496df1c1de77954825e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: e305503237dd571e99cd6ec33ea602325568bd80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][Regression]Method Test Failure is observed with FWTS

[Issue Description]
Detected error 'Not found' when evaluating '\_SB_.PC00.TDM0._PS0'.
Detected error 'Not found' when evaluating '\_SB_.PC00.TDM1._PS0'.
Detected error 'Not found' when evaluating '\_SB_.PC00.TDM0._PS3'.
Detected error 'Not found' when evaluating '\_SB_.PC00.TDM1._PS3'.

[Resolution]
Reverted name obj value to zero by default.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16022507918
Original commit date: Wed Nov 15 13:02:49 2023 +0800
Change-Id: I79ac50f74913ac79e615a86b19ea0fec49fdcd25
Original commit hash: e5878a6292a44e8d180b5057a475797f754db4cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: c2c3a2adadd60f996ad5b8db0ec22d5f1102ad7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:57 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] PCH DMI PG Enable as default

[Feature Description]

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 14020857727
Original commit date: Mon Nov 13 11:13:27 2023 -0800
Change-Id: I0ec769268c139ca2d480004e6c256bf4a4141cbb
Original commit hash: ccd8d7432ff8ccf27faa9f3ce5d0c39d8bb7153a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: e87b486398233084bcb0bf8b6a3f57a7564436d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:55 2023 +0530 
-------------------------------------------------------------------------------- 
SoC shows as Undefined

[Issue Description]
SoC shows as Undefined in Debug logs

[Resolution]
Add SoC description string.

Package/Module: MtlSocInfoLib

[Impacted Platform]
S

Hsd-es-id: 16022492085
Original commit date: Tue Nov 14 17:58:18 2023 -0800
Change-Id: I28302dbf516ea58a2945ba8f1249161c924daaa1
Original commit hash: 65bdf0cc5290b7e6cb348eda611872dc9fd91aba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c

================================================================================ 
Commit: e64ab10e220f5e540d16298cde481c39ef653c25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:54 2023 +0530 
-------------------------------------------------------------------------------- 
Code clean up

[Feature Description]
Code clean up

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
ARL

Hsd-es-id: 15014469041
Original commit date: Fri Oct 13 13:38:20 2023 +0800
Change-Id: I6fe63774d046df966fecf261a53d2709d7887df4
Original commit hash: 38c0abeb9feab20516e6dcac08724f0059c8ec5d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakeHRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: f6c4bb49f9f8b02991f817577298aa9e84d6f7e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:52 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] BIOS code update for VR spec update in WW39_3'23

[Feature Description]
BIOS code update for VR spec update in WW39_3'23

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL

Hsd-es-id: 15014680947
Original commit date: Tue Nov 14 17:52:02 2023 +0800
Change-Id: If4649c321f5118bdf3618a348cc70857a7e09a50
Original commit hash: b1496c7bf3b55c29c9c0ebc988212f0f9d3843ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 64698974275dc81a81409fde0660ea840beeb8e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:51 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] Update comment for ARL SKUs

[Feature Description]
Update comment for ARL SKUs

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL

Hsd-es-id: 15014444797
Original commit date: Thu Oct 12 14:44:53 2023 +0800
Change-Id: Ie7f34ee4e678e2b43d0b79730981c3ca8ac335fc
Original commit hash: 7d6af41660b4703e462c04071140ff54092c2651

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 6b4017d4aa2e8e722e6df704bc747c7f24d6868e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:50 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3462_00

Hsd-es-id: N/A"
Original commit date: Tue Nov 14 20:31:18 2023 -0800
Original commit hash: 1fd5c257820e668419e89c5f284adc13bb9e24c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3188a113443f147abcef343231765dccb66c5e14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:48 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3461_00

Hsd-es-id: N/A"
Original commit date: Mon Nov 13 20:31:18 2023 -0800
Original commit hash: 92e110b9cd74d950c48b3b5fa57af9e976291e16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 48fcca9b9ffab7a6414d428312572a4412b97481 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:46 2023 +0530 
-------------------------------------------------------------------------------- 
Not to install CNV FV in the first boot if EfiNetwork is disabled

[Issue Description]
After First flash IFWI PXEv6 & PXEv4 enumerating in Boot manager
menu when knobs disabled in BIOS page by default

[Resolution]
Not to install CNV FV in the first boot if EfiNetwork is disabled.
Unload discrete UNDI driver if not needed.

Package/Module: MeteorLakePlatSamplePkg/BdsPlatform

[Impacted Platform]
MTL all

Hsd-es-id: 16021128424
Original commit date: Wed Oct 25 16:32:14 2023 +0800
Change-Id: I8ca6747cd61733a45a8b51c477c55dafda4acbb0
Original commit hash: 562573ada0d45d7f71fe2bd8529decca90b62a8a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: f19e9c45675fae1674aa9d4cf4bae5739784ec8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:45 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS] UCSI 1.2 - 2.0 switch to support both Win10 and Win11

[Feature Description]
For the UCM driver to not Yellow Bang during the boot on Win 10,
one of the platform ingredient/s shall limit the sizes of the two
commands to remove the new fields to imitate UCSI 1.2, and on Win11
the same ingredient/s shall not restrict those commands to work per
UCSI 2.0 specification. On Win11 it was requested to
implement the _DSM function 5 to differentiate if platform does support
UCSI 2.0 truly. However, OS does not call _DSM when resume from
hibernate shutdown. In that case, user may remove power after
hibernate shutdown, then it is G3 for next boot. EC can not save data
in G3 case. To achieve that the platform ingredients have to be
enlighten on the operating systems running by user selection,
UCSI 1.2 for Win 10 or UCSI 2.0 for Win11; which meant a BIOS boot time
switch to share the platform preference to EC.

Package/Module:MeteorLakePlatSamplePkg, EcFeaturePkg

[Impacted Platform]
All

Hsd-es-id: 14020675649
Original commit date: Tue Oct 24 14:59:20 2023 -0700
Change-Id: I3005d8351824c61e345ac18c3588630779446e04
Original commit hash: 6d88a2a60f1bbcc31886e27db579a6814aad86d4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
Features/Ec/EcFeaturePkg/IncludePrivate/EcCommands.h
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: 837cb23acf246801a2d28a522dd495dcfb85d1be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:44 2023 +0530 
-------------------------------------------------------------------------------- 
[ARLHx RVP1] Report USB3 OC mapping by lane

[Feature Description]
Report USB3 OC mapping by lane on ARLHx RVP1 CRB

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARLHx RVP1

Hsd-es-id: 15014645228
Original commit date: Wed Sep 20 14:59:21 2023 +0800
Change-Id: Ib6daa64c2b481b089924cac6de6a5070d0f31212
Original commit hash: deb665ef98bf3d7f00e49bc8f12959e2b3cd0621

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc

================================================================================ 
Commit: 87633d09706284002510f4ba5fbca5717dba675f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:42 2023 +0530 
-------------------------------------------------------------------------------- 
[DTBT][ARL] Add _RMV for the XHCI and NHI of Barlow Ridge

[Feature Description]
The XHCI and TBT controllers are unremovable of BR.
Add _RMV for XHCI and NHI to avoid showing removable
capability.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ARL

Hsd-es-id: 15014665795
Original commit date: Fri Nov 10 15:37:16 2023 +0800
Change-Id: Ib435d86f1f8fc7158f91342e586a1967560c40f5
Original commit hash: 353d7b70b1f5d5a0f59c1e63f43f28401a3daed4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl

================================================================================ 
Commit: b43c9f1ed6afb80c9311d1cd5c3f144203ccbccb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:41 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3460_00

Hsd-es-id: N/A"
Original commit date: Sun Nov 12 20:31:38 2023 -0800
Original commit hash: f852b1c609c9a98bd9d99dd2ce1b8ae7dc2604d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 74232d5334e73a4830c66deaa4538146079a76a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:40 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3456_00

Hsd-es-id: N/A"
Original commit date: Sat Nov 11 20:31:07 2023 -0800
Original commit hash: 0f0e0a7349ca8cbfbaa686358316d0c629136a4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 792b49aaf189c35af27420c2d391f14535cd5292 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:39 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3455_00

Hsd-es-id: N/A"
Original commit date: Fri Nov 10 20:31:08 2023 -0800
Original commit hash: f91adde7dfc303c69f04127dfdbc4d8ddd79c875

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d2dbbd82eb64f9873a60a29610dbc5f48083ef30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:37 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3454_00

Hsd-es-id: N/A"
Original commit date: Thu Nov 9 20:31:38 2023 -0800
Original commit hash: 4884218c4dc6b314e21a3d1b2d7ed8e92d644f48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 536bee2c632142b45e25d8945be0da228e84611f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:35 2023 +0530 
-------------------------------------------------------------------------------- 
MTL DTBT SPD address change

[Feature Description]
Adding 1DPC 4 channel SPD address as 0xA8.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
P

Hsd-es-id: 16022363524
Original commit date: Fri Nov 3 15:29:58 2023 +0530
Change-Id: I3d5764758c369f40d4061261c22ed353c4a3db02
Original commit hash: 7f9d040d75ad221d5ff8ba02f6ff9d5040319ae1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc

================================================================================ 
Commit: fc6a4e6eba615625b6f40576b336b81c552de8fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:34 2023 +0530 
-------------------------------------------------------------------------------- 
Fix wrong logic of TDM check

[Issue Description]
LP5_T3 RVP has TDM0 disabled. It can't give indication
to IOM that all the display is OFF. It make TDM1 always
in D0 during SLP_S0.

[Resolution]
Correct the logic. If TDM0 is disabled, then check the
TDM1 status and set DPOF.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 22019073331
Original commit date: Thu Nov 9 14:41:41 2023 +0800
Change-Id: Ia4585dd60eacb6240327118217b8d29751dfef22
Original commit hash: a0425991dbb1819a91c96009a4e5789b2eb8328f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: a954c28945251eb359889353478b0994c8ba1f5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:32 2023 +0530 
-------------------------------------------------------------------------------- 
IO space rebalancing on MTL-S

[Feature Description]
This commit adds IO space rebalancing capability to
existing PEI resource balancing flow.

Package/Module: ClientOneSiliconPkg/PeiMmioAssignmentLib

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 18030896513
Original commit date: Wed Aug 2 15:28:24 2023 +0200
Change-Id: I9d60cde9be1da11a1edc4da9c9abbab1172ee46c
Original commit hash: 8668b0b23151b94f2662151dc00847a1fb97ae44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver2/HostBridgeConfig.h
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiMmioAssignmentLib/PeiMmioAssignmentLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: ff066415e304be2a3b320676fa1c143c59fa153e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:30 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3453_01

Hsd-es-id: N/A"
Original commit date: Wed Nov 8 20:31:16 2023 -0800
Original commit hash: 71148b82d0f46089333de12fd0303abeeb7c09c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 380c61b541a9af3af0bf09329131b49c13bf6256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:29 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3453_00

Hsd-es-id: N/A"
Original commit date: Wed Nov 8 08:31:48 2023 -0800
Original commit hash: 4c6a8a298753e7e5cb5b70cab067745050d256b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 401a9f5c0dbbd8ca426633ab8f043c417e397eed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:27 2023 +0530 
-------------------------------------------------------------------------------- 
Refactor CreateBootguardEventLogEntriesCallback error handlers

[Issue Description]
Some error paths are hitting assertions when the TPM device
stops responding.

[Resolution]
Refactored code to have exit paths for each of the expected
error paths.

TPM errors should be treated as soft errors, allowing the
platform to continue booting.

Package/Module:
PeiBootGuardEventLogLib

[Impacted Platform]
Default ALL

Hsd-es-id: 16022379528
Original commit date: Tue Nov 7 17:26:07 2023 +0800
Change-Id: Ida0ec65fefb7578f8735f5d063b5490315a56765
Original commit hash: 66e8f26f09c416f73c63a760f17d31c59d01582d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: e3c53e90213b9deba8f617fa92a08233c2948fc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:26 2023 +0530 
-------------------------------------------------------------------------------- 
Refactor CreatePolicyDataMeasurementEvent error handler

[Issue Description]
It hits assert when measure to TPM PCR[0] with event EV_POST_CODE.

[Resolution]
Refactored code to have exit path.

Package/Module: PeiBootGuardEventLogLib

[Impacted Platform]
Default ALL

Hsd-es-id: 16022379528
Original commit date: Tue Nov 7 14:45:14 2023 +0800
Change-Id: Ic4084cd36b5a32573df6bbef2e1e757242360fe9
Original commit hash: 540b03e365dca06f03cd522784eab5952e392e91

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: b9ad2c2e18e490bcb92c3689a8461cd018a45e93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:24 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-H][PO][Z0]PseudoG3 option is missing in Bios options

[Issue Description]
PseudoG3 option is missing in Bios options

[Resolution]
Add BoardIdArlHDdr5SODimmRvp to InternalUpdateRvpBoardConfig
switch statement.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
All

Hsd-es-id: 22019075545
Original commit date: Tue Nov 7 14:57:51 2023 -0800
Change-Id: I053e39c12be905f431582a9025bb8f36a3f50278
Original commit hash: 5ca17d8e7199f6292d537f254879039905990871

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: 7ff093d16508fb0909f1182e9068777d9d5c6694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:23 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O][GPIO] Display GPIOs to choose between GPP_SA/GPP_SD Group

[Feature Description]
Provide option to Bootloader to choose the Display GPIOs
between GPP_SA/GPP_SD Group

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022425835
Original commit date: Thu Oct 19 13:54:59 2023 +0530
Change-Id: Ia21cff42117a05f1837d6954feba85aba467ee69
Original commit hash: 05f71dded80dbeb9cb89af7f42fe4c08489dc2cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 2adb6c35995063b4f29bd3acdd8eda5a73874076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:21 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3452_00

Hsd-es-id: N/A"
Original commit date: Tue Nov 7 20:31:47 2023 -0800
Original commit hash: 92ef5196d8876ddba3b1ecfa736bf2d559f45712

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0e1293532f4329d8066998b95d7dfe4afd2c602f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:20 2023 +0530 
-------------------------------------------------------------------------------- 
[BR] PCIe RP YB observed when dTBT controller is enabled.

[Issue Description]
PCIe RP YB observed when BIOS knob settings are done
for dTBT controller to enumerate.

[Resolution]
PcdDTbtControllerNumber does not be updated when it's referred.
Reverted the change to instead of macro.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL/ARL ALL

Hsd-es-id: 16022467286
Original commit date: Tue Nov 7 00:29:15 2023 +0800
Change-Id: I77e1b31eadc066e46b2c4461f12e06ec87357aac
Original commit hash: a92a0f014574a357e9219cd2e38c141941650d4c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.inf

================================================================================ 
Commit: 15e600f3bedb3a1eb80736c904d6c781a321d41d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.2.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 7 19:00:58 2023 -0800
Original commit hash: 1d0c3d2dff6d05696c1a69a2257c61843fb5d9b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 698b65a82774f1a6130b9dde86b7738e75b2a8ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:17 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5 ] Flickering screen observed with Bios_v3444_00

[Feature Description]
Flickering observed after setting WAKE_ON_WR_RETRAINING.
Disable WAKE_ON_WR_RETRAINING for desktop

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019072258
Original commit date: Tue Nov 7 11:19:06 2023 +0800
Change-Id: Id88ba3e0b984dabb9daadf1092bd801a6197e891
Original commit hash: 84ec04cec92235fd68badfdb1d397c4f7574ccd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c

================================================================================ 
Commit: d2947724efeba30edcd2019ebed999d981740fa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:15 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3451_01

Hsd-es-id: N/A"
Original commit date: Mon Nov 6 21:03:51 2023 -0800
Original commit hash: e89d971324db4974a425a26bc5786a6c67f75b84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 71bfca001da11e677f4cf74c8a865bb1edf937b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS][S02] Correct RTD3 PCIE IOE clock number

[Issue Description]
System exits PS_ON/S0ix after few seconds when
D3cold is set for storage.

[Resolution]
Correct SCLK number of PXPD and PXPF so the clock
can be disabled in D3 cold.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16021314757
Original commit date: Thu Oct 19 13:16:44 2023 +0800
Change-Id: I8354df608838810e1a964e8ab9ada6942c99a91e
Original commit hash: fb6f2aa894a138a9269fada930c6ce27b3b8c917

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl

================================================================================ 
Commit: 49b308e0836965666e27b93cd89505ae8f453b0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:12 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.2.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 11:19:56 2023 +0800
Change-Id: I376a19fbd18b28b226642c862d842f46994c6f29
Original commit hash: 2b802e6b28c30169b8ea13275915b8016d65ad01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dffb39bd1e3147b0a9fe9f615f0925238621de18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.1.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 11:19:31 2023 +0800
Change-Id: Iccd77fcf466d109c4529318361ffb0298df0bf4f
Original commit hash: d5362f57bc3860fea696642760361cea5ff11ddf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e1e4b74f2780ab4ff3f302df708e15e8e89e973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] 2R 6400 CKD DIMMs Failed with DCC Downstream

[Feature Description]
When CKD is enabled, CLK feedback is showing extremely low value
on disabled clks, which the CLK feedback is invalid.
This causes DCC StepSize calculation to fail.
To resolve this, ignore CLK feedback from disabled clocks.
Add function MrcGetDdr5ClkIndex to get CKD input clks

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22018989368
Original commit date: Thu Nov 2 12:52:52 2023 +0800
Change-Id: I1599c37b8e6ad5f34af49693a500b3185fd5c8b1
Original commit hash: c18741564ec582be9ebba306be4e0df099e007b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 3edda3d6b73e1f1cbc5338150cb54fbf1c266b76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:07 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.1.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 11:19:06 2023 +0800
Change-Id: I6e44ef630cf8fda10c5e601b6ff82c47ff8667f8
Original commit hash: 4c7c48acd511210b1ee5bfd6335504140bced65c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a4371fbd755de7b6e6554943e81afb3d6c643eb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:06 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update RdDfe/Rtt/RdOdt for B0 UDIMM 2DPC 1R1R

[Feature Description]
1, RdDfe: {30, 0, -7, -5} //1R1R
2, Rtt: {60, 34, 40, 60, 48} // 2DPC 1R1R
3, RdOdt = 70

Package/Module: ClientOneSiliconPkg/Ipblock/MemoryInit/Mtl

[Impacted Platform]
MTL-S B0 DDR5 UDimm 2DPC 1R1R

Hsd-es-id: 15014585637
Original commit date: Mon Oct 30 14:28:08 2023 +0800
Change-Id: If227972faa269386f707e89b43bea34bdad3eb2b
Original commit hash: f656ca0d1d7c38df0a982d179e464a73fc4ebbbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 8d9eaaf663b6740c681319b53f8764293bfdae17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.1.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 11:18:46 2023 +0800
Change-Id: I1747205f81a873d71af00ae2664e424ee7587dbb
Original commit hash: 6013f6b883ec6bd9e806f9d913adf054eaaaa155

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ff01065be62153483c2d9e17d93c4e2662db1c0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:02 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-HX | DDR5] Memory SAGV WP0 Frequency change from 4000G4 to 3200G4

[Feature Description]
In order to improve battery life of the ARL Hx system during video
playback KPI, need to enable QCLK / NCLK from 1000 Mhz to 800 Mhz
- Update MrcGetSkuType to differentiate HX (EnumCpuHalo) from S

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
HX

Hsd-es-id: 22019026616
Original commit date: Thu Oct 26 14:46:33 2023 +0800
Change-Id: I151927059086d3f0bf2625f2215ddf1b65bf72ff
Original commit hash: 241bada7df0350abf6d03693f379f0a495c1587b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: e94351c56b7e461530a40b48310a20d0bbacb3c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:48:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.1.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 11:18:31 2023 +0800
Change-Id: I49c8a7a554c0d65b568d9885a549dee172f5380e
Original commit hash: 02be0ff14aad113dd2bbec83d2962445d7a51378

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 052c9ea40b53ab6620f8d2aa26dc185130f2519f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M | DDR5] force enable Pmic before Ckd config

[Feature Description]
Ckd config word is not accessible when Pmic is not enabled.
Pmic can be enabled by pull up VR_EN pin or
set Pmic Reg32.Vr_en bit to 1.

some boards don't have pull up VR_EN pin, thus need MRC to
set Pmic Reg32.Vr_en bit to 1.

But MRC doesn't know board ability,
thus force set Pmic Reg32.Vr_en bit to 1.

Package/Module: C1S/Ipblock/MemoryInit/Mtl.

[Impacted Platform]
DDR5 CKD

Hsd-es-id: 15014561011
Original commit date: Wed Oct 18 15:41:24 2023 +0800
Change-Id: I60ea67eaabff2159046be31deb2dfd6074667111
Original commit hash: 0bc3ace6c40daafcf9ec9bb41a2bde9c2323c0de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 75e2d184f3beaf5ec524c614c702a5cd1c18c75c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:58 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.1.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 11:16:54 2023 +0800
Change-Id: I36de4d0f9ebf0fa77e15c5ac8845dfbb79ed9528
Original commit hash: 3711cf6b933781e6a180dbf38852e56837771336

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6819f0c2d2834d319d841327a9cbf954f4411c1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.0.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 11:16:19 2023 +0800
Change-Id: Id3397aad6a0a1ce8137c1e8066b3c364c548e228
Original commit hash: 7603d249066a4fb957da890c4d7c3e9eac2ca380

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91f6465cc771c8861af03496b1f90edac40c49bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:55 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3451_00

Hsd-es-id: N/A"
Original commit date: Mon Nov 6 20:31:33 2023 -0800
Original commit hash: 91eb74b5b49daee0d2f3be6f4765012248761c31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7db1ea1d6d5b2a86526b86ba224ac3646a4513c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:54 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL H] Display is not working on HDMI port

[Issue Description]
HDMI Display is not working on DDI B port.

[Resolution]
DDC is enabled on DDI Port B.
Device type is configured to DisplayPort with HDMI/DVI Compatible.
For ARL H T3 board.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
H

Hsd-es-id: 16022460404
Original commit date: Sat Nov 4 00:14:52 2023 +0530
Change-Id: Ib9c53404552656b357b2d962de551a2c5202fd62
Original commit hash: 391a97a26c079837c250289f7afc62aacdbe5870

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT3Rvp.dsc

================================================================================ 
Commit: 8dfcaca041e0fb1a95f1a5cd36fd308438aba05b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:52 2023 +0530 
-------------------------------------------------------------------------------- 
[HLK] USB Exposed Port System Test is failing

[Issue Description]
The test case is failing with in-appropriate port mapping

[Resolution]
Correct USB port mapping.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARL Hx

Hsd-es-id: 16022443913
Original commit date: Fri Nov 3 21:18:08 2023 +0800
Change-Id: I148fe3a92f0057d97faf4f932b5aa27d204a6a88
Original commit hash: 1d9f717b12c18caa26f7464807c192618abc0ff1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSbgaErb.asl

================================================================================ 
Commit: 366a045817d32568e943d8f9c28f529d013a32b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:51 2023 +0530 
-------------------------------------------------------------------------------- 
Enhance Gfx dynamic DID to take into account memory capacity

[Feature Description]
Enhance Gfx dynamic DID to take into account memory capacity

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022440068
Original commit date: Mon Oct 23 16:50:03 2023 +0530
Change-Id: I4aa9d15a240ddb05b604d989266a2953d412f5dc
Original commit hash: e285de1161b425fc3d46379b18c5086152719a90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: fa90faa1b5f1222d5b9f834520914b4bb54dc0a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:50 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3450_00

Hsd-es-id: N/A"
Original commit date: Sun Nov 5 20:31:11 2023 -0800
Original commit hash: a37fa7b58d36d6d70e39411775fc692842125fd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f78f2bb225765158128ffd479c068a08aa21cf5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:48 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3446_00

Hsd-es-id: N/A"
Original commit date: Sat Nov 4 21:31:09 2023 -0700
Original commit hash: 7f0341a4f9d42839902a9ad6db9b8d518b7a6fa4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: eecbe8ec8f324661bdb436e7ba515e577501f083 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.12.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:08:02 2023 -0700
Change-Id: I6e3fe74ba142a64110cc270bd26f39f9be3751d8
Original commit hash: 8b9f8fdd7cf460742ba47a82ba360722977f84e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: be2edd571adf24f014328c37da8a2860dce0090a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:07:20 2023 -0700
Change-Id: I5228ab5c1b9cdfd3a5e522f3ac4be46b95113657
Original commit hash: a7cd46810a58a9a192d2fb21f4814fff4b7b7945

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f681f54d9541e5402a4b65cb2052ec1330babd75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5] Add to approve 5600 dimm ID

[Feature Description]
Add an Vendor ID to approve 5600 list

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019028146
Original commit date: Fri Oct 27 07:28:37 2023 -0700
Change-Id: Id451db911c8865d521697ceccc546d48638a0000
Original commit hash: 2daafb01bdba6244a4c5eec021b23e056aa4c9f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: 5ed26a5159d7b5b8b8b5962b1d9c3c8374163c89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:07:08 2023 -0700
Change-Id: I720cdd6d1a35530225eda10135d391f2d652d68f
Original commit hash: 52d99496e28e39d9d64620eb31475975a24d472e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 342a79f4b308e5ae109ad724af77fcf11f73a44a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:40 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] RxVref Temperature Coeff VccSa Busy Edge Case

[Feature Description]
While applying our RxVref temperature offset, we need to set VccSa
to Vboot for our temperature readout. In the case that the Pcode doesn't
support this temperature polling, we must exit the function. Otherwise,
our temperature readout will default to the SSKPD fields default value
of 0 and our offset will be inaccurate.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019052719
Original commit date: Wed Nov 1 09:01:14 2023 -0700
Change-Id: Iec89be40ef632f5fe4bb4e3cafff6cffe3b2a3d1
Original commit hash: 030338c49a3d08f0a30ec952c16368e8965aacab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f87ad128cc6c06ae1f4743c3e1e19b1908a353a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:06:16 2023 -0700
Change-Id: Id931757fd345c922f737c4f824d0979b1d2fcac8
Original commit hash: c1f2f93e24c76ce81a6d9a7478dd9a40564f3638

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b9099e0a18a55e8def8eae18d1c10b075d88caa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Enable Gear 2 for DDR5 2R configs

[Feature Description]
Remove forcing DDR5-G4 2R in MRC conditional check, so that Gear2
for DDR5 2R configs are allowed when SAGV is enabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019048759
Original commit date: Tue Oct 31 14:03:34 2023 -0700
Change-Id: I7ab4224bcc1be93e960930a2aedc9cb00f557cf8
Original commit hash: ea4e324ed48dda34491ab50003d41b6789866beb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: b5314799ec30f3a43bb0970624806b6098008665 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:06:05 2023 -0700
Change-Id: I33c7ae9047c0a4b77efceea63d3dbf6198b97473
Original commit hash: 97438f31c606b53b488b24e105896cdcca87c455

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8b78085208852224883d37cf72d9f8161dea17fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:34 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] Mix Rank Config during TrainOpt

[Issue Description]
The Channel Bit Mask was getting altered during CAC training and
cause terrible margins for mix config setups.

[Resolution]
Save the Channel Bit mask and restore it at a later point

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019042927
Original commit date: Tue Oct 31 09:21:23 2023 -0700
Change-Id: Id06e3139b65c73c4425c958e95b7aaeab3f4b1e6
Original commit hash: 787f8007fb9695984be49c3f80f5fe36a5e3cf40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 384e68b569c5c8dabafec79a1d09b30fcf1668ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:55 2023 -0700
Change-Id: Id3226f00187f1e5378655539a50d11a86370ea95
Original commit hash: 7118f82b6fd9f0d4bb691ff103ff6cecbb2d6756

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d86ddca99738ca4ff8e593f505b196d08006205 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] RxVref Temperature Coefficient Offset

[Feature Description]
In order to fix low margins on DDR5 systems, MRC must
offset RxVref based on a linear interpolation of 0:RxVrefTempCoeff
of the current temperature between 0:105c. Temperature read will
leverage the implementation used in the new refpi flow. The current
equation uses 50% rounding to round up since we have increments of 1
tick for rxvref margins.

Additional Changes:
- Removed unused call table tasks from full BIOS build to reduce code
size: MrcLateCommandTraining, MrcVccClkFFOffsetCorrection

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019048883
Original commit date: Tue Oct 31 09:55:09 2023 -0700
Change-Id: I50610eec2b90f7f7f4dad6db1a17f934aa399e18
Original commit hash: 2cc7abf42c6615752861530199ddb228fd9bd93f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 74561a632c3b2a72123e6317c07da3a679cf887e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:29 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:44 2023 -0700
Change-Id: I91ad268ac64d1076535612145c44590cb13d3ec9
Original commit hash: d330ad68e06dbc678b24d95268f516f0eef917fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa49ec1e026bb8b34f8d671906df888972b59a56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M | LPDDR5 DDR5] Move REPORT_STATUS_CODE

[Issue Description]
OEM are not able to properly convey memory failures

[Resolution]
Add REPORT_STATUS_CODE after MRC failure to allow vendors to
notify end-users any memory failure.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019017579
Original commit date: Wed Oct 25 10:38:34 2023 -0700
Change-Id: Ibce525d17e116650a0a9229a2d726957bc0bfbb9
Original commit hash: 9a5468f2afb42705711c93b65b9e49323c9e8610

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 37d41ef2f88b33fb1e0bd9aa7b9946fbfa2ac8bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:34 2023 -0700
Change-Id: I2a789e32a07672253368a392d48c62ca43296134
Original commit hash: b1ef885da61fe17feaa813b178db6216afc8851c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6a2626c43bc9f69d8b7f2843364c071e582738d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:25 2023 +0530 
-------------------------------------------------------------------------------- 
CA Parity Pattern Boot Time Optimization Revert for Desktop

[Feature Description]
Implement the requirements:
(1) MRC must use the high stress CA Parity Patter on Desktop IP based
Platforms (MTL-S, ARL-S, ARL-Hx).
(2) MRC must use the high stress CA Parity Patter on OC enabled configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019005545
Original commit date: Fri Oct 20 09:57:22 2023 -0700
Change-Id: I54900ef9212b29063d2cc4f1210a5e5314f6d4ba
Original commit hash: 82b37dee5ce62b1c8272191f11a3c68e27a473a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 355ae5bbbd115c75f545a5411ac8d0fc9591ca21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:24 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:23 2023 -0700
Change-Id: Ie7738b58dd9754922132f08e9b642d87ab4f6513
Original commit hash: 080161009cf8979293d0f69306ea47793257e8b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a2dfe51f107d361125c1dd60153d073e11c0a38c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:22 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] CA Parity Pattern Boot Time Optimization

[Feature Description]
Optimizations included:
1.) CA Parity Point test VA pattern rotations reduced to no rotations

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018714178
Original commit date: Mon Apr 24 20:33:00 2023 -0700
Change-Id: Id20992cf8d15d8aaaa783804b1f14a2bd297d727
Original commit hash: 9987a13ee717a2726815c814aaa73a4a59e07d28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: b479d2e3582a7997869b340a0927670e8da4ec7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:13 2023 -0700
Change-Id: I48803cb8465f7980bef055e88fbd955ad4362e73
Original commit hash: deb8ae7169a346ee474384bdd064422854360a7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2229cf381f1c0a806a630900a7231ff64770a79f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:19 2023 +0530 
-------------------------------------------------------------------------------- 
CR Access Boot Time Optimizations

[Feature Description]
Reduce MRC boot time by optimizing for reduced CR accesses
(register reads & writes).
1. Check if VTT ODT mode is enabled before processing the GetSet side
effect for GsmIocForceOdtOn and GsmIocForceOdtOnWithoutDrvEn
2. Clear the DDRCRDATACONTROL0 volatile mask to reduce unnecessary CR
read and merge-back
3. Cache CADB register values written in Cadb20LfsrSeed,
Cadb20UniseqCfg, and Cadb20ProgramPatGen

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P,M

Hsd-es-id: 22018809605
Original commit date: Mon Sep 4 10:41:46 2023 -0700
Change-Id: I1d4d26e9787dc285819b11c811b2f83bf46e1404
Original commit hash: 327750b3dd619ecd7af06e54c8d1e131b8d3fa44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h

================================================================================ 
Commit: fe4044c0d58c0861586c23aecb10fe5043a7f4e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:04:55 2023 -0700
Change-Id: Ia02fb27ab849a12cf7d1bc03867c7c64753860ea
Original commit hash: 8fa383d4d412f51b145ca2a2d1cd5264485a25d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 772ec32229eeb5053dff746471a3564f183e6d99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:16 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Disabling 5600 G4 and enabling 5200 G2 as GV2 point

[Feature Description]
DDR5 SAGV tuning is needed to meet performance requirements. GV2 point
will be changed from 5600 G4 to 5200 G2.

1. Added SAGV settings entry.
2. Updated unit tests.
3. Updated MrcGetNextSupportedFreq to handle receiving a frequency value
less than the last supported frequency bin value.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 14020350654
Original commit date: Mon Sep 18 08:10:57 2023 -0700
Change-Id: I70328b826b234f49830624ddf3537533c3c150ce
Original commit hash: 01428988901ea774758adbce8156f1f149e62ea4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 63dcd2e64cd49a0b4c4698ad824dfff43deac3b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:15 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:04:45 2023 -0700
Change-Id: I7961d9004e1ed33627b587a85e4bf974f8732ac8
Original commit hash: 512bb9b1e4f2b3367e6a9ba3db4f4a6509d1b244

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 828393700510751aeba7c2b7cf8365c7a7afa7b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Remove DR TAT Safe Bit

[Feature Description]
McSafeMode[5] (Different Rank TAT Safe Mode) needs to set to 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018817396
Original commit date: Thu Sep 7 14:21:42 2023 -0700
Change-Id: I28b80ef540c1de72fb80f7c8b713eaf065f2e46f
Original commit hash: bf032486181e6d872609dde74614ae434d31f824

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8698b5759dca2965374d4b925cae3199bfb59201 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:12 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:04:06 2023 -0700
Change-Id: I8e9f131498639bdbfa34d055d7f2752962ae42b4
Original commit hash: ece0d42d1e271190701e347061137e26c5b55ade

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 18bfba534b3d718a90d9c18b4394346a84b87626 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:11 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3445_00

Hsd-es-id: N/A"
Original commit date: Fri Nov 3 21:31:13 2023 -0700
Original commit hash: e690dbe540c9938dd0c2b332f9a6465b7efa190d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 68a96a58c1b99be097a238adfc56485f9c1f4c05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:09 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][GPIO] Assign correct GPIO pin to SATA Led blink.

[Issue Description]
SATA Led blink is assigned to wrong GPIO pin.

[Resolution]
Assigned proper GPIO pin to SATA Led blink.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 15014615981
Original commit date: Fri Nov 3 03:18:04 2023 -0700
Change-Id: If27718700026f627d02cdcc171678f2a7a4b9274
Original commit hash: 96817e794b640993d47d2809d750dff59db04e1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c

================================================================================ 
Commit: 413d7b0422e37d48e2e652d94c3dd438187b2bed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:08 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3444_01

Hsd-es-id: N/A"
Original commit date: Thu Nov 2 21:31:26 2023 -0700
Original commit hash: ce20e2e4cf570fd36f03fd44ba53bf978e2a7c04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0791fa91bb2655017eb508d69fbf2f1723033ab0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:06 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3444_00

Hsd-es-id: N/A"
Original commit date: Thu Nov 2 04:31:43 2023 +0000
Original commit hash: 84a4cb69551467731caa1c9bacbb102f77365a35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 482e753632bf878fb6c452f5d5c8d750bf4dfcb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:05 2023 +0530 
-------------------------------------------------------------------------------- 
DTBT FW Capsule Update fail on scanning DTBT PCIE base address

[Issue Description]
BIOS fail to update BR FW due to it cannot correctly identify whether
there's a USB4 device on the RP number which provided by the capsule
file.

[Resolution]
1. Change the method of identifying whether it is USB4 Devices to
compare with the data in DtbtConfig
2. Remove TbtNvmDrvWaitForTxResponse in TbtNvmDrvInitiateTx, it causes
the failure of sending AUTH command.

Package/Module:
TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib

[Impacted Platform]
ALL.

Hsd-es-id: 15014581341
Original commit date: Mon Sep 4 12:12:07 2023 +0800
Change-Id: If8574a86401a07ae5a5b92734890c9fac7d581ad
Original commit hash: 25567bdb3f5ce58a0758fd72e1042e69931a5606

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerNvm.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/ArlH/SkuIdArlHDdr5SODimmAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.inf
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: c23826400e0cf0fc27b399b3ca8915c227450c65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update bus number and segment number of XHCI controller

[Issue Description]
BusNumber of XHCI controller in MTLS is different from MTLP. Hence
XHCI controller is not coming as secure device in SDEV ACPI table

[Resolution]
Updated BusNumber and SegmentNumber for MTLS

Package/Module: VtioFeaturePkg

[Impacted Platform]
S

Hsd-es-id: 15014563919
Original commit date: Tue Oct 24 16:08:57 2023 -0700
Change-Id: Id54e50d3f43612d4c7801b9d1df3e1f800338485
Original commit hash: 99f33ed56d6d804440b12b4ffaddbf9309adb575

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/VtioDxe/VtioDxe.c
Features/Security/VtioFeaturePkg/VtioDxe/VtioDxe.inf

================================================================================ 
Commit: b448e80fc6766863b1ed33a6977988e8d3db7cbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add MarginLimitCheck UPD into Partial HeaderList

[Issue Description]
RMC and MarginLimitCheck UPDs are enabled by default to
enable fast and cold reboot trainings which results in
increase of boot time on chrome platforms(~60ms)

[Resolution]
Add MarginLimitCheck to PartialHeader list to disable
it from coreboot.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16022154520
Original commit date: Mon Oct 9 11:34:14 2023 +0530
Change-Id: Ia9dcf1cd8e644aea7473a1f009599856327f8596
Original commit hash: 9749987ce8df05d4be982dc45c97e14fd6cef148

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: fa57ad8f12d54234473febd738b7e7eaacc2a104 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:47:00 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3442_00

Hsd-es-id: N/A"
Original commit date: Tue Oct 31 21:31:34 2023 -0700
Original commit hash: 4e88a51ed9db732b307b18a61c662b5d1cbccceb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 19e8670b4ab62cbbcfeb34847b713216bf7cb54a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:59 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][GPIO] TPM GPIO IRQ not assigned

[Issue Description]
IRQ of TPM from device manager and "TPM Interrupt Number: xxx"
string is not printing in debug log before/after dTPM clear

[Resolution]
Set VpdPcdTpm2IntGpio

Package/Module: MeteorLakeBoards

[Impacted Platform]
S

Hsd-es-id: 16022033108
Original commit date: Thu Oct 26 16:30:18 2023 -0700
Change-Id: Id1f74eb7fef63ce9d89ad398311dde461c49f716
Original commit hash: 3a31d0e23ad16193026e4af41c41d135e20be2da

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 03c7cebb5061249d06ff7de7418b096761fe8ca4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:57 2023 +0530 
-------------------------------------------------------------------------------- 
TBT3 BP getting lost in file explorer if left idle for sometime in S0

[Issue Description]
TBT3 BP device is getting lost in file explorer,
but controller is present in device manager
after around 2mins of hotplug in S0.

[Resolution]
When iTBT and dTBT both are enabled, iTBT will disable switch CM mode.
It cause CM mode for iTBT always running default CM mode.
Correct to current CM mode for iTBT.

Package/Module:
ClientOneSiliconPkg
MeteorLakeBoardPkg

[Impacted Platform]
MTL/ARL ALL

Hsd-es-id: 16022141774 16022140432
Original commit date: Fri Oct 27 17:56:56 2023 +0800
Change-Id: Ib55d71b518e6b65499b6bbf88320e555844e2fa8
Original commit hash: d16aff5a297bba9d07b5e9f2248a461287f9cbac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 16867c64ad4028e732228767014fde2f4422adbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:56 2023 +0530 
-------------------------------------------------------------------------------- 
BoardPkg: Return 0 from _S0W for integrated PCIe root ports

[Feature Description]
Return 0 from _S0W for integrated PCIe root ports, when we expect end
point device to enter into D3Hot.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
H

Hsd-es-id: 16022393840
Original commit date: Fri Oct 27 15:19:01 2023 +0530
Change-Id: I37118971fc8ba0bba2dc2c9cb58d0dc1882694fe
Original commit hash: 3aa71649f87ef159c340aa814832147ecaf27b99

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpSsdStorageRtd3Hook.asl

================================================================================ 
Commit: e097c3f95d4c2a47e572d7cc3aec34232b2fbc82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:54 2023 +0530 
-------------------------------------------------------------------------------- 
Invalid TCSS xHCI programming

[Issue Description]
There's an invalid programming of PWRSCH_IT_IN_LTR in TCSS xHCI
controller which results in being unable to read NDE value.
BWG confirms this bit shouldn't be set for TCSS xHCI.

[Resolution]
Add condition to not program this bit for TCSS xHCI

Package/Module:
ClientOneSiliconPkg/IpBlock/Usb/.../PeiUsbHostControllerInitLib

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18034597790
Original commit date: Thu Oct 26 18:25:58 2023 +0200
Change-Id: I4a70b7f403ca71fd1c6d50e9233cbc80f0bad399
Original commit hash: 84e1ddf60086af26fe6e55ba55ed0afa3fa33f2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 40d26f700b6f4a2d1ec295fdf679e8aadf6d0cbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.10.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:52:40 2023 -0700
Change-Id: I143678d56dbc75b506639ef6fda76928bc5c17f0
Original commit hash: 3f38950cad2c14d2182e8f0fc4e14c0e291e4bc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82cba1f5abc0a07098688a862f5dbc06cda9d9af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:51:54 2023 -0700
Change-Id: I59047a848ddbc554c7d2bb69007716fd640eb423
Original commit hash: ee2025c4ca29655cc59eac3fe0ba2fbb80aaa34a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af9cf161c5e0070d9afbe90dc5d17c7172228b18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] - Limit DIMMOdt DQS park range to 48 ohms for 2R DDR5

[Feature Description]
In DIMM ODT Power Training limit range to 48ohms in ODT Park values
for DDR5 2R.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019003340
Original commit date: Fri Oct 20 19:33:22 2023 -0700
Change-Id: Ibc92c128c4919e4e357ea24fe020fb1264f7641b
Original commit hash: 0553e55516f29791347484f1f13ab3ea05187691

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: ffe7d96668e8f82bbe74cb8616fde81eca4eab0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:49 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:51:36 2023 -0700
Change-Id: I2a3ce502a5bbfc865eb928db5d5d4a68df7bfeb0
Original commit hash: 8fddbbe0c4bf633b8ec8673afef556916a85bcee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 535674fd911aa1e1951927c6073b4f4e5a7e8df4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:48 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "CR Access Boot Time Optimizations"

This reverts commit c35eea7d85c8b50b1a895f8da2dc2570a2285be7.

(cherry picked from commit 2668071f0551cd2ebbb4e80c283463ade854c37c)

Fri Oct 27 12:15:26 2023 -0700
Original commit date: Fri Oct 27 12:15:26 2023 -0700
Original commit hash: 0f8368b365933f15273b637f1ba08b21d58df5b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h

================================================================================ 
Commit: ac288ab8f69f44231f4d3d64cbae34866eff428f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:50:33 2023 -0700
Change-Id: Ib646647f79702bc027aaf1c399dd4df98cf48bb4
Original commit hash: 91529966c73570be80d2a1d40891f6206ae5e7bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a231291529a314e1859bf7a621b987aec6a67eb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:44 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL-P MTL-M MTL-S | DDR5 LP5] CA Parity Pattern Boot Time Optimization"

This reverts commit 4efb97ef2c4a66f4102a2ccce5d82de8dc34c196.

(cherry picked from commit fe28f5dd29291e967711cf1d995ac2ae7213d2de)

Fri Oct 27 12:14:45 2023 -0700
Original commit date: Fri Oct 27 12:14:45 2023 -0700
Original commit hash: d07e89a533f3d0b144cb2b91c2ec09be422ffc62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 0e7a8a5ba4b521eacbe176bab9aaab16122d5eb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:50:00 2023 -0700
Change-Id: I38c4cb8530bb8a7891fdfc4226fbf016816bb028
Original commit hash: 19dd5b5c461839456e452e1adbfae29276b7c0d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 238e983bfba4a56003d2c1e1b9894f5a0d88d5eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:40 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "CA Parity Pattern Boot Time Optimization Revert for Desktop"

This reverts commit 539dfc60abaf75ed57fd99dd1bdc200593a65668.

(cherry picked from commit 87ff46c870c42930879491a53c2feaa3c6e3b559)

Fri Oct 27 12:14:07 2023 -0700
Original commit date: Fri Oct 27 12:14:07 2023 -0700
Original commit hash: 136c8350c32c14703023f31fc2f77f42066be987

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4ea6e2a6715857c5b461a99db81c212483bdd032 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:49:17 2023 -0700
Change-Id: Id5618934ade7e39505d9db06e75f24f05abb4d02
Original commit hash: 45a103a7471766795f3981a3637350a9db0e3c43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7896ecd896e39460216e882cfa327072d54c2e5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.8.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 08:01:53 2023 +0800
Change-Id: I8f43c06308a61da39e06af2677da8a222ff9e37f
Original commit hash: 3dc07aa7bf8b8f4a1422b79947ebd2c8db89792c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 27066938df9fc7bb664325013951caa32b038b7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:36 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 08:01:22 2023 +0800
Change-Id: I9335fe3f18112b4307031e79731f0171221ab4de
Original commit hash: d90a61fd9a06a1ffdd6ac3cd7111b04a0755f789

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 95a5ff1e3e2705301668d51264ada55371a7d902 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:35 2023 +0530 
-------------------------------------------------------------------------------- 
CA Parity Pattern Boot Time Optimization Revert for Desktop

[Feature Description]
Implement the requirements:
(1) MRC must use the high stress CA Parity Patter on Desktop IP based
Platforms (MTL-S, ARL-S, ARL-Hx).
(2) MRC must use the high stress CA Parity Patter on OC enabled configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019005545
Original commit date: Fri Oct 20 09:57:22 2023 -0700
Change-Id: I54900ef9212b29063d2cc4f1210a5e5314f6d4ba
Original commit hash: 1f1c48324484dbee2bf92f25bd589996998b6dd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 22cef104e9f65cd728a9fc3f540dd75a510e8b8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:34 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 08:00:58 2023 +0800
Change-Id: I4268daa2fbc6fc0837553b558c8170180160cd8e
Original commit hash: e2cec2e33daba5c9855605346957156a1d6265c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 519a5aea0f3b70f06b21c8dd4a7195ce474f3f6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:32 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] CA Parity Pattern Boot Time Optimization

[Feature Description]
Optimizations included:
1.) CA Parity Point test VA pattern rotations reduced to no rotations

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018714178
Original commit date: Mon Apr 24 20:33:00 2023 -0700
Change-Id: Id20992cf8d15d8aaaa783804b1f14a2bd297d727
Original commit hash: 161419d9c1a7b35a3e3536b4c6672d476c75f149

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 5bd2b331dedbc8e859276975ebcd91a537b09e42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:31 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:01:02 2023 +0800
Change-Id: Ie83f8d5b08488fa1c7392029b8fc490b1c286b54
Original commit hash: 7bf969131be260859affe89435c4807e4acd28bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9e5f5ed3c8efcead1ba051168b77f621933130f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 ] Fix High Deviation on RMT B2B

[Feature Description]
1, Changed VrefDqCalibrationValue(MR10) for 2SPC 0R1R and 0R2R config
2, DIMM Rtt Value changed:
Data:
{ 60, 0, 40, 40, 80 } // 2DPC 0R1R
{ 120, 0, 0, 80, 60 } // 2DPC 0R2R
CCC:
{{ 0, 0, 480 },{ 40, 40, 40 }} // 2DPC 0R1R
{{ 0, 0, 0 },{ 80, 40, 40 }} // 2DPC 0R2R
3, Rx DFE Initial Value changed
{ 50, 9, -2, 0} // 2DPC 0R1R
{ 50, 9, -2, 0} // 2DPC 0R2R
{ 0, 3, 0, 0} // 2DPC 2R2R
4, ARL-HX 1DPC RVP default rank is mapped to R2 and R3.
Since DFE for 2SPC 0R1R and 0R2R is changed,
therefore MRC is fixed to pick the correct DFE value for 1DPC RVP.
5, ODT Matrix is disabled for 2SPC 0R2R for all the vendors.
6, RComp Value for CA Ron and CS Ron Changed for 2SPC 0R1R and 0R2R.

Package/Module: ClientOneSiliconPkg/Ipblock/MemoryInit/Mtl

[Impacted Platform]
S DDR5

Hsd-es-id: 22018956756
Original commit date: Wed Oct 11 12:41:18 2023 +0800
Change-Id: Id3315f0aa77fe3da8e28b30718e06903f257a67b
Original commit hash: c16b4f4a0e078ce76c6d3f791f161f6d54f65775

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 71d96ec64b0472588a2f1076a512c22068e5b46f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:00:46 2023 +0800
Change-Id: Icd81c83ab1a5aeff1a4585dfba8e00dfd4ff523d
Original commit hash: 90eb50d2cec7807b7aebf18c26a246efe16299b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ac69e9c1a51027a0421cea963aa30c3bc619bcdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:27 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Enhance freq 8400

[Feature Description]
Need stablish freq 8400 with Minibios.
Change RcompTagret a little to remove saturation.
Enable CMDVC for OC.
Fix a DEBUG output for CMDVC.
Change StepSize to 1 for CmdT and CmdV.
Change initial Odt DqDelay and DqsDelay using old formula
as new formula doesn't work for Gear2 at high freq. This
change will be reverted after designers give a workable
formula.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S OC.

Hsd-es-id: 15014373926
Original commit date: Thu Sep 28 14:54:51 2023 +0800
Change-Id: I73835df79501597da677b4678ee4fe0f84416474
Original commit hash: 287f5afd2249358890aa2742e8de417671279b99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c1e37659650018874af3242c89a006002221fb1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:25 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:00:25 2023 +0800
Change-Id: I3e6b66b2584f9995909e926c30d140f31dc63a45
Original commit hash: 81dad5984bf32df5141564103973b8dcdcadb9c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3adae3a61e6861b85d79d50db7f2a19b6eb68d3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] DMB RMF use the same DIMM voltages for 2 points

[Feature Description]
On MTL-S OC, phy and dimm need use the same level of voltage.
At phy side, due to vccvdd2 config limitation, mrc need
use the same voltage for 2 sagv points when DMB or RMF is enabled.
Otherwise, sagv 0 might hit training failure.

When DMB or RMF is enabled, call MrcGetSagvConfig to get FreqMax
for STD_PROFILE.

When DMB failover happens, set FreqMax to 4000.

This change applied to both DMB and RMF features.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S OC.

Hsd-es-id: 15014373815
Original commit date: Mon Sep 25 16:44:49 2023 +0800
Change-Id: I262a6662539b6814acf7af381bfda237cf08e43f
Original commit hash: 3ecdd762fc4d51762d5a1487054c631aeab074f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 0f986c11f516695ce8b1eb54f96ccfa48f660bb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:00:05 2023 +0800
Change-Id: Ib42142b271a74c6b839a2010695a6ce8783aba43
Original commit hash: 301b68b487b8cfae549ecaf1dd92a15db53f42ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a24b14f563e993fc5be4705dcb71cf1432ff6039 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:59:50 2023 +0800
Change-Id: Ib382ca093d41781247af361e3e7c4dad94239e8e
Original commit hash: 20f23555c6e49c306310819f1f91fdc236b1274f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d01d98533a4fbadc99f2007da6f02aeca123612 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:20 2023 +0530 
-------------------------------------------------------------------------------- 
Disable changing VrefCS with VrefCA on OC profile

[Feature Description]
CsVref and CaVref are adjusted at the same time to keep them from
shifting relative to each other during CMDVC, but with OC speeds
(8400 MT/s) this significantly decreases system stability. For OC
profile, the value of CsVref should not be changed with CaVref.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14020452539
Original commit date: Wed Sep 27 19:54:37 2023 -0700
Change-Id: Ifedf921bd713ee354c1da8e69928939584b1e198
Original commit hash: 22caa04df449528e8f96a596c37e794bf3602cdc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 25149356cc1aafd130adf0885ed43b249d807eb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:58:39 2023 +0800
Change-Id: Ib5fddf421b8cc2cebd74b6eddcb30dbba02be0aa
Original commit hash: 290bc9a3c0495165ca2985bcca25cff14e5e82be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d2f9522fbf1c10e4982fa19d12e4c6dcf16a63aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:17 2023 +0530 
-------------------------------------------------------------------------------- 
Add check for the support of new fields in XMP1.2 version

[Issue Description]
Some XMP memory SPD data doesn't support XMP1.2 version well.
XMP1.2 version adds some new fields in XMP section. However,
field values are incorrect.

[Resolution]
Add Inputs->IsXMP3Revision12Supported, which can be set if the SPD
data can support the new fields.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14020344362
Original commit date: Wed Sep 20 17:29:52 2023 -0700
Change-Id: I6f462d7e577e0f3d6963fd85fb2c8efd1035047f
Original commit hash: 7529ff567ff218c2a250990f7166437417cf961b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 27b0d5d036e1c963e99f389a8ce4b741939f13a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:16 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:58:13 2023 +0800
Change-Id: Ifa23ce225d4ad93831c5d6c3ca18c3e315e38101
Original commit hash: fcd6625e3b6d5d9b6a5ba48733de53532d1f19ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cd3ac9fe3b44d00d30edde6742a3c8d63cf1660a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:14 2023 +0530 
-------------------------------------------------------------------------------- 
CR Access Boot Time Optimizations

[Feature Description]
Reduce MRC boot time by optimizing for reduced CR accesses
(register reads & writes).
1. Check if VTT ODT mode is enabled before processing the GetSet side
effect for GsmIocForceOdtOn and GsmIocForceOdtOnWithoutDrvEn
2. Clear the DDRCRDATACONTROL0 volatile mask to reduce unnecessary CR
read and merge-back
3. Cache CADB register values written in Cadb20LfsrSeed,
Cadb20UniseqCfg, and Cadb20ProgramPatGen

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P,M

Hsd-es-id: 22018809605
Original commit date: Mon Sep 4 10:41:46 2023 -0700
Change-Id: I1d4d26e9787dc285819b11c811b2f83bf46e1404
Original commit hash: 0677f426bff84f016c8859638c99515e1ba5503f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h

================================================================================ 
Commit: 2afc1f358e90c1071cc7ade30f22c060252af944 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:12 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:55:58 2023 +0800
Change-Id: Ib119b20ef4d222eced2a206bc8c83d190dd5499c
Original commit hash: ed64f8d6030a31715d77eaeda5b02dfe8bc21fbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9800d8e4207ef60b0b32dc9fb6a9bce010e629d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:11 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] VDD2 CKE power reporting zero on DDR5 setup

[Feature Description]
To fix the DDR5 Pmeter reporting issue; will need an MRC to program
the following scalars for 1R; 2R and Mixed mode DDR config

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018921827
Original commit date: Tue Sep 5 15:24:23 2023 -0700
Change-Id: I2e6a2eb430f49e442f76cb07682af7ecb9b10e4e
Original commit hash: 8f3ed909e3c6cccc72c95fbcabbabcf058bfc61b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosserPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 194c9fdd8a18f09433268f3865ab1fe2408c220b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:54:59 2023 +0800
Change-Id: I9e74136700d6e5078a44f129559876a328fe5607
Original commit hash: 210560aa97a479f0acb2a993bfa7c9a6f3298c9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b6f394b3584655f3e7f9e9c7c24f9ad7a9187400 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:08 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] WrRd TAT Formula Adjustment

[Issue Description]
Minor bug for the DDR5 tWrRd TAT formula where the picosecond delay
was never converted to PI ticks before being added to the PI tick
portion of the equation

[Resolution]
Channel flight time is now converted to PI ticks from picoseconds
when used in the PI tick equation.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P,S

Hsd-es-id: 22018790128
Original commit date: Thu Aug 31 08:25:34 2023 -0700
Change-Id: Id9ec0f3ad1ba2d054146e3b858ee95c28a2f7353
Original commit hash: 9adae2bf48272ddda1ccdbd702f3fb389a42c4e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: c3e6a8277b1cf721a2e3fd3b4573adc171664ca4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:07 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:53:30 2023 +0800
Change-Id: Id78e8a47e5339295f63fbf728999feac6406c851
Original commit hash: 94409abce9fd3361c800a26ee63db87f8b0a31fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e88122e31a873e3118e4b7f011c9fbebe5dc4644 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP] MC static defaults need update

[Feature Description]
Update MC static default register values

Package/Module:
Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018555044
Original commit date: Wed Jul 19 13:43:08 2023 -0700
Change-Id: Ibc6f36260a8942179b363f9a908109ad42b5e888
Original commit hash: bb190de6446d0a448bf697e2b5553b5b0330bef9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 8ed0c0d382dc17e79b3199e39ebc90121e9f0013 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:52:28 2023 +0800
Change-Id: Iaf1af264d5cb2c24854baeb1f2fc80f9599ee711
Original commit hash: ca0e6f8ca63479370b038e03c737860ff5a5e4a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bb8421c53453380adbcdd5f3300b38eb57f24099 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | LP5] CKE_ON toggle for WCK Always_on mode when changing frequency

[Issue Description]
When changing frequency during WCK Always on mode, the MC is not
notified when the QCLK is relocked and needs to trigger a resync of WCK.
This will result in WCK possibly becoming out of sync.

[Resolution]
Added a wrapper to check for WCK always on, then toggle CKE off before
frequency switches, and then back on once the frequency switch is
complete.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/

[Impacted Platform]
M

Hsd-es-id: 22018591516
Original commit date: Thu Aug 10 14:49:14 2023 -0700
Change-Id: Ic99978ddb010c9f9fdf4895a28e7402bcaa28a8a
Original commit hash: d0a4914c30a3bc4cb35c1fdaee0df21ed168a014

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 4a2db2f3664017f4e0391a8954962957a7d6b41e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:46:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:51:45 2023 +0800
Change-Id: I63df40a1e66e1e05516e45f46b7077f2f0a54d1a
Original commit hash: 0f473a93349a23d4a8f6d64e6ebcd345911ac560

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 07924c60275a281cbc15f43b20afe0253d42fa18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:59 2023 +0530 
-------------------------------------------------------------------------------- 
VGA Display in Pre Memory Phase

[Feature Description]
when the IGFX enabled and when the OEM want to use
VGA Display in Pre Memory Phase, VgaInitControl Policy will be used

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022363525
Original commit date: Thu Oct 26 16:32:16 2023 +0530
Change-Id: I95a189e70d1b864f4132a016fc17b951fad29eee
Original commit hash: 5e6779f8cf2f852ea9c91205a0fd9c0a47d03f78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Include/Ppi/GraphicsPlatformPolicyPpi.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 7116a01743197820ba399187d2c37ae18c50e77d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:58 2023 +0530 
-------------------------------------------------------------------------------- 
Method used is coming as "null string"

[Issue Description]
Method used is coming as "null string"

[Resolution]
Updated string as "Clear with "00""

Package/Module: PlatformErase

[Impacted Platform]
MTL

Hsd-es-id: 16022289391
Original commit date: Thu Oct 26 12:29:02 2023 +0530
Change-Id: I6c86be2621b505cd2cb2a6c606e264c14d9bdcee
Original commit hash: d16ddb3545440aac5d60f4b62fac2fbd65cbc443

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Documentation.c

================================================================================ 
Commit: a6151b8b8e65e221bc4a982e3294284beedff2a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-H] Hardware Security Testability Interface Test item fail

[Feature Description]
Update HSTI BIOS Region Flash Read Access code to accommodate
all permission values

Package/Module: PlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 13011321518
Original commit date: Fri Oct 20 02:46:23 2023 -0700
Change-Id: I5c71b70447929a42b88f16cb71f8b68179cc9f49
Original commit hash: f18f25c056f348649f1c8401fa9060ce7a4e1c4b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c

================================================================================ 
Commit: a091bed81195f184a5755090434c50e1ad72048b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:55 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3441_00

Hsd-es-id: N/A"
Original commit date: Mon Oct 30 21:31:12 2023 -0700
Original commit hash: f79ebb45ff850cab1a09107581f2db0f382a121c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d682dee4bc4edaca3f7a776fa4e54eda8b8d35a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:53 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3440_00

Hsd-es-id: N/A"
Original commit date: Sun Oct 29 21:31:08 2023 -0700
Original commit hash: e99eaa1495657f826677a5c0a46f4be914546f5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d07ef2b46a500f62192260243d2764fc5165d14f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:52 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3436_00

Hsd-es-id: N/A"
Original commit date: Sat Oct 28 21:31:31 2023 -0700
Original commit hash: 8fb0a62833b1349c17768e33251ae3ca6c6ad041

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e569363d654aec5c53ef78bb7bf152a2c7db1452 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:50 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3435_00

Hsd-es-id: N/A"
Original commit date: Fri Oct 27 21:31:09 2023 -0700
Original commit hash: 2e93ad3c16928fcb791a96239e4637c5323e5e82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 94b800a28de61c6d3ffd0b18330aeab7e8f733ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:49 2023 +0530 
-------------------------------------------------------------------------------- 
Fix for SCT errors

[Issue Description]
SCT utility reports errors with PciIo protocol instances.

[Resolution]
Aligned hidden device PciIo implementation with UEFI specification.

Package/Module: ClientOneSiliconPkg/PciIoLib

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18034551579
Original commit date: Wed Oct 25 10:30:41 2023 +0200
Change-Id: Ibeedcedd18f24291815e3a926677fab2964ed3a8
Original commit hash: 999a0af7fccde721b14039bd99dd5052dff15fea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoHiddenDevice.c

================================================================================ 
Commit: a1d8e68092a6fa70ca825388242f454b6f7037f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:48 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3434_00

Hsd-es-id: N/A"
Original commit date: Thu Oct 26 21:31:40 2023 -0700
Original commit hash: 2fa78f409dfa59544d17f6e3d97271b315859812

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c7c75719dc99dcc6f4b93b6cec02195fee09a068 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Resigning the BIOS is failing during prep ibbsign

[Issue Description] or [Feature Description]
BIOS Resign is failing with prep ibbsign

[Resolution]
Created PostIbbDigest before clean fit

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16022341482
Original commit date: Wed Oct 25 12:40:05 2023 +0530
Change-Id: I91a1e0b27a7106d24a917ba3096612ddfa742d83
Original commit hash: 73dda79317419363be8dd74887bfb47fd7917482

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 4c2f29dacf4d716278301d2e12a656dde732bc9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:45 2023 +0530 
-------------------------------------------------------------------------------- 
Fail to read retimer version on specific platform

[Issue Description]
This issue only happened with release BIOS.
There are 2 retimer flash part shared between TCSS 2 &3
LSx/AUX. One is facing the SOC and another is facing the connector.
The current flow of reading retimer version is read the one which
faced SOC first, then read the other one which faced connector.
But in release BIOS, it will fail to read the retimer version
that faced the connector on specific platform.

[Resolution]
Change the flow to let BIOS read the retimer version which faced the
connector first.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL.

Hsd-es-id: 14020641921
Original commit date: Wed Oct 25 10:52:01 2023 +0800
Change-Id: Ia4cd606523a2845c46f6d97dd427497ea24e49a7
Original commit hash: 9d30e3bc217aa244e701752a7f366d65cea2aed7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc

================================================================================ 
Commit: da48d3b883f67e2270757e2afca193db16650d11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:44 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3433_01

Hsd-es-id: N/A"
Original commit date: Wed Oct 25 21:31:10 2023 -0700
Original commit hash: 2b55da38b3f0394afcb97bef08d3a400a56a3483

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 604719aa1c43bad11dbb25cd48d7cfbda57c3ed0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:42 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3433_00

Hsd-es-id: N/A"
Original commit date: Wed Oct 25 16:41:52 2023 -0700
Original commit hash: 0d36fec2694830e0a89b9fcff3c5ccf1c8afac87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 33f936fd96017a49cc3ec0a212ca6c85c945b603 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:41 2023 +0530 
-------------------------------------------------------------------------------- 
Disabling Process Vmax Limit From BIOS Causes Boot-Loop

[Issue Description]
Disabling Process Vmax Limit in OC setup causes boot loop
due to warm reset triggered by OC code.

[Resolution]
Fix the condition check that modifies Vmax Limit setting and
issuing of warm reset.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 22019022155
Original commit date: Wed Oct 25 14:44:47 2023 -0700
Change-Id: I35c297292534b103ab26f7849859e7fdb763308e
Original commit hash: 9caf1922b7020ff397ada88c93844920ae886f37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 65aef7a89ab55b9572a58563ee52ec376e651482 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:39 2023 +0530 
-------------------------------------------------------------------------------- 
Fix for GCC boot issue

[Issue Description]
[ARL-S]: SUT is hung at PC10A7 while booting to BIOS/OS with GCC/API
GCC Release and Debug BIOS.

[Resolution]
Corrected function prototype which is executed on all the cores.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 16022287340
Original commit date: Tue Oct 24 17:03:15 2023 -0700
Change-Id: I4e91f4926e0829aec8fe462ab9240dac73692eb1
Original commit hash: 73f317497b08366baa27e888d50b6a594495e23e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c

================================================================================ 
Commit: 9af3e419cdeed430907acd99bf8bb2a26f17c4a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.6.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Oct 25 08:18:13 2023 -0700
Original commit hash: 238052394b656868be965e05a7a810ce35f14c66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6dfcc63b6030fc87829c8e118047262f072f4cef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:37 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] Support new Segments and SKUs

[Feature Description]
Support new Segments and SKUs

Package/Module:
ClientOneSiliconPkg/Fru
ClientOneSiliconPkg/IpBlock
MeteorLakeBoardPkg/Acpi
MeteorLakeBoardPkg/Features
MeteorLakeBoardPkg/Library
MeteorLakeBoardPkg/MeteorLakeBoards
MeteorLakeBoardPkg/SmbiosPlatformInfo
MeteorLakePlatSamplePkg/Library

[Impacted Platform]
ARL-H, ARL-U

Hsd-es-id: 15014444797
Original commit date: Wed Oct 11 00:30:17 2023 +0800
Change-Id: Ib6be4a0cf43d737cd6ca99298f44bb8e006f02fc
Original commit hash: 0539a1020cfb0abc5f9107535a8d93b9bf946939

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LpcB.asl
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformCbntSvnCheckHookLib/PlatformCbntSvnCheckHookLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 38cf39db32e957a715e16aed7d6a83005f4e40a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:35 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][GPIO] Configure TouchPad INT

[Issue Description]
Touch Pad not working after S4 observing I2C HID YB.

[Resolution]
Pad Ownership value is set incorrectly, it should configure with
value 1.

Package/Module: BoardPkg

[Impacted Platform]
S

Hsd-es-id: 16022303287
Original commit date: Wed Oct 25 14:19:56 2023 +0530
Change-Id: I8b46831497cee2185b48c3a5c04ec0d5478dc3e0
Original commit hash: 071f4e59ba23f2245df7356a4e859c196ed2ae3a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc

================================================================================ 
Commit: 88e908b9cb13fe024f17a389323de5189faad4fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:34 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Set MTLS/ARLS USB xDCI interrupt number to 35.

[Issue Description]
ITSS is not processing IOE USB xDCI IRQ 16.

[Resolution]
By setting the IRQ to value 35, the interrupt is
processed.

Package/Module:xDCI

[Impacted Platform]
MTL-S/ARL-S

Hsd-es-id: 16021729724
Original commit date: Wed Oct 4 14:58:33 2023 +0800
Change-Id: Ibee01005f7a6aa304d4250eae0c004e527ec9071
Original commit hash: 5dbb642bdaf6fd6d8ea684c9791e8abbbe73b294

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PciTree.asl
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: d02bd54681d253eb542c6d0543c102c4ff9bdb54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:32 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update Partial headers

[Feature Description]
Add Psi1Threshold, Psi2Threshold and Psi3Threshold UPD to partial
headers.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 14020625599
Original commit date: Wed Oct 18 13:41:25 2023 -0700
Change-Id: I37abae8a49cfb687547999f71542eb31974f8f1b
Original commit hash: b017e3b31a6fc8db50b5207797d9f7a3a7388160

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: f85fe87ee11374e95dd8adf6e9935a08948dd4bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:31 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3432_00

Hsd-es-id: N/A"
Original commit date: Tue Oct 24 21:33:14 2023 -0700
Original commit hash: 95ea287fffcf1168e6d47b150a0f47d5824fe0db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 18611825cf1e517453e4e89708add899d03749cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:29 2023 +0530 
-------------------------------------------------------------------------------- 
Fix C State was blocked and no MWAIT request was seen on the OS Side

[Issue Description]
Once TCSS IOM is not ready, OS is not requesting for Package C6 or C10
states.

[Resolution]
Previous IOM WA blocks BIOS to report Package C6/C10 capabilities to OS
via _CST ACPI method once the IOM is not ready.
In the new IOM WA, BIOS will report Package C6/C10 capabilities to OS,
and limit Package C state to C2 once IOM is not ready.

Package/Module:
ClientOneSiliconPkg/IpBlock/CpuPowerManagement
ClientOneSiliconPkg/IpBlock/Tcss

[Impacted Platform]
MTL, ARL

Hsd-es-id: 22018941534
Original commit date: Sat Oct 21 21:06:41 2023 +0800
Change-Id: I0a52263c67359da3c15f59f483eb94453b6c0bce
Original commit hash: 19426c9e2b1de40ef66ab0f5e3aec4aa1ff24f01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PeiCpuPowerManagementLib.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 7bab6289a39f8c6cc57f8188ed9f1896802a48cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:28 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][GPIO][MTLS] Modify GPIO setting on GPP_E_14 to fix FXVL AIC auto waking issue

[Feature Description]
Change GPP_E_14 Pad Reset Configuration from "gpio reset" to either
"global reset (0x11b)" or "host deep reset (0x01b)".

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
S, H

Hsd-es-id: 14020543965
Original commit date: Mon Oct 9 19:29:51 2023 -0700
Change-Id: I7982949f17878ad02b55055f42f9856488bd1500
Original commit hash: bfb5467db8295282b78c30894d732cb89987b060

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 3cf2b2acc3ef380a183076fb5f5642cdfa4b2507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:26 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3431_00

Hsd-es-id: N/A"
Original commit date: Mon Oct 23 21:32:11 2023 -0700
Original commit hash: 731d2b34403edbaf2337dbe06a69e4a207bfb5ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a5bfb38fcb4f7c06151df25deb208eaefaf0c8af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:25 2023 +0530 
-------------------------------------------------------------------------------- 
Program fastthr rgm enable for GT

[Feature Description]
Program fastthr rgm enable for GT

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022304150
Original commit date: Fri Oct 20 20:14:01 2023 +0530
Change-Id: I0bdc2f23f09252c7b0f59edda8136465f4c21f6e
Original commit hash: 89f4982d88f650c74abea2f82688303033e034a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c

================================================================================ 
Commit: 8ceb95daa56004e8ee3f3ad7c53173532a6633e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:24 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3430_00

Hsd-es-id: N/A"
Original commit date: Sun Oct 22 21:34:08 2023 -0700
Original commit hash: 4b2922a2e9c7dbe2ff4a5d1c1fd8029d8b1dd8b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 84fe9449ab0477276d95aef5c9e4dcc1f9bd2805 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:23 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3426_00

Hsd-es-id: N/A"
Original commit date: Sat Oct 21 21:32:13 2023 -0700
Original commit hash: f92ddbe4925c0a74db85575da3bbecc0e9fe069b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2169b2caa0c6dd08f2ca57041be128a649e51137 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:21 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3425_00

Hsd-es-id: N/A"
Original commit date: Fri Oct 20 21:32:02 2023 -0700
Original commit hash: 7667ecbb0fd46609f0688a38850b885bfb6873f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 757bacc4cde52b345b0d08302c5d6a9dc8e5d11c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:45:20 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Tue Nov 28 23:01:02 2023 -0800
Original commit date: Tue Nov 28 23:01:02 2023 -0800
Original commit hash: 77dd9d0d8b5ef88379ea2b751c9d8a583584354a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PeiCpuPowerManagementLib.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h
ClientOneSiliconPkg/IpBlock/Graphics/Include/Ppi/GraphicsPlatformPolicyPpi.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosserPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
Features/Ec/EcFeaturePkg/IncludePrivate/EcCommands.h
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpSsdStorageRtd3Hook.asl
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: a9ad5dba7c7a72261db584394814a692601248a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 15:44:58 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3424_88

Hsd-es-id: N/A"
Original commit date: Wed Nov 15 05:25:49 2023 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: 178601c1346268e1be9a12c910236096989e1e5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:29:25 2023 +0530 
-------------------------------------------------------------------------------- 
Updated : ClientOneSiliconPkg/SiPkg.dec and LICENSE.txt
Code clean up

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 71af918a597edc5f90a30045a5888bdc60a020bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.16.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 13:55:15 2023 -0800
Change-Id: I74b50b261ad1051d9719a774aa780d42fc8d2dbb
Original commit hash: 090b3e6f13c1be7a299f9f7921af26b5147f3f46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 787f5fb0988850edfe4f24a2e7d8cdd3486d5882 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:39 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-H | LP5 DDR5] Set WAKE_ON_WR_RETRAINING to 0

[Feature Description]
A memory corruption issue was causing display underrun in GFX.
A similar issue was noted in MTL-S. Until a solution is found, the fix
for now is to include MTL-M/P into the current MTL-S fix.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-H

Hsd-es-id: 22019100409
Original commit date: Tue Nov 14 11:51:23 2023 -0800
Change-Id: I09cd6fd00d1b61e8f31c6caf54b773a5a083db81
Original commit hash: 947197b0c236346c93acf6f8354b23088220bd5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c

================================================================================ 
Commit: 18a8350fe0a49023373e1ce4223cbf2de9d65a86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:34 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3424_87

Hsd-es-id: N/A"
Original commit date: Mon Nov 13 23:32:01 2023 -0800
Original commit hash: e957a795136c3a9004a892bae953a7217103e546

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0be8a41c316c74b7c69f47d5e5ccceed72d33bc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.16.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Nov 9 17:31:08 2023 -0800
Change-Id: I1e08c54f933daeb4d6ba73fdc480eec8874f671c
Original commit hash: 69f8c7ee32b0ec19b0e22cfd6c33cd1e9d680f74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 28ae10c3d45a261a84942c114e4576864012b46d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.15.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Nov 9 17:30:44 2023 -0800
Change-Id: I5e61c57af6e7ae06fb84c57b6f8081cca05ec26a
Original commit hash: 9ed5884403a260eb364c99be3b860ea4edd434fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 305ab281e44bf919c90f26040fe148e1fa1782ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Update Left/Right Edges RefPI and RefPI4xover

[Feature Description]
MRC must implement new formulas for RefPi and RefPi4Xover
Left/Right Offsets at Vmin/Vmax respectively as follows,

RefPi:
LeftEdge@Vmin:(G4 ? 8 + 3.2*DataRateInGTs : 16)
LeftEdge@Vmax:(G4 ? 5 + 1.9*DataRateInGTs : 11)
RightEdge@Vmin:(G4 ? 200 : 120)
RightEdge@Vmax:(G4 ? 190 : 115)

RefPi4XOver:
LeftEdge@Vmin:(G4 ? 11 + 0.5*DataRateInGTs : 10)
LeftEdge@Vmax:(G4 ? 8 - 2*DataRateInGTs : 0)
RightEdge@Vmin:(66 + 2.4*DataRateInGTs)
RightEdge@Vmax:(G4 ? 62 - 0.6*DataRateInGTs : 62)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22019081589
Original commit date: Wed Nov 8 18:37:30 2023 -0800
Change-Id: I81a8b2244f72c712a87731645ffc0f23758e4995
Original commit hash: 92652dd070f226d95d706d1426ed3cb09d8337f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 02f4a0279c9d0272307672816ac775fbfd7b5d5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.15.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Nov 9 17:29:59 2023 -0800
Change-Id: I7a4d07994aad31c8f89ec04009f8fefd8243fc18
Original commit hash: fb6d9631f725f5debbe4e4e422819a713303c7a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 36421d0de1945355981a901f80ac37361dfbe53f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PPV parts failed on memory data...

[Feature Description]
MRC must change PMBiasAdj from 0 to 1 in PHY VccClkControl,
VccIogControl, VccDdqControl as WA for resolving PPV failures at cool
temperature (10C)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019080984
Original commit date: Wed Nov 8 13:55:42 2023 -0800
Change-Id: Ia3a27bbc075eda95306514e75827d1d13ccfcd4b
Original commit hash: bd4ce699140d8c9b75ff155a150bcdafc410074a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 79a922d4779c7078b9a08dfb83cdef92a67b9881 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.15.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Nov 9 17:29:05 2023 -0800
Change-Id: Ia063c357b6257fbdbb8f2baa919a2ffa629d5058
Original commit hash: 5a1427442b879fd99cc76837f4b6f86b259654d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4d1e59cd4dd9d94851899414c9db81aa290039c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Limit Frequency for 1anm Dimms

[Feature Description]
If the DIMM is a 1anm DIMM, limit the DIMM Max Frequency

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, P

Hsd-es-id: 22019052691, 22019057564
Original commit date: Wed Nov 1 13:51:42 2023 -0700
Change-Id: I1b4927b0eba45bd6e12f917c388232f9b1a1e392
Original commit hash: 5a8fc2fa0c7768bd7cab07f07bfff2477140b397

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 84a2d50a5a241c5b6319f6599124e53a109aa250 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.15.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Nov 9 17:20:05 2023 -0800
Change-Id: I9811f871216238013a2c1ea8df46ef9fb4e57486
Original commit hash: 6320b6cb48b6d1fcea25e1d9db11bb5ebfeef2e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 084163d30798df0583f185e468fed9d99c2036dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:59 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3424_86

Hsd-es-id: N/A"
Original commit date: Mon Nov 13 22:38:55 2023 -0800
Original commit hash: 970fc48f1fab9a3af72a4b5d646322a5a1db0642

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7d9423216c2929aef36abe94f85264f82845a962 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS] UCSI 1.2 - 2.0 switch to support both Win10 and Win11

[Feature Description]
For the UCM driver to not Yellow Bang during the boot on Win 10,
one of the platform ingredient/s shall limit the sizes of the two
commands to remove the new fields to imitate UCSI 1.2, and on Win11
the same ingredient/s shall not restrict those commands to work per
UCSI 2.0 specification. On Win11 it was requested to
implement the _DSM function 5 to differentiate if platform does support
UCSI 2.0 truly. However, OS does not call _DSM when resume from
hibernate shutdown. In that case, user may remove power after
hibernate shutdown, then it is G3 for next boot. EC can not save data
in G3 case. To achieve that the platform ingredients have to be
enlighten on the operating systems running by user selection,
UCSI 1.2 for Win 10 or UCSI 2.0 for Win11; which meant a BIOS boot time
switch to share the platform preference to EC.

Package/Module:MeteorLakePlatSamplePkg, EcFeaturePkg

[Impacted Platform]
All

Hsd-es-id: 14020675649
Original commit date: Tue Oct 24 14:59:20 2023 -0700
Change-Id: I3005d8351824c61e345ac18c3588630779446e04
Original commit hash: defab640149aa607061cf25121b010fccd13d61c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
Features/Ec/EcFeaturePkg/IncludePrivate/EcCommands.h
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: 25791ee5b7cb92944f21b94b65df966498cd772e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.14.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 7 17:12:39 2023 -0800
Original commit hash: f5efc2150dfc4e2bdea8f5af0913bbdfd3d950cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 96044f0a54f9e071f4a94edb8c3bb13e9aa6a971 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.13.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 7 17:11:08 2023 -0800
Original commit hash: 97c311eae0ebc457900145052cee510ed91aeff6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af2f663087e1c85ec96c5ead7a6773d5e128bd68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RefPI training enhancement

[Feature Description]
1) MRC must implement look up table of temperature coefficients based on
Silicon data from 4 data rates on per partition group basis.

2) Temperature coefficients for intermediate data rates should be
interpolated based on Qclk frequency of adjacent look up table points
i.e.
for x1<Qclk<x2, temp Co y= y1 + (x-x1)*(y2-y1)/(x2-x1) at Qclk=x

3) For Qclk <800MHz, use temperature coefficients of 800MHz
For Qclk >2800MHz, use temperature coefficients of 2800MHz

4) MRC must run RefPI/RefPI4xover FSMs 10 times at Vmin and Vmax
and use average of these results for RefPI/RefPI4xover values
and offset calculation, additions for average calculation need to be
done as reference to the 1st data point (not absolute value)
to take care of wrap around issue.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019065973
Original commit date: Tue Oct 24 01:35:00 2023 -0700
Change-Id: I2dbf80cc9a467f0f7143d2085f945053f5c3eedc
Original commit hash: fda894e4ae902bf8f8f523eecd5c768cfa50219f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: 3e8c061156929e582a73be2fd9b5e7edd6ce78c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.13.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 20:39:53 2023 -0700
Change-Id: Id0366f031c94775e5cb4264a943b48a3f349e2c0
Original commit hash: b3eb2363b15a3fdc702c2496b6d083640b548494

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c6d2e79e428160e86e129aabaa4f060eba3b654d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.12.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Nov 6 14:24:59 2023 -0800
Original commit hash: 077bd42708d9aa3e4f06b518a656b57b09736e63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cba8d19ece9b7f513ec9ab5688d4b60e6e7ef162 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC 1.1.10.0 dropped OSPID/ISPID=2...

[Issue Description]
MRC 1.1.10.0 Release dropped OSPID/ISPID=2 pointer separation

[Resolution]
Reinstate the OSPID=2 and ISPID=2 for all cases to increase
the MC/DDR SPID FIFO pointer separation by 1 additional QCLK.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019069607
Original commit date: Mon Nov 6 12:06:23 2023 -0800
Change-Id: I92b81a2b38b248dc7810d52680f51ce0e8d25d81
Original commit hash: 8eeb3b16e32b92991ebcf5b1962538aa0449e86d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c

================================================================================ 
Commit: 28f1de4a836c73e937b553a147f37a0124428561 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:27 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3424_85

Hsd-es-id: N/A"
Original commit date: Sun Nov 5 23:38:44 2023 -0800
Original commit hash: 845d5f9e30d6e18896e24886aa4e2edbd893dc68

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 94b60eaccc49bcd6ece6cfe3c9f02ba1a8ffbeec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:23 2023 +0530 
-------------------------------------------------------------------------------- 
Enhance Gfx dynamic DID to take into account memory capacity

[Feature Description]
Enhance Gfx dynamic DID to take into account memory capacity

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022440068
Original commit date: Mon Oct 23 16:50:03 2023 +0530
Change-Id: I4aa9d15a240ddb05b604d989266a2953d412f5dc
Original commit hash: faa99b5d886db0b4c44ca27db6463ad81fc620c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 53d4c8720d756b9973e3a6124a45b40a18027b49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.12.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:08:02 2023 -0700
Change-Id: I6e3fe74ba142a64110cc270bd26f39f9be3751d8
Original commit hash: bea6c41e3656a8dcdcd76c4196f4b0b6aaa6b6ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b726295961140bd1c64d134507a43bf395a12b9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:07:20 2023 -0700
Change-Id: I5228ab5c1b9cdfd3a5e522f3ac4be46b95113657
Original commit hash: 8988cafd0c8c33cc96ffe6b391d7fdfbf739461f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f946bc9bd97e5f51c6e5fb29e85ac088ccdfabf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5] Add to approve 5600 dimm ID

[Feature Description]
Add an Vendor ID to approve 5600 list

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019028146
Original commit date: Fri Oct 27 07:28:37 2023 -0700
Change-Id: Id451db911c8865d521697ceccc546d48638a0000
Original commit hash: c97f4463c4ae37b4d280af11ef910e88b01706b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: e4f747734932c4ddab9e4fb1735224bd436b14d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:07:08 2023 -0700
Change-Id: I720cdd6d1a35530225eda10135d391f2d652d68f
Original commit hash: 1103ae088a9b0788b7f53c983ba0aea166ecc0c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 300c3302a0c980c3dcf2406b35135cfc19fe6545 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] RxVref Temperature Coeff VccSa Busy Edge Case

[Feature Description]
While applying our RxVref temperature offset, we need to set VccSa
to Vboot for our temperature readout. In the case that the Pcode doesn't
support this temperature polling, we must exit the function. Otherwise,
our temperature readout will default to the SSKPD fields default value
of 0 and our offset will be inaccurate.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019052719
Original commit date: Wed Nov 1 09:01:14 2023 -0700
Change-Id: Iec89be40ef632f5fe4bb4e3cafff6cffe3b2a3d1
Original commit hash: 0457742585c1e4e6bc08eda30c7d92d63d25041a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 3c4bd6268512425d1ec705386eb22b80bcb48d08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:06:16 2023 -0700
Change-Id: Id931757fd345c922f737c4f824d0979b1d2fcac8
Original commit hash: 6696aec8fac7ac9be0a2f17c6c667b5fe9101155

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 33ba97c5cde8e1f640dd4ccbaa9b12914ee91459 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Enable Gear 2 for DDR5 2R configs

[Feature Description]
Remove forcing DDR5-G4 2R in MRC conditional check, so that Gear2
for DDR5 2R configs are allowed when SAGV is enabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019048759
Original commit date: Tue Oct 31 14:03:34 2023 -0700
Change-Id: I7ab4224bcc1be93e960930a2aedc9cb00f557cf8
Original commit hash: 5a9018f97d0db3c24626d1c03e823b35dd13e205

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 9efac1f951ed9bc9e138f5e83d673e89a64ad0e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:06:05 2023 -0700
Change-Id: I33c7ae9047c0a4b77efceea63d3dbf6198b97473
Original commit hash: 69fd48d4e633893ddde8d80e28bfbbdbb20de4d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d5c72bd6f145dda8bad04231cbb4b53e6348040 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] Mix Rank Config during TrainOpt

[Issue Description]
The Channel Bit Mask was getting altered during CAC training and
cause terrible margins for mix config setups.

[Resolution]
Save the Channel Bit mask and restore it at a later point

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019042927
Original commit date: Tue Oct 31 09:21:23 2023 -0700
Change-Id: Id06e3139b65c73c4425c958e95b7aaeab3f4b1e6
Original commit hash: 4089686dc744f1cb457e56eed222687c40fc435c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: d69426839cb7cafc6c3aa4b0785d8cd42aee9758 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:55 2023 -0700
Change-Id: Id3226f00187f1e5378655539a50d11a86370ea95
Original commit hash: 05b12a28bdc7aad8e1710c131ffee97630acaa65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6cd4c55e3ea1fb4a0b34a77dfeb168d290660c3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] RxVref Temperature Coefficient Offset

[Feature Description]
In order to fix low margins on DDR5 systems, MRC must
offset RxVref based on a linear interpolation of 0:RxVrefTempCoeff
of the current temperature between 0:105c. Temperature read will
leverage the implementation used in the new refpi flow. The current
equation uses 50% rounding to round up since we have increments of 1
tick for rxvref margins.

Additional Changes:
- Removed unused call table tasks from full BIOS build to reduce code
size: MrcLateCommandTraining, MrcVccClkFFOffsetCorrection

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019048883
Original commit date: Tue Oct 31 09:55:09 2023 -0700
Change-Id: I50610eec2b90f7f7f4dad6db1a17f934aa399e18
Original commit hash: 75c7d0bb6017fce9fbd6eeb7fa237c415e5a2e6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 10c67db1e24b50618f44cfdead60b2a8674d442b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:34 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:44 2023 -0700
Change-Id: I91ad268ac64d1076535612145c44590cb13d3ec9
Original commit hash: 50dd6e068603ffd25eeedce1ea04cff22590d193

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d11689130e29a33f2d43c632f5014376e3d31f66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M | LPDDR5 DDR5] Add REPORT_STATUS_CODE

[Issue Description]
ODM/OEM are not able to properly convey memory failures

[Resolution]
Add REPORT_STATUS_CODE after MRC failure to allow vendors to
notify end-users any memory failure.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019017579
Original commit date: Wed Oct 25 10:38:34 2023 -0700
Change-Id: Ibce525d17e116650a0a9229a2d726957bc0bfbb9
Original commit hash: 57d2f7538a80f534e37532d2ff4ecae47bcff3d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 52aa59d81071e2624d7a4fbb5cd7de162952b23b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:34 2023 -0700
Change-Id: I2a789e32a07672253368a392d48c62ca43296134
Original commit hash: deebfdd4e8e33074f93a5757ad411b01239437c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82b8054b3a410cdf98a7a5ba8aa66364d37b5141 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:22 2023 +0530 
-------------------------------------------------------------------------------- 
CA Parity Pattern Boot Time Optimization Revert for Desktop

[Feature Description]
Implement the requirements:
(1) MRC must use the high stress CA Parity Patter on Desktop IP based
Platforms (MTL-S, ARL-S, ARL-Hx).
(2) MRC must use the high stress CA Parity Patter on OC enabled configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019005545
Original commit date: Fri Oct 20 09:57:22 2023 -0700
Change-Id: I54900ef9212b29063d2cc4f1210a5e5314f6d4ba
Original commit hash: 17d7ca2feff1cded86ca3f5e037b34d50f410700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 50287362ce64840174345bb85b17f85906609a4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:23 2023 -0700
Change-Id: Ie7738b58dd9754922132f08e9b642d87ab4f6513
Original commit hash: 5d1c0cc3f7a8b51fb7b50a29e7207a56fe142b38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 51995523878c638b3d940b3cbfeaca55b0d88e41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] CA Parity Pattern Boot Time Optimization

[Feature Description]
Optimizations included:
1.) CA Parity Point test VA pattern rotations reduced to no rotations

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018714178
Original commit date: Mon Apr 24 20:33:00 2023 -0700
Change-Id: Id20992cf8d15d8aaaa783804b1f14a2bd297d727
Original commit hash: 4ac48b8cf450b86799d08828b9127175d4d9a401

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: af92a5188c84891b8d1e9c39b457f0b126ccca16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:13 2023 -0700
Change-Id: I48803cb8465f7980bef055e88fbd955ad4362e73
Original commit hash: 701e8ef8a30f580b39fc7c8892a25073cabc3e47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7e391cc8e550c62d9a4b6039e3c4ee7cb488da2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:07 2023 +0530 
-------------------------------------------------------------------------------- 
CR Access Boot Time Optimizations

[Feature Description]
Reduce MRC boot time by optimizing for reduced CR accesses
(register reads & writes).
1. Check if VTT ODT mode is enabled before processing the GetSet side
effect for GsmIocForceOdtOn and GsmIocForceOdtOnWithoutDrvEn
2. Clear the DDRCRDATACONTROL0 volatile mask to reduce unnecessary CR
read and merge-back
3. Cache CADB register values written in Cadb20LfsrSeed,
Cadb20UniseqCfg, and Cadb20ProgramPatGen

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P,M

Hsd-es-id: 22018809605
Original commit date: Mon Sep 4 10:41:46 2023 -0700
Change-Id: I1d4d26e9787dc285819b11c811b2f83bf46e1404
Original commit hash: d67ccf690ff76d6571c929262d961c5c58430514

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h

================================================================================ 
Commit: b5fdf10218e95e2a4bb5452238abb8e8a77421c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:04:55 2023 -0700
Change-Id: Ia02fb27ab849a12cf7d1bc03867c7c64753860ea
Original commit hash: 2b869aba88c306b454684d485f6c08975f3fe926

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 221ef7cfc878bfd17e7714ed9a04d719eeb527a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Disabling 5600 G4 and enabling 5200 G2 as GV2 point

[Feature Description]
DDR5 SAGV tuning is needed to meet performance requirements. GV2 point
will be changed from 5600 G4 to 5200 G2.

1. Added SAGV settings entry.
2. Updated unit tests.
3. Updated MrcGetNextSupportedFreq to handle receiving a frequency value
less than the last supported frequency bin value.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 14020350654
Original commit date: Mon Sep 18 08:10:57 2023 -0700
Change-Id: I70328b826b234f49830624ddf3537533c3c150ce
Original commit hash: d67dc90ea25bae7e80c333bc3d478a61494eeb27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: da7fedcf112973b987d59cb1f5fb965d8d8a086c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:55 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:04:45 2023 -0700
Change-Id: I7961d9004e1ed33627b587a85e4bf974f8732ac8
Original commit hash: 4286945032e3b5372ca8f7c92d94985d05230aba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8e1b87dabf58f9f2ed10d41267cca6fffb66b813 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:52 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Remove DR TAT Safe Bit

[Feature Description]
McSafeMode[5] (Different Rank TAT Safe Mode) needs to set to 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018817396
Original commit date: Thu Sep 7 14:21:42 2023 -0700
Change-Id: I28b80ef540c1de72fb80f7c8b713eaf065f2e46f
Original commit hash: b60300fe26a5ec4f30e6b88ac98b7e0facd70e0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c8b296dea6e8e4ff1e483bf8a28fd03b4e25785b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:48 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:04:06 2023 -0700
Change-Id: I8e9f131498639bdbfa34d055d7f2752962ae42b4
Original commit hash: 5294475fd1a0064460ab01c83e0adfdf19370615

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 447db4abdcd7deb6aab03bc2656ed0d9de016f65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:44 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3424_84

Hsd-es-id: N/A"
Original commit date: Tue Oct 31 06:44:31 2023 -0700
Original commit hash: 37ca20a55c53ba43ac0dd7854c0b98747f94902c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9c79ae5284fe4e51ea3a2f2f9ca51f3cb6f009a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:40 2023 +0530 
-------------------------------------------------------------------------------- 
BoardPkg: Return 0 from _S0W for integrated PCIe root ports

[Feature Description]
Return 0 from _S0W for integrated PCIe root ports, when we expect end
point device to enter into D3Hot.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
H

Hsd-es-id: 16022393840
Original commit date: Fri Oct 27 15:19:01 2023 +0530
Change-Id: I37118971fc8ba0bba2dc2c9cb58d0dc1882694fe
Original commit hash: 728cd078e985baaf07d719cd41992a231fb22029

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpSsdStorageRtd3Hook.asl

================================================================================ 
Commit: adf146af71b881ae7e59a9c18852fa85b2937c12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:37 2023 +0530 
-------------------------------------------------------------------------------- 
Invalid TCSS xHCI programming

[Issue Description]
There's an invalid programming of PWRSCH_IT_IN_LTR in TCSS xHCI
controller which results in being unable to read NDE value.
BWG confirms this bit shouldn't be set for TCSS xHCI.

[Resolution]
Add condition to not program this bit for TCSS xHCI

Package/Module:
ClientOneSiliconPkg/IpBlock/Usb/.../PeiUsbHostControllerInitLib

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18034597790
Original commit date: Thu Oct 26 18:25:58 2023 +0200
Change-Id: I4a70b7f403ca71fd1c6d50e9233cbc80f0bad399
Original commit hash: feab788659e33200d03edca9db68564ce1e3c660

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: a023ede143d6e926842e8fb00acea4fed355effb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:33 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-H] Hardware Security Testability Interface Test item fail

[Feature Description]
Update HSTI BIOS Region Flash Read Access code to accommodate
all permission values

Package/Module: PlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 13011321518
Original commit date: Fri Oct 20 02:46:23 2023 -0700
Change-Id: I5c71b70447929a42b88f16cb71f8b68179cc9f49
Original commit hash: bd2083b2ada7d2d30ca8669894f9ff7419fae52f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c

================================================================================ 
Commit: 1ad048fadf5641d3b7246f0ec180e6ef37c07b39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:29 2023 +0530 
-------------------------------------------------------------------------------- 
Fix C State was blocked and no MWAIT request was seen on the OS Side

[Issue Description]
Once TCSS IOM is not ready, OS is not requesting for Package C6 or C10
states.

[Resolution]
Previous IOM WA blocks BIOS to report Package C6/C10 capabilities to OS
via _CST ACPI method once the IOM is not ready.
In the new IOM WA, BIOS will report Package C6/C10 capabilities to OS,
and limit Package C state to C2 once IOM is not ready.

Package/Module:
ClientOneSiliconPkg/IpBlock/CpuPowerManagement
ClientOneSiliconPkg/IpBlock/Tcss

[Impacted Platform]
MTL, ARL

Hsd-es-id: 22018941534
Original commit date: Sat Oct 21 21:06:41 2023 +0800
Change-Id: I0a52263c67359da3c15f59f483eb94453b6c0bce
Original commit hash: 92fa1d6846b9169e646da1b0a89f22daa605a9d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PeiCpuPowerManagementLib.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 99eaf8c542e9597c42e2142df1edd88ef2916da3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:25 2023 +0530 
-------------------------------------------------------------------------------- 
VGA Display in Pre Memory Phase

[Feature Description]
when the IGFX enabled and when the OEM want to use
VGA Display in Pre Memory Phase, VgaInitControl Policy will be used

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022363525
Original commit date: Thu Oct 26 16:32:16 2023 +0530
Change-Id: I95a189e70d1b864f4132a016fc17b951fad29eee
Original commit hash: e27dff0cc9aa9c3c7f465cd22b4f3ac097daf786

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Include/Ppi/GraphicsPlatformPolicyPpi.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 17982d094247c248eefe3d13a0309b6cbeff24d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.10.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:52:40 2023 -0700
Change-Id: I143678d56dbc75b506639ef6fda76928bc5c17f0
Original commit hash: bad5d0b1dbc95334b088107828491a61a7dee8bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b137c9581afbd0ca7b564631b965780ce4f7e642 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:51:54 2023 -0700
Change-Id: I59047a848ddbc554c7d2bb69007716fd640eb423
Original commit hash: b83a9db6aba3629ac223934fffb48982e57deb42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0bd5eebf1d12086c8bb0c97c2830b87286673ae2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] - Limit DIMMOdt DQS park range to 48 ohms for 2R DDR5

[Feature Description]
In DIMM ODT Power Training limit range to 48ohms in ODT Park values
for DDR5 2R.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019003340
Original commit date: Fri Oct 20 19:33:22 2023 -0700
Change-Id: Ibc92c128c4919e4e357ea24fe020fb1264f7641b
Original commit hash: 6141b3c4bc8db7de713e24780009483a14329aad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: cda450c5991e420d4861e17947d4eb4a50862017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:51:36 2023 -0700
Change-Id: I2a3ce502a5bbfc865eb928db5d5d4a68df7bfeb0
Original commit hash: 2bac115df4f0655df8f4de8ebd66bd7a21a4c7df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b91146ab7d29d3d43b96e6076c6c86f1a4233f45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:05 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "CR Access Boot Time Optimizations"

This reverts commit c35eea7d85c8b50b1a895f8da2dc2570a2285be7.

Fri Oct 27 12:15:26 2023 -0700
Original commit date: Fri Oct 27 12:15:26 2023 -0700
Original commit hash: b0772d2cca83355ddccc64a820e34bea5ea1b4c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h

================================================================================ 
Commit: 1adce5b4b5e653116e6476b8f66a8758bb6751f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:50:33 2023 -0700
Change-Id: Ib646647f79702bc027aaf1c399dd4df98cf48bb4
Original commit hash: fcc2ae29ad9df37c71f1eb2b9f8bf22f7c182ae6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c47319c15c09abfa4b5b1ef2fdb1490b710a6395 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:57 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL-P MTL-M MTL-S | DDR5 LP5] CA Parity Pattern Boot Time Optimization"

This reverts commit 4efb97ef2c4a66f4102a2ccce5d82de8dc34c196.

Fri Oct 27 12:14:45 2023 -0700
Original commit date: Fri Oct 27 12:14:45 2023 -0700
Original commit hash: 68562a0d47e77f266798e05a0675de6fe025ef66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: b03f37c961210624be9359a7ae30cee230be431a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:50:00 2023 -0700
Change-Id: I38c4cb8530bb8a7891fdfc4226fbf016816bb028
Original commit hash: 5b00480e23cf946153f18b2727b021fcaecb2cbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8b779bba4fa1fc23afa2e52c4347ef1097742bda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:47 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "CA Parity Pattern Boot Time Optimization Revert for Desktop"

This reverts commit 539dfc60abaf75ed57fd99dd1bdc200593a65668.

Fri Oct 27 12:14:07 2023 -0700
Original commit date: Fri Oct 27 12:14:07 2023 -0700
Original commit hash: e696b00a8a67aab5a7987bcc3ebcb6432a7cc565

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f4d49a8bfcae0676dd38f35283a4b28c6f63f780 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:41 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:49:17 2023 -0700
Change-Id: Id5618934ade7e39505d9db06e75f24f05abb4d02
Original commit hash: 4b54b11df3dd33a1e3ccb01d26a1a2a1bb28e509

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd08617a8e02687d3092418ed680f5c505480fac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:37 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.8.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 08:01:53 2023 +0800
Change-Id: I8f43c06308a61da39e06af2677da8a222ff9e37f
Original commit hash: 7e52c05a2c2fb8c6cf423cc15456e8d288a81cfc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 612d3ecfa145f47c0382b9a339d5ed64a4f193f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 08:01:22 2023 +0800
Change-Id: I9335fe3f18112b4307031e79731f0171221ab4de
Original commit hash: c1bd935b9c5bfb6d8f6fc5aec77939afb3f0b1ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4f0847e656da388112315477876c6af09f13446a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:28 2023 +0530 
-------------------------------------------------------------------------------- 
CA Parity Pattern Boot Time Optimization Revert for Desktop

[Feature Description]
Implement the requirements:
(1) MRC must use the high stress CA Parity Patter on Desktop IP based
Platforms (MTL-S, ARL-S, ARL-Hx).
(2) MRC must use the high stress CA Parity Patter on OC enabled configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019005545
Original commit date: Fri Oct 20 09:57:22 2023 -0700
Change-Id: I54900ef9212b29063d2cc4f1210a5e5314f6d4ba
Original commit hash: 508d04f2515ab202437a6dd342ccbca00c020100

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a03ceae23af36d1135bc733b4cb69d2f58dfccf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 08:00:58 2023 +0800
Change-Id: I4268daa2fbc6fc0837553b558c8170180160cd8e
Original commit hash: 668755e2f8d70e996a8b31237f617272b1a7910c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ec696bb4a80cfebd2f5f99cdef6dffc2bb0e836a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] CA Parity Pattern Boot Time Optimization

[Feature Description]
Optimizations included:
1.) CA Parity Point test VA pattern rotations reduced to no rotations

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018714178
Original commit date: Mon Apr 24 20:33:00 2023 -0700
Change-Id: Id20992cf8d15d8aaaa783804b1f14a2bd297d727
Original commit hash: 0fa116940fe63319529e34cefeecdbc43437c636

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 35b3bfa25245c6a7de38afeaa124cc68d2f46c82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:01:02 2023 +0800
Change-Id: Ie83f8d5b08488fa1c7392029b8fc490b1c286b54
Original commit hash: 236f1f7e40daef9170c7c7064a8aaa9fb601b457

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa2b836ad0c26d4bae0b5d94f80dbb56eb544781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 ] Fix High Deviation on RMT B2B

[Feature Description]
1, Changed VrefDqCalibrationValue(MR10) for 2SPC 0R1R and 0R2R config
2, DIMM Rtt Value changed:
Data:
{ 60, 0, 40, 40, 80 } // 2DPC 0R1R
{ 120, 0, 0, 80, 60 } // 2DPC 0R2R
CCC:
{{ 0, 0, 480 },{ 40, 40, 40 }} // 2DPC 0R1R
{{ 0, 0, 0 },{ 80, 40, 40 }} // 2DPC 0R2R
3, Rx DFE Initial Value changed
{ 50, 9, -2, 0} // 2DPC 0R1R
{ 50, 9, -2, 0} // 2DPC 0R2R
{ 0, 3, 0, 0} // 2DPC 2R2R
4, ARL-HX 1DPC RVP default rank is mapped to R2 and R3.
Since DFE for 2SPC 0R1R and 0R2R is changed,
therefore MRC is fixed to pick the correct DFE value for 1DPC RVP.
5, ODT Matrix is disabled for 2SPC 0R2R for all the vendors.
6, RComp Value for CA Ron and CS Ron Changed for 2SPC 0R1R and 0R2R.

Package/Module: ClientOneSiliconPkg/Ipblock/MemoryInit/Mtl

[Impacted Platform]
S DDR5

Hsd-es-id: 22018956756
Original commit date: Wed Oct 11 12:41:18 2023 +0800
Change-Id: Id3315f0aa77fe3da8e28b30718e06903f257a67b
Original commit hash: 2c425eeeb2f8f8d48acee28e5185306b497d3c9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 19991f242909a2adf5459c9ecadbbd6eece8851d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:00:46 2023 +0800
Change-Id: Icd81c83ab1a5aeff1a4585dfba8e00dfd4ff523d
Original commit hash: ef80b45dc45c9931dfa80045484488492ed21b4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3042d8ee0f652923f965282741b2bbff9e8e0cde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Enhance freq 8400

[Feature Description]
Need stablish freq 8400 with Minibios.
Change RcompTagret a little to remove saturation.
Enable CMDVC for OC.
Fix a DEBUG output for CMDVC.
Change StepSize to 1 for CmdT and CmdV.
Change initial Odt DqDelay and DqsDelay using old formula
as new formula doesn't work for Gear2 at high freq. This
change will be reverted after designers give a workable
formula.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S OC.

Hsd-es-id: 15014373926
Original commit date: Thu Sep 28 14:54:51 2023 +0800
Change-Id: I73835df79501597da677b4678ee4fe0f84416474
Original commit hash: a4693f8b03713ea908c2edca4656b1810a826f16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 5582f7f15578a5b734c7f02649d74babdf0ce829 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:00:25 2023 +0800
Change-Id: I3e6b66b2584f9995909e926c30d140f31dc63a45
Original commit hash: bf0063c883c8260173e509ae0d4f0dc5ded5e2c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eff706015985fd4596e5c6a0b48a668cc41a9267 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] DMB RMF use the same DIMM voltages for 2 points

[Feature Description]
On MTL-S OC, phy and dimm need use the same level of voltage.
At phy side, due to vccvdd2 config limitation, mrc need
use the same voltage for 2 sagv points when DMB or RMF is enabled.
Otherwise, sagv 0 might hit training failure.

When DMB or RMF is enabled, call MrcGetSagvConfig to get FreqMax
for STD_PROFILE.

When DMB failover happens, set FreqMax to 4000.

This change applied to both DMB and RMF features.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S OC.

Hsd-es-id: 15014373815
Original commit date: Mon Sep 25 16:44:49 2023 +0800
Change-Id: I262a6662539b6814acf7af381bfda237cf08e43f
Original commit hash: 74abfc7a309c514928c88bdcde97a5aa286a0bea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 722d644e7bc161c86d73fc9918c9e75f4d59e70b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:00:05 2023 +0800
Change-Id: Ib42142b271a74c6b839a2010695a6ce8783aba43
Original commit hash: 01895de5676ba020009ffe47090881a865c03f69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ee5cb5f2848de9535ce207254fd3323dd7d9b67c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:59:50 2023 +0800
Change-Id: Ib382ca093d41781247af361e3e7c4dad94239e8e
Original commit hash: dca7068658100321e7172a9ca63cb2e58174b1ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: acb62e3404a6e8c232323ee27f3354eb2ebc5005 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:31 2023 +0530 
-------------------------------------------------------------------------------- 
Disable changing VrefCS with VrefCA on OC profile

[Feature Description]
CsVref and CaVref are adjusted at the same time to keep them from
shifting relative to each other during CMDVC, but with OC speeds
(8400 MT/s) this significantly decreases system stability. For OC
profile, the value of CsVref should not be changed with CaVref.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14020452539
Original commit date: Wed Sep 27 19:54:37 2023 -0700
Change-Id: Ifedf921bd713ee354c1da8e69928939584b1e198
Original commit hash: 014892bae81b0f1bc6658fa8857167e44c90532f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 597e94d1fdc15920a236495dfffccd7c7f6659dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:27 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:58:39 2023 +0800
Change-Id: Ib5fddf421b8cc2cebd74b6eddcb30dbba02be0aa
Original commit hash: 97e2c2dec6715913a6098c5f7e04e15fbde3cbf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 28e4b2c780402982291f2e74e347f11868e53a6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:23 2023 +0530 
-------------------------------------------------------------------------------- 
Add check for support for new fields in XMP1.2 version

[Issue Description]
Some XMP memory SPD data doesn't support XMP1.2 version well.
XMP1.2 version adds some new fields in XMP section. However,
field values are incorrect.

[Resolution]
Add Inputs->IsXMP3Revision12Supported, which can be set if the SPD
data can support the new fields.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14020344362
Original commit date: Wed Sep 20 17:29:52 2023 -0700
Change-Id: I6f462d7e577e0f3d6963fd85fb2c8efd1035047f
Original commit hash: 4a150449a08206a53cf3efe137954646629892cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: f14704b39fc291282bc901a2fd887203977d90e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:58:13 2023 +0800
Change-Id: Ifa23ce225d4ad93831c5d6c3ca18c3e315e38101
Original commit hash: a2b805d18d70b1fb7f6d13b7116e77a4f977d38e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7a7e47660f761e5c2a4c77a2998adfd65687943 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:15 2023 +0530 
-------------------------------------------------------------------------------- 
CR Access Boot Time Optimizations

[Feature Description]
Reduce MRC boot time by optimizing for reduced CR accesses
(register reads & writes).
1. Check if VTT ODT mode is enabled before processing the GetSet side
effect for GsmIocForceOdtOn and GsmIocForceOdtOnWithoutDrvEn
2. Clear the DDRCRDATACONTROL0 volatile mask to reduce unnecessary CR
read and merge-back
3. Cache CADB register values written in Cadb20LfsrSeed,
Cadb20UniseqCfg, and Cadb20ProgramPatGen

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P,M

Hsd-es-id: 22018809605
Original commit date: Mon Sep 4 10:41:46 2023 -0700
Change-Id: I1d4d26e9787dc285819b11c811b2f83bf46e1404
Original commit hash: c9630492a0486b2ee07a9c955a1865e996978056

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h

================================================================================ 
Commit: 96c3c1d88a54b4e6e0bb84501ff149835f252b42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:55:58 2023 +0800
Change-Id: Ib119b20ef4d222eced2a206bc8c83d190dd5499c
Original commit hash: 0441f529c1b3de9c5122b30966d9574c288bf310

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 66b7f9514f95c1fb9e9a0de7e54c2aa38a11ef67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] VDD2 CKE power reporting zero on DDR5 setup

[Feature Description]
To fix the DDR5 Pmeter reporting issue; will need an MRC to program
the following scalars for 1R; 2R and Mixed mode DDR config

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018921827
Original commit date: Tue Sep 5 15:24:23 2023 -0700
Change-Id: I2e6a2eb430f49e442f76cb07682af7ecb9b10e4e
Original commit hash: e1cf7135b357065780a59b667b92e6fa20dd2c2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosserPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 1a3b87f6d0a07956fc98f237baf3378548435e77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:54:59 2023 +0800
Change-Id: I9e74136700d6e5078a44f129559876a328fe5607
Original commit hash: f54ae96936400bf75259d3f19a5a0a3ee04a39af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 949235f50b1fbca6f904cc1f01ce42c073bf24bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:11:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] WrRd TAT Formula Adjustment

[Issue Description]
Minor bug for the DDR5 tWrRd TAT formula where the picosecond delay
was never converted to PI ticks before being added to the PI tick
portion of the equation

[Resolution]
Channel flight time is now converted to PI ticks from picoseconds
when used in the PI tick equation.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P,S

Hsd-es-id: 22018790128
Original commit date: Thu Aug 31 08:25:34 2023 -0700
Change-Id: Id9ec0f3ad1ba2d054146e3b858ee95c28a2f7353
Original commit hash: 2c5abcdc0797ca522e8cc03617754690bdbf2475

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 7f36838e72baee6f98108747648a413dce8f8db2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:11:55 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:53:30 2023 +0800
Change-Id: Id78e8a47e5339295f63fbf728999feac6406c851
Original commit hash: 3ad21f6d408b90ed47c004385e03f1bd2048edf0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5308060f58d76c9d1560ab87b1a308045e049d39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:11:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP] MC static defaults need update

[Feature Description]
Update MC static default register values

Package/Module:
Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018555044
Original commit date: Wed Jul 19 13:43:08 2023 -0700
Change-Id: Ibc6f36260a8942179b363f9a908109ad42b5e888
Original commit hash: 7a8adeb28565265ceb5e0ad8be3174cdbbf32bfc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6bff4babdb7e4d141b95c17ac62bc18139e35405 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:11:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:52:28 2023 +0800
Change-Id: Iaf1af264d5cb2c24854baeb1f2fc80f9599ee711
Original commit hash: 8e39a099103a29f589ab0ee91cb650895818acfa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0b28bdce556652712a1a354539a4b6e3cccb1f28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:11:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | LP5] CKE_ON toggle for WCK Always_on mode when changing frequency

[Issue Description]
When changing frequency during WCK Always on mode, the MC is not
notified when the QCLK is relocked and needs to trigger a resync of WCK.
This will result in WCK possibly becoming out of sync.

[Resolution]
Added a wrapper to check for WCK always on, then toggle CKE off before
frequency switches, and then back on once the frequency switch is
complete.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/

[Impacted Platform]
M

Hsd-es-id: 22018591516
Original commit date: Thu Aug 10 14:49:14 2023 -0700
Change-Id: Ic99978ddb010c9f9fdf4895a28e7402bcaa28a8a
Original commit hash: 090b60f4a42c0b758058eb479a12fddbde6a7ab2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: c5cc48e85b90820593e51985ff409d0ed8ede282 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:11:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:51:45 2023 +0800
Change-Id: I63df40a1e66e1e05516e45f46b7077f2f0a54d1a
Original commit hash: 9704c947f659db88302519a61b840fb33c183c6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 07e8557c98889fa9076ceac0e84f80067d14c445 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:11:26 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3424_83

Hsd-es-id: N/A"
Original commit date: Thu Oct 26 21:50:06 2023 -0700
Original commit hash: 97855e8ff1e68ff944d1683caa5ec9f5d8d58001

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
