$date
	Thu Sep 03 18:15:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 1 $ in $end
$scope module SR $end
$var wire 1 $ A $end
$var wire 1 # clear $end
$var wire 1 " clk $end
$var reg 1 % B $end
$var reg 1 & C $end
$var reg 1 ' D $end
$var reg 1 ! E $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
0"
x!
$end
#2
0#
#5
1#
1"
#10
0"
#12
0$
#15
0%
1"
#20
0&
0"
#25
0'
1"
#30
0!
0"
#32
1$
#35
1%
1"
#40
1&
0"
#45
1'
1"
#50
1!
0"
#52
0$
#55
0%
1"
#60
0&
0"
#65
0'
1"
#70
0!
0"
#72
1$
#75
1%
1"
#80
1&
0"
#85
1'
1"
#90
1!
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
