bus	,	V_3
hi	,	V_50
mv64x60_config_ctlr_windows	,	F_5
lo	,	V_23
data	,	V_8
pci_base_hi	,	V_53
mv64x60_get_bridge_base	,	F_13
pci_base_lo	,	V_54
MV64x60_PCI_ACC_CNTL_ENABLE	,	V_51
mem_size	,	V_39
mv64x60_pci_acc	,	V_45
remap_hi	,	V_59
MV64x60_PCI1_PCI_DECODE_CNTL	,	V_46
mv64x60_get_mem_size	,	F_9
u32	,	T_1
bridge_pbase	,	V_10
mv64x60_get_bridge_pbase	,	F_10
mv64x60_mpsc2mem	,	V_26
remap_lo	,	V_60
"coherency-off"	,	L_5
val	,	V_9
MV64x60_ENET2MEM_ACC_PROT_0	,	V_28
MV64x60_ENET2MEM_ACC_PROT_1	,	V_29
offset	,	V_5
"reg"	,	L_2
MV64x60_CPU2MEM_WINDOWS	,	V_21
err_out	,	V_64
MV64x60_PCI0_BAR_ENABLE	,	V_43
hose	,	V_2
mv64x60_cfg_write	,	F_4
getprop	,	F_12
MV64x60_ENET2MEM_ACC_PROT_2	,	V_30
MV64x60_IDMA2MEM_BAR_ENABLE	,	V_38
devfn	,	V_4
size	,	V_14
mv64x60_config_pci_windows	,	F_6
acc_bits	,	V_40
mv64x60_is_coherent	,	F_14
MV64x60_MPSC2MEM_ACC_PROT_1	,	V_32
find_node_by_compatible	,	F_11
offset_tbl	,	V_57
"marvell,mv64360"	,	L_1
MV64x60_MPSC2MEM_ACC_PROT_0	,	V_31
finddevice	,	F_15
is_coherent	,	V_11
MV64x60_IDMA2MEM_ACC_PROT_3	,	V_36
MV64x60_PCI1_BAR_ENABLE	,	V_42
MV64x60_PCI0_PCI_DECODE_CNTL	,	V_47
mv64x60_dram_selects	,	V_24
MV64x60_IDMA2MEM_ACC_PROT_1	,	V_34
MV64x60_MPSC2MEM_BAR_ENABLE	,	V_19
MV64x60_IDMA2MEM_ACC_PROT_2	,	V_35
PCI_DEVFN	,	F_7
mv64x60_cpu2pci_win	,	V_56
MV64x60_CPU_BAR_ENABLE	,	V_20
MV64x60_ENET2MEM_BAR_ENABLE	,	V_18
mv64x60_cpu2mem	,	V_22
fcn	,	V_49
out_le32	,	F_2
mv64x60_pci_cfgio	,	V_6
prot	,	V_16
snoop_bits	,	V_17
mem	,	V_62
devp	,	V_63
cpu_base	,	V_55
MV64x60_CPU2PCI_SWAP_NONE	,	V_58
MV64x60_IDMA2MEM_ACC_PROT_0	,	V_33
mv64x60_pci2mem	,	V_48
mv64x60_config_cpu2pci_window	,	F_8
addr	,	V_7
enables	,	V_15
"virtual-reg"	,	L_3
in_le32	,	F_3
u8	,	T_2
mv64x60_pci2reg	,	V_52
mv64x60_enet2mem	,	V_25
i	,	V_12
bridge_base	,	V_1
mv64x60_idma2mem	,	V_27
mv64x60_cfg_read	,	F_1
"/"	,	L_4
v	,	V_61
bar_enable	,	V_41
MV64x60_MPSC2REGS_BASE	,	V_37
MV64x60_PCI_ACC_CNTL_WINDOWS	,	V_44
base	,	V_13
