
My_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006828  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000204  08006938  08006938  00016938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b3c  08006b3c  00020578  2**0
                  CONTENTS
  4 .ARM          00000000  08006b3c  08006b3c  00020578  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006b3c  08006b3c  00020578  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b3c  08006b3c  00016b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b40  08006b40  00016b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000578  20000000  08006b44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d3c  20000578  080070bc  00020578  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200022b4  080070bc  000222b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020578  2**0
                  CONTENTS, READONLY
 12 .debug_info   000198f5  00000000  00000000  000205a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a7d  00000000  00000000  00039e96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001378  00000000  00000000  0003d918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001208  00000000  00000000  0003ec90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bb53  00000000  00000000  0003fe98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016ee4  00000000  00000000  0005b9eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099caf  00000000  00000000  000728cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010c57e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059e0  00000000  00000000  0010c5d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000578 	.word	0x20000578
 800012c:	00000000 	.word	0x00000000
 8000130:	08006920 	.word	0x08006920

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000057c 	.word	0x2000057c
 800014c:	08006920 	.word	0x08006920

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	; (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	; (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	; 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	20000594 	.word	0x20000594
 800017c:	20000648 	.word	0x20000648

08000180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000180:	b5b0      	push	{r4, r5, r7, lr}
 8000182:	b08e      	sub	sp, #56	; 0x38
 8000184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000186:	f001 fdb9 	bl	8001cfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800018a:	f000 f83f 	bl	800020c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800018e:	f000 f905 	bl	800039c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000192:	f000 f8d5 	bl	8000340 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000196:	f000 f895 	bl	80002c4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  OLED_init();
 800019a:	f000 faf7 	bl	800078c <OLED_init>
  LCD_Clear();
 800019e:	f000 fa01 	bl	80005a4 <LCD_Clear>
  HAL_ADC_Start(&hadc1);
 80001a2:	4815      	ldr	r0, [pc, #84]	; (80001f8 <main+0x78>)
 80001a4:	f001 feb4 	bl	8001f10 <HAL_ADC_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80001a8:	4b14      	ldr	r3, [pc, #80]	; (80001fc <main+0x7c>)
 80001aa:	f107 041c 	add.w	r4, r7, #28
 80001ae:	461d      	mov	r5, r3
 80001b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001b4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80001bc:	f107 031c 	add.w	r3, r7, #28
 80001c0:	2100      	movs	r1, #0
 80001c2:	4618      	mov	r0, r3
 80001c4:	f004 f8ea 	bl	800439c <osThreadCreate>
 80001c8:	4603      	mov	r3, r0
 80001ca:	4a0d      	ldr	r2, [pc, #52]	; (8000200 <main+0x80>)
 80001cc:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityNormal, 0, 128);
 80001ce:	4b0d      	ldr	r3, [pc, #52]	; (8000204 <main+0x84>)
 80001d0:	463c      	mov	r4, r7
 80001d2:	461d      	mov	r5, r3
 80001d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001d8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001dc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 80001e0:	463b      	mov	r3, r7
 80001e2:	2100      	movs	r1, #0
 80001e4:	4618      	mov	r0, r3
 80001e6:	f004 f8d9 	bl	800439c <osThreadCreate>
 80001ea:	4603      	mov	r3, r0
 80001ec:	4a06      	ldr	r2, [pc, #24]	; (8000208 <main+0x88>)
 80001ee:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80001f0:	f004 f8cd 	bl	800438e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001f4:	e7fe      	b.n	80001f4 <main+0x74>
 80001f6:	bf00      	nop
 80001f8:	20001a1c 	.word	0x20001a1c
 80001fc:	08006950 	.word	0x08006950
 8000200:	200015ac 	.word	0x200015ac
 8000204:	0800696c 	.word	0x0800696c
 8000208:	20002250 	.word	0x20002250

0800020c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b094      	sub	sp, #80	; 0x50
 8000210:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000212:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000216:	2228      	movs	r2, #40	; 0x28
 8000218:	2100      	movs	r1, #0
 800021a:	4618      	mov	r0, r3
 800021c:	f005 fbcb 	bl	80059b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000220:	f107 0314 	add.w	r3, r7, #20
 8000224:	2200      	movs	r2, #0
 8000226:	601a      	str	r2, [r3, #0]
 8000228:	605a      	str	r2, [r3, #4]
 800022a:	609a      	str	r2, [r3, #8]
 800022c:	60da      	str	r2, [r3, #12]
 800022e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000230:	1d3b      	adds	r3, r7, #4
 8000232:	2200      	movs	r2, #0
 8000234:	601a      	str	r2, [r3, #0]
 8000236:	605a      	str	r2, [r3, #4]
 8000238:	609a      	str	r2, [r3, #8]
 800023a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800023c:	2301      	movs	r3, #1
 800023e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000240:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000244:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000246:	2300      	movs	r3, #0
 8000248:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800024a:	2301      	movs	r3, #1
 800024c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800024e:	2302      	movs	r3, #2
 8000250:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000252:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000256:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000258:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800025c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800025e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000262:	4618      	mov	r0, r3
 8000264:	f003 f86e 	bl	8003344 <HAL_RCC_OscConfig>
 8000268:	4603      	mov	r3, r0
 800026a:	2b00      	cmp	r3, #0
 800026c:	d001      	beq.n	8000272 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800026e:	f000 f949 	bl	8000504 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000272:	230f      	movs	r3, #15
 8000274:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000276:	2302      	movs	r3, #2
 8000278:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800027a:	2300      	movs	r3, #0
 800027c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800027e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000282:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000284:	2300      	movs	r3, #0
 8000286:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000288:	f107 0314 	add.w	r3, r7, #20
 800028c:	2101      	movs	r1, #1
 800028e:	4618      	mov	r0, r3
 8000290:	f003 fad8 	bl	8003844 <HAL_RCC_ClockConfig>
 8000294:	4603      	mov	r3, r0
 8000296:	2b00      	cmp	r3, #0
 8000298:	d001      	beq.n	800029e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800029a:	f000 f933 	bl	8000504 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800029e:	2302      	movs	r3, #2
 80002a0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 80002a2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80002a6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002a8:	1d3b      	adds	r3, r7, #4
 80002aa:	4618      	mov	r0, r3
 80002ac:	f003 fc94 	bl	8003bd8 <HAL_RCCEx_PeriphCLKConfig>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d001      	beq.n	80002ba <SystemClock_Config+0xae>
  {
    Error_Handler();
 80002b6:	f000 f925 	bl	8000504 <Error_Handler>
  }
}
 80002ba:	bf00      	nop
 80002bc:	3750      	adds	r7, #80	; 0x50
 80002be:	46bd      	mov	sp, r7
 80002c0:	bd80      	pop	{r7, pc}
	...

080002c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b084      	sub	sp, #16
 80002c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	2200      	movs	r2, #0
 80002ce:	601a      	str	r2, [r3, #0]
 80002d0:	605a      	str	r2, [r3, #4]
 80002d2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80002d4:	4b18      	ldr	r3, [pc, #96]	; (8000338 <MX_ADC1_Init+0x74>)
 80002d6:	4a19      	ldr	r2, [pc, #100]	; (800033c <MX_ADC1_Init+0x78>)
 80002d8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002da:	4b17      	ldr	r3, [pc, #92]	; (8000338 <MX_ADC1_Init+0x74>)
 80002dc:	2200      	movs	r2, #0
 80002de:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80002e0:	4b15      	ldr	r3, [pc, #84]	; (8000338 <MX_ADC1_Init+0x74>)
 80002e2:	2201      	movs	r2, #1
 80002e4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002e6:	4b14      	ldr	r3, [pc, #80]	; (8000338 <MX_ADC1_Init+0x74>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002ec:	4b12      	ldr	r3, [pc, #72]	; (8000338 <MX_ADC1_Init+0x74>)
 80002ee:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80002f2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002f4:	4b10      	ldr	r3, [pc, #64]	; (8000338 <MX_ADC1_Init+0x74>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80002fa:	4b0f      	ldr	r3, [pc, #60]	; (8000338 <MX_ADC1_Init+0x74>)
 80002fc:	2201      	movs	r2, #1
 80002fe:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000300:	480d      	ldr	r0, [pc, #52]	; (8000338 <MX_ADC1_Init+0x74>)
 8000302:	f001 fd2d 	bl	8001d60 <HAL_ADC_Init>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d001      	beq.n	8000310 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800030c:	f000 f8fa 	bl	8000504 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000310:	2310      	movs	r3, #16
 8000312:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000314:	2301      	movs	r3, #1
 8000316:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000318:	2305      	movs	r3, #5
 800031a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800031c:	1d3b      	adds	r3, r7, #4
 800031e:	4619      	mov	r1, r3
 8000320:	4805      	ldr	r0, [pc, #20]	; (8000338 <MX_ADC1_Init+0x74>)
 8000322:	f001 ffb5 	bl	8002290 <HAL_ADC_ConfigChannel>
 8000326:	4603      	mov	r3, r0
 8000328:	2b00      	cmp	r3, #0
 800032a:	d001      	beq.n	8000330 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800032c:	f000 f8ea 	bl	8000504 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000330:	bf00      	nop
 8000332:	3710      	adds	r7, #16
 8000334:	46bd      	mov	sp, r7
 8000336:	bd80      	pop	{r7, pc}
 8000338:	20001a1c 	.word	0x20001a1c
 800033c:	40012400 	.word	0x40012400

08000340 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000344:	4b12      	ldr	r3, [pc, #72]	; (8000390 <MX_I2C1_Init+0x50>)
 8000346:	4a13      	ldr	r2, [pc, #76]	; (8000394 <MX_I2C1_Init+0x54>)
 8000348:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800034a:	4b11      	ldr	r3, [pc, #68]	; (8000390 <MX_I2C1_Init+0x50>)
 800034c:	4a12      	ldr	r2, [pc, #72]	; (8000398 <MX_I2C1_Init+0x58>)
 800034e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000350:	4b0f      	ldr	r3, [pc, #60]	; (8000390 <MX_I2C1_Init+0x50>)
 8000352:	2200      	movs	r2, #0
 8000354:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000356:	4b0e      	ldr	r3, [pc, #56]	; (8000390 <MX_I2C1_Init+0x50>)
 8000358:	2200      	movs	r2, #0
 800035a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800035c:	4b0c      	ldr	r3, [pc, #48]	; (8000390 <MX_I2C1_Init+0x50>)
 800035e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000362:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000364:	4b0a      	ldr	r3, [pc, #40]	; (8000390 <MX_I2C1_Init+0x50>)
 8000366:	2200      	movs	r2, #0
 8000368:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800036a:	4b09      	ldr	r3, [pc, #36]	; (8000390 <MX_I2C1_Init+0x50>)
 800036c:	2200      	movs	r2, #0
 800036e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000370:	4b07      	ldr	r3, [pc, #28]	; (8000390 <MX_I2C1_Init+0x50>)
 8000372:	2200      	movs	r2, #0
 8000374:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000376:	4b06      	ldr	r3, [pc, #24]	; (8000390 <MX_I2C1_Init+0x50>)
 8000378:	2200      	movs	r2, #0
 800037a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800037c:	4804      	ldr	r0, [pc, #16]	; (8000390 <MX_I2C1_Init+0x50>)
 800037e:	f002 fb97 	bl	8002ab0 <HAL_I2C_Init>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d001      	beq.n	800038c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000388:	f000 f8bc 	bl	8000504 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800038c:	bf00      	nop
 800038e:	bd80      	pop	{r7, pc}
 8000390:	200019c0 	.word	0x200019c0
 8000394:	40005400 	.word	0x40005400
 8000398:	00061a80 	.word	0x00061a80

0800039c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b088      	sub	sp, #32
 80003a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a2:	f107 0310 	add.w	r3, r7, #16
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
 80003ae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003b0:	4b19      	ldr	r3, [pc, #100]	; (8000418 <MX_GPIO_Init+0x7c>)
 80003b2:	699b      	ldr	r3, [r3, #24]
 80003b4:	4a18      	ldr	r2, [pc, #96]	; (8000418 <MX_GPIO_Init+0x7c>)
 80003b6:	f043 0320 	orr.w	r3, r3, #32
 80003ba:	6193      	str	r3, [r2, #24]
 80003bc:	4b16      	ldr	r3, [pc, #88]	; (8000418 <MX_GPIO_Init+0x7c>)
 80003be:	699b      	ldr	r3, [r3, #24]
 80003c0:	f003 0320 	and.w	r3, r3, #32
 80003c4:	60fb      	str	r3, [r7, #12]
 80003c6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003c8:	4b13      	ldr	r3, [pc, #76]	; (8000418 <MX_GPIO_Init+0x7c>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	4a12      	ldr	r2, [pc, #72]	; (8000418 <MX_GPIO_Init+0x7c>)
 80003ce:	f043 0304 	orr.w	r3, r3, #4
 80003d2:	6193      	str	r3, [r2, #24]
 80003d4:	4b10      	ldr	r3, [pc, #64]	; (8000418 <MX_GPIO_Init+0x7c>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	f003 0304 	and.w	r3, r3, #4
 80003dc:	60bb      	str	r3, [r7, #8]
 80003de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003e0:	4b0d      	ldr	r3, [pc, #52]	; (8000418 <MX_GPIO_Init+0x7c>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	4a0c      	ldr	r2, [pc, #48]	; (8000418 <MX_GPIO_Init+0x7c>)
 80003e6:	f043 0308 	orr.w	r3, r3, #8
 80003ea:	6193      	str	r3, [r2, #24]
 80003ec:	4b0a      	ldr	r3, [pc, #40]	; (8000418 <MX_GPIO_Init+0x7c>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	f003 0308 	and.w	r3, r3, #8
 80003f4:	607b      	str	r3, [r7, #4]
 80003f6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 80003f8:	2305      	movs	r3, #5
 80003fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003fc:	2300      	movs	r3, #0
 80003fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000400:	2302      	movs	r3, #2
 8000402:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000404:	f107 0310 	add.w	r3, r7, #16
 8000408:	4619      	mov	r1, r3
 800040a:	4804      	ldr	r0, [pc, #16]	; (800041c <MX_GPIO_Init+0x80>)
 800040c:	f002 f9b4 	bl	8002778 <HAL_GPIO_Init>

}
 8000410:	bf00      	nop
 8000412:	3720      	adds	r7, #32
 8000414:	46bd      	mov	sp, r7
 8000416:	bd80      	pop	{r7, pc}
 8000418:	40021000 	.word	0x40021000
 800041c:	40010800 	.word	0x40010800

08000420 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  if(key_flag_right == 0 && key_flag_left == 0)
 8000428:	4b1e      	ldr	r3, [pc, #120]	; (80004a4 <StartDefaultTask+0x84>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	2b00      	cmp	r3, #0
 800042e:	d134      	bne.n	800049a <StartDefaultTask+0x7a>
 8000430:	4b1d      	ldr	r3, [pc, #116]	; (80004a8 <StartDefaultTask+0x88>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	2b00      	cmp	r3, #0
 8000436:	d130      	bne.n	800049a <StartDefaultTask+0x7a>
	  {
		  if(HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_2) == GPIO_PIN_SET)
 8000438:	2104      	movs	r1, #4
 800043a:	481c      	ldr	r0, [pc, #112]	; (80004ac <StartDefaultTask+0x8c>)
 800043c:	f002 fb20 	bl	8002a80 <HAL_GPIO_ReadPin>
 8000440:	4603      	mov	r3, r0
 8000442:	2b01      	cmp	r3, #1
 8000444:	d111      	bne.n	800046a <StartDefaultTask+0x4a>
		  {
			  while(!(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == GPIO_PIN_RESET))
 8000446:	e002      	b.n	800044e <StartDefaultTask+0x2e>
				  osDelay(1);
 8000448:	2001      	movs	r0, #1
 800044a:	f003 fff3 	bl	8004434 <osDelay>
			  while(!(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == GPIO_PIN_RESET))
 800044e:	2104      	movs	r1, #4
 8000450:	4816      	ldr	r0, [pc, #88]	; (80004ac <StartDefaultTask+0x8c>)
 8000452:	f002 fb15 	bl	8002a80 <HAL_GPIO_ReadPin>
 8000456:	4603      	mov	r3, r0
 8000458:	2b00      	cmp	r3, #0
 800045a:	d1f5      	bne.n	8000448 <StartDefaultTask+0x28>
			  key_flag_right = 1;
 800045c:	4b11      	ldr	r3, [pc, #68]	; (80004a4 <StartDefaultTask+0x84>)
 800045e:	2201      	movs	r2, #1
 8000460:	601a      	str	r2, [r3, #0]
			  key_flag_left = 0;
 8000462:	4b11      	ldr	r3, [pc, #68]	; (80004a8 <StartDefaultTask+0x88>)
 8000464:	2200      	movs	r2, #0
 8000466:	601a      	str	r2, [r3, #0]
 8000468:	e017      	b.n	800049a <StartDefaultTask+0x7a>
		  }
		  else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 800046a:	2101      	movs	r1, #1
 800046c:	480f      	ldr	r0, [pc, #60]	; (80004ac <StartDefaultTask+0x8c>)
 800046e:	f002 fb07 	bl	8002a80 <HAL_GPIO_ReadPin>
 8000472:	4603      	mov	r3, r0
 8000474:	2b01      	cmp	r3, #1
 8000476:	d110      	bne.n	800049a <StartDefaultTask+0x7a>
		  {
			  while(!(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET))
 8000478:	e002      	b.n	8000480 <StartDefaultTask+0x60>
				  osDelay(1);
 800047a:	2001      	movs	r0, #1
 800047c:	f003 ffda 	bl	8004434 <osDelay>
			  while(!(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET))
 8000480:	2101      	movs	r1, #1
 8000482:	480a      	ldr	r0, [pc, #40]	; (80004ac <StartDefaultTask+0x8c>)
 8000484:	f002 fafc 	bl	8002a80 <HAL_GPIO_ReadPin>
 8000488:	4603      	mov	r3, r0
 800048a:	2b00      	cmp	r3, #0
 800048c:	d1f5      	bne.n	800047a <StartDefaultTask+0x5a>
			  key_flag_right = 0;
 800048e:	4b05      	ldr	r3, [pc, #20]	; (80004a4 <StartDefaultTask+0x84>)
 8000490:	2200      	movs	r2, #0
 8000492:	601a      	str	r2, [r3, #0]
			  key_flag_left = 1;
 8000494:	4b04      	ldr	r3, [pc, #16]	; (80004a8 <StartDefaultTask+0x88>)
 8000496:	2201      	movs	r2, #1
 8000498:	601a      	str	r2, [r3, #0]
		  }
	  }
    osDelay(1);
 800049a:	2001      	movs	r0, #1
 800049c:	f003 ffca 	bl	8004434 <osDelay>
	  if(key_flag_right == 0 && key_flag_left == 0)
 80004a0:	e7c2      	b.n	8000428 <StartDefaultTask+0x8>
 80004a2:	bf00      	nop
 80004a4:	200015b0 	.word	0x200015b0
 80004a8:	20001a4c 	.word	0x20001a4c
 80004ac:	40010800 	.word	0x40010800

080004b0 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 80004b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004b2:	b08b      	sub	sp, #44	; 0x2c
 80004b4:	af08      	add	r7, sp, #32
 80004b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	  snake_init(hadc1);
 80004b8:	4e08      	ldr	r6, [pc, #32]	; (80004dc <StartTask02+0x2c>)
 80004ba:	466d      	mov	r5, sp
 80004bc:	f106 0410 	add.w	r4, r6, #16
 80004c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80004c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80004c4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80004c8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80004cc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80004d0:	f000 fe56 	bl	8001180 <snake_init>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80004d4:	2001      	movs	r0, #1
 80004d6:	f003 ffad 	bl	8004434 <osDelay>
 80004da:	e7fb      	b.n	80004d4 <StartTask02+0x24>
 80004dc:	20001a1c 	.word	0x20001a1c

080004e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	4a04      	ldr	r2, [pc, #16]	; (8000500 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80004ee:	4293      	cmp	r3, r2
 80004f0:	d101      	bne.n	80004f6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80004f2:	f001 fc19 	bl	8001d28 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80004f6:	bf00      	nop
 80004f8:	3708      	adds	r7, #8
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	40012c00 	.word	0x40012c00

08000504 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000508:	b672      	cpsid	i
}
 800050a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800050c:	e7fe      	b.n	800050c <Error_Handler+0x8>
	...

08000510 <sendCommand>:


I2C_HandleTypeDef hi2c1;

void sendCommand(uint8_t command_s)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b084      	sub	sp, #16
 8000514:	af02      	add	r7, sp, #8
 8000516:	4603      	mov	r3, r0
 8000518:	71fb      	strb	r3, [r7, #7]
	temp_ssd1306[0] = COMAND;
 800051a:	4b09      	ldr	r3, [pc, #36]	; (8000540 <sendCommand+0x30>)
 800051c:	2200      	movs	r2, #0
 800051e:	701a      	strb	r2, [r3, #0]
	temp_ssd1306[1] = command_s;
 8000520:	4a07      	ldr	r2, [pc, #28]	; (8000540 <sendCommand+0x30>)
 8000522:	79fb      	ldrb	r3, [r7, #7]
 8000524:	7053      	strb	r3, [r2, #1]
	HAL_I2C_Master_Transmit(&hi2c1,OLED_adress,temp_ssd1306,2,100);
 8000526:	2364      	movs	r3, #100	; 0x64
 8000528:	9300      	str	r3, [sp, #0]
 800052a:	2302      	movs	r3, #2
 800052c:	4a04      	ldr	r2, [pc, #16]	; (8000540 <sendCommand+0x30>)
 800052e:	2178      	movs	r1, #120	; 0x78
 8000530:	4804      	ldr	r0, [pc, #16]	; (8000544 <sendCommand+0x34>)
 8000532:	f002 fc01 	bl	8002d38 <HAL_I2C_Master_Transmit>
}
 8000536:	bf00      	nop
 8000538:	3708      	adds	r7, #8
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	20000848 	.word	0x20000848
 8000544:	200019c0 	.word	0x200019c0

08000548 <LCD_Goto>:
	temp_ssd1306[1] = data_s;
	HAL_I2C_Master_Transmit(&hi2c1,OLED_adress,temp_ssd1306,2,100);
}

void LCD_Goto(unsigned char x, unsigned char y)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b082      	sub	sp, #8
 800054c:	af00      	add	r7, sp, #0
 800054e:	4603      	mov	r3, r0
 8000550:	460a      	mov	r2, r1
 8000552:	71fb      	strb	r3, [r7, #7]
 8000554:	4613      	mov	r3, r2
 8000556:	71bb      	strb	r3, [r7, #6]
	LCD_X = x;
 8000558:	4a10      	ldr	r2, [pc, #64]	; (800059c <LCD_Goto+0x54>)
 800055a:	79fb      	ldrb	r3, [r7, #7]
 800055c:	7013      	strb	r3, [r2, #0]
	LCD_Y = y;
 800055e:	4a10      	ldr	r2, [pc, #64]	; (80005a0 <LCD_Goto+0x58>)
 8000560:	79bb      	ldrb	r3, [r7, #6]
 8000562:	7013      	strb	r3, [r2, #0]
	sendCommand(0xB0 + y);
 8000564:	79bb      	ldrb	r3, [r7, #6]
 8000566:	3b50      	subs	r3, #80	; 0x50
 8000568:	b2db      	uxtb	r3, r3
 800056a:	4618      	mov	r0, r3
 800056c:	f7ff ffd0 	bl	8000510 <sendCommand>
	sendCommand((0x02 + x) & 0x0F); //loweR case sendCommand(x & 0xf);
 8000570:	79fb      	ldrb	r3, [r7, #7]
 8000572:	3302      	adds	r3, #2
 8000574:	b2db      	uxtb	r3, r3
 8000576:	f003 030f 	and.w	r3, r3, #15
 800057a:	b2db      	uxtb	r3, r3
 800057c:	4618      	mov	r0, r3
 800057e:	f7ff ffc7 	bl	8000510 <sendCommand>
	sendCommand(0x10 | (x >> 4));//(0x10 | (x >> 4));//4
 8000582:	79fb      	ldrb	r3, [r7, #7]
 8000584:	091b      	lsrs	r3, r3, #4
 8000586:	b2db      	uxtb	r3, r3
 8000588:	f043 0310 	orr.w	r3, r3, #16
 800058c:	b2db      	uxtb	r3, r3
 800058e:	4618      	mov	r0, r3
 8000590:	f7ff ffbe 	bl	8000510 <sendCommand>
}
 8000594:	bf00      	nop
 8000596:	3708      	adds	r7, #8
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	20002254 	.word	0x20002254
 80005a0:	20002255 	.word	0x20002255

080005a4 <LCD_Clear>:

void LCD_Clear(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
	unsigned short i;
	unsigned short x=0;
 80005aa:	2300      	movs	r3, #0
 80005ac:	80bb      	strh	r3, [r7, #4]
	unsigned short y=0;
 80005ae:	2300      	movs	r3, #0
 80005b0:	807b      	strh	r3, [r7, #2]
	LCD_Goto(0,0);
 80005b2:	2100      	movs	r1, #0
 80005b4:	2000      	movs	r0, #0
 80005b6:	f7ff ffc7 	bl	8000548 <LCD_Goto>

	for (i=0; i<(OLED_BUFFERSIZE); i++) //(SSD1306_LCDWIDTH*SSD1306_LCDHEIGHT/8)
 80005ba:	2300      	movs	r3, #0
 80005bc:	80fb      	strh	r3, [r7, #6]
 80005be:	e016      	b.n	80005ee <LCD_Clear+0x4a>
	{
		LCD_Char(' ');
 80005c0:	2020      	movs	r0, #32
 80005c2:	f000 f889 	bl	80006d8 <LCD_Char>
		x ++;
 80005c6:	88bb      	ldrh	r3, [r7, #4]
 80005c8:	3301      	adds	r3, #1
 80005ca:	80bb      	strh	r3, [r7, #4]
		if(x>OLED_WIDTH)
 80005cc:	88bb      	ldrh	r3, [r7, #4]
 80005ce:	2b80      	cmp	r3, #128	; 0x80
 80005d0:	d90a      	bls.n	80005e8 <LCD_Clear+0x44>
		{
			x =0;
 80005d2:	2300      	movs	r3, #0
 80005d4:	80bb      	strh	r3, [r7, #4]
			y++;
 80005d6:	887b      	ldrh	r3, [r7, #2]
 80005d8:	3301      	adds	r3, #1
 80005da:	807b      	strh	r3, [r7, #2]
			LCD_Goto(0,y);
 80005dc:	887b      	ldrh	r3, [r7, #2]
 80005de:	b2db      	uxtb	r3, r3
 80005e0:	4619      	mov	r1, r3
 80005e2:	2000      	movs	r0, #0
 80005e4:	f7ff ffb0 	bl	8000548 <LCD_Goto>
	for (i=0; i<(OLED_BUFFERSIZE); i++) //(SSD1306_LCDWIDTH*SSD1306_LCDHEIGHT/8)
 80005e8:	88fb      	ldrh	r3, [r7, #6]
 80005ea:	3301      	adds	r3, #1
 80005ec:	80fb      	strh	r3, [r7, #6]
 80005ee:	88fb      	ldrh	r3, [r7, #6]
 80005f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80005f4:	d3e4      	bcc.n	80005c0 <LCD_Clear+0x1c>
		}
	}
	LCD_X =OLED_DEFAULT_SPACE;
 80005f6:	4b05      	ldr	r3, [pc, #20]	; (800060c <LCD_Clear+0x68>)
 80005f8:	2205      	movs	r2, #5
 80005fa:	701a      	strb	r2, [r3, #0]
	LCD_Y =0;
 80005fc:	4b04      	ldr	r3, [pc, #16]	; (8000610 <LCD_Clear+0x6c>)
 80005fe:	2200      	movs	r2, #0
 8000600:	701a      	strb	r2, [r3, #0]
}
 8000602:	bf00      	nop
 8000604:	3708      	adds	r7, #8
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	20002254 	.word	0x20002254
 8000610:	20002255 	.word	0x20002255

08000614 <OLED_print_all_screen>:

void OLED_print_all_screen(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b084      	sub	sp, #16
 8000618:	af02      	add	r7, sp, #8
	int i = 0;
 800061a:	2300      	movs	r3, #0
 800061c:	607b      	str	r3, [r7, #4]
	int f ;
	temp_screen[0][0] = 0x40;
 800061e:	4b2c      	ldr	r3, [pc, #176]	; (80006d0 <OLED_print_all_screen+0xbc>)
 8000620:	2240      	movs	r2, #64	; 0x40
 8000622:	701a      	strb	r2, [r3, #0]
	temp_screen[1][0] = 0x40;
 8000624:	4b2a      	ldr	r3, [pc, #168]	; (80006d0 <OLED_print_all_screen+0xbc>)
 8000626:	2240      	movs	r2, #64	; 0x40
 8000628:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
	temp_screen[2][0] = 0x40;
 800062c:	4b28      	ldr	r3, [pc, #160]	; (80006d0 <OLED_print_all_screen+0xbc>)
 800062e:	2240      	movs	r2, #64	; 0x40
 8000630:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
	temp_screen[3][0] = 0x40;
 8000634:	4b26      	ldr	r3, [pc, #152]	; (80006d0 <OLED_print_all_screen+0xbc>)
 8000636:	2240      	movs	r2, #64	; 0x40
 8000638:	f883 2183 	strb.w	r2, [r3, #387]	; 0x183
	temp_screen[4][0] = 0x40;
 800063c:	4b24      	ldr	r3, [pc, #144]	; (80006d0 <OLED_print_all_screen+0xbc>)
 800063e:	2240      	movs	r2, #64	; 0x40
 8000640:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
	temp_screen[5][0] = 0x40;
 8000644:	4b22      	ldr	r3, [pc, #136]	; (80006d0 <OLED_print_all_screen+0xbc>)
 8000646:	2240      	movs	r2, #64	; 0x40
 8000648:	f883 2285 	strb.w	r2, [r3, #645]	; 0x285
	temp_screen[6][0] = 0x40;
 800064c:	4b20      	ldr	r3, [pc, #128]	; (80006d0 <OLED_print_all_screen+0xbc>)
 800064e:	2240      	movs	r2, #64	; 0x40
 8000650:	f883 2306 	strb.w	r2, [r3, #774]	; 0x306
	temp_screen[7][0] = 0x40;
 8000654:	4b1e      	ldr	r3, [pc, #120]	; (80006d0 <OLED_print_all_screen+0xbc>)
 8000656:	2240      	movs	r2, #64	; 0x40
 8000658:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387

	while(i < 8)
 800065c:	e015      	b.n	800068a <OLED_print_all_screen+0x76>
	{
		LCD_Goto(0, i);
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	b2db      	uxtb	r3, r3
 8000662:	4619      	mov	r1, r3
 8000664:	2000      	movs	r0, #0
 8000666:	f7ff ff6f 	bl	8000548 <LCD_Goto>
		HAL_I2C_Master_Transmit(&hi2c1, OLED_adress, temp_screen[i++], 129, 1000);
 800066a:	687a      	ldr	r2, [r7, #4]
 800066c:	1c53      	adds	r3, r2, #1
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	4613      	mov	r3, r2
 8000672:	01db      	lsls	r3, r3, #7
 8000674:	4413      	add	r3, r2
 8000676:	4a16      	ldr	r2, [pc, #88]	; (80006d0 <OLED_print_all_screen+0xbc>)
 8000678:	441a      	add	r2, r3
 800067a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800067e:	9300      	str	r3, [sp, #0]
 8000680:	2381      	movs	r3, #129	; 0x81
 8000682:	2178      	movs	r1, #120	; 0x78
 8000684:	4813      	ldr	r0, [pc, #76]	; (80006d4 <OLED_print_all_screen+0xc0>)
 8000686:	f002 fb57 	bl	8002d38 <HAL_I2C_Master_Transmit>
	while(i < 8)
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2b07      	cmp	r3, #7
 800068e:	dde6      	ble.n	800065e <OLED_print_all_screen+0x4a>
	}
	i = 0;
 8000690:	2300      	movs	r3, #0
 8000692:	607b      	str	r3, [r7, #4]
	while (i < 8)
 8000694:	e014      	b.n	80006c0 <OLED_print_all_screen+0xac>
	{
		f = 0;
 8000696:	2300      	movs	r3, #0
 8000698:	603b      	str	r3, [r7, #0]
		while(f < 129)
 800069a:	e00b      	b.n	80006b4 <OLED_print_all_screen+0xa0>
			temp_screen[i][f++] = 0x00;
 800069c:	683a      	ldr	r2, [r7, #0]
 800069e:	1c53      	adds	r3, r2, #1
 80006a0:	603b      	str	r3, [r7, #0]
 80006a2:	480b      	ldr	r0, [pc, #44]	; (80006d0 <OLED_print_all_screen+0xbc>)
 80006a4:	6879      	ldr	r1, [r7, #4]
 80006a6:	460b      	mov	r3, r1
 80006a8:	01db      	lsls	r3, r3, #7
 80006aa:	440b      	add	r3, r1
 80006ac:	4403      	add	r3, r0
 80006ae:	4413      	add	r3, r2
 80006b0:	2200      	movs	r2, #0
 80006b2:	701a      	strb	r2, [r3, #0]
		while(f < 129)
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	2b80      	cmp	r3, #128	; 0x80
 80006b8:	ddf0      	ble.n	800069c <OLED_print_all_screen+0x88>
		i++;
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	3301      	adds	r3, #1
 80006be:	607b      	str	r3, [r7, #4]
	while (i < 8)
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	2b07      	cmp	r3, #7
 80006c4:	dde7      	ble.n	8000696 <OLED_print_all_screen+0x82>
	}
}
 80006c6:	bf00      	nop
 80006c8:	bf00      	nop
 80006ca:	3708      	adds	r7, #8
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	200015b8 	.word	0x200015b8
 80006d4:	200019c0 	.word	0x200019c0

080006d8 <LCD_Char>:
		i++;
	}
}

void LCD_Char(unsigned int c)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b086      	sub	sp, #24
 80006dc:	af02      	add	r7, sp, #8
 80006de:	6078      	str	r0, [r7, #4]
	unsigned char x = 0;
 80006e0:	2300      	movs	r3, #0
 80006e2:	73fb      	strb	r3, [r7, #15]
	temp_char_ssd1306[0] = 0x40;
 80006e4:	4b1a      	ldr	r3, [pc, #104]	; (8000750 <LCD_Char+0x78>)
 80006e6:	2240      	movs	r2, #64	; 0x40
 80006e8:	701a      	strb	r2, [r3, #0]
	for (x=0; x<5; x++)
 80006ea:	2300      	movs	r3, #0
 80006ec:	73fb      	strb	r3, [r7, #15]
 80006ee:	e00e      	b.n	800070e <LCD_Char+0x36>
	{
		temp_char_ssd1306[x+1] = LCD_Buffer_ssd1306[c*5+x];
 80006f0:	687a      	ldr	r2, [r7, #4]
 80006f2:	4613      	mov	r3, r2
 80006f4:	009b      	lsls	r3, r3, #2
 80006f6:	441a      	add	r2, r3
 80006f8:	7bfb      	ldrb	r3, [r7, #15]
 80006fa:	441a      	add	r2, r3
 80006fc:	7bfb      	ldrb	r3, [r7, #15]
 80006fe:	3301      	adds	r3, #1
 8000700:	4914      	ldr	r1, [pc, #80]	; (8000754 <LCD_Char+0x7c>)
 8000702:	5c89      	ldrb	r1, [r1, r2]
 8000704:	4a12      	ldr	r2, [pc, #72]	; (8000750 <LCD_Char+0x78>)
 8000706:	54d1      	strb	r1, [r2, r3]
	for (x=0; x<5; x++)
 8000708:	7bfb      	ldrb	r3, [r7, #15]
 800070a:	3301      	adds	r3, #1
 800070c:	73fb      	strb	r3, [r7, #15]
 800070e:	7bfb      	ldrb	r3, [r7, #15]
 8000710:	2b04      	cmp	r3, #4
 8000712:	d9ed      	bls.n	80006f0 <LCD_Char+0x18>
	}
	temp_char_ssd1306[6] = 0;
 8000714:	4b0e      	ldr	r3, [pc, #56]	; (8000750 <LCD_Char+0x78>)
 8000716:	2200      	movs	r2, #0
 8000718:	719a      	strb	r2, [r3, #6]
	HAL_I2C_Master_Transmit(&hi2c1, OLED_adress, temp_char_ssd1306, 7,1000);
 800071a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800071e:	9300      	str	r3, [sp, #0]
 8000720:	2307      	movs	r3, #7
 8000722:	4a0b      	ldr	r2, [pc, #44]	; (8000750 <LCD_Char+0x78>)
 8000724:	2178      	movs	r1, #120	; 0x78
 8000726:	480c      	ldr	r0, [pc, #48]	; (8000758 <LCD_Char+0x80>)
 8000728:	f002 fb06 	bl	8002d38 <HAL_I2C_Master_Transmit>

	LCD_X += 8;
 800072c:	4b0b      	ldr	r3, [pc, #44]	; (800075c <LCD_Char+0x84>)
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	3308      	adds	r3, #8
 8000732:	b2da      	uxtb	r2, r3
 8000734:	4b09      	ldr	r3, [pc, #36]	; (800075c <LCD_Char+0x84>)
 8000736:	701a      	strb	r2, [r3, #0]
	if(LCD_X>OLED_WIDTH)
 8000738:	4b08      	ldr	r3, [pc, #32]	; (800075c <LCD_Char+0x84>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	2b80      	cmp	r3, #128	; 0x80
 800073e:	d902      	bls.n	8000746 <LCD_Char+0x6e>
	{
		LCD_X = OLED_DEFAULT_SPACE;
 8000740:	4b06      	ldr	r3, [pc, #24]	; (800075c <LCD_Char+0x84>)
 8000742:	2205      	movs	r2, #5
 8000744:	701a      	strb	r2, [r3, #0]
	}
}
 8000746:	bf00      	nop
 8000748:	3710      	adds	r7, #16
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	2000084c 	.word	0x2000084c
 8000754:	20000000 	.word	0x20000000
 8000758:	200019c0 	.word	0x200019c0
 800075c:	20002254 	.word	0x20002254

08000760 <OLED_string>:


void OLED_string(char *string)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
	while(*string != '\0')
 8000768:	e007      	b.n	800077a <OLED_string+0x1a>
	{
		LCD_Char(*string);
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	4618      	mov	r0, r3
 8000770:	f7ff ffb2 	bl	80006d8 <LCD_Char>
		string++;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	3301      	adds	r3, #1
 8000778:	607b      	str	r3, [r7, #4]
	while(*string != '\0')
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d1f3      	bne.n	800076a <OLED_string+0xa>
	}
}
 8000782:	bf00      	nop
 8000784:	bf00      	nop
 8000786:	3708      	adds	r7, #8
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}

0800078c <OLED_init>:
	}
}


void OLED_init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
		// Turn display off
		sendCommand(OLED_DISPLAYOFF);
 8000790:	20ae      	movs	r0, #174	; 0xae
 8000792:	f7ff febd 	bl	8000510 <sendCommand>

		sendCommand(OLED_SETDISPLAYCLOCKDIV);
 8000796:	20d5      	movs	r0, #213	; 0xd5
 8000798:	f7ff feba 	bl	8000510 <sendCommand>
		sendCommand(0x80);
 800079c:	2080      	movs	r0, #128	; 0x80
 800079e:	f7ff feb7 	bl	8000510 <sendCommand>

		sendCommand(OLED_SETMULTIPLEX);
 80007a2:	20a8      	movs	r0, #168	; 0xa8
 80007a4:	f7ff feb4 	bl	8000510 <sendCommand>
		//sendCommand(0x1F);//128x32
		sendCommand(0x3F);//128x64
 80007a8:	203f      	movs	r0, #63	; 0x3f
 80007aa:	f7ff feb1 	bl	8000510 <sendCommand>

		sendCommand(OLED_SETDISPLAYOFFSET);
 80007ae:	20d3      	movs	r0, #211	; 0xd3
 80007b0:	f7ff feae 	bl	8000510 <sendCommand>
		sendCommand(0x00);
 80007b4:	2000      	movs	r0, #0
 80007b6:	f7ff feab 	bl	8000510 <sendCommand>

		sendCommand(OLED_SETSTARTLINE | 0x00);//0
 80007ba:	2040      	movs	r0, #64	; 0x40
 80007bc:	f7ff fea8 	bl	8000510 <sendCommand>

		// We use internal charge pump
		sendCommand(OLED_CHARGEPUMP);
 80007c0:	208d      	movs	r0, #141	; 0x8d
 80007c2:	f7ff fea5 	bl	8000510 <sendCommand>
		sendCommand(0x14);
 80007c6:	2014      	movs	r0, #20
 80007c8:	f7ff fea2 	bl	8000510 <sendCommand>

		// Horizontal memory mode
		sendCommand(OLED_MEMORYMODE);
 80007cc:	2020      	movs	r0, #32
 80007ce:	f7ff fe9f 	bl	8000510 <sendCommand>
		sendCommand(0x00);
 80007d2:	2000      	movs	r0, #0
 80007d4:	f7ff fe9c 	bl	8000510 <sendCommand>

		sendCommand(OLED_SEGREMAP | 0x1);
 80007d8:	20a1      	movs	r0, #161	; 0xa1
 80007da:	f7ff fe99 	bl	8000510 <sendCommand>

		sendCommand(OLED_COMSCANDEC);
 80007de:	20c8      	movs	r0, #200	; 0xc8
 80007e0:	f7ff fe96 	bl	8000510 <sendCommand>

		sendCommand(OLED_SETCOMPINS);
 80007e4:	20da      	movs	r0, #218	; 0xda
 80007e6:	f7ff fe93 	bl	8000510 <sendCommand>
//		sendCommand(0x02);//128x32
		sendCommand(0x12);//128x64
 80007ea:	2012      	movs	r0, #18
 80007ec:	f7ff fe90 	bl	8000510 <sendCommand>

		// Max contrast
		sendCommand(OLED_SETCONTRAST);
 80007f0:	2081      	movs	r0, #129	; 0x81
 80007f2:	f7ff fe8d 	bl	8000510 <sendCommand>
//		sendCommand(0x0F);//0xCF 15
//		sendCommand(0xCF);//0xCF 207
		sendCommand(0xFA); //250
 80007f6:	20fa      	movs	r0, #250	; 0xfa
 80007f8:	f7ff fe8a 	bl	8000510 <sendCommand>

		sendCommand(OLED_SETPRECHARGE);
 80007fc:	20d9      	movs	r0, #217	; 0xd9
 80007fe:	f7ff fe87 	bl	8000510 <sendCommand>
		sendCommand(0xF1);
 8000802:	20f1      	movs	r0, #241	; 0xf1
 8000804:	f7ff fe84 	bl	8000510 <sendCommand>

		sendCommand(OLED_SETVCOMDETECT);
 8000808:	20db      	movs	r0, #219	; 0xdb
 800080a:	f7ff fe81 	bl	8000510 <sendCommand>
//		sendCommand(0x10);//0x40
		sendCommand(0x40);//0x40
 800080e:	2040      	movs	r0, #64	; 0x40
 8000810:	f7ff fe7e 	bl	8000510 <sendCommand>

		sendCommand(OLED_DISPLAYALLON_RESUME);
 8000814:	20a4      	movs	r0, #164	; 0xa4
 8000816:	f7ff fe7b 	bl	8000510 <sendCommand>

		// Non-inverted display
		sendCommand(OLED_NORMALDISPLAY);
 800081a:	20a6      	movs	r0, #166	; 0xa6
 800081c:	f7ff fe78 	bl	8000510 <sendCommand>

		// Turn display back on
		sendCommand(OLED_DISPLAYON);
 8000820:	20af      	movs	r0, #175	; 0xaf
 8000822:	f7ff fe75 	bl	8000510 <sendCommand>
}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
	...

0800082c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000832:	4b18      	ldr	r3, [pc, #96]	; (8000894 <HAL_MspInit+0x68>)
 8000834:	699b      	ldr	r3, [r3, #24]
 8000836:	4a17      	ldr	r2, [pc, #92]	; (8000894 <HAL_MspInit+0x68>)
 8000838:	f043 0301 	orr.w	r3, r3, #1
 800083c:	6193      	str	r3, [r2, #24]
 800083e:	4b15      	ldr	r3, [pc, #84]	; (8000894 <HAL_MspInit+0x68>)
 8000840:	699b      	ldr	r3, [r3, #24]
 8000842:	f003 0301 	and.w	r3, r3, #1
 8000846:	60bb      	str	r3, [r7, #8]
 8000848:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800084a:	4b12      	ldr	r3, [pc, #72]	; (8000894 <HAL_MspInit+0x68>)
 800084c:	69db      	ldr	r3, [r3, #28]
 800084e:	4a11      	ldr	r2, [pc, #68]	; (8000894 <HAL_MspInit+0x68>)
 8000850:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000854:	61d3      	str	r3, [r2, #28]
 8000856:	4b0f      	ldr	r3, [pc, #60]	; (8000894 <HAL_MspInit+0x68>)
 8000858:	69db      	ldr	r3, [r3, #28]
 800085a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800085e:	607b      	str	r3, [r7, #4]
 8000860:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000862:	2200      	movs	r2, #0
 8000864:	210f      	movs	r1, #15
 8000866:	f06f 0001 	mvn.w	r0, #1
 800086a:	f001 ff5a 	bl	8002722 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800086e:	4b0a      	ldr	r3, [pc, #40]	; (8000898 <HAL_MspInit+0x6c>)
 8000870:	685b      	ldr	r3, [r3, #4]
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000882:	60fb      	str	r3, [r7, #12]
 8000884:	4a04      	ldr	r2, [pc, #16]	; (8000898 <HAL_MspInit+0x6c>)
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800088a:	bf00      	nop
 800088c:	3710      	adds	r7, #16
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40021000 	.word	0x40021000
 8000898:	40010000 	.word	0x40010000

0800089c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800089c:	b480      	push	{r7}
 800089e:	b085      	sub	sp, #20
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a09      	ldr	r2, [pc, #36]	; (80008d0 <HAL_ADC_MspInit+0x34>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d10b      	bne.n	80008c6 <HAL_ADC_MspInit+0x2a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80008ae:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <HAL_ADC_MspInit+0x38>)
 80008b0:	699b      	ldr	r3, [r3, #24]
 80008b2:	4a08      	ldr	r2, [pc, #32]	; (80008d4 <HAL_ADC_MspInit+0x38>)
 80008b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80008b8:	6193      	str	r3, [r2, #24]
 80008ba:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <HAL_ADC_MspInit+0x38>)
 80008bc:	699b      	ldr	r3, [r3, #24]
 80008be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80008c2:	60fb      	str	r3, [r7, #12]
 80008c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80008c6:	bf00      	nop
 80008c8:	3714      	adds	r7, #20
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bc80      	pop	{r7}
 80008ce:	4770      	bx	lr
 80008d0:	40012400 	.word	0x40012400
 80008d4:	40021000 	.word	0x40021000

080008d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08a      	sub	sp, #40	; 0x28
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e0:	f107 0314 	add.w	r3, r7, #20
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	605a      	str	r2, [r3, #4]
 80008ea:	609a      	str	r2, [r3, #8]
 80008ec:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4a1d      	ldr	r2, [pc, #116]	; (8000968 <HAL_I2C_MspInit+0x90>)
 80008f4:	4293      	cmp	r3, r2
 80008f6:	d132      	bne.n	800095e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008f8:	4b1c      	ldr	r3, [pc, #112]	; (800096c <HAL_I2C_MspInit+0x94>)
 80008fa:	699b      	ldr	r3, [r3, #24]
 80008fc:	4a1b      	ldr	r2, [pc, #108]	; (800096c <HAL_I2C_MspInit+0x94>)
 80008fe:	f043 0308 	orr.w	r3, r3, #8
 8000902:	6193      	str	r3, [r2, #24]
 8000904:	4b19      	ldr	r3, [pc, #100]	; (800096c <HAL_I2C_MspInit+0x94>)
 8000906:	699b      	ldr	r3, [r3, #24]
 8000908:	f003 0308 	and.w	r3, r3, #8
 800090c:	613b      	str	r3, [r7, #16]
 800090e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000910:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000914:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000916:	2312      	movs	r3, #18
 8000918:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800091a:	2303      	movs	r3, #3
 800091c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800091e:	f107 0314 	add.w	r3, r7, #20
 8000922:	4619      	mov	r1, r3
 8000924:	4812      	ldr	r0, [pc, #72]	; (8000970 <HAL_I2C_MspInit+0x98>)
 8000926:	f001 ff27 	bl	8002778 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800092a:	4b12      	ldr	r3, [pc, #72]	; (8000974 <HAL_I2C_MspInit+0x9c>)
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	627b      	str	r3, [r7, #36]	; 0x24
 8000930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000932:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000936:	627b      	str	r3, [r7, #36]	; 0x24
 8000938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800093a:	f043 0302 	orr.w	r3, r3, #2
 800093e:	627b      	str	r3, [r7, #36]	; 0x24
 8000940:	4a0c      	ldr	r2, [pc, #48]	; (8000974 <HAL_I2C_MspInit+0x9c>)
 8000942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000944:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000946:	4b09      	ldr	r3, [pc, #36]	; (800096c <HAL_I2C_MspInit+0x94>)
 8000948:	69db      	ldr	r3, [r3, #28]
 800094a:	4a08      	ldr	r2, [pc, #32]	; (800096c <HAL_I2C_MspInit+0x94>)
 800094c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000950:	61d3      	str	r3, [r2, #28]
 8000952:	4b06      	ldr	r3, [pc, #24]	; (800096c <HAL_I2C_MspInit+0x94>)
 8000954:	69db      	ldr	r3, [r3, #28]
 8000956:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800095a:	60fb      	str	r3, [r7, #12]
 800095c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800095e:	bf00      	nop
 8000960:	3728      	adds	r7, #40	; 0x28
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40005400 	.word	0x40005400
 800096c:	40021000 	.word	0x40021000
 8000970:	40010c00 	.word	0x40010c00
 8000974:	40010000 	.word	0x40010000

08000978 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b08c      	sub	sp, #48	; 0x30
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000980:	2300      	movs	r3, #0
 8000982:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000984:	2300      	movs	r3, #0
 8000986:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8000988:	2200      	movs	r2, #0
 800098a:	6879      	ldr	r1, [r7, #4]
 800098c:	2019      	movs	r0, #25
 800098e:	f001 fec8 	bl	8002722 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000992:	2019      	movs	r0, #25
 8000994:	f001 fee1 	bl	800275a <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000998:	4b1e      	ldr	r3, [pc, #120]	; (8000a14 <HAL_InitTick+0x9c>)
 800099a:	699b      	ldr	r3, [r3, #24]
 800099c:	4a1d      	ldr	r2, [pc, #116]	; (8000a14 <HAL_InitTick+0x9c>)
 800099e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80009a2:	6193      	str	r3, [r2, #24]
 80009a4:	4b1b      	ldr	r3, [pc, #108]	; (8000a14 <HAL_InitTick+0x9c>)
 80009a6:	699b      	ldr	r3, [r3, #24]
 80009a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80009ac:	60fb      	str	r3, [r7, #12]
 80009ae:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009b0:	f107 0210 	add.w	r2, r7, #16
 80009b4:	f107 0314 	add.w	r3, r7, #20
 80009b8:	4611      	mov	r1, r2
 80009ba:	4618      	mov	r0, r3
 80009bc:	f003 f8be 	bl	8003b3c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80009c0:	f003 f8a8 	bl	8003b14 <HAL_RCC_GetPCLK2Freq>
 80009c4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009c8:	4a13      	ldr	r2, [pc, #76]	; (8000a18 <HAL_InitTick+0xa0>)
 80009ca:	fba2 2303 	umull	r2, r3, r2, r3
 80009ce:	0c9b      	lsrs	r3, r3, #18
 80009d0:	3b01      	subs	r3, #1
 80009d2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80009d4:	4b11      	ldr	r3, [pc, #68]	; (8000a1c <HAL_InitTick+0xa4>)
 80009d6:	4a12      	ldr	r2, [pc, #72]	; (8000a20 <HAL_InitTick+0xa8>)
 80009d8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80009da:	4b10      	ldr	r3, [pc, #64]	; (8000a1c <HAL_InitTick+0xa4>)
 80009dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009e0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80009e2:	4a0e      	ldr	r2, [pc, #56]	; (8000a1c <HAL_InitTick+0xa4>)
 80009e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009e6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80009e8:	4b0c      	ldr	r3, [pc, #48]	; (8000a1c <HAL_InitTick+0xa4>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ee:	4b0b      	ldr	r3, [pc, #44]	; (8000a1c <HAL_InitTick+0xa4>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80009f4:	4809      	ldr	r0, [pc, #36]	; (8000a1c <HAL_InitTick+0xa4>)
 80009f6:	f003 fa69 	bl	8003ecc <HAL_TIM_Base_Init>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d104      	bne.n	8000a0a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000a00:	4806      	ldr	r0, [pc, #24]	; (8000a1c <HAL_InitTick+0xa4>)
 8000a02:	f003 fabb 	bl	8003f7c <HAL_TIM_Base_Start_IT>
 8000a06:	4603      	mov	r3, r0
 8000a08:	e000      	b.n	8000a0c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000a0a:	2301      	movs	r3, #1
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	3730      	adds	r7, #48	; 0x30
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40021000 	.word	0x40021000
 8000a18:	431bde83 	.word	0x431bde83
 8000a1c:	20002258 	.word	0x20002258
 8000a20:	40012c00 	.word	0x40012c00

08000a24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a28:	e7fe      	b.n	8000a28 <NMI_Handler+0x4>

08000a2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a2a:	b480      	push	{r7}
 8000a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a2e:	e7fe      	b.n	8000a2e <HardFault_Handler+0x4>

08000a30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a34:	e7fe      	b.n	8000a34 <MemManage_Handler+0x4>

08000a36 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a36:	b480      	push	{r7}
 8000a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a3a:	e7fe      	b.n	8000a3a <BusFault_Handler+0x4>

08000a3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a40:	e7fe      	b.n	8000a40 <UsageFault_Handler+0x4>

08000a42 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a42:	b480      	push	{r7}
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a46:	bf00      	nop
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bc80      	pop	{r7}
 8000a4c:	4770      	bx	lr
	...

08000a50 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a54:	4802      	ldr	r0, [pc, #8]	; (8000a60 <TIM1_UP_IRQHandler+0x10>)
 8000a56:	f003 fae3 	bl	8004020 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	20002258 	.word	0x20002258

08000a64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
	return 1;
 8000a68:	2301      	movs	r3, #1
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bc80      	pop	{r7}
 8000a70:	4770      	bx	lr

08000a72 <_kill>:

int _kill(int pid, int sig)
{
 8000a72:	b580      	push	{r7, lr}
 8000a74:	b082      	sub	sp, #8
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
 8000a7a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000a7c:	f004 fe78 	bl	8005770 <__errno>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2216      	movs	r2, #22
 8000a84:	601a      	str	r2, [r3, #0]
	return -1;
 8000a86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}

08000a92 <_exit>:

void _exit (int status)
{
 8000a92:	b580      	push	{r7, lr}
 8000a94:	b082      	sub	sp, #8
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000a9a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000a9e:	6878      	ldr	r0, [r7, #4]
 8000aa0:	f7ff ffe7 	bl	8000a72 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000aa4:	e7fe      	b.n	8000aa4 <_exit+0x12>

08000aa6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b086      	sub	sp, #24
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	60f8      	str	r0, [r7, #12]
 8000aae:	60b9      	str	r1, [r7, #8]
 8000ab0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	617b      	str	r3, [r7, #20]
 8000ab6:	e00a      	b.n	8000ace <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000ab8:	f3af 8000 	nop.w
 8000abc:	4601      	mov	r1, r0
 8000abe:	68bb      	ldr	r3, [r7, #8]
 8000ac0:	1c5a      	adds	r2, r3, #1
 8000ac2:	60ba      	str	r2, [r7, #8]
 8000ac4:	b2ca      	uxtb	r2, r1
 8000ac6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	3301      	adds	r3, #1
 8000acc:	617b      	str	r3, [r7, #20]
 8000ace:	697a      	ldr	r2, [r7, #20]
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	429a      	cmp	r2, r3
 8000ad4:	dbf0      	blt.n	8000ab8 <_read+0x12>
	}

return len;
 8000ad6:	687b      	ldr	r3, [r7, #4]
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3718      	adds	r7, #24
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}

08000ae0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b086      	sub	sp, #24
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	60f8      	str	r0, [r7, #12]
 8000ae8:	60b9      	str	r1, [r7, #8]
 8000aea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aec:	2300      	movs	r3, #0
 8000aee:	617b      	str	r3, [r7, #20]
 8000af0:	e009      	b.n	8000b06 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000af2:	68bb      	ldr	r3, [r7, #8]
 8000af4:	1c5a      	adds	r2, r3, #1
 8000af6:	60ba      	str	r2, [r7, #8]
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	4618      	mov	r0, r3
 8000afc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	3301      	adds	r3, #1
 8000b04:	617b      	str	r3, [r7, #20]
 8000b06:	697a      	ldr	r2, [r7, #20]
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	429a      	cmp	r2, r3
 8000b0c:	dbf1      	blt.n	8000af2 <_write+0x12>
	}
	return len;
 8000b0e:	687b      	ldr	r3, [r7, #4]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3718      	adds	r7, #24
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <_close>:

int _close(int file)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
	return -1;
 8000b20:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	370c      	adds	r7, #12
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bc80      	pop	{r7}
 8000b2c:	4770      	bx	lr

08000b2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	b083      	sub	sp, #12
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
 8000b36:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b3e:	605a      	str	r2, [r3, #4]
	return 0;
 8000b40:	2300      	movs	r3, #0
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr

08000b4c <_isatty>:

int _isatty(int file)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
	return 1;
 8000b54:	2301      	movs	r3, #1
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc80      	pop	{r7}
 8000b5e:	4770      	bx	lr

08000b60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b085      	sub	sp, #20
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	60f8      	str	r0, [r7, #12]
 8000b68:	60b9      	str	r1, [r7, #8]
 8000b6a:	607a      	str	r2, [r7, #4]
	return 0;
 8000b6c:	2300      	movs	r3, #0
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3714      	adds	r7, #20
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bc80      	pop	{r7}
 8000b76:	4770      	bx	lr

08000b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b80:	4a14      	ldr	r2, [pc, #80]	; (8000bd4 <_sbrk+0x5c>)
 8000b82:	4b15      	ldr	r3, [pc, #84]	; (8000bd8 <_sbrk+0x60>)
 8000b84:	1ad3      	subs	r3, r2, r3
 8000b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b8c:	4b13      	ldr	r3, [pc, #76]	; (8000bdc <_sbrk+0x64>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d102      	bne.n	8000b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b94:	4b11      	ldr	r3, [pc, #68]	; (8000bdc <_sbrk+0x64>)
 8000b96:	4a12      	ldr	r2, [pc, #72]	; (8000be0 <_sbrk+0x68>)
 8000b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b9a:	4b10      	ldr	r3, [pc, #64]	; (8000bdc <_sbrk+0x64>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	d207      	bcs.n	8000bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ba8:	f004 fde2 	bl	8005770 <__errno>
 8000bac:	4603      	mov	r3, r0
 8000bae:	220c      	movs	r2, #12
 8000bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bb2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bb6:	e009      	b.n	8000bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bb8:	4b08      	ldr	r3, [pc, #32]	; (8000bdc <_sbrk+0x64>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bbe:	4b07      	ldr	r3, [pc, #28]	; (8000bdc <_sbrk+0x64>)
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4413      	add	r3, r2
 8000bc6:	4a05      	ldr	r2, [pc, #20]	; (8000bdc <_sbrk+0x64>)
 8000bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bca:	68fb      	ldr	r3, [r7, #12]
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3718      	adds	r7, #24
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20005000 	.word	0x20005000
 8000bd8:	00000400 	.word	0x00000400
 8000bdc:	20000854 	.word	0x20000854
 8000be0:	200022b8 	.word	0x200022b8

08000be4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bc80      	pop	{r7}
 8000bee:	4770      	bx	lr

08000bf0 <y_pixel_bit_return>:

uint32_t snake_len = 8;
uint32_t init_flag = 0;

uint8_t y_pixel_bit_return(uint32_t y, uint32_t fl)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b085      	sub	sp, #20
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
 8000bf8:	6039      	str	r1, [r7, #0]
	uint32_t ost;
	ost = y % 4;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	f003 0303 	and.w	r3, r3, #3
 8000c00:	60fb      	str	r3, [r7, #12]

	if(ost == 0)
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d106      	bne.n	8000c16 <y_pixel_bit_return+0x26>
		return(fl == 0 ? 0x02 : 0x01);
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d101      	bne.n	8000c12 <y_pixel_bit_return+0x22>
 8000c0e:	2302      	movs	r3, #2
 8000c10:	e020      	b.n	8000c54 <y_pixel_bit_return+0x64>
 8000c12:	2301      	movs	r3, #1
 8000c14:	e01e      	b.n	8000c54 <y_pixel_bit_return+0x64>
	else if(ost == 1)
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d106      	bne.n	8000c2a <y_pixel_bit_return+0x3a>
		return(fl == 0 ? 0x08 : 0x04);
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d101      	bne.n	8000c26 <y_pixel_bit_return+0x36>
 8000c22:	2308      	movs	r3, #8
 8000c24:	e016      	b.n	8000c54 <y_pixel_bit_return+0x64>
 8000c26:	2304      	movs	r3, #4
 8000c28:	e014      	b.n	8000c54 <y_pixel_bit_return+0x64>
	else if(ost == 2)
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	2b02      	cmp	r3, #2
 8000c2e:	d106      	bne.n	8000c3e <y_pixel_bit_return+0x4e>
		return(fl == 0 ? 0x20 : 0x10);
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d101      	bne.n	8000c3a <y_pixel_bit_return+0x4a>
 8000c36:	2320      	movs	r3, #32
 8000c38:	e00c      	b.n	8000c54 <y_pixel_bit_return+0x64>
 8000c3a:	2310      	movs	r3, #16
 8000c3c:	e00a      	b.n	8000c54 <y_pixel_bit_return+0x64>
	else if(ost == 3)
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	2b03      	cmp	r3, #3
 8000c42:	d106      	bne.n	8000c52 <y_pixel_bit_return+0x62>
		return(fl == 0 ? 0x80 : 0x40);
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d101      	bne.n	8000c4e <y_pixel_bit_return+0x5e>
 8000c4a:	2380      	movs	r3, #128	; 0x80
 8000c4c:	e002      	b.n	8000c54 <y_pixel_bit_return+0x64>
 8000c4e:	2340      	movs	r3, #64	; 0x40
 8000c50:	e000      	b.n	8000c54 <y_pixel_bit_return+0x64>
	return 0;
 8000c52:	2300      	movs	r3, #0
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3714      	adds	r7, #20
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bc80      	pop	{r7}
 8000c5c:	4770      	bx	lr
	...

08000c60 <game_over>:

void game_over(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
	LCD_Clear();
 8000c64:	f7ff fc9e 	bl	80005a4 <LCD_Clear>
	LCD_Goto(40, 2);
 8000c68:	2102      	movs	r1, #2
 8000c6a:	2028      	movs	r0, #40	; 0x28
 8000c6c:	f7ff fc6c 	bl	8000548 <LCD_Goto>
	OLED_string("GAME OVER");
 8000c70:	4809      	ldr	r0, [pc, #36]	; (8000c98 <game_over+0x38>)
 8000c72:	f7ff fd75 	bl	8000760 <OLED_string>
	LCD_Goto(32, 4);
 8000c76:	2104      	movs	r1, #4
 8000c78:	2020      	movs	r0, #32
 8000c7a:	f7ff fc65 	bl	8000548 <LCD_Goto>
	OLED_string("PLEASE PUSH");
 8000c7e:	4807      	ldr	r0, [pc, #28]	; (8000c9c <game_over+0x3c>)
 8000c80:	f7ff fd6e 	bl	8000760 <OLED_string>
	LCD_Goto(32, 6);
 8000c84:	2106      	movs	r1, #6
 8000c86:	2020      	movs	r0, #32
 8000c88:	f7ff fc5e 	bl	8000548 <LCD_Goto>
	OLED_string("RESRT on STM");
 8000c8c:	4804      	ldr	r0, [pc, #16]	; (8000ca0 <game_over+0x40>)
 8000c8e:	f7ff fd67 	bl	8000760 <OLED_string>

}
 8000c92:	bf00      	nop
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	08006988 	.word	0x08006988
 8000c9c:	08006994 	.word	0x08006994
 8000ca0:	080069a0 	.word	0x080069a0

08000ca4 <snake_screen_print>:

void snake_screen_print()
{
 8000ca4:	b590      	push	{r4, r7, lr}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
	uint32_t y = 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	607b      	str	r3, [r7, #4]
	uint32_t x;

	while(y < OLED_HEIGHT / 8)
 8000cae:	e014      	b.n	8000cda <snake_screen_print+0x36>
	{
		x = 0;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	603b      	str	r3, [r7, #0]
		while(x < OLED_WIDTH + 1)
 8000cb4:	e00b      	b.n	8000cce <snake_screen_print+0x2a>
			temp_screen[y][x++] = '\0';
 8000cb6:	683a      	ldr	r2, [r7, #0]
 8000cb8:	1c53      	adds	r3, r2, #1
 8000cba:	603b      	str	r3, [r7, #0]
 8000cbc:	489b      	ldr	r0, [pc, #620]	; (8000f2c <snake_screen_print+0x288>)
 8000cbe:	6879      	ldr	r1, [r7, #4]
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	01db      	lsls	r3, r3, #7
 8000cc4:	440b      	add	r3, r1
 8000cc6:	4403      	add	r3, r0
 8000cc8:	4413      	add	r3, r2
 8000cca:	2200      	movs	r2, #0
 8000ccc:	701a      	strb	r2, [r3, #0]
		while(x < OLED_WIDTH + 1)
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	2b80      	cmp	r3, #128	; 0x80
 8000cd2:	d9f0      	bls.n	8000cb6 <snake_screen_print+0x12>
		y++;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	607b      	str	r3, [r7, #4]
	while(y < OLED_HEIGHT / 8)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2b07      	cmp	r3, #7
 8000cde:	d9e7      	bls.n	8000cb0 <snake_screen_print+0xc>
	}
	y = 0;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	607b      	str	r3, [r7, #4]
	while(y < OLED_HEIGHT / 2) // 32
 8000ce4:	e118      	b.n	8000f18 <snake_screen_print+0x274>
	{
		x = 0;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	603b      	str	r3, [r7, #0]
		while(x < OLED_WIDTH / 2) // 64
 8000cea:	e10e      	b.n	8000f0a <snake_screen_print+0x266>
		{
			if(snake_vector[y][x] == 'R' || snake_vector[y][x] == 'U' || snake_vector[y][x] == 'D' || snake_vector[y][x] == 'L'
 8000cec:	4a90      	ldr	r2, [pc, #576]	; (8000f30 <snake_screen_print+0x28c>)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	019b      	lsls	r3, r3, #6
 8000cf2:	441a      	add	r2, r3
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	4413      	add	r3, r2
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	2b52      	cmp	r3, #82	; 0x52
 8000cfc:	d03e      	beq.n	8000d7c <snake_screen_print+0xd8>
 8000cfe:	4a8c      	ldr	r2, [pc, #560]	; (8000f30 <snake_screen_print+0x28c>)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	019b      	lsls	r3, r3, #6
 8000d04:	441a      	add	r2, r3
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	4413      	add	r3, r2
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	2b55      	cmp	r3, #85	; 0x55
 8000d0e:	d035      	beq.n	8000d7c <snake_screen_print+0xd8>
 8000d10:	4a87      	ldr	r2, [pc, #540]	; (8000f30 <snake_screen_print+0x28c>)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	019b      	lsls	r3, r3, #6
 8000d16:	441a      	add	r2, r3
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	4413      	add	r3, r2
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b44      	cmp	r3, #68	; 0x44
 8000d20:	d02c      	beq.n	8000d7c <snake_screen_print+0xd8>
 8000d22:	4a83      	ldr	r2, [pc, #524]	; (8000f30 <snake_screen_print+0x28c>)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	019b      	lsls	r3, r3, #6
 8000d28:	441a      	add	r2, r3
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	4413      	add	r3, r2
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2b4c      	cmp	r3, #76	; 0x4c
 8000d32:	d023      	beq.n	8000d7c <snake_screen_print+0xd8>
				|| snake_vector[y][x] == 'r' || snake_vector[y][x] == 'u' || snake_vector[y][x] == 'd' || snake_vector[y][x] == 'l'	)
 8000d34:	4a7e      	ldr	r2, [pc, #504]	; (8000f30 <snake_screen_print+0x28c>)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	019b      	lsls	r3, r3, #6
 8000d3a:	441a      	add	r2, r3
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	4413      	add	r3, r2
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	2b72      	cmp	r3, #114	; 0x72
 8000d44:	d01a      	beq.n	8000d7c <snake_screen_print+0xd8>
 8000d46:	4a7a      	ldr	r2, [pc, #488]	; (8000f30 <snake_screen_print+0x28c>)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	019b      	lsls	r3, r3, #6
 8000d4c:	441a      	add	r2, r3
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	4413      	add	r3, r2
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	2b75      	cmp	r3, #117	; 0x75
 8000d56:	d011      	beq.n	8000d7c <snake_screen_print+0xd8>
 8000d58:	4a75      	ldr	r2, [pc, #468]	; (8000f30 <snake_screen_print+0x28c>)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	019b      	lsls	r3, r3, #6
 8000d5e:	441a      	add	r2, r3
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	4413      	add	r3, r2
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	2b64      	cmp	r3, #100	; 0x64
 8000d68:	d008      	beq.n	8000d7c <snake_screen_print+0xd8>
 8000d6a:	4a71      	ldr	r2, [pc, #452]	; (8000f30 <snake_screen_print+0x28c>)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	019b      	lsls	r3, r3, #6
 8000d70:	441a      	add	r2, r3
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	4413      	add	r3, r2
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	2b6c      	cmp	r3, #108	; 0x6c
 8000d7a:	d13e      	bne.n	8000dfa <snake_screen_print+0x156>
			{
				temp_screen[y / 4][x * 2 + 1] |= y_pixel_bit_return(y, 0);
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f7ff ff36 	bl	8000bf0 <y_pixel_bit_return>
 8000d84:	4603      	mov	r3, r0
 8000d86:	461c      	mov	r4, r3
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	089a      	lsrs	r2, r3, #2
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	005b      	lsls	r3, r3, #1
 8000d90:	1c59      	adds	r1, r3, #1
 8000d92:	4866      	ldr	r0, [pc, #408]	; (8000f2c <snake_screen_print+0x288>)
 8000d94:	4613      	mov	r3, r2
 8000d96:	01db      	lsls	r3, r3, #7
 8000d98:	4413      	add	r3, r2
 8000d9a:	4403      	add	r3, r0
 8000d9c:	440b      	add	r3, r1
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	6839      	ldr	r1, [r7, #0]
 8000da2:	0049      	lsls	r1, r1, #1
 8000da4:	3101      	adds	r1, #1
 8000da6:	4323      	orrs	r3, r4
 8000da8:	b2dc      	uxtb	r4, r3
 8000daa:	4860      	ldr	r0, [pc, #384]	; (8000f2c <snake_screen_print+0x288>)
 8000dac:	4613      	mov	r3, r2
 8000dae:	01db      	lsls	r3, r3, #7
 8000db0:	4413      	add	r3, r2
 8000db2:	4403      	add	r3, r0
 8000db4:	440b      	add	r3, r1
 8000db6:	4622      	mov	r2, r4
 8000db8:	701a      	strb	r2, [r3, #0]
				temp_screen[y / 4][x * 2 + 2] |= y_pixel_bit_return(y, 1);
 8000dba:	2101      	movs	r1, #1
 8000dbc:	6878      	ldr	r0, [r7, #4]
 8000dbe:	f7ff ff17 	bl	8000bf0 <y_pixel_bit_return>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	461c      	mov	r4, r3
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	089a      	lsrs	r2, r3, #2
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	3301      	adds	r3, #1
 8000dce:	0059      	lsls	r1, r3, #1
 8000dd0:	4856      	ldr	r0, [pc, #344]	; (8000f2c <snake_screen_print+0x288>)
 8000dd2:	4613      	mov	r3, r2
 8000dd4:	01db      	lsls	r3, r3, #7
 8000dd6:	4413      	add	r3, r2
 8000dd8:	4403      	add	r3, r0
 8000dda:	440b      	add	r3, r1
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	6839      	ldr	r1, [r7, #0]
 8000de0:	3101      	adds	r1, #1
 8000de2:	0049      	lsls	r1, r1, #1
 8000de4:	4323      	orrs	r3, r4
 8000de6:	b2dc      	uxtb	r4, r3
 8000de8:	4850      	ldr	r0, [pc, #320]	; (8000f2c <snake_screen_print+0x288>)
 8000dea:	4613      	mov	r3, r2
 8000dec:	01db      	lsls	r3, r3, #7
 8000dee:	4413      	add	r3, r2
 8000df0:	4403      	add	r3, r0
 8000df2:	440b      	add	r3, r1
 8000df4:	4622      	mov	r2, r4
 8000df6:	701a      	strb	r2, [r3, #0]
 8000df8:	e084      	b.n	8000f04 <snake_screen_print+0x260>
			}
			else if(snake_vector[y][x])
 8000dfa:	4a4d      	ldr	r2, [pc, #308]	; (8000f30 <snake_screen_print+0x28c>)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	019b      	lsls	r3, r3, #6
 8000e00:	441a      	add	r2, r3
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	4413      	add	r3, r2
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d07b      	beq.n	8000f04 <snake_screen_print+0x260>
			{
				temp_screen[y / 4][x * 2 + 1] |= y_pixel_bit_return(y, 0);
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	6878      	ldr	r0, [r7, #4]
 8000e10:	f7ff feee 	bl	8000bf0 <y_pixel_bit_return>
 8000e14:	4603      	mov	r3, r0
 8000e16:	461c      	mov	r4, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	089a      	lsrs	r2, r3, #2
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	005b      	lsls	r3, r3, #1
 8000e20:	1c59      	adds	r1, r3, #1
 8000e22:	4842      	ldr	r0, [pc, #264]	; (8000f2c <snake_screen_print+0x288>)
 8000e24:	4613      	mov	r3, r2
 8000e26:	01db      	lsls	r3, r3, #7
 8000e28:	4413      	add	r3, r2
 8000e2a:	4403      	add	r3, r0
 8000e2c:	440b      	add	r3, r1
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	6839      	ldr	r1, [r7, #0]
 8000e32:	0049      	lsls	r1, r1, #1
 8000e34:	3101      	adds	r1, #1
 8000e36:	4323      	orrs	r3, r4
 8000e38:	b2dc      	uxtb	r4, r3
 8000e3a:	483c      	ldr	r0, [pc, #240]	; (8000f2c <snake_screen_print+0x288>)
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	01db      	lsls	r3, r3, #7
 8000e40:	4413      	add	r3, r2
 8000e42:	4403      	add	r3, r0
 8000e44:	440b      	add	r3, r1
 8000e46:	4622      	mov	r2, r4
 8000e48:	701a      	strb	r2, [r3, #0]
				temp_screen[y / 4][x * 2 + 2] |= y_pixel_bit_return(y, 1);
 8000e4a:	2101      	movs	r1, #1
 8000e4c:	6878      	ldr	r0, [r7, #4]
 8000e4e:	f7ff fecf 	bl	8000bf0 <y_pixel_bit_return>
 8000e52:	4603      	mov	r3, r0
 8000e54:	461c      	mov	r4, r3
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	089a      	lsrs	r2, r3, #2
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	0059      	lsls	r1, r3, #1
 8000e60:	4832      	ldr	r0, [pc, #200]	; (8000f2c <snake_screen_print+0x288>)
 8000e62:	4613      	mov	r3, r2
 8000e64:	01db      	lsls	r3, r3, #7
 8000e66:	4413      	add	r3, r2
 8000e68:	4403      	add	r3, r0
 8000e6a:	440b      	add	r3, r1
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	6839      	ldr	r1, [r7, #0]
 8000e70:	3101      	adds	r1, #1
 8000e72:	0049      	lsls	r1, r1, #1
 8000e74:	4323      	orrs	r3, r4
 8000e76:	b2dc      	uxtb	r4, r3
 8000e78:	482c      	ldr	r0, [pc, #176]	; (8000f2c <snake_screen_print+0x288>)
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	01db      	lsls	r3, r3, #7
 8000e7e:	4413      	add	r3, r2
 8000e80:	4403      	add	r3, r0
 8000e82:	440b      	add	r3, r1
 8000e84:	4622      	mov	r2, r4
 8000e86:	701a      	strb	r2, [r3, #0]
				temp_screen[y / 4][x * 2 + 1] |= y_pixel_bit_return(y, 1);
 8000e88:	2101      	movs	r1, #1
 8000e8a:	6878      	ldr	r0, [r7, #4]
 8000e8c:	f7ff feb0 	bl	8000bf0 <y_pixel_bit_return>
 8000e90:	4603      	mov	r3, r0
 8000e92:	461c      	mov	r4, r3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	089a      	lsrs	r2, r3, #2
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	005b      	lsls	r3, r3, #1
 8000e9c:	1c59      	adds	r1, r3, #1
 8000e9e:	4823      	ldr	r0, [pc, #140]	; (8000f2c <snake_screen_print+0x288>)
 8000ea0:	4613      	mov	r3, r2
 8000ea2:	01db      	lsls	r3, r3, #7
 8000ea4:	4413      	add	r3, r2
 8000ea6:	4403      	add	r3, r0
 8000ea8:	440b      	add	r3, r1
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	6839      	ldr	r1, [r7, #0]
 8000eae:	0049      	lsls	r1, r1, #1
 8000eb0:	3101      	adds	r1, #1
 8000eb2:	4323      	orrs	r3, r4
 8000eb4:	b2dc      	uxtb	r4, r3
 8000eb6:	481d      	ldr	r0, [pc, #116]	; (8000f2c <snake_screen_print+0x288>)
 8000eb8:	4613      	mov	r3, r2
 8000eba:	01db      	lsls	r3, r3, #7
 8000ebc:	4413      	add	r3, r2
 8000ebe:	4403      	add	r3, r0
 8000ec0:	440b      	add	r3, r1
 8000ec2:	4622      	mov	r2, r4
 8000ec4:	701a      	strb	r2, [r3, #0]
				temp_screen[y / 4][x * 2 + 2] |= y_pixel_bit_return(y, 0);
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	6878      	ldr	r0, [r7, #4]
 8000eca:	f7ff fe91 	bl	8000bf0 <y_pixel_bit_return>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	461c      	mov	r4, r3
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	089a      	lsrs	r2, r3, #2
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	0059      	lsls	r1, r3, #1
 8000edc:	4813      	ldr	r0, [pc, #76]	; (8000f2c <snake_screen_print+0x288>)
 8000ede:	4613      	mov	r3, r2
 8000ee0:	01db      	lsls	r3, r3, #7
 8000ee2:	4413      	add	r3, r2
 8000ee4:	4403      	add	r3, r0
 8000ee6:	440b      	add	r3, r1
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	6839      	ldr	r1, [r7, #0]
 8000eec:	3101      	adds	r1, #1
 8000eee:	0049      	lsls	r1, r1, #1
 8000ef0:	4323      	orrs	r3, r4
 8000ef2:	b2dc      	uxtb	r4, r3
 8000ef4:	480d      	ldr	r0, [pc, #52]	; (8000f2c <snake_screen_print+0x288>)
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	01db      	lsls	r3, r3, #7
 8000efa:	4413      	add	r3, r2
 8000efc:	4403      	add	r3, r0
 8000efe:	440b      	add	r3, r1
 8000f00:	4622      	mov	r2, r4
 8000f02:	701a      	strb	r2, [r3, #0]
			}
			x++;
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	3301      	adds	r3, #1
 8000f08:	603b      	str	r3, [r7, #0]
		while(x < OLED_WIDTH / 2) // 64
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	2b3f      	cmp	r3, #63	; 0x3f
 8000f0e:	f67f aeed 	bls.w	8000cec <snake_screen_print+0x48>
		}
		y++;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	3301      	adds	r3, #1
 8000f16:	607b      	str	r3, [r7, #4]
	while(y < OLED_HEIGHT / 2) // 32
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2b1f      	cmp	r3, #31
 8000f1c:	f67f aee3 	bls.w	8000ce6 <snake_screen_print+0x42>
	}
	OLED_print_all_screen();
 8000f20:	f7ff fb78 	bl	8000614 <OLED_print_all_screen>
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd90      	pop	{r4, r7, pc}
 8000f2c:	200015b8 	.word	0x200015b8
 8000f30:	20001a50 	.word	0x20001a50

08000f34 <snake_move>:

void snake_move()
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
	uint32_t y = 0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60fb      	str	r3, [r7, #12]
	uint32_t x;
	uint32_t tail_fl = 0;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	607b      	str	r3, [r7, #4]
	uint32_t head_fl = 0;
 8000f42:	2300      	movs	r3, #0
 8000f44:	603b      	str	r3, [r7, #0]

	while(y < OLED_HEIGHT / 2) // 32
 8000f46:	e10c      	b.n	8001162 <snake_move+0x22e>
	{
		x = 0;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	60bb      	str	r3, [r7, #8]
		while(x < OLED_WIDTH / 2) // 64
 8000f4c:	e102      	b.n	8001154 <snake_move+0x220>
		{
			if(!tail_fl && (snake_vector[y][x] == 'r' || snake_vector[y][x] == 'd' ||
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d12a      	bne.n	8000faa <snake_move+0x76>
 8000f54:	4a87      	ldr	r2, [pc, #540]	; (8001174 <snake_move+0x240>)
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	019b      	lsls	r3, r3, #6
 8000f5a:	441a      	add	r2, r3
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	4413      	add	r3, r2
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b72      	cmp	r3, #114	; 0x72
 8000f64:	d01a      	beq.n	8000f9c <snake_move+0x68>
 8000f66:	4a83      	ldr	r2, [pc, #524]	; (8001174 <snake_move+0x240>)
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	019b      	lsls	r3, r3, #6
 8000f6c:	441a      	add	r2, r3
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	4413      	add	r3, r2
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	2b64      	cmp	r3, #100	; 0x64
 8000f76:	d011      	beq.n	8000f9c <snake_move+0x68>
					snake_vector[y][x] == 'l' || snake_vector[y][x] == 'u'))
 8000f78:	4a7e      	ldr	r2, [pc, #504]	; (8001174 <snake_move+0x240>)
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	019b      	lsls	r3, r3, #6
 8000f7e:	441a      	add	r2, r3
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	4413      	add	r3, r2
 8000f84:	781b      	ldrb	r3, [r3, #0]
			if(!tail_fl && (snake_vector[y][x] == 'r' || snake_vector[y][x] == 'd' ||
 8000f86:	2b6c      	cmp	r3, #108	; 0x6c
 8000f88:	d008      	beq.n	8000f9c <snake_move+0x68>
					snake_vector[y][x] == 'l' || snake_vector[y][x] == 'u'))
 8000f8a:	4a7a      	ldr	r2, [pc, #488]	; (8001174 <snake_move+0x240>)
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	019b      	lsls	r3, r3, #6
 8000f90:	441a      	add	r2, r3
 8000f92:	68bb      	ldr	r3, [r7, #8]
 8000f94:	4413      	add	r3, r2
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	2b75      	cmp	r3, #117	; 0x75
 8000f9a:	d106      	bne.n	8000faa <snake_move+0x76>
			{
				tail_fl = 1;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	607b      	str	r3, [r7, #4]
				tail_move(x, y);
 8000fa0:	68f9      	ldr	r1, [r7, #12]
 8000fa2:	68b8      	ldr	r0, [r7, #8]
 8000fa4:	f000 f9e8 	bl	8001378 <tail_move>
 8000fa8:	e0cb      	b.n	8001142 <snake_move+0x20e>
			}
			else if(!head_fl && (snake_vector[y][x] == '0' || snake_vector[y][x] == '3' ||
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	f040 80c8 	bne.w	8001142 <snake_move+0x20e>
 8000fb2:	4a70      	ldr	r2, [pc, #448]	; (8001174 <snake_move+0x240>)
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	019b      	lsls	r3, r3, #6
 8000fb8:	441a      	add	r2, r3
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b30      	cmp	r3, #48	; 0x30
 8000fc2:	d01b      	beq.n	8000ffc <snake_move+0xc8>
 8000fc4:	4a6b      	ldr	r2, [pc, #428]	; (8001174 <snake_move+0x240>)
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	019b      	lsls	r3, r3, #6
 8000fca:	441a      	add	r2, r3
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	4413      	add	r3, r2
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	2b33      	cmp	r3, #51	; 0x33
 8000fd4:	d012      	beq.n	8000ffc <snake_move+0xc8>
					snake_vector[y][x] == '6' || snake_vector[y][x] == '9'))
 8000fd6:	4a67      	ldr	r2, [pc, #412]	; (8001174 <snake_move+0x240>)
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	019b      	lsls	r3, r3, #6
 8000fdc:	441a      	add	r2, r3
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	781b      	ldrb	r3, [r3, #0]
			else if(!head_fl && (snake_vector[y][x] == '0' || snake_vector[y][x] == '3' ||
 8000fe4:	2b36      	cmp	r3, #54	; 0x36
 8000fe6:	d009      	beq.n	8000ffc <snake_move+0xc8>
					snake_vector[y][x] == '6' || snake_vector[y][x] == '9'))
 8000fe8:	4a62      	ldr	r2, [pc, #392]	; (8001174 <snake_move+0x240>)
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	019b      	lsls	r3, r3, #6
 8000fee:	441a      	add	r2, r3
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	4413      	add	r3, r2
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	2b39      	cmp	r3, #57	; 0x39
 8000ff8:	f040 80a3 	bne.w	8001142 <snake_move+0x20e>
			{
				if(key_flag_left)
 8000ffc:	4b5e      	ldr	r3, [pc, #376]	; (8001178 <snake_move+0x244>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d04a      	beq.n	800109a <snake_move+0x166>
				{
					if(snake_vector[y][x] == '3')
 8001004:	4a5b      	ldr	r2, [pc, #364]	; (8001174 <snake_move+0x240>)
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	019b      	lsls	r3, r3, #6
 800100a:	441a      	add	r2, r3
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	4413      	add	r3, r2
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	2b33      	cmp	r3, #51	; 0x33
 8001014:	d108      	bne.n	8001028 <snake_move+0xf4>
						snake_vector[y][x] = '0';
 8001016:	4a57      	ldr	r2, [pc, #348]	; (8001174 <snake_move+0x240>)
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	019b      	lsls	r3, r3, #6
 800101c:	441a      	add	r2, r3
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	4413      	add	r3, r2
 8001022:	2230      	movs	r2, #48	; 0x30
 8001024:	701a      	strb	r2, [r3, #0]
 8001026:	e034      	b.n	8001092 <snake_move+0x15e>
					else if(snake_vector[y][x] == '6')
 8001028:	4a52      	ldr	r2, [pc, #328]	; (8001174 <snake_move+0x240>)
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	019b      	lsls	r3, r3, #6
 800102e:	441a      	add	r2, r3
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	4413      	add	r3, r2
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b36      	cmp	r3, #54	; 0x36
 8001038:	d108      	bne.n	800104c <snake_move+0x118>
						snake_vector[y][x] = '3';
 800103a:	4a4e      	ldr	r2, [pc, #312]	; (8001174 <snake_move+0x240>)
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	019b      	lsls	r3, r3, #6
 8001040:	441a      	add	r2, r3
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	4413      	add	r3, r2
 8001046:	2233      	movs	r2, #51	; 0x33
 8001048:	701a      	strb	r2, [r3, #0]
 800104a:	e022      	b.n	8001092 <snake_move+0x15e>
					else if(snake_vector[y][x] == '9')
 800104c:	4a49      	ldr	r2, [pc, #292]	; (8001174 <snake_move+0x240>)
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	019b      	lsls	r3, r3, #6
 8001052:	441a      	add	r2, r3
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	4413      	add	r3, r2
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	2b39      	cmp	r3, #57	; 0x39
 800105c:	d108      	bne.n	8001070 <snake_move+0x13c>
						snake_vector[y][x] = '6';
 800105e:	4a45      	ldr	r2, [pc, #276]	; (8001174 <snake_move+0x240>)
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	019b      	lsls	r3, r3, #6
 8001064:	441a      	add	r2, r3
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	4413      	add	r3, r2
 800106a:	2236      	movs	r2, #54	; 0x36
 800106c:	701a      	strb	r2, [r3, #0]
 800106e:	e010      	b.n	8001092 <snake_move+0x15e>
					else if(snake_vector[y][x] == '0')
 8001070:	4a40      	ldr	r2, [pc, #256]	; (8001174 <snake_move+0x240>)
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	019b      	lsls	r3, r3, #6
 8001076:	441a      	add	r2, r3
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	4413      	add	r3, r2
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b30      	cmp	r3, #48	; 0x30
 8001080:	d107      	bne.n	8001092 <snake_move+0x15e>
						snake_vector[y][x] = '9';
 8001082:	4a3c      	ldr	r2, [pc, #240]	; (8001174 <snake_move+0x240>)
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	019b      	lsls	r3, r3, #6
 8001088:	441a      	add	r2, r3
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	4413      	add	r3, r2
 800108e:	2239      	movs	r2, #57	; 0x39
 8001090:	701a      	strb	r2, [r3, #0]
					key_flag_left = 0;
 8001092:	4b39      	ldr	r3, [pc, #228]	; (8001178 <snake_move+0x244>)
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	e04d      	b.n	8001136 <snake_move+0x202>
				}
				else if(key_flag_right)
 800109a:	4b38      	ldr	r3, [pc, #224]	; (800117c <snake_move+0x248>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d049      	beq.n	8001136 <snake_move+0x202>
				{
					if(snake_vector[y][x] == '3')
 80010a2:	4a34      	ldr	r2, [pc, #208]	; (8001174 <snake_move+0x240>)
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	019b      	lsls	r3, r3, #6
 80010a8:	441a      	add	r2, r3
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	4413      	add	r3, r2
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b33      	cmp	r3, #51	; 0x33
 80010b2:	d108      	bne.n	80010c6 <snake_move+0x192>
						snake_vector[y][x] = '6';
 80010b4:	4a2f      	ldr	r2, [pc, #188]	; (8001174 <snake_move+0x240>)
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	019b      	lsls	r3, r3, #6
 80010ba:	441a      	add	r2, r3
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	4413      	add	r3, r2
 80010c0:	2236      	movs	r2, #54	; 0x36
 80010c2:	701a      	strb	r2, [r3, #0]
 80010c4:	e034      	b.n	8001130 <snake_move+0x1fc>
					else if(snake_vector[y][x] == '6')
 80010c6:	4a2b      	ldr	r2, [pc, #172]	; (8001174 <snake_move+0x240>)
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	019b      	lsls	r3, r3, #6
 80010cc:	441a      	add	r2, r3
 80010ce:	68bb      	ldr	r3, [r7, #8]
 80010d0:	4413      	add	r3, r2
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	2b36      	cmp	r3, #54	; 0x36
 80010d6:	d108      	bne.n	80010ea <snake_move+0x1b6>
						snake_vector[y][x] = '9';
 80010d8:	4a26      	ldr	r2, [pc, #152]	; (8001174 <snake_move+0x240>)
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	019b      	lsls	r3, r3, #6
 80010de:	441a      	add	r2, r3
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	4413      	add	r3, r2
 80010e4:	2239      	movs	r2, #57	; 0x39
 80010e6:	701a      	strb	r2, [r3, #0]
 80010e8:	e022      	b.n	8001130 <snake_move+0x1fc>
					else if(snake_vector[y][x] == '9')
 80010ea:	4a22      	ldr	r2, [pc, #136]	; (8001174 <snake_move+0x240>)
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	019b      	lsls	r3, r3, #6
 80010f0:	441a      	add	r2, r3
 80010f2:	68bb      	ldr	r3, [r7, #8]
 80010f4:	4413      	add	r3, r2
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b39      	cmp	r3, #57	; 0x39
 80010fa:	d108      	bne.n	800110e <snake_move+0x1da>
						snake_vector[y][x] = '0';
 80010fc:	4a1d      	ldr	r2, [pc, #116]	; (8001174 <snake_move+0x240>)
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	019b      	lsls	r3, r3, #6
 8001102:	441a      	add	r2, r3
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	4413      	add	r3, r2
 8001108:	2230      	movs	r2, #48	; 0x30
 800110a:	701a      	strb	r2, [r3, #0]
 800110c:	e010      	b.n	8001130 <snake_move+0x1fc>
					else if(snake_vector[y][x] == '0')
 800110e:	4a19      	ldr	r2, [pc, #100]	; (8001174 <snake_move+0x240>)
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	019b      	lsls	r3, r3, #6
 8001114:	441a      	add	r2, r3
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	4413      	add	r3, r2
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	2b30      	cmp	r3, #48	; 0x30
 800111e:	d107      	bne.n	8001130 <snake_move+0x1fc>
						snake_vector[y][x] = '3';
 8001120:	4a14      	ldr	r2, [pc, #80]	; (8001174 <snake_move+0x240>)
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	019b      	lsls	r3, r3, #6
 8001126:	441a      	add	r2, r3
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	4413      	add	r3, r2
 800112c:	2233      	movs	r2, #51	; 0x33
 800112e:	701a      	strb	r2, [r3, #0]
					key_flag_right = 0;
 8001130:	4b12      	ldr	r3, [pc, #72]	; (800117c <snake_move+0x248>)
 8001132:	2200      	movs	r2, #0
 8001134:	601a      	str	r2, [r3, #0]
				}
				head_fl = 1;
 8001136:	2301      	movs	r3, #1
 8001138:	603b      	str	r3, [r7, #0]
				head_move(x, y);
 800113a:	68f9      	ldr	r1, [r7, #12]
 800113c:	68b8      	ldr	r0, [r7, #8]
 800113e:	f000 fc8f 	bl	8001a60 <head_move>
			}
			if(tail_fl && head_fl)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d002      	beq.n	800114e <snake_move+0x21a>
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d10e      	bne.n	800116c <snake_move+0x238>
				return;
			x++;
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	3301      	adds	r3, #1
 8001152:	60bb      	str	r3, [r7, #8]
		while(x < OLED_WIDTH / 2) // 64
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	2b3f      	cmp	r3, #63	; 0x3f
 8001158:	f67f aef9 	bls.w	8000f4e <snake_move+0x1a>
		}
		y++;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	3301      	adds	r3, #1
 8001160:	60fb      	str	r3, [r7, #12]
	while(y < OLED_HEIGHT / 2) // 32
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	2b1f      	cmp	r3, #31
 8001166:	f67f aeef 	bls.w	8000f48 <snake_move+0x14>
 800116a:	e000      	b.n	800116e <snake_move+0x23a>
				return;
 800116c:	bf00      	nop
	}
}
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	20001a50 	.word	0x20001a50
 8001178:	20001a4c 	.word	0x20001a4c
 800117c:	200015b0 	.word	0x200015b0

08001180 <snake_init>:


void snake_init(ADC_HandleTypeDef hadc1)
{
 8001180:	b084      	sub	sp, #16
 8001182:	b590      	push	{r4, r7, lr}
 8001184:	b087      	sub	sp, #28
 8001186:	af00      	add	r7, sp, #0
 8001188:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800118c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8001190:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001194:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001198:	f000 ff68 	bl	800206c <HAL_ADC_PollForConversion>
	srand(HAL_GetTick());
 800119c:	f000 fdd6 	bl	8001d4c <HAL_GetTick>
 80011a0:	4603      	mov	r3, r0
 80011a2:	4618      	mov	r0, r3
 80011a4:	f004 fc6a 	bl	8005a7c <srand>
	uint32_t tmpi = 0;
 80011a8:	2300      	movs	r3, #0
 80011aa:	617b      	str	r3, [r7, #20]
	while(tmpi < 100){
 80011ac:	e007      	b.n	80011be <snake_init+0x3e>
		uint32_t tmp = HAL_ADC_GetValue(&hadc1);
 80011ae:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80011b2:	f001 f861 	bl	8002278 <HAL_ADC_GetValue>
 80011b6:	6078      	str	r0, [r7, #4]
		tmpi++;
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	3301      	adds	r3, #1
 80011bc:	617b      	str	r3, [r7, #20]
	while(tmpi < 100){
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	2b63      	cmp	r3, #99	; 0x63
 80011c2:	d9f4      	bls.n	80011ae <snake_init+0x2e>
	}
	uint32_t x = (rand() + HAL_ADC_GetValue(&hadc1)) % 64;
 80011c4:	f004 fc88 	bl	8005ad8 <rand>
 80011c8:	4603      	mov	r3, r0
 80011ca:	461c      	mov	r4, r3
 80011cc:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80011d0:	f001 f852 	bl	8002278 <HAL_ADC_GetValue>
 80011d4:	4603      	mov	r3, r0
 80011d6:	4423      	add	r3, r4
 80011d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80011dc:	613b      	str	r3, [r7, #16]
	uint32_t y = (rand() + HAL_ADC_GetValue(&hadc1)) % 32;
 80011de:	f004 fc7b 	bl	8005ad8 <rand>
 80011e2:	4603      	mov	r3, r0
 80011e4:	461c      	mov	r4, r3
 80011e6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80011ea:	f001 f845 	bl	8002278 <HAL_ADC_GetValue>
 80011ee:	4603      	mov	r3, r0
 80011f0:	4423      	add	r3, r4
 80011f2:	f003 031f 	and.w	r3, r3, #31
 80011f6:	60fb      	str	r3, [r7, #12]
	uint32_t i = 0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	60bb      	str	r3, [r7, #8]

	while(i < snake_len)
 80011fc:	e00c      	b.n	8001218 <snake_init+0x98>
	{
		snake_vector[y][x + i] = 'R';
 80011fe:	693a      	ldr	r2, [r7, #16]
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	4413      	add	r3, r2
 8001204:	4958      	ldr	r1, [pc, #352]	; (8001368 <snake_init+0x1e8>)
 8001206:	68fa      	ldr	r2, [r7, #12]
 8001208:	0192      	lsls	r2, r2, #6
 800120a:	440a      	add	r2, r1
 800120c:	4413      	add	r3, r2
 800120e:	2252      	movs	r2, #82	; 0x52
 8001210:	701a      	strb	r2, [r3, #0]
		i++;
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	3301      	adds	r3, #1
 8001216:	60bb      	str	r3, [r7, #8]
	while(i < snake_len)
 8001218:	4b54      	ldr	r3, [pc, #336]	; (800136c <snake_init+0x1ec>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	68ba      	ldr	r2, [r7, #8]
 800121e:	429a      	cmp	r2, r3
 8001220:	d3ed      	bcc.n	80011fe <snake_init+0x7e>
	}
	snake_vector[y][x] = 'r';
 8001222:	4a51      	ldr	r2, [pc, #324]	; (8001368 <snake_init+0x1e8>)
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	019b      	lsls	r3, r3, #6
 8001228:	441a      	add	r2, r3
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	4413      	add	r3, r2
 800122e:	2272      	movs	r2, #114	; 0x72
 8001230:	701a      	strb	r2, [r3, #0]
	snake_vector[y][x + i - 1] = '3';
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	4413      	add	r3, r2
 8001238:	3b01      	subs	r3, #1
 800123a:	494b      	ldr	r1, [pc, #300]	; (8001368 <snake_init+0x1e8>)
 800123c:	68fa      	ldr	r2, [r7, #12]
 800123e:	0192      	lsls	r2, r2, #6
 8001240:	440a      	add	r2, r1
 8001242:	4413      	add	r3, r2
 8001244:	2233      	movs	r2, #51	; 0x33
 8001246:	701a      	strb	r2, [r3, #0]
	while(snake_vector[y][x] != '\0')
 8001248:	e019      	b.n	800127e <snake_init+0xfe>
	{
		x = (rand() + HAL_ADC_GetValue(&hadc1)) % 64;
 800124a:	f004 fc45 	bl	8005ad8 <rand>
 800124e:	4603      	mov	r3, r0
 8001250:	461c      	mov	r4, r3
 8001252:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001256:	f001 f80f 	bl	8002278 <HAL_ADC_GetValue>
 800125a:	4603      	mov	r3, r0
 800125c:	4423      	add	r3, r4
 800125e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001262:	613b      	str	r3, [r7, #16]
		y = (rand() + HAL_ADC_GetValue(&hadc1)) % 32;
 8001264:	f004 fc38 	bl	8005ad8 <rand>
 8001268:	4603      	mov	r3, r0
 800126a:	461c      	mov	r4, r3
 800126c:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001270:	f001 f802 	bl	8002278 <HAL_ADC_GetValue>
 8001274:	4603      	mov	r3, r0
 8001276:	4423      	add	r3, r4
 8001278:	f003 031f 	and.w	r3, r3, #31
 800127c:	60fb      	str	r3, [r7, #12]
	while(snake_vector[y][x] != '\0')
 800127e:	4a3a      	ldr	r2, [pc, #232]	; (8001368 <snake_init+0x1e8>)
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	019b      	lsls	r3, r3, #6
 8001284:	441a      	add	r2, r3
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	4413      	add	r3, r2
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d1dc      	bne.n	800124a <snake_init+0xca>
	}
	snake_vector[y][x] = 'T';
 8001290:	4a35      	ldr	r2, [pc, #212]	; (8001368 <snake_init+0x1e8>)
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	019b      	lsls	r3, r3, #6
 8001296:	441a      	add	r2, r3
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	4413      	add	r3, r2
 800129c:	2254      	movs	r2, #84	; 0x54
 800129e:	701a      	strb	r2, [r3, #0]
	snake_screen_print();
 80012a0:	f7ff fd00 	bl	8000ca4 <snake_screen_print>
	while(1)
	{
		osDelay(100);
 80012a4:	2064      	movs	r0, #100	; 0x64
 80012a6:	f003 f8c5 	bl	8004434 <osDelay>
		snake_move();
 80012aa:	f7ff fe43 	bl	8000f34 <snake_move>
		if(eat_flag)
 80012ae:	4b30      	ldr	r3, [pc, #192]	; (8001370 <snake_init+0x1f0>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d048      	beq.n	8001348 <snake_init+0x1c8>
		{
			x = (rand() + HAL_ADC_GetValue(&hadc1)) % 64;
 80012b6:	f004 fc0f 	bl	8005ad8 <rand>
 80012ba:	4603      	mov	r3, r0
 80012bc:	461c      	mov	r4, r3
 80012be:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80012c2:	f000 ffd9 	bl	8002278 <HAL_ADC_GetValue>
 80012c6:	4603      	mov	r3, r0
 80012c8:	4423      	add	r3, r4
 80012ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80012ce:	613b      	str	r3, [r7, #16]
			y = (rand() + HAL_ADC_GetValue(&hadc1)) % 32;
 80012d0:	f004 fc02 	bl	8005ad8 <rand>
 80012d4:	4603      	mov	r3, r0
 80012d6:	461c      	mov	r4, r3
 80012d8:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80012dc:	f000 ffcc 	bl	8002278 <HAL_ADC_GetValue>
 80012e0:	4603      	mov	r3, r0
 80012e2:	4423      	add	r3, r4
 80012e4:	f003 031f 	and.w	r3, r3, #31
 80012e8:	60fb      	str	r3, [r7, #12]
			while(snake_vector[y][x] != '\0')
 80012ea:	e019      	b.n	8001320 <snake_init+0x1a0>
			{
				x = (rand() + HAL_ADC_GetValue(&hadc1)) % 64;
 80012ec:	f004 fbf4 	bl	8005ad8 <rand>
 80012f0:	4603      	mov	r3, r0
 80012f2:	461c      	mov	r4, r3
 80012f4:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80012f8:	f000 ffbe 	bl	8002278 <HAL_ADC_GetValue>
 80012fc:	4603      	mov	r3, r0
 80012fe:	4423      	add	r3, r4
 8001300:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001304:	613b      	str	r3, [r7, #16]
				y = (rand() + HAL_ADC_GetValue(&hadc1)) % 32;
 8001306:	f004 fbe7 	bl	8005ad8 <rand>
 800130a:	4603      	mov	r3, r0
 800130c:	461c      	mov	r4, r3
 800130e:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001312:	f000 ffb1 	bl	8002278 <HAL_ADC_GetValue>
 8001316:	4603      	mov	r3, r0
 8001318:	4423      	add	r3, r4
 800131a:	f003 031f 	and.w	r3, r3, #31
 800131e:	60fb      	str	r3, [r7, #12]
			while(snake_vector[y][x] != '\0')
 8001320:	4a11      	ldr	r2, [pc, #68]	; (8001368 <snake_init+0x1e8>)
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	019b      	lsls	r3, r3, #6
 8001326:	441a      	add	r2, r3
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	4413      	add	r3, r2
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d1dc      	bne.n	80012ec <snake_init+0x16c>
			}
			snake_vector[y][x] = 'T';
 8001332:	4a0d      	ldr	r2, [pc, #52]	; (8001368 <snake_init+0x1e8>)
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	019b      	lsls	r3, r3, #6
 8001338:	441a      	add	r2, r3
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	4413      	add	r3, r2
 800133e:	2254      	movs	r2, #84	; 0x54
 8001340:	701a      	strb	r2, [r3, #0]
			eat_flag = 0;
 8001342:	4b0b      	ldr	r3, [pc, #44]	; (8001370 <snake_init+0x1f0>)
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
		}
		snake_screen_print();
 8001348:	f7ff fcac 	bl	8000ca4 <snake_screen_print>
		if(game_over_flag)
 800134c:	4b09      	ldr	r3, [pc, #36]	; (8001374 <snake_init+0x1f4>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d0a7      	beq.n	80012a4 <snake_init+0x124>
		{
			game_over();
 8001354:	f7ff fc84 	bl	8000c60 <game_over>
			return;
 8001358:	bf00      	nop
		}
	}
}
 800135a:	371c      	adds	r7, #28
 800135c:	46bd      	mov	sp, r7
 800135e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001362:	b004      	add	sp, #16
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	20001a50 	.word	0x20001a50
 800136c:	20000504 	.word	0x20000504
 8001370:	20001a14 	.word	0x20001a14
 8001374:	200015b4 	.word	0x200015b4

08001378 <tail_move>:
#include "snake.h"


void tail_move(uint32_t x, uint32_t y)
{
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
	uint32_t tmp_x = x;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	60fb      	str	r3, [r7, #12]
	uint32_t tmp_y = y;
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	60bb      	str	r3, [r7, #8]

	if(snake_vector[y][x] == 'r')
 800138a:	4aa5      	ldr	r2, [pc, #660]	; (8001620 <tail_move+0x2a8>)
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	019b      	lsls	r3, r3, #6
 8001390:	441a      	add	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4413      	add	r3, r2
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	2b72      	cmp	r3, #114	; 0x72
 800139a:	f040 80cf 	bne.w	800153c <tail_move+0x1c4>
	{
		x = ((x + 1) < OLED_WIDTH / 2) ? x : -1;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	3301      	adds	r3, #1
 80013a2:	2b3f      	cmp	r3, #63	; 0x3f
 80013a4:	d801      	bhi.n	80013aa <tail_move+0x32>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	e001      	b.n	80013ae <tail_move+0x36>
 80013aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013ae:	607b      	str	r3, [r7, #4]
		if(snake_vector[y][x + 1] == 'Z' || snake_vector[y][x + 1] == 'X' || snake_vector[y][x + 1] == 'C' || snake_vector[y][x + 1] == 'V')
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	3301      	adds	r3, #1
 80013b4:	499a      	ldr	r1, [pc, #616]	; (8001620 <tail_move+0x2a8>)
 80013b6:	683a      	ldr	r2, [r7, #0]
 80013b8:	0192      	lsls	r2, r2, #6
 80013ba:	440a      	add	r2, r1
 80013bc:	4413      	add	r3, r2
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b5a      	cmp	r3, #90	; 0x5a
 80013c2:	d01d      	beq.n	8001400 <tail_move+0x88>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	3301      	adds	r3, #1
 80013c8:	4995      	ldr	r1, [pc, #596]	; (8001620 <tail_move+0x2a8>)
 80013ca:	683a      	ldr	r2, [r7, #0]
 80013cc:	0192      	lsls	r2, r2, #6
 80013ce:	440a      	add	r2, r1
 80013d0:	4413      	add	r3, r2
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	2b58      	cmp	r3, #88	; 0x58
 80013d6:	d013      	beq.n	8001400 <tail_move+0x88>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	3301      	adds	r3, #1
 80013dc:	4990      	ldr	r1, [pc, #576]	; (8001620 <tail_move+0x2a8>)
 80013de:	683a      	ldr	r2, [r7, #0]
 80013e0:	0192      	lsls	r2, r2, #6
 80013e2:	440a      	add	r2, r1
 80013e4:	4413      	add	r3, r2
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b43      	cmp	r3, #67	; 0x43
 80013ea:	d009      	beq.n	8001400 <tail_move+0x88>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3301      	adds	r3, #1
 80013f0:	498b      	ldr	r1, [pc, #556]	; (8001620 <tail_move+0x2a8>)
 80013f2:	683a      	ldr	r2, [r7, #0]
 80013f4:	0192      	lsls	r2, r2, #6
 80013f6:	440a      	add	r2, r1
 80013f8:	4413      	add	r3, r2
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b56      	cmp	r3, #86	; 0x56
 80013fe:	d108      	bne.n	8001412 <tail_move+0x9a>
			snake_vector[y][x] = 'r';
 8001400:	4a87      	ldr	r2, [pc, #540]	; (8001620 <tail_move+0x2a8>)
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	019b      	lsls	r3, r3, #6
 8001406:	441a      	add	r2, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	4413      	add	r3, r2
 800140c:	2272      	movs	r2, #114	; 0x72
 800140e:	701a      	strb	r2, [r3, #0]
 8001410:	e007      	b.n	8001422 <tail_move+0xaa>
		else
			snake_vector[tmp_y][tmp_x] = '\0';
 8001412:	4a83      	ldr	r2, [pc, #524]	; (8001620 <tail_move+0x2a8>)
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	019b      	lsls	r3, r3, #6
 8001418:	441a      	add	r2, r3
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	4413      	add	r3, r2
 800141e:	2200      	movs	r2, #0
 8001420:	701a      	strb	r2, [r3, #0]
		if(snake_vector[y][x + 1] == 'R')		snake_vector[y][x + 1] = 'r';
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	3301      	adds	r3, #1
 8001426:	497e      	ldr	r1, [pc, #504]	; (8001620 <tail_move+0x2a8>)
 8001428:	683a      	ldr	r2, [r7, #0]
 800142a:	0192      	lsls	r2, r2, #6
 800142c:	440a      	add	r2, r1
 800142e:	4413      	add	r3, r2
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	2b52      	cmp	r3, #82	; 0x52
 8001434:	d109      	bne.n	800144a <tail_move+0xd2>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	3301      	adds	r3, #1
 800143a:	4979      	ldr	r1, [pc, #484]	; (8001620 <tail_move+0x2a8>)
 800143c:	683a      	ldr	r2, [r7, #0]
 800143e:	0192      	lsls	r2, r2, #6
 8001440:	440a      	add	r2, r1
 8001442:	4413      	add	r3, r2
 8001444:	2272      	movs	r2, #114	; 0x72
 8001446:	701a      	strb	r2, [r3, #0]
		else if(snake_vector[y - 1][x] == 'Z')	snake_vector[y - 1][x] = 'L';
		else if(snake_vector[y - 1][x] == 'X')	snake_vector[y - 1][x] = 'R';
		else if(snake_vector[y - 1][x] == 'C')	snake_vector[y - 1][x] = 'U';
		else if(snake_vector[y - 1][x] == 'V')	snake_vector[y - 1][x] = 'D';
	}
}
 8001448:	e302      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y][x + 1] == 'D')	snake_vector[y][x + 1] = 'd';
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	3301      	adds	r3, #1
 800144e:	4974      	ldr	r1, [pc, #464]	; (8001620 <tail_move+0x2a8>)
 8001450:	683a      	ldr	r2, [r7, #0]
 8001452:	0192      	lsls	r2, r2, #6
 8001454:	440a      	add	r2, r1
 8001456:	4413      	add	r3, r2
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2b44      	cmp	r3, #68	; 0x44
 800145c:	d109      	bne.n	8001472 <tail_move+0xfa>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	3301      	adds	r3, #1
 8001462:	496f      	ldr	r1, [pc, #444]	; (8001620 <tail_move+0x2a8>)
 8001464:	683a      	ldr	r2, [r7, #0]
 8001466:	0192      	lsls	r2, r2, #6
 8001468:	440a      	add	r2, r1
 800146a:	4413      	add	r3, r2
 800146c:	2264      	movs	r2, #100	; 0x64
 800146e:	701a      	strb	r2, [r3, #0]
}
 8001470:	e2ee      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y][x + 1] == 'U')	snake_vector[y][x + 1] = 'u';
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	3301      	adds	r3, #1
 8001476:	496a      	ldr	r1, [pc, #424]	; (8001620 <tail_move+0x2a8>)
 8001478:	683a      	ldr	r2, [r7, #0]
 800147a:	0192      	lsls	r2, r2, #6
 800147c:	440a      	add	r2, r1
 800147e:	4413      	add	r3, r2
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b55      	cmp	r3, #85	; 0x55
 8001484:	d109      	bne.n	800149a <tail_move+0x122>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	3301      	adds	r3, #1
 800148a:	4965      	ldr	r1, [pc, #404]	; (8001620 <tail_move+0x2a8>)
 800148c:	683a      	ldr	r2, [r7, #0]
 800148e:	0192      	lsls	r2, r2, #6
 8001490:	440a      	add	r2, r1
 8001492:	4413      	add	r3, r2
 8001494:	2275      	movs	r2, #117	; 0x75
 8001496:	701a      	strb	r2, [r3, #0]
}
 8001498:	e2da      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y][x + 1] == 'Z')	snake_vector[y][x + 1] = 'L';
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	3301      	adds	r3, #1
 800149e:	4960      	ldr	r1, [pc, #384]	; (8001620 <tail_move+0x2a8>)
 80014a0:	683a      	ldr	r2, [r7, #0]
 80014a2:	0192      	lsls	r2, r2, #6
 80014a4:	440a      	add	r2, r1
 80014a6:	4413      	add	r3, r2
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	2b5a      	cmp	r3, #90	; 0x5a
 80014ac:	d109      	bne.n	80014c2 <tail_move+0x14a>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	3301      	adds	r3, #1
 80014b2:	495b      	ldr	r1, [pc, #364]	; (8001620 <tail_move+0x2a8>)
 80014b4:	683a      	ldr	r2, [r7, #0]
 80014b6:	0192      	lsls	r2, r2, #6
 80014b8:	440a      	add	r2, r1
 80014ba:	4413      	add	r3, r2
 80014bc:	224c      	movs	r2, #76	; 0x4c
 80014be:	701a      	strb	r2, [r3, #0]
}
 80014c0:	e2c6      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y][x + 1] == 'X')	snake_vector[y][x + 1] = 'R';
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	3301      	adds	r3, #1
 80014c6:	4956      	ldr	r1, [pc, #344]	; (8001620 <tail_move+0x2a8>)
 80014c8:	683a      	ldr	r2, [r7, #0]
 80014ca:	0192      	lsls	r2, r2, #6
 80014cc:	440a      	add	r2, r1
 80014ce:	4413      	add	r3, r2
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	2b58      	cmp	r3, #88	; 0x58
 80014d4:	d109      	bne.n	80014ea <tail_move+0x172>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	3301      	adds	r3, #1
 80014da:	4951      	ldr	r1, [pc, #324]	; (8001620 <tail_move+0x2a8>)
 80014dc:	683a      	ldr	r2, [r7, #0]
 80014de:	0192      	lsls	r2, r2, #6
 80014e0:	440a      	add	r2, r1
 80014e2:	4413      	add	r3, r2
 80014e4:	2252      	movs	r2, #82	; 0x52
 80014e6:	701a      	strb	r2, [r3, #0]
}
 80014e8:	e2b2      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y][x + 1] == 'C')	snake_vector[y][x + 1] = 'U';
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	3301      	adds	r3, #1
 80014ee:	494c      	ldr	r1, [pc, #304]	; (8001620 <tail_move+0x2a8>)
 80014f0:	683a      	ldr	r2, [r7, #0]
 80014f2:	0192      	lsls	r2, r2, #6
 80014f4:	440a      	add	r2, r1
 80014f6:	4413      	add	r3, r2
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	2b43      	cmp	r3, #67	; 0x43
 80014fc:	d109      	bne.n	8001512 <tail_move+0x19a>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	3301      	adds	r3, #1
 8001502:	4947      	ldr	r1, [pc, #284]	; (8001620 <tail_move+0x2a8>)
 8001504:	683a      	ldr	r2, [r7, #0]
 8001506:	0192      	lsls	r2, r2, #6
 8001508:	440a      	add	r2, r1
 800150a:	4413      	add	r3, r2
 800150c:	2255      	movs	r2, #85	; 0x55
 800150e:	701a      	strb	r2, [r3, #0]
}
 8001510:	e29e      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y][x + 1] == 'V')	snake_vector[y][x + 1] = 'D';
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	3301      	adds	r3, #1
 8001516:	4942      	ldr	r1, [pc, #264]	; (8001620 <tail_move+0x2a8>)
 8001518:	683a      	ldr	r2, [r7, #0]
 800151a:	0192      	lsls	r2, r2, #6
 800151c:	440a      	add	r2, r1
 800151e:	4413      	add	r3, r2
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	2b56      	cmp	r3, #86	; 0x56
 8001524:	f040 8294 	bne.w	8001a50 <tail_move+0x6d8>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	3301      	adds	r3, #1
 800152c:	493c      	ldr	r1, [pc, #240]	; (8001620 <tail_move+0x2a8>)
 800152e:	683a      	ldr	r2, [r7, #0]
 8001530:	0192      	lsls	r2, r2, #6
 8001532:	440a      	add	r2, r1
 8001534:	4413      	add	r3, r2
 8001536:	2244      	movs	r2, #68	; 0x44
 8001538:	701a      	strb	r2, [r3, #0]
}
 800153a:	e289      	b.n	8001a50 <tail_move+0x6d8>
	else if(snake_vector[y][x] == 'l')
 800153c:	4a38      	ldr	r2, [pc, #224]	; (8001620 <tail_move+0x2a8>)
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	019b      	lsls	r3, r3, #6
 8001542:	441a      	add	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	4413      	add	r3, r2
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b6c      	cmp	r3, #108	; 0x6c
 800154c:	f040 80cf 	bne.w	80016ee <tail_move+0x376>
		x = (x > 0) ? x : (OLED_WIDTH / 2);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <tail_move+0x1e2>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	e000      	b.n	800155c <tail_move+0x1e4>
 800155a:	2340      	movs	r3, #64	; 0x40
 800155c:	607b      	str	r3, [r7, #4]
		if(snake_vector[y][x - 1] == 'Z' || snake_vector[y][x - 1] == 'X' || snake_vector[y][x - 1] == 'C' || snake_vector[y][x - 1] == 'V')
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	3b01      	subs	r3, #1
 8001562:	492f      	ldr	r1, [pc, #188]	; (8001620 <tail_move+0x2a8>)
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	0192      	lsls	r2, r2, #6
 8001568:	440a      	add	r2, r1
 800156a:	4413      	add	r3, r2
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	2b5a      	cmp	r3, #90	; 0x5a
 8001570:	d01d      	beq.n	80015ae <tail_move+0x236>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	3b01      	subs	r3, #1
 8001576:	492a      	ldr	r1, [pc, #168]	; (8001620 <tail_move+0x2a8>)
 8001578:	683a      	ldr	r2, [r7, #0]
 800157a:	0192      	lsls	r2, r2, #6
 800157c:	440a      	add	r2, r1
 800157e:	4413      	add	r3, r2
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	2b58      	cmp	r3, #88	; 0x58
 8001584:	d013      	beq.n	80015ae <tail_move+0x236>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	3b01      	subs	r3, #1
 800158a:	4925      	ldr	r1, [pc, #148]	; (8001620 <tail_move+0x2a8>)
 800158c:	683a      	ldr	r2, [r7, #0]
 800158e:	0192      	lsls	r2, r2, #6
 8001590:	440a      	add	r2, r1
 8001592:	4413      	add	r3, r2
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	2b43      	cmp	r3, #67	; 0x43
 8001598:	d009      	beq.n	80015ae <tail_move+0x236>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	3b01      	subs	r3, #1
 800159e:	4920      	ldr	r1, [pc, #128]	; (8001620 <tail_move+0x2a8>)
 80015a0:	683a      	ldr	r2, [r7, #0]
 80015a2:	0192      	lsls	r2, r2, #6
 80015a4:	440a      	add	r2, r1
 80015a6:	4413      	add	r3, r2
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	2b56      	cmp	r3, #86	; 0x56
 80015ac:	d108      	bne.n	80015c0 <tail_move+0x248>
			snake_vector[y][x] = 'l';
 80015ae:	4a1c      	ldr	r2, [pc, #112]	; (8001620 <tail_move+0x2a8>)
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	019b      	lsls	r3, r3, #6
 80015b4:	441a      	add	r2, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4413      	add	r3, r2
 80015ba:	226c      	movs	r2, #108	; 0x6c
 80015bc:	701a      	strb	r2, [r3, #0]
 80015be:	e007      	b.n	80015d0 <tail_move+0x258>
			snake_vector[tmp_y][tmp_x] = '\0';
 80015c0:	4a17      	ldr	r2, [pc, #92]	; (8001620 <tail_move+0x2a8>)
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	019b      	lsls	r3, r3, #6
 80015c6:	441a      	add	r2, r3
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	4413      	add	r3, r2
 80015cc:	2200      	movs	r2, #0
 80015ce:	701a      	strb	r2, [r3, #0]
		if(snake_vector[y][x - 1] == 'L')		snake_vector[y][x - 1] = 'l';
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	3b01      	subs	r3, #1
 80015d4:	4912      	ldr	r1, [pc, #72]	; (8001620 <tail_move+0x2a8>)
 80015d6:	683a      	ldr	r2, [r7, #0]
 80015d8:	0192      	lsls	r2, r2, #6
 80015da:	440a      	add	r2, r1
 80015dc:	4413      	add	r3, r2
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b4c      	cmp	r3, #76	; 0x4c
 80015e2:	d109      	bne.n	80015f8 <tail_move+0x280>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	3b01      	subs	r3, #1
 80015e8:	490d      	ldr	r1, [pc, #52]	; (8001620 <tail_move+0x2a8>)
 80015ea:	683a      	ldr	r2, [r7, #0]
 80015ec:	0192      	lsls	r2, r2, #6
 80015ee:	440a      	add	r2, r1
 80015f0:	4413      	add	r3, r2
 80015f2:	226c      	movs	r2, #108	; 0x6c
 80015f4:	701a      	strb	r2, [r3, #0]
}
 80015f6:	e22b      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y][x - 1] == 'D')	snake_vector[y][x - 1] = 'd';
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	3b01      	subs	r3, #1
 80015fc:	4908      	ldr	r1, [pc, #32]	; (8001620 <tail_move+0x2a8>)
 80015fe:	683a      	ldr	r2, [r7, #0]
 8001600:	0192      	lsls	r2, r2, #6
 8001602:	440a      	add	r2, r1
 8001604:	4413      	add	r3, r2
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b44      	cmp	r3, #68	; 0x44
 800160a:	d10b      	bne.n	8001624 <tail_move+0x2ac>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	3b01      	subs	r3, #1
 8001610:	4903      	ldr	r1, [pc, #12]	; (8001620 <tail_move+0x2a8>)
 8001612:	683a      	ldr	r2, [r7, #0]
 8001614:	0192      	lsls	r2, r2, #6
 8001616:	440a      	add	r2, r1
 8001618:	4413      	add	r3, r2
 800161a:	2264      	movs	r2, #100	; 0x64
 800161c:	701a      	strb	r2, [r3, #0]
}
 800161e:	e217      	b.n	8001a50 <tail_move+0x6d8>
 8001620:	20001a50 	.word	0x20001a50
		else if(snake_vector[y][x - 1] == 'U')	snake_vector[y][x - 1] = 'u';
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	3b01      	subs	r3, #1
 8001628:	49a5      	ldr	r1, [pc, #660]	; (80018c0 <tail_move+0x548>)
 800162a:	683a      	ldr	r2, [r7, #0]
 800162c:	0192      	lsls	r2, r2, #6
 800162e:	440a      	add	r2, r1
 8001630:	4413      	add	r3, r2
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b55      	cmp	r3, #85	; 0x55
 8001636:	d109      	bne.n	800164c <tail_move+0x2d4>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3b01      	subs	r3, #1
 800163c:	49a0      	ldr	r1, [pc, #640]	; (80018c0 <tail_move+0x548>)
 800163e:	683a      	ldr	r2, [r7, #0]
 8001640:	0192      	lsls	r2, r2, #6
 8001642:	440a      	add	r2, r1
 8001644:	4413      	add	r3, r2
 8001646:	2275      	movs	r2, #117	; 0x75
 8001648:	701a      	strb	r2, [r3, #0]
}
 800164a:	e201      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y][x - 1] == 'Z')	snake_vector[y][x - 1] = 'L';
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3b01      	subs	r3, #1
 8001650:	499b      	ldr	r1, [pc, #620]	; (80018c0 <tail_move+0x548>)
 8001652:	683a      	ldr	r2, [r7, #0]
 8001654:	0192      	lsls	r2, r2, #6
 8001656:	440a      	add	r2, r1
 8001658:	4413      	add	r3, r2
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b5a      	cmp	r3, #90	; 0x5a
 800165e:	d109      	bne.n	8001674 <tail_move+0x2fc>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3b01      	subs	r3, #1
 8001664:	4996      	ldr	r1, [pc, #600]	; (80018c0 <tail_move+0x548>)
 8001666:	683a      	ldr	r2, [r7, #0]
 8001668:	0192      	lsls	r2, r2, #6
 800166a:	440a      	add	r2, r1
 800166c:	4413      	add	r3, r2
 800166e:	224c      	movs	r2, #76	; 0x4c
 8001670:	701a      	strb	r2, [r3, #0]
}
 8001672:	e1ed      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y][x - 1] == 'X')	snake_vector[y][x - 1] = 'R';
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	3b01      	subs	r3, #1
 8001678:	4991      	ldr	r1, [pc, #580]	; (80018c0 <tail_move+0x548>)
 800167a:	683a      	ldr	r2, [r7, #0]
 800167c:	0192      	lsls	r2, r2, #6
 800167e:	440a      	add	r2, r1
 8001680:	4413      	add	r3, r2
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	2b58      	cmp	r3, #88	; 0x58
 8001686:	d109      	bne.n	800169c <tail_move+0x324>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3b01      	subs	r3, #1
 800168c:	498c      	ldr	r1, [pc, #560]	; (80018c0 <tail_move+0x548>)
 800168e:	683a      	ldr	r2, [r7, #0]
 8001690:	0192      	lsls	r2, r2, #6
 8001692:	440a      	add	r2, r1
 8001694:	4413      	add	r3, r2
 8001696:	2252      	movs	r2, #82	; 0x52
 8001698:	701a      	strb	r2, [r3, #0]
}
 800169a:	e1d9      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y][x - 1] == 'C')	snake_vector[y][x - 1] = 'U';
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	3b01      	subs	r3, #1
 80016a0:	4987      	ldr	r1, [pc, #540]	; (80018c0 <tail_move+0x548>)
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	0192      	lsls	r2, r2, #6
 80016a6:	440a      	add	r2, r1
 80016a8:	4413      	add	r3, r2
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	2b43      	cmp	r3, #67	; 0x43
 80016ae:	d109      	bne.n	80016c4 <tail_move+0x34c>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	3b01      	subs	r3, #1
 80016b4:	4982      	ldr	r1, [pc, #520]	; (80018c0 <tail_move+0x548>)
 80016b6:	683a      	ldr	r2, [r7, #0]
 80016b8:	0192      	lsls	r2, r2, #6
 80016ba:	440a      	add	r2, r1
 80016bc:	4413      	add	r3, r2
 80016be:	2255      	movs	r2, #85	; 0x55
 80016c0:	701a      	strb	r2, [r3, #0]
}
 80016c2:	e1c5      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y][x - 1] == 'V')	snake_vector[y][x - 1] = 'D';
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	497d      	ldr	r1, [pc, #500]	; (80018c0 <tail_move+0x548>)
 80016ca:	683a      	ldr	r2, [r7, #0]
 80016cc:	0192      	lsls	r2, r2, #6
 80016ce:	440a      	add	r2, r1
 80016d0:	4413      	add	r3, r2
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2b56      	cmp	r3, #86	; 0x56
 80016d6:	f040 81bb 	bne.w	8001a50 <tail_move+0x6d8>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	3b01      	subs	r3, #1
 80016de:	4978      	ldr	r1, [pc, #480]	; (80018c0 <tail_move+0x548>)
 80016e0:	683a      	ldr	r2, [r7, #0]
 80016e2:	0192      	lsls	r2, r2, #6
 80016e4:	440a      	add	r2, r1
 80016e6:	4413      	add	r3, r2
 80016e8:	2244      	movs	r2, #68	; 0x44
 80016ea:	701a      	strb	r2, [r3, #0]
}
 80016ec:	e1b0      	b.n	8001a50 <tail_move+0x6d8>
	else if(snake_vector[y][x] == 'd')
 80016ee:	4a74      	ldr	r2, [pc, #464]	; (80018c0 <tail_move+0x548>)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	019b      	lsls	r3, r3, #6
 80016f4:	441a      	add	r2, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4413      	add	r3, r2
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	2b64      	cmp	r3, #100	; 0x64
 80016fe:	f040 80cf 	bne.w	80018a0 <tail_move+0x528>
		y = ((y + 1) < OLED_HEIGHT / 2) ? y : -1;
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	3301      	adds	r3, #1
 8001706:	2b1f      	cmp	r3, #31
 8001708:	d801      	bhi.n	800170e <tail_move+0x396>
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	e001      	b.n	8001712 <tail_move+0x39a>
 800170e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001712:	603b      	str	r3, [r7, #0]
		if(snake_vector[y + 1][x] == 'Z' || snake_vector[y + 1][x] == 'X' || snake_vector[y + 1][x] == 'C' || snake_vector[y + 1][x] == 'V')
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	3301      	adds	r3, #1
 8001718:	4a69      	ldr	r2, [pc, #420]	; (80018c0 <tail_move+0x548>)
 800171a:	019b      	lsls	r3, r3, #6
 800171c:	441a      	add	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4413      	add	r3, r2
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	2b5a      	cmp	r3, #90	; 0x5a
 8001726:	d01d      	beq.n	8001764 <tail_move+0x3ec>
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	3301      	adds	r3, #1
 800172c:	4a64      	ldr	r2, [pc, #400]	; (80018c0 <tail_move+0x548>)
 800172e:	019b      	lsls	r3, r3, #6
 8001730:	441a      	add	r2, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4413      	add	r3, r2
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b58      	cmp	r3, #88	; 0x58
 800173a:	d013      	beq.n	8001764 <tail_move+0x3ec>
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	3301      	adds	r3, #1
 8001740:	4a5f      	ldr	r2, [pc, #380]	; (80018c0 <tail_move+0x548>)
 8001742:	019b      	lsls	r3, r3, #6
 8001744:	441a      	add	r2, r3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4413      	add	r3, r2
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b43      	cmp	r3, #67	; 0x43
 800174e:	d009      	beq.n	8001764 <tail_move+0x3ec>
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	3301      	adds	r3, #1
 8001754:	4a5a      	ldr	r2, [pc, #360]	; (80018c0 <tail_move+0x548>)
 8001756:	019b      	lsls	r3, r3, #6
 8001758:	441a      	add	r2, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4413      	add	r3, r2
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	2b56      	cmp	r3, #86	; 0x56
 8001762:	d108      	bne.n	8001776 <tail_move+0x3fe>
			snake_vector[y][x] = 'd';
 8001764:	4a56      	ldr	r2, [pc, #344]	; (80018c0 <tail_move+0x548>)
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	019b      	lsls	r3, r3, #6
 800176a:	441a      	add	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4413      	add	r3, r2
 8001770:	2264      	movs	r2, #100	; 0x64
 8001772:	701a      	strb	r2, [r3, #0]
 8001774:	e007      	b.n	8001786 <tail_move+0x40e>
			snake_vector[tmp_y][tmp_x] = '\0';
 8001776:	4a52      	ldr	r2, [pc, #328]	; (80018c0 <tail_move+0x548>)
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	019b      	lsls	r3, r3, #6
 800177c:	441a      	add	r2, r3
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	4413      	add	r3, r2
 8001782:	2200      	movs	r2, #0
 8001784:	701a      	strb	r2, [r3, #0]
		if(snake_vector[y + 1][x] == 'D')		snake_vector[y + 1][x] = 'd';
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	3301      	adds	r3, #1
 800178a:	4a4d      	ldr	r2, [pc, #308]	; (80018c0 <tail_move+0x548>)
 800178c:	019b      	lsls	r3, r3, #6
 800178e:	441a      	add	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4413      	add	r3, r2
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b44      	cmp	r3, #68	; 0x44
 8001798:	d109      	bne.n	80017ae <tail_move+0x436>
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	3301      	adds	r3, #1
 800179e:	4a48      	ldr	r2, [pc, #288]	; (80018c0 <tail_move+0x548>)
 80017a0:	019b      	lsls	r3, r3, #6
 80017a2:	441a      	add	r2, r3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	4413      	add	r3, r2
 80017a8:	2264      	movs	r2, #100	; 0x64
 80017aa:	701a      	strb	r2, [r3, #0]
}
 80017ac:	e150      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y + 1][x] == 'R')	snake_vector[y + 1][x] = 'r';
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	3301      	adds	r3, #1
 80017b2:	4a43      	ldr	r2, [pc, #268]	; (80018c0 <tail_move+0x548>)
 80017b4:	019b      	lsls	r3, r3, #6
 80017b6:	441a      	add	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4413      	add	r3, r2
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	2b52      	cmp	r3, #82	; 0x52
 80017c0:	d109      	bne.n	80017d6 <tail_move+0x45e>
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	3301      	adds	r3, #1
 80017c6:	4a3e      	ldr	r2, [pc, #248]	; (80018c0 <tail_move+0x548>)
 80017c8:	019b      	lsls	r3, r3, #6
 80017ca:	441a      	add	r2, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	4413      	add	r3, r2
 80017d0:	2272      	movs	r2, #114	; 0x72
 80017d2:	701a      	strb	r2, [r3, #0]
}
 80017d4:	e13c      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y + 1][x] == 'L')	snake_vector[y + 1][x] = 'l';
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	3301      	adds	r3, #1
 80017da:	4a39      	ldr	r2, [pc, #228]	; (80018c0 <tail_move+0x548>)
 80017dc:	019b      	lsls	r3, r3, #6
 80017de:	441a      	add	r2, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	4413      	add	r3, r2
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b4c      	cmp	r3, #76	; 0x4c
 80017e8:	d109      	bne.n	80017fe <tail_move+0x486>
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	3301      	adds	r3, #1
 80017ee:	4a34      	ldr	r2, [pc, #208]	; (80018c0 <tail_move+0x548>)
 80017f0:	019b      	lsls	r3, r3, #6
 80017f2:	441a      	add	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	4413      	add	r3, r2
 80017f8:	226c      	movs	r2, #108	; 0x6c
 80017fa:	701a      	strb	r2, [r3, #0]
}
 80017fc:	e128      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y + 1][x] == 'Z')	snake_vector[y + 1][x] = 'L';
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	3301      	adds	r3, #1
 8001802:	4a2f      	ldr	r2, [pc, #188]	; (80018c0 <tail_move+0x548>)
 8001804:	019b      	lsls	r3, r3, #6
 8001806:	441a      	add	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	4413      	add	r3, r2
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b5a      	cmp	r3, #90	; 0x5a
 8001810:	d109      	bne.n	8001826 <tail_move+0x4ae>
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	3301      	adds	r3, #1
 8001816:	4a2a      	ldr	r2, [pc, #168]	; (80018c0 <tail_move+0x548>)
 8001818:	019b      	lsls	r3, r3, #6
 800181a:	441a      	add	r2, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4413      	add	r3, r2
 8001820:	224c      	movs	r2, #76	; 0x4c
 8001822:	701a      	strb	r2, [r3, #0]
}
 8001824:	e114      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y + 1][x] == 'X')	snake_vector[y + 1][x] = 'R';
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	3301      	adds	r3, #1
 800182a:	4a25      	ldr	r2, [pc, #148]	; (80018c0 <tail_move+0x548>)
 800182c:	019b      	lsls	r3, r3, #6
 800182e:	441a      	add	r2, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4413      	add	r3, r2
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b58      	cmp	r3, #88	; 0x58
 8001838:	d109      	bne.n	800184e <tail_move+0x4d6>
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	3301      	adds	r3, #1
 800183e:	4a20      	ldr	r2, [pc, #128]	; (80018c0 <tail_move+0x548>)
 8001840:	019b      	lsls	r3, r3, #6
 8001842:	441a      	add	r2, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4413      	add	r3, r2
 8001848:	2252      	movs	r2, #82	; 0x52
 800184a:	701a      	strb	r2, [r3, #0]
}
 800184c:	e100      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y + 1][x] == 'C')	snake_vector[y + 1][x] = 'U';
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	3301      	adds	r3, #1
 8001852:	4a1b      	ldr	r2, [pc, #108]	; (80018c0 <tail_move+0x548>)
 8001854:	019b      	lsls	r3, r3, #6
 8001856:	441a      	add	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	4413      	add	r3, r2
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b43      	cmp	r3, #67	; 0x43
 8001860:	d109      	bne.n	8001876 <tail_move+0x4fe>
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	3301      	adds	r3, #1
 8001866:	4a16      	ldr	r2, [pc, #88]	; (80018c0 <tail_move+0x548>)
 8001868:	019b      	lsls	r3, r3, #6
 800186a:	441a      	add	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4413      	add	r3, r2
 8001870:	2255      	movs	r2, #85	; 0x55
 8001872:	701a      	strb	r2, [r3, #0]
}
 8001874:	e0ec      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y + 1][x] == 'V')	snake_vector[y + 1][x] = 'D';
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	3301      	adds	r3, #1
 800187a:	4a11      	ldr	r2, [pc, #68]	; (80018c0 <tail_move+0x548>)
 800187c:	019b      	lsls	r3, r3, #6
 800187e:	441a      	add	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	4413      	add	r3, r2
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b56      	cmp	r3, #86	; 0x56
 8001888:	f040 80e2 	bne.w	8001a50 <tail_move+0x6d8>
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	3301      	adds	r3, #1
 8001890:	4a0b      	ldr	r2, [pc, #44]	; (80018c0 <tail_move+0x548>)
 8001892:	019b      	lsls	r3, r3, #6
 8001894:	441a      	add	r2, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4413      	add	r3, r2
 800189a:	2244      	movs	r2, #68	; 0x44
 800189c:	701a      	strb	r2, [r3, #0]
}
 800189e:	e0d7      	b.n	8001a50 <tail_move+0x6d8>
	else if(snake_vector[y][x] == 'u')
 80018a0:	4a07      	ldr	r2, [pc, #28]	; (80018c0 <tail_move+0x548>)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	019b      	lsls	r3, r3, #6
 80018a6:	441a      	add	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	4413      	add	r3, r2
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	2b75      	cmp	r3, #117	; 0x75
 80018b0:	f040 80ce 	bne.w	8001a50 <tail_move+0x6d8>
		y = (y > 0) ? y : (OLED_HEIGHT / 2);
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d004      	beq.n	80018c4 <tail_move+0x54c>
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	e003      	b.n	80018c6 <tail_move+0x54e>
 80018be:	bf00      	nop
 80018c0:	20001a50 	.word	0x20001a50
 80018c4:	2320      	movs	r3, #32
 80018c6:	603b      	str	r3, [r7, #0]
		if(snake_vector[y - 1][x] == 'Z' || snake_vector[y - 1][x] == 'X' || snake_vector[y - 1][x] == 'C' || snake_vector[y - 1][x] == 'V')
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	3b01      	subs	r3, #1
 80018cc:	4a63      	ldr	r2, [pc, #396]	; (8001a5c <tail_move+0x6e4>)
 80018ce:	019b      	lsls	r3, r3, #6
 80018d0:	441a      	add	r2, r3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4413      	add	r3, r2
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	2b5a      	cmp	r3, #90	; 0x5a
 80018da:	d01d      	beq.n	8001918 <tail_move+0x5a0>
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	3b01      	subs	r3, #1
 80018e0:	4a5e      	ldr	r2, [pc, #376]	; (8001a5c <tail_move+0x6e4>)
 80018e2:	019b      	lsls	r3, r3, #6
 80018e4:	441a      	add	r2, r3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	2b58      	cmp	r3, #88	; 0x58
 80018ee:	d013      	beq.n	8001918 <tail_move+0x5a0>
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	3b01      	subs	r3, #1
 80018f4:	4a59      	ldr	r2, [pc, #356]	; (8001a5c <tail_move+0x6e4>)
 80018f6:	019b      	lsls	r3, r3, #6
 80018f8:	441a      	add	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4413      	add	r3, r2
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b43      	cmp	r3, #67	; 0x43
 8001902:	d009      	beq.n	8001918 <tail_move+0x5a0>
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	3b01      	subs	r3, #1
 8001908:	4a54      	ldr	r2, [pc, #336]	; (8001a5c <tail_move+0x6e4>)
 800190a:	019b      	lsls	r3, r3, #6
 800190c:	441a      	add	r2, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4413      	add	r3, r2
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	2b56      	cmp	r3, #86	; 0x56
 8001916:	d108      	bne.n	800192a <tail_move+0x5b2>
			snake_vector[y][x] = 'u';
 8001918:	4a50      	ldr	r2, [pc, #320]	; (8001a5c <tail_move+0x6e4>)
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	019b      	lsls	r3, r3, #6
 800191e:	441a      	add	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	4413      	add	r3, r2
 8001924:	2275      	movs	r2, #117	; 0x75
 8001926:	701a      	strb	r2, [r3, #0]
 8001928:	e007      	b.n	800193a <tail_move+0x5c2>
			snake_vector[tmp_y][tmp_x] = '\0';
 800192a:	4a4c      	ldr	r2, [pc, #304]	; (8001a5c <tail_move+0x6e4>)
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	019b      	lsls	r3, r3, #6
 8001930:	441a      	add	r2, r3
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	4413      	add	r3, r2
 8001936:	2200      	movs	r2, #0
 8001938:	701a      	strb	r2, [r3, #0]
		if(snake_vector[y - 1][x] == 'U')		snake_vector[y - 1][x] = 'u';
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	3b01      	subs	r3, #1
 800193e:	4a47      	ldr	r2, [pc, #284]	; (8001a5c <tail_move+0x6e4>)
 8001940:	019b      	lsls	r3, r3, #6
 8001942:	441a      	add	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	4413      	add	r3, r2
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	2b55      	cmp	r3, #85	; 0x55
 800194c:	d109      	bne.n	8001962 <tail_move+0x5ea>
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	3b01      	subs	r3, #1
 8001952:	4a42      	ldr	r2, [pc, #264]	; (8001a5c <tail_move+0x6e4>)
 8001954:	019b      	lsls	r3, r3, #6
 8001956:	441a      	add	r2, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4413      	add	r3, r2
 800195c:	2275      	movs	r2, #117	; 0x75
 800195e:	701a      	strb	r2, [r3, #0]
}
 8001960:	e076      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y - 1][x] == 'R')	snake_vector[y - 1][x] = 'r';
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	3b01      	subs	r3, #1
 8001966:	4a3d      	ldr	r2, [pc, #244]	; (8001a5c <tail_move+0x6e4>)
 8001968:	019b      	lsls	r3, r3, #6
 800196a:	441a      	add	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4413      	add	r3, r2
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	2b52      	cmp	r3, #82	; 0x52
 8001974:	d109      	bne.n	800198a <tail_move+0x612>
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	3b01      	subs	r3, #1
 800197a:	4a38      	ldr	r2, [pc, #224]	; (8001a5c <tail_move+0x6e4>)
 800197c:	019b      	lsls	r3, r3, #6
 800197e:	441a      	add	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4413      	add	r3, r2
 8001984:	2272      	movs	r2, #114	; 0x72
 8001986:	701a      	strb	r2, [r3, #0]
}
 8001988:	e062      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y - 1][x] == 'L')	snake_vector[y - 1][x] = 'l';
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	3b01      	subs	r3, #1
 800198e:	4a33      	ldr	r2, [pc, #204]	; (8001a5c <tail_move+0x6e4>)
 8001990:	019b      	lsls	r3, r3, #6
 8001992:	441a      	add	r2, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4413      	add	r3, r2
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	2b4c      	cmp	r3, #76	; 0x4c
 800199c:	d109      	bne.n	80019b2 <tail_move+0x63a>
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	3b01      	subs	r3, #1
 80019a2:	4a2e      	ldr	r2, [pc, #184]	; (8001a5c <tail_move+0x6e4>)
 80019a4:	019b      	lsls	r3, r3, #6
 80019a6:	441a      	add	r2, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	4413      	add	r3, r2
 80019ac:	226c      	movs	r2, #108	; 0x6c
 80019ae:	701a      	strb	r2, [r3, #0]
}
 80019b0:	e04e      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y - 1][x] == 'Z')	snake_vector[y - 1][x] = 'L';
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	3b01      	subs	r3, #1
 80019b6:	4a29      	ldr	r2, [pc, #164]	; (8001a5c <tail_move+0x6e4>)
 80019b8:	019b      	lsls	r3, r3, #6
 80019ba:	441a      	add	r2, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	4413      	add	r3, r2
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	2b5a      	cmp	r3, #90	; 0x5a
 80019c4:	d109      	bne.n	80019da <tail_move+0x662>
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	3b01      	subs	r3, #1
 80019ca:	4a24      	ldr	r2, [pc, #144]	; (8001a5c <tail_move+0x6e4>)
 80019cc:	019b      	lsls	r3, r3, #6
 80019ce:	441a      	add	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4413      	add	r3, r2
 80019d4:	224c      	movs	r2, #76	; 0x4c
 80019d6:	701a      	strb	r2, [r3, #0]
}
 80019d8:	e03a      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y - 1][x] == 'X')	snake_vector[y - 1][x] = 'R';
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	3b01      	subs	r3, #1
 80019de:	4a1f      	ldr	r2, [pc, #124]	; (8001a5c <tail_move+0x6e4>)
 80019e0:	019b      	lsls	r3, r3, #6
 80019e2:	441a      	add	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	4413      	add	r3, r2
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b58      	cmp	r3, #88	; 0x58
 80019ec:	d109      	bne.n	8001a02 <tail_move+0x68a>
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	3b01      	subs	r3, #1
 80019f2:	4a1a      	ldr	r2, [pc, #104]	; (8001a5c <tail_move+0x6e4>)
 80019f4:	019b      	lsls	r3, r3, #6
 80019f6:	441a      	add	r2, r3
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	4413      	add	r3, r2
 80019fc:	2252      	movs	r2, #82	; 0x52
 80019fe:	701a      	strb	r2, [r3, #0]
}
 8001a00:	e026      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y - 1][x] == 'C')	snake_vector[y - 1][x] = 'U';
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	3b01      	subs	r3, #1
 8001a06:	4a15      	ldr	r2, [pc, #84]	; (8001a5c <tail_move+0x6e4>)
 8001a08:	019b      	lsls	r3, r3, #6
 8001a0a:	441a      	add	r2, r3
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4413      	add	r3, r2
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	2b43      	cmp	r3, #67	; 0x43
 8001a14:	d109      	bne.n	8001a2a <tail_move+0x6b2>
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	3b01      	subs	r3, #1
 8001a1a:	4a10      	ldr	r2, [pc, #64]	; (8001a5c <tail_move+0x6e4>)
 8001a1c:	019b      	lsls	r3, r3, #6
 8001a1e:	441a      	add	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	4413      	add	r3, r2
 8001a24:	2255      	movs	r2, #85	; 0x55
 8001a26:	701a      	strb	r2, [r3, #0]
}
 8001a28:	e012      	b.n	8001a50 <tail_move+0x6d8>
		else if(snake_vector[y - 1][x] == 'V')	snake_vector[y - 1][x] = 'D';
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	3b01      	subs	r3, #1
 8001a2e:	4a0b      	ldr	r2, [pc, #44]	; (8001a5c <tail_move+0x6e4>)
 8001a30:	019b      	lsls	r3, r3, #6
 8001a32:	441a      	add	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	4413      	add	r3, r2
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	2b56      	cmp	r3, #86	; 0x56
 8001a3c:	d108      	bne.n	8001a50 <tail_move+0x6d8>
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	3b01      	subs	r3, #1
 8001a42:	4a06      	ldr	r2, [pc, #24]	; (8001a5c <tail_move+0x6e4>)
 8001a44:	019b      	lsls	r3, r3, #6
 8001a46:	441a      	add	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	2244      	movs	r2, #68	; 0x44
 8001a4e:	701a      	strb	r2, [r3, #0]
}
 8001a50:	bf00      	nop
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bc80      	pop	{r7}
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	20001a50 	.word	0x20001a50

08001a60 <head_move>:

void head_move(uint32_t x, uint32_t y)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
	if(snake_vector[y][x] == '3')
 8001a6a:	4a8e      	ldr	r2, [pc, #568]	; (8001ca4 <head_move+0x244>)
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	019b      	lsls	r3, r3, #6
 8001a70:	441a      	add	r2, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4413      	add	r3, r2
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	2b33      	cmp	r3, #51	; 0x33
 8001a7a:	d13d      	bne.n	8001af8 <head_move+0x98>
	{
		snake_vector[y][x] = 'R';
 8001a7c:	4a89      	ldr	r2, [pc, #548]	; (8001ca4 <head_move+0x244>)
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	019b      	lsls	r3, r3, #6
 8001a82:	441a      	add	r2, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4413      	add	r3, r2
 8001a88:	2252      	movs	r2, #82	; 0x52
 8001a8a:	701a      	strb	r2, [r3, #0]
		x = ((x + 1) < OLED_WIDTH / 2) ? x : -1;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	3301      	adds	r3, #1
 8001a90:	2b3f      	cmp	r3, #63	; 0x3f
 8001a92:	d801      	bhi.n	8001a98 <head_move+0x38>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	e001      	b.n	8001a9c <head_move+0x3c>
 8001a98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a9c:	607b      	str	r3, [r7, #4]
		if(snake_vector[y][x + 1] == 'T')
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	4980      	ldr	r1, [pc, #512]	; (8001ca4 <head_move+0x244>)
 8001aa4:	683a      	ldr	r2, [r7, #0]
 8001aa6:	0192      	lsls	r2, r2, #6
 8001aa8:	440a      	add	r2, r1
 8001aaa:	4413      	add	r3, r2
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b54      	cmp	r3, #84	; 0x54
 8001ab0:	d10b      	bne.n	8001aca <head_move+0x6a>
		{
			snake_vector[y][x] = 'X';
 8001ab2:	4a7c      	ldr	r2, [pc, #496]	; (8001ca4 <head_move+0x244>)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	019b      	lsls	r3, r3, #6
 8001ab8:	441a      	add	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4413      	add	r3, r2
 8001abe:	2258      	movs	r2, #88	; 0x58
 8001ac0:	701a      	strb	r2, [r3, #0]
			eat_flag = 1;
 8001ac2:	4b79      	ldr	r3, [pc, #484]	; (8001ca8 <head_move+0x248>)
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	e00c      	b.n	8001ae4 <head_move+0x84>
		}
		else if(snake_vector[y][x + 1])
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	3301      	adds	r3, #1
 8001ace:	4975      	ldr	r1, [pc, #468]	; (8001ca4 <head_move+0x244>)
 8001ad0:	683a      	ldr	r2, [r7, #0]
 8001ad2:	0192      	lsls	r2, r2, #6
 8001ad4:	440a      	add	r2, r1
 8001ad6:	4413      	add	r3, r2
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d002      	beq.n	8001ae4 <head_move+0x84>
			game_over_flag = 1;
 8001ade:	4b73      	ldr	r3, [pc, #460]	; (8001cac <head_move+0x24c>)
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	601a      	str	r2, [r3, #0]
		snake_vector[y][x + 1] = '3';
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	496e      	ldr	r1, [pc, #440]	; (8001ca4 <head_move+0x244>)
 8001aea:	683a      	ldr	r2, [r7, #0]
 8001aec:	0192      	lsls	r2, r2, #6
 8001aee:	440a      	add	r2, r1
 8001af0:	4413      	add	r3, r2
 8001af2:	2233      	movs	r2, #51	; 0x33
 8001af4:	701a      	strb	r2, [r3, #0]
		}
		else if(snake_vector[y - 1][x])
			game_over_flag = 1;
		snake_vector[y - 1][x] = '0';
	}
}
 8001af6:	e0cf      	b.n	8001c98 <head_move+0x238>
	else if(snake_vector[y][x] == '6')
 8001af8:	4a6a      	ldr	r2, [pc, #424]	; (8001ca4 <head_move+0x244>)
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	019b      	lsls	r3, r3, #6
 8001afe:	441a      	add	r2, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4413      	add	r3, r2
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	2b36      	cmp	r3, #54	; 0x36
 8001b08:	d13d      	bne.n	8001b86 <head_move+0x126>
		snake_vector[y][x] = 'D';
 8001b0a:	4a66      	ldr	r2, [pc, #408]	; (8001ca4 <head_move+0x244>)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	019b      	lsls	r3, r3, #6
 8001b10:	441a      	add	r2, r3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4413      	add	r3, r2
 8001b16:	2244      	movs	r2, #68	; 0x44
 8001b18:	701a      	strb	r2, [r3, #0]
		y = ((y + 1) < OLED_HEIGHT / 2) ? y : -1;
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	2b1f      	cmp	r3, #31
 8001b20:	d801      	bhi.n	8001b26 <head_move+0xc6>
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	e001      	b.n	8001b2a <head_move+0xca>
 8001b26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b2a:	603b      	str	r3, [r7, #0]
		if(snake_vector[y + 1][x] == 'T')
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	3301      	adds	r3, #1
 8001b30:	4a5c      	ldr	r2, [pc, #368]	; (8001ca4 <head_move+0x244>)
 8001b32:	019b      	lsls	r3, r3, #6
 8001b34:	441a      	add	r2, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4413      	add	r3, r2
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	2b54      	cmp	r3, #84	; 0x54
 8001b3e:	d10b      	bne.n	8001b58 <head_move+0xf8>
			snake_vector[y][x] = 'V';
 8001b40:	4a58      	ldr	r2, [pc, #352]	; (8001ca4 <head_move+0x244>)
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	019b      	lsls	r3, r3, #6
 8001b46:	441a      	add	r2, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	2256      	movs	r2, #86	; 0x56
 8001b4e:	701a      	strb	r2, [r3, #0]
			eat_flag = 1;
 8001b50:	4b55      	ldr	r3, [pc, #340]	; (8001ca8 <head_move+0x248>)
 8001b52:	2201      	movs	r2, #1
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	e00c      	b.n	8001b72 <head_move+0x112>
		else if(snake_vector[y + 1][x])
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	4a51      	ldr	r2, [pc, #324]	; (8001ca4 <head_move+0x244>)
 8001b5e:	019b      	lsls	r3, r3, #6
 8001b60:	441a      	add	r2, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4413      	add	r3, r2
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d002      	beq.n	8001b72 <head_move+0x112>
			game_over_flag = 1;
 8001b6c:	4b4f      	ldr	r3, [pc, #316]	; (8001cac <head_move+0x24c>)
 8001b6e:	2201      	movs	r2, #1
 8001b70:	601a      	str	r2, [r3, #0]
		snake_vector[y + 1][x] = '6';
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	3301      	adds	r3, #1
 8001b76:	4a4b      	ldr	r2, [pc, #300]	; (8001ca4 <head_move+0x244>)
 8001b78:	019b      	lsls	r3, r3, #6
 8001b7a:	441a      	add	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4413      	add	r3, r2
 8001b80:	2236      	movs	r2, #54	; 0x36
 8001b82:	701a      	strb	r2, [r3, #0]
}
 8001b84:	e088      	b.n	8001c98 <head_move+0x238>
	else if(snake_vector[y][x] == '9')
 8001b86:	4a47      	ldr	r2, [pc, #284]	; (8001ca4 <head_move+0x244>)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	019b      	lsls	r3, r3, #6
 8001b8c:	441a      	add	r2, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4413      	add	r3, r2
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b39      	cmp	r3, #57	; 0x39
 8001b96:	d13b      	bne.n	8001c10 <head_move+0x1b0>
		snake_vector[y][x] = 'L';
 8001b98:	4a42      	ldr	r2, [pc, #264]	; (8001ca4 <head_move+0x244>)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	019b      	lsls	r3, r3, #6
 8001b9e:	441a      	add	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	224c      	movs	r2, #76	; 0x4c
 8001ba6:	701a      	strb	r2, [r3, #0]
		x = (x > 0) ? x : (OLED_WIDTH / 2);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <head_move+0x152>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	e000      	b.n	8001bb4 <head_move+0x154>
 8001bb2:	2340      	movs	r3, #64	; 0x40
 8001bb4:	607b      	str	r3, [r7, #4]
		if(snake_vector[y][x - 1] == 'T')
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	3b01      	subs	r3, #1
 8001bba:	493a      	ldr	r1, [pc, #232]	; (8001ca4 <head_move+0x244>)
 8001bbc:	683a      	ldr	r2, [r7, #0]
 8001bbe:	0192      	lsls	r2, r2, #6
 8001bc0:	440a      	add	r2, r1
 8001bc2:	4413      	add	r3, r2
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	2b54      	cmp	r3, #84	; 0x54
 8001bc8:	d10b      	bne.n	8001be2 <head_move+0x182>
			snake_vector[y][x] = 'Z';
 8001bca:	4a36      	ldr	r2, [pc, #216]	; (8001ca4 <head_move+0x244>)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	019b      	lsls	r3, r3, #6
 8001bd0:	441a      	add	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	225a      	movs	r2, #90	; 0x5a
 8001bd8:	701a      	strb	r2, [r3, #0]
			eat_flag = 1;
 8001bda:	4b33      	ldr	r3, [pc, #204]	; (8001ca8 <head_move+0x248>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	e00c      	b.n	8001bfc <head_move+0x19c>
		else if(snake_vector[y][x - 1])
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	3b01      	subs	r3, #1
 8001be6:	492f      	ldr	r1, [pc, #188]	; (8001ca4 <head_move+0x244>)
 8001be8:	683a      	ldr	r2, [r7, #0]
 8001bea:	0192      	lsls	r2, r2, #6
 8001bec:	440a      	add	r2, r1
 8001bee:	4413      	add	r3, r2
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d002      	beq.n	8001bfc <head_move+0x19c>
			game_over_flag = 1;
 8001bf6:	4b2d      	ldr	r3, [pc, #180]	; (8001cac <head_move+0x24c>)
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	601a      	str	r2, [r3, #0]
		snake_vector[y][x - 1] = '9';
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	4928      	ldr	r1, [pc, #160]	; (8001ca4 <head_move+0x244>)
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	0192      	lsls	r2, r2, #6
 8001c06:	440a      	add	r2, r1
 8001c08:	4413      	add	r3, r2
 8001c0a:	2239      	movs	r2, #57	; 0x39
 8001c0c:	701a      	strb	r2, [r3, #0]
}
 8001c0e:	e043      	b.n	8001c98 <head_move+0x238>
	else if(snake_vector[y][x] == '0')
 8001c10:	4a24      	ldr	r2, [pc, #144]	; (8001ca4 <head_move+0x244>)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	019b      	lsls	r3, r3, #6
 8001c16:	441a      	add	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	2b30      	cmp	r3, #48	; 0x30
 8001c20:	d13a      	bne.n	8001c98 <head_move+0x238>
		snake_vector[y][x] = 'U';
 8001c22:	4a20      	ldr	r2, [pc, #128]	; (8001ca4 <head_move+0x244>)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	019b      	lsls	r3, r3, #6
 8001c28:	441a      	add	r2, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	2255      	movs	r2, #85	; 0x55
 8001c30:	701a      	strb	r2, [r3, #0]
		y = (y > 0) ? y : (OLED_HEIGHT / 2);
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <head_move+0x1dc>
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	e000      	b.n	8001c3e <head_move+0x1de>
 8001c3c:	2320      	movs	r3, #32
 8001c3e:	603b      	str	r3, [r7, #0]
		if(snake_vector[y - 1][x] == 'T')
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	3b01      	subs	r3, #1
 8001c44:	4a17      	ldr	r2, [pc, #92]	; (8001ca4 <head_move+0x244>)
 8001c46:	019b      	lsls	r3, r3, #6
 8001c48:	441a      	add	r2, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b54      	cmp	r3, #84	; 0x54
 8001c52:	d10b      	bne.n	8001c6c <head_move+0x20c>
			snake_vector[y][x] = 'C';
 8001c54:	4a13      	ldr	r2, [pc, #76]	; (8001ca4 <head_move+0x244>)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	019b      	lsls	r3, r3, #6
 8001c5a:	441a      	add	r2, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4413      	add	r3, r2
 8001c60:	2243      	movs	r2, #67	; 0x43
 8001c62:	701a      	strb	r2, [r3, #0]
			eat_flag = 1;
 8001c64:	4b10      	ldr	r3, [pc, #64]	; (8001ca8 <head_move+0x248>)
 8001c66:	2201      	movs	r2, #1
 8001c68:	601a      	str	r2, [r3, #0]
 8001c6a:	e00c      	b.n	8001c86 <head_move+0x226>
		else if(snake_vector[y - 1][x])
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	4a0c      	ldr	r2, [pc, #48]	; (8001ca4 <head_move+0x244>)
 8001c72:	019b      	lsls	r3, r3, #6
 8001c74:	441a      	add	r2, r3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4413      	add	r3, r2
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d002      	beq.n	8001c86 <head_move+0x226>
			game_over_flag = 1;
 8001c80:	4b0a      	ldr	r3, [pc, #40]	; (8001cac <head_move+0x24c>)
 8001c82:	2201      	movs	r2, #1
 8001c84:	601a      	str	r2, [r3, #0]
		snake_vector[y - 1][x] = '0';
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	3b01      	subs	r3, #1
 8001c8a:	4a06      	ldr	r2, [pc, #24]	; (8001ca4 <head_move+0x244>)
 8001c8c:	019b      	lsls	r3, r3, #6
 8001c8e:	441a      	add	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	4413      	add	r3, r2
 8001c94:	2230      	movs	r2, #48	; 0x30
 8001c96:	701a      	strb	r2, [r3, #0]
}
 8001c98:	bf00      	nop
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bc80      	pop	{r7}
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	20001a50 	.word	0x20001a50
 8001ca8:	20001a14 	.word	0x20001a14
 8001cac:	200015b4 	.word	0x200015b4

08001cb0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cb0:	480c      	ldr	r0, [pc, #48]	; (8001ce4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cb2:	490d      	ldr	r1, [pc, #52]	; (8001ce8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cb4:	4a0d      	ldr	r2, [pc, #52]	; (8001cec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cb8:	e002      	b.n	8001cc0 <LoopCopyDataInit>

08001cba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cbe:	3304      	adds	r3, #4

08001cc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cc4:	d3f9      	bcc.n	8001cba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cc6:	4a0a      	ldr	r2, [pc, #40]	; (8001cf0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cc8:	4c0a      	ldr	r4, [pc, #40]	; (8001cf4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ccc:	e001      	b.n	8001cd2 <LoopFillZerobss>

08001cce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cd0:	3204      	adds	r2, #4

08001cd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cd4:	d3fb      	bcc.n	8001cce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001cd6:	f7fe ff85 	bl	8000be4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cda:	f003 fe45 	bl	8005968 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cde:	f7fe fa4f 	bl	8000180 <main>
  bx lr
 8001ce2:	4770      	bx	lr
  ldr r0, =_sdata
 8001ce4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ce8:	20000578 	.word	0x20000578
  ldr r2, =_sidata
 8001cec:	08006b44 	.word	0x08006b44
  ldr r2, =_sbss
 8001cf0:	20000578 	.word	0x20000578
  ldr r4, =_ebss
 8001cf4:	200022b4 	.word	0x200022b4

08001cf8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cf8:	e7fe      	b.n	8001cf8 <ADC1_2_IRQHandler>
	...

08001cfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d00:	4b08      	ldr	r3, [pc, #32]	; (8001d24 <HAL_Init+0x28>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a07      	ldr	r2, [pc, #28]	; (8001d24 <HAL_Init+0x28>)
 8001d06:	f043 0310 	orr.w	r3, r3, #16
 8001d0a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d0c:	2003      	movs	r0, #3
 8001d0e:	f000 fcfd 	bl	800270c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d12:	200f      	movs	r0, #15
 8001d14:	f7fe fe30 	bl	8000978 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d18:	f7fe fd88 	bl	800082c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d1c:	2300      	movs	r3, #0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40022000 	.word	0x40022000

08001d28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d2c:	4b05      	ldr	r3, [pc, #20]	; (8001d44 <HAL_IncTick+0x1c>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	461a      	mov	r2, r3
 8001d32:	4b05      	ldr	r3, [pc, #20]	; (8001d48 <HAL_IncTick+0x20>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4413      	add	r3, r2
 8001d38:	4a03      	ldr	r2, [pc, #12]	; (8001d48 <HAL_IncTick+0x20>)
 8001d3a:	6013      	str	r3, [r2, #0]
}
 8001d3c:	bf00      	nop
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bc80      	pop	{r7}
 8001d42:	4770      	bx	lr
 8001d44:	2000050c 	.word	0x2000050c
 8001d48:	200022a0 	.word	0x200022a0

08001d4c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d50:	4b02      	ldr	r3, [pc, #8]	; (8001d5c <HAL_GetTick+0x10>)
 8001d52:	681b      	ldr	r3, [r3, #0]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bc80      	pop	{r7}
 8001d5a:	4770      	bx	lr
 8001d5c:	200022a0 	.word	0x200022a0

08001d60 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001d70:	2300      	movs	r3, #0
 8001d72:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001d74:	2300      	movs	r3, #0
 8001d76:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d101      	bne.n	8001d82 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e0be      	b.n	8001f00 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d109      	bne.n	8001da4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f7fe fd7c 	bl	800089c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f000 fbc5 	bl	8002534 <ADC_ConversionStop_Disable>
 8001daa:	4603      	mov	r3, r0
 8001dac:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001db2:	f003 0310 	and.w	r3, r3, #16
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f040 8099 	bne.w	8001eee <HAL_ADC_Init+0x18e>
 8001dbc:	7dfb      	ldrb	r3, [r7, #23]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	f040 8095 	bne.w	8001eee <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001dcc:	f023 0302 	bic.w	r3, r3, #2
 8001dd0:	f043 0202 	orr.w	r2, r3, #2
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001de0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	7b1b      	ldrb	r3, [r3, #12]
 8001de6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001de8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001dea:	68ba      	ldr	r2, [r7, #8]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001df8:	d003      	beq.n	8001e02 <HAL_ADC_Init+0xa2>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d102      	bne.n	8001e08 <HAL_ADC_Init+0xa8>
 8001e02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e06:	e000      	b.n	8001e0a <HAL_ADC_Init+0xaa>
 8001e08:	2300      	movs	r3, #0
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	7d1b      	ldrb	r3, [r3, #20]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d119      	bne.n	8001e4c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	7b1b      	ldrb	r3, [r3, #12]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d109      	bne.n	8001e34 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	3b01      	subs	r3, #1
 8001e26:	035a      	lsls	r2, r3, #13
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e30:	613b      	str	r3, [r7, #16]
 8001e32:	e00b      	b.n	8001e4c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e38:	f043 0220 	orr.w	r2, r3, #32
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e44:	f043 0201 	orr.w	r2, r3, #1
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	689a      	ldr	r2, [r3, #8]
 8001e66:	4b28      	ldr	r3, [pc, #160]	; (8001f08 <HAL_ADC_Init+0x1a8>)
 8001e68:	4013      	ands	r3, r2
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	6812      	ldr	r2, [r2, #0]
 8001e6e:	68b9      	ldr	r1, [r7, #8]
 8001e70:	430b      	orrs	r3, r1
 8001e72:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e7c:	d003      	beq.n	8001e86 <HAL_ADC_Init+0x126>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d104      	bne.n	8001e90 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	691b      	ldr	r3, [r3, #16]
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	051b      	lsls	r3, r3, #20
 8001e8e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e96:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	430a      	orrs	r2, r1
 8001ea2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	689a      	ldr	r2, [r3, #8]
 8001eaa:	4b18      	ldr	r3, [pc, #96]	; (8001f0c <HAL_ADC_Init+0x1ac>)
 8001eac:	4013      	ands	r3, r2
 8001eae:	68ba      	ldr	r2, [r7, #8]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d10b      	bne.n	8001ecc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ebe:	f023 0303 	bic.w	r3, r3, #3
 8001ec2:	f043 0201 	orr.w	r2, r3, #1
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001eca:	e018      	b.n	8001efe <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed0:	f023 0312 	bic.w	r3, r3, #18
 8001ed4:	f043 0210 	orr.w	r2, r3, #16
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee0:	f043 0201 	orr.w	r2, r3, #1
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001eec:	e007      	b.n	8001efe <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef2:	f043 0210 	orr.w	r2, r3, #16
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001efe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3718      	adds	r7, #24
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	ffe1f7fd 	.word	0xffe1f7fd
 8001f0c:	ff1f0efe 	.word	0xff1f0efe

08001f10 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d101      	bne.n	8001f2a <HAL_ADC_Start+0x1a>
 8001f26:	2302      	movs	r3, #2
 8001f28:	e098      	b.n	800205c <HAL_ADC_Start+0x14c>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f000 faa4 	bl	8002480 <ADC_Enable>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001f3c:	7bfb      	ldrb	r3, [r7, #15]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	f040 8087 	bne.w	8002052 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f4c:	f023 0301 	bic.w	r3, r3, #1
 8001f50:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a41      	ldr	r2, [pc, #260]	; (8002064 <HAL_ADC_Start+0x154>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d105      	bne.n	8001f6e <HAL_ADC_Start+0x5e>
 8001f62:	4b41      	ldr	r3, [pc, #260]	; (8002068 <HAL_ADC_Start+0x158>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d115      	bne.n	8001f9a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f72:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d026      	beq.n	8001fd6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f8c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f90:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f98:	e01d      	b.n	8001fd6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a2f      	ldr	r2, [pc, #188]	; (8002068 <HAL_ADC_Start+0x158>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d004      	beq.n	8001fba <HAL_ADC_Start+0xaa>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a2b      	ldr	r2, [pc, #172]	; (8002064 <HAL_ADC_Start+0x154>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d10d      	bne.n	8001fd6 <HAL_ADC_Start+0xc6>
 8001fba:	4b2b      	ldr	r3, [pc, #172]	; (8002068 <HAL_ADC_Start+0x158>)
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d007      	beq.n	8001fd6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fda:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d006      	beq.n	8001ff0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe6:	f023 0206 	bic.w	r2, r3, #6
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	62da      	str	r2, [r3, #44]	; 0x2c
 8001fee:	e002      	b.n	8001ff6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f06f 0202 	mvn.w	r2, #2
 8002006:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002012:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002016:	d113      	bne.n	8002040 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800201c:	4a11      	ldr	r2, [pc, #68]	; (8002064 <HAL_ADC_Start+0x154>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d105      	bne.n	800202e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002022:	4b11      	ldr	r3, [pc, #68]	; (8002068 <HAL_ADC_Start+0x158>)
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800202a:	2b00      	cmp	r3, #0
 800202c:	d108      	bne.n	8002040 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	689a      	ldr	r2, [r3, #8]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800203c:	609a      	str	r2, [r3, #8]
 800203e:	e00c      	b.n	800205a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	689a      	ldr	r2, [r3, #8]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	e003      	b.n	800205a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800205a:	7bfb      	ldrb	r3, [r7, #15]
}
 800205c:	4618      	mov	r0, r3
 800205e:	3710      	adds	r7, #16
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	40012800 	.word	0x40012800
 8002068:	40012400 	.word	0x40012400

0800206c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800206c:	b590      	push	{r4, r7, lr}
 800206e:	b087      	sub	sp, #28
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002076:	2300      	movs	r3, #0
 8002078:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800207a:	2300      	movs	r3, #0
 800207c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800207e:	2300      	movs	r3, #0
 8002080:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002082:	f7ff fe63 	bl	8001d4c <HAL_GetTick>
 8002086:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002092:	2b00      	cmp	r3, #0
 8002094:	d00b      	beq.n	80020ae <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800209a:	f043 0220 	orr.w	r2, r3, #32
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e0d3      	b.n	8002256 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d131      	bne.n	8002120 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020c2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d12a      	bne.n	8002120 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80020ca:	e021      	b.n	8002110 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80020d2:	d01d      	beq.n	8002110 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d007      	beq.n	80020ea <HAL_ADC_PollForConversion+0x7e>
 80020da:	f7ff fe37 	bl	8001d4c <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d212      	bcs.n	8002110 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d10b      	bne.n	8002110 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fc:	f043 0204 	orr.w	r2, r3, #4
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e0a2      	b.n	8002256 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d0d6      	beq.n	80020cc <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800211e:	e070      	b.n	8002202 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002120:	4b4f      	ldr	r3, [pc, #316]	; (8002260 <HAL_ADC_PollForConversion+0x1f4>)
 8002122:	681c      	ldr	r4, [r3, #0]
 8002124:	2002      	movs	r0, #2
 8002126:	f001 fe0d 	bl	8003d44 <HAL_RCCEx_GetPeriphCLKFreq>
 800212a:	4603      	mov	r3, r0
 800212c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	6919      	ldr	r1, [r3, #16]
 8002136:	4b4b      	ldr	r3, [pc, #300]	; (8002264 <HAL_ADC_PollForConversion+0x1f8>)
 8002138:	400b      	ands	r3, r1
 800213a:	2b00      	cmp	r3, #0
 800213c:	d118      	bne.n	8002170 <HAL_ADC_PollForConversion+0x104>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68d9      	ldr	r1, [r3, #12]
 8002144:	4b48      	ldr	r3, [pc, #288]	; (8002268 <HAL_ADC_PollForConversion+0x1fc>)
 8002146:	400b      	ands	r3, r1
 8002148:	2b00      	cmp	r3, #0
 800214a:	d111      	bne.n	8002170 <HAL_ADC_PollForConversion+0x104>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6919      	ldr	r1, [r3, #16]
 8002152:	4b46      	ldr	r3, [pc, #280]	; (800226c <HAL_ADC_PollForConversion+0x200>)
 8002154:	400b      	ands	r3, r1
 8002156:	2b00      	cmp	r3, #0
 8002158:	d108      	bne.n	800216c <HAL_ADC_PollForConversion+0x100>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68d9      	ldr	r1, [r3, #12]
 8002160:	4b43      	ldr	r3, [pc, #268]	; (8002270 <HAL_ADC_PollForConversion+0x204>)
 8002162:	400b      	ands	r3, r1
 8002164:	2b00      	cmp	r3, #0
 8002166:	d101      	bne.n	800216c <HAL_ADC_PollForConversion+0x100>
 8002168:	2314      	movs	r3, #20
 800216a:	e020      	b.n	80021ae <HAL_ADC_PollForConversion+0x142>
 800216c:	2329      	movs	r3, #41	; 0x29
 800216e:	e01e      	b.n	80021ae <HAL_ADC_PollForConversion+0x142>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6919      	ldr	r1, [r3, #16]
 8002176:	4b3d      	ldr	r3, [pc, #244]	; (800226c <HAL_ADC_PollForConversion+0x200>)
 8002178:	400b      	ands	r3, r1
 800217a:	2b00      	cmp	r3, #0
 800217c:	d106      	bne.n	800218c <HAL_ADC_PollForConversion+0x120>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	68d9      	ldr	r1, [r3, #12]
 8002184:	4b3a      	ldr	r3, [pc, #232]	; (8002270 <HAL_ADC_PollForConversion+0x204>)
 8002186:	400b      	ands	r3, r1
 8002188:	2b00      	cmp	r3, #0
 800218a:	d00d      	beq.n	80021a8 <HAL_ADC_PollForConversion+0x13c>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6919      	ldr	r1, [r3, #16]
 8002192:	4b38      	ldr	r3, [pc, #224]	; (8002274 <HAL_ADC_PollForConversion+0x208>)
 8002194:	400b      	ands	r3, r1
 8002196:	2b00      	cmp	r3, #0
 8002198:	d108      	bne.n	80021ac <HAL_ADC_PollForConversion+0x140>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	68d9      	ldr	r1, [r3, #12]
 80021a0:	4b34      	ldr	r3, [pc, #208]	; (8002274 <HAL_ADC_PollForConversion+0x208>)
 80021a2:	400b      	ands	r3, r1
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d101      	bne.n	80021ac <HAL_ADC_PollForConversion+0x140>
 80021a8:	2354      	movs	r3, #84	; 0x54
 80021aa:	e000      	b.n	80021ae <HAL_ADC_PollForConversion+0x142>
 80021ac:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80021ae:	fb02 f303 	mul.w	r3, r2, r3
 80021b2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021b4:	e021      	b.n	80021fa <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021bc:	d01a      	beq.n	80021f4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d007      	beq.n	80021d4 <HAL_ADC_PollForConversion+0x168>
 80021c4:	f7ff fdc2 	bl	8001d4c <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	683a      	ldr	r2, [r7, #0]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d20f      	bcs.n	80021f4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d90b      	bls.n	80021f4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e0:	f043 0204 	orr.w	r2, r3, #4
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e030      	b.n	8002256 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	3301      	adds	r3, #1
 80021f8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	429a      	cmp	r2, r3
 8002200:	d8d9      	bhi.n	80021b6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f06f 0212 	mvn.w	r2, #18
 800220a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002210:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002222:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002226:	d115      	bne.n	8002254 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800222c:	2b00      	cmp	r3, #0
 800222e:	d111      	bne.n	8002254 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002234:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002240:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d105      	bne.n	8002254 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800224c:	f043 0201 	orr.w	r2, r3, #1
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	371c      	adds	r7, #28
 800225a:	46bd      	mov	sp, r7
 800225c:	bd90      	pop	{r4, r7, pc}
 800225e:	bf00      	nop
 8002260:	20000500 	.word	0x20000500
 8002264:	24924924 	.word	0x24924924
 8002268:	00924924 	.word	0x00924924
 800226c:	12492492 	.word	0x12492492
 8002270:	00492492 	.word	0x00492492
 8002274:	00249249 	.word	0x00249249

08002278 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002286:	4618      	mov	r0, r3
 8002288:	370c      	adds	r7, #12
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr

08002290 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800229a:	2300      	movs	r3, #0
 800229c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800229e:	2300      	movs	r3, #0
 80022a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d101      	bne.n	80022b0 <HAL_ADC_ConfigChannel+0x20>
 80022ac:	2302      	movs	r3, #2
 80022ae:	e0dc      	b.n	800246a <HAL_ADC_ConfigChannel+0x1da>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	2b06      	cmp	r3, #6
 80022be:	d81c      	bhi.n	80022fa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685a      	ldr	r2, [r3, #4]
 80022ca:	4613      	mov	r3, r2
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4413      	add	r3, r2
 80022d0:	3b05      	subs	r3, #5
 80022d2:	221f      	movs	r2, #31
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	43db      	mvns	r3, r3
 80022da:	4019      	ands	r1, r3
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	6818      	ldr	r0, [r3, #0]
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685a      	ldr	r2, [r3, #4]
 80022e4:	4613      	mov	r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	4413      	add	r3, r2
 80022ea:	3b05      	subs	r3, #5
 80022ec:	fa00 f203 	lsl.w	r2, r0, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	430a      	orrs	r2, r1
 80022f6:	635a      	str	r2, [r3, #52]	; 0x34
 80022f8:	e03c      	b.n	8002374 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	2b0c      	cmp	r3, #12
 8002300:	d81c      	bhi.n	800233c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	685a      	ldr	r2, [r3, #4]
 800230c:	4613      	mov	r3, r2
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	4413      	add	r3, r2
 8002312:	3b23      	subs	r3, #35	; 0x23
 8002314:	221f      	movs	r2, #31
 8002316:	fa02 f303 	lsl.w	r3, r2, r3
 800231a:	43db      	mvns	r3, r3
 800231c:	4019      	ands	r1, r3
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	6818      	ldr	r0, [r3, #0]
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685a      	ldr	r2, [r3, #4]
 8002326:	4613      	mov	r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	4413      	add	r3, r2
 800232c:	3b23      	subs	r3, #35	; 0x23
 800232e:	fa00 f203 	lsl.w	r2, r0, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	430a      	orrs	r2, r1
 8002338:	631a      	str	r2, [r3, #48]	; 0x30
 800233a:	e01b      	b.n	8002374 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	685a      	ldr	r2, [r3, #4]
 8002346:	4613      	mov	r3, r2
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	4413      	add	r3, r2
 800234c:	3b41      	subs	r3, #65	; 0x41
 800234e:	221f      	movs	r2, #31
 8002350:	fa02 f303 	lsl.w	r3, r2, r3
 8002354:	43db      	mvns	r3, r3
 8002356:	4019      	ands	r1, r3
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	6818      	ldr	r0, [r3, #0]
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685a      	ldr	r2, [r3, #4]
 8002360:	4613      	mov	r3, r2
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	4413      	add	r3, r2
 8002366:	3b41      	subs	r3, #65	; 0x41
 8002368:	fa00 f203 	lsl.w	r2, r0, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	430a      	orrs	r2, r1
 8002372:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2b09      	cmp	r3, #9
 800237a:	d91c      	bls.n	80023b6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	68d9      	ldr	r1, [r3, #12]
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	4613      	mov	r3, r2
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	4413      	add	r3, r2
 800238c:	3b1e      	subs	r3, #30
 800238e:	2207      	movs	r2, #7
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	43db      	mvns	r3, r3
 8002396:	4019      	ands	r1, r3
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	6898      	ldr	r0, [r3, #8]
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	4613      	mov	r3, r2
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	4413      	add	r3, r2
 80023a6:	3b1e      	subs	r3, #30
 80023a8:	fa00 f203 	lsl.w	r2, r0, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	430a      	orrs	r2, r1
 80023b2:	60da      	str	r2, [r3, #12]
 80023b4:	e019      	b.n	80023ea <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	6919      	ldr	r1, [r3, #16]
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	4613      	mov	r3, r2
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	4413      	add	r3, r2
 80023c6:	2207      	movs	r2, #7
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	4019      	ands	r1, r3
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	6898      	ldr	r0, [r3, #8]
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	4613      	mov	r3, r2
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	4413      	add	r3, r2
 80023de:	fa00 f203 	lsl.w	r2, r0, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	430a      	orrs	r2, r1
 80023e8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2b10      	cmp	r3, #16
 80023f0:	d003      	beq.n	80023fa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023f6:	2b11      	cmp	r3, #17
 80023f8:	d132      	bne.n	8002460 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a1d      	ldr	r2, [pc, #116]	; (8002474 <HAL_ADC_ConfigChannel+0x1e4>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d125      	bne.n	8002450 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d126      	bne.n	8002460 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002420:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2b10      	cmp	r3, #16
 8002428:	d11a      	bne.n	8002460 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800242a:	4b13      	ldr	r3, [pc, #76]	; (8002478 <HAL_ADC_ConfigChannel+0x1e8>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a13      	ldr	r2, [pc, #76]	; (800247c <HAL_ADC_ConfigChannel+0x1ec>)
 8002430:	fba2 2303 	umull	r2, r3, r2, r3
 8002434:	0c9a      	lsrs	r2, r3, #18
 8002436:	4613      	mov	r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	4413      	add	r3, r2
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002440:	e002      	b.n	8002448 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	3b01      	subs	r3, #1
 8002446:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1f9      	bne.n	8002442 <HAL_ADC_ConfigChannel+0x1b2>
 800244e:	e007      	b.n	8002460 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002454:	f043 0220 	orr.w	r2, r3, #32
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2200      	movs	r2, #0
 8002464:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002468:	7bfb      	ldrb	r3, [r7, #15]
}
 800246a:	4618      	mov	r0, r3
 800246c:	3714      	adds	r7, #20
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr
 8002474:	40012400 	.word	0x40012400
 8002478:	20000500 	.word	0x20000500
 800247c:	431bde83 	.word	0x431bde83

08002480 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002488:	2300      	movs	r3, #0
 800248a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800248c:	2300      	movs	r3, #0
 800248e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b01      	cmp	r3, #1
 800249c:	d040      	beq.n	8002520 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	689a      	ldr	r2, [r3, #8]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f042 0201 	orr.w	r2, r2, #1
 80024ac:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024ae:	4b1f      	ldr	r3, [pc, #124]	; (800252c <ADC_Enable+0xac>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a1f      	ldr	r2, [pc, #124]	; (8002530 <ADC_Enable+0xb0>)
 80024b4:	fba2 2303 	umull	r2, r3, r2, r3
 80024b8:	0c9b      	lsrs	r3, r3, #18
 80024ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024bc:	e002      	b.n	80024c4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	3b01      	subs	r3, #1
 80024c2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d1f9      	bne.n	80024be <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80024ca:	f7ff fc3f 	bl	8001d4c <HAL_GetTick>
 80024ce:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80024d0:	e01f      	b.n	8002512 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024d2:	f7ff fc3b 	bl	8001d4c <HAL_GetTick>
 80024d6:	4602      	mov	r2, r0
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d918      	bls.n	8002512 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d011      	beq.n	8002512 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f2:	f043 0210 	orr.w	r2, r3, #16
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fe:	f043 0201 	orr.w	r2, r3, #1
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e007      	b.n	8002522 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f003 0301 	and.w	r3, r3, #1
 800251c:	2b01      	cmp	r3, #1
 800251e:	d1d8      	bne.n	80024d2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20000500 	.word	0x20000500
 8002530:	431bde83 	.word	0x431bde83

08002534 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800253c:	2300      	movs	r3, #0
 800253e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	2b01      	cmp	r3, #1
 800254c:	d12e      	bne.n	80025ac <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	689a      	ldr	r2, [r3, #8]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f022 0201 	bic.w	r2, r2, #1
 800255c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800255e:	f7ff fbf5 	bl	8001d4c <HAL_GetTick>
 8002562:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002564:	e01b      	b.n	800259e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002566:	f7ff fbf1 	bl	8001d4c <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b02      	cmp	r3, #2
 8002572:	d914      	bls.n	800259e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b01      	cmp	r3, #1
 8002580:	d10d      	bne.n	800259e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002586:	f043 0210 	orr.w	r2, r3, #16
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002592:	f043 0201 	orr.w	r2, r3, #1
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e007      	b.n	80025ae <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d0dc      	beq.n	8002566 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
	...

080025b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025c8:	4b0c      	ldr	r3, [pc, #48]	; (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ce:	68ba      	ldr	r2, [r7, #8]
 80025d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025d4:	4013      	ands	r3, r2
 80025d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025ea:	4a04      	ldr	r2, [pc, #16]	; (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	60d3      	str	r3, [r2, #12]
}
 80025f0:	bf00      	nop
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bc80      	pop	{r7}
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	e000ed00 	.word	0xe000ed00

08002600 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002604:	4b04      	ldr	r3, [pc, #16]	; (8002618 <__NVIC_GetPriorityGrouping+0x18>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	0a1b      	lsrs	r3, r3, #8
 800260a:	f003 0307 	and.w	r3, r3, #7
}
 800260e:	4618      	mov	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	e000ed00 	.word	0xe000ed00

0800261c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	2b00      	cmp	r3, #0
 800262c:	db0b      	blt.n	8002646 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800262e:	79fb      	ldrb	r3, [r7, #7]
 8002630:	f003 021f 	and.w	r2, r3, #31
 8002634:	4906      	ldr	r1, [pc, #24]	; (8002650 <__NVIC_EnableIRQ+0x34>)
 8002636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263a:	095b      	lsrs	r3, r3, #5
 800263c:	2001      	movs	r0, #1
 800263e:	fa00 f202 	lsl.w	r2, r0, r2
 8002642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002646:	bf00      	nop
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr
 8002650:	e000e100 	.word	0xe000e100

08002654 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	6039      	str	r1, [r7, #0]
 800265e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002664:	2b00      	cmp	r3, #0
 8002666:	db0a      	blt.n	800267e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	b2da      	uxtb	r2, r3
 800266c:	490c      	ldr	r1, [pc, #48]	; (80026a0 <__NVIC_SetPriority+0x4c>)
 800266e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002672:	0112      	lsls	r2, r2, #4
 8002674:	b2d2      	uxtb	r2, r2
 8002676:	440b      	add	r3, r1
 8002678:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800267c:	e00a      	b.n	8002694 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	b2da      	uxtb	r2, r3
 8002682:	4908      	ldr	r1, [pc, #32]	; (80026a4 <__NVIC_SetPriority+0x50>)
 8002684:	79fb      	ldrb	r3, [r7, #7]
 8002686:	f003 030f 	and.w	r3, r3, #15
 800268a:	3b04      	subs	r3, #4
 800268c:	0112      	lsls	r2, r2, #4
 800268e:	b2d2      	uxtb	r2, r2
 8002690:	440b      	add	r3, r1
 8002692:	761a      	strb	r2, [r3, #24]
}
 8002694:	bf00      	nop
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	bc80      	pop	{r7}
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	e000e100 	.word	0xe000e100
 80026a4:	e000ed00 	.word	0xe000ed00

080026a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b089      	sub	sp, #36	; 0x24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f003 0307 	and.w	r3, r3, #7
 80026ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	f1c3 0307 	rsb	r3, r3, #7
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	bf28      	it	cs
 80026c6:	2304      	movcs	r3, #4
 80026c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	3304      	adds	r3, #4
 80026ce:	2b06      	cmp	r3, #6
 80026d0:	d902      	bls.n	80026d8 <NVIC_EncodePriority+0x30>
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	3b03      	subs	r3, #3
 80026d6:	e000      	b.n	80026da <NVIC_EncodePriority+0x32>
 80026d8:	2300      	movs	r3, #0
 80026da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43da      	mvns	r2, r3
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	401a      	ands	r2, r3
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026f0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	fa01 f303 	lsl.w	r3, r1, r3
 80026fa:	43d9      	mvns	r1, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002700:	4313      	orrs	r3, r2
         );
}
 8002702:	4618      	mov	r0, r3
 8002704:	3724      	adds	r7, #36	; 0x24
 8002706:	46bd      	mov	sp, r7
 8002708:	bc80      	pop	{r7}
 800270a:	4770      	bx	lr

0800270c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f7ff ff4f 	bl	80025b8 <__NVIC_SetPriorityGrouping>
}
 800271a:	bf00      	nop
 800271c:	3708      	adds	r7, #8
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}

08002722 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002722:	b580      	push	{r7, lr}
 8002724:	b086      	sub	sp, #24
 8002726:	af00      	add	r7, sp, #0
 8002728:	4603      	mov	r3, r0
 800272a:	60b9      	str	r1, [r7, #8]
 800272c:	607a      	str	r2, [r7, #4]
 800272e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002730:	2300      	movs	r3, #0
 8002732:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002734:	f7ff ff64 	bl	8002600 <__NVIC_GetPriorityGrouping>
 8002738:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	68b9      	ldr	r1, [r7, #8]
 800273e:	6978      	ldr	r0, [r7, #20]
 8002740:	f7ff ffb2 	bl	80026a8 <NVIC_EncodePriority>
 8002744:	4602      	mov	r2, r0
 8002746:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800274a:	4611      	mov	r1, r2
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff ff81 	bl	8002654 <__NVIC_SetPriority>
}
 8002752:	bf00      	nop
 8002754:	3718      	adds	r7, #24
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800275a:	b580      	push	{r7, lr}
 800275c:	b082      	sub	sp, #8
 800275e:	af00      	add	r7, sp, #0
 8002760:	4603      	mov	r3, r0
 8002762:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002768:	4618      	mov	r0, r3
 800276a:	f7ff ff57 	bl	800261c <__NVIC_EnableIRQ>
}
 800276e:	bf00      	nop
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
	...

08002778 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002778:	b480      	push	{r7}
 800277a:	b08b      	sub	sp, #44	; 0x2c
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002782:	2300      	movs	r3, #0
 8002784:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002786:	2300      	movs	r3, #0
 8002788:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800278a:	e169      	b.n	8002a60 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800278c:	2201      	movs	r2, #1
 800278e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	69fa      	ldr	r2, [r7, #28]
 800279c:	4013      	ands	r3, r2
 800279e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	f040 8158 	bne.w	8002a5a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	4a9a      	ldr	r2, [pc, #616]	; (8002a18 <HAL_GPIO_Init+0x2a0>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d05e      	beq.n	8002872 <HAL_GPIO_Init+0xfa>
 80027b4:	4a98      	ldr	r2, [pc, #608]	; (8002a18 <HAL_GPIO_Init+0x2a0>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d875      	bhi.n	80028a6 <HAL_GPIO_Init+0x12e>
 80027ba:	4a98      	ldr	r2, [pc, #608]	; (8002a1c <HAL_GPIO_Init+0x2a4>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d058      	beq.n	8002872 <HAL_GPIO_Init+0xfa>
 80027c0:	4a96      	ldr	r2, [pc, #600]	; (8002a1c <HAL_GPIO_Init+0x2a4>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d86f      	bhi.n	80028a6 <HAL_GPIO_Init+0x12e>
 80027c6:	4a96      	ldr	r2, [pc, #600]	; (8002a20 <HAL_GPIO_Init+0x2a8>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d052      	beq.n	8002872 <HAL_GPIO_Init+0xfa>
 80027cc:	4a94      	ldr	r2, [pc, #592]	; (8002a20 <HAL_GPIO_Init+0x2a8>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d869      	bhi.n	80028a6 <HAL_GPIO_Init+0x12e>
 80027d2:	4a94      	ldr	r2, [pc, #592]	; (8002a24 <HAL_GPIO_Init+0x2ac>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d04c      	beq.n	8002872 <HAL_GPIO_Init+0xfa>
 80027d8:	4a92      	ldr	r2, [pc, #584]	; (8002a24 <HAL_GPIO_Init+0x2ac>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d863      	bhi.n	80028a6 <HAL_GPIO_Init+0x12e>
 80027de:	4a92      	ldr	r2, [pc, #584]	; (8002a28 <HAL_GPIO_Init+0x2b0>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d046      	beq.n	8002872 <HAL_GPIO_Init+0xfa>
 80027e4:	4a90      	ldr	r2, [pc, #576]	; (8002a28 <HAL_GPIO_Init+0x2b0>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d85d      	bhi.n	80028a6 <HAL_GPIO_Init+0x12e>
 80027ea:	2b12      	cmp	r3, #18
 80027ec:	d82a      	bhi.n	8002844 <HAL_GPIO_Init+0xcc>
 80027ee:	2b12      	cmp	r3, #18
 80027f0:	d859      	bhi.n	80028a6 <HAL_GPIO_Init+0x12e>
 80027f2:	a201      	add	r2, pc, #4	; (adr r2, 80027f8 <HAL_GPIO_Init+0x80>)
 80027f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027f8:	08002873 	.word	0x08002873
 80027fc:	0800284d 	.word	0x0800284d
 8002800:	0800285f 	.word	0x0800285f
 8002804:	080028a1 	.word	0x080028a1
 8002808:	080028a7 	.word	0x080028a7
 800280c:	080028a7 	.word	0x080028a7
 8002810:	080028a7 	.word	0x080028a7
 8002814:	080028a7 	.word	0x080028a7
 8002818:	080028a7 	.word	0x080028a7
 800281c:	080028a7 	.word	0x080028a7
 8002820:	080028a7 	.word	0x080028a7
 8002824:	080028a7 	.word	0x080028a7
 8002828:	080028a7 	.word	0x080028a7
 800282c:	080028a7 	.word	0x080028a7
 8002830:	080028a7 	.word	0x080028a7
 8002834:	080028a7 	.word	0x080028a7
 8002838:	080028a7 	.word	0x080028a7
 800283c:	08002855 	.word	0x08002855
 8002840:	08002869 	.word	0x08002869
 8002844:	4a79      	ldr	r2, [pc, #484]	; (8002a2c <HAL_GPIO_Init+0x2b4>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d013      	beq.n	8002872 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800284a:	e02c      	b.n	80028a6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	623b      	str	r3, [r7, #32]
          break;
 8002852:	e029      	b.n	80028a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	3304      	adds	r3, #4
 800285a:	623b      	str	r3, [r7, #32]
          break;
 800285c:	e024      	b.n	80028a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	68db      	ldr	r3, [r3, #12]
 8002862:	3308      	adds	r3, #8
 8002864:	623b      	str	r3, [r7, #32]
          break;
 8002866:	e01f      	b.n	80028a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	330c      	adds	r3, #12
 800286e:	623b      	str	r3, [r7, #32]
          break;
 8002870:	e01a      	b.n	80028a8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d102      	bne.n	8002880 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800287a:	2304      	movs	r3, #4
 800287c:	623b      	str	r3, [r7, #32]
          break;
 800287e:	e013      	b.n	80028a8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d105      	bne.n	8002894 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002888:	2308      	movs	r3, #8
 800288a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	69fa      	ldr	r2, [r7, #28]
 8002890:	611a      	str	r2, [r3, #16]
          break;
 8002892:	e009      	b.n	80028a8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002894:	2308      	movs	r3, #8
 8002896:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	69fa      	ldr	r2, [r7, #28]
 800289c:	615a      	str	r2, [r3, #20]
          break;
 800289e:	e003      	b.n	80028a8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028a0:	2300      	movs	r3, #0
 80028a2:	623b      	str	r3, [r7, #32]
          break;
 80028a4:	e000      	b.n	80028a8 <HAL_GPIO_Init+0x130>
          break;
 80028a6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028a8:	69bb      	ldr	r3, [r7, #24]
 80028aa:	2bff      	cmp	r3, #255	; 0xff
 80028ac:	d801      	bhi.n	80028b2 <HAL_GPIO_Init+0x13a>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	e001      	b.n	80028b6 <HAL_GPIO_Init+0x13e>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	3304      	adds	r3, #4
 80028b6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	2bff      	cmp	r3, #255	; 0xff
 80028bc:	d802      	bhi.n	80028c4 <HAL_GPIO_Init+0x14c>
 80028be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	e002      	b.n	80028ca <HAL_GPIO_Init+0x152>
 80028c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c6:	3b08      	subs	r3, #8
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	210f      	movs	r1, #15
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	fa01 f303 	lsl.w	r3, r1, r3
 80028d8:	43db      	mvns	r3, r3
 80028da:	401a      	ands	r2, r3
 80028dc:	6a39      	ldr	r1, [r7, #32]
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	fa01 f303 	lsl.w	r3, r1, r3
 80028e4:	431a      	orrs	r2, r3
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	f000 80b1 	beq.w	8002a5a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028f8:	4b4d      	ldr	r3, [pc, #308]	; (8002a30 <HAL_GPIO_Init+0x2b8>)
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	4a4c      	ldr	r2, [pc, #304]	; (8002a30 <HAL_GPIO_Init+0x2b8>)
 80028fe:	f043 0301 	orr.w	r3, r3, #1
 8002902:	6193      	str	r3, [r2, #24]
 8002904:	4b4a      	ldr	r3, [pc, #296]	; (8002a30 <HAL_GPIO_Init+0x2b8>)
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	60bb      	str	r3, [r7, #8]
 800290e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002910:	4a48      	ldr	r2, [pc, #288]	; (8002a34 <HAL_GPIO_Init+0x2bc>)
 8002912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002914:	089b      	lsrs	r3, r3, #2
 8002916:	3302      	adds	r3, #2
 8002918:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800291c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800291e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002920:	f003 0303 	and.w	r3, r3, #3
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	220f      	movs	r2, #15
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	43db      	mvns	r3, r3
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	4013      	ands	r3, r2
 8002932:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a40      	ldr	r2, [pc, #256]	; (8002a38 <HAL_GPIO_Init+0x2c0>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d013      	beq.n	8002964 <HAL_GPIO_Init+0x1ec>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4a3f      	ldr	r2, [pc, #252]	; (8002a3c <HAL_GPIO_Init+0x2c4>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d00d      	beq.n	8002960 <HAL_GPIO_Init+0x1e8>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4a3e      	ldr	r2, [pc, #248]	; (8002a40 <HAL_GPIO_Init+0x2c8>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d007      	beq.n	800295c <HAL_GPIO_Init+0x1e4>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4a3d      	ldr	r2, [pc, #244]	; (8002a44 <HAL_GPIO_Init+0x2cc>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d101      	bne.n	8002958 <HAL_GPIO_Init+0x1e0>
 8002954:	2303      	movs	r3, #3
 8002956:	e006      	b.n	8002966 <HAL_GPIO_Init+0x1ee>
 8002958:	2304      	movs	r3, #4
 800295a:	e004      	b.n	8002966 <HAL_GPIO_Init+0x1ee>
 800295c:	2302      	movs	r3, #2
 800295e:	e002      	b.n	8002966 <HAL_GPIO_Init+0x1ee>
 8002960:	2301      	movs	r3, #1
 8002962:	e000      	b.n	8002966 <HAL_GPIO_Init+0x1ee>
 8002964:	2300      	movs	r3, #0
 8002966:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002968:	f002 0203 	and.w	r2, r2, #3
 800296c:	0092      	lsls	r2, r2, #2
 800296e:	4093      	lsls	r3, r2
 8002970:	68fa      	ldr	r2, [r7, #12]
 8002972:	4313      	orrs	r3, r2
 8002974:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002976:	492f      	ldr	r1, [pc, #188]	; (8002a34 <HAL_GPIO_Init+0x2bc>)
 8002978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297a:	089b      	lsrs	r3, r3, #2
 800297c:	3302      	adds	r3, #2
 800297e:	68fa      	ldr	r2, [r7, #12]
 8002980:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d006      	beq.n	800299e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002990:	4b2d      	ldr	r3, [pc, #180]	; (8002a48 <HAL_GPIO_Init+0x2d0>)
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	492c      	ldr	r1, [pc, #176]	; (8002a48 <HAL_GPIO_Init+0x2d0>)
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	4313      	orrs	r3, r2
 800299a:	600b      	str	r3, [r1, #0]
 800299c:	e006      	b.n	80029ac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800299e:	4b2a      	ldr	r3, [pc, #168]	; (8002a48 <HAL_GPIO_Init+0x2d0>)
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	43db      	mvns	r3, r3
 80029a6:	4928      	ldr	r1, [pc, #160]	; (8002a48 <HAL_GPIO_Init+0x2d0>)
 80029a8:	4013      	ands	r3, r2
 80029aa:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d006      	beq.n	80029c6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80029b8:	4b23      	ldr	r3, [pc, #140]	; (8002a48 <HAL_GPIO_Init+0x2d0>)
 80029ba:	685a      	ldr	r2, [r3, #4]
 80029bc:	4922      	ldr	r1, [pc, #136]	; (8002a48 <HAL_GPIO_Init+0x2d0>)
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	604b      	str	r3, [r1, #4]
 80029c4:	e006      	b.n	80029d4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029c6:	4b20      	ldr	r3, [pc, #128]	; (8002a48 <HAL_GPIO_Init+0x2d0>)
 80029c8:	685a      	ldr	r2, [r3, #4]
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	43db      	mvns	r3, r3
 80029ce:	491e      	ldr	r1, [pc, #120]	; (8002a48 <HAL_GPIO_Init+0x2d0>)
 80029d0:	4013      	ands	r3, r2
 80029d2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d006      	beq.n	80029ee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80029e0:	4b19      	ldr	r3, [pc, #100]	; (8002a48 <HAL_GPIO_Init+0x2d0>)
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	4918      	ldr	r1, [pc, #96]	; (8002a48 <HAL_GPIO_Init+0x2d0>)
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	608b      	str	r3, [r1, #8]
 80029ec:	e006      	b.n	80029fc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029ee:	4b16      	ldr	r3, [pc, #88]	; (8002a48 <HAL_GPIO_Init+0x2d0>)
 80029f0:	689a      	ldr	r2, [r3, #8]
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	43db      	mvns	r3, r3
 80029f6:	4914      	ldr	r1, [pc, #80]	; (8002a48 <HAL_GPIO_Init+0x2d0>)
 80029f8:	4013      	ands	r3, r2
 80029fa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d021      	beq.n	8002a4c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a08:	4b0f      	ldr	r3, [pc, #60]	; (8002a48 <HAL_GPIO_Init+0x2d0>)
 8002a0a:	68da      	ldr	r2, [r3, #12]
 8002a0c:	490e      	ldr	r1, [pc, #56]	; (8002a48 <HAL_GPIO_Init+0x2d0>)
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	60cb      	str	r3, [r1, #12]
 8002a14:	e021      	b.n	8002a5a <HAL_GPIO_Init+0x2e2>
 8002a16:	bf00      	nop
 8002a18:	10320000 	.word	0x10320000
 8002a1c:	10310000 	.word	0x10310000
 8002a20:	10220000 	.word	0x10220000
 8002a24:	10210000 	.word	0x10210000
 8002a28:	10120000 	.word	0x10120000
 8002a2c:	10110000 	.word	0x10110000
 8002a30:	40021000 	.word	0x40021000
 8002a34:	40010000 	.word	0x40010000
 8002a38:	40010800 	.word	0x40010800
 8002a3c:	40010c00 	.word	0x40010c00
 8002a40:	40011000 	.word	0x40011000
 8002a44:	40011400 	.word	0x40011400
 8002a48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002a4c:	4b0b      	ldr	r3, [pc, #44]	; (8002a7c <HAL_GPIO_Init+0x304>)
 8002a4e:	68da      	ldr	r2, [r3, #12]
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	43db      	mvns	r3, r3
 8002a54:	4909      	ldr	r1, [pc, #36]	; (8002a7c <HAL_GPIO_Init+0x304>)
 8002a56:	4013      	ands	r3, r2
 8002a58:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a66:	fa22 f303 	lsr.w	r3, r2, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	f47f ae8e 	bne.w	800278c <HAL_GPIO_Init+0x14>
  }
}
 8002a70:	bf00      	nop
 8002a72:	bf00      	nop
 8002a74:	372c      	adds	r7, #44	; 0x2c
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bc80      	pop	{r7}
 8002a7a:	4770      	bx	lr
 8002a7c:	40010400 	.word	0x40010400

08002a80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	460b      	mov	r3, r1
 8002a8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689a      	ldr	r2, [r3, #8]
 8002a90:	887b      	ldrh	r3, [r7, #2]
 8002a92:	4013      	ands	r3, r2
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d002      	beq.n	8002a9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	73fb      	strb	r3, [r7, #15]
 8002a9c:	e001      	b.n	8002aa2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3714      	adds	r7, #20
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bc80      	pop	{r7}
 8002aac:	4770      	bx	lr
	...

08002ab0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e12b      	b.n	8002d1a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d106      	bne.n	8002adc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f7fd fefe 	bl	80008d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2224      	movs	r2, #36	; 0x24
 8002ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f022 0201 	bic.w	r2, r2, #1
 8002af2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b14:	f000 ffea 	bl	8003aec <HAL_RCC_GetPCLK1Freq>
 8002b18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	4a81      	ldr	r2, [pc, #516]	; (8002d24 <HAL_I2C_Init+0x274>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d807      	bhi.n	8002b34 <HAL_I2C_Init+0x84>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	4a80      	ldr	r2, [pc, #512]	; (8002d28 <HAL_I2C_Init+0x278>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	bf94      	ite	ls
 8002b2c:	2301      	movls	r3, #1
 8002b2e:	2300      	movhi	r3, #0
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	e006      	b.n	8002b42 <HAL_I2C_Init+0x92>
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	4a7d      	ldr	r2, [pc, #500]	; (8002d2c <HAL_I2C_Init+0x27c>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	bf94      	ite	ls
 8002b3c:	2301      	movls	r3, #1
 8002b3e:	2300      	movhi	r3, #0
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e0e7      	b.n	8002d1a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	4a78      	ldr	r2, [pc, #480]	; (8002d30 <HAL_I2C_Init+0x280>)
 8002b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b52:	0c9b      	lsrs	r3, r3, #18
 8002b54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	68ba      	ldr	r2, [r7, #8]
 8002b66:	430a      	orrs	r2, r1
 8002b68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	4a6a      	ldr	r2, [pc, #424]	; (8002d24 <HAL_I2C_Init+0x274>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d802      	bhi.n	8002b84 <HAL_I2C_Init+0xd4>
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	3301      	adds	r3, #1
 8002b82:	e009      	b.n	8002b98 <HAL_I2C_Init+0xe8>
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002b8a:	fb02 f303 	mul.w	r3, r2, r3
 8002b8e:	4a69      	ldr	r2, [pc, #420]	; (8002d34 <HAL_I2C_Init+0x284>)
 8002b90:	fba2 2303 	umull	r2, r3, r2, r3
 8002b94:	099b      	lsrs	r3, r3, #6
 8002b96:	3301      	adds	r3, #1
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	6812      	ldr	r2, [r2, #0]
 8002b9c:	430b      	orrs	r3, r1
 8002b9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	69db      	ldr	r3, [r3, #28]
 8002ba6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002baa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	495c      	ldr	r1, [pc, #368]	; (8002d24 <HAL_I2C_Init+0x274>)
 8002bb4:	428b      	cmp	r3, r1
 8002bb6:	d819      	bhi.n	8002bec <HAL_I2C_Init+0x13c>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	1e59      	subs	r1, r3, #1
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bc6:	1c59      	adds	r1, r3, #1
 8002bc8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002bcc:	400b      	ands	r3, r1
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d00a      	beq.n	8002be8 <HAL_I2C_Init+0x138>
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	1e59      	subs	r1, r3, #1
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	005b      	lsls	r3, r3, #1
 8002bdc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002be0:	3301      	adds	r3, #1
 8002be2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002be6:	e051      	b.n	8002c8c <HAL_I2C_Init+0x1dc>
 8002be8:	2304      	movs	r3, #4
 8002bea:	e04f      	b.n	8002c8c <HAL_I2C_Init+0x1dc>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d111      	bne.n	8002c18 <HAL_I2C_Init+0x168>
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	1e58      	subs	r0, r3, #1
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6859      	ldr	r1, [r3, #4]
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	440b      	add	r3, r1
 8002c02:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c06:	3301      	adds	r3, #1
 8002c08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	bf0c      	ite	eq
 8002c10:	2301      	moveq	r3, #1
 8002c12:	2300      	movne	r3, #0
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	e012      	b.n	8002c3e <HAL_I2C_Init+0x18e>
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	1e58      	subs	r0, r3, #1
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6859      	ldr	r1, [r3, #4]
 8002c20:	460b      	mov	r3, r1
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	440b      	add	r3, r1
 8002c26:	0099      	lsls	r1, r3, #2
 8002c28:	440b      	add	r3, r1
 8002c2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c2e:	3301      	adds	r3, #1
 8002c30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	bf0c      	ite	eq
 8002c38:	2301      	moveq	r3, #1
 8002c3a:	2300      	movne	r3, #0
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <HAL_I2C_Init+0x196>
 8002c42:	2301      	movs	r3, #1
 8002c44:	e022      	b.n	8002c8c <HAL_I2C_Init+0x1dc>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d10e      	bne.n	8002c6c <HAL_I2C_Init+0x1bc>
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	1e58      	subs	r0, r3, #1
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6859      	ldr	r1, [r3, #4]
 8002c56:	460b      	mov	r3, r1
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	440b      	add	r3, r1
 8002c5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c60:	3301      	adds	r3, #1
 8002c62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c6a:	e00f      	b.n	8002c8c <HAL_I2C_Init+0x1dc>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	1e58      	subs	r0, r3, #1
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6859      	ldr	r1, [r3, #4]
 8002c74:	460b      	mov	r3, r1
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	440b      	add	r3, r1
 8002c7a:	0099      	lsls	r1, r3, #2
 8002c7c:	440b      	add	r3, r1
 8002c7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c82:	3301      	adds	r3, #1
 8002c84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c88:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	6809      	ldr	r1, [r1, #0]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69da      	ldr	r2, [r3, #28]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a1b      	ldr	r3, [r3, #32]
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	430a      	orrs	r2, r1
 8002cae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002cba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	6911      	ldr	r1, [r2, #16]
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	68d2      	ldr	r2, [r2, #12]
 8002cc6:	4311      	orrs	r1, r2
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6812      	ldr	r2, [r2, #0]
 8002ccc:	430b      	orrs	r3, r1
 8002cce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	695a      	ldr	r2, [r3, #20]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f042 0201 	orr.w	r2, r2, #1
 8002cfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2220      	movs	r2, #32
 8002d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3710      	adds	r7, #16
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	000186a0 	.word	0x000186a0
 8002d28:	001e847f 	.word	0x001e847f
 8002d2c:	003d08ff 	.word	0x003d08ff
 8002d30:	431bde83 	.word	0x431bde83
 8002d34:	10624dd3 	.word	0x10624dd3

08002d38 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b088      	sub	sp, #32
 8002d3c:	af02      	add	r7, sp, #8
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	607a      	str	r2, [r7, #4]
 8002d42:	461a      	mov	r2, r3
 8002d44:	460b      	mov	r3, r1
 8002d46:	817b      	strh	r3, [r7, #10]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d4c:	f7fe fffe 	bl	8001d4c <HAL_GetTick>
 8002d50:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b20      	cmp	r3, #32
 8002d5c:	f040 80e0 	bne.w	8002f20 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	2319      	movs	r3, #25
 8002d66:	2201      	movs	r2, #1
 8002d68:	4970      	ldr	r1, [pc, #448]	; (8002f2c <HAL_I2C_Master_Transmit+0x1f4>)
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f000 f964 	bl	8003038 <I2C_WaitOnFlagUntilTimeout>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002d76:	2302      	movs	r3, #2
 8002d78:	e0d3      	b.n	8002f22 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d101      	bne.n	8002d88 <HAL_I2C_Master_Transmit+0x50>
 8002d84:	2302      	movs	r3, #2
 8002d86:	e0cc      	b.n	8002f22 <HAL_I2C_Master_Transmit+0x1ea>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d007      	beq.n	8002dae <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f042 0201 	orr.w	r2, r2, #1
 8002dac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002dbc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2221      	movs	r2, #33	; 0x21
 8002dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2210      	movs	r2, #16
 8002dca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	893a      	ldrh	r2, [r7, #8]
 8002dde:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	4a50      	ldr	r2, [pc, #320]	; (8002f30 <HAL_I2C_Master_Transmit+0x1f8>)
 8002dee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002df0:	8979      	ldrh	r1, [r7, #10]
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	6a3a      	ldr	r2, [r7, #32]
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 f89c 	bl	8002f34 <I2C_MasterRequestWrite>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e08d      	b.n	8002f22 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e06:	2300      	movs	r3, #0
 8002e08:	613b      	str	r3, [r7, #16]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	695b      	ldr	r3, [r3, #20]
 8002e10:	613b      	str	r3, [r7, #16]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	613b      	str	r3, [r7, #16]
 8002e1a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002e1c:	e066      	b.n	8002eec <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e1e:	697a      	ldr	r2, [r7, #20]
 8002e20:	6a39      	ldr	r1, [r7, #32]
 8002e22:	68f8      	ldr	r0, [r7, #12]
 8002e24:	f000 f9de 	bl	80031e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d00d      	beq.n	8002e4a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	2b04      	cmp	r3, #4
 8002e34:	d107      	bne.n	8002e46 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e44:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e06b      	b.n	8002f22 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4e:	781a      	ldrb	r2, [r3, #0]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5a:	1c5a      	adds	r2, r3, #1
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	3b01      	subs	r3, #1
 8002e68:	b29a      	uxth	r2, r3
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e72:	3b01      	subs	r3, #1
 8002e74:	b29a      	uxth	r2, r3
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	695b      	ldr	r3, [r3, #20]
 8002e80:	f003 0304 	and.w	r3, r3, #4
 8002e84:	2b04      	cmp	r3, #4
 8002e86:	d11b      	bne.n	8002ec0 <HAL_I2C_Master_Transmit+0x188>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d017      	beq.n	8002ec0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e94:	781a      	ldrb	r2, [r3, #0]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea0:	1c5a      	adds	r2, r3, #1
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	3b01      	subs	r3, #1
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eb8:	3b01      	subs	r3, #1
 8002eba:	b29a      	uxth	r2, r3
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ec0:	697a      	ldr	r2, [r7, #20]
 8002ec2:	6a39      	ldr	r1, [r7, #32]
 8002ec4:	68f8      	ldr	r0, [r7, #12]
 8002ec6:	f000 f9ce 	bl	8003266 <I2C_WaitOnBTFFlagUntilTimeout>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d00d      	beq.n	8002eec <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed4:	2b04      	cmp	r3, #4
 8002ed6:	d107      	bne.n	8002ee8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ee6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e01a      	b.n	8002f22 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d194      	bne.n	8002e1e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2220      	movs	r2, #32
 8002f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	e000      	b.n	8002f22 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002f20:	2302      	movs	r3, #2
  }
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3718      	adds	r7, #24
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	00100002 	.word	0x00100002
 8002f30:	ffff0000 	.word	0xffff0000

08002f34 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b088      	sub	sp, #32
 8002f38:	af02      	add	r7, sp, #8
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	607a      	str	r2, [r7, #4]
 8002f3e:	603b      	str	r3, [r7, #0]
 8002f40:	460b      	mov	r3, r1
 8002f42:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f48:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	2b08      	cmp	r3, #8
 8002f4e:	d006      	beq.n	8002f5e <I2C_MasterRequestWrite+0x2a>
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d003      	beq.n	8002f5e <I2C_MasterRequestWrite+0x2a>
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002f5c:	d108      	bne.n	8002f70 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f6c:	601a      	str	r2, [r3, #0]
 8002f6e:	e00b      	b.n	8002f88 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f74:	2b12      	cmp	r3, #18
 8002f76:	d107      	bne.n	8002f88 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f86:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	9300      	str	r3, [sp, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002f94:	68f8      	ldr	r0, [r7, #12]
 8002f96:	f000 f84f 	bl	8003038 <I2C_WaitOnFlagUntilTimeout>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00d      	beq.n	8002fbc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002faa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fae:	d103      	bne.n	8002fb8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fb6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e035      	b.n	8003028 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	691b      	ldr	r3, [r3, #16]
 8002fc0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002fc4:	d108      	bne.n	8002fd8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002fc6:	897b      	ldrh	r3, [r7, #10]
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	461a      	mov	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002fd4:	611a      	str	r2, [r3, #16]
 8002fd6:	e01b      	b.n	8003010 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002fd8:	897b      	ldrh	r3, [r7, #10]
 8002fda:	11db      	asrs	r3, r3, #7
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	f003 0306 	and.w	r3, r3, #6
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	f063 030f 	orn	r3, r3, #15
 8002fe8:	b2da      	uxtb	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	490e      	ldr	r1, [pc, #56]	; (8003030 <I2C_MasterRequestWrite+0xfc>)
 8002ff6:	68f8      	ldr	r0, [r7, #12]
 8002ff8:	f000 f875 	bl	80030e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e010      	b.n	8003028 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003006:	897b      	ldrh	r3, [r7, #10]
 8003008:	b2da      	uxtb	r2, r3
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	4907      	ldr	r1, [pc, #28]	; (8003034 <I2C_MasterRequestWrite+0x100>)
 8003016:	68f8      	ldr	r0, [r7, #12]
 8003018:	f000 f865 	bl	80030e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e000      	b.n	8003028 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3718      	adds	r7, #24
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	00010008 	.word	0x00010008
 8003034:	00010002 	.word	0x00010002

08003038 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	603b      	str	r3, [r7, #0]
 8003044:	4613      	mov	r3, r2
 8003046:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003048:	e025      	b.n	8003096 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003050:	d021      	beq.n	8003096 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003052:	f7fe fe7b 	bl	8001d4c <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	69bb      	ldr	r3, [r7, #24]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	683a      	ldr	r2, [r7, #0]
 800305e:	429a      	cmp	r2, r3
 8003060:	d302      	bcc.n	8003068 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d116      	bne.n	8003096 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2200      	movs	r2, #0
 800306c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2220      	movs	r2, #32
 8003072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2200      	movs	r2, #0
 800307a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003082:	f043 0220 	orr.w	r2, r3, #32
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e023      	b.n	80030de <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	0c1b      	lsrs	r3, r3, #16
 800309a:	b2db      	uxtb	r3, r3
 800309c:	2b01      	cmp	r3, #1
 800309e:	d10d      	bne.n	80030bc <I2C_WaitOnFlagUntilTimeout+0x84>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	695b      	ldr	r3, [r3, #20]
 80030a6:	43da      	mvns	r2, r3
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	4013      	ands	r3, r2
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	bf0c      	ite	eq
 80030b2:	2301      	moveq	r3, #1
 80030b4:	2300      	movne	r3, #0
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	461a      	mov	r2, r3
 80030ba:	e00c      	b.n	80030d6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	699b      	ldr	r3, [r3, #24]
 80030c2:	43da      	mvns	r2, r3
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	4013      	ands	r3, r2
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	bf0c      	ite	eq
 80030ce:	2301      	moveq	r3, #1
 80030d0:	2300      	movne	r3, #0
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	461a      	mov	r2, r3
 80030d6:	79fb      	ldrb	r3, [r7, #7]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d0b6      	beq.n	800304a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80030e6:	b580      	push	{r7, lr}
 80030e8:	b084      	sub	sp, #16
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	60f8      	str	r0, [r7, #12]
 80030ee:	60b9      	str	r1, [r7, #8]
 80030f0:	607a      	str	r2, [r7, #4]
 80030f2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030f4:	e051      	b.n	800319a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	695b      	ldr	r3, [r3, #20]
 80030fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003100:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003104:	d123      	bne.n	800314e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003114:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800311e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2200      	movs	r2, #0
 8003124:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2220      	movs	r2, #32
 800312a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2200      	movs	r2, #0
 8003132:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313a:	f043 0204 	orr.w	r2, r3, #4
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2200      	movs	r2, #0
 8003146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e046      	b.n	80031dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003154:	d021      	beq.n	800319a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003156:	f7fe fdf9 	bl	8001d4c <HAL_GetTick>
 800315a:	4602      	mov	r2, r0
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	429a      	cmp	r2, r3
 8003164:	d302      	bcc.n	800316c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d116      	bne.n	800319a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2200      	movs	r2, #0
 8003170:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2220      	movs	r2, #32
 8003176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003186:	f043 0220 	orr.w	r2, r3, #32
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e020      	b.n	80031dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	0c1b      	lsrs	r3, r3, #16
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d10c      	bne.n	80031be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	695b      	ldr	r3, [r3, #20]
 80031aa:	43da      	mvns	r2, r3
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	4013      	ands	r3, r2
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	bf14      	ite	ne
 80031b6:	2301      	movne	r3, #1
 80031b8:	2300      	moveq	r3, #0
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	e00b      	b.n	80031d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	699b      	ldr	r3, [r3, #24]
 80031c4:	43da      	mvns	r2, r3
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	4013      	ands	r3, r2
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	bf14      	ite	ne
 80031d0:	2301      	movne	r3, #1
 80031d2:	2300      	moveq	r3, #0
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d18d      	bne.n	80030f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3710      	adds	r7, #16
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	60b9      	str	r1, [r7, #8]
 80031ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031f0:	e02d      	b.n	800324e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f000 f878 	bl	80032e8 <I2C_IsAcknowledgeFailed>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e02d      	b.n	800325e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003208:	d021      	beq.n	800324e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800320a:	f7fe fd9f 	bl	8001d4c <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	68ba      	ldr	r2, [r7, #8]
 8003216:	429a      	cmp	r2, r3
 8003218:	d302      	bcc.n	8003220 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d116      	bne.n	800324e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2220      	movs	r2, #32
 800322a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323a:	f043 0220 	orr.w	r2, r3, #32
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e007      	b.n	800325e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	695b      	ldr	r3, [r3, #20]
 8003254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003258:	2b80      	cmp	r3, #128	; 0x80
 800325a:	d1ca      	bne.n	80031f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	3710      	adds	r7, #16
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}

08003266 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003266:	b580      	push	{r7, lr}
 8003268:	b084      	sub	sp, #16
 800326a:	af00      	add	r7, sp, #0
 800326c:	60f8      	str	r0, [r7, #12]
 800326e:	60b9      	str	r1, [r7, #8]
 8003270:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003272:	e02d      	b.n	80032d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003274:	68f8      	ldr	r0, [r7, #12]
 8003276:	f000 f837 	bl	80032e8 <I2C_IsAcknowledgeFailed>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d001      	beq.n	8003284 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e02d      	b.n	80032e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800328a:	d021      	beq.n	80032d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800328c:	f7fe fd5e 	bl	8001d4c <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	68ba      	ldr	r2, [r7, #8]
 8003298:	429a      	cmp	r2, r3
 800329a:	d302      	bcc.n	80032a2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d116      	bne.n	80032d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2200      	movs	r2, #0
 80032a6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2220      	movs	r2, #32
 80032ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032bc:	f043 0220 	orr.w	r2, r3, #32
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e007      	b.n	80032e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	695b      	ldr	r3, [r3, #20]
 80032d6:	f003 0304 	and.w	r3, r3, #4
 80032da:	2b04      	cmp	r3, #4
 80032dc:	d1ca      	bne.n	8003274 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032fe:	d11b      	bne.n	8003338 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003308:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2220      	movs	r2, #32
 8003314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003324:	f043 0204 	orr.w	r2, r3, #4
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e000      	b.n	800333a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	bc80      	pop	{r7}
 8003342:	4770      	bx	lr

08003344 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b086      	sub	sp, #24
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e26c      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	2b00      	cmp	r3, #0
 8003360:	f000 8087 	beq.w	8003472 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003364:	4b92      	ldr	r3, [pc, #584]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f003 030c 	and.w	r3, r3, #12
 800336c:	2b04      	cmp	r3, #4
 800336e:	d00c      	beq.n	800338a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003370:	4b8f      	ldr	r3, [pc, #572]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f003 030c 	and.w	r3, r3, #12
 8003378:	2b08      	cmp	r3, #8
 800337a:	d112      	bne.n	80033a2 <HAL_RCC_OscConfig+0x5e>
 800337c:	4b8c      	ldr	r3, [pc, #560]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003384:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003388:	d10b      	bne.n	80033a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800338a:	4b89      	ldr	r3, [pc, #548]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d06c      	beq.n	8003470 <HAL_RCC_OscConfig+0x12c>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d168      	bne.n	8003470 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e246      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033aa:	d106      	bne.n	80033ba <HAL_RCC_OscConfig+0x76>
 80033ac:	4b80      	ldr	r3, [pc, #512]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a7f      	ldr	r2, [pc, #508]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 80033b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033b6:	6013      	str	r3, [r2, #0]
 80033b8:	e02e      	b.n	8003418 <HAL_RCC_OscConfig+0xd4>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d10c      	bne.n	80033dc <HAL_RCC_OscConfig+0x98>
 80033c2:	4b7b      	ldr	r3, [pc, #492]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a7a      	ldr	r2, [pc, #488]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 80033c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033cc:	6013      	str	r3, [r2, #0]
 80033ce:	4b78      	ldr	r3, [pc, #480]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a77      	ldr	r2, [pc, #476]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 80033d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033d8:	6013      	str	r3, [r2, #0]
 80033da:	e01d      	b.n	8003418 <HAL_RCC_OscConfig+0xd4>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80033e4:	d10c      	bne.n	8003400 <HAL_RCC_OscConfig+0xbc>
 80033e6:	4b72      	ldr	r3, [pc, #456]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a71      	ldr	r2, [pc, #452]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 80033ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033f0:	6013      	str	r3, [r2, #0]
 80033f2:	4b6f      	ldr	r3, [pc, #444]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a6e      	ldr	r2, [pc, #440]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 80033f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033fc:	6013      	str	r3, [r2, #0]
 80033fe:	e00b      	b.n	8003418 <HAL_RCC_OscConfig+0xd4>
 8003400:	4b6b      	ldr	r3, [pc, #428]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a6a      	ldr	r2, [pc, #424]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 8003406:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800340a:	6013      	str	r3, [r2, #0]
 800340c:	4b68      	ldr	r3, [pc, #416]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a67      	ldr	r2, [pc, #412]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 8003412:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003416:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d013      	beq.n	8003448 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003420:	f7fe fc94 	bl	8001d4c <HAL_GetTick>
 8003424:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003426:	e008      	b.n	800343a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003428:	f7fe fc90 	bl	8001d4c <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	2b64      	cmp	r3, #100	; 0x64
 8003434:	d901      	bls.n	800343a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e1fa      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800343a:	4b5d      	ldr	r3, [pc, #372]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d0f0      	beq.n	8003428 <HAL_RCC_OscConfig+0xe4>
 8003446:	e014      	b.n	8003472 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003448:	f7fe fc80 	bl	8001d4c <HAL_GetTick>
 800344c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800344e:	e008      	b.n	8003462 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003450:	f7fe fc7c 	bl	8001d4c <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	2b64      	cmp	r3, #100	; 0x64
 800345c:	d901      	bls.n	8003462 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e1e6      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003462:	4b53      	ldr	r3, [pc, #332]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d1f0      	bne.n	8003450 <HAL_RCC_OscConfig+0x10c>
 800346e:	e000      	b.n	8003472 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003470:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b00      	cmp	r3, #0
 800347c:	d063      	beq.n	8003546 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800347e:	4b4c      	ldr	r3, [pc, #304]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f003 030c 	and.w	r3, r3, #12
 8003486:	2b00      	cmp	r3, #0
 8003488:	d00b      	beq.n	80034a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800348a:	4b49      	ldr	r3, [pc, #292]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	f003 030c 	and.w	r3, r3, #12
 8003492:	2b08      	cmp	r3, #8
 8003494:	d11c      	bne.n	80034d0 <HAL_RCC_OscConfig+0x18c>
 8003496:	4b46      	ldr	r3, [pc, #280]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d116      	bne.n	80034d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034a2:	4b43      	ldr	r3, [pc, #268]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0302 	and.w	r3, r3, #2
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d005      	beq.n	80034ba <HAL_RCC_OscConfig+0x176>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	691b      	ldr	r3, [r3, #16]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d001      	beq.n	80034ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e1ba      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034ba:	4b3d      	ldr	r3, [pc, #244]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	695b      	ldr	r3, [r3, #20]
 80034c6:	00db      	lsls	r3, r3, #3
 80034c8:	4939      	ldr	r1, [pc, #228]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 80034ca:	4313      	orrs	r3, r2
 80034cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034ce:	e03a      	b.n	8003546 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	691b      	ldr	r3, [r3, #16]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d020      	beq.n	800351a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034d8:	4b36      	ldr	r3, [pc, #216]	; (80035b4 <HAL_RCC_OscConfig+0x270>)
 80034da:	2201      	movs	r2, #1
 80034dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034de:	f7fe fc35 	bl	8001d4c <HAL_GetTick>
 80034e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034e4:	e008      	b.n	80034f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034e6:	f7fe fc31 	bl	8001d4c <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d901      	bls.n	80034f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e19b      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034f8:	4b2d      	ldr	r3, [pc, #180]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0302 	and.w	r3, r3, #2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d0f0      	beq.n	80034e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003504:	4b2a      	ldr	r3, [pc, #168]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	00db      	lsls	r3, r3, #3
 8003512:	4927      	ldr	r1, [pc, #156]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 8003514:	4313      	orrs	r3, r2
 8003516:	600b      	str	r3, [r1, #0]
 8003518:	e015      	b.n	8003546 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800351a:	4b26      	ldr	r3, [pc, #152]	; (80035b4 <HAL_RCC_OscConfig+0x270>)
 800351c:	2200      	movs	r2, #0
 800351e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003520:	f7fe fc14 	bl	8001d4c <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003526:	e008      	b.n	800353a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003528:	f7fe fc10 	bl	8001d4c <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b02      	cmp	r3, #2
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e17a      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800353a:	4b1d      	ldr	r3, [pc, #116]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0302 	and.w	r3, r3, #2
 8003542:	2b00      	cmp	r3, #0
 8003544:	d1f0      	bne.n	8003528 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0308 	and.w	r3, r3, #8
 800354e:	2b00      	cmp	r3, #0
 8003550:	d03a      	beq.n	80035c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d019      	beq.n	800358e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800355a:	4b17      	ldr	r3, [pc, #92]	; (80035b8 <HAL_RCC_OscConfig+0x274>)
 800355c:	2201      	movs	r2, #1
 800355e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003560:	f7fe fbf4 	bl	8001d4c <HAL_GetTick>
 8003564:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003566:	e008      	b.n	800357a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003568:	f7fe fbf0 	bl	8001d4c <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	2b02      	cmp	r3, #2
 8003574:	d901      	bls.n	800357a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e15a      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800357a:	4b0d      	ldr	r3, [pc, #52]	; (80035b0 <HAL_RCC_OscConfig+0x26c>)
 800357c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d0f0      	beq.n	8003568 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003586:	2001      	movs	r0, #1
 8003588:	f000 fb08 	bl	8003b9c <RCC_Delay>
 800358c:	e01c      	b.n	80035c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800358e:	4b0a      	ldr	r3, [pc, #40]	; (80035b8 <HAL_RCC_OscConfig+0x274>)
 8003590:	2200      	movs	r2, #0
 8003592:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003594:	f7fe fbda 	bl	8001d4c <HAL_GetTick>
 8003598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800359a:	e00f      	b.n	80035bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800359c:	f7fe fbd6 	bl	8001d4c <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d908      	bls.n	80035bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e140      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
 80035ae:	bf00      	nop
 80035b0:	40021000 	.word	0x40021000
 80035b4:	42420000 	.word	0x42420000
 80035b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035bc:	4b9e      	ldr	r3, [pc, #632]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 80035be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c0:	f003 0302 	and.w	r3, r3, #2
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1e9      	bne.n	800359c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0304 	and.w	r3, r3, #4
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	f000 80a6 	beq.w	8003722 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035d6:	2300      	movs	r3, #0
 80035d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035da:	4b97      	ldr	r3, [pc, #604]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 80035dc:	69db      	ldr	r3, [r3, #28]
 80035de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d10d      	bne.n	8003602 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035e6:	4b94      	ldr	r3, [pc, #592]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 80035e8:	69db      	ldr	r3, [r3, #28]
 80035ea:	4a93      	ldr	r2, [pc, #588]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 80035ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035f0:	61d3      	str	r3, [r2, #28]
 80035f2:	4b91      	ldr	r3, [pc, #580]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 80035f4:	69db      	ldr	r3, [r3, #28]
 80035f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035fa:	60bb      	str	r3, [r7, #8]
 80035fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035fe:	2301      	movs	r3, #1
 8003600:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003602:	4b8e      	ldr	r3, [pc, #568]	; (800383c <HAL_RCC_OscConfig+0x4f8>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800360a:	2b00      	cmp	r3, #0
 800360c:	d118      	bne.n	8003640 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800360e:	4b8b      	ldr	r3, [pc, #556]	; (800383c <HAL_RCC_OscConfig+0x4f8>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a8a      	ldr	r2, [pc, #552]	; (800383c <HAL_RCC_OscConfig+0x4f8>)
 8003614:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003618:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800361a:	f7fe fb97 	bl	8001d4c <HAL_GetTick>
 800361e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003620:	e008      	b.n	8003634 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003622:	f7fe fb93 	bl	8001d4c <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b64      	cmp	r3, #100	; 0x64
 800362e:	d901      	bls.n	8003634 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e0fd      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003634:	4b81      	ldr	r3, [pc, #516]	; (800383c <HAL_RCC_OscConfig+0x4f8>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800363c:	2b00      	cmp	r3, #0
 800363e:	d0f0      	beq.n	8003622 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	2b01      	cmp	r3, #1
 8003646:	d106      	bne.n	8003656 <HAL_RCC_OscConfig+0x312>
 8003648:	4b7b      	ldr	r3, [pc, #492]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 800364a:	6a1b      	ldr	r3, [r3, #32]
 800364c:	4a7a      	ldr	r2, [pc, #488]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 800364e:	f043 0301 	orr.w	r3, r3, #1
 8003652:	6213      	str	r3, [r2, #32]
 8003654:	e02d      	b.n	80036b2 <HAL_RCC_OscConfig+0x36e>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d10c      	bne.n	8003678 <HAL_RCC_OscConfig+0x334>
 800365e:	4b76      	ldr	r3, [pc, #472]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 8003660:	6a1b      	ldr	r3, [r3, #32]
 8003662:	4a75      	ldr	r2, [pc, #468]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 8003664:	f023 0301 	bic.w	r3, r3, #1
 8003668:	6213      	str	r3, [r2, #32]
 800366a:	4b73      	ldr	r3, [pc, #460]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 800366c:	6a1b      	ldr	r3, [r3, #32]
 800366e:	4a72      	ldr	r2, [pc, #456]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 8003670:	f023 0304 	bic.w	r3, r3, #4
 8003674:	6213      	str	r3, [r2, #32]
 8003676:	e01c      	b.n	80036b2 <HAL_RCC_OscConfig+0x36e>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	2b05      	cmp	r3, #5
 800367e:	d10c      	bne.n	800369a <HAL_RCC_OscConfig+0x356>
 8003680:	4b6d      	ldr	r3, [pc, #436]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 8003682:	6a1b      	ldr	r3, [r3, #32]
 8003684:	4a6c      	ldr	r2, [pc, #432]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 8003686:	f043 0304 	orr.w	r3, r3, #4
 800368a:	6213      	str	r3, [r2, #32]
 800368c:	4b6a      	ldr	r3, [pc, #424]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 800368e:	6a1b      	ldr	r3, [r3, #32]
 8003690:	4a69      	ldr	r2, [pc, #420]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 8003692:	f043 0301 	orr.w	r3, r3, #1
 8003696:	6213      	str	r3, [r2, #32]
 8003698:	e00b      	b.n	80036b2 <HAL_RCC_OscConfig+0x36e>
 800369a:	4b67      	ldr	r3, [pc, #412]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 800369c:	6a1b      	ldr	r3, [r3, #32]
 800369e:	4a66      	ldr	r2, [pc, #408]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 80036a0:	f023 0301 	bic.w	r3, r3, #1
 80036a4:	6213      	str	r3, [r2, #32]
 80036a6:	4b64      	ldr	r3, [pc, #400]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 80036a8:	6a1b      	ldr	r3, [r3, #32]
 80036aa:	4a63      	ldr	r2, [pc, #396]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 80036ac:	f023 0304 	bic.w	r3, r3, #4
 80036b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d015      	beq.n	80036e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036ba:	f7fe fb47 	bl	8001d4c <HAL_GetTick>
 80036be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036c0:	e00a      	b.n	80036d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036c2:	f7fe fb43 	bl	8001d4c <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d901      	bls.n	80036d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e0ab      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036d8:	4b57      	ldr	r3, [pc, #348]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 80036da:	6a1b      	ldr	r3, [r3, #32]
 80036dc:	f003 0302 	and.w	r3, r3, #2
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d0ee      	beq.n	80036c2 <HAL_RCC_OscConfig+0x37e>
 80036e4:	e014      	b.n	8003710 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036e6:	f7fe fb31 	bl	8001d4c <HAL_GetTick>
 80036ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036ec:	e00a      	b.n	8003704 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036ee:	f7fe fb2d 	bl	8001d4c <HAL_GetTick>
 80036f2:	4602      	mov	r2, r0
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d901      	bls.n	8003704 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003700:	2303      	movs	r3, #3
 8003702:	e095      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003704:	4b4c      	ldr	r3, [pc, #304]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 8003706:	6a1b      	ldr	r3, [r3, #32]
 8003708:	f003 0302 	and.w	r3, r3, #2
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1ee      	bne.n	80036ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003710:	7dfb      	ldrb	r3, [r7, #23]
 8003712:	2b01      	cmp	r3, #1
 8003714:	d105      	bne.n	8003722 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003716:	4b48      	ldr	r3, [pc, #288]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 8003718:	69db      	ldr	r3, [r3, #28]
 800371a:	4a47      	ldr	r2, [pc, #284]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 800371c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003720:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	69db      	ldr	r3, [r3, #28]
 8003726:	2b00      	cmp	r3, #0
 8003728:	f000 8081 	beq.w	800382e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800372c:	4b42      	ldr	r3, [pc, #264]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f003 030c 	and.w	r3, r3, #12
 8003734:	2b08      	cmp	r3, #8
 8003736:	d061      	beq.n	80037fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	69db      	ldr	r3, [r3, #28]
 800373c:	2b02      	cmp	r3, #2
 800373e:	d146      	bne.n	80037ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003740:	4b3f      	ldr	r3, [pc, #252]	; (8003840 <HAL_RCC_OscConfig+0x4fc>)
 8003742:	2200      	movs	r2, #0
 8003744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003746:	f7fe fb01 	bl	8001d4c <HAL_GetTick>
 800374a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800374c:	e008      	b.n	8003760 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800374e:	f7fe fafd 	bl	8001d4c <HAL_GetTick>
 8003752:	4602      	mov	r2, r0
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	2b02      	cmp	r3, #2
 800375a:	d901      	bls.n	8003760 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e067      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003760:	4b35      	ldr	r3, [pc, #212]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1f0      	bne.n	800374e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003774:	d108      	bne.n	8003788 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003776:	4b30      	ldr	r3, [pc, #192]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	492d      	ldr	r1, [pc, #180]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 8003784:	4313      	orrs	r3, r2
 8003786:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003788:	4b2b      	ldr	r3, [pc, #172]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a19      	ldr	r1, [r3, #32]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003798:	430b      	orrs	r3, r1
 800379a:	4927      	ldr	r1, [pc, #156]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 800379c:	4313      	orrs	r3, r2
 800379e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037a0:	4b27      	ldr	r3, [pc, #156]	; (8003840 <HAL_RCC_OscConfig+0x4fc>)
 80037a2:	2201      	movs	r2, #1
 80037a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a6:	f7fe fad1 	bl	8001d4c <HAL_GetTick>
 80037aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037ac:	e008      	b.n	80037c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ae:	f7fe facd 	bl	8001d4c <HAL_GetTick>
 80037b2:	4602      	mov	r2, r0
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	1ad3      	subs	r3, r2, r3
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d901      	bls.n	80037c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	e037      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037c0:	4b1d      	ldr	r3, [pc, #116]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d0f0      	beq.n	80037ae <HAL_RCC_OscConfig+0x46a>
 80037cc:	e02f      	b.n	800382e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037ce:	4b1c      	ldr	r3, [pc, #112]	; (8003840 <HAL_RCC_OscConfig+0x4fc>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d4:	f7fe faba 	bl	8001d4c <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037dc:	f7fe fab6 	bl	8001d4c <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e020      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037ee:	4b12      	ldr	r3, [pc, #72]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1f0      	bne.n	80037dc <HAL_RCC_OscConfig+0x498>
 80037fa:	e018      	b.n	800382e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	69db      	ldr	r3, [r3, #28]
 8003800:	2b01      	cmp	r3, #1
 8003802:	d101      	bne.n	8003808 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e013      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003808:	4b0b      	ldr	r3, [pc, #44]	; (8003838 <HAL_RCC_OscConfig+0x4f4>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a1b      	ldr	r3, [r3, #32]
 8003818:	429a      	cmp	r2, r3
 800381a:	d106      	bne.n	800382a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003826:	429a      	cmp	r2, r3
 8003828:	d001      	beq.n	800382e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e000      	b.n	8003830 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800382e:	2300      	movs	r3, #0
}
 8003830:	4618      	mov	r0, r3
 8003832:	3718      	adds	r7, #24
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}
 8003838:	40021000 	.word	0x40021000
 800383c:	40007000 	.word	0x40007000
 8003840:	42420060 	.word	0x42420060

08003844 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d101      	bne.n	8003858 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e0d0      	b.n	80039fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003858:	4b6a      	ldr	r3, [pc, #424]	; (8003a04 <HAL_RCC_ClockConfig+0x1c0>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0307 	and.w	r3, r3, #7
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	429a      	cmp	r2, r3
 8003864:	d910      	bls.n	8003888 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003866:	4b67      	ldr	r3, [pc, #412]	; (8003a04 <HAL_RCC_ClockConfig+0x1c0>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f023 0207 	bic.w	r2, r3, #7
 800386e:	4965      	ldr	r1, [pc, #404]	; (8003a04 <HAL_RCC_ClockConfig+0x1c0>)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	4313      	orrs	r3, r2
 8003874:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003876:	4b63      	ldr	r3, [pc, #396]	; (8003a04 <HAL_RCC_ClockConfig+0x1c0>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0307 	and.w	r3, r3, #7
 800387e:	683a      	ldr	r2, [r7, #0]
 8003880:	429a      	cmp	r2, r3
 8003882:	d001      	beq.n	8003888 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e0b8      	b.n	80039fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0302 	and.w	r3, r3, #2
 8003890:	2b00      	cmp	r3, #0
 8003892:	d020      	beq.n	80038d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 0304 	and.w	r3, r3, #4
 800389c:	2b00      	cmp	r3, #0
 800389e:	d005      	beq.n	80038ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038a0:	4b59      	ldr	r3, [pc, #356]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	4a58      	ldr	r2, [pc, #352]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 80038a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80038aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0308 	and.w	r3, r3, #8
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d005      	beq.n	80038c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038b8:	4b53      	ldr	r3, [pc, #332]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	4a52      	ldr	r2, [pc, #328]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 80038be:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80038c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038c4:	4b50      	ldr	r3, [pc, #320]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	494d      	ldr	r1, [pc, #308]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d040      	beq.n	8003964 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d107      	bne.n	80038fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ea:	4b47      	ldr	r3, [pc, #284]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d115      	bne.n	8003922 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e07f      	b.n	80039fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d107      	bne.n	8003912 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003902:	4b41      	ldr	r3, [pc, #260]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d109      	bne.n	8003922 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e073      	b.n	80039fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003912:	4b3d      	ldr	r3, [pc, #244]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e06b      	b.n	80039fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003922:	4b39      	ldr	r3, [pc, #228]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f023 0203 	bic.w	r2, r3, #3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	4936      	ldr	r1, [pc, #216]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 8003930:	4313      	orrs	r3, r2
 8003932:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003934:	f7fe fa0a 	bl	8001d4c <HAL_GetTick>
 8003938:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800393a:	e00a      	b.n	8003952 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800393c:	f7fe fa06 	bl	8001d4c <HAL_GetTick>
 8003940:	4602      	mov	r2, r0
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	1ad3      	subs	r3, r2, r3
 8003946:	f241 3288 	movw	r2, #5000	; 0x1388
 800394a:	4293      	cmp	r3, r2
 800394c:	d901      	bls.n	8003952 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e053      	b.n	80039fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003952:	4b2d      	ldr	r3, [pc, #180]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	f003 020c 	and.w	r2, r3, #12
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	429a      	cmp	r2, r3
 8003962:	d1eb      	bne.n	800393c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003964:	4b27      	ldr	r3, [pc, #156]	; (8003a04 <HAL_RCC_ClockConfig+0x1c0>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0307 	and.w	r3, r3, #7
 800396c:	683a      	ldr	r2, [r7, #0]
 800396e:	429a      	cmp	r2, r3
 8003970:	d210      	bcs.n	8003994 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003972:	4b24      	ldr	r3, [pc, #144]	; (8003a04 <HAL_RCC_ClockConfig+0x1c0>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f023 0207 	bic.w	r2, r3, #7
 800397a:	4922      	ldr	r1, [pc, #136]	; (8003a04 <HAL_RCC_ClockConfig+0x1c0>)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	4313      	orrs	r3, r2
 8003980:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003982:	4b20      	ldr	r3, [pc, #128]	; (8003a04 <HAL_RCC_ClockConfig+0x1c0>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0307 	and.w	r3, r3, #7
 800398a:	683a      	ldr	r2, [r7, #0]
 800398c:	429a      	cmp	r2, r3
 800398e:	d001      	beq.n	8003994 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e032      	b.n	80039fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0304 	and.w	r3, r3, #4
 800399c:	2b00      	cmp	r3, #0
 800399e:	d008      	beq.n	80039b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039a0:	4b19      	ldr	r3, [pc, #100]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	4916      	ldr	r1, [pc, #88]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 80039ae:	4313      	orrs	r3, r2
 80039b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0308 	and.w	r3, r3, #8
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d009      	beq.n	80039d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80039be:	4b12      	ldr	r3, [pc, #72]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	00db      	lsls	r3, r3, #3
 80039cc:	490e      	ldr	r1, [pc, #56]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 80039ce:	4313      	orrs	r3, r2
 80039d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80039d2:	f000 f821 	bl	8003a18 <HAL_RCC_GetSysClockFreq>
 80039d6:	4602      	mov	r2, r0
 80039d8:	4b0b      	ldr	r3, [pc, #44]	; (8003a08 <HAL_RCC_ClockConfig+0x1c4>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	091b      	lsrs	r3, r3, #4
 80039de:	f003 030f 	and.w	r3, r3, #15
 80039e2:	490a      	ldr	r1, [pc, #40]	; (8003a0c <HAL_RCC_ClockConfig+0x1c8>)
 80039e4:	5ccb      	ldrb	r3, [r1, r3]
 80039e6:	fa22 f303 	lsr.w	r3, r2, r3
 80039ea:	4a09      	ldr	r2, [pc, #36]	; (8003a10 <HAL_RCC_ClockConfig+0x1cc>)
 80039ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80039ee:	4b09      	ldr	r3, [pc, #36]	; (8003a14 <HAL_RCC_ClockConfig+0x1d0>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7fc ffc0 	bl	8000978 <HAL_InitTick>

  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3710      	adds	r7, #16
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	40022000 	.word	0x40022000
 8003a08:	40021000 	.word	0x40021000
 8003a0c:	080069d8 	.word	0x080069d8
 8003a10:	20000500 	.word	0x20000500
 8003a14:	20000508 	.word	0x20000508

08003a18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a18:	b490      	push	{r4, r7}
 8003a1a:	b08a      	sub	sp, #40	; 0x28
 8003a1c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003a1e:	4b2a      	ldr	r3, [pc, #168]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003a20:	1d3c      	adds	r4, r7, #4
 8003a22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003a28:	f240 2301 	movw	r3, #513	; 0x201
 8003a2c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	61fb      	str	r3, [r7, #28]
 8003a32:	2300      	movs	r3, #0
 8003a34:	61bb      	str	r3, [r7, #24]
 8003a36:	2300      	movs	r3, #0
 8003a38:	627b      	str	r3, [r7, #36]	; 0x24
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a42:	4b22      	ldr	r3, [pc, #136]	; (8003acc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	f003 030c 	and.w	r3, r3, #12
 8003a4e:	2b04      	cmp	r3, #4
 8003a50:	d002      	beq.n	8003a58 <HAL_RCC_GetSysClockFreq+0x40>
 8003a52:	2b08      	cmp	r3, #8
 8003a54:	d003      	beq.n	8003a5e <HAL_RCC_GetSysClockFreq+0x46>
 8003a56:	e02d      	b.n	8003ab4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a58:	4b1d      	ldr	r3, [pc, #116]	; (8003ad0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a5a:	623b      	str	r3, [r7, #32]
      break;
 8003a5c:	e02d      	b.n	8003aba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	0c9b      	lsrs	r3, r3, #18
 8003a62:	f003 030f 	and.w	r3, r3, #15
 8003a66:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003a6a:	4413      	add	r3, r2
 8003a6c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003a70:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d013      	beq.n	8003aa4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a7c:	4b13      	ldr	r3, [pc, #76]	; (8003acc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	0c5b      	lsrs	r3, r3, #17
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003a8a:	4413      	add	r3, r2
 8003a8c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003a90:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	4a0e      	ldr	r2, [pc, #56]	; (8003ad0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a96:	fb02 f203 	mul.w	r2, r2, r3
 8003a9a:	69bb      	ldr	r3, [r7, #24]
 8003a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa0:	627b      	str	r3, [r7, #36]	; 0x24
 8003aa2:	e004      	b.n	8003aae <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	4a0b      	ldr	r2, [pc, #44]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003aa8:	fb02 f303 	mul.w	r3, r2, r3
 8003aac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab0:	623b      	str	r3, [r7, #32]
      break;
 8003ab2:	e002      	b.n	8003aba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ab4:	4b06      	ldr	r3, [pc, #24]	; (8003ad0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ab6:	623b      	str	r3, [r7, #32]
      break;
 8003ab8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003aba:	6a3b      	ldr	r3, [r7, #32]
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3728      	adds	r7, #40	; 0x28
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bc90      	pop	{r4, r7}
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	080069b0 	.word	0x080069b0
 8003acc:	40021000 	.word	0x40021000
 8003ad0:	007a1200 	.word	0x007a1200
 8003ad4:	003d0900 	.word	0x003d0900

08003ad8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003adc:	4b02      	ldr	r3, [pc, #8]	; (8003ae8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003ade:	681b      	ldr	r3, [r3, #0]
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bc80      	pop	{r7}
 8003ae6:	4770      	bx	lr
 8003ae8:	20000500 	.word	0x20000500

08003aec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003af0:	f7ff fff2 	bl	8003ad8 <HAL_RCC_GetHCLKFreq>
 8003af4:	4602      	mov	r2, r0
 8003af6:	4b05      	ldr	r3, [pc, #20]	; (8003b0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	0a1b      	lsrs	r3, r3, #8
 8003afc:	f003 0307 	and.w	r3, r3, #7
 8003b00:	4903      	ldr	r1, [pc, #12]	; (8003b10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b02:	5ccb      	ldrb	r3, [r1, r3]
 8003b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40021000 	.word	0x40021000
 8003b10:	080069e8 	.word	0x080069e8

08003b14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b18:	f7ff ffde 	bl	8003ad8 <HAL_RCC_GetHCLKFreq>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	4b05      	ldr	r3, [pc, #20]	; (8003b34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	0adb      	lsrs	r3, r3, #11
 8003b24:	f003 0307 	and.w	r3, r3, #7
 8003b28:	4903      	ldr	r1, [pc, #12]	; (8003b38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b2a:	5ccb      	ldrb	r3, [r1, r3]
 8003b2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	40021000 	.word	0x40021000
 8003b38:	080069e8 	.word	0x080069e8

08003b3c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	220f      	movs	r2, #15
 8003b4a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003b4c:	4b11      	ldr	r3, [pc, #68]	; (8003b94 <HAL_RCC_GetClockConfig+0x58>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f003 0203 	and.w	r2, r3, #3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003b58:	4b0e      	ldr	r3, [pc, #56]	; (8003b94 <HAL_RCC_GetClockConfig+0x58>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003b64:	4b0b      	ldr	r3, [pc, #44]	; (8003b94 <HAL_RCC_GetClockConfig+0x58>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003b70:	4b08      	ldr	r3, [pc, #32]	; (8003b94 <HAL_RCC_GetClockConfig+0x58>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	08db      	lsrs	r3, r3, #3
 8003b76:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003b7e:	4b06      	ldr	r3, [pc, #24]	; (8003b98 <HAL_RCC_GetClockConfig+0x5c>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0207 	and.w	r2, r3, #7
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003b8a:	bf00      	nop
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bc80      	pop	{r7}
 8003b92:	4770      	bx	lr
 8003b94:	40021000 	.word	0x40021000
 8003b98:	40022000 	.word	0x40022000

08003b9c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b085      	sub	sp, #20
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ba4:	4b0a      	ldr	r3, [pc, #40]	; (8003bd0 <RCC_Delay+0x34>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a0a      	ldr	r2, [pc, #40]	; (8003bd4 <RCC_Delay+0x38>)
 8003baa:	fba2 2303 	umull	r2, r3, r2, r3
 8003bae:	0a5b      	lsrs	r3, r3, #9
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	fb02 f303 	mul.w	r3, r2, r3
 8003bb6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003bb8:	bf00      	nop
  }
  while (Delay --);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	1e5a      	subs	r2, r3, #1
 8003bbe:	60fa      	str	r2, [r7, #12]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d1f9      	bne.n	8003bb8 <RCC_Delay+0x1c>
}
 8003bc4:	bf00      	nop
 8003bc6:	bf00      	nop
 8003bc8:	3714      	adds	r7, #20
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bc80      	pop	{r7}
 8003bce:	4770      	bx	lr
 8003bd0:	20000500 	.word	0x20000500
 8003bd4:	10624dd3 	.word	0x10624dd3

08003bd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003be0:	2300      	movs	r3, #0
 8003be2:	613b      	str	r3, [r7, #16]
 8003be4:	2300      	movs	r3, #0
 8003be6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d07d      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bf8:	4b4f      	ldr	r3, [pc, #316]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bfa:	69db      	ldr	r3, [r3, #28]
 8003bfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d10d      	bne.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c04:	4b4c      	ldr	r3, [pc, #304]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c06:	69db      	ldr	r3, [r3, #28]
 8003c08:	4a4b      	ldr	r2, [pc, #300]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c0e:	61d3      	str	r3, [r2, #28]
 8003c10:	4b49      	ldr	r3, [pc, #292]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c12:	69db      	ldr	r3, [r3, #28]
 8003c14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c18:	60bb      	str	r3, [r7, #8]
 8003c1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c20:	4b46      	ldr	r3, [pc, #280]	; (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d118      	bne.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c2c:	4b43      	ldr	r3, [pc, #268]	; (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a42      	ldr	r2, [pc, #264]	; (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c36:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c38:	f7fe f888 	bl	8001d4c <HAL_GetTick>
 8003c3c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c3e:	e008      	b.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c40:	f7fe f884 	bl	8001d4c <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b64      	cmp	r3, #100	; 0x64
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e06d      	b.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c52:	4b3a      	ldr	r3, [pc, #232]	; (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d0f0      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c5e:	4b36      	ldr	r3, [pc, #216]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c60:	6a1b      	ldr	r3, [r3, #32]
 8003c62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c66:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d02e      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d027      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c7c:	4b2e      	ldr	r3, [pc, #184]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c7e:	6a1b      	ldr	r3, [r3, #32]
 8003c80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c84:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c86:	4b2e      	ldr	r3, [pc, #184]	; (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c88:	2201      	movs	r2, #1
 8003c8a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c8c:	4b2c      	ldr	r3, [pc, #176]	; (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c92:	4a29      	ldr	r2, [pc, #164]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f003 0301 	and.w	r3, r3, #1
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d014      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca2:	f7fe f853 	bl	8001d4c <HAL_GetTick>
 8003ca6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ca8:	e00a      	b.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003caa:	f7fe f84f 	bl	8001d4c <HAL_GetTick>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	1ad3      	subs	r3, r2, r3
 8003cb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d901      	bls.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e036      	b.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cc0:	4b1d      	ldr	r3, [pc, #116]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cc2:	6a1b      	ldr	r3, [r3, #32]
 8003cc4:	f003 0302 	and.w	r3, r3, #2
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d0ee      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ccc:	4b1a      	ldr	r3, [pc, #104]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cce:	6a1b      	ldr	r3, [r3, #32]
 8003cd0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	4917      	ldr	r1, [pc, #92]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003cde:	7dfb      	ldrb	r3, [r7, #23]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d105      	bne.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ce4:	4b14      	ldr	r3, [pc, #80]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ce6:	69db      	ldr	r3, [r3, #28]
 8003ce8:	4a13      	ldr	r2, [pc, #76]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0302 	and.w	r3, r3, #2
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d008      	beq.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cfc:	4b0e      	ldr	r3, [pc, #56]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	490b      	ldr	r1, [pc, #44]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0310 	and.w	r3, r3, #16
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d008      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d1a:	4b07      	ldr	r3, [pc, #28]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	4904      	ldr	r1, [pc, #16]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3718      	adds	r7, #24
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	40021000 	.word	0x40021000
 8003d3c:	40007000 	.word	0x40007000
 8003d40:	42420440 	.word	0x42420440

08003d44 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003d44:	b590      	push	{r4, r7, lr}
 8003d46:	b08d      	sub	sp, #52	; 0x34
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003d4c:	4b5a      	ldr	r3, [pc, #360]	; (8003eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003d4e:	f107 040c 	add.w	r4, r7, #12
 8003d52:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003d58:	f240 2301 	movw	r3, #513	; 0x201
 8003d5c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	627b      	str	r3, [r7, #36]	; 0x24
 8003d62:	2300      	movs	r3, #0
 8003d64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d66:	2300      	movs	r3, #0
 8003d68:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	61fb      	str	r3, [r7, #28]
 8003d6e:	2300      	movs	r3, #0
 8003d70:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2b10      	cmp	r3, #16
 8003d76:	d00a      	beq.n	8003d8e <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2b10      	cmp	r3, #16
 8003d7c:	f200 8091 	bhi.w	8003ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d04c      	beq.n	8003e20 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d07c      	beq.n	8003e86 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003d8c:	e089      	b.n	8003ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 8003d8e:	4b4b      	ldr	r3, [pc, #300]	; (8003ebc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003d94:	4b49      	ldr	r3, [pc, #292]	; (8003ebc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f000 8082 	beq.w	8003ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	0c9b      	lsrs	r3, r3, #18
 8003da6:	f003 030f 	and.w	r3, r3, #15
 8003daa:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003dae:	4413      	add	r3, r2
 8003db0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003db4:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d018      	beq.n	8003df2 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003dc0:	4b3e      	ldr	r3, [pc, #248]	; (8003ebc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	0c5b      	lsrs	r3, r3, #17
 8003dc6:	f003 0301 	and.w	r3, r3, #1
 8003dca:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003dce:	4413      	add	r3, r2
 8003dd0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003dd4:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d00d      	beq.n	8003dfc <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003de0:	4a37      	ldr	r2, [pc, #220]	; (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8003de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003de8:	6a3b      	ldr	r3, [r7, #32]
 8003dea:	fb02 f303 	mul.w	r3, r2, r3
 8003dee:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003df0:	e004      	b.n	8003dfc <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003df2:	6a3b      	ldr	r3, [r7, #32]
 8003df4:	4a33      	ldr	r2, [pc, #204]	; (8003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8003df6:	fb02 f303 	mul.w	r3, r2, r3
 8003dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003dfc:	4b2f      	ldr	r3, [pc, #188]	; (8003ebc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e08:	d102      	bne.n	8003e10 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 8003e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e0c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003e0e:	e04a      	b.n	8003ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8003e10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e12:	005b      	lsls	r3, r3, #1
 8003e14:	4a2c      	ldr	r2, [pc, #176]	; (8003ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8003e16:	fba2 2303 	umull	r2, r3, r2, r3
 8003e1a:	085b      	lsrs	r3, r3, #1
 8003e1c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003e1e:	e042      	b.n	8003ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8003e20:	4b26      	ldr	r3, [pc, #152]	; (8003ebc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003e22:	6a1b      	ldr	r3, [r3, #32]
 8003e24:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e30:	d108      	bne.n	8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	f003 0302 	and.w	r3, r3, #2
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d003      	beq.n	8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8003e3c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e40:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e42:	e01f      	b.n	8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e4e:	d109      	bne.n	8003e64 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8003e50:	4b1a      	ldr	r3, [pc, #104]	; (8003ebc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e54:	f003 0302 	and.w	r3, r3, #2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d003      	beq.n	8003e64 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8003e5c:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003e60:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e62:	e00f      	b.n	8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e6a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e6e:	d11c      	bne.n	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8003e70:	4b12      	ldr	r3, [pc, #72]	; (8003ebc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d016      	beq.n	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8003e7c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003e80:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003e82:	e012      	b.n	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8003e84:	e011      	b.n	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003e86:	f7ff fe45 	bl	8003b14 <HAL_RCC_GetPCLK2Freq>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	4b0b      	ldr	r3, [pc, #44]	; (8003ebc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	0b9b      	lsrs	r3, r3, #14
 8003e92:	f003 0303 	and.w	r3, r3, #3
 8003e96:	3301      	adds	r3, #1
 8003e98:	005b      	lsls	r3, r3, #1
 8003e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e9e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003ea0:	e004      	b.n	8003eac <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8003ea2:	bf00      	nop
 8003ea4:	e002      	b.n	8003eac <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8003ea6:	bf00      	nop
 8003ea8:	e000      	b.n	8003eac <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8003eaa:	bf00      	nop
    }
  }
  return (frequency);
 8003eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3734      	adds	r7, #52	; 0x34
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd90      	pop	{r4, r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	080069c0 	.word	0x080069c0
 8003ebc:	40021000 	.word	0x40021000
 8003ec0:	007a1200 	.word	0x007a1200
 8003ec4:	003d0900 	.word	0x003d0900
 8003ec8:	aaaaaaab 	.word	0xaaaaaaab

08003ecc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d101      	bne.n	8003ede <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e041      	b.n	8003f62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d106      	bne.n	8003ef8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f000 f839 	bl	8003f6a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2202      	movs	r2, #2
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	3304      	adds	r3, #4
 8003f08:	4619      	mov	r1, r3
 8003f0a:	4610      	mov	r0, r2
 8003f0c:	f000 f9b4 	bl	8004278 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3708      	adds	r7, #8
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}

08003f6a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	b083      	sub	sp, #12
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003f72:	bf00      	nop
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bc80      	pop	{r7}
 8003f7a:	4770      	bx	lr

08003f7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b085      	sub	sp, #20
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d001      	beq.n	8003f94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e03a      	b.n	800400a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2202      	movs	r2, #2
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	68da      	ldr	r2, [r3, #12]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f042 0201 	orr.w	r2, r2, #1
 8003faa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a18      	ldr	r2, [pc, #96]	; (8004014 <HAL_TIM_Base_Start_IT+0x98>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d00e      	beq.n	8003fd4 <HAL_TIM_Base_Start_IT+0x58>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fbe:	d009      	beq.n	8003fd4 <HAL_TIM_Base_Start_IT+0x58>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a14      	ldr	r2, [pc, #80]	; (8004018 <HAL_TIM_Base_Start_IT+0x9c>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d004      	beq.n	8003fd4 <HAL_TIM_Base_Start_IT+0x58>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a13      	ldr	r2, [pc, #76]	; (800401c <HAL_TIM_Base_Start_IT+0xa0>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d111      	bne.n	8003ff8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f003 0307 	and.w	r3, r3, #7
 8003fde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2b06      	cmp	r3, #6
 8003fe4:	d010      	beq.n	8004008 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f042 0201 	orr.w	r2, r2, #1
 8003ff4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff6:	e007      	b.n	8004008 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f042 0201 	orr.w	r2, r2, #1
 8004006:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3714      	adds	r7, #20
 800400e:	46bd      	mov	sp, r7
 8004010:	bc80      	pop	{r7}
 8004012:	4770      	bx	lr
 8004014:	40012c00 	.word	0x40012c00
 8004018:	40000400 	.word	0x40000400
 800401c:	40000800 	.word	0x40000800

08004020 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b02      	cmp	r3, #2
 8004034:	d122      	bne.n	800407c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	f003 0302 	and.w	r3, r3, #2
 8004040:	2b02      	cmp	r3, #2
 8004042:	d11b      	bne.n	800407c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f06f 0202 	mvn.w	r2, #2
 800404c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2201      	movs	r2, #1
 8004052:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	699b      	ldr	r3, [r3, #24]
 800405a:	f003 0303 	and.w	r3, r3, #3
 800405e:	2b00      	cmp	r3, #0
 8004060:	d003      	beq.n	800406a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f8ed 	bl	8004242 <HAL_TIM_IC_CaptureCallback>
 8004068:	e005      	b.n	8004076 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 f8e0 	bl	8004230 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f000 f8ef 	bl	8004254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	691b      	ldr	r3, [r3, #16]
 8004082:	f003 0304 	and.w	r3, r3, #4
 8004086:	2b04      	cmp	r3, #4
 8004088:	d122      	bne.n	80040d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	f003 0304 	and.w	r3, r3, #4
 8004094:	2b04      	cmp	r3, #4
 8004096:	d11b      	bne.n	80040d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f06f 0204 	mvn.w	r2, #4
 80040a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2202      	movs	r2, #2
 80040a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d003      	beq.n	80040be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f8c3 	bl	8004242 <HAL_TIM_IC_CaptureCallback>
 80040bc:	e005      	b.n	80040ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f8b6 	bl	8004230 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f000 f8c5 	bl	8004254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	f003 0308 	and.w	r3, r3, #8
 80040da:	2b08      	cmp	r3, #8
 80040dc:	d122      	bne.n	8004124 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	f003 0308 	and.w	r3, r3, #8
 80040e8:	2b08      	cmp	r3, #8
 80040ea:	d11b      	bne.n	8004124 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f06f 0208 	mvn.w	r2, #8
 80040f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2204      	movs	r2, #4
 80040fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	69db      	ldr	r3, [r3, #28]
 8004102:	f003 0303 	and.w	r3, r3, #3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f899 	bl	8004242 <HAL_TIM_IC_CaptureCallback>
 8004110:	e005      	b.n	800411e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f88c 	bl	8004230 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 f89b 	bl	8004254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	f003 0310 	and.w	r3, r3, #16
 800412e:	2b10      	cmp	r3, #16
 8004130:	d122      	bne.n	8004178 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	f003 0310 	and.w	r3, r3, #16
 800413c:	2b10      	cmp	r3, #16
 800413e:	d11b      	bne.n	8004178 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f06f 0210 	mvn.w	r2, #16
 8004148:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2208      	movs	r2, #8
 800414e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	69db      	ldr	r3, [r3, #28]
 8004156:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800415a:	2b00      	cmp	r3, #0
 800415c:	d003      	beq.n	8004166 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f86f 	bl	8004242 <HAL_TIM_IC_CaptureCallback>
 8004164:	e005      	b.n	8004172 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f000 f862 	bl	8004230 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f000 f871 	bl	8004254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b01      	cmp	r3, #1
 8004184:	d10e      	bne.n	80041a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	f003 0301 	and.w	r3, r3, #1
 8004190:	2b01      	cmp	r3, #1
 8004192:	d107      	bne.n	80041a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f06f 0201 	mvn.w	r2, #1
 800419c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f7fc f99e 	bl	80004e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041ae:	2b80      	cmp	r3, #128	; 0x80
 80041b0:	d10e      	bne.n	80041d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041bc:	2b80      	cmp	r3, #128	; 0x80
 80041be:	d107      	bne.n	80041d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80041c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f000 f8bf 	bl	800434e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041da:	2b40      	cmp	r3, #64	; 0x40
 80041dc:	d10e      	bne.n	80041fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041e8:	2b40      	cmp	r3, #64	; 0x40
 80041ea:	d107      	bne.n	80041fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80041f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 f835 	bl	8004266 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	691b      	ldr	r3, [r3, #16]
 8004202:	f003 0320 	and.w	r3, r3, #32
 8004206:	2b20      	cmp	r3, #32
 8004208:	d10e      	bne.n	8004228 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	f003 0320 	and.w	r3, r3, #32
 8004214:	2b20      	cmp	r3, #32
 8004216:	d107      	bne.n	8004228 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f06f 0220 	mvn.w	r2, #32
 8004220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 f88a 	bl	800433c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004228:	bf00      	nop
 800422a:	3708      	adds	r7, #8
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}

08004230 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004238:	bf00      	nop
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	bc80      	pop	{r7}
 8004240:	4770      	bx	lr

08004242 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004242:	b480      	push	{r7}
 8004244:	b083      	sub	sp, #12
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800424a:	bf00      	nop
 800424c:	370c      	adds	r7, #12
 800424e:	46bd      	mov	sp, r7
 8004250:	bc80      	pop	{r7}
 8004252:	4770      	bx	lr

08004254 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800425c:	bf00      	nop
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	bc80      	pop	{r7}
 8004264:	4770      	bx	lr

08004266 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004266:	b480      	push	{r7}
 8004268:	b083      	sub	sp, #12
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800426e:	bf00      	nop
 8004270:	370c      	adds	r7, #12
 8004272:	46bd      	mov	sp, r7
 8004274:	bc80      	pop	{r7}
 8004276:	4770      	bx	lr

08004278 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a29      	ldr	r2, [pc, #164]	; (8004330 <TIM_Base_SetConfig+0xb8>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d00b      	beq.n	80042a8 <TIM_Base_SetConfig+0x30>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004296:	d007      	beq.n	80042a8 <TIM_Base_SetConfig+0x30>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	4a26      	ldr	r2, [pc, #152]	; (8004334 <TIM_Base_SetConfig+0xbc>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d003      	beq.n	80042a8 <TIM_Base_SetConfig+0x30>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a25      	ldr	r2, [pc, #148]	; (8004338 <TIM_Base_SetConfig+0xc0>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d108      	bne.n	80042ba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	68fa      	ldr	r2, [r7, #12]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a1c      	ldr	r2, [pc, #112]	; (8004330 <TIM_Base_SetConfig+0xb8>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d00b      	beq.n	80042da <TIM_Base_SetConfig+0x62>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042c8:	d007      	beq.n	80042da <TIM_Base_SetConfig+0x62>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a19      	ldr	r2, [pc, #100]	; (8004334 <TIM_Base_SetConfig+0xbc>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d003      	beq.n	80042da <TIM_Base_SetConfig+0x62>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a18      	ldr	r2, [pc, #96]	; (8004338 <TIM_Base_SetConfig+0xc0>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d108      	bne.n	80042ec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	68fa      	ldr	r2, [r7, #12]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	695b      	ldr	r3, [r3, #20]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	68fa      	ldr	r2, [r7, #12]
 80042fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	689a      	ldr	r2, [r3, #8]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a07      	ldr	r2, [pc, #28]	; (8004330 <TIM_Base_SetConfig+0xb8>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d103      	bne.n	8004320 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	691a      	ldr	r2, [r3, #16]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	615a      	str	r2, [r3, #20]
}
 8004326:	bf00      	nop
 8004328:	3714      	adds	r7, #20
 800432a:	46bd      	mov	sp, r7
 800432c:	bc80      	pop	{r7}
 800432e:	4770      	bx	lr
 8004330:	40012c00 	.word	0x40012c00
 8004334:	40000400 	.word	0x40000400
 8004338:	40000800 	.word	0x40000800

0800433c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004344:	bf00      	nop
 8004346:	370c      	adds	r7, #12
 8004348:	46bd      	mov	sp, r7
 800434a:	bc80      	pop	{r7}
 800434c:	4770      	bx	lr

0800434e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800434e:	b480      	push	{r7}
 8004350:	b083      	sub	sp, #12
 8004352:	af00      	add	r7, sp, #0
 8004354:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004356:	bf00      	nop
 8004358:	370c      	adds	r7, #12
 800435a:	46bd      	mov	sp, r7
 800435c:	bc80      	pop	{r7}
 800435e:	4770      	bx	lr

08004360 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004360:	b480      	push	{r7}
 8004362:	b085      	sub	sp, #20
 8004364:	af00      	add	r7, sp, #0
 8004366:	4603      	mov	r3, r0
 8004368:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800436a:	2300      	movs	r3, #0
 800436c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800436e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004372:	2b84      	cmp	r3, #132	; 0x84
 8004374:	d005      	beq.n	8004382 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004376:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	4413      	add	r3, r2
 800437e:	3303      	adds	r3, #3
 8004380:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004382:	68fb      	ldr	r3, [r7, #12]
}
 8004384:	4618      	mov	r0, r3
 8004386:	3714      	adds	r7, #20
 8004388:	46bd      	mov	sp, r7
 800438a:	bc80      	pop	{r7}
 800438c:	4770      	bx	lr

0800438e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800438e:	b580      	push	{r7, lr}
 8004390:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004392:	f000 fae7 	bl	8004964 <vTaskStartScheduler>
  
  return osOK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	bd80      	pop	{r7, pc}

0800439c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800439c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800439e:	b089      	sub	sp, #36	; 0x24
 80043a0:	af04      	add	r7, sp, #16
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d020      	beq.n	80043f0 <osThreadCreate+0x54>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d01c      	beq.n	80043f0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685c      	ldr	r4, [r3, #4]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681d      	ldr	r5, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	691e      	ldr	r6, [r3, #16]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7ff ffc9 	bl	8004360 <makeFreeRtosPriority>
 80043ce:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80043d8:	9202      	str	r2, [sp, #8]
 80043da:	9301      	str	r3, [sp, #4]
 80043dc:	9100      	str	r1, [sp, #0]
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	4632      	mov	r2, r6
 80043e2:	4629      	mov	r1, r5
 80043e4:	4620      	mov	r0, r4
 80043e6:	f000 f8e8 	bl	80045ba <xTaskCreateStatic>
 80043ea:	4603      	mov	r3, r0
 80043ec:	60fb      	str	r3, [r7, #12]
 80043ee:	e01c      	b.n	800442a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685c      	ldr	r4, [r3, #4]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80043fc:	b29e      	uxth	r6, r3
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004404:	4618      	mov	r0, r3
 8004406:	f7ff ffab 	bl	8004360 <makeFreeRtosPriority>
 800440a:	4602      	mov	r2, r0
 800440c:	f107 030c 	add.w	r3, r7, #12
 8004410:	9301      	str	r3, [sp, #4]
 8004412:	9200      	str	r2, [sp, #0]
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	4632      	mov	r2, r6
 8004418:	4629      	mov	r1, r5
 800441a:	4620      	mov	r0, r4
 800441c:	f000 f929 	bl	8004672 <xTaskCreate>
 8004420:	4603      	mov	r3, r0
 8004422:	2b01      	cmp	r3, #1
 8004424:	d001      	beq.n	800442a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004426:	2300      	movs	r3, #0
 8004428:	e000      	b.n	800442c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800442a:	68fb      	ldr	r3, [r7, #12]
}
 800442c:	4618      	mov	r0, r3
 800442e:	3714      	adds	r7, #20
 8004430:	46bd      	mov	sp, r7
 8004432:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004434 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d001      	beq.n	800444a <osDelay+0x16>
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	e000      	b.n	800444c <osDelay+0x18>
 800444a:	2301      	movs	r3, #1
 800444c:	4618      	mov	r0, r3
 800444e:	f000 fa55 	bl	80048fc <vTaskDelay>
  
  return osOK;
 8004452:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004454:	4618      	mov	r0, r3
 8004456:	3710      	adds	r7, #16
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}

0800445c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f103 0208 	add.w	r2, r3, #8
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004474:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f103 0208 	add.w	r2, r3, #8
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f103 0208 	add.w	r2, r3, #8
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004490:	bf00      	nop
 8004492:	370c      	adds	r7, #12
 8004494:	46bd      	mov	sp, r7
 8004496:	bc80      	pop	{r7}
 8004498:	4770      	bx	lr

0800449a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800449a:	b480      	push	{r7}
 800449c:	b083      	sub	sp, #12
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80044a8:	bf00      	nop
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bc80      	pop	{r7}
 80044b0:	4770      	bx	lr

080044b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80044b2:	b480      	push	{r7}
 80044b4:	b085      	sub	sp, #20
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	6078      	str	r0, [r7, #4]
 80044ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	689a      	ldr	r2, [r3, #8]
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	683a      	ldr	r2, [r7, #0]
 80044d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	683a      	ldr	r2, [r7, #0]
 80044dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	1c5a      	adds	r2, r3, #1
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	601a      	str	r2, [r3, #0]
}
 80044ee:	bf00      	nop
 80044f0:	3714      	adds	r7, #20
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bc80      	pop	{r7}
 80044f6:	4770      	bx	lr

080044f8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80044f8:	b480      	push	{r7}
 80044fa:	b085      	sub	sp, #20
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800450e:	d103      	bne.n	8004518 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	691b      	ldr	r3, [r3, #16]
 8004514:	60fb      	str	r3, [r7, #12]
 8004516:	e00c      	b.n	8004532 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	3308      	adds	r3, #8
 800451c:	60fb      	str	r3, [r7, #12]
 800451e:	e002      	b.n	8004526 <vListInsert+0x2e>
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	60fb      	str	r3, [r7, #12]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68ba      	ldr	r2, [r7, #8]
 800452e:	429a      	cmp	r2, r3
 8004530:	d2f6      	bcs.n	8004520 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	685a      	ldr	r2, [r3, #4]
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	683a      	ldr	r2, [r7, #0]
 8004540:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	68fa      	ldr	r2, [r7, #12]
 8004546:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	683a      	ldr	r2, [r7, #0]
 800454c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	1c5a      	adds	r2, r3, #1
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	601a      	str	r2, [r3, #0]
}
 800455e:	bf00      	nop
 8004560:	3714      	adds	r7, #20
 8004562:	46bd      	mov	sp, r7
 8004564:	bc80      	pop	{r7}
 8004566:	4770      	bx	lr

08004568 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004568:	b480      	push	{r7}
 800456a:	b085      	sub	sp, #20
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	6892      	ldr	r2, [r2, #8]
 800457e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	6852      	ldr	r2, [r2, #4]
 8004588:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	429a      	cmp	r2, r3
 8004592:	d103      	bne.n	800459c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	689a      	ldr	r2, [r3, #8]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	1e5a      	subs	r2, r3, #1
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3714      	adds	r7, #20
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bc80      	pop	{r7}
 80045b8:	4770      	bx	lr

080045ba <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80045ba:	b580      	push	{r7, lr}
 80045bc:	b08e      	sub	sp, #56	; 0x38
 80045be:	af04      	add	r7, sp, #16
 80045c0:	60f8      	str	r0, [r7, #12]
 80045c2:	60b9      	str	r1, [r7, #8]
 80045c4:	607a      	str	r2, [r7, #4]
 80045c6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80045c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10a      	bne.n	80045e4 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80045ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d2:	f383 8811 	msr	BASEPRI, r3
 80045d6:	f3bf 8f6f 	isb	sy
 80045da:	f3bf 8f4f 	dsb	sy
 80045de:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80045e0:	bf00      	nop
 80045e2:	e7fe      	b.n	80045e2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80045e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d10a      	bne.n	8004600 <xTaskCreateStatic+0x46>
	__asm volatile
 80045ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ee:	f383 8811 	msr	BASEPRI, r3
 80045f2:	f3bf 8f6f 	isb	sy
 80045f6:	f3bf 8f4f 	dsb	sy
 80045fa:	61fb      	str	r3, [r7, #28]
}
 80045fc:	bf00      	nop
 80045fe:	e7fe      	b.n	80045fe <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004600:	23b4      	movs	r3, #180	; 0xb4
 8004602:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	2bb4      	cmp	r3, #180	; 0xb4
 8004608:	d00a      	beq.n	8004620 <xTaskCreateStatic+0x66>
	__asm volatile
 800460a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800460e:	f383 8811 	msr	BASEPRI, r3
 8004612:	f3bf 8f6f 	isb	sy
 8004616:	f3bf 8f4f 	dsb	sy
 800461a:	61bb      	str	r3, [r7, #24]
}
 800461c:	bf00      	nop
 800461e:	e7fe      	b.n	800461e <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004622:	2b00      	cmp	r3, #0
 8004624:	d01e      	beq.n	8004664 <xTaskCreateStatic+0xaa>
 8004626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004628:	2b00      	cmp	r3, #0
 800462a:	d01b      	beq.n	8004664 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800462c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800462e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004632:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004634:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004638:	2202      	movs	r2, #2
 800463a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800463e:	2300      	movs	r3, #0
 8004640:	9303      	str	r3, [sp, #12]
 8004642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004644:	9302      	str	r3, [sp, #8]
 8004646:	f107 0314 	add.w	r3, r7, #20
 800464a:	9301      	str	r3, [sp, #4]
 800464c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800464e:	9300      	str	r3, [sp, #0]
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	68b9      	ldr	r1, [r7, #8]
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f000 f850 	bl	80046fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800465c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800465e:	f000 f8e3 	bl	8004828 <prvAddNewTaskToReadyList>
 8004662:	e001      	b.n	8004668 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8004664:	2300      	movs	r3, #0
 8004666:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004668:	697b      	ldr	r3, [r7, #20]
	}
 800466a:	4618      	mov	r0, r3
 800466c:	3728      	adds	r7, #40	; 0x28
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}

08004672 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004672:	b580      	push	{r7, lr}
 8004674:	b08c      	sub	sp, #48	; 0x30
 8004676:	af04      	add	r7, sp, #16
 8004678:	60f8      	str	r0, [r7, #12]
 800467a:	60b9      	str	r1, [r7, #8]
 800467c:	603b      	str	r3, [r7, #0]
 800467e:	4613      	mov	r3, r2
 8004680:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004682:	88fb      	ldrh	r3, [r7, #6]
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	4618      	mov	r0, r3
 8004688:	f000 fe9a 	bl	80053c0 <pvPortMalloc>
 800468c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00e      	beq.n	80046b2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004694:	20b4      	movs	r0, #180	; 0xb4
 8004696:	f000 fe93 	bl	80053c0 <pvPortMalloc>
 800469a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d003      	beq.n	80046aa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	631a      	str	r2, [r3, #48]	; 0x30
 80046a8:	e005      	b.n	80046b6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80046aa:	6978      	ldr	r0, [r7, #20]
 80046ac:	f000 ff4c 	bl	8005548 <vPortFree>
 80046b0:	e001      	b.n	80046b6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80046b2:	2300      	movs	r3, #0
 80046b4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d017      	beq.n	80046ec <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80046c4:	88fa      	ldrh	r2, [r7, #6]
 80046c6:	2300      	movs	r3, #0
 80046c8:	9303      	str	r3, [sp, #12]
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	9302      	str	r3, [sp, #8]
 80046ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046d0:	9301      	str	r3, [sp, #4]
 80046d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d4:	9300      	str	r3, [sp, #0]
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	68b9      	ldr	r1, [r7, #8]
 80046da:	68f8      	ldr	r0, [r7, #12]
 80046dc:	f000 f80e 	bl	80046fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80046e0:	69f8      	ldr	r0, [r7, #28]
 80046e2:	f000 f8a1 	bl	8004828 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80046e6:	2301      	movs	r3, #1
 80046e8:	61bb      	str	r3, [r7, #24]
 80046ea:	e002      	b.n	80046f2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80046ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80046f0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80046f2:	69bb      	ldr	r3, [r7, #24]
	}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3720      	adds	r7, #32
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b088      	sub	sp, #32
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]
 8004708:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800470a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004714:	3b01      	subs	r3, #1
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	4413      	add	r3, r2
 800471a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800471c:	69bb      	ldr	r3, [r7, #24]
 800471e:	f023 0307 	bic.w	r3, r3, #7
 8004722:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	f003 0307 	and.w	r3, r3, #7
 800472a:	2b00      	cmp	r3, #0
 800472c:	d00a      	beq.n	8004744 <prvInitialiseNewTask+0x48>
	__asm volatile
 800472e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004732:	f383 8811 	msr	BASEPRI, r3
 8004736:	f3bf 8f6f 	isb	sy
 800473a:	f3bf 8f4f 	dsb	sy
 800473e:	617b      	str	r3, [r7, #20]
}
 8004740:	bf00      	nop
 8004742:	e7fe      	b.n	8004742 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004744:	2300      	movs	r3, #0
 8004746:	61fb      	str	r3, [r7, #28]
 8004748:	e012      	b.n	8004770 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800474a:	68ba      	ldr	r2, [r7, #8]
 800474c:	69fb      	ldr	r3, [r7, #28]
 800474e:	4413      	add	r3, r2
 8004750:	7819      	ldrb	r1, [r3, #0]
 8004752:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	4413      	add	r3, r2
 8004758:	3334      	adds	r3, #52	; 0x34
 800475a:	460a      	mov	r2, r1
 800475c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800475e:	68ba      	ldr	r2, [r7, #8]
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	4413      	add	r3, r2
 8004764:	781b      	ldrb	r3, [r3, #0]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d006      	beq.n	8004778 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	3301      	adds	r3, #1
 800476e:	61fb      	str	r3, [r7, #28]
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	2b0f      	cmp	r3, #15
 8004774:	d9e9      	bls.n	800474a <prvInitialiseNewTask+0x4e>
 8004776:	e000      	b.n	800477a <prvInitialiseNewTask+0x7e>
		{
			break;
 8004778:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800477a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800477c:	2200      	movs	r2, #0
 800477e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004784:	2b06      	cmp	r3, #6
 8004786:	d901      	bls.n	800478c <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004788:	2306      	movs	r3, #6
 800478a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800478c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800478e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004790:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004794:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004796:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800479a:	2200      	movs	r2, #0
 800479c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800479e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a0:	3304      	adds	r3, #4
 80047a2:	4618      	mov	r0, r3
 80047a4:	f7ff fe79 	bl	800449a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80047a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047aa:	3318      	adds	r3, #24
 80047ac:	4618      	mov	r0, r3
 80047ae:	f7ff fe74 	bl	800449a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80047b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047b6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ba:	f1c3 0207 	rsb	r2, r3, #7
 80047be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047c0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80047c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047c6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80047c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ca:	2200      	movs	r2, #0
 80047cc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80047d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047d2:	2200      	movs	r2, #0
 80047d4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80047d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047da:	334c      	adds	r3, #76	; 0x4c
 80047dc:	2260      	movs	r2, #96	; 0x60
 80047de:	2100      	movs	r1, #0
 80047e0:	4618      	mov	r0, r3
 80047e2:	f001 f8e8 	bl	80059b6 <memset>
 80047e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047e8:	4a0c      	ldr	r2, [pc, #48]	; (800481c <prvInitialiseNewTask+0x120>)
 80047ea:	651a      	str	r2, [r3, #80]	; 0x50
 80047ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ee:	4a0c      	ldr	r2, [pc, #48]	; (8004820 <prvInitialiseNewTask+0x124>)
 80047f0:	655a      	str	r2, [r3, #84]	; 0x54
 80047f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047f4:	4a0b      	ldr	r2, [pc, #44]	; (8004824 <prvInitialiseNewTask+0x128>)
 80047f6:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80047f8:	683a      	ldr	r2, [r7, #0]
 80047fa:	68f9      	ldr	r1, [r7, #12]
 80047fc:	69b8      	ldr	r0, [r7, #24]
 80047fe:	f000 fc29 	bl	8005054 <pxPortInitialiseStack>
 8004802:	4602      	mov	r2, r0
 8004804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004806:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800480a:	2b00      	cmp	r3, #0
 800480c:	d002      	beq.n	8004814 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800480e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004810:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004812:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004814:	bf00      	nop
 8004816:	3720      	adds	r7, #32
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}
 800481c:	08006a10 	.word	0x08006a10
 8004820:	08006a30 	.word	0x08006a30
 8004824:	080069f0 	.word	0x080069f0

08004828 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b082      	sub	sp, #8
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004830:	f000 fd04 	bl	800523c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004834:	4b2a      	ldr	r3, [pc, #168]	; (80048e0 <prvAddNewTaskToReadyList+0xb8>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	3301      	adds	r3, #1
 800483a:	4a29      	ldr	r2, [pc, #164]	; (80048e0 <prvAddNewTaskToReadyList+0xb8>)
 800483c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800483e:	4b29      	ldr	r3, [pc, #164]	; (80048e4 <prvAddNewTaskToReadyList+0xbc>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d109      	bne.n	800485a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004846:	4a27      	ldr	r2, [pc, #156]	; (80048e4 <prvAddNewTaskToReadyList+0xbc>)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800484c:	4b24      	ldr	r3, [pc, #144]	; (80048e0 <prvAddNewTaskToReadyList+0xb8>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2b01      	cmp	r3, #1
 8004852:	d110      	bne.n	8004876 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004854:	f000 fad2 	bl	8004dfc <prvInitialiseTaskLists>
 8004858:	e00d      	b.n	8004876 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800485a:	4b23      	ldr	r3, [pc, #140]	; (80048e8 <prvAddNewTaskToReadyList+0xc0>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d109      	bne.n	8004876 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004862:	4b20      	ldr	r3, [pc, #128]	; (80048e4 <prvAddNewTaskToReadyList+0xbc>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800486c:	429a      	cmp	r2, r3
 800486e:	d802      	bhi.n	8004876 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004870:	4a1c      	ldr	r2, [pc, #112]	; (80048e4 <prvAddNewTaskToReadyList+0xbc>)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004876:	4b1d      	ldr	r3, [pc, #116]	; (80048ec <prvAddNewTaskToReadyList+0xc4>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	3301      	adds	r3, #1
 800487c:	4a1b      	ldr	r2, [pc, #108]	; (80048ec <prvAddNewTaskToReadyList+0xc4>)
 800487e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004884:	2201      	movs	r2, #1
 8004886:	409a      	lsls	r2, r3
 8004888:	4b19      	ldr	r3, [pc, #100]	; (80048f0 <prvAddNewTaskToReadyList+0xc8>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4313      	orrs	r3, r2
 800488e:	4a18      	ldr	r2, [pc, #96]	; (80048f0 <prvAddNewTaskToReadyList+0xc8>)
 8004890:	6013      	str	r3, [r2, #0]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004896:	4613      	mov	r3, r2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	4413      	add	r3, r2
 800489c:	009b      	lsls	r3, r3, #2
 800489e:	4a15      	ldr	r2, [pc, #84]	; (80048f4 <prvAddNewTaskToReadyList+0xcc>)
 80048a0:	441a      	add	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	3304      	adds	r3, #4
 80048a6:	4619      	mov	r1, r3
 80048a8:	4610      	mov	r0, r2
 80048aa:	f7ff fe02 	bl	80044b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80048ae:	f000 fcf5 	bl	800529c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80048b2:	4b0d      	ldr	r3, [pc, #52]	; (80048e8 <prvAddNewTaskToReadyList+0xc0>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d00e      	beq.n	80048d8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80048ba:	4b0a      	ldr	r3, [pc, #40]	; (80048e4 <prvAddNewTaskToReadyList+0xbc>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d207      	bcs.n	80048d8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80048c8:	4b0b      	ldr	r3, [pc, #44]	; (80048f8 <prvAddNewTaskToReadyList+0xd0>)
 80048ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048ce:	601a      	str	r2, [r3, #0]
 80048d0:	f3bf 8f4f 	dsb	sy
 80048d4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80048d8:	bf00      	nop
 80048da:	3708      	adds	r7, #8
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	20000958 	.word	0x20000958
 80048e4:	20000858 	.word	0x20000858
 80048e8:	20000964 	.word	0x20000964
 80048ec:	20000974 	.word	0x20000974
 80048f0:	20000960 	.word	0x20000960
 80048f4:	2000085c 	.word	0x2000085c
 80048f8:	e000ed04 	.word	0xe000ed04

080048fc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b084      	sub	sp, #16
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004904:	2300      	movs	r3, #0
 8004906:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d017      	beq.n	800493e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800490e:	4b13      	ldr	r3, [pc, #76]	; (800495c <vTaskDelay+0x60>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00a      	beq.n	800492c <vTaskDelay+0x30>
	__asm volatile
 8004916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800491a:	f383 8811 	msr	BASEPRI, r3
 800491e:	f3bf 8f6f 	isb	sy
 8004922:	f3bf 8f4f 	dsb	sy
 8004926:	60bb      	str	r3, [r7, #8]
}
 8004928:	bf00      	nop
 800492a:	e7fe      	b.n	800492a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800492c:	f000 f884 	bl	8004a38 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004930:	2100      	movs	r1, #0
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 fb28 	bl	8004f88 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004938:	f000 f88c 	bl	8004a54 <xTaskResumeAll>
 800493c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d107      	bne.n	8004954 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004944:	4b06      	ldr	r3, [pc, #24]	; (8004960 <vTaskDelay+0x64>)
 8004946:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800494a:	601a      	str	r2, [r3, #0]
 800494c:	f3bf 8f4f 	dsb	sy
 8004950:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004954:	bf00      	nop
 8004956:	3710      	adds	r7, #16
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}
 800495c:	20000980 	.word	0x20000980
 8004960:	e000ed04 	.word	0xe000ed04

08004964 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b08a      	sub	sp, #40	; 0x28
 8004968:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800496a:	2300      	movs	r3, #0
 800496c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800496e:	2300      	movs	r3, #0
 8004970:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004972:	463a      	mov	r2, r7
 8004974:	1d39      	adds	r1, r7, #4
 8004976:	f107 0308 	add.w	r3, r7, #8
 800497a:	4618      	mov	r0, r3
 800497c:	f7fb fbe8 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004980:	6839      	ldr	r1, [r7, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	68ba      	ldr	r2, [r7, #8]
 8004986:	9202      	str	r2, [sp, #8]
 8004988:	9301      	str	r3, [sp, #4]
 800498a:	2300      	movs	r3, #0
 800498c:	9300      	str	r3, [sp, #0]
 800498e:	2300      	movs	r3, #0
 8004990:	460a      	mov	r2, r1
 8004992:	4921      	ldr	r1, [pc, #132]	; (8004a18 <vTaskStartScheduler+0xb4>)
 8004994:	4821      	ldr	r0, [pc, #132]	; (8004a1c <vTaskStartScheduler+0xb8>)
 8004996:	f7ff fe10 	bl	80045ba <xTaskCreateStatic>
 800499a:	4603      	mov	r3, r0
 800499c:	4a20      	ldr	r2, [pc, #128]	; (8004a20 <vTaskStartScheduler+0xbc>)
 800499e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80049a0:	4b1f      	ldr	r3, [pc, #124]	; (8004a20 <vTaskStartScheduler+0xbc>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d002      	beq.n	80049ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80049a8:	2301      	movs	r3, #1
 80049aa:	617b      	str	r3, [r7, #20]
 80049ac:	e001      	b.n	80049b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80049ae:	2300      	movs	r3, #0
 80049b0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d11b      	bne.n	80049f0 <vTaskStartScheduler+0x8c>
	__asm volatile
 80049b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049bc:	f383 8811 	msr	BASEPRI, r3
 80049c0:	f3bf 8f6f 	isb	sy
 80049c4:	f3bf 8f4f 	dsb	sy
 80049c8:	613b      	str	r3, [r7, #16]
}
 80049ca:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80049cc:	4b15      	ldr	r3, [pc, #84]	; (8004a24 <vTaskStartScheduler+0xc0>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	334c      	adds	r3, #76	; 0x4c
 80049d2:	4a15      	ldr	r2, [pc, #84]	; (8004a28 <vTaskStartScheduler+0xc4>)
 80049d4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80049d6:	4b15      	ldr	r3, [pc, #84]	; (8004a2c <vTaskStartScheduler+0xc8>)
 80049d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80049dc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80049de:	4b14      	ldr	r3, [pc, #80]	; (8004a30 <vTaskStartScheduler+0xcc>)
 80049e0:	2201      	movs	r2, #1
 80049e2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80049e4:	4b13      	ldr	r3, [pc, #76]	; (8004a34 <vTaskStartScheduler+0xd0>)
 80049e6:	2200      	movs	r2, #0
 80049e8:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80049ea:	f000 fbb5 	bl	8005158 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80049ee:	e00e      	b.n	8004a0e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80049f6:	d10a      	bne.n	8004a0e <vTaskStartScheduler+0xaa>
	__asm volatile
 80049f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049fc:	f383 8811 	msr	BASEPRI, r3
 8004a00:	f3bf 8f6f 	isb	sy
 8004a04:	f3bf 8f4f 	dsb	sy
 8004a08:	60fb      	str	r3, [r7, #12]
}
 8004a0a:	bf00      	nop
 8004a0c:	e7fe      	b.n	8004a0c <vTaskStartScheduler+0xa8>
}
 8004a0e:	bf00      	nop
 8004a10:	3718      	adds	r7, #24
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	080069d0 	.word	0x080069d0
 8004a1c:	08004dcd 	.word	0x08004dcd
 8004a20:	2000097c 	.word	0x2000097c
 8004a24:	20000858 	.word	0x20000858
 8004a28:	20000514 	.word	0x20000514
 8004a2c:	20000978 	.word	0x20000978
 8004a30:	20000964 	.word	0x20000964
 8004a34:	2000095c 	.word	0x2000095c

08004a38 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004a38:	b480      	push	{r7}
 8004a3a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004a3c:	4b04      	ldr	r3, [pc, #16]	; (8004a50 <vTaskSuspendAll+0x18>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	3301      	adds	r3, #1
 8004a42:	4a03      	ldr	r2, [pc, #12]	; (8004a50 <vTaskSuspendAll+0x18>)
 8004a44:	6013      	str	r3, [r2, #0]
}
 8004a46:	bf00      	nop
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bc80      	pop	{r7}
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop
 8004a50:	20000980 	.word	0x20000980

08004a54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b084      	sub	sp, #16
 8004a58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004a62:	4b41      	ldr	r3, [pc, #260]	; (8004b68 <xTaskResumeAll+0x114>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d10a      	bne.n	8004a80 <xTaskResumeAll+0x2c>
	__asm volatile
 8004a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a6e:	f383 8811 	msr	BASEPRI, r3
 8004a72:	f3bf 8f6f 	isb	sy
 8004a76:	f3bf 8f4f 	dsb	sy
 8004a7a:	603b      	str	r3, [r7, #0]
}
 8004a7c:	bf00      	nop
 8004a7e:	e7fe      	b.n	8004a7e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004a80:	f000 fbdc 	bl	800523c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004a84:	4b38      	ldr	r3, [pc, #224]	; (8004b68 <xTaskResumeAll+0x114>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	3b01      	subs	r3, #1
 8004a8a:	4a37      	ldr	r2, [pc, #220]	; (8004b68 <xTaskResumeAll+0x114>)
 8004a8c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a8e:	4b36      	ldr	r3, [pc, #216]	; (8004b68 <xTaskResumeAll+0x114>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d161      	bne.n	8004b5a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004a96:	4b35      	ldr	r3, [pc, #212]	; (8004b6c <xTaskResumeAll+0x118>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d05d      	beq.n	8004b5a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a9e:	e02e      	b.n	8004afe <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004aa0:	4b33      	ldr	r3, [pc, #204]	; (8004b70 <xTaskResumeAll+0x11c>)
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	3318      	adds	r3, #24
 8004aac:	4618      	mov	r0, r3
 8004aae:	f7ff fd5b 	bl	8004568 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	3304      	adds	r3, #4
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f7ff fd56 	bl	8004568 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	409a      	lsls	r2, r3
 8004ac4:	4b2b      	ldr	r3, [pc, #172]	; (8004b74 <xTaskResumeAll+0x120>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	4a2a      	ldr	r2, [pc, #168]	; (8004b74 <xTaskResumeAll+0x120>)
 8004acc:	6013      	str	r3, [r2, #0]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	4413      	add	r3, r2
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	4a27      	ldr	r2, [pc, #156]	; (8004b78 <xTaskResumeAll+0x124>)
 8004adc:	441a      	add	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	3304      	adds	r3, #4
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	4610      	mov	r0, r2
 8004ae6:	f7ff fce4 	bl	80044b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aee:	4b23      	ldr	r3, [pc, #140]	; (8004b7c <xTaskResumeAll+0x128>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d302      	bcc.n	8004afe <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004af8:	4b21      	ldr	r3, [pc, #132]	; (8004b80 <xTaskResumeAll+0x12c>)
 8004afa:	2201      	movs	r2, #1
 8004afc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004afe:	4b1c      	ldr	r3, [pc, #112]	; (8004b70 <xTaskResumeAll+0x11c>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d1cc      	bne.n	8004aa0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d001      	beq.n	8004b10 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004b0c:	f000 fa18 	bl	8004f40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004b10:	4b1c      	ldr	r3, [pc, #112]	; (8004b84 <xTaskResumeAll+0x130>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d010      	beq.n	8004b3e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004b1c:	f000 f836 	bl	8004b8c <xTaskIncrementTick>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d002      	beq.n	8004b2c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004b26:	4b16      	ldr	r3, [pc, #88]	; (8004b80 <xTaskResumeAll+0x12c>)
 8004b28:	2201      	movs	r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d1f1      	bne.n	8004b1c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8004b38:	4b12      	ldr	r3, [pc, #72]	; (8004b84 <xTaskResumeAll+0x130>)
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004b3e:	4b10      	ldr	r3, [pc, #64]	; (8004b80 <xTaskResumeAll+0x12c>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d009      	beq.n	8004b5a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004b46:	2301      	movs	r3, #1
 8004b48:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004b4a:	4b0f      	ldr	r3, [pc, #60]	; (8004b88 <xTaskResumeAll+0x134>)
 8004b4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b50:	601a      	str	r2, [r3, #0]
 8004b52:	f3bf 8f4f 	dsb	sy
 8004b56:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004b5a:	f000 fb9f 	bl	800529c <vPortExitCritical>

	return xAlreadyYielded;
 8004b5e:	68bb      	ldr	r3, [r7, #8]
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	3710      	adds	r7, #16
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}
 8004b68:	20000980 	.word	0x20000980
 8004b6c:	20000958 	.word	0x20000958
 8004b70:	20000918 	.word	0x20000918
 8004b74:	20000960 	.word	0x20000960
 8004b78:	2000085c 	.word	0x2000085c
 8004b7c:	20000858 	.word	0x20000858
 8004b80:	2000096c 	.word	0x2000096c
 8004b84:	20000968 	.word	0x20000968
 8004b88:	e000ed04 	.word	0xe000ed04

08004b8c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b086      	sub	sp, #24
 8004b90:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004b92:	2300      	movs	r3, #0
 8004b94:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b96:	4b51      	ldr	r3, [pc, #324]	; (8004cdc <xTaskIncrementTick+0x150>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f040 808d 	bne.w	8004cba <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004ba0:	4b4f      	ldr	r3, [pc, #316]	; (8004ce0 <xTaskIncrementTick+0x154>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	3301      	adds	r3, #1
 8004ba6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004ba8:	4a4d      	ldr	r2, [pc, #308]	; (8004ce0 <xTaskIncrementTick+0x154>)
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d120      	bne.n	8004bf6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004bb4:	4b4b      	ldr	r3, [pc, #300]	; (8004ce4 <xTaskIncrementTick+0x158>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00a      	beq.n	8004bd4 <xTaskIncrementTick+0x48>
	__asm volatile
 8004bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bc2:	f383 8811 	msr	BASEPRI, r3
 8004bc6:	f3bf 8f6f 	isb	sy
 8004bca:	f3bf 8f4f 	dsb	sy
 8004bce:	603b      	str	r3, [r7, #0]
}
 8004bd0:	bf00      	nop
 8004bd2:	e7fe      	b.n	8004bd2 <xTaskIncrementTick+0x46>
 8004bd4:	4b43      	ldr	r3, [pc, #268]	; (8004ce4 <xTaskIncrementTick+0x158>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	60fb      	str	r3, [r7, #12]
 8004bda:	4b43      	ldr	r3, [pc, #268]	; (8004ce8 <xTaskIncrementTick+0x15c>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a41      	ldr	r2, [pc, #260]	; (8004ce4 <xTaskIncrementTick+0x158>)
 8004be0:	6013      	str	r3, [r2, #0]
 8004be2:	4a41      	ldr	r2, [pc, #260]	; (8004ce8 <xTaskIncrementTick+0x15c>)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6013      	str	r3, [r2, #0]
 8004be8:	4b40      	ldr	r3, [pc, #256]	; (8004cec <xTaskIncrementTick+0x160>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	3301      	adds	r3, #1
 8004bee:	4a3f      	ldr	r2, [pc, #252]	; (8004cec <xTaskIncrementTick+0x160>)
 8004bf0:	6013      	str	r3, [r2, #0]
 8004bf2:	f000 f9a5 	bl	8004f40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004bf6:	4b3e      	ldr	r3, [pc, #248]	; (8004cf0 <xTaskIncrementTick+0x164>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d34d      	bcc.n	8004c9c <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c00:	4b38      	ldr	r3, [pc, #224]	; (8004ce4 <xTaskIncrementTick+0x158>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d101      	bne.n	8004c0e <xTaskIncrementTick+0x82>
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e000      	b.n	8004c10 <xTaskIncrementTick+0x84>
 8004c0e:	2300      	movs	r3, #0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d004      	beq.n	8004c1e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c14:	4b36      	ldr	r3, [pc, #216]	; (8004cf0 <xTaskIncrementTick+0x164>)
 8004c16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004c1a:	601a      	str	r2, [r3, #0]
					break;
 8004c1c:	e03e      	b.n	8004c9c <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004c1e:	4b31      	ldr	r3, [pc, #196]	; (8004ce4 <xTaskIncrementTick+0x158>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d203      	bcs.n	8004c3e <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004c36:	4a2e      	ldr	r2, [pc, #184]	; (8004cf0 <xTaskIncrementTick+0x164>)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6013      	str	r3, [r2, #0]
						break;
 8004c3c:	e02e      	b.n	8004c9c <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	3304      	adds	r3, #4
 8004c42:	4618      	mov	r0, r3
 8004c44:	f7ff fc90 	bl	8004568 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d004      	beq.n	8004c5a <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	3318      	adds	r3, #24
 8004c54:	4618      	mov	r0, r3
 8004c56:	f7ff fc87 	bl	8004568 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5e:	2201      	movs	r2, #1
 8004c60:	409a      	lsls	r2, r3
 8004c62:	4b24      	ldr	r3, [pc, #144]	; (8004cf4 <xTaskIncrementTick+0x168>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	4a22      	ldr	r2, [pc, #136]	; (8004cf4 <xTaskIncrementTick+0x168>)
 8004c6a:	6013      	str	r3, [r2, #0]
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c70:	4613      	mov	r3, r2
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	4413      	add	r3, r2
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	4a1f      	ldr	r2, [pc, #124]	; (8004cf8 <xTaskIncrementTick+0x16c>)
 8004c7a:	441a      	add	r2, r3
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	3304      	adds	r3, #4
 8004c80:	4619      	mov	r1, r3
 8004c82:	4610      	mov	r0, r2
 8004c84:	f7ff fc15 	bl	80044b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c8c:	4b1b      	ldr	r3, [pc, #108]	; (8004cfc <xTaskIncrementTick+0x170>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c92:	429a      	cmp	r2, r3
 8004c94:	d3b4      	bcc.n	8004c00 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004c96:	2301      	movs	r3, #1
 8004c98:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c9a:	e7b1      	b.n	8004c00 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004c9c:	4b17      	ldr	r3, [pc, #92]	; (8004cfc <xTaskIncrementTick+0x170>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ca2:	4915      	ldr	r1, [pc, #84]	; (8004cf8 <xTaskIncrementTick+0x16c>)
 8004ca4:	4613      	mov	r3, r2
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	4413      	add	r3, r2
 8004caa:	009b      	lsls	r3, r3, #2
 8004cac:	440b      	add	r3, r1
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d907      	bls.n	8004cc4 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	617b      	str	r3, [r7, #20]
 8004cb8:	e004      	b.n	8004cc4 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004cba:	4b11      	ldr	r3, [pc, #68]	; (8004d00 <xTaskIncrementTick+0x174>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	4a0f      	ldr	r2, [pc, #60]	; (8004d00 <xTaskIncrementTick+0x174>)
 8004cc2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004cc4:	4b0f      	ldr	r3, [pc, #60]	; (8004d04 <xTaskIncrementTick+0x178>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d001      	beq.n	8004cd0 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004cd0:	697b      	ldr	r3, [r7, #20]
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3718      	adds	r7, #24
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	20000980 	.word	0x20000980
 8004ce0:	2000095c 	.word	0x2000095c
 8004ce4:	20000910 	.word	0x20000910
 8004ce8:	20000914 	.word	0x20000914
 8004cec:	20000970 	.word	0x20000970
 8004cf0:	20000978 	.word	0x20000978
 8004cf4:	20000960 	.word	0x20000960
 8004cf8:	2000085c 	.word	0x2000085c
 8004cfc:	20000858 	.word	0x20000858
 8004d00:	20000968 	.word	0x20000968
 8004d04:	2000096c 	.word	0x2000096c

08004d08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b087      	sub	sp, #28
 8004d0c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004d0e:	4b29      	ldr	r3, [pc, #164]	; (8004db4 <vTaskSwitchContext+0xac>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d003      	beq.n	8004d1e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004d16:	4b28      	ldr	r3, [pc, #160]	; (8004db8 <vTaskSwitchContext+0xb0>)
 8004d18:	2201      	movs	r2, #1
 8004d1a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004d1c:	e044      	b.n	8004da8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8004d1e:	4b26      	ldr	r3, [pc, #152]	; (8004db8 <vTaskSwitchContext+0xb0>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004d24:	4b25      	ldr	r3, [pc, #148]	; (8004dbc <vTaskSwitchContext+0xb4>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	fab3 f383 	clz	r3, r3
 8004d30:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004d32:	7afb      	ldrb	r3, [r7, #11]
 8004d34:	f1c3 031f 	rsb	r3, r3, #31
 8004d38:	617b      	str	r3, [r7, #20]
 8004d3a:	4921      	ldr	r1, [pc, #132]	; (8004dc0 <vTaskSwitchContext+0xb8>)
 8004d3c:	697a      	ldr	r2, [r7, #20]
 8004d3e:	4613      	mov	r3, r2
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	4413      	add	r3, r2
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	440b      	add	r3, r1
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d10a      	bne.n	8004d64 <vTaskSwitchContext+0x5c>
	__asm volatile
 8004d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d52:	f383 8811 	msr	BASEPRI, r3
 8004d56:	f3bf 8f6f 	isb	sy
 8004d5a:	f3bf 8f4f 	dsb	sy
 8004d5e:	607b      	str	r3, [r7, #4]
}
 8004d60:	bf00      	nop
 8004d62:	e7fe      	b.n	8004d62 <vTaskSwitchContext+0x5a>
 8004d64:	697a      	ldr	r2, [r7, #20]
 8004d66:	4613      	mov	r3, r2
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	4413      	add	r3, r2
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	4a14      	ldr	r2, [pc, #80]	; (8004dc0 <vTaskSwitchContext+0xb8>)
 8004d70:	4413      	add	r3, r2
 8004d72:	613b      	str	r3, [r7, #16]
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	685a      	ldr	r2, [r3, #4]
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	605a      	str	r2, [r3, #4]
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	685a      	ldr	r2, [r3, #4]
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	3308      	adds	r3, #8
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d104      	bne.n	8004d94 <vTaskSwitchContext+0x8c>
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	685a      	ldr	r2, [r3, #4]
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	605a      	str	r2, [r3, #4]
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	68db      	ldr	r3, [r3, #12]
 8004d9a:	4a0a      	ldr	r2, [pc, #40]	; (8004dc4 <vTaskSwitchContext+0xbc>)
 8004d9c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004d9e:	4b09      	ldr	r3, [pc, #36]	; (8004dc4 <vTaskSwitchContext+0xbc>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	334c      	adds	r3, #76	; 0x4c
 8004da4:	4a08      	ldr	r2, [pc, #32]	; (8004dc8 <vTaskSwitchContext+0xc0>)
 8004da6:	6013      	str	r3, [r2, #0]
}
 8004da8:	bf00      	nop
 8004daa:	371c      	adds	r7, #28
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bc80      	pop	{r7}
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	20000980 	.word	0x20000980
 8004db8:	2000096c 	.word	0x2000096c
 8004dbc:	20000960 	.word	0x20000960
 8004dc0:	2000085c 	.word	0x2000085c
 8004dc4:	20000858 	.word	0x20000858
 8004dc8:	20000514 	.word	0x20000514

08004dcc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004dd4:	f000 f852 	bl	8004e7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004dd8:	4b06      	ldr	r3, [pc, #24]	; (8004df4 <prvIdleTask+0x28>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d9f9      	bls.n	8004dd4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004de0:	4b05      	ldr	r3, [pc, #20]	; (8004df8 <prvIdleTask+0x2c>)
 8004de2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	f3bf 8f4f 	dsb	sy
 8004dec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004df0:	e7f0      	b.n	8004dd4 <prvIdleTask+0x8>
 8004df2:	bf00      	nop
 8004df4:	2000085c 	.word	0x2000085c
 8004df8:	e000ed04 	.word	0xe000ed04

08004dfc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004e02:	2300      	movs	r3, #0
 8004e04:	607b      	str	r3, [r7, #4]
 8004e06:	e00c      	b.n	8004e22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	4413      	add	r3, r2
 8004e10:	009b      	lsls	r3, r3, #2
 8004e12:	4a12      	ldr	r2, [pc, #72]	; (8004e5c <prvInitialiseTaskLists+0x60>)
 8004e14:	4413      	add	r3, r2
 8004e16:	4618      	mov	r0, r3
 8004e18:	f7ff fb20 	bl	800445c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	3301      	adds	r3, #1
 8004e20:	607b      	str	r3, [r7, #4]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2b06      	cmp	r3, #6
 8004e26:	d9ef      	bls.n	8004e08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004e28:	480d      	ldr	r0, [pc, #52]	; (8004e60 <prvInitialiseTaskLists+0x64>)
 8004e2a:	f7ff fb17 	bl	800445c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004e2e:	480d      	ldr	r0, [pc, #52]	; (8004e64 <prvInitialiseTaskLists+0x68>)
 8004e30:	f7ff fb14 	bl	800445c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004e34:	480c      	ldr	r0, [pc, #48]	; (8004e68 <prvInitialiseTaskLists+0x6c>)
 8004e36:	f7ff fb11 	bl	800445c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004e3a:	480c      	ldr	r0, [pc, #48]	; (8004e6c <prvInitialiseTaskLists+0x70>)
 8004e3c:	f7ff fb0e 	bl	800445c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004e40:	480b      	ldr	r0, [pc, #44]	; (8004e70 <prvInitialiseTaskLists+0x74>)
 8004e42:	f7ff fb0b 	bl	800445c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004e46:	4b0b      	ldr	r3, [pc, #44]	; (8004e74 <prvInitialiseTaskLists+0x78>)
 8004e48:	4a05      	ldr	r2, [pc, #20]	; (8004e60 <prvInitialiseTaskLists+0x64>)
 8004e4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004e4c:	4b0a      	ldr	r3, [pc, #40]	; (8004e78 <prvInitialiseTaskLists+0x7c>)
 8004e4e:	4a05      	ldr	r2, [pc, #20]	; (8004e64 <prvInitialiseTaskLists+0x68>)
 8004e50:	601a      	str	r2, [r3, #0]
}
 8004e52:	bf00      	nop
 8004e54:	3708      	adds	r7, #8
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	2000085c 	.word	0x2000085c
 8004e60:	200008e8 	.word	0x200008e8
 8004e64:	200008fc 	.word	0x200008fc
 8004e68:	20000918 	.word	0x20000918
 8004e6c:	2000092c 	.word	0x2000092c
 8004e70:	20000944 	.word	0x20000944
 8004e74:	20000910 	.word	0x20000910
 8004e78:	20000914 	.word	0x20000914

08004e7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004e82:	e019      	b.n	8004eb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004e84:	f000 f9da 	bl	800523c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004e88:	4b10      	ldr	r3, [pc, #64]	; (8004ecc <prvCheckTasksWaitingTermination+0x50>)
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	3304      	adds	r3, #4
 8004e94:	4618      	mov	r0, r3
 8004e96:	f7ff fb67 	bl	8004568 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004e9a:	4b0d      	ldr	r3, [pc, #52]	; (8004ed0 <prvCheckTasksWaitingTermination+0x54>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	3b01      	subs	r3, #1
 8004ea0:	4a0b      	ldr	r2, [pc, #44]	; (8004ed0 <prvCheckTasksWaitingTermination+0x54>)
 8004ea2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004ea4:	4b0b      	ldr	r3, [pc, #44]	; (8004ed4 <prvCheckTasksWaitingTermination+0x58>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	3b01      	subs	r3, #1
 8004eaa:	4a0a      	ldr	r2, [pc, #40]	; (8004ed4 <prvCheckTasksWaitingTermination+0x58>)
 8004eac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004eae:	f000 f9f5 	bl	800529c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 f810 	bl	8004ed8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004eb8:	4b06      	ldr	r3, [pc, #24]	; (8004ed4 <prvCheckTasksWaitingTermination+0x58>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1e1      	bne.n	8004e84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004ec0:	bf00      	nop
 8004ec2:	bf00      	nop
 8004ec4:	3708      	adds	r7, #8
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	bf00      	nop
 8004ecc:	2000092c 	.word	0x2000092c
 8004ed0:	20000958 	.word	0x20000958
 8004ed4:	20000940 	.word	0x20000940

08004ed8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	334c      	adds	r3, #76	; 0x4c
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f000 fe45 	bl	8005b74 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d108      	bne.n	8004f06 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f000 fb25 	bl	8005548 <vPortFree>
				vPortFree( pxTCB );
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f000 fb22 	bl	8005548 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004f04:	e018      	b.n	8004f38 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d103      	bne.n	8004f18 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f000 fb19 	bl	8005548 <vPortFree>
	}
 8004f16:	e00f      	b.n	8004f38 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d00a      	beq.n	8004f38 <prvDeleteTCB+0x60>
	__asm volatile
 8004f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f26:	f383 8811 	msr	BASEPRI, r3
 8004f2a:	f3bf 8f6f 	isb	sy
 8004f2e:	f3bf 8f4f 	dsb	sy
 8004f32:	60fb      	str	r3, [r7, #12]
}
 8004f34:	bf00      	nop
 8004f36:	e7fe      	b.n	8004f36 <prvDeleteTCB+0x5e>
	}
 8004f38:	bf00      	nop
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f46:	4b0e      	ldr	r3, [pc, #56]	; (8004f80 <prvResetNextTaskUnblockTime+0x40>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d101      	bne.n	8004f54 <prvResetNextTaskUnblockTime+0x14>
 8004f50:	2301      	movs	r3, #1
 8004f52:	e000      	b.n	8004f56 <prvResetNextTaskUnblockTime+0x16>
 8004f54:	2300      	movs	r3, #0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d004      	beq.n	8004f64 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004f5a:	4b0a      	ldr	r3, [pc, #40]	; (8004f84 <prvResetNextTaskUnblockTime+0x44>)
 8004f5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f60:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004f62:	e008      	b.n	8004f76 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004f64:	4b06      	ldr	r3, [pc, #24]	; (8004f80 <prvResetNextTaskUnblockTime+0x40>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	4a04      	ldr	r2, [pc, #16]	; (8004f84 <prvResetNextTaskUnblockTime+0x44>)
 8004f74:	6013      	str	r3, [r2, #0]
}
 8004f76:	bf00      	nop
 8004f78:	370c      	adds	r7, #12
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bc80      	pop	{r7}
 8004f7e:	4770      	bx	lr
 8004f80:	20000910 	.word	0x20000910
 8004f84:	20000978 	.word	0x20000978

08004f88 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004f92:	4b29      	ldr	r3, [pc, #164]	; (8005038 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f98:	4b28      	ldr	r3, [pc, #160]	; (800503c <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	3304      	adds	r3, #4
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f7ff fae2 	bl	8004568 <uxListRemove>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d10b      	bne.n	8004fc2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004faa:	4b24      	ldr	r3, [pc, #144]	; (800503c <prvAddCurrentTaskToDelayedList+0xb4>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb6:	43da      	mvns	r2, r3
 8004fb8:	4b21      	ldr	r3, [pc, #132]	; (8005040 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	4a20      	ldr	r2, [pc, #128]	; (8005040 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004fc0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004fc8:	d10a      	bne.n	8004fe0 <prvAddCurrentTaskToDelayedList+0x58>
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d007      	beq.n	8004fe0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004fd0:	4b1a      	ldr	r3, [pc, #104]	; (800503c <prvAddCurrentTaskToDelayedList+0xb4>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	3304      	adds	r3, #4
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	481a      	ldr	r0, [pc, #104]	; (8005044 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004fda:	f7ff fa6a 	bl	80044b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004fde:	e026      	b.n	800502e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004fe0:	68fa      	ldr	r2, [r7, #12]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4413      	add	r3, r2
 8004fe6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004fe8:	4b14      	ldr	r3, [pc, #80]	; (800503c <prvAddCurrentTaskToDelayedList+0xb4>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68ba      	ldr	r2, [r7, #8]
 8004fee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004ff0:	68ba      	ldr	r2, [r7, #8]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d209      	bcs.n	800500c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ff8:	4b13      	ldr	r3, [pc, #76]	; (8005048 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	4b0f      	ldr	r3, [pc, #60]	; (800503c <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	3304      	adds	r3, #4
 8005002:	4619      	mov	r1, r3
 8005004:	4610      	mov	r0, r2
 8005006:	f7ff fa77 	bl	80044f8 <vListInsert>
}
 800500a:	e010      	b.n	800502e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800500c:	4b0f      	ldr	r3, [pc, #60]	; (800504c <prvAddCurrentTaskToDelayedList+0xc4>)
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	4b0a      	ldr	r3, [pc, #40]	; (800503c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	3304      	adds	r3, #4
 8005016:	4619      	mov	r1, r3
 8005018:	4610      	mov	r0, r2
 800501a:	f7ff fa6d 	bl	80044f8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800501e:	4b0c      	ldr	r3, [pc, #48]	; (8005050 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68ba      	ldr	r2, [r7, #8]
 8005024:	429a      	cmp	r2, r3
 8005026:	d202      	bcs.n	800502e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005028:	4a09      	ldr	r2, [pc, #36]	; (8005050 <prvAddCurrentTaskToDelayedList+0xc8>)
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	6013      	str	r3, [r2, #0]
}
 800502e:	bf00      	nop
 8005030:	3710      	adds	r7, #16
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	2000095c 	.word	0x2000095c
 800503c:	20000858 	.word	0x20000858
 8005040:	20000960 	.word	0x20000960
 8005044:	20000944 	.word	0x20000944
 8005048:	20000914 	.word	0x20000914
 800504c:	20000910 	.word	0x20000910
 8005050:	20000978 	.word	0x20000978

08005054 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005054:	b480      	push	{r7}
 8005056:	b085      	sub	sp, #20
 8005058:	af00      	add	r7, sp, #0
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	3b04      	subs	r3, #4
 8005064:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800506c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	3b04      	subs	r3, #4
 8005072:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	f023 0201 	bic.w	r2, r3, #1
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	3b04      	subs	r3, #4
 8005082:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005084:	4a08      	ldr	r2, [pc, #32]	; (80050a8 <pxPortInitialiseStack+0x54>)
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	3b14      	subs	r3, #20
 800508e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005090:	687a      	ldr	r2, [r7, #4]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	3b20      	subs	r3, #32
 800509a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800509c:	68fb      	ldr	r3, [r7, #12]
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3714      	adds	r7, #20
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bc80      	pop	{r7}
 80050a6:	4770      	bx	lr
 80050a8:	080050ad 	.word	0x080050ad

080050ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80050ac:	b480      	push	{r7}
 80050ae:	b085      	sub	sp, #20
 80050b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80050b2:	2300      	movs	r3, #0
 80050b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80050b6:	4b12      	ldr	r3, [pc, #72]	; (8005100 <prvTaskExitError+0x54>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050be:	d00a      	beq.n	80050d6 <prvTaskExitError+0x2a>
	__asm volatile
 80050c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c4:	f383 8811 	msr	BASEPRI, r3
 80050c8:	f3bf 8f6f 	isb	sy
 80050cc:	f3bf 8f4f 	dsb	sy
 80050d0:	60fb      	str	r3, [r7, #12]
}
 80050d2:	bf00      	nop
 80050d4:	e7fe      	b.n	80050d4 <prvTaskExitError+0x28>
	__asm volatile
 80050d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050da:	f383 8811 	msr	BASEPRI, r3
 80050de:	f3bf 8f6f 	isb	sy
 80050e2:	f3bf 8f4f 	dsb	sy
 80050e6:	60bb      	str	r3, [r7, #8]
}
 80050e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80050ea:	bf00      	nop
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d0fc      	beq.n	80050ec <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80050f2:	bf00      	nop
 80050f4:	bf00      	nop
 80050f6:	3714      	adds	r7, #20
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bc80      	pop	{r7}
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	20000510 	.word	0x20000510
	...

08005110 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005110:	4b07      	ldr	r3, [pc, #28]	; (8005130 <pxCurrentTCBConst2>)
 8005112:	6819      	ldr	r1, [r3, #0]
 8005114:	6808      	ldr	r0, [r1, #0]
 8005116:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800511a:	f380 8809 	msr	PSP, r0
 800511e:	f3bf 8f6f 	isb	sy
 8005122:	f04f 0000 	mov.w	r0, #0
 8005126:	f380 8811 	msr	BASEPRI, r0
 800512a:	f04e 0e0d 	orr.w	lr, lr, #13
 800512e:	4770      	bx	lr

08005130 <pxCurrentTCBConst2>:
 8005130:	20000858 	.word	0x20000858
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005134:	bf00      	nop
 8005136:	bf00      	nop

08005138 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005138:	4806      	ldr	r0, [pc, #24]	; (8005154 <prvPortStartFirstTask+0x1c>)
 800513a:	6800      	ldr	r0, [r0, #0]
 800513c:	6800      	ldr	r0, [r0, #0]
 800513e:	f380 8808 	msr	MSP, r0
 8005142:	b662      	cpsie	i
 8005144:	b661      	cpsie	f
 8005146:	f3bf 8f4f 	dsb	sy
 800514a:	f3bf 8f6f 	isb	sy
 800514e:	df00      	svc	0
 8005150:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005152:	bf00      	nop
 8005154:	e000ed08 	.word	0xe000ed08

08005158 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800515e:	4b32      	ldr	r3, [pc, #200]	; (8005228 <xPortStartScheduler+0xd0>)
 8005160:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	b2db      	uxtb	r3, r3
 8005168:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	22ff      	movs	r2, #255	; 0xff
 800516e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	b2db      	uxtb	r3, r3
 8005176:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005178:	78fb      	ldrb	r3, [r7, #3]
 800517a:	b2db      	uxtb	r3, r3
 800517c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005180:	b2da      	uxtb	r2, r3
 8005182:	4b2a      	ldr	r3, [pc, #168]	; (800522c <xPortStartScheduler+0xd4>)
 8005184:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005186:	4b2a      	ldr	r3, [pc, #168]	; (8005230 <xPortStartScheduler+0xd8>)
 8005188:	2207      	movs	r2, #7
 800518a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800518c:	e009      	b.n	80051a2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800518e:	4b28      	ldr	r3, [pc, #160]	; (8005230 <xPortStartScheduler+0xd8>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	3b01      	subs	r3, #1
 8005194:	4a26      	ldr	r2, [pc, #152]	; (8005230 <xPortStartScheduler+0xd8>)
 8005196:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005198:	78fb      	ldrb	r3, [r7, #3]
 800519a:	b2db      	uxtb	r3, r3
 800519c:	005b      	lsls	r3, r3, #1
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80051a2:	78fb      	ldrb	r3, [r7, #3]
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051aa:	2b80      	cmp	r3, #128	; 0x80
 80051ac:	d0ef      	beq.n	800518e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80051ae:	4b20      	ldr	r3, [pc, #128]	; (8005230 <xPortStartScheduler+0xd8>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f1c3 0307 	rsb	r3, r3, #7
 80051b6:	2b04      	cmp	r3, #4
 80051b8:	d00a      	beq.n	80051d0 <xPortStartScheduler+0x78>
	__asm volatile
 80051ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051be:	f383 8811 	msr	BASEPRI, r3
 80051c2:	f3bf 8f6f 	isb	sy
 80051c6:	f3bf 8f4f 	dsb	sy
 80051ca:	60bb      	str	r3, [r7, #8]
}
 80051cc:	bf00      	nop
 80051ce:	e7fe      	b.n	80051ce <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80051d0:	4b17      	ldr	r3, [pc, #92]	; (8005230 <xPortStartScheduler+0xd8>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	021b      	lsls	r3, r3, #8
 80051d6:	4a16      	ldr	r2, [pc, #88]	; (8005230 <xPortStartScheduler+0xd8>)
 80051d8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80051da:	4b15      	ldr	r3, [pc, #84]	; (8005230 <xPortStartScheduler+0xd8>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80051e2:	4a13      	ldr	r2, [pc, #76]	; (8005230 <xPortStartScheduler+0xd8>)
 80051e4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	b2da      	uxtb	r2, r3
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80051ee:	4b11      	ldr	r3, [pc, #68]	; (8005234 <xPortStartScheduler+0xdc>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a10      	ldr	r2, [pc, #64]	; (8005234 <xPortStartScheduler+0xdc>)
 80051f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80051f8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80051fa:	4b0e      	ldr	r3, [pc, #56]	; (8005234 <xPortStartScheduler+0xdc>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a0d      	ldr	r2, [pc, #52]	; (8005234 <xPortStartScheduler+0xdc>)
 8005200:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005204:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005206:	f000 f8b9 	bl	800537c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800520a:	4b0b      	ldr	r3, [pc, #44]	; (8005238 <xPortStartScheduler+0xe0>)
 800520c:	2200      	movs	r2, #0
 800520e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005210:	f7ff ff92 	bl	8005138 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005214:	f7ff fd78 	bl	8004d08 <vTaskSwitchContext>
	prvTaskExitError();
 8005218:	f7ff ff48 	bl	80050ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800521c:	2300      	movs	r3, #0
}
 800521e:	4618      	mov	r0, r3
 8005220:	3710      	adds	r7, #16
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	e000e400 	.word	0xe000e400
 800522c:	20000984 	.word	0x20000984
 8005230:	20000988 	.word	0x20000988
 8005234:	e000ed20 	.word	0xe000ed20
 8005238:	20000510 	.word	0x20000510

0800523c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
	__asm volatile
 8005242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005246:	f383 8811 	msr	BASEPRI, r3
 800524a:	f3bf 8f6f 	isb	sy
 800524e:	f3bf 8f4f 	dsb	sy
 8005252:	607b      	str	r3, [r7, #4]
}
 8005254:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005256:	4b0f      	ldr	r3, [pc, #60]	; (8005294 <vPortEnterCritical+0x58>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	3301      	adds	r3, #1
 800525c:	4a0d      	ldr	r2, [pc, #52]	; (8005294 <vPortEnterCritical+0x58>)
 800525e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005260:	4b0c      	ldr	r3, [pc, #48]	; (8005294 <vPortEnterCritical+0x58>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d10f      	bne.n	8005288 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005268:	4b0b      	ldr	r3, [pc, #44]	; (8005298 <vPortEnterCritical+0x5c>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	b2db      	uxtb	r3, r3
 800526e:	2b00      	cmp	r3, #0
 8005270:	d00a      	beq.n	8005288 <vPortEnterCritical+0x4c>
	__asm volatile
 8005272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005276:	f383 8811 	msr	BASEPRI, r3
 800527a:	f3bf 8f6f 	isb	sy
 800527e:	f3bf 8f4f 	dsb	sy
 8005282:	603b      	str	r3, [r7, #0]
}
 8005284:	bf00      	nop
 8005286:	e7fe      	b.n	8005286 <vPortEnterCritical+0x4a>
	}
}
 8005288:	bf00      	nop
 800528a:	370c      	adds	r7, #12
 800528c:	46bd      	mov	sp, r7
 800528e:	bc80      	pop	{r7}
 8005290:	4770      	bx	lr
 8005292:	bf00      	nop
 8005294:	20000510 	.word	0x20000510
 8005298:	e000ed04 	.word	0xe000ed04

0800529c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800529c:	b480      	push	{r7}
 800529e:	b083      	sub	sp, #12
 80052a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80052a2:	4b11      	ldr	r3, [pc, #68]	; (80052e8 <vPortExitCritical+0x4c>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10a      	bne.n	80052c0 <vPortExitCritical+0x24>
	__asm volatile
 80052aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052ae:	f383 8811 	msr	BASEPRI, r3
 80052b2:	f3bf 8f6f 	isb	sy
 80052b6:	f3bf 8f4f 	dsb	sy
 80052ba:	607b      	str	r3, [r7, #4]
}
 80052bc:	bf00      	nop
 80052be:	e7fe      	b.n	80052be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80052c0:	4b09      	ldr	r3, [pc, #36]	; (80052e8 <vPortExitCritical+0x4c>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	3b01      	subs	r3, #1
 80052c6:	4a08      	ldr	r2, [pc, #32]	; (80052e8 <vPortExitCritical+0x4c>)
 80052c8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80052ca:	4b07      	ldr	r3, [pc, #28]	; (80052e8 <vPortExitCritical+0x4c>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d105      	bne.n	80052de <vPortExitCritical+0x42>
 80052d2:	2300      	movs	r3, #0
 80052d4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80052dc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80052de:	bf00      	nop
 80052e0:	370c      	adds	r7, #12
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bc80      	pop	{r7}
 80052e6:	4770      	bx	lr
 80052e8:	20000510 	.word	0x20000510
 80052ec:	00000000 	.word	0x00000000

080052f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80052f0:	f3ef 8009 	mrs	r0, PSP
 80052f4:	f3bf 8f6f 	isb	sy
 80052f8:	4b0d      	ldr	r3, [pc, #52]	; (8005330 <pxCurrentTCBConst>)
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005300:	6010      	str	r0, [r2, #0]
 8005302:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005306:	f04f 0050 	mov.w	r0, #80	; 0x50
 800530a:	f380 8811 	msr	BASEPRI, r0
 800530e:	f7ff fcfb 	bl	8004d08 <vTaskSwitchContext>
 8005312:	f04f 0000 	mov.w	r0, #0
 8005316:	f380 8811 	msr	BASEPRI, r0
 800531a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800531e:	6819      	ldr	r1, [r3, #0]
 8005320:	6808      	ldr	r0, [r1, #0]
 8005322:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005326:	f380 8809 	msr	PSP, r0
 800532a:	f3bf 8f6f 	isb	sy
 800532e:	4770      	bx	lr

08005330 <pxCurrentTCBConst>:
 8005330:	20000858 	.word	0x20000858
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005334:	bf00      	nop
 8005336:	bf00      	nop

08005338 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
	__asm volatile
 800533e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005342:	f383 8811 	msr	BASEPRI, r3
 8005346:	f3bf 8f6f 	isb	sy
 800534a:	f3bf 8f4f 	dsb	sy
 800534e:	607b      	str	r3, [r7, #4]
}
 8005350:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005352:	f7ff fc1b 	bl	8004b8c <xTaskIncrementTick>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d003      	beq.n	8005364 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800535c:	4b06      	ldr	r3, [pc, #24]	; (8005378 <SysTick_Handler+0x40>)
 800535e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005362:	601a      	str	r2, [r3, #0]
 8005364:	2300      	movs	r3, #0
 8005366:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	f383 8811 	msr	BASEPRI, r3
}
 800536e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005370:	bf00      	nop
 8005372:	3708      	adds	r7, #8
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}
 8005378:	e000ed04 	.word	0xe000ed04

0800537c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800537c:	b480      	push	{r7}
 800537e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005380:	4b0a      	ldr	r3, [pc, #40]	; (80053ac <vPortSetupTimerInterrupt+0x30>)
 8005382:	2200      	movs	r2, #0
 8005384:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005386:	4b0a      	ldr	r3, [pc, #40]	; (80053b0 <vPortSetupTimerInterrupt+0x34>)
 8005388:	2200      	movs	r2, #0
 800538a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800538c:	4b09      	ldr	r3, [pc, #36]	; (80053b4 <vPortSetupTimerInterrupt+0x38>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a09      	ldr	r2, [pc, #36]	; (80053b8 <vPortSetupTimerInterrupt+0x3c>)
 8005392:	fba2 2303 	umull	r2, r3, r2, r3
 8005396:	099b      	lsrs	r3, r3, #6
 8005398:	4a08      	ldr	r2, [pc, #32]	; (80053bc <vPortSetupTimerInterrupt+0x40>)
 800539a:	3b01      	subs	r3, #1
 800539c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800539e:	4b03      	ldr	r3, [pc, #12]	; (80053ac <vPortSetupTimerInterrupt+0x30>)
 80053a0:	2207      	movs	r2, #7
 80053a2:	601a      	str	r2, [r3, #0]
}
 80053a4:	bf00      	nop
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bc80      	pop	{r7}
 80053aa:	4770      	bx	lr
 80053ac:	e000e010 	.word	0xe000e010
 80053b0:	e000e018 	.word	0xe000e018
 80053b4:	20000500 	.word	0x20000500
 80053b8:	10624dd3 	.word	0x10624dd3
 80053bc:	e000e014 	.word	0xe000e014

080053c0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b08a      	sub	sp, #40	; 0x28
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80053c8:	2300      	movs	r3, #0
 80053ca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80053cc:	f7ff fb34 	bl	8004a38 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80053d0:	4b58      	ldr	r3, [pc, #352]	; (8005534 <pvPortMalloc+0x174>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d101      	bne.n	80053dc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80053d8:	f000 f910 	bl	80055fc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80053dc:	4b56      	ldr	r3, [pc, #344]	; (8005538 <pvPortMalloc+0x178>)
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4013      	ands	r3, r2
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	f040 808e 	bne.w	8005506 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d01d      	beq.n	800542c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80053f0:	2208      	movs	r2, #8
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4413      	add	r3, r2
 80053f6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f003 0307 	and.w	r3, r3, #7
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d014      	beq.n	800542c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f023 0307 	bic.w	r3, r3, #7
 8005408:	3308      	adds	r3, #8
 800540a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f003 0307 	and.w	r3, r3, #7
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00a      	beq.n	800542c <pvPortMalloc+0x6c>
	__asm volatile
 8005416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800541a:	f383 8811 	msr	BASEPRI, r3
 800541e:	f3bf 8f6f 	isb	sy
 8005422:	f3bf 8f4f 	dsb	sy
 8005426:	617b      	str	r3, [r7, #20]
}
 8005428:	bf00      	nop
 800542a:	e7fe      	b.n	800542a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d069      	beq.n	8005506 <pvPortMalloc+0x146>
 8005432:	4b42      	ldr	r3, [pc, #264]	; (800553c <pvPortMalloc+0x17c>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	687a      	ldr	r2, [r7, #4]
 8005438:	429a      	cmp	r2, r3
 800543a:	d864      	bhi.n	8005506 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800543c:	4b40      	ldr	r3, [pc, #256]	; (8005540 <pvPortMalloc+0x180>)
 800543e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005440:	4b3f      	ldr	r3, [pc, #252]	; (8005540 <pvPortMalloc+0x180>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005446:	e004      	b.n	8005452 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800544c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	687a      	ldr	r2, [r7, #4]
 8005458:	429a      	cmp	r2, r3
 800545a:	d903      	bls.n	8005464 <pvPortMalloc+0xa4>
 800545c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d1f1      	bne.n	8005448 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005464:	4b33      	ldr	r3, [pc, #204]	; (8005534 <pvPortMalloc+0x174>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800546a:	429a      	cmp	r2, r3
 800546c:	d04b      	beq.n	8005506 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800546e:	6a3b      	ldr	r3, [r7, #32]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	2208      	movs	r2, #8
 8005474:	4413      	add	r3, r2
 8005476:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	6a3b      	ldr	r3, [r7, #32]
 800547e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005482:	685a      	ldr	r2, [r3, #4]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	1ad2      	subs	r2, r2, r3
 8005488:	2308      	movs	r3, #8
 800548a:	005b      	lsls	r3, r3, #1
 800548c:	429a      	cmp	r2, r3
 800548e:	d91f      	bls.n	80054d0 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	4413      	add	r3, r2
 8005496:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	f003 0307 	and.w	r3, r3, #7
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00a      	beq.n	80054b8 <pvPortMalloc+0xf8>
	__asm volatile
 80054a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054a6:	f383 8811 	msr	BASEPRI, r3
 80054aa:	f3bf 8f6f 	isb	sy
 80054ae:	f3bf 8f4f 	dsb	sy
 80054b2:	613b      	str	r3, [r7, #16]
}
 80054b4:	bf00      	nop
 80054b6:	e7fe      	b.n	80054b6 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80054b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ba:	685a      	ldr	r2, [r3, #4]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	1ad2      	subs	r2, r2, r3
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80054c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80054ca:	69b8      	ldr	r0, [r7, #24]
 80054cc:	f000 f8f8 	bl	80056c0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80054d0:	4b1a      	ldr	r3, [pc, #104]	; (800553c <pvPortMalloc+0x17c>)
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	4a18      	ldr	r2, [pc, #96]	; (800553c <pvPortMalloc+0x17c>)
 80054dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80054de:	4b17      	ldr	r3, [pc, #92]	; (800553c <pvPortMalloc+0x17c>)
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	4b18      	ldr	r3, [pc, #96]	; (8005544 <pvPortMalloc+0x184>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d203      	bcs.n	80054f2 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80054ea:	4b14      	ldr	r3, [pc, #80]	; (800553c <pvPortMalloc+0x17c>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a15      	ldr	r2, [pc, #84]	; (8005544 <pvPortMalloc+0x184>)
 80054f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80054f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f4:	685a      	ldr	r2, [r3, #4]
 80054f6:	4b10      	ldr	r3, [pc, #64]	; (8005538 <pvPortMalloc+0x178>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	431a      	orrs	r2, r3
 80054fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005502:	2200      	movs	r2, #0
 8005504:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005506:	f7ff faa5 	bl	8004a54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800550a:	69fb      	ldr	r3, [r7, #28]
 800550c:	f003 0307 	and.w	r3, r3, #7
 8005510:	2b00      	cmp	r3, #0
 8005512:	d00a      	beq.n	800552a <pvPortMalloc+0x16a>
	__asm volatile
 8005514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005518:	f383 8811 	msr	BASEPRI, r3
 800551c:	f3bf 8f6f 	isb	sy
 8005520:	f3bf 8f4f 	dsb	sy
 8005524:	60fb      	str	r3, [r7, #12]
}
 8005526:	bf00      	nop
 8005528:	e7fe      	b.n	8005528 <pvPortMalloc+0x168>
	return pvReturn;
 800552a:	69fb      	ldr	r3, [r7, #28]
}
 800552c:	4618      	mov	r0, r3
 800552e:	3728      	adds	r7, #40	; 0x28
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}
 8005534:	20001594 	.word	0x20001594
 8005538:	200015a0 	.word	0x200015a0
 800553c:	20001598 	.word	0x20001598
 8005540:	2000158c 	.word	0x2000158c
 8005544:	2000159c 	.word	0x2000159c

08005548 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b086      	sub	sp, #24
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d048      	beq.n	80055ec <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800555a:	2308      	movs	r3, #8
 800555c:	425b      	negs	r3, r3
 800555e:	697a      	ldr	r2, [r7, #20]
 8005560:	4413      	add	r3, r2
 8005562:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	685a      	ldr	r2, [r3, #4]
 800556c:	4b21      	ldr	r3, [pc, #132]	; (80055f4 <vPortFree+0xac>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4013      	ands	r3, r2
 8005572:	2b00      	cmp	r3, #0
 8005574:	d10a      	bne.n	800558c <vPortFree+0x44>
	__asm volatile
 8005576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800557a:	f383 8811 	msr	BASEPRI, r3
 800557e:	f3bf 8f6f 	isb	sy
 8005582:	f3bf 8f4f 	dsb	sy
 8005586:	60fb      	str	r3, [r7, #12]
}
 8005588:	bf00      	nop
 800558a:	e7fe      	b.n	800558a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d00a      	beq.n	80055aa <vPortFree+0x62>
	__asm volatile
 8005594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005598:	f383 8811 	msr	BASEPRI, r3
 800559c:	f3bf 8f6f 	isb	sy
 80055a0:	f3bf 8f4f 	dsb	sy
 80055a4:	60bb      	str	r3, [r7, #8]
}
 80055a6:	bf00      	nop
 80055a8:	e7fe      	b.n	80055a8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	685a      	ldr	r2, [r3, #4]
 80055ae:	4b11      	ldr	r3, [pc, #68]	; (80055f4 <vPortFree+0xac>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4013      	ands	r3, r2
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d019      	beq.n	80055ec <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d115      	bne.n	80055ec <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	685a      	ldr	r2, [r3, #4]
 80055c4:	4b0b      	ldr	r3, [pc, #44]	; (80055f4 <vPortFree+0xac>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	43db      	mvns	r3, r3
 80055ca:	401a      	ands	r2, r3
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80055d0:	f7ff fa32 	bl	8004a38 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	685a      	ldr	r2, [r3, #4]
 80055d8:	4b07      	ldr	r3, [pc, #28]	; (80055f8 <vPortFree+0xb0>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4413      	add	r3, r2
 80055de:	4a06      	ldr	r2, [pc, #24]	; (80055f8 <vPortFree+0xb0>)
 80055e0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80055e2:	6938      	ldr	r0, [r7, #16]
 80055e4:	f000 f86c 	bl	80056c0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80055e8:	f7ff fa34 	bl	8004a54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80055ec:	bf00      	nop
 80055ee:	3718      	adds	r7, #24
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	200015a0 	.word	0x200015a0
 80055f8:	20001598 	.word	0x20001598

080055fc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80055fc:	b480      	push	{r7}
 80055fe:	b085      	sub	sp, #20
 8005600:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005602:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005606:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005608:	4b27      	ldr	r3, [pc, #156]	; (80056a8 <prvHeapInit+0xac>)
 800560a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f003 0307 	and.w	r3, r3, #7
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00c      	beq.n	8005630 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	3307      	adds	r3, #7
 800561a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f023 0307 	bic.w	r3, r3, #7
 8005622:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005624:	68ba      	ldr	r2, [r7, #8]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	1ad3      	subs	r3, r2, r3
 800562a:	4a1f      	ldr	r2, [pc, #124]	; (80056a8 <prvHeapInit+0xac>)
 800562c:	4413      	add	r3, r2
 800562e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005634:	4a1d      	ldr	r2, [pc, #116]	; (80056ac <prvHeapInit+0xb0>)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800563a:	4b1c      	ldr	r3, [pc, #112]	; (80056ac <prvHeapInit+0xb0>)
 800563c:	2200      	movs	r2, #0
 800563e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	4413      	add	r3, r2
 8005646:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005648:	2208      	movs	r2, #8
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	1a9b      	subs	r3, r3, r2
 800564e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f023 0307 	bic.w	r3, r3, #7
 8005656:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	4a15      	ldr	r2, [pc, #84]	; (80056b0 <prvHeapInit+0xb4>)
 800565c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800565e:	4b14      	ldr	r3, [pc, #80]	; (80056b0 <prvHeapInit+0xb4>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	2200      	movs	r2, #0
 8005664:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005666:	4b12      	ldr	r3, [pc, #72]	; (80056b0 <prvHeapInit+0xb4>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2200      	movs	r2, #0
 800566c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	1ad2      	subs	r2, r2, r3
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800567c:	4b0c      	ldr	r3, [pc, #48]	; (80056b0 <prvHeapInit+0xb4>)
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	4a0a      	ldr	r2, [pc, #40]	; (80056b4 <prvHeapInit+0xb8>)
 800568a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	4a09      	ldr	r2, [pc, #36]	; (80056b8 <prvHeapInit+0xbc>)
 8005692:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005694:	4b09      	ldr	r3, [pc, #36]	; (80056bc <prvHeapInit+0xc0>)
 8005696:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800569a:	601a      	str	r2, [r3, #0]
}
 800569c:	bf00      	nop
 800569e:	3714      	adds	r7, #20
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bc80      	pop	{r7}
 80056a4:	4770      	bx	lr
 80056a6:	bf00      	nop
 80056a8:	2000098c 	.word	0x2000098c
 80056ac:	2000158c 	.word	0x2000158c
 80056b0:	20001594 	.word	0x20001594
 80056b4:	2000159c 	.word	0x2000159c
 80056b8:	20001598 	.word	0x20001598
 80056bc:	200015a0 	.word	0x200015a0

080056c0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80056c0:	b480      	push	{r7}
 80056c2:	b085      	sub	sp, #20
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80056c8:	4b27      	ldr	r3, [pc, #156]	; (8005768 <prvInsertBlockIntoFreeList+0xa8>)
 80056ca:	60fb      	str	r3, [r7, #12]
 80056cc:	e002      	b.n	80056d4 <prvInsertBlockIntoFreeList+0x14>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	60fb      	str	r3, [r7, #12]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	687a      	ldr	r2, [r7, #4]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d8f7      	bhi.n	80056ce <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	68ba      	ldr	r2, [r7, #8]
 80056e8:	4413      	add	r3, r2
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d108      	bne.n	8005702 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	685a      	ldr	r2, [r3, #4]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	441a      	add	r2, r3
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	68ba      	ldr	r2, [r7, #8]
 800570c:	441a      	add	r2, r3
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	429a      	cmp	r2, r3
 8005714:	d118      	bne.n	8005748 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	4b14      	ldr	r3, [pc, #80]	; (800576c <prvInsertBlockIntoFreeList+0xac>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	429a      	cmp	r2, r3
 8005720:	d00d      	beq.n	800573e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	685a      	ldr	r2, [r3, #4]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	441a      	add	r2, r3
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	601a      	str	r2, [r3, #0]
 800573c:	e008      	b.n	8005750 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800573e:	4b0b      	ldr	r3, [pc, #44]	; (800576c <prvInsertBlockIntoFreeList+0xac>)
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	601a      	str	r2, [r3, #0]
 8005746:	e003      	b.n	8005750 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005750:	68fa      	ldr	r2, [r7, #12]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	429a      	cmp	r2, r3
 8005756:	d002      	beq.n	800575e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800575e:	bf00      	nop
 8005760:	3714      	adds	r7, #20
 8005762:	46bd      	mov	sp, r7
 8005764:	bc80      	pop	{r7}
 8005766:	4770      	bx	lr
 8005768:	2000158c 	.word	0x2000158c
 800576c:	20001594 	.word	0x20001594

08005770 <__errno>:
 8005770:	4b01      	ldr	r3, [pc, #4]	; (8005778 <__errno+0x8>)
 8005772:	6818      	ldr	r0, [r3, #0]
 8005774:	4770      	bx	lr
 8005776:	bf00      	nop
 8005778:	20000514 	.word	0x20000514

0800577c <std>:
 800577c:	2300      	movs	r3, #0
 800577e:	b510      	push	{r4, lr}
 8005780:	4604      	mov	r4, r0
 8005782:	e9c0 3300 	strd	r3, r3, [r0]
 8005786:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800578a:	6083      	str	r3, [r0, #8]
 800578c:	8181      	strh	r1, [r0, #12]
 800578e:	6643      	str	r3, [r0, #100]	; 0x64
 8005790:	81c2      	strh	r2, [r0, #14]
 8005792:	6183      	str	r3, [r0, #24]
 8005794:	4619      	mov	r1, r3
 8005796:	2208      	movs	r2, #8
 8005798:	305c      	adds	r0, #92	; 0x5c
 800579a:	f000 f90c 	bl	80059b6 <memset>
 800579e:	4b05      	ldr	r3, [pc, #20]	; (80057b4 <std+0x38>)
 80057a0:	6224      	str	r4, [r4, #32]
 80057a2:	6263      	str	r3, [r4, #36]	; 0x24
 80057a4:	4b04      	ldr	r3, [pc, #16]	; (80057b8 <std+0x3c>)
 80057a6:	62a3      	str	r3, [r4, #40]	; 0x28
 80057a8:	4b04      	ldr	r3, [pc, #16]	; (80057bc <std+0x40>)
 80057aa:	62e3      	str	r3, [r4, #44]	; 0x2c
 80057ac:	4b04      	ldr	r3, [pc, #16]	; (80057c0 <std+0x44>)
 80057ae:	6323      	str	r3, [r4, #48]	; 0x30
 80057b0:	bd10      	pop	{r4, pc}
 80057b2:	bf00      	nop
 80057b4:	08005c4d 	.word	0x08005c4d
 80057b8:	08005c6f 	.word	0x08005c6f
 80057bc:	08005ca7 	.word	0x08005ca7
 80057c0:	08005ccb 	.word	0x08005ccb

080057c4 <_cleanup_r>:
 80057c4:	4901      	ldr	r1, [pc, #4]	; (80057cc <_cleanup_r+0x8>)
 80057c6:	f000 b8af 	b.w	8005928 <_fwalk_reent>
 80057ca:	bf00      	nop
 80057cc:	08005e61 	.word	0x08005e61

080057d0 <__sfmoreglue>:
 80057d0:	b570      	push	{r4, r5, r6, lr}
 80057d2:	2568      	movs	r5, #104	; 0x68
 80057d4:	1e4a      	subs	r2, r1, #1
 80057d6:	4355      	muls	r5, r2
 80057d8:	460e      	mov	r6, r1
 80057da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80057de:	f000 f8f3 	bl	80059c8 <_malloc_r>
 80057e2:	4604      	mov	r4, r0
 80057e4:	b140      	cbz	r0, 80057f8 <__sfmoreglue+0x28>
 80057e6:	2100      	movs	r1, #0
 80057e8:	e9c0 1600 	strd	r1, r6, [r0]
 80057ec:	300c      	adds	r0, #12
 80057ee:	60a0      	str	r0, [r4, #8]
 80057f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80057f4:	f000 f8df 	bl	80059b6 <memset>
 80057f8:	4620      	mov	r0, r4
 80057fa:	bd70      	pop	{r4, r5, r6, pc}

080057fc <__sfp_lock_acquire>:
 80057fc:	4801      	ldr	r0, [pc, #4]	; (8005804 <__sfp_lock_acquire+0x8>)
 80057fe:	f000 b8d8 	b.w	80059b2 <__retarget_lock_acquire_recursive>
 8005802:	bf00      	nop
 8005804:	200022ac 	.word	0x200022ac

08005808 <__sfp_lock_release>:
 8005808:	4801      	ldr	r0, [pc, #4]	; (8005810 <__sfp_lock_release+0x8>)
 800580a:	f000 b8d3 	b.w	80059b4 <__retarget_lock_release_recursive>
 800580e:	bf00      	nop
 8005810:	200022ac 	.word	0x200022ac

08005814 <__sinit_lock_acquire>:
 8005814:	4801      	ldr	r0, [pc, #4]	; (800581c <__sinit_lock_acquire+0x8>)
 8005816:	f000 b8cc 	b.w	80059b2 <__retarget_lock_acquire_recursive>
 800581a:	bf00      	nop
 800581c:	200022a7 	.word	0x200022a7

08005820 <__sinit_lock_release>:
 8005820:	4801      	ldr	r0, [pc, #4]	; (8005828 <__sinit_lock_release+0x8>)
 8005822:	f000 b8c7 	b.w	80059b4 <__retarget_lock_release_recursive>
 8005826:	bf00      	nop
 8005828:	200022a7 	.word	0x200022a7

0800582c <__sinit>:
 800582c:	b510      	push	{r4, lr}
 800582e:	4604      	mov	r4, r0
 8005830:	f7ff fff0 	bl	8005814 <__sinit_lock_acquire>
 8005834:	69a3      	ldr	r3, [r4, #24]
 8005836:	b11b      	cbz	r3, 8005840 <__sinit+0x14>
 8005838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800583c:	f7ff bff0 	b.w	8005820 <__sinit_lock_release>
 8005840:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005844:	6523      	str	r3, [r4, #80]	; 0x50
 8005846:	4b13      	ldr	r3, [pc, #76]	; (8005894 <__sinit+0x68>)
 8005848:	4a13      	ldr	r2, [pc, #76]	; (8005898 <__sinit+0x6c>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	62a2      	str	r2, [r4, #40]	; 0x28
 800584e:	42a3      	cmp	r3, r4
 8005850:	bf08      	it	eq
 8005852:	2301      	moveq	r3, #1
 8005854:	4620      	mov	r0, r4
 8005856:	bf08      	it	eq
 8005858:	61a3      	streq	r3, [r4, #24]
 800585a:	f000 f81f 	bl	800589c <__sfp>
 800585e:	6060      	str	r0, [r4, #4]
 8005860:	4620      	mov	r0, r4
 8005862:	f000 f81b 	bl	800589c <__sfp>
 8005866:	60a0      	str	r0, [r4, #8]
 8005868:	4620      	mov	r0, r4
 800586a:	f000 f817 	bl	800589c <__sfp>
 800586e:	2200      	movs	r2, #0
 8005870:	2104      	movs	r1, #4
 8005872:	60e0      	str	r0, [r4, #12]
 8005874:	6860      	ldr	r0, [r4, #4]
 8005876:	f7ff ff81 	bl	800577c <std>
 800587a:	2201      	movs	r2, #1
 800587c:	2109      	movs	r1, #9
 800587e:	68a0      	ldr	r0, [r4, #8]
 8005880:	f7ff ff7c 	bl	800577c <std>
 8005884:	2202      	movs	r2, #2
 8005886:	2112      	movs	r1, #18
 8005888:	68e0      	ldr	r0, [r4, #12]
 800588a:	f7ff ff77 	bl	800577c <std>
 800588e:	2301      	movs	r3, #1
 8005890:	61a3      	str	r3, [r4, #24]
 8005892:	e7d1      	b.n	8005838 <__sinit+0xc>
 8005894:	08006a50 	.word	0x08006a50
 8005898:	080057c5 	.word	0x080057c5

0800589c <__sfp>:
 800589c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800589e:	4607      	mov	r7, r0
 80058a0:	f7ff ffac 	bl	80057fc <__sfp_lock_acquire>
 80058a4:	4b1e      	ldr	r3, [pc, #120]	; (8005920 <__sfp+0x84>)
 80058a6:	681e      	ldr	r6, [r3, #0]
 80058a8:	69b3      	ldr	r3, [r6, #24]
 80058aa:	b913      	cbnz	r3, 80058b2 <__sfp+0x16>
 80058ac:	4630      	mov	r0, r6
 80058ae:	f7ff ffbd 	bl	800582c <__sinit>
 80058b2:	3648      	adds	r6, #72	; 0x48
 80058b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80058b8:	3b01      	subs	r3, #1
 80058ba:	d503      	bpl.n	80058c4 <__sfp+0x28>
 80058bc:	6833      	ldr	r3, [r6, #0]
 80058be:	b30b      	cbz	r3, 8005904 <__sfp+0x68>
 80058c0:	6836      	ldr	r6, [r6, #0]
 80058c2:	e7f7      	b.n	80058b4 <__sfp+0x18>
 80058c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80058c8:	b9d5      	cbnz	r5, 8005900 <__sfp+0x64>
 80058ca:	4b16      	ldr	r3, [pc, #88]	; (8005924 <__sfp+0x88>)
 80058cc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80058d0:	60e3      	str	r3, [r4, #12]
 80058d2:	6665      	str	r5, [r4, #100]	; 0x64
 80058d4:	f000 f86c 	bl	80059b0 <__retarget_lock_init_recursive>
 80058d8:	f7ff ff96 	bl	8005808 <__sfp_lock_release>
 80058dc:	2208      	movs	r2, #8
 80058de:	4629      	mov	r1, r5
 80058e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80058e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80058e8:	6025      	str	r5, [r4, #0]
 80058ea:	61a5      	str	r5, [r4, #24]
 80058ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80058f0:	f000 f861 	bl	80059b6 <memset>
 80058f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80058f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80058fc:	4620      	mov	r0, r4
 80058fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005900:	3468      	adds	r4, #104	; 0x68
 8005902:	e7d9      	b.n	80058b8 <__sfp+0x1c>
 8005904:	2104      	movs	r1, #4
 8005906:	4638      	mov	r0, r7
 8005908:	f7ff ff62 	bl	80057d0 <__sfmoreglue>
 800590c:	4604      	mov	r4, r0
 800590e:	6030      	str	r0, [r6, #0]
 8005910:	2800      	cmp	r0, #0
 8005912:	d1d5      	bne.n	80058c0 <__sfp+0x24>
 8005914:	f7ff ff78 	bl	8005808 <__sfp_lock_release>
 8005918:	230c      	movs	r3, #12
 800591a:	603b      	str	r3, [r7, #0]
 800591c:	e7ee      	b.n	80058fc <__sfp+0x60>
 800591e:	bf00      	nop
 8005920:	08006a50 	.word	0x08006a50
 8005924:	ffff0001 	.word	0xffff0001

08005928 <_fwalk_reent>:
 8005928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800592c:	4606      	mov	r6, r0
 800592e:	4688      	mov	r8, r1
 8005930:	2700      	movs	r7, #0
 8005932:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005936:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800593a:	f1b9 0901 	subs.w	r9, r9, #1
 800593e:	d505      	bpl.n	800594c <_fwalk_reent+0x24>
 8005940:	6824      	ldr	r4, [r4, #0]
 8005942:	2c00      	cmp	r4, #0
 8005944:	d1f7      	bne.n	8005936 <_fwalk_reent+0xe>
 8005946:	4638      	mov	r0, r7
 8005948:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800594c:	89ab      	ldrh	r3, [r5, #12]
 800594e:	2b01      	cmp	r3, #1
 8005950:	d907      	bls.n	8005962 <_fwalk_reent+0x3a>
 8005952:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005956:	3301      	adds	r3, #1
 8005958:	d003      	beq.n	8005962 <_fwalk_reent+0x3a>
 800595a:	4629      	mov	r1, r5
 800595c:	4630      	mov	r0, r6
 800595e:	47c0      	blx	r8
 8005960:	4307      	orrs	r7, r0
 8005962:	3568      	adds	r5, #104	; 0x68
 8005964:	e7e9      	b.n	800593a <_fwalk_reent+0x12>
	...

08005968 <__libc_init_array>:
 8005968:	b570      	push	{r4, r5, r6, lr}
 800596a:	2600      	movs	r6, #0
 800596c:	4d0c      	ldr	r5, [pc, #48]	; (80059a0 <__libc_init_array+0x38>)
 800596e:	4c0d      	ldr	r4, [pc, #52]	; (80059a4 <__libc_init_array+0x3c>)
 8005970:	1b64      	subs	r4, r4, r5
 8005972:	10a4      	asrs	r4, r4, #2
 8005974:	42a6      	cmp	r6, r4
 8005976:	d109      	bne.n	800598c <__libc_init_array+0x24>
 8005978:	f000 ffd2 	bl	8006920 <_init>
 800597c:	2600      	movs	r6, #0
 800597e:	4d0a      	ldr	r5, [pc, #40]	; (80059a8 <__libc_init_array+0x40>)
 8005980:	4c0a      	ldr	r4, [pc, #40]	; (80059ac <__libc_init_array+0x44>)
 8005982:	1b64      	subs	r4, r4, r5
 8005984:	10a4      	asrs	r4, r4, #2
 8005986:	42a6      	cmp	r6, r4
 8005988:	d105      	bne.n	8005996 <__libc_init_array+0x2e>
 800598a:	bd70      	pop	{r4, r5, r6, pc}
 800598c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005990:	4798      	blx	r3
 8005992:	3601      	adds	r6, #1
 8005994:	e7ee      	b.n	8005974 <__libc_init_array+0xc>
 8005996:	f855 3b04 	ldr.w	r3, [r5], #4
 800599a:	4798      	blx	r3
 800599c:	3601      	adds	r6, #1
 800599e:	e7f2      	b.n	8005986 <__libc_init_array+0x1e>
 80059a0:	08006b3c 	.word	0x08006b3c
 80059a4:	08006b3c 	.word	0x08006b3c
 80059a8:	08006b3c 	.word	0x08006b3c
 80059ac:	08006b40 	.word	0x08006b40

080059b0 <__retarget_lock_init_recursive>:
 80059b0:	4770      	bx	lr

080059b2 <__retarget_lock_acquire_recursive>:
 80059b2:	4770      	bx	lr

080059b4 <__retarget_lock_release_recursive>:
 80059b4:	4770      	bx	lr

080059b6 <memset>:
 80059b6:	4603      	mov	r3, r0
 80059b8:	4402      	add	r2, r0
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d100      	bne.n	80059c0 <memset+0xa>
 80059be:	4770      	bx	lr
 80059c0:	f803 1b01 	strb.w	r1, [r3], #1
 80059c4:	e7f9      	b.n	80059ba <memset+0x4>
	...

080059c8 <_malloc_r>:
 80059c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ca:	1ccd      	adds	r5, r1, #3
 80059cc:	f025 0503 	bic.w	r5, r5, #3
 80059d0:	3508      	adds	r5, #8
 80059d2:	2d0c      	cmp	r5, #12
 80059d4:	bf38      	it	cc
 80059d6:	250c      	movcc	r5, #12
 80059d8:	2d00      	cmp	r5, #0
 80059da:	4606      	mov	r6, r0
 80059dc:	db01      	blt.n	80059e2 <_malloc_r+0x1a>
 80059de:	42a9      	cmp	r1, r5
 80059e0:	d903      	bls.n	80059ea <_malloc_r+0x22>
 80059e2:	230c      	movs	r3, #12
 80059e4:	6033      	str	r3, [r6, #0]
 80059e6:	2000      	movs	r0, #0
 80059e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059ea:	f000 faa1 	bl	8005f30 <__malloc_lock>
 80059ee:	4921      	ldr	r1, [pc, #132]	; (8005a74 <_malloc_r+0xac>)
 80059f0:	680a      	ldr	r2, [r1, #0]
 80059f2:	4614      	mov	r4, r2
 80059f4:	b99c      	cbnz	r4, 8005a1e <_malloc_r+0x56>
 80059f6:	4f20      	ldr	r7, [pc, #128]	; (8005a78 <_malloc_r+0xb0>)
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	b923      	cbnz	r3, 8005a06 <_malloc_r+0x3e>
 80059fc:	4621      	mov	r1, r4
 80059fe:	4630      	mov	r0, r6
 8005a00:	f000 f914 	bl	8005c2c <_sbrk_r>
 8005a04:	6038      	str	r0, [r7, #0]
 8005a06:	4629      	mov	r1, r5
 8005a08:	4630      	mov	r0, r6
 8005a0a:	f000 f90f 	bl	8005c2c <_sbrk_r>
 8005a0e:	1c43      	adds	r3, r0, #1
 8005a10:	d123      	bne.n	8005a5a <_malloc_r+0x92>
 8005a12:	230c      	movs	r3, #12
 8005a14:	4630      	mov	r0, r6
 8005a16:	6033      	str	r3, [r6, #0]
 8005a18:	f000 fa90 	bl	8005f3c <__malloc_unlock>
 8005a1c:	e7e3      	b.n	80059e6 <_malloc_r+0x1e>
 8005a1e:	6823      	ldr	r3, [r4, #0]
 8005a20:	1b5b      	subs	r3, r3, r5
 8005a22:	d417      	bmi.n	8005a54 <_malloc_r+0x8c>
 8005a24:	2b0b      	cmp	r3, #11
 8005a26:	d903      	bls.n	8005a30 <_malloc_r+0x68>
 8005a28:	6023      	str	r3, [r4, #0]
 8005a2a:	441c      	add	r4, r3
 8005a2c:	6025      	str	r5, [r4, #0]
 8005a2e:	e004      	b.n	8005a3a <_malloc_r+0x72>
 8005a30:	6863      	ldr	r3, [r4, #4]
 8005a32:	42a2      	cmp	r2, r4
 8005a34:	bf0c      	ite	eq
 8005a36:	600b      	streq	r3, [r1, #0]
 8005a38:	6053      	strne	r3, [r2, #4]
 8005a3a:	4630      	mov	r0, r6
 8005a3c:	f000 fa7e 	bl	8005f3c <__malloc_unlock>
 8005a40:	f104 000b 	add.w	r0, r4, #11
 8005a44:	1d23      	adds	r3, r4, #4
 8005a46:	f020 0007 	bic.w	r0, r0, #7
 8005a4a:	1ac2      	subs	r2, r0, r3
 8005a4c:	d0cc      	beq.n	80059e8 <_malloc_r+0x20>
 8005a4e:	1a1b      	subs	r3, r3, r0
 8005a50:	50a3      	str	r3, [r4, r2]
 8005a52:	e7c9      	b.n	80059e8 <_malloc_r+0x20>
 8005a54:	4622      	mov	r2, r4
 8005a56:	6864      	ldr	r4, [r4, #4]
 8005a58:	e7cc      	b.n	80059f4 <_malloc_r+0x2c>
 8005a5a:	1cc4      	adds	r4, r0, #3
 8005a5c:	f024 0403 	bic.w	r4, r4, #3
 8005a60:	42a0      	cmp	r0, r4
 8005a62:	d0e3      	beq.n	8005a2c <_malloc_r+0x64>
 8005a64:	1a21      	subs	r1, r4, r0
 8005a66:	4630      	mov	r0, r6
 8005a68:	f000 f8e0 	bl	8005c2c <_sbrk_r>
 8005a6c:	3001      	adds	r0, #1
 8005a6e:	d1dd      	bne.n	8005a2c <_malloc_r+0x64>
 8005a70:	e7cf      	b.n	8005a12 <_malloc_r+0x4a>
 8005a72:	bf00      	nop
 8005a74:	200015a4 	.word	0x200015a4
 8005a78:	200015a8 	.word	0x200015a8

08005a7c <srand>:
 8005a7c:	b538      	push	{r3, r4, r5, lr}
 8005a7e:	4b10      	ldr	r3, [pc, #64]	; (8005ac0 <srand+0x44>)
 8005a80:	4604      	mov	r4, r0
 8005a82:	681d      	ldr	r5, [r3, #0]
 8005a84:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005a86:	b9b3      	cbnz	r3, 8005ab6 <srand+0x3a>
 8005a88:	2018      	movs	r0, #24
 8005a8a:	f000 fa49 	bl	8005f20 <malloc>
 8005a8e:	4602      	mov	r2, r0
 8005a90:	63a8      	str	r0, [r5, #56]	; 0x38
 8005a92:	b920      	cbnz	r0, 8005a9e <srand+0x22>
 8005a94:	2142      	movs	r1, #66	; 0x42
 8005a96:	4b0b      	ldr	r3, [pc, #44]	; (8005ac4 <srand+0x48>)
 8005a98:	480b      	ldr	r0, [pc, #44]	; (8005ac8 <srand+0x4c>)
 8005a9a:	f000 f92d 	bl	8005cf8 <__assert_func>
 8005a9e:	490b      	ldr	r1, [pc, #44]	; (8005acc <srand+0x50>)
 8005aa0:	4b0b      	ldr	r3, [pc, #44]	; (8005ad0 <srand+0x54>)
 8005aa2:	e9c0 1300 	strd	r1, r3, [r0]
 8005aa6:	4b0b      	ldr	r3, [pc, #44]	; (8005ad4 <srand+0x58>)
 8005aa8:	2100      	movs	r1, #0
 8005aaa:	6083      	str	r3, [r0, #8]
 8005aac:	230b      	movs	r3, #11
 8005aae:	8183      	strh	r3, [r0, #12]
 8005ab0:	2001      	movs	r0, #1
 8005ab2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005aba:	611c      	str	r4, [r3, #16]
 8005abc:	615a      	str	r2, [r3, #20]
 8005abe:	bd38      	pop	{r3, r4, r5, pc}
 8005ac0:	20000514 	.word	0x20000514
 8005ac4:	08006a54 	.word	0x08006a54
 8005ac8:	08006a6b 	.word	0x08006a6b
 8005acc:	abcd330e 	.word	0xabcd330e
 8005ad0:	e66d1234 	.word	0xe66d1234
 8005ad4:	0005deec 	.word	0x0005deec

08005ad8 <rand>:
 8005ad8:	4b17      	ldr	r3, [pc, #92]	; (8005b38 <rand+0x60>)
 8005ada:	b510      	push	{r4, lr}
 8005adc:	681c      	ldr	r4, [r3, #0]
 8005ade:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005ae0:	b9b3      	cbnz	r3, 8005b10 <rand+0x38>
 8005ae2:	2018      	movs	r0, #24
 8005ae4:	f000 fa1c 	bl	8005f20 <malloc>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	63a0      	str	r0, [r4, #56]	; 0x38
 8005aec:	b920      	cbnz	r0, 8005af8 <rand+0x20>
 8005aee:	214e      	movs	r1, #78	; 0x4e
 8005af0:	4b12      	ldr	r3, [pc, #72]	; (8005b3c <rand+0x64>)
 8005af2:	4813      	ldr	r0, [pc, #76]	; (8005b40 <rand+0x68>)
 8005af4:	f000 f900 	bl	8005cf8 <__assert_func>
 8005af8:	4912      	ldr	r1, [pc, #72]	; (8005b44 <rand+0x6c>)
 8005afa:	4b13      	ldr	r3, [pc, #76]	; (8005b48 <rand+0x70>)
 8005afc:	e9c0 1300 	strd	r1, r3, [r0]
 8005b00:	4b12      	ldr	r3, [pc, #72]	; (8005b4c <rand+0x74>)
 8005b02:	2100      	movs	r1, #0
 8005b04:	6083      	str	r3, [r0, #8]
 8005b06:	230b      	movs	r3, #11
 8005b08:	8183      	strh	r3, [r0, #12]
 8005b0a:	2001      	movs	r0, #1
 8005b0c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005b10:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005b12:	480f      	ldr	r0, [pc, #60]	; (8005b50 <rand+0x78>)
 8005b14:	690a      	ldr	r2, [r1, #16]
 8005b16:	694b      	ldr	r3, [r1, #20]
 8005b18:	4350      	muls	r0, r2
 8005b1a:	4c0e      	ldr	r4, [pc, #56]	; (8005b54 <rand+0x7c>)
 8005b1c:	fb04 0003 	mla	r0, r4, r3, r0
 8005b20:	fba2 3404 	umull	r3, r4, r2, r4
 8005b24:	1c5a      	adds	r2, r3, #1
 8005b26:	4404      	add	r4, r0
 8005b28:	f144 0000 	adc.w	r0, r4, #0
 8005b2c:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8005b30:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005b34:	bd10      	pop	{r4, pc}
 8005b36:	bf00      	nop
 8005b38:	20000514 	.word	0x20000514
 8005b3c:	08006a54 	.word	0x08006a54
 8005b40:	08006a6b 	.word	0x08006a6b
 8005b44:	abcd330e 	.word	0xabcd330e
 8005b48:	e66d1234 	.word	0xe66d1234
 8005b4c:	0005deec 	.word	0x0005deec
 8005b50:	5851f42d 	.word	0x5851f42d
 8005b54:	4c957f2d 	.word	0x4c957f2d

08005b58 <cleanup_glue>:
 8005b58:	b538      	push	{r3, r4, r5, lr}
 8005b5a:	460c      	mov	r4, r1
 8005b5c:	6809      	ldr	r1, [r1, #0]
 8005b5e:	4605      	mov	r5, r0
 8005b60:	b109      	cbz	r1, 8005b66 <cleanup_glue+0xe>
 8005b62:	f7ff fff9 	bl	8005b58 <cleanup_glue>
 8005b66:	4621      	mov	r1, r4
 8005b68:	4628      	mov	r0, r5
 8005b6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b6e:	f000 b9eb 	b.w	8005f48 <_free_r>
	...

08005b74 <_reclaim_reent>:
 8005b74:	4b2c      	ldr	r3, [pc, #176]	; (8005c28 <_reclaim_reent+0xb4>)
 8005b76:	b570      	push	{r4, r5, r6, lr}
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4604      	mov	r4, r0
 8005b7c:	4283      	cmp	r3, r0
 8005b7e:	d051      	beq.n	8005c24 <_reclaim_reent+0xb0>
 8005b80:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005b82:	b143      	cbz	r3, 8005b96 <_reclaim_reent+0x22>
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d14a      	bne.n	8005c20 <_reclaim_reent+0xac>
 8005b8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b8c:	6819      	ldr	r1, [r3, #0]
 8005b8e:	b111      	cbz	r1, 8005b96 <_reclaim_reent+0x22>
 8005b90:	4620      	mov	r0, r4
 8005b92:	f000 f9d9 	bl	8005f48 <_free_r>
 8005b96:	6961      	ldr	r1, [r4, #20]
 8005b98:	b111      	cbz	r1, 8005ba0 <_reclaim_reent+0x2c>
 8005b9a:	4620      	mov	r0, r4
 8005b9c:	f000 f9d4 	bl	8005f48 <_free_r>
 8005ba0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005ba2:	b111      	cbz	r1, 8005baa <_reclaim_reent+0x36>
 8005ba4:	4620      	mov	r0, r4
 8005ba6:	f000 f9cf 	bl	8005f48 <_free_r>
 8005baa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005bac:	b111      	cbz	r1, 8005bb4 <_reclaim_reent+0x40>
 8005bae:	4620      	mov	r0, r4
 8005bb0:	f000 f9ca 	bl	8005f48 <_free_r>
 8005bb4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005bb6:	b111      	cbz	r1, 8005bbe <_reclaim_reent+0x4a>
 8005bb8:	4620      	mov	r0, r4
 8005bba:	f000 f9c5 	bl	8005f48 <_free_r>
 8005bbe:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005bc0:	b111      	cbz	r1, 8005bc8 <_reclaim_reent+0x54>
 8005bc2:	4620      	mov	r0, r4
 8005bc4:	f000 f9c0 	bl	8005f48 <_free_r>
 8005bc8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8005bca:	b111      	cbz	r1, 8005bd2 <_reclaim_reent+0x5e>
 8005bcc:	4620      	mov	r0, r4
 8005bce:	f000 f9bb 	bl	8005f48 <_free_r>
 8005bd2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005bd4:	b111      	cbz	r1, 8005bdc <_reclaim_reent+0x68>
 8005bd6:	4620      	mov	r0, r4
 8005bd8:	f000 f9b6 	bl	8005f48 <_free_r>
 8005bdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005bde:	b111      	cbz	r1, 8005be6 <_reclaim_reent+0x72>
 8005be0:	4620      	mov	r0, r4
 8005be2:	f000 f9b1 	bl	8005f48 <_free_r>
 8005be6:	69a3      	ldr	r3, [r4, #24]
 8005be8:	b1e3      	cbz	r3, 8005c24 <_reclaim_reent+0xb0>
 8005bea:	4620      	mov	r0, r4
 8005bec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005bee:	4798      	blx	r3
 8005bf0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005bf2:	b1b9      	cbz	r1, 8005c24 <_reclaim_reent+0xb0>
 8005bf4:	4620      	mov	r0, r4
 8005bf6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005bfa:	f7ff bfad 	b.w	8005b58 <cleanup_glue>
 8005bfe:	5949      	ldr	r1, [r1, r5]
 8005c00:	b941      	cbnz	r1, 8005c14 <_reclaim_reent+0xa0>
 8005c02:	3504      	adds	r5, #4
 8005c04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c06:	2d80      	cmp	r5, #128	; 0x80
 8005c08:	68d9      	ldr	r1, [r3, #12]
 8005c0a:	d1f8      	bne.n	8005bfe <_reclaim_reent+0x8a>
 8005c0c:	4620      	mov	r0, r4
 8005c0e:	f000 f99b 	bl	8005f48 <_free_r>
 8005c12:	e7ba      	b.n	8005b8a <_reclaim_reent+0x16>
 8005c14:	680e      	ldr	r6, [r1, #0]
 8005c16:	4620      	mov	r0, r4
 8005c18:	f000 f996 	bl	8005f48 <_free_r>
 8005c1c:	4631      	mov	r1, r6
 8005c1e:	e7ef      	b.n	8005c00 <_reclaim_reent+0x8c>
 8005c20:	2500      	movs	r5, #0
 8005c22:	e7ef      	b.n	8005c04 <_reclaim_reent+0x90>
 8005c24:	bd70      	pop	{r4, r5, r6, pc}
 8005c26:	bf00      	nop
 8005c28:	20000514 	.word	0x20000514

08005c2c <_sbrk_r>:
 8005c2c:	b538      	push	{r3, r4, r5, lr}
 8005c2e:	2300      	movs	r3, #0
 8005c30:	4d05      	ldr	r5, [pc, #20]	; (8005c48 <_sbrk_r+0x1c>)
 8005c32:	4604      	mov	r4, r0
 8005c34:	4608      	mov	r0, r1
 8005c36:	602b      	str	r3, [r5, #0]
 8005c38:	f7fa ff9e 	bl	8000b78 <_sbrk>
 8005c3c:	1c43      	adds	r3, r0, #1
 8005c3e:	d102      	bne.n	8005c46 <_sbrk_r+0x1a>
 8005c40:	682b      	ldr	r3, [r5, #0]
 8005c42:	b103      	cbz	r3, 8005c46 <_sbrk_r+0x1a>
 8005c44:	6023      	str	r3, [r4, #0]
 8005c46:	bd38      	pop	{r3, r4, r5, pc}
 8005c48:	200022b0 	.word	0x200022b0

08005c4c <__sread>:
 8005c4c:	b510      	push	{r4, lr}
 8005c4e:	460c      	mov	r4, r1
 8005c50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c54:	f000 fcb2 	bl	80065bc <_read_r>
 8005c58:	2800      	cmp	r0, #0
 8005c5a:	bfab      	itete	ge
 8005c5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005c5e:	89a3      	ldrhlt	r3, [r4, #12]
 8005c60:	181b      	addge	r3, r3, r0
 8005c62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005c66:	bfac      	ite	ge
 8005c68:	6563      	strge	r3, [r4, #84]	; 0x54
 8005c6a:	81a3      	strhlt	r3, [r4, #12]
 8005c6c:	bd10      	pop	{r4, pc}

08005c6e <__swrite>:
 8005c6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c72:	461f      	mov	r7, r3
 8005c74:	898b      	ldrh	r3, [r1, #12]
 8005c76:	4605      	mov	r5, r0
 8005c78:	05db      	lsls	r3, r3, #23
 8005c7a:	460c      	mov	r4, r1
 8005c7c:	4616      	mov	r6, r2
 8005c7e:	d505      	bpl.n	8005c8c <__swrite+0x1e>
 8005c80:	2302      	movs	r3, #2
 8005c82:	2200      	movs	r2, #0
 8005c84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c88:	f000 f938 	bl	8005efc <_lseek_r>
 8005c8c:	89a3      	ldrh	r3, [r4, #12]
 8005c8e:	4632      	mov	r2, r6
 8005c90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c94:	81a3      	strh	r3, [r4, #12]
 8005c96:	4628      	mov	r0, r5
 8005c98:	463b      	mov	r3, r7
 8005c9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ca2:	f000 b817 	b.w	8005cd4 <_write_r>

08005ca6 <__sseek>:
 8005ca6:	b510      	push	{r4, lr}
 8005ca8:	460c      	mov	r4, r1
 8005caa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cae:	f000 f925 	bl	8005efc <_lseek_r>
 8005cb2:	1c43      	adds	r3, r0, #1
 8005cb4:	89a3      	ldrh	r3, [r4, #12]
 8005cb6:	bf15      	itete	ne
 8005cb8:	6560      	strne	r0, [r4, #84]	; 0x54
 8005cba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005cbe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005cc2:	81a3      	strheq	r3, [r4, #12]
 8005cc4:	bf18      	it	ne
 8005cc6:	81a3      	strhne	r3, [r4, #12]
 8005cc8:	bd10      	pop	{r4, pc}

08005cca <__sclose>:
 8005cca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cce:	f000 b831 	b.w	8005d34 <_close_r>
	...

08005cd4 <_write_r>:
 8005cd4:	b538      	push	{r3, r4, r5, lr}
 8005cd6:	4604      	mov	r4, r0
 8005cd8:	4608      	mov	r0, r1
 8005cda:	4611      	mov	r1, r2
 8005cdc:	2200      	movs	r2, #0
 8005cde:	4d05      	ldr	r5, [pc, #20]	; (8005cf4 <_write_r+0x20>)
 8005ce0:	602a      	str	r2, [r5, #0]
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	f7fa fefc 	bl	8000ae0 <_write>
 8005ce8:	1c43      	adds	r3, r0, #1
 8005cea:	d102      	bne.n	8005cf2 <_write_r+0x1e>
 8005cec:	682b      	ldr	r3, [r5, #0]
 8005cee:	b103      	cbz	r3, 8005cf2 <_write_r+0x1e>
 8005cf0:	6023      	str	r3, [r4, #0]
 8005cf2:	bd38      	pop	{r3, r4, r5, pc}
 8005cf4:	200022b0 	.word	0x200022b0

08005cf8 <__assert_func>:
 8005cf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005cfa:	4614      	mov	r4, r2
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	4b09      	ldr	r3, [pc, #36]	; (8005d24 <__assert_func+0x2c>)
 8005d00:	4605      	mov	r5, r0
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68d8      	ldr	r0, [r3, #12]
 8005d06:	b14c      	cbz	r4, 8005d1c <__assert_func+0x24>
 8005d08:	4b07      	ldr	r3, [pc, #28]	; (8005d28 <__assert_func+0x30>)
 8005d0a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005d0e:	9100      	str	r1, [sp, #0]
 8005d10:	462b      	mov	r3, r5
 8005d12:	4906      	ldr	r1, [pc, #24]	; (8005d2c <__assert_func+0x34>)
 8005d14:	f000 f8e0 	bl	8005ed8 <fiprintf>
 8005d18:	f000 fd22 	bl	8006760 <abort>
 8005d1c:	4b04      	ldr	r3, [pc, #16]	; (8005d30 <__assert_func+0x38>)
 8005d1e:	461c      	mov	r4, r3
 8005d20:	e7f3      	b.n	8005d0a <__assert_func+0x12>
 8005d22:	bf00      	nop
 8005d24:	20000514 	.word	0x20000514
 8005d28:	08006aca 	.word	0x08006aca
 8005d2c:	08006ad7 	.word	0x08006ad7
 8005d30:	08006b05 	.word	0x08006b05

08005d34 <_close_r>:
 8005d34:	b538      	push	{r3, r4, r5, lr}
 8005d36:	2300      	movs	r3, #0
 8005d38:	4d05      	ldr	r5, [pc, #20]	; (8005d50 <_close_r+0x1c>)
 8005d3a:	4604      	mov	r4, r0
 8005d3c:	4608      	mov	r0, r1
 8005d3e:	602b      	str	r3, [r5, #0]
 8005d40:	f7fa feea 	bl	8000b18 <_close>
 8005d44:	1c43      	adds	r3, r0, #1
 8005d46:	d102      	bne.n	8005d4e <_close_r+0x1a>
 8005d48:	682b      	ldr	r3, [r5, #0]
 8005d4a:	b103      	cbz	r3, 8005d4e <_close_r+0x1a>
 8005d4c:	6023      	str	r3, [r4, #0]
 8005d4e:	bd38      	pop	{r3, r4, r5, pc}
 8005d50:	200022b0 	.word	0x200022b0

08005d54 <__sflush_r>:
 8005d54:	898a      	ldrh	r2, [r1, #12]
 8005d56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d5a:	4605      	mov	r5, r0
 8005d5c:	0710      	lsls	r0, r2, #28
 8005d5e:	460c      	mov	r4, r1
 8005d60:	d458      	bmi.n	8005e14 <__sflush_r+0xc0>
 8005d62:	684b      	ldr	r3, [r1, #4]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	dc05      	bgt.n	8005d74 <__sflush_r+0x20>
 8005d68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	dc02      	bgt.n	8005d74 <__sflush_r+0x20>
 8005d6e:	2000      	movs	r0, #0
 8005d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d76:	2e00      	cmp	r6, #0
 8005d78:	d0f9      	beq.n	8005d6e <__sflush_r+0x1a>
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005d80:	682f      	ldr	r7, [r5, #0]
 8005d82:	602b      	str	r3, [r5, #0]
 8005d84:	d032      	beq.n	8005dec <__sflush_r+0x98>
 8005d86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005d88:	89a3      	ldrh	r3, [r4, #12]
 8005d8a:	075a      	lsls	r2, r3, #29
 8005d8c:	d505      	bpl.n	8005d9a <__sflush_r+0x46>
 8005d8e:	6863      	ldr	r3, [r4, #4]
 8005d90:	1ac0      	subs	r0, r0, r3
 8005d92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d94:	b10b      	cbz	r3, 8005d9a <__sflush_r+0x46>
 8005d96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d98:	1ac0      	subs	r0, r0, r3
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005da0:	4628      	mov	r0, r5
 8005da2:	6a21      	ldr	r1, [r4, #32]
 8005da4:	47b0      	blx	r6
 8005da6:	1c43      	adds	r3, r0, #1
 8005da8:	89a3      	ldrh	r3, [r4, #12]
 8005daa:	d106      	bne.n	8005dba <__sflush_r+0x66>
 8005dac:	6829      	ldr	r1, [r5, #0]
 8005dae:	291d      	cmp	r1, #29
 8005db0:	d82c      	bhi.n	8005e0c <__sflush_r+0xb8>
 8005db2:	4a2a      	ldr	r2, [pc, #168]	; (8005e5c <__sflush_r+0x108>)
 8005db4:	40ca      	lsrs	r2, r1
 8005db6:	07d6      	lsls	r6, r2, #31
 8005db8:	d528      	bpl.n	8005e0c <__sflush_r+0xb8>
 8005dba:	2200      	movs	r2, #0
 8005dbc:	6062      	str	r2, [r4, #4]
 8005dbe:	6922      	ldr	r2, [r4, #16]
 8005dc0:	04d9      	lsls	r1, r3, #19
 8005dc2:	6022      	str	r2, [r4, #0]
 8005dc4:	d504      	bpl.n	8005dd0 <__sflush_r+0x7c>
 8005dc6:	1c42      	adds	r2, r0, #1
 8005dc8:	d101      	bne.n	8005dce <__sflush_r+0x7a>
 8005dca:	682b      	ldr	r3, [r5, #0]
 8005dcc:	b903      	cbnz	r3, 8005dd0 <__sflush_r+0x7c>
 8005dce:	6560      	str	r0, [r4, #84]	; 0x54
 8005dd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005dd2:	602f      	str	r7, [r5, #0]
 8005dd4:	2900      	cmp	r1, #0
 8005dd6:	d0ca      	beq.n	8005d6e <__sflush_r+0x1a>
 8005dd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ddc:	4299      	cmp	r1, r3
 8005dde:	d002      	beq.n	8005de6 <__sflush_r+0x92>
 8005de0:	4628      	mov	r0, r5
 8005de2:	f000 f8b1 	bl	8005f48 <_free_r>
 8005de6:	2000      	movs	r0, #0
 8005de8:	6360      	str	r0, [r4, #52]	; 0x34
 8005dea:	e7c1      	b.n	8005d70 <__sflush_r+0x1c>
 8005dec:	6a21      	ldr	r1, [r4, #32]
 8005dee:	2301      	movs	r3, #1
 8005df0:	4628      	mov	r0, r5
 8005df2:	47b0      	blx	r6
 8005df4:	1c41      	adds	r1, r0, #1
 8005df6:	d1c7      	bne.n	8005d88 <__sflush_r+0x34>
 8005df8:	682b      	ldr	r3, [r5, #0]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d0c4      	beq.n	8005d88 <__sflush_r+0x34>
 8005dfe:	2b1d      	cmp	r3, #29
 8005e00:	d001      	beq.n	8005e06 <__sflush_r+0xb2>
 8005e02:	2b16      	cmp	r3, #22
 8005e04:	d101      	bne.n	8005e0a <__sflush_r+0xb6>
 8005e06:	602f      	str	r7, [r5, #0]
 8005e08:	e7b1      	b.n	8005d6e <__sflush_r+0x1a>
 8005e0a:	89a3      	ldrh	r3, [r4, #12]
 8005e0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e10:	81a3      	strh	r3, [r4, #12]
 8005e12:	e7ad      	b.n	8005d70 <__sflush_r+0x1c>
 8005e14:	690f      	ldr	r7, [r1, #16]
 8005e16:	2f00      	cmp	r7, #0
 8005e18:	d0a9      	beq.n	8005d6e <__sflush_r+0x1a>
 8005e1a:	0793      	lsls	r3, r2, #30
 8005e1c:	bf18      	it	ne
 8005e1e:	2300      	movne	r3, #0
 8005e20:	680e      	ldr	r6, [r1, #0]
 8005e22:	bf08      	it	eq
 8005e24:	694b      	ldreq	r3, [r1, #20]
 8005e26:	eba6 0807 	sub.w	r8, r6, r7
 8005e2a:	600f      	str	r7, [r1, #0]
 8005e2c:	608b      	str	r3, [r1, #8]
 8005e2e:	f1b8 0f00 	cmp.w	r8, #0
 8005e32:	dd9c      	ble.n	8005d6e <__sflush_r+0x1a>
 8005e34:	4643      	mov	r3, r8
 8005e36:	463a      	mov	r2, r7
 8005e38:	4628      	mov	r0, r5
 8005e3a:	6a21      	ldr	r1, [r4, #32]
 8005e3c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005e3e:	47b0      	blx	r6
 8005e40:	2800      	cmp	r0, #0
 8005e42:	dc06      	bgt.n	8005e52 <__sflush_r+0xfe>
 8005e44:	89a3      	ldrh	r3, [r4, #12]
 8005e46:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e4e:	81a3      	strh	r3, [r4, #12]
 8005e50:	e78e      	b.n	8005d70 <__sflush_r+0x1c>
 8005e52:	4407      	add	r7, r0
 8005e54:	eba8 0800 	sub.w	r8, r8, r0
 8005e58:	e7e9      	b.n	8005e2e <__sflush_r+0xda>
 8005e5a:	bf00      	nop
 8005e5c:	20400001 	.word	0x20400001

08005e60 <_fflush_r>:
 8005e60:	b538      	push	{r3, r4, r5, lr}
 8005e62:	690b      	ldr	r3, [r1, #16]
 8005e64:	4605      	mov	r5, r0
 8005e66:	460c      	mov	r4, r1
 8005e68:	b913      	cbnz	r3, 8005e70 <_fflush_r+0x10>
 8005e6a:	2500      	movs	r5, #0
 8005e6c:	4628      	mov	r0, r5
 8005e6e:	bd38      	pop	{r3, r4, r5, pc}
 8005e70:	b118      	cbz	r0, 8005e7a <_fflush_r+0x1a>
 8005e72:	6983      	ldr	r3, [r0, #24]
 8005e74:	b90b      	cbnz	r3, 8005e7a <_fflush_r+0x1a>
 8005e76:	f7ff fcd9 	bl	800582c <__sinit>
 8005e7a:	4b14      	ldr	r3, [pc, #80]	; (8005ecc <_fflush_r+0x6c>)
 8005e7c:	429c      	cmp	r4, r3
 8005e7e:	d11b      	bne.n	8005eb8 <_fflush_r+0x58>
 8005e80:	686c      	ldr	r4, [r5, #4]
 8005e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d0ef      	beq.n	8005e6a <_fflush_r+0xa>
 8005e8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005e8c:	07d0      	lsls	r0, r2, #31
 8005e8e:	d404      	bmi.n	8005e9a <_fflush_r+0x3a>
 8005e90:	0599      	lsls	r1, r3, #22
 8005e92:	d402      	bmi.n	8005e9a <_fflush_r+0x3a>
 8005e94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e96:	f7ff fd8c 	bl	80059b2 <__retarget_lock_acquire_recursive>
 8005e9a:	4628      	mov	r0, r5
 8005e9c:	4621      	mov	r1, r4
 8005e9e:	f7ff ff59 	bl	8005d54 <__sflush_r>
 8005ea2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ea4:	4605      	mov	r5, r0
 8005ea6:	07da      	lsls	r2, r3, #31
 8005ea8:	d4e0      	bmi.n	8005e6c <_fflush_r+0xc>
 8005eaa:	89a3      	ldrh	r3, [r4, #12]
 8005eac:	059b      	lsls	r3, r3, #22
 8005eae:	d4dd      	bmi.n	8005e6c <_fflush_r+0xc>
 8005eb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005eb2:	f7ff fd7f 	bl	80059b4 <__retarget_lock_release_recursive>
 8005eb6:	e7d9      	b.n	8005e6c <_fflush_r+0xc>
 8005eb8:	4b05      	ldr	r3, [pc, #20]	; (8005ed0 <_fflush_r+0x70>)
 8005eba:	429c      	cmp	r4, r3
 8005ebc:	d101      	bne.n	8005ec2 <_fflush_r+0x62>
 8005ebe:	68ac      	ldr	r4, [r5, #8]
 8005ec0:	e7df      	b.n	8005e82 <_fflush_r+0x22>
 8005ec2:	4b04      	ldr	r3, [pc, #16]	; (8005ed4 <_fflush_r+0x74>)
 8005ec4:	429c      	cmp	r4, r3
 8005ec6:	bf08      	it	eq
 8005ec8:	68ec      	ldreq	r4, [r5, #12]
 8005eca:	e7da      	b.n	8005e82 <_fflush_r+0x22>
 8005ecc:	08006a10 	.word	0x08006a10
 8005ed0:	08006a30 	.word	0x08006a30
 8005ed4:	080069f0 	.word	0x080069f0

08005ed8 <fiprintf>:
 8005ed8:	b40e      	push	{r1, r2, r3}
 8005eda:	b503      	push	{r0, r1, lr}
 8005edc:	4601      	mov	r1, r0
 8005ede:	ab03      	add	r3, sp, #12
 8005ee0:	4805      	ldr	r0, [pc, #20]	; (8005ef8 <fiprintf+0x20>)
 8005ee2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ee6:	6800      	ldr	r0, [r0, #0]
 8005ee8:	9301      	str	r3, [sp, #4]
 8005eea:	f000 f8a1 	bl	8006030 <_vfiprintf_r>
 8005eee:	b002      	add	sp, #8
 8005ef0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ef4:	b003      	add	sp, #12
 8005ef6:	4770      	bx	lr
 8005ef8:	20000514 	.word	0x20000514

08005efc <_lseek_r>:
 8005efc:	b538      	push	{r3, r4, r5, lr}
 8005efe:	4604      	mov	r4, r0
 8005f00:	4608      	mov	r0, r1
 8005f02:	4611      	mov	r1, r2
 8005f04:	2200      	movs	r2, #0
 8005f06:	4d05      	ldr	r5, [pc, #20]	; (8005f1c <_lseek_r+0x20>)
 8005f08:	602a      	str	r2, [r5, #0]
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	f7fa fe28 	bl	8000b60 <_lseek>
 8005f10:	1c43      	adds	r3, r0, #1
 8005f12:	d102      	bne.n	8005f1a <_lseek_r+0x1e>
 8005f14:	682b      	ldr	r3, [r5, #0]
 8005f16:	b103      	cbz	r3, 8005f1a <_lseek_r+0x1e>
 8005f18:	6023      	str	r3, [r4, #0]
 8005f1a:	bd38      	pop	{r3, r4, r5, pc}
 8005f1c:	200022b0 	.word	0x200022b0

08005f20 <malloc>:
 8005f20:	4b02      	ldr	r3, [pc, #8]	; (8005f2c <malloc+0xc>)
 8005f22:	4601      	mov	r1, r0
 8005f24:	6818      	ldr	r0, [r3, #0]
 8005f26:	f7ff bd4f 	b.w	80059c8 <_malloc_r>
 8005f2a:	bf00      	nop
 8005f2c:	20000514 	.word	0x20000514

08005f30 <__malloc_lock>:
 8005f30:	4801      	ldr	r0, [pc, #4]	; (8005f38 <__malloc_lock+0x8>)
 8005f32:	f7ff bd3e 	b.w	80059b2 <__retarget_lock_acquire_recursive>
 8005f36:	bf00      	nop
 8005f38:	200022a8 	.word	0x200022a8

08005f3c <__malloc_unlock>:
 8005f3c:	4801      	ldr	r0, [pc, #4]	; (8005f44 <__malloc_unlock+0x8>)
 8005f3e:	f7ff bd39 	b.w	80059b4 <__retarget_lock_release_recursive>
 8005f42:	bf00      	nop
 8005f44:	200022a8 	.word	0x200022a8

08005f48 <_free_r>:
 8005f48:	b538      	push	{r3, r4, r5, lr}
 8005f4a:	4605      	mov	r5, r0
 8005f4c:	2900      	cmp	r1, #0
 8005f4e:	d043      	beq.n	8005fd8 <_free_r+0x90>
 8005f50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f54:	1f0c      	subs	r4, r1, #4
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	bfb8      	it	lt
 8005f5a:	18e4      	addlt	r4, r4, r3
 8005f5c:	f7ff ffe8 	bl	8005f30 <__malloc_lock>
 8005f60:	4a1e      	ldr	r2, [pc, #120]	; (8005fdc <_free_r+0x94>)
 8005f62:	6813      	ldr	r3, [r2, #0]
 8005f64:	4610      	mov	r0, r2
 8005f66:	b933      	cbnz	r3, 8005f76 <_free_r+0x2e>
 8005f68:	6063      	str	r3, [r4, #4]
 8005f6a:	6014      	str	r4, [r2, #0]
 8005f6c:	4628      	mov	r0, r5
 8005f6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f72:	f7ff bfe3 	b.w	8005f3c <__malloc_unlock>
 8005f76:	42a3      	cmp	r3, r4
 8005f78:	d90a      	bls.n	8005f90 <_free_r+0x48>
 8005f7a:	6821      	ldr	r1, [r4, #0]
 8005f7c:	1862      	adds	r2, r4, r1
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	bf01      	itttt	eq
 8005f82:	681a      	ldreq	r2, [r3, #0]
 8005f84:	685b      	ldreq	r3, [r3, #4]
 8005f86:	1852      	addeq	r2, r2, r1
 8005f88:	6022      	streq	r2, [r4, #0]
 8005f8a:	6063      	str	r3, [r4, #4]
 8005f8c:	6004      	str	r4, [r0, #0]
 8005f8e:	e7ed      	b.n	8005f6c <_free_r+0x24>
 8005f90:	461a      	mov	r2, r3
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	b10b      	cbz	r3, 8005f9a <_free_r+0x52>
 8005f96:	42a3      	cmp	r3, r4
 8005f98:	d9fa      	bls.n	8005f90 <_free_r+0x48>
 8005f9a:	6811      	ldr	r1, [r2, #0]
 8005f9c:	1850      	adds	r0, r2, r1
 8005f9e:	42a0      	cmp	r0, r4
 8005fa0:	d10b      	bne.n	8005fba <_free_r+0x72>
 8005fa2:	6820      	ldr	r0, [r4, #0]
 8005fa4:	4401      	add	r1, r0
 8005fa6:	1850      	adds	r0, r2, r1
 8005fa8:	4283      	cmp	r3, r0
 8005faa:	6011      	str	r1, [r2, #0]
 8005fac:	d1de      	bne.n	8005f6c <_free_r+0x24>
 8005fae:	6818      	ldr	r0, [r3, #0]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	4401      	add	r1, r0
 8005fb4:	6011      	str	r1, [r2, #0]
 8005fb6:	6053      	str	r3, [r2, #4]
 8005fb8:	e7d8      	b.n	8005f6c <_free_r+0x24>
 8005fba:	d902      	bls.n	8005fc2 <_free_r+0x7a>
 8005fbc:	230c      	movs	r3, #12
 8005fbe:	602b      	str	r3, [r5, #0]
 8005fc0:	e7d4      	b.n	8005f6c <_free_r+0x24>
 8005fc2:	6820      	ldr	r0, [r4, #0]
 8005fc4:	1821      	adds	r1, r4, r0
 8005fc6:	428b      	cmp	r3, r1
 8005fc8:	bf01      	itttt	eq
 8005fca:	6819      	ldreq	r1, [r3, #0]
 8005fcc:	685b      	ldreq	r3, [r3, #4]
 8005fce:	1809      	addeq	r1, r1, r0
 8005fd0:	6021      	streq	r1, [r4, #0]
 8005fd2:	6063      	str	r3, [r4, #4]
 8005fd4:	6054      	str	r4, [r2, #4]
 8005fd6:	e7c9      	b.n	8005f6c <_free_r+0x24>
 8005fd8:	bd38      	pop	{r3, r4, r5, pc}
 8005fda:	bf00      	nop
 8005fdc:	200015a4 	.word	0x200015a4

08005fe0 <__sfputc_r>:
 8005fe0:	6893      	ldr	r3, [r2, #8]
 8005fe2:	b410      	push	{r4}
 8005fe4:	3b01      	subs	r3, #1
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	6093      	str	r3, [r2, #8]
 8005fea:	da07      	bge.n	8005ffc <__sfputc_r+0x1c>
 8005fec:	6994      	ldr	r4, [r2, #24]
 8005fee:	42a3      	cmp	r3, r4
 8005ff0:	db01      	blt.n	8005ff6 <__sfputc_r+0x16>
 8005ff2:	290a      	cmp	r1, #10
 8005ff4:	d102      	bne.n	8005ffc <__sfputc_r+0x1c>
 8005ff6:	bc10      	pop	{r4}
 8005ff8:	f000 baf2 	b.w	80065e0 <__swbuf_r>
 8005ffc:	6813      	ldr	r3, [r2, #0]
 8005ffe:	1c58      	adds	r0, r3, #1
 8006000:	6010      	str	r0, [r2, #0]
 8006002:	7019      	strb	r1, [r3, #0]
 8006004:	4608      	mov	r0, r1
 8006006:	bc10      	pop	{r4}
 8006008:	4770      	bx	lr

0800600a <__sfputs_r>:
 800600a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800600c:	4606      	mov	r6, r0
 800600e:	460f      	mov	r7, r1
 8006010:	4614      	mov	r4, r2
 8006012:	18d5      	adds	r5, r2, r3
 8006014:	42ac      	cmp	r4, r5
 8006016:	d101      	bne.n	800601c <__sfputs_r+0x12>
 8006018:	2000      	movs	r0, #0
 800601a:	e007      	b.n	800602c <__sfputs_r+0x22>
 800601c:	463a      	mov	r2, r7
 800601e:	4630      	mov	r0, r6
 8006020:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006024:	f7ff ffdc 	bl	8005fe0 <__sfputc_r>
 8006028:	1c43      	adds	r3, r0, #1
 800602a:	d1f3      	bne.n	8006014 <__sfputs_r+0xa>
 800602c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006030 <_vfiprintf_r>:
 8006030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006034:	460d      	mov	r5, r1
 8006036:	4614      	mov	r4, r2
 8006038:	4698      	mov	r8, r3
 800603a:	4606      	mov	r6, r0
 800603c:	b09d      	sub	sp, #116	; 0x74
 800603e:	b118      	cbz	r0, 8006048 <_vfiprintf_r+0x18>
 8006040:	6983      	ldr	r3, [r0, #24]
 8006042:	b90b      	cbnz	r3, 8006048 <_vfiprintf_r+0x18>
 8006044:	f7ff fbf2 	bl	800582c <__sinit>
 8006048:	4b89      	ldr	r3, [pc, #548]	; (8006270 <_vfiprintf_r+0x240>)
 800604a:	429d      	cmp	r5, r3
 800604c:	d11b      	bne.n	8006086 <_vfiprintf_r+0x56>
 800604e:	6875      	ldr	r5, [r6, #4]
 8006050:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006052:	07d9      	lsls	r1, r3, #31
 8006054:	d405      	bmi.n	8006062 <_vfiprintf_r+0x32>
 8006056:	89ab      	ldrh	r3, [r5, #12]
 8006058:	059a      	lsls	r2, r3, #22
 800605a:	d402      	bmi.n	8006062 <_vfiprintf_r+0x32>
 800605c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800605e:	f7ff fca8 	bl	80059b2 <__retarget_lock_acquire_recursive>
 8006062:	89ab      	ldrh	r3, [r5, #12]
 8006064:	071b      	lsls	r3, r3, #28
 8006066:	d501      	bpl.n	800606c <_vfiprintf_r+0x3c>
 8006068:	692b      	ldr	r3, [r5, #16]
 800606a:	b9eb      	cbnz	r3, 80060a8 <_vfiprintf_r+0x78>
 800606c:	4629      	mov	r1, r5
 800606e:	4630      	mov	r0, r6
 8006070:	f000 fb08 	bl	8006684 <__swsetup_r>
 8006074:	b1c0      	cbz	r0, 80060a8 <_vfiprintf_r+0x78>
 8006076:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006078:	07dc      	lsls	r4, r3, #31
 800607a:	d50e      	bpl.n	800609a <_vfiprintf_r+0x6a>
 800607c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006080:	b01d      	add	sp, #116	; 0x74
 8006082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006086:	4b7b      	ldr	r3, [pc, #492]	; (8006274 <_vfiprintf_r+0x244>)
 8006088:	429d      	cmp	r5, r3
 800608a:	d101      	bne.n	8006090 <_vfiprintf_r+0x60>
 800608c:	68b5      	ldr	r5, [r6, #8]
 800608e:	e7df      	b.n	8006050 <_vfiprintf_r+0x20>
 8006090:	4b79      	ldr	r3, [pc, #484]	; (8006278 <_vfiprintf_r+0x248>)
 8006092:	429d      	cmp	r5, r3
 8006094:	bf08      	it	eq
 8006096:	68f5      	ldreq	r5, [r6, #12]
 8006098:	e7da      	b.n	8006050 <_vfiprintf_r+0x20>
 800609a:	89ab      	ldrh	r3, [r5, #12]
 800609c:	0598      	lsls	r0, r3, #22
 800609e:	d4ed      	bmi.n	800607c <_vfiprintf_r+0x4c>
 80060a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80060a2:	f7ff fc87 	bl	80059b4 <__retarget_lock_release_recursive>
 80060a6:	e7e9      	b.n	800607c <_vfiprintf_r+0x4c>
 80060a8:	2300      	movs	r3, #0
 80060aa:	9309      	str	r3, [sp, #36]	; 0x24
 80060ac:	2320      	movs	r3, #32
 80060ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80060b2:	2330      	movs	r3, #48	; 0x30
 80060b4:	f04f 0901 	mov.w	r9, #1
 80060b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80060bc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800627c <_vfiprintf_r+0x24c>
 80060c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80060c4:	4623      	mov	r3, r4
 80060c6:	469a      	mov	sl, r3
 80060c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060cc:	b10a      	cbz	r2, 80060d2 <_vfiprintf_r+0xa2>
 80060ce:	2a25      	cmp	r2, #37	; 0x25
 80060d0:	d1f9      	bne.n	80060c6 <_vfiprintf_r+0x96>
 80060d2:	ebba 0b04 	subs.w	fp, sl, r4
 80060d6:	d00b      	beq.n	80060f0 <_vfiprintf_r+0xc0>
 80060d8:	465b      	mov	r3, fp
 80060da:	4622      	mov	r2, r4
 80060dc:	4629      	mov	r1, r5
 80060de:	4630      	mov	r0, r6
 80060e0:	f7ff ff93 	bl	800600a <__sfputs_r>
 80060e4:	3001      	adds	r0, #1
 80060e6:	f000 80aa 	beq.w	800623e <_vfiprintf_r+0x20e>
 80060ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060ec:	445a      	add	r2, fp
 80060ee:	9209      	str	r2, [sp, #36]	; 0x24
 80060f0:	f89a 3000 	ldrb.w	r3, [sl]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f000 80a2 	beq.w	800623e <_vfiprintf_r+0x20e>
 80060fa:	2300      	movs	r3, #0
 80060fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006100:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006104:	f10a 0a01 	add.w	sl, sl, #1
 8006108:	9304      	str	r3, [sp, #16]
 800610a:	9307      	str	r3, [sp, #28]
 800610c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006110:	931a      	str	r3, [sp, #104]	; 0x68
 8006112:	4654      	mov	r4, sl
 8006114:	2205      	movs	r2, #5
 8006116:	f814 1b01 	ldrb.w	r1, [r4], #1
 800611a:	4858      	ldr	r0, [pc, #352]	; (800627c <_vfiprintf_r+0x24c>)
 800611c:	f000 fb8c 	bl	8006838 <memchr>
 8006120:	9a04      	ldr	r2, [sp, #16]
 8006122:	b9d8      	cbnz	r0, 800615c <_vfiprintf_r+0x12c>
 8006124:	06d1      	lsls	r1, r2, #27
 8006126:	bf44      	itt	mi
 8006128:	2320      	movmi	r3, #32
 800612a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800612e:	0713      	lsls	r3, r2, #28
 8006130:	bf44      	itt	mi
 8006132:	232b      	movmi	r3, #43	; 0x2b
 8006134:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006138:	f89a 3000 	ldrb.w	r3, [sl]
 800613c:	2b2a      	cmp	r3, #42	; 0x2a
 800613e:	d015      	beq.n	800616c <_vfiprintf_r+0x13c>
 8006140:	4654      	mov	r4, sl
 8006142:	2000      	movs	r0, #0
 8006144:	f04f 0c0a 	mov.w	ip, #10
 8006148:	9a07      	ldr	r2, [sp, #28]
 800614a:	4621      	mov	r1, r4
 800614c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006150:	3b30      	subs	r3, #48	; 0x30
 8006152:	2b09      	cmp	r3, #9
 8006154:	d94e      	bls.n	80061f4 <_vfiprintf_r+0x1c4>
 8006156:	b1b0      	cbz	r0, 8006186 <_vfiprintf_r+0x156>
 8006158:	9207      	str	r2, [sp, #28]
 800615a:	e014      	b.n	8006186 <_vfiprintf_r+0x156>
 800615c:	eba0 0308 	sub.w	r3, r0, r8
 8006160:	fa09 f303 	lsl.w	r3, r9, r3
 8006164:	4313      	orrs	r3, r2
 8006166:	46a2      	mov	sl, r4
 8006168:	9304      	str	r3, [sp, #16]
 800616a:	e7d2      	b.n	8006112 <_vfiprintf_r+0xe2>
 800616c:	9b03      	ldr	r3, [sp, #12]
 800616e:	1d19      	adds	r1, r3, #4
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	9103      	str	r1, [sp, #12]
 8006174:	2b00      	cmp	r3, #0
 8006176:	bfbb      	ittet	lt
 8006178:	425b      	neglt	r3, r3
 800617a:	f042 0202 	orrlt.w	r2, r2, #2
 800617e:	9307      	strge	r3, [sp, #28]
 8006180:	9307      	strlt	r3, [sp, #28]
 8006182:	bfb8      	it	lt
 8006184:	9204      	strlt	r2, [sp, #16]
 8006186:	7823      	ldrb	r3, [r4, #0]
 8006188:	2b2e      	cmp	r3, #46	; 0x2e
 800618a:	d10c      	bne.n	80061a6 <_vfiprintf_r+0x176>
 800618c:	7863      	ldrb	r3, [r4, #1]
 800618e:	2b2a      	cmp	r3, #42	; 0x2a
 8006190:	d135      	bne.n	80061fe <_vfiprintf_r+0x1ce>
 8006192:	9b03      	ldr	r3, [sp, #12]
 8006194:	3402      	adds	r4, #2
 8006196:	1d1a      	adds	r2, r3, #4
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	9203      	str	r2, [sp, #12]
 800619c:	2b00      	cmp	r3, #0
 800619e:	bfb8      	it	lt
 80061a0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80061a4:	9305      	str	r3, [sp, #20]
 80061a6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800628c <_vfiprintf_r+0x25c>
 80061aa:	2203      	movs	r2, #3
 80061ac:	4650      	mov	r0, sl
 80061ae:	7821      	ldrb	r1, [r4, #0]
 80061b0:	f000 fb42 	bl	8006838 <memchr>
 80061b4:	b140      	cbz	r0, 80061c8 <_vfiprintf_r+0x198>
 80061b6:	2340      	movs	r3, #64	; 0x40
 80061b8:	eba0 000a 	sub.w	r0, r0, sl
 80061bc:	fa03 f000 	lsl.w	r0, r3, r0
 80061c0:	9b04      	ldr	r3, [sp, #16]
 80061c2:	3401      	adds	r4, #1
 80061c4:	4303      	orrs	r3, r0
 80061c6:	9304      	str	r3, [sp, #16]
 80061c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061cc:	2206      	movs	r2, #6
 80061ce:	482c      	ldr	r0, [pc, #176]	; (8006280 <_vfiprintf_r+0x250>)
 80061d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80061d4:	f000 fb30 	bl	8006838 <memchr>
 80061d8:	2800      	cmp	r0, #0
 80061da:	d03f      	beq.n	800625c <_vfiprintf_r+0x22c>
 80061dc:	4b29      	ldr	r3, [pc, #164]	; (8006284 <_vfiprintf_r+0x254>)
 80061de:	bb1b      	cbnz	r3, 8006228 <_vfiprintf_r+0x1f8>
 80061e0:	9b03      	ldr	r3, [sp, #12]
 80061e2:	3307      	adds	r3, #7
 80061e4:	f023 0307 	bic.w	r3, r3, #7
 80061e8:	3308      	adds	r3, #8
 80061ea:	9303      	str	r3, [sp, #12]
 80061ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061ee:	443b      	add	r3, r7
 80061f0:	9309      	str	r3, [sp, #36]	; 0x24
 80061f2:	e767      	b.n	80060c4 <_vfiprintf_r+0x94>
 80061f4:	460c      	mov	r4, r1
 80061f6:	2001      	movs	r0, #1
 80061f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80061fc:	e7a5      	b.n	800614a <_vfiprintf_r+0x11a>
 80061fe:	2300      	movs	r3, #0
 8006200:	f04f 0c0a 	mov.w	ip, #10
 8006204:	4619      	mov	r1, r3
 8006206:	3401      	adds	r4, #1
 8006208:	9305      	str	r3, [sp, #20]
 800620a:	4620      	mov	r0, r4
 800620c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006210:	3a30      	subs	r2, #48	; 0x30
 8006212:	2a09      	cmp	r2, #9
 8006214:	d903      	bls.n	800621e <_vfiprintf_r+0x1ee>
 8006216:	2b00      	cmp	r3, #0
 8006218:	d0c5      	beq.n	80061a6 <_vfiprintf_r+0x176>
 800621a:	9105      	str	r1, [sp, #20]
 800621c:	e7c3      	b.n	80061a6 <_vfiprintf_r+0x176>
 800621e:	4604      	mov	r4, r0
 8006220:	2301      	movs	r3, #1
 8006222:	fb0c 2101 	mla	r1, ip, r1, r2
 8006226:	e7f0      	b.n	800620a <_vfiprintf_r+0x1da>
 8006228:	ab03      	add	r3, sp, #12
 800622a:	9300      	str	r3, [sp, #0]
 800622c:	462a      	mov	r2, r5
 800622e:	4630      	mov	r0, r6
 8006230:	4b15      	ldr	r3, [pc, #84]	; (8006288 <_vfiprintf_r+0x258>)
 8006232:	a904      	add	r1, sp, #16
 8006234:	f3af 8000 	nop.w
 8006238:	4607      	mov	r7, r0
 800623a:	1c78      	adds	r0, r7, #1
 800623c:	d1d6      	bne.n	80061ec <_vfiprintf_r+0x1bc>
 800623e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006240:	07d9      	lsls	r1, r3, #31
 8006242:	d405      	bmi.n	8006250 <_vfiprintf_r+0x220>
 8006244:	89ab      	ldrh	r3, [r5, #12]
 8006246:	059a      	lsls	r2, r3, #22
 8006248:	d402      	bmi.n	8006250 <_vfiprintf_r+0x220>
 800624a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800624c:	f7ff fbb2 	bl	80059b4 <__retarget_lock_release_recursive>
 8006250:	89ab      	ldrh	r3, [r5, #12]
 8006252:	065b      	lsls	r3, r3, #25
 8006254:	f53f af12 	bmi.w	800607c <_vfiprintf_r+0x4c>
 8006258:	9809      	ldr	r0, [sp, #36]	; 0x24
 800625a:	e711      	b.n	8006080 <_vfiprintf_r+0x50>
 800625c:	ab03      	add	r3, sp, #12
 800625e:	9300      	str	r3, [sp, #0]
 8006260:	462a      	mov	r2, r5
 8006262:	4630      	mov	r0, r6
 8006264:	4b08      	ldr	r3, [pc, #32]	; (8006288 <_vfiprintf_r+0x258>)
 8006266:	a904      	add	r1, sp, #16
 8006268:	f000 f882 	bl	8006370 <_printf_i>
 800626c:	e7e4      	b.n	8006238 <_vfiprintf_r+0x208>
 800626e:	bf00      	nop
 8006270:	08006a10 	.word	0x08006a10
 8006274:	08006a30 	.word	0x08006a30
 8006278:	080069f0 	.word	0x080069f0
 800627c:	08006b06 	.word	0x08006b06
 8006280:	08006b10 	.word	0x08006b10
 8006284:	00000000 	.word	0x00000000
 8006288:	0800600b 	.word	0x0800600b
 800628c:	08006b0c 	.word	0x08006b0c

08006290 <_printf_common>:
 8006290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006294:	4616      	mov	r6, r2
 8006296:	4699      	mov	r9, r3
 8006298:	688a      	ldr	r2, [r1, #8]
 800629a:	690b      	ldr	r3, [r1, #16]
 800629c:	4607      	mov	r7, r0
 800629e:	4293      	cmp	r3, r2
 80062a0:	bfb8      	it	lt
 80062a2:	4613      	movlt	r3, r2
 80062a4:	6033      	str	r3, [r6, #0]
 80062a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062aa:	460c      	mov	r4, r1
 80062ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062b0:	b10a      	cbz	r2, 80062b6 <_printf_common+0x26>
 80062b2:	3301      	adds	r3, #1
 80062b4:	6033      	str	r3, [r6, #0]
 80062b6:	6823      	ldr	r3, [r4, #0]
 80062b8:	0699      	lsls	r1, r3, #26
 80062ba:	bf42      	ittt	mi
 80062bc:	6833      	ldrmi	r3, [r6, #0]
 80062be:	3302      	addmi	r3, #2
 80062c0:	6033      	strmi	r3, [r6, #0]
 80062c2:	6825      	ldr	r5, [r4, #0]
 80062c4:	f015 0506 	ands.w	r5, r5, #6
 80062c8:	d106      	bne.n	80062d8 <_printf_common+0x48>
 80062ca:	f104 0a19 	add.w	sl, r4, #25
 80062ce:	68e3      	ldr	r3, [r4, #12]
 80062d0:	6832      	ldr	r2, [r6, #0]
 80062d2:	1a9b      	subs	r3, r3, r2
 80062d4:	42ab      	cmp	r3, r5
 80062d6:	dc28      	bgt.n	800632a <_printf_common+0x9a>
 80062d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80062dc:	1e13      	subs	r3, r2, #0
 80062de:	6822      	ldr	r2, [r4, #0]
 80062e0:	bf18      	it	ne
 80062e2:	2301      	movne	r3, #1
 80062e4:	0692      	lsls	r2, r2, #26
 80062e6:	d42d      	bmi.n	8006344 <_printf_common+0xb4>
 80062e8:	4649      	mov	r1, r9
 80062ea:	4638      	mov	r0, r7
 80062ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80062f0:	47c0      	blx	r8
 80062f2:	3001      	adds	r0, #1
 80062f4:	d020      	beq.n	8006338 <_printf_common+0xa8>
 80062f6:	6823      	ldr	r3, [r4, #0]
 80062f8:	68e5      	ldr	r5, [r4, #12]
 80062fa:	f003 0306 	and.w	r3, r3, #6
 80062fe:	2b04      	cmp	r3, #4
 8006300:	bf18      	it	ne
 8006302:	2500      	movne	r5, #0
 8006304:	6832      	ldr	r2, [r6, #0]
 8006306:	f04f 0600 	mov.w	r6, #0
 800630a:	68a3      	ldr	r3, [r4, #8]
 800630c:	bf08      	it	eq
 800630e:	1aad      	subeq	r5, r5, r2
 8006310:	6922      	ldr	r2, [r4, #16]
 8006312:	bf08      	it	eq
 8006314:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006318:	4293      	cmp	r3, r2
 800631a:	bfc4      	itt	gt
 800631c:	1a9b      	subgt	r3, r3, r2
 800631e:	18ed      	addgt	r5, r5, r3
 8006320:	341a      	adds	r4, #26
 8006322:	42b5      	cmp	r5, r6
 8006324:	d11a      	bne.n	800635c <_printf_common+0xcc>
 8006326:	2000      	movs	r0, #0
 8006328:	e008      	b.n	800633c <_printf_common+0xac>
 800632a:	2301      	movs	r3, #1
 800632c:	4652      	mov	r2, sl
 800632e:	4649      	mov	r1, r9
 8006330:	4638      	mov	r0, r7
 8006332:	47c0      	blx	r8
 8006334:	3001      	adds	r0, #1
 8006336:	d103      	bne.n	8006340 <_printf_common+0xb0>
 8006338:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800633c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006340:	3501      	adds	r5, #1
 8006342:	e7c4      	b.n	80062ce <_printf_common+0x3e>
 8006344:	2030      	movs	r0, #48	; 0x30
 8006346:	18e1      	adds	r1, r4, r3
 8006348:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800634c:	1c5a      	adds	r2, r3, #1
 800634e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006352:	4422      	add	r2, r4
 8006354:	3302      	adds	r3, #2
 8006356:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800635a:	e7c5      	b.n	80062e8 <_printf_common+0x58>
 800635c:	2301      	movs	r3, #1
 800635e:	4622      	mov	r2, r4
 8006360:	4649      	mov	r1, r9
 8006362:	4638      	mov	r0, r7
 8006364:	47c0      	blx	r8
 8006366:	3001      	adds	r0, #1
 8006368:	d0e6      	beq.n	8006338 <_printf_common+0xa8>
 800636a:	3601      	adds	r6, #1
 800636c:	e7d9      	b.n	8006322 <_printf_common+0x92>
	...

08006370 <_printf_i>:
 8006370:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006374:	460c      	mov	r4, r1
 8006376:	7e27      	ldrb	r7, [r4, #24]
 8006378:	4691      	mov	r9, r2
 800637a:	2f78      	cmp	r7, #120	; 0x78
 800637c:	4680      	mov	r8, r0
 800637e:	469a      	mov	sl, r3
 8006380:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006382:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006386:	d807      	bhi.n	8006398 <_printf_i+0x28>
 8006388:	2f62      	cmp	r7, #98	; 0x62
 800638a:	d80a      	bhi.n	80063a2 <_printf_i+0x32>
 800638c:	2f00      	cmp	r7, #0
 800638e:	f000 80d9 	beq.w	8006544 <_printf_i+0x1d4>
 8006392:	2f58      	cmp	r7, #88	; 0x58
 8006394:	f000 80a4 	beq.w	80064e0 <_printf_i+0x170>
 8006398:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800639c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80063a0:	e03a      	b.n	8006418 <_printf_i+0xa8>
 80063a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80063a6:	2b15      	cmp	r3, #21
 80063a8:	d8f6      	bhi.n	8006398 <_printf_i+0x28>
 80063aa:	a001      	add	r0, pc, #4	; (adr r0, 80063b0 <_printf_i+0x40>)
 80063ac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80063b0:	08006409 	.word	0x08006409
 80063b4:	0800641d 	.word	0x0800641d
 80063b8:	08006399 	.word	0x08006399
 80063bc:	08006399 	.word	0x08006399
 80063c0:	08006399 	.word	0x08006399
 80063c4:	08006399 	.word	0x08006399
 80063c8:	0800641d 	.word	0x0800641d
 80063cc:	08006399 	.word	0x08006399
 80063d0:	08006399 	.word	0x08006399
 80063d4:	08006399 	.word	0x08006399
 80063d8:	08006399 	.word	0x08006399
 80063dc:	0800652b 	.word	0x0800652b
 80063e0:	0800644d 	.word	0x0800644d
 80063e4:	0800650d 	.word	0x0800650d
 80063e8:	08006399 	.word	0x08006399
 80063ec:	08006399 	.word	0x08006399
 80063f0:	0800654d 	.word	0x0800654d
 80063f4:	08006399 	.word	0x08006399
 80063f8:	0800644d 	.word	0x0800644d
 80063fc:	08006399 	.word	0x08006399
 8006400:	08006399 	.word	0x08006399
 8006404:	08006515 	.word	0x08006515
 8006408:	680b      	ldr	r3, [r1, #0]
 800640a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800640e:	1d1a      	adds	r2, r3, #4
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	600a      	str	r2, [r1, #0]
 8006414:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006418:	2301      	movs	r3, #1
 800641a:	e0a4      	b.n	8006566 <_printf_i+0x1f6>
 800641c:	6825      	ldr	r5, [r4, #0]
 800641e:	6808      	ldr	r0, [r1, #0]
 8006420:	062e      	lsls	r6, r5, #24
 8006422:	f100 0304 	add.w	r3, r0, #4
 8006426:	d50a      	bpl.n	800643e <_printf_i+0xce>
 8006428:	6805      	ldr	r5, [r0, #0]
 800642a:	600b      	str	r3, [r1, #0]
 800642c:	2d00      	cmp	r5, #0
 800642e:	da03      	bge.n	8006438 <_printf_i+0xc8>
 8006430:	232d      	movs	r3, #45	; 0x2d
 8006432:	426d      	negs	r5, r5
 8006434:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006438:	230a      	movs	r3, #10
 800643a:	485e      	ldr	r0, [pc, #376]	; (80065b4 <_printf_i+0x244>)
 800643c:	e019      	b.n	8006472 <_printf_i+0x102>
 800643e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006442:	6805      	ldr	r5, [r0, #0]
 8006444:	600b      	str	r3, [r1, #0]
 8006446:	bf18      	it	ne
 8006448:	b22d      	sxthne	r5, r5
 800644a:	e7ef      	b.n	800642c <_printf_i+0xbc>
 800644c:	680b      	ldr	r3, [r1, #0]
 800644e:	6825      	ldr	r5, [r4, #0]
 8006450:	1d18      	adds	r0, r3, #4
 8006452:	6008      	str	r0, [r1, #0]
 8006454:	0628      	lsls	r0, r5, #24
 8006456:	d501      	bpl.n	800645c <_printf_i+0xec>
 8006458:	681d      	ldr	r5, [r3, #0]
 800645a:	e002      	b.n	8006462 <_printf_i+0xf2>
 800645c:	0669      	lsls	r1, r5, #25
 800645e:	d5fb      	bpl.n	8006458 <_printf_i+0xe8>
 8006460:	881d      	ldrh	r5, [r3, #0]
 8006462:	2f6f      	cmp	r7, #111	; 0x6f
 8006464:	bf0c      	ite	eq
 8006466:	2308      	moveq	r3, #8
 8006468:	230a      	movne	r3, #10
 800646a:	4852      	ldr	r0, [pc, #328]	; (80065b4 <_printf_i+0x244>)
 800646c:	2100      	movs	r1, #0
 800646e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006472:	6866      	ldr	r6, [r4, #4]
 8006474:	2e00      	cmp	r6, #0
 8006476:	bfa8      	it	ge
 8006478:	6821      	ldrge	r1, [r4, #0]
 800647a:	60a6      	str	r6, [r4, #8]
 800647c:	bfa4      	itt	ge
 800647e:	f021 0104 	bicge.w	r1, r1, #4
 8006482:	6021      	strge	r1, [r4, #0]
 8006484:	b90d      	cbnz	r5, 800648a <_printf_i+0x11a>
 8006486:	2e00      	cmp	r6, #0
 8006488:	d04d      	beq.n	8006526 <_printf_i+0x1b6>
 800648a:	4616      	mov	r6, r2
 800648c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006490:	fb03 5711 	mls	r7, r3, r1, r5
 8006494:	5dc7      	ldrb	r7, [r0, r7]
 8006496:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800649a:	462f      	mov	r7, r5
 800649c:	42bb      	cmp	r3, r7
 800649e:	460d      	mov	r5, r1
 80064a0:	d9f4      	bls.n	800648c <_printf_i+0x11c>
 80064a2:	2b08      	cmp	r3, #8
 80064a4:	d10b      	bne.n	80064be <_printf_i+0x14e>
 80064a6:	6823      	ldr	r3, [r4, #0]
 80064a8:	07df      	lsls	r7, r3, #31
 80064aa:	d508      	bpl.n	80064be <_printf_i+0x14e>
 80064ac:	6923      	ldr	r3, [r4, #16]
 80064ae:	6861      	ldr	r1, [r4, #4]
 80064b0:	4299      	cmp	r1, r3
 80064b2:	bfde      	ittt	le
 80064b4:	2330      	movle	r3, #48	; 0x30
 80064b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80064ba:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80064be:	1b92      	subs	r2, r2, r6
 80064c0:	6122      	str	r2, [r4, #16]
 80064c2:	464b      	mov	r3, r9
 80064c4:	4621      	mov	r1, r4
 80064c6:	4640      	mov	r0, r8
 80064c8:	f8cd a000 	str.w	sl, [sp]
 80064cc:	aa03      	add	r2, sp, #12
 80064ce:	f7ff fedf 	bl	8006290 <_printf_common>
 80064d2:	3001      	adds	r0, #1
 80064d4:	d14c      	bne.n	8006570 <_printf_i+0x200>
 80064d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80064da:	b004      	add	sp, #16
 80064dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064e0:	4834      	ldr	r0, [pc, #208]	; (80065b4 <_printf_i+0x244>)
 80064e2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80064e6:	680e      	ldr	r6, [r1, #0]
 80064e8:	6823      	ldr	r3, [r4, #0]
 80064ea:	f856 5b04 	ldr.w	r5, [r6], #4
 80064ee:	061f      	lsls	r7, r3, #24
 80064f0:	600e      	str	r6, [r1, #0]
 80064f2:	d514      	bpl.n	800651e <_printf_i+0x1ae>
 80064f4:	07d9      	lsls	r1, r3, #31
 80064f6:	bf44      	itt	mi
 80064f8:	f043 0320 	orrmi.w	r3, r3, #32
 80064fc:	6023      	strmi	r3, [r4, #0]
 80064fe:	b91d      	cbnz	r5, 8006508 <_printf_i+0x198>
 8006500:	6823      	ldr	r3, [r4, #0]
 8006502:	f023 0320 	bic.w	r3, r3, #32
 8006506:	6023      	str	r3, [r4, #0]
 8006508:	2310      	movs	r3, #16
 800650a:	e7af      	b.n	800646c <_printf_i+0xfc>
 800650c:	6823      	ldr	r3, [r4, #0]
 800650e:	f043 0320 	orr.w	r3, r3, #32
 8006512:	6023      	str	r3, [r4, #0]
 8006514:	2378      	movs	r3, #120	; 0x78
 8006516:	4828      	ldr	r0, [pc, #160]	; (80065b8 <_printf_i+0x248>)
 8006518:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800651c:	e7e3      	b.n	80064e6 <_printf_i+0x176>
 800651e:	065e      	lsls	r6, r3, #25
 8006520:	bf48      	it	mi
 8006522:	b2ad      	uxthmi	r5, r5
 8006524:	e7e6      	b.n	80064f4 <_printf_i+0x184>
 8006526:	4616      	mov	r6, r2
 8006528:	e7bb      	b.n	80064a2 <_printf_i+0x132>
 800652a:	680b      	ldr	r3, [r1, #0]
 800652c:	6826      	ldr	r6, [r4, #0]
 800652e:	1d1d      	adds	r5, r3, #4
 8006530:	6960      	ldr	r0, [r4, #20]
 8006532:	600d      	str	r5, [r1, #0]
 8006534:	0635      	lsls	r5, r6, #24
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	d501      	bpl.n	800653e <_printf_i+0x1ce>
 800653a:	6018      	str	r0, [r3, #0]
 800653c:	e002      	b.n	8006544 <_printf_i+0x1d4>
 800653e:	0671      	lsls	r1, r6, #25
 8006540:	d5fb      	bpl.n	800653a <_printf_i+0x1ca>
 8006542:	8018      	strh	r0, [r3, #0]
 8006544:	2300      	movs	r3, #0
 8006546:	4616      	mov	r6, r2
 8006548:	6123      	str	r3, [r4, #16]
 800654a:	e7ba      	b.n	80064c2 <_printf_i+0x152>
 800654c:	680b      	ldr	r3, [r1, #0]
 800654e:	1d1a      	adds	r2, r3, #4
 8006550:	600a      	str	r2, [r1, #0]
 8006552:	681e      	ldr	r6, [r3, #0]
 8006554:	2100      	movs	r1, #0
 8006556:	4630      	mov	r0, r6
 8006558:	6862      	ldr	r2, [r4, #4]
 800655a:	f000 f96d 	bl	8006838 <memchr>
 800655e:	b108      	cbz	r0, 8006564 <_printf_i+0x1f4>
 8006560:	1b80      	subs	r0, r0, r6
 8006562:	6060      	str	r0, [r4, #4]
 8006564:	6863      	ldr	r3, [r4, #4]
 8006566:	6123      	str	r3, [r4, #16]
 8006568:	2300      	movs	r3, #0
 800656a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800656e:	e7a8      	b.n	80064c2 <_printf_i+0x152>
 8006570:	4632      	mov	r2, r6
 8006572:	4649      	mov	r1, r9
 8006574:	4640      	mov	r0, r8
 8006576:	6923      	ldr	r3, [r4, #16]
 8006578:	47d0      	blx	sl
 800657a:	3001      	adds	r0, #1
 800657c:	d0ab      	beq.n	80064d6 <_printf_i+0x166>
 800657e:	6823      	ldr	r3, [r4, #0]
 8006580:	079b      	lsls	r3, r3, #30
 8006582:	d413      	bmi.n	80065ac <_printf_i+0x23c>
 8006584:	68e0      	ldr	r0, [r4, #12]
 8006586:	9b03      	ldr	r3, [sp, #12]
 8006588:	4298      	cmp	r0, r3
 800658a:	bfb8      	it	lt
 800658c:	4618      	movlt	r0, r3
 800658e:	e7a4      	b.n	80064da <_printf_i+0x16a>
 8006590:	2301      	movs	r3, #1
 8006592:	4632      	mov	r2, r6
 8006594:	4649      	mov	r1, r9
 8006596:	4640      	mov	r0, r8
 8006598:	47d0      	blx	sl
 800659a:	3001      	adds	r0, #1
 800659c:	d09b      	beq.n	80064d6 <_printf_i+0x166>
 800659e:	3501      	adds	r5, #1
 80065a0:	68e3      	ldr	r3, [r4, #12]
 80065a2:	9903      	ldr	r1, [sp, #12]
 80065a4:	1a5b      	subs	r3, r3, r1
 80065a6:	42ab      	cmp	r3, r5
 80065a8:	dcf2      	bgt.n	8006590 <_printf_i+0x220>
 80065aa:	e7eb      	b.n	8006584 <_printf_i+0x214>
 80065ac:	2500      	movs	r5, #0
 80065ae:	f104 0619 	add.w	r6, r4, #25
 80065b2:	e7f5      	b.n	80065a0 <_printf_i+0x230>
 80065b4:	08006b17 	.word	0x08006b17
 80065b8:	08006b28 	.word	0x08006b28

080065bc <_read_r>:
 80065bc:	b538      	push	{r3, r4, r5, lr}
 80065be:	4604      	mov	r4, r0
 80065c0:	4608      	mov	r0, r1
 80065c2:	4611      	mov	r1, r2
 80065c4:	2200      	movs	r2, #0
 80065c6:	4d05      	ldr	r5, [pc, #20]	; (80065dc <_read_r+0x20>)
 80065c8:	602a      	str	r2, [r5, #0]
 80065ca:	461a      	mov	r2, r3
 80065cc:	f7fa fa6b 	bl	8000aa6 <_read>
 80065d0:	1c43      	adds	r3, r0, #1
 80065d2:	d102      	bne.n	80065da <_read_r+0x1e>
 80065d4:	682b      	ldr	r3, [r5, #0]
 80065d6:	b103      	cbz	r3, 80065da <_read_r+0x1e>
 80065d8:	6023      	str	r3, [r4, #0]
 80065da:	bd38      	pop	{r3, r4, r5, pc}
 80065dc:	200022b0 	.word	0x200022b0

080065e0 <__swbuf_r>:
 80065e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065e2:	460e      	mov	r6, r1
 80065e4:	4614      	mov	r4, r2
 80065e6:	4605      	mov	r5, r0
 80065e8:	b118      	cbz	r0, 80065f2 <__swbuf_r+0x12>
 80065ea:	6983      	ldr	r3, [r0, #24]
 80065ec:	b90b      	cbnz	r3, 80065f2 <__swbuf_r+0x12>
 80065ee:	f7ff f91d 	bl	800582c <__sinit>
 80065f2:	4b21      	ldr	r3, [pc, #132]	; (8006678 <__swbuf_r+0x98>)
 80065f4:	429c      	cmp	r4, r3
 80065f6:	d12b      	bne.n	8006650 <__swbuf_r+0x70>
 80065f8:	686c      	ldr	r4, [r5, #4]
 80065fa:	69a3      	ldr	r3, [r4, #24]
 80065fc:	60a3      	str	r3, [r4, #8]
 80065fe:	89a3      	ldrh	r3, [r4, #12]
 8006600:	071a      	lsls	r2, r3, #28
 8006602:	d52f      	bpl.n	8006664 <__swbuf_r+0x84>
 8006604:	6923      	ldr	r3, [r4, #16]
 8006606:	b36b      	cbz	r3, 8006664 <__swbuf_r+0x84>
 8006608:	6923      	ldr	r3, [r4, #16]
 800660a:	6820      	ldr	r0, [r4, #0]
 800660c:	b2f6      	uxtb	r6, r6
 800660e:	1ac0      	subs	r0, r0, r3
 8006610:	6963      	ldr	r3, [r4, #20]
 8006612:	4637      	mov	r7, r6
 8006614:	4283      	cmp	r3, r0
 8006616:	dc04      	bgt.n	8006622 <__swbuf_r+0x42>
 8006618:	4621      	mov	r1, r4
 800661a:	4628      	mov	r0, r5
 800661c:	f7ff fc20 	bl	8005e60 <_fflush_r>
 8006620:	bb30      	cbnz	r0, 8006670 <__swbuf_r+0x90>
 8006622:	68a3      	ldr	r3, [r4, #8]
 8006624:	3001      	adds	r0, #1
 8006626:	3b01      	subs	r3, #1
 8006628:	60a3      	str	r3, [r4, #8]
 800662a:	6823      	ldr	r3, [r4, #0]
 800662c:	1c5a      	adds	r2, r3, #1
 800662e:	6022      	str	r2, [r4, #0]
 8006630:	701e      	strb	r6, [r3, #0]
 8006632:	6963      	ldr	r3, [r4, #20]
 8006634:	4283      	cmp	r3, r0
 8006636:	d004      	beq.n	8006642 <__swbuf_r+0x62>
 8006638:	89a3      	ldrh	r3, [r4, #12]
 800663a:	07db      	lsls	r3, r3, #31
 800663c:	d506      	bpl.n	800664c <__swbuf_r+0x6c>
 800663e:	2e0a      	cmp	r6, #10
 8006640:	d104      	bne.n	800664c <__swbuf_r+0x6c>
 8006642:	4621      	mov	r1, r4
 8006644:	4628      	mov	r0, r5
 8006646:	f7ff fc0b 	bl	8005e60 <_fflush_r>
 800664a:	b988      	cbnz	r0, 8006670 <__swbuf_r+0x90>
 800664c:	4638      	mov	r0, r7
 800664e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006650:	4b0a      	ldr	r3, [pc, #40]	; (800667c <__swbuf_r+0x9c>)
 8006652:	429c      	cmp	r4, r3
 8006654:	d101      	bne.n	800665a <__swbuf_r+0x7a>
 8006656:	68ac      	ldr	r4, [r5, #8]
 8006658:	e7cf      	b.n	80065fa <__swbuf_r+0x1a>
 800665a:	4b09      	ldr	r3, [pc, #36]	; (8006680 <__swbuf_r+0xa0>)
 800665c:	429c      	cmp	r4, r3
 800665e:	bf08      	it	eq
 8006660:	68ec      	ldreq	r4, [r5, #12]
 8006662:	e7ca      	b.n	80065fa <__swbuf_r+0x1a>
 8006664:	4621      	mov	r1, r4
 8006666:	4628      	mov	r0, r5
 8006668:	f000 f80c 	bl	8006684 <__swsetup_r>
 800666c:	2800      	cmp	r0, #0
 800666e:	d0cb      	beq.n	8006608 <__swbuf_r+0x28>
 8006670:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006674:	e7ea      	b.n	800664c <__swbuf_r+0x6c>
 8006676:	bf00      	nop
 8006678:	08006a10 	.word	0x08006a10
 800667c:	08006a30 	.word	0x08006a30
 8006680:	080069f0 	.word	0x080069f0

08006684 <__swsetup_r>:
 8006684:	4b32      	ldr	r3, [pc, #200]	; (8006750 <__swsetup_r+0xcc>)
 8006686:	b570      	push	{r4, r5, r6, lr}
 8006688:	681d      	ldr	r5, [r3, #0]
 800668a:	4606      	mov	r6, r0
 800668c:	460c      	mov	r4, r1
 800668e:	b125      	cbz	r5, 800669a <__swsetup_r+0x16>
 8006690:	69ab      	ldr	r3, [r5, #24]
 8006692:	b913      	cbnz	r3, 800669a <__swsetup_r+0x16>
 8006694:	4628      	mov	r0, r5
 8006696:	f7ff f8c9 	bl	800582c <__sinit>
 800669a:	4b2e      	ldr	r3, [pc, #184]	; (8006754 <__swsetup_r+0xd0>)
 800669c:	429c      	cmp	r4, r3
 800669e:	d10f      	bne.n	80066c0 <__swsetup_r+0x3c>
 80066a0:	686c      	ldr	r4, [r5, #4]
 80066a2:	89a3      	ldrh	r3, [r4, #12]
 80066a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80066a8:	0719      	lsls	r1, r3, #28
 80066aa:	d42c      	bmi.n	8006706 <__swsetup_r+0x82>
 80066ac:	06dd      	lsls	r5, r3, #27
 80066ae:	d411      	bmi.n	80066d4 <__swsetup_r+0x50>
 80066b0:	2309      	movs	r3, #9
 80066b2:	6033      	str	r3, [r6, #0]
 80066b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80066b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066bc:	81a3      	strh	r3, [r4, #12]
 80066be:	e03e      	b.n	800673e <__swsetup_r+0xba>
 80066c0:	4b25      	ldr	r3, [pc, #148]	; (8006758 <__swsetup_r+0xd4>)
 80066c2:	429c      	cmp	r4, r3
 80066c4:	d101      	bne.n	80066ca <__swsetup_r+0x46>
 80066c6:	68ac      	ldr	r4, [r5, #8]
 80066c8:	e7eb      	b.n	80066a2 <__swsetup_r+0x1e>
 80066ca:	4b24      	ldr	r3, [pc, #144]	; (800675c <__swsetup_r+0xd8>)
 80066cc:	429c      	cmp	r4, r3
 80066ce:	bf08      	it	eq
 80066d0:	68ec      	ldreq	r4, [r5, #12]
 80066d2:	e7e6      	b.n	80066a2 <__swsetup_r+0x1e>
 80066d4:	0758      	lsls	r0, r3, #29
 80066d6:	d512      	bpl.n	80066fe <__swsetup_r+0x7a>
 80066d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80066da:	b141      	cbz	r1, 80066ee <__swsetup_r+0x6a>
 80066dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80066e0:	4299      	cmp	r1, r3
 80066e2:	d002      	beq.n	80066ea <__swsetup_r+0x66>
 80066e4:	4630      	mov	r0, r6
 80066e6:	f7ff fc2f 	bl	8005f48 <_free_r>
 80066ea:	2300      	movs	r3, #0
 80066ec:	6363      	str	r3, [r4, #52]	; 0x34
 80066ee:	89a3      	ldrh	r3, [r4, #12]
 80066f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80066f4:	81a3      	strh	r3, [r4, #12]
 80066f6:	2300      	movs	r3, #0
 80066f8:	6063      	str	r3, [r4, #4]
 80066fa:	6923      	ldr	r3, [r4, #16]
 80066fc:	6023      	str	r3, [r4, #0]
 80066fe:	89a3      	ldrh	r3, [r4, #12]
 8006700:	f043 0308 	orr.w	r3, r3, #8
 8006704:	81a3      	strh	r3, [r4, #12]
 8006706:	6923      	ldr	r3, [r4, #16]
 8006708:	b94b      	cbnz	r3, 800671e <__swsetup_r+0x9a>
 800670a:	89a3      	ldrh	r3, [r4, #12]
 800670c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006710:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006714:	d003      	beq.n	800671e <__swsetup_r+0x9a>
 8006716:	4621      	mov	r1, r4
 8006718:	4630      	mov	r0, r6
 800671a:	f000 f84d 	bl	80067b8 <__smakebuf_r>
 800671e:	89a0      	ldrh	r0, [r4, #12]
 8006720:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006724:	f010 0301 	ands.w	r3, r0, #1
 8006728:	d00a      	beq.n	8006740 <__swsetup_r+0xbc>
 800672a:	2300      	movs	r3, #0
 800672c:	60a3      	str	r3, [r4, #8]
 800672e:	6963      	ldr	r3, [r4, #20]
 8006730:	425b      	negs	r3, r3
 8006732:	61a3      	str	r3, [r4, #24]
 8006734:	6923      	ldr	r3, [r4, #16]
 8006736:	b943      	cbnz	r3, 800674a <__swsetup_r+0xc6>
 8006738:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800673c:	d1ba      	bne.n	80066b4 <__swsetup_r+0x30>
 800673e:	bd70      	pop	{r4, r5, r6, pc}
 8006740:	0781      	lsls	r1, r0, #30
 8006742:	bf58      	it	pl
 8006744:	6963      	ldrpl	r3, [r4, #20]
 8006746:	60a3      	str	r3, [r4, #8]
 8006748:	e7f4      	b.n	8006734 <__swsetup_r+0xb0>
 800674a:	2000      	movs	r0, #0
 800674c:	e7f7      	b.n	800673e <__swsetup_r+0xba>
 800674e:	bf00      	nop
 8006750:	20000514 	.word	0x20000514
 8006754:	08006a10 	.word	0x08006a10
 8006758:	08006a30 	.word	0x08006a30
 800675c:	080069f0 	.word	0x080069f0

08006760 <abort>:
 8006760:	2006      	movs	r0, #6
 8006762:	b508      	push	{r3, lr}
 8006764:	f000 f89e 	bl	80068a4 <raise>
 8006768:	2001      	movs	r0, #1
 800676a:	f7fa f992 	bl	8000a92 <_exit>

0800676e <__swhatbuf_r>:
 800676e:	b570      	push	{r4, r5, r6, lr}
 8006770:	460e      	mov	r6, r1
 8006772:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006776:	4614      	mov	r4, r2
 8006778:	2900      	cmp	r1, #0
 800677a:	461d      	mov	r5, r3
 800677c:	b096      	sub	sp, #88	; 0x58
 800677e:	da07      	bge.n	8006790 <__swhatbuf_r+0x22>
 8006780:	2300      	movs	r3, #0
 8006782:	602b      	str	r3, [r5, #0]
 8006784:	89b3      	ldrh	r3, [r6, #12]
 8006786:	061a      	lsls	r2, r3, #24
 8006788:	d410      	bmi.n	80067ac <__swhatbuf_r+0x3e>
 800678a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800678e:	e00e      	b.n	80067ae <__swhatbuf_r+0x40>
 8006790:	466a      	mov	r2, sp
 8006792:	f000 f8a3 	bl	80068dc <_fstat_r>
 8006796:	2800      	cmp	r0, #0
 8006798:	dbf2      	blt.n	8006780 <__swhatbuf_r+0x12>
 800679a:	9a01      	ldr	r2, [sp, #4]
 800679c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80067a0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80067a4:	425a      	negs	r2, r3
 80067a6:	415a      	adcs	r2, r3
 80067a8:	602a      	str	r2, [r5, #0]
 80067aa:	e7ee      	b.n	800678a <__swhatbuf_r+0x1c>
 80067ac:	2340      	movs	r3, #64	; 0x40
 80067ae:	2000      	movs	r0, #0
 80067b0:	6023      	str	r3, [r4, #0]
 80067b2:	b016      	add	sp, #88	; 0x58
 80067b4:	bd70      	pop	{r4, r5, r6, pc}
	...

080067b8 <__smakebuf_r>:
 80067b8:	898b      	ldrh	r3, [r1, #12]
 80067ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80067bc:	079d      	lsls	r5, r3, #30
 80067be:	4606      	mov	r6, r0
 80067c0:	460c      	mov	r4, r1
 80067c2:	d507      	bpl.n	80067d4 <__smakebuf_r+0x1c>
 80067c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80067c8:	6023      	str	r3, [r4, #0]
 80067ca:	6123      	str	r3, [r4, #16]
 80067cc:	2301      	movs	r3, #1
 80067ce:	6163      	str	r3, [r4, #20]
 80067d0:	b002      	add	sp, #8
 80067d2:	bd70      	pop	{r4, r5, r6, pc}
 80067d4:	466a      	mov	r2, sp
 80067d6:	ab01      	add	r3, sp, #4
 80067d8:	f7ff ffc9 	bl	800676e <__swhatbuf_r>
 80067dc:	9900      	ldr	r1, [sp, #0]
 80067de:	4605      	mov	r5, r0
 80067e0:	4630      	mov	r0, r6
 80067e2:	f7ff f8f1 	bl	80059c8 <_malloc_r>
 80067e6:	b948      	cbnz	r0, 80067fc <__smakebuf_r+0x44>
 80067e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067ec:	059a      	lsls	r2, r3, #22
 80067ee:	d4ef      	bmi.n	80067d0 <__smakebuf_r+0x18>
 80067f0:	f023 0303 	bic.w	r3, r3, #3
 80067f4:	f043 0302 	orr.w	r3, r3, #2
 80067f8:	81a3      	strh	r3, [r4, #12]
 80067fa:	e7e3      	b.n	80067c4 <__smakebuf_r+0xc>
 80067fc:	4b0d      	ldr	r3, [pc, #52]	; (8006834 <__smakebuf_r+0x7c>)
 80067fe:	62b3      	str	r3, [r6, #40]	; 0x28
 8006800:	89a3      	ldrh	r3, [r4, #12]
 8006802:	6020      	str	r0, [r4, #0]
 8006804:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006808:	81a3      	strh	r3, [r4, #12]
 800680a:	9b00      	ldr	r3, [sp, #0]
 800680c:	6120      	str	r0, [r4, #16]
 800680e:	6163      	str	r3, [r4, #20]
 8006810:	9b01      	ldr	r3, [sp, #4]
 8006812:	b15b      	cbz	r3, 800682c <__smakebuf_r+0x74>
 8006814:	4630      	mov	r0, r6
 8006816:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800681a:	f000 f871 	bl	8006900 <_isatty_r>
 800681e:	b128      	cbz	r0, 800682c <__smakebuf_r+0x74>
 8006820:	89a3      	ldrh	r3, [r4, #12]
 8006822:	f023 0303 	bic.w	r3, r3, #3
 8006826:	f043 0301 	orr.w	r3, r3, #1
 800682a:	81a3      	strh	r3, [r4, #12]
 800682c:	89a0      	ldrh	r0, [r4, #12]
 800682e:	4305      	orrs	r5, r0
 8006830:	81a5      	strh	r5, [r4, #12]
 8006832:	e7cd      	b.n	80067d0 <__smakebuf_r+0x18>
 8006834:	080057c5 	.word	0x080057c5

08006838 <memchr>:
 8006838:	4603      	mov	r3, r0
 800683a:	b510      	push	{r4, lr}
 800683c:	b2c9      	uxtb	r1, r1
 800683e:	4402      	add	r2, r0
 8006840:	4293      	cmp	r3, r2
 8006842:	4618      	mov	r0, r3
 8006844:	d101      	bne.n	800684a <memchr+0x12>
 8006846:	2000      	movs	r0, #0
 8006848:	e003      	b.n	8006852 <memchr+0x1a>
 800684a:	7804      	ldrb	r4, [r0, #0]
 800684c:	3301      	adds	r3, #1
 800684e:	428c      	cmp	r4, r1
 8006850:	d1f6      	bne.n	8006840 <memchr+0x8>
 8006852:	bd10      	pop	{r4, pc}

08006854 <_raise_r>:
 8006854:	291f      	cmp	r1, #31
 8006856:	b538      	push	{r3, r4, r5, lr}
 8006858:	4604      	mov	r4, r0
 800685a:	460d      	mov	r5, r1
 800685c:	d904      	bls.n	8006868 <_raise_r+0x14>
 800685e:	2316      	movs	r3, #22
 8006860:	6003      	str	r3, [r0, #0]
 8006862:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006866:	bd38      	pop	{r3, r4, r5, pc}
 8006868:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800686a:	b112      	cbz	r2, 8006872 <_raise_r+0x1e>
 800686c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006870:	b94b      	cbnz	r3, 8006886 <_raise_r+0x32>
 8006872:	4620      	mov	r0, r4
 8006874:	f000 f830 	bl	80068d8 <_getpid_r>
 8006878:	462a      	mov	r2, r5
 800687a:	4601      	mov	r1, r0
 800687c:	4620      	mov	r0, r4
 800687e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006882:	f000 b817 	b.w	80068b4 <_kill_r>
 8006886:	2b01      	cmp	r3, #1
 8006888:	d00a      	beq.n	80068a0 <_raise_r+0x4c>
 800688a:	1c59      	adds	r1, r3, #1
 800688c:	d103      	bne.n	8006896 <_raise_r+0x42>
 800688e:	2316      	movs	r3, #22
 8006890:	6003      	str	r3, [r0, #0]
 8006892:	2001      	movs	r0, #1
 8006894:	e7e7      	b.n	8006866 <_raise_r+0x12>
 8006896:	2400      	movs	r4, #0
 8006898:	4628      	mov	r0, r5
 800689a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800689e:	4798      	blx	r3
 80068a0:	2000      	movs	r0, #0
 80068a2:	e7e0      	b.n	8006866 <_raise_r+0x12>

080068a4 <raise>:
 80068a4:	4b02      	ldr	r3, [pc, #8]	; (80068b0 <raise+0xc>)
 80068a6:	4601      	mov	r1, r0
 80068a8:	6818      	ldr	r0, [r3, #0]
 80068aa:	f7ff bfd3 	b.w	8006854 <_raise_r>
 80068ae:	bf00      	nop
 80068b0:	20000514 	.word	0x20000514

080068b4 <_kill_r>:
 80068b4:	b538      	push	{r3, r4, r5, lr}
 80068b6:	2300      	movs	r3, #0
 80068b8:	4d06      	ldr	r5, [pc, #24]	; (80068d4 <_kill_r+0x20>)
 80068ba:	4604      	mov	r4, r0
 80068bc:	4608      	mov	r0, r1
 80068be:	4611      	mov	r1, r2
 80068c0:	602b      	str	r3, [r5, #0]
 80068c2:	f7fa f8d6 	bl	8000a72 <_kill>
 80068c6:	1c43      	adds	r3, r0, #1
 80068c8:	d102      	bne.n	80068d0 <_kill_r+0x1c>
 80068ca:	682b      	ldr	r3, [r5, #0]
 80068cc:	b103      	cbz	r3, 80068d0 <_kill_r+0x1c>
 80068ce:	6023      	str	r3, [r4, #0]
 80068d0:	bd38      	pop	{r3, r4, r5, pc}
 80068d2:	bf00      	nop
 80068d4:	200022b0 	.word	0x200022b0

080068d8 <_getpid_r>:
 80068d8:	f7fa b8c4 	b.w	8000a64 <_getpid>

080068dc <_fstat_r>:
 80068dc:	b538      	push	{r3, r4, r5, lr}
 80068de:	2300      	movs	r3, #0
 80068e0:	4d06      	ldr	r5, [pc, #24]	; (80068fc <_fstat_r+0x20>)
 80068e2:	4604      	mov	r4, r0
 80068e4:	4608      	mov	r0, r1
 80068e6:	4611      	mov	r1, r2
 80068e8:	602b      	str	r3, [r5, #0]
 80068ea:	f7fa f920 	bl	8000b2e <_fstat>
 80068ee:	1c43      	adds	r3, r0, #1
 80068f0:	d102      	bne.n	80068f8 <_fstat_r+0x1c>
 80068f2:	682b      	ldr	r3, [r5, #0]
 80068f4:	b103      	cbz	r3, 80068f8 <_fstat_r+0x1c>
 80068f6:	6023      	str	r3, [r4, #0]
 80068f8:	bd38      	pop	{r3, r4, r5, pc}
 80068fa:	bf00      	nop
 80068fc:	200022b0 	.word	0x200022b0

08006900 <_isatty_r>:
 8006900:	b538      	push	{r3, r4, r5, lr}
 8006902:	2300      	movs	r3, #0
 8006904:	4d05      	ldr	r5, [pc, #20]	; (800691c <_isatty_r+0x1c>)
 8006906:	4604      	mov	r4, r0
 8006908:	4608      	mov	r0, r1
 800690a:	602b      	str	r3, [r5, #0]
 800690c:	f7fa f91e 	bl	8000b4c <_isatty>
 8006910:	1c43      	adds	r3, r0, #1
 8006912:	d102      	bne.n	800691a <_isatty_r+0x1a>
 8006914:	682b      	ldr	r3, [r5, #0]
 8006916:	b103      	cbz	r3, 800691a <_isatty_r+0x1a>
 8006918:	6023      	str	r3, [r4, #0]
 800691a:	bd38      	pop	{r3, r4, r5, pc}
 800691c:	200022b0 	.word	0x200022b0

08006920 <_init>:
 8006920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006922:	bf00      	nop
 8006924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006926:	bc08      	pop	{r3}
 8006928:	469e      	mov	lr, r3
 800692a:	4770      	bx	lr

0800692c <_fini>:
 800692c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800692e:	bf00      	nop
 8006930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006932:	bc08      	pop	{r3}
 8006934:	469e      	mov	lr, r3
 8006936:	4770      	bx	lr
