INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arya2/DFF_Synchronus_reset/DFF_Synchronus_reset.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arya2/DFF_Synchronus_reset/DFF_Synchronus_reset.srcs/sim_1/new/DFF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arya2/DFF_Synchronus_reset/DFF_Synchronus_reset.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
