<br>
    <h1>Basic Logic Gates Using VHDL </h1>
<br>
    <p>Welcome to the <strong>Basic Logic Gates</strong> repository! This repository contains the implementation of various fundamental combinational logic circuits commonly used in digital electronics. Each circuit is implemented with clear documentation and simulation files to help you understand its functionality and design.</p>
<br>
    <h2>Contents</h2>
    <ol>
        <li><strong>AND Gate</strong>
            <ul>
                <li>Outputs HIGH (1) only if all its inputs are HIGH.</li>
            </ul>
        </li>
        <li><strong>OR Gate</strong>
            <ul>
                <li>Outputs HIGH (1) if at least one of its inputs is HIGH.</li>
            </ul>
        </li>
        <li><strong>NOT Gate</strong>
            <ul>
                <li>Inverts the input signal; outputs HIGH (1) if the input is LOW (0) and vice versa.</li>
            </ul>
        </li>
        <li><strong>XOR Gate</strong>
            <ul>
                <li>Outputs HIGH (1) if the inputs are different.</li>
            </ul>
        </li>
        <li><strong>NAND Gate</strong>
            <ul>
                <li>Outputs LOW (0) only if all its inputs are HIGH.</li>
            </ul>
        </li>
        <li><strong>NOR Gate</strong>
            <ul>
                <li>Outputs LOW (0) if at least one of its inputs is HIGH.</li>
            </ul>
        </li>
        <li><strong>XNOR Gate</strong>
            <ul>
                <li>Outputs HIGH (1) if the inputs are the same.</li>
            </ul>
        </li>
    </ol>
<br>
    <h2>Repository Structure</h2>
    <pre>
|-- AND_Gate
|   |-- and_gate.vhdl
|   |-- and_gate_testbench.vhdl
|-- OR_Gate
|   |-- or_gate.vhdl
|   |-- or_gate_testbench.vhdl
|-- NOT_Gate
|   |-- not_gate.vhdl
|   |-- not_gate_testbench.vhdl
|-- XOR_Gate
|   |-- xor_gate.vhdl
|   |-- xor_gate_testbench.vhdl
|-- NAND_Gate
|   |-- nand_gate.vhdl
|   |-- nand_gate_testbench.vhdl
|-- NOR_Gate
|   |-- nor_gate.vhdl
|   |-- nor_gate_testbench.vhdl
|-- XNOR_Gate
|   |-- xnor_gate.vhdl
|   |-- xnor_gate_testbench.vhdl
|-- README.md
    </pre>
<br>
    <h2>How to Use</h2>
    <ol>
        <li>Clone the repository:
            <pre><code>git clone https://github.com/Blessedsan123/Basic-Logic-gates-VHDL.git</code></pre>
        </li>
        <li>Navigate to the desired gate folder.</li>
        <li>Open the VHDL file in your preferred editor or simulator (e.g., ModelSim, Xilinx Vivado, etc.).</li>
        <li>Run the testbench to simulate the gate and verify its functionality.</li>
    </ol>
<br>
    <h2>Prerequisites</h2>
    <ul>
        <li>Basic understanding of digital logic design.</li>
        <li>VHDL/Verilog simulator (e.g., ModelSim, Vivado, Quartus Prime).</li>
    </ul>
<br>
    <h2>Contribution</h2>
    <p>Contributions are welcome! If you have additional logic gates or improvements, feel free to fork the repository and submit a pull request.</p>
<br>
    <h2>License</h2>
    <p>This project is licensed under the MIT License. See the <code>LICENSE</code> file for details.</p>
<br>
    <hr>
    <br>
    <p>Happy Learning! If you find this repository useful, please give it a ‚≠ê and share it with others.</p>
<br>
    <hr>
<br>
    <h3>Author</h3>
    <p><a href="https://github.com/Blessedsan123">Sandeep Panigrahi</a></p>
