{"Source Block": ["oh/elink/hdl/etx_io.v@56:66@HdlIdDef", "   //############\n   wire [7:0]    tx_data;    // High-speed serial data outputs\n   wire [7:0]    tx_data_t;  // Tristate signal to OBUF's\n   wire          tx_frame;   // serial frame signal\n   wire          tx_lclk_buf;\n   wire \t txenb;   \n   wire \t txgpio;\n   integer \t n;\n   //#############################\n   //# Serializer instantiations\n   //#############################  \n"], "Clone Blocks": [["oh/elink/hdl/etx_io.v@54:64", "   //############\n   //# WIRES\n   //############\n   wire [7:0]    tx_data;    // High-speed serial data outputs\n   wire [7:0]    tx_data_t;  // Tristate signal to OBUF's\n   wire          tx_frame;   // serial frame signal\n   wire          tx_lclk_buf;\n   wire \t txenb;   \n   wire \t txgpio;\n   integer \t n;\n   //#############################\n"], ["oh/elink/hdl/etx_io.v@52:62", "  \n\n   //############\n   //# WIRES\n   //############\n   wire [7:0]    tx_data;    // High-speed serial data outputs\n   wire [7:0]    tx_data_t;  // Tristate signal to OBUF's\n   wire          tx_frame;   // serial frame signal\n   wire          tx_lclk_buf;\n   wire \t txenb;   \n   wire \t txgpio;\n"], ["oh/elink/hdl/etx_io.v@57:67", "   wire [7:0]    tx_data;    // High-speed serial data outputs\n   wire [7:0]    tx_data_t;  // Tristate signal to OBUF's\n   wire          tx_frame;   // serial frame signal\n   wire          tx_lclk_buf;\n   wire \t txenb;   \n   wire \t txgpio;\n   integer \t n;\n   //#############################\n   //# Serializer instantiations\n   //#############################  \n   assign         txenb = txenb_sync[0];   \n"], ["oh/elink/hdl/etx_io.v@55:65", "   //# WIRES\n   //############\n   wire [7:0]    tx_data;    // High-speed serial data outputs\n   wire [7:0]    tx_data_t;  // Tristate signal to OBUF's\n   wire          tx_frame;   // serial frame signal\n   wire          tx_lclk_buf;\n   wire \t txenb;   \n   wire \t txgpio;\n   integer \t n;\n   //#############################\n   //# Serializer instantiations\n"], ["oh/elink/hdl/etx_io.v@53:63", "\n   //############\n   //# WIRES\n   //############\n   wire [7:0]    tx_data;    // High-speed serial data outputs\n   wire [7:0]    tx_data_t;  // Tristate signal to OBUF's\n   wire          tx_frame;   // serial frame signal\n   wire          tx_lclk_buf;\n   wire \t txenb;   \n   wire \t txgpio;\n   integer \t n;\n"]], "Diff Content": {"Delete": [[61, "   wire \t txenb;   \n"]], "Add": []}}