INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/synth/func/xsim/TestBench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab3/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
