// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2024 Rockchip Electronics Co., Ltd.
 *
 */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/pwm/pwm.h>
#include <dt-bindings/usb/pd.h>
#include <dt-bindings/thermal/thermal.h>
#include <dt-bindings/soc/rockchip,vop2.h>
#include "rk3576.dtsi"

/ {
	model = "Ariaboard photonicat2";
	compatible = "ariaboard,photonicat2", "rockchip,rk3576";

	aliases {
		ethernet0 = &gmac0;
		ethernet1 = &gmac1;
		mmc0 = &sdhci;
		mmc1 = &sdmmc;
	};

	chosen {
		stdout-path = "serial0:1500000n8";
	};

	vcc_12v0_dcin: regulator-vcc-12v0-dcin {
		compatible = "regulator-fixed";
		regulator-name = "vcc_12v0_dcin";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <12000000>;
		regulator-max-microvolt = <12000000>;
	};

	vcc_1v1_nldo_s3: regulator-vcc-1v1-nldo-s3 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_1v1_nldo_s3";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <1100000>;
		regulator-max-microvolt = <1100000>;
		vin-supply = <&vcc_5v0_sys>;
	};

	vcc_1v8_s0: regulator-vcc-1v8-s0 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_1v8_s0";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		vin-supply = <&vcc_1v8_s3>;
	};

	vcc_2v0_pldo_s3: regulator-vcc-2v0-pldo-s3 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_2v0_pldo_s3";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <2000000>;
		regulator-max-microvolt = <2000000>;
		vin-supply = <&vcc_5v0_sys>;
	};

	vcc_3v3_pcie0: regulator-vcc-3v3-pcie0 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_3v3_pcie0";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		enable-active-high;
		gpio = <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>;
		startup-delay-us = <5000>;
		vin-supply = <&vcc_5v0_sys>;
	};

	vcc_3v3_pcie1: regulator-vcc-3v3-pcie1 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_3v3_pcie1";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		enable-active-high;
		gpio = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>;
		startup-delay-us = <5000>;
		vin-supply = <&vcc_5v0_sys>;
        };

	vcc_3v3_rtc_s5: regulator-vcc-3v3-rtc-s5 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_3v3_rtc_s5";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		vin-supply = <&vcc_5v0_sys>;
	};

	vcc_3v3_s0: regulator-vcc-3v3-s0 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_3v3_s0";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		vin-supply = <&vcc_3v3_s3>;
	};

	vcc_5v0_sys: regulator-vcc-5v0-sys {
		compatible = "regulator-fixed";
		regulator-name = "vcc_5v0_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		vin-supply = <&vcc_12v0_dcin>;
	};

	vcc_5v0_device: regulator-vcc-5v0-device {
		compatible = "regulator-fixed";
		regulator-name = "vcc_5v0_device";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		vin-supply = <&vcc_12v0_dcin>;
	};

	vcc5v0_otg: vcc5v0-otg {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_otg";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		enable-active-high;
		gpio = <&gpio4 RK_PC4 0>;
		vin-supply = <&vcc_5v0_sys>;
		pinctrl-names = "default";
		pinctrl-0 = <&usb_otg_pwren>;
        };

	thermal_zones: thermal-zones {
		/* sensor near the center of the SoC */
		package_thermal: package-thermal {
			polling-delay-passive = <0>;
			polling-delay = <0>;
			thermal-sensors = <&tsadc 0>;

			trips {
				package_crit: package-crit {
					temperature = <115000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		/* sensor for cluster1 (big Cortex-A72 cores) */
		bigcore_thermal: bigcore-thermal {
			polling-delay-passive = <0>;
			polling-delay = <0>;
			thermal-sensors = <&tsadc 1>;

			trips {
				bigcore_alert: bigcore-alert {
					temperature = <85000>;
					hysteresis = <2000>;
					type = "passive";
				};

				bigcore_crit: bigcore-crit {
					temperature = <115000>;
					hysteresis = <0>;
					type = "critical";
				};
			};

			cooling-maps {
				map0 {
					trip = <&bigcore_alert>;
					cooling-device =
						<&cpu_b0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
						<&cpu_b1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
						<&cpu_b2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
						<&cpu_b3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
				};
			};
		};

		/* sensor for cluster0 (little Cortex-A53 cores) */
		littlecore_thermal: littlecore-thermal {
			polling-delay-passive = <0>;
			polling-delay = <0>;
			thermal-sensors = <&tsadc 2>;

			trips {
				littlecore_alert: littlecore-alert {
					temperature = <85000>;
					hysteresis = <2000>;
					type = "passive";
				};

				littlecore_crit: littlecore-crit {
					temperature = <115000>;
					hysteresis = <0>;
					type = "critical";
				};
			};

			cooling-maps {
				map0 {
					trip = <&littlecore_alert>;
					cooling-device =
						<&cpu_l0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
						<&cpu_l1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
						<&cpu_l2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
						<&cpu_l3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
				};
			};
		};

		gpu_thermal: gpu-thermal {
			polling-delay-passive = <0>;
			polling-delay = <0>;
			thermal-sensors = <&tsadc 3>;

			trips {
				gpu_alert: gpu-alert {
					temperature = <85000>;
					hysteresis = <2000>;
					type = "passive";
				};

				gpu_crit: gpu-crit {
					temperature = <115000>;
					hysteresis = <0>;
					type = "critical";
				};
			};

			cooling-maps {
				map0 {
					trip = <&gpu_alert>;
					cooling-device =
						<&gpu THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
				};
			};
		};

		npu_thermal: npu-thermal {
			polling-delay-passive = <0>;
			polling-delay = <0>;
			thermal-sensors = <&tsadc 4>;

			trips {
				npu_crit: npu-crit {
					temperature = <115000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		ddr_thermal: ddr-thermal {
			polling-delay-passive = <0>;
			polling-delay = <0>;
			thermal-sensors = <&tsadc 5>;

			trips {
				ddr_crit: ddr-crit {
					temperature = <115000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};
	};

	display_subsystem: display-subsystem {
		compatible = "rockchip,display-subsystem";
		ports = <&vop_out>;
	};

	hdmi-con {
		compatible = "hdmi-connector";
		type = "a";

		port {
			hdmi_con_in: endpoint {
				remote-endpoint = <&hdmi_out_con>;
			};
		};
	};

	gpio-poweroff {
		compatible = "gpio-poweroff";
		gpios = <&gpio0 RK_PC1 GPIO_ACTIVE_LOW>;
		timeout-ms = <3000>;
	};

	modem-rfkill {
		compatible = "rfkill-gpio-neo";
		name = "modem-rfkill";
		type = "wwan";
		power-gpio = <&gpio0 RK_PC0 GPIO_ACTIVE_HIGH>;
		reset-gpio = <&gpio0 RK_PB7 GPIO_ACTIVE_HIGH>;
		block-gpio = <&gpio0 RK_PB5 GPIO_ACTIVE_LOW>;
		power-on-wait-time = <500>;
		reset-wait-time = <0>;
		reset-active-time = <800>;
        };

	soc {
		vo1_grf: syscon@26036000 {
			compatible = "rockchip,rk3576-vo-grf", "syscon";
			reg = <0x0 0x26036000 0x0 0x100>;
			clocks = <&cru PCLK_VO1_ROOT>;
		};
		
		hdptxphy_grf: syscon@26032000 {
			compatible = "rockchip,rk3576-hdptxphy-grf", "syscon";
			reg = <0x0 0x26032000 0x0 0x100>;
			clocks = <&cru PCLK_PMUPHY_ROOT>;
		};

		usbdp_phy: phy@2b010000 {
			compatible = "rockchip,rk3576-usbdp-phy";
			reg = <0x0 0x2b010000 0x0 0x10000>;
			#phy-cells = <1>;
			clocks = <&cru CLK_PHY_REF_SRC >,
				 <&cru CLK_USBDP_COMBO_PHY_IMMORTAL>,
				 <&cru PCLK_USBDPPHY>,
				 <&u2phy0>;
			clock-names = "refclk", "immortal", "pclk", "utmi";
			resets = <&cru SRST_USBDP_COMBO_PHY_INIT>,
				 <&cru SRST_USBDP_COMBO_PHY_CMN>,
				 <&cru SRST_USBDP_COMBO_PHY_LANE>,
				 <&cru SRST_USBDP_COMBO_PHY_PCS>,
				 <&cru SRST_P_USBDPPHY>;
			reset-names = "init", "cmn", "lane", "pcs_apb", "pma_apb";
			rockchip,u2phy-grf = <&usb2phy_grf>;
			rockchip,usb-grf = <&usb_grf>;
			rockchip,usbdpphy-grf = <&usbdpphy_grf>;
			rockchip,vo-grf = <&vo1_grf>;
			status = "disabled";
		};	

		usb2phy_grf: syscon@2602e000 {
			compatible = "rockchip,rk3576-usb2phy-grf", "syscon", "simple-mfd";
			reg = <0x0 0x2602e000 0x0 0x4000>;
			#address-cells = <1>;
			#size-cells = <1>;
			clocks = <&cru PCLK_PMUPHY_ROOT>;

			u2phy0: usb2-phy@0 {
				compatible = "rockchip,rk3576-usb2phy";
				reg = <0x0 0x10>;
				resets = <&cru SRST_OTGPHY_0>, <&cru SRST_P_USBPHY_GRF_0>;
				reset-names = "phy", "apb";
				clocks = <&cru CLK_PHY_REF_SRC>, <&cru ACLK_MMU2>, <&cru ACLK_SLV_MMU2>;
				clock-names = "phyclk", "aclk", "aclk_slv";
				clock-output-names = "usb480m_phy0";
				#clock-cells = <0>;
				rockchip,usbctrl-grf = <&usb_grf>;
				status = "disabled";

				u2phy0_otg: otg-port {
					#phy-cells = <0>;
					interrupts = <GIC_SPI 350 IRQ_TYPE_LEVEL_HIGH>,
						     <GIC_SPI 351 IRQ_TYPE_LEVEL_HIGH>,
						     <GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH>;
					interrupt-names = "otg-bvalid", "otg-id", "linestate";
					status = "disabled";
				};
			};

			u2phy1: usb2-phy@2000 {
				compatible = "rockchip,rk3576-usb2phy";
				reg = <0x2000 0x10>;
				resets = <&cru SRST_OTGPHY_1>, <&cru SRST_P_USBPHY_GRF_1>;
				reset-names = "phy", "apb";
				clocks = <&cru CLK_PHY_REF_SRC>, <&cru ACLK_MMU1>, <&cru ACLK_SLV_MMU1>;
				clock-names = "phyclk", "aclk", "aclk_slv";
				clock-output-names = "usb480m_phy1";
				#clock-cells = <0>;
				rockchip,usbctrl-grf = <&php_grf>;
				status = "disabled";

				u2phy1_otg: otg-port {
					#phy-cells = <0>;
					interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>,
						     <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>,
						     <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
					interrupt-names = "otg-bvalid", "otg-id", "linestate";
					status = "disabled";
				};
			};
		};

		usb_drd0_dwc3: usb@23000000 {
			compatible = "rockchip,rk3576-dwc3", "snps,dwc3";
			reg = <0x0 0x23000000 0x0 0x400000>;
			clocks = <&cru CLK_REF_USB3OTG0>,
				 <&cru CLK_SUSPEND_USB3OTG0>,
				 <&cru ACLK_USB3OTG0>;
			clock-names = "ref", "suspend", "bus_clk";
			interrupts = <GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH>;
			power-domains = <&power RK3576_PD_USB>;
			resets = <&cru SRST_A_USB3OTG0>;
			reset-names = "usb3-otg";
			dr_mode = "otg";
			phys = <&u2phy0_otg>, <&usbdp_phy PHY_TYPE_USB3>;
			phy-names = "usb2-phy", "usb3-phy";
			phy_type = "utmi_wide";
			snps,dis_enblslpm_quirk;
			snps,dis-u1-entry-quirk;
			snps,dis-u2-entry-quirk;
			snps,dis-u2-freeclk-exists-quirk;
			snps,dis-del-phy-power-chg-quirk;
			snps,dis-tx-ipgap-linecheck-quirk;
			snps,parkmode-disable-hs-quirk;
			snps,parkmode-disable-ss-quirk;
			status = "disabled";
		};

		usb_drd1_dwc3: usb@23400000 {
			compatible = "rockchip,rk3576-dwc3", "snps,dwc3";
			reg = <0x0 0x23400000 0x0 0x400000>;
			clocks = <&cru CLK_REF_USB3OTG1>,
				 <&cru CLK_SUSPEND_USB3OTG1>,
				 <&cru ACLK_USB3OTG1>;
			clock-names = "ref", "suspend", "bus_clk";
			interrupts = <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>;
			power-domains = <&power RK3576_PD_PHP>;
			resets = <&cru SRST_A_USB3OTG1>;
			reset-names = "usb3-otg";
			dr_mode = "otg";
			phys = <&u2phy1_otg>, <&combphy1_psu PHY_TYPE_USB3>;
			phy-names = "usb2-phy", "usb3-phy";
			phy_type = "utmi_wide";
			snps,dis_enblslpm_quirk;
			snps,dis-u1-entry-quirk;
			snps,dis-u2-entry-quirk;
			snps,dis-u2-freeclk-exists-quirk;
			snps,dis-del-phy-power-chg-quirk;
			snps,dis-tx-ipgap-linecheck-quirk;
			snps,dis_rxdet_inp3_quirk;
			snps,parkmode-disable-hs-quirk;
			snps,parkmode-disable-ss-quirk;
			dma-coherent;
			status = "disabled";
		};	

		combphy0_ps: phy@2b050000 {
			compatible = "rockchip,rk3576-naneng-combphy";
			reg = <0x0 0x2b050000 0x0 0x100>;
			#phy-cells = <1>;
			clocks = <&cru CLK_REF_PCIE0_PHY>,
				 <&cru PCLK_PCIE2_COMBOPHY0>,
				 <&cru PCLK_PCIE0>;
			clock-names = "ref", "apb", "pipe";
			assigned-clocks = <&cru CLK_REF_PCIE0_PHY>;
			assigned-clock-rates = <100000000>;
			resets = <&cru SRST_PCIE0_PIPE_PHY>,
				 <&cru SRST_P_PCIE2_COMBOPHY0>;
			reset-names = "phy", "apb";
			rockchip,pipe-grf = <&php_grf>;
			rockchip,pipe-phy-grf = <&pipe_phy0_grf>;
			status = "disabled";
		};

		combphy1_psu: phy@2b060000 {
			compatible = "rockchip,rk3576-naneng-combphy";
			reg = <0x0 0x2b060000 0x0 0x100>;
			#phy-cells = <1>;
			clocks = <&cru CLK_REF_PCIE1_PHY>,
				 <&cru PCLK_PCIE2_COMBOPHY1>,
				 <&cru PCLK_PCIE1>;
			clock-names = "ref", "apb", "pipe";
			assigned-clocks = <&cru CLK_REF_PCIE1_PHY>;
			assigned-clock-rates = <100000000>;
			resets = <&cru SRST_PCIE1_PIPE_PHY>,
				 <&cru SRST_P_PCIE2_COMBOPHY1>;
			reset-names = "phy", "apb";
			rockchip,pipe-grf = <&php_grf>;
			rockchip,pipe-phy-grf = <&pipe_phy1_grf>;
			status = "disabled";
		};

		pcie0: pcie@2a200000 {
			compatible = "rockchip,rk3576-pcie", "snps,dw-pcie";
			#address-cells = <3>;
			#size-cells = <2>;
			bus-range = <0x0 0xf>;
			clocks = <&cru ACLK_PCIE0_MST>, <&cru ACLK_PCIE0_SLV>,
				 <&cru ACLK_PCIE0_DBI>, <&cru PCLK_PCIE0>,
				 <&cru CLK_PCIE0_AUX>;

			clock-names = "aclk_mst", "aclk_slv",
				      "aclk_dbi", "pclk",
				      "aux";
			device_type = "pci";
			interrupts = <GIC_SPI 283 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "msi", "sys", "pmc", "msg", "legacy", "err";
			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 7>;
			interrupt-map = <0 0 0 1 &pcie0_intc 0>,
					<0 0 0 2 &pcie0_intc 1>,
					<0 0 0 3 &pcie0_intc 2>,
					<0 0 0 4 &pcie0_intc 3>;
			linux,pci-domain = <0>;
			num-ib-windows = <8>;
			num-viewport = <8>;
			num-ob-windows = <2>;
			max-link-speed = <2>;
			num-lanes = <1>;
			phys = <&combphy0_ps PHY_TYPE_PCIE>;
			phy-names = "pcie-phy";
			power-domains = <&power RK3576_PD_PHP>;
			ranges = <0x00000800 0x0 0x20000000 0x0 0x20000000 0x0 0x00100000
				  0x81000000 0x0 0x20100000 0x0 0x20100000 0x0 0x00100000
				  0x82000000 0x0 0x20200000 0x0 0x20200000 0x0 0x00e00000
				  0xc3000000 0x9 0x00000000 0x9 0x00000000 0x0 0x80000000>;
			reg = <0x0 0x2a200000 0x0 0x00010000>,
			      <0x0 0x22000000 0x0 0x00400000>,
			      <0x0 0x20000000 0x0 0x00100000>;
			reg-names = "pcie-apb", "pcie-dbi", "config";
			resets = <&cru SRST_PCIE0_POWER_UP>, <&cru SRST_P_PCIE0>;
			reset-names = "pipe", "p_pcie0";
			dma-coherent;
			status = "disabled";

			pcie0_intc: legacy-interrupt-controller {
				interrupt-controller;
				#address-cells = <0>;
				#interrupt-cells = <1>;
				interrupt-parent = <&gic>;
				interrupts = <GIC_SPI 280 IRQ_TYPE_EDGE_RISING>;
			};
		};
		
		vop: vop@27d00000 {
			compatible = "rockchip,rk3576-vop";
			reg = <0x0 0x27d00000 0x0 0x3000>, <0x0 0x27d05000 0x0 0x1000>;
			reg-names = "vop", "gamma-lut";
			interrupts = <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 379 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 380 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 381 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "vop-sys",
					  "vop-vp0",
					  "vop-vp1",
					  "vop-vp2";
			clocks = <&cru ACLK_VOP>,
				 <&cru HCLK_VOP>,
				 <&cru DCLK_VP0>,
				 <&cru DCLK_VP1>,
				 <&cru DCLK_VP2>,
				 <&hdptxphy>;
			clock-names = "aclk",
				      "hclk",
				      "dclk_vp0",
				      "dclk_vp1",
				      "dclk_vp2",
				      "pll_hdmiphy0";
			iommus = <&vop_mmu>;
			power-domains = <&power RK3576_PD_VOP>;
			rockchip,grf = <&sys_grf>;
			rockchip,pmu = <&pmu>;
			status = "disabled";

			vop_out: ports {
				#address-cells = <1>;
				#size-cells = <0>;

				vp0: port@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;
				};

				vp1: port@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <1>;
				};

				vp2: port@2 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <2>;
				};
			};
		};

		vop_mmu: iommu@27d07e00 {
			compatible = "rockchip,rk3576-iommu", "rockchip,rk3568-iommu";
			reg = <0x0 0x27d07e00 0x0 0x100>, <0x0 0x27d07f00 0x0 0x100>;
			interrupts = <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "vop_mmu";
			clocks = <&cru ACLK_VOP>, <&cru HCLK_VOP>;
			clock-names = "aclk", "iface";
			#iommu-cells = <0>;
			power-domains = <&power RK3576_PD_VOP>;
			status = "disabled";
		};

		hdmi: hdmi@27da0000 {
			compatible = "rockchip,rk3576-dw-hdmi-qp";
			reg = <0x0 0x27da0000 0x0 0x20000>;
			clocks = <&cru PCLK_HDMITX0>,
				 <&cru CLK_HDMITX0_EARC>,
				 <&cru CLK_HDMITX0_REF>,
				 <&cru MCLK_SAI6_8CH>,
				 <&cru CLK_HDMITXHDP>,
				 <&cru HCLK_VO0_ROOT>;
			clock-names = "pclk", "earc", "ref", "aud", "hdp", "hclk_vo1";
			interrupts = <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 367 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "avp", "cec", "earc", "main", "hpd";
			phys = <&hdptxphy>;
			phy-names = "hdmi";
			pinctrl-names = "default";
			pinctrl-0 = <&hdmi_txm0_pins &hdmi_tx_scl &hdmi_tx_sda>;
			power-domains = <&power RK3576_PD_VO0>;
			resets = <&cru SRST_HDMITX0_REF>, <&cru SRST_HDMITXHDP>;
			reset-names = "ref", "hdp";
			rockchip,grf = <&ioc_grf>;
			rockchip,vo-grf = <&vo0_grf>;
			status = "disabled";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				hdmi_in: port@0 {
					reg = <0>;
				};

				hdmi_out: port@1 {
					reg = <1>;
				};
			};
		};

		hdptxphy: hdmiphy@2b000000 {
			compatible = "rockchip,rk3576-hdptx-phy", "rockchip,rk3588-hdptx-phy";
			reg = <0x0 0x2b000000 0x0 0x2000>;
			clocks = <&cru CLK_PHY_REF_SRC>, <&cru PCLK_HDPTX_APB>;
			clock-names = "ref", "apb";
			#clock-cells = <0>;
			resets = <&cru SRST_P_HDPTX_APB>, <&cru SRST_HDPTX_INIT>,
				 <&cru SRST_HDPTX_CMN>, <&cru SRST_HDPTX_LANE>;
			reset-names = "apb", "init", "cmn", "lane";
			rockchip,grf = <&hdptxphy_grf>;
			#phy-cells = <0>;
			status = "disabled";
		};
		
		tsadc: tsadc@2ae70000 {
			compatible = "rockchip,rk3576-tsadc";
			reg = <0x0 0x2ae70000 0x0 0x400>;
			interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cru CLK_TSADC>, <&cru PCLK_TSADC>;
			clock-names = "tsadc", "apb_pclk";
			assigned-clocks = <&cru CLK_TSADC>;
			assigned-clock-rates = <2000000>;
			resets = <&cru SRST_P_TSADC>, <&cru SRST_TSADC>;
			reset-names = "tsadc-apb", "tsadc";
			#thermal-sensor-cells = <1>;
			rockchip,hw-tshut-temp = <120000>;
			rockchip,hw-tshut-mode = <0>; /* tshut mode 0:CRU 1:GPIO */
			rockchip,hw-tshut-polarity = <0>; /* tshut polarity 0:LOW 1:HIGH */
			#address-cells = <1>;
			#size-cells = <0>;

			tsadc@0 {
				reg = <0>;
				nvmem-cells = <&soc_tsadc_trim_l>, <&soc_tsadc_trim_h>;
				nvmem-cell-names = "trim_l", "trim_h";
			};
			tsadc@1 {
				reg = <1>;
				nvmem-cells = <&bigcore_tsadc_trim_l>, <&bigcore_tsadc_trim_h>;
				nvmem-cell-names = "trim_l", "trim_h";
			};
			tsadc@2 {
				reg = <2>;
				nvmem-cells = <&litcore_tsadc_trim_l>, <&litcore_tsadc_trim_h>;
				nvmem-cell-names = "trim_l", "trim_h";
			};
			tsadc@3 {
				reg = <3>;
				nvmem-cells = <&ddr_tsadc_trim_l>, <&ddr_tsadc_trim_h>;
				nvmem-cell-names = "trim_l", "trim_h";
			};
			tsadc@4 {
				reg = <4>;
				nvmem-cells = <&npu_tsadc_trim_l>, <&npu_tsadc_trim_h>;
				nvmem-cell-names = "trim_l", "trim_h";
			};
			tsadc@5 {
				reg = <5>;
				nvmem-cells = <&gpu_tsadc_trim_l>, <&gpu_tsadc_trim_h>;
				nvmem-cell-names = "trim_l", "trim_h";
			};
		};
	};
};

&cpu_l0 {
	cpu-supply = <&vdd_cpu_lit_s0>;
};

&cpu_l1 {
	#cooling-cells = <2>;
};

&cpu_l2 {
	#cooling-cells = <2>;
};

&cpu_l3 {
	#cooling-cells = <2>;
};

&cpu_b0 {
	cpu-supply = <&vdd_cpu_big_s0>;
};

&cpu_b1 {
	#cooling-cells = <2>;
};

&cpu_b2 {
	#cooling-cells = <2>;
};

&cpu_b3 {
	#cooling-cells = <2>;
};

&gmac0 {
	phy-mode = "rgmii-rxid";
	clock_in_out = "output";

	snps,reset-gpio = <&gpio0 RK_PD2 GPIO_ACTIVE_LOW>;
	snps,reset-active-low;
	snps,reset-delays-us = <0 20000 100000>;

	pinctrl-names = "default";
	pinctrl-0 = <&eth0m1_miim
		     &eth0m1_tx_bus2
		     &eth0m1_rx_bus2
		     &eth0m1_rgmii_clk
		     &eth0m1_rgmii_bus
		     &ethm1_clk0_25m_out>;

	tx_delay = <0x20>;
	/* rx_delay = <0x3f>; */

	phy-handle = <&rgmii_phy0>;
	status = "okay";
};

&gmac1 {
	phy-mode = "rgmii-rxid";
	clock_in_out = "output";

	snps,reset-gpio = <&gpio0 RK_PD3 GPIO_ACTIVE_LOW>;
	snps,reset-active-low;
	snps,reset-delays-us = <0 20000 100000>;

	pinctrl-names = "default";
	pinctrl-0 = <&eth1m0_miim
		     &eth1m0_tx_bus2
		     &eth1m0_rx_bus2
		     &eth1m0_rgmii_clk
		     &eth1m0_rgmii_bus
		     &ethm0_clk1_25m_out>;

	tx_delay = <0x20>;
	/* rx_delay = <0x3f>; */

	phy-handle = <&rgmii_phy1>;
	status = "okay";
};

&gpu {
	mali-supply = <&vdd_gpu_s0>;
	status = "okay";
};

&i2c1 {
	status = "okay";

	pmic@23 {
		compatible = "rockchip,rk806";
		reg = <0x23>;

		interrupt-parent = <&gpio0>;
		interrupts = <6 IRQ_TYPE_LEVEL_LOW>;

		pinctrl-names = "default";
		pinctrl-0 = <&pmic_pins>, <&rk806_dvs1_null>,
			    <&rk806_dvs2_null>, <&rk806_dvs3_null>;

		system-power-controller;

		vcc1-supply = <&vcc_5v0_sys>;
		vcc2-supply = <&vcc_5v0_sys>;
		vcc3-supply = <&vcc_5v0_sys>;
		vcc4-supply = <&vcc_5v0_sys>;
		vcc5-supply = <&vcc_5v0_sys>;
		vcc6-supply = <&vcc_5v0_sys>;
		vcc7-supply = <&vcc_5v0_sys>;
		vcc8-supply = <&vcc_5v0_sys>;
		vcc9-supply = <&vcc_5v0_sys>;
		vcc10-supply = <&vcc_5v0_sys>;
		vcc11-supply = <&vcc_2v0_pldo_s3>;
		vcc12-supply = <&vcc_5v0_sys>;
		vcc13-supply = <&vcc_1v1_nldo_s3>;
		vcc14-supply = <&vcc_1v1_nldo_s3>;
		vcca-supply = <&vcc_5v0_sys>;

		gpio-controller;
		#gpio-cells = <2>;

		rk806_dvs1_null: dvs1-null-pins {
			pins = "gpio_pwrctrl1";
			function = "pin_fun0";
		};

		rk806_dvs2_null: dvs2-null-pins {
			pins = "gpio_pwrctrl2";
			function = "pin_fun0";
		};

		rk806_dvs3_null: dvs3-null-pins {
			pins = "gpio_pwrctrl3";
			function = "pin_fun0";
		};

		rk806_dvs1_slp: dvs1-slp-pins {
			pins = "gpio_pwrctrl1";
			function = "pin_fun1";
		};

		rk806_dvs1_pwrdn: dvs1-pwrdn-pins {
			pins = "gpio_pwrctrl1";
			function = "pin_fun2";
		};

		rk806_dvs1_rst: dvs1-rst-pins {
			pins = "gpio_pwrctrl1";
			function = "pin_fun3";
		};

		rk806_dvs2_slp: dvs2-slp-pins {
			pins = "gpio_pwrctrl2";
			function = "pin_fun1";
		};

		rk806_dvs2_pwrdn: dvs2-pwrdn-pins {
			pins = "gpio_pwrctrl2";
			function = "pin_fun2";
		};

		rk806_dvs2_rst: dvs2-rst-pins {
			pins = "gpio_pwrctrl2";
			function = "pin_fun3";
		};

		rk806_dvs2_dvs: dvs2-dvs-pins {
			pins = "gpio_pwrctrl2";
			function = "pin_fun4";
		};

		rk806_dvs2_gpio: dvs2-gpio-pins {
			pins = "gpio_pwrctrl2";
			function = "pin_fun5";
		};

		rk806_dvs3_slp: dvs3-slp-pins {
			pins = "gpio_pwrctrl3";
			function = "pin_fun1";
		};

		rk806_dvs3_pwrdn: dvs3-pwrdn-pins {
			pins = "gpio_pwrctrl3";
			function = "pin_fun2";
		};

		rk806_dvs3_rst: dvs3-rst-pins {
			pins = "gpio_pwrctrl3";
			function = "pin_fun3";
		};

		rk806_dvs3_dvs: dvs3-dvs-pins {
			pins = "gpio_pwrctrl3";
			function = "pin_fun4";
		};

		rk806_dvs3_gpio: dvs3-gpio-pins {
			pins = "gpio_pwrctrl3";
			function = "pin_fun5";
		};

		regulators {
			vdd_cpu_big_s0: dcdc-reg1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <550000>;
				regulator-max-microvolt = <950000>;
				regulator-ramp-delay = <12500>;
				regulator-name = "vdd_cpu_big_s0";
				regulator-enable-ramp-delay = <400>;
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdd_npu_s0: dcdc-reg2 {
				regulator-boot-on;
				regulator-min-microvolt = <550000>;
				regulator-max-microvolt = <950000>;
				regulator-ramp-delay = <12500>;
				regulator-name = "vdd_npu_s0";
				regulator-enable-ramp-delay = <400>;
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdd_cpu_lit_s0: dcdc-reg3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <550000>;
				regulator-max-microvolt = <950000>;
				regulator-ramp-delay = <12500>;
				regulator-name = "vdd_cpu_lit_s0";
				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = <750000>;
				};
			};

			vcc_3v3_s3: dcdc-reg4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-name = "vcc_3v3_s3";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <3300000>;
				};
			};

			vdd_gpu_s0: dcdc-reg5 {
				regulator-boot-on;
				regulator-min-microvolt = <550000>;
				regulator-max-microvolt = <900000>;
				regulator-ramp-delay = <12500>;
				regulator-name = "vdd_gpu_s0";
				regulator-enable-ramp-delay = <400>;
				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = <850000>;
				};
			};

			vddq_ddr_s0: dcdc-reg6 {
				regulator-always-on;
				regulator-boot-on;
				regulator-name = "vddq_ddr_s0";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdd_logic_s0: dcdc-reg7 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <550000>;
				regulator-max-microvolt = <800000>;
				regulator-name = "vdd_logic_s0";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_1v8_s3: dcdc-reg8 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcc_1v8_s3";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vdd2_ddr_s3: dcdc-reg9 {
				regulator-always-on;
				regulator-boot-on;
				regulator-name = "vdd2_ddr_s3";
				regulator-state-mem {
					regulator-on-in-suspend;
				};
			};

			vdd_ddr_s0: dcdc-reg10 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <550000>;
				regulator-max-microvolt = <1200000>;
				regulator-name = "vdd_ddr_s0";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcca_1v8_s0: pldo-reg1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcca_1v8_s0";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcca1v8_pldo2_s0: pldo-reg2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcca1v8_pldo2_s0";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda_1v2_s0: pldo-reg3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <1200000>;
				regulator-name = "vdda_1v2_s0";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcca_3v3_s0: pldo-reg4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-name = "vcca_3v3_s0";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vccio_sd_s0: pldo-reg5 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-name = "vccio_sd_s0";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcca1v8_pldo6_s3: pldo-reg6 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcca1v8_pldo6_s3";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vdd_0v75_s3: nldo-reg1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <750000>;
				regulator-max-microvolt = <750000>;
				regulator-name = "vdd_0v75_s3";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <750000>;
				};
			};

			vdda_ddr_pll_s0: nldo-reg2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <850000>;
				regulator-max-microvolt = <850000>;
				regulator-name = "vdda_ddr_pll_s0";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda0v75_hdmi_s0: nldo-reg3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <837500>;
				regulator-max-microvolt = <837500>;
				regulator-name = "vdda0v75_hdmi_s0";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda_0v85_s0: nldo-reg4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <850000>;
				regulator-max-microvolt = <850000>;
				regulator-name = "vdda_0v85_s0";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda_0v75_s0: nldo-reg5 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <750000>;
				regulator-max-microvolt = <750000>;
				regulator-name = "vdda_0v75_s0";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};
		};
	};
};

&i2c2 {
	status = "disabled";
};

&mdio0 {
	rgmii_phy0: phy@1 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <0x1>;
		clocks = <&cru REFCLKO25M_GMAC0_OUT>;
		realtek,led-data = <0x6d60>;
	};
};

&mdio1 {
	rgmii_phy1: phy@1 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <0x1>;
		clocks = <&cru REFCLKO25M_GMAC1_OUT>;
		realtek,led-data = <0x6d60>;
	};
};

&pinctrl {
	usb {
		usb_otg_pwren: usb-otg-pwren {
			rockchip,pins = <4 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};
};

&sdhci {
	bus-width = <8>;
	full-pwr-cycle-in-suspend;
	max-frequency = <150000000>;
	mmc-hs400-1_8v;
	mmc-hs400-enhanced-strobe;
	/delete-property/ supports-cqe;
	no-sdio;
	no-sd;
	non-removable;
	status = "okay";
};

&sdmmc {
	bus-width = <4>;
	cap-mmc-highspeed;
	cap-sd-highspeed;
	disable-wp;
	max-frequency = <200000000>;
	no-sdio;
	no-mmc;
	sd-uhs-sdr104;
	vmmc-supply = <&vcc_3v3_s3>;
	vqmmc-supply = <&vccio_sd_s0>;
	status = "okay";
};

&uart0 {
	pinctrl-0 = <&uart0m0_xfer>;
	status = "okay";
};

&combphy0_ps {
	status = "okay";
};

&combphy1_psu {
	status = "okay";
};

&pcie0 {
	reset-gpios = <&gpio4 RK_PC7 0>;
	vpcie3v3-supply = <&vcc_3v3_pcie0>;
	status = "okay";
};

&u2phy0 {
	status = "okay";
};

&u2phy1 {
	status = "okay";
};

&usb_drd0_dwc3 {
	status = "okay";
	dr_mode = "host";
};

&usb_drd1_dwc3 {
	status = "okay";
	dr_mode = "host";
	maximum-speed = "high-speed";
};

&u2phy0_otg {
	status = "okay";
	phy-supply = <&vcc5v0_otg>;
};

&u2phy1_otg {
	status = "okay";
};

&usbdp_phy {
	status = "okay";
	rockchip,dp-lane-mux = <2 3>;
};

&spi1 {
	status = "okay";

	pinctrl-0 = <&spi1m2_csn0 &spi1m2_pins>;

	spidev@0 {
		compatible = "micron,spi-authenta";
		reg = <0>;
		spi-max-frequency = <6000000>; 
	};
};

&i2c8 {
	pinctrl-0 = <&i2c8m3_xfer>;
	status = "okay";
};

&uart2 {
	pinctrl-0 = <&uart2m2_xfer>;
	status = "okay";
};

&uart10 {
	pinctrl-0 = <&uart10m2_xfer>;
	status = "okay";
};

&vop {
	status = "okay";
};

&vop_mmu {
	status = "okay";
};

&vp0 {
	vp0_out_hdmi: endpoint@ROCKCHIP_VOP2_EP_HDMI0 {
		reg = <ROCKCHIP_VOP2_EP_HDMI0>;
		remote-endpoint = <&hdmi_in_vp0>;
	};
};

&hdptxphy {
	status = "okay";
};

&hdmi {
	enable-gpios = <&gpio4 RK_PA6 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&hdmi_in {
	hdmi_in_vp0: endpoint {
		remote-endpoint = <&vp0_out_hdmi>;
	};
};

&hdmi_out {
	hdmi_out_con: endpoint {
		remote-endpoint = <&hdmi_con_in>;
	};
};

&otp {
	bigcore_tsadc_trim_l: bigcore-tsadc-trim-l@24 {
		reg = <0x24 0x1>;
	};
	bigcore_tsadc_trim_h: bigcore-tsadc-trim-h@25 {
		reg = <0x25 0x1>;
		bits = <0 2>;
	};
	litcore_tsadc_trim_l: litcore-tsadc-trim-l@26 {
		reg = <0x26 0x1>;
	};
	litcore_tsadc_trim_h: litcore-tsadc-trim-h@27 {
		reg = <0x27 0x1>;
		bits = <0 2>;
	};
	ddr_tsadc_trim_l: ddr-tsadc-trim-l@28 {
		reg = <0x28 0x1>;
	};
	ddr_tsadc_trim_h: ddr-tsadc-trim-h@29 {
		reg = <0x29 0x1>;
		bits = <0 2>;
	};
	npu_tsadc_trim_l: npu-tsadc-trim-l@2a {
		reg = <0x2a 0x1>;
	};
	npu_tsadc_trim_h: npu-tsadc-trim-h@2b {
		reg = <0x2b 0x1>;
		bits = <0 2>;
	};
	gpu_tsadc_trim_l: gpu-tsadc-trim-l@2c {
		reg = <0x2c 0x1>;
	};
	gpu_tsadc_trim_h: gpu-tsadc-trim-h@2d {
		reg = <0x2d 0x1>;
		bits = <0 2>;
	};
	soc_tsadc_trim_l: soc-tsadc-trim-l@64 {
		reg = <0x64 0x1>;
	};
	soc_tsadc_trim_h: soc-tsadc-trim-h@65 {
		reg = <0x65 0x1>;
		bits = <0 2>;
	};
};
