
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001267                       # Number of seconds simulated
sim_ticks                                  1266529095                       # Number of ticks simulated
final_tick                                 1266529095                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 221542                       # Simulator instruction rate (inst/s)
host_op_rate                                   221541                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              132513588                       # Simulator tick rate (ticks/s)
host_mem_usage                                 697328                       # Number of bytes of host memory used
host_seconds                                     9.56                       # Real time elapsed on the host
sim_insts                                     2117429                       # Number of instructions simulated
sim_ops                                       2117429                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        120256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        376576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          4224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             601984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       120256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        148608                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst           1879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             66                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9406                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         94949260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        297329135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          9651575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          4648926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          3335099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4143608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           505318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          4345735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          1515954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4497331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           202127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          3840417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           606382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4345735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           555850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4295203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           505318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4446799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           656913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          3890949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           252659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          3688822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           303191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          3587758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           151595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          3587758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           606382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          3537226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           404254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          3436163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          3132972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4345735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             475302149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     94949260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      9651575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      3335099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       505318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      1515954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       202127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       606382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       555850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       505318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       656913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       252659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       303191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       151595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       606382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       404254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      3132972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        117334849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        94949260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       297329135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         9651575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         4648926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         3335099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4143608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          505318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         4345735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         1515954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4497331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          202127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         3840417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          606382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4345735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          555850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4295203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          505318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4446799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          656913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         3890949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          252659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         3688822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          303191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         3587758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          151595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         3587758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          606382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         3537226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          404254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         3436163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         3132972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4345735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            475302149                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                133383                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           74545                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5702                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              87889                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66775                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           75.976516                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26488                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               96                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3675                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2893                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            782                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          255                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     182469                       # DTB read hits
system.cpu00.dtb.read_misses                      615                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 183084                       # DTB read accesses
system.cpu00.dtb.write_hits                    128001                       # DTB write hits
system.cpu00.dtb.write_misses                    1028                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                129029                       # DTB write accesses
system.cpu00.dtb.data_hits                     310470                       # DTB hits
system.cpu00.dtb.data_misses                     1643                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 312113                       # DTB accesses
system.cpu00.itb.fetch_hits                    149826                       # ITB hits
system.cpu00.itb.fetch_misses                     153                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149979                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1999                       # Number of system calls
system.cpu00.numCycles                        1015911                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            76873                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1193735                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    133383                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            96156                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      728201                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12778                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                432                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6122                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          686                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  149826                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2599                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           818703                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.458081                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.719146                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 599100     73.18%     73.18% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16388      2.00%     75.18% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  18641      2.28%     77.46% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17490      2.14%     79.59% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37801      4.62%     84.21% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  16154      1.97%     86.18% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18863      2.30%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11685      1.43%     89.91% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  82581     10.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             818703                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.131294                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.175039                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  85764                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              565621                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  128052                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               34619                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4647                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26434                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1793                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1125849                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7292                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4647                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 101959                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 97283                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       220006                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  146427                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              248381                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1105961                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                3014                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                24399                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 1682                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               211692                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            758384                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1369894                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1211973                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155634                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668746                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  89638                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4089                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1722                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  154317                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179633                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135510                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32067                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12436                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   969503                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2819                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  953595                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1797                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        102559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        51980                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          451                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       818703                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.164763                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.926245                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            518281     63.31%     63.31% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             74780      9.13%     72.44% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             62288      7.61%     80.05% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45295      5.53%     85.58% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43798      5.35%     90.93% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             29160      3.56%     94.49% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26156      3.19%     97.69% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11134      1.36%     99.05% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7811      0.95%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        818703                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4804     15.57%     15.57% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.28%     28.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     28.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  80      0.26%     29.11% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.11% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.11% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5984     19.39%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     48.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9751     31.60%     80.10% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6140     19.90%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              551183     57.80%     57.80% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12785      1.34%     59.14% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.14% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35713      3.75%     62.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37101      3.89%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                17      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             186269     19.53%     86.31% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130519     13.69%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               953595                       # Type of FU issued
system.cpu00.iq.rate                         0.938660                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30856                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032358                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2515084                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          952134                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813965                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243462                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123170                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116953                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               859346                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125105                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21351                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18689                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          433                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15995                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          221                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        11779                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4647                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 22467                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               65254                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1079898                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1376                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179633                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135510                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1638                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  129                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               65048                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          433                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1599                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3100                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4699                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              946206                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              183105                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7389                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107576                       # number of nop insts executed
system.cpu00.iew.exec_refs                     312142                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110303                       # Number of branches executed
system.cpu00.iew.exec_stores                   129037                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.931387                       # Inst execution rate
system.cpu00.iew.wb_sent                       934140                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930918                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545836                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  778947                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.916338                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.700736                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        106745                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2368                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3960                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       801925                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.207544                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.307053                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       553525     69.02%     69.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        52232      6.51%     75.54% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51017      6.36%     81.90% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        29984      3.74%     85.64% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        34888      4.35%     89.99% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         9069      1.13%     91.12% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12784      1.59%     92.71% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         4867      0.61%     93.32% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53559      6.68%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       801925                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968360                       # Number of instructions committed
system.cpu00.commit.committedOps               968360                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280459                       # Number of memory references committed
system.cpu00.commit.loads                      160944                       # Number of loads committed
system.cpu00.commit.membars                      1032                       # Number of memory barriers committed
system.cpu00.commit.branches                   100079                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  791896                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22213                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98598     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503144     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.11% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        161976     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119516     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968360                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53559                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1819480                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2167116                       # The number of ROB writes
system.cpu00.timesIdled                          1397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        197208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      74985                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    869762                       # Number of Instructions Simulated
system.cpu00.committedOps                      869762                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.168033                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.168033                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.856140                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.856140                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1142838                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612563                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151787                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102882                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4737                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2251                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           17329                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.028362                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            219212                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           17393                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           12.603461                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        61602660                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.028362                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.984818                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.984818                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          559319                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         559319                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       136209                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        136209                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        80969                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        80969                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          841                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          841                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1112                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1112                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       217178                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         217178                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       217178                       # number of overall hits
system.cpu00.dcache.overall_hits::total        217178                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        13979                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        13979                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        37424                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        37424                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          362                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          362                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           10                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        51403                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        51403                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        51403                       # number of overall misses
system.cpu00.dcache.overall_misses::total        51403                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    463946049                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    463946049                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5393789393                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5393789393                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2991897                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2991897                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       282123                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       282123                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5857735442                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5857735442                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5857735442                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5857735442                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150188                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150188                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118393                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118393                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268581                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268581                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268581                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268581                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.093077                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.093077                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.316100                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.316100                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.300914                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.300914                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.008913                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.008913                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.191387                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.191387                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.191387                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.191387                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 33188.786680                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 33188.786680                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 144126.480146                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 144126.480146                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data  8264.908840                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total  8264.908840                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 28212.300000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 28212.300000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 113957.073361                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 113957.073361                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 113957.073361                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 113957.073361                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       159926                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3543                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    45.138583                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        12880                       # number of writebacks
system.cpu00.dcache.writebacks::total           12880                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         4360                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         4360                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        29665                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        29665                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          178                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          178                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        34025                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        34025                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        34025                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        34025                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         9619                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         9619                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7759                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7759                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          184                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          184                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            9                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        17378                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        17378                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        17378                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        17378                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    261611613                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    261611613                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1142066281                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1142066281                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1156356                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1156356                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       271674                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       271674                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1403677894                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1403677894                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1403677894                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1403677894                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.064046                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.064046                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.065536                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.065536                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.152951                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.152951                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.008021                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.008021                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.064703                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.064703                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.064703                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.064703                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 27197.381537                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 27197.381537                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 147192.457920                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 147192.457920                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  6284.543478                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6284.543478                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data        30186                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total        30186                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 80773.270457                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 80773.270457                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 80773.270457                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 80773.270457                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7423                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.559981                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140854                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7935                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.750977                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       783710991                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.559981                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.921016                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.921016                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          307571                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         307571                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140854                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140854                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140854                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140854                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140854                       # number of overall hits
system.cpu00.icache.overall_hits::total        140854                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8964                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8964                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8964                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8964                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8964                       # number of overall misses
system.cpu00.icache.overall_misses::total         8964                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    647818249                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    647818249                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    647818249                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    647818249                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    647818249                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    647818249                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       149818                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       149818                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       149818                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       149818                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       149818                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       149818                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059833                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059833                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059833                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059833                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059833                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059833                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 72268.880968                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 72268.880968                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 72268.880968                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 72268.880968                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 72268.880968                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 72268.880968                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1026                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              29                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    35.379310                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7423                       # number of writebacks
system.cpu00.icache.writebacks::total            7423                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1029                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1029                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1029                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1029                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1029                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1029                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7935                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7935                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7935                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7935                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7935                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7935                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    465282346                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    465282346                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    465282346                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    465282346                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    465282346                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    465282346                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052964                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052964                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052964                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052964                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052964                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052964                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 58636.716572                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 58636.716572                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 58636.716572                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 58636.716572                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 58636.716572                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 58636.716572                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 47181                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           35419                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1465                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              33954                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 24923                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           73.402250                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  5316                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           128                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits               21                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            107                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      38080                       # DTB read hits
system.cpu01.dtb.read_misses                      411                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  38491                       # DTB read accesses
system.cpu01.dtb.write_hits                     12368                       # DTB write hits
system.cpu01.dtb.write_misses                      21                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                 12389                       # DTB write accesses
system.cpu01.dtb.data_hits                      50448                       # DTB hits
system.cpu01.dtb.data_misses                      432                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  50880                       # DTB accesses
system.cpu01.itb.fetch_hits                     43701                       # ITB hits
system.cpu01.itb.fetch_misses                      55                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 43756                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         162548                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            13275                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       261332                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     47181                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            30260                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       77215                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3255                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        40635                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1994                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   43701                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 539                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           134875                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.937587                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.744165                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  80947     60.02%     60.02% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   3128      2.32%     62.34% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   3987      2.96%     65.29% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   8803      6.53%     71.82% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  13763     10.20%     82.02% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   2167      1.61%     83.63% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   8399      6.23%     89.86% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1908      1.41%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  11773      8.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             134875                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.290259                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.607722                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  14702                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               31686                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   43887                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2861                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1104                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               5699                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 537                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               242481                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2304                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1104                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  16624                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                 11262                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        16726                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   44732                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3792                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               236953                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 443                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  921                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1440                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  340                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            155003                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              277829                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         265048                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12776                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps              129326                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  25677                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              525                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          503                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   10095                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              39051                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             14343                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            3580                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           1742                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   201822                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               967                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  196471                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             576                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         28939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        13534                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          163                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       134875                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.456690                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.160195                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             80999     60.05%     60.05% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              6845      5.08%     65.13% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             12054      8.94%     74.07% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3             10730      7.96%     82.02% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              5835      4.33%     86.35% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              5478      4.06%     90.41% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              9486      7.03%     97.44% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1902      1.41%     98.85% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              1546      1.15%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        134875                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1353     30.23%     30.23% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     30.23% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     30.23% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  91      2.03%     32.26% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     32.26% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     32.26% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                361      8.07%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     40.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1472     32.89%     73.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                1199     26.79%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              139154     70.83%     70.83% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                189      0.10%     70.92% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     70.92% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2938      1.50%     72.42% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     72.42% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     72.42% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1926      0.98%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.40% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              39320     20.01%     93.41% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite             12940      6.59%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               196471                       # Type of FU issued
system.cpu01.iq.rate                         1.208695                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      4476                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.022782                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           508960                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          218336                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       181773                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23909                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13458                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10390                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               188630                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12313                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           2188                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4862                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         3907                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         1032                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1104                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  4495                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1269                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            229903                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             321                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               39051                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              14343                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              474                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   56                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1198                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          344                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          766                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1110                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              194393                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               38491                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2078                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       27114                       # number of nop insts executed
system.cpu01.iew.exec_refs                      50880                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  40964                       # Number of branches executed
system.cpu01.iew.exec_stores                    12389                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.195911                       # Inst execution rate
system.cpu01.iew.wb_sent                       193050                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      192163                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  110341                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  134359                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.182192                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.821240                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         30598                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           804                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             942                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        89761                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.205111                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.960439                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        46191     51.46%     51.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        10109     11.26%     62.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         4906      5.47%     68.19% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         2375      2.65%     70.83% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2900      3.23%     74.06% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         6291      7.01%     81.07% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         1130      1.26%     82.33% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         5820      6.48%     88.82% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        10039     11.18%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        89761                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             197933                       # Number of instructions committed
system.cpu01.commit.committedOps               197933                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        44625                       # Number of memory references committed
system.cpu01.commit.loads                       34189                       # Number of loads committed
system.cpu01.commit.membars                       394                       # Number of memory barriers committed
system.cpu01.commit.branches                    37500                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  168666                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               4096                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        24087     12.17%     12.17% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         123897     62.60%     74.76% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           113      0.06%     74.82% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     74.82% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      1.45%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      0.97%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.25% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         34583     17.47%     94.72% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite        10455      5.28%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          197933                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               10039                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     306966                       # The number of ROB reads
system.cpu01.rob.rob_writes                    461531                       # The number of ROB writes
system.cpu01.timesIdled                           275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         27673                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     928347                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    173850                       # Number of Instructions Simulated
system.cpu01.committedOps                      173850                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.934990                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.934990                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.069530                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.069530                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 245090                       # number of integer regfile reads
system.cpu01.int_regfile_writes                135672                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11135                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8151                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  1192                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  638                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements            1615                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          20.587529                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             41509                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1676                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           24.766706                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1124428500                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    20.587529                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.321680                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.321680                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           92801                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          92801                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        31714                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         31714                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         9081                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         9081                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          221                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          221                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          230                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          230                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        40795                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          40795                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        40795                       # number of overall hits
system.cpu01.dcache.overall_hits::total         40795                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2937                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2937                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1047                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1047                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data          113                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           74                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3984                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3984                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3984                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3984                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    131635341                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    131635341                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     86236679                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     86236679                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data      1490724                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total      1490724                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       745362                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       745362                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       253098                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       253098                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    217872020                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    217872020                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    217872020                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    217872020                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        34651                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        34651                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data        10128                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        10128                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          304                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          304                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        44779                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        44779                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        44779                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        44779                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.084759                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.084759                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.103377                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.103377                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.338323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.338323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.243421                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.243421                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.088970                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.088970                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.088970                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.088970                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 44819.659857                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 44819.659857                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 82365.500478                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 82365.500478                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 13192.247788                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 13192.247788                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 10072.459459                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 10072.459459                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 54686.752008                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 54686.752008                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 54686.752008                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 54686.752008                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2893                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          165                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             128                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    22.601562                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          165                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          981                       # number of writebacks
system.cpu01.dcache.writebacks::total             981                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1339                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1339                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          683                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          683                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            9                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         2022                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         2022                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         2022                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         2022                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1598                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1598                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          364                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          364                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data          104                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total          104                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           72                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           72                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1962                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1962                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1962                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1962                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     48230262                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     48230262                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     24093049                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     24093049                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       817344                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       817344                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       665253                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       665253                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       249615                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       249615                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     72323311                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     72323311                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     72323311                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     72323311                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.046117                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.046117                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.035940                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.035940                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.311377                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.311377                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.236842                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.236842                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.043815                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.043815                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.043815                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.043815                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 30181.640801                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 30181.640801                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 66189.695055                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 66189.695055                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  7859.076923                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7859.076923                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  9239.625000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  9239.625000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 36862.034149                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 36862.034149                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 36862.034149                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 36862.034149                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             638                       # number of replacements
system.cpu01.icache.tags.tagsinuse         117.033283                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             42383                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1093                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           38.776761                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   117.033283                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.228581                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.228581                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           88495                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          88495                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        42383                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         42383                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        42383                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          42383                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        42383                       # number of overall hits
system.cpu01.icache.overall_hits::total         42383                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1318                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1318                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1318                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1318                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1318                       # number of overall misses
system.cpu01.icache.overall_misses::total         1318                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     92444624                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     92444624                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     92444624                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     92444624                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     92444624                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     92444624                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        43701                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        43701                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        43701                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        43701                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        43701                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        43701                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.030159                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.030159                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.030159                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.030159                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.030159                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.030159                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 70140.078907                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 70140.078907                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 70140.078907                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 70140.078907                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 70140.078907                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 70140.078907                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs    20.500000                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          638                       # number of writebacks
system.cpu01.icache.writebacks::total             638                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          225                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          225                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          225                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          225                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          225                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          225                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1093                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1093                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1093                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1093                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1093                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1093                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     68000930                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     68000930                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     68000930                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     68000930                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     68000930                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     68000930                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.025011                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.025011                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.025011                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.025011                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.025011                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.025011                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 62214.940531                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 62214.940531                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 62214.940531                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 62214.940531                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 62214.940531                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 62214.940531                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 20603                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           17040                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             836                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              16009                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 10019                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           62.583547                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  1568                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            71                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             71                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      17329                       # DTB read hits
system.cpu02.dtb.read_misses                      355                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  17684                       # DTB read accesses
system.cpu02.dtb.write_hits                      6057                       # DTB write hits
system.cpu02.dtb.write_misses                      28                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  6085                       # DTB write accesses
system.cpu02.dtb.data_hits                      23386                       # DTB hits
system.cpu02.dtb.data_misses                      383                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  23769                       # DTB accesses
system.cpu02.itb.fetch_hits                     17535                       # ITB hits
system.cpu02.itb.fetch_misses                      68                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 17603                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          68956                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             7004                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       125299                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     20603                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            11587                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       45752                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  1859                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 81                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2521                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   17535                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 386                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            56366                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.222954                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.975571                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  32306     57.31%     57.31% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    997      1.77%     59.08% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   1824      3.24%     62.32% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   3804      6.75%     69.07% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   5355      9.50%     78.57% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    508      0.90%     79.47% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   2742      4.86%     84.33% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   1810      3.21%     87.55% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   7020     12.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              56366                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.298785                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.817086                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   9345                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               26608                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   17904                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1889                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  610                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               1586                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 326                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               114816                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1347                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  610                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  10465                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  8923                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        14942                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   18586                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                2830                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               112402                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 411                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  578                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  789                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  230                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             76361                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              142817                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         130036                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12775                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               63549                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  12812                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              414                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          393                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    7807                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              17387                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              6892                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            1972                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           1996                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    98362                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               704                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   96491                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             242                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         13978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         6604                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        56366                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.711865                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.279275                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             30795     54.63%     54.63% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              3517      6.24%     60.87% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              4406      7.82%     68.69% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              4749      8.43%     77.12% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              3343      5.93%     83.05% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              2808      4.98%     88.03% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              5387      9.56%     97.59% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7               707      1.25%     98.84% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               654      1.16%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         56366                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1004     27.22%     27.22% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     27.22% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     27.22% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  98      2.66%     29.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     29.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     29.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                378     10.25%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     40.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 1520     41.21%     81.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 688     18.66%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               67039     69.48%     69.48% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                179      0.19%     69.67% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     69.67% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2935      3.04%     72.71% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     72.71% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     72.71% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1926      2.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              18188     18.85%     93.55% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              6220      6.45%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                96491                       # Type of FU issued
system.cpu02.iq.rate                         1.399313                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      3688                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.038221                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           229175                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           99513                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        83433                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             24103                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13554                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10410                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                87749                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12426                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            255                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         2154                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         1344                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         1026                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  610                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  2300                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1250                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            109244                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             191                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               17387                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               6892                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              382                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1214                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          149                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          475                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                624                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               95583                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               17684                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             908                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       10178                       # number of nop insts executed
system.cpu02.iew.exec_refs                      23769                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  17650                       # Number of branches executed
system.cpu02.iew.exec_stores                     6085                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.386145                       # Inst execution rate
system.cpu02.iew.wb_sent                        94412                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       93843                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   52942                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   66161                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.360911                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.800200                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         14356                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           638                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             517                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        54173                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.742695                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.685248                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        32107     59.27%     59.27% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         5360      9.89%     69.16% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         2460      4.54%     73.70% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1310      2.42%     76.12% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         2619      4.83%     80.96% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         2822      5.21%     86.16% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          622      1.15%     87.31% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         3105      5.73%     93.04% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         3768      6.96%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        54173                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              94407                       # Number of instructions committed
system.cpu02.commit.committedOps                94407                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        20781                       # Number of memory references committed
system.cpu02.commit.loads                       15233                       # Number of loads committed
system.cpu02.commit.membars                       296                       # Number of memory barriers committed
system.cpu02.commit.branches                    16032                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   79885                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               1089                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass         9323      9.88%      9.88% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          59092     62.59%     72.47% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.12%     72.59% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     72.59% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      3.05%     75.64% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.64% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.64% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      2.03%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.67% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         15529     16.45%     94.12% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         5550      5.88%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           94407                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                3768                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     158193                       # The number of ROB reads
system.cpu02.rob.rob_writes                    219697                       # The number of ROB writes
system.cpu02.timesIdled                           179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                         12590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     980709                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     85088                       # Number of Instructions Simulated
system.cpu02.committedOps                       85088                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.810408                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.810408                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.233946                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.233946                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 123056                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 63055                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11150                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8146                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   248                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   99                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             610                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          18.867414                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             19373                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             667                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           29.044978                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    18.867414                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.294803                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.294803                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           44175                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          44175                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        14397                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         14397                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         4657                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         4657                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           41                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           24                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        19054                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          19054                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        19054                       # number of overall hits
system.cpu02.dcache.overall_hits::total         19054                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1707                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1707                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          848                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          848                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           18                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           17                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2555                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2555                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2555                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2555                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    117939024                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    117939024                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     85245190                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     85245190                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       626940                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       626940                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       140481                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       140481                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       217107                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       217107                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    203184214                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    203184214                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    203184214                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    203184214                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        16104                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        16104                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         5505                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         5505                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           59                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           59                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           41                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           41                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        21609                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        21609                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        21609                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        21609                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.105999                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.105999                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.154042                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.154042                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.305085                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.305085                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.414634                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.414634                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.118238                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.118238                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.118238                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.118238                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 69091.402460                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 69091.402460                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 100524.988208                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 100524.988208                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data        34830                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total        34830                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  8263.588235                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  8263.588235                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 79524.154207                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 79524.154207                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 79524.154207                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 79524.154207                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2735                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             123                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    22.235772                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          104                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          452                       # number of writebacks
system.cpu02.dcache.writebacks::total             452                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1113                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1113                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          548                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          548                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            7                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1661                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1661                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1661                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1661                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          594                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          594                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          300                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          300                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           11                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           17                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          894                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          894                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          894                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          894                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     36085041                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     36085041                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     23261777                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     23261777                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        85914                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        85914                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       125388                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       125388                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data       212463                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total       212463                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     59346818                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     59346818                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     59346818                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     59346818                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.036885                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.036885                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.054496                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.054496                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.186441                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.186441                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.414634                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.414634                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.041372                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.041372                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.041372                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.041372                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 60749.227273                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 60749.227273                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 77539.256667                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 77539.256667                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  7810.363636                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7810.363636                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  7375.764706                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  7375.764706                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 66383.465324                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 66383.465324                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 66383.465324                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 66383.465324                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             201                       # number of replacements
system.cpu02.icache.tags.tagsinuse         111.895183                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             16760                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             654                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           25.626911                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   111.895183                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.218545                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.218545                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           35720                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          35720                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        16760                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         16760                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        16760                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          16760                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        16760                       # number of overall hits
system.cpu02.icache.overall_hits::total         16760                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          773                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          773                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          773                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          773                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          773                       # number of overall misses
system.cpu02.icache.overall_misses::total          773                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     52286795                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     52286795                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     52286795                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     52286795                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     52286795                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     52286795                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        17533                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        17533                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        17533                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        17533                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        17533                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        17533                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.044088                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.044088                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.044088                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.044088                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.044088                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.044088                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 67641.390686                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 67641.390686                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 67641.390686                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 67641.390686                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 67641.390686                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 67641.390686                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    37.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          201                       # number of writebacks
system.cpu02.icache.writebacks::total             201                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          119                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          119                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          119                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          654                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          654                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          654                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          654                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          654                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          654                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     36614456                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     36614456                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     36614456                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     36614456                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     36614456                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     36614456                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.037301                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.037301                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.037301                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.037301                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.037301                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.037301                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 55985.406728                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 55985.406728                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 55985.406728                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 55985.406728                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 55985.406728                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 55985.406728                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 31746                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           24368                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1300                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              21915                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 16032                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           73.155373                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  3269                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            93                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             90                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      24993                       # DTB read hits
system.cpu03.dtb.read_misses                      413                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  25406                       # DTB read accesses
system.cpu03.dtb.write_hits                      7916                       # DTB write hits
system.cpu03.dtb.write_misses                      31                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  7947                       # DTB write accesses
system.cpu03.dtb.data_hits                      32909                       # DTB hits
system.cpu03.dtb.data_misses                      444                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  33353                       # DTB accesses
system.cpu03.itb.fetch_hits                     28308                       # ITB hits
system.cpu03.itb.fetch_misses                      67                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 28375                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          81179                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             8673                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       182226                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     31746                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            19304                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       62130                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  2885                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 91                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2097                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   28308                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 487                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            74519                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.445363                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.957470                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  38064     51.08%     51.08% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   1979      2.66%     53.74% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   3099      4.16%     57.89% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   5505      7.39%     65.28% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   8564     11.49%     76.77% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   1108      1.49%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   4938      6.63%     84.89% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   1986      2.67%     87.55% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   9276     12.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              74519                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.391062                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.244743                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  11402                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               31734                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   27961                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2443                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  969                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               3402                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 492                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               165315                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                2080                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  969                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  12996                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                 11710                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        16580                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   28714                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                3540                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               160696                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 416                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  714                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1300                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  361                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands            107169                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              195053                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         182275                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12772                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               84595                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  22574                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              512                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          488                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    9304                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              25735                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              9652                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            2363                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1863                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   138002                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               828                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  132824                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             399                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         25620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        12588                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          222                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        74519                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.782418                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.257980                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             37842     50.78%     50.78% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              5367      7.20%     57.98% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              7753     10.40%     68.39% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              6485      8.70%     77.09% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              4447      5.97%     83.06% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              4011      5.38%     88.44% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              6547      8.79%     97.23% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              1165      1.56%     98.79% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               902      1.21%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         74519                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1127     30.01%     30.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     30.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     30.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  72      1.92%     31.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     31.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     31.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                393     10.47%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     42.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1412     37.60%     80.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 751     20.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               93462     70.37%     70.37% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                221      0.17%     70.53% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     70.53% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2944      2.22%     72.75% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     72.75% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     72.75% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1927      1.45%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.20% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              26028     19.60%     93.80% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              8238      6.20%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               132824                       # Type of FU issued
system.cpu03.iq.rate                         1.636187                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3755                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.028270                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           319968                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          150927                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       118537                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             24353                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13566                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10419                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               124017                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12558                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            845                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         4550                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         2967                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         1274                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  969                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  3943                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1688                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            155363                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             273                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               25735                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               9652                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              452                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   33                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1634                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          289                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          696                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                985                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              131247                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               25406                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1577                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       16533                       # number of nop insts executed
system.cpu03.iew.exec_refs                      33353                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  26166                       # Number of branches executed
system.cpu03.iew.exec_stores                     7947                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.616760                       # Inst execution rate
system.cpu03.iew.wb_sent                       129710                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      128956                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   73683                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   91314                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.588539                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.806919                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         26966                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           606                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             827                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        70529                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.802946                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.756868                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        41250     58.49%     58.49% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         7163     10.16%     68.64% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         3590      5.09%     73.73% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1792      2.54%     76.27% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2355      3.34%     79.61% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         3899      5.53%     85.14% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          741      1.05%     86.19% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         3832      5.43%     91.62% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         5907      8.38%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        70529                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             127160                       # Number of instructions committed
system.cpu03.commit.committedOps               127160                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        27870                       # Number of memory references committed
system.cpu03.commit.loads                       21185                       # Number of loads committed
system.cpu03.commit.membars                       271                       # Number of memory barriers committed
system.cpu03.commit.branches                    23175                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  108088                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               2103                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        13954     10.97%     10.97% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          80103     62.99%     73.97% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           155      0.12%     74.09% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     74.09% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      2.26%     76.35% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     76.35% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      1.51%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.86% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         21456     16.87%     94.74% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         6694      5.26%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          127160                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                5907                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     217396                       # The number of ROB reads
system.cpu03.rob.rob_writes                    312230                       # The number of ROB writes
system.cpu03.timesIdled                           125                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          6660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     968786                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    113210                       # Number of Instructions Simulated
system.cpu03.committedOps                      113210                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.717066                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.717066                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.394572                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.394572                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 166290                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 89504                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11163                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8155                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   693                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  271                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements            1133                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          17.966882                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             26278                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            1189                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           22.100925                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1132430112                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    17.966882                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.280733                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.280733                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           60853                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          60853                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        20260                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         20260                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         5515                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         5515                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           94                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           84                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        25775                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          25775                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        25775                       # number of overall hits
system.cpu03.dcache.overall_hits::total         25775                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2594                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2594                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         1048                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1048                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           61                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           34                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         3642                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         3642                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         3642                       # number of overall misses
system.cpu03.dcache.overall_misses::total         3642                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    136012311                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    136012311                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     89660462                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     89660462                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data      1162161                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total      1162161                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       318114                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       318114                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       330885                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       330885                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    225672773                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    225672773                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    225672773                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    225672773                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        22854                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        22854                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         6563                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         6563                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data          155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        29417                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        29417                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        29417                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        29417                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.113503                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.113503                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.159683                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.159683                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.393548                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.393548                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.288136                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.288136                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.123806                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.123806                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.123806                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.123806                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 52433.427525                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 52433.427525                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 85553.875954                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 85553.875954                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 19051.819672                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 19051.819672                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  9356.294118                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  9356.294118                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 61963.968424                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 61963.968424                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 61963.968424                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 61963.968424                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         3486                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          103                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             159                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    21.924528                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          103                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          652                       # number of writebacks
system.cpu03.dcache.writebacks::total             652                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1392                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1392                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          616                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          616                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data           16                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         2008                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         2008                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         2008                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         2008                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data         1202                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total         1202                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          432                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          432                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           45                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           34                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           34                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1634                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1634                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1634                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1634                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     47685753                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     47685753                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     26024955                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     26024955                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       506196                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       506196                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       285606                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       285606                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       323919                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       323919                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     73710708                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     73710708                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     73710708                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     73710708                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.052595                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.052595                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.065824                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.065824                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.290323                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.290323                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.288136                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.288136                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.055546                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.055546                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.055546                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.055546                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 39672.007488                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 39672.007488                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 60242.951389                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 60242.951389                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 11248.800000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11248.800000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  8400.176471                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  8400.176471                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 45110.592411                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 45110.592411                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 45110.592411                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 45110.592411                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             456                       # number of replacements
system.cpu03.icache.tags.tagsinuse         109.569072                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             27243                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             933                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           29.199357                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   109.569072                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.214002                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.214002                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           57545                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          57545                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        27243                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         27243                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        27243                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          27243                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        27243                       # number of overall hits
system.cpu03.icache.overall_hits::total         27243                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1063                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1063                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1063                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1063                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1063                       # number of overall misses
system.cpu03.icache.overall_misses::total         1063                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     32922477                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     32922477                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     32922477                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     32922477                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     32922477                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     32922477                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        28306                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        28306                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        28306                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        28306                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        28306                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        28306                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.037554                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.037554                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.037554                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.037554                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.037554                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.037554                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 30971.285983                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 30971.285983                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 30971.285983                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 30971.285983                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 30971.285983                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 30971.285983                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          456                       # number of writebacks
system.cpu03.icache.writebacks::total             456                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          130                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          130                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          130                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          933                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          933                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          933                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          933                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          933                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          933                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     25425900                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     25425900                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     25425900                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     25425900                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     25425900                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     25425900                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.032961                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.032961                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.032961                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.032961                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.032961                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.032961                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 27251.768489                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 27251.768489                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 27251.768489                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 27251.768489                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 27251.768489                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 27251.768489                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 36331                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           27966                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1389                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              25101                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 18518                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           73.773953                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  3696                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups           124                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits               13                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses            111                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      27855                       # DTB read hits
system.cpu04.dtb.read_misses                      404                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  28259                       # DTB read accesses
system.cpu04.dtb.write_hits                      8778                       # DTB write hits
system.cpu04.dtb.write_misses                      34                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  8812                       # DTB write accesses
system.cpu04.dtb.data_hits                      36633                       # DTB hits
system.cpu04.dtb.data_misses                      438                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  37071                       # DTB accesses
system.cpu04.itb.fetch_hits                     32812                       # ITB hits
system.cpu04.itb.fetch_misses                      71                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 32883                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          85327                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             9278                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       203284                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     36331                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            22227                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       62653                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  3055                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                184                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2600                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   32812                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 493                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            76295                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.664447                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.951097                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  35180     46.11%     46.11% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   2166      2.84%     48.95% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   3193      4.19%     53.13% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   6559      8.60%     61.73% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                  10048     13.17%     74.90% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   1378      1.81%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   6238      8.18%     84.88% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   1719      2.25%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   9814     12.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              76295                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.425786                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      2.382411                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  12217                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               28112                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   32409                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2508                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 1039                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               3925                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 513                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               185035                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                2248                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 1039                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  13864                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                 11115                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        13261                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   33157                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                3849                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               180121                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 413                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  871                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1627                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  370                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands            119176                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              215321                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         202573                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12742                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               95286                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  23890                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              463                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          435                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    9134                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              28623                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             10456                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            2320                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           1426                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   153897                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               752                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  148810                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             426                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         26752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        12492                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          193                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        76295                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.950455                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.299429                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             35442     46.45%     46.45% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              5420      7.10%     53.56% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              9139     11.98%     65.54% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              7702     10.10%     75.63% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              4409      5.78%     81.41% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              4247      5.57%     86.98% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              7510      9.84%     96.82% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              1333      1.75%     98.57% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              1093      1.43%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         76295                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1200     32.33%     32.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     32.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     32.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  96      2.59%     34.91% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     34.91% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     34.91% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                378     10.18%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     45.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 1245     33.54%     78.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 793     21.36%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              105623     70.98%     70.98% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                193      0.13%     71.11% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     71.11% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2938      1.97%     73.09% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     73.09% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     73.09% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1925      1.29%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.38% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              28936     19.44%     93.82% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              9191      6.18%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               148810                       # Type of FU issued
system.cpu04.iq.rate                         1.743997                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      3712                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.024945                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           353942                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          167983                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       134234                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             24111                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13464                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10398                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               140093                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12425                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           1197                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         4575                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         3219                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         1186                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 1039                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  4191                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1256                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            173999                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             310                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               28623                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts              10456                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              399                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   29                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1207                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          313                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          766                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1079                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              146959                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               28259                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1851                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       19350                       # number of nop insts executed
system.cpu04.iew.exec_refs                      37071                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  30330                       # Number of branches executed
system.cpu04.iew.exec_stores                     8812                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.722304                       # Inst execution rate
system.cpu04.iew.wb_sent                       145463                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      144632                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   83370                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  101923                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.695032                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.817970                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         27954                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           559                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             901                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        72116                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     2.004590                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.857656                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        39513     54.79%     54.79% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         7905     10.96%     65.75% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         3682      5.11%     70.86% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1781      2.47%     73.33% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         2258      3.13%     76.46% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         4859      6.74%     83.20% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          839      1.16%     84.36% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         4642      6.44%     90.80% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         6637      9.20%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        72116                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             144563                       # Number of instructions committed
system.cpu04.commit.committedOps               144563                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        31285                       # Number of memory references committed
system.cpu04.commit.loads                       24048                       # Number of loads committed
system.cpu04.commit.membars                       261                       # Number of memory barriers committed
system.cpu04.commit.branches                    27163                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  122862                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               2486                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        16670     11.53%     11.53% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          91421     63.24%     74.77% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           115      0.08%     74.85% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     74.85% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      1.99%     76.84% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     76.84% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     76.84% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      1.33%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         24309     16.82%     94.98% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         7250      5.02%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          144563                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                6637                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     236722                       # The number of ROB reads
system.cpu04.rob.rob_writes                    349193                       # The number of ROB writes
system.cpu04.timesIdled                           162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          9032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     964486                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    127897                       # Number of Instructions Simulated
system.cpu04.committedOps                      127897                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.667154                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.667154                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.498904                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.498904                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 185048                       # number of integer regfile reads
system.cpu04.int_regfile_writes                100635                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11157                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8138                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   844                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  387                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements            1209                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          17.180613                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             29290                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1266                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           23.135861                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1127055843                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    17.180613                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.268447                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.268447                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           67193                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          67193                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        22657                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         22657                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         6153                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         6153                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data          151                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          151                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data          124                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          124                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        28810                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          28810                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        28810                       # number of overall hits
system.cpu04.dcache.overall_hits::total         28810                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2735                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2735                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          905                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          905                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           61                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           49                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         3640                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3640                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         3640                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3640                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    137302182                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    137302182                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     91045540                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     91045540                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data      1301481                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total      1301481                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       551475                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       551475                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       242649                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       242649                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    228347722                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    228347722                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    228347722                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    228347722                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        25392                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        25392                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         7058                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         7058                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data          212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data          173                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          173                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        32450                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        32450                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        32450                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        32450                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.107711                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.107711                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.128223                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.128223                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.287736                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.287736                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.283237                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.283237                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.112173                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.112173                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.112173                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.112173                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 50201.894698                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 50201.894698                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 100602.806630                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 100602.806630                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 21335.754098                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 21335.754098                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 11254.591837                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 11254.591837                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 62732.890659                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 62732.890659                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 62732.890659                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 62732.890659                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2876                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             148                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    19.432432                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          782                       # number of writebacks
system.cpu04.dcache.writebacks::total             782                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1481                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1481                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          586                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          586                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data           12                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         2067                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         2067                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         2067                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         2067                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data         1254                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total         1254                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          319                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          319                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           49                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           48                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           48                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1573                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1573                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1573                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1573                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     47212065                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     47212065                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     24505205                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     24505205                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       587466                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       587466                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       499230                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       499230                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       239166                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       239166                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     71717270                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     71717270                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     71717270                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     71717270                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.049386                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.049386                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.045197                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.045197                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.231132                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.231132                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.277457                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.277457                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.048475                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.048475                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.048475                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.048475                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 37649.174641                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 37649.174641                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 76818.824451                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 76818.824451                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 11989.102041                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11989.102041                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data 10400.625000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total 10400.625000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 45592.670057                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 45592.670057                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 45592.670057                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 45592.670057                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             520                       # number of replacements
system.cpu04.icache.tags.tagsinuse         105.405851                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             31670                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             998                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           31.733467                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   105.405851                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.205871                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.205871                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           66616                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          66616                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        31670                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         31670                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        31670                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          31670                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        31670                       # number of overall hits
system.cpu04.icache.overall_hits::total         31670                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1139                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1139                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1139                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1139                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1139                       # number of overall misses
system.cpu04.icache.overall_misses::total         1139                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     38181806                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     38181806                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     38181806                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     38181806                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     38181806                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     38181806                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        32809                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        32809                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        32809                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        32809                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        32809                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        32809                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.034716                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.034716                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.034716                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.034716                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.034716                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.034716                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 33522.217735                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 33522.217735                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 33522.217735                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 33522.217735                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 33522.217735                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 33522.217735                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          520                       # number of writebacks
system.cpu04.icache.writebacks::total             520                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          141                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          141                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          141                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          998                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          998                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          998                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          998                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          998                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          998                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     29293190                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     29293190                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     29293190                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     29293190                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     29293190                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     29293190                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.030418                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.030418                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.030418                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.030418                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.030418                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.030418                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 29351.893788                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 29351.893788                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 29351.893788                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 29351.893788                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 29351.893788                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 29351.893788                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  9605                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            7583                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             666                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               7952                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  3145                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           39.549799                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   816                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            81                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             80                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       6493                       # DTB read hits
system.cpu05.dtb.read_misses                      327                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   6820                       # DTB read accesses
system.cpu05.dtb.write_hits                      3287                       # DTB write hits
system.cpu05.dtb.write_misses                      27                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3314                       # DTB write accesses
system.cpu05.dtb.data_hits                       9780                       # DTB hits
system.cpu05.dtb.data_misses                      354                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  10134                       # DTB accesses
system.cpu05.itb.fetch_hits                      7128                       # ITB hits
system.cpu05.itb.fetch_misses                      67                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  7195                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          79948                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             4597                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        65464                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      9605                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             3962                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       25429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1493                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 93                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        40033                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2390                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    7128                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 264                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            73400                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.891880                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.310801                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  62072     84.57%     84.57% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    840      1.14%     85.71% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    927      1.26%     86.97% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    819      1.12%     88.09% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1680      2.29%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    361      0.49%     90.87% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    467      0.64%     91.51% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    886      1.21%     92.71% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5348      7.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              73400                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.120141                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.818832                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   7000                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               16907                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    7667                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1278                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  515                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                857                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 238                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                56214                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 955                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  515                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   7745                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  9111                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         5740                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    8116                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2140                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                54121                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 387                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  574                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  609                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  288                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             39377                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               76102                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          63427                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12671                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               27651                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  11726                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              120                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          102                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    5158                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6496                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              4010                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             302                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            165                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    48509                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               135                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   46280                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             264                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         12590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         6118                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           44                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        73400                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.630518                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.670877                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             61600     83.92%     83.92% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1982      2.70%     86.62% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1980      2.70%     89.32% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1208      1.65%     90.97% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1659      2.26%     93.23% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              1662      2.26%     95.49% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              2007      2.73%     98.23% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               690      0.94%     99.17% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               612      0.83%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         73400                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   984     48.66%     48.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     48.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     48.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  94      4.65%     53.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     53.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     53.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                375     18.55%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     71.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  437     21.61%     93.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 132      6.53%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               30777     66.50%     66.51% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                185      0.40%     66.91% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     66.91% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2935      6.34%     73.25% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     73.25% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     73.25% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1924      4.16%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.41% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               7044     15.22%     92.63% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3411      7.37%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                46280                       # Type of FU issued
system.cpu05.iq.rate                         0.578876                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      2022                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.043691                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           144218                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           47912                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        33486                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             24028                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13342                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10409                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                35911                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12387                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            210                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1771                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1172                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          994                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  515                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  2179                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1432                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             51141                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             199                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6496                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               4010                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               98                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1395                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          125                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          393                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                518                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               45478                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6820                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             802                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        2497                       # number of nop insts executed
system.cpu05.iew.exec_refs                      10134                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   6955                       # Number of branches executed
system.cpu05.iew.exec_stores                     3314                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.568845                       # Inst execution rate
system.cpu05.iew.wb_sent                        44398                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       43895                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   26109                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   36452                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.549044                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.716257                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         12819                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            91                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             435                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        31426                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.206421                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.480934                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        23479     74.71%     74.71% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1          973      3.10%     77.81% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1579      5.02%     82.83% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          592      1.88%     84.72% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         1082      3.44%     88.16% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          261      0.83%     88.99% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          436      1.39%     90.38% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          435      1.38%     91.76% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2589      8.24%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        31426                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              37913                       # Number of instructions committed
system.cpu05.commit.committedOps                37913                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7563                       # Number of memory references committed
system.cpu05.commit.loads                        4725                       # Number of loads committed
system.cpu05.commit.membars                        22                       # Number of memory barriers committed
system.cpu05.commit.branches                     5503                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   31398                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                463                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass         1863      4.91%      4.91% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          23554     62.13%     67.04% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.30%     67.34% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     67.34% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      7.59%     74.93% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     74.93% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     74.93% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      5.06%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.99% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4747     12.52%     92.51% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2838      7.49%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           37913                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2589                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      78724                       # The number of ROB reads
system.cpu05.rob.rob_writes                    103390                       # The number of ROB writes
system.cpu05.timesIdled                           145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    1010947                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     36054                       # Number of Instructions Simulated
system.cpu05.committedOps                       36054                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.217452                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.217452                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.450968                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.450968                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  55628                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 25858                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11157                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8142                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   136                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   75                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             496                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          16.225130                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              5879                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             553                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           10.631103                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle      1114909461                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    16.225130                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.253518                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.253518                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           17077                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          17077                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         3816                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          3816                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2268                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2268                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           38                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           18                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6084                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6084                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6084                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6084                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1543                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1543                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          539                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          539                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            8                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           10                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2082                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2082                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2082                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2082                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    113200983                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    113200983                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     74825211                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     74825211                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       568890                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       568890                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       246132                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       246132                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       228717                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       228717                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    188026194                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    188026194                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    188026194                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    188026194                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5359                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5359                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2807                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2807                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         8166                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         8166                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         8166                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         8166                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.287927                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.287927                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.192020                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.192020                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.173913                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.173913                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.357143                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.357143                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.254960                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.254960                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.254960                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.254960                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 73364.214517                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 73364.214517                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 138822.283859                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 138822.283859                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 71111.250000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 71111.250000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 24613.200000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 24613.200000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 90310.371758                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 90310.371758                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 90310.371758                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 90310.371758                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2847                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          107                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             117                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    24.333333                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          107                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          312                       # number of writebacks
system.cpu05.dcache.writebacks::total             312                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1076                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1076                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          400                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          400                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            5                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1476                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1476                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1476                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1476                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          467                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          467                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          139                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           10                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          606                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          606                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          606                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          606                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     34865991                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     34865991                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     19785740                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     19785740                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        26703                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        26703                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       236844                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       236844                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data       226395                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total       226395                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     54651731                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     54651731                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     54651731                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     54651731                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.087143                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.087143                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.049519                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.049519                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.065217                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.065217                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.357143                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.357143                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.074210                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.074210                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.074210                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.074210                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 74659.509636                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 74659.509636                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 142343.453237                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 142343.453237                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         8901                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8901                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 23684.400000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 23684.400000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 90184.374587                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 90184.374587                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 90184.374587                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 90184.374587                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              81                       # number of replacements
system.cpu05.icache.tags.tagsinuse          91.805448                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              6587                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             474                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           13.896624                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    91.805448                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.179308                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.179308                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           14726                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          14726                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         6587                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          6587                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         6587                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           6587                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         6587                       # number of overall hits
system.cpu05.icache.overall_hits::total          6587                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          539                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          539                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          539                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          539                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          539                       # number of overall misses
system.cpu05.icache.overall_misses::total          539                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     25192539                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     25192539                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     25192539                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     25192539                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     25192539                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     25192539                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         7126                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         7126                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         7126                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         7126                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         7126                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         7126                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.075639                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.075639                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.075639                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.075639                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.075639                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.075639                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 46739.404453                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 46739.404453                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 46739.404453                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 46739.404453                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 46739.404453                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 46739.404453                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           81                       # number of writebacks
system.cpu05.icache.writebacks::total              81                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           65                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           65                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           65                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           65                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           65                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          474                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          474                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          474                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          474                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          474                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          474                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     18706032                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     18706032                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     18706032                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     18706032                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     18706032                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     18706032                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.066517                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.066517                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.066517                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.066517                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.066517                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.066517                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 39464.202532                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 39464.202532                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 39464.202532                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 39464.202532                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 39464.202532                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 39464.202532                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 26341                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           19181                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1264                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              19590                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 12423                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           63.415008                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  3143                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           101                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             98                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      21949                       # DTB read hits
system.cpu06.dtb.read_misses                      391                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  22340                       # DTB read accesses
system.cpu06.dtb.write_hits                      8315                       # DTB write hits
system.cpu06.dtb.write_misses                      33                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  8348                       # DTB write accesses
system.cpu06.dtb.data_hits                      30264                       # DTB hits
system.cpu06.dtb.data_misses                      424                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  30688                       # DTB accesses
system.cpu06.itb.fetch_hits                     22812                       # ITB hits
system.cpu06.itb.fetch_misses                      71                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 22883                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          75433                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             8592                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       160119                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     26341                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            15569                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       54973                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  2787                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2309                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                   22812                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 483                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            67314                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.378688                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.038607                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  36295     53.92%     53.92% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   1959      2.91%     56.83% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   3078      4.57%     61.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   3515      5.22%     66.62% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   6700      9.95%     76.58% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   1001      1.49%     78.06% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   3169      4.71%     82.77% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   2136      3.17%     85.94% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   9461     14.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              67314                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.349197                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      2.122665                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  11401                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               30093                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   22387                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2477                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  946                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               3334                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 467                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               143472                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1929                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  946                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  12960                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                 10937                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        15838                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   23211                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                3412                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               139023                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 416                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  873                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  997                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  464                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             93861                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              172426                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         159778                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12642                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               71952                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  21909                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              557                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          534                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    9359                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              22837                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             10040                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            2772                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           2628                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   120076                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               940                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  115005                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             415                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         25007                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        12359                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          225                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        67314                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.708486                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.260075                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             35997     53.48%     53.48% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              5053      7.51%     60.98% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              5791      8.60%     69.59% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              4489      6.67%     76.25% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              4888      7.26%     83.52% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              4093      6.08%     89.60% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              5021      7.46%     97.06% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1096      1.63%     98.68% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               886      1.32%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         67314                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1087     26.75%     26.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    1      0.02%     26.78% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     26.78% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  86      2.12%     28.89% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     28.89% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     28.89% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                386      9.50%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     38.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1639     40.34%     78.73% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 864     21.27%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               78268     68.06%     68.06% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                186      0.16%     68.22% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     68.22% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2919      2.54%     70.76% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     70.76% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     70.76% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1924      1.67%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              23037     20.03%     92.46% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              8667      7.54%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               115005                       # Type of FU issued
system.cpu06.iq.rate                         1.524598                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      4063                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.035329                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           277791                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          132751                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       100968                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             24011                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13310                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10364                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               106691                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12373                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            775                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         4407                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         2923                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         1075                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  946                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  4248                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1538                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            133996                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             277                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               22837                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts              10040                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              498                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   29                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1485                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          268                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          700                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                968                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              113406                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               22340                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1599                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       12980                       # number of nop insts executed
system.cpu06.iew.exec_refs                      30688                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  20921                       # Number of branches executed
system.cpu06.iew.exec_stores                     8348                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.503400                       # Inst execution rate
system.cpu06.iew.wb_sent                       112060                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      111332                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   61527                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   79331                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.475906                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.775573                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         26073                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           715                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             817                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        63442                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.680275                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.708440                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        38705     61.01%     61.01% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         5704      8.99%     70.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         3608      5.69%     75.69% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1895      2.99%     78.67% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         2558      4.03%     82.71% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         2158      3.40%     86.11% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          709      1.12%     87.22% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         2121      3.34%     90.57% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         5984      9.43%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        63442                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             106600                       # Number of instructions committed
system.cpu06.commit.committedOps               106600                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        25547                       # Number of memory references committed
system.cpu06.commit.loads                       18430                       # Number of loads committed
system.cpu06.commit.membars                       335                       # Number of memory barriers committed
system.cpu06.commit.branches                    18049                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   90774                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               2080                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        10595      9.94%      9.94% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          65201     61.16%     71.10% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.11%     71.21% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     71.21% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      2.70%     73.91% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     73.91% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     73.91% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      1.80%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.71% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         18765     17.60%     93.32% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         7126      6.68%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          106600                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                5984                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     188883                       # The number of ROB reads
system.cpu06.rob.rob_writes                    269199                       # The number of ROB writes
system.cpu06.timesIdled                           172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          8119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     975139                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     96009                       # Number of Instructions Simulated
system.cpu06.committedOps                       96009                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.785687                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.785687                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.272772                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.272772                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 144392                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 76676                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11129                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8096                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   714                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  271                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             971                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          15.301830                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             24188                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            1026                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           23.575049                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle      1129718016                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    15.301830                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.239091                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.239091                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           55989                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          55989                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        17639                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         17639                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         6205                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         6205                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data          108                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          108                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           79                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           79                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        23844                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          23844                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        23844                       # number of overall hits
system.cpu06.dcache.overall_hits::total         23844                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2439                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2439                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          792                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          792                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           43                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           36                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         3231                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         3231                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         3231                       # number of overall misses
system.cpu06.dcache.overall_misses::total         3231                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    135318033                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    135318033                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     83732408                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     83732408                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data      1116882                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total      1116882                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       386613                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       386613                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       336690                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       336690                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    219050441                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    219050441                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    219050441                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    219050441                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        20078                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        20078                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         6997                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         6997                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        27075                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        27075                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        27075                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        27075                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.121476                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.121476                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.113191                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.113191                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.284768                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.284768                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.313043                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.313043                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.119335                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.119335                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.119335                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.119335                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 55480.948339                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 55480.948339                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 105722.737374                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 105722.737374                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        25974                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        25974                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 10739.250000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 10739.250000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 67796.484370                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 67796.484370                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 67796.484370                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 67796.484370                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         2900                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          220                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             139                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    20.863309                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          110                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          591                       # number of writebacks
system.cpu06.dcache.writebacks::total             591                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1360                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1360                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          512                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          512                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            9                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1872                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1872                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1872                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1872                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data         1079                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total         1079                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          280                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          280                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           34                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           34                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           34                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1359                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1359                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1359                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1359                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     44440758                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     44440758                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     22781123                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     22781123                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       487620                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       487620                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       352944                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       352944                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       330885                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       330885                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     67221881                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     67221881                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     67221881                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     67221881                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.053740                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.053740                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.040017                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.040017                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.225166                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.225166                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.295652                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.295652                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.050194                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.050194                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.050194                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.050194                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 41186.986098                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 41186.986098                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 81361.153571                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 81361.153571                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 14341.764706                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14341.764706                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 10380.705882                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 10380.705882                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 49464.224430                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 49464.224430                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 49464.224430                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 49464.224430                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             422                       # number of replacements
system.cpu06.icache.tags.tagsinuse          96.791374                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             21788                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             897                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           24.289855                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    96.791374                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.189046                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.189046                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           46521                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          46521                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        21788                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         21788                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        21788                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          21788                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        21788                       # number of overall hits
system.cpu06.icache.overall_hits::total         21788                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1024                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1024                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1024                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1024                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1024                       # number of overall misses
system.cpu06.icache.overall_misses::total         1024                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     35175978                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     35175978                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     35175978                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     35175978                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     35175978                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     35175978                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        22812                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        22812                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        22812                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        22812                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        22812                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        22812                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.044889                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.044889                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.044889                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.044889                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.044889                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.044889                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 34351.541016                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 34351.541016                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 34351.541016                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 34351.541016                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 34351.541016                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 34351.541016                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          422                       # number of writebacks
system.cpu06.icache.writebacks::total             422                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          127                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          127                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          127                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          127                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          127                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          127                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          897                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          897                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          897                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          897                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          897                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          897                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     26193321                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     26193321                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     26193321                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     26193321                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     26193321                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     26193321                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.039321                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.039321                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.039321                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.039321                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.039321                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.039321                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 29201.026756                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 29201.026756                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 29201.026756                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 29201.026756                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 29201.026756                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 29201.026756                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 36683                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           28177                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1412                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              25375                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 18785                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           74.029557                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  3784                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                8                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             80                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      29442                       # DTB read hits
system.cpu07.dtb.read_misses                      421                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  29863                       # DTB read accesses
system.cpu07.dtb.write_hits                      9438                       # DTB write hits
system.cpu07.dtb.write_misses                      33                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  9471                       # DTB write accesses
system.cpu07.dtb.data_hits                      38880                       # DTB hits
system.cpu07.dtb.data_misses                      454                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  39334                       # DTB accesses
system.cpu07.itb.fetch_hits                     32916                       # ITB hits
system.cpu07.itb.fetch_misses                      72                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 32988                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         130463                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             8896                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       208513                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     36683                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            22577                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       68118                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  3105                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        40789                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2778                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   32916                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 512                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           122375                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.703886                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.696663                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  80490     65.77%     65.77% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   2042      1.67%     67.44% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   3574      2.92%     70.36% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   6400      5.23%     75.59% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  10169      8.31%     83.90% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   1334      1.09%     84.99% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   6017      4.92%     89.91% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   2117      1.73%     91.64% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  10232      8.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             122375                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.281176                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.598254                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  12086                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               33418                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   32356                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2666                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1060                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               4000                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 512                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               190183                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2135                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1060                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  13826                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                 11590                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        18617                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   33170                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                3323                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               185222                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 404                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  706                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  917                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  383                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            122891                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              223045                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         210234                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12805                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               98346                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  24545                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              573                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          553                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   10088                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              30336                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             11171                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            2984                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2451                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   158780                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               984                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  153392                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             423                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         27663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        13244                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          208                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       122375                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.253459                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.069603                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             80568     65.84%     65.84% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              5710      4.67%     70.50% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              8724      7.13%     77.63% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              7476      6.11%     83.74% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              5216      4.26%     88.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              4622      3.78%     91.78% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              7679      6.27%     98.06% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1282      1.05%     99.10% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1098      0.90%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        122375                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1186     27.20%     27.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     27.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     27.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  90      2.06%     29.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     29.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     29.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                356      8.16%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     37.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1735     39.78%     77.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 994     22.79%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              107912     70.35%     70.35% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                186      0.12%     70.47% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     70.47% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2925      1.91%     72.38% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     72.38% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     72.38% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1928      1.26%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.64% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              30634     19.97%     93.61% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              9803      6.39%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               153392                       # Type of FU issued
system.cpu07.iq.rate                         1.175751                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      4361                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.028430                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           409838                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          173915                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       138845                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             24105                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13558                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10395                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               145338                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12411                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           1052                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         4930                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         3133                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         1137                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1060                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  3926                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                2028                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            179230                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             333                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               30336                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              11171                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              522                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   30                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1984                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          310                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          767                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1077                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              151590                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               29863                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1802                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       19466                       # number of nop insts executed
system.cpu07.iew.exec_refs                      39334                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  30602                       # Number of branches executed
system.cpu07.iew.exec_stores                     9471                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.161939                       # Inst execution rate
system.cpu07.iew.wb_sent                       150099                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      149240                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   84500                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  103886                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.143926                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.813392                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         28998                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           776                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             920                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        77267                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.926217                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.807047                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        42890     55.51%     55.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         8739     11.31%     66.82% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         3923      5.08%     71.90% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         2050      2.65%     74.55% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         2712      3.51%     78.06% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         4700      6.08%     84.14% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          824      1.07%     85.21% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         4626      5.99%     91.20% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         6803      8.80%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        77267                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             148833                       # Number of instructions committed
system.cpu07.commit.committedOps               148833                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        33444                       # Number of memory references committed
system.cpu07.commit.loads                       25406                       # Number of loads committed
system.cpu07.commit.membars                       367                       # Number of memory barriers committed
system.cpu07.commit.branches                    27280                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  126829                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               2513                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        16736     11.24%     11.24% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          93364     62.73%     73.98% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.08%     74.05% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     74.05% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      1.93%     75.99% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.99% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.99% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      1.29%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.28% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         25773     17.32%     94.59% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         8047      5.41%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          148833                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                6803                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     246982                       # The number of ROB reads
system.cpu07.rob.rob_writes                    359974                       # The number of ROB writes
system.cpu07.timesIdled                           168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          8088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     960432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    132101                       # Number of Instructions Simulated
system.cpu07.committedOps                      132101                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.987600                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.987600                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.012555                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.012555                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 192791                       # number of integer regfile reads
system.cpu07.int_regfile_writes                104389                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11130                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8130                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   854                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  354                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements            1189                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          14.693153                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             31374                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1247                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           25.159583                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1139586516                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    14.693153                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.229581                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.229581                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           72430                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          72430                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        24572                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         24572                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         6181                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         6181                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          147                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          147                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          112                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          112                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        30753                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          30753                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        30753                       # number of overall hits
system.cpu07.dcache.overall_hits::total         30753                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2610                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2610                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         1696                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         1696                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           54                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           47                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         4306                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         4306                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         4306                       # number of overall misses
system.cpu07.dcache.overall_misses::total         4306                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    130302513                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    130302513                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     98684919                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     98684919                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data      1268973                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total      1268973                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       424926                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       424926                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       386613                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       386613                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    228987432                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    228987432                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    228987432                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    228987432                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        27182                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        27182                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         7877                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         7877                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          159                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          159                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        35059                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        35059                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        35059                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        35059                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.096019                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.096019                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.215310                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.215310                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.268657                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.268657                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.295597                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.295597                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.122822                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.122822                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.122822                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.122822                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 49924.334483                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 49924.334483                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 58186.862618                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 58186.862618                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 23499.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 23499.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  9040.978723                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  9040.978723                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 53178.688342                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 53178.688342                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 53178.688342                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 53178.688342                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         3223                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          223                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             142                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    22.697183                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets   111.500000                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          810                       # number of writebacks
system.cpu07.dcache.writebacks::total             810                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1398                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1398                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         1148                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         1148                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data           13                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         2546                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         2546                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         2546                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         2546                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1212                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1212                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          548                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          548                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           41                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           43                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           43                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1760                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1760                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1760                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1760                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     44022798                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     44022798                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     27060568                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     27060568                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       544509                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       544509                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       383130                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       383130                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       378486                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       378486                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     71083366                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     71083366                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     71083366                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     71083366                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.044588                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.044588                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.069570                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.069570                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.203980                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.203980                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.270440                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.270440                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.050201                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.050201                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.050201                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.050201                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 36322.440594                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 36322.440594                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 49380.598540                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 49380.598540                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 13280.707317                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13280.707317                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         8910                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         8910                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 40388.276136                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 40388.276136                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 40388.276136                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 40388.276136                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             461                       # number of replacements
system.cpu07.icache.tags.tagsinuse          91.947859                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             31809                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             947                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           33.589229                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    91.947859                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.179586                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.179586                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           66771                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          66771                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        31809                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         31809                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        31809                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          31809                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        31809                       # number of overall hits
system.cpu07.icache.overall_hits::total         31809                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1103                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1103                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1103                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1103                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1103                       # number of overall misses
system.cpu07.icache.overall_misses::total         1103                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     39060683                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     39060683                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     39060683                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     39060683                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     39060683                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     39060683                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        32912                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        32912                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        32912                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        32912                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        32912                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        32912                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.033514                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.033514                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.033514                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.033514                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.033514                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.033514                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 35413.130553                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 35413.130553                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 35413.130553                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 35413.130553                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 35413.130553                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 35413.130553                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          461                       # number of writebacks
system.cpu07.icache.writebacks::total             461                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          156                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          156                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          156                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          947                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          947                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          947                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          947                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          947                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          947                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     28025378                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     28025378                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     28025378                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     28025378                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     28025378                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     28025378                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.028774                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.028774                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.028774                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.028774                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.028774                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.028774                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 29593.852165                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 29593.852165                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 29593.852165                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 29593.852165                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 29593.852165                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 29593.852165                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 39898                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           29659                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1548                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              27659                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 20323                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           73.476988                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  4593                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           110                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits               10                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      32352                       # DTB read hits
system.cpu08.dtb.read_misses                      419                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  32771                       # DTB read accesses
system.cpu08.dtb.write_hits                     10899                       # DTB write hits
system.cpu08.dtb.write_misses                      31                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                 10930                       # DTB write accesses
system.cpu08.dtb.data_hits                      43251                       # DTB hits
system.cpu08.dtb.data_misses                      450                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  43701                       # DTB accesses
system.cpu08.itb.fetch_hits                     35939                       # ITB hits
system.cpu08.itb.fetch_misses                      69                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 36008                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                         135878                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             9776                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       228924                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     39898                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            24926                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       72672                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  3387                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        40484                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2456                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   35939                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 531                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples           127338                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.797767                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.743009                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  81314     63.86%     63.86% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   2408      1.89%     65.75% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   4048      3.18%     68.93% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   6640      5.21%     74.14% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                  11261      8.84%     82.98% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   1701      1.34%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   6209      4.88%     89.20% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   2359      1.85%     91.05% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  11398      8.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total             127338                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.293631                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.684776                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  12927                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               34514                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   35290                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2962                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1161                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               4839                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 553                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               208889                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                2423                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1161                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  14899                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                 11743                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        18470                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   36161                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                4420                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               203183                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 372                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  892                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 1708                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  547                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            134344                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              243203                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         230477                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12720                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps              106265                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  28079                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              635                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          613                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   11106                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              33775                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             13092                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            3891                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           2712                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   173438                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              1144                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  166621                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             560                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         31944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        15689                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          273                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples       127338                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.308494                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.096355                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             81662     64.13%     64.13% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              6666      5.23%     69.36% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              9275      7.28%     76.65% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              8028      6.30%     82.95% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              5892      4.63%     87.58% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              5160      4.05%     91.63% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              7863      6.17%     97.81% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1561      1.23%     99.03% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              1231      0.97%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total        127338                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1284     27.21%     27.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     27.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     27.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  87      1.84%     29.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     29.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     29.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                359      7.61%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     36.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1841     39.01%     75.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1148     24.33%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              116558     69.95%     69.96% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                179      0.11%     70.06% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     70.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2937      1.76%     71.83% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     71.83% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     71.83% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1926      1.16%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.98% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              33630     20.18%     93.17% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             11387      6.83%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               166621                       # Type of FU issued
system.cpu08.iq.rate                         1.226254                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      4719                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.028322                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           441972                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          193184                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       151911                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23887                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13396                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10390                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               159048                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12288                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           1478                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         5750                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         3893                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         1046                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1161                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  4967                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1322                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            196269                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             303                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               33775                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              13092                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              574                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   43                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1257                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           56                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          376                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          821                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1197                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              164624                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               32771                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1997                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       21687                       # number of nop insts executed
system.cpu08.iew.exec_refs                      43701                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  33070                       # Number of branches executed
system.cpu08.iew.exec_stores                    10930                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.211557                       # Inst execution rate
system.cpu08.iew.wb_sent                       163248                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      162301                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   91414                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  113403                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.194461                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.806099                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         34234                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           871                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            1016                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        81872                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.966838                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.847006                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        45203     55.21%     55.21% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         8992     10.98%     66.19% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         4355      5.32%     71.51% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         2264      2.77%     74.28% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         2925      3.57%     77.85% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         4618      5.64%     83.49% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          973      1.19%     84.68% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         4429      5.41%     90.09% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         8113      9.91%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        81872                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             161029                       # Number of instructions committed
system.cpu08.commit.committedOps               161029                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        37224                       # Number of memory references committed
system.cpu08.commit.loads                       28025                       # Number of loads committed
system.cpu08.commit.membars                       421                       # Number of memory barriers committed
system.cpu08.commit.branches                    29348                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  137308                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               3119                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        18395     11.42%     11.42% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         100063     62.14%     73.56% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.07%     73.63% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     73.63% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      1.79%     75.42% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     75.42% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     75.42% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.19%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.61% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         28446     17.67%     94.28% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         9212      5.72%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          161029                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                8113                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     267748                       # The number of ROB reads
system.cpu08.rob.rob_writes                    395500                       # The number of ROB writes
system.cpu08.timesIdled                           158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          8540                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     955017                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    142638                       # Number of Instructions Simulated
system.cpu08.committedOps                      142638                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.952607                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.952607                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.049751                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.049751                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 209264                       # number of integer regfile reads
system.cpu08.int_regfile_writes                114364                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11141                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8141                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                  1124                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  459                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements            1286                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          13.900968                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             35396                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            1343                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           26.355920                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1136371707                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    13.900968                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.217203                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.217203                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           80071                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          80071                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        26764                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         26764                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         7959                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         7959                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          176                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          176                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          150                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        34723                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          34723                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        34723                       # number of overall hits
system.cpu08.dcache.overall_hits::total         34723                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2950                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2950                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         1029                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1029                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           65                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           65                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           55                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         3979                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3979                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         3979                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3979                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    133988688                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    133988688                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     88357826                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     88357826                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data      1191186                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total      1191186                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       588627                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       588627                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       337851                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       337851                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    222346514                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    222346514                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    222346514                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    222346514                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        29714                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        29714                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         8988                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         8988                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          205                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          205                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        38702                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        38702                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        38702                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        38702                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.099280                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.099280                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.114486                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.114486                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.269710                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.269710                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.268293                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.268293                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.102811                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.102811                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.102811                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.102811                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 45419.894237                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 45419.894237                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 85867.663751                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 85867.663751                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 18325.938462                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 18325.938462                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 10702.309091                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 10702.309091                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 55879.998492                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 55879.998492                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 55879.998492                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 55879.998492                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2806                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          109                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             136                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    20.632353                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          109                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          744                       # number of writebacks
system.cpu08.dcache.writebacks::total             744                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1455                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1455                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          608                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          608                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            9                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         2063                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         2063                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         2063                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         2063                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1495                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1495                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          421                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          421                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           56                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           55                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           55                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1916                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1916                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1916                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1916                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     46364535                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     46364535                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     25531529                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     25531529                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       552636                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       552636                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       530577                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       530577                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       332046                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       332046                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     71896064                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     71896064                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     71896064                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     71896064                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.050313                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.050313                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.046840                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.046840                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.232365                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.232365                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.268293                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.268293                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.049506                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.049506                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.049506                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.049506                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 31013.066890                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 31013.066890                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 60644.961995                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 60644.961995                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  9646.854545                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  9646.854545                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 37524.041754                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 37524.041754                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 37524.041754                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 37524.041754                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             573                       # number of replacements
system.cpu08.icache.tags.tagsinuse          87.540939                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             34729                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1056                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           32.887311                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    87.540939                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.170978                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.170978                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           72928                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          72928                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        34729                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         34729                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        34729                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          34729                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        34729                       # number of overall hits
system.cpu08.icache.overall_hits::total         34729                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1207                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1207                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1207                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1207                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1207                       # number of overall misses
system.cpu08.icache.overall_misses::total         1207                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     37457342                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     37457342                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     37457342                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     37457342                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     37457342                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     37457342                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        35936                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        35936                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        35936                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        35936                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        35936                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        35936                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.033587                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.033587                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.033587                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.033587                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.033587                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.033587                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 31033.423364                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 31033.423364                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 31033.423364                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 31033.423364                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 31033.423364                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 31033.423364                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          573                       # number of writebacks
system.cpu08.icache.writebacks::total             573                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          151                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          151                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          151                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         1056                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         1056                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         1056                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         1056                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         1056                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         1056                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     28134512                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     28134512                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     28134512                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     28134512                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     28134512                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     28134512                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.029386                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.029386                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.029386                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.029386                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.029386                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.029386                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 26642.530303                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 26642.530303                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 26642.530303                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 26642.530303                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 26642.530303                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 26642.530303                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 10534                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            8263                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             757                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               8491                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  3449                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           40.619479                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   890                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           100                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             98                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                       7101                       # DTB read hits
system.cpu09.dtb.read_misses                      348                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                   7449                       # DTB read accesses
system.cpu09.dtb.write_hits                      3576                       # DTB write hits
system.cpu09.dtb.write_misses                      31                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  3607                       # DTB write accesses
system.cpu09.dtb.data_hits                      10677                       # DTB hits
system.cpu09.dtb.data_misses                      379                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  11056                       # DTB accesses
system.cpu09.itb.fetch_hits                      7644                       # ITB hits
system.cpu09.itb.fetch_misses                      72                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                  7716                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          83815                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             5712                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        70482                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     10534                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             4341                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       24663                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1693                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        41539                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2457                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    7644                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 316                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            75370                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.935147                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.365031                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  63293     83.98%     83.98% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    872      1.16%     85.13% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    937      1.24%     86.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    871      1.16%     87.53% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   1765      2.34%     89.87% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    359      0.48%     90.35% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    536      0.71%     91.06% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    844      1.12%     92.18% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   5893      7.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              75370                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.125682                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.840923                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   8061                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               15608                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    8318                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1264                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  580                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                954                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 274                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                60561                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1143                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  580                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   8826                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  8528                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         5221                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    8738                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                1938                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                58209                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 390                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  590                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  613                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  233                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             42096                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               80746                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          67984                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12756                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               29629                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  12467                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              129                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          108                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    4779                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               7318                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              4346                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             329                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            251                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    52287                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               141                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   49657                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             272                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         13572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6600                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           45                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        75370                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.658843                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.719596                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             62935     83.50%     83.50% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              2064      2.74%     86.24% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              2021      2.68%     88.92% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              1240      1.65%     90.57% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              1716      2.28%     92.84% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              1717      2.28%     95.12% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              2038      2.70%     97.83% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               958      1.27%     99.10% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               681      0.90%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         75370                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                   990     49.43%     49.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     49.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     49.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  80      3.99%     53.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     53.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     53.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                328     16.38%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     69.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  443     22.12%     91.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 162      8.09%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               33209     66.88%     66.88% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                185      0.37%     67.26% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     67.26% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2940      5.92%     73.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     73.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     73.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1927      3.88%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.06% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               7688     15.48%     92.54% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              3704      7.46%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                49657                       # Type of FU issued
system.cpu09.iq.rate                         0.592460                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      2003                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.040337                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           153265                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           52462                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        36856                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23694                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13564                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10424                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                39480                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12176                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            228                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2021                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1277                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          823                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  580                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  2420                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1401                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             55231                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             144                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                7318                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               4346                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              104                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1372                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          134                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          450                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                584                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               48789                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                7449                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             868                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        2803                       # number of nop insts executed
system.cpu09.iew.exec_refs                      11056                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   7682                       # Number of branches executed
system.cpu09.iew.exec_stores                     3607                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.582103                       # Inst execution rate
system.cpu09.iew.wb_sent                        47841                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       47280                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   28061                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   39034                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.564100                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.718886                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         13942                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            96                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             491                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        31693                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.293409                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.560332                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        23207     73.22%     73.22% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         1041      3.28%     76.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1621      5.11%     81.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          635      2.00%     83.63% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         1128      3.56%     87.19% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5          269      0.85%     88.04% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          452      1.43%     89.46% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          485      1.53%     90.99% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2855      9.01%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        31693                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              40992                       # Number of instructions committed
system.cpu09.commit.committedOps                40992                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         8366                       # Number of memory references committed
system.cpu09.commit.loads                        5297                       # Number of loads committed
system.cpu09.commit.membars                        26                       # Number of memory barriers committed
system.cpu09.commit.branches                     6127                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   34178                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                497                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass         2140      5.22%      5.22% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          25549     62.33%     67.55% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           113      0.28%     67.82% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     67.82% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      7.02%     74.84% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     74.84% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     74.84% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      4.68%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.53% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          5323     12.99%     92.51% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         3069      7.49%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           40992                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2855                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      82875                       # The number of ROB reads
system.cpu09.rob.rob_writes                    111998                       # The number of ROB writes
system.cpu09.timesIdled                           151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          8445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    1007080                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     38856                       # Number of Instructions Simulated
system.cpu09.committedOps                       38856                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.157067                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.157067                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.463592                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.463592                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  59675                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 28301                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11159                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8162                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   144                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   72                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             514                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          13.331006                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              7184                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             572                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           12.559441                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1118933487                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    13.331006                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.208297                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.208297                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           19058                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          19058                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         4662                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4662                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2446                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2446                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           41                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           25                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           25                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data         7108                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           7108                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         7108                       # number of overall hits
system.cpu09.dcache.overall_hits::total          7108                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1446                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1446                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          591                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          591                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            8                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            5                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         2037                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2037                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         2037                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2037                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    105570891                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    105570891                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     81340740                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     81340740                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       458595                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       458595                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        23220                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       202014                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       202014                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    186911631                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    186911631                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    186911631                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    186911631                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         6108                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         6108                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         3037                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         3037                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         9145                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         9145                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         9145                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         9145                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.236739                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.236739                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.194600                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.194600                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.163265                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.163265                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.166667                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.166667                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.222745                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.222745                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.222745                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.222745                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 73008.914938                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 73008.914938                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 137632.385787                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 137632.385787                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 57324.375000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 57324.375000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         4644                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         4644                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 91758.287187                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 91758.287187                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 91758.287187                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 91758.287187                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2589                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             107                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    24.196262                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          111                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          304                       # number of writebacks
system.cpu09.dcache.writebacks::total             304                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          969                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          969                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          446                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          446                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            4                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1415                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1415                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1415                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1415                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          477                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          477                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          145                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          145                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            4                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            5                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          622                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          622                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          622                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          622                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     32679828                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     32679828                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     20058579                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     20058579                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        62694                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        62694                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       200853                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       200853                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     52738407                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     52738407                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     52738407                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     52738407                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.078094                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.078094                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.047744                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.047744                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.081633                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.081633                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.068015                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.068015                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.068015                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.068015                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 68511.169811                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 68511.169811                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 138335.027586                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 138335.027586                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 15673.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15673.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  3715.200000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  3715.200000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 84788.435691                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 84788.435691                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 84788.435691                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 84788.435691                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             149                       # number of replacements
system.cpu09.icache.tags.tagsinuse          78.107368                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              6993                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             566                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           12.355124                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    78.107368                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.152553                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.152553                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           15850                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          15850                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         6993                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          6993                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         6993                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           6993                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         6993                       # number of overall hits
system.cpu09.icache.overall_hits::total          6993                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          649                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          649                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          649                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          649                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          649                       # number of overall misses
system.cpu09.icache.overall_misses::total          649                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     30746763                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     30746763                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     30746763                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     30746763                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     30746763                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     30746763                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         7642                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         7642                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         7642                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         7642                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         7642                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         7642                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.084925                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.084925                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.084925                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.084925                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.084925                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.084925                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 47375.597843                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 47375.597843                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 47375.597843                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 47375.597843                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 47375.597843                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 47375.597843                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          149                       # number of writebacks
system.cpu09.icache.writebacks::total             149                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           83                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           83                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           83                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          566                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          566                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          566                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          566                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          566                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          566                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     22833387                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     22833387                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     22833387                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     22833387                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     22833387                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     22833387                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.074064                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.074064                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.074064                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.074064                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.074064                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.074064                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 40341.673145                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 40341.673145                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 40341.673145                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 40341.673145                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 40341.673145                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 40341.673145                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 10436                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            8167                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             727                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               8254                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  3414                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           41.361764                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   904                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           101                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                       6751                       # DTB read hits
system.cpu10.dtb.read_misses                      349                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                   7100                       # DTB read accesses
system.cpu10.dtb.write_hits                      3402                       # DTB write hits
system.cpu10.dtb.write_misses                      31                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  3433                       # DTB write accesses
system.cpu10.dtb.data_hits                      10153                       # DTB hits
system.cpu10.dtb.data_misses                      380                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  10533                       # DTB accesses
system.cpu10.itb.fetch_hits                      7801                       # ITB hits
system.cpu10.itb.fetch_misses                      72                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                  7873                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          81697                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             5029                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        69642                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     10436                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             4319                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       24816                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  1629                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                203                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        41690                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2536                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    7801                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 288                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            75209                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.925980                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.344082                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  63105     83.91%     83.91% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    910      1.21%     85.12% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   1000      1.33%     86.45% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    871      1.16%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   1835      2.44%     90.04% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    371      0.49%     90.54% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    521      0.69%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    970      1.29%     92.52% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   5626      7.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              75209                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.127740                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.852443                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   7633                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               15713                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    8380                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1225                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  568                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                959                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 255                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                59728                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1043                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  568                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   8391                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  8781                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         5272                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    8774                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                1733                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                57329                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 404                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  385                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  454                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  259                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             41674                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups               80362                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          67603                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12754                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               29059                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  12615                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              132                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          112                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    4792                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               6908                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              4165                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             317                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            261                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    51352                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               140                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   48766                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             302                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         13533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         6669                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        75209                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.648406                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.697717                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             62961     83.71%     83.71% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              1925      2.56%     86.27% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              2089      2.78%     89.05% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              1167      1.55%     90.60% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              1728      2.30%     92.90% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              1810      2.41%     95.31% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              2165      2.88%     98.19% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7               702      0.93%     99.12% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               662      0.88%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         75209                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                   994     49.82%     49.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     49.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     49.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  85      4.26%     54.09% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     54.09% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     54.09% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                331     16.59%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     70.68% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  440     22.06%     92.73% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 145      7.27%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               32837     67.34%     67.34% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                181      0.37%     67.72% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     67.72% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2933      6.01%     73.73% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     73.73% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     73.73% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1927      3.95%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.68% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               7353     15.08%     92.76% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              3531      7.24%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                48766                       # Type of FU issued
system.cpu10.iq.rate                         0.596913                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      1995                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.040910                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           151114                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           51452                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        35845                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23924                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13596                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10408                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                38455                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12302                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            217                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         1960                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         1219                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          919                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  568                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  1879                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1607                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             54157                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             160                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                6908                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               4165                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              106                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1586                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          133                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          438                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                571                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               47873                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                7100                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             893                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        2665                       # number of nop insts executed
system.cpu10.iew.exec_refs                      10533                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   7488                       # Number of branches executed
system.cpu10.iew.exec_stores                     3433                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.585982                       # Inst execution rate
system.cpu10.iew.wb_sent                        46809                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       46253                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   27451                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   38261                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.566153                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.717467                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         13798                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            87                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             481                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        31409                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.273075                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.523103                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        23012     73.27%     73.27% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1          989      3.15%     76.41% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         1703      5.42%     81.84% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          589      1.88%     83.71% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1189      3.79%     87.50% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5          269      0.86%     88.35% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          501      1.60%     89.95% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          539      1.72%     91.66% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         2618      8.34%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        31409                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              39986                       # Number of instructions committed
system.cpu10.commit.committedOps                39986                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         7894                       # Number of memory references committed
system.cpu10.commit.loads                        4948                       # Number of loads committed
system.cpu10.commit.membars                        21                       # Number of memory barriers committed
system.cpu10.commit.branches                     5950                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   33290                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                523                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass         2031      5.08%      5.08% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          25129     62.84%     67.92% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           113      0.28%     68.21% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     68.21% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      7.20%     75.40% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     75.40% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     75.40% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      4.80%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.21% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          4969     12.43%     92.63% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         2946      7.37%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           39986                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                2618                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      81678                       # The number of ROB reads
system.cpu10.rob.rob_writes                    109666                       # The number of ROB writes
system.cpu10.timesIdled                           152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          6488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                    1009198                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     37959                       # Number of Instructions Simulated
system.cpu10.committedOps                       37959                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.152243                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.152243                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.464632                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.464632                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  59039                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 27662                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11152                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8140                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   138                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   64                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             479                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          12.202694                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              6679                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             535                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           12.484112                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    12.202694                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.190667                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.190667                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           17911                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          17911                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         4273                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          4273                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         2353                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2353                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           38                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           18                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data         6626                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           6626                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         6626                       # number of overall hits
system.cpu10.dcache.overall_hits::total          6626                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1402                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1402                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          565                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          565                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            8                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            9                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         1967                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         1967                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         1967                       # number of overall misses
system.cpu10.dcache.overall_misses::total         1967                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    105330564                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    105330564                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     76802396                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     76802396                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       611847                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       611847                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        82431                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        82431                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data       242649                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       242649                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    182132960                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    182132960                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    182132960                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    182132960                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         5675                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         5675                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         2918                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2918                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         8593                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         8593                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         8593                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         8593                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.247048                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.247048                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.193626                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.193626                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.173913                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.173913                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.228907                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.228907                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.228907                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.228907                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 75128.790300                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 75128.790300                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 135933.444248                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 135933.444248                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 76480.875000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 76480.875000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         9159                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         9159                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 92594.285714                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 92594.285714                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 92594.285714                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 92594.285714                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2701                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             115                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    23.486957                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          333                       # number of writebacks
system.cpu10.dcache.writebacks::total             333                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          944                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          944                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          428                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          428                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            6                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1372                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1372                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1372                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1372                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          458                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          137                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            8                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          595                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          595                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          595                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          595                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     33508782                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     33508782                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     19093790                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     19093790                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        75465                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        75465                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data       240327                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       240327                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     52602572                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     52602572                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     52602572                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     52602572                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.080705                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.080705                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.046950                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.046950                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.043478                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.043478                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.296296                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.296296                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.069242                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.069242                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.069242                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.069242                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 73163.279476                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 73163.279476                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 139370.729927                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 139370.729927                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  9433.125000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  9433.125000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 88407.684034                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 88407.684034                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 88407.684034                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 88407.684034                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             113                       # number of replacements
system.cpu10.icache.tags.tagsinuse          71.982198                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              7206                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             517                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           13.938104                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    71.982198                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.140590                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.140590                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           16099                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          16099                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         7206                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          7206                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         7206                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           7206                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         7206                       # number of overall hits
system.cpu10.icache.overall_hits::total          7206                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          585                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          585                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          585                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          585                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          585                       # number of overall misses
system.cpu10.icache.overall_misses::total          585                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     23986258                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     23986258                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     23986258                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     23986258                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     23986258                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     23986258                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         7791                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         7791                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         7791                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         7791                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         7791                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         7791                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.075087                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.075087                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.075087                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.075087                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.075087                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.075087                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 41002.150427                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 41002.150427                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 41002.150427                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 41002.150427                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 41002.150427                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 41002.150427                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          113                       # number of writebacks
system.cpu10.icache.writebacks::total             113                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           68                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           68                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           68                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          517                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          517                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          517                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          517                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          517                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          517                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     18898756                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     18898756                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     18898756                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     18898756                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     18898756                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     18898756                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.066359                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.066359                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.066359                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.066359                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.066359                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.066359                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 36554.653772                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 36554.653772                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 36554.653772                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 36554.653772                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 36554.653772                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 36554.653772                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  8044                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            6220                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             760                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               6535                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  2108                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           32.257077                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   662                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           133                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                6                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            127                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                       6468                       # DTB read hits
system.cpu11.dtb.read_misses                      321                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                   6789                       # DTB read accesses
system.cpu11.dtb.write_hits                      3440                       # DTB write hits
system.cpu11.dtb.write_misses                      34                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  3474                       # DTB write accesses
system.cpu11.dtb.data_hits                       9908                       # DTB hits
system.cpu11.dtb.data_misses                      355                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  10263                       # DTB accesses
system.cpu11.itb.fetch_hits                      6707                       # ITB hits
system.cpu11.itb.fetch_misses                      93                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                  6800                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          82058                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             5105                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        60304                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      8044                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             2776                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       24264                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  1711                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 98                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        42021                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2857                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    6707                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 307                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            75334                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.800488                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.229309                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  65253     86.62%     86.62% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    655      0.87%     87.49% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    681      0.90%     88.39% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    820      1.09%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   1241      1.65%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    387      0.51%     91.64% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    543      0.72%     92.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    362      0.48%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   5392      7.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              75334                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.098028                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.734895                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   7940                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               17129                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    6344                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                1314                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  586                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                716                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 278                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                50787                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1129                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  586                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   8719                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  9521                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         5581                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    6795                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                2111                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                48447                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 361                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  563                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  802                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  114                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands             35864                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups               68736                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          55791                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12936                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               23137                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  12727                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              117                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           98                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    4926                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               6848                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              4217                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             303                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            290                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    43485                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               125                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   40511                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             263                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         13475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         7015                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        75334                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.537752                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.575469                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             64925     86.18%     86.18% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              2053      2.73%     88.91% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              1584      2.10%     91.01% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              1174      1.56%     92.57% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              1434      1.90%     94.47% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              1006      1.34%     95.81% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              1769      2.35%     98.16% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7               724      0.96%     99.12% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8               665      0.88%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         75334                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                   973     49.12%     49.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     49.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     49.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  76      3.84%     52.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     52.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     52.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                356     17.97%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     70.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  422     21.30%     92.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 154      7.77%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               24800     61.22%     61.23% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                180      0.44%     61.67% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     61.67% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2959      7.30%     68.98% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 2      0.00%     68.98% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     68.98% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1929      4.76%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.74% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               7050     17.40%     91.15% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              3587      8.85%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                40511                       # Type of FU issued
system.cpu11.iq.rate                         0.493687                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      1981                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.048900                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           135026                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           43416                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        27701                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23574                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13697                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10438                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                30371                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12117                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads            233                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         2088                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         1251                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          729                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  586                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  3722                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1273                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             45120                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             182                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                6848                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               4217                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               93                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1223                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           30                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          128                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          453                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                581                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               39564                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                6789                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             947                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                        1510                       # number of nop insts executed
system.cpu11.iew.exec_refs                      10263                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   5254                       # Number of branches executed
system.cpu11.iew.exec_stores                     3474                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.482147                       # Inst execution rate
system.cpu11.iew.wb_sent                        38693                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       38139                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   22339                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   31772                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.464781                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.703103                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         13475                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            88                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             491                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        31216                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.994842                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.319838                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        24655     78.98%     78.98% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         1045      3.35%     82.33% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         1135      3.64%     85.97% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          625      2.00%     87.97% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          667      2.14%     90.10% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5          262      0.84%     90.94% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          229      0.73%     91.68% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          271      0.87%     92.55% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         2327      7.45%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        31216                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              31055                       # Number of instructions committed
system.cpu11.commit.committedOps                31055                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         7726                       # Number of memory references committed
system.cpu11.commit.loads                        4760                       # Number of loads committed
system.cpu11.commit.membars                        23                       # Number of memory barriers committed
system.cpu11.commit.branches                     3754                       # Number of branches committed
system.cpu11.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   25452                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                252                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          924      2.98%      2.98% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          17458     56.22%     59.19% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           114      0.37%     59.56% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     59.56% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2887      9.30%     68.86% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            2      0.01%     68.86% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     68.86% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1921      6.19%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          4783     15.40%     90.45% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         2966      9.55%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           31055                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                2327                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      72457                       # The number of ROB reads
system.cpu11.rob.rob_writes                     91149                       # The number of ROB writes
system.cpu11.timesIdled                           144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                    1008837                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     30135                       # Number of Instructions Simulated
system.cpu11.committedOps                       30135                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.723013                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.723013                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.367240                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.367240                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  46594                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 21464                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11181                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8193                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   122                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   59                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             511                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          11.603897                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              6590                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             569                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           11.581722                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    11.603897                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.181311                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.181311                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           17781                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          17781                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         4177                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          4177                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         2362                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         2362                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           28                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           19                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data         6539                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           6539                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         6539                       # number of overall hits
system.cpu11.dcache.overall_hits::total          6539                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         1409                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         1409                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          577                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          577                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            7                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            8                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         1986                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         1986                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         1986                       # number of overall misses
system.cpu11.dcache.overall_misses::total         1986                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    108514026                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    108514026                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     80981983                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     80981983                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       549153                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       549153                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       208980                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       208980                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    189496009                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    189496009                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    189496009                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    189496009                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         5586                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         5586                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         2939                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2939                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         8525                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         8525                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         8525                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         8525                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.252238                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.252238                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.196325                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.196325                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.296296                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.296296                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.232962                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.232962                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.232962                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.232962                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 77014.922640                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 77014.922640                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 140350.057192                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 140350.057192                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 78450.428571                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 78450.428571                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 26122.500000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 26122.500000                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 95415.915911                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 95415.915911                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 95415.915911                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 95415.915911                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2963                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             112                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    26.455357                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          316                       # number of writebacks
system.cpu11.dcache.writebacks::total             316                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          929                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          929                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          436                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          436                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            5                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1365                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1365                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1365                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1365                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          480                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          480                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          141                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          141                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            8                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          621                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          621                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          621                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          621                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     38171358                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     38171358                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     19861202                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     19861202                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       199692                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       199692                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     58032560                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     58032560                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     58032560                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     58032560                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.085929                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.085929                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.047976                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.047976                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.296296                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.296296                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.072845                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.072845                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.072845                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.072845                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 79523.662500                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 79523.662500                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 140859.588652                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 140859.588652                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 24961.500000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 24961.500000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 93450.177134                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 93450.177134                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 93450.177134                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 93450.177134                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             122                       # number of replacements
system.cpu11.icache.tags.tagsinuse          70.219218                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              6071                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             552                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           10.998188                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    70.219218                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.137147                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.137147                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           13956                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          13956                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         6071                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          6071                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         6071                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           6071                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         6071                       # number of overall hits
system.cpu11.icache.overall_hits::total          6071                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          631                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          631                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          631                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          631                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          631                       # number of overall misses
system.cpu11.icache.overall_misses::total          631                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     22755597                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     22755597                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     22755597                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     22755597                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     22755597                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     22755597                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         6702                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         6702                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         6702                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         6702                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         6702                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         6702                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.094151                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.094151                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.094151                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.094151                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.094151                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.094151                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 36062.752773                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 36062.752773                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 36062.752773                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 36062.752773                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 36062.752773                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 36062.752773                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          122                       # number of writebacks
system.cpu11.icache.writebacks::total             122                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           79                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           79                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           79                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          552                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          552                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          552                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          552                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          552                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          552                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     18012912                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     18012912                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     18012912                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     18012912                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     18012912                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     18012912                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.082363                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.082363                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.082363                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.082363                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.082363                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.082363                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 32632.086957                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 32632.086957                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 32632.086957                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 32632.086957                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 32632.086957                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 32632.086957                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  9711                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            7672                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             728                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               7763                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  3045                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           39.224527                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   781                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            98                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             97                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                       6652                       # DTB read hits
system.cpu12.dtb.read_misses                      336                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                   6988                       # DTB read accesses
system.cpu12.dtb.write_hits                      3458                       # DTB write hits
system.cpu12.dtb.write_misses                      27                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  3485                       # DTB write accesses
system.cpu12.dtb.data_hits                      10110                       # DTB hits
system.cpu12.dtb.data_misses                      363                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  10473                       # DTB accesses
system.cpu12.itb.fetch_hits                      7368                       # ITB hits
system.cpu12.itb.fetch_misses                      72                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                  7440                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          79756                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             4967                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        66898                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      9711                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             3827                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       24817                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  1629                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                201                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        39883                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2687                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                    7368                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 292                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            73430                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.911045                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.344358                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  62021     84.46%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    825      1.12%     85.59% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    868      1.18%     86.77% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    871      1.19%     87.95% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   1540      2.10%     90.05% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    389      0.53%     90.58% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    512      0.70%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    685      0.93%     92.21% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   5719      7.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              73430                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.121759                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.838783                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   7532                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               16550                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    7608                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1293                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  564                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                851                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 262                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                57171                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1092                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  564                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   8293                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  9359                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         5259                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    8071                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2001                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                54786                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 291                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  541                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                  634                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  259                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             39923                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups               76785                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          63929                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12851                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               27029                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  12894                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              128                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          109                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    4781                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               6991                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              4275                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             313                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            315                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    49110                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               140                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   46175                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             260                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         13893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         6948                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        73430                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.628830                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.701285                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             62017     84.46%     84.46% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              1946      2.65%     87.11% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              1763      2.40%     89.51% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              1130      1.54%     91.05% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              1528      2.08%     93.13% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              1436      1.96%     95.08% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              1948      2.65%     97.74% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7               963      1.31%     99.05% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               699      0.95%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         73430                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1024     50.97%     50.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     50.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     50.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  83      4.13%     55.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     55.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     55.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                348     17.32%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     72.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  406     20.21%     92.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 148      7.37%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               30281     65.58%     65.59% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                186      0.40%     65.99% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     65.99% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2951      6.39%     72.38% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     72.38% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     72.38% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1927      4.17%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.55% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               7224     15.64%     92.20% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              3602      7.80%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                46175                       # Type of FU issued
system.cpu12.iq.rate                         0.578953                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      2009                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.043508                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           144575                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           49450                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        33389                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23474                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13716                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10421                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                36116                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12064                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            217                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         1995                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         1331                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          707                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  564                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  4616                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1425                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             51537                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             163                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                6991                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               4275                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              104                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   25                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1374                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          131                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          445                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                576                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               45218                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                6988                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             957                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                        2287                       # number of nop insts executed
system.cpu12.iew.exec_refs                      10473                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   6800                       # Number of branches executed
system.cpu12.iew.exec_stores                     3485                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.566954                       # Inst execution rate
system.cpu12.iew.wb_sent                        44374                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       43810                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   26124                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   36805                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.549300                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.709795                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         13657                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             478                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        31438                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.177492                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.474565                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        23775     75.63%     75.63% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1          982      3.12%     78.75% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         1422      4.52%     83.27% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          605      1.92%     85.20% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          961      3.06%     88.25% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          274      0.87%     89.12% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          385      1.22%     90.35% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          419      1.33%     91.68% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         2615      8.32%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        31438                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              37018                       # Number of instructions committed
system.cpu12.commit.committedOps                37018                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         7940                       # Number of memory references committed
system.cpu12.commit.loads                        4996                       # Number of loads committed
system.cpu12.commit.membars                        21                       # Number of memory barriers committed
system.cpu12.commit.branches                     5244                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   30688                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                389                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass         1665      4.50%      4.50% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          22481     60.73%     65.23% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           113      0.31%     65.53% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     65.53% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      7.77%     73.31% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     73.31% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     73.31% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      5.19%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.49% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          5017     13.55%     92.05% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         2944      7.95%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           37018                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                2615                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      78601                       # The number of ROB reads
system.cpu12.rob.rob_writes                    103445                       # The number of ROB writes
system.cpu12.timesIdled                           144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          6326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                    1011139                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     35357                       # Number of Instructions Simulated
system.cpu12.committedOps                       35357                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.255734                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.255734                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.443315                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.443315                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  54733                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 25738                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11162                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8171                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   119                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   59                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             508                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          10.674896                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              6777                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             567                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           11.952381                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    10.674896                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.166795                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.166795                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           18168                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          18168                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         4355                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          4355                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         2368                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2368                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           37                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           15                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data         6723                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           6723                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         6723                       # number of overall hits
system.cpu12.dcache.overall_hits::total          6723                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1439                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1439                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          550                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          550                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            7                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           10                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         1989                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         1989                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         1989                       # number of overall misses
system.cpu12.dcache.overall_misses::total         1989                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    108872775                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    108872775                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     77635990                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     77635990                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       574695                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       574695                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       156735                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       156735                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       193887                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       193887                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    186508765                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    186508765                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    186508765                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    186508765                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         5794                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         5794                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         2918                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2918                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           44                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           44                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         8712                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         8712                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         8712                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         8712                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.248360                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.248360                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.188485                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.188485                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.159091                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.159091                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.228306                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.228306                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.228306                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.228306                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 75658.634468                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 75658.634468                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 141156.345455                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 141156.345455                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 82099.285714                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 82099.285714                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 15673.500000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 15673.500000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 93770.118150                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 93770.118150                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 93770.118150                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 93770.118150                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2692                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             107                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    25.158879                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          370                       # number of writebacks
system.cpu12.dcache.writebacks::total             370                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          953                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          953                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          413                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          413                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            5                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1366                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1366                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1366                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1366                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          486                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          137                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           10                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          623                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          623                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          623                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          623                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     37580409                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     37580409                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     19242392                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     19242392                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       146286                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       146286                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data       192726                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       192726                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     56822801                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     56822801                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     56822801                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     56822801                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.083880                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.083880                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.046950                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.046950                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.045455                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.045455                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.071511                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.071511                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.071511                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.071511                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 77325.944444                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 77325.944444                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 140455.416058                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 140455.416058                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 14628.600000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 14628.600000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 91208.348315                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 91208.348315                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 91208.348315                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 91208.348315                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             109                       # number of replacements
system.cpu12.icache.tags.tagsinuse          63.576050                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              6781                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             515                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           13.166990                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    63.576050                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.124172                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.124172                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           15245                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          15245                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         6781                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          6781                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         6781                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           6781                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         6781                       # number of overall hits
system.cpu12.icache.overall_hits::total          6781                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          584                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          584                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          584                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          584                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          584                       # number of overall misses
system.cpu12.icache.overall_misses::total          584                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     22322545                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     22322545                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     22322545                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     22322545                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     22322545                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     22322545                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         7365                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         7365                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         7365                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         7365                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         7365                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         7365                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.079294                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.079294                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.079294                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.079294                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.079294                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.079294                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 38223.535959                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 38223.535959                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 38223.535959                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 38223.535959                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 38223.535959                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 38223.535959                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          109                       # number of writebacks
system.cpu12.icache.writebacks::total             109                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           69                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           69                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           69                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          515                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          515                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          515                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     17836441                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     17836441                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     17836441                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     17836441                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     17836441                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     17836441                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.069925                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.069925                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.069925                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.069925                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.069925                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.069925                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 34633.866019                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 34633.866019                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 34633.866019                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 34633.866019                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 34633.866019                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 34633.866019                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  7220                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            5725                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             656                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               5852                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  1919                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           32.792208                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   558                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            67                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             67                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                       6271                       # DTB read hits
system.cpu13.dtb.read_misses                      308                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                   6579                       # DTB read accesses
system.cpu13.dtb.write_hits                      3216                       # DTB write hits
system.cpu13.dtb.write_misses                      26                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  3242                       # DTB write accesses
system.cpu13.dtb.data_hits                       9487                       # DTB hits
system.cpu13.dtb.data_misses                      334                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                   9821                       # DTB accesses
system.cpu13.itb.fetch_hits                      6151                       # ITB hits
system.cpu13.itb.fetch_misses                      70                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                  6221                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          77970                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             4781                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        55537                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      7220                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             2477                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       21593                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  1469                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                156                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        40183                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2556                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                    6151                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 264                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            70093                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.792333                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.223082                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  60851     86.81%     86.81% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    618      0.88%     87.70% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    564      0.80%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    763      1.09%     89.59% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   1155      1.65%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    322      0.46%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    487      0.69%     92.39% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    314      0.45%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   5019      7.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              70093                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.092600                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.712287                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   7357                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               15031                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    5808                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1212                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  502                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                594                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 240                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                46833                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 980                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  502                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   8068                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  8798                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         4724                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    6233                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                1585                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                44933                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 361                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  568                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  336                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                   62                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands             33299                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups               64339                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          51624                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12711                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               22153                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  11146                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               96                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           79                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    4907                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               6111                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              3918                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             247                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            296                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    40677                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   38693                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             249                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         11988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         5928                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        70093                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.552024                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.591354                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             60184     85.86%     85.86% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              1891      2.70%     88.56% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              1527      2.18%     90.74% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              1094      1.56%     92.30% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              1416      2.02%     94.32% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5               962      1.37%     95.69% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              1747      2.49%     98.19% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7               666      0.95%     99.14% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8               606      0.86%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         70093                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                   930     47.11%     47.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     47.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     47.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                 103      5.22%     52.33% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     52.33% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     52.33% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                379     19.20%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     71.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  445     22.54%     94.07% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 117      5.93%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               23499     60.73%     60.74% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                192      0.50%     61.24% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     61.24% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2932      7.58%     68.82% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     68.82% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     68.82% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1926      4.98%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.79% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               6801     17.58%     91.37% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              3339      8.63%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                38693                       # Type of FU issued
system.cpu13.iq.rate                         0.496255                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      1974                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.051017                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           125557                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           39350                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        25816                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             24145                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13432                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10387                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                28207                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12456                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads            212                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         1679                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         1108                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         1100                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  502                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  1981                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1945                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             42158                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             141                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                6111                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               3918                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1913                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          112                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          385                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                497                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               37884                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                6579                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             809                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                        1383                       # number of nop insts executed
system.cpu13.iew.exec_refs                       9821                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   4893                       # Number of branches executed
system.cpu13.iew.exec_stores                     3242                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.485879                       # Inst execution rate
system.cpu13.iew.wb_sent                        36695                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       36203                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   21321                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   30282                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.464320                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.704082                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         12238                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             424                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        28046                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.055872                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.387310                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        21915     78.14%     78.14% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1          883      3.15%     81.29% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         1065      3.80%     85.09% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          598      2.13%     87.22% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          597      2.13%     89.35% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5          276      0.98%     90.33% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          214      0.76%     91.09% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          230      0.82%     91.91% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         2268      8.09%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        28046                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              29613                       # Number of instructions committed
system.cpu13.commit.committedOps                29613                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         7242                       # Number of memory references committed
system.cpu13.commit.loads                        4432                       # Number of loads committed
system.cpu13.commit.membars                        16                       # Number of memory barriers committed
system.cpu13.commit.branches                     3512                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   24138                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                218                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          830      2.80%      2.80% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          16614     56.10%     58.91% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           113      0.38%     59.29% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     59.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      9.72%     69.01% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     69.01% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     69.01% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      6.48%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          4448     15.02%     90.51% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         2810      9.49%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           29613                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                2268                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      66797                       # The number of ROB reads
system.cpu13.rob.rob_writes                     85551                       # The number of ROB writes
system.cpu13.timesIdled                           153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          7877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    1012925                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     28787                       # Number of Instructions Simulated
system.cpu13.committedOps                       28787                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.708514                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.708514                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.369206                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.369206                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  44435                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 20069                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11135                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8126                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                    92                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             489                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           9.516659                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              5846                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             546                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           10.706960                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     9.516659                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.148698                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.148698                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           16342                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          16342                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         3549                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          3549                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         2269                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2269                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           22                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           13                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data         5818                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           5818                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         5818                       # number of overall hits
system.cpu13.dcache.overall_hits::total          5818                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         1499                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1499                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          521                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          521                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            7                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         2020                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         2020                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         2020                       # number of overall misses
system.cpu13.dcache.overall_misses::total         2020                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    120033468                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    120033468                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     72080614                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     72080614                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       242649                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       242649                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       199692                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       199692                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    192114082                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    192114082                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    192114082                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    192114082                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         5048                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         5048                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         2790                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2790                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         7838                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         7838                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         7838                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         7838                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.296949                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.296949                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.186738                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.186738                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.350000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.350000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.257719                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.257719                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.257719                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.257719                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 80075.695797                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 80075.695797                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 138350.506718                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 138350.506718                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data        80883                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total        80883                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 28527.428571                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 28527.428571                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 95105.981188                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 95105.981188                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 95105.981188                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 95105.981188                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         3297                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             126                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    26.166667                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          313                       # number of writebacks
system.cpu13.dcache.writebacks::total             313                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1046                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1046                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          385                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          385                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1431                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1431                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1431                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1431                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          453                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          136                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          136                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            7                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          589                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          589                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          589                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          589                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     36909351                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     36909351                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     18507481                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     18507481                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       191565                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       191565                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     55416832                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     55416832                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     55416832                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     55416832                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.089739                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.089739                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.048746                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.048746                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.350000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.350000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.075147                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.075147                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.075147                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.075147                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 81477.596026                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 81477.596026                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 136084.419118                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 136084.419118                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         4644                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4644                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 27366.428571                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 27366.428571                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 94086.302207                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 94086.302207                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 94086.302207                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 94086.302207                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              79                       # number of replacements
system.cpu13.icache.tags.tagsinuse          56.211545                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              5601                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             469                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           11.942431                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    56.211545                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.109788                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.109788                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           12761                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          12761                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         5601                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          5601                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         5601                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           5601                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         5601                       # number of overall hits
system.cpu13.icache.overall_hits::total          5601                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          545                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          545                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          545                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          545                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          545                       # number of overall misses
system.cpu13.icache.overall_misses::total          545                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     27274211                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     27274211                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     27274211                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     27274211                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     27274211                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     27274211                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         6146                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         6146                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         6146                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         6146                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         6146                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         6146                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.088676                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.088676                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.088676                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.088676                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.088676                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.088676                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 50044.423853                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 50044.423853                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 50044.423853                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 50044.423853                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 50044.423853                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 50044.423853                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu13.icache.writebacks::total              79                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           76                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           76                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           76                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          469                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          469                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          469                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          469                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          469                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          469                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     19634831                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     19634831                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     19634831                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     19634831                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     19634831                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     19634831                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.076310                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.076310                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.076310                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.076310                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.076310                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.076310                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 41865.311301                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 41865.311301                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 41865.311301                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 41865.311301                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 41865.311301                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 41865.311301                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  7049                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5599                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             617                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               5712                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1875                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           32.825630                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   549                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            67                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             67                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                       6170                       # DTB read hits
system.cpu14.dtb.read_misses                      291                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                   6461                       # DTB read accesses
system.cpu14.dtb.write_hits                      3174                       # DTB write hits
system.cpu14.dtb.write_misses                      25                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  3199                       # DTB write accesses
system.cpu14.dtb.data_hits                       9344                       # DTB hits
system.cpu14.dtb.data_misses                      316                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                   9660                       # DTB accesses
system.cpu14.itb.fetch_hits                      6024                       # ITB hits
system.cpu14.itb.fetch_misses                      74                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                  6098                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          79445                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             4736                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        54392                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      7049                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2424                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       22080                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1389                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        42022                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2530                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    6024                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 253                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            72095                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.754449                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.173757                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  63018     87.41%     87.41% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    613      0.85%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    557      0.77%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    749      1.04%     90.07% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   1146      1.59%     91.66% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    329      0.46%     92.12% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    483      0.67%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    309      0.43%     93.22% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   4891      6.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              72095                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.088728                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.684650                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   6994                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               15728                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    5673                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1202                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  476                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                579                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                46022                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 956                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  476                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   7700                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  8439                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         5259                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6087                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2112                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                44172                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 424                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  610                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  806                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                   59                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             32795                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               63344                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          50761                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12579                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  10709                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               95                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           81                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    4965                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               6010                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              3837                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             255                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            309                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    40039                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               100                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   38241                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             253                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         11452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         5523                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        72095                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.530425                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.559809                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             62239     86.33%     86.33% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1930      2.68%     89.01% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1505      2.09%     91.09% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1077      1.49%     92.59% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              1428      1.98%     94.57% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               942      1.31%     95.87% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              1736      2.41%     98.28% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               672      0.93%     99.21% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               566      0.79%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         72095                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   917     47.94%     47.94% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     47.94% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     47.94% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  95      4.97%     52.90% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     52.90% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     52.90% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                374     19.55%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     72.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  414     21.64%     94.09% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 113      5.91%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               23222     60.73%     60.74% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                193      0.50%     61.24% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     61.24% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2925      7.65%     68.89% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     68.89% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     68.89% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1926      5.04%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.93% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               6675     17.46%     91.38% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              3296      8.62%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                38241                       # Type of FU issued
system.cpu14.iq.rate                         0.481352                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      1913                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.050025                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           126731                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           38509                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        25492                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             24012                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13102                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10353                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                27782                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12368                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            212                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1597                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1047                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         1060                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  476                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1897                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1689                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             41473                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             159                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                6010                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               3837                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1659                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          104                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          362                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                466                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               37459                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                6461                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             782                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        1334                       # number of nop insts executed
system.cpu14.iew.exec_refs                       9660                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   4826                       # Number of branches executed
system.cpu14.iew.exec_stores                     3199                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.471509                       # Inst execution rate
system.cpu14.iew.wb_sent                        36324                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       35845                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   21047                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   29912                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.451193                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.703631                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         11731                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             399                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        28291                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.042876                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.376173                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        22178     78.39%     78.39% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1          904      3.20%     81.59% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1038      3.67%     85.26% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          595      2.10%     87.36% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          604      2.13%     89.49% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          266      0.94%     90.44% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          208      0.74%     91.17% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          239      0.84%     92.02% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2259      7.98%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        28291                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              29504                       # Number of instructions committed
system.cpu14.commit.committedOps                29504                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         7203                       # Number of memory references committed
system.cpu14.commit.loads                        4413                       # Number of loads committed
system.cpu14.commit.membars                        17                       # Number of memory barriers committed
system.cpu14.commit.branches                     3498                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                216                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          821      2.78%      2.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          16552     56.10%     58.88% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           113      0.38%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      9.75%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      6.51%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          4430     15.01%     90.54% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2790      9.46%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           29504                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2259                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      66461                       # The number of ROB reads
system.cpu14.rob.rob_writes                     84236                       # The number of ROB writes
system.cpu14.timesIdled                           144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          7350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    1011450                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu14.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.769373                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.769373                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.361093                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.361093                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  43919                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 19853                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11108                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8110                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                    82                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             490                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           8.444526                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              5807                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             546                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           10.635531                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     8.444526                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.131946                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.131946                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           16166                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          16166                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         3536                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          3536                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         2233                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2233                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           23                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           15                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data         5769                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           5769                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         5769                       # number of overall hits
system.cpu14.dcache.overall_hits::total          5769                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1446                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1446                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          535                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          535                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            4                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            7                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         1981                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         1981                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         1981                       # number of overall misses
system.cpu14.dcache.overall_misses::total         1981                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    115913079                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    115913079                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     72953679                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     72953679                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       401706                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       401706                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       345978                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       345978                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    188866758                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    188866758                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    188866758                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    188866758                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         4982                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         4982                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         7750                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         7750                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         7750                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         7750                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.290245                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.290245                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.193280                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.193280                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.318182                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.318182                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.255613                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.255613                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.255613                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.255613                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 80161.188797                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 80161.188797                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 136362.016822                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 136362.016822                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 100426.500000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 100426.500000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 49425.428571                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 49425.428571                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 95339.100454                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 95339.100454                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 95339.100454                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 95339.100454                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         2985                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             119                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    25.084034                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          389                       # number of writebacks
system.cpu14.dcache.writebacks::total             389                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          996                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          996                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          406                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          406                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            2                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1402                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1402                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1402                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1402                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          450                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          450                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          129                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            7                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          579                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          579                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          579                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          579                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     34986735                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     34986735                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     18671183                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     18671183                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       337851                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       337851                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     53657918                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     53657918                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     53657918                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     53657918                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.090325                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.090325                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.046604                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.046604                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.318182                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.318182                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.074710                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.074710                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.074710                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.074710                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 77748.300000                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 77748.300000                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 144737.852713                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 144737.852713                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 48264.428571                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 48264.428571                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 92673.433506                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 92673.433506                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 92673.433506                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 92673.433506                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              55                       # number of replacements
system.cpu14.icache.tags.tagsinuse          49.734306                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              5518                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             434                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           12.714286                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    49.734306                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.097137                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.097137                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           12482                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          12482                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         5518                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          5518                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         5518                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           5518                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         5518                       # number of overall hits
system.cpu14.icache.overall_hits::total          5518                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          506                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          506                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          506                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          506                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          506                       # number of overall misses
system.cpu14.icache.overall_misses::total          506                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     24282315                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     24282315                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     24282315                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     24282315                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     24282315                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     24282315                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         6024                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         6024                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         6024                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         6024                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         6024                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         6024                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.083997                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.083997                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.083997                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.083997                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.083997                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.083997                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 47988.764822                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 47988.764822                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 47988.764822                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 47988.764822                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 47988.764822                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 47988.764822                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           55                       # number of writebacks
system.cpu14.icache.writebacks::total              55                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           72                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           72                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           72                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          434                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          434                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          434                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     18094185                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     18094185                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     18094185                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     18094185                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     18094185                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     18094185                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.072045                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.072045                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.072045                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.072045                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.072045                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.072045                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 41691.670507                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 41691.670507                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 41691.670507                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 41691.670507                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 41691.670507                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 41691.670507                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 38486                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           26801                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1547                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              26753                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 18960                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           70.870557                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  5263                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           104                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits               13                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             91                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      31965                       # DTB read hits
system.cpu15.dtb.read_misses                      435                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  32400                       # DTB read accesses
system.cpu15.dtb.write_hits                     12252                       # DTB write hits
system.cpu15.dtb.write_misses                      30                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                 12282                       # DTB write accesses
system.cpu15.dtb.data_hits                      44217                       # DTB hits
system.cpu15.dtb.data_misses                      465                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  44682                       # DTB accesses
system.cpu15.itb.fetch_hits                     34889                       # ITB hits
system.cpu15.itb.fetch_misses                      73                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 34962                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          98952                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            11369                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       224025                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     38486                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            24236                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       68263                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3399                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                154                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2523                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   34889                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 531                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            84046                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.665505                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.993461                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  39081     46.50%     46.50% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2816      3.35%     49.85% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   3882      4.62%     54.47% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   5935      7.06%     61.53% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  10890     12.96%     74.49% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   2094      2.49%     76.98% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   5620      6.69%     83.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   1934      2.30%     85.97% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  11794     14.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              84046                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.388936                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      2.263976                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  14085                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               31130                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   34845                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2848                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1128                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               5629                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 588                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               203989                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2633                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1128                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  16032                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                 11748                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        16081                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   35642                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3405                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               198596                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 392                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  745                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  958                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  411                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            131487                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              236709                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         223927                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12776                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps              105364                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  26123                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              557                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          532                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                   10119                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              32957                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             14180                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            3544                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           1921                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   169263                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              1003                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  163890                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             507                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         29227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        13512                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          185                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        84046                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.950004                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.319513                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             39277     46.73%     46.73% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              6674      7.94%     54.67% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              8934     10.63%     65.30% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              7816      9.30%     74.60% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              5824      6.93%     81.53% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              5406      6.43%     87.96% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              6751      8.03%     96.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1844      2.19%     98.19% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1520      1.81%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         84046                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1373     29.98%     29.98% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     29.98% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     29.98% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  84      1.83%     31.82% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     31.82% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     31.82% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                363      7.93%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     39.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 1575     34.40%     74.14% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1184     25.86%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              112752     68.80%     68.80% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                196      0.12%     68.92% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     68.92% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2943      1.80%     70.72% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     70.72% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     70.72% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1926      1.18%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.89% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              33280     20.31%     92.20% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             12789      7.80%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               163890                       # Type of FU issued
system.cpu15.iq.rate                         1.656258                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      4579                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.027939                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           392941                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          186014                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       149103                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23971                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13546                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10406                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               156130                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12335                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           2032                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         4884                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         3880                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked         1039                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1128                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  4523                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1755                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            191406                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             387                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               32957                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              14180                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              502                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   52                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1686                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          359                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          820                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1179                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              161800                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               32400                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2090                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       21140                       # number of nop insts executed
system.cpu15.iew.exec_refs                      44682                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  32015                       # Number of branches executed
system.cpu15.iew.exec_stores                    12282                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.635136                       # Inst execution rate
system.cpu15.iew.wb_sent                       160415                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      159509                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   89432                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  113022                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.611984                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.791280                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         30900                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           818                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             976                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        79492                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.001723                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.912323                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        44530     56.02%     56.02% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         7503      9.44%     65.46% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         4793      6.03%     71.49% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         2306      2.90%     74.39% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         2919      3.67%     78.06% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         3599      4.53%     82.59% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6         1064      1.34%     83.93% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         3165      3.98%     87.91% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         9613     12.09%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        79492                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             159121                       # Number of instructions committed
system.cpu15.commit.committedOps               159121                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        38373                       # Number of memory references committed
system.cpu15.commit.loads                       28073                       # Number of loads committed
system.cpu15.commit.membars                       409                       # Number of memory barriers committed
system.cpu15.commit.branches                    28532                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  135811                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               3911                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        18086     11.37%     11.37% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          97325     61.16%     72.53% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           115      0.07%     72.60% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     72.60% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      1.81%     74.41% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.41% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.41% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.21%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         28482     17.90%     93.52% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite        10315      6.48%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          159121                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                9613                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     258691                       # The number of ROB reads
system.cpu15.rob.rob_writes                    384580                       # The number of ROB writes
system.cpu15.timesIdled                           191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                         14906                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     950563                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    141039                       # Number of Instructions Simulated
system.cpu15.committedOps                      141039                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.701593                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.701593                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.425327                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.425327                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 204024                       # number of integer regfile reads
system.cpu15.int_regfile_writes                111944                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11159                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8139                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                  1137                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  582                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements            1581                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           7.908520                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             35468                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1639                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           21.640024                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1120080555                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     7.908520                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.123571                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.123571                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           80590                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          80590                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        25720                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         25720                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         9061                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         9061                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          217                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          217                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          210                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        34781                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          34781                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        34781                       # number of overall hits
system.cpu15.dcache.overall_hits::total         34781                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2993                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2993                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          959                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          959                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           97                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           97                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           69                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         3952                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3952                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         3952                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3952                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    133935282                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    133935282                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     91678279                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     91678279                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data      1338633                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total      1338633                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       733752                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       733752                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       229878                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       229878                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    225613561                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    225613561                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    225613561                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    225613561                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        28713                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        28713                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data        10020                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        10020                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          279                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          279                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        38733                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        38733                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        38733                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        38733                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.104238                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.104238                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.095709                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.095709                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.308917                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.308917                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.247312                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.247312                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.102032                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.102032                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.102032                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.102032                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 44749.509522                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 44749.509522                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 95597.788321                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 95597.788321                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 13800.340206                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 13800.340206                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 10634.086957                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 10634.086957                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 57088.451670                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 57088.451670                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 57088.451670                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 57088.451670                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         3032                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             141                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    21.503546                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          970                       # number of writebacks
system.cpu15.dcache.writebacks::total             970                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1355                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1355                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          614                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          614                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data           29                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total           29                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1969                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1969                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1969                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1969                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1638                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1638                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          345                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          345                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           68                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           68                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           68                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1983                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1983                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1983                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1983                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     48174534                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     48174534                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     23902649                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     23902649                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       629262                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       629262                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       659448                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       659448                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       225234                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       225234                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     72077183                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     72077183                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     72077183                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     72077183                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.057047                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.057047                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.034431                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.034431                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.216561                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.216561                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.243728                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.243728                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.051197                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.051197                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.051197                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.051197                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 29410.582418                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 29410.582418                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 69283.040580                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 69283.040580                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  9253.852941                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9253.852941                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  9697.764706                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  9697.764706                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 36347.545638                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 36347.545638                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 36347.545638                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 36347.545638                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             674                       # number of replacements
system.cpu15.icache.tags.tagsinuse          56.784337                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             33573                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1157                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           29.017286                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    56.784337                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.110907                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.110907                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           70927                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          70927                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        33573                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         33573                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        33573                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          33573                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        33573                       # number of overall hits
system.cpu15.icache.overall_hits::total         33573                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1312                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1312                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1312                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1312                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1312                       # number of overall misses
system.cpu15.icache.overall_misses::total         1312                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     55765152                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     55765152                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     55765152                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     55765152                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     55765152                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     55765152                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        34885                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        34885                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        34885                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        34885                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        34885                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        34885                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.037609                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.037609                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.037609                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.037609                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.037609                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.037609                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 42503.926829                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 42503.926829                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 42503.926829                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 42503.926829                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 42503.926829                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 42503.926829                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          674                       # number of writebacks
system.cpu15.icache.writebacks::total             674                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          155                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          155                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          155                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1157                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1157                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1157                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1157                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1157                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1157                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     40120677                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     40120677                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     40120677                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     40120677                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     40120677                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     40120677                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.033166                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.033166                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.033166                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.033166                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.033166                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.033166                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 34676.471046                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 34676.471046                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 34676.471046                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 34676.471046                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 34676.471046                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 34676.471046                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  4325.670023                       # Cycle average of tags in use
system.l2.tags.total_refs                       60090                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9158                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.561476                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2474.746350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1252.505501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      457.337952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       60.122108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        5.314459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        8.554187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.361971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.138371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.247645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        2.863587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        3.956733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.418358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.344449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.960238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        3.879214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.792189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.259514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        1.008282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.136232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.412976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.822792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.411363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.582543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.454324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.182652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.232379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        3.189651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        1.279985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        2.859597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.442399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        2.730552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        6.804984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.316485                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.075523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.038223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.013957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.132009                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          977                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2113                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.279480                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10521993                       # Number of tag accesses
system.l2.tags.data_accesses                 10521993                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        21197                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21197                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6782                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6782                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 28                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             2622                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               76                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               81                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               77                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               76                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4273                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          6025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           831                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           528                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           936                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           845                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           886                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst          1006                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           499                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           467                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           480                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           411                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          1045                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16140                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         8672                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data         1075                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          417                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          262                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          628                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          745                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          343                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data         1142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17176                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                6025                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               11294                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 831                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                1225                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 528                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 506                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 881                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 858                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 936                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 971                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 419                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 338                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 845                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 739                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 886                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                1006                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 956                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 499                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 360                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 467                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 373                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 508                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 387                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 480                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 418                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 411                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 343                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 373                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 422                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                1045                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                1267                       # number of demand (read+write) hits
system.l2.demand_hits::total                    37589                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               6025                       # number of overall hits
system.l2.overall_hits::cpu00.data              11294                       # number of overall hits
system.l2.overall_hits::cpu01.inst                831                       # number of overall hits
system.l2.overall_hits::cpu01.data               1225                       # number of overall hits
system.l2.overall_hits::cpu02.inst                528                       # number of overall hits
system.l2.overall_hits::cpu02.data                506                       # number of overall hits
system.l2.overall_hits::cpu03.inst                881                       # number of overall hits
system.l2.overall_hits::cpu03.data                858                       # number of overall hits
system.l2.overall_hits::cpu04.inst                936                       # number of overall hits
system.l2.overall_hits::cpu04.data                971                       # number of overall hits
system.l2.overall_hits::cpu05.inst                419                       # number of overall hits
system.l2.overall_hits::cpu05.data                338                       # number of overall hits
system.l2.overall_hits::cpu06.inst                845                       # number of overall hits
system.l2.overall_hits::cpu06.data                739                       # number of overall hits
system.l2.overall_hits::cpu07.inst                886                       # number of overall hits
system.l2.overall_hits::cpu07.data                992                       # number of overall hits
system.l2.overall_hits::cpu08.inst               1006                       # number of overall hits
system.l2.overall_hits::cpu08.data                956                       # number of overall hits
system.l2.overall_hits::cpu09.inst                499                       # number of overall hits
system.l2.overall_hits::cpu09.data                360                       # number of overall hits
system.l2.overall_hits::cpu10.inst                467                       # number of overall hits
system.l2.overall_hits::cpu10.data                373                       # number of overall hits
system.l2.overall_hits::cpu11.inst                508                       # number of overall hits
system.l2.overall_hits::cpu11.data                387                       # number of overall hits
system.l2.overall_hits::cpu12.inst                480                       # number of overall hits
system.l2.overall_hits::cpu12.data                418                       # number of overall hits
system.l2.overall_hits::cpu13.inst                411                       # number of overall hits
system.l2.overall_hits::cpu13.data                343                       # number of overall hits
system.l2.overall_hits::cpu14.inst                373                       # number of overall hits
system.l2.overall_hits::cpu14.data                422                       # number of overall hits
system.l2.overall_hits::cpu15.inst               1045                       # number of overall hits
system.l2.overall_hits::cpu15.data               1267                       # number of overall hits
system.l2.overall_hits::total                   37589                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data           130                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data           158                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data            44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data           170                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           136                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data            44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                760                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               74                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             39                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5797                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1910                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst          126                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst          112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3057                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1342                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1910                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5887                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               262                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                97                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               126                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                52                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                62                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                55                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                52                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                61                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                50                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                67                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                50                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                35                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                74                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                61                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst               112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10196                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1910                       # number of overall misses
system.l2.overall_misses::cpu00.data             5887                       # number of overall misses
system.l2.overall_misses::cpu01.inst              262                       # number of overall misses
system.l2.overall_misses::cpu01.data               97                       # number of overall misses
system.l2.overall_misses::cpu02.inst              126                       # number of overall misses
system.l2.overall_misses::cpu02.data               87                       # number of overall misses
system.l2.overall_misses::cpu03.inst               52                       # number of overall misses
system.l2.overall_misses::cpu03.data               87                       # number of overall misses
system.l2.overall_misses::cpu04.inst               62                       # number of overall misses
system.l2.overall_misses::cpu04.data               91                       # number of overall misses
system.l2.overall_misses::cpu05.inst               55                       # number of overall misses
system.l2.overall_misses::cpu05.data               81                       # number of overall misses
system.l2.overall_misses::cpu06.inst               52                       # number of overall misses
system.l2.overall_misses::cpu06.data               88                       # number of overall misses
system.l2.overall_misses::cpu07.inst               61                       # number of overall misses
system.l2.overall_misses::cpu07.data               88                       # number of overall misses
system.l2.overall_misses::cpu08.inst               50                       # number of overall misses
system.l2.overall_misses::cpu08.data               91                       # number of overall misses
system.l2.overall_misses::cpu09.inst               67                       # number of overall misses
system.l2.overall_misses::cpu09.data               81                       # number of overall misses
system.l2.overall_misses::cpu10.inst               50                       # number of overall misses
system.l2.overall_misses::cpu10.data               77                       # number of overall misses
system.l2.overall_misses::cpu11.inst               44                       # number of overall misses
system.l2.overall_misses::cpu11.data               75                       # number of overall misses
system.l2.overall_misses::cpu12.inst               35                       # number of overall misses
system.l2.overall_misses::cpu12.data               72                       # number of overall misses
system.l2.overall_misses::cpu13.inst               58                       # number of overall misses
system.l2.overall_misses::cpu13.data               74                       # number of overall misses
system.l2.overall_misses::cpu14.inst               61                       # number of overall misses
system.l2.overall_misses::cpu14.data               72                       # number of overall misses
system.l2.overall_misses::cpu15.inst              112                       # number of overall misses
system.l2.overall_misses::cpu15.data               91                       # number of overall misses
system.l2.overall_misses::total                 10196                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        16254                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        32508                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        31347                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        73143                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        75465                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        13932                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        13932                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        13932                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        16254                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       420282                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        13932                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data        15093                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu05.data        15093                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        16254                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        30186                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        47601                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu14.data        13932                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data        31347                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       183438                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1101267711                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11535696                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     10691806                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     10892502                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     11521764                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      9541339                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     11331360                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11117501                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11518996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      9368273                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      8899065                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      8919894                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      8890411                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      8886294                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      8453241                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     10934298                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1253770151                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    412020324                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     53614980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     24652674                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      9063428                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     11604083                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      9226467                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      8985672                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     10892502                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      9110606                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     12086660                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      8987301                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      7877958                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      6701292                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     10031040                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     10308411                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst     21793131                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    626956529                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    173989782                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data      9012843                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      7453620                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      7792632                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      7993485                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      7357257                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data      7569720                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      7519797                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      7785666                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      7767090                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      7541856                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      7050753                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      6618861                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      6854544                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data      6903306                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      7988841                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    287200053                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    412020324                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1275257493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     53614980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     20548539                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     24652674                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     18145426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      9063428                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     18685134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     11604083                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     19515249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      9226467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     16898596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      8985672                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     18901080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     10892502                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     18637298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      9110606                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19304662                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     12086660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     17135363                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      8987301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     16440921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      7877958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     15970647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      6701292                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     15509272                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     10031040                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     15740838                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     10308411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     15356547                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst     21793131                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     18923139                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2167926733                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    412020324                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1275257493                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     53614980                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     20548539                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     24652674                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     18145426                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      9063428                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     18685134                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     11604083                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     19515249                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      9226467                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     16898596                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      8985672                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     18901080                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     10892502                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     18637298                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      9110606                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19304662                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     12086660                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     17135363                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      8987301                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     16440921                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      7877958                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     15970647                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      6701292                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     15509272                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     10031040                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     15740838                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     10308411                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     15356547                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst     21793131                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     18923139                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2167926733                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        21197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6782                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6782                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data          130                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data          162                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data          176                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          140                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              801                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            102                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7935                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         1093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          654                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          897                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          947                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         1056                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          566                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          517                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          552                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          515                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         1157                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19197                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         9475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data         1118                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          885                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          781                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          313                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data         1180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18518                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7935                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           17181                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1093                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data            1322                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             654                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             593                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             933                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             945                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             998                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data            1062                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             474                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             419                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             897                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             827                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             947                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data            1080                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            1056                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data            1047                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             566                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             441                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             517                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             450                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             552                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             462                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             515                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             490                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             469                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             417                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             434                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             494                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1157                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data            1358                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47785                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7935                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          17181                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1093                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data           1322                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            654                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            593                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            933                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            945                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            998                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data           1062                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            474                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            419                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            897                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            827                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            947                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data           1080                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           1056                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data           1047                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            566                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            441                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            517                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            450                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            552                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            462                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            515                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            490                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            469                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            417                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            434                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            494                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1157                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data           1358                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47785                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.787879                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.975309                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.897959                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.931818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.965909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.971429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.936170                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.948814                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.725490                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.659746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.264706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.359712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.267016                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.305085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.371901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.323171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.173913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.305085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.343750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.356522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.336066                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.353448                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.347458                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.339130                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.297753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.575670                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.240706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.239707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.192661                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.055734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.062124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.116034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.057971                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.064414                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.047348                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.118375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.096712                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.079710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.067961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.123667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.140553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.096802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.159244                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.084749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.038462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.081498                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.047745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.041808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.120805                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.052790                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.046095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.042529                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.118211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.107463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.100000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.082888                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.110368                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.087071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.032203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072470                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.240706                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.342646                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.239707                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.073374                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.192661                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.146712                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.055734                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.092063                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.062124                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.085687                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.116034                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.193317                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.057971                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.106409                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.064414                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.081481                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.047348                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.086915                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.118375                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.183673                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.096712                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.171111                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.079710                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.162338                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.067961                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.146939                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.123667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.177458                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.140553                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.145749                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.096802                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.067010                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.213372                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.240706                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.342646                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.239707                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.073374                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.192661                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.146712                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.055734                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.092063                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.062124                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.085687                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.116034                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.193317                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.057971                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.106409                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.064414                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.081481                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.047348                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.086915                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.118375                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.183673                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.096712                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.171111                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.079710                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.162338                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.067961                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.146939                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.123667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.177458                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.140553                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.145749                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.096802                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.067010                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.213372                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   580.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data   125.030769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   205.746835                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data   659.659091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   764.560976                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   430.252941                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   554.889706                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data         6966                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data  7546.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data   369.409091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   553.002632                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data   995.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data  7546.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu05.data        15093                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data         2322                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data         3354                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data  4327.363636                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu14.data        13932                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data  2612.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2478.891892                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 216614.419945                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data       213624                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 213836.120000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 213578.470588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data       213366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 212029.755556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 213799.245283                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 213798.096154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 213314.740741                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 212915.295455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 217050.365854                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 217558.390244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 216839.292683                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 216738.878049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 216749.769231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 206307.509434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 216279.135932                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 215717.447120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 204637.328244                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 195656.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 174296.692308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 187162.629032                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 167753.945455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 172801.384615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 178565.606557                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 182212.120000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 180397.910448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 179746.020000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 179044.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 191465.485714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 172948.965517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 168990.344262                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 194581.526786                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 205088.822048                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216674.697385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data       209601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 201449.189189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data       216462                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 216040.135135                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 204368.250000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 216277.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 208883.250000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 210423.405405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 209921.351351                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data       209496                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 207375.088235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 213511.645161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 207713.454545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 209191.090909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 210232.657895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 214008.981371                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 215717.447120                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216622.641923                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 204637.328244                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 211840.608247                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 195656.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 208568.114943                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 174296.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 214771.655172                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 187162.629032                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 214453.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 167753.945455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 208624.641975                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 172801.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data       214785                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 178565.606557                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 211787.477273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 182212.120000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 212139.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 180397.910448                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 211547.691358                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 179746.020000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 213518.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 179044.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 212941.960000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 191465.485714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 215406.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 172948.965517                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 212714.027027                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 168990.344262                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 213285.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 194581.526786                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 207946.582418                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 212625.219007                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 215717.447120                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216622.641923                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 204637.328244                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 211840.608247                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 195656.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 208568.114943                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 174296.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 214771.655172                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 187162.629032                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 214453.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 167753.945455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 208624.641975                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 172801.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data       214785                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 178565.606557                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 211787.477273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 182212.120000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 212139.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 180397.910448                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 211547.691358                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 179746.020000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 213518.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 179044.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 212941.960000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 191465.485714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 215406.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 172948.965517                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 212714.027027                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 168990.344262                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 213285.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 194581.526786                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 207946.582418                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 212625.219007                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                261                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             4912                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        19                       # number of cycles access was blocked
system.l2.blocked::no_targets                      39                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      13.736842                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   125.948718                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           735                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           43                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 778                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                778                       # number of overall MSHR hits
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data          130                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data          158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data           44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data          170                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          136                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data           44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           760                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           74                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           39                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5797                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1879                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          191                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           66                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           62                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2322                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           30                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           30                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1299                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           66                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9418                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           66                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9418                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        12391                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       326495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data      1655078                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data      2022290                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data       552088                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        12409                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data       518684                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      2175474                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      1727182                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        12117                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        22886                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        24745                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        24499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        10835                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        10751                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data       561678                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9669602                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        13122                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data       171323                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        25518                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        26418                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data       105839                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        12284                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        88642                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data       109192                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data       139230                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        13530                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data        12326                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data        46290                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        10969                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data       146541                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       921224                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1086263387                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11376399                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     10541208                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     10743919                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     11363852                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      9408170                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     11177222                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10964324                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11364796                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      9241100                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      8776815                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      8799708                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      8770621                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      8766444                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      8338145                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     10772094                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1236668204                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    400711747                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     40732406                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst     14080393                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      2130870                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      6400023                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       851618                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      2554619                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      2342087                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      2131215                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      2789038                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      1065717                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      1279084                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst       639087                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      2584215                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      1704851                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst     13235674                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    495232644                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    171046931                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data      8334693                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      7036376                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      7688928                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      7680537                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      6831153                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      7260215                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      7259684                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7483645                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      7277972                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      6867181                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      6439197                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      6422656                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      6184958                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      6208979                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      7680980                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    277704085                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    400711747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1257310318                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     40732406                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     19711092                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst     14080393                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     17577584                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2130870                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     18432847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      6400023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     19044389                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       851618                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     16239323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      2554619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     18437437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      2342087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     18224008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      2131215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18848441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      2789038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     16519072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      1065717                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     15643996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      1279084                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     15238905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       639087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     15193277                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      2584215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     14951402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      1704851                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     14547124                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst     13235674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     18453074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2009604933                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    400711747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1257310318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     40732406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     19711092                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst     14080393                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     17577584                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2130870                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     18432847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      6400023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     19044389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       851618                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     16239323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      2554619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     18437437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      2342087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     18224008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      2131215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18848441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      2789038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     16519072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      1065717                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     15643996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      1279084                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     15238905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       639087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     15193277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      2584215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     14951402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      1704851                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     14547124                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst     13235674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     18453074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2009604933                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.787879                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.975309                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.897959                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.931818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.965909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.971429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.936170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.948814                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.725490                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.659746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.264706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.359712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.267016                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.305085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.371901                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.323171                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.173913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.305085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.343750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.356522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.336066                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.353448                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.347458                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.339130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.297753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.575670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.236799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.174748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.100917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.010718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.030060                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.008439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.013378                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.011616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.009470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.022968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.009671                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.010870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.005825                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.025586                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.018433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.053587                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.120956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.084433                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.034884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.072687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.047745                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.040678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.107383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.051282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.043534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.040230                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.108626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.095522                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.088235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.080214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.096990                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.076517                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.030508                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.070148                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.236799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.342471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.174748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.070348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.100917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.139966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.010718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.092063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.030060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.084746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.008439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.183771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.013378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.105200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.011616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.079630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.009470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.085005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.022968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.176871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.009671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.162222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.010870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.153680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.005825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.144898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.025586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.167866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.018433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.137652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.053587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.065538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.197091                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.236799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.342471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.174748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.070348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.100917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.139966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.010718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.092063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.030060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.084746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.008439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.183771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.013378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.105200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.011616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.079630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.009470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.085005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.022968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.176871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.009671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.162222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.010870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.153680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.005825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.144898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.025586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.167866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.018433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.137652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.053587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.065538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.197091                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        12391                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12557.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 12731.369231                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 12799.303797                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 12547.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        12409                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 12650.829268                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 12796.905882                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 12699.867647                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        12117                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        11443                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 12372.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 12249.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        10835                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        10751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 12765.409091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12723.160526                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        13122                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 12237.357143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        12759                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data        13209                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 11759.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data        12284                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 12663.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 12132.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 12657.272727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data        13530                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data        12326                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data        15430                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data        10969                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 12211.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 12448.972973                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213663.136703                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 210674.055556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 210824.160000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 210665.078431                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 210441.703704                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 209070.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 210890.981132                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 210852.384615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 210459.185185                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data       210025                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 214068.658537                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 214627.024390                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 213917.585366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 213815.707317                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 213798.589744                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 203247.056604                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213328.998447                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213257.981373                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213258.670157                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 213339.287879                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst       213087                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 213334.100000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 212904.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 212884.916667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst       212917                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 213121.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 214541.384615                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 213143.400000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 213180.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst       213029                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 215351.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 213106.375000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 213478.612903                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213278.485788                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213808.663750                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 213710.076923                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 213223.515152                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 213581.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 213348.250000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 213473.531250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 213535.735294                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 213520.117647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 213818.428571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data       214058                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 214599.406250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 214639.900000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 214088.533333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 213274.413793                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 214102.724138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 213360.555556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213782.975366                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213257.981373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213682.922842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213258.670157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 211947.225806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 213339.287879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 211778.120482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst       213087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 211871.804598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 213334.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 211604.322222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 212904.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 210900.298701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 212884.916667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 211924.563218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst       212917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 211907.069767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 213121.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 211780.235955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 214541.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 211782.974359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 213143.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 214301.315068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 213180.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 214632.464789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst       213029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 213989.816901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 215351.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 213591.457143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 213106.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 213928.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 213478.612903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 207337.910112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213379.160437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213257.981373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213682.922842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213258.670157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 211947.225806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 213339.287879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 211778.120482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst       213087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 211871.804598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 213334.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 211604.322222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 212904.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 210900.298701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 212884.916667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 211924.563218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst       212917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 211907.069767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 213121.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 211780.235955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 214541.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 211782.974359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 213143.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 214301.315068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 213180.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 214632.464789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst       213029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 213989.816901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 215351.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 213591.457143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 213106.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 213928.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 213478.612903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 207337.910112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213379.160437                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3621                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1353                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            364                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5837                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5785                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3621                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       601984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  601984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              923                       # Total snoops (count)
system.membus.snoop_fanout::samples             12885                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12885    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12885                       # Request fanout histogram
system.membus.reqLayer0.occupancy            17323493                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47030000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        97495                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        37946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        25350                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             42761                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12076                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9211                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1382                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           392                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1774                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           43                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           43                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10375                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10375                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19197                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23564                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        52093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         5128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         2258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         3961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         2516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         4002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         3280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         2355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         4311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         2685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         4513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         1226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         1017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         5120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                146125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       982912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1923904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       110784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side       147392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        54720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        66880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        88896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side       102208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        97152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       118016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        35520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        46784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        84416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        90752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        90112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side       120960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       104256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       114624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        45760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        47680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        40320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        50112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        43136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        49792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        39936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        55040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        35072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        46592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        31296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        56512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       117184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side       148992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5187712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6265                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            55000                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.914164                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.630139                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34252     62.28%     62.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6998     12.72%     75.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1938      3.52%     78.52% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1372      2.49%     81.02% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1239      2.25%     83.27% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1151      2.09%     85.36% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1174      2.13%     87.50% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    987      1.79%     89.29% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    844      1.53%     90.83% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    850      1.55%     92.37% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   877      1.59%     93.97% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   770      1.40%     95.37% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   747      1.36%     96.73% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   662      1.20%     97.93% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   672      1.22%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   467      0.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              55000                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          190558584                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27990126                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61417307                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3916584                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           7236332                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2375395                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           2915634                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3320274                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           5570810                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3531285                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           5598227                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1719282                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          2161703                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3183254                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          4787517                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3371425                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          5997585                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3741721                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          6630328                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          2040848                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          2199699                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1853916                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          2107151                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1986269                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          2205818                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1836019                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          2190759                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1690541                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          2077532                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1575184                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          2057227                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          4118707                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          7139813                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
