// Seed: 1490001154
module module_0 (
    output logic id_0,
    input wand id_1,
    input tri id_2,
    output wire id_3,
    input wor id_4
    , id_7,
    input supply0 id_5
);
  always @(posedge id_2 or posedge id_7) begin : LABEL_0
    id_0 <= ~id_4;
  end
endmodule
module module_1 #(
    parameter id_4 = 32'd29
) (
    output wire id_0,
    input tri1 id_1,
    output logic id_2,
    input supply1 id_3,
    input wire _id_4
);
  logic [7:0][id_4  -  1 : id_4] id_6;
  assign id_6[1] = id_1;
  initial begin : LABEL_0
    id_2 <= 1;
    $clog2(73);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_3 = 0;
  genvar id_7;
  logic id_8;
  ;
  parameter id_9 = -1;
  wire id_10;
  always @(id_8) id_7 = -1;
  `define pp_11 0
  wire id_12;
  always @(*) fork : SymbolIdentifier join
endmodule
