{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 02:55:00 2019 " "Info: Processing started: Wed May 01 02:55:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c float_add " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c float_add" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "distance3\[0\] " "Warning: Node \"distance3\[0\]\" is a latch" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "distance3\[2\] " "Warning: Node \"distance3\[2\]\" is a latch" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "distance3\[1\] " "Warning: Node \"distance3\[1\]\" is a latch" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bIn\[5\] " "Info: Assuming node \"bIn\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aIn\[5\] " "Info: Assuming node \"aIn\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bIn\[6\] " "Info: Assuming node \"bIn\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bIn\[7\] " "Info: Assuming node \"bIn\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aIn\[6\] " "Info: Assuming node \"aIn\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aIn\[7\] " "Info: Assuming node \"aIn\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bIn\[4\] " "Info: Assuming node \"bIn\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aIn\[3\] " "Info: Assuming node \"aIn\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aIn\[4\] " "Info: Assuming node \"aIn\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bIn\[3\] " "Info: Assuming node \"bIn\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aIn\[1\] " "Info: Assuming node \"aIn\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bIn\[1\] " "Info: Assuming node \"bIn\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bIn\[0\] " "Info: Assuming node \"bIn\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aIn\[0\] " "Info: Assuming node \"aIn\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bIn\[2\] " "Info: Assuming node \"bIn\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aIn\[2\] " "Info: Assuming node \"aIn\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "48 " "Warning: Found 48 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "big_number_first:step1\|LessThan1~223 " "Info: Detected gated clock \"big_number_first:step1\|LessThan1~223\" as buffer" {  } { { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "big_number_first:step1\|LessThan1~223" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "big_number_first:step1\|LessThan1~222 " "Info: Detected gated clock \"big_number_first:step1\|LessThan1~222\" as buffer" {  } { { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "big_number_first:step1\|LessThan1~222" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "big_number_first:step1\|LessThan1~227 " "Info: Detected gated clock \"big_number_first:step1\|LessThan1~227\" as buffer" {  } { { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "big_number_first:step1\|LessThan1~227" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "shifter:step2\|ShiftRight0~998 " "Info: Detected gated clock \"shifter:step2\|ShiftRight0~998\" as buffer" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "shifter:step2\|ShiftRight0~998" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "big_number_first:step1\|always0~31 " "Info: Detected gated clock \"big_number_first:step1\|always0~31\" as buffer" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "big_number_first:step1\|always0~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Equal1~27 " "Info: Detected gated clock \"Equal1~27\" as buffer" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "adder:step3\|fullAdder:a4\|S " "Info: Detected gated clock \"adder:step3\|fullAdder:a4\|S\" as buffer" {  } { { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "adder:step3\|fullAdder:a4\|S" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "shifter:step2\|ShiftRight0~974 " "Info: Detected gated clock \"shifter:step2\|ShiftRight0~974\" as buffer" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "shifter:step2\|ShiftRight0~974" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "adder:step3\|fullAdder:a2\|S " "Info: Detected gated clock \"adder:step3\|fullAdder:a2\|S\" as buffer" {  } { { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "adder:step3\|fullAdder:a2\|S" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "shifter:step2\|ShiftRight0~996 " "Info: Detected gated clock \"shifter:step2\|ShiftRight0~996\" as buffer" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "shifter:step2\|ShiftRight0~996" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "adder:step3\|fullAdder:a2\|AaB~4 " "Info: Detected gated clock \"adder:step3\|fullAdder:a2\|AaB~4\" as buffer" {  } { { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 15 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "adder:step3\|fullAdder:a2\|AaB~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "adder:step3\|fullAdder:a2\|AxB " "Info: Detected gated clock \"adder:step3\|fullAdder:a2\|AxB\" as buffer" {  } { { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 9 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "adder:step3\|fullAdder:a2\|AxB" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "shifter:step2\|ShiftRight0~997 " "Info: Detected gated clock \"shifter:step2\|ShiftRight0~997\" as buffer" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "shifter:step2\|ShiftRight0~997" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "shifter:step4\|ShiftRight0~34 " "Info: Detected gated clock \"shifter:step4\|ShiftRight0~34\" as buffer" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "shifter:step4\|ShiftRight0~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "adder:step3\|fullAdder:a4\|AaB~4 " "Info: Detected gated clock \"adder:step3\|fullAdder:a4\|AaB~4\" as buffer" {  } { { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 15 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "adder:step3\|fullAdder:a4\|AaB~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "adder:step3\|fullAdder:a4\|AxB " "Info: Detected gated clock \"adder:step3\|fullAdder:a4\|AxB\" as buffer" {  } { { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 9 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "adder:step3\|fullAdder:a4\|AxB" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "shifter:step2\|ShiftRight0~972 " "Info: Detected gated clock \"shifter:step2\|ShiftRight0~972\" as buffer" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "shifter:step2\|ShiftRight0~972" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "big_number_first:step1\|aOut\[3\]~57 " "Info: Detected gated clock \"big_number_first:step1\|aOut\[3\]~57\" as buffer" {  } { { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "big_number_first:step1\|aOut\[3\]~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "adder:step3\|fullAdder:a1\|S " "Info: Detected gated clock \"adder:step3\|fullAdder:a1\|S\" as buffer" {  } { { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "adder:step3\|fullAdder:a1\|S" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "shifter:step2\|ShiftRight0~992 " "Info: Detected gated clock \"shifter:step2\|ShiftRight0~992\" as buffer" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "shifter:step2\|ShiftRight0~992" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "shifter:step2\|ShiftRight0~991 " "Info: Detected gated clock \"shifter:step2\|ShiftRight0~991\" as buffer" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "shifter:step2\|ShiftRight0~991" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "shifter:step2\|ShiftRight0~971 " "Info: Detected gated clock \"shifter:step2\|ShiftRight0~971\" as buffer" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "shifter:step2\|ShiftRight0~971" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "big_number_first:step1\|aOut\[1\]~56 " "Info: Detected gated clock \"big_number_first:step1\|aOut\[1\]~56\" as buffer" {  } { { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "big_number_first:step1\|aOut\[1\]~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "adder:step3\|fullAdder:a0\|AaB " "Info: Detected gated clock \"adder:step3\|fullAdder:a0\|AaB\" as buffer" {  } { { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 15 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "adder:step3\|fullAdder:a0\|AaB" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "adder:step3\|fullAdder:a0\|AxB " "Info: Detected gated clock \"adder:step3\|fullAdder:a0\|AxB\" as buffer" {  } { { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 9 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "adder:step3\|fullAdder:a0\|AxB" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "shifter:step2\|ShiftRight0~968 " "Info: Detected gated clock \"shifter:step2\|ShiftRight0~968\" as buffer" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "shifter:step2\|ShiftRight0~968" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Add0~182 " "Info: Detected gated clock \"Add0~182\" as buffer" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~182" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "shifter:step2\|ShiftRight0~967 " "Info: Detected gated clock \"shifter:step2\|ShiftRight0~967\" as buffer" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "shifter:step2\|ShiftRight0~967" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "shifter:step2\|ShiftRight0~990 " "Info: Detected gated clock \"shifter:step2\|ShiftRight0~990\" as buffer" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "shifter:step2\|ShiftRight0~990" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "shifter:step2\|ShiftRight0~966 " "Info: Detected gated clock \"shifter:step2\|ShiftRight0~966\" as buffer" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "shifter:step2\|ShiftRight0~966" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "shifter:step2\|ShiftRight0~964 " "Info: Detected gated clock \"shifter:step2\|ShiftRight0~964\" as buffer" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "shifter:step2\|ShiftRight0~964" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "shifter:step2\|ShiftRight0~963 " "Info: Detected gated clock \"shifter:step2\|ShiftRight0~963\" as buffer" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "shifter:step2\|ShiftRight0~963" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Add0~181 " "Info: Detected gated clock \"Add0~181\" as buffer" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~181" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "always0~0 " "Info: Detected gated clock \"always0~0\" as buffer" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Add1~230 " "Info: Detected gated clock \"Add1~230\" as buffer" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 32 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~230" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Add1~229 " "Info: Detected gated clock \"Add1~229\" as buffer" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 32 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~229" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Add0~180 " "Info: Detected gated clock \"Add0~180\" as buffer" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~180" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "big_number_first:step1\|bOut\[6\]~58 " "Info: Detected gated clock \"big_number_first:step1\|bOut\[6\]~58\" as buffer" {  } { { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 6 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "big_number_first:step1\|bOut\[6\]~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Add1~228 " "Info: Detected gated clock \"Add1~228\" as buffer" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 32 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~228" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Add1~227 " "Info: Detected gated clock \"Add1~227\" as buffer" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 32 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~227" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Add0~179 " "Info: Detected gated clock \"Add0~179\" as buffer" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~179" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "big_number_first:step1\|always0~36 " "Info: Detected gated clock \"big_number_first:step1\|always0~36\" as buffer" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "big_number_first:step1\|always0~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "big_number_first:step1\|LessThan1~225 " "Info: Detected gated clock \"big_number_first:step1\|LessThan1~225\" as buffer" {  } { { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "big_number_first:step1\|LessThan1~225" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "big_number_first:step1\|always0~30 " "Info: Detected gated clock \"big_number_first:step1\|always0~30\" as buffer" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "big_number_first:step1\|always0~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Add0~178 " "Info: Detected gated clock \"Add0~178\" as buffer" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~178" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "adder:step3\|fullAdder:a4\|Cout~8 " "Info: Detected gated clock \"adder:step3\|fullAdder:a4\|Cout~8\" as buffer" {  } { { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 7 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "adder:step3\|fullAdder:a4\|Cout~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "big_number_first:step1\|always0~34 " "Info: Detected gated clock \"big_number_first:step1\|always0~34\" as buffer" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "big_number_first:step1\|always0~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Add2~37 " "Info: Detected gated clock \"Add2~37\" as buffer" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 57 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "distance3\[1\] aIn\[4\] aIn\[0\] 63.100 ns register " "Info: tsu for register \"distance3\[1\]\" (data pin = \"aIn\[4\]\", clock pin = \"aIn\[0\]\") is 63.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "79.000 ns + Longest pin register " "Info: + Longest pin to register delay is 79.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns aIn\[4\] 1 CLK PIN_101 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_101; Fanout = 6; CLK Node = 'aIn\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { aIn[4] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(2.700 ns) 11.500 ns big_number_first:step1\|LessThan1~223 2 COMB LC9_A8 1 " "Info: 2: + IC(5.500 ns) + CELL(2.700 ns) = 11.500 ns; Loc. = LC9_A8; Fanout = 1; COMB Node = 'big_number_first:step1\|LessThan1~223'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { aIn[4] big_number_first:step1|LessThan1~223 } "NODE_NAME" } } { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.500 ns) 14.300 ns big_number_first:step1\|LessThan1~225 3 COMB LC3_A8 1 " "Info: 3: + IC(0.300 ns) + CELL(2.500 ns) = 14.300 ns; Loc. = LC3_A8; Fanout = 1; COMB Node = 'big_number_first:step1\|LessThan1~225'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { big_number_first:step1|LessThan1~223 big_number_first:step1|LessThan1~225 } "NODE_NAME" } } { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.400 ns) 18.700 ns big_number_first:step1\|always0~34 4 COMB LC7_A13 25 " "Info: 4: + IC(2.000 ns) + CELL(2.400 ns) = 18.700 ns; Loc. = LC7_A13; Fanout = 25; COMB Node = 'big_number_first:step1\|always0~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { big_number_first:step1|LessThan1~225 big_number_first:step1|always0~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 21.500 ns Add0~178 5 COMB LC6_A12 2 " "Info: 5: + IC(0.400 ns) + CELL(2.400 ns) = 21.500 ns; Loc. = LC6_A12; Fanout = 2; COMB Node = 'Add0~178'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { big_number_first:step1|always0~34 Add0~178 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 24.500 ns Add0~180 6 COMB LC8_A12 2 " "Info: 6: + IC(0.300 ns) + CELL(2.700 ns) = 24.500 ns; Loc. = LC8_A12; Fanout = 2; COMB Node = 'Add0~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Add0~178 Add0~180 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 27.500 ns Add0~182 7 COMB LC3_A12 5 " "Info: 7: + IC(0.300 ns) + CELL(2.700 ns) = 27.500 ns; Loc. = LC3_A12; Fanout = 5; COMB Node = 'Add0~182'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Add0~180 Add0~182 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.700 ns) 32.200 ns shifter:step2\|ShiftRight0~973 8 COMB LC9_A5 2 " "Info: 8: + IC(2.000 ns) + CELL(2.700 ns) = 32.200 ns; Loc. = LC9_A5; Fanout = 2; COMB Node = 'shifter:step2\|ShiftRight0~973'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { Add0~182 shifter:step2|ShiftRight0~973 } "NODE_NAME" } } { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.400 ns) 36.200 ns adder:step3\|fullAdder:a2\|AxB 9 COMB LC5_A5 2 " "Info: 9: + IC(1.600 ns) + CELL(2.400 ns) = 36.200 ns; Loc. = LC5_A5; Fanout = 2; COMB Node = 'adder:step3\|fullAdder:a2\|AxB'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { shifter:step2|ShiftRight0~973 adder:step3|fullAdder:a2|AxB } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 39.000 ns adder:step3\|fullAdder:a2\|Cout~8 10 COMB LC3_A5 3 " "Info: 10: + IC(0.400 ns) + CELL(2.400 ns) = 39.000 ns; Loc. = LC3_A5; Fanout = 3; COMB Node = 'adder:step3\|fullAdder:a2\|Cout~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { adder:step3|fullAdder:a2|AxB adder:step3|fullAdder:a2|Cout~8 } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.400 ns) 43.000 ns adder:step3\|fullAdder:a4\|Cout~8 11 COMB LC3_A7 18 " "Info: 11: + IC(1.600 ns) + CELL(2.400 ns) = 43.000 ns; Loc. = LC3_A7; Fanout = 18; COMB Node = 'adder:step3\|fullAdder:a4\|Cout~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { adder:step3|fullAdder:a2|Cout~8 adder:step3|fullAdder:a4|Cout~8 } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 48.100 ns Add2~37 12 COMB LC2_A16 3 " "Info: 12: + IC(2.700 ns) + CELL(2.400 ns) = 48.100 ns; Loc. = LC2_A16; Fanout = 3; COMB Node = 'Add2~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { adder:step3|fullAdder:a4|Cout~8 Add2~37 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.400 ns) 52.200 ns Add2~40 13 COMB LC1_A14 6 " "Info: 13: + IC(1.700 ns) + CELL(2.400 ns) = 52.200 ns; Loc. = LC1_A14; Fanout = 6; COMB Node = 'Add2~40'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Add2~37 Add2~40 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.700 ns) 57.400 ns always0~1 14 COMB LC5_A9 7 " "Info: 14: + IC(2.500 ns) + CELL(2.700 ns) = 57.400 ns; Loc. = LC5_A9; Fanout = 7; COMB Node = 'always0~1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { Add2~40 always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 62.500 ns LessThan1~155 15 COMB LC7_A14 2 " "Info: 15: + IC(2.700 ns) + CELL(2.400 ns) = 62.500 ns; Loc. = LC7_A14; Fanout = 2; COMB Node = 'LessThan1~155'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { always0~1 LessThan1~155 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 65.500 ns LessThan1~156 16 COMB LC4_A14 1 " "Info: 16: + IC(0.300 ns) + CELL(2.700 ns) = 65.500 ns; Loc. = LC4_A14; Fanout = 1; COMB Node = 'LessThan1~156'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { LessThan1~155 LessThan1~156 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.500 ns) 68.300 ns LessThan1~157 17 COMB LC5_A14 1 " "Info: 17: + IC(0.300 ns) + CELL(2.500 ns) = 68.300 ns; Loc. = LC5_A14; Fanout = 1; COMB Node = 'LessThan1~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { LessThan1~156 LessThan1~157 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.700 ns) 73.000 ns LessThan1~159 18 COMB LC6_A9 3 " "Info: 18: + IC(2.000 ns) + CELL(2.700 ns) = 73.000 ns; Loc. = LC6_A9; Fanout = 3; COMB Node = 'LessThan1~159'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { LessThan1~157 LessThan1~159 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 76.000 ns distance3~69 19 COMB LC8_A9 1 " "Info: 19: + IC(0.300 ns) + CELL(2.700 ns) = 76.000 ns; Loc. = LC8_A9; Fanout = 1; COMB Node = 'distance3~69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { LessThan1~159 distance3~69 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 79.000 ns distance3\[1\] 20 REG LC9_A9 7 " "Info: 20: + IC(0.300 ns) + CELL(2.700 ns) = 79.000 ns; Loc. = LC9_A9; Fanout = 7; REG Node = 'distance3\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { distance3~69 distance3[1] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "51.800 ns ( 65.57 % ) " "Info: Total cell delay = 51.800 ns ( 65.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "27.200 ns ( 34.43 % ) " "Info: Total interconnect delay = 27.200 ns ( 34.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "79.000 ns" { aIn[4] big_number_first:step1|LessThan1~223 big_number_first:step1|LessThan1~225 big_number_first:step1|always0~34 Add0~178 Add0~180 Add0~182 shifter:step2|ShiftRight0~973 adder:step3|fullAdder:a2|AxB adder:step3|fullAdder:a2|Cout~8 adder:step3|fullAdder:a4|Cout~8 Add2~37 Add2~40 always0~1 LessThan1~155 LessThan1~156 LessThan1~157 LessThan1~159 distance3~69 distance3[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "79.000 ns" { aIn[4] {} aIn[4]~out {} big_number_first:step1|LessThan1~223 {} big_number_first:step1|LessThan1~225 {} big_number_first:step1|always0~34 {} Add0~178 {} Add0~180 {} Add0~182 {} shifter:step2|ShiftRight0~973 {} adder:step3|fullAdder:a2|AxB {} adder:step3|fullAdder:a2|Cout~8 {} adder:step3|fullAdder:a4|Cout~8 {} Add2~37 {} Add2~40 {} always0~1 {} LessThan1~155 {} LessThan1~156 {} LessThan1~157 {} LessThan1~159 {} distance3~69 {} distance3[1] {} } { 0.000ns 0.000ns 5.500ns 0.300ns 2.000ns 0.400ns 0.300ns 0.300ns 2.000ns 1.600ns 0.400ns 1.600ns 2.700ns 1.700ns 2.500ns 2.700ns 0.300ns 0.300ns 2.000ns 0.300ns 0.300ns } { 0.000ns 3.300ns 2.700ns 2.500ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 2.500ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "5.000 ns + " "Info: + Micro setup delay of destination is 5.000 ns" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aIn\[0\] destination 20.900 ns - Shortest register " "Info: - Shortest clock path from clock \"aIn\[0\]\" to destination register is 20.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns aIn\[0\] 1 CLK PIN_109 4 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_109; Fanout = 4; CLK Node = 'aIn\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { aIn[0] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 8.400 ns adder:step3\|fullAdder:a0\|AxB 2 COMB LC3_A6 4 " "Info: 2: + IC(2.700 ns) + CELL(2.400 ns) = 8.400 ns; Loc. = LC3_A6; Fanout = 4; COMB Node = 'adder:step3\|fullAdder:a0\|AxB'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { aIn[0] adder:step3|fullAdder:a0|AxB } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.400 ns) 12.500 ns shifter:step4\|ShiftRight0~34 3 COMB LC4_A10 5 " "Info: 3: + IC(1.700 ns) + CELL(2.400 ns) = 12.500 ns; Loc. = LC4_A10; Fanout = 5; COMB Node = 'shifter:step4\|ShiftRight0~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { adder:step3|fullAdder:a0|AxB shifter:step4|ShiftRight0~34 } "NODE_NAME" } } { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.400 ns) 16.700 ns distance3\[1\]~0 4 COMB LC8_A3 3 " "Info: 4: + IC(1.800 ns) + CELL(2.400 ns) = 16.700 ns; Loc. = LC8_A3; Fanout = 3; COMB Node = 'distance3\[1\]~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { shifter:step4|ShiftRight0~34 distance3[1]~0 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.400 ns) 20.900 ns distance3\[1\] 5 REG LC9_A9 7 " "Info: 5: + IC(1.800 ns) + CELL(2.400 ns) = 20.900 ns; Loc. = LC9_A9; Fanout = 7; REG Node = 'distance3\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { distance3[1]~0 distance3[1] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.900 ns ( 61.72 % ) " "Info: Total cell delay = 12.900 ns ( 61.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.000 ns ( 38.28 % ) " "Info: Total interconnect delay = 8.000 ns ( 38.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.900 ns" { aIn[0] adder:step3|fullAdder:a0|AxB shifter:step4|ShiftRight0~34 distance3[1]~0 distance3[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.900 ns" { aIn[0] {} aIn[0]~out {} adder:step3|fullAdder:a0|AxB {} shifter:step4|ShiftRight0~34 {} distance3[1]~0 {} distance3[1] {} } { 0.000ns 0.000ns 2.700ns 1.700ns 1.800ns 1.800ns } { 0.000ns 3.300ns 2.400ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "79.000 ns" { aIn[4] big_number_first:step1|LessThan1~223 big_number_first:step1|LessThan1~225 big_number_first:step1|always0~34 Add0~178 Add0~180 Add0~182 shifter:step2|ShiftRight0~973 adder:step3|fullAdder:a2|AxB adder:step3|fullAdder:a2|Cout~8 adder:step3|fullAdder:a4|Cout~8 Add2~37 Add2~40 always0~1 LessThan1~155 LessThan1~156 LessThan1~157 LessThan1~159 distance3~69 distance3[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "79.000 ns" { aIn[4] {} aIn[4]~out {} big_number_first:step1|LessThan1~223 {} big_number_first:step1|LessThan1~225 {} big_number_first:step1|always0~34 {} Add0~178 {} Add0~180 {} Add0~182 {} shifter:step2|ShiftRight0~973 {} adder:step3|fullAdder:a2|AxB {} adder:step3|fullAdder:a2|Cout~8 {} adder:step3|fullAdder:a4|Cout~8 {} Add2~37 {} Add2~40 {} always0~1 {} LessThan1~155 {} LessThan1~156 {} LessThan1~157 {} LessThan1~159 {} distance3~69 {} distance3[1] {} } { 0.000ns 0.000ns 5.500ns 0.300ns 2.000ns 0.400ns 0.300ns 0.300ns 2.000ns 1.600ns 0.400ns 1.600ns 2.700ns 1.700ns 2.500ns 2.700ns 0.300ns 0.300ns 2.000ns 0.300ns 0.300ns } { 0.000ns 3.300ns 2.700ns 2.500ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 2.500ns 2.700ns 2.700ns 2.700ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.900 ns" { aIn[0] adder:step3|fullAdder:a0|AxB shifter:step4|ShiftRight0~34 distance3[1]~0 distance3[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.900 ns" { aIn[0] {} aIn[0]~out {} adder:step3|fullAdder:a0|AxB {} shifter:step4|ShiftRight0~34 {} distance3[1]~0 {} distance3[1] {} } { 0.000ns 0.000ns 2.700ns 1.700ns 1.800ns 1.800ns } { 0.000ns 3.300ns 2.400ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "aIn\[4\] result\[3\] distance3\[0\] 82.300 ns register " "Info: tco from clock \"aIn\[4\]\" to destination pin \"result\[3\]\" through register \"distance3\[0\]\" is 82.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aIn\[4\] source 62.100 ns + Longest register " "Info: + Longest clock path from clock \"aIn\[4\]\" to source register is 62.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns aIn\[4\] 1 CLK PIN_101 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_101; Fanout = 6; CLK Node = 'aIn\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { aIn[4] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(2.700 ns) 11.500 ns big_number_first:step1\|LessThan1~223 2 COMB LC9_A8 1 " "Info: 2: + IC(5.500 ns) + CELL(2.700 ns) = 11.500 ns; Loc. = LC9_A8; Fanout = 1; COMB Node = 'big_number_first:step1\|LessThan1~223'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { aIn[4] big_number_first:step1|LessThan1~223 } "NODE_NAME" } } { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.500 ns) 14.300 ns big_number_first:step1\|LessThan1~225 3 COMB LC3_A8 1 " "Info: 3: + IC(0.300 ns) + CELL(2.500 ns) = 14.300 ns; Loc. = LC3_A8; Fanout = 1; COMB Node = 'big_number_first:step1\|LessThan1~225'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { big_number_first:step1|LessThan1~223 big_number_first:step1|LessThan1~225 } "NODE_NAME" } } { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.400 ns) 18.700 ns big_number_first:step1\|always0~34 4 COMB LC7_A13 25 " "Info: 4: + IC(2.000 ns) + CELL(2.400 ns) = 18.700 ns; Loc. = LC7_A13; Fanout = 25; COMB Node = 'big_number_first:step1\|always0~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { big_number_first:step1|LessThan1~225 big_number_first:step1|always0~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 21.500 ns Add0~178 5 COMB LC6_A12 2 " "Info: 5: + IC(0.400 ns) + CELL(2.400 ns) = 21.500 ns; Loc. = LC6_A12; Fanout = 2; COMB Node = 'Add0~178'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { big_number_first:step1|always0~34 Add0~178 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 24.500 ns Add0~180 6 COMB LC8_A12 2 " "Info: 6: + IC(0.300 ns) + CELL(2.700 ns) = 24.500 ns; Loc. = LC8_A12; Fanout = 2; COMB Node = 'Add0~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Add0~178 Add0~180 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 27.500 ns Add0~182 7 COMB LC3_A12 5 " "Info: 7: + IC(0.300 ns) + CELL(2.700 ns) = 27.500 ns; Loc. = LC3_A12; Fanout = 5; COMB Node = 'Add0~182'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Add0~180 Add0~182 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.700 ns) 32.200 ns shifter:step2\|ShiftRight0~973 8 COMB LC9_A5 2 " "Info: 8: + IC(2.000 ns) + CELL(2.700 ns) = 32.200 ns; Loc. = LC9_A5; Fanout = 2; COMB Node = 'shifter:step2\|ShiftRight0~973'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { Add0~182 shifter:step2|ShiftRight0~973 } "NODE_NAME" } } { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.400 ns) 36.200 ns adder:step3\|fullAdder:a2\|AxB 9 COMB LC5_A5 2 " "Info: 9: + IC(1.600 ns) + CELL(2.400 ns) = 36.200 ns; Loc. = LC5_A5; Fanout = 2; COMB Node = 'adder:step3\|fullAdder:a2\|AxB'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { shifter:step2|ShiftRight0~973 adder:step3|fullAdder:a2|AxB } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 39.000 ns adder:step3\|fullAdder:a2\|Cout~8 10 COMB LC3_A5 3 " "Info: 10: + IC(0.400 ns) + CELL(2.400 ns) = 39.000 ns; Loc. = LC3_A5; Fanout = 3; COMB Node = 'adder:step3\|fullAdder:a2\|Cout~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { adder:step3|fullAdder:a2|AxB adder:step3|fullAdder:a2|Cout~8 } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.400 ns) 43.000 ns adder:step3\|fullAdder:a4\|Cout~8 11 COMB LC3_A7 18 " "Info: 11: + IC(1.600 ns) + CELL(2.400 ns) = 43.000 ns; Loc. = LC3_A7; Fanout = 18; COMB Node = 'adder:step3\|fullAdder:a4\|Cout~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { adder:step3|fullAdder:a2|Cout~8 adder:step3|fullAdder:a4|Cout~8 } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 48.100 ns Add2~37 12 COMB LC2_A16 3 " "Info: 12: + IC(2.700 ns) + CELL(2.400 ns) = 48.100 ns; Loc. = LC2_A16; Fanout = 3; COMB Node = 'Add2~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { adder:step3|fullAdder:a4|Cout~8 Add2~37 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.500 ns) 52.300 ns always0~0 13 COMB LC2_A14 9 " "Info: 13: + IC(1.700 ns) + CELL(2.500 ns) = 52.300 ns; Loc. = LC2_A14; Fanout = 9; COMB Node = 'always0~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Add2~37 always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 57.800 ns distance3\[1\]~0 14 COMB LC8_A3 3 " "Info: 14: + IC(2.800 ns) + CELL(2.700 ns) = 57.800 ns; Loc. = LC8_A3; Fanout = 3; COMB Node = 'distance3\[1\]~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { always0~0 distance3[1]~0 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.400 ns) 62.100 ns distance3\[0\] 15 REG LC1_A9 10 " "Info: 15: + IC(1.900 ns) + CELL(2.400 ns) = 62.100 ns; Loc. = LC1_A9; Fanout = 10; REG Node = 'distance3\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { distance3[1]~0 distance3[0] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "38.600 ns ( 62.16 % ) " "Info: Total cell delay = 38.600 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "23.500 ns ( 37.84 % ) " "Info: Total interconnect delay = 23.500 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "62.100 ns" { aIn[4] big_number_first:step1|LessThan1~223 big_number_first:step1|LessThan1~225 big_number_first:step1|always0~34 Add0~178 Add0~180 Add0~182 shifter:step2|ShiftRight0~973 adder:step3|fullAdder:a2|AxB adder:step3|fullAdder:a2|Cout~8 adder:step3|fullAdder:a4|Cout~8 Add2~37 always0~0 distance3[1]~0 distance3[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "62.100 ns" { aIn[4] {} aIn[4]~out {} big_number_first:step1|LessThan1~223 {} big_number_first:step1|LessThan1~225 {} big_number_first:step1|always0~34 {} Add0~178 {} Add0~180 {} Add0~182 {} shifter:step2|ShiftRight0~973 {} adder:step3|fullAdder:a2|AxB {} adder:step3|fullAdder:a2|Cout~8 {} adder:step3|fullAdder:a4|Cout~8 {} Add2~37 {} always0~0 {} distance3[1]~0 {} distance3[0] {} } { 0.000ns 0.000ns 5.500ns 0.300ns 2.000ns 0.400ns 0.300ns 0.300ns 2.000ns 1.600ns 0.400ns 1.600ns 2.700ns 1.700ns 2.800ns 1.900ns } { 0.000ns 3.300ns 2.700ns 2.500ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.500ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.200 ns + Longest register pin " "Info: + Longest register to pin delay is 20.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns distance3\[0\] 1 REG LC1_A9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A9; Fanout = 10; REG Node = 'distance3\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { distance3[0] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.400 ns) 4.800 ns shifter:step5\|ShiftLeft0~328 2 COMB LC4_A11 1 " "Info: 2: + IC(2.400 ns) + CELL(2.400 ns) = 4.800 ns; Loc. = LC4_A11; Fanout = 1; COMB Node = 'shifter:step5\|ShiftLeft0~328'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { distance3[0] shifter:step5|ShiftLeft0~328 } "NODE_NAME" } } { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 7.500 ns shifter:step5\|ShiftLeft0~329 3 COMB LC6_A11 2 " "Info: 3: + IC(0.300 ns) + CELL(2.400 ns) = 7.500 ns; Loc. = LC6_A11; Fanout = 2; COMB Node = 'shifter:step5\|ShiftLeft0~329'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { shifter:step5|ShiftLeft0~328 shifter:step5|ShiftLeft0~329 } "NODE_NAME" } } { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.700 ns) 11.900 ns result~864 4 COMB LC7_A2 1 " "Info: 4: + IC(1.700 ns) + CELL(2.700 ns) = 11.900 ns; Loc. = LC7_A2; Fanout = 1; COMB Node = 'result~864'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { shifter:step5|ShiftLeft0~329 result~864 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.400 ns) 14.500 ns result~865 5 COMB LC1_A2 1 " "Info: 5: + IC(0.200 ns) + CELL(2.400 ns) = 14.500 ns; Loc. = LC1_A2; Fanout = 1; COMB Node = 'result~865'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { result~864 result~865 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.300 ns) 20.200 ns result\[3\] 6 PIN PIN_39 0 " "Info: 6: + IC(3.400 ns) + CELL(2.300 ns) = 20.200 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'result\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { result~865 result[3] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.200 ns ( 60.40 % ) " "Info: Total cell delay = 12.200 ns ( 60.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.000 ns ( 39.60 % ) " "Info: Total interconnect delay = 8.000 ns ( 39.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.200 ns" { distance3[0] shifter:step5|ShiftLeft0~328 shifter:step5|ShiftLeft0~329 result~864 result~865 result[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.200 ns" { distance3[0] {} shifter:step5|ShiftLeft0~328 {} shifter:step5|ShiftLeft0~329 {} result~864 {} result~865 {} result[3] {} } { 0.000ns 2.400ns 0.300ns 1.700ns 0.200ns 3.400ns } { 0.000ns 2.400ns 2.400ns 2.700ns 2.400ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "62.100 ns" { aIn[4] big_number_first:step1|LessThan1~223 big_number_first:step1|LessThan1~225 big_number_first:step1|always0~34 Add0~178 Add0~180 Add0~182 shifter:step2|ShiftRight0~973 adder:step3|fullAdder:a2|AxB adder:step3|fullAdder:a2|Cout~8 adder:step3|fullAdder:a4|Cout~8 Add2~37 always0~0 distance3[1]~0 distance3[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "62.100 ns" { aIn[4] {} aIn[4]~out {} big_number_first:step1|LessThan1~223 {} big_number_first:step1|LessThan1~225 {} big_number_first:step1|always0~34 {} Add0~178 {} Add0~180 {} Add0~182 {} shifter:step2|ShiftRight0~973 {} adder:step3|fullAdder:a2|AxB {} adder:step3|fullAdder:a2|Cout~8 {} adder:step3|fullAdder:a4|Cout~8 {} Add2~37 {} always0~0 {} distance3[1]~0 {} distance3[0] {} } { 0.000ns 0.000ns 5.500ns 0.300ns 2.000ns 0.400ns 0.300ns 0.300ns 2.000ns 1.600ns 0.400ns 1.600ns 2.700ns 1.700ns 2.800ns 1.900ns } { 0.000ns 3.300ns 2.700ns 2.500ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.500ns 2.700ns 2.400ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.200 ns" { distance3[0] shifter:step5|ShiftLeft0~328 shifter:step5|ShiftLeft0~329 result~864 result~865 result[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.200 ns" { distance3[0] {} shifter:step5|ShiftLeft0~328 {} shifter:step5|ShiftLeft0~329 {} result~864 {} result~865 {} result[3] {} } { 0.000ns 2.400ns 0.300ns 1.700ns 0.200ns 3.400ns } { 0.000ns 2.400ns 2.400ns 2.700ns 2.400ns 2.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "aIn\[4\] result\[2\] 68.100 ns Longest " "Info: Longest tpd from source pin \"aIn\[4\]\" to destination pin \"result\[2\]\" is 68.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns aIn\[4\] 1 CLK PIN_101 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_101; Fanout = 6; CLK Node = 'aIn\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { aIn[4] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(1.700 ns) 10.500 ns big_number_first:step1\|LessThan1~227 2 COMB LC2_A8 1 " "Info: 2: + IC(5.500 ns) + CELL(1.700 ns) = 10.500 ns; Loc. = LC2_A8; Fanout = 1; COMB Node = 'big_number_first:step1\|LessThan1~227'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { aIn[4] big_number_first:step1|LessThan1~227 } "NODE_NAME" } } { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 11.800 ns big_number_first:step1\|LessThan1~225 3 COMB LC3_A8 1 " "Info: 3: + IC(0.000 ns) + CELL(1.300 ns) = 11.800 ns; Loc. = LC3_A8; Fanout = 1; COMB Node = 'big_number_first:step1\|LessThan1~225'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { big_number_first:step1|LessThan1~227 big_number_first:step1|LessThan1~225 } "NODE_NAME" } } { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.400 ns) 16.200 ns big_number_first:step1\|always0~34 4 COMB LC7_A13 25 " "Info: 4: + IC(2.000 ns) + CELL(2.400 ns) = 16.200 ns; Loc. = LC7_A13; Fanout = 25; COMB Node = 'big_number_first:step1\|always0~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { big_number_first:step1|LessThan1~225 big_number_first:step1|always0~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(2.700 ns) 22.400 ns shifter:step2\|ShiftRight0~990 5 COMB LC8_A8 2 " "Info: 5: + IC(3.500 ns) + CELL(2.700 ns) = 22.400 ns; Loc. = LC8_A8; Fanout = 2; COMB Node = 'shifter:step2\|ShiftRight0~990'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { big_number_first:step1|always0~34 shifter:step2|ShiftRight0~990 } "NODE_NAME" } } { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.400 ns) 26.400 ns shifter:step2\|ShiftRight0~966 6 COMB LC2_A6 1 " "Info: 6: + IC(1.600 ns) + CELL(2.400 ns) = 26.400 ns; Loc. = LC2_A6; Fanout = 1; COMB Node = 'shifter:step2\|ShiftRight0~966'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { shifter:step2|ShiftRight0~990 shifter:step2|ShiftRight0~966 } "NODE_NAME" } } { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 29.100 ns shifter:step2\|ShiftRight0~968 7 COMB LC1_A6 2 " "Info: 7: + IC(0.300 ns) + CELL(2.400 ns) = 29.100 ns; Loc. = LC1_A6; Fanout = 2; COMB Node = 'shifter:step2\|ShiftRight0~968'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { shifter:step2|ShiftRight0~966 shifter:step2|ShiftRight0~968 } "NODE_NAME" } } { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 31.800 ns adder:step3\|fullAdder:a0\|AaB 8 COMB LC6_A6 3 " "Info: 8: + IC(0.300 ns) + CELL(2.400 ns) = 31.800 ns; Loc. = LC6_A6; Fanout = 3; COMB Node = 'adder:step3\|fullAdder:a0\|AaB'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { shifter:step2|ShiftRight0~968 adder:step3|fullAdder:a0|AaB } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 34.600 ns adder:step3\|fullAdder:a2\|Cout~8 9 COMB LC3_A5 3 " "Info: 9: + IC(0.400 ns) + CELL(2.400 ns) = 34.600 ns; Loc. = LC3_A5; Fanout = 3; COMB Node = 'adder:step3\|fullAdder:a2\|Cout~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { adder:step3|fullAdder:a0|AaB adder:step3|fullAdder:a2|Cout~8 } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.400 ns) 38.600 ns adder:step3\|fullAdder:a3\|S 10 COMB LC4_A7 7 " "Info: 10: + IC(1.600 ns) + CELL(2.400 ns) = 38.600 ns; Loc. = LC4_A7; Fanout = 7; COMB Node = 'adder:step3\|fullAdder:a3\|S'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { adder:step3|fullAdder:a2|Cout~8 adder:step3|fullAdder:a3|S } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.500 ns) 43.300 ns Equal1~26 11 COMB LC8_A11 1 " "Info: 11: + IC(2.200 ns) + CELL(2.500 ns) = 43.300 ns; Loc. = LC8_A11; Fanout = 1; COMB Node = 'Equal1~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { adder:step3|fullAdder:a3|S Equal1~26 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(2.400 ns) 47.000 ns Equal1~27 12 COMB LC3_A11 6 " "Info: 12: + IC(1.300 ns) + CELL(2.400 ns) = 47.000 ns; Loc. = LC3_A11; Fanout = 6; COMB Node = 'Equal1~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Equal1~26 Equal1~27 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.400 ns) 51.300 ns distance3\[1\]~0 13 COMB LC8_A3 3 " "Info: 13: + IC(1.900 ns) + CELL(2.400 ns) = 51.300 ns; Loc. = LC8_A3; Fanout = 3; COMB Node = 'distance3\[1\]~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { Equal1~27 distance3[1]~0 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.400 ns) 55.500 ns distance3\[1\] 14 REG LC9_A9 7 " "Info: 14: + IC(1.800 ns) + CELL(2.400 ns) = 55.500 ns; Loc. = LC9_A9; Fanout = 7; REG Node = 'distance3\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { distance3[1]~0 distance3[1] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.400 ns) 59.800 ns result~860 15 COMB LC3_A1 1 " "Info: 15: + IC(1.900 ns) + CELL(2.400 ns) = 59.800 ns; Loc. = LC3_A1; Fanout = 1; COMB Node = 'result~860'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { distance3[1] result~860 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.400 ns) 62.400 ns result~861 16 COMB LC1_A1 1 " "Info: 16: + IC(0.200 ns) + CELL(2.400 ns) = 62.400 ns; Loc. = LC1_A1; Fanout = 1; COMB Node = 'result~861'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { result~860 result~861 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.300 ns) 68.100 ns result\[2\] 17 PIN PIN_40 0 " "Info: 17: + IC(3.400 ns) + CELL(2.300 ns) = 68.100 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'result\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { result~861 result[2] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "40.200 ns ( 59.03 % ) " "Info: Total cell delay = 40.200 ns ( 59.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "27.900 ns ( 40.97 % ) " "Info: Total interconnect delay = 27.900 ns ( 40.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "68.100 ns" { aIn[4] big_number_first:step1|LessThan1~227 big_number_first:step1|LessThan1~225 big_number_first:step1|always0~34 shifter:step2|ShiftRight0~990 shifter:step2|ShiftRight0~966 shifter:step2|ShiftRight0~968 adder:step3|fullAdder:a0|AaB adder:step3|fullAdder:a2|Cout~8 adder:step3|fullAdder:a3|S Equal1~26 Equal1~27 distance3[1]~0 distance3[1] result~860 result~861 result[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "68.100 ns" { aIn[4] {} aIn[4]~out {} big_number_first:step1|LessThan1~227 {} big_number_first:step1|LessThan1~225 {} big_number_first:step1|always0~34 {} shifter:step2|ShiftRight0~990 {} shifter:step2|ShiftRight0~966 {} shifter:step2|ShiftRight0~968 {} adder:step3|fullAdder:a0|AaB {} adder:step3|fullAdder:a2|Cout~8 {} adder:step3|fullAdder:a3|S {} Equal1~26 {} Equal1~27 {} distance3[1]~0 {} distance3[1] {} result~860 {} result~861 {} result[2] {} } { 0.000ns 0.000ns 5.500ns 0.000ns 2.000ns 3.500ns 1.600ns 0.300ns 0.300ns 0.400ns 1.600ns 2.200ns 1.300ns 1.900ns 1.800ns 1.900ns 0.200ns 3.400ns } { 0.000ns 3.300ns 1.700ns 1.300ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.500ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "distance3\[0\] bIn\[5\] aIn\[4\] 44.300 ns register " "Info: th for register \"distance3\[0\]\" (data pin = \"bIn\[5\]\", clock pin = \"aIn\[4\]\") is 44.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aIn\[4\] destination 62.100 ns + Longest register " "Info: + Longest clock path from clock \"aIn\[4\]\" to destination register is 62.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns aIn\[4\] 1 CLK PIN_101 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_101; Fanout = 6; CLK Node = 'aIn\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { aIn[4] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(2.700 ns) 11.500 ns big_number_first:step1\|LessThan1~223 2 COMB LC9_A8 1 " "Info: 2: + IC(5.500 ns) + CELL(2.700 ns) = 11.500 ns; Loc. = LC9_A8; Fanout = 1; COMB Node = 'big_number_first:step1\|LessThan1~223'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { aIn[4] big_number_first:step1|LessThan1~223 } "NODE_NAME" } } { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.500 ns) 14.300 ns big_number_first:step1\|LessThan1~225 3 COMB LC3_A8 1 " "Info: 3: + IC(0.300 ns) + CELL(2.500 ns) = 14.300 ns; Loc. = LC3_A8; Fanout = 1; COMB Node = 'big_number_first:step1\|LessThan1~225'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { big_number_first:step1|LessThan1~223 big_number_first:step1|LessThan1~225 } "NODE_NAME" } } { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.400 ns) 18.700 ns big_number_first:step1\|always0~34 4 COMB LC7_A13 25 " "Info: 4: + IC(2.000 ns) + CELL(2.400 ns) = 18.700 ns; Loc. = LC7_A13; Fanout = 25; COMB Node = 'big_number_first:step1\|always0~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { big_number_first:step1|LessThan1~225 big_number_first:step1|always0~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 21.500 ns Add0~178 5 COMB LC6_A12 2 " "Info: 5: + IC(0.400 ns) + CELL(2.400 ns) = 21.500 ns; Loc. = LC6_A12; Fanout = 2; COMB Node = 'Add0~178'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { big_number_first:step1|always0~34 Add0~178 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 24.500 ns Add0~180 6 COMB LC8_A12 2 " "Info: 6: + IC(0.300 ns) + CELL(2.700 ns) = 24.500 ns; Loc. = LC8_A12; Fanout = 2; COMB Node = 'Add0~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Add0~178 Add0~180 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 27.500 ns Add0~182 7 COMB LC3_A12 5 " "Info: 7: + IC(0.300 ns) + CELL(2.700 ns) = 27.500 ns; Loc. = LC3_A12; Fanout = 5; COMB Node = 'Add0~182'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Add0~180 Add0~182 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.700 ns) 32.200 ns shifter:step2\|ShiftRight0~973 8 COMB LC9_A5 2 " "Info: 8: + IC(2.000 ns) + CELL(2.700 ns) = 32.200 ns; Loc. = LC9_A5; Fanout = 2; COMB Node = 'shifter:step2\|ShiftRight0~973'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { Add0~182 shifter:step2|ShiftRight0~973 } "NODE_NAME" } } { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.400 ns) 36.200 ns adder:step3\|fullAdder:a2\|AxB 9 COMB LC5_A5 2 " "Info: 9: + IC(1.600 ns) + CELL(2.400 ns) = 36.200 ns; Loc. = LC5_A5; Fanout = 2; COMB Node = 'adder:step3\|fullAdder:a2\|AxB'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { shifter:step2|ShiftRight0~973 adder:step3|fullAdder:a2|AxB } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 39.000 ns adder:step3\|fullAdder:a2\|Cout~8 10 COMB LC3_A5 3 " "Info: 10: + IC(0.400 ns) + CELL(2.400 ns) = 39.000 ns; Loc. = LC3_A5; Fanout = 3; COMB Node = 'adder:step3\|fullAdder:a2\|Cout~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { adder:step3|fullAdder:a2|AxB adder:step3|fullAdder:a2|Cout~8 } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.400 ns) 43.000 ns adder:step3\|fullAdder:a4\|Cout~8 11 COMB LC3_A7 18 " "Info: 11: + IC(1.600 ns) + CELL(2.400 ns) = 43.000 ns; Loc. = LC3_A7; Fanout = 18; COMB Node = 'adder:step3\|fullAdder:a4\|Cout~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { adder:step3|fullAdder:a2|Cout~8 adder:step3|fullAdder:a4|Cout~8 } "NODE_NAME" } } { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 48.100 ns Add2~37 12 COMB LC2_A16 3 " "Info: 12: + IC(2.700 ns) + CELL(2.400 ns) = 48.100 ns; Loc. = LC2_A16; Fanout = 3; COMB Node = 'Add2~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { adder:step3|fullAdder:a4|Cout~8 Add2~37 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.500 ns) 52.300 ns always0~0 13 COMB LC2_A14 9 " "Info: 13: + IC(1.700 ns) + CELL(2.500 ns) = 52.300 ns; Loc. = LC2_A14; Fanout = 9; COMB Node = 'always0~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Add2~37 always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 57.800 ns distance3\[1\]~0 14 COMB LC8_A3 3 " "Info: 14: + IC(2.800 ns) + CELL(2.700 ns) = 57.800 ns; Loc. = LC8_A3; Fanout = 3; COMB Node = 'distance3\[1\]~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { always0~0 distance3[1]~0 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.400 ns) 62.100 ns distance3\[0\] 15 REG LC1_A9 10 " "Info: 15: + IC(1.900 ns) + CELL(2.400 ns) = 62.100 ns; Loc. = LC1_A9; Fanout = 10; REG Node = 'distance3\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { distance3[1]~0 distance3[0] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "38.600 ns ( 62.16 % ) " "Info: Total cell delay = 38.600 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "23.500 ns ( 37.84 % ) " "Info: Total interconnect delay = 23.500 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "62.100 ns" { aIn[4] big_number_first:step1|LessThan1~223 big_number_first:step1|LessThan1~225 big_number_first:step1|always0~34 Add0~178 Add0~180 Add0~182 shifter:step2|ShiftRight0~973 adder:step3|fullAdder:a2|AxB adder:step3|fullAdder:a2|Cout~8 adder:step3|fullAdder:a4|Cout~8 Add2~37 always0~0 distance3[1]~0 distance3[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "62.100 ns" { aIn[4] {} aIn[4]~out {} big_number_first:step1|LessThan1~223 {} big_number_first:step1|LessThan1~225 {} big_number_first:step1|always0~34 {} Add0~178 {} Add0~180 {} Add0~182 {} shifter:step2|ShiftRight0~973 {} adder:step3|fullAdder:a2|AxB {} adder:step3|fullAdder:a2|Cout~8 {} adder:step3|fullAdder:a4|Cout~8 {} Add2~37 {} always0~0 {} distance3[1]~0 {} distance3[0] {} } { 0.000ns 0.000ns 5.500ns 0.300ns 2.000ns 0.400ns 0.300ns 0.300ns 2.000ns 1.600ns 0.400ns 1.600ns 2.700ns 1.700ns 2.800ns 1.900ns } { 0.000ns 3.300ns 2.700ns 2.500ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.500ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 17.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns bIn\[5\] 1 CLK PIN_133 7 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_133; Fanout = 7; CLK Node = 'bIn\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { bIn[5] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(2.400 ns) 9.900 ns Add2~38 2 COMB LC1_A16 5 " "Info: 2: + IC(4.200 ns) + CELL(2.400 ns) = 9.900 ns; Loc. = LC1_A16; Fanout = 5; COMB Node = 'Add2~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { bIn[5] Add2~38 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.700 ns) 15.100 ns distance3~67 3 COMB LC3_A9 1 " "Info: 3: + IC(2.500 ns) + CELL(2.700 ns) = 15.100 ns; Loc. = LC3_A9; Fanout = 1; COMB Node = 'distance3~67'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { Add2~38 distance3~67 } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 17.800 ns distance3\[0\] 4 REG LC1_A9 10 " "Info: 4: + IC(0.300 ns) + CELL(2.400 ns) = 17.800 ns; Loc. = LC1_A9; Fanout = 10; REG Node = 'distance3\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { distance3~67 distance3[0] } "NODE_NAME" } } { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.800 ns ( 60.67 % ) " "Info: Total cell delay = 10.800 ns ( 60.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 39.33 % ) " "Info: Total interconnect delay = 7.000 ns ( 39.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { bIn[5] Add2~38 distance3~67 distance3[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { bIn[5] {} bIn[5]~out {} Add2~38 {} distance3~67 {} distance3[0] {} } { 0.000ns 0.000ns 4.200ns 2.500ns 0.300ns } { 0.000ns 3.300ns 2.400ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "62.100 ns" { aIn[4] big_number_first:step1|LessThan1~223 big_number_first:step1|LessThan1~225 big_number_first:step1|always0~34 Add0~178 Add0~180 Add0~182 shifter:step2|ShiftRight0~973 adder:step3|fullAdder:a2|AxB adder:step3|fullAdder:a2|Cout~8 adder:step3|fullAdder:a4|Cout~8 Add2~37 always0~0 distance3[1]~0 distance3[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "62.100 ns" { aIn[4] {} aIn[4]~out {} big_number_first:step1|LessThan1~223 {} big_number_first:step1|LessThan1~225 {} big_number_first:step1|always0~34 {} Add0~178 {} Add0~180 {} Add0~182 {} shifter:step2|ShiftRight0~973 {} adder:step3|fullAdder:a2|AxB {} adder:step3|fullAdder:a2|Cout~8 {} adder:step3|fullAdder:a4|Cout~8 {} Add2~37 {} always0~0 {} distance3[1]~0 {} distance3[0] {} } { 0.000ns 0.000ns 5.500ns 0.300ns 2.000ns 0.400ns 0.300ns 0.300ns 2.000ns 1.600ns 0.400ns 1.600ns 2.700ns 1.700ns 2.800ns 1.900ns } { 0.000ns 3.300ns 2.700ns 2.500ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.500ns 2.700ns 2.400ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { bIn[5] Add2~38 distance3~67 distance3[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { bIn[5] {} bIn[5]~out {} Add2~38 {} distance3~67 {} distance3[0] {} } { 0.000ns 0.000ns 4.200ns 2.500ns 0.300ns } { 0.000ns 3.300ns 2.400ns 2.700ns 2.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 02:55:00 2019 " "Info: Processing ended: Wed May 01 02:55:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
