// Seed: 1978638096
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    input uwire id_2,
    input wand id_3,
    output supply0 id_4,
    output wire id_5,
    input supply1 id_6,
    output uwire id_7,
    output tri0 id_8,
    input wor id_9
);
  logic [7:0] id_11;
  wire id_12;
  final $display(id_11[1'b0]);
  module_0(
      id_12, id_12, id_12, id_12
  );
  initial begin
    $display(id_11);
  end
  assign id_4 = id_9 ? 1 : id_9;
endmodule
