// Seed: 1054312846
module module_0 (
    input  tri1  id_0,
    output tri1  id_1,
    input  wire  id_2,
    output uwire id_3,
    input  wor   id_4
);
  wire id_6;
  reg  id_7;
  assign id_7 = id_3++;
  initial begin
    id_7 <= #1 1;
  end
  final $display(1, 1'b0);
  reg id_8;
  always #1 begin
    assign id_6 = id_8;
  end
endmodule
module module_1 (
    output wor id_0,
    inout supply0 id_1,
    input wand id_2,
    output uwire id_3,
    output wor id_4,
    input tri0 id_5,
    output wor id_6,
    input uwire id_7,
    output tri1 id_8,
    input tri0 id_9,
    input wor id_10
);
  wire id_12;
  wire id_13;
  wire id_14;
  module_0(
      id_2, id_4, id_5, id_3, id_5
  );
endmodule
