

================================================================
== Vivado HLS Report for 'fir_n11_maxi'
================================================================
* Date:           Sun Mar  7 01:03:07 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lab2_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XFER_LOOP  |        ?|        ?|        20|         11|          2|     ?|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 11, D = 20, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 29 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 9 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%regXferLeng_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %regXferLeng_V)"   --->   Operation 34 'read' 'regXferLeng_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%pn32HPOutput_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %pn32HPOutput)"   --->   Operation 35 'read' 'pn32HPOutput_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%pn32HPInput_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %pn32HPInput)"   --->   Operation 36 'read' 'pn32HPInput_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%pn32HPOutput3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %pn32HPOutput_read, i32 2, i32 31)"   --->   Operation 37 'partselect' 'pn32HPOutput3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pn32HPInput1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %pn32HPInput_read, i32 2, i32 31)"   --->   Operation 38 'partselect' 'pn32HPInput1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i32 %regXferLeng_V_read to i33" [lab2_hls/FIR.cpp:16]   --->   Operation 39 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.55ns)   --->   "%add_ln16 = add i33 %zext_ln16, 3" [lab2_hls/FIR.cpp:16]   --->   Operation 40 'add' 'add_ln16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = call i31 @_ssdm_op_PartSelect.i31.i33.i32.i32(i33 %add_ln16, i32 2, i32 32)" [lab2_hls/FIR.cpp:28]   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = zext i30 %pn32HPOutput3 to i64"   --->   Operation 42 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32* %gmem, i64 %empty"   --->   Operation 43 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty_6 = zext i30 %pn32HPInput1 to i64"   --->   Operation 44 'zext' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32* %gmem, i64 %empty_6"   --->   Operation 45 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_8 = zext i31 %trunc_ln to i32" [lab2_hls/FIR.cpp:28]   --->   Operation 46 'zext' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [7/7] (4.37ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %empty_8)" [lab2_hls/FIR.cpp:18]   --->   Operation 47 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 48 [1/1] (4.37ns)   --->   "%gmem_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr, i32 %empty_8)" [lab2_hls/FIR.cpp:30]   --->   Operation 48 'writereq' 'gmem_addr_wr_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 49 [6/7] (4.37ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %empty_8)" [lab2_hls/FIR.cpp:18]   --->   Operation 49 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 50 [5/7] (4.37ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %empty_8)" [lab2_hls/FIR.cpp:18]   --->   Operation 50 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 51 [4/7] (4.37ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %empty_8)" [lab2_hls/FIR.cpp:18]   --->   Operation 51 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 52 [3/7] (4.37ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %empty_8)" [lab2_hls/FIR.cpp:18]   --->   Operation 52 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 53 [2/7] (4.37ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %empty_8)" [lab2_hls/FIR.cpp:18]   --->   Operation 53 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !42"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i32]* %an32Coef), !map !49"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %regXferLeng_V), !map !55"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @fir_n11_maxi_str) nounwind"   --->   Operation 57 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 600, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2_hls/FIR.cpp:6]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %pn32HPInput, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 600, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2_hls/FIR.cpp:6]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %pn32HPOutput, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 600, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2_hls/FIR.cpp:6]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecMemCore([12 x i32]* %an32Coef, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)" [lab2_hls/FIR.cpp:6]   --->   Operation 61 'specmemcore' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([12 x i32]* %an32Coef, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2_hls/FIR.cpp:6]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %regXferLeng_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2_hls/FIR.cpp:6]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2_hls/FIR.cpp:6]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%an32Coef_addr = getelementptr [12 x i32]* %an32Coef, i64 0, i64 10" [lab2_hls/FIR.cpp:28]   --->   Operation 65 'getelementptr' 'an32Coef_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%an32Coef_addr_1 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 9" [lab2_hls/FIR.cpp:28]   --->   Operation 66 'getelementptr' 'an32Coef_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%an32Coef_addr_2 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 8" [lab2_hls/FIR.cpp:28]   --->   Operation 67 'getelementptr' 'an32Coef_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%an32Coef_addr_3 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 7" [lab2_hls/FIR.cpp:28]   --->   Operation 68 'getelementptr' 'an32Coef_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%an32Coef_addr_4 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 6" [lab2_hls/FIR.cpp:28]   --->   Operation 69 'getelementptr' 'an32Coef_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%an32Coef_addr_5 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 5" [lab2_hls/FIR.cpp:28]   --->   Operation 70 'getelementptr' 'an32Coef_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%an32Coef_addr_6 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 4" [lab2_hls/FIR.cpp:28]   --->   Operation 71 'getelementptr' 'an32Coef_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%an32Coef_addr_7 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 3" [lab2_hls/FIR.cpp:28]   --->   Operation 72 'getelementptr' 'an32Coef_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%an32Coef_addr_8 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 2" [lab2_hls/FIR.cpp:28]   --->   Operation 73 'getelementptr' 'an32Coef_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%an32Coef_addr_9 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 1" [lab2_hls/FIR.cpp:28]   --->   Operation 74 'getelementptr' 'an32Coef_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%an32Coef_addr_10 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 0" [lab2_hls/FIR.cpp:28]   --->   Operation 75 'getelementptr' 'an32Coef_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/7] (4.37ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %empty_8)" [lab2_hls/FIR.cpp:18]   --->   Operation 76 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 77 [1/1] (1.76ns)   --->   "br label %1" [lab2_hls/FIR.cpp:16]   --->   Operation 77 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 3.44>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%n32XferCnt_0 = phi i31 [ 0, %0 ], [ %n32XferCnt, %XFER_LOOP ]"   --->   Operation 78 'phi' 'n32XferCnt_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (2.47ns)   --->   "%icmp_ln16 = icmp eq i31 %n32XferCnt_0, %trunc_ln" [lab2_hls/FIR.cpp:16]   --->   Operation 79 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (2.52ns)   --->   "%n32XferCnt = add i31 %n32XferCnt_0, 1" [lab2_hls/FIR.cpp:16]   --->   Operation 80 'add' 'n32XferCnt' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %2, label %XFER_LOOP" [lab2_hls/FIR.cpp:16]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [2/2] (2.32ns)   --->   "%an32Coef_load_6 = load i32* %an32Coef_addr_6, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 82 'load' 'an32Coef_load_6' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 83 [1/1] (4.37ns)   --->   "%n32Temp = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)" [lab2_hls/FIR.cpp:18]   --->   Operation 83 'read' 'n32Temp' <Predicate = (!icmp_ln16)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [1/2] (2.32ns)   --->   "%an32Coef_load_6 = load i32* %an32Coef_addr_6, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 84 'load' 'an32Coef_load_6' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 85 [2/2] (2.32ns)   --->   "%an32Coef_load_7 = load i32* %an32Coef_addr_7, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 85 'load' 'an32Coef_load_7' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%an32ShiftReg_3_load = load i32* @an32ShiftReg_3, align 4" [lab2_hls/FIR.cpp:25]   --->   Operation 86 'load' 'an32ShiftReg_3_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 87 [5/5] (3.95ns)   --->   "%mul_ln28_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6" [lab2_hls/FIR.cpp:28]   --->   Operation 87 'mul' 'mul_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/2] (2.32ns)   --->   "%an32Coef_load_7 = load i32* %an32Coef_addr_7, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 88 'load' 'an32Coef_load_7' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 89 [2/2] (2.32ns)   --->   "%an32Coef_load_8 = load i32* %an32Coef_addr_8, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 89 'load' 'an32Coef_load_8' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 90 [4/5] (3.95ns)   --->   "%mul_ln28_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6" [lab2_hls/FIR.cpp:28]   --->   Operation 90 'mul' 'mul_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%an32ShiftReg_2_load = load i32* @an32ShiftReg_2, align 8" [lab2_hls/FIR.cpp:25]   --->   Operation 91 'load' 'an32ShiftReg_2_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_2_load, i32* @an32ShiftReg_3, align 4" [lab2_hls/FIR.cpp:25]   --->   Operation 92 'store' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 93 [5/5] (3.95ns)   --->   "%mul_ln28_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7" [lab2_hls/FIR.cpp:28]   --->   Operation 93 'mul' 'mul_ln28_7' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/2] (2.32ns)   --->   "%an32Coef_load_8 = load i32* %an32Coef_addr_8, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 94 'load' 'an32Coef_load_8' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 95 [2/2] (2.32ns)   --->   "%an32Coef_load_9 = load i32* %an32Coef_addr_9, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 95 'load' 'an32Coef_load_9' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 96 [3/5] (3.95ns)   --->   "%mul_ln28_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6" [lab2_hls/FIR.cpp:28]   --->   Operation 96 'mul' 'mul_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [4/5] (3.95ns)   --->   "%mul_ln28_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7" [lab2_hls/FIR.cpp:28]   --->   Operation 97 'mul' 'mul_ln28_7' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%an32ShiftReg_1_load = load i32* @an32ShiftReg_1, align 4" [lab2_hls/FIR.cpp:25]   --->   Operation 98 'load' 'an32ShiftReg_1_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_1_load, i32* @an32ShiftReg_2, align 8" [lab2_hls/FIR.cpp:25]   --->   Operation 99 'store' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 100 [5/5] (3.95ns)   --->   "%mul_ln28_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8" [lab2_hls/FIR.cpp:28]   --->   Operation 100 'mul' 'mul_ln28_8' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/2] (2.32ns)   --->   "%an32Coef_load_9 = load i32* %an32Coef_addr_9, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 101 'load' 'an32Coef_load_9' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 102 [2/2] (2.32ns)   --->   "%an32Coef_load_10 = load i32* %an32Coef_addr_10, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 102 'load' 'an32Coef_load_10' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 103 [2/2] (2.32ns)   --->   "%an32Coef_load = load i32* %an32Coef_addr, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 103 'load' 'an32Coef_load' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_14 : Operation 104 [2/5] (3.95ns)   --->   "%mul_ln28_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6" [lab2_hls/FIR.cpp:28]   --->   Operation 104 'mul' 'mul_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [3/5] (3.95ns)   --->   "%mul_ln28_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7" [lab2_hls/FIR.cpp:28]   --->   Operation 105 'mul' 'mul_ln28_7' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [4/5] (3.95ns)   --->   "%mul_ln28_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8" [lab2_hls/FIR.cpp:28]   --->   Operation 106 'mul' 'mul_ln28_8' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%an32ShiftReg_0_load = load i32* @an32ShiftReg_0, align 16" [lab2_hls/FIR.cpp:25]   --->   Operation 107 'load' 'an32ShiftReg_0_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_0_load, i32* @an32ShiftReg_1, align 4" [lab2_hls/FIR.cpp:25]   --->   Operation 108 'store' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 109 [5/5] (3.95ns)   --->   "%mul_ln28_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9" [lab2_hls/FIR.cpp:28]   --->   Operation 109 'mul' 'mul_ln28_9' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "store i32 %n32Temp, i32* @an32ShiftReg_0, align 16" [lab2_hls/FIR.cpp:22]   --->   Operation 110 'store' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 111 [1/2] (2.32ns)   --->   "%an32Coef_load_10 = load i32* %an32Coef_addr_10, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 111 'load' 'an32Coef_load_10' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 112 [1/2] (2.32ns)   --->   "%an32Coef_load = load i32* %an32Coef_addr, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 112 'load' 'an32Coef_load' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_15 : Operation 113 [2/2] (2.32ns)   --->   "%an32Coef_load_1 = load i32* %an32Coef_addr_1, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 113 'load' 'an32Coef_load_1' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_15 : Operation 114 [1/5] (3.95ns)   --->   "%mul_ln28_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6" [lab2_hls/FIR.cpp:28]   --->   Operation 114 'mul' 'mul_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [2/5] (3.95ns)   --->   "%mul_ln28_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7" [lab2_hls/FIR.cpp:28]   --->   Operation 115 'mul' 'mul_ln28_7' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [3/5] (3.95ns)   --->   "%mul_ln28_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8" [lab2_hls/FIR.cpp:28]   --->   Operation 116 'mul' 'mul_ln28_8' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 117 [4/5] (3.95ns)   --->   "%mul_ln28_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9" [lab2_hls/FIR.cpp:28]   --->   Operation 117 'mul' 'mul_ln28_9' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [5/5] (3.95ns)   --->   "%mul_ln28_10 = mul nsw i32 %n32Temp, %an32Coef_load_10" [lab2_hls/FIR.cpp:28]   --->   Operation 118 'mul' 'mul_ln28_10' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.95>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%an32ShiftReg_9_load = load i32* @an32ShiftReg_9, align 4" [lab2_hls/FIR.cpp:25]   --->   Operation 119 'load' 'an32ShiftReg_9_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_16 : Operation 120 [5/5] (3.95ns)   --->   "%mul_ln28 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load" [lab2_hls/FIR.cpp:28]   --->   Operation 120 'mul' 'mul_ln28' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/2] (2.32ns)   --->   "%an32Coef_load_1 = load i32* %an32Coef_addr_1, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 121 'load' 'an32Coef_load_1' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_16 : Operation 122 [2/2] (2.32ns)   --->   "%an32Coef_load_2 = load i32* %an32Coef_addr_2, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 122 'load' 'an32Coef_load_2' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_16 : Operation 123 [1/5] (3.95ns)   --->   "%mul_ln28_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7" [lab2_hls/FIR.cpp:28]   --->   Operation 123 'mul' 'mul_ln28_7' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 124 [2/5] (3.95ns)   --->   "%mul_ln28_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8" [lab2_hls/FIR.cpp:28]   --->   Operation 124 'mul' 'mul_ln28_8' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [3/5] (3.95ns)   --->   "%mul_ln28_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9" [lab2_hls/FIR.cpp:28]   --->   Operation 125 'mul' 'mul_ln28_9' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [4/5] (3.95ns)   --->   "%mul_ln28_10 = mul nsw i32 %n32Temp, %an32Coef_load_10" [lab2_hls/FIR.cpp:28]   --->   Operation 126 'mul' 'mul_ln28_10' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.95>
ST_17 : Operation 127 [4/5] (3.95ns)   --->   "%mul_ln28 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load" [lab2_hls/FIR.cpp:28]   --->   Operation 127 'mul' 'mul_ln28' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%an32ShiftReg_8_load = load i32* @an32ShiftReg_8, align 16" [lab2_hls/FIR.cpp:25]   --->   Operation 128 'load' 'an32ShiftReg_8_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_8_load, i32* @an32ShiftReg_9, align 4" [lab2_hls/FIR.cpp:25]   --->   Operation 129 'store' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_17 : Operation 130 [5/5] (3.95ns)   --->   "%mul_ln28_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1" [lab2_hls/FIR.cpp:28]   --->   Operation 130 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/2] (2.32ns)   --->   "%an32Coef_load_2 = load i32* %an32Coef_addr_2, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 131 'load' 'an32Coef_load_2' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_17 : Operation 132 [2/2] (2.32ns)   --->   "%an32Coef_load_3 = load i32* %an32Coef_addr_3, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 132 'load' 'an32Coef_load_3' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_17 : Operation 133 [1/5] (3.95ns)   --->   "%mul_ln28_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8" [lab2_hls/FIR.cpp:28]   --->   Operation 133 'mul' 'mul_ln28_8' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [2/5] (3.95ns)   --->   "%mul_ln28_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9" [lab2_hls/FIR.cpp:28]   --->   Operation 134 'mul' 'mul_ln28_9' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [3/5] (3.95ns)   --->   "%mul_ln28_10 = mul nsw i32 %n32Temp, %an32Coef_load_10" [lab2_hls/FIR.cpp:28]   --->   Operation 135 'mul' 'mul_ln28_10' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [1/1] (2.55ns)   --->   "%add_ln28_4 = add i32 %mul_ln28_6, %mul_ln28_7" [lab2_hls/FIR.cpp:28]   --->   Operation 136 'add' 'add_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.95>
ST_18 : Operation 137 [3/5] (3.95ns)   --->   "%mul_ln28 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load" [lab2_hls/FIR.cpp:28]   --->   Operation 137 'mul' 'mul_ln28' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 138 [4/5] (3.95ns)   --->   "%mul_ln28_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1" [lab2_hls/FIR.cpp:28]   --->   Operation 138 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%an32ShiftReg_7_load = load i32* @an32ShiftReg_7, align 4" [lab2_hls/FIR.cpp:25]   --->   Operation 139 'load' 'an32ShiftReg_7_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_7_load, i32* @an32ShiftReg_8, align 16" [lab2_hls/FIR.cpp:25]   --->   Operation 140 'store' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_18 : Operation 141 [5/5] (3.95ns)   --->   "%mul_ln28_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2" [lab2_hls/FIR.cpp:28]   --->   Operation 141 'mul' 'mul_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 142 [1/2] (2.32ns)   --->   "%an32Coef_load_3 = load i32* %an32Coef_addr_3, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 142 'load' 'an32Coef_load_3' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 143 [2/2] (2.32ns)   --->   "%an32Coef_load_4 = load i32* %an32Coef_addr_4, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 143 'load' 'an32Coef_load_4' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 144 [1/5] (3.95ns)   --->   "%mul_ln28_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9" [lab2_hls/FIR.cpp:28]   --->   Operation 144 'mul' 'mul_ln28_9' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [2/5] (3.95ns)   --->   "%mul_ln28_10 = mul nsw i32 %n32Temp, %an32Coef_load_10" [lab2_hls/FIR.cpp:28]   --->   Operation 145 'mul' 'mul_ln28_10' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.95>
ST_19 : Operation 146 [2/5] (3.95ns)   --->   "%mul_ln28 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load" [lab2_hls/FIR.cpp:28]   --->   Operation 146 'mul' 'mul_ln28' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 147 [3/5] (3.95ns)   --->   "%mul_ln28_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1" [lab2_hls/FIR.cpp:28]   --->   Operation 147 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [4/5] (3.95ns)   --->   "%mul_ln28_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2" [lab2_hls/FIR.cpp:28]   --->   Operation 148 'mul' 'mul_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%an32ShiftReg_6_load = load i32* @an32ShiftReg_6, align 8" [lab2_hls/FIR.cpp:25]   --->   Operation 149 'load' 'an32ShiftReg_6_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_6_load, i32* @an32ShiftReg_7, align 4" [lab2_hls/FIR.cpp:25]   --->   Operation 150 'store' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_19 : Operation 151 [5/5] (3.95ns)   --->   "%mul_ln28_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3" [lab2_hls/FIR.cpp:28]   --->   Operation 151 'mul' 'mul_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [1/2] (2.32ns)   --->   "%an32Coef_load_4 = load i32* %an32Coef_addr_4, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 152 'load' 'an32Coef_load_4' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 153 [2/2] (2.32ns)   --->   "%an32Coef_load_5 = load i32* %an32Coef_addr_5, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 153 'load' 'an32Coef_load_5' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 154 [1/5] (3.95ns)   --->   "%mul_ln28_10 = mul nsw i32 %n32Temp, %an32Coef_load_10" [lab2_hls/FIR.cpp:28]   --->   Operation 154 'mul' 'mul_ln28_10' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.37>
ST_20 : Operation 155 [1/5] (3.95ns)   --->   "%mul_ln28 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load" [lab2_hls/FIR.cpp:28]   --->   Operation 155 'mul' 'mul_ln28' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [2/5] (3.95ns)   --->   "%mul_ln28_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1" [lab2_hls/FIR.cpp:28]   --->   Operation 156 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 157 [3/5] (3.95ns)   --->   "%mul_ln28_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2" [lab2_hls/FIR.cpp:28]   --->   Operation 157 'mul' 'mul_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 158 [4/5] (3.95ns)   --->   "%mul_ln28_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3" [lab2_hls/FIR.cpp:28]   --->   Operation 158 'mul' 'mul_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%an32ShiftReg_5_load = load i32* @an32ShiftReg_5, align 4" [lab2_hls/FIR.cpp:25]   --->   Operation 159 'load' 'an32ShiftReg_5_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_5_load, i32* @an32ShiftReg_6, align 8" [lab2_hls/FIR.cpp:25]   --->   Operation 160 'store' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_20 : Operation 161 [5/5] (3.95ns)   --->   "%mul_ln28_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4" [lab2_hls/FIR.cpp:28]   --->   Operation 161 'mul' 'mul_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 162 [1/2] (2.32ns)   --->   "%an32Coef_load_5 = load i32* %an32Coef_addr_5, align 4" [lab2_hls/FIR.cpp:28]   --->   Operation 162 'load' 'an32Coef_load_5' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_20 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_6 = add i32 %mul_ln28_9, %mul_ln28_10" [lab2_hls/FIR.cpp:28]   --->   Operation 163 'add' 'add_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 164 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln28_7 = add i32 %add_ln28_6, %mul_ln28_8" [lab2_hls/FIR.cpp:28]   --->   Operation 164 'add' 'add_ln28_7' <Predicate = (!icmp_ln16)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 3.95>
ST_21 : Operation 165 [1/5] (3.95ns)   --->   "%mul_ln28_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1" [lab2_hls/FIR.cpp:28]   --->   Operation 165 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 166 [2/5] (3.95ns)   --->   "%mul_ln28_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2" [lab2_hls/FIR.cpp:28]   --->   Operation 166 'mul' 'mul_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 167 [3/5] (3.95ns)   --->   "%mul_ln28_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3" [lab2_hls/FIR.cpp:28]   --->   Operation 167 'mul' 'mul_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 168 [4/5] (3.95ns)   --->   "%mul_ln28_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4" [lab2_hls/FIR.cpp:28]   --->   Operation 168 'mul' 'mul_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%an32ShiftReg_4_load = load i32* @an32ShiftReg_4, align 16" [lab2_hls/FIR.cpp:25]   --->   Operation 169 'load' 'an32ShiftReg_4_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_4_load, i32* @an32ShiftReg_5, align 4" [lab2_hls/FIR.cpp:25]   --->   Operation 170 'store' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_21 : Operation 171 [5/5] (3.95ns)   --->   "%mul_ln28_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5" [lab2_hls/FIR.cpp:28]   --->   Operation 171 'mul' 'mul_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_3_load, i32* @an32ShiftReg_4, align 16" [lab2_hls/FIR.cpp:25]   --->   Operation 172 'store' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 3.95>
ST_22 : Operation 173 [1/5] (3.95ns)   --->   "%mul_ln28_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2" [lab2_hls/FIR.cpp:28]   --->   Operation 173 'mul' 'mul_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 174 [2/5] (3.95ns)   --->   "%mul_ln28_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3" [lab2_hls/FIR.cpp:28]   --->   Operation 174 'mul' 'mul_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 175 [3/5] (3.95ns)   --->   "%mul_ln28_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4" [lab2_hls/FIR.cpp:28]   --->   Operation 175 'mul' 'mul_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 176 [4/5] (3.95ns)   --->   "%mul_ln28_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5" [lab2_hls/FIR.cpp:28]   --->   Operation 176 'mul' 'mul_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [1/1] (2.55ns)   --->   "%add_ln28 = add i32 %mul_ln28, %mul_ln28_1" [lab2_hls/FIR.cpp:28]   --->   Operation 177 'add' 'add_ln28' <Predicate = (!icmp_ln16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.95>
ST_23 : Operation 178 [1/5] (3.95ns)   --->   "%mul_ln28_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3" [lab2_hls/FIR.cpp:28]   --->   Operation 178 'mul' 'mul_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 179 [2/5] (3.95ns)   --->   "%mul_ln28_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4" [lab2_hls/FIR.cpp:28]   --->   Operation 179 'mul' 'mul_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 180 [3/5] (3.95ns)   --->   "%mul_ln28_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5" [lab2_hls/FIR.cpp:28]   --->   Operation 180 'mul' 'mul_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.95>
ST_24 : Operation 181 [1/5] (3.95ns)   --->   "%mul_ln28_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4" [lab2_hls/FIR.cpp:28]   --->   Operation 181 'mul' 'mul_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 182 [2/5] (3.95ns)   --->   "%mul_ln28_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5" [lab2_hls/FIR.cpp:28]   --->   Operation 182 'mul' 'mul_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.37>
ST_25 : Operation 183 [1/5] (3.95ns)   --->   "%mul_ln28_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5" [lab2_hls/FIR.cpp:28]   --->   Operation 183 'mul' 'mul_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_1 = add i32 %mul_ln28_3, %mul_ln28_4" [lab2_hls/FIR.cpp:28]   --->   Operation 184 'add' 'add_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 185 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln28_2 = add i32 %add_ln28_1, %mul_ln28_2" [lab2_hls/FIR.cpp:28]   --->   Operation 185 'add' 'add_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 4.37>
ST_26 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_5 = add i32 %add_ln28_4, %mul_ln28_5" [lab2_hls/FIR.cpp:28]   --->   Operation 186 'add' 'add_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 187 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln28_8 = add i32 %add_ln28_7, %add_ln28_5" [lab2_hls/FIR.cpp:28]   --->   Operation 187 'add' 'add_ln28_8' <Predicate = (!icmp_ln16)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 4.37>
ST_27 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_3 = add i32 %add_ln28_2, %add_ln28" [lab2_hls/FIR.cpp:28]   --->   Operation 188 'add' 'add_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 189 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln28_9 = add nsw i32 %add_ln28_8, %add_ln28_3" [lab2_hls/FIR.cpp:28]   --->   Operation 189 'add' 'add_ln28_9' <Predicate = (!icmp_ln16)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 4.37>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind" [lab2_hls/FIR.cpp:16]   --->   Operation 190 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_28 : Operation 191 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str5)" [lab2_hls/FIR.cpp:16]   --->   Operation 191 'specregionbegin' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_28 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lab2_hls/FIR.cpp:17]   --->   Operation 192 'specpipeline' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_28 : Operation 193 [1/1] (4.37ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr, i32 %add_ln28_9, i4 -1)" [lab2_hls/FIR.cpp:30]   --->   Operation 193 'write' <Predicate = (!icmp_ln16)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 194 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str5, i32 %tmp)" [lab2_hls/FIR.cpp:31]   --->   Operation 194 'specregionend' 'empty_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_28 : Operation 195 [1/1] (0.00ns)   --->   "br label %1" [lab2_hls/FIR.cpp:16]   --->   Operation 195 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 29 <SV = 9> <Delay = 4.37>
ST_29 : Operation 196 [5/5] (4.37ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [lab2_hls/FIR.cpp:30]   --->   Operation 196 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 10> <Delay = 4.37>
ST_30 : Operation 197 [4/5] (4.37ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [lab2_hls/FIR.cpp:30]   --->   Operation 197 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 11> <Delay = 4.37>
ST_31 : Operation 198 [3/5] (4.37ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [lab2_hls/FIR.cpp:30]   --->   Operation 198 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 12> <Delay = 4.37>
ST_32 : Operation 199 [2/5] (4.37ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [lab2_hls/FIR.cpp:30]   --->   Operation 199 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 13> <Delay = 4.37>
ST_33 : Operation 200 [1/5] (4.37ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [lab2_hls/FIR.cpp:30]   --->   Operation 200 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "ret void" [lab2_hls/FIR.cpp:33]   --->   Operation 201 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ pn32HPInput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pn32HPOutput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ regXferLeng_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32ShiftReg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
regXferLeng_V_read  (read           ) [ 0000000000000000000000000000000000]
pn32HPOutput_read   (read           ) [ 0000000000000000000000000000000000]
pn32HPInput_read    (read           ) [ 0000000000000000000000000000000000]
pn32HPOutput3       (partselect     ) [ 0010000000000000000000000000000000]
pn32HPInput1        (partselect     ) [ 0010000000000000000000000000000000]
zext_ln16           (zext           ) [ 0000000000000000000000000000000000]
add_ln16            (add            ) [ 0000000000000000000000000000000000]
trunc_ln            (partselect     ) [ 0011111111111111111111111111100000]
empty               (zext           ) [ 0000000000000000000000000000000000]
gmem_addr           (getelementptr  ) [ 0001111111111111111111111111111111]
empty_6             (zext           ) [ 0000000000000000000000000000000000]
gmem_addr_1         (getelementptr  ) [ 0001111111111111111111111111100000]
empty_8             (zext           ) [ 0001111110000000000000000000000000]
gmem_addr_wr_req    (writereq       ) [ 0000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 0000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 0000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 0000000000000000000000000000000000]
spectopmodule_ln0   (spectopmodule  ) [ 0000000000000000000000000000000000]
specinterface_ln6   (specinterface  ) [ 0000000000000000000000000000000000]
specinterface_ln6   (specinterface  ) [ 0000000000000000000000000000000000]
specinterface_ln6   (specinterface  ) [ 0000000000000000000000000000000000]
empty_7             (specmemcore    ) [ 0000000000000000000000000000000000]
specinterface_ln6   (specinterface  ) [ 0000000000000000000000000000000000]
specinterface_ln6   (specinterface  ) [ 0000000000000000000000000000000000]
specinterface_ln6   (specinterface  ) [ 0000000000000000000000000000000000]
an32Coef_addr       (getelementptr  ) [ 0000000001111111111111111111100000]
an32Coef_addr_1     (getelementptr  ) [ 0000000001111111111111111111100000]
an32Coef_addr_2     (getelementptr  ) [ 0000000001111111111111111111100000]
an32Coef_addr_3     (getelementptr  ) [ 0000000001111111111111111111100000]
an32Coef_addr_4     (getelementptr  ) [ 0000000001111111111111111111100000]
an32Coef_addr_5     (getelementptr  ) [ 0000000001111111111111111111100000]
an32Coef_addr_6     (getelementptr  ) [ 0000000001111111111111111111100000]
an32Coef_addr_7     (getelementptr  ) [ 0000000001111111111111111111100000]
an32Coef_addr_8     (getelementptr  ) [ 0000000001111111111111111111100000]
an32Coef_addr_9     (getelementptr  ) [ 0000000001111111111111111111100000]
an32Coef_addr_10    (getelementptr  ) [ 0000000001111111111111111111100000]
gmem_addr_1_rd_req  (readreq        ) [ 0000000000000000000000000000000000]
br_ln16             (br             ) [ 0000000011111111111111111111100000]
n32XferCnt_0        (phi            ) [ 0000000001000000000000000000000000]
icmp_ln16           (icmp           ) [ 0000000001111111111111111111100000]
n32XferCnt          (add            ) [ 0000000011111111111111111111100000]
br_ln16             (br             ) [ 0000000000000000000000000000000000]
n32Temp             (read           ) [ 0000000000011111111100000000000000]
an32Coef_load_6     (load           ) [ 0000000000011111000000000000000000]
an32ShiftReg_3_load (load           ) [ 0000000001101111111111000000000000]
an32Coef_load_7     (load           ) [ 0000000000001111100000000000000000]
an32ShiftReg_2_load (load           ) [ 0000000000000111100000000000000000]
store_ln25          (store          ) [ 0000000000000000000000000000000000]
an32Coef_load_8     (load           ) [ 0000000000000111110000000000000000]
an32ShiftReg_1_load (load           ) [ 0000000000000011110000000000000000]
store_ln25          (store          ) [ 0000000000000000000000000000000000]
an32Coef_load_9     (load           ) [ 0000000000000011111000000000000000]
an32ShiftReg_0_load (load           ) [ 0000000000000001111000000000000000]
store_ln25          (store          ) [ 0000000000000000000000000000000000]
store_ln22          (store          ) [ 0000000000000000000000000000000000]
an32Coef_load_10    (load           ) [ 0000000000000001111100000000000000]
an32Coef_load       (load           ) [ 0000000001000000111110000000000000]
mul_ln28_6          (mul            ) [ 0000000000000000110000000000000000]
an32ShiftReg_9_load (load           ) [ 0000000001000000011110000000000000]
an32Coef_load_1     (load           ) [ 0000000001100000011111000000000000]
mul_ln28_7          (mul            ) [ 0000000000000000010000000000000000]
an32ShiftReg_8_load (load           ) [ 0000000001100000001111000000000000]
store_ln25          (store          ) [ 0000000000000000000000000000000000]
an32Coef_load_2     (load           ) [ 0000000001110000001111100000000000]
mul_ln28_8          (mul            ) [ 0000000001000000001110000000000000]
add_ln28_4          (add            ) [ 0000000001111111001111111110000000]
an32ShiftReg_7_load (load           ) [ 0000000001110000000111100000000000]
store_ln25          (store          ) [ 0000000000000000000000000000000000]
an32Coef_load_3     (load           ) [ 0000000001111000000111110000000000]
mul_ln28_9          (mul            ) [ 0000000001000000000110000000000000]
an32ShiftReg_6_load (load           ) [ 0000000001111000000011110000000000]
store_ln25          (store          ) [ 0000000000000000000000000000000000]
an32Coef_load_4     (load           ) [ 0000000001111100000011111000000000]
mul_ln28_10         (mul            ) [ 0000000001000000000010000000000000]
mul_ln28            (mul            ) [ 0000000000110000000001100000000000]
an32ShiftReg_5_load (load           ) [ 0000000000111100000001111000000000]
store_ln25          (store          ) [ 0000000000000000000000000000000000]
an32Coef_load_5     (load           ) [ 0000000000111110000001111100000000]
add_ln28_6          (add            ) [ 0000000000000000000000000000000000]
add_ln28_7          (add            ) [ 0000000000111111000001111110000000]
mul_ln28_1          (mul            ) [ 0000000000010000000000100000000000]
an32ShiftReg_4_load (load           ) [ 0000000000011110000000111100000000]
store_ln25          (store          ) [ 0000000000000000000000000000000000]
store_ln25          (store          ) [ 0000000000000000000000000000000000]
mul_ln28_2          (mul            ) [ 0000000000001110000000011100000000]
add_ln28            (add            ) [ 0000000000001111100000011111000000]
mul_ln28_3          (mul            ) [ 0000000000000110000000001100000000]
mul_ln28_4          (mul            ) [ 0000000000000010000000000100000000]
mul_ln28_5          (mul            ) [ 0000000000000001000000000010000000]
add_ln28_1          (add            ) [ 0000000000000000000000000000000000]
add_ln28_2          (add            ) [ 0000000000000001100000000011000000]
add_ln28_5          (add            ) [ 0000000000000000000000000000000000]
add_ln28_8          (add            ) [ 0000000000000000100000000001000000]
add_ln28_3          (add            ) [ 0000000000000000000000000000000000]
add_ln28_9          (add            ) [ 0000000000000000010000000000100000]
specloopname_ln16   (specloopname   ) [ 0000000000000000000000000000000000]
tmp                 (specregionbegin) [ 0000000000000000000000000000000000]
specpipeline_ln17   (specpipeline   ) [ 0000000000000000000000000000000000]
write_ln30          (write          ) [ 0000000000000000000000000000000000]
empty_9             (specregionend  ) [ 0000000000000000000000000000000000]
br_ln16             (br             ) [ 0000000011111111111111111111100000]
gmem_addr_wr_resp   (writeresp      ) [ 0000000000000000000000000000000000]
ret_ln33            (ret            ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pn32HPInput">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pn32HPInput"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pn32HPOutput">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pn32HPOutput"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="an32Coef">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="regXferLeng_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regXferLeng_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="an32ShiftReg_9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="an32ShiftReg_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="an32ShiftReg_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="an32ShiftReg_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="an32ShiftReg_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="an32ShiftReg_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="an32ShiftReg_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="an32ShiftReg_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="an32ShiftReg_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="an32ShiftReg_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_n11_maxi_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="regXferLeng_V_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regXferLeng_V_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="pn32HPOutput_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pn32HPOutput_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="pn32HPInput_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pn32HPInput_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_readreq_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="31" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_addr_1_rd_req/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_writeresp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="31" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_wr_req/2 gmem_addr_wr_resp/29 "/>
</bind>
</comp>

<comp id="164" class="1004" name="n32Temp_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="8"/>
<pin id="167" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n32Temp/10 "/>
</bind>
</comp>

<comp id="169" class="1004" name="write_ln30_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="26"/>
<pin id="172" dir="0" index="2" bw="32" slack="1"/>
<pin id="173" dir="0" index="3" bw="1" slack="0"/>
<pin id="174" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/28 "/>
</bind>
</comp>

<comp id="178" class="1004" name="an32Coef_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr/8 "/>
</bind>
</comp>

<comp id="186" class="1004" name="an32Coef_addr_1_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_1/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="an32Coef_addr_2_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="5" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_2/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="an32Coef_addr_3_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_3/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="an32Coef_addr_4_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_4/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="an32Coef_addr_5_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_5/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="an32Coef_addr_6_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_6/8 "/>
</bind>
</comp>

<comp id="234" class="1004" name="an32Coef_addr_7_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_7/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="an32Coef_addr_8_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_8/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="an32Coef_addr_9_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_9/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="an32Coef_addr_10_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_10/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32Coef_load_6/9 an32Coef_load_7/10 an32Coef_load_8/11 an32Coef_load_9/12 an32Coef_load_10/13 an32Coef_load/14 an32Coef_load_1/15 an32Coef_load_2/16 an32Coef_load_3/17 an32Coef_load_4/18 an32Coef_load_5/19 "/>
</bind>
</comp>

<comp id="271" class="1005" name="n32XferCnt_0_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="31" slack="1"/>
<pin id="273" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="n32XferCnt_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="n32XferCnt_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="31" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n32XferCnt_0/9 "/>
</bind>
</comp>

<comp id="282" class="1005" name="reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load_6 an32Coef_load "/>
</bind>
</comp>

<comp id="286" class="1005" name="reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load_7 an32Coef_load_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load_8 an32Coef_load_2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load_9 an32Coef_load_3 "/>
</bind>
</comp>

<comp id="298" class="1005" name="reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load_10 an32Coef_load_4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="pn32HPOutput3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="30" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="3" slack="0"/>
<pin id="306" dir="0" index="3" bw="6" slack="0"/>
<pin id="307" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pn32HPOutput3/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="pn32HPInput1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="30" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="3" slack="0"/>
<pin id="316" dir="0" index="3" bw="6" slack="0"/>
<pin id="317" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pn32HPInput1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln16_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln16_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="3" slack="0"/>
<pin id="329" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="31" slack="0"/>
<pin id="334" dir="0" index="1" bw="33" slack="0"/>
<pin id="335" dir="0" index="2" bw="3" slack="0"/>
<pin id="336" dir="0" index="3" bw="7" slack="0"/>
<pin id="337" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="empty_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="30" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="gmem_addr_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="30" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="empty_6_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="30" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_6/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="gmem_addr_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="30" slack="0"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="empty_8_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="31" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_8/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln16_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="31" slack="0"/>
<pin id="369" dir="0" index="1" bw="31" slack="8"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/9 "/>
</bind>
</comp>

<comp id="372" class="1004" name="n32XferCnt_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="31" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n32XferCnt/9 "/>
</bind>
</comp>

<comp id="378" class="1004" name="an32ShiftReg_3_load_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_3_load/11 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="1"/>
<pin id="385" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_6/11 "/>
</bind>
</comp>

<comp id="388" class="1004" name="an32ShiftReg_2_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_2_load/12 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln25_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/12 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="1"/>
<pin id="401" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_7/12 "/>
</bind>
</comp>

<comp id="404" class="1004" name="an32ShiftReg_1_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_1_load/13 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln25_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/13 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_8/13 "/>
</bind>
</comp>

<comp id="420" class="1004" name="an32ShiftReg_0_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_0_load/14 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln25_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/14 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="1"/>
<pin id="433" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_9/14 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln22_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="4"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/14 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="5"/>
<pin id="443" dir="0" index="1" bw="32" slack="1"/>
<pin id="444" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_10/15 "/>
</bind>
</comp>

<comp id="446" class="1004" name="an32ShiftReg_9_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_9_load/16 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/16 "/>
</bind>
</comp>

<comp id="456" class="1004" name="an32ShiftReg_8_load_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_8_load/17 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln25_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/17 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="1"/>
<pin id="469" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/17 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln28_4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="2"/>
<pin id="474" dir="0" index="1" bw="32" slack="1"/>
<pin id="475" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/17 "/>
</bind>
</comp>

<comp id="476" class="1004" name="an32ShiftReg_7_load_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_7_load/18 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln25_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/18 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="1"/>
<pin id="489" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_2/18 "/>
</bind>
</comp>

<comp id="492" class="1004" name="an32ShiftReg_6_load_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_6_load/19 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln25_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/19 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="1"/>
<pin id="505" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_3/19 "/>
</bind>
</comp>

<comp id="508" class="1004" name="an32ShiftReg_5_load_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_5_load/20 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln25_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/20 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="1"/>
<pin id="521" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_4/20 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln28_6_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="2"/>
<pin id="526" dir="0" index="1" bw="32" slack="1"/>
<pin id="527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_6/20 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln28_7_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="3"/>
<pin id="531" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_7/20 "/>
</bind>
</comp>

<comp id="533" class="1004" name="an32ShiftReg_4_load_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_4_load/21 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln25_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/21 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="1"/>
<pin id="546" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_5/21 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln25_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="10"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/21 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln28_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="2"/>
<pin id="555" dir="0" index="1" bw="32" slack="1"/>
<pin id="556" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/22 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln28_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="2"/>
<pin id="559" dir="0" index="1" bw="32" slack="1"/>
<pin id="560" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/25 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln28_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="3"/>
<pin id="564" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/25 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln28_5_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="9"/>
<pin id="568" dir="0" index="1" bw="32" slack="1"/>
<pin id="569" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/26 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln28_8_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="6"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_8/26 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln28_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="2"/>
<pin id="577" dir="0" index="1" bw="32" slack="5"/>
<pin id="578" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/27 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln28_9_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_9/27 "/>
</bind>
</comp>

<comp id="584" class="1005" name="pn32HPOutput3_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="30" slack="1"/>
<pin id="586" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="pn32HPOutput3 "/>
</bind>
</comp>

<comp id="589" class="1005" name="pn32HPInput1_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="30" slack="1"/>
<pin id="591" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="pn32HPInput1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="trunc_ln_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="31" slack="1"/>
<pin id="596" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="600" class="1005" name="gmem_addr_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="8"/>
<pin id="602" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="gmem_addr_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="612" class="1005" name="empty_8_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_8 "/>
</bind>
</comp>

<comp id="617" class="1005" name="an32Coef_addr_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="6"/>
<pin id="619" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="an32Coef_addr "/>
</bind>
</comp>

<comp id="622" class="1005" name="an32Coef_addr_1_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="7"/>
<pin id="624" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="an32Coef_addr_1 "/>
</bind>
</comp>

<comp id="627" class="1005" name="an32Coef_addr_2_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="4" slack="8"/>
<pin id="629" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="an32Coef_addr_2 "/>
</bind>
</comp>

<comp id="632" class="1005" name="an32Coef_addr_3_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="9"/>
<pin id="634" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="an32Coef_addr_3 "/>
</bind>
</comp>

<comp id="637" class="1005" name="an32Coef_addr_4_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="4" slack="10"/>
<pin id="639" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="an32Coef_addr_4 "/>
</bind>
</comp>

<comp id="642" class="1005" name="an32Coef_addr_5_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="11"/>
<pin id="644" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="an32Coef_addr_5 "/>
</bind>
</comp>

<comp id="647" class="1005" name="an32Coef_addr_6_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="1"/>
<pin id="649" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_6 "/>
</bind>
</comp>

<comp id="652" class="1005" name="an32Coef_addr_7_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="2"/>
<pin id="654" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="an32Coef_addr_7 "/>
</bind>
</comp>

<comp id="657" class="1005" name="an32Coef_addr_8_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="3"/>
<pin id="659" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_addr_8 "/>
</bind>
</comp>

<comp id="662" class="1005" name="an32Coef_addr_9_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="4"/>
<pin id="664" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="an32Coef_addr_9 "/>
</bind>
</comp>

<comp id="667" class="1005" name="an32Coef_addr_10_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="5"/>
<pin id="669" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="an32Coef_addr_10 "/>
</bind>
</comp>

<comp id="672" class="1005" name="icmp_ln16_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="676" class="1005" name="n32XferCnt_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="31" slack="0"/>
<pin id="678" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="n32XferCnt "/>
</bind>
</comp>

<comp id="681" class="1005" name="n32Temp_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="4"/>
<pin id="683" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="n32Temp "/>
</bind>
</comp>

<comp id="687" class="1005" name="an32ShiftReg_3_load_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_3_load "/>
</bind>
</comp>

<comp id="693" class="1005" name="an32ShiftReg_2_load_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_2_load "/>
</bind>
</comp>

<comp id="698" class="1005" name="an32ShiftReg_1_load_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_1_load "/>
</bind>
</comp>

<comp id="703" class="1005" name="an32ShiftReg_0_load_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_0_load "/>
</bind>
</comp>

<comp id="708" class="1005" name="mul_ln28_6_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="2"/>
<pin id="710" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln28_6 "/>
</bind>
</comp>

<comp id="713" class="1005" name="an32ShiftReg_9_load_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_9_load "/>
</bind>
</comp>

<comp id="718" class="1005" name="mul_ln28_7_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_7 "/>
</bind>
</comp>

<comp id="723" class="1005" name="an32ShiftReg_8_load_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_8_load "/>
</bind>
</comp>

<comp id="728" class="1005" name="mul_ln28_8_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="3"/>
<pin id="730" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln28_8 "/>
</bind>
</comp>

<comp id="733" class="1005" name="add_ln28_4_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="9"/>
<pin id="735" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="add_ln28_4 "/>
</bind>
</comp>

<comp id="738" class="1005" name="an32ShiftReg_7_load_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_7_load "/>
</bind>
</comp>

<comp id="743" class="1005" name="mul_ln28_9_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="2"/>
<pin id="745" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln28_9 "/>
</bind>
</comp>

<comp id="748" class="1005" name="an32ShiftReg_6_load_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_6_load "/>
</bind>
</comp>

<comp id="753" class="1005" name="mul_ln28_10_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_10 "/>
</bind>
</comp>

<comp id="758" class="1005" name="mul_ln28_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="2"/>
<pin id="760" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="763" class="1005" name="an32ShiftReg_5_load_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_5_load "/>
</bind>
</comp>

<comp id="768" class="1005" name="an32Coef_load_5_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load_5 "/>
</bind>
</comp>

<comp id="773" class="1005" name="add_ln28_7_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="6"/>
<pin id="775" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="add_ln28_7 "/>
</bind>
</comp>

<comp id="778" class="1005" name="mul_ln28_1_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="an32ShiftReg_4_load_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_4_load "/>
</bind>
</comp>

<comp id="788" class="1005" name="mul_ln28_2_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="3"/>
<pin id="790" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln28_2 "/>
</bind>
</comp>

<comp id="793" class="1005" name="add_ln28_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="5"/>
<pin id="795" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="798" class="1005" name="mul_ln28_3_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="2"/>
<pin id="800" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln28_3 "/>
</bind>
</comp>

<comp id="803" class="1005" name="mul_ln28_4_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_4 "/>
</bind>
</comp>

<comp id="808" class="1005" name="mul_ln28_5_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_5 "/>
</bind>
</comp>

<comp id="813" class="1005" name="add_ln28_2_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="2"/>
<pin id="815" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln28_2 "/>
</bind>
</comp>

<comp id="818" class="1005" name="add_ln28_8_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_8 "/>
</bind>
</comp>

<comp id="823" class="1005" name="add_ln28_9_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="138"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="114" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="126" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="128" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="177"><net_src comp="132" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="88" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="90" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="88" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="92" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="88" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="94" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="88" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="96" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="88" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="98" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="88" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="100" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="88" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="102" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="88" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="104" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="6" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="88" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="106" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="6" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="88" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="108" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="6" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="88" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="88" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="274"><net_src comp="110" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="266" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="266" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="266" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="266" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="266" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="140" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="36" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="146" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="325"><net_src comp="134" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="326" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="34" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="349"><net_src comp="0" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="345" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="359"><net_src comp="0" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="355" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="371"><net_src comp="275" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="275" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="112" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="22" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="282" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="24" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="22" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="388" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="286" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="26" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="24" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="404" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="290" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="28" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="26" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="420" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="294" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="28" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="298" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="10" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="282" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="12" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="10" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="456" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="286" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="479"><net_src comp="14" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="12" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="476" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="290" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="16" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="14" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="492" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="294" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="18" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="16" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="508" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="298" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="20" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="18" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="533" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="20" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="565"><net_src comp="557" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="574"><net_src comp="566" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="583"><net_src comp="575" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="587"><net_src comp="302" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="592"><net_src comp="312" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="597"><net_src comp="332" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="603"><net_src comp="345" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="609"><net_src comp="355" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="615"><net_src comp="362" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="620"><net_src comp="178" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="625"><net_src comp="186" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="630"><net_src comp="194" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="635"><net_src comp="202" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="640"><net_src comp="210" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="645"><net_src comp="218" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="650"><net_src comp="226" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="655"><net_src comp="234" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="660"><net_src comp="242" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="665"><net_src comp="250" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="670"><net_src comp="258" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="675"><net_src comp="367" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="372" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="684"><net_src comp="164" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="690"><net_src comp="378" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="696"><net_src comp="388" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="701"><net_src comp="404" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="706"><net_src comp="420" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="711"><net_src comp="382" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="716"><net_src comp="446" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="721"><net_src comp="398" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="726"><net_src comp="456" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="731"><net_src comp="414" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="736"><net_src comp="472" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="741"><net_src comp="476" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="746"><net_src comp="430" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="751"><net_src comp="492" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="756"><net_src comp="441" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="761"><net_src comp="450" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="766"><net_src comp="508" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="771"><net_src comp="266" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="776"><net_src comp="528" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="781"><net_src comp="466" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="786"><net_src comp="533" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="791"><net_src comp="486" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="796"><net_src comp="553" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="801"><net_src comp="502" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="806"><net_src comp="518" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="811"><net_src comp="543" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="816"><net_src comp="561" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="821"><net_src comp="570" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="826"><net_src comp="579" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="169" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 28 29 30 31 32 33 }
	Port: an32ShiftReg_9 | {17 }
	Port: an32ShiftReg_8 | {18 }
	Port: an32ShiftReg_7 | {19 }
	Port: an32ShiftReg_6 | {20 }
	Port: an32ShiftReg_5 | {21 }
	Port: an32ShiftReg_4 | {21 }
	Port: an32ShiftReg_3 | {12 }
	Port: an32ShiftReg_2 | {13 }
	Port: an32ShiftReg_1 | {14 }
	Port: an32ShiftReg_0 | {14 }
 - Input state : 
	Port: fir_n11_maxi : gmem | {2 3 4 5 6 7 8 10 }
	Port: fir_n11_maxi : pn32HPInput | {1 }
	Port: fir_n11_maxi : pn32HPOutput | {1 }
	Port: fir_n11_maxi : an32Coef | {9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: fir_n11_maxi : regXferLeng_V | {1 }
	Port: fir_n11_maxi : an32ShiftReg_9 | {16 }
	Port: fir_n11_maxi : an32ShiftReg_8 | {17 }
	Port: fir_n11_maxi : an32ShiftReg_7 | {18 }
	Port: fir_n11_maxi : an32ShiftReg_6 | {19 }
	Port: fir_n11_maxi : an32ShiftReg_5 | {20 }
	Port: fir_n11_maxi : an32ShiftReg_4 | {21 }
	Port: fir_n11_maxi : an32ShiftReg_3 | {11 }
	Port: fir_n11_maxi : an32ShiftReg_2 | {12 }
	Port: fir_n11_maxi : an32ShiftReg_1 | {13 }
	Port: fir_n11_maxi : an32ShiftReg_0 | {14 }
  - Chain level:
	State 1
		add_ln16 : 1
		trunc_ln : 2
	State 2
		gmem_addr : 1
		gmem_addr_1 : 1
		gmem_addr_1_rd_req : 2
		gmem_addr_wr_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln16 : 1
		n32XferCnt : 1
		br_ln16 : 2
	State 10
	State 11
		mul_ln28_6 : 1
	State 12
		store_ln25 : 1
		mul_ln28_7 : 1
	State 13
		store_ln25 : 1
		mul_ln28_8 : 1
	State 14
		store_ln25 : 1
		mul_ln28_9 : 1
	State 15
	State 16
		mul_ln28 : 1
	State 17
		store_ln25 : 1
		mul_ln28_1 : 1
	State 18
		store_ln25 : 1
		mul_ln28_2 : 1
	State 19
		store_ln25 : 1
		mul_ln28_3 : 1
	State 20
		store_ln25 : 1
		mul_ln28_4 : 1
		add_ln28_7 : 1
	State 21
		store_ln25 : 1
		mul_ln28_5 : 1
	State 22
	State 23
	State 24
	State 25
		add_ln28_2 : 1
	State 26
		add_ln28_8 : 1
	State 27
		add_ln28_9 : 1
	State 28
		empty_9 : 1
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_382           |    3    |   215   |    1    |
|          |           grp_fu_398           |    3    |   215   |    1    |
|          |           grp_fu_414           |    3    |   215   |    1    |
|          |           grp_fu_430           |    3    |   215   |    1    |
|          |           grp_fu_441           |    3    |   215   |    1    |
|    mul   |           grp_fu_450           |    3    |   215   |    1    |
|          |           grp_fu_466           |    3    |   215   |    1    |
|          |           grp_fu_486           |    3    |   215   |    1    |
|          |           grp_fu_502           |    3    |   215   |    1    |
|          |           grp_fu_518           |    3    |   215   |    1    |
|          |           grp_fu_543           |    3    |   215   |    1    |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln16_fu_326        |    0    |    0    |    39   |
|          |        n32XferCnt_fu_372       |    0    |    0    |    38   |
|          |        add_ln28_4_fu_472       |    0    |    0    |    39   |
|          |        add_ln28_6_fu_524       |    0    |    0    |    32   |
|          |        add_ln28_7_fu_528       |    0    |    0    |    32   |
|    add   |         add_ln28_fu_553        |    0    |    0    |    39   |
|          |        add_ln28_1_fu_557       |    0    |    0    |    32   |
|          |        add_ln28_2_fu_561       |    0    |    0    |    32   |
|          |        add_ln28_5_fu_566       |    0    |    0    |    32   |
|          |        add_ln28_8_fu_570       |    0    |    0    |    32   |
|          |        add_ln28_3_fu_575       |    0    |    0    |    32   |
|          |        add_ln28_9_fu_579       |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln16_fu_367        |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|          | regXferLeng_V_read_read_fu_134 |    0    |    0    |    0    |
|   read   |  pn32HPOutput_read_read_fu_140 |    0    |    0    |    0    |
|          |  pn32HPInput_read_read_fu_146  |    0    |    0    |    0    |
|          |       n32Temp_read_fu_164      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_152       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_158      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln30_write_fu_169    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      pn32HPOutput3_fu_302      |    0    |    0    |    0    |
|partselect|       pn32HPInput1_fu_312      |    0    |    0    |    0    |
|          |         trunc_ln_fu_332        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln16_fu_322        |    0    |    0    |    0    |
|   zext   |          empty_fu_342          |    0    |    0    |    0    |
|          |         empty_6_fu_352         |    0    |    0    |    0    |
|          |         empty_8_fu_362         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    33   |   2365  |   440   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln28_2_reg_813    |   32   |
|     add_ln28_4_reg_733    |   32   |
|     add_ln28_7_reg_773    |   32   |
|     add_ln28_8_reg_818    |   32   |
|     add_ln28_9_reg_823    |   32   |
|      add_ln28_reg_793     |   32   |
|  an32Coef_addr_10_reg_667 |    4   |
|  an32Coef_addr_1_reg_622  |    4   |
|  an32Coef_addr_2_reg_627  |    4   |
|  an32Coef_addr_3_reg_632  |    4   |
|  an32Coef_addr_4_reg_637  |    4   |
|  an32Coef_addr_5_reg_642  |    4   |
|  an32Coef_addr_6_reg_647  |    4   |
|  an32Coef_addr_7_reg_652  |    4   |
|  an32Coef_addr_8_reg_657  |    4   |
|  an32Coef_addr_9_reg_662  |    4   |
|   an32Coef_addr_reg_617   |    4   |
|  an32Coef_load_5_reg_768  |   32   |
|an32ShiftReg_0_load_reg_703|   32   |
|an32ShiftReg_1_load_reg_698|   32   |
|an32ShiftReg_2_load_reg_693|   32   |
|an32ShiftReg_3_load_reg_687|   32   |
|an32ShiftReg_4_load_reg_783|   32   |
|an32ShiftReg_5_load_reg_763|   32   |
|an32ShiftReg_6_load_reg_748|   32   |
|an32ShiftReg_7_load_reg_738|   32   |
|an32ShiftReg_8_load_reg_723|   32   |
|an32ShiftReg_9_load_reg_713|   32   |
|      empty_8_reg_612      |   32   |
|    gmem_addr_1_reg_606    |   32   |
|     gmem_addr_reg_600     |   32   |
|     icmp_ln16_reg_672     |    1   |
|    mul_ln28_10_reg_753    |   32   |
|     mul_ln28_1_reg_778    |   32   |
|     mul_ln28_2_reg_788    |   32   |
|     mul_ln28_3_reg_798    |   32   |
|     mul_ln28_4_reg_803    |   32   |
|     mul_ln28_5_reg_808    |   32   |
|     mul_ln28_6_reg_708    |   32   |
|     mul_ln28_7_reg_718    |   32   |
|     mul_ln28_8_reg_728    |   32   |
|     mul_ln28_9_reg_743    |   32   |
|      mul_ln28_reg_758     |   32   |
|      n32Temp_reg_681      |   32   |
|    n32XferCnt_0_reg_271   |   31   |
|     n32XferCnt_reg_676    |   31   |
|    pn32HPInput1_reg_589   |   30   |
|   pn32HPOutput3_reg_584   |   30   |
|          reg_282          |   32   |
|          reg_286          |   32   |
|          reg_290          |   32   |
|          reg_294          |   32   |
|          reg_298          |   32   |
|      trunc_ln_reg_594     |   31   |
+---------------------------+--------+
|           Total           |  1382  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_152  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_152  |  p2  |   2  |  31  |   62   ||    9    |
| grp_writeresp_fu_158 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_158 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_266  |  p0  |  11  |   4  |   44   ||    50   |
|      grp_fu_382      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_398      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_414      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_430      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_450      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_466      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_486      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_502      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_518      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_543      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   876  || 26.8415 ||   167   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |  2365  |   440  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   167  |
|  Register |    -   |    -   |  1382  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |   26   |  3747  |   607  |
+-----------+--------+--------+--------+--------+
