/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] _00_;
  wire [6:0] _01_;
  wire [48:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [14:0] celloutsig_0_36z;
  wire [5:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_47z;
  wire [21:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_59z = ~(celloutsig_0_21z & celloutsig_0_50z);
  assign celloutsig_1_8z = ~(celloutsig_1_0z & celloutsig_1_6z);
  assign celloutsig_1_13z = !(celloutsig_1_10z[0] ? celloutsig_1_8z : celloutsig_1_3z);
  assign celloutsig_0_40z = ~celloutsig_0_11z[1];
  assign celloutsig_0_58z = ~celloutsig_0_34z;
  assign celloutsig_0_5z = ~celloutsig_0_2z;
  assign celloutsig_0_16z = ~celloutsig_0_15z;
  assign celloutsig_0_34z = celloutsig_0_20z | celloutsig_0_16z;
  assign celloutsig_0_18z = celloutsig_0_15z | celloutsig_0_1z[7];
  assign celloutsig_1_19z = celloutsig_1_10z[0] ^ in_data[100];
  assign celloutsig_0_0z = in_data[22:20] + in_data[64:62];
  assign celloutsig_0_32z = in_data[44:37] + { _00_[7:2], celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_0_4z = { in_data[19:14], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } + in_data[66:45];
  assign celloutsig_0_1z = in_data[14:4] + in_data[75:65];
  reg [48:0] _17_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _17_ <= 49'h0000000000000;
    else _17_ <= { celloutsig_0_4z[17:4], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_10z };
  assign { _02_[48:33], _01_, _02_[25:8], _00_[7:2], _02_[1:0] } = _17_;
  assign celloutsig_0_36z = celloutsig_0_4z[16:2] / { 1'h1, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_10z };
  assign celloutsig_1_6z = { in_data[188:172], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } == in_data[132:110];
  assign celloutsig_0_15z = { celloutsig_0_8z[2:0], celloutsig_0_6z } == celloutsig_0_4z[15:12];
  assign celloutsig_1_0z = in_data[127:125] >= in_data[98:96];
  assign celloutsig_1_2z = in_data[173:160] >= { in_data[186:175], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_4z[14:6] >= { celloutsig_0_1z[7:0], celloutsig_0_5z };
  assign celloutsig_0_12z = in_data[53:48] >= { celloutsig_0_4z[11:9], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } > { in_data[103:101], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_4z[12:8], celloutsig_0_5z, celloutsig_0_3z } > { celloutsig_0_7z[7], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_50z = { celloutsig_0_38z[5:3], celloutsig_0_40z } && { celloutsig_0_36z[3:1], celloutsig_0_47z };
  assign celloutsig_0_47z = ! _02_[45:37];
  assign celloutsig_0_13z = ! { celloutsig_0_7z[10:9], celloutsig_0_4z };
  assign celloutsig_0_33z = in_data[39] & ~(celloutsig_0_25z);
  assign celloutsig_0_21z = celloutsig_0_15z & ~(celloutsig_0_0z[1]);
  assign celloutsig_0_11z = { celloutsig_0_8z[3:1], celloutsig_0_10z } % { 1'h1, celloutsig_0_4z[19:18], in_data[0] };
  assign celloutsig_0_10z = & { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z[0] };
  assign celloutsig_0_3z = celloutsig_0_1z[5] & in_data[0];
  assign celloutsig_0_20z = celloutsig_0_16z & celloutsig_0_7z[7];
  assign celloutsig_0_38z = { celloutsig_0_32z[7:3], celloutsig_0_33z } >> { _02_[47:46], celloutsig_0_8z };
  assign celloutsig_1_10z = { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_3z } >> { 1'h0, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_7z = { in_data[68:57], celloutsig_0_0z } >> { celloutsig_0_0z[1:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_8z = in_data[3:0] >> { celloutsig_0_7z[2:0], celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_4z[10:9], celloutsig_0_6z } >> celloutsig_0_8z[3:1];
  assign celloutsig_0_23z = { celloutsig_0_7z[14:7], celloutsig_0_19z } >> { celloutsig_0_0z[1], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_1_1z = ~((in_data[111] & in_data[113]) | (in_data[189] & in_data[145]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[6] & in_data[53]) | (in_data[0] & in_data[18]));
  assign celloutsig_0_25z = ~((celloutsig_0_16z & celloutsig_0_15z) | (celloutsig_0_17z[1] & celloutsig_0_23z[0]));
  assign _00_[1:0] = { celloutsig_0_5z, celloutsig_0_18z };
  assign { _02_[32:26], _02_[7:2] } = { _01_, _00_[7:2] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_13z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
