# ë©´ì ‘ ê¸°ì¶œ ì˜ˆì‹œ

## ê°œë… ì§ˆë¬¸

### 1. Demand pagingì´ë€ ë¬´ì—‡ì¸ê°€? (P 23-24 First)
~~~
í”„ë¡œê·¸ë¨ì´ ì‹¤ì œë¡œ í•„ìš”ë¡œ í•  ë•Œ(ìš”êµ¬í•  ë•Œ)ì—ë§Œ í•´ë‹¹ í˜ì´ì§€ë¥¼ ë©”ëª¨ë¦¬ì— ë¶ˆëŸ¬ì˜¤ëŠ” ë°©ì‹
ì¦‰, í”„ë¡œê·¸ë¨ì˜ ì „ì²´ í˜ì´ì§€ë¥¼ í•œêº¼ë²ˆì— ë©”ëª¨ë¦¬ì— ì˜¬ë¦¬ì§€ ì•Šê³ , ì‹¤ì œë¡œ ì ‘ê·¼í•˜ëŠ” í˜ì´ì§€ë§Œ ë¡œë”©í•˜ëŠ” ê²ƒ
~~~

### 2. ìš”êµ¬ í˜ì´ì§•(demand-paging)ì—ì„œ í˜ì´ì§€ í´íŠ¸(page fault)ëŠ” ì–´ë–¤ ìƒí™©ì—ì„œ ë°œìƒí•˜ëŠ”ê°€? í˜ì´ì§€ í´íŠ¸ê°€ ë°œìƒí–ˆì„ ë•Œ ìš´ì˜ì²´ì œê°€ ìˆ˜í–‰í•˜ëŠ” ë™ì‘ë“¤ì„ ì„¤ëª…í•˜ì‹œì˜¤. (P 24-25 Second)
âœ… Page Fault ë°œìƒ ì¡°ê±´:  
~~~
í”„ë¡œì„¸ìŠ¤ê°€ ì ‘ê·¼í•˜ë ¤ëŠ” í˜ì´ì§€ê°€ í˜„ì¬ ë©”ëª¨ë¦¬ì— ì—†ëŠ” ê²½ìš° (ì¦‰, ë””ìŠ¤í¬ì— ì¡´ì¬)
~~~

âœ… Page Fault ë°œìƒ ì‹œ OS ë™ì‘:  
~~~
1. Page Fault Exception ì²˜ë¦¬ => OSë¡œ ì œì–´ê¶Œ ë„˜ê¹€
2. í•´ë‹¹ Pageê°€ ë””ìŠ¤í¬ì— ìˆëŠ”ì§€ í™•ì¸
3. Frame í™•ë³´ (í•„ìš”ì‹œ Page êµì²´)
4. ë””ìŠ¤í¬ì—ì„œ ë©”ëª¨ë¦¬ë¡œ Page ë¡œë“œ
5. Page Table ì—…ë°ì´íŠ¸
6. ì¤‘ë‹¨ëœ ëª…ë ¹ì–´ ì¬ì‹¤í–‰
~~~

### 3. TLB(Translation Lookaside Buffer)ë€ ë¬´ì—‡ì¸ê°€? TLBì˜ ì—­í• ê³¼ ë™ì‘ ë°©ì‹ì— ëŒ€í•´ ëª…í™•íˆ ì„¤ëª…í•˜ì‹œì˜¤. (P 24-25 First)
âœ… TLBë€ ë¬´ì—‡ì¸ê°€?  
~~~
ê°€ìƒ ì£¼ì†Œ => ë¬¼ë¦¬ ì£¼ì†Œ ë³€í™˜ì„ ë¹ ë¥´ê²Œ í•˜ê¸° ìœ„í•œ Cache ë©”ëª¨ë¦¬
(MMUì— ë‚´ì¥ë¨)
~~~

âœ… ì—­í•  ë° ê¸°ëŠ¥:  
~~~
ìì£¼ ì°¸ì¡°ë˜ëŠ” Page Table Entryë¥¼ ìºì‹±í•˜ì—¬
Page Tableì— ì ‘ê·¼í•  í•„ìš”ê°€ ì—†ê²Œë” í•˜ê³ ,
Address Translation ì†ë„ë¥¼ í–¥ìƒì‹œí‚¤ëŠ” ì—­í• 

TLB hitê°€ ë°œìƒí•˜ë©´ ë¹ ë¥¸ ë³€í™˜ì´ ì´ë£¨ì–´ì§
TLB missê°€ ë°œìƒí•˜ë©´ Page Table ì ‘ê·¼í•˜ì—¬ TLBì— í•­ëª© ì¶”ê°€ë¥¼ ê³ ë ¤
~~~

### 4. TLB ìŠ›ë‹¤ìš´(TLB shootdown)ì´ë€ ë¬´ì—‡ì¸ê°€? ê·¸ê²ƒì´ ì™œ (ë˜ëŠ” ì–¸ì œ) í•„ìš”í•œì§€ ì„¤ëª…í•˜ì‹œì˜¤. (P 24-25 First)
âœ… TLB Shootdownì´ë€?  
~~~
ë©€í‹°ì½”ì–´ í™˜ê²½ì—ì„œ ì£¼ì†Œ ë§¤í•‘ ì¼ê´€ì„±ì„ ìœ ì§€í•˜ê¸° ìœ„í•œ
TLB ë¬´íš¨í™” ì‘ì—… (ê° ì½”ì–´ì˜ TLB í•­ëª© ë¬´íš¨í™”)
~~~

âœ… ì–¸ì œ ì™œ í•„ìš”í•œê°€?  
~~~
ì—¬ëŸ¬ ì½”ì–´(ì“°ë ˆë“œ)ì—ì„œ ê³µìœ ë˜ëŠ” Page Tableì´ ë³€ê²½ë  ë•Œ,
TLBëŠ” ê° ì½”ì–´ë§ˆë‹¤ ë”°ë¡œ ì¡´ì¬í•˜ê³ , 
Page Tableì´ ë³€ê²½ë˜ë©´ TLBì— ìºì‹œëœ ë‚´ìš©ê³¼ ë¶ˆì¼ì¹˜ ë¬¸ì œê°€ ë°œìƒ ê°€ëŠ¥í•¨

ë”°ë¼ì„œ, ì¼ê´€ì„±ì„ ìœ ì§€í•˜ê¸° ìœ„í•´ í•„ìš”í•¨
~~~

### 5. Copy-on-WriteëŠ” ë¬´ì—‡ì¸ê°€? ì‚¬ìš©í–ˆì„ ë•Œì˜ ì´ì ì€ ë¬´ì—‡ì¸ê°€?
~~~
~~~

## Address Translation ì‹¬ì¸µ ë¬¸ì œ
### 1. Consider a logical address space of eight pages of 1024 words each, mapped onto a physical memory of 32 frames. How many bits are there in the logical address and the physical address? (P 24-25 Second)
~~~
ê°ê° 1024 ë°”ì´íŠ¸ (2^10) í¬ê¸°ì˜ Page
Virtual Memoryì˜ 8ê°œ Pageë¥¼
Physical memoryì˜ 32ê°œ Frameì— ë§¤í•‘

Virtual Address: 13 bits
Page offsetìœ¼ë¡œ 10 bits ì‚¬ìš©
Virtual Page Numberë¡œ 3 bits ì‚¬ìš©

Physical Address: 15 bits
Frame offsetìœ¼ë¡œ 10 bits ì‚¬ìš©
Physical Frame Numberë¡œ 5 bits ì‚¬ìš©
~~~

-----

### 2. A certain computer provides its users with a virtual-memory space of 2^32 bytes. The computer has 2^18 bytes of physical memory. The virtual memory is implemented by paging, and the page size is 4096 bytes (where 4096 = 2^12). A user process generates the virtual address 11123456 (that is, 0001 0001 0001 0010 0011 0100 0101 0110 in binary format). Explain how the system computes the corresponding physical location. (P 23-24 Second)

1ï¸âƒ£ Step 1. Virtual Address, Physical Address í•„ë“œ í•´ì„
~~~
Page í•˜ë‚˜ì˜ í¬ê¸°ëŠ” 2^12 bytes ì´ë¯€ë¡œ, 12 bitsëŠ” Page Offsetìœ¼ë¡œ ì‚¬ìš©ëœë‹¤.
ë”°ë¼ì„œ, ì£¼ì–´ì§„ Virtual Addressì˜ 456 ("0100 0101 0110") ë¶€ë¶„ì´ Page Offsetì´ë‹¤.
ê·¸ë¦¬ê³  ë‚˜ë¨¸ì§€ 11123 ("0001 0001 0001 0010 0011") ë¶€ë¶„ì´ Virtual Page Numberì´ë‹¤.

Physical Memoryì˜ í¬ê¸°ëŠ” 2^18 bytesì´ë¯€ë¡œ, Physical AddressëŠ” ì´ 18 bitsë¡œ ì´ë£¨ì–´ì§€ë©°,
ì´ ì¤‘, 12 bitsëŠ” Frame Offsetë¡œ ì‚¬ìš©ë˜ê³ ,
ë‚˜ë¨¸ì§€ 6 bitsëŠ” Physical Frame Numberë¡œ ì‚¬ìš©ëœë‹¤.
~~~

2ï¸âƒ£ Step 2. Page Table: Virtual Page Number â†’ Physical Frame Number
~~~
ì´ ë¶€ë¶„ì€ ì‹œìŠ¤í…œì— ì €ì¥ëœ Page Tableì— ë”°ë¼ ë‹¬ë¼ì§
â†’ ì¦‰, ì‹¤ì œ VPN 0x11123ì´ ì–´ë–¤ Physical Frame Number(PFN)ì— ë§¤í•‘ë˜ëŠ”ì§€ëŠ” Page Tableì´ í•„ìš”í•¨
~~~

3ï¸âƒ£ Step 3. PFNì„ ì°¾ì€ ì´í›„, ë³€í™˜ëœ Physical Address
~~~
Page Tableì—ì„œ VPNì— í•´ë‹¹í•˜ëŠ” PFNì´ 0x15("00010101")ë¼ê³  ê°€ì •í•œë‹¤ë©´,

PFN ìƒìœ„ 6 bitsì™€ Offset 12 bitsë¥¼ í•©ì¹œ ê²ƒì´ Physical Addressê°€ ë¨
"0001 01" + "0100 0101 0110" â†’ "000101010001010110"
~~~

-----


### 3. For a processor with 64-bit virtual addresses, a single-level page table, a 34-bit physical address space, and 64KB pages, show a diagram depicting how a virtual address is translated into a physical address. Make sure to label each field and path with a name and the number of bits, and include the TLB and page table in your diagram (Assume no page faults). (P 22-23 First)
1ï¸âƒ£ Step 1. Virtual Address, Physical Address í•„ë“œ í•´ì„
~~~
Virtual Address í•´ì„:
Page í•˜ë‚˜ì˜ í¬ê¸°ê°€ 64KB = 2^16 bytesì´ë¯€ë¡œ, 
    Page Offsetì€ 16 bits
Virtual Address(64 bits)ì—ì„œ Page Offset(16 bits)ë¥¼ ì œì™¸í•œ
    Virtual Page NumberëŠ” 48 bits

Physical Address í•´ì„:
Offset í¬ê¸°ëŠ” VAì˜ Page Offsetì˜ í¬ê¸°ì™€ ê°™ìœ¼ë¯€ë¡œ,
    Frame Offsetì€ 16bits
Physical Address(34 bits)ì—ì„œ Frame Offset(16 bits)ë¥¼ ì œì™¸í•œ
    Physical Frame NumberëŠ” 18 bits
~~~
2ï¸âƒ£ Step 2. TLB (hitì¼ ê²½ìš°): Virtual Page Number â†’ Physical Frame Number
~~~
TLBë¥¼ íƒìƒ‰í•˜ì—¬ ëŒ€ìƒ VPN(48 bits)ì´ ë“±ë¡ë˜ì–´ ìˆìœ¼ë©´,
48ë¹„íŠ¸ VPNì„ ë°›ì•„ 18 bits PFNì„ ë°˜í™˜í•¨
ë°˜í™˜ëœ PFNê³¼ Page Offsetì„ í•©ì³ì„œ ìµœì¢… Physical Addressê°€ ë§Œë“¤ì–´ì§

ì´ì œ ì™„ì„±ëœ Physical Addressë¡œ ë¬¼ë¦¬ ë©”ëª¨ë¦¬ì˜ ë°ì´í„°ì— ì ‘ê·¼ ê°€ëŠ¥
~~~

2ï¸âƒ£ Step 3. TLB (missì¼ ê²½ìš°): Page Table ì ‘ê·¼
~~~
TLBë¥¼ íƒìƒ‰í•˜ì—¬ ëŒ€ìƒ VPNì´ ë“±ë¡ë˜ì§€ ì•Šì•˜ë‹¤ë©´,
Page Tableì— ì ‘ê·¼í•˜ì—¬ Physical Frame Numberì„ ì–»ê³ ì í•¨
~~~

âœ… ë‹¤ì´ì–´ê·¸ë¨  
![page_table_and_tlb](../image_files/page_table_and_tlb.png)

## Performance ì‹¬ì¸µ ë¬¸ì œ

### 3. Consider a virtual memory system with paging. Assume there is no cache. A memory access is done by a page table lookup followed by an access to the target physical memory address. Now the system provides hardware support with translation look-aside buffers (TLBs) to accelerate the page table lookup time upon a TLB hit. Assume that it takes 20 nanoseconds to search the TLBs, and 100 nanoseconds to access from the main memory. (P 22-23 Second)

### 3.1. With 80% hit ratio of TLBs, calculate the average memory access time.  

AMAT = `TLB hit ratio x (TLB search time + Memory access time)` + `TLB miss ratio x (TLB search time + 2 x Memory access time)`
~~~
AMAT = 0.8 x (20 + 100) + 0.2 x (20 + 200) = 0.8 x 120 + 0.2 x 220 = 96 + 44 = 140 ns
~~~
### 3.2. With 98% hit ratio of TLBs, calculate the average memory access time.  
~~~
AMAT = 0.98 x (20 + 100) + 0.02 x (20 + 200) = 0.98 x 120 + 0.02 x 220 = 122 ns
~~~

## Page Replacement ì‹¬ì¸µ ë¬¸ì œ

### 1. Assume that there are five frames, and all frames are initially empty. For each of the following page replacement algorithms, how many page faults would occur? Consider the following page reference string: (P 22-23 Second)
~~~
1,2,3,4,2,1,5,6,2,1,2,3,7,6,3,6
~~~

#### 1.1. LRU replacement algorithm

#### 1.2. Optimal replacement algorithm


-----

### 2. How many page faults would occur for the following replacement algorithms, assuming one, four, or seven frames? Remember all frames are initially empty, so your first unique pages will all cost one fault each. Consider the following page reference string: (P 22-23 First)
~~~
1,2,3,4,2,1,5,6,2,1,2,3,7,6,3,2
~~~

#### 2.1. LRU replacement

**Assuming four frames:**  
| ìˆœì„œ  | ì‚¬ìš© Page | êµì²´ ëŒ€ìƒ | Frame ìƒíƒœ    | Page Fault ë°œìƒ ì—¬ë¶€ |
|-------|-----------|-----------|-------------|---------------------|
| 1     | 1         |           | 1           | O                   |
| 2     | 2         |           | 1,2         | O                   |
| 3     | 3         |           | 1,2,3       | O                   |
| 4     | 4         |           | 1,2,3,4     | O                   |
| 5     | 2         |           | 1,2,3,4     | X                   |
| 6     | 1         |           | 1,2,3,4     | X                   |
| 7     | 5         | 3         | 1,2,5,4     | O                   |
| 8     | 6         | 4         | 1,2,5,6     | O                   |
| 9     | 2         |           | 1,2,5,6     | X                   |
| 10    | 1         |           | 1,2,5,6     | X                   |
| 11    | 2         |           | 1,2,5,6     | X                   |
| 12    | 3         | 5         | 1,2,3,6     | O                   |
| 13    | 7         | 6         | 1,2,3,7     | O                   |
| 14    | 6         | 1         | 6,2,3,7     | O                   |
| 15    | 3         |           | 6,2,3,7     | X                   |
| 16    | 2         |           | 6,2,3,7     | X                   |

ğŸ¯ Page Fault `9ë²ˆ` ë°œìƒ

#### 2.2. FIFO replacement

**Assuming four frames:**  
| ìˆœì„œ  | ì‚¬ìš© Page | êµì²´ ëŒ€ìƒ | Frame ìƒíƒœ    | Page Fault ë°œìƒ ì—¬ë¶€ |
|-------|-----------|-----------|-------------|---------------------|
| 1     | 1         |           | 1           | O                   |
| 2     | 2         |           | 1,2         | O                   |
| 3     | 3         |           | 1,2,3       | O                   |
| 4     | 4         |           | 1,2,3,4     | O                   |
| 5     | 2         |           | 1,2,3,4     | X                   |
| 6     | 1         |           | 1,2,3,4     | X                   |
| 7     | 5         | 1         | 5,2,3,4     | O                   |
| 8     | 6         | 2         | 5,6,3,4     | O                   |
| 9     | 2         | 3         | 5,6,2,4     | O                   |
| 10    | 1         | 4         | 5,6,2,1     | O                   |
| 11    | 2         |           | 5,6,2,1     | X                   |
| 12    | 3         | 5         | 3,6,2,1     | X                   |
| 13    | 7         | 6         | 3,7,2,1     | O                   |
| 14    | 6         | 2         | 3,7,6,1     | O                   |
| 15    | 3         |           | 3,7,6,1     | X                   |
| 16    | 2         | 1         | 3,7,6,2     | O                   |

ğŸ¯ Page Fault `11ë²ˆ` ë°œìƒ

#### 2.3. Optimal replacement

**Assuming four frames:**  
| ìˆœì„œ  | ì‚¬ìš© Page | êµì²´ ëŒ€ìƒ | Frame ìƒíƒœ    | Page Fault ë°œìƒ ì—¬ë¶€ |
|-------|-----------|-----------|-------------|---------------------|
| 1     | 1         |           | 1           | O                   |
| 2     | 2         |           | 1,2         | O                   |
| 3     | 3         |           | 1,2,3       | O                   |
| 4     | 4         |           | 1,2,3,4     | O                   |
| 5     | 2         |           | 1,2,3,4     | X                   |
| 6     | 1         |           | 1,2,3,4     | X                   |
| 7     | 5         | 4         | 1,2,3,5     | O                   |
| 8     | 6         | 5         | 1,2,3,6     | O                   |
| 9     | 2         |           | 1,2,3,6     | X                   |
| 10    | 1         |           | 1,2,3,6     | X                   |
| 11    | 2         |           | 1,2,3,6     | X                   |
| 12    | 3         |           | 1,2,3,6     | X                   |
| 13    | 7         | 1         | 7,2,3,6     | O                   |
| 14    | 6         |           | 7,2,3,6     | X                   |
| 15    | 3         |           | 7,2,3,6     | X                   |
| 16    | 2         |           | 7,2,3,6     | X                   |

ğŸ¯ Page Fault `7ë²ˆ` ë°œìƒ

-----

### 3. How does DMA (Direct Memory Access) increase system concurrency? How does it complicate hardware design? (P 22-23 First)

