ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"UART_1.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.UART_1_Start,"ax",%progbits
  20              		.align	2
  21              		.global	UART_1_Start
  22              		.thumb
  23              		.thumb_func
  24              		.type	UART_1_Start, %function
  25              	UART_1_Start:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC5\\UART_1.c"
   1:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/UART_1.c **** * File Name: UART_1.c
   3:Generated_Source\PSoC5/UART_1.c **** * Version 2.50
   4:Generated_Source\PSoC5/UART_1.c **** *
   5:Generated_Source\PSoC5/UART_1.c **** * Description:
   6:Generated_Source\PSoC5/UART_1.c **** *  This file provides all API functionality of the UART component
   7:Generated_Source\PSoC5/UART_1.c **** *
   8:Generated_Source\PSoC5/UART_1.c **** * Note:
   9:Generated_Source\PSoC5/UART_1.c **** *
  10:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
  11:Generated_Source\PSoC5/UART_1.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/UART_1.c **** * You may use this file only in accordance with the license, terms, conditions,
  13:Generated_Source\PSoC5/UART_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  14:Generated_Source\PSoC5/UART_1.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
  16:Generated_Source\PSoC5/UART_1.c **** 
  17:Generated_Source\PSoC5/UART_1.c **** #include "UART_1.h"
  18:Generated_Source\PSoC5/UART_1.c **** #if (UART_1_INTERNAL_CLOCK_USED)
  19:Generated_Source\PSoC5/UART_1.c ****     #include "UART_1_IntClock.h"
  20:Generated_Source\PSoC5/UART_1.c **** #endif /* End UART_1_INTERNAL_CLOCK_USED */
  21:Generated_Source\PSoC5/UART_1.c **** 
  22:Generated_Source\PSoC5/UART_1.c **** 
  23:Generated_Source\PSoC5/UART_1.c **** /***************************************
  24:Generated_Source\PSoC5/UART_1.c **** * Global data allocation
  25:Generated_Source\PSoC5/UART_1.c **** ***************************************/
  26:Generated_Source\PSoC5/UART_1.c **** 
  27:Generated_Source\PSoC5/UART_1.c **** uint8 UART_1_initVar = 0u;
  28:Generated_Source\PSoC5/UART_1.c **** 
  29:Generated_Source\PSoC5/UART_1.c **** #if (UART_1_TX_INTERRUPT_ENABLED && UART_1_TX_ENABLED)
  30:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_txBuffer[UART_1_TX_BUFFER_SIZE];
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 2


  31:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_txBufferRead = 0u;
  32:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_txBufferWrite = 0u;
  33:Generated_Source\PSoC5/UART_1.c **** #endif /* (UART_1_TX_INTERRUPT_ENABLED && UART_1_TX_ENABLED) */
  34:Generated_Source\PSoC5/UART_1.c **** 
  35:Generated_Source\PSoC5/UART_1.c **** #if (UART_1_RX_INTERRUPT_ENABLED && (UART_1_RX_ENABLED || UART_1_HD_ENABLED))
  36:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_errorStatus = 0u;
  37:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBuffer[UART_1_RX_BUFFER_SIZE];
  38:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBufferRead  = 0u;
  39:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBufferWrite = 0u;
  40:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBufferLoopDetect = 0u;
  41:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBufferOverflow   = 0u;
  42:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RXHW_ADDRESS_ENABLED)
  43:Generated_Source\PSoC5/UART_1.c ****         volatile uint8 UART_1_rxAddressMode = UART_1_RX_ADDRESS_MODE;
  44:Generated_Source\PSoC5/UART_1.c ****         volatile uint8 UART_1_rxAddressDetected = 0u;
  45:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RXHW_ADDRESS_ENABLED) */
  46:Generated_Source\PSoC5/UART_1.c **** #endif /* (UART_1_RX_INTERRUPT_ENABLED && (UART_1_RX_ENABLED || UART_1_HD_ENABLED)) */
  47:Generated_Source\PSoC5/UART_1.c **** 
  48:Generated_Source\PSoC5/UART_1.c **** 
  49:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
  50:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Start
  51:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
  52:Generated_Source\PSoC5/UART_1.c **** *
  53:Generated_Source\PSoC5/UART_1.c **** * Summary:
  54:Generated_Source\PSoC5/UART_1.c **** *  This is the preferred method to begin component operation.
  55:Generated_Source\PSoC5/UART_1.c **** *  UART_1_Start() sets the initVar variable, calls the
  56:Generated_Source\PSoC5/UART_1.c **** *  UART_1_Init() function, and then calls the
  57:Generated_Source\PSoC5/UART_1.c **** *  UART_1_Enable() function.
  58:Generated_Source\PSoC5/UART_1.c **** *
  59:Generated_Source\PSoC5/UART_1.c **** * Parameters:
  60:Generated_Source\PSoC5/UART_1.c **** *  None.
  61:Generated_Source\PSoC5/UART_1.c **** *
  62:Generated_Source\PSoC5/UART_1.c **** * Return:
  63:Generated_Source\PSoC5/UART_1.c **** *  None.
  64:Generated_Source\PSoC5/UART_1.c **** *
  65:Generated_Source\PSoC5/UART_1.c **** * Global variables:
  66:Generated_Source\PSoC5/UART_1.c **** *  The UART_1_intiVar variable is used to indicate initial
  67:Generated_Source\PSoC5/UART_1.c **** *  configuration of this component. The variable is initialized to zero (0u)
  68:Generated_Source\PSoC5/UART_1.c **** *  and set to one (1u) the first time UART_1_Start() is called. This
  69:Generated_Source\PSoC5/UART_1.c **** *  allows for component initialization without re-initialization in all
  70:Generated_Source\PSoC5/UART_1.c **** *  subsequent calls to the UART_1_Start() routine.
  71:Generated_Source\PSoC5/UART_1.c **** *
  72:Generated_Source\PSoC5/UART_1.c **** * Reentrant:
  73:Generated_Source\PSoC5/UART_1.c **** *  No.
  74:Generated_Source\PSoC5/UART_1.c **** *
  75:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
  76:Generated_Source\PSoC5/UART_1.c **** void UART_1_Start(void) 
  77:Generated_Source\PSoC5/UART_1.c **** {
  28              		.loc 1 77 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 3, -24
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 3


  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  78:Generated_Source\PSoC5/UART_1.c ****     /* If not initialized then initialize all required hardware and software */
  79:Generated_Source\PSoC5/UART_1.c ****     if(UART_1_initVar == 0u)
  40              		.loc 1 79 0
  41 0002 0E4B     		ldr	r3, .L5
  42 0004 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
  43 0006 4AB9     		cbnz	r2, .L2
  44              	.LBB18:
  45              	.LBB19:
  80:Generated_Source\PSoC5/UART_1.c ****     {
  81:Generated_Source\PSoC5/UART_1.c ****         UART_1_Init();
  82:Generated_Source\PSoC5/UART_1.c ****         UART_1_initVar = 1u;
  83:Generated_Source\PSoC5/UART_1.c ****     }
  84:Generated_Source\PSoC5/UART_1.c **** 
  85:Generated_Source\PSoC5/UART_1.c ****     UART_1_Enable();
  86:Generated_Source\PSoC5/UART_1.c **** }
  87:Generated_Source\PSoC5/UART_1.c **** 
  88:Generated_Source\PSoC5/UART_1.c **** 
  89:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
  90:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Init
  91:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
  92:Generated_Source\PSoC5/UART_1.c **** *
  93:Generated_Source\PSoC5/UART_1.c **** * Summary:
  94:Generated_Source\PSoC5/UART_1.c **** *  Initializes or restores the component according to the customizer Configure
  95:Generated_Source\PSoC5/UART_1.c **** *  dialog settings. It is not necessary to call UART_1_Init() because
  96:Generated_Source\PSoC5/UART_1.c **** *  the UART_1_Start() API calls this function and is the preferred
  97:Generated_Source\PSoC5/UART_1.c **** *  method to begin component operation.
  98:Generated_Source\PSoC5/UART_1.c **** *
  99:Generated_Source\PSoC5/UART_1.c **** * Parameters:
 100:Generated_Source\PSoC5/UART_1.c **** *  None.
 101:Generated_Source\PSoC5/UART_1.c **** *
 102:Generated_Source\PSoC5/UART_1.c **** * Return:
 103:Generated_Source\PSoC5/UART_1.c **** *  None.
 104:Generated_Source\PSoC5/UART_1.c **** *
 105:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 106:Generated_Source\PSoC5/UART_1.c **** void UART_1_Init(void) 
 107:Generated_Source\PSoC5/UART_1.c **** {
 108:Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 109:Generated_Source\PSoC5/UART_1.c **** 
 110:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RX_INTERRUPT_ENABLED)
 111:Generated_Source\PSoC5/UART_1.c ****             /* Set RX interrupt vector and priority */
 112:Generated_Source\PSoC5/UART_1.c ****             (void) CyIntSetVector(UART_1_RX_VECT_NUM, &UART_1_RXISR);
 113:Generated_Source\PSoC5/UART_1.c ****             CyIntSetPriority(UART_1_RX_VECT_NUM, UART_1_RX_PRIOR_NUM);
 114:Generated_Source\PSoC5/UART_1.c ****             UART_1_errorStatus = 0u;
 115:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 116:Generated_Source\PSoC5/UART_1.c **** 
 117:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RXHW_ADDRESS_ENABLED)
 118:Generated_Source\PSoC5/UART_1.c ****             UART_1_SetRxAddressMode(UART_1_RX_ADDRESS_MODE);
 119:Generated_Source\PSoC5/UART_1.c ****             UART_1_SetRxAddress1(UART_1_RX_HW_ADDRESS1);
 120:Generated_Source\PSoC5/UART_1.c ****             UART_1_SetRxAddress2(UART_1_RX_HW_ADDRESS2);
 121:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_RXHW_ADDRESS_ENABLED */
 122:Generated_Source\PSoC5/UART_1.c **** 
 123:Generated_Source\PSoC5/UART_1.c ****         /* Init Count7 period */
 124:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXBITCTR_PERIOD_REG = UART_1_RXBITCTR_INIT;
 125:Generated_Source\PSoC5/UART_1.c ****         /* Configure the Initial RX interrupt mask */
 126:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_MASK_REG  = UART_1_INIT_RX_INTERRUPTS_MASK;
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 4


 127:Generated_Source\PSoC5/UART_1.c ****     #endif /* End UART_1_RX_ENABLED || UART_1_HD_ENABLED*/
 128:Generated_Source\PSoC5/UART_1.c **** 
 129:Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_TX_ENABLED)
 130:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 131:Generated_Source\PSoC5/UART_1.c ****             /* Set TX interrupt vector and priority */
 132:Generated_Source\PSoC5/UART_1.c ****             (void) CyIntSetVector(UART_1_TX_VECT_NUM, &UART_1_TXISR);
 133:Generated_Source\PSoC5/UART_1.c ****             CyIntSetPriority(UART_1_TX_VECT_NUM, UART_1_TX_PRIOR_NUM);
 134:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 135:Generated_Source\PSoC5/UART_1.c **** 
 136:Generated_Source\PSoC5/UART_1.c ****         /* Write Counter Value for TX Bit Clk Generator*/
 137:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TXCLKGEN_DP)
 138:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCLKGEN_CTR_REG = UART_1_BIT_CENTER;
  46              		.loc 1 138 0
  47 0008 0D4E     		ldr	r6, .L5+4
 139:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCLKTX_COMPLETE_REG = ((UART_1_NUMBER_OF_DATA_BITS +
  48              		.loc 1 139 0
  49 000a 0E4C     		ldr	r4, .L5+8
 140:Generated_Source\PSoC5/UART_1.c ****                         UART_1_NUMBER_OF_START_BIT) * UART_1_OVER_SAMPLE_COUNT) - 1u;
 141:Generated_Source\PSoC5/UART_1.c ****         #else
 142:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCTR_PERIOD_REG = ((UART_1_NUMBER_OF_DATA_BITS +
 143:Generated_Source\PSoC5/UART_1.c ****                         UART_1_NUMBER_OF_START_BIT) * UART_1_OVER_SAMPLE_8) - 1u;
 144:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_TXCLKGEN_DP */
 145:Generated_Source\PSoC5/UART_1.c **** 
 146:Generated_Source\PSoC5/UART_1.c ****         /* Configure the Initial TX interrupt mask */
 147:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 148:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXSTATUS_MASK_REG = UART_1_TX_STS_FIFO_EMPTY;
 149:Generated_Source\PSoC5/UART_1.c ****         #else
 150:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXSTATUS_MASK_REG = UART_1_INIT_TX_INTERRUPTS_MASK;
  50              		.loc 1 150 0
  51 000c 0E48     		ldr	r0, .L5+12
 138:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCLKTX_COMPLETE_REG = ((UART_1_NUMBER_OF_DATA_BITS +
  52              		.loc 1 138 0
  53 000e 0627     		movs	r7, #6
 139:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCLKTX_COMPLETE_REG = ((UART_1_NUMBER_OF_DATA_BITS +
  54              		.loc 1 139 0
  55 0010 4725     		movs	r5, #71
  56              	.LBE19:
  57              	.LBE18:
  82:Generated_Source\PSoC5/UART_1.c ****     }
  58              		.loc 1 82 0
  59 0012 0121     		movs	r1, #1
  60              	.LBB21:
  61              	.LBB20:
 138:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCLKTX_COMPLETE_REG = ((UART_1_NUMBER_OF_DATA_BITS +
  62              		.loc 1 138 0
  63 0014 3770     		strb	r7, [r6]
 139:Generated_Source\PSoC5/UART_1.c ****                         UART_1_NUMBER_OF_START_BIT) * UART_1_OVER_SAMPLE_COUNT) - 1u;
  64              		.loc 1 139 0
  65 0016 2570     		strb	r5, [r4]
  66              		.loc 1 150 0
  67 0018 0270     		strb	r2, [r0]
  68              	.LBE20:
  69              	.LBE21:
  82:Generated_Source\PSoC5/UART_1.c ****     }
  70              		.loc 1 82 0
  71 001a 1970     		strb	r1, [r3]
  72              	.L2:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 5


  73              	.LBB22:
  74              	.LBB23:
 151:Generated_Source\PSoC5/UART_1.c ****         #endif /*End UART_1_TX_INTERRUPT_ENABLED*/
 152:Generated_Source\PSoC5/UART_1.c **** 
 153:Generated_Source\PSoC5/UART_1.c ****     #endif /* End UART_1_TX_ENABLED */
 154:Generated_Source\PSoC5/UART_1.c **** 
 155:Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_PARITY_TYPE_SW)  /* Write Parity to Control Register */
 156:Generated_Source\PSoC5/UART_1.c ****         UART_1_WriteControlRegister( \
 157:Generated_Source\PSoC5/UART_1.c ****             (UART_1_ReadControlRegister() & (uint8)~UART_1_CTRL_PARITY_TYPE_MASK) | \
 158:Generated_Source\PSoC5/UART_1.c ****             (uint8)(UART_1_PARITY_TYPE << UART_1_CTRL_PARITY_TYPE0_SHIFT) );
 159:Generated_Source\PSoC5/UART_1.c ****     #endif /* End UART_1_PARITY_TYPE_SW */
 160:Generated_Source\PSoC5/UART_1.c **** }
 161:Generated_Source\PSoC5/UART_1.c **** 
 162:Generated_Source\PSoC5/UART_1.c **** 
 163:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 164:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Enable
 165:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 166:Generated_Source\PSoC5/UART_1.c **** *
 167:Generated_Source\PSoC5/UART_1.c **** * Summary:
 168:Generated_Source\PSoC5/UART_1.c **** *  Activates the hardware and begins component operation. It is not necessary
 169:Generated_Source\PSoC5/UART_1.c **** *  to call UART_1_Enable() because the UART_1_Start() API
 170:Generated_Source\PSoC5/UART_1.c **** *  calls this function, which is the preferred method to begin component
 171:Generated_Source\PSoC5/UART_1.c **** *  operation.
 172:Generated_Source\PSoC5/UART_1.c **** 
 173:Generated_Source\PSoC5/UART_1.c **** * Parameters:
 174:Generated_Source\PSoC5/UART_1.c **** *  None.
 175:Generated_Source\PSoC5/UART_1.c **** *
 176:Generated_Source\PSoC5/UART_1.c **** * Return:
 177:Generated_Source\PSoC5/UART_1.c **** *  None.
 178:Generated_Source\PSoC5/UART_1.c **** *
 179:Generated_Source\PSoC5/UART_1.c **** * Global Variables:
 180:Generated_Source\PSoC5/UART_1.c **** *  UART_1_rxAddressDetected - set to initial state (0).
 181:Generated_Source\PSoC5/UART_1.c **** *
 182:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 183:Generated_Source\PSoC5/UART_1.c **** void UART_1_Enable(void) 
 184:Generated_Source\PSoC5/UART_1.c **** {
 185:Generated_Source\PSoC5/UART_1.c ****     uint8 enableInterrupts;
 186:Generated_Source\PSoC5/UART_1.c ****     enableInterrupts = CyEnterCriticalSection();
  75              		.loc 1 186 0
  76 001c FFF7FEFF 		bl	CyEnterCriticalSection
  77              	.LVL0:
  78 0020 0446     		mov	r4, r0
  79              	.LVL1:
 187:Generated_Source\PSoC5/UART_1.c **** 
 188:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 189:Generated_Source\PSoC5/UART_1.c ****         /* RX Counter (Count7) Enable */
 190:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXBITCTR_CONTROL_REG |= UART_1_CNTR_ENABLE;
 191:Generated_Source\PSoC5/UART_1.c **** 
 192:Generated_Source\PSoC5/UART_1.c ****         /* Enable the RX Interrupt */
 193:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_ACTL_REG  |= UART_1_INT_ENABLE;
 194:Generated_Source\PSoC5/UART_1.c **** 
 195:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RX_INTERRUPT_ENABLED)
 196:Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableRxInt();
 197:Generated_Source\PSoC5/UART_1.c **** 
 198:Generated_Source\PSoC5/UART_1.c ****             #if (UART_1_RXHW_ADDRESS_ENABLED)
 199:Generated_Source\PSoC5/UART_1.c ****                 UART_1_rxAddressDetected = 0u;
 200:Generated_Source\PSoC5/UART_1.c ****             #endif /* (UART_1_RXHW_ADDRESS_ENABLED) */
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 6


 201:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 202:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_ENABLED || UART_1_HD_ENABLED) */
 203:Generated_Source\PSoC5/UART_1.c **** 
 204:Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_TX_ENABLED)
 205:Generated_Source\PSoC5/UART_1.c ****         /* TX Counter (DP/Count7) Enable */
 206:Generated_Source\PSoC5/UART_1.c ****         #if(!UART_1_TXCLKGEN_DP)
 207:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCTR_CONTROL_REG |= UART_1_CNTR_ENABLE;
 208:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_TXCLKGEN_DP */
 209:Generated_Source\PSoC5/UART_1.c **** 
 210:Generated_Source\PSoC5/UART_1.c ****         /* Enable the TX Interrupt */
 211:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXSTATUS_ACTL_REG |= UART_1_INT_ENABLE;
  80              		.loc 1 211 0
  81 0022 0A4A     		ldr	r2, .L5+16
  82 0024 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  83 0026 43F01003 		orr	r3, r3, #16
  84 002a 1370     		strb	r3, [r2]
 212:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 213:Generated_Source\PSoC5/UART_1.c ****             UART_1_ClearPendingTxInt(); /* Clear history of TX_NOT_EMPTY */
 214:Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
 215:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 216:Generated_Source\PSoC5/UART_1.c ****      #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 217:Generated_Source\PSoC5/UART_1.c **** 
 218:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_INTERNAL_CLOCK_USED)
 219:Generated_Source\PSoC5/UART_1.c ****         UART_1_IntClock_Start();  /* Enable the clock */
  85              		.loc 1 219 0
  86 002c FFF7FEFF 		bl	UART_1_IntClock_Start
  87              	.LVL2:
 220:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_INTERNAL_CLOCK_USED) */
 221:Generated_Source\PSoC5/UART_1.c **** 
 222:Generated_Source\PSoC5/UART_1.c ****     CyExitCriticalSection(enableInterrupts);
  88              		.loc 1 222 0
  89 0030 2046     		mov	r0, r4
  90              	.LBE23:
  91              	.LBE22:
  86:Generated_Source\PSoC5/UART_1.c **** 
  92              		.loc 1 86 0
  93 0032 BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
  94              		.cfi_restore 14
  95              		.cfi_restore 7
  96              		.cfi_restore 6
  97              		.cfi_restore 5
  98              		.cfi_restore 4
  99              		.cfi_restore 3
 100              		.cfi_def_cfa_offset 0
 101              	.LVL3:
 102              	.LBB25:
 103              	.LBB24:
 104              		.loc 1 222 0
 105 0036 FFF7FEBF 		b	CyExitCriticalSection
 106              	.LVL4:
 107              	.L6:
 108 003a 00BF     		.align	2
 109              	.L5:
 110 003c 00000000 		.word	.LANCHOR0
 111 0040 24650040 		.word	1073767716
 112 0044 34650040 		.word	1073767732
 113 0048 86650040 		.word	1073767814
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 7


 114 004c 96650040 		.word	1073767830
 115              	.LBE24:
 116              	.LBE25:
 117              		.cfi_endproc
 118              	.LFE0:
 119              		.size	UART_1_Start, .-UART_1_Start
 120              		.section	.text.UART_1_Init,"ax",%progbits
 121              		.align	2
 122              		.global	UART_1_Init
 123              		.thumb
 124              		.thumb_func
 125              		.type	UART_1_Init, %function
 126              	UART_1_Init:
 127              	.LFB1:
 107:Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 128              		.loc 1 107 0
 129              		.cfi_startproc
 130              		@ args = 0, pretend = 0, frame = 0
 131              		@ frame_needed = 0, uses_anonymous_args = 0
 132              		@ link register save eliminated.
 133 0000 30B4     		push	{r4, r5}
 134              		.cfi_def_cfa_offset 8
 135              		.cfi_offset 4, -8
 136              		.cfi_offset 5, -4
 139:Generated_Source\PSoC5/UART_1.c ****                         UART_1_NUMBER_OF_START_BIT) * UART_1_OVER_SAMPLE_COUNT) - 1u;
 137              		.loc 1 139 0
 138 0002 0549     		ldr	r1, .L9
 138:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCLKTX_COMPLETE_REG = ((UART_1_NUMBER_OF_DATA_BITS +
 139              		.loc 1 138 0
 140 0004 054C     		ldr	r4, .L9+4
 150:Generated_Source\PSoC5/UART_1.c ****         #endif /*End UART_1_TX_INTERRUPT_ENABLED*/
 141              		.loc 1 150 0
 142 0006 064B     		ldr	r3, .L9+8
 138:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCLKTX_COMPLETE_REG = ((UART_1_NUMBER_OF_DATA_BITS +
 143              		.loc 1 138 0
 144 0008 0625     		movs	r5, #6
 139:Generated_Source\PSoC5/UART_1.c ****                         UART_1_NUMBER_OF_START_BIT) * UART_1_OVER_SAMPLE_COUNT) - 1u;
 145              		.loc 1 139 0
 146 000a 4720     		movs	r0, #71
 150:Generated_Source\PSoC5/UART_1.c ****         #endif /*End UART_1_TX_INTERRUPT_ENABLED*/
 147              		.loc 1 150 0
 148 000c 0022     		movs	r2, #0
 138:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCLKTX_COMPLETE_REG = ((UART_1_NUMBER_OF_DATA_BITS +
 149              		.loc 1 138 0
 150 000e 2570     		strb	r5, [r4]
 139:Generated_Source\PSoC5/UART_1.c ****                         UART_1_NUMBER_OF_START_BIT) * UART_1_OVER_SAMPLE_COUNT) - 1u;
 151              		.loc 1 139 0
 152 0010 0870     		strb	r0, [r1]
 150:Generated_Source\PSoC5/UART_1.c ****         #endif /*End UART_1_TX_INTERRUPT_ENABLED*/
 153              		.loc 1 150 0
 154 0012 1A70     		strb	r2, [r3]
 160:Generated_Source\PSoC5/UART_1.c **** 
 155              		.loc 1 160 0
 156 0014 30BC     		pop	{r4, r5}
 157              		.cfi_restore 5
 158              		.cfi_restore 4
 159              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 8


 160 0016 7047     		bx	lr
 161              	.L10:
 162              		.align	2
 163              	.L9:
 164 0018 34650040 		.word	1073767732
 165 001c 24650040 		.word	1073767716
 166 0020 86650040 		.word	1073767814
 167              		.cfi_endproc
 168              	.LFE1:
 169              		.size	UART_1_Init, .-UART_1_Init
 170              		.section	.text.UART_1_Enable,"ax",%progbits
 171              		.align	2
 172              		.global	UART_1_Enable
 173              		.thumb
 174              		.thumb_func
 175              		.type	UART_1_Enable, %function
 176              	UART_1_Enable:
 177              	.LFB2:
 184:Generated_Source\PSoC5/UART_1.c ****     uint8 enableInterrupts;
 178              		.loc 1 184 0
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 0
 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182 0000 10B5     		push	{r4, lr}
 183              		.cfi_def_cfa_offset 8
 184              		.cfi_offset 4, -8
 185              		.cfi_offset 14, -4
 186:Generated_Source\PSoC5/UART_1.c **** 
 186              		.loc 1 186 0
 187 0002 FFF7FEFF 		bl	CyEnterCriticalSection
 188              	.LVL5:
 189 0006 0446     		mov	r4, r0
 190              	.LVL6:
 211:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 191              		.loc 1 211 0
 192 0008 054A     		ldr	r2, .L13
 193 000a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 194 000c 43F01003 		orr	r3, r3, #16
 195 0010 1370     		strb	r3, [r2]
 219:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_INTERNAL_CLOCK_USED) */
 196              		.loc 1 219 0
 197 0012 FFF7FEFF 		bl	UART_1_IntClock_Start
 198              	.LVL7:
 199              		.loc 1 222 0
 200 0016 2046     		mov	r0, r4
 223:Generated_Source\PSoC5/UART_1.c **** }
 201              		.loc 1 223 0
 202 0018 BDE81040 		pop	{r4, lr}
 203              		.cfi_restore 14
 204              		.cfi_restore 4
 205              		.cfi_def_cfa_offset 0
 206              	.LVL8:
 222:Generated_Source\PSoC5/UART_1.c **** }
 207              		.loc 1 222 0
 208 001c FFF7FEBF 		b	CyExitCriticalSection
 209              	.LVL9:
 210              	.L14:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 9


 211              		.align	2
 212              	.L13:
 213 0020 96650040 		.word	1073767830
 214              		.cfi_endproc
 215              	.LFE2:
 216              		.size	UART_1_Enable, .-UART_1_Enable
 217              		.section	.text.UART_1_Stop,"ax",%progbits
 218              		.align	2
 219              		.global	UART_1_Stop
 220              		.thumb
 221              		.thumb_func
 222              		.type	UART_1_Stop, %function
 223              	UART_1_Stop:
 224              	.LFB3:
 224:Generated_Source\PSoC5/UART_1.c **** 
 225:Generated_Source\PSoC5/UART_1.c **** 
 226:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 227:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Stop
 228:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 229:Generated_Source\PSoC5/UART_1.c **** *
 230:Generated_Source\PSoC5/UART_1.c **** * Summary:
 231:Generated_Source\PSoC5/UART_1.c **** *  Disables the UART operation.
 232:Generated_Source\PSoC5/UART_1.c **** *
 233:Generated_Source\PSoC5/UART_1.c **** * Parameters:
 234:Generated_Source\PSoC5/UART_1.c **** *  None.
 235:Generated_Source\PSoC5/UART_1.c **** *
 236:Generated_Source\PSoC5/UART_1.c **** * Return:
 237:Generated_Source\PSoC5/UART_1.c **** *  None.
 238:Generated_Source\PSoC5/UART_1.c **** *
 239:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 240:Generated_Source\PSoC5/UART_1.c **** void UART_1_Stop(void) 
 241:Generated_Source\PSoC5/UART_1.c **** {
 225              		.loc 1 241 0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229 0000 10B5     		push	{r4, lr}
 230              		.cfi_def_cfa_offset 8
 231              		.cfi_offset 4, -8
 232              		.cfi_offset 14, -4
 242:Generated_Source\PSoC5/UART_1.c ****     uint8 enableInterrupts;
 243:Generated_Source\PSoC5/UART_1.c ****     enableInterrupts = CyEnterCriticalSection();
 233              		.loc 1 243 0
 234 0002 FFF7FEFF 		bl	CyEnterCriticalSection
 235              	.LVL10:
 236 0006 0446     		mov	r4, r0
 237              	.LVL11:
 244:Generated_Source\PSoC5/UART_1.c **** 
 245:Generated_Source\PSoC5/UART_1.c ****     /* Write Bit Counter Disable */
 246:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 247:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXBITCTR_CONTROL_REG &= (uint8) ~UART_1_CNTR_ENABLE;
 248:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_ENABLED || UART_1_HD_ENABLED) */
 249:Generated_Source\PSoC5/UART_1.c **** 
 250:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_ENABLED)
 251:Generated_Source\PSoC5/UART_1.c ****         #if(!UART_1_TXCLKGEN_DP)
 252:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCTR_CONTROL_REG &= (uint8) ~UART_1_CNTR_ENABLE;
 253:Generated_Source\PSoC5/UART_1.c ****         #endif /* (!UART_1_TXCLKGEN_DP) */
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 10


 254:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_ENABLED) */
 255:Generated_Source\PSoC5/UART_1.c **** 
 256:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_INTERNAL_CLOCK_USED)
 257:Generated_Source\PSoC5/UART_1.c ****         UART_1_IntClock_Stop();   /* Disable the clock */
 238              		.loc 1 257 0
 239 0008 FFF7FEFF 		bl	UART_1_IntClock_Stop
 240              	.LVL12:
 258:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_INTERNAL_CLOCK_USED) */
 259:Generated_Source\PSoC5/UART_1.c **** 
 260:Generated_Source\PSoC5/UART_1.c ****     /* Disable internal interrupt component */
 261:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 262:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_ACTL_REG  &= (uint8) ~UART_1_INT_ENABLE;
 263:Generated_Source\PSoC5/UART_1.c **** 
 264:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RX_INTERRUPT_ENABLED)
 265:Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableRxInt();
 266:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 267:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_ENABLED || UART_1_HD_ENABLED) */
 268:Generated_Source\PSoC5/UART_1.c **** 
 269:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_ENABLED)
 270:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXSTATUS_ACTL_REG &= (uint8) ~UART_1_INT_ENABLE;
 241              		.loc 1 270 0
 242 000c 044A     		ldr	r2, .L17
 271:Generated_Source\PSoC5/UART_1.c **** 
 272:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 273:Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
 274:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 275:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_ENABLED) */
 276:Generated_Source\PSoC5/UART_1.c **** 
 277:Generated_Source\PSoC5/UART_1.c ****     CyExitCriticalSection(enableInterrupts);
 243              		.loc 1 277 0
 244 000e 2046     		mov	r0, r4
 270:Generated_Source\PSoC5/UART_1.c **** 
 245              		.loc 1 270 0
 246 0010 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 247 0012 03F0EF03 		and	r3, r3, #239
 248 0016 1370     		strb	r3, [r2]
 278:Generated_Source\PSoC5/UART_1.c **** }
 249              		.loc 1 278 0
 250 0018 BDE81040 		pop	{r4, lr}
 251              		.cfi_restore 14
 252              		.cfi_restore 4
 253              		.cfi_def_cfa_offset 0
 254              	.LVL13:
 277:Generated_Source\PSoC5/UART_1.c **** }
 255              		.loc 1 277 0
 256 001c FFF7FEBF 		b	CyExitCriticalSection
 257              	.LVL14:
 258              	.L18:
 259              		.align	2
 260              	.L17:
 261 0020 96650040 		.word	1073767830
 262              		.cfi_endproc
 263              	.LFE3:
 264              		.size	UART_1_Stop, .-UART_1_Stop
 265              		.section	.text.UART_1_ReadControlRegister,"ax",%progbits
 266              		.align	2
 267              		.global	UART_1_ReadControlRegister
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 11


 268              		.thumb
 269              		.thumb_func
 270              		.type	UART_1_ReadControlRegister, %function
 271              	UART_1_ReadControlRegister:
 272              	.LFB4:
 279:Generated_Source\PSoC5/UART_1.c **** 
 280:Generated_Source\PSoC5/UART_1.c **** 
 281:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 282:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_ReadControlRegister
 283:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 284:Generated_Source\PSoC5/UART_1.c **** *
 285:Generated_Source\PSoC5/UART_1.c **** * Summary:
 286:Generated_Source\PSoC5/UART_1.c **** *  Returns the current value of the control register.
 287:Generated_Source\PSoC5/UART_1.c **** *
 288:Generated_Source\PSoC5/UART_1.c **** * Parameters:
 289:Generated_Source\PSoC5/UART_1.c **** *  None.
 290:Generated_Source\PSoC5/UART_1.c **** *
 291:Generated_Source\PSoC5/UART_1.c **** * Return:
 292:Generated_Source\PSoC5/UART_1.c **** *  Contents of the control register.
 293:Generated_Source\PSoC5/UART_1.c **** *
 294:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 295:Generated_Source\PSoC5/UART_1.c **** uint8 UART_1_ReadControlRegister(void) 
 296:Generated_Source\PSoC5/UART_1.c **** {
 273              		.loc 1 296 0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		@ link register save eliminated.
 297:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_CONTROL_REG_REMOVED)
 298:Generated_Source\PSoC5/UART_1.c ****         return(0u);
 299:Generated_Source\PSoC5/UART_1.c ****     #else
 300:Generated_Source\PSoC5/UART_1.c ****         return(UART_1_CONTROL_REG);
 301:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_CONTROL_REG_REMOVED) */
 302:Generated_Source\PSoC5/UART_1.c **** }
 278              		.loc 1 302 0
 279 0000 0020     		movs	r0, #0
 280 0002 7047     		bx	lr
 281              		.cfi_endproc
 282              	.LFE4:
 283              		.size	UART_1_ReadControlRegister, .-UART_1_ReadControlRegister
 284              		.section	.text.UART_1_WriteControlRegister,"ax",%progbits
 285              		.align	2
 286              		.global	UART_1_WriteControlRegister
 287              		.thumb
 288              		.thumb_func
 289              		.type	UART_1_WriteControlRegister, %function
 290              	UART_1_WriteControlRegister:
 291              	.LFB18:
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		@ link register save eliminated.
 296 0000 7047     		bx	lr
 297              		.cfi_endproc
 298              	.LFE18:
 299              		.size	UART_1_WriteControlRegister, .-UART_1_WriteControlRegister
 300 0002 00BF     		.section	.text.UART_1_SetTxInterruptMode,"ax",%progbits
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 12


 301              		.align	2
 302              		.global	UART_1_SetTxInterruptMode
 303              		.thumb
 304              		.thumb_func
 305              		.type	UART_1_SetTxInterruptMode, %function
 306              	UART_1_SetTxInterruptMode:
 307              	.LFB6:
 303:Generated_Source\PSoC5/UART_1.c **** 
 304:Generated_Source\PSoC5/UART_1.c **** 
 305:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 306:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_WriteControlRegister
 307:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 308:Generated_Source\PSoC5/UART_1.c **** *
 309:Generated_Source\PSoC5/UART_1.c **** * Summary:
 310:Generated_Source\PSoC5/UART_1.c **** *  Writes an 8-bit value into the control register
 311:Generated_Source\PSoC5/UART_1.c **** *
 312:Generated_Source\PSoC5/UART_1.c **** * Parameters:
 313:Generated_Source\PSoC5/UART_1.c **** *  control:  control register value
 314:Generated_Source\PSoC5/UART_1.c **** *
 315:Generated_Source\PSoC5/UART_1.c **** * Return:
 316:Generated_Source\PSoC5/UART_1.c **** *  None.
 317:Generated_Source\PSoC5/UART_1.c **** *
 318:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 319:Generated_Source\PSoC5/UART_1.c **** void  UART_1_WriteControlRegister(uint8 control) 
 320:Generated_Source\PSoC5/UART_1.c **** {
 321:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_CONTROL_REG_REMOVED)
 322:Generated_Source\PSoC5/UART_1.c ****         if(0u != control)
 323:Generated_Source\PSoC5/UART_1.c ****         {
 324:Generated_Source\PSoC5/UART_1.c ****             /* Suppress compiler warning */
 325:Generated_Source\PSoC5/UART_1.c ****         }
 326:Generated_Source\PSoC5/UART_1.c ****     #else
 327:Generated_Source\PSoC5/UART_1.c ****        UART_1_CONTROL_REG = control;
 328:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_CONTROL_REG_REMOVED) */
 329:Generated_Source\PSoC5/UART_1.c **** }
 330:Generated_Source\PSoC5/UART_1.c **** 
 331:Generated_Source\PSoC5/UART_1.c **** 
 332:Generated_Source\PSoC5/UART_1.c **** #if(UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 333:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 334:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxInterruptMode
 335:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 336:Generated_Source\PSoC5/UART_1.c ****     *
 337:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 338:Generated_Source\PSoC5/UART_1.c ****     *  Configures the RX interrupt sources enabled.
 339:Generated_Source\PSoC5/UART_1.c ****     *
 340:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 341:Generated_Source\PSoC5/UART_1.c ****     *  IntSrc:  Bit field containing the RX interrupts to enable. Based on the 
 342:Generated_Source\PSoC5/UART_1.c ****     *  bit-field arrangement of the status register. This value must be a 
 343:Generated_Source\PSoC5/UART_1.c ****     *  combination of status register bit-masks shown below:
 344:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_FIFO_NOTEMPTY    Interrupt on byte received.
 345:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_PAR_ERROR        Interrupt on parity error.
 346:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_STOP_ERROR       Interrupt on stop error.
 347:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_BREAK            Interrupt on break.
 348:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_OVERRUN          Interrupt on overrun error.
 349:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_ADDR_MATCH       Interrupt on address match.
 350:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_MRKSPC           Interrupt on address detect.
 351:Generated_Source\PSoC5/UART_1.c ****     *
 352:Generated_Source\PSoC5/UART_1.c ****     * Return:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 13


 353:Generated_Source\PSoC5/UART_1.c ****     *  None.
 354:Generated_Source\PSoC5/UART_1.c ****     *
 355:Generated_Source\PSoC5/UART_1.c ****     * Theory:
 356:Generated_Source\PSoC5/UART_1.c ****     *  Enables the output of specific status bits to the interrupt controller
 357:Generated_Source\PSoC5/UART_1.c ****     *
 358:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 359:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxInterruptMode(uint8 intSrc) 
 360:Generated_Source\PSoC5/UART_1.c ****     {
 361:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_MASK_REG  = intSrc;
 362:Generated_Source\PSoC5/UART_1.c ****     }
 363:Generated_Source\PSoC5/UART_1.c **** 
 364:Generated_Source\PSoC5/UART_1.c **** 
 365:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 366:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ReadRxData
 367:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 368:Generated_Source\PSoC5/UART_1.c ****     *
 369:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 370:Generated_Source\PSoC5/UART_1.c ****     *  Returns the next byte of received data. This function returns data without
 371:Generated_Source\PSoC5/UART_1.c ****     *  checking the status. You must check the status separately.
 372:Generated_Source\PSoC5/UART_1.c ****     *
 373:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 374:Generated_Source\PSoC5/UART_1.c ****     *  None.
 375:Generated_Source\PSoC5/UART_1.c ****     *
 376:Generated_Source\PSoC5/UART_1.c ****     * Return:
 377:Generated_Source\PSoC5/UART_1.c ****     *  Received data from RX register
 378:Generated_Source\PSoC5/UART_1.c ****     *
 379:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 380:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBuffer - RAM buffer pointer for save received data.
 381:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - cyclic index for write to rxBuffer,
 382:Generated_Source\PSoC5/UART_1.c ****     *     checked to identify new data.
 383:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - cyclic index for read from rxBuffer,
 384:Generated_Source\PSoC5/UART_1.c ****     *     incremented after each byte has been read from buffer.
 385:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - cleared if loop condition was detected
 386:Generated_Source\PSoC5/UART_1.c ****     *     in RX ISR.
 387:Generated_Source\PSoC5/UART_1.c ****     *
 388:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 389:Generated_Source\PSoC5/UART_1.c ****     *  No.
 390:Generated_Source\PSoC5/UART_1.c ****     *
 391:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 392:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_ReadRxData(void) 
 393:Generated_Source\PSoC5/UART_1.c ****     {
 394:Generated_Source\PSoC5/UART_1.c ****         uint8 rxData;
 395:Generated_Source\PSoC5/UART_1.c **** 
 396:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 397:Generated_Source\PSoC5/UART_1.c **** 
 398:Generated_Source\PSoC5/UART_1.c ****         uint8 locRxBufferRead;
 399:Generated_Source\PSoC5/UART_1.c ****         uint8 locRxBufferWrite;
 400:Generated_Source\PSoC5/UART_1.c **** 
 401:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
 402:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 403:Generated_Source\PSoC5/UART_1.c **** 
 404:Generated_Source\PSoC5/UART_1.c ****         locRxBufferRead  = UART_1_rxBufferRead;
 405:Generated_Source\PSoC5/UART_1.c ****         locRxBufferWrite = UART_1_rxBufferWrite;
 406:Generated_Source\PSoC5/UART_1.c **** 
 407:Generated_Source\PSoC5/UART_1.c ****         if( (UART_1_rxBufferLoopDetect != 0u) || (locRxBufferRead != locRxBufferWrite) )
 408:Generated_Source\PSoC5/UART_1.c ****         {
 409:Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_rxBuffer[locRxBufferRead];
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 14


 410:Generated_Source\PSoC5/UART_1.c ****             locRxBufferRead++;
 411:Generated_Source\PSoC5/UART_1.c **** 
 412:Generated_Source\PSoC5/UART_1.c ****             if(locRxBufferRead >= UART_1_RX_BUFFER_SIZE)
 413:Generated_Source\PSoC5/UART_1.c ****             {
 414:Generated_Source\PSoC5/UART_1.c ****                 locRxBufferRead = 0u;
 415:Generated_Source\PSoC5/UART_1.c ****             }
 416:Generated_Source\PSoC5/UART_1.c ****             /* Update the real pointer */
 417:Generated_Source\PSoC5/UART_1.c ****             UART_1_rxBufferRead = locRxBufferRead;
 418:Generated_Source\PSoC5/UART_1.c **** 
 419:Generated_Source\PSoC5/UART_1.c ****             if(UART_1_rxBufferLoopDetect != 0u)
 420:Generated_Source\PSoC5/UART_1.c ****             {
 421:Generated_Source\PSoC5/UART_1.c ****                 UART_1_rxBufferLoopDetect = 0u;
 422:Generated_Source\PSoC5/UART_1.c ****                 #if ((UART_1_RX_INTERRUPT_ENABLED) && (UART_1_FLOW_CONTROL != 0u))
 423:Generated_Source\PSoC5/UART_1.c ****                     /* When Hardware Flow Control selected - return RX mask */
 424:Generated_Source\PSoC5/UART_1.c ****                     #if( UART_1_HD_ENABLED )
 425:Generated_Source\PSoC5/UART_1.c ****                         if((UART_1_CONTROL_REG & UART_1_CTRL_HD_SEND) == 0u)
 426:Generated_Source\PSoC5/UART_1.c ****                         {   /* In Half duplex mode return RX mask only in RX
 427:Generated_Source\PSoC5/UART_1.c ****                             *  configuration set, otherwise
 428:Generated_Source\PSoC5/UART_1.c ****                             *  mask will be returned in LoadRxConfig() API.
 429:Generated_Source\PSoC5/UART_1.c ****                             */
 430:Generated_Source\PSoC5/UART_1.c ****                             UART_1_RXSTATUS_MASK_REG  |= UART_1_RX_STS_FIFO_NOTEMPTY;
 431:Generated_Source\PSoC5/UART_1.c ****                         }
 432:Generated_Source\PSoC5/UART_1.c ****                     #else
 433:Generated_Source\PSoC5/UART_1.c ****                         UART_1_RXSTATUS_MASK_REG  |= UART_1_RX_STS_FIFO_NOTEMPTY;
 434:Generated_Source\PSoC5/UART_1.c ****                     #endif /* end UART_1_HD_ENABLED */
 435:Generated_Source\PSoC5/UART_1.c ****                 #endif /* ((UART_1_RX_INTERRUPT_ENABLED) && (UART_1_FLOW_CONTROL != 0u)) */
 436:Generated_Source\PSoC5/UART_1.c ****             }
 437:Generated_Source\PSoC5/UART_1.c ****         }
 438:Generated_Source\PSoC5/UART_1.c ****         else
 439:Generated_Source\PSoC5/UART_1.c ****         {   /* Needs to check status for RX_STS_FIFO_NOTEMPTY bit */
 440:Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_RXDATA_REG;
 441:Generated_Source\PSoC5/UART_1.c ****         }
 442:Generated_Source\PSoC5/UART_1.c **** 
 443:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 444:Generated_Source\PSoC5/UART_1.c **** 
 445:Generated_Source\PSoC5/UART_1.c ****     #else
 446:Generated_Source\PSoC5/UART_1.c **** 
 447:Generated_Source\PSoC5/UART_1.c ****         /* Needs to check status for RX_STS_FIFO_NOTEMPTY bit */
 448:Generated_Source\PSoC5/UART_1.c ****         rxData = UART_1_RXDATA_REG;
 449:Generated_Source\PSoC5/UART_1.c **** 
 450:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 451:Generated_Source\PSoC5/UART_1.c **** 
 452:Generated_Source\PSoC5/UART_1.c ****         return(rxData);
 453:Generated_Source\PSoC5/UART_1.c ****     }
 454:Generated_Source\PSoC5/UART_1.c **** 
 455:Generated_Source\PSoC5/UART_1.c **** 
 456:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 457:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ReadRxStatus
 458:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 459:Generated_Source\PSoC5/UART_1.c ****     *
 460:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 461:Generated_Source\PSoC5/UART_1.c ****     *  Returns the current state of the receiver status register and the software
 462:Generated_Source\PSoC5/UART_1.c ****     *  buffer overflow status.
 463:Generated_Source\PSoC5/UART_1.c ****     *
 464:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 465:Generated_Source\PSoC5/UART_1.c ****     *  None.
 466:Generated_Source\PSoC5/UART_1.c ****     *
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 15


 467:Generated_Source\PSoC5/UART_1.c ****     * Return:
 468:Generated_Source\PSoC5/UART_1.c ****     *  Current state of the status register.
 469:Generated_Source\PSoC5/UART_1.c ****     *
 470:Generated_Source\PSoC5/UART_1.c ****     * Side Effect:
 471:Generated_Source\PSoC5/UART_1.c ****     *  All status register bits are clear-on-read except
 472:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_RX_STS_FIFO_NOTEMPTY.
 473:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_RX_STS_FIFO_NOTEMPTY clears immediately after RX data
 474:Generated_Source\PSoC5/UART_1.c ****     *  register read.
 475:Generated_Source\PSoC5/UART_1.c ****     *
 476:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 477:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferOverflow - used to indicate overload condition.
 478:Generated_Source\PSoC5/UART_1.c ****     *   It set to one in RX interrupt when there isn't free space in
 479:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_rxBufferRead to write new data. This condition returned
 480:Generated_Source\PSoC5/UART_1.c ****     *   and cleared to zero by this API as an
 481:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_RX_STS_SOFT_BUFF_OVER bit along with RX Status register
 482:Generated_Source\PSoC5/UART_1.c ****     *   bits.
 483:Generated_Source\PSoC5/UART_1.c ****     *
 484:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 485:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_ReadRxStatus(void) 
 486:Generated_Source\PSoC5/UART_1.c ****     {
 487:Generated_Source\PSoC5/UART_1.c ****         uint8 status;
 488:Generated_Source\PSoC5/UART_1.c **** 
 489:Generated_Source\PSoC5/UART_1.c ****         status = UART_1_RXSTATUS_REG & UART_1_RX_HW_MASK;
 490:Generated_Source\PSoC5/UART_1.c **** 
 491:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 492:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_rxBufferOverflow != 0u)
 493:Generated_Source\PSoC5/UART_1.c ****         {
 494:Generated_Source\PSoC5/UART_1.c ****             status |= UART_1_RX_STS_SOFT_BUFF_OVER;
 495:Generated_Source\PSoC5/UART_1.c ****             UART_1_rxBufferOverflow = 0u;
 496:Generated_Source\PSoC5/UART_1.c ****         }
 497:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 498:Generated_Source\PSoC5/UART_1.c **** 
 499:Generated_Source\PSoC5/UART_1.c ****         return(status);
 500:Generated_Source\PSoC5/UART_1.c ****     }
 501:Generated_Source\PSoC5/UART_1.c **** 
 502:Generated_Source\PSoC5/UART_1.c **** 
 503:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 504:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetChar
 505:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 506:Generated_Source\PSoC5/UART_1.c ****     *
 507:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 508:Generated_Source\PSoC5/UART_1.c ****     *  Returns the last received byte of data. UART_1_GetChar() is
 509:Generated_Source\PSoC5/UART_1.c ****     *  designed for ASCII characters and returns a uint8 where 1 to 255 are values
 510:Generated_Source\PSoC5/UART_1.c ****     *  for valid characters and 0 indicates an error occurred or no data is present.
 511:Generated_Source\PSoC5/UART_1.c ****     *
 512:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 513:Generated_Source\PSoC5/UART_1.c ****     *  None.
 514:Generated_Source\PSoC5/UART_1.c ****     *
 515:Generated_Source\PSoC5/UART_1.c ****     * Return:
 516:Generated_Source\PSoC5/UART_1.c ****     *  Character read from UART RX buffer. ASCII characters from 1 to 255 are valid.
 517:Generated_Source\PSoC5/UART_1.c ****     *  A returned zero signifies an error condition or no data available.
 518:Generated_Source\PSoC5/UART_1.c ****     *
 519:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 520:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBuffer - RAM buffer pointer for save received data.
 521:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - cyclic index for write to rxBuffer,
 522:Generated_Source\PSoC5/UART_1.c ****     *     checked to identify new data.
 523:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - cyclic index for read from rxBuffer,
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 16


 524:Generated_Source\PSoC5/UART_1.c ****     *     incremented after each byte has been read from buffer.
 525:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - cleared if loop condition was detected
 526:Generated_Source\PSoC5/UART_1.c ****     *     in RX ISR.
 527:Generated_Source\PSoC5/UART_1.c ****     *
 528:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 529:Generated_Source\PSoC5/UART_1.c ****     *  No.
 530:Generated_Source\PSoC5/UART_1.c ****     *
 531:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 532:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_GetChar(void) 
 533:Generated_Source\PSoC5/UART_1.c ****     {
 534:Generated_Source\PSoC5/UART_1.c ****         uint8 rxData = 0u;
 535:Generated_Source\PSoC5/UART_1.c ****         uint8 rxStatus;
 536:Generated_Source\PSoC5/UART_1.c **** 
 537:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 538:Generated_Source\PSoC5/UART_1.c ****         uint8 locRxBufferRead;
 539:Generated_Source\PSoC5/UART_1.c ****         uint8 locRxBufferWrite;
 540:Generated_Source\PSoC5/UART_1.c **** 
 541:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
 542:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 543:Generated_Source\PSoC5/UART_1.c **** 
 544:Generated_Source\PSoC5/UART_1.c ****         locRxBufferRead  = UART_1_rxBufferRead;
 545:Generated_Source\PSoC5/UART_1.c ****         locRxBufferWrite = UART_1_rxBufferWrite;
 546:Generated_Source\PSoC5/UART_1.c **** 
 547:Generated_Source\PSoC5/UART_1.c ****         if( (UART_1_rxBufferLoopDetect != 0u) || (locRxBufferRead != locRxBufferWrite) )
 548:Generated_Source\PSoC5/UART_1.c ****         {
 549:Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_rxBuffer[locRxBufferRead];
 550:Generated_Source\PSoC5/UART_1.c ****             locRxBufferRead++;
 551:Generated_Source\PSoC5/UART_1.c ****             if(locRxBufferRead >= UART_1_RX_BUFFER_SIZE)
 552:Generated_Source\PSoC5/UART_1.c ****             {
 553:Generated_Source\PSoC5/UART_1.c ****                 locRxBufferRead = 0u;
 554:Generated_Source\PSoC5/UART_1.c ****             }
 555:Generated_Source\PSoC5/UART_1.c ****             /* Update the real pointer */
 556:Generated_Source\PSoC5/UART_1.c ****             UART_1_rxBufferRead = locRxBufferRead;
 557:Generated_Source\PSoC5/UART_1.c **** 
 558:Generated_Source\PSoC5/UART_1.c ****             if(UART_1_rxBufferLoopDetect != 0u)
 559:Generated_Source\PSoC5/UART_1.c ****             {
 560:Generated_Source\PSoC5/UART_1.c ****                 UART_1_rxBufferLoopDetect = 0u;
 561:Generated_Source\PSoC5/UART_1.c ****                 #if( (UART_1_RX_INTERRUPT_ENABLED) && (UART_1_FLOW_CONTROL != 0u) )
 562:Generated_Source\PSoC5/UART_1.c ****                     /* When Hardware Flow Control selected - return RX mask */
 563:Generated_Source\PSoC5/UART_1.c ****                     #if( UART_1_HD_ENABLED )
 564:Generated_Source\PSoC5/UART_1.c ****                         if((UART_1_CONTROL_REG & UART_1_CTRL_HD_SEND) == 0u)
 565:Generated_Source\PSoC5/UART_1.c ****                         {   /* In Half duplex mode return RX mask only if
 566:Generated_Source\PSoC5/UART_1.c ****                             *  RX configuration set, otherwise
 567:Generated_Source\PSoC5/UART_1.c ****                             *  mask will be returned in LoadRxConfig() API.
 568:Generated_Source\PSoC5/UART_1.c ****                             */
 569:Generated_Source\PSoC5/UART_1.c ****                             UART_1_RXSTATUS_MASK_REG |= UART_1_RX_STS_FIFO_NOTEMPTY;
 570:Generated_Source\PSoC5/UART_1.c ****                         }
 571:Generated_Source\PSoC5/UART_1.c ****                     #else
 572:Generated_Source\PSoC5/UART_1.c ****                         UART_1_RXSTATUS_MASK_REG |= UART_1_RX_STS_FIFO_NOTEMPTY;
 573:Generated_Source\PSoC5/UART_1.c ****                     #endif /* end UART_1_HD_ENABLED */
 574:Generated_Source\PSoC5/UART_1.c ****                 #endif /* UART_1_RX_INTERRUPT_ENABLED and Hardware flow control*/
 575:Generated_Source\PSoC5/UART_1.c ****             }
 576:Generated_Source\PSoC5/UART_1.c **** 
 577:Generated_Source\PSoC5/UART_1.c ****         }
 578:Generated_Source\PSoC5/UART_1.c ****         else
 579:Generated_Source\PSoC5/UART_1.c ****         {   rxStatus = UART_1_RXSTATUS_REG;
 580:Generated_Source\PSoC5/UART_1.c ****             if((rxStatus & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u)
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 17


 581:Generated_Source\PSoC5/UART_1.c ****             {   /* Read received data from FIFO */
 582:Generated_Source\PSoC5/UART_1.c ****                 rxData = UART_1_RXDATA_REG;
 583:Generated_Source\PSoC5/UART_1.c ****                 /*Check status on error*/
 584:Generated_Source\PSoC5/UART_1.c ****                 if((rxStatus & (UART_1_RX_STS_BREAK | UART_1_RX_STS_PAR_ERROR |
 585:Generated_Source\PSoC5/UART_1.c ****                                 UART_1_RX_STS_STOP_ERROR | UART_1_RX_STS_OVERRUN)) != 0u)
 586:Generated_Source\PSoC5/UART_1.c ****                 {
 587:Generated_Source\PSoC5/UART_1.c ****                     rxData = 0u;
 588:Generated_Source\PSoC5/UART_1.c ****                 }
 589:Generated_Source\PSoC5/UART_1.c ****             }
 590:Generated_Source\PSoC5/UART_1.c ****         }
 591:Generated_Source\PSoC5/UART_1.c **** 
 592:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 593:Generated_Source\PSoC5/UART_1.c **** 
 594:Generated_Source\PSoC5/UART_1.c ****     #else
 595:Generated_Source\PSoC5/UART_1.c **** 
 596:Generated_Source\PSoC5/UART_1.c ****         rxStatus =UART_1_RXSTATUS_REG;
 597:Generated_Source\PSoC5/UART_1.c ****         if((rxStatus & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u)
 598:Generated_Source\PSoC5/UART_1.c ****         {
 599:Generated_Source\PSoC5/UART_1.c ****             /* Read received data from FIFO */
 600:Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_RXDATA_REG;
 601:Generated_Source\PSoC5/UART_1.c **** 
 602:Generated_Source\PSoC5/UART_1.c ****             /*Check status on error*/
 603:Generated_Source\PSoC5/UART_1.c ****             if((rxStatus & (UART_1_RX_STS_BREAK | UART_1_RX_STS_PAR_ERROR |
 604:Generated_Source\PSoC5/UART_1.c ****                             UART_1_RX_STS_STOP_ERROR | UART_1_RX_STS_OVERRUN)) != 0u)
 605:Generated_Source\PSoC5/UART_1.c ****             {
 606:Generated_Source\PSoC5/UART_1.c ****                 rxData = 0u;
 607:Generated_Source\PSoC5/UART_1.c ****             }
 608:Generated_Source\PSoC5/UART_1.c ****         }
 609:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 610:Generated_Source\PSoC5/UART_1.c **** 
 611:Generated_Source\PSoC5/UART_1.c ****         return(rxData);
 612:Generated_Source\PSoC5/UART_1.c ****     }
 613:Generated_Source\PSoC5/UART_1.c **** 
 614:Generated_Source\PSoC5/UART_1.c **** 
 615:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 616:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetByte
 617:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 618:Generated_Source\PSoC5/UART_1.c ****     *
 619:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 620:Generated_Source\PSoC5/UART_1.c ****     *  Reads UART RX buffer immediately, returns received character and error
 621:Generated_Source\PSoC5/UART_1.c ****     *  condition.
 622:Generated_Source\PSoC5/UART_1.c ****     *
 623:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 624:Generated_Source\PSoC5/UART_1.c ****     *  None.
 625:Generated_Source\PSoC5/UART_1.c ****     *
 626:Generated_Source\PSoC5/UART_1.c ****     * Return:
 627:Generated_Source\PSoC5/UART_1.c ****     *  MSB contains status and LSB contains UART RX data. If the MSB is nonzero,
 628:Generated_Source\PSoC5/UART_1.c ****     *  an error has occurred.
 629:Generated_Source\PSoC5/UART_1.c ****     *
 630:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 631:Generated_Source\PSoC5/UART_1.c ****     *  No.
 632:Generated_Source\PSoC5/UART_1.c ****     *
 633:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 634:Generated_Source\PSoC5/UART_1.c ****     uint16 UART_1_GetByte(void) 
 635:Generated_Source\PSoC5/UART_1.c ****     {
 636:Generated_Source\PSoC5/UART_1.c ****         
 637:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 18


 638:Generated_Source\PSoC5/UART_1.c ****         uint16 locErrorStatus;
 639:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
 640:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 641:Generated_Source\PSoC5/UART_1.c ****         locErrorStatus = (uint16)UART_1_errorStatus;
 642:Generated_Source\PSoC5/UART_1.c ****         UART_1_errorStatus = 0u;
 643:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 644:Generated_Source\PSoC5/UART_1.c ****         return ( (uint16)(locErrorStatus << 8u) | UART_1_ReadRxData() );
 645:Generated_Source\PSoC5/UART_1.c ****     #else
 646:Generated_Source\PSoC5/UART_1.c ****         return ( ((uint16)UART_1_ReadRxStatus() << 8u) | UART_1_ReadRxData() );
 647:Generated_Source\PSoC5/UART_1.c ****     #endif /* UART_1_RX_INTERRUPT_ENABLED */
 648:Generated_Source\PSoC5/UART_1.c ****         
 649:Generated_Source\PSoC5/UART_1.c ****     }
 650:Generated_Source\PSoC5/UART_1.c **** 
 651:Generated_Source\PSoC5/UART_1.c **** 
 652:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 653:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetRxBufferSize
 654:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 655:Generated_Source\PSoC5/UART_1.c ****     *
 656:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 657:Generated_Source\PSoC5/UART_1.c ****     *  Returns the number of received bytes available in the RX buffer.
 658:Generated_Source\PSoC5/UART_1.c ****     *  * RX software buffer is disabled (RX Buffer Size parameter is equal to 4): 
 659:Generated_Source\PSoC5/UART_1.c ****     *    returns 0 for empty RX FIFO or 1 for not empty RX FIFO.
 660:Generated_Source\PSoC5/UART_1.c ****     *  * RX software buffer is enabled: returns the number of bytes available in 
 661:Generated_Source\PSoC5/UART_1.c ****     *    the RX software buffer. Bytes available in the RX FIFO do not take to 
 662:Generated_Source\PSoC5/UART_1.c ****     *    account.
 663:Generated_Source\PSoC5/UART_1.c ****     *
 664:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 665:Generated_Source\PSoC5/UART_1.c ****     *  None.
 666:Generated_Source\PSoC5/UART_1.c ****     *
 667:Generated_Source\PSoC5/UART_1.c ****     * Return:
 668:Generated_Source\PSoC5/UART_1.c ****     *  uint8: Number of bytes in the RX buffer. 
 669:Generated_Source\PSoC5/UART_1.c ****     *    Return value type depends on RX Buffer Size parameter.
 670:Generated_Source\PSoC5/UART_1.c ****     *
 671:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 672:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - used to calculate left bytes.
 673:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - used to calculate left bytes.
 674:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - checked to decide left bytes amount.
 675:Generated_Source\PSoC5/UART_1.c ****     *
 676:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 677:Generated_Source\PSoC5/UART_1.c ****     *  No.
 678:Generated_Source\PSoC5/UART_1.c ****     *
 679:Generated_Source\PSoC5/UART_1.c ****     * Theory:
 680:Generated_Source\PSoC5/UART_1.c ****     *  Allows the user to find out how full the RX Buffer is.
 681:Generated_Source\PSoC5/UART_1.c ****     *
 682:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 683:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_GetRxBufferSize(void)
 684:Generated_Source\PSoC5/UART_1.c ****                                                             
 685:Generated_Source\PSoC5/UART_1.c ****     {
 686:Generated_Source\PSoC5/UART_1.c ****         uint8 size;
 687:Generated_Source\PSoC5/UART_1.c **** 
 688:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 689:Generated_Source\PSoC5/UART_1.c **** 
 690:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
 691:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 692:Generated_Source\PSoC5/UART_1.c **** 
 693:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_rxBufferRead == UART_1_rxBufferWrite)
 694:Generated_Source\PSoC5/UART_1.c ****         {
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 19


 695:Generated_Source\PSoC5/UART_1.c ****             if(UART_1_rxBufferLoopDetect != 0u)
 696:Generated_Source\PSoC5/UART_1.c ****             {
 697:Generated_Source\PSoC5/UART_1.c ****                 size = UART_1_RX_BUFFER_SIZE;
 698:Generated_Source\PSoC5/UART_1.c ****             }
 699:Generated_Source\PSoC5/UART_1.c ****             else
 700:Generated_Source\PSoC5/UART_1.c ****             {
 701:Generated_Source\PSoC5/UART_1.c ****                 size = 0u;
 702:Generated_Source\PSoC5/UART_1.c ****             }
 703:Generated_Source\PSoC5/UART_1.c ****         }
 704:Generated_Source\PSoC5/UART_1.c ****         else if(UART_1_rxBufferRead < UART_1_rxBufferWrite)
 705:Generated_Source\PSoC5/UART_1.c ****         {
 706:Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_rxBufferWrite - UART_1_rxBufferRead);
 707:Generated_Source\PSoC5/UART_1.c ****         }
 708:Generated_Source\PSoC5/UART_1.c ****         else
 709:Generated_Source\PSoC5/UART_1.c ****         {
 710:Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_RX_BUFFER_SIZE - UART_1_rxBufferRead) + UART_1_rxBufferWrite;
 711:Generated_Source\PSoC5/UART_1.c ****         }
 712:Generated_Source\PSoC5/UART_1.c **** 
 713:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 714:Generated_Source\PSoC5/UART_1.c **** 
 715:Generated_Source\PSoC5/UART_1.c ****     #else
 716:Generated_Source\PSoC5/UART_1.c **** 
 717:Generated_Source\PSoC5/UART_1.c ****         /* We can only know if there is data in the fifo. */
 718:Generated_Source\PSoC5/UART_1.c ****         size = ((UART_1_RXSTATUS_REG & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u) ? 1u : 0u;
 719:Generated_Source\PSoC5/UART_1.c **** 
 720:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 721:Generated_Source\PSoC5/UART_1.c **** 
 722:Generated_Source\PSoC5/UART_1.c ****         return(size);
 723:Generated_Source\PSoC5/UART_1.c ****     }
 724:Generated_Source\PSoC5/UART_1.c **** 
 725:Generated_Source\PSoC5/UART_1.c **** 
 726:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 727:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ClearRxBuffer
 728:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 729:Generated_Source\PSoC5/UART_1.c ****     *
 730:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 731:Generated_Source\PSoC5/UART_1.c ****     *  Clears the receiver memory buffer and hardware RX FIFO of all received data.
 732:Generated_Source\PSoC5/UART_1.c ****     *
 733:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 734:Generated_Source\PSoC5/UART_1.c ****     *  None.
 735:Generated_Source\PSoC5/UART_1.c ****     *
 736:Generated_Source\PSoC5/UART_1.c ****     * Return:
 737:Generated_Source\PSoC5/UART_1.c ****     *  None.
 738:Generated_Source\PSoC5/UART_1.c ****     *
 739:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 740:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - cleared to zero.
 741:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - cleared to zero.
 742:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - cleared to zero.
 743:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferOverflow - cleared to zero.
 744:Generated_Source\PSoC5/UART_1.c ****     *
 745:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 746:Generated_Source\PSoC5/UART_1.c ****     *  No.
 747:Generated_Source\PSoC5/UART_1.c ****     *
 748:Generated_Source\PSoC5/UART_1.c ****     * Theory:
 749:Generated_Source\PSoC5/UART_1.c ****     *  Setting the pointers to zero makes the system believe there is no data to
 750:Generated_Source\PSoC5/UART_1.c ****     *  read and writing will resume at address 0 overwriting any data that may
 751:Generated_Source\PSoC5/UART_1.c ****     *  have remained in the RAM.
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 20


 752:Generated_Source\PSoC5/UART_1.c ****     *
 753:Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
 754:Generated_Source\PSoC5/UART_1.c ****     *  Any received data not read from the RAM or FIFO buffer will be lost.
 755:Generated_Source\PSoC5/UART_1.c ****     *
 756:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 757:Generated_Source\PSoC5/UART_1.c ****     void UART_1_ClearRxBuffer(void) 
 758:Generated_Source\PSoC5/UART_1.c ****     {
 759:Generated_Source\PSoC5/UART_1.c ****         uint8 enableInterrupts;
 760:Generated_Source\PSoC5/UART_1.c **** 
 761:Generated_Source\PSoC5/UART_1.c ****         /* Clear the HW FIFO */
 762:Generated_Source\PSoC5/UART_1.c ****         enableInterrupts = CyEnterCriticalSection();
 763:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXDATA_AUX_CTL_REG |= (uint8)  UART_1_RX_FIFO_CLR;
 764:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXDATA_AUX_CTL_REG &= (uint8) ~UART_1_RX_FIFO_CLR;
 765:Generated_Source\PSoC5/UART_1.c ****         CyExitCriticalSection(enableInterrupts);
 766:Generated_Source\PSoC5/UART_1.c **** 
 767:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 768:Generated_Source\PSoC5/UART_1.c **** 
 769:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt. */
 770:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 771:Generated_Source\PSoC5/UART_1.c **** 
 772:Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferRead = 0u;
 773:Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferWrite = 0u;
 774:Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferLoopDetect = 0u;
 775:Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferOverflow = 0u;
 776:Generated_Source\PSoC5/UART_1.c **** 
 777:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 778:Generated_Source\PSoC5/UART_1.c **** 
 779:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 780:Generated_Source\PSoC5/UART_1.c **** 
 781:Generated_Source\PSoC5/UART_1.c ****     }
 782:Generated_Source\PSoC5/UART_1.c **** 
 783:Generated_Source\PSoC5/UART_1.c **** 
 784:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 785:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxAddressMode
 786:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 787:Generated_Source\PSoC5/UART_1.c ****     *
 788:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 789:Generated_Source\PSoC5/UART_1.c ****     *  Sets the software controlled Addressing mode used by the RX portion of the
 790:Generated_Source\PSoC5/UART_1.c ****     *  UART.
 791:Generated_Source\PSoC5/UART_1.c ****     *
 792:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 793:Generated_Source\PSoC5/UART_1.c ****     *  addressMode: Enumerated value indicating the mode of RX addressing
 794:Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_SW_BYTE_BYTE -  Software Byte-by-Byte address
 795:Generated_Source\PSoC5/UART_1.c ****     *                                               detection
 796:Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_SW_DETECT_TO_BUFFER - Software Detect to Buffer
 797:Generated_Source\PSoC5/UART_1.c ****     *                                               address detection
 798:Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_HW_BYTE_BY_BYTE - Hardware Byte-by-Byte address
 799:Generated_Source\PSoC5/UART_1.c ****     *                                               detection
 800:Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_HW_DETECT_TO_BUFFER - Hardware Detect to Buffer
 801:Generated_Source\PSoC5/UART_1.c ****     *                                               address detection
 802:Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_NONE - No address detection
 803:Generated_Source\PSoC5/UART_1.c ****     *
 804:Generated_Source\PSoC5/UART_1.c ****     * Return:
 805:Generated_Source\PSoC5/UART_1.c ****     *  None.
 806:Generated_Source\PSoC5/UART_1.c ****     *
 807:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 808:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxAddressMode - the parameter stored in this variable for
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 21


 809:Generated_Source\PSoC5/UART_1.c ****     *   the farther usage in RX ISR.
 810:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxAddressDetected - set to initial state (0).
 811:Generated_Source\PSoC5/UART_1.c ****     *
 812:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 813:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxAddressMode(uint8 addressMode)
 814:Generated_Source\PSoC5/UART_1.c ****                                                         
 815:Generated_Source\PSoC5/UART_1.c ****     {
 816:Generated_Source\PSoC5/UART_1.c ****         #if(UART_1_RXHW_ADDRESS_ENABLED)
 817:Generated_Source\PSoC5/UART_1.c ****             #if(UART_1_CONTROL_REG_REMOVED)
 818:Generated_Source\PSoC5/UART_1.c ****                 if(0u != addressMode)
 819:Generated_Source\PSoC5/UART_1.c ****                 {
 820:Generated_Source\PSoC5/UART_1.c ****                     /* Suppress compiler warning */
 821:Generated_Source\PSoC5/UART_1.c ****                 }
 822:Generated_Source\PSoC5/UART_1.c ****             #else /* UART_1_CONTROL_REG_REMOVED */
 823:Generated_Source\PSoC5/UART_1.c ****                 uint8 tmpCtrl;
 824:Generated_Source\PSoC5/UART_1.c ****                 tmpCtrl = UART_1_CONTROL_REG & (uint8)~UART_1_CTRL_RXADDR_MODE_MASK;
 825:Generated_Source\PSoC5/UART_1.c ****                 tmpCtrl |= (uint8)(addressMode << UART_1_CTRL_RXADDR_MODE0_SHIFT);
 826:Generated_Source\PSoC5/UART_1.c ****                 UART_1_CONTROL_REG = tmpCtrl;
 827:Generated_Source\PSoC5/UART_1.c **** 
 828:Generated_Source\PSoC5/UART_1.c ****                 #if(UART_1_RX_INTERRUPT_ENABLED && \
 829:Generated_Source\PSoC5/UART_1.c ****                    (UART_1_RXBUFFERSIZE > UART_1_FIFO_LENGTH) )
 830:Generated_Source\PSoC5/UART_1.c ****                     UART_1_rxAddressMode = addressMode;
 831:Generated_Source\PSoC5/UART_1.c ****                     UART_1_rxAddressDetected = 0u;
 832:Generated_Source\PSoC5/UART_1.c ****                 #endif /* End UART_1_RXBUFFERSIZE > UART_1_FIFO_LENGTH*/
 833:Generated_Source\PSoC5/UART_1.c ****             #endif /* End UART_1_CONTROL_REG_REMOVED */
 834:Generated_Source\PSoC5/UART_1.c ****         #else /* UART_1_RXHW_ADDRESS_ENABLED */
 835:Generated_Source\PSoC5/UART_1.c ****             if(0u != addressMode)
 836:Generated_Source\PSoC5/UART_1.c ****             {
 837:Generated_Source\PSoC5/UART_1.c ****                 /* Suppress compiler warning */
 838:Generated_Source\PSoC5/UART_1.c ****             }
 839:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_RXHW_ADDRESS_ENABLED */
 840:Generated_Source\PSoC5/UART_1.c ****     }
 841:Generated_Source\PSoC5/UART_1.c **** 
 842:Generated_Source\PSoC5/UART_1.c **** 
 843:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 844:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxAddress1
 845:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 846:Generated_Source\PSoC5/UART_1.c ****     *
 847:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 848:Generated_Source\PSoC5/UART_1.c ****     *  Sets the first of two hardware-detectable receiver addresses.
 849:Generated_Source\PSoC5/UART_1.c ****     *
 850:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 851:Generated_Source\PSoC5/UART_1.c ****     *  address: Address #1 for hardware address detection.
 852:Generated_Source\PSoC5/UART_1.c ****     *
 853:Generated_Source\PSoC5/UART_1.c ****     * Return:
 854:Generated_Source\PSoC5/UART_1.c ****     *  None.
 855:Generated_Source\PSoC5/UART_1.c ****     *
 856:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 857:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxAddress1(uint8 address) 
 858:Generated_Source\PSoC5/UART_1.c ****     {
 859:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXADDRESS1_REG = address;
 860:Generated_Source\PSoC5/UART_1.c ****     }
 861:Generated_Source\PSoC5/UART_1.c **** 
 862:Generated_Source\PSoC5/UART_1.c **** 
 863:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 864:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxAddress2
 865:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 22


 866:Generated_Source\PSoC5/UART_1.c ****     *
 867:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 868:Generated_Source\PSoC5/UART_1.c ****     *  Sets the second of two hardware-detectable receiver addresses.
 869:Generated_Source\PSoC5/UART_1.c ****     *
 870:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 871:Generated_Source\PSoC5/UART_1.c ****     *  address: Address #2 for hardware address detection.
 872:Generated_Source\PSoC5/UART_1.c ****     *
 873:Generated_Source\PSoC5/UART_1.c ****     * Return:
 874:Generated_Source\PSoC5/UART_1.c ****     *  None.
 875:Generated_Source\PSoC5/UART_1.c ****     *
 876:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 877:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxAddress2(uint8 address) 
 878:Generated_Source\PSoC5/UART_1.c ****     {
 879:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXADDRESS2_REG = address;
 880:Generated_Source\PSoC5/UART_1.c ****     }
 881:Generated_Source\PSoC5/UART_1.c **** 
 882:Generated_Source\PSoC5/UART_1.c **** #endif  /* UART_1_RX_ENABLED || UART_1_HD_ENABLED*/
 883:Generated_Source\PSoC5/UART_1.c **** 
 884:Generated_Source\PSoC5/UART_1.c **** 
 885:Generated_Source\PSoC5/UART_1.c **** #if( (UART_1_TX_ENABLED) || (UART_1_HD_ENABLED) )
 886:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 887:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetTxInterruptMode
 888:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 889:Generated_Source\PSoC5/UART_1.c ****     *
 890:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 891:Generated_Source\PSoC5/UART_1.c ****     *  Configures the TX interrupt sources to be enabled, but does not enable the
 892:Generated_Source\PSoC5/UART_1.c ****     *  interrupt.
 893:Generated_Source\PSoC5/UART_1.c ****     *
 894:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 895:Generated_Source\PSoC5/UART_1.c ****     *  intSrc: Bit field containing the TX interrupt sources to enable
 896:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_COMPLETE        Interrupt on TX byte complete
 897:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_FIFO_EMPTY      Interrupt when TX FIFO is empty
 898:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_FIFO_FULL       Interrupt when TX FIFO is full
 899:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_FIFO_NOT_FULL   Interrupt when TX FIFO is not full
 900:Generated_Source\PSoC5/UART_1.c ****     *
 901:Generated_Source\PSoC5/UART_1.c ****     * Return:
 902:Generated_Source\PSoC5/UART_1.c ****     *  None.
 903:Generated_Source\PSoC5/UART_1.c ****     *
 904:Generated_Source\PSoC5/UART_1.c ****     * Theory:
 905:Generated_Source\PSoC5/UART_1.c ****     *  Enables the output of specific status bits to the interrupt controller
 906:Generated_Source\PSoC5/UART_1.c ****     *
 907:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 908:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetTxInterruptMode(uint8 intSrc) 
 909:Generated_Source\PSoC5/UART_1.c ****     {
 308              		.loc 1 909 0
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 0
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 312              		@ link register save eliminated.
 313              	.LVL15:
 910:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXSTATUS_MASK_REG = intSrc;
 314              		.loc 1 910 0
 315 0000 014B     		ldr	r3, .L22
 316 0002 1870     		strb	r0, [r3]
 317 0004 7047     		bx	lr
 318              	.L23:
 319 0006 00BF     		.align	2
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 23


 320              	.L22:
 321 0008 86650040 		.word	1073767814
 322              		.cfi_endproc
 323              	.LFE6:
 324              		.size	UART_1_SetTxInterruptMode, .-UART_1_SetTxInterruptMode
 325              		.section	.text.UART_1_WriteTxData,"ax",%progbits
 326              		.align	2
 327              		.global	UART_1_WriteTxData
 328              		.thumb
 329              		.thumb_func
 330              		.type	UART_1_WriteTxData, %function
 331              	UART_1_WriteTxData:
 332              	.LFB7:
 911:Generated_Source\PSoC5/UART_1.c ****     }
 912:Generated_Source\PSoC5/UART_1.c **** 
 913:Generated_Source\PSoC5/UART_1.c **** 
 914:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 915:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_WriteTxData
 916:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 917:Generated_Source\PSoC5/UART_1.c ****     *
 918:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 919:Generated_Source\PSoC5/UART_1.c ****     *  Places a byte of data into the transmit buffer to be sent when the bus is
 920:Generated_Source\PSoC5/UART_1.c ****     *  available without checking the TX status register. You must check status
 921:Generated_Source\PSoC5/UART_1.c ****     *  separately.
 922:Generated_Source\PSoC5/UART_1.c ****     *
 923:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 924:Generated_Source\PSoC5/UART_1.c ****     *  txDataByte: data byte
 925:Generated_Source\PSoC5/UART_1.c ****     *
 926:Generated_Source\PSoC5/UART_1.c ****     * Return:
 927:Generated_Source\PSoC5/UART_1.c ****     * None.
 928:Generated_Source\PSoC5/UART_1.c ****     *
 929:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 930:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBuffer - RAM buffer pointer for save data for transmission
 931:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - cyclic index for write to txBuffer,
 932:Generated_Source\PSoC5/UART_1.c ****     *    incremented after each byte saved to buffer.
 933:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - cyclic index for read from txBuffer,
 934:Generated_Source\PSoC5/UART_1.c ****     *    checked to identify the condition to write to FIFO directly or to TX buffer
 935:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
 936:Generated_Source\PSoC5/UART_1.c ****     *    initialized.
 937:Generated_Source\PSoC5/UART_1.c ****     *
 938:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 939:Generated_Source\PSoC5/UART_1.c ****     *  No.
 940:Generated_Source\PSoC5/UART_1.c ****     *
 941:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 942:Generated_Source\PSoC5/UART_1.c ****     void UART_1_WriteTxData(uint8 txDataByte) 
 943:Generated_Source\PSoC5/UART_1.c ****     {
 333              		.loc 1 943 0
 334              		.cfi_startproc
 335              		@ args = 0, pretend = 0, frame = 0
 336              		@ frame_needed = 0, uses_anonymous_args = 0
 337              		@ link register save eliminated.
 338              	.LVL16:
 944:Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function*/
 945:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 339              		.loc 1 945 0
 340 0000 024B     		ldr	r3, .L29
 341 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 24


 342 0004 0BB1     		cbz	r3, .L24
 946:Generated_Source\PSoC5/UART_1.c ****         {
 947:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 948:Generated_Source\PSoC5/UART_1.c **** 
 949:Generated_Source\PSoC5/UART_1.c ****             /* Protect variables that could change on interrupt. */
 950:Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
 951:Generated_Source\PSoC5/UART_1.c **** 
 952:Generated_Source\PSoC5/UART_1.c ****             if( (UART_1_txBufferRead == UART_1_txBufferWrite) &&
 953:Generated_Source\PSoC5/UART_1.c ****                 ((UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_FULL) == 0u) )
 954:Generated_Source\PSoC5/UART_1.c ****             {
 955:Generated_Source\PSoC5/UART_1.c ****                 /* Add directly to the FIFO. */
 956:Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXDATA_REG = txDataByte;
 957:Generated_Source\PSoC5/UART_1.c ****             }
 958:Generated_Source\PSoC5/UART_1.c ****             else
 959:Generated_Source\PSoC5/UART_1.c ****             {
 960:Generated_Source\PSoC5/UART_1.c ****                 if(UART_1_txBufferWrite >= UART_1_TX_BUFFER_SIZE)
 961:Generated_Source\PSoC5/UART_1.c ****                 {
 962:Generated_Source\PSoC5/UART_1.c ****                     UART_1_txBufferWrite = 0u;
 963:Generated_Source\PSoC5/UART_1.c ****                 }
 964:Generated_Source\PSoC5/UART_1.c **** 
 965:Generated_Source\PSoC5/UART_1.c ****                 UART_1_txBuffer[UART_1_txBufferWrite] = txDataByte;
 966:Generated_Source\PSoC5/UART_1.c **** 
 967:Generated_Source\PSoC5/UART_1.c ****                 /* Add to the software buffer. */
 968:Generated_Source\PSoC5/UART_1.c ****                 UART_1_txBufferWrite++;
 969:Generated_Source\PSoC5/UART_1.c ****             }
 970:Generated_Source\PSoC5/UART_1.c **** 
 971:Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
 972:Generated_Source\PSoC5/UART_1.c **** 
 973:Generated_Source\PSoC5/UART_1.c ****         #else
 974:Generated_Source\PSoC5/UART_1.c **** 
 975:Generated_Source\PSoC5/UART_1.c ****             /* Add directly to the FIFO. */
 976:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXDATA_REG = txDataByte;
 343              		.loc 1 976 0
 344 0006 024B     		ldr	r3, .L29+4
 345 0008 1870     		strb	r0, [r3]
 346              	.L24:
 347 000a 7047     		bx	lr
 348              	.L30:
 349              		.align	2
 350              	.L29:
 351 000c 00000000 		.word	.LANCHOR0
 352 0010 46650040 		.word	1073767750
 353              		.cfi_endproc
 354              	.LFE7:
 355              		.size	UART_1_WriteTxData, .-UART_1_WriteTxData
 356              		.section	.text.UART_1_ReadTxStatus,"ax",%progbits
 357              		.align	2
 358              		.global	UART_1_ReadTxStatus
 359              		.thumb
 360              		.thumb_func
 361              		.type	UART_1_ReadTxStatus, %function
 362              	UART_1_ReadTxStatus:
 363              	.LFB8:
 977:Generated_Source\PSoC5/UART_1.c **** 
 978:Generated_Source\PSoC5/UART_1.c ****         #endif /*(UART_1_TX_INTERRUPT_ENABLED) */
 979:Generated_Source\PSoC5/UART_1.c ****         }
 980:Generated_Source\PSoC5/UART_1.c ****     }
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 25


 981:Generated_Source\PSoC5/UART_1.c **** 
 982:Generated_Source\PSoC5/UART_1.c **** 
 983:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 984:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ReadTxStatus
 985:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 986:Generated_Source\PSoC5/UART_1.c ****     *
 987:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 988:Generated_Source\PSoC5/UART_1.c ****     *  Reads the status register for the TX portion of the UART.
 989:Generated_Source\PSoC5/UART_1.c ****     *
 990:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 991:Generated_Source\PSoC5/UART_1.c ****     *  None.
 992:Generated_Source\PSoC5/UART_1.c ****     *
 993:Generated_Source\PSoC5/UART_1.c ****     * Return:
 994:Generated_Source\PSoC5/UART_1.c ****     *  Contents of the status register
 995:Generated_Source\PSoC5/UART_1.c ****     *
 996:Generated_Source\PSoC5/UART_1.c ****     * Theory:
 997:Generated_Source\PSoC5/UART_1.c ****     *  This function reads the TX status register, which is cleared on read.
 998:Generated_Source\PSoC5/UART_1.c ****     *  It is up to the user to handle all bits in this return value accordingly,
 999:Generated_Source\PSoC5/UART_1.c ****     *  even if the bit was not enabled as an interrupt source the event happened
1000:Generated_Source\PSoC5/UART_1.c ****     *  and must be handled accordingly.
1001:Generated_Source\PSoC5/UART_1.c ****     *
1002:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1003:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_ReadTxStatus(void) 
1004:Generated_Source\PSoC5/UART_1.c ****     {
 364              		.loc 1 1004 0
 365              		.cfi_startproc
 366              		@ args = 0, pretend = 0, frame = 0
 367              		@ frame_needed = 0, uses_anonymous_args = 0
 368              		@ link register save eliminated.
1005:Generated_Source\PSoC5/UART_1.c ****         return(UART_1_TXSTATUS_REG);
 369              		.loc 1 1005 0
 370 0000 014B     		ldr	r3, .L32
 371 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
1006:Generated_Source\PSoC5/UART_1.c ****     }
 372              		.loc 1 1006 0
 373 0004 7047     		bx	lr
 374              	.L33:
 375 0006 00BF     		.align	2
 376              	.L32:
 377 0008 66650040 		.word	1073767782
 378              		.cfi_endproc
 379              	.LFE8:
 380              		.size	UART_1_ReadTxStatus, .-UART_1_ReadTxStatus
 381              		.section	.text.UART_1_PutChar,"ax",%progbits
 382              		.align	2
 383              		.global	UART_1_PutChar
 384              		.thumb
 385              		.thumb_func
 386              		.type	UART_1_PutChar, %function
 387              	UART_1_PutChar:
 388              	.LFB9:
1007:Generated_Source\PSoC5/UART_1.c **** 
1008:Generated_Source\PSoC5/UART_1.c **** 
1009:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1010:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutChar
1011:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1012:Generated_Source\PSoC5/UART_1.c ****     *
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 26


1013:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1014:Generated_Source\PSoC5/UART_1.c ****     *  Puts a byte of data into the transmit buffer to be sent when the bus is
1015:Generated_Source\PSoC5/UART_1.c ****     *  available. This is a blocking API that waits until the TX buffer has room to
1016:Generated_Source\PSoC5/UART_1.c ****     *  hold the data.
1017:Generated_Source\PSoC5/UART_1.c ****     *
1018:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1019:Generated_Source\PSoC5/UART_1.c ****     *  txDataByte: Byte containing the data to transmit
1020:Generated_Source\PSoC5/UART_1.c ****     *
1021:Generated_Source\PSoC5/UART_1.c ****     * Return:
1022:Generated_Source\PSoC5/UART_1.c ****     *  None.
1023:Generated_Source\PSoC5/UART_1.c ****     *
1024:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1025:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBuffer - RAM buffer pointer for save data for transmission
1026:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - cyclic index for write to txBuffer,
1027:Generated_Source\PSoC5/UART_1.c ****     *     checked to identify free space in txBuffer and incremented after each byte
1028:Generated_Source\PSoC5/UART_1.c ****     *     saved to buffer.
1029:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - cyclic index for read from txBuffer,
1030:Generated_Source\PSoC5/UART_1.c ****     *     checked to identify free space in txBuffer.
1031:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1032:Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1033:Generated_Source\PSoC5/UART_1.c ****     *
1034:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1035:Generated_Source\PSoC5/UART_1.c ****     *  No.
1036:Generated_Source\PSoC5/UART_1.c ****     *
1037:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1038:Generated_Source\PSoC5/UART_1.c ****     *  Allows the user to transmit any byte of data in a single transfer
1039:Generated_Source\PSoC5/UART_1.c ****     *
1040:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1041:Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutChar(uint8 txDataByte) 
1042:Generated_Source\PSoC5/UART_1.c ****     {
 389              		.loc 1 1042 0
 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 0
 392              		@ frame_needed = 0, uses_anonymous_args = 0
 393              		@ link register save eliminated.
 394              	.LVL17:
1043:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_INTERRUPT_ENABLED)
1044:Generated_Source\PSoC5/UART_1.c ****         /* The temporary output pointer is used since it takes two instructions
1045:Generated_Source\PSoC5/UART_1.c ****         *  to increment with a wrap, and we can't risk doing that with the real
1046:Generated_Source\PSoC5/UART_1.c ****         *  pointer and getting an interrupt in between instructions.
1047:Generated_Source\PSoC5/UART_1.c ****         */
1048:Generated_Source\PSoC5/UART_1.c ****         uint8 locTxBufferWrite;
1049:Generated_Source\PSoC5/UART_1.c ****         uint8 locTxBufferRead;
1050:Generated_Source\PSoC5/UART_1.c **** 
1051:Generated_Source\PSoC5/UART_1.c ****         do
1052:Generated_Source\PSoC5/UART_1.c ****         { /* Block if software buffer is full, so we don't overwrite. */
1053:Generated_Source\PSoC5/UART_1.c **** 
1054:Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1055:Generated_Source\PSoC5/UART_1.c ****             /* Disable TX interrupt to protect variables from modification */
1056:Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
1057:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
1058:Generated_Source\PSoC5/UART_1.c **** 
1059:Generated_Source\PSoC5/UART_1.c ****             locTxBufferWrite = UART_1_txBufferWrite;
1060:Generated_Source\PSoC5/UART_1.c ****             locTxBufferRead  = UART_1_txBufferRead;
1061:Generated_Source\PSoC5/UART_1.c **** 
1062:Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1063:Generated_Source\PSoC5/UART_1.c ****             /* Enable interrupt to continue transmission */
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 27


1064:Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
1065:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
1066:Generated_Source\PSoC5/UART_1.c ****         }
1067:Generated_Source\PSoC5/UART_1.c ****         while( (locTxBufferWrite < locTxBufferRead) ? (locTxBufferWrite == (locTxBufferRead - 1u)) 
1068:Generated_Source\PSoC5/UART_1.c ****                                 ((locTxBufferWrite - locTxBufferRead) ==
1069:Generated_Source\PSoC5/UART_1.c ****                                 (uint8)(UART_1_TX_BUFFER_SIZE - 1u)) );
1070:Generated_Source\PSoC5/UART_1.c **** 
1071:Generated_Source\PSoC5/UART_1.c ****         if( (locTxBufferRead == locTxBufferWrite) &&
1072:Generated_Source\PSoC5/UART_1.c ****             ((UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_FULL) == 0u) )
1073:Generated_Source\PSoC5/UART_1.c ****         {
1074:Generated_Source\PSoC5/UART_1.c ****             /* Add directly to the FIFO */
1075:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXDATA_REG = txDataByte;
1076:Generated_Source\PSoC5/UART_1.c ****         }
1077:Generated_Source\PSoC5/UART_1.c ****         else
1078:Generated_Source\PSoC5/UART_1.c ****         {
1079:Generated_Source\PSoC5/UART_1.c ****             if(locTxBufferWrite >= UART_1_TX_BUFFER_SIZE)
1080:Generated_Source\PSoC5/UART_1.c ****             {
1081:Generated_Source\PSoC5/UART_1.c ****                 locTxBufferWrite = 0u;
1082:Generated_Source\PSoC5/UART_1.c ****             }
1083:Generated_Source\PSoC5/UART_1.c ****             /* Add to the software buffer. */
1084:Generated_Source\PSoC5/UART_1.c ****             UART_1_txBuffer[locTxBufferWrite] = txDataByte;
1085:Generated_Source\PSoC5/UART_1.c ****             locTxBufferWrite++;
1086:Generated_Source\PSoC5/UART_1.c **** 
1087:Generated_Source\PSoC5/UART_1.c ****             /* Finally, update the real output pointer */
1088:Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1089:Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
1090:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
1091:Generated_Source\PSoC5/UART_1.c **** 
1092:Generated_Source\PSoC5/UART_1.c ****             UART_1_txBufferWrite = locTxBufferWrite;
1093:Generated_Source\PSoC5/UART_1.c **** 
1094:Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1095:Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
1096:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
1097:Generated_Source\PSoC5/UART_1.c **** 
1098:Generated_Source\PSoC5/UART_1.c ****             if(0u != (UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_EMPTY))
1099:Generated_Source\PSoC5/UART_1.c ****             {
1100:Generated_Source\PSoC5/UART_1.c ****                 /* Trigger TX interrupt to send software buffer */
1101:Generated_Source\PSoC5/UART_1.c ****                 UART_1_SetPendingTxInt();
1102:Generated_Source\PSoC5/UART_1.c ****             }
1103:Generated_Source\PSoC5/UART_1.c ****         }
1104:Generated_Source\PSoC5/UART_1.c **** 
1105:Generated_Source\PSoC5/UART_1.c ****     #else
1106:Generated_Source\PSoC5/UART_1.c **** 
1107:Generated_Source\PSoC5/UART_1.c ****         while((UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_FULL) != 0u)
 395              		.loc 1 1107 0
 396 0000 034A     		ldr	r2, .L37
 397              	.L35:
 398              		.loc 1 1107 0 is_stmt 0 discriminator 1
 399 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 400 0004 5B07     		lsls	r3, r3, #29
 401 0006 FCD4     		bmi	.L35
1108:Generated_Source\PSoC5/UART_1.c ****         {
1109:Generated_Source\PSoC5/UART_1.c ****             /* Wait for room in the FIFO */
1110:Generated_Source\PSoC5/UART_1.c ****         }
1111:Generated_Source\PSoC5/UART_1.c **** 
1112:Generated_Source\PSoC5/UART_1.c ****         /* Add directly to the FIFO */
1113:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXDATA_REG = txDataByte;
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 28


 402              		.loc 1 1113 0 is_stmt 1
 403 0008 024B     		ldr	r3, .L37+4
 404 000a 1870     		strb	r0, [r3]
 405 000c 7047     		bx	lr
 406              	.L38:
 407 000e 00BF     		.align	2
 408              	.L37:
 409 0010 66650040 		.word	1073767782
 410 0014 46650040 		.word	1073767750
 411              		.cfi_endproc
 412              	.LFE9:
 413              		.size	UART_1_PutChar, .-UART_1_PutChar
 414              		.section	.text.UART_1_PutString,"ax",%progbits
 415              		.align	2
 416              		.global	UART_1_PutString
 417              		.thumb
 418              		.thumb_func
 419              		.type	UART_1_PutString, %function
 420              	UART_1_PutString:
 421              	.LFB10:
1114:Generated_Source\PSoC5/UART_1.c **** 
1115:Generated_Source\PSoC5/UART_1.c ****     #endif /* UART_1_TX_INTERRUPT_ENABLED */
1116:Generated_Source\PSoC5/UART_1.c ****     }
1117:Generated_Source\PSoC5/UART_1.c **** 
1118:Generated_Source\PSoC5/UART_1.c **** 
1119:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1120:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutString
1121:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1122:Generated_Source\PSoC5/UART_1.c ****     *
1123:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1124:Generated_Source\PSoC5/UART_1.c ****     *  Sends a NULL terminated string to the TX buffer for transmission.
1125:Generated_Source\PSoC5/UART_1.c ****     *
1126:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1127:Generated_Source\PSoC5/UART_1.c ****     *  string[]: Pointer to the null terminated string array residing in RAM or ROM
1128:Generated_Source\PSoC5/UART_1.c ****     *
1129:Generated_Source\PSoC5/UART_1.c ****     * Return:
1130:Generated_Source\PSoC5/UART_1.c ****     *  None.
1131:Generated_Source\PSoC5/UART_1.c ****     *
1132:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1133:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1134:Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1135:Generated_Source\PSoC5/UART_1.c ****     *
1136:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1137:Generated_Source\PSoC5/UART_1.c ****     *  No.
1138:Generated_Source\PSoC5/UART_1.c ****     *
1139:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1140:Generated_Source\PSoC5/UART_1.c ****     *  If there is not enough memory in the TX buffer for the entire string, this
1141:Generated_Source\PSoC5/UART_1.c ****     *  function blocks until the last character of the string is loaded into the
1142:Generated_Source\PSoC5/UART_1.c ****     *  TX buffer.
1143:Generated_Source\PSoC5/UART_1.c ****     *
1144:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1145:Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutString(const char8 string[]) 
1146:Generated_Source\PSoC5/UART_1.c ****     {
 422              		.loc 1 1146 0
 423              		.cfi_startproc
 424              		@ args = 0, pretend = 0, frame = 0
 425              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 29


 426              		@ link register save eliminated.
 427              	.LVL18:
1147:Generated_Source\PSoC5/UART_1.c ****         uint16 bufIndex = 0u;
1148:Generated_Source\PSoC5/UART_1.c **** 
1149:Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function */
1150:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 428              		.loc 1 1150 0
 429 0000 094B     		ldr	r3, .L52
 430 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 431 0004 7BB1     		cbz	r3, .L51
1146:Generated_Source\PSoC5/UART_1.c ****         uint16 bufIndex = 0u;
 432              		.loc 1 1146 0
 433 0006 30B4     		push	{r4, r5}
 434              		.cfi_def_cfa_offset 8
 435              		.cfi_offset 4, -8
 436              		.cfi_offset 5, -4
1151:Generated_Source\PSoC5/UART_1.c ****         {
1152:Generated_Source\PSoC5/UART_1.c ****             /* This is a blocking function, it will not exit until all data is sent */
1153:Generated_Source\PSoC5/UART_1.c ****             while(string[bufIndex] != (char8) 0)
 437              		.loc 1 1153 0
 438 0008 0478     		ldrb	r4, [r0]	@ zero_extendqisi2
 439 000a 5CB1     		cbz	r4, .L39
 440              	.LBB26:
 441              	.LBB27:
1107:Generated_Source\PSoC5/UART_1.c ****         {
 442              		.loc 1 1107 0
 443 000c 074A     		ldr	r2, .L52+4
1113:Generated_Source\PSoC5/UART_1.c **** 
 444              		.loc 1 1113 0
 445 000e 084D     		ldr	r5, .L52+8
 446              	.LBE27:
 447              	.LBE26:
 448              		.loc 1 1153 0
 449 0010 0021     		movs	r1, #0
 450              	.LVL19:
 451              	.L42:
 452              	.LBB30:
 453              	.LBB28:
1107:Generated_Source\PSoC5/UART_1.c ****         {
 454              		.loc 1 1107 0
 455 0012 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 456 0014 5B07     		lsls	r3, r3, #29
 457 0016 FCD4     		bmi	.L42
 458              	.LBE28:
 459              	.LBE30:
1154:Generated_Source\PSoC5/UART_1.c ****             {
1155:Generated_Source\PSoC5/UART_1.c ****                 UART_1_PutChar((uint8)string[bufIndex]);
1156:Generated_Source\PSoC5/UART_1.c ****                 bufIndex++;
 460              		.loc 1 1156 0
 461 0018 0131     		adds	r1, r1, #1
 462 001a 89B2     		uxth	r1, r1
 463              	.LBB31:
 464              	.LBB29:
1113:Generated_Source\PSoC5/UART_1.c **** 
 465              		.loc 1 1113 0
 466 001c 2C70     		strb	r4, [r5]
 467              	.LVL20:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 30


 468              	.LBE29:
 469              	.LBE31:
1153:Generated_Source\PSoC5/UART_1.c ****             {
 470              		.loc 1 1153 0
 471 001e 445C     		ldrb	r4, [r0, r1]	@ zero_extendqisi2
 472 0020 002C     		cmp	r4, #0
 473 0022 F6D1     		bne	.L42
 474              	.LVL21:
 475              	.L39:
1157:Generated_Source\PSoC5/UART_1.c ****             }
1158:Generated_Source\PSoC5/UART_1.c ****         }
1159:Generated_Source\PSoC5/UART_1.c ****     }
 476              		.loc 1 1159 0
 477 0024 30BC     		pop	{r4, r5}
 478              		.cfi_restore 5
 479              		.cfi_restore 4
 480              		.cfi_def_cfa_offset 0
 481              	.L51:
 482 0026 7047     		bx	lr
 483              	.L53:
 484              		.align	2
 485              	.L52:
 486 0028 00000000 		.word	.LANCHOR0
 487 002c 66650040 		.word	1073767782
 488 0030 46650040 		.word	1073767750
 489              		.cfi_endproc
 490              	.LFE10:
 491              		.size	UART_1_PutString, .-UART_1_PutString
 492              		.section	.text.UART_1_PutArray,"ax",%progbits
 493              		.align	2
 494              		.global	UART_1_PutArray
 495              		.thumb
 496              		.thumb_func
 497              		.type	UART_1_PutArray, %function
 498              	UART_1_PutArray:
 499              	.LFB11:
1160:Generated_Source\PSoC5/UART_1.c **** 
1161:Generated_Source\PSoC5/UART_1.c **** 
1162:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1163:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutArray
1164:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1165:Generated_Source\PSoC5/UART_1.c ****     *
1166:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1167:Generated_Source\PSoC5/UART_1.c ****     *  Places N bytes of data from a memory array into the TX buffer for
1168:Generated_Source\PSoC5/UART_1.c ****     *  transmission.
1169:Generated_Source\PSoC5/UART_1.c ****     *
1170:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1171:Generated_Source\PSoC5/UART_1.c ****     *  string[]: Address of the memory array residing in RAM or ROM.
1172:Generated_Source\PSoC5/UART_1.c ****     *  byteCount: Number of bytes to be transmitted. The type depends on TX Buffer
1173:Generated_Source\PSoC5/UART_1.c ****     *             Size parameter.
1174:Generated_Source\PSoC5/UART_1.c ****     *
1175:Generated_Source\PSoC5/UART_1.c ****     * Return:
1176:Generated_Source\PSoC5/UART_1.c ****     *  None.
1177:Generated_Source\PSoC5/UART_1.c ****     *
1178:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1179:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1180:Generated_Source\PSoC5/UART_1.c ****     *     initialized.
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 31


1181:Generated_Source\PSoC5/UART_1.c ****     *
1182:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1183:Generated_Source\PSoC5/UART_1.c ****     *  No.
1184:Generated_Source\PSoC5/UART_1.c ****     *
1185:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1186:Generated_Source\PSoC5/UART_1.c ****     *  If there is not enough memory in the TX buffer for the entire string, this
1187:Generated_Source\PSoC5/UART_1.c ****     *  function blocks until the last character of the string is loaded into the
1188:Generated_Source\PSoC5/UART_1.c ****     *  TX buffer.
1189:Generated_Source\PSoC5/UART_1.c ****     *
1190:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1191:Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutArray(const uint8 string[], uint8 byteCount)
1192:Generated_Source\PSoC5/UART_1.c ****                                                                     
1193:Generated_Source\PSoC5/UART_1.c ****     {
 500              		.loc 1 1193 0
 501              		.cfi_startproc
 502              		@ args = 0, pretend = 0, frame = 0
 503              		@ frame_needed = 0, uses_anonymous_args = 0
 504              		@ link register save eliminated.
 505              	.LVL22:
1194:Generated_Source\PSoC5/UART_1.c ****         uint8 bufIndex = 0u;
1195:Generated_Source\PSoC5/UART_1.c **** 
1196:Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function */
1197:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 506              		.loc 1 1197 0
 507 0000 0A4B     		ldr	r3, .L67
 508 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 509 0004 83B1     		cbz	r3, .L66
1198:Generated_Source\PSoC5/UART_1.c ****         {
1199:Generated_Source\PSoC5/UART_1.c ****             while(bufIndex < byteCount)
 510              		.loc 1 1199 0
 511 0006 79B1     		cbz	r1, .L66
1193:Generated_Source\PSoC5/UART_1.c ****         uint8 bufIndex = 0u;
 512              		.loc 1 1193 0
 513 0008 30B4     		push	{r4, r5}
 514              		.cfi_def_cfa_offset 8
 515              		.cfi_offset 4, -8
 516              		.cfi_offset 5, -4
 517 000a 4C1E     		subs	r4, r1, #1
 518 000c E4B2     		uxtb	r4, r4
 519              	.LBB32:
 520              	.LBB33:
1107:Generated_Source\PSoC5/UART_1.c ****         {
 521              		.loc 1 1107 0
 522 000e 084A     		ldr	r2, .L67+4
1113:Generated_Source\PSoC5/UART_1.c **** 
 523              		.loc 1 1113 0
 524 0010 084D     		ldr	r5, .L67+8
 525 0012 0444     		add	r4, r4, r0
 526 0014 411E     		subs	r1, r0, #1
 527              	.LVL23:
 528              	.L58:
 529              	.LBE33:
 530              	.LBE32:
1200:Generated_Source\PSoC5/UART_1.c ****             {
1201:Generated_Source\PSoC5/UART_1.c ****                 UART_1_PutChar(string[bufIndex]);
 531              		.loc 1 1201 0
 532 0016 11F8010F 		ldrb	r0, [r1, #1]!	@ zero_extendqisi2
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 32


 533              	.LVL24:
 534              	.L57:
 535              	.LBB36:
 536              	.LBB34:
1107:Generated_Source\PSoC5/UART_1.c ****         {
 537              		.loc 1 1107 0
 538 001a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 539 001c 5B07     		lsls	r3, r3, #29
 540 001e FCD4     		bmi	.L57
 541              	.LBE34:
 542              	.LBE36:
1199:Generated_Source\PSoC5/UART_1.c ****             {
 543              		.loc 1 1199 0
 544 0020 A142     		cmp	r1, r4
 545              	.LBB37:
 546              	.LBB35:
1113:Generated_Source\PSoC5/UART_1.c **** 
 547              		.loc 1 1113 0
 548 0022 2870     		strb	r0, [r5]
 549              	.LVL25:
 550              	.LBE35:
 551              	.LBE37:
1199:Generated_Source\PSoC5/UART_1.c ****             {
 552              		.loc 1 1199 0
 553 0024 F7D1     		bne	.L58
1202:Generated_Source\PSoC5/UART_1.c ****                 bufIndex++;
1203:Generated_Source\PSoC5/UART_1.c ****             }
1204:Generated_Source\PSoC5/UART_1.c ****         }
1205:Generated_Source\PSoC5/UART_1.c ****     }
 554              		.loc 1 1205 0
 555 0026 30BC     		pop	{r4, r5}
 556              		.cfi_restore 5
 557              		.cfi_restore 4
 558              		.cfi_def_cfa_offset 0
 559              	.LVL26:
 560              	.L66:
 561 0028 7047     		bx	lr
 562              	.L68:
 563 002a 00BF     		.align	2
 564              	.L67:
 565 002c 00000000 		.word	.LANCHOR0
 566 0030 66650040 		.word	1073767782
 567 0034 46650040 		.word	1073767750
 568              		.cfi_endproc
 569              	.LFE11:
 570              		.size	UART_1_PutArray, .-UART_1_PutArray
 571              		.section	.text.UART_1_PutCRLF,"ax",%progbits
 572              		.align	2
 573              		.global	UART_1_PutCRLF
 574              		.thumb
 575              		.thumb_func
 576              		.type	UART_1_PutCRLF, %function
 577              	UART_1_PutCRLF:
 578              	.LFB12:
1206:Generated_Source\PSoC5/UART_1.c **** 
1207:Generated_Source\PSoC5/UART_1.c **** 
1208:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 33


1209:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutCRLF
1210:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1211:Generated_Source\PSoC5/UART_1.c ****     *
1212:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1213:Generated_Source\PSoC5/UART_1.c ****     *  Writes a byte of data followed by a carriage return (0x0D) and line feed
1214:Generated_Source\PSoC5/UART_1.c ****     *  (0x0A) to the transmit buffer.
1215:Generated_Source\PSoC5/UART_1.c ****     *
1216:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1217:Generated_Source\PSoC5/UART_1.c ****     *  txDataByte: Data byte to transmit before the carriage return and line feed.
1218:Generated_Source\PSoC5/UART_1.c ****     *
1219:Generated_Source\PSoC5/UART_1.c ****     * Return:
1220:Generated_Source\PSoC5/UART_1.c ****     *  None.
1221:Generated_Source\PSoC5/UART_1.c ****     *
1222:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1223:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1224:Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1225:Generated_Source\PSoC5/UART_1.c ****     *
1226:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1227:Generated_Source\PSoC5/UART_1.c ****     *  No.
1228:Generated_Source\PSoC5/UART_1.c ****     *
1229:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1230:Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutCRLF(uint8 txDataByte) 
1231:Generated_Source\PSoC5/UART_1.c ****     {
 579              		.loc 1 1231 0
 580              		.cfi_startproc
 581              		@ args = 0, pretend = 0, frame = 0
 582              		@ frame_needed = 0, uses_anonymous_args = 0
 583              		@ link register save eliminated.
 584              	.LVL27:
1232:Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function */
1233:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 585              		.loc 1 1233 0
 586 0000 0B4B     		ldr	r3, .L81
 587 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 588 0004 9BB1     		cbz	r3, .L69
 589              	.LBB38:
 590              	.LBB39:
1107:Generated_Source\PSoC5/UART_1.c ****         {
 591              		.loc 1 1107 0
 592 0006 0B4A     		ldr	r2, .L81+4
 593              	.L76:
 594 0008 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 595 000a 5B07     		lsls	r3, r3, #29
 596 000c FCD4     		bmi	.L76
1113:Generated_Source\PSoC5/UART_1.c **** 
 597              		.loc 1 1113 0
 598 000e 0A4B     		ldr	r3, .L81+8
 599              	.LBE39:
 600              	.LBE38:
 601              	.LBB41:
 602              	.LBB42:
1107:Generated_Source\PSoC5/UART_1.c ****         {
 603              		.loc 1 1107 0
 604 0010 084A     		ldr	r2, .L81+4
 605              	.LBE42:
 606              	.LBE41:
 607              	.LBB45:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 34


 608              	.LBB40:
1113:Generated_Source\PSoC5/UART_1.c **** 
 609              		.loc 1 1113 0
 610 0012 1870     		strb	r0, [r3]
 611              	.L72:
 612              	.LBE40:
 613              	.LBE45:
 614              	.LBB46:
 615              	.LBB43:
1107:Generated_Source\PSoC5/UART_1.c ****         {
 616              		.loc 1 1107 0
 617 0014 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 618 0016 5907     		lsls	r1, r3, #29
 619 0018 FCD4     		bmi	.L72
1113:Generated_Source\PSoC5/UART_1.c **** 
 620              		.loc 1 1113 0
 621 001a 074B     		ldr	r3, .L81+8
 622 001c 0D21     		movs	r1, #13
 623              	.LBE43:
 624              	.LBE46:
 625              	.LBB47:
 626              	.LBB48:
1107:Generated_Source\PSoC5/UART_1.c ****         {
 627              		.loc 1 1107 0
 628 001e 054A     		ldr	r2, .L81+4
 629              	.LBE48:
 630              	.LBE47:
 631              	.LBB50:
 632              	.LBB44:
1113:Generated_Source\PSoC5/UART_1.c **** 
 633              		.loc 1 1113 0
 634 0020 1970     		strb	r1, [r3]
 635              	.L73:
 636              	.LBE44:
 637              	.LBE50:
 638              	.LBB51:
 639              	.LBB49:
1107:Generated_Source\PSoC5/UART_1.c ****         {
 640              		.loc 1 1107 0
 641 0022 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 642 0024 5B07     		lsls	r3, r3, #29
 643 0026 FCD4     		bmi	.L73
1113:Generated_Source\PSoC5/UART_1.c **** 
 644              		.loc 1 1113 0
 645 0028 034B     		ldr	r3, .L81+8
 646 002a 0A22     		movs	r2, #10
 647 002c 1A70     		strb	r2, [r3]
 648              	.L69:
 649 002e 7047     		bx	lr
 650              	.L82:
 651              		.align	2
 652              	.L81:
 653 0030 00000000 		.word	.LANCHOR0
 654 0034 66650040 		.word	1073767782
 655 0038 46650040 		.word	1073767750
 656              	.LBE49:
 657              	.LBE51:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 35


 658              		.cfi_endproc
 659              	.LFE12:
 660              		.size	UART_1_PutCRLF, .-UART_1_PutCRLF
 661              		.section	.text.UART_1_GetTxBufferSize,"ax",%progbits
 662              		.align	2
 663              		.global	UART_1_GetTxBufferSize
 664              		.thumb
 665              		.thumb_func
 666              		.type	UART_1_GetTxBufferSize, %function
 667              	UART_1_GetTxBufferSize:
 668              	.LFB13:
1234:Generated_Source\PSoC5/UART_1.c ****         {
1235:Generated_Source\PSoC5/UART_1.c ****             UART_1_PutChar(txDataByte);
1236:Generated_Source\PSoC5/UART_1.c ****             UART_1_PutChar(0x0Du);
1237:Generated_Source\PSoC5/UART_1.c ****             UART_1_PutChar(0x0Au);
1238:Generated_Source\PSoC5/UART_1.c ****         }
1239:Generated_Source\PSoC5/UART_1.c ****     }
1240:Generated_Source\PSoC5/UART_1.c **** 
1241:Generated_Source\PSoC5/UART_1.c **** 
1242:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1243:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetTxBufferSize
1244:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1245:Generated_Source\PSoC5/UART_1.c ****     *
1246:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1247:Generated_Source\PSoC5/UART_1.c ****     *  Returns the number of bytes in the TX buffer which are waiting to be 
1248:Generated_Source\PSoC5/UART_1.c ****     *  transmitted.
1249:Generated_Source\PSoC5/UART_1.c ****     *  * TX software buffer is disabled (TX Buffer Size parameter is equal to 4): 
1250:Generated_Source\PSoC5/UART_1.c ****     *    returns 0 for empty TX FIFO, 1 for not full TX FIFO or 4 for full TX FIFO.
1251:Generated_Source\PSoC5/UART_1.c ****     *  * TX software buffer is enabled: returns the number of bytes in the TX 
1252:Generated_Source\PSoC5/UART_1.c ****     *    software buffer which are waiting to be transmitted. Bytes available in the
1253:Generated_Source\PSoC5/UART_1.c ****     *    TX FIFO do not count.
1254:Generated_Source\PSoC5/UART_1.c ****     *
1255:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1256:Generated_Source\PSoC5/UART_1.c ****     *  None.
1257:Generated_Source\PSoC5/UART_1.c ****     *
1258:Generated_Source\PSoC5/UART_1.c ****     * Return:
1259:Generated_Source\PSoC5/UART_1.c ****     *  Number of bytes used in the TX buffer. Return value type depends on the TX 
1260:Generated_Source\PSoC5/UART_1.c ****     *  Buffer Size parameter.
1261:Generated_Source\PSoC5/UART_1.c ****     *
1262:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1263:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - used to calculate left space.
1264:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - used to calculate left space.
1265:Generated_Source\PSoC5/UART_1.c ****     *
1266:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1267:Generated_Source\PSoC5/UART_1.c ****     *  No.
1268:Generated_Source\PSoC5/UART_1.c ****     *
1269:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1270:Generated_Source\PSoC5/UART_1.c ****     *  Allows the user to find out how full the TX Buffer is.
1271:Generated_Source\PSoC5/UART_1.c ****     *
1272:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1273:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_GetTxBufferSize(void)
1274:Generated_Source\PSoC5/UART_1.c ****                                                             
1275:Generated_Source\PSoC5/UART_1.c ****     {
 669              		.loc 1 1275 0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 0
 672              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 36


 673              		@ link register save eliminated.
1276:Generated_Source\PSoC5/UART_1.c ****         uint8 size;
1277:Generated_Source\PSoC5/UART_1.c **** 
1278:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_INTERRUPT_ENABLED)
1279:Generated_Source\PSoC5/UART_1.c **** 
1280:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt. */
1281:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableTxInt();
1282:Generated_Source\PSoC5/UART_1.c **** 
1283:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_txBufferRead == UART_1_txBufferWrite)
1284:Generated_Source\PSoC5/UART_1.c ****         {
1285:Generated_Source\PSoC5/UART_1.c ****             size = 0u;
1286:Generated_Source\PSoC5/UART_1.c ****         }
1287:Generated_Source\PSoC5/UART_1.c ****         else if(UART_1_txBufferRead < UART_1_txBufferWrite)
1288:Generated_Source\PSoC5/UART_1.c ****         {
1289:Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_txBufferWrite - UART_1_txBufferRead);
1290:Generated_Source\PSoC5/UART_1.c ****         }
1291:Generated_Source\PSoC5/UART_1.c ****         else
1292:Generated_Source\PSoC5/UART_1.c ****         {
1293:Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_TX_BUFFER_SIZE - UART_1_txBufferRead) +
1294:Generated_Source\PSoC5/UART_1.c ****                     UART_1_txBufferWrite;
1295:Generated_Source\PSoC5/UART_1.c ****         }
1296:Generated_Source\PSoC5/UART_1.c **** 
1297:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableTxInt();
1298:Generated_Source\PSoC5/UART_1.c **** 
1299:Generated_Source\PSoC5/UART_1.c ****     #else
1300:Generated_Source\PSoC5/UART_1.c **** 
1301:Generated_Source\PSoC5/UART_1.c ****         size = UART_1_TXSTATUS_REG;
 674              		.loc 1 1301 0
 675 0000 054B     		ldr	r3, .L86
 676 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 677 0004 C0B2     		uxtb	r0, r0
 678              	.LVL28:
1302:Generated_Source\PSoC5/UART_1.c **** 
1303:Generated_Source\PSoC5/UART_1.c ****         /* Is the fifo is full. */
1304:Generated_Source\PSoC5/UART_1.c ****         if((size & UART_1_TX_STS_FIFO_FULL) != 0u)
 679              		.loc 1 1304 0
 680 0006 4307     		lsls	r3, r0, #29
1305:Generated_Source\PSoC5/UART_1.c ****         {
1306:Generated_Source\PSoC5/UART_1.c ****             size = UART_1_FIFO_LENGTH;
1307:Generated_Source\PSoC5/UART_1.c ****         }
1308:Generated_Source\PSoC5/UART_1.c ****         else if((size & UART_1_TX_STS_FIFO_EMPTY) != 0u)
 681              		.loc 1 1308 0
 682 0008 5ABF     		itte	pl
 683 000a 80F00200 		eorpl	r0, r0, #2
 684              	.LVL29:
 685 000e C0F34000 		ubfxpl	r0, r0, #1, #1
1306:Generated_Source\PSoC5/UART_1.c ****         }
 686              		.loc 1 1306 0
 687 0012 0420     		movmi	r0, #4
 688              	.LVL30:
1309:Generated_Source\PSoC5/UART_1.c ****         {
1310:Generated_Source\PSoC5/UART_1.c ****             size = 0u;
1311:Generated_Source\PSoC5/UART_1.c ****         }
1312:Generated_Source\PSoC5/UART_1.c ****         else
1313:Generated_Source\PSoC5/UART_1.c ****         {
1314:Generated_Source\PSoC5/UART_1.c ****             /* We only know there is data in the fifo. */
1315:Generated_Source\PSoC5/UART_1.c ****             size = 1u;
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 37


1316:Generated_Source\PSoC5/UART_1.c ****         }
1317:Generated_Source\PSoC5/UART_1.c **** 
1318:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
1319:Generated_Source\PSoC5/UART_1.c **** 
1320:Generated_Source\PSoC5/UART_1.c ****     return(size);
1321:Generated_Source\PSoC5/UART_1.c ****     }
 689              		.loc 1 1321 0
 690 0014 7047     		bx	lr
 691              	.L87:
 692 0016 00BF     		.align	2
 693              	.L86:
 694 0018 66650040 		.word	1073767782
 695              		.cfi_endproc
 696              	.LFE13:
 697              		.size	UART_1_GetTxBufferSize, .-UART_1_GetTxBufferSize
 698              		.section	.text.UART_1_ClearTxBuffer,"ax",%progbits
 699              		.align	2
 700              		.global	UART_1_ClearTxBuffer
 701              		.thumb
 702              		.thumb_func
 703              		.type	UART_1_ClearTxBuffer, %function
 704              	UART_1_ClearTxBuffer:
 705              	.LFB14:
1322:Generated_Source\PSoC5/UART_1.c **** 
1323:Generated_Source\PSoC5/UART_1.c **** 
1324:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1325:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ClearTxBuffer
1326:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1327:Generated_Source\PSoC5/UART_1.c ****     *
1328:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1329:Generated_Source\PSoC5/UART_1.c ****     *  Clears all data from the TX buffer and hardware TX FIFO.
1330:Generated_Source\PSoC5/UART_1.c ****     *
1331:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1332:Generated_Source\PSoC5/UART_1.c ****     *  None.
1333:Generated_Source\PSoC5/UART_1.c ****     *
1334:Generated_Source\PSoC5/UART_1.c ****     * Return:
1335:Generated_Source\PSoC5/UART_1.c ****     *  None.
1336:Generated_Source\PSoC5/UART_1.c ****     *
1337:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1338:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - cleared to zero.
1339:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - cleared to zero.
1340:Generated_Source\PSoC5/UART_1.c ****     *
1341:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1342:Generated_Source\PSoC5/UART_1.c ****     *  No.
1343:Generated_Source\PSoC5/UART_1.c ****     *
1344:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1345:Generated_Source\PSoC5/UART_1.c ****     *  Setting the pointers to zero makes the system believe there is no data to
1346:Generated_Source\PSoC5/UART_1.c ****     *  read and writing will resume at address 0 overwriting any data that may have
1347:Generated_Source\PSoC5/UART_1.c ****     *  remained in the RAM.
1348:Generated_Source\PSoC5/UART_1.c ****     *
1349:Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
1350:Generated_Source\PSoC5/UART_1.c ****     *  Data waiting in the transmit buffer is not sent; a byte that is currently
1351:Generated_Source\PSoC5/UART_1.c ****     *  transmitting finishes transmitting.
1352:Generated_Source\PSoC5/UART_1.c ****     *
1353:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1354:Generated_Source\PSoC5/UART_1.c ****     void UART_1_ClearTxBuffer(void) 
1355:Generated_Source\PSoC5/UART_1.c ****     {
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 38


 706              		.loc 1 1355 0
 707              		.cfi_startproc
 708              		@ args = 0, pretend = 0, frame = 0
 709              		@ frame_needed = 0, uses_anonymous_args = 0
 710 0000 08B5     		push	{r3, lr}
 711              		.cfi_def_cfa_offset 8
 712              		.cfi_offset 3, -8
 713              		.cfi_offset 14, -4
1356:Generated_Source\PSoC5/UART_1.c ****         uint8 enableInterrupts;
1357:Generated_Source\PSoC5/UART_1.c **** 
1358:Generated_Source\PSoC5/UART_1.c ****         enableInterrupts = CyEnterCriticalSection();
 714              		.loc 1 1358 0
 715 0002 FFF7FEFF 		bl	CyEnterCriticalSection
 716              	.LVL31:
1359:Generated_Source\PSoC5/UART_1.c ****         /* Clear the HW FIFO */
1360:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXDATA_AUX_CTL_REG |= (uint8)  UART_1_TX_FIFO_CLR;
 717              		.loc 1 1360 0
 718 0006 064B     		ldr	r3, .L90
 719 0008 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 720 000a 42F00102 		orr	r2, r2, #1
 721 000e 1A70     		strb	r2, [r3]
1361:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXDATA_AUX_CTL_REG &= (uint8) ~UART_1_TX_FIFO_CLR;
 722              		.loc 1 1361 0
 723 0010 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 724 0012 02F0FE02 		and	r2, r2, #254
 725 0016 1A70     		strb	r2, [r3]
1362:Generated_Source\PSoC5/UART_1.c ****         CyExitCriticalSection(enableInterrupts);
1363:Generated_Source\PSoC5/UART_1.c **** 
1364:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_INTERRUPT_ENABLED)
1365:Generated_Source\PSoC5/UART_1.c **** 
1366:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt. */
1367:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableTxInt();
1368:Generated_Source\PSoC5/UART_1.c **** 
1369:Generated_Source\PSoC5/UART_1.c ****         UART_1_txBufferRead = 0u;
1370:Generated_Source\PSoC5/UART_1.c ****         UART_1_txBufferWrite = 0u;
1371:Generated_Source\PSoC5/UART_1.c **** 
1372:Generated_Source\PSoC5/UART_1.c ****         /* Enable Tx interrupt. */
1373:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableTxInt();
1374:Generated_Source\PSoC5/UART_1.c **** 
1375:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
1376:Generated_Source\PSoC5/UART_1.c ****     }
 726              		.loc 1 1376 0
 727 0018 BDE80840 		pop	{r3, lr}
 728              		.cfi_restore 14
 729              		.cfi_restore 3
 730              		.cfi_def_cfa_offset 0
1362:Generated_Source\PSoC5/UART_1.c ****         CyExitCriticalSection(enableInterrupts);
 731              		.loc 1 1362 0
 732 001c FFF7FEBF 		b	CyExitCriticalSection
 733              	.LVL32:
 734              	.L91:
 735              		.align	2
 736              	.L90:
 737 0020 96650040 		.word	1073767830
 738              		.cfi_endproc
 739              	.LFE14:
 740              		.size	UART_1_ClearTxBuffer, .-UART_1_ClearTxBuffer
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 39


 741              		.section	.text.UART_1_SendBreak,"ax",%progbits
 742              		.align	2
 743              		.global	UART_1_SendBreak
 744              		.thumb
 745              		.thumb_func
 746              		.type	UART_1_SendBreak, %function
 747              	UART_1_SendBreak:
 748              	.LFB15:
1377:Generated_Source\PSoC5/UART_1.c **** 
1378:Generated_Source\PSoC5/UART_1.c **** 
1379:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1380:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SendBreak
1381:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1382:Generated_Source\PSoC5/UART_1.c ****     *
1383:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1384:Generated_Source\PSoC5/UART_1.c ****     *  Transmits a break signal on the bus.
1385:Generated_Source\PSoC5/UART_1.c ****     *
1386:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1387:Generated_Source\PSoC5/UART_1.c ****     *  uint8 retMode:  Send Break return mode. See the following table for options.
1388:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_SEND_BREAK - Initialize registers for break, send the Break
1389:Generated_Source\PSoC5/UART_1.c ****     *       signal and return immediately.
1390:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_WAIT_FOR_COMPLETE_REINIT - Wait until break transmission is
1391:Generated_Source\PSoC5/UART_1.c ****     *       complete, reinitialize registers to normal transmission mode then return
1392:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_REINIT - Reinitialize registers to normal transmission mode
1393:Generated_Source\PSoC5/UART_1.c ****     *       then return.
1394:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_SEND_WAIT_REINIT - Performs both options: 
1395:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_SEND_BREAK and UART_1_WAIT_FOR_COMPLETE_REINIT.
1396:Generated_Source\PSoC5/UART_1.c ****     *      This option is recommended for most cases.
1397:Generated_Source\PSoC5/UART_1.c ****     *
1398:Generated_Source\PSoC5/UART_1.c ****     * Return:
1399:Generated_Source\PSoC5/UART_1.c ****     *  None.
1400:Generated_Source\PSoC5/UART_1.c ****     *
1401:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1402:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1403:Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1404:Generated_Source\PSoC5/UART_1.c ****     *  txPeriod - static variable, used for keeping TX period configuration.
1405:Generated_Source\PSoC5/UART_1.c ****     *
1406:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1407:Generated_Source\PSoC5/UART_1.c ****     *  No.
1408:Generated_Source\PSoC5/UART_1.c ****     *
1409:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1410:Generated_Source\PSoC5/UART_1.c ****     *  SendBreak function initializes registers to send 13-bit break signal. It is
1411:Generated_Source\PSoC5/UART_1.c ****     *  important to return the registers configuration to normal for continue 8-bit
1412:Generated_Source\PSoC5/UART_1.c ****     *  operation.
1413:Generated_Source\PSoC5/UART_1.c ****     *  There are 3 variants for this API usage:
1414:Generated_Source\PSoC5/UART_1.c ****     *  1) SendBreak(3) - function will send the Break signal and take care on the
1415:Generated_Source\PSoC5/UART_1.c ****     *     configuration returning. Function will block CPU until transmission
1416:Generated_Source\PSoC5/UART_1.c ****     *     complete.
1417:Generated_Source\PSoC5/UART_1.c ****     *  2) User may want to use blocking time if UART configured to the low speed
1418:Generated_Source\PSoC5/UART_1.c ****     *     operation
1419:Generated_Source\PSoC5/UART_1.c ****     *     Example for this case:
1420:Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(0);     - initialize Break signal transmission
1421:Generated_Source\PSoC5/UART_1.c ****     *         Add your code here to use CPU time
1422:Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(1);     - complete Break operation
1423:Generated_Source\PSoC5/UART_1.c ****     *  3) Same to 2) but user may want to initialize and use the interrupt to
1424:Generated_Source\PSoC5/UART_1.c ****     *     complete break operation.
1425:Generated_Source\PSoC5/UART_1.c ****     *     Example for this case:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 40


1426:Generated_Source\PSoC5/UART_1.c ****     *     Initialize TX interrupt with "TX - On TX Complete" parameter
1427:Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(0);     - initialize Break signal transmission
1428:Generated_Source\PSoC5/UART_1.c ****     *         Add your code here to use CPU time
1429:Generated_Source\PSoC5/UART_1.c ****     *     When interrupt appear with UART_1_TX_STS_COMPLETE status:
1430:Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(2);     - complete Break operation
1431:Generated_Source\PSoC5/UART_1.c ****     *
1432:Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
1433:Generated_Source\PSoC5/UART_1.c ****     *  The UART_1_SendBreak() function initializes registers to send a
1434:Generated_Source\PSoC5/UART_1.c ****     *  break signal.
1435:Generated_Source\PSoC5/UART_1.c ****     *  Break signal length depends on the break signal bits configuration.
1436:Generated_Source\PSoC5/UART_1.c ****     *  The register configuration should be reinitialized before normal 8-bit
1437:Generated_Source\PSoC5/UART_1.c ****     *  communication can continue.
1438:Generated_Source\PSoC5/UART_1.c ****     *
1439:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1440:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SendBreak(uint8 retMode) 
1441:Generated_Source\PSoC5/UART_1.c ****     {
 749              		.loc 1 1441 0
 750              		.cfi_startproc
 751              		@ args = 0, pretend = 0, frame = 0
 752              		@ frame_needed = 0, uses_anonymous_args = 0
 753              		@ link register save eliminated.
 754              	.LVL33:
1442:Generated_Source\PSoC5/UART_1.c **** 
1443:Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function*/
1444:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 755              		.loc 1 1444 0
 756 0000 1249     		ldr	r1, .L118
 757 0002 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 758 0004 C3B1     		cbz	r3, .L116
1441:Generated_Source\PSoC5/UART_1.c **** 
 759              		.loc 1 1441 0
 760 0006 F0B4     		push	{r4, r5, r6, r7}
 761              		.cfi_def_cfa_offset 16
 762              		.cfi_offset 4, -16
 763              		.cfi_offset 5, -12
 764              		.cfi_offset 6, -8
 765              		.cfi_offset 7, -4
 766              	.LBB52:
1445:Generated_Source\PSoC5/UART_1.c ****         {
1446:Generated_Source\PSoC5/UART_1.c ****             /* Set the Counter to 13-bits and transmit a 00 byte */
1447:Generated_Source\PSoC5/UART_1.c ****             /* When that is done then reset the counter value back */
1448:Generated_Source\PSoC5/UART_1.c ****             uint8 tmpStat;
1449:Generated_Source\PSoC5/UART_1.c **** 
1450:Generated_Source\PSoC5/UART_1.c ****         #if(UART_1_HD_ENABLED) /* Half Duplex mode*/
1451:Generated_Source\PSoC5/UART_1.c **** 
1452:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_SEND_BREAK) ||
1453:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT ) )
1454:Generated_Source\PSoC5/UART_1.c ****             {
1455:Generated_Source\PSoC5/UART_1.c ****                 /* CTRL_HD_SEND_BREAK - sends break bits in HD mode */
1456:Generated_Source\PSoC5/UART_1.c ****                 UART_1_WriteControlRegister(UART_1_ReadControlRegister() |
1457:Generated_Source\PSoC5/UART_1.c ****                                                       UART_1_CTRL_HD_SEND_BREAK);
1458:Generated_Source\PSoC5/UART_1.c ****                 /* Send zeros */
1459:Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXDATA_REG = 0u;
1460:Generated_Source\PSoC5/UART_1.c **** 
1461:Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit starts */
1462:Generated_Source\PSoC5/UART_1.c ****                 {
1463:Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 41


1464:Generated_Source\PSoC5/UART_1.c ****                 }
1465:Generated_Source\PSoC5/UART_1.c ****                 while((tmpStat & UART_1_TX_STS_FIFO_EMPTY) != 0u);
1466:Generated_Source\PSoC5/UART_1.c ****             }
1467:Generated_Source\PSoC5/UART_1.c **** 
1468:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
1469:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1470:Generated_Source\PSoC5/UART_1.c ****             {
1471:Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit complete */
1472:Generated_Source\PSoC5/UART_1.c ****                 {
1473:Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
1474:Generated_Source\PSoC5/UART_1.c ****                 }
1475:Generated_Source\PSoC5/UART_1.c ****                 while(((uint8)~tmpStat & UART_1_TX_STS_COMPLETE) != 0u);
1476:Generated_Source\PSoC5/UART_1.c ****             }
1477:Generated_Source\PSoC5/UART_1.c **** 
1478:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
1479:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_REINIT) ||
1480:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1481:Generated_Source\PSoC5/UART_1.c ****             {
1482:Generated_Source\PSoC5/UART_1.c ****                 UART_1_WriteControlRegister(UART_1_ReadControlRegister() &
1483:Generated_Source\PSoC5/UART_1.c ****                                               (uint8)~UART_1_CTRL_HD_SEND_BREAK);
1484:Generated_Source\PSoC5/UART_1.c ****             }
1485:Generated_Source\PSoC5/UART_1.c **** 
1486:Generated_Source\PSoC5/UART_1.c ****         #else /* UART_1_HD_ENABLED Full Duplex mode */
1487:Generated_Source\PSoC5/UART_1.c **** 
1488:Generated_Source\PSoC5/UART_1.c ****             static uint8 txPeriod;
1489:Generated_Source\PSoC5/UART_1.c **** 
1490:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_SEND_BREAK) ||
 767              		.loc 1 1490 0
 768 0008 B8B9     		cbnz	r0, .L117
 769              	.L95:
1491:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1492:Generated_Source\PSoC5/UART_1.c ****             {
1493:Generated_Source\PSoC5/UART_1.c ****                 /* CTRL_HD_SEND_BREAK - skip to send parity bit at Break signal in Full Duplex mode
1494:Generated_Source\PSoC5/UART_1.c ****                 #if( (UART_1_PARITY_TYPE != UART_1__B_UART__NONE_REVB) || \
1495:Generated_Source\PSoC5/UART_1.c ****                                     (UART_1_PARITY_TYPE_SW != 0u) )
1496:Generated_Source\PSoC5/UART_1.c ****                     UART_1_WriteControlRegister(UART_1_ReadControlRegister() |
1497:Generated_Source\PSoC5/UART_1.c ****                                                           UART_1_CTRL_HD_SEND_BREAK);
1498:Generated_Source\PSoC5/UART_1.c ****                 #endif /* End UART_1_PARITY_TYPE != UART_1__B_UART__NONE_REVB  */
1499:Generated_Source\PSoC5/UART_1.c **** 
1500:Generated_Source\PSoC5/UART_1.c ****                 #if(UART_1_TXCLKGEN_DP)
1501:Generated_Source\PSoC5/UART_1.c ****                     txPeriod = UART_1_TXBITCLKTX_COMPLETE_REG;
 770              		.loc 1 1501 0
 771 000a 114B     		ldr	r3, .L118+4
1502:Generated_Source\PSoC5/UART_1.c ****                     UART_1_TXBITCLKTX_COMPLETE_REG = UART_1_TXBITCTR_BREAKBITS;
1503:Generated_Source\PSoC5/UART_1.c ****                 #else
1504:Generated_Source\PSoC5/UART_1.c ****                     txPeriod = UART_1_TXBITCTR_PERIOD_REG;
1505:Generated_Source\PSoC5/UART_1.c ****                     UART_1_TXBITCTR_PERIOD_REG = UART_1_TXBITCTR_BREAKBITS8X;
1506:Generated_Source\PSoC5/UART_1.c ****                 #endif /* End UART_1_TXCLKGEN_DP */
1507:Generated_Source\PSoC5/UART_1.c **** 
1508:Generated_Source\PSoC5/UART_1.c ****                 /* Send zeros */
1509:Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXDATA_REG = 0u;
 772              		.loc 1 1509 0
 773 000c 114C     		ldr	r4, .L118+8
1501:Generated_Source\PSoC5/UART_1.c ****                     UART_1_TXBITCLKTX_COMPLETE_REG = UART_1_TXBITCTR_BREAKBITS;
 774              		.loc 1 1501 0
 775 000e 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
1502:Generated_Source\PSoC5/UART_1.c ****                     UART_1_TXBITCLKTX_COMPLETE_REG = UART_1_TXBITCTR_BREAKBITS;
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 42


 776              		.loc 1 1502 0
 777 0010 6726     		movs	r6, #103
 778              		.loc 1 1509 0
 779 0012 0025     		movs	r5, #0
1510:Generated_Source\PSoC5/UART_1.c **** 
1511:Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit starts */
1512:Generated_Source\PSoC5/UART_1.c ****                 {
1513:Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
 780              		.loc 1 1513 0
 781 0014 104A     		ldr	r2, .L118+12
1501:Generated_Source\PSoC5/UART_1.c ****                     UART_1_TXBITCLKTX_COMPLETE_REG = UART_1_TXBITCTR_BREAKBITS;
 782              		.loc 1 1501 0
 783 0016 4F70     		strb	r7, [r1, #1]
1502:Generated_Source\PSoC5/UART_1.c ****                 #else
 784              		.loc 1 1502 0
 785 0018 1E70     		strb	r6, [r3]
1509:Generated_Source\PSoC5/UART_1.c **** 
 786              		.loc 1 1509 0
 787 001a 2570     		strb	r5, [r4]
 788              	.L97:
 789              		.loc 1 1513 0 discriminator 1
 790 001c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 791              	.LVL34:
1514:Generated_Source\PSoC5/UART_1.c ****                 }
1515:Generated_Source\PSoC5/UART_1.c ****                 while((tmpStat & UART_1_TX_STS_FIFO_EMPTY) != 0u);
 792              		.loc 1 1515 0 discriminator 1
 793 001e 9C07     		lsls	r4, r3, #30
 794 0020 FCD4     		bmi	.L97
1516:Generated_Source\PSoC5/UART_1.c ****             }
1517:Generated_Source\PSoC5/UART_1.c **** 
1518:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
 795              		.loc 1 1518 0
 796 0022 00F0FD03 		and	r3, r0, #253
 797              	.LVL35:
 798 0026 012B     		cmp	r3, #1
 799 0028 0BD0     		beq	.L98
 800              	.L102:
1519:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1520:Generated_Source\PSoC5/UART_1.c ****             {
1521:Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit complete */
1522:Generated_Source\PSoC5/UART_1.c ****                 {
1523:Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
1524:Generated_Source\PSoC5/UART_1.c ****                 }
1525:Generated_Source\PSoC5/UART_1.c ****                 while(((uint8)~tmpStat & UART_1_TX_STS_COMPLETE) != 0u);
1526:Generated_Source\PSoC5/UART_1.c ****             }
1527:Generated_Source\PSoC5/UART_1.c **** 
1528:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
 801              		.loc 1 1528 0
 802 002a 0138     		subs	r0, r0, #1
 803              	.LVL36:
 804 002c 0228     		cmp	r0, #2
 805 002e 02D8     		bhi	.L92
1529:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_REINIT) ||
1530:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1531:Generated_Source\PSoC5/UART_1.c ****             {
1532:Generated_Source\PSoC5/UART_1.c **** 
1533:Generated_Source\PSoC5/UART_1.c ****             #if(UART_1_TXCLKGEN_DP)
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 43


1534:Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXBITCLKTX_COMPLETE_REG = txPeriod;
 806              		.loc 1 1534 0
 807 0030 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 808 0032 074B     		ldr	r3, .L118+4
 809 0034 1A70     		strb	r2, [r3]
 810              	.L92:
 811              	.LBE52:
1535:Generated_Source\PSoC5/UART_1.c ****             #else
1536:Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXBITCTR_PERIOD_REG = txPeriod;
1537:Generated_Source\PSoC5/UART_1.c ****             #endif /* End UART_1_TXCLKGEN_DP */
1538:Generated_Source\PSoC5/UART_1.c **** 
1539:Generated_Source\PSoC5/UART_1.c ****             #if( (UART_1_PARITY_TYPE != UART_1__B_UART__NONE_REVB) || \
1540:Generated_Source\PSoC5/UART_1.c ****                  (UART_1_PARITY_TYPE_SW != 0u) )
1541:Generated_Source\PSoC5/UART_1.c ****                 UART_1_WriteControlRegister(UART_1_ReadControlRegister() &
1542:Generated_Source\PSoC5/UART_1.c ****                                                       (uint8) ~UART_1_CTRL_HD_SEND_BREAK);
1543:Generated_Source\PSoC5/UART_1.c ****             #endif /* End UART_1_PARITY_TYPE != NONE */
1544:Generated_Source\PSoC5/UART_1.c ****             }
1545:Generated_Source\PSoC5/UART_1.c ****         #endif    /* End UART_1_HD_ENABLED */
1546:Generated_Source\PSoC5/UART_1.c ****         }
1547:Generated_Source\PSoC5/UART_1.c ****     }
 812              		.loc 1 1547 0
 813 0036 F0BC     		pop	{r4, r5, r6, r7}
 814              		.cfi_restore 7
 815              		.cfi_restore 6
 816              		.cfi_restore 5
 817              		.cfi_restore 4
 818              		.cfi_def_cfa_offset 0
 819              	.L116:
 820 0038 7047     		bx	lr
 821              	.LVL37:
 822              	.L117:
 823              		.cfi_def_cfa_offset 16
 824              		.cfi_offset 4, -16
 825              		.cfi_offset 5, -12
 826              		.cfi_offset 6, -8
 827              		.cfi_offset 7, -4
 828              	.LBB53:
1490:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
 829              		.loc 1 1490 0 discriminator 1
 830 003a 0328     		cmp	r0, #3
 831 003c E5D0     		beq	.L95
1518:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
 832              		.loc 1 1518 0
 833 003e 0128     		cmp	r0, #1
 834 0040 F3D1     		bne	.L102
 835              	.L98:
1523:Generated_Source\PSoC5/UART_1.c ****                 }
 836              		.loc 1 1523 0
 837 0042 054A     		ldr	r2, .L118+12
 838              	.L101:
1523:Generated_Source\PSoC5/UART_1.c ****                 }
 839              		.loc 1 1523 0 is_stmt 0 discriminator 1
 840 0044 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 841              	.LVL38:
1525:Generated_Source\PSoC5/UART_1.c ****             }
 842              		.loc 1 1525 0 is_stmt 1 discriminator 1
 843 0046 DB07     		lsls	r3, r3, #31
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 44


 844              	.LVL39:
 845 0048 FCD5     		bpl	.L101
 846 004a EEE7     		b	.L102
 847              	.L119:
 848              		.align	2
 849              	.L118:
 850 004c 00000000 		.word	.LANCHOR0
 851 0050 34650040 		.word	1073767732
 852 0054 46650040 		.word	1073767750
 853 0058 66650040 		.word	1073767782
 854              	.LBE53:
 855              		.cfi_endproc
 856              	.LFE15:
 857              		.size	UART_1_SendBreak, .-UART_1_SendBreak
 858              		.section	.text.UART_1_SetTxAddressMode,"ax",%progbits
 859              		.align	2
 860              		.global	UART_1_SetTxAddressMode
 861              		.thumb
 862              		.thumb_func
 863              		.type	UART_1_SetTxAddressMode, %function
 864              	UART_1_SetTxAddressMode:
 865              	.LFB16:
1548:Generated_Source\PSoC5/UART_1.c **** 
1549:Generated_Source\PSoC5/UART_1.c **** 
1550:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1551:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetTxAddressMode
1552:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1553:Generated_Source\PSoC5/UART_1.c ****     *
1554:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1555:Generated_Source\PSoC5/UART_1.c ****     *  Configures the transmitter to signal the next bytes is address or data.
1556:Generated_Source\PSoC5/UART_1.c ****     *
1557:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1558:Generated_Source\PSoC5/UART_1.c ****     *  addressMode: 
1559:Generated_Source\PSoC5/UART_1.c ****     *       UART_1_SET_SPACE - Configure the transmitter to send the next
1560:Generated_Source\PSoC5/UART_1.c ****     *                                    byte as a data.
1561:Generated_Source\PSoC5/UART_1.c ****     *       UART_1_SET_MARK  - Configure the transmitter to send the next
1562:Generated_Source\PSoC5/UART_1.c ****     *                                    byte as an address.
1563:Generated_Source\PSoC5/UART_1.c ****     *
1564:Generated_Source\PSoC5/UART_1.c ****     * Return:
1565:Generated_Source\PSoC5/UART_1.c ****     *  None.
1566:Generated_Source\PSoC5/UART_1.c ****     *
1567:Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
1568:Generated_Source\PSoC5/UART_1.c ****     *  This function sets and clears UART_1_CTRL_MARK bit in the Control
1569:Generated_Source\PSoC5/UART_1.c ****     *  register.
1570:Generated_Source\PSoC5/UART_1.c ****     *
1571:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1572:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetTxAddressMode(uint8 addressMode) 
1573:Generated_Source\PSoC5/UART_1.c ****     {
 866              		.loc 1 1573 0
 867              		.cfi_startproc
 868              		@ args = 0, pretend = 0, frame = 0
 869              		@ frame_needed = 0, uses_anonymous_args = 0
 870              		@ link register save eliminated.
 871              	.LVL40:
 872 0000 7047     		bx	lr
 873              		.cfi_endproc
 874              	.LFE16:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 45


 875              		.size	UART_1_SetTxAddressMode, .-UART_1_SetTxAddressMode
 876              		.global	UART_1_initVar
 877 0002 00BF     		.bss
 878              		.set	.LANCHOR0,. + 0
 879              		.type	UART_1_initVar, %object
 880              		.size	UART_1_initVar, 1
 881              	UART_1_initVar:
 882 0000 00       		.space	1
 883              		.type	txPeriod.5066, %object
 884              		.size	txPeriod.5066, 1
 885              	txPeriod.5066:
 886 0001 00       		.space	1
 887              		.text
 888              	.Letext0:
 889              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 890              		.file 3 "Generated_Source\\PSoC5\\CyLib.h"
 891              		.file 4 "Generated_Source\\PSoC5\\UART_1_IntClock.h"
 892              		.section	.debug_info,"",%progbits
 893              	.Ldebug_info0:
 894 0000 C7040000 		.4byte	0x4c7
 895 0004 0400     		.2byte	0x4
 896 0006 00000000 		.4byte	.Ldebug_abbrev0
 897 000a 04       		.byte	0x4
 898 000b 01       		.uleb128 0x1
 899 000c 3C020000 		.4byte	.LASF47
 900 0010 0C       		.byte	0xc
 901 0011 05020000 		.4byte	.LASF48
 902 0015 30000000 		.4byte	.LASF49
 903 0019 D8000000 		.4byte	.Ldebug_ranges0+0xd8
 904 001d 00000000 		.4byte	0
 905 0021 00000000 		.4byte	.Ldebug_line0
 906 0025 02       		.uleb128 0x2
 907 0026 01       		.byte	0x1
 908 0027 06       		.byte	0x6
 909 0028 DC030000 		.4byte	.LASF0
 910 002c 02       		.uleb128 0x2
 911 002d 01       		.byte	0x1
 912 002e 08       		.byte	0x8
 913 002f B2010000 		.4byte	.LASF1
 914 0033 02       		.uleb128 0x2
 915 0034 02       		.byte	0x2
 916 0035 05       		.byte	0x5
 917 0036 CE010000 		.4byte	.LASF2
 918 003a 02       		.uleb128 0x2
 919 003b 02       		.byte	0x2
 920 003c 07       		.byte	0x7
 921 003d D7000000 		.4byte	.LASF3
 922 0041 02       		.uleb128 0x2
 923 0042 04       		.byte	0x4
 924 0043 05       		.byte	0x5
 925 0044 9F030000 		.4byte	.LASF4
 926 0048 02       		.uleb128 0x2
 927 0049 04       		.byte	0x4
 928 004a 07       		.byte	0x7
 929 004b 7F010000 		.4byte	.LASF5
 930 004f 02       		.uleb128 0x2
 931 0050 08       		.byte	0x8
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 46


 932 0051 05       		.byte	0x5
 933 0052 00000000 		.4byte	.LASF6
 934 0056 02       		.uleb128 0x2
 935 0057 08       		.byte	0x8
 936 0058 07       		.byte	0x7
 937 0059 30010000 		.4byte	.LASF7
 938 005d 03       		.uleb128 0x3
 939 005e 04       		.byte	0x4
 940 005f 05       		.byte	0x5
 941 0060 696E7400 		.ascii	"int\000"
 942 0064 02       		.uleb128 0x2
 943 0065 04       		.byte	0x4
 944 0066 07       		.byte	0x7
 945 0067 EA000000 		.4byte	.LASF8
 946 006b 04       		.uleb128 0x4
 947 006c 91010000 		.4byte	.LASF9
 948 0070 02       		.byte	0x2
 949 0071 E401     		.2byte	0x1e4
 950 0073 2C000000 		.4byte	0x2c
 951 0077 04       		.uleb128 0x4
 952 0078 D8010000 		.4byte	.LASF10
 953 007c 02       		.byte	0x2
 954 007d E501     		.2byte	0x1e5
 955 007f 3A000000 		.4byte	0x3a
 956 0083 02       		.uleb128 0x2
 957 0084 04       		.byte	0x4
 958 0085 04       		.byte	0x4
 959 0086 2A010000 		.4byte	.LASF11
 960 008a 02       		.uleb128 0x2
 961 008b 08       		.byte	0x8
 962 008c 04       		.byte	0x4
 963 008d C0010000 		.4byte	.LASF12
 964 0091 04       		.uleb128 0x4
 965 0092 35030000 		.4byte	.LASF13
 966 0096 02       		.byte	0x2
 967 0097 F501     		.2byte	0x1f5
 968 0099 9D000000 		.4byte	0x9d
 969 009d 02       		.uleb128 0x2
 970 009e 01       		.byte	0x1
 971 009f 08       		.byte	0x8
 972 00a0 5B030000 		.4byte	.LASF14
 973 00a4 04       		.uleb128 0x4
 974 00a5 53010000 		.4byte	.LASF15
 975 00a9 02       		.byte	0x2
 976 00aa 8E02     		.2byte	0x28e
 977 00ac B0000000 		.4byte	0xb0
 978 00b0 05       		.uleb128 0x5
 979 00b1 6B000000 		.4byte	0x6b
 980 00b5 02       		.uleb128 0x2
 981 00b6 08       		.byte	0x8
 982 00b7 04       		.byte	0x4
 983 00b8 D0030000 		.4byte	.LASF16
 984 00bc 02       		.uleb128 0x2
 985 00bd 04       		.byte	0x4
 986 00be 07       		.byte	0x7
 987 00bf 2C030000 		.4byte	.LASF17
 988 00c3 06       		.uleb128 0x6
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 47


 989 00c4 0E000000 		.4byte	.LASF50
 990 00c8 01       		.byte	0x1
 991 00c9 6A       		.byte	0x6a
 992 00ca 01       		.byte	0x1
 993 00cb 07       		.uleb128 0x7
 994 00cc F6010000 		.4byte	.LASF18
 995 00d0 01       		.byte	0x1
 996 00d1 1104     		.2byte	0x411
 997 00d3 01       		.byte	0x1
 998 00d4 E5000000 		.4byte	0xe5
 999 00d8 08       		.uleb128 0x8
 1000 00d9 50030000 		.4byte	.LASF25
 1001 00dd 01       		.byte	0x1
 1002 00de 1104     		.2byte	0x411
 1003 00e0 6B000000 		.4byte	0x6b
 1004 00e4 00       		.byte	0
 1005 00e5 09       		.uleb128 0x9
 1006 00e6 C2030000 		.4byte	.LASF19
 1007 00ea 01       		.byte	0x1
 1008 00eb B7       		.byte	0xb7
 1009 00ec 01       		.byte	0x1
 1010 00ed FD000000 		.4byte	0xfd
 1011 00f1 0A       		.uleb128 0xa
 1012 00f2 A1010000 		.4byte	.LASF30
 1013 00f6 01       		.byte	0x1
 1014 00f7 B9       		.byte	0xb9
 1015 00f8 6B000000 		.4byte	0x6b
 1016 00fc 00       		.byte	0
 1017 00fd 0B       		.uleb128 0xb
 1018 00fe 1A000000 		.4byte	.LASF20
 1019 0102 01       		.byte	0x1
 1020 0103 4C       		.byte	0x4c
 1021 0104 00000000 		.4byte	.LFB0
 1022 0108 50000000 		.4byte	.LFE0-.LFB0
 1023 010c 01       		.uleb128 0x1
 1024 010d 9C       		.byte	0x9c
 1025 010e 5C010000 		.4byte	0x15c
 1026 0112 0C       		.uleb128 0xc
 1027 0113 C3000000 		.4byte	0xc3
 1028 0117 08000000 		.4byte	.LBB18
 1029 011b 00000000 		.4byte	.Ldebug_ranges0+0
 1030 011f 01       		.byte	0x1
 1031 0120 51       		.byte	0x51
 1032 0121 0D       		.uleb128 0xd
 1033 0122 E5000000 		.4byte	0xe5
 1034 0126 1C000000 		.4byte	.LBB22
 1035 012a 18000000 		.4byte	.Ldebug_ranges0+0x18
 1036 012e 01       		.byte	0x1
 1037 012f 55       		.byte	0x55
 1038 0130 0E       		.uleb128 0xe
 1039 0131 18000000 		.4byte	.Ldebug_ranges0+0x18
 1040 0135 0F       		.uleb128 0xf
 1041 0136 F1000000 		.4byte	0xf1
 1042 013a 00000000 		.4byte	.LLST0
 1043 013e 10       		.uleb128 0x10
 1044 013f 20000000 		.4byte	.LVL0
 1045 0143 9E040000 		.4byte	0x49e
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 48


 1046 0147 10       		.uleb128 0x10
 1047 0148 30000000 		.4byte	.LVL2
 1048 014c A9040000 		.4byte	0x4a9
 1049 0150 11       		.uleb128 0x11
 1050 0151 3A000000 		.4byte	.LVL4
 1051 0155 B4040000 		.4byte	0x4b4
 1052 0159 00       		.byte	0
 1053 015a 00       		.byte	0
 1054 015b 00       		.byte	0
 1055 015c 12       		.uleb128 0x12
 1056 015d C3000000 		.4byte	0xc3
 1057 0161 00000000 		.4byte	.LFB1
 1058 0165 24000000 		.4byte	.LFE1-.LFB1
 1059 0169 01       		.uleb128 0x1
 1060 016a 9C       		.byte	0x9c
 1061 016b 13       		.uleb128 0x13
 1062 016c E5000000 		.4byte	0xe5
 1063 0170 00000000 		.4byte	.LFB2
 1064 0174 24000000 		.4byte	.LFE2-.LFB2
 1065 0178 01       		.uleb128 0x1
 1066 0179 9C       		.byte	0x9c
 1067 017a A3010000 		.4byte	0x1a3
 1068 017e 0F       		.uleb128 0xf
 1069 017f F1000000 		.4byte	0xf1
 1070 0183 13000000 		.4byte	.LLST1
 1071 0187 10       		.uleb128 0x10
 1072 0188 06000000 		.4byte	.LVL5
 1073 018c 9E040000 		.4byte	0x49e
 1074 0190 10       		.uleb128 0x10
 1075 0191 16000000 		.4byte	.LVL7
 1076 0195 A9040000 		.4byte	0x4a9
 1077 0199 11       		.uleb128 0x11
 1078 019a 20000000 		.4byte	.LVL9
 1079 019e B4040000 		.4byte	0x4b4
 1080 01a2 00       		.byte	0
 1081 01a3 0B       		.uleb128 0xb
 1082 01a4 73010000 		.4byte	.LASF21
 1083 01a8 01       		.byte	0x1
 1084 01a9 F0       		.byte	0xf0
 1085 01aa 00000000 		.4byte	.LFB3
 1086 01ae 24000000 		.4byte	.LFE3-.LFB3
 1087 01b2 01       		.uleb128 0x1
 1088 01b3 9C       		.byte	0x9c
 1089 01b4 E3010000 		.4byte	0x1e3
 1090 01b8 14       		.uleb128 0x14
 1091 01b9 A1010000 		.4byte	.LASF30
 1092 01bd 01       		.byte	0x1
 1093 01be F2       		.byte	0xf2
 1094 01bf 6B000000 		.4byte	0x6b
 1095 01c3 26000000 		.4byte	.LLST2
 1096 01c7 10       		.uleb128 0x10
 1097 01c8 06000000 		.4byte	.LVL10
 1098 01cc 9E040000 		.4byte	0x49e
 1099 01d0 10       		.uleb128 0x10
 1100 01d1 0C000000 		.4byte	.LVL12
 1101 01d5 BF040000 		.4byte	0x4bf
 1102 01d9 11       		.uleb128 0x11
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 49


 1103 01da 20000000 		.4byte	.LVL14
 1104 01de B4040000 		.4byte	0x4b4
 1105 01e2 00       		.byte	0
 1106 01e3 15       		.uleb128 0x15
 1107 01e4 58010000 		.4byte	.LASF26
 1108 01e8 01       		.byte	0x1
 1109 01e9 2701     		.2byte	0x127
 1110 01eb 6B000000 		.4byte	0x6b
 1111 01ef 00000000 		.4byte	.LFB4
 1112 01f3 04000000 		.4byte	.LFE4-.LFB4
 1113 01f7 01       		.uleb128 0x1
 1114 01f8 9C       		.byte	0x9c
 1115 01f9 16       		.uleb128 0x16
 1116 01fa A8030000 		.4byte	.LASF22
 1117 01fe 01       		.byte	0x1
 1118 01ff 8C03     		.2byte	0x38c
 1119 0201 00000000 		.4byte	.LFB6
 1120 0205 0C000000 		.4byte	.LFE6-.LFB6
 1121 0209 01       		.uleb128 0x1
 1122 020a 9C       		.byte	0x9c
 1123 020b 1E020000 		.4byte	0x21e
 1124 020f 17       		.uleb128 0x17
 1125 0210 C7010000 		.4byte	.LASF24
 1126 0214 01       		.byte	0x1
 1127 0215 8C03     		.2byte	0x38c
 1128 0217 6B000000 		.4byte	0x6b
 1129 021b 01       		.uleb128 0x1
 1130 021c 50       		.byte	0x50
 1131 021d 00       		.byte	0
 1132 021e 16       		.uleb128 0x16
 1133 021f 68030000 		.4byte	.LASF23
 1134 0223 01       		.byte	0x1
 1135 0224 AE03     		.2byte	0x3ae
 1136 0226 00000000 		.4byte	.LFB7
 1137 022a 14000000 		.4byte	.LFE7-.LFB7
 1138 022e 01       		.uleb128 0x1
 1139 022f 9C       		.byte	0x9c
 1140 0230 43020000 		.4byte	0x243
 1141 0234 17       		.uleb128 0x17
 1142 0235 50030000 		.4byte	.LASF25
 1143 0239 01       		.byte	0x1
 1144 023a AE03     		.2byte	0x3ae
 1145 023c 6B000000 		.4byte	0x6b
 1146 0240 01       		.uleb128 0x1
 1147 0241 50       		.byte	0x50
 1148 0242 00       		.byte	0
 1149 0243 15       		.uleb128 0x15
 1150 0244 0F010000 		.4byte	.LASF27
 1151 0248 01       		.byte	0x1
 1152 0249 EB03     		.2byte	0x3eb
 1153 024b 6B000000 		.4byte	0x6b
 1154 024f 00000000 		.4byte	.LFB8
 1155 0253 0C000000 		.4byte	.LFE8-.LFB8
 1156 0257 01       		.uleb128 0x1
 1157 0258 9C       		.byte	0x9c
 1158 0259 13       		.uleb128 0x13
 1159 025a CB000000 		.4byte	0xcb
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 50


 1160 025e 00000000 		.4byte	.LFB9
 1161 0262 18000000 		.4byte	.LFE9-.LFB9
 1162 0266 01       		.uleb128 0x1
 1163 0267 9C       		.byte	0x9c
 1164 0268 74020000 		.4byte	0x274
 1165 026c 18       		.uleb128 0x18
 1166 026d D8000000 		.4byte	0xd8
 1167 0271 01       		.uleb128 0x1
 1168 0272 50       		.byte	0x50
 1169 0273 00       		.byte	0
 1170 0274 16       		.uleb128 0x16
 1171 0275 E8030000 		.4byte	.LASF28
 1172 0279 01       		.byte	0x1
 1173 027a 7904     		.2byte	0x479
 1174 027c 00000000 		.4byte	.LFB10
 1175 0280 34000000 		.4byte	.LFE10-.LFB10
 1176 0284 01       		.uleb128 0x1
 1177 0285 9C       		.byte	0x9c
 1178 0286 BF020000 		.4byte	0x2bf
 1179 028a 17       		.uleb128 0x17
 1180 028b 23010000 		.4byte	.LASF29
 1181 028f 01       		.byte	0x1
 1182 0290 7904     		.2byte	0x479
 1183 0292 BF020000 		.4byte	0x2bf
 1184 0296 01       		.uleb128 0x1
 1185 0297 50       		.byte	0x50
 1186 0298 19       		.uleb128 0x19
 1187 0299 02030000 		.4byte	.LASF31
 1188 029d 01       		.byte	0x1
 1189 029e 7B04     		.2byte	0x47b
 1190 02a0 77000000 		.4byte	0x77
 1191 02a4 39000000 		.4byte	.LLST3
 1192 02a8 1A       		.uleb128 0x1a
 1193 02a9 CB000000 		.4byte	0xcb
 1194 02ad 0C000000 		.4byte	.LBB26
 1195 02b1 30000000 		.4byte	.Ldebug_ranges0+0x30
 1196 02b5 01       		.byte	0x1
 1197 02b6 8304     		.2byte	0x483
 1198 02b8 1B       		.uleb128 0x1b
 1199 02b9 D8000000 		.4byte	0xd8
 1200 02bd 00       		.byte	0
 1201 02be 00       		.byte	0
 1202 02bf 1C       		.uleb128 0x1c
 1203 02c0 04       		.byte	0x4
 1204 02c1 C5020000 		.4byte	0x2c5
 1205 02c5 1D       		.uleb128 0x1d
 1206 02c6 91000000 		.4byte	0x91
 1207 02ca 16       		.uleb128 0x16
 1208 02cb 1C030000 		.4byte	.LASF32
 1209 02cf 01       		.byte	0x1
 1210 02d0 A704     		.2byte	0x4a7
 1211 02d2 00000000 		.4byte	.LFB11
 1212 02d6 38000000 		.4byte	.LFE11-.LFB11
 1213 02da 01       		.uleb128 0x1
 1214 02db 9C       		.byte	0x9c
 1215 02dc 2B030000 		.4byte	0x32b
 1216 02e0 1E       		.uleb128 0x1e
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 51


 1217 02e1 23010000 		.4byte	.LASF29
 1218 02e5 01       		.byte	0x1
 1219 02e6 A704     		.2byte	0x4a7
 1220 02e8 2B030000 		.4byte	0x32b
 1221 02ec 58000000 		.4byte	.LLST4
 1222 02f0 1E       		.uleb128 0x1e
 1223 02f1 97010000 		.4byte	.LASF33
 1224 02f5 01       		.byte	0x1
 1225 02f6 A704     		.2byte	0x4a7
 1226 02f8 6B000000 		.4byte	0x6b
 1227 02fc 79000000 		.4byte	.LLST5
 1228 0300 19       		.uleb128 0x19
 1229 0301 02030000 		.4byte	.LASF31
 1230 0305 01       		.byte	0x1
 1231 0306 AA04     		.2byte	0x4aa
 1232 0308 6B000000 		.4byte	0x6b
 1233 030c 9A000000 		.4byte	.LLST6
 1234 0310 1A       		.uleb128 0x1a
 1235 0311 CB000000 		.4byte	0xcb
 1236 0315 0E000000 		.4byte	.LBB32
 1237 0319 50000000 		.4byte	.Ldebug_ranges0+0x50
 1238 031d 01       		.byte	0x1
 1239 031e B104     		.2byte	0x4b1
 1240 0320 1F       		.uleb128 0x1f
 1241 0321 D8000000 		.4byte	0xd8
 1242 0325 D4000000 		.4byte	.LLST7
 1243 0329 00       		.byte	0
 1244 032a 00       		.byte	0
 1245 032b 1C       		.uleb128 0x1c
 1246 032c 04       		.byte	0x4
 1247 032d 31030000 		.4byte	0x331
 1248 0331 1D       		.uleb128 0x1d
 1249 0332 6B000000 		.4byte	0x6b
 1250 0336 16       		.uleb128 0x16
 1251 0337 F3020000 		.4byte	.LASF34
 1252 033b 01       		.byte	0x1
 1253 033c CE04     		.2byte	0x4ce
 1254 033e 00000000 		.4byte	.LFB12
 1255 0342 3C000000 		.4byte	.LFE12-.LFB12
 1256 0346 01       		.uleb128 0x1
 1257 0347 9C       		.byte	0x9c
 1258 0348 A5030000 		.4byte	0x3a5
 1259 034c 17       		.uleb128 0x17
 1260 034d 50030000 		.4byte	.LASF25
 1261 0351 01       		.byte	0x1
 1262 0352 CE04     		.2byte	0x4ce
 1263 0354 6B000000 		.4byte	0x6b
 1264 0358 01       		.uleb128 0x1
 1265 0359 50       		.byte	0x50
 1266 035a 20       		.uleb128 0x20
 1267 035b CB000000 		.4byte	0xcb
 1268 035f 06000000 		.4byte	.LBB38
 1269 0363 70000000 		.4byte	.Ldebug_ranges0+0x70
 1270 0367 01       		.byte	0x1
 1271 0368 D304     		.2byte	0x4d3
 1272 036a 74030000 		.4byte	0x374
 1273 036e 1B       		.uleb128 0x1b
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 52


 1274 036f D8000000 		.4byte	0xd8
 1275 0373 00       		.byte	0
 1276 0374 20       		.uleb128 0x20
 1277 0375 CB000000 		.4byte	0xcb
 1278 0379 10000000 		.4byte	.LBB41
 1279 037d 88000000 		.4byte	.Ldebug_ranges0+0x88
 1280 0381 01       		.byte	0x1
 1281 0382 D404     		.2byte	0x4d4
 1282 0384 8E030000 		.4byte	0x38e
 1283 0388 1B       		.uleb128 0x1b
 1284 0389 D8000000 		.4byte	0xd8
 1285 038d 00       		.byte	0
 1286 038e 1A       		.uleb128 0x1a
 1287 038f CB000000 		.4byte	0xcb
 1288 0393 1E000000 		.4byte	.LBB47
 1289 0397 A8000000 		.4byte	.Ldebug_ranges0+0xa8
 1290 039b 01       		.byte	0x1
 1291 039c D504     		.2byte	0x4d5
 1292 039e 1B       		.uleb128 0x1b
 1293 039f D8000000 		.4byte	0xd8
 1294 03a3 00       		.byte	0
 1295 03a4 00       		.byte	0
 1296 03a5 21       		.uleb128 0x21
 1297 03a6 25020000 		.4byte	.LASF51
 1298 03aa 01       		.byte	0x1
 1299 03ab F904     		.2byte	0x4f9
 1300 03ad 6B000000 		.4byte	0x6b
 1301 03b1 00000000 		.4byte	.LFB13
 1302 03b5 1C000000 		.4byte	.LFE13-.LFB13
 1303 03b9 01       		.uleb128 0x1
 1304 03ba 9C       		.byte	0x9c
 1305 03bb D0030000 		.4byte	0x3d0
 1306 03bf 19       		.uleb128 0x19
 1307 03c0 F9030000 		.4byte	.LASF35
 1308 03c4 01       		.byte	0x1
 1309 03c5 FC04     		.2byte	0x4fc
 1310 03c7 6B000000 		.4byte	0x6b
 1311 03cb E7000000 		.4byte	.LLST8
 1312 03cf 00       		.byte	0
 1313 03d0 16       		.uleb128 0x16
 1314 03d1 7B030000 		.4byte	.LASF36
 1315 03d5 01       		.byte	0x1
 1316 03d6 4A05     		.2byte	0x54a
 1317 03d8 00000000 		.4byte	.LFB14
 1318 03dc 24000000 		.4byte	.LFE14-.LFB14
 1319 03e0 01       		.uleb128 0x1
 1320 03e1 9C       		.byte	0x9c
 1321 03e2 09040000 		.4byte	0x409
 1322 03e6 19       		.uleb128 0x19
 1323 03e7 A1010000 		.4byte	.LASF30
 1324 03eb 01       		.byte	0x1
 1325 03ec 4C05     		.2byte	0x54c
 1326 03ee 6B000000 		.4byte	0x6b
 1327 03f2 05010000 		.4byte	.LLST9
 1328 03f6 10       		.uleb128 0x10
 1329 03f7 06000000 		.4byte	.LVL31
 1330 03fb 9E040000 		.4byte	0x49e
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 53


 1331 03ff 11       		.uleb128 0x11
 1332 0400 20000000 		.4byte	.LVL32
 1333 0404 B4040000 		.4byte	0x4b4
 1334 0408 00       		.byte	0
 1335 0409 16       		.uleb128 0x16
 1336 040a 0B030000 		.4byte	.LASF37
 1337 040e 01       		.byte	0x1
 1338 040f A005     		.2byte	0x5a0
 1339 0411 00000000 		.4byte	.LFB15
 1340 0415 5C000000 		.4byte	.LFE15-.LFB15
 1341 0419 01       		.uleb128 0x1
 1342 041a 9C       		.byte	0x9c
 1343 041b 58040000 		.4byte	0x458
 1344 041f 1E       		.uleb128 0x1e
 1345 0420 60030000 		.4byte	.LASF38
 1346 0424 01       		.byte	0x1
 1347 0425 A005     		.2byte	0x5a0
 1348 0427 6B000000 		.4byte	0x6b
 1349 042b 18010000 		.4byte	.LLST10
 1350 042f 0E       		.uleb128 0xe
 1351 0430 C0000000 		.4byte	.Ldebug_ranges0+0xc0
 1352 0434 19       		.uleb128 0x19
 1353 0435 B9000000 		.4byte	.LASF39
 1354 0439 01       		.byte	0x1
 1355 043a A805     		.2byte	0x5a8
 1356 043c 6B000000 		.4byte	0x6b
 1357 0440 44010000 		.4byte	.LLST11
 1358 0444 22       		.uleb128 0x22
 1359 0445 27000000 		.4byte	.LASF40
 1360 0449 01       		.byte	0x1
 1361 044a D005     		.2byte	0x5d0
 1362 044c 6B000000 		.4byte	0x6b
 1363 0450 05       		.uleb128 0x5
 1364 0451 03       		.byte	0x3
 1365 0452 01000000 		.4byte	txPeriod.5066
 1366 0456 00       		.byte	0
 1367 0457 00       		.byte	0
 1368 0458 07       		.uleb128 0x7
 1369 0459 F7000000 		.4byte	.LASF41
 1370 045d 01       		.byte	0x1
 1371 045e 2406     		.2byte	0x624
 1372 0460 01       		.byte	0x1
 1373 0461 72040000 		.4byte	0x472
 1374 0465 08       		.uleb128 0x8
 1375 0466 47010000 		.4byte	.LASF42
 1376 046a 01       		.byte	0x1
 1377 046b 2406     		.2byte	0x624
 1378 046d 6B000000 		.4byte	0x6b
 1379 0471 00       		.byte	0
 1380 0472 13       		.uleb128 0x13
 1381 0473 58040000 		.4byte	0x458
 1382 0477 00000000 		.4byte	.LFB16
 1383 047b 02000000 		.4byte	.LFE16-.LFB16
 1384 047f 01       		.uleb128 0x1
 1385 0480 9C       		.byte	0x9c
 1386 0481 8D040000 		.4byte	0x48d
 1387 0485 18       		.uleb128 0x18
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 54


 1388 0486 65040000 		.4byte	0x465
 1389 048a 01       		.uleb128 0x1
 1390 048b 50       		.byte	0x50
 1391 048c 00       		.byte	0
 1392 048d 23       		.uleb128 0x23
 1393 048e 90030000 		.4byte	.LASF52
 1394 0492 01       		.byte	0x1
 1395 0493 1B       		.byte	0x1b
 1396 0494 6B000000 		.4byte	0x6b
 1397 0498 05       		.uleb128 0x5
 1398 0499 03       		.byte	0x3
 1399 049a 00000000 		.4byte	UART_1_initVar
 1400 049e 24       		.uleb128 0x24
 1401 049f DF010000 		.4byte	.LASF43
 1402 04a3 DF010000 		.4byte	.LASF43
 1403 04a7 03       		.byte	0x3
 1404 04a8 7D       		.byte	0x7d
 1405 04a9 24       		.uleb128 0x24
 1406 04aa C1000000 		.4byte	.LASF44
 1407 04ae C1000000 		.4byte	.LASF44
 1408 04b2 04       		.byte	0x4
 1409 04b3 27       		.byte	0x27
 1410 04b4 24       		.uleb128 0x24
 1411 04b5 DD020000 		.4byte	.LASF45
 1412 04b9 DD020000 		.4byte	.LASF45
 1413 04bd 03       		.byte	0x3
 1414 04be 7E       		.byte	0x7e
 1415 04bf 24       		.uleb128 0x24
 1416 04c0 3B030000 		.4byte	.LASF46
 1417 04c4 3B030000 		.4byte	.LASF46
 1418 04c8 04       		.byte	0x4
 1419 04c9 28       		.byte	0x28
 1420 04ca 00       		.byte	0
 1421              		.section	.debug_abbrev,"",%progbits
 1422              	.Ldebug_abbrev0:
 1423 0000 01       		.uleb128 0x1
 1424 0001 11       		.uleb128 0x11
 1425 0002 01       		.byte	0x1
 1426 0003 25       		.uleb128 0x25
 1427 0004 0E       		.uleb128 0xe
 1428 0005 13       		.uleb128 0x13
 1429 0006 0B       		.uleb128 0xb
 1430 0007 03       		.uleb128 0x3
 1431 0008 0E       		.uleb128 0xe
 1432 0009 1B       		.uleb128 0x1b
 1433 000a 0E       		.uleb128 0xe
 1434 000b 55       		.uleb128 0x55
 1435 000c 17       		.uleb128 0x17
 1436 000d 11       		.uleb128 0x11
 1437 000e 01       		.uleb128 0x1
 1438 000f 10       		.uleb128 0x10
 1439 0010 17       		.uleb128 0x17
 1440 0011 00       		.byte	0
 1441 0012 00       		.byte	0
 1442 0013 02       		.uleb128 0x2
 1443 0014 24       		.uleb128 0x24
 1444 0015 00       		.byte	0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 55


 1445 0016 0B       		.uleb128 0xb
 1446 0017 0B       		.uleb128 0xb
 1447 0018 3E       		.uleb128 0x3e
 1448 0019 0B       		.uleb128 0xb
 1449 001a 03       		.uleb128 0x3
 1450 001b 0E       		.uleb128 0xe
 1451 001c 00       		.byte	0
 1452 001d 00       		.byte	0
 1453 001e 03       		.uleb128 0x3
 1454 001f 24       		.uleb128 0x24
 1455 0020 00       		.byte	0
 1456 0021 0B       		.uleb128 0xb
 1457 0022 0B       		.uleb128 0xb
 1458 0023 3E       		.uleb128 0x3e
 1459 0024 0B       		.uleb128 0xb
 1460 0025 03       		.uleb128 0x3
 1461 0026 08       		.uleb128 0x8
 1462 0027 00       		.byte	0
 1463 0028 00       		.byte	0
 1464 0029 04       		.uleb128 0x4
 1465 002a 16       		.uleb128 0x16
 1466 002b 00       		.byte	0
 1467 002c 03       		.uleb128 0x3
 1468 002d 0E       		.uleb128 0xe
 1469 002e 3A       		.uleb128 0x3a
 1470 002f 0B       		.uleb128 0xb
 1471 0030 3B       		.uleb128 0x3b
 1472 0031 05       		.uleb128 0x5
 1473 0032 49       		.uleb128 0x49
 1474 0033 13       		.uleb128 0x13
 1475 0034 00       		.byte	0
 1476 0035 00       		.byte	0
 1477 0036 05       		.uleb128 0x5
 1478 0037 35       		.uleb128 0x35
 1479 0038 00       		.byte	0
 1480 0039 49       		.uleb128 0x49
 1481 003a 13       		.uleb128 0x13
 1482 003b 00       		.byte	0
 1483 003c 00       		.byte	0
 1484 003d 06       		.uleb128 0x6
 1485 003e 2E       		.uleb128 0x2e
 1486 003f 00       		.byte	0
 1487 0040 3F       		.uleb128 0x3f
 1488 0041 19       		.uleb128 0x19
 1489 0042 03       		.uleb128 0x3
 1490 0043 0E       		.uleb128 0xe
 1491 0044 3A       		.uleb128 0x3a
 1492 0045 0B       		.uleb128 0xb
 1493 0046 3B       		.uleb128 0x3b
 1494 0047 0B       		.uleb128 0xb
 1495 0048 27       		.uleb128 0x27
 1496 0049 19       		.uleb128 0x19
 1497 004a 20       		.uleb128 0x20
 1498 004b 0B       		.uleb128 0xb
 1499 004c 00       		.byte	0
 1500 004d 00       		.byte	0
 1501 004e 07       		.uleb128 0x7
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 56


 1502 004f 2E       		.uleb128 0x2e
 1503 0050 01       		.byte	0x1
 1504 0051 3F       		.uleb128 0x3f
 1505 0052 19       		.uleb128 0x19
 1506 0053 03       		.uleb128 0x3
 1507 0054 0E       		.uleb128 0xe
 1508 0055 3A       		.uleb128 0x3a
 1509 0056 0B       		.uleb128 0xb
 1510 0057 3B       		.uleb128 0x3b
 1511 0058 05       		.uleb128 0x5
 1512 0059 27       		.uleb128 0x27
 1513 005a 19       		.uleb128 0x19
 1514 005b 20       		.uleb128 0x20
 1515 005c 0B       		.uleb128 0xb
 1516 005d 01       		.uleb128 0x1
 1517 005e 13       		.uleb128 0x13
 1518 005f 00       		.byte	0
 1519 0060 00       		.byte	0
 1520 0061 08       		.uleb128 0x8
 1521 0062 05       		.uleb128 0x5
 1522 0063 00       		.byte	0
 1523 0064 03       		.uleb128 0x3
 1524 0065 0E       		.uleb128 0xe
 1525 0066 3A       		.uleb128 0x3a
 1526 0067 0B       		.uleb128 0xb
 1527 0068 3B       		.uleb128 0x3b
 1528 0069 05       		.uleb128 0x5
 1529 006a 49       		.uleb128 0x49
 1530 006b 13       		.uleb128 0x13
 1531 006c 00       		.byte	0
 1532 006d 00       		.byte	0
 1533 006e 09       		.uleb128 0x9
 1534 006f 2E       		.uleb128 0x2e
 1535 0070 01       		.byte	0x1
 1536 0071 3F       		.uleb128 0x3f
 1537 0072 19       		.uleb128 0x19
 1538 0073 03       		.uleb128 0x3
 1539 0074 0E       		.uleb128 0xe
 1540 0075 3A       		.uleb128 0x3a
 1541 0076 0B       		.uleb128 0xb
 1542 0077 3B       		.uleb128 0x3b
 1543 0078 0B       		.uleb128 0xb
 1544 0079 27       		.uleb128 0x27
 1545 007a 19       		.uleb128 0x19
 1546 007b 20       		.uleb128 0x20
 1547 007c 0B       		.uleb128 0xb
 1548 007d 01       		.uleb128 0x1
 1549 007e 13       		.uleb128 0x13
 1550 007f 00       		.byte	0
 1551 0080 00       		.byte	0
 1552 0081 0A       		.uleb128 0xa
 1553 0082 34       		.uleb128 0x34
 1554 0083 00       		.byte	0
 1555 0084 03       		.uleb128 0x3
 1556 0085 0E       		.uleb128 0xe
 1557 0086 3A       		.uleb128 0x3a
 1558 0087 0B       		.uleb128 0xb
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 57


 1559 0088 3B       		.uleb128 0x3b
 1560 0089 0B       		.uleb128 0xb
 1561 008a 49       		.uleb128 0x49
 1562 008b 13       		.uleb128 0x13
 1563 008c 00       		.byte	0
 1564 008d 00       		.byte	0
 1565 008e 0B       		.uleb128 0xb
 1566 008f 2E       		.uleb128 0x2e
 1567 0090 01       		.byte	0x1
 1568 0091 3F       		.uleb128 0x3f
 1569 0092 19       		.uleb128 0x19
 1570 0093 03       		.uleb128 0x3
 1571 0094 0E       		.uleb128 0xe
 1572 0095 3A       		.uleb128 0x3a
 1573 0096 0B       		.uleb128 0xb
 1574 0097 3B       		.uleb128 0x3b
 1575 0098 0B       		.uleb128 0xb
 1576 0099 27       		.uleb128 0x27
 1577 009a 19       		.uleb128 0x19
 1578 009b 11       		.uleb128 0x11
 1579 009c 01       		.uleb128 0x1
 1580 009d 12       		.uleb128 0x12
 1581 009e 06       		.uleb128 0x6
 1582 009f 40       		.uleb128 0x40
 1583 00a0 18       		.uleb128 0x18
 1584 00a1 9742     		.uleb128 0x2117
 1585 00a3 19       		.uleb128 0x19
 1586 00a4 01       		.uleb128 0x1
 1587 00a5 13       		.uleb128 0x13
 1588 00a6 00       		.byte	0
 1589 00a7 00       		.byte	0
 1590 00a8 0C       		.uleb128 0xc
 1591 00a9 1D       		.uleb128 0x1d
 1592 00aa 00       		.byte	0
 1593 00ab 31       		.uleb128 0x31
 1594 00ac 13       		.uleb128 0x13
 1595 00ad 52       		.uleb128 0x52
 1596 00ae 01       		.uleb128 0x1
 1597 00af 55       		.uleb128 0x55
 1598 00b0 17       		.uleb128 0x17
 1599 00b1 58       		.uleb128 0x58
 1600 00b2 0B       		.uleb128 0xb
 1601 00b3 59       		.uleb128 0x59
 1602 00b4 0B       		.uleb128 0xb
 1603 00b5 00       		.byte	0
 1604 00b6 00       		.byte	0
 1605 00b7 0D       		.uleb128 0xd
 1606 00b8 1D       		.uleb128 0x1d
 1607 00b9 01       		.byte	0x1
 1608 00ba 31       		.uleb128 0x31
 1609 00bb 13       		.uleb128 0x13
 1610 00bc 52       		.uleb128 0x52
 1611 00bd 01       		.uleb128 0x1
 1612 00be 55       		.uleb128 0x55
 1613 00bf 17       		.uleb128 0x17
 1614 00c0 58       		.uleb128 0x58
 1615 00c1 0B       		.uleb128 0xb
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 58


 1616 00c2 59       		.uleb128 0x59
 1617 00c3 0B       		.uleb128 0xb
 1618 00c4 00       		.byte	0
 1619 00c5 00       		.byte	0
 1620 00c6 0E       		.uleb128 0xe
 1621 00c7 0B       		.uleb128 0xb
 1622 00c8 01       		.byte	0x1
 1623 00c9 55       		.uleb128 0x55
 1624 00ca 17       		.uleb128 0x17
 1625 00cb 00       		.byte	0
 1626 00cc 00       		.byte	0
 1627 00cd 0F       		.uleb128 0xf
 1628 00ce 34       		.uleb128 0x34
 1629 00cf 00       		.byte	0
 1630 00d0 31       		.uleb128 0x31
 1631 00d1 13       		.uleb128 0x13
 1632 00d2 02       		.uleb128 0x2
 1633 00d3 17       		.uleb128 0x17
 1634 00d4 00       		.byte	0
 1635 00d5 00       		.byte	0
 1636 00d6 10       		.uleb128 0x10
 1637 00d7 898201   		.uleb128 0x4109
 1638 00da 00       		.byte	0
 1639 00db 11       		.uleb128 0x11
 1640 00dc 01       		.uleb128 0x1
 1641 00dd 31       		.uleb128 0x31
 1642 00de 13       		.uleb128 0x13
 1643 00df 00       		.byte	0
 1644 00e0 00       		.byte	0
 1645 00e1 11       		.uleb128 0x11
 1646 00e2 898201   		.uleb128 0x4109
 1647 00e5 00       		.byte	0
 1648 00e6 11       		.uleb128 0x11
 1649 00e7 01       		.uleb128 0x1
 1650 00e8 9542     		.uleb128 0x2115
 1651 00ea 19       		.uleb128 0x19
 1652 00eb 31       		.uleb128 0x31
 1653 00ec 13       		.uleb128 0x13
 1654 00ed 00       		.byte	0
 1655 00ee 00       		.byte	0
 1656 00ef 12       		.uleb128 0x12
 1657 00f0 2E       		.uleb128 0x2e
 1658 00f1 00       		.byte	0
 1659 00f2 31       		.uleb128 0x31
 1660 00f3 13       		.uleb128 0x13
 1661 00f4 11       		.uleb128 0x11
 1662 00f5 01       		.uleb128 0x1
 1663 00f6 12       		.uleb128 0x12
 1664 00f7 06       		.uleb128 0x6
 1665 00f8 40       		.uleb128 0x40
 1666 00f9 18       		.uleb128 0x18
 1667 00fa 9742     		.uleb128 0x2117
 1668 00fc 19       		.uleb128 0x19
 1669 00fd 00       		.byte	0
 1670 00fe 00       		.byte	0
 1671 00ff 13       		.uleb128 0x13
 1672 0100 2E       		.uleb128 0x2e
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 59


 1673 0101 01       		.byte	0x1
 1674 0102 31       		.uleb128 0x31
 1675 0103 13       		.uleb128 0x13
 1676 0104 11       		.uleb128 0x11
 1677 0105 01       		.uleb128 0x1
 1678 0106 12       		.uleb128 0x12
 1679 0107 06       		.uleb128 0x6
 1680 0108 40       		.uleb128 0x40
 1681 0109 18       		.uleb128 0x18
 1682 010a 9742     		.uleb128 0x2117
 1683 010c 19       		.uleb128 0x19
 1684 010d 01       		.uleb128 0x1
 1685 010e 13       		.uleb128 0x13
 1686 010f 00       		.byte	0
 1687 0110 00       		.byte	0
 1688 0111 14       		.uleb128 0x14
 1689 0112 34       		.uleb128 0x34
 1690 0113 00       		.byte	0
 1691 0114 03       		.uleb128 0x3
 1692 0115 0E       		.uleb128 0xe
 1693 0116 3A       		.uleb128 0x3a
 1694 0117 0B       		.uleb128 0xb
 1695 0118 3B       		.uleb128 0x3b
 1696 0119 0B       		.uleb128 0xb
 1697 011a 49       		.uleb128 0x49
 1698 011b 13       		.uleb128 0x13
 1699 011c 02       		.uleb128 0x2
 1700 011d 17       		.uleb128 0x17
 1701 011e 00       		.byte	0
 1702 011f 00       		.byte	0
 1703 0120 15       		.uleb128 0x15
 1704 0121 2E       		.uleb128 0x2e
 1705 0122 00       		.byte	0
 1706 0123 3F       		.uleb128 0x3f
 1707 0124 19       		.uleb128 0x19
 1708 0125 03       		.uleb128 0x3
 1709 0126 0E       		.uleb128 0xe
 1710 0127 3A       		.uleb128 0x3a
 1711 0128 0B       		.uleb128 0xb
 1712 0129 3B       		.uleb128 0x3b
 1713 012a 05       		.uleb128 0x5
 1714 012b 27       		.uleb128 0x27
 1715 012c 19       		.uleb128 0x19
 1716 012d 49       		.uleb128 0x49
 1717 012e 13       		.uleb128 0x13
 1718 012f 11       		.uleb128 0x11
 1719 0130 01       		.uleb128 0x1
 1720 0131 12       		.uleb128 0x12
 1721 0132 06       		.uleb128 0x6
 1722 0133 40       		.uleb128 0x40
 1723 0134 18       		.uleb128 0x18
 1724 0135 9742     		.uleb128 0x2117
 1725 0137 19       		.uleb128 0x19
 1726 0138 00       		.byte	0
 1727 0139 00       		.byte	0
 1728 013a 16       		.uleb128 0x16
 1729 013b 2E       		.uleb128 0x2e
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 60


 1730 013c 01       		.byte	0x1
 1731 013d 3F       		.uleb128 0x3f
 1732 013e 19       		.uleb128 0x19
 1733 013f 03       		.uleb128 0x3
 1734 0140 0E       		.uleb128 0xe
 1735 0141 3A       		.uleb128 0x3a
 1736 0142 0B       		.uleb128 0xb
 1737 0143 3B       		.uleb128 0x3b
 1738 0144 05       		.uleb128 0x5
 1739 0145 27       		.uleb128 0x27
 1740 0146 19       		.uleb128 0x19
 1741 0147 11       		.uleb128 0x11
 1742 0148 01       		.uleb128 0x1
 1743 0149 12       		.uleb128 0x12
 1744 014a 06       		.uleb128 0x6
 1745 014b 40       		.uleb128 0x40
 1746 014c 18       		.uleb128 0x18
 1747 014d 9742     		.uleb128 0x2117
 1748 014f 19       		.uleb128 0x19
 1749 0150 01       		.uleb128 0x1
 1750 0151 13       		.uleb128 0x13
 1751 0152 00       		.byte	0
 1752 0153 00       		.byte	0
 1753 0154 17       		.uleb128 0x17
 1754 0155 05       		.uleb128 0x5
 1755 0156 00       		.byte	0
 1756 0157 03       		.uleb128 0x3
 1757 0158 0E       		.uleb128 0xe
 1758 0159 3A       		.uleb128 0x3a
 1759 015a 0B       		.uleb128 0xb
 1760 015b 3B       		.uleb128 0x3b
 1761 015c 05       		.uleb128 0x5
 1762 015d 49       		.uleb128 0x49
 1763 015e 13       		.uleb128 0x13
 1764 015f 02       		.uleb128 0x2
 1765 0160 18       		.uleb128 0x18
 1766 0161 00       		.byte	0
 1767 0162 00       		.byte	0
 1768 0163 18       		.uleb128 0x18
 1769 0164 05       		.uleb128 0x5
 1770 0165 00       		.byte	0
 1771 0166 31       		.uleb128 0x31
 1772 0167 13       		.uleb128 0x13
 1773 0168 02       		.uleb128 0x2
 1774 0169 18       		.uleb128 0x18
 1775 016a 00       		.byte	0
 1776 016b 00       		.byte	0
 1777 016c 19       		.uleb128 0x19
 1778 016d 34       		.uleb128 0x34
 1779 016e 00       		.byte	0
 1780 016f 03       		.uleb128 0x3
 1781 0170 0E       		.uleb128 0xe
 1782 0171 3A       		.uleb128 0x3a
 1783 0172 0B       		.uleb128 0xb
 1784 0173 3B       		.uleb128 0x3b
 1785 0174 05       		.uleb128 0x5
 1786 0175 49       		.uleb128 0x49
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 61


 1787 0176 13       		.uleb128 0x13
 1788 0177 02       		.uleb128 0x2
 1789 0178 17       		.uleb128 0x17
 1790 0179 00       		.byte	0
 1791 017a 00       		.byte	0
 1792 017b 1A       		.uleb128 0x1a
 1793 017c 1D       		.uleb128 0x1d
 1794 017d 01       		.byte	0x1
 1795 017e 31       		.uleb128 0x31
 1796 017f 13       		.uleb128 0x13
 1797 0180 52       		.uleb128 0x52
 1798 0181 01       		.uleb128 0x1
 1799 0182 55       		.uleb128 0x55
 1800 0183 17       		.uleb128 0x17
 1801 0184 58       		.uleb128 0x58
 1802 0185 0B       		.uleb128 0xb
 1803 0186 59       		.uleb128 0x59
 1804 0187 05       		.uleb128 0x5
 1805 0188 00       		.byte	0
 1806 0189 00       		.byte	0
 1807 018a 1B       		.uleb128 0x1b
 1808 018b 05       		.uleb128 0x5
 1809 018c 00       		.byte	0
 1810 018d 31       		.uleb128 0x31
 1811 018e 13       		.uleb128 0x13
 1812 018f 00       		.byte	0
 1813 0190 00       		.byte	0
 1814 0191 1C       		.uleb128 0x1c
 1815 0192 0F       		.uleb128 0xf
 1816 0193 00       		.byte	0
 1817 0194 0B       		.uleb128 0xb
 1818 0195 0B       		.uleb128 0xb
 1819 0196 49       		.uleb128 0x49
 1820 0197 13       		.uleb128 0x13
 1821 0198 00       		.byte	0
 1822 0199 00       		.byte	0
 1823 019a 1D       		.uleb128 0x1d
 1824 019b 26       		.uleb128 0x26
 1825 019c 00       		.byte	0
 1826 019d 49       		.uleb128 0x49
 1827 019e 13       		.uleb128 0x13
 1828 019f 00       		.byte	0
 1829 01a0 00       		.byte	0
 1830 01a1 1E       		.uleb128 0x1e
 1831 01a2 05       		.uleb128 0x5
 1832 01a3 00       		.byte	0
 1833 01a4 03       		.uleb128 0x3
 1834 01a5 0E       		.uleb128 0xe
 1835 01a6 3A       		.uleb128 0x3a
 1836 01a7 0B       		.uleb128 0xb
 1837 01a8 3B       		.uleb128 0x3b
 1838 01a9 05       		.uleb128 0x5
 1839 01aa 49       		.uleb128 0x49
 1840 01ab 13       		.uleb128 0x13
 1841 01ac 02       		.uleb128 0x2
 1842 01ad 17       		.uleb128 0x17
 1843 01ae 00       		.byte	0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 62


 1844 01af 00       		.byte	0
 1845 01b0 1F       		.uleb128 0x1f
 1846 01b1 05       		.uleb128 0x5
 1847 01b2 00       		.byte	0
 1848 01b3 31       		.uleb128 0x31
 1849 01b4 13       		.uleb128 0x13
 1850 01b5 02       		.uleb128 0x2
 1851 01b6 17       		.uleb128 0x17
 1852 01b7 00       		.byte	0
 1853 01b8 00       		.byte	0
 1854 01b9 20       		.uleb128 0x20
 1855 01ba 1D       		.uleb128 0x1d
 1856 01bb 01       		.byte	0x1
 1857 01bc 31       		.uleb128 0x31
 1858 01bd 13       		.uleb128 0x13
 1859 01be 52       		.uleb128 0x52
 1860 01bf 01       		.uleb128 0x1
 1861 01c0 55       		.uleb128 0x55
 1862 01c1 17       		.uleb128 0x17
 1863 01c2 58       		.uleb128 0x58
 1864 01c3 0B       		.uleb128 0xb
 1865 01c4 59       		.uleb128 0x59
 1866 01c5 05       		.uleb128 0x5
 1867 01c6 01       		.uleb128 0x1
 1868 01c7 13       		.uleb128 0x13
 1869 01c8 00       		.byte	0
 1870 01c9 00       		.byte	0
 1871 01ca 21       		.uleb128 0x21
 1872 01cb 2E       		.uleb128 0x2e
 1873 01cc 01       		.byte	0x1
 1874 01cd 3F       		.uleb128 0x3f
 1875 01ce 19       		.uleb128 0x19
 1876 01cf 03       		.uleb128 0x3
 1877 01d0 0E       		.uleb128 0xe
 1878 01d1 3A       		.uleb128 0x3a
 1879 01d2 0B       		.uleb128 0xb
 1880 01d3 3B       		.uleb128 0x3b
 1881 01d4 05       		.uleb128 0x5
 1882 01d5 27       		.uleb128 0x27
 1883 01d6 19       		.uleb128 0x19
 1884 01d7 49       		.uleb128 0x49
 1885 01d8 13       		.uleb128 0x13
 1886 01d9 11       		.uleb128 0x11
 1887 01da 01       		.uleb128 0x1
 1888 01db 12       		.uleb128 0x12
 1889 01dc 06       		.uleb128 0x6
 1890 01dd 40       		.uleb128 0x40
 1891 01de 18       		.uleb128 0x18
 1892 01df 9742     		.uleb128 0x2117
 1893 01e1 19       		.uleb128 0x19
 1894 01e2 01       		.uleb128 0x1
 1895 01e3 13       		.uleb128 0x13
 1896 01e4 00       		.byte	0
 1897 01e5 00       		.byte	0
 1898 01e6 22       		.uleb128 0x22
 1899 01e7 34       		.uleb128 0x34
 1900 01e8 00       		.byte	0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 63


 1901 01e9 03       		.uleb128 0x3
 1902 01ea 0E       		.uleb128 0xe
 1903 01eb 3A       		.uleb128 0x3a
 1904 01ec 0B       		.uleb128 0xb
 1905 01ed 3B       		.uleb128 0x3b
 1906 01ee 05       		.uleb128 0x5
 1907 01ef 49       		.uleb128 0x49
 1908 01f0 13       		.uleb128 0x13
 1909 01f1 02       		.uleb128 0x2
 1910 01f2 18       		.uleb128 0x18
 1911 01f3 00       		.byte	0
 1912 01f4 00       		.byte	0
 1913 01f5 23       		.uleb128 0x23
 1914 01f6 34       		.uleb128 0x34
 1915 01f7 00       		.byte	0
 1916 01f8 03       		.uleb128 0x3
 1917 01f9 0E       		.uleb128 0xe
 1918 01fa 3A       		.uleb128 0x3a
 1919 01fb 0B       		.uleb128 0xb
 1920 01fc 3B       		.uleb128 0x3b
 1921 01fd 0B       		.uleb128 0xb
 1922 01fe 49       		.uleb128 0x49
 1923 01ff 13       		.uleb128 0x13
 1924 0200 3F       		.uleb128 0x3f
 1925 0201 19       		.uleb128 0x19
 1926 0202 02       		.uleb128 0x2
 1927 0203 18       		.uleb128 0x18
 1928 0204 00       		.byte	0
 1929 0205 00       		.byte	0
 1930 0206 24       		.uleb128 0x24
 1931 0207 2E       		.uleb128 0x2e
 1932 0208 00       		.byte	0
 1933 0209 3F       		.uleb128 0x3f
 1934 020a 19       		.uleb128 0x19
 1935 020b 3C       		.uleb128 0x3c
 1936 020c 19       		.uleb128 0x19
 1937 020d 6E       		.uleb128 0x6e
 1938 020e 0E       		.uleb128 0xe
 1939 020f 03       		.uleb128 0x3
 1940 0210 0E       		.uleb128 0xe
 1941 0211 3A       		.uleb128 0x3a
 1942 0212 0B       		.uleb128 0xb
 1943 0213 3B       		.uleb128 0x3b
 1944 0214 0B       		.uleb128 0xb
 1945 0215 00       		.byte	0
 1946 0216 00       		.byte	0
 1947 0217 00       		.byte	0
 1948              		.section	.debug_loc,"",%progbits
 1949              	.Ldebug_loc0:
 1950              	.LLST0:
 1951 0000 22000000 		.4byte	.LVL1
 1952 0004 36000000 		.4byte	.LVL3
 1953 0008 0100     		.2byte	0x1
 1954 000a 54       		.byte	0x54
 1955 000b 00000000 		.4byte	0
 1956 000f 00000000 		.4byte	0
 1957              	.LLST1:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 64


 1958 0013 08000000 		.4byte	.LVL6
 1959 0017 1C000000 		.4byte	.LVL8
 1960 001b 0100     		.2byte	0x1
 1961 001d 54       		.byte	0x54
 1962 001e 00000000 		.4byte	0
 1963 0022 00000000 		.4byte	0
 1964              	.LLST2:
 1965 0026 08000000 		.4byte	.LVL11
 1966 002a 1C000000 		.4byte	.LVL13
 1967 002e 0100     		.2byte	0x1
 1968 0030 54       		.byte	0x54
 1969 0031 00000000 		.4byte	0
 1970 0035 00000000 		.4byte	0
 1971              	.LLST3:
 1972 0039 00000000 		.4byte	.LVL18
 1973 003d 12000000 		.4byte	.LVL19
 1974 0041 0200     		.2byte	0x2
 1975 0043 30       		.byte	0x30
 1976 0044 9F       		.byte	0x9f
 1977 0045 1E000000 		.4byte	.LVL20
 1978 0049 24000000 		.4byte	.LVL21
 1979 004d 0100     		.2byte	0x1
 1980 004f 51       		.byte	0x51
 1981 0050 00000000 		.4byte	0
 1982 0054 00000000 		.4byte	0
 1983              	.LLST4:
 1984 0058 00000000 		.4byte	.LVL22
 1985 005c 16000000 		.4byte	.LVL23
 1986 0060 0100     		.2byte	0x1
 1987 0062 50       		.byte	0x50
 1988 0063 16000000 		.4byte	.LVL23
 1989 0067 38000000 		.4byte	.LFE11
 1990 006b 0400     		.2byte	0x4
 1991 006d F3       		.byte	0xf3
 1992 006e 01       		.uleb128 0x1
 1993 006f 50       		.byte	0x50
 1994 0070 9F       		.byte	0x9f
 1995 0071 00000000 		.4byte	0
 1996 0075 00000000 		.4byte	0
 1997              	.LLST5:
 1998 0079 00000000 		.4byte	.LVL22
 1999 007d 16000000 		.4byte	.LVL23
 2000 0081 0100     		.2byte	0x1
 2001 0083 51       		.byte	0x51
 2002 0084 16000000 		.4byte	.LVL23
 2003 0088 38000000 		.4byte	.LFE11
 2004 008c 0400     		.2byte	0x4
 2005 008e F3       		.byte	0xf3
 2006 008f 01       		.uleb128 0x1
 2007 0090 51       		.byte	0x51
 2008 0091 9F       		.byte	0x9f
 2009 0092 00000000 		.4byte	0
 2010 0096 00000000 		.4byte	0
 2011              	.LLST6:
 2012 009a 00000000 		.4byte	.LVL22
 2013 009e 16000000 		.4byte	.LVL23
 2014 00a2 0200     		.2byte	0x2
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 65


 2015 00a4 30       		.byte	0x30
 2016 00a5 9F       		.byte	0x9f
 2017 00a6 16000000 		.4byte	.LVL23
 2018 00aa 1A000000 		.4byte	.LVL24
 2019 00ae 0900     		.2byte	0x9
 2020 00b0 71       		.byte	0x71
 2021 00b1 00       		.sleb128 0
 2022 00b2 F3       		.byte	0xf3
 2023 00b3 01       		.uleb128 0x1
 2024 00b4 50       		.byte	0x50
 2025 00b5 31       		.byte	0x31
 2026 00b6 1C       		.byte	0x1c
 2027 00b7 1C       		.byte	0x1c
 2028 00b8 9F       		.byte	0x9f
 2029 00b9 24000000 		.4byte	.LVL25
 2030 00bd 28000000 		.4byte	.LVL26
 2031 00c1 0900     		.2byte	0x9
 2032 00c3 71       		.byte	0x71
 2033 00c4 00       		.sleb128 0
 2034 00c5 F3       		.byte	0xf3
 2035 00c6 01       		.uleb128 0x1
 2036 00c7 50       		.byte	0x50
 2037 00c8 31       		.byte	0x31
 2038 00c9 1C       		.byte	0x1c
 2039 00ca 1C       		.byte	0x1c
 2040 00cb 9F       		.byte	0x9f
 2041 00cc 00000000 		.4byte	0
 2042 00d0 00000000 		.4byte	0
 2043              	.LLST7:
 2044 00d4 1A000000 		.4byte	.LVL24
 2045 00d8 24000000 		.4byte	.LVL25
 2046 00dc 0100     		.2byte	0x1
 2047 00de 50       		.byte	0x50
 2048 00df 00000000 		.4byte	0
 2049 00e3 00000000 		.4byte	0
 2050              	.LLST8:
 2051 00e7 06000000 		.4byte	.LVL28
 2052 00eb 0E000000 		.4byte	.LVL29
 2053 00ef 0100     		.2byte	0x1
 2054 00f1 50       		.byte	0x50
 2055 00f2 14000000 		.4byte	.LVL30
 2056 00f6 1C000000 		.4byte	.LFE13
 2057 00fa 0100     		.2byte	0x1
 2058 00fc 50       		.byte	0x50
 2059 00fd 00000000 		.4byte	0
 2060 0101 00000000 		.4byte	0
 2061              	.LLST9:
 2062 0105 06000000 		.4byte	.LVL31
 2063 0109 1F000000 		.4byte	.LVL32-1
 2064 010d 0100     		.2byte	0x1
 2065 010f 50       		.byte	0x50
 2066 0110 00000000 		.4byte	0
 2067 0114 00000000 		.4byte	0
 2068              	.LLST10:
 2069 0118 00000000 		.4byte	.LVL33
 2070 011c 2C000000 		.4byte	.LVL36
 2071 0120 0100     		.2byte	0x1
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 66


 2072 0122 50       		.byte	0x50
 2073 0123 2C000000 		.4byte	.LVL36
 2074 0127 3A000000 		.4byte	.LVL37
 2075 012b 0400     		.2byte	0x4
 2076 012d F3       		.byte	0xf3
 2077 012e 01       		.uleb128 0x1
 2078 012f 50       		.byte	0x50
 2079 0130 9F       		.byte	0x9f
 2080 0131 3A000000 		.4byte	.LVL37
 2081 0135 5C000000 		.4byte	.LFE15
 2082 0139 0100     		.2byte	0x1
 2083 013b 50       		.byte	0x50
 2084 013c 00000000 		.4byte	0
 2085 0140 00000000 		.4byte	0
 2086              	.LLST11:
 2087 0144 1E000000 		.4byte	.LVL34
 2088 0148 26000000 		.4byte	.LVL35
 2089 014c 0100     		.2byte	0x1
 2090 014e 53       		.byte	0x53
 2091 014f 46000000 		.4byte	.LVL38
 2092 0153 48000000 		.4byte	.LVL39
 2093 0157 0100     		.2byte	0x1
 2094 0159 53       		.byte	0x53
 2095 015a 00000000 		.4byte	0
 2096 015e 00000000 		.4byte	0
 2097              		.section	.debug_aranges,"",%progbits
 2098 0000 94000000 		.4byte	0x94
 2099 0004 0200     		.2byte	0x2
 2100 0006 00000000 		.4byte	.Ldebug_info0
 2101 000a 04       		.byte	0x4
 2102 000b 00       		.byte	0
 2103 000c 0000     		.2byte	0
 2104 000e 0000     		.2byte	0
 2105 0010 00000000 		.4byte	.LFB0
 2106 0014 50000000 		.4byte	.LFE0-.LFB0
 2107 0018 00000000 		.4byte	.LFB1
 2108 001c 24000000 		.4byte	.LFE1-.LFB1
 2109 0020 00000000 		.4byte	.LFB2
 2110 0024 24000000 		.4byte	.LFE2-.LFB2
 2111 0028 00000000 		.4byte	.LFB3
 2112 002c 24000000 		.4byte	.LFE3-.LFB3
 2113 0030 00000000 		.4byte	.LFB4
 2114 0034 04000000 		.4byte	.LFE4-.LFB4
 2115 0038 00000000 		.4byte	.LFB6
 2116 003c 0C000000 		.4byte	.LFE6-.LFB6
 2117 0040 00000000 		.4byte	.LFB7
 2118 0044 14000000 		.4byte	.LFE7-.LFB7
 2119 0048 00000000 		.4byte	.LFB8
 2120 004c 0C000000 		.4byte	.LFE8-.LFB8
 2121 0050 00000000 		.4byte	.LFB9
 2122 0054 18000000 		.4byte	.LFE9-.LFB9
 2123 0058 00000000 		.4byte	.LFB10
 2124 005c 34000000 		.4byte	.LFE10-.LFB10
 2125 0060 00000000 		.4byte	.LFB11
 2126 0064 38000000 		.4byte	.LFE11-.LFB11
 2127 0068 00000000 		.4byte	.LFB12
 2128 006c 3C000000 		.4byte	.LFE12-.LFB12
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 67


 2129 0070 00000000 		.4byte	.LFB13
 2130 0074 1C000000 		.4byte	.LFE13-.LFB13
 2131 0078 00000000 		.4byte	.LFB14
 2132 007c 24000000 		.4byte	.LFE14-.LFB14
 2133 0080 00000000 		.4byte	.LFB15
 2134 0084 5C000000 		.4byte	.LFE15-.LFB15
 2135 0088 00000000 		.4byte	.LFB16
 2136 008c 02000000 		.4byte	.LFE16-.LFB16
 2137 0090 00000000 		.4byte	0
 2138 0094 00000000 		.4byte	0
 2139              		.section	.debug_ranges,"",%progbits
 2140              	.Ldebug_ranges0:
 2141 0000 08000000 		.4byte	.LBB18
 2142 0004 12000000 		.4byte	.LBE18
 2143 0008 14000000 		.4byte	.LBB21
 2144 000c 1A000000 		.4byte	.LBE21
 2145 0010 00000000 		.4byte	0
 2146 0014 00000000 		.4byte	0
 2147 0018 1C000000 		.4byte	.LBB22
 2148 001c 32000000 		.4byte	.LBE22
 2149 0020 36000000 		.4byte	.LBB25
 2150 0024 50000000 		.4byte	.LBE25
 2151 0028 00000000 		.4byte	0
 2152 002c 00000000 		.4byte	0
 2153 0030 0C000000 		.4byte	.LBB26
 2154 0034 10000000 		.4byte	.LBE26
 2155 0038 12000000 		.4byte	.LBB30
 2156 003c 18000000 		.4byte	.LBE30
 2157 0040 1C000000 		.4byte	.LBB31
 2158 0044 1E000000 		.4byte	.LBE31
 2159 0048 00000000 		.4byte	0
 2160 004c 00000000 		.4byte	0
 2161 0050 0E000000 		.4byte	.LBB32
 2162 0054 16000000 		.4byte	.LBE32
 2163 0058 1A000000 		.4byte	.LBB36
 2164 005c 20000000 		.4byte	.LBE36
 2165 0060 22000000 		.4byte	.LBB37
 2166 0064 24000000 		.4byte	.LBE37
 2167 0068 00000000 		.4byte	0
 2168 006c 00000000 		.4byte	0
 2169 0070 06000000 		.4byte	.LBB38
 2170 0074 10000000 		.4byte	.LBE38
 2171 0078 12000000 		.4byte	.LBB45
 2172 007c 14000000 		.4byte	.LBE45
 2173 0080 00000000 		.4byte	0
 2174 0084 00000000 		.4byte	0
 2175 0088 10000000 		.4byte	.LBB41
 2176 008c 12000000 		.4byte	.LBE41
 2177 0090 14000000 		.4byte	.LBB46
 2178 0094 1E000000 		.4byte	.LBE46
 2179 0098 20000000 		.4byte	.LBB50
 2180 009c 22000000 		.4byte	.LBE50
 2181 00a0 00000000 		.4byte	0
 2182 00a4 00000000 		.4byte	0
 2183 00a8 1E000000 		.4byte	.LBB47
 2184 00ac 20000000 		.4byte	.LBE47
 2185 00b0 22000000 		.4byte	.LBB51
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 68


 2186 00b4 3C000000 		.4byte	.LBE51
 2187 00b8 00000000 		.4byte	0
 2188 00bc 00000000 		.4byte	0
 2189 00c0 08000000 		.4byte	.LBB52
 2190 00c4 36000000 		.4byte	.LBE52
 2191 00c8 3A000000 		.4byte	.LBB53
 2192 00cc 5C000000 		.4byte	.LBE53
 2193 00d0 00000000 		.4byte	0
 2194 00d4 00000000 		.4byte	0
 2195 00d8 00000000 		.4byte	.LFB0
 2196 00dc 50000000 		.4byte	.LFE0
 2197 00e0 00000000 		.4byte	.LFB1
 2198 00e4 24000000 		.4byte	.LFE1
 2199 00e8 00000000 		.4byte	.LFB2
 2200 00ec 24000000 		.4byte	.LFE2
 2201 00f0 00000000 		.4byte	.LFB3
 2202 00f4 24000000 		.4byte	.LFE3
 2203 00f8 00000000 		.4byte	.LFB4
 2204 00fc 04000000 		.4byte	.LFE4
 2205 0100 00000000 		.4byte	.LFB6
 2206 0104 0C000000 		.4byte	.LFE6
 2207 0108 00000000 		.4byte	.LFB7
 2208 010c 14000000 		.4byte	.LFE7
 2209 0110 00000000 		.4byte	.LFB8
 2210 0114 0C000000 		.4byte	.LFE8
 2211 0118 00000000 		.4byte	.LFB9
 2212 011c 18000000 		.4byte	.LFE9
 2213 0120 00000000 		.4byte	.LFB10
 2214 0124 34000000 		.4byte	.LFE10
 2215 0128 00000000 		.4byte	.LFB11
 2216 012c 38000000 		.4byte	.LFE11
 2217 0130 00000000 		.4byte	.LFB12
 2218 0134 3C000000 		.4byte	.LFE12
 2219 0138 00000000 		.4byte	.LFB13
 2220 013c 1C000000 		.4byte	.LFE13
 2221 0140 00000000 		.4byte	.LFB14
 2222 0144 24000000 		.4byte	.LFE14
 2223 0148 00000000 		.4byte	.LFB15
 2224 014c 5C000000 		.4byte	.LFE15
 2225 0150 00000000 		.4byte	.LFB16
 2226 0154 02000000 		.4byte	.LFE16
 2227 0158 00000000 		.4byte	0
 2228 015c 00000000 		.4byte	0
 2229              		.section	.debug_line,"",%progbits
 2230              	.Ldebug_line0:
 2231 0000 70020000 		.section	.debug_str,"MS",%progbits,1
 2231      02006300 
 2231      00000201 
 2231      FB0E0D00 
 2231      01010101 
 2232              	.LASF6:
 2233 0000 6C6F6E67 		.ascii	"long long int\000"
 2233      206C6F6E 
 2233      6720696E 
 2233      7400
 2234              	.LASF50:
 2235 000e 55415254 		.ascii	"UART_1_Init\000"
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 69


 2235      5F315F49 
 2235      6E697400 
 2236              	.LASF20:
 2237 001a 55415254 		.ascii	"UART_1_Start\000"
 2237      5F315F53 
 2237      74617274 
 2237      00
 2238              	.LASF40:
 2239 0027 74785065 		.ascii	"txPeriod\000"
 2239      72696F64 
 2239      00
 2240              	.LASF49:
 2241 0030 443A5C44 		.ascii	"D:\\Dropbox\\DEVELOPMENT\\Audio visualizations\\Aud"
 2241      726F7062 
 2241      6F785C44 
 2241      4556454C 
 2241      4F504D45 
 2242 005f 696F2073 		.ascii	"io spectrum analyzer zebrawood\\Firmware\\audioSpec"
 2242      70656374 
 2242      72756D20 
 2242      616E616C 
 2242      797A6572 
 2243 0090 7472756D 		.ascii	"trumAnalyzer\\audioSpectrumAnalyzer.cydsn\000"
 2243      416E616C 
 2243      797A6572 
 2243      5C617564 
 2243      696F5370 
 2244              	.LASF39:
 2245 00b9 746D7053 		.ascii	"tmpStat\000"
 2245      74617400 
 2246              	.LASF44:
 2247 00c1 55415254 		.ascii	"UART_1_IntClock_Start\000"
 2247      5F315F49 
 2247      6E74436C 
 2247      6F636B5F 
 2247      53746172 
 2248              	.LASF3:
 2249 00d7 73686F72 		.ascii	"short unsigned int\000"
 2249      7420756E 
 2249      7369676E 
 2249      65642069 
 2249      6E7400
 2250              	.LASF8:
 2251 00ea 756E7369 		.ascii	"unsigned int\000"
 2251      676E6564 
 2251      20696E74 
 2251      00
 2252              	.LASF41:
 2253 00f7 55415254 		.ascii	"UART_1_SetTxAddressMode\000"
 2253      5F315F53 
 2253      65745478 
 2253      41646472 
 2253      6573734D 
 2254              	.LASF27:
 2255 010f 55415254 		.ascii	"UART_1_ReadTxStatus\000"
 2255      5F315F52 
 2255      65616454 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 70


 2255      78537461 
 2255      74757300 
 2256              	.LASF29:
 2257 0123 73747269 		.ascii	"string\000"
 2257      6E6700
 2258              	.LASF11:
 2259 012a 666C6F61 		.ascii	"float\000"
 2259      7400
 2260              	.LASF7:
 2261 0130 6C6F6E67 		.ascii	"long long unsigned int\000"
 2261      206C6F6E 
 2261      6720756E 
 2261      7369676E 
 2261      65642069 
 2262              	.LASF42:
 2263 0147 61646472 		.ascii	"addressMode\000"
 2263      6573734D 
 2263      6F646500 
 2264              	.LASF15:
 2265 0153 72656738 		.ascii	"reg8\000"
 2265      00
 2266              	.LASF26:
 2267 0158 55415254 		.ascii	"UART_1_ReadControlRegister\000"
 2267      5F315F52 
 2267      65616443 
 2267      6F6E7472 
 2267      6F6C5265 
 2268              	.LASF21:
 2269 0173 55415254 		.ascii	"UART_1_Stop\000"
 2269      5F315F53 
 2269      746F7000 
 2270              	.LASF5:
 2271 017f 6C6F6E67 		.ascii	"long unsigned int\000"
 2271      20756E73 
 2271      69676E65 
 2271      6420696E 
 2271      7400
 2272              	.LASF9:
 2273 0191 75696E74 		.ascii	"uint8\000"
 2273      3800
 2274              	.LASF33:
 2275 0197 62797465 		.ascii	"byteCount\000"
 2275      436F756E 
 2275      7400
 2276              	.LASF30:
 2277 01a1 656E6162 		.ascii	"enableInterrupts\000"
 2277      6C65496E 
 2277      74657272 
 2277      75707473 
 2277      00
 2278              	.LASF1:
 2279 01b2 756E7369 		.ascii	"unsigned char\000"
 2279      676E6564 
 2279      20636861 
 2279      7200
 2280              	.LASF12:
 2281 01c0 646F7562 		.ascii	"double\000"
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 71


 2281      6C6500
 2282              	.LASF24:
 2283 01c7 696E7453 		.ascii	"intSrc\000"
 2283      726300
 2284              	.LASF2:
 2285 01ce 73686F72 		.ascii	"short int\000"
 2285      7420696E 
 2285      7400
 2286              	.LASF10:
 2287 01d8 75696E74 		.ascii	"uint16\000"
 2287      313600
 2288              	.LASF43:
 2289 01df 4379456E 		.ascii	"CyEnterCriticalSection\000"
 2289      74657243 
 2289      72697469 
 2289      63616C53 
 2289      65637469 
 2290              	.LASF18:
 2291 01f6 55415254 		.ascii	"UART_1_PutChar\000"
 2291      5F315F50 
 2291      75744368 
 2291      617200
 2292              	.LASF48:
 2293 0205 47656E65 		.ascii	"Generated_Source\\PSoC5\\UART_1.c\000"
 2293      72617465 
 2293      645F536F 
 2293      75726365 
 2293      5C50536F 
 2294              	.LASF51:
 2295 0225 55415254 		.ascii	"UART_1_GetTxBufferSize\000"
 2295      5F315F47 
 2295      65745478 
 2295      42756666 
 2295      65725369 
 2296              	.LASF47:
 2297 023c 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2297      43313120 
 2297      352E342E 
 2297      31203230 
 2297      31363036 
 2298 026f 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 2298      20726576 
 2298      6973696F 
 2298      6E203233 
 2298      37373135 
 2299 02a2 33202D66 		.ascii	"3 -ffunction-sections -ffat-lto-objects -finline-fu"
 2299      66756E63 
 2299      74696F6E 
 2299      2D736563 
 2299      74696F6E 
 2300 02d5 6E637469 		.ascii	"nctions\000"
 2300      6F6E7300 
 2301              	.LASF45:
 2302 02dd 43794578 		.ascii	"CyExitCriticalSection\000"
 2302      69744372 
 2302      69746963 
 2302      616C5365 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 72


 2302      6374696F 
 2303              	.LASF34:
 2304 02f3 55415254 		.ascii	"UART_1_PutCRLF\000"
 2304      5F315F50 
 2304      75744352 
 2304      4C4600
 2305              	.LASF31:
 2306 0302 62756649 		.ascii	"bufIndex\000"
 2306      6E646578 
 2306      00
 2307              	.LASF37:
 2308 030b 55415254 		.ascii	"UART_1_SendBreak\000"
 2308      5F315F53 
 2308      656E6442 
 2308      7265616B 
 2308      00
 2309              	.LASF32:
 2310 031c 55415254 		.ascii	"UART_1_PutArray\000"
 2310      5F315F50 
 2310      75744172 
 2310      72617900 
 2311              	.LASF17:
 2312 032c 73697A65 		.ascii	"sizetype\000"
 2312      74797065 
 2312      00
 2313              	.LASF13:
 2314 0335 63686172 		.ascii	"char8\000"
 2314      3800
 2315              	.LASF46:
 2316 033b 55415254 		.ascii	"UART_1_IntClock_Stop\000"
 2316      5F315F49 
 2316      6E74436C 
 2316      6F636B5F 
 2316      53746F70 
 2317              	.LASF25:
 2318 0350 74784461 		.ascii	"txDataByte\000"
 2318      74614279 
 2318      746500
 2319              	.LASF14:
 2320 035b 63686172 		.ascii	"char\000"
 2320      00
 2321              	.LASF38:
 2322 0360 7265744D 		.ascii	"retMode\000"
 2322      6F646500 
 2323              	.LASF23:
 2324 0368 55415254 		.ascii	"UART_1_WriteTxData\000"
 2324      5F315F57 
 2324      72697465 
 2324      54784461 
 2324      746100
 2325              	.LASF36:
 2326 037b 55415254 		.ascii	"UART_1_ClearTxBuffer\000"
 2326      5F315F43 
 2326      6C656172 
 2326      54784275 
 2326      66666572 
 2327              	.LASF52:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccterQkH.s 			page 73


 2328 0390 55415254 		.ascii	"UART_1_initVar\000"
 2328      5F315F69 
 2328      6E697456 
 2328      617200
 2329              	.LASF4:
 2330 039f 6C6F6E67 		.ascii	"long int\000"
 2330      20696E74 
 2330      00
 2331              	.LASF22:
 2332 03a8 55415254 		.ascii	"UART_1_SetTxInterruptMode\000"
 2332      5F315F53 
 2332      65745478 
 2332      496E7465 
 2332      72727570 
 2333              	.LASF19:
 2334 03c2 55415254 		.ascii	"UART_1_Enable\000"
 2334      5F315F45 
 2334      6E61626C 
 2334      6500
 2335              	.LASF16:
 2336 03d0 6C6F6E67 		.ascii	"long double\000"
 2336      20646F75 
 2336      626C6500 
 2337              	.LASF0:
 2338 03dc 7369676E 		.ascii	"signed char\000"
 2338      65642063 
 2338      68617200 
 2339              	.LASF28:
 2340 03e8 55415254 		.ascii	"UART_1_PutString\000"
 2340      5F315F50 
 2340      75745374 
 2340      72696E67 
 2340      00
 2341              	.LASF35:
 2342 03f9 73697A65 		.ascii	"size\000"
 2342      00
 2343              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
