
websocket.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007320  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  080074b0  080074b0  000084b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078b4  080078b4  000090d4  2**0
                  CONTENTS
  4 .ARM          00000008  080078b4  080078b4  000088b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078bc  080078bc  000090d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078bc  080078bc  000088bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080078c0  080078c0  000088c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d4  20000000  080078c4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000090d4  2**0
                  CONTENTS
 10 .bss          00000a70  200000d4  200000d4  000090d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000b44  20000b44  000090d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000090d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cf95  00000000  00000000  00009104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000250e  00000000  00000000  00016099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c48  00000000  00000000  000185a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000097e  00000000  00000000  000191f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022106  00000000  00000000  00019b6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e80e  00000000  00000000  0003bc74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca933  00000000  00000000  0004a482  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00114db5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003dbc  00000000  00000000  00114df8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  00118bb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d4 	.word	0x200000d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007498 	.word	0x08007498

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000d8 	.word	0x200000d8
 80001cc:	08007498 	.word	0x08007498

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
	HAL_Init();
 8000576:	f004 f981 	bl	800487c <HAL_Init>
	    setbuf(stdout, NULL);
 800057a:	4b32      	ldr	r3, [pc, #200]	@ (8000644 <main+0xd4>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	689b      	ldr	r3, [r3, #8]
 8000580:	2100      	movs	r1, #0
 8000582:	4618      	mov	r0, r3
 8000584:	f005 fe02 	bl	800618c <setbuf>
	    SystemClock_Config();
 8000588:	f000 fa2c 	bl	80009e4 <SystemClock_Config>
	    MX_GPIO_Init();
 800058c:	f000 fafa 	bl	8000b84 <MX_GPIO_Init>
	    MX_SPI1_Init();
 8000590:	f000 fa90 	bl	8000ab4 <MX_SPI1_Init>
	    MX_USART2_UART_Init();
 8000594:	f000 facc 	bl	8000b30 <MX_USART2_UART_Init>

	    printf("--- W5500 DHCP TEST ----!\r\n");
 8000598:	482b      	ldr	r0, [pc, #172]	@ (8000648 <main+0xd8>)
 800059a:	f005 fdef 	bl	800617c <puts>
	    W5500Init();
 800059e:	f003 fb45 	bl	8003c2c <W5500Init>

	    wiz_PhyConf phyconf;
	    phyconf.by = PHY_CONFBY_SW;
 80005a2:	2301      	movs	r3, #1
 80005a4:	703b      	strb	r3, [r7, #0]
	    phyconf.duplex = PHY_DUPLEX_FULL;
 80005a6:	2301      	movs	r3, #1
 80005a8:	70fb      	strb	r3, [r7, #3]
	    phyconf.speed = PHY_SPEED_10;
 80005aa:	2300      	movs	r3, #0
 80005ac:	70bb      	strb	r3, [r7, #2]
	    phyconf.mode = PHY_MODE_AUTONEGO;
 80005ae:	2301      	movs	r3, #1
 80005b0:	707b      	strb	r3, [r7, #1]
	    ctlwizchip(CW_SET_PHYCONF, (void*)&phyconf);
 80005b2:	463b      	mov	r3, r7
 80005b4:	4619      	mov	r1, r3
 80005b6:	200a      	movs	r0, #10
 80005b8:	f003 fc70 	bl	8003e9c <ctlwizchip>

	    PHYStatusCheck();
 80005bc:	f000 f916 	bl	80007ec <PHYStatusCheck>
	    PrintPHYConf();
 80005c0:	f000 f93a 	bl	8000838 <PrintPHYConf>

	    DHCP_init(SOCKET_ID_FOR_DHCP, dhcp_buffer);
 80005c4:	4921      	ldr	r1, [pc, #132]	@ (800064c <main+0xdc>)
 80005c6:	2007      	movs	r0, #7
 80005c8:	f001 ffcc 	bl	8002564 <DHCP_init>
	    reg_dhcp_cbfunc(OnDHCPIPAssigned, NULL, NULL);
 80005cc:	2200      	movs	r2, #0
 80005ce:	2100      	movs	r1, #0
 80005d0:	481f      	ldr	r0, [pc, #124]	@ (8000650 <main+0xe0>)
 80005d2:	f000 fd25 	bl	8001020 <reg_dhcp_cbfunc>

	    printf("Obtaining IP address ...\r\n");
 80005d6:	481f      	ldr	r0, [pc, #124]	@ (8000654 <main+0xe4>)
 80005d8:	f005 fdd0 	bl	800617c <puts>

	    while (!dhcpDone) {
 80005dc:	e001      	b.n	80005e2 <main+0x72>
	        DHCP_run();
 80005de:	f001 fe09 	bl	80021f4 <DHCP_run>
	    while (!dhcpDone) {
 80005e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000658 <main+0xe8>)
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d0f8      	beq.n	80005de <main+0x6e>
	    }

	    // Tạo socket
	    int sock = socket(1, Sn_MR_TCP, 0, 0);
 80005ec:	2300      	movs	r3, #0
 80005ee:	2200      	movs	r2, #0
 80005f0:	2101      	movs	r1, #1
 80005f2:	2001      	movs	r0, #1
 80005f4:	f002 fbe0 	bl	8002db8 <socket>
 80005f8:	4603      	mov	r3, r0
 80005fa:	607b      	str	r3, [r7, #4]
	    if (sock != 1) {
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2b01      	cmp	r3, #1
 8000600:	d004      	beq.n	800060c <main+0x9c>
	        printf("\r\nCannot create socket");
 8000602:	4816      	ldr	r0, [pc, #88]	@ (800065c <main+0xec>)
 8000604:	f005 fd52 	bl	80060ac <iprintf>
	        while (1);
 8000608:	bf00      	nop
 800060a:	e7fd      	b.n	8000608 <main+0x98>
	    }

	    // Kết nối đến server
	    if (connect(sock, destination_ip, destination_port) != SOCK_OK) {
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	b2db      	uxtb	r3, r3
 8000610:	4a13      	ldr	r2, [pc, #76]	@ (8000660 <main+0xf0>)
 8000612:	8812      	ldrh	r2, [r2, #0]
 8000614:	4913      	ldr	r1, [pc, #76]	@ (8000664 <main+0xf4>)
 8000616:	4618      	mov	r0, r3
 8000618:	f002 fd50 	bl	80030bc <connect>
 800061c:	4603      	mov	r3, r0
 800061e:	2b01      	cmp	r3, #1
 8000620:	d004      	beq.n	800062c <main+0xbc>
	        printf("\r\nCannot connect to server!");
 8000622:	4811      	ldr	r0, [pc, #68]	@ (8000668 <main+0xf8>)
 8000624:	f005 fd42 	bl	80060ac <iprintf>
	        while (1);
 8000628:	bf00      	nop
 800062a:	e7fd      	b.n	8000628 <main+0xb8>
	    }

	    printf("\r\nConnected with server.");
 800062c:	480f      	ldr	r0, [pc, #60]	@ (800066c <main+0xfc>)
 800062e:	f005 fd3d 	bl	80060ac <iprintf>

	    // Giữ kết nối và gửi chuỗi dữ liệu liên tục
	    while (1) {
	        sendData(sock);
 8000632:	6878      	ldr	r0, [r7, #4]
 8000634:	f000 f97e 	bl	8000934 <sendData>
	        HAL_Delay(1000); // Đợi 1 giây trước khi gửi lại
 8000638:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800063c:	f004 f990 	bl	8004960 <HAL_Delay>
	    while (1) {
 8000640:	bf00      	nop
 8000642:	e7f6      	b.n	8000632 <main+0xc2>
 8000644:	20000084 	.word	0x20000084
 8000648:	080074b0 	.word	0x080074b0
 800064c:	200000f0 	.word	0x200000f0
 8000650:	08000671 	.word	0x08000671
 8000654:	080074cc 	.word	0x080074cc
 8000658:	20000990 	.word	0x20000990
 800065c:	080074e8 	.word	0x080074e8
 8000660:	2000001c 	.word	0x2000001c
 8000664:	20000018 	.word	0x20000018
 8000668:	08007500 	.word	0x08007500
 800066c:	0800751c 	.word	0x0800751c

08000670 <OnDHCPIPAssigned>:
	    }
}


void OnDHCPIPAssigned(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
    printf("IP Obtained: \r\n");
 8000674:	4810      	ldr	r0, [pc, #64]	@ (80006b8 <OnDHCPIPAssigned+0x48>)
 8000676:	f005 fd81 	bl	800617c <puts>

    getIPfromDHCP(gWIZNETINFO.ip);
 800067a:	4810      	ldr	r0, [pc, #64]	@ (80006bc <OnDHCPIPAssigned+0x4c>)
 800067c:	f002 f81c 	bl	80026b8 <getIPfromDHCP>
    getGWfromDHCP(gWIZNETINFO.gw);
 8000680:	480f      	ldr	r0, [pc, #60]	@ (80006c0 <OnDHCPIPAssigned+0x50>)
 8000682:	f002 f839 	bl	80026f8 <getGWfromDHCP>
    getSNfromDHCP(gWIZNETINFO.sn);
 8000686:	480f      	ldr	r0, [pc, #60]	@ (80006c4 <OnDHCPIPAssigned+0x54>)
 8000688:	f002 f856 	bl	8002738 <getSNfromDHCP>
    getDNSfromDHCP(gWIZNETINFO.dns);
 800068c:	480e      	ldr	r0, [pc, #56]	@ (80006c8 <OnDHCPIPAssigned+0x58>)
 800068e:	f002 f873 	bl	8002778 <getDNSfromDHCP>

    gWIZNETINFO.dhcp = NETINFO_DHCP;
 8000692:	4b0e      	ldr	r3, [pc, #56]	@ (80006cc <OnDHCPIPAssigned+0x5c>)
 8000694:	2202      	movs	r2, #2
 8000696:	759a      	strb	r2, [r3, #22]

    ctlnetwork(CN_SET_NETINFO, (void*)&gWIZNETINFO);
 8000698:	490c      	ldr	r1, [pc, #48]	@ (80006cc <OnDHCPIPAssigned+0x5c>)
 800069a:	2000      	movs	r0, #0
 800069c:	f003 fcde 	bl	800405c <ctlnetwork>

    DisplayNetworkConfigurations();
 80006a0:	f000 f818 	bl	80006d4 <DisplayNetworkConfigurations>
    PHYStatusCheck();
 80006a4:	f000 f8a2 	bl	80007ec <PHYStatusCheck>
    PrintPHYConf();
 80006a8:	f000 f8c6 	bl	8000838 <PrintPHYConf>

    dhcpDone = 1;  // IP đã được cấp phát
 80006ac:	4b08      	ldr	r3, [pc, #32]	@ (80006d0 <OnDHCPIPAssigned+0x60>)
 80006ae:	2201      	movs	r2, #1
 80006b0:	701a      	strb	r2, [r3, #0]
}
 80006b2:	bf00      	nop
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	08007538 	.word	0x08007538
 80006bc:	20000006 	.word	0x20000006
 80006c0:	2000000e 	.word	0x2000000e
 80006c4:	2000000a 	.word	0x2000000a
 80006c8:	20000012 	.word	0x20000012
 80006cc:	20000000 	.word	0x20000000
 80006d0:	20000990 	.word	0x20000990

080006d4 <DisplayNetworkConfigurations>:

void DisplayNetworkConfigurations()
{
 80006d4:	b5b0      	push	{r4, r5, r7, lr}
 80006d6:	b084      	sub	sp, #16
 80006d8:	af04      	add	r7, sp, #16
	ctlnetwork(CN_GET_NETINFO, (void*) &gWIZNETINFO);
 80006da:	492a      	ldr	r1, [pc, #168]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 80006dc:	2001      	movs	r0, #1
 80006de:	f003 fcbd 	bl	800405c <ctlnetwork>

	printf(" MAC : %02X:%02X:%02X:%02X:%02X:%02X\r\n", gWIZNETINFO.mac[0], gWIZNETINFO.mac[1], gWIZNETINFO.mac[2], gWIZNETINFO.mac[3], gWIZNETINFO.mac[4], gWIZNETINFO.mac[5]);
 80006e2:	4b28      	ldr	r3, [pc, #160]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	4618      	mov	r0, r3
 80006e8:	4b26      	ldr	r3, [pc, #152]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 80006ea:	785b      	ldrb	r3, [r3, #1]
 80006ec:	461c      	mov	r4, r3
 80006ee:	4b25      	ldr	r3, [pc, #148]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 80006f0:	789b      	ldrb	r3, [r3, #2]
 80006f2:	461d      	mov	r5, r3
 80006f4:	4b23      	ldr	r3, [pc, #140]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 80006f6:	78db      	ldrb	r3, [r3, #3]
 80006f8:	461a      	mov	r2, r3
 80006fa:	4b22      	ldr	r3, [pc, #136]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 80006fc:	791b      	ldrb	r3, [r3, #4]
 80006fe:	4619      	mov	r1, r3
 8000700:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 8000702:	795b      	ldrb	r3, [r3, #5]
 8000704:	9302      	str	r3, [sp, #8]
 8000706:	9101      	str	r1, [sp, #4]
 8000708:	9200      	str	r2, [sp, #0]
 800070a:	462b      	mov	r3, r5
 800070c:	4622      	mov	r2, r4
 800070e:	4601      	mov	r1, r0
 8000710:	481d      	ldr	r0, [pc, #116]	@ (8000788 <DisplayNetworkConfigurations+0xb4>)
 8000712:	f005 fccb 	bl	80060ac <iprintf>
	printf(" IP : %d.%d.%d.%d\r\n", gWIZNETINFO.ip[0], gWIZNETINFO.ip[1], gWIZNETINFO.ip[2], gWIZNETINFO.ip[3]);
 8000716:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 8000718:	799b      	ldrb	r3, [r3, #6]
 800071a:	4619      	mov	r1, r3
 800071c:	4b19      	ldr	r3, [pc, #100]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 800071e:	79db      	ldrb	r3, [r3, #7]
 8000720:	461a      	mov	r2, r3
 8000722:	4b18      	ldr	r3, [pc, #96]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 8000724:	7a1b      	ldrb	r3, [r3, #8]
 8000726:	4618      	mov	r0, r3
 8000728:	4b16      	ldr	r3, [pc, #88]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 800072a:	7a5b      	ldrb	r3, [r3, #9]
 800072c:	9300      	str	r3, [sp, #0]
 800072e:	4603      	mov	r3, r0
 8000730:	4816      	ldr	r0, [pc, #88]	@ (800078c <DisplayNetworkConfigurations+0xb8>)
 8000732:	f005 fcbb 	bl	80060ac <iprintf>
	printf(" GW : %d.%d.%d.%d\r\n", gWIZNETINFO.gw[0], gWIZNETINFO.gw[1], gWIZNETINFO.gw[2], gWIZNETINFO.gw[3]);
 8000736:	4b13      	ldr	r3, [pc, #76]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 8000738:	7b9b      	ldrb	r3, [r3, #14]
 800073a:	4619      	mov	r1, r3
 800073c:	4b11      	ldr	r3, [pc, #68]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 800073e:	7bdb      	ldrb	r3, [r3, #15]
 8000740:	461a      	mov	r2, r3
 8000742:	4b10      	ldr	r3, [pc, #64]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 8000744:	7c1b      	ldrb	r3, [r3, #16]
 8000746:	4618      	mov	r0, r3
 8000748:	4b0e      	ldr	r3, [pc, #56]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 800074a:	7c5b      	ldrb	r3, [r3, #17]
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	4603      	mov	r3, r0
 8000750:	480f      	ldr	r0, [pc, #60]	@ (8000790 <DisplayNetworkConfigurations+0xbc>)
 8000752:	f005 fcab 	bl	80060ac <iprintf>
	printf(" SN : %d.%d.%d.%d\r\n", gWIZNETINFO.sn[0], gWIZNETINFO.sn[1], gWIZNETINFO.sn[2], gWIZNETINFO.sn[3]);
 8000756:	4b0b      	ldr	r3, [pc, #44]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 8000758:	7a9b      	ldrb	r3, [r3, #10]
 800075a:	4619      	mov	r1, r3
 800075c:	4b09      	ldr	r3, [pc, #36]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 800075e:	7adb      	ldrb	r3, [r3, #11]
 8000760:	461a      	mov	r2, r3
 8000762:	4b08      	ldr	r3, [pc, #32]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 8000764:	7b1b      	ldrb	r3, [r3, #12]
 8000766:	4618      	mov	r0, r3
 8000768:	4b06      	ldr	r3, [pc, #24]	@ (8000784 <DisplayNetworkConfigurations+0xb0>)
 800076a:	7b5b      	ldrb	r3, [r3, #13]
 800076c:	9300      	str	r3, [sp, #0]
 800076e:	4603      	mov	r3, r0
 8000770:	4808      	ldr	r0, [pc, #32]	@ (8000794 <DisplayNetworkConfigurations+0xc0>)
 8000772:	f005 fc9b 	bl	80060ac <iprintf>
	printf("=======================================\r\n");
 8000776:	4808      	ldr	r0, [pc, #32]	@ (8000798 <DisplayNetworkConfigurations+0xc4>)
 8000778:	f005 fd00 	bl	800617c <puts>
}
 800077c:	bf00      	nop
 800077e:	46bd      	mov	sp, r7
 8000780:	bdb0      	pop	{r4, r5, r7, pc}
 8000782:	bf00      	nop
 8000784:	20000000 	.word	0x20000000
 8000788:	08007548 	.word	0x08007548
 800078c:	08007570 	.word	0x08007570
 8000790:	08007584 	.word	0x08007584
 8000794:	08007598 	.word	0x08007598
 8000798:	080075ac 	.word	0x080075ac

0800079c <UWriteData>:



void UWriteData(const char data)
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	71fb      	strb	r3, [r7, #7]
	while(__HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE)==RESET);
 80007a6:	bf00      	nop
 80007a8:	4b08      	ldr	r3, [pc, #32]	@ (80007cc <UWriteData+0x30>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007b2:	2b80      	cmp	r3, #128	@ 0x80
 80007b4:	d1f8      	bne.n	80007a8 <UWriteData+0xc>

	huart2.Instance->DR=data;
 80007b6:	4b05      	ldr	r3, [pc, #20]	@ (80007cc <UWriteData+0x30>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	79fa      	ldrb	r2, [r7, #7]
 80007bc:	605a      	str	r2, [r3, #4]

}
 80007be:	bf00      	nop
 80007c0:	370c      	adds	r7, #12
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	20000948 	.word	0x20000948

080007d0 <__io_putchar>:

int __io_putchar(int ch)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	UWriteData(ch);
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	4618      	mov	r0, r3
 80007de:	f7ff ffdd 	bl	800079c <UWriteData>
	return ch;
 80007e2:	687b      	ldr	r3, [r7, #4]
}
 80007e4:	4618      	mov	r0, r3
 80007e6:	3708      	adds	r7, #8
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}

080007ec <PHYStatusCheck>:

void PHYStatusCheck(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
	uint8_t tmp;

	do
	{
		printf("\r\nChecking Ethernet Cable Presence ...");
 80007f2:	480e      	ldr	r0, [pc, #56]	@ (800082c <PHYStatusCheck+0x40>)
 80007f4:	f005 fc5a 	bl	80060ac <iprintf>
		ctlwizchip(CW_GET_PHYLINK, (void*) &tmp);
 80007f8:	1dfb      	adds	r3, r7, #7
 80007fa:	4619      	mov	r1, r3
 80007fc:	200f      	movs	r0, #15
 80007fe:	f003 fb4d 	bl	8003e9c <ctlwizchip>

		if(tmp == PHY_LINK_OFF)
 8000802:	79fb      	ldrb	r3, [r7, #7]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d106      	bne.n	8000816 <PHYStatusCheck+0x2a>
		{
			printf("NO Cable Connected!");
 8000808:	4809      	ldr	r0, [pc, #36]	@ (8000830 <PHYStatusCheck+0x44>)
 800080a:	f005 fc4f 	bl	80060ac <iprintf>
			HAL_Delay(1500);
 800080e:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000812:	f004 f8a5 	bl	8004960 <HAL_Delay>
		}
	}while(tmp == PHY_LINK_OFF);
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d0ea      	beq.n	80007f2 <PHYStatusCheck+0x6>

	printf("Good! Cable got connected!");
 800081c:	4805      	ldr	r0, [pc, #20]	@ (8000834 <PHYStatusCheck+0x48>)
 800081e:	f005 fc45 	bl	80060ac <iprintf>

}
 8000822:	bf00      	nop
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	080075d8 	.word	0x080075d8
 8000830:	08007600 	.word	0x08007600
 8000834:	08007614 	.word	0x08007614

08000838 <PrintPHYConf>:

void PrintPHYConf(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
	wiz_PhyConf phyconf;

	ctlwizchip(CW_GET_PHYCONF, (void*) &phyconf);
 800083e:	1d3b      	adds	r3, r7, #4
 8000840:	4619      	mov	r1, r3
 8000842:	200b      	movs	r0, #11
 8000844:	f003 fb2a 	bl	8003e9c <ctlwizchip>

	if(phyconf.by==PHY_CONFBY_HW)
 8000848:	793b      	ldrb	r3, [r7, #4]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d103      	bne.n	8000856 <PrintPHYConf+0x1e>
	{
		printf("\n\rPHY Configured by Hardware Pins");
 800084e:	4810      	ldr	r0, [pc, #64]	@ (8000890 <PrintPHYConf+0x58>)
 8000850:	f005 fc2c 	bl	80060ac <iprintf>
 8000854:	e002      	b.n	800085c <PrintPHYConf+0x24>
	}
	else
	{
		printf("\n\rPHY Configured by Registers");
 8000856:	480f      	ldr	r0, [pc, #60]	@ (8000894 <PrintPHYConf+0x5c>)
 8000858:	f005 fc28 	bl	80060ac <iprintf>
	}

	if(phyconf.mode==PHY_MODE_AUTONEGO)
 800085c:	797b      	ldrb	r3, [r7, #5]
 800085e:	2b01      	cmp	r3, #1
 8000860:	d103      	bne.n	800086a <PrintPHYConf+0x32>
	{
		printf("\n\rAutonegotiation Enabled");
 8000862:	480d      	ldr	r0, [pc, #52]	@ (8000898 <PrintPHYConf+0x60>)
 8000864:	f005 fc22 	bl	80060ac <iprintf>
 8000868:	e002      	b.n	8000870 <PrintPHYConf+0x38>
	}
	else
	{
		printf("\n\rAutonegotiation NOT Enabled");
 800086a:	480c      	ldr	r0, [pc, #48]	@ (800089c <PrintPHYConf+0x64>)
 800086c:	f005 fc1e 	bl	80060ac <iprintf>
	}

	if(phyconf.duplex==PHY_DUPLEX_FULL)
 8000870:	79fb      	ldrb	r3, [r7, #7]
 8000872:	2b01      	cmp	r3, #1
 8000874:	d102      	bne.n	800087c <PrintPHYConf+0x44>
	{
		printf("\n\rDuplex Mode: Full");
 8000876:	480a      	ldr	r0, [pc, #40]	@ (80008a0 <PrintPHYConf+0x68>)
 8000878:	f005 fc18 	bl	80060ac <iprintf>
	else
	{
		//printf("\n\rDuplex Mode: Half");
	}

	if(phyconf.speed==PHY_SPEED_10)
 800087c:	79bb      	ldrb	r3, [r7, #6]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d002      	beq.n	8000888 <PrintPHYConf+0x50>
	{
		//printf("\n\rSpeed: 10Mbps");
	}
	else
	{
		printf("\n\rSpeed: 100Mbps");
 8000882:	4808      	ldr	r0, [pc, #32]	@ (80008a4 <PrintPHYConf+0x6c>)
 8000884:	f005 fc12 	bl	80060ac <iprintf>
	}
}
 8000888:	bf00      	nop
 800088a:	3708      	adds	r7, #8
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	08007630 	.word	0x08007630
 8000894:	08007654 	.word	0x08007654
 8000898:	08007674 	.word	0x08007674
 800089c:	08007690 	.word	0x08007690
 80008a0:	080076b0 	.word	0x080076b0
 80008a4:	080076c4 	.word	0x080076c4

080008a8 <generateRandomString>:

void generateRandomString(char *str, size_t length) {
 80008a8:	b5b0      	push	{r4, r5, r7, lr}
 80008aa:	b094      	sub	sp, #80	@ 0x50
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
 80008b0:	6039      	str	r1, [r7, #0]
    const char charset[] = "abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789";
 80008b2:	4b1e      	ldr	r3, [pc, #120]	@ (800092c <generateRandomString+0x84>)
 80008b4:	f107 0408 	add.w	r4, r7, #8
 80008b8:	461d      	mov	r5, r3
 80008ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008c6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80008ca:	c407      	stmia	r4!, {r0, r1, r2}
 80008cc:	8023      	strh	r3, [r4, #0]
 80008ce:	3402      	adds	r4, #2
 80008d0:	0c1b      	lsrs	r3, r3, #16
 80008d2:	7023      	strb	r3, [r4, #0]
    for (size_t i = 0; i < length; i++) {
 80008d4:	2300      	movs	r3, #0
 80008d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80008d8:	e01b      	b.n	8000912 <generateRandomString+0x6a>
        int key = rand() % (int)(sizeof(charset) - 1);
 80008da:	f005 fae7 	bl	8005eac <rand>
 80008de:	4602      	mov	r2, r0
 80008e0:	4b13      	ldr	r3, [pc, #76]	@ (8000930 <generateRandomString+0x88>)
 80008e2:	fb83 1302 	smull	r1, r3, r3, r2
 80008e6:	4413      	add	r3, r2
 80008e8:	1159      	asrs	r1, r3, #5
 80008ea:	17d3      	asrs	r3, r2, #31
 80008ec:	1ac9      	subs	r1, r1, r3
 80008ee:	460b      	mov	r3, r1
 80008f0:	015b      	lsls	r3, r3, #5
 80008f2:	1a5b      	subs	r3, r3, r1
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	1ad3      	subs	r3, r2, r3
 80008f8:	64bb      	str	r3, [r7, #72]	@ 0x48
        str[i] = charset[key];
 80008fa:	687a      	ldr	r2, [r7, #4]
 80008fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80008fe:	4413      	add	r3, r2
 8000900:	f107 0108 	add.w	r1, r7, #8
 8000904:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000906:	440a      	add	r2, r1
 8000908:	7812      	ldrb	r2, [r2, #0]
 800090a:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < length; i++) {
 800090c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800090e:	3301      	adds	r3, #1
 8000910:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000912:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	429a      	cmp	r2, r3
 8000918:	d3df      	bcc.n	80008da <generateRandomString+0x32>
    }
    str[length] = '\0'; // Kết thúc chuỗi
 800091a:	687a      	ldr	r2, [r7, #4]
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	4413      	add	r3, r2
 8000920:	2200      	movs	r2, #0
 8000922:	701a      	strb	r2, [r3, #0]
}
 8000924:	bf00      	nop
 8000926:	3750      	adds	r7, #80	@ 0x50
 8000928:	46bd      	mov	sp, r7
 800092a:	bdb0      	pop	{r4, r5, r7, pc}
 800092c:	080076d8 	.word	0x080076d8
 8000930:	84210843 	.word	0x84210843

08000934 <sendData>:

void sendData(int sock) {
 8000934:	b590      	push	{r4, r7, lr}
 8000936:	f5ad 5dfb 	sub.w	sp, sp, #8032	@ 0x1f60
 800093a:	b081      	sub	sp, #4
 800093c:	af02      	add	r7, sp, #8
 800093e:	f607 7358 	addw	r3, r7, #3928	@ 0xf58
 8000942:	f6a3 7354 	subw	r3, r3, #3924	@ 0xf54
 8000946:	6018      	str	r0, [r3, #0]
	char randomString[RANDOM_STRING_LENGTH + 1];
	    char buffer[RANDOM_STRING_LENGTH + START_TAG_LENGTH + END_TAG_LENGTH + 1]; // Đủ lớn để chứa cả START_TAG, dữ liệu và END_TAG

	    // Tạo chuỗi ngẫu nhiên
	    generateRandomString(randomString, RANDOM_STRING_LENGTH);
 8000948:	f607 73b4 	addw	r3, r7, #4020	@ 0xfb4
 800094c:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff ffa9 	bl	80008a8 <generateRandomString>
	    randomString[RANDOM_STRING_LENGTH] = '\0'; // Đảm bảo kết thúc chuỗi bằng ký tự NULL
 8000956:	f507 53fa 	add.w	r3, r7, #8000	@ 0x1f40
 800095a:	f103 0318 	add.w	r3, r3, #24
 800095e:	f6a3 73a4 	subw	r3, r3, #4004	@ 0xfa4
 8000962:	2200      	movs	r2, #0
 8000964:	f883 2fa0 	strb.w	r2, [r3, #4000]	@ 0xfa0

	    // Tạo chuỗi bao bọc với START_TAG và END_TAG
	    snprintf(buffer, sizeof(buffer), "%s%s%s", START_TAG, randomString, END_TAG);
 8000968:	f107 0018 	add.w	r0, r7, #24
 800096c:	3810      	subs	r0, #16
 800096e:	4b18      	ldr	r3, [pc, #96]	@ (80009d0 <sendData+0x9c>)
 8000970:	9301      	str	r3, [sp, #4]
 8000972:	f607 73b4 	addw	r3, r7, #4020	@ 0xfb4
 8000976:	9300      	str	r3, [sp, #0]
 8000978:	4b16      	ldr	r3, [pc, #88]	@ (80009d4 <sendData+0xa0>)
 800097a:	4a17      	ldr	r2, [pc, #92]	@ (80009d8 <sendData+0xa4>)
 800097c:	f640 71ab 	movw	r1, #4011	@ 0xfab
 8000980:	f005 fcc0 	bl	8006304 <sniprintf>

	    // Gửi chuỗi bao bọc đến server
	    if (send(sock, (uint8_t*)buffer, strlen(buffer)) <= 0) {
 8000984:	f607 7358 	addw	r3, r7, #3928	@ 0xf58
 8000988:	f6a3 7354 	subw	r3, r3, #3924	@ 0xf54
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	b2dc      	uxtb	r4, r3
 8000990:	f107 0318 	add.w	r3, r7, #24
 8000994:	3b10      	subs	r3, #16
 8000996:	4618      	mov	r0, r3
 8000998:	f7ff fc1a 	bl	80001d0 <strlen>
 800099c:	4603      	mov	r3, r0
 800099e:	b29a      	uxth	r2, r3
 80009a0:	f107 0318 	add.w	r3, r7, #24
 80009a4:	3b10      	subs	r3, #16
 80009a6:	4619      	mov	r1, r3
 80009a8:	4620      	mov	r0, r4
 80009aa:	f002 fc63 	bl	8003274 <send>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	dc03      	bgt.n	80009bc <sendData+0x88>
	        printf("\r\nFailed to send data!");
 80009b4:	4809      	ldr	r0, [pc, #36]	@ (80009dc <sendData+0xa8>)
 80009b6:	f005 fb79 	bl	80060ac <iprintf>
	    } else {
	        printf("\r\nSent Oke");
	    }
}
 80009ba:	e002      	b.n	80009c2 <sendData+0x8e>
	        printf("\r\nSent Oke");
 80009bc:	4808      	ldr	r0, [pc, #32]	@ (80009e0 <sendData+0xac>)
 80009be:	f005 fb75 	bl	80060ac <iprintf>
}
 80009c2:	bf00      	nop
 80009c4:	f507 57fa 	add.w	r7, r7, #8000	@ 0x1f40
 80009c8:	371c      	adds	r7, #28
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd90      	pop	{r4, r7, pc}
 80009ce:	bf00      	nop
 80009d0:	08007728 	.word	0x08007728
 80009d4:	08007718 	.word	0x08007718
 80009d8:	08007720 	.word	0x08007720
 80009dc:	08007730 	.word	0x08007730
 80009e0:	08007748 	.word	0x08007748

080009e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b094      	sub	sp, #80	@ 0x50
 80009e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009ea:	f107 0320 	add.w	r3, r7, #32
 80009ee:	2230      	movs	r2, #48	@ 0x30
 80009f0:	2100      	movs	r1, #0
 80009f2:	4618      	mov	r0, r3
 80009f4:	f005 fd92 	bl	800651c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009f8:	f107 030c 	add.w	r3, r7, #12
 80009fc:	2200      	movs	r2, #0
 80009fe:	601a      	str	r2, [r3, #0]
 8000a00:	605a      	str	r2, [r3, #4]
 8000a02:	609a      	str	r2, [r3, #8]
 8000a04:	60da      	str	r2, [r3, #12]
 8000a06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a08:	2300      	movs	r3, #0
 8000a0a:	60bb      	str	r3, [r7, #8]
 8000a0c:	4b27      	ldr	r3, [pc, #156]	@ (8000aac <SystemClock_Config+0xc8>)
 8000a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a10:	4a26      	ldr	r2, [pc, #152]	@ (8000aac <SystemClock_Config+0xc8>)
 8000a12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a16:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a18:	4b24      	ldr	r3, [pc, #144]	@ (8000aac <SystemClock_Config+0xc8>)
 8000a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a20:	60bb      	str	r3, [r7, #8]
 8000a22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a24:	2300      	movs	r3, #0
 8000a26:	607b      	str	r3, [r7, #4]
 8000a28:	4b21      	ldr	r3, [pc, #132]	@ (8000ab0 <SystemClock_Config+0xcc>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a20      	ldr	r2, [pc, #128]	@ (8000ab0 <SystemClock_Config+0xcc>)
 8000a2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a32:	6013      	str	r3, [r2, #0]
 8000a34:	4b1e      	ldr	r3, [pc, #120]	@ (8000ab0 <SystemClock_Config+0xcc>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a3c:	607b      	str	r3, [r7, #4]
 8000a3e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a40:	2302      	movs	r3, #2
 8000a42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a44:	2301      	movs	r3, #1
 8000a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a48:	2310      	movs	r3, #16
 8000a4a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a50:	2300      	movs	r3, #0
 8000a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a54:	2308      	movs	r3, #8
 8000a56:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000a58:	2360      	movs	r3, #96	@ 0x60
 8000a5a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a60:	2304      	movs	r3, #4
 8000a62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a64:	f107 0320 	add.w	r3, r7, #32
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f004 fa39 	bl	8004ee0 <HAL_RCC_OscConfig>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a74:	f000 f8c8 	bl	8000c08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a78:	230f      	movs	r3, #15
 8000a7a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000a80:	2380      	movs	r3, #128	@ 0x80
 8000a82:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a88:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a8e:	f107 030c 	add.w	r3, r7, #12
 8000a92:	2101      	movs	r1, #1
 8000a94:	4618      	mov	r0, r3
 8000a96:	f004 fc9b 	bl	80053d0 <HAL_RCC_ClockConfig>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000aa0:	f000 f8b2 	bl	8000c08 <Error_Handler>
  }
}
 8000aa4:	bf00      	nop
 8000aa6:	3750      	adds	r7, #80	@ 0x50
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	40023800 	.word	0x40023800
 8000ab0:	40007000 	.word	0x40007000

08000ab4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ab8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b28 <MX_SPI1_Init+0x74>)
 8000aba:	4a1c      	ldr	r2, [pc, #112]	@ (8000b2c <MX_SPI1_Init+0x78>)
 8000abc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000abe:	4b1a      	ldr	r3, [pc, #104]	@ (8000b28 <MX_SPI1_Init+0x74>)
 8000ac0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ac4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ac6:	4b18      	ldr	r3, [pc, #96]	@ (8000b28 <MX_SPI1_Init+0x74>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000acc:	4b16      	ldr	r3, [pc, #88]	@ (8000b28 <MX_SPI1_Init+0x74>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ad2:	4b15      	ldr	r3, [pc, #84]	@ (8000b28 <MX_SPI1_Init+0x74>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ad8:	4b13      	ldr	r3, [pc, #76]	@ (8000b28 <MX_SPI1_Init+0x74>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ade:	4b12      	ldr	r3, [pc, #72]	@ (8000b28 <MX_SPI1_Init+0x74>)
 8000ae0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ae4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000ae6:	4b10      	ldr	r3, [pc, #64]	@ (8000b28 <MX_SPI1_Init+0x74>)
 8000ae8:	2208      	movs	r2, #8
 8000aea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000aec:	4b0e      	ldr	r3, [pc, #56]	@ (8000b28 <MX_SPI1_Init+0x74>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000af2:	4b0d      	ldr	r3, [pc, #52]	@ (8000b28 <MX_SPI1_Init+0x74>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000af8:	4b0b      	ldr	r3, [pc, #44]	@ (8000b28 <MX_SPI1_Init+0x74>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000afe:	4b0a      	ldr	r3, [pc, #40]	@ (8000b28 <MX_SPI1_Init+0x74>)
 8000b00:	220a      	movs	r2, #10
 8000b02:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b04:	4808      	ldr	r0, [pc, #32]	@ (8000b28 <MX_SPI1_Init+0x74>)
 8000b06:	f004 fe83 	bl	8005810 <HAL_SPI_Init>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b10:	f000 f87a 	bl	8000c08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 8000b14:	4b04      	ldr	r3, [pc, #16]	@ (8000b28 <MX_SPI1_Init+0x74>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	681a      	ldr	r2, [r3, #0]
 8000b1a:	4b03      	ldr	r3, [pc, #12]	@ (8000b28 <MX_SPI1_Init+0x74>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000b22:	601a      	str	r2, [r3, #0]

  /* USER CODE END SPI1_Init 2 */

}
 8000b24:	bf00      	nop
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	200008f0 	.word	0x200008f0
 8000b2c:	40013000 	.word	0x40013000

08000b30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b34:	4b11      	ldr	r3, [pc, #68]	@ (8000b7c <MX_USART2_UART_Init+0x4c>)
 8000b36:	4a12      	ldr	r2, [pc, #72]	@ (8000b80 <MX_USART2_UART_Init+0x50>)
 8000b38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000b3a:	4b10      	ldr	r3, [pc, #64]	@ (8000b7c <MX_USART2_UART_Init+0x4c>)
 8000b3c:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000b40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	@ (8000b7c <MX_USART2_UART_Init+0x4c>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b48:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <MX_USART2_UART_Init+0x4c>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b7c <MX_USART2_UART_Init+0x4c>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b54:	4b09      	ldr	r3, [pc, #36]	@ (8000b7c <MX_USART2_UART_Init+0x4c>)
 8000b56:	220c      	movs	r2, #12
 8000b58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b5a:	4b08      	ldr	r3, [pc, #32]	@ (8000b7c <MX_USART2_UART_Init+0x4c>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b60:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <MX_USART2_UART_Init+0x4c>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b66:	4805      	ldr	r0, [pc, #20]	@ (8000b7c <MX_USART2_UART_Init+0x4c>)
 8000b68:	f004 fedb 	bl	8005922 <HAL_UART_Init>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b72:	f000 f849 	bl	8000c08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b76:	bf00      	nop
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	20000948 	.word	0x20000948
 8000b80:	40004400 	.word	0x40004400

08000b84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b088      	sub	sp, #32
 8000b88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8a:	f107 030c 	add.w	r3, r7, #12
 8000b8e:	2200      	movs	r2, #0
 8000b90:	601a      	str	r2, [r3, #0]
 8000b92:	605a      	str	r2, [r3, #4]
 8000b94:	609a      	str	r2, [r3, #8]
 8000b96:	60da      	str	r2, [r3, #12]
 8000b98:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	60bb      	str	r3, [r7, #8]
 8000b9e:	4b18      	ldr	r3, [pc, #96]	@ (8000c00 <MX_GPIO_Init+0x7c>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba2:	4a17      	ldr	r2, [pc, #92]	@ (8000c00 <MX_GPIO_Init+0x7c>)
 8000ba4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ba8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000baa:	4b15      	ldr	r3, [pc, #84]	@ (8000c00 <MX_GPIO_Init+0x7c>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bb2:	60bb      	str	r3, [r7, #8]
 8000bb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	607b      	str	r3, [r7, #4]
 8000bba:	4b11      	ldr	r3, [pc, #68]	@ (8000c00 <MX_GPIO_Init+0x7c>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bbe:	4a10      	ldr	r2, [pc, #64]	@ (8000c00 <MX_GPIO_Init+0x7c>)
 8000bc0:	f043 0301 	orr.w	r3, r3, #1
 8000bc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8000c00 <MX_GPIO_Init+0x7c>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bca:	f003 0301 	and.w	r3, r3, #1
 8000bce:	607b      	str	r3, [r7, #4]
 8000bd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2103      	movs	r1, #3
 8000bd6:	480b      	ldr	r0, [pc, #44]	@ (8000c04 <MX_GPIO_Init+0x80>)
 8000bd8:	f004 f968 	bl	8004eac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000bdc:	2303      	movs	r3, #3
 8000bde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be0:	2301      	movs	r3, #1
 8000be2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be4:	2300      	movs	r3, #0
 8000be6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be8:	2300      	movs	r3, #0
 8000bea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bec:	f107 030c 	add.w	r3, r7, #12
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4804      	ldr	r0, [pc, #16]	@ (8000c04 <MX_GPIO_Init+0x80>)
 8000bf4:	f003 ffbe 	bl	8004b74 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bf8:	bf00      	nop
 8000bfa:	3720      	adds	r7, #32
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	40023800 	.word	0x40023800
 8000c04:	40020000 	.word	0x40020000

08000c08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c0c:	b672      	cpsid	i
}
 8000c0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c10:	bf00      	nop
 8000c12:	e7fd      	b.n	8000c10 <Error_Handler+0x8>

08000c14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	607b      	str	r3, [r7, #4]
 8000c1e:	4b10      	ldr	r3, [pc, #64]	@ (8000c60 <HAL_MspInit+0x4c>)
 8000c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c22:	4a0f      	ldr	r2, [pc, #60]	@ (8000c60 <HAL_MspInit+0x4c>)
 8000c24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c28:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c60 <HAL_MspInit+0x4c>)
 8000c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c32:	607b      	str	r3, [r7, #4]
 8000c34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c36:	2300      	movs	r3, #0
 8000c38:	603b      	str	r3, [r7, #0]
 8000c3a:	4b09      	ldr	r3, [pc, #36]	@ (8000c60 <HAL_MspInit+0x4c>)
 8000c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c3e:	4a08      	ldr	r2, [pc, #32]	@ (8000c60 <HAL_MspInit+0x4c>)
 8000c40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c44:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c46:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <HAL_MspInit+0x4c>)
 8000c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c4e:	603b      	str	r3, [r7, #0]
 8000c50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c52:	bf00      	nop
 8000c54:	370c      	adds	r7, #12
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	40023800 	.word	0x40023800

08000c64 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b08a      	sub	sp, #40	@ 0x28
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	609a      	str	r2, [r3, #8]
 8000c78:	60da      	str	r2, [r3, #12]
 8000c7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a19      	ldr	r2, [pc, #100]	@ (8000ce8 <HAL_SPI_MspInit+0x84>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d12b      	bne.n	8000cde <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	613b      	str	r3, [r7, #16]
 8000c8a:	4b18      	ldr	r3, [pc, #96]	@ (8000cec <HAL_SPI_MspInit+0x88>)
 8000c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c8e:	4a17      	ldr	r2, [pc, #92]	@ (8000cec <HAL_SPI_MspInit+0x88>)
 8000c90:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c94:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c96:	4b15      	ldr	r3, [pc, #84]	@ (8000cec <HAL_SPI_MspInit+0x88>)
 8000c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c9e:	613b      	str	r3, [r7, #16]
 8000ca0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	60fb      	str	r3, [r7, #12]
 8000ca6:	4b11      	ldr	r3, [pc, #68]	@ (8000cec <HAL_SPI_MspInit+0x88>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000caa:	4a10      	ldr	r2, [pc, #64]	@ (8000cec <HAL_SPI_MspInit+0x88>)
 8000cac:	f043 0301 	orr.w	r3, r3, #1
 8000cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000cec <HAL_SPI_MspInit+0x88>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb6:	f003 0301 	and.w	r3, r3, #1
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000cbe:	23e0      	movs	r3, #224	@ 0xe0
 8000cc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cca:	2303      	movs	r3, #3
 8000ccc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cce:	2305      	movs	r3, #5
 8000cd0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd2:	f107 0314 	add.w	r3, r7, #20
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4805      	ldr	r0, [pc, #20]	@ (8000cf0 <HAL_SPI_MspInit+0x8c>)
 8000cda:	f003 ff4b 	bl	8004b74 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000cde:	bf00      	nop
 8000ce0:	3728      	adds	r7, #40	@ 0x28
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40013000 	.word	0x40013000
 8000cec:	40023800 	.word	0x40023800
 8000cf0:	40020000 	.word	0x40020000

08000cf4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08a      	sub	sp, #40	@ 0x28
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfc:	f107 0314 	add.w	r3, r7, #20
 8000d00:	2200      	movs	r2, #0
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	605a      	str	r2, [r3, #4]
 8000d06:	609a      	str	r2, [r3, #8]
 8000d08:	60da      	str	r2, [r3, #12]
 8000d0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a19      	ldr	r2, [pc, #100]	@ (8000d78 <HAL_UART_MspInit+0x84>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d12b      	bne.n	8000d6e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	613b      	str	r3, [r7, #16]
 8000d1a:	4b18      	ldr	r3, [pc, #96]	@ (8000d7c <HAL_UART_MspInit+0x88>)
 8000d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d1e:	4a17      	ldr	r2, [pc, #92]	@ (8000d7c <HAL_UART_MspInit+0x88>)
 8000d20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d24:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d26:	4b15      	ldr	r3, [pc, #84]	@ (8000d7c <HAL_UART_MspInit+0x88>)
 8000d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d2e:	613b      	str	r3, [r7, #16]
 8000d30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	60fb      	str	r3, [r7, #12]
 8000d36:	4b11      	ldr	r3, [pc, #68]	@ (8000d7c <HAL_UART_MspInit+0x88>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3a:	4a10      	ldr	r2, [pc, #64]	@ (8000d7c <HAL_UART_MspInit+0x88>)
 8000d3c:	f043 0301 	orr.w	r3, r3, #1
 8000d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d42:	4b0e      	ldr	r3, [pc, #56]	@ (8000d7c <HAL_UART_MspInit+0x88>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d46:	f003 0301 	and.w	r3, r3, #1
 8000d4a:	60fb      	str	r3, [r7, #12]
 8000d4c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d4e:	230c      	movs	r3, #12
 8000d50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d52:	2302      	movs	r3, #2
 8000d54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d5e:	2307      	movs	r3, #7
 8000d60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d62:	f107 0314 	add.w	r3, r7, #20
 8000d66:	4619      	mov	r1, r3
 8000d68:	4805      	ldr	r0, [pc, #20]	@ (8000d80 <HAL_UART_MspInit+0x8c>)
 8000d6a:	f003 ff03 	bl	8004b74 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000d6e:	bf00      	nop
 8000d70:	3728      	adds	r7, #40	@ 0x28
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40004400 	.word	0x40004400
 8000d7c:	40023800 	.word	0x40023800
 8000d80:	40020000 	.word	0x40020000

08000d84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d88:	bf00      	nop
 8000d8a:	e7fd      	b.n	8000d88 <NMI_Handler+0x4>

08000d8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d90:	bf00      	nop
 8000d92:	e7fd      	b.n	8000d90 <HardFault_Handler+0x4>

08000d94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d98:	bf00      	nop
 8000d9a:	e7fd      	b.n	8000d98 <MemManage_Handler+0x4>

08000d9c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000da0:	bf00      	nop
 8000da2:	e7fd      	b.n	8000da0 <BusFault_Handler+0x4>

08000da4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000da8:	bf00      	nop
 8000daa:	e7fd      	b.n	8000da8 <UsageFault_Handler+0x4>

08000dac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000db0:	bf00      	nop
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr

08000dba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr

08000dc8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dcc:	bf00      	nop
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr

08000dd6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dda:	f003 fda1 	bl	8004920 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dde:	bf00      	nop
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000de2:	b480      	push	{r7}
 8000de4:	af00      	add	r7, sp, #0
  return 1;
 8000de6:	2301      	movs	r3, #1
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr

08000df2 <_kill>:

int _kill(int pid, int sig)
{
 8000df2:	b580      	push	{r7, lr}
 8000df4:	b082      	sub	sp, #8
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	6078      	str	r0, [r7, #4]
 8000dfa:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000dfc:	f005 fbdc 	bl	80065b8 <__errno>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2216      	movs	r2, #22
 8000e04:	601a      	str	r2, [r3, #0]
  return -1;
 8000e06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <_exit>:

void _exit (int status)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b082      	sub	sp, #8
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e1a:	f04f 31ff 	mov.w	r1, #4294967295
 8000e1e:	6878      	ldr	r0, [r7, #4]
 8000e20:	f7ff ffe7 	bl	8000df2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e24:	bf00      	nop
 8000e26:	e7fd      	b.n	8000e24 <_exit+0x12>

08000e28 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b086      	sub	sp, #24
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	60f8      	str	r0, [r7, #12]
 8000e30:	60b9      	str	r1, [r7, #8]
 8000e32:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e34:	2300      	movs	r3, #0
 8000e36:	617b      	str	r3, [r7, #20]
 8000e38:	e00a      	b.n	8000e50 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e3a:	f3af 8000 	nop.w
 8000e3e:	4601      	mov	r1, r0
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	1c5a      	adds	r2, r3, #1
 8000e44:	60ba      	str	r2, [r7, #8]
 8000e46:	b2ca      	uxtb	r2, r1
 8000e48:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	617b      	str	r3, [r7, #20]
 8000e50:	697a      	ldr	r2, [r7, #20]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	429a      	cmp	r2, r3
 8000e56:	dbf0      	blt.n	8000e3a <_read+0x12>
  }

  return len;
 8000e58:	687b      	ldr	r3, [r7, #4]
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3718      	adds	r7, #24
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}

08000e62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b086      	sub	sp, #24
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	60f8      	str	r0, [r7, #12]
 8000e6a:	60b9      	str	r1, [r7, #8]
 8000e6c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e6e:	2300      	movs	r3, #0
 8000e70:	617b      	str	r3, [r7, #20]
 8000e72:	e009      	b.n	8000e88 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	1c5a      	adds	r2, r3, #1
 8000e78:	60ba      	str	r2, [r7, #8]
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff fca7 	bl	80007d0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	3301      	adds	r3, #1
 8000e86:	617b      	str	r3, [r7, #20]
 8000e88:	697a      	ldr	r2, [r7, #20]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	dbf1      	blt.n	8000e74 <_write+0x12>
  }
  return len;
 8000e90:	687b      	ldr	r3, [r7, #4]
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3718      	adds	r7, #24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <_close>:

int _close(int file)
{
 8000e9a:	b480      	push	{r7}
 8000e9c:	b083      	sub	sp, #12
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ea2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr

08000eb2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000eb2:	b480      	push	{r7}
 8000eb4:	b083      	sub	sp, #12
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
 8000eba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ec2:	605a      	str	r2, [r3, #4]
  return 0;
 8000ec4:	2300      	movs	r3, #0
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <_isatty>:

int _isatty(int file)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	b083      	sub	sp, #12
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000eda:	2301      	movs	r3, #1
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr

08000ee8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ef4:	2300      	movs	r3, #0
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3714      	adds	r7, #20
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
	...

08000f04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f0c:	4a14      	ldr	r2, [pc, #80]	@ (8000f60 <_sbrk+0x5c>)
 8000f0e:	4b15      	ldr	r3, [pc, #84]	@ (8000f64 <_sbrk+0x60>)
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f18:	4b13      	ldr	r3, [pc, #76]	@ (8000f68 <_sbrk+0x64>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d102      	bne.n	8000f26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f20:	4b11      	ldr	r3, [pc, #68]	@ (8000f68 <_sbrk+0x64>)
 8000f22:	4a12      	ldr	r2, [pc, #72]	@ (8000f6c <_sbrk+0x68>)
 8000f24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f26:	4b10      	ldr	r3, [pc, #64]	@ (8000f68 <_sbrk+0x64>)
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d207      	bcs.n	8000f44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f34:	f005 fb40 	bl	80065b8 <__errno>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	220c      	movs	r2, #12
 8000f3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f42:	e009      	b.n	8000f58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f44:	4b08      	ldr	r3, [pc, #32]	@ (8000f68 <_sbrk+0x64>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f4a:	4b07      	ldr	r3, [pc, #28]	@ (8000f68 <_sbrk+0x64>)
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4413      	add	r3, r2
 8000f52:	4a05      	ldr	r2, [pc, #20]	@ (8000f68 <_sbrk+0x64>)
 8000f54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f56:	68fb      	ldr	r3, [r7, #12]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3718      	adds	r7, #24
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20020000 	.word	0x20020000
 8000f64:	00000400 	.word	0x00000400
 8000f68:	20000994 	.word	0x20000994
 8000f6c:	20000b48 	.word	0x20000b48

08000f70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f74:	4b06      	ldr	r3, [pc, #24]	@ (8000f90 <SystemInit+0x20>)
 8000f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f7a:	4a05      	ldr	r2, [pc, #20]	@ (8000f90 <SystemInit+0x20>)
 8000f7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	e000ed00 	.word	0xe000ed00

08000f94 <default_ip_assign>:
/* Parse message as OFFER and ACK and NACK from DHCP server.*/
int8_t   parseDHCPCMSG(void);

/* The default handler of ip assign first */
void default_ip_assign(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
   setSIPR(DHCP_allocated_ip);
 8000f98:	2204      	movs	r2, #4
 8000f9a:	4909      	ldr	r1, [pc, #36]	@ (8000fc0 <default_ip_assign+0x2c>)
 8000f9c:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8000fa0:	f001 fd1e 	bl	80029e0 <WIZCHIP_WRITE_BUF>
   setSUBR(DHCP_allocated_sn);
 8000fa4:	2204      	movs	r2, #4
 8000fa6:	4907      	ldr	r1, [pc, #28]	@ (8000fc4 <default_ip_assign+0x30>)
 8000fa8:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8000fac:	f001 fd18 	bl	80029e0 <WIZCHIP_WRITE_BUF>
   setGAR (DHCP_allocated_gw);
 8000fb0:	2204      	movs	r2, #4
 8000fb2:	4905      	ldr	r1, [pc, #20]	@ (8000fc8 <default_ip_assign+0x34>)
 8000fb4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000fb8:	f001 fd12 	bl	80029e0 <WIZCHIP_WRITE_BUF>
}
 8000fbc:	bf00      	nop
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	200009a8 	.word	0x200009a8
 8000fc4:	200009b0 	.word	0x200009b0
 8000fc8:	200009ac 	.word	0x200009ac

08000fcc <default_ip_update>:

/* The default handler of ip changed */
void default_ip_update(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	/* WIZchip Software Reset */
   setMR(MR_RST);
 8000fd0:	2180      	movs	r1, #128	@ 0x80
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	f001 fc56 	bl	8002884 <WIZCHIP_WRITE>
   getMR(); // for delay
 8000fd8:	2000      	movs	r0, #0
 8000fda:	f001 fc07 	bl	80027ec <WIZCHIP_READ>
   default_ip_assign();
 8000fde:	f7ff ffd9 	bl	8000f94 <default_ip_assign>
   setSHAR(DHCP_CHADDR);
 8000fe2:	2206      	movs	r2, #6
 8000fe4:	4903      	ldr	r1, [pc, #12]	@ (8000ff4 <default_ip_update+0x28>)
 8000fe6:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8000fea:	f001 fcf9 	bl	80029e0 <WIZCHIP_WRITE_BUF>
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	200009c8 	.word	0x200009c8

08000ff8 <default_ip_conflict>:

/* The default handler of ip changed */
void default_ip_conflict(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
	// WIZchip Software Reset
	setMR(MR_RST);
 8000ffc:	2180      	movs	r1, #128	@ 0x80
 8000ffe:	2000      	movs	r0, #0
 8001000:	f001 fc40 	bl	8002884 <WIZCHIP_WRITE>
	getMR(); // for delay
 8001004:	2000      	movs	r0, #0
 8001006:	f001 fbf1 	bl	80027ec <WIZCHIP_READ>
	setSHAR(DHCP_CHADDR);
 800100a:	2206      	movs	r2, #6
 800100c:	4903      	ldr	r1, [pc, #12]	@ (800101c <default_ip_conflict+0x24>)
 800100e:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8001012:	f001 fce5 	bl	80029e0 <WIZCHIP_WRITE_BUF>
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	200009c8 	.word	0x200009c8

08001020 <reg_dhcp_cbfunc>:

/* register the call back func. */
void reg_dhcp_cbfunc(void(*ip_assign)(void), void(*ip_update)(void), void(*ip_conflict)(void))
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
   dhcp_ip_assign   = default_ip_assign;
 800102c:	4b10      	ldr	r3, [pc, #64]	@ (8001070 <reg_dhcp_cbfunc+0x50>)
 800102e:	4a11      	ldr	r2, [pc, #68]	@ (8001074 <reg_dhcp_cbfunc+0x54>)
 8001030:	601a      	str	r2, [r3, #0]
   dhcp_ip_update   = default_ip_update;
 8001032:	4b11      	ldr	r3, [pc, #68]	@ (8001078 <reg_dhcp_cbfunc+0x58>)
 8001034:	4a11      	ldr	r2, [pc, #68]	@ (800107c <reg_dhcp_cbfunc+0x5c>)
 8001036:	601a      	str	r2, [r3, #0]
   dhcp_ip_conflict = default_ip_conflict;
 8001038:	4b11      	ldr	r3, [pc, #68]	@ (8001080 <reg_dhcp_cbfunc+0x60>)
 800103a:	4a12      	ldr	r2, [pc, #72]	@ (8001084 <reg_dhcp_cbfunc+0x64>)
 800103c:	601a      	str	r2, [r3, #0]
   if(ip_assign)   dhcp_ip_assign = ip_assign;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d002      	beq.n	800104a <reg_dhcp_cbfunc+0x2a>
 8001044:	4a0a      	ldr	r2, [pc, #40]	@ (8001070 <reg_dhcp_cbfunc+0x50>)
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	6013      	str	r3, [r2, #0]
   if(ip_update)   dhcp_ip_update = ip_update;
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d002      	beq.n	8001056 <reg_dhcp_cbfunc+0x36>
 8001050:	4a09      	ldr	r2, [pc, #36]	@ (8001078 <reg_dhcp_cbfunc+0x58>)
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	6013      	str	r3, [r2, #0]
   if(ip_conflict) dhcp_ip_conflict = ip_conflict;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d002      	beq.n	8001062 <reg_dhcp_cbfunc+0x42>
 800105c:	4a08      	ldr	r2, [pc, #32]	@ (8001080 <reg_dhcp_cbfunc+0x60>)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6013      	str	r3, [r2, #0]
}
 8001062:	bf00      	nop
 8001064:	3714      	adds	r7, #20
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	20000034 	.word	0x20000034
 8001074:	08000f95 	.word	0x08000f95
 8001078:	20000038 	.word	0x20000038
 800107c:	08000fcd 	.word	0x08000fcd
 8001080:	2000003c 	.word	0x2000003c
 8001084:	08000ff9 	.word	0x08000ff9

08001088 <makeDHCPMSG>:

/* make the common DHCP message */
void makeDHCPMSG(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
   uint8_t  bk_mac[6];
   uint8_t* ptmp;
   uint8_t  i;
   getSHAR(bk_mac);
 800108e:	463b      	mov	r3, r7
 8001090:	2206      	movs	r2, #6
 8001092:	4619      	mov	r1, r3
 8001094:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8001098:	f001 fc42 	bl	8002920 <WIZCHIP_READ_BUF>
	pDHCPMSG->op      = DHCP_BOOTREQUEST;
 800109c:	4b72      	ldr	r3, [pc, #456]	@ (8001268 <makeDHCPMSG+0x1e0>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2201      	movs	r2, #1
 80010a2:	701a      	strb	r2, [r3, #0]
	pDHCPMSG->htype   = DHCP_HTYPE10MB;
 80010a4:	4b70      	ldr	r3, [pc, #448]	@ (8001268 <makeDHCPMSG+0x1e0>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2201      	movs	r2, #1
 80010aa:	705a      	strb	r2, [r3, #1]
	pDHCPMSG->hlen    = DHCP_HLENETHERNET;
 80010ac:	4b6e      	ldr	r3, [pc, #440]	@ (8001268 <makeDHCPMSG+0x1e0>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2206      	movs	r2, #6
 80010b2:	709a      	strb	r2, [r3, #2]
	pDHCPMSG->hops    = DHCP_HOPS;
 80010b4:	4b6c      	ldr	r3, [pc, #432]	@ (8001268 <makeDHCPMSG+0x1e0>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2200      	movs	r2, #0
 80010ba:	70da      	strb	r2, [r3, #3]
	ptmp              = (uint8_t*)(&pDHCPMSG->xid);
 80010bc:	4b6a      	ldr	r3, [pc, #424]	@ (8001268 <makeDHCPMSG+0x1e0>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	3304      	adds	r3, #4
 80010c2:	60bb      	str	r3, [r7, #8]
	*(ptmp+0)         = (uint8_t)((DHCP_XID & 0xFF000000) >> 24);
 80010c4:	4b69      	ldr	r3, [pc, #420]	@ (800126c <makeDHCPMSG+0x1e4>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	0e1b      	lsrs	r3, r3, #24
 80010ca:	b2da      	uxtb	r2, r3
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	701a      	strb	r2, [r3, #0]
	*(ptmp+1)         = (uint8_t)((DHCP_XID & 0x00FF0000) >> 16);
 80010d0:	4b66      	ldr	r3, [pc, #408]	@ (800126c <makeDHCPMSG+0x1e4>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	0c1a      	lsrs	r2, r3, #16
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	3301      	adds	r3, #1
 80010da:	b2d2      	uxtb	r2, r2
 80010dc:	701a      	strb	r2, [r3, #0]
   *(ptmp+2)         = (uint8_t)((DHCP_XID & 0x0000FF00) >>  8);
 80010de:	4b63      	ldr	r3, [pc, #396]	@ (800126c <makeDHCPMSG+0x1e4>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	0a1a      	lsrs	r2, r3, #8
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	3302      	adds	r3, #2
 80010e8:	b2d2      	uxtb	r2, r2
 80010ea:	701a      	strb	r2, [r3, #0]
	*(ptmp+3)         = (uint8_t)((DHCP_XID & 0x000000FF) >>  0);   
 80010ec:	4b5f      	ldr	r3, [pc, #380]	@ (800126c <makeDHCPMSG+0x1e4>)
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	3303      	adds	r3, #3
 80010f4:	b2d2      	uxtb	r2, r2
 80010f6:	701a      	strb	r2, [r3, #0]
	pDHCPMSG->secs    = DHCP_SECS;
 80010f8:	4b5b      	ldr	r3, [pc, #364]	@ (8001268 <makeDHCPMSG+0x1e0>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2200      	movs	r2, #0
 80010fe:	811a      	strh	r2, [r3, #8]
	ptmp              = (uint8_t*)(&pDHCPMSG->flags);	
 8001100:	4b59      	ldr	r3, [pc, #356]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	330a      	adds	r3, #10
 8001106:	60bb      	str	r3, [r7, #8]
	*(ptmp+0)         = (uint8_t)((DHCP_FLAGSBROADCAST & 0xFF00) >> 8);
 8001108:	68bb      	ldr	r3, [r7, #8]
 800110a:	2280      	movs	r2, #128	@ 0x80
 800110c:	701a      	strb	r2, [r3, #0]
	*(ptmp+1)         = (uint8_t)((DHCP_FLAGSBROADCAST & 0x00FF) >> 0);
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	3301      	adds	r3, #1
 8001112:	2200      	movs	r2, #0
 8001114:	701a      	strb	r2, [r3, #0]

	pDHCPMSG->ciaddr[0] = 0;
 8001116:	4b54      	ldr	r3, [pc, #336]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	2200      	movs	r2, #0
 800111c:	731a      	strb	r2, [r3, #12]
	pDHCPMSG->ciaddr[1] = 0;
 800111e:	4b52      	ldr	r3, [pc, #328]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	2200      	movs	r2, #0
 8001124:	735a      	strb	r2, [r3, #13]
	pDHCPMSG->ciaddr[2] = 0;
 8001126:	4b50      	ldr	r3, [pc, #320]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	2200      	movs	r2, #0
 800112c:	739a      	strb	r2, [r3, #14]
	pDHCPMSG->ciaddr[3] = 0;
 800112e:	4b4e      	ldr	r3, [pc, #312]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2200      	movs	r2, #0
 8001134:	73da      	strb	r2, [r3, #15]

	pDHCPMSG->yiaddr[0] = 0;
 8001136:	4b4c      	ldr	r3, [pc, #304]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2200      	movs	r2, #0
 800113c:	741a      	strb	r2, [r3, #16]
	pDHCPMSG->yiaddr[1] = 0;
 800113e:	4b4a      	ldr	r3, [pc, #296]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	2200      	movs	r2, #0
 8001144:	745a      	strb	r2, [r3, #17]
	pDHCPMSG->yiaddr[2] = 0;
 8001146:	4b48      	ldr	r3, [pc, #288]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2200      	movs	r2, #0
 800114c:	749a      	strb	r2, [r3, #18]
	pDHCPMSG->yiaddr[3] = 0;
 800114e:	4b46      	ldr	r3, [pc, #280]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2200      	movs	r2, #0
 8001154:	74da      	strb	r2, [r3, #19]

	pDHCPMSG->siaddr[0] = 0;
 8001156:	4b44      	ldr	r3, [pc, #272]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2200      	movs	r2, #0
 800115c:	751a      	strb	r2, [r3, #20]
	pDHCPMSG->siaddr[1] = 0;
 800115e:	4b42      	ldr	r3, [pc, #264]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2200      	movs	r2, #0
 8001164:	755a      	strb	r2, [r3, #21]
	pDHCPMSG->siaddr[2] = 0;
 8001166:	4b40      	ldr	r3, [pc, #256]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2200      	movs	r2, #0
 800116c:	759a      	strb	r2, [r3, #22]
	pDHCPMSG->siaddr[3] = 0;
 800116e:	4b3e      	ldr	r3, [pc, #248]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	2200      	movs	r2, #0
 8001174:	75da      	strb	r2, [r3, #23]

	pDHCPMSG->giaddr[0] = 0;
 8001176:	4b3c      	ldr	r3, [pc, #240]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2200      	movs	r2, #0
 800117c:	761a      	strb	r2, [r3, #24]
	pDHCPMSG->giaddr[1] = 0;
 800117e:	4b3a      	ldr	r3, [pc, #232]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2200      	movs	r2, #0
 8001184:	765a      	strb	r2, [r3, #25]
	pDHCPMSG->giaddr[2] = 0;
 8001186:	4b38      	ldr	r3, [pc, #224]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	2200      	movs	r2, #0
 800118c:	769a      	strb	r2, [r3, #26]
	pDHCPMSG->giaddr[3] = 0;
 800118e:	4b36      	ldr	r3, [pc, #216]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2200      	movs	r2, #0
 8001194:	76da      	strb	r2, [r3, #27]

	pDHCPMSG->chaddr[0] = DHCP_CHADDR[0];
 8001196:	4b34      	ldr	r3, [pc, #208]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a35      	ldr	r2, [pc, #212]	@ (8001270 <makeDHCPMSG+0x1e8>)
 800119c:	7812      	ldrb	r2, [r2, #0]
 800119e:	771a      	strb	r2, [r3, #28]
	pDHCPMSG->chaddr[1] = DHCP_CHADDR[1];
 80011a0:	4b31      	ldr	r3, [pc, #196]	@ (8001268 <makeDHCPMSG+0x1e0>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a32      	ldr	r2, [pc, #200]	@ (8001270 <makeDHCPMSG+0x1e8>)
 80011a6:	7852      	ldrb	r2, [r2, #1]
 80011a8:	775a      	strb	r2, [r3, #29]
	pDHCPMSG->chaddr[2] = DHCP_CHADDR[2];
 80011aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001268 <makeDHCPMSG+0x1e0>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a30      	ldr	r2, [pc, #192]	@ (8001270 <makeDHCPMSG+0x1e8>)
 80011b0:	7892      	ldrb	r2, [r2, #2]
 80011b2:	779a      	strb	r2, [r3, #30]
	pDHCPMSG->chaddr[3] = DHCP_CHADDR[3];
 80011b4:	4b2c      	ldr	r3, [pc, #176]	@ (8001268 <makeDHCPMSG+0x1e0>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a2d      	ldr	r2, [pc, #180]	@ (8001270 <makeDHCPMSG+0x1e8>)
 80011ba:	78d2      	ldrb	r2, [r2, #3]
 80011bc:	77da      	strb	r2, [r3, #31]
	pDHCPMSG->chaddr[4] = DHCP_CHADDR[4];
 80011be:	4b2a      	ldr	r3, [pc, #168]	@ (8001268 <makeDHCPMSG+0x1e0>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a2b      	ldr	r2, [pc, #172]	@ (8001270 <makeDHCPMSG+0x1e8>)
 80011c4:	7912      	ldrb	r2, [r2, #4]
 80011c6:	f883 2020 	strb.w	r2, [r3, #32]
	pDHCPMSG->chaddr[5] = DHCP_CHADDR[5];
 80011ca:	4b27      	ldr	r3, [pc, #156]	@ (8001268 <makeDHCPMSG+0x1e0>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a28      	ldr	r2, [pc, #160]	@ (8001270 <makeDHCPMSG+0x1e8>)
 80011d0:	7952      	ldrb	r2, [r2, #5]
 80011d2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

	for (i = 6; i < 16; i++)  pDHCPMSG->chaddr[i] = 0;
 80011d6:	2306      	movs	r3, #6
 80011d8:	73fb      	strb	r3, [r7, #15]
 80011da:	e008      	b.n	80011ee <makeDHCPMSG+0x166>
 80011dc:	4b22      	ldr	r3, [pc, #136]	@ (8001268 <makeDHCPMSG+0x1e0>)
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	7bfb      	ldrb	r3, [r7, #15]
 80011e2:	4413      	add	r3, r2
 80011e4:	2200      	movs	r2, #0
 80011e6:	771a      	strb	r2, [r3, #28]
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
 80011ea:	3301      	adds	r3, #1
 80011ec:	73fb      	strb	r3, [r7, #15]
 80011ee:	7bfb      	ldrb	r3, [r7, #15]
 80011f0:	2b0f      	cmp	r3, #15
 80011f2:	d9f3      	bls.n	80011dc <makeDHCPMSG+0x154>
	for (i = 0; i < 64; i++)  pDHCPMSG->sname[i]  = 0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	73fb      	strb	r3, [r7, #15]
 80011f8:	e009      	b.n	800120e <makeDHCPMSG+0x186>
 80011fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001268 <makeDHCPMSG+0x1e0>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	7bfb      	ldrb	r3, [r7, #15]
 8001200:	4413      	add	r3, r2
 8001202:	2200      	movs	r2, #0
 8001204:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8001208:	7bfb      	ldrb	r3, [r7, #15]
 800120a:	3301      	adds	r3, #1
 800120c:	73fb      	strb	r3, [r7, #15]
 800120e:	7bfb      	ldrb	r3, [r7, #15]
 8001210:	2b3f      	cmp	r3, #63	@ 0x3f
 8001212:	d9f2      	bls.n	80011fa <makeDHCPMSG+0x172>
	for (i = 0; i < 128; i++) pDHCPMSG->file[i]   = 0;
 8001214:	2300      	movs	r3, #0
 8001216:	73fb      	strb	r3, [r7, #15]
 8001218:	e009      	b.n	800122e <makeDHCPMSG+0x1a6>
 800121a:	4b13      	ldr	r3, [pc, #76]	@ (8001268 <makeDHCPMSG+0x1e0>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	7bfb      	ldrb	r3, [r7, #15]
 8001220:	4413      	add	r3, r2
 8001222:	2200      	movs	r2, #0
 8001224:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
 8001228:	7bfb      	ldrb	r3, [r7, #15]
 800122a:	3301      	adds	r3, #1
 800122c:	73fb      	strb	r3, [r7, #15]
 800122e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001232:	2b00      	cmp	r3, #0
 8001234:	daf1      	bge.n	800121a <makeDHCPMSG+0x192>

	// MAGIC_COOKIE
	pDHCPMSG->OPT[0] = (uint8_t)((MAGIC_COOKIE & 0xFF000000) >> 24);
 8001236:	4b0c      	ldr	r3, [pc, #48]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	2263      	movs	r2, #99	@ 0x63
 800123c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[1] = (uint8_t)((MAGIC_COOKIE & 0x00FF0000) >> 16);
 8001240:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2282      	movs	r2, #130	@ 0x82
 8001246:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
	pDHCPMSG->OPT[2] = (uint8_t)((MAGIC_COOKIE & 0x0000FF00) >>  8);
 800124a:	4b07      	ldr	r3, [pc, #28]	@ (8001268 <makeDHCPMSG+0x1e0>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2253      	movs	r2, #83	@ 0x53
 8001250:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
	pDHCPMSG->OPT[3] = (uint8_t) (MAGIC_COOKIE & 0x000000FF) >>  0;
 8001254:	4b04      	ldr	r3, [pc, #16]	@ (8001268 <makeDHCPMSG+0x1e0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2263      	movs	r2, #99	@ 0x63
 800125a:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
}
 800125e:	bf00      	nop
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	200009c4 	.word	0x200009c4
 800126c:	200009c0 	.word	0x200009c0
 8001270:	200009c8 	.word	0x200009c8

08001274 <send_DHCP_DISCOVER>:

/* SEND DHCP DISCOVER */
void send_DHCP_DISCOVER(void)
{
 8001274:	b5b0      	push	{r4, r5, r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af02      	add	r7, sp, #8
	uint16_t i;
	uint8_t ip[4];
	uint16_t k = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	80bb      	strh	r3, [r7, #4]
   
   makeDHCPMSG();
 800127e:	f7ff ff03 	bl	8001088 <makeDHCPMSG>
   DHCP_SIP[0]=0;
 8001282:	4b56      	ldr	r3, [pc, #344]	@ (80013dc <send_DHCP_DISCOVER+0x168>)
 8001284:	2200      	movs	r2, #0
 8001286:	701a      	strb	r2, [r3, #0]
   DHCP_SIP[1]=0;
 8001288:	4b54      	ldr	r3, [pc, #336]	@ (80013dc <send_DHCP_DISCOVER+0x168>)
 800128a:	2200      	movs	r2, #0
 800128c:	705a      	strb	r2, [r3, #1]
   DHCP_SIP[2]=0;
 800128e:	4b53      	ldr	r3, [pc, #332]	@ (80013dc <send_DHCP_DISCOVER+0x168>)
 8001290:	2200      	movs	r2, #0
 8001292:	709a      	strb	r2, [r3, #2]
   DHCP_SIP[3]=0;
 8001294:	4b51      	ldr	r3, [pc, #324]	@ (80013dc <send_DHCP_DISCOVER+0x168>)
 8001296:	2200      	movs	r2, #0
 8001298:	70da      	strb	r2, [r3, #3]
   DHCP_REAL_SIP[0]=0;
 800129a:	4b51      	ldr	r3, [pc, #324]	@ (80013e0 <send_DHCP_DISCOVER+0x16c>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
   DHCP_REAL_SIP[1]=0;
 80012a0:	4b4f      	ldr	r3, [pc, #316]	@ (80013e0 <send_DHCP_DISCOVER+0x16c>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	705a      	strb	r2, [r3, #1]
   DHCP_REAL_SIP[2]=0;
 80012a6:	4b4e      	ldr	r3, [pc, #312]	@ (80013e0 <send_DHCP_DISCOVER+0x16c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	709a      	strb	r2, [r3, #2]
   DHCP_REAL_SIP[3]=0;
 80012ac:	4b4c      	ldr	r3, [pc, #304]	@ (80013e0 <send_DHCP_DISCOVER+0x16c>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	70da      	strb	r2, [r3, #3]

   k = 4;     // because MAGIC_COOKIE already made by makeDHCPMSG()
 80012b2:	2304      	movs	r3, #4
 80012b4:	80bb      	strh	r3, [r7, #4]
   
	// Option Request Param
	pDHCPMSG->OPT[k++] = dhcpMessageType;
 80012b6:	4b4b      	ldr	r3, [pc, #300]	@ (80013e4 <send_DHCP_DISCOVER+0x170>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	88bb      	ldrh	r3, [r7, #4]
 80012bc:	1c59      	adds	r1, r3, #1
 80012be:	80b9      	strh	r1, [r7, #4]
 80012c0:	4413      	add	r3, r2
 80012c2:	2235      	movs	r2, #53	@ 0x35
 80012c4:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 80012c8:	4b46      	ldr	r3, [pc, #280]	@ (80013e4 <send_DHCP_DISCOVER+0x170>)
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	88bb      	ldrh	r3, [r7, #4]
 80012ce:	1c59      	adds	r1, r3, #1
 80012d0:	80b9      	strh	r1, [r7, #4]
 80012d2:	4413      	add	r3, r2
 80012d4:	2201      	movs	r2, #1
 80012d6:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_DISCOVER;
 80012da:	4b42      	ldr	r3, [pc, #264]	@ (80013e4 <send_DHCP_DISCOVER+0x170>)
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	88bb      	ldrh	r3, [r7, #4]
 80012e0:	1c59      	adds	r1, r3, #1
 80012e2:	80b9      	strh	r1, [r7, #4]
 80012e4:	4413      	add	r3, r2
 80012e6:	2201      	movs	r2, #1
 80012e8:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	
	// Client identifier
	pDHCPMSG->OPT[k++] = dhcpClientIdentifier;
 80012ec:	4b3d      	ldr	r3, [pc, #244]	@ (80013e4 <send_DHCP_DISCOVER+0x170>)
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	88bb      	ldrh	r3, [r7, #4]
 80012f2:	1c59      	adds	r1, r3, #1
 80012f4:	80b9      	strh	r1, [r7, #4]
 80012f6:	4413      	add	r3, r2
 80012f8:	223d      	movs	r2, #61	@ 0x3d
 80012fa:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = 0x07;
 80012fe:	4b39      	ldr	r3, [pc, #228]	@ (80013e4 <send_DHCP_DISCOVER+0x170>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	88bb      	ldrh	r3, [r7, #4]
 8001304:	1c59      	adds	r1, r3, #1
 8001306:	80b9      	strh	r1, [r7, #4]
 8001308:	4413      	add	r3, r2
 800130a:	2207      	movs	r2, #7
 800130c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 8001310:	4b34      	ldr	r3, [pc, #208]	@ (80013e4 <send_DHCP_DISCOVER+0x170>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	88bb      	ldrh	r3, [r7, #4]
 8001316:	1c59      	adds	r1, r3, #1
 8001318:	80b9      	strh	r1, [r7, #4]
 800131a:	4413      	add	r3, r2
 800131c:	2201      	movs	r2, #1
 800131e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 8001322:	4b30      	ldr	r3, [pc, #192]	@ (80013e4 <send_DHCP_DISCOVER+0x170>)
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	88bb      	ldrh	r3, [r7, #4]
 8001328:	1c59      	adds	r1, r3, #1
 800132a:	80b9      	strh	r1, [r7, #4]
 800132c:	4618      	mov	r0, r3
 800132e:	4b2e      	ldr	r3, [pc, #184]	@ (80013e8 <send_DHCP_DISCOVER+0x174>)
 8001330:	7819      	ldrb	r1, [r3, #0]
 8001332:	1813      	adds	r3, r2, r0
 8001334:	460a      	mov	r2, r1
 8001336:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 800133a:	4b2a      	ldr	r3, [pc, #168]	@ (80013e4 <send_DHCP_DISCOVER+0x170>)
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	88bb      	ldrh	r3, [r7, #4]
 8001340:	1c59      	adds	r1, r3, #1
 8001342:	80b9      	strh	r1, [r7, #4]
 8001344:	4618      	mov	r0, r3
 8001346:	4b28      	ldr	r3, [pc, #160]	@ (80013e8 <send_DHCP_DISCOVER+0x174>)
 8001348:	7859      	ldrb	r1, [r3, #1]
 800134a:	1813      	adds	r3, r2, r0
 800134c:	460a      	mov	r2, r1
 800134e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 8001352:	4b24      	ldr	r3, [pc, #144]	@ (80013e4 <send_DHCP_DISCOVER+0x170>)
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	88bb      	ldrh	r3, [r7, #4]
 8001358:	1c59      	adds	r1, r3, #1
 800135a:	80b9      	strh	r1, [r7, #4]
 800135c:	4618      	mov	r0, r3
 800135e:	4b22      	ldr	r3, [pc, #136]	@ (80013e8 <send_DHCP_DISCOVER+0x174>)
 8001360:	7899      	ldrb	r1, [r3, #2]
 8001362:	1813      	adds	r3, r2, r0
 8001364:	460a      	mov	r2, r1
 8001366:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 800136a:	4b1e      	ldr	r3, [pc, #120]	@ (80013e4 <send_DHCP_DISCOVER+0x170>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	88bb      	ldrh	r3, [r7, #4]
 8001370:	1c59      	adds	r1, r3, #1
 8001372:	80b9      	strh	r1, [r7, #4]
 8001374:	4618      	mov	r0, r3
 8001376:	4b1c      	ldr	r3, [pc, #112]	@ (80013e8 <send_DHCP_DISCOVER+0x174>)
 8001378:	78d9      	ldrb	r1, [r3, #3]
 800137a:	1813      	adds	r3, r2, r0
 800137c:	460a      	mov	r2, r1
 800137e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 8001382:	4b18      	ldr	r3, [pc, #96]	@ (80013e4 <send_DHCP_DISCOVER+0x170>)
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	88bb      	ldrh	r3, [r7, #4]
 8001388:	1c59      	adds	r1, r3, #1
 800138a:	80b9      	strh	r1, [r7, #4]
 800138c:	4618      	mov	r0, r3
 800138e:	4b16      	ldr	r3, [pc, #88]	@ (80013e8 <send_DHCP_DISCOVER+0x174>)
 8001390:	7919      	ldrb	r1, [r3, #4]
 8001392:	1813      	adds	r3, r2, r0
 8001394:	460a      	mov	r2, r1
 8001396:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 800139a:	4b12      	ldr	r3, [pc, #72]	@ (80013e4 <send_DHCP_DISCOVER+0x170>)
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	88bb      	ldrh	r3, [r7, #4]
 80013a0:	1c59      	adds	r1, r3, #1
 80013a2:	80b9      	strh	r1, [r7, #4]
 80013a4:	4618      	mov	r0, r3
 80013a6:	4b10      	ldr	r3, [pc, #64]	@ (80013e8 <send_DHCP_DISCOVER+0x174>)
 80013a8:	7959      	ldrb	r1, [r3, #5]
 80013aa:	1813      	adds	r3, r2, r0
 80013ac:	460a      	mov	r2, r1
 80013ae:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	
	// host name
	pDHCPMSG->OPT[k++] = hostName;
 80013b2:	4b0c      	ldr	r3, [pc, #48]	@ (80013e4 <send_DHCP_DISCOVER+0x170>)
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	88bb      	ldrh	r3, [r7, #4]
 80013b8:	1c59      	adds	r1, r3, #1
 80013ba:	80b9      	strh	r1, [r7, #4]
 80013bc:	4413      	add	r3, r2
 80013be:	220c      	movs	r2, #12
 80013c0:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = 0;          // fill zero length of hostname 
 80013c4:	4b07      	ldr	r3, [pc, #28]	@ (80013e4 <send_DHCP_DISCOVER+0x170>)
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	88bb      	ldrh	r3, [r7, #4]
 80013ca:	1c59      	adds	r1, r3, #1
 80013cc:	80b9      	strh	r1, [r7, #4]
 80013ce:	4413      	add	r3, r2
 80013d0:	2200      	movs	r2, #0
 80013d2:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	for(i = 0 ; HOST_NAME[i] != 0; i++)
 80013d6:	2300      	movs	r3, #0
 80013d8:	80fb      	strh	r3, [r7, #6]
 80013da:	e017      	b.n	800140c <send_DHCP_DISCOVER+0x198>
 80013dc:	2000099c 	.word	0x2000099c
 80013e0:	200009a0 	.word	0x200009a0
 80013e4:	200009c4 	.word	0x200009c4
 80013e8:	200009c8 	.word	0x200009c8
   	pDHCPMSG->OPT[k++] = HOST_NAME[i];
 80013ec:	88f9      	ldrh	r1, [r7, #6]
 80013ee:	4b80      	ldr	r3, [pc, #512]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	88bb      	ldrh	r3, [r7, #4]
 80013f4:	1c58      	adds	r0, r3, #1
 80013f6:	80b8      	strh	r0, [r7, #4]
 80013f8:	4618      	mov	r0, r3
 80013fa:	4b7e      	ldr	r3, [pc, #504]	@ (80015f4 <send_DHCP_DISCOVER+0x380>)
 80013fc:	5c59      	ldrb	r1, [r3, r1]
 80013fe:	1813      	adds	r3, r2, r0
 8001400:	460a      	mov	r2, r1
 8001402:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	for(i = 0 ; HOST_NAME[i] != 0; i++)
 8001406:	88fb      	ldrh	r3, [r7, #6]
 8001408:	3301      	adds	r3, #1
 800140a:	80fb      	strh	r3, [r7, #6]
 800140c:	88fb      	ldrh	r3, [r7, #6]
 800140e:	4a79      	ldr	r2, [pc, #484]	@ (80015f4 <send_DHCP_DISCOVER+0x380>)
 8001410:	5cd3      	ldrb	r3, [r2, r3]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d1ea      	bne.n	80013ec <send_DHCP_DISCOVER+0x178>
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3] >> 4); 
 8001416:	4b78      	ldr	r3, [pc, #480]	@ (80015f8 <send_DHCP_DISCOVER+0x384>)
 8001418:	78db      	ldrb	r3, [r3, #3]
 800141a:	091b      	lsrs	r3, r3, #4
 800141c:	b2da      	uxtb	r2, r3
 800141e:	4b74      	ldr	r3, [pc, #464]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 8001420:	681c      	ldr	r4, [r3, #0]
 8001422:	88bb      	ldrh	r3, [r7, #4]
 8001424:	1c59      	adds	r1, r3, #1
 8001426:	80b9      	strh	r1, [r7, #4]
 8001428:	461d      	mov	r5, r3
 800142a:	4610      	mov	r0, r2
 800142c:	f001 f9c4 	bl	80027b8 <NibbleToHex>
 8001430:	4603      	mov	r3, r0
 8001432:	461a      	mov	r2, r3
 8001434:	1963      	adds	r3, r4, r5
 8001436:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3]);
 800143a:	4b6f      	ldr	r3, [pc, #444]	@ (80015f8 <send_DHCP_DISCOVER+0x384>)
 800143c:	78da      	ldrb	r2, [r3, #3]
 800143e:	4b6c      	ldr	r3, [pc, #432]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 8001440:	681c      	ldr	r4, [r3, #0]
 8001442:	88bb      	ldrh	r3, [r7, #4]
 8001444:	1c59      	adds	r1, r3, #1
 8001446:	80b9      	strh	r1, [r7, #4]
 8001448:	461d      	mov	r5, r3
 800144a:	4610      	mov	r0, r2
 800144c:	f001 f9b4 	bl	80027b8 <NibbleToHex>
 8001450:	4603      	mov	r3, r0
 8001452:	461a      	mov	r2, r3
 8001454:	1963      	adds	r3, r4, r5
 8001456:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4] >> 4); 
 800145a:	4b67      	ldr	r3, [pc, #412]	@ (80015f8 <send_DHCP_DISCOVER+0x384>)
 800145c:	791b      	ldrb	r3, [r3, #4]
 800145e:	091b      	lsrs	r3, r3, #4
 8001460:	b2da      	uxtb	r2, r3
 8001462:	4b63      	ldr	r3, [pc, #396]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 8001464:	681c      	ldr	r4, [r3, #0]
 8001466:	88bb      	ldrh	r3, [r7, #4]
 8001468:	1c59      	adds	r1, r3, #1
 800146a:	80b9      	strh	r1, [r7, #4]
 800146c:	461d      	mov	r5, r3
 800146e:	4610      	mov	r0, r2
 8001470:	f001 f9a2 	bl	80027b8 <NibbleToHex>
 8001474:	4603      	mov	r3, r0
 8001476:	461a      	mov	r2, r3
 8001478:	1963      	adds	r3, r4, r5
 800147a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4]);
 800147e:	4b5e      	ldr	r3, [pc, #376]	@ (80015f8 <send_DHCP_DISCOVER+0x384>)
 8001480:	791a      	ldrb	r2, [r3, #4]
 8001482:	4b5b      	ldr	r3, [pc, #364]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 8001484:	681c      	ldr	r4, [r3, #0]
 8001486:	88bb      	ldrh	r3, [r7, #4]
 8001488:	1c59      	adds	r1, r3, #1
 800148a:	80b9      	strh	r1, [r7, #4]
 800148c:	461d      	mov	r5, r3
 800148e:	4610      	mov	r0, r2
 8001490:	f001 f992 	bl	80027b8 <NibbleToHex>
 8001494:	4603      	mov	r3, r0
 8001496:	461a      	mov	r2, r3
 8001498:	1963      	adds	r3, r4, r5
 800149a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5] >> 4); 
 800149e:	4b56      	ldr	r3, [pc, #344]	@ (80015f8 <send_DHCP_DISCOVER+0x384>)
 80014a0:	795b      	ldrb	r3, [r3, #5]
 80014a2:	091b      	lsrs	r3, r3, #4
 80014a4:	b2da      	uxtb	r2, r3
 80014a6:	4b52      	ldr	r3, [pc, #328]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 80014a8:	681c      	ldr	r4, [r3, #0]
 80014aa:	88bb      	ldrh	r3, [r7, #4]
 80014ac:	1c59      	adds	r1, r3, #1
 80014ae:	80b9      	strh	r1, [r7, #4]
 80014b0:	461d      	mov	r5, r3
 80014b2:	4610      	mov	r0, r2
 80014b4:	f001 f980 	bl	80027b8 <NibbleToHex>
 80014b8:	4603      	mov	r3, r0
 80014ba:	461a      	mov	r2, r3
 80014bc:	1963      	adds	r3, r4, r5
 80014be:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5]);
 80014c2:	4b4d      	ldr	r3, [pc, #308]	@ (80015f8 <send_DHCP_DISCOVER+0x384>)
 80014c4:	795a      	ldrb	r2, [r3, #5]
 80014c6:	4b4a      	ldr	r3, [pc, #296]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 80014c8:	681c      	ldr	r4, [r3, #0]
 80014ca:	88bb      	ldrh	r3, [r7, #4]
 80014cc:	1c59      	adds	r1, r3, #1
 80014ce:	80b9      	strh	r1, [r7, #4]
 80014d0:	461d      	mov	r5, r3
 80014d2:	4610      	mov	r0, r2
 80014d4:	f001 f970 	bl	80027b8 <NibbleToHex>
 80014d8:	4603      	mov	r3, r0
 80014da:	461a      	mov	r2, r3
 80014dc:	1963      	adds	r3, r4, r5
 80014de:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k - (i+6+1)] = i+6; // length of hostname
 80014e2:	88fb      	ldrh	r3, [r7, #6]
 80014e4:	b2d9      	uxtb	r1, r3
 80014e6:	4b42      	ldr	r3, [pc, #264]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	88b8      	ldrh	r0, [r7, #4]
 80014ec:	88fb      	ldrh	r3, [r7, #6]
 80014ee:	3307      	adds	r3, #7
 80014f0:	1ac3      	subs	r3, r0, r3
 80014f2:	3106      	adds	r1, #6
 80014f4:	b2c9      	uxtb	r1, r1
 80014f6:	4413      	add	r3, r2
 80014f8:	460a      	mov	r2, r1
 80014fa:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

	pDHCPMSG->OPT[k++] = dhcpParamRequest;
 80014fe:	4b3c      	ldr	r3, [pc, #240]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	88bb      	ldrh	r3, [r7, #4]
 8001504:	1c59      	adds	r1, r3, #1
 8001506:	80b9      	strh	r1, [r7, #4]
 8001508:	4413      	add	r3, r2
 800150a:	2237      	movs	r2, #55	@ 0x37
 800150c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = 0x06;	// length of request
 8001510:	4b37      	ldr	r3, [pc, #220]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	88bb      	ldrh	r3, [r7, #4]
 8001516:	1c59      	adds	r1, r3, #1
 8001518:	80b9      	strh	r1, [r7, #4]
 800151a:	4413      	add	r3, r2
 800151c:	2206      	movs	r2, #6
 800151e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = subnetMask;
 8001522:	4b33      	ldr	r3, [pc, #204]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	88bb      	ldrh	r3, [r7, #4]
 8001528:	1c59      	adds	r1, r3, #1
 800152a:	80b9      	strh	r1, [r7, #4]
 800152c:	4413      	add	r3, r2
 800152e:	2201      	movs	r2, #1
 8001530:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = routersOnSubnet;
 8001534:	4b2e      	ldr	r3, [pc, #184]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	88bb      	ldrh	r3, [r7, #4]
 800153a:	1c59      	adds	r1, r3, #1
 800153c:	80b9      	strh	r1, [r7, #4]
 800153e:	4413      	add	r3, r2
 8001540:	2203      	movs	r2, #3
 8001542:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = dns;
 8001546:	4b2a      	ldr	r3, [pc, #168]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	88bb      	ldrh	r3, [r7, #4]
 800154c:	1c59      	adds	r1, r3, #1
 800154e:	80b9      	strh	r1, [r7, #4]
 8001550:	4413      	add	r3, r2
 8001552:	2206      	movs	r2, #6
 8001554:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = domainName;
 8001558:	4b25      	ldr	r3, [pc, #148]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	88bb      	ldrh	r3, [r7, #4]
 800155e:	1c59      	adds	r1, r3, #1
 8001560:	80b9      	strh	r1, [r7, #4]
 8001562:	4413      	add	r3, r2
 8001564:	220f      	movs	r2, #15
 8001566:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = dhcpT1value;
 800156a:	4b21      	ldr	r3, [pc, #132]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	88bb      	ldrh	r3, [r7, #4]
 8001570:	1c59      	adds	r1, r3, #1
 8001572:	80b9      	strh	r1, [r7, #4]
 8001574:	4413      	add	r3, r2
 8001576:	223a      	movs	r2, #58	@ 0x3a
 8001578:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = dhcpT2value;
 800157c:	4b1c      	ldr	r3, [pc, #112]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	88bb      	ldrh	r3, [r7, #4]
 8001582:	1c59      	adds	r1, r3, #1
 8001584:	80b9      	strh	r1, [r7, #4]
 8001586:	4413      	add	r3, r2
 8001588:	223b      	movs	r2, #59	@ 0x3b
 800158a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = endOption;
 800158e:	4b18      	ldr	r3, [pc, #96]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	88bb      	ldrh	r3, [r7, #4]
 8001594:	1c59      	adds	r1, r3, #1
 8001596:	80b9      	strh	r1, [r7, #4]
 8001598:	4413      	add	r3, r2
 800159a:	22ff      	movs	r2, #255	@ 0xff
 800159c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

	for (i = k; i < OPT_SIZE; i++) pDHCPMSG->OPT[i] = 0;
 80015a0:	88bb      	ldrh	r3, [r7, #4]
 80015a2:	80fb      	strh	r3, [r7, #6]
 80015a4:	e009      	b.n	80015ba <send_DHCP_DISCOVER+0x346>
 80015a6:	4b12      	ldr	r3, [pc, #72]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	88fb      	ldrh	r3, [r7, #6]
 80015ac:	4413      	add	r3, r2
 80015ae:	2200      	movs	r2, #0
 80015b0:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
 80015b4:	88fb      	ldrh	r3, [r7, #6]
 80015b6:	3301      	adds	r3, #1
 80015b8:	80fb      	strh	r3, [r7, #6]
 80015ba:	88fb      	ldrh	r3, [r7, #6]
 80015bc:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 80015c0:	d3f1      	bcc.n	80015a6 <send_DHCP_DISCOVER+0x332>

	// send broadcasting packet
	ip[0] = 255;
 80015c2:	23ff      	movs	r3, #255	@ 0xff
 80015c4:	703b      	strb	r3, [r7, #0]
	ip[1] = 255;
 80015c6:	23ff      	movs	r3, #255	@ 0xff
 80015c8:	707b      	strb	r3, [r7, #1]
	ip[2] = 255;
 80015ca:	23ff      	movs	r3, #255	@ 0xff
 80015cc:	70bb      	strb	r3, [r7, #2]
	ip[3] = 255;
 80015ce:	23ff      	movs	r3, #255	@ 0xff
 80015d0:	70fb      	strb	r3, [r7, #3]

#ifdef _DHCP_DEBUG_
	printf("> Send DHCP_DISCOVER\r\n");
#endif

	sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
 80015d2:	4b0a      	ldr	r3, [pc, #40]	@ (80015fc <send_DHCP_DISCOVER+0x388>)
 80015d4:	7818      	ldrb	r0, [r3, #0]
 80015d6:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <send_DHCP_DISCOVER+0x37c>)
 80015d8:	6819      	ldr	r1, [r3, #0]
 80015da:	463b      	mov	r3, r7
 80015dc:	2243      	movs	r2, #67	@ 0x43
 80015de:	9200      	str	r2, [sp, #0]
 80015e0:	f44f 7209 	mov.w	r2, #548	@ 0x224
 80015e4:	f001 ff3e 	bl	8003464 <sendto>
}
 80015e8:	bf00      	nop
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bdb0      	pop	{r4, r5, r7, pc}
 80015f0:	200009c4 	.word	0x200009c4
 80015f4:	2000002c 	.word	0x2000002c
 80015f8:	200009c8 	.word	0x200009c8
 80015fc:	20000998 	.word	0x20000998

08001600 <send_DHCP_REQUEST>:

/* SEND DHCP REQUEST */
void send_DHCP_REQUEST(void)
{
 8001600:	b5b0      	push	{r4, r5, r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af02      	add	r7, sp, #8
	int i;
	uint8_t ip[4];
	uint16_t k = 0;
 8001606:	2300      	movs	r3, #0
 8001608:	817b      	strh	r3, [r7, #10]

   makeDHCPMSG();
 800160a:	f7ff fd3d 	bl	8001088 <makeDHCPMSG>

   if(dhcp_state == STATE_DHCP_LEASED || dhcp_state == STATE_DHCP_REREQUEST)
 800160e:	4b1b      	ldr	r3, [pc, #108]	@ (800167c <send_DHCP_REQUEST+0x7c>)
 8001610:	f993 3000 	ldrsb.w	r3, [r3]
 8001614:	2b03      	cmp	r3, #3
 8001616:	d004      	beq.n	8001622 <send_DHCP_REQUEST+0x22>
 8001618:	4b18      	ldr	r3, [pc, #96]	@ (800167c <send_DHCP_REQUEST+0x7c>)
 800161a:	f993 3000 	ldrsb.w	r3, [r3]
 800161e:	2b04      	cmp	r3, #4
 8001620:	d134      	bne.n	800168c <send_DHCP_REQUEST+0x8c>
   {
   	*((uint8_t*)(&pDHCPMSG->flags))   = ((DHCP_FLAGSUNICAST & 0xFF00)>> 8);
 8001622:	4b17      	ldr	r3, [pc, #92]	@ (8001680 <send_DHCP_REQUEST+0x80>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	330a      	adds	r3, #10
 8001628:	2200      	movs	r2, #0
 800162a:	701a      	strb	r2, [r3, #0]
   	*((uint8_t*)(&pDHCPMSG->flags)+1) = (DHCP_FLAGSUNICAST & 0x00FF);
 800162c:	4b14      	ldr	r3, [pc, #80]	@ (8001680 <send_DHCP_REQUEST+0x80>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	330a      	adds	r3, #10
 8001632:	3301      	adds	r3, #1
 8001634:	2200      	movs	r2, #0
 8001636:	701a      	strb	r2, [r3, #0]
   	pDHCPMSG->ciaddr[0] = DHCP_allocated_ip[0];
 8001638:	4b11      	ldr	r3, [pc, #68]	@ (8001680 <send_DHCP_REQUEST+0x80>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a11      	ldr	r2, [pc, #68]	@ (8001684 <send_DHCP_REQUEST+0x84>)
 800163e:	7812      	ldrb	r2, [r2, #0]
 8001640:	731a      	strb	r2, [r3, #12]
   	pDHCPMSG->ciaddr[1] = DHCP_allocated_ip[1];
 8001642:	4b0f      	ldr	r3, [pc, #60]	@ (8001680 <send_DHCP_REQUEST+0x80>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a0f      	ldr	r2, [pc, #60]	@ (8001684 <send_DHCP_REQUEST+0x84>)
 8001648:	7852      	ldrb	r2, [r2, #1]
 800164a:	735a      	strb	r2, [r3, #13]
   	pDHCPMSG->ciaddr[2] = DHCP_allocated_ip[2];
 800164c:	4b0c      	ldr	r3, [pc, #48]	@ (8001680 <send_DHCP_REQUEST+0x80>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a0c      	ldr	r2, [pc, #48]	@ (8001684 <send_DHCP_REQUEST+0x84>)
 8001652:	7892      	ldrb	r2, [r2, #2]
 8001654:	739a      	strb	r2, [r3, #14]
   	pDHCPMSG->ciaddr[3] = DHCP_allocated_ip[3];
 8001656:	4b0a      	ldr	r3, [pc, #40]	@ (8001680 <send_DHCP_REQUEST+0x80>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a0a      	ldr	r2, [pc, #40]	@ (8001684 <send_DHCP_REQUEST+0x84>)
 800165c:	78d2      	ldrb	r2, [r2, #3]
 800165e:	73da      	strb	r2, [r3, #15]
   	ip[0] = DHCP_SIP[0];
 8001660:	4b09      	ldr	r3, [pc, #36]	@ (8001688 <send_DHCP_REQUEST+0x88>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	713b      	strb	r3, [r7, #4]
   	ip[1] = DHCP_SIP[1];
 8001666:	4b08      	ldr	r3, [pc, #32]	@ (8001688 <send_DHCP_REQUEST+0x88>)
 8001668:	785b      	ldrb	r3, [r3, #1]
 800166a:	717b      	strb	r3, [r7, #5]
   	ip[2] = DHCP_SIP[2];
 800166c:	4b06      	ldr	r3, [pc, #24]	@ (8001688 <send_DHCP_REQUEST+0x88>)
 800166e:	789b      	ldrb	r3, [r3, #2]
 8001670:	71bb      	strb	r3, [r7, #6]
   	ip[3] = DHCP_SIP[3];   	   	   	
 8001672:	4b05      	ldr	r3, [pc, #20]	@ (8001688 <send_DHCP_REQUEST+0x88>)
 8001674:	78db      	ldrb	r3, [r3, #3]
 8001676:	71fb      	strb	r3, [r7, #7]
 8001678:	e010      	b.n	800169c <send_DHCP_REQUEST+0x9c>
 800167a:	bf00      	nop
 800167c:	200009b8 	.word	0x200009b8
 8001680:	200009c4 	.word	0x200009c4
 8001684:	200009a8 	.word	0x200009a8
 8001688:	2000099c 	.word	0x2000099c
   }
   else
   {
   	ip[0] = 255;
 800168c:	23ff      	movs	r3, #255	@ 0xff
 800168e:	713b      	strb	r3, [r7, #4]
   	ip[1] = 255;
 8001690:	23ff      	movs	r3, #255	@ 0xff
 8001692:	717b      	strb	r3, [r7, #5]
   	ip[2] = 255;
 8001694:	23ff      	movs	r3, #255	@ 0xff
 8001696:	71bb      	strb	r3, [r7, #6]
   	ip[3] = 255;   	   	   	
 8001698:	23ff      	movs	r3, #255	@ 0xff
 800169a:	71fb      	strb	r3, [r7, #7]
   }
   
   k = 4;      // because MAGIC_COOKIE already made by makeDHCPMSG()
 800169c:	2304      	movs	r3, #4
 800169e:	817b      	strh	r3, [r7, #10]
	
	// Option Request Param.
	pDHCPMSG->OPT[k++] = dhcpMessageType;
 80016a0:	4b8d      	ldr	r3, [pc, #564]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	897b      	ldrh	r3, [r7, #10]
 80016a6:	1c59      	adds	r1, r3, #1
 80016a8:	8179      	strh	r1, [r7, #10]
 80016aa:	4413      	add	r3, r2
 80016ac:	2235      	movs	r2, #53	@ 0x35
 80016ae:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 80016b2:	4b89      	ldr	r3, [pc, #548]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	897b      	ldrh	r3, [r7, #10]
 80016b8:	1c59      	adds	r1, r3, #1
 80016ba:	8179      	strh	r1, [r7, #10]
 80016bc:	4413      	add	r3, r2
 80016be:	2201      	movs	r2, #1
 80016c0:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_REQUEST;
 80016c4:	4b84      	ldr	r3, [pc, #528]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	897b      	ldrh	r3, [r7, #10]
 80016ca:	1c59      	adds	r1, r3, #1
 80016cc:	8179      	strh	r1, [r7, #10]
 80016ce:	4413      	add	r3, r2
 80016d0:	2203      	movs	r2, #3
 80016d2:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

	pDHCPMSG->OPT[k++] = dhcpClientIdentifier;
 80016d6:	4b80      	ldr	r3, [pc, #512]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	897b      	ldrh	r3, [r7, #10]
 80016dc:	1c59      	adds	r1, r3, #1
 80016de:	8179      	strh	r1, [r7, #10]
 80016e0:	4413      	add	r3, r2
 80016e2:	223d      	movs	r2, #61	@ 0x3d
 80016e4:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = 0x07;
 80016e8:	4b7b      	ldr	r3, [pc, #492]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	897b      	ldrh	r3, [r7, #10]
 80016ee:	1c59      	adds	r1, r3, #1
 80016f0:	8179      	strh	r1, [r7, #10]
 80016f2:	4413      	add	r3, r2
 80016f4:	2207      	movs	r2, #7
 80016f6:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 80016fa:	4b77      	ldr	r3, [pc, #476]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	897b      	ldrh	r3, [r7, #10]
 8001700:	1c59      	adds	r1, r3, #1
 8001702:	8179      	strh	r1, [r7, #10]
 8001704:	4413      	add	r3, r2
 8001706:	2201      	movs	r2, #1
 8001708:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 800170c:	4b72      	ldr	r3, [pc, #456]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	897b      	ldrh	r3, [r7, #10]
 8001712:	1c59      	adds	r1, r3, #1
 8001714:	8179      	strh	r1, [r7, #10]
 8001716:	4618      	mov	r0, r3
 8001718:	4b70      	ldr	r3, [pc, #448]	@ (80018dc <send_DHCP_REQUEST+0x2dc>)
 800171a:	7819      	ldrb	r1, [r3, #0]
 800171c:	1813      	adds	r3, r2, r0
 800171e:	460a      	mov	r2, r1
 8001720:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 8001724:	4b6c      	ldr	r3, [pc, #432]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	897b      	ldrh	r3, [r7, #10]
 800172a:	1c59      	adds	r1, r3, #1
 800172c:	8179      	strh	r1, [r7, #10]
 800172e:	4618      	mov	r0, r3
 8001730:	4b6a      	ldr	r3, [pc, #424]	@ (80018dc <send_DHCP_REQUEST+0x2dc>)
 8001732:	7859      	ldrb	r1, [r3, #1]
 8001734:	1813      	adds	r3, r2, r0
 8001736:	460a      	mov	r2, r1
 8001738:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 800173c:	4b66      	ldr	r3, [pc, #408]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	897b      	ldrh	r3, [r7, #10]
 8001742:	1c59      	adds	r1, r3, #1
 8001744:	8179      	strh	r1, [r7, #10]
 8001746:	4618      	mov	r0, r3
 8001748:	4b64      	ldr	r3, [pc, #400]	@ (80018dc <send_DHCP_REQUEST+0x2dc>)
 800174a:	7899      	ldrb	r1, [r3, #2]
 800174c:	1813      	adds	r3, r2, r0
 800174e:	460a      	mov	r2, r1
 8001750:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 8001754:	4b60      	ldr	r3, [pc, #384]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	897b      	ldrh	r3, [r7, #10]
 800175a:	1c59      	adds	r1, r3, #1
 800175c:	8179      	strh	r1, [r7, #10]
 800175e:	4618      	mov	r0, r3
 8001760:	4b5e      	ldr	r3, [pc, #376]	@ (80018dc <send_DHCP_REQUEST+0x2dc>)
 8001762:	78d9      	ldrb	r1, [r3, #3]
 8001764:	1813      	adds	r3, r2, r0
 8001766:	460a      	mov	r2, r1
 8001768:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 800176c:	4b5a      	ldr	r3, [pc, #360]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	897b      	ldrh	r3, [r7, #10]
 8001772:	1c59      	adds	r1, r3, #1
 8001774:	8179      	strh	r1, [r7, #10]
 8001776:	4618      	mov	r0, r3
 8001778:	4b58      	ldr	r3, [pc, #352]	@ (80018dc <send_DHCP_REQUEST+0x2dc>)
 800177a:	7919      	ldrb	r1, [r3, #4]
 800177c:	1813      	adds	r3, r2, r0
 800177e:	460a      	mov	r2, r1
 8001780:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 8001784:	4b54      	ldr	r3, [pc, #336]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	897b      	ldrh	r3, [r7, #10]
 800178a:	1c59      	adds	r1, r3, #1
 800178c:	8179      	strh	r1, [r7, #10]
 800178e:	4618      	mov	r0, r3
 8001790:	4b52      	ldr	r3, [pc, #328]	@ (80018dc <send_DHCP_REQUEST+0x2dc>)
 8001792:	7959      	ldrb	r1, [r3, #5]
 8001794:	1813      	adds	r3, r2, r0
 8001796:	460a      	mov	r2, r1
 8001798:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

   if(ip[3] == 255)  // if(dchp_state == STATE_DHCP_LEASED || dchp_state == DHCP_REREQUEST_STATE)
 800179c:	79fb      	ldrb	r3, [r7, #7]
 800179e:	2bff      	cmp	r3, #255	@ 0xff
 80017a0:	f040 8084 	bne.w	80018ac <send_DHCP_REQUEST+0x2ac>
   {
		pDHCPMSG->OPT[k++] = dhcpRequestedIPaddr;
 80017a4:	4b4c      	ldr	r3, [pc, #304]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	897b      	ldrh	r3, [r7, #10]
 80017aa:	1c59      	adds	r1, r3, #1
 80017ac:	8179      	strh	r1, [r7, #10]
 80017ae:	4413      	add	r3, r2
 80017b0:	2232      	movs	r2, #50	@ 0x32
 80017b2:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
		pDHCPMSG->OPT[k++] = 0x04;
 80017b6:	4b48      	ldr	r3, [pc, #288]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	897b      	ldrh	r3, [r7, #10]
 80017bc:	1c59      	adds	r1, r3, #1
 80017be:	8179      	strh	r1, [r7, #10]
 80017c0:	4413      	add	r3, r2
 80017c2:	2204      	movs	r2, #4
 80017c4:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
		pDHCPMSG->OPT[k++] = DHCP_allocated_ip[0];
 80017c8:	4b43      	ldr	r3, [pc, #268]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	897b      	ldrh	r3, [r7, #10]
 80017ce:	1c59      	adds	r1, r3, #1
 80017d0:	8179      	strh	r1, [r7, #10]
 80017d2:	4618      	mov	r0, r3
 80017d4:	4b42      	ldr	r3, [pc, #264]	@ (80018e0 <send_DHCP_REQUEST+0x2e0>)
 80017d6:	7819      	ldrb	r1, [r3, #0]
 80017d8:	1813      	adds	r3, r2, r0
 80017da:	460a      	mov	r2, r1
 80017dc:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
		pDHCPMSG->OPT[k++] = DHCP_allocated_ip[1];
 80017e0:	4b3d      	ldr	r3, [pc, #244]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	897b      	ldrh	r3, [r7, #10]
 80017e6:	1c59      	adds	r1, r3, #1
 80017e8:	8179      	strh	r1, [r7, #10]
 80017ea:	4618      	mov	r0, r3
 80017ec:	4b3c      	ldr	r3, [pc, #240]	@ (80018e0 <send_DHCP_REQUEST+0x2e0>)
 80017ee:	7859      	ldrb	r1, [r3, #1]
 80017f0:	1813      	adds	r3, r2, r0
 80017f2:	460a      	mov	r2, r1
 80017f4:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
		pDHCPMSG->OPT[k++] = DHCP_allocated_ip[2];
 80017f8:	4b37      	ldr	r3, [pc, #220]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	897b      	ldrh	r3, [r7, #10]
 80017fe:	1c59      	adds	r1, r3, #1
 8001800:	8179      	strh	r1, [r7, #10]
 8001802:	4618      	mov	r0, r3
 8001804:	4b36      	ldr	r3, [pc, #216]	@ (80018e0 <send_DHCP_REQUEST+0x2e0>)
 8001806:	7899      	ldrb	r1, [r3, #2]
 8001808:	1813      	adds	r3, r2, r0
 800180a:	460a      	mov	r2, r1
 800180c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
		pDHCPMSG->OPT[k++] = DHCP_allocated_ip[3];
 8001810:	4b31      	ldr	r3, [pc, #196]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	897b      	ldrh	r3, [r7, #10]
 8001816:	1c59      	adds	r1, r3, #1
 8001818:	8179      	strh	r1, [r7, #10]
 800181a:	4618      	mov	r0, r3
 800181c:	4b30      	ldr	r3, [pc, #192]	@ (80018e0 <send_DHCP_REQUEST+0x2e0>)
 800181e:	78d9      	ldrb	r1, [r3, #3]
 8001820:	1813      	adds	r3, r2, r0
 8001822:	460a      	mov	r2, r1
 8001824:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	
		pDHCPMSG->OPT[k++] = dhcpServerIdentifier;
 8001828:	4b2b      	ldr	r3, [pc, #172]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	897b      	ldrh	r3, [r7, #10]
 800182e:	1c59      	adds	r1, r3, #1
 8001830:	8179      	strh	r1, [r7, #10]
 8001832:	4413      	add	r3, r2
 8001834:	2236      	movs	r2, #54	@ 0x36
 8001836:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
		pDHCPMSG->OPT[k++] = 0x04;
 800183a:	4b27      	ldr	r3, [pc, #156]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	897b      	ldrh	r3, [r7, #10]
 8001840:	1c59      	adds	r1, r3, #1
 8001842:	8179      	strh	r1, [r7, #10]
 8001844:	4413      	add	r3, r2
 8001846:	2204      	movs	r2, #4
 8001848:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
		pDHCPMSG->OPT[k++] = DHCP_SIP[0];
 800184c:	4b22      	ldr	r3, [pc, #136]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	897b      	ldrh	r3, [r7, #10]
 8001852:	1c59      	adds	r1, r3, #1
 8001854:	8179      	strh	r1, [r7, #10]
 8001856:	4618      	mov	r0, r3
 8001858:	4b22      	ldr	r3, [pc, #136]	@ (80018e4 <send_DHCP_REQUEST+0x2e4>)
 800185a:	7819      	ldrb	r1, [r3, #0]
 800185c:	1813      	adds	r3, r2, r0
 800185e:	460a      	mov	r2, r1
 8001860:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
		pDHCPMSG->OPT[k++] = DHCP_SIP[1];
 8001864:	4b1c      	ldr	r3, [pc, #112]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	897b      	ldrh	r3, [r7, #10]
 800186a:	1c59      	adds	r1, r3, #1
 800186c:	8179      	strh	r1, [r7, #10]
 800186e:	4618      	mov	r0, r3
 8001870:	4b1c      	ldr	r3, [pc, #112]	@ (80018e4 <send_DHCP_REQUEST+0x2e4>)
 8001872:	7859      	ldrb	r1, [r3, #1]
 8001874:	1813      	adds	r3, r2, r0
 8001876:	460a      	mov	r2, r1
 8001878:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
		pDHCPMSG->OPT[k++] = DHCP_SIP[2];
 800187c:	4b16      	ldr	r3, [pc, #88]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	897b      	ldrh	r3, [r7, #10]
 8001882:	1c59      	adds	r1, r3, #1
 8001884:	8179      	strh	r1, [r7, #10]
 8001886:	4618      	mov	r0, r3
 8001888:	4b16      	ldr	r3, [pc, #88]	@ (80018e4 <send_DHCP_REQUEST+0x2e4>)
 800188a:	7899      	ldrb	r1, [r3, #2]
 800188c:	1813      	adds	r3, r2, r0
 800188e:	460a      	mov	r2, r1
 8001890:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
		pDHCPMSG->OPT[k++] = DHCP_SIP[3];
 8001894:	4b10      	ldr	r3, [pc, #64]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	897b      	ldrh	r3, [r7, #10]
 800189a:	1c59      	adds	r1, r3, #1
 800189c:	8179      	strh	r1, [r7, #10]
 800189e:	4618      	mov	r0, r3
 80018a0:	4b10      	ldr	r3, [pc, #64]	@ (80018e4 <send_DHCP_REQUEST+0x2e4>)
 80018a2:	78d9      	ldrb	r1, [r3, #3]
 80018a4:	1813      	adds	r3, r2, r0
 80018a6:	460a      	mov	r2, r1
 80018a8:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	}

	// host name
	pDHCPMSG->OPT[k++] = hostName;
 80018ac:	4b0a      	ldr	r3, [pc, #40]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	897b      	ldrh	r3, [r7, #10]
 80018b2:	1c59      	adds	r1, r3, #1
 80018b4:	8179      	strh	r1, [r7, #10]
 80018b6:	4413      	add	r3, r2
 80018b8:	220c      	movs	r2, #12
 80018ba:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = 0; // length of hostname
 80018be:	4b06      	ldr	r3, [pc, #24]	@ (80018d8 <send_DHCP_REQUEST+0x2d8>)
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	897b      	ldrh	r3, [r7, #10]
 80018c4:	1c59      	adds	r1, r3, #1
 80018c6:	8179      	strh	r1, [r7, #10]
 80018c8:	4413      	add	r3, r2
 80018ca:	2200      	movs	r2, #0
 80018cc:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	for(i = 0 ; HOST_NAME[i] != 0; i++)
 80018d0:	2300      	movs	r3, #0
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	e019      	b.n	800190a <send_DHCP_REQUEST+0x30a>
 80018d6:	bf00      	nop
 80018d8:	200009c4 	.word	0x200009c4
 80018dc:	200009c8 	.word	0x200009c8
 80018e0:	200009a8 	.word	0x200009a8
 80018e4:	2000099c 	.word	0x2000099c
   	pDHCPMSG->OPT[k++] = HOST_NAME[i];
 80018e8:	4b86      	ldr	r3, [pc, #536]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	897b      	ldrh	r3, [r7, #10]
 80018ee:	1c59      	adds	r1, r3, #1
 80018f0:	8179      	strh	r1, [r7, #10]
 80018f2:	4618      	mov	r0, r3
 80018f4:	4984      	ldr	r1, [pc, #528]	@ (8001b08 <send_DHCP_REQUEST+0x508>)
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	440b      	add	r3, r1
 80018fa:	7819      	ldrb	r1, [r3, #0]
 80018fc:	1813      	adds	r3, r2, r0
 80018fe:	460a      	mov	r2, r1
 8001900:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	for(i = 0 ; HOST_NAME[i] != 0; i++)
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	3301      	adds	r3, #1
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	4a7f      	ldr	r2, [pc, #508]	@ (8001b08 <send_DHCP_REQUEST+0x508>)
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	4413      	add	r3, r2
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1e8      	bne.n	80018e8 <send_DHCP_REQUEST+0x2e8>
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3] >> 4); 
 8001916:	4b7d      	ldr	r3, [pc, #500]	@ (8001b0c <send_DHCP_REQUEST+0x50c>)
 8001918:	78db      	ldrb	r3, [r3, #3]
 800191a:	091b      	lsrs	r3, r3, #4
 800191c:	b2da      	uxtb	r2, r3
 800191e:	4b79      	ldr	r3, [pc, #484]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001920:	681c      	ldr	r4, [r3, #0]
 8001922:	897b      	ldrh	r3, [r7, #10]
 8001924:	1c59      	adds	r1, r3, #1
 8001926:	8179      	strh	r1, [r7, #10]
 8001928:	461d      	mov	r5, r3
 800192a:	4610      	mov	r0, r2
 800192c:	f000 ff44 	bl	80027b8 <NibbleToHex>
 8001930:	4603      	mov	r3, r0
 8001932:	461a      	mov	r2, r3
 8001934:	1963      	adds	r3, r4, r5
 8001936:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3]);
 800193a:	4b74      	ldr	r3, [pc, #464]	@ (8001b0c <send_DHCP_REQUEST+0x50c>)
 800193c:	78da      	ldrb	r2, [r3, #3]
 800193e:	4b71      	ldr	r3, [pc, #452]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001940:	681c      	ldr	r4, [r3, #0]
 8001942:	897b      	ldrh	r3, [r7, #10]
 8001944:	1c59      	adds	r1, r3, #1
 8001946:	8179      	strh	r1, [r7, #10]
 8001948:	461d      	mov	r5, r3
 800194a:	4610      	mov	r0, r2
 800194c:	f000 ff34 	bl	80027b8 <NibbleToHex>
 8001950:	4603      	mov	r3, r0
 8001952:	461a      	mov	r2, r3
 8001954:	1963      	adds	r3, r4, r5
 8001956:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4] >> 4); 
 800195a:	4b6c      	ldr	r3, [pc, #432]	@ (8001b0c <send_DHCP_REQUEST+0x50c>)
 800195c:	791b      	ldrb	r3, [r3, #4]
 800195e:	091b      	lsrs	r3, r3, #4
 8001960:	b2da      	uxtb	r2, r3
 8001962:	4b68      	ldr	r3, [pc, #416]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001964:	681c      	ldr	r4, [r3, #0]
 8001966:	897b      	ldrh	r3, [r7, #10]
 8001968:	1c59      	adds	r1, r3, #1
 800196a:	8179      	strh	r1, [r7, #10]
 800196c:	461d      	mov	r5, r3
 800196e:	4610      	mov	r0, r2
 8001970:	f000 ff22 	bl	80027b8 <NibbleToHex>
 8001974:	4603      	mov	r3, r0
 8001976:	461a      	mov	r2, r3
 8001978:	1963      	adds	r3, r4, r5
 800197a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4]);
 800197e:	4b63      	ldr	r3, [pc, #396]	@ (8001b0c <send_DHCP_REQUEST+0x50c>)
 8001980:	791a      	ldrb	r2, [r3, #4]
 8001982:	4b60      	ldr	r3, [pc, #384]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001984:	681c      	ldr	r4, [r3, #0]
 8001986:	897b      	ldrh	r3, [r7, #10]
 8001988:	1c59      	adds	r1, r3, #1
 800198a:	8179      	strh	r1, [r7, #10]
 800198c:	461d      	mov	r5, r3
 800198e:	4610      	mov	r0, r2
 8001990:	f000 ff12 	bl	80027b8 <NibbleToHex>
 8001994:	4603      	mov	r3, r0
 8001996:	461a      	mov	r2, r3
 8001998:	1963      	adds	r3, r4, r5
 800199a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5] >> 4); 
 800199e:	4b5b      	ldr	r3, [pc, #364]	@ (8001b0c <send_DHCP_REQUEST+0x50c>)
 80019a0:	795b      	ldrb	r3, [r3, #5]
 80019a2:	091b      	lsrs	r3, r3, #4
 80019a4:	b2da      	uxtb	r2, r3
 80019a6:	4b57      	ldr	r3, [pc, #348]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 80019a8:	681c      	ldr	r4, [r3, #0]
 80019aa:	897b      	ldrh	r3, [r7, #10]
 80019ac:	1c59      	adds	r1, r3, #1
 80019ae:	8179      	strh	r1, [r7, #10]
 80019b0:	461d      	mov	r5, r3
 80019b2:	4610      	mov	r0, r2
 80019b4:	f000 ff00 	bl	80027b8 <NibbleToHex>
 80019b8:	4603      	mov	r3, r0
 80019ba:	461a      	mov	r2, r3
 80019bc:	1963      	adds	r3, r4, r5
 80019be:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5]);
 80019c2:	4b52      	ldr	r3, [pc, #328]	@ (8001b0c <send_DHCP_REQUEST+0x50c>)
 80019c4:	795a      	ldrb	r2, [r3, #5]
 80019c6:	4b4f      	ldr	r3, [pc, #316]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 80019c8:	681c      	ldr	r4, [r3, #0]
 80019ca:	897b      	ldrh	r3, [r7, #10]
 80019cc:	1c59      	adds	r1, r3, #1
 80019ce:	8179      	strh	r1, [r7, #10]
 80019d0:	461d      	mov	r5, r3
 80019d2:	4610      	mov	r0, r2
 80019d4:	f000 fef0 	bl	80027b8 <NibbleToHex>
 80019d8:	4603      	mov	r3, r0
 80019da:	461a      	mov	r2, r3
 80019dc:	1963      	adds	r3, r4, r5
 80019de:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k - (i+6+1)] = i+6; // length of hostname
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	b2d9      	uxtb	r1, r3
 80019e6:	4b47      	ldr	r3, [pc, #284]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	8978      	ldrh	r0, [r7, #10]
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	3307      	adds	r3, #7
 80019f0:	1ac3      	subs	r3, r0, r3
 80019f2:	3106      	adds	r1, #6
 80019f4:	b2c9      	uxtb	r1, r1
 80019f6:	4413      	add	r3, r2
 80019f8:	460a      	mov	r2, r1
 80019fa:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	
	pDHCPMSG->OPT[k++] = dhcpParamRequest;
 80019fe:	4b41      	ldr	r3, [pc, #260]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	897b      	ldrh	r3, [r7, #10]
 8001a04:	1c59      	adds	r1, r3, #1
 8001a06:	8179      	strh	r1, [r7, #10]
 8001a08:	4413      	add	r3, r2
 8001a0a:	2237      	movs	r2, #55	@ 0x37
 8001a0c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = 0x08;
 8001a10:	4b3c      	ldr	r3, [pc, #240]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	897b      	ldrh	r3, [r7, #10]
 8001a16:	1c59      	adds	r1, r3, #1
 8001a18:	8179      	strh	r1, [r7, #10]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	2208      	movs	r2, #8
 8001a1e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = subnetMask;
 8001a22:	4b38      	ldr	r3, [pc, #224]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	897b      	ldrh	r3, [r7, #10]
 8001a28:	1c59      	adds	r1, r3, #1
 8001a2a:	8179      	strh	r1, [r7, #10]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = routersOnSubnet;
 8001a34:	4b33      	ldr	r3, [pc, #204]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	897b      	ldrh	r3, [r7, #10]
 8001a3a:	1c59      	adds	r1, r3, #1
 8001a3c:	8179      	strh	r1, [r7, #10]
 8001a3e:	4413      	add	r3, r2
 8001a40:	2203      	movs	r2, #3
 8001a42:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = dns;
 8001a46:	4b2f      	ldr	r3, [pc, #188]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	897b      	ldrh	r3, [r7, #10]
 8001a4c:	1c59      	adds	r1, r3, #1
 8001a4e:	8179      	strh	r1, [r7, #10]
 8001a50:	4413      	add	r3, r2
 8001a52:	2206      	movs	r2, #6
 8001a54:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = domainName;
 8001a58:	4b2a      	ldr	r3, [pc, #168]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	897b      	ldrh	r3, [r7, #10]
 8001a5e:	1c59      	adds	r1, r3, #1
 8001a60:	8179      	strh	r1, [r7, #10]
 8001a62:	4413      	add	r3, r2
 8001a64:	220f      	movs	r2, #15
 8001a66:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = dhcpT1value;
 8001a6a:	4b26      	ldr	r3, [pc, #152]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	897b      	ldrh	r3, [r7, #10]
 8001a70:	1c59      	adds	r1, r3, #1
 8001a72:	8179      	strh	r1, [r7, #10]
 8001a74:	4413      	add	r3, r2
 8001a76:	223a      	movs	r2, #58	@ 0x3a
 8001a78:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = dhcpT2value;
 8001a7c:	4b21      	ldr	r3, [pc, #132]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	897b      	ldrh	r3, [r7, #10]
 8001a82:	1c59      	adds	r1, r3, #1
 8001a84:	8179      	strh	r1, [r7, #10]
 8001a86:	4413      	add	r3, r2
 8001a88:	223b      	movs	r2, #59	@ 0x3b
 8001a8a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = performRouterDiscovery;
 8001a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	897b      	ldrh	r3, [r7, #10]
 8001a94:	1c59      	adds	r1, r3, #1
 8001a96:	8179      	strh	r1, [r7, #10]
 8001a98:	4413      	add	r3, r2
 8001a9a:	221f      	movs	r2, #31
 8001a9c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = staticRoute;
 8001aa0:	4b18      	ldr	r3, [pc, #96]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	897b      	ldrh	r3, [r7, #10]
 8001aa6:	1c59      	adds	r1, r3, #1
 8001aa8:	8179      	strh	r1, [r7, #10]
 8001aaa:	4413      	add	r3, r2
 8001aac:	2221      	movs	r2, #33	@ 0x21
 8001aae:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = endOption;
 8001ab2:	4b14      	ldr	r3, [pc, #80]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	897b      	ldrh	r3, [r7, #10]
 8001ab8:	1c59      	adds	r1, r3, #1
 8001aba:	8179      	strh	r1, [r7, #10]
 8001abc:	4413      	add	r3, r2
 8001abe:	22ff      	movs	r2, #255	@ 0xff
 8001ac0:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

	for (i = k; i < OPT_SIZE; i++) pDHCPMSG->OPT[i] = 0;
 8001ac4:	897b      	ldrh	r3, [r7, #10]
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	e009      	b.n	8001ade <send_DHCP_REQUEST+0x4de>
 8001aca:	4b0e      	ldr	r3, [pc, #56]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	33ec      	adds	r3, #236	@ 0xec
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	701a      	strb	r2, [r3, #0]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	3301      	adds	r3, #1
 8001adc:	60fb      	str	r3, [r7, #12]
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 8001ae4:	dbf1      	blt.n	8001aca <send_DHCP_REQUEST+0x4ca>

#ifdef _DHCP_DEBUG_
	printf("> Send DHCP_REQUEST\r\n");
#endif
	
	sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
 8001ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b10 <send_DHCP_REQUEST+0x510>)
 8001ae8:	7818      	ldrb	r0, [r3, #0]
 8001aea:	4b06      	ldr	r3, [pc, #24]	@ (8001b04 <send_DHCP_REQUEST+0x504>)
 8001aec:	6819      	ldr	r1, [r3, #0]
 8001aee:	1d3b      	adds	r3, r7, #4
 8001af0:	2243      	movs	r2, #67	@ 0x43
 8001af2:	9200      	str	r2, [sp, #0]
 8001af4:	f44f 7209 	mov.w	r2, #548	@ 0x224
 8001af8:	f001 fcb4 	bl	8003464 <sendto>

}
 8001afc:	bf00      	nop
 8001afe:	3710      	adds	r7, #16
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bdb0      	pop	{r4, r5, r7, pc}
 8001b04:	200009c4 	.word	0x200009c4
 8001b08:	2000002c 	.word	0x2000002c
 8001b0c:	200009c8 	.word	0x200009c8
 8001b10:	20000998 	.word	0x20000998

08001b14 <send_DHCP_DECLINE>:

/* SEND DHCP DHCPDECLINE */
void send_DHCP_DECLINE(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af02      	add	r7, sp, #8
	int i;
	uint8_t ip[4];
	uint16_t k = 0;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	817b      	strh	r3, [r7, #10]
	
	makeDHCPMSG();
 8001b1e:	f7ff fab3 	bl	8001088 <makeDHCPMSG>

   k = 4;      // because MAGIC_COOKIE already made by makeDHCPMSG()
 8001b22:	2304      	movs	r3, #4
 8001b24:	817b      	strh	r3, [r7, #10]
   
	*((uint8_t*)(&pDHCPMSG->flags))   = ((DHCP_FLAGSUNICAST & 0xFF00)>> 8);
 8001b26:	4b9f      	ldr	r3, [pc, #636]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	330a      	adds	r3, #10
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	701a      	strb	r2, [r3, #0]
	*((uint8_t*)(&pDHCPMSG->flags)+1) = (DHCP_FLAGSUNICAST & 0x00FF);
 8001b30:	4b9c      	ldr	r3, [pc, #624]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	330a      	adds	r3, #10
 8001b36:	3301      	adds	r3, #1
 8001b38:	2200      	movs	r2, #0
 8001b3a:	701a      	strb	r2, [r3, #0]

	// Option Request Param.
	pDHCPMSG->OPT[k++] = dhcpMessageType;
 8001b3c:	4b99      	ldr	r3, [pc, #612]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	897b      	ldrh	r3, [r7, #10]
 8001b42:	1c59      	adds	r1, r3, #1
 8001b44:	8179      	strh	r1, [r7, #10]
 8001b46:	4413      	add	r3, r2
 8001b48:	2235      	movs	r2, #53	@ 0x35
 8001b4a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 8001b4e:	4b95      	ldr	r3, [pc, #596]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	897b      	ldrh	r3, [r7, #10]
 8001b54:	1c59      	adds	r1, r3, #1
 8001b56:	8179      	strh	r1, [r7, #10]
 8001b58:	4413      	add	r3, r2
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_DECLINE;
 8001b60:	4b90      	ldr	r3, [pc, #576]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	897b      	ldrh	r3, [r7, #10]
 8001b66:	1c59      	adds	r1, r3, #1
 8001b68:	8179      	strh	r1, [r7, #10]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	2204      	movs	r2, #4
 8001b6e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

	pDHCPMSG->OPT[k++] = dhcpClientIdentifier;
 8001b72:	4b8c      	ldr	r3, [pc, #560]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	897b      	ldrh	r3, [r7, #10]
 8001b78:	1c59      	adds	r1, r3, #1
 8001b7a:	8179      	strh	r1, [r7, #10]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	223d      	movs	r2, #61	@ 0x3d
 8001b80:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = 0x07;
 8001b84:	4b87      	ldr	r3, [pc, #540]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	897b      	ldrh	r3, [r7, #10]
 8001b8a:	1c59      	adds	r1, r3, #1
 8001b8c:	8179      	strh	r1, [r7, #10]
 8001b8e:	4413      	add	r3, r2
 8001b90:	2207      	movs	r2, #7
 8001b92:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 8001b96:	4b83      	ldr	r3, [pc, #524]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	897b      	ldrh	r3, [r7, #10]
 8001b9c:	1c59      	adds	r1, r3, #1
 8001b9e:	8179      	strh	r1, [r7, #10]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 8001ba8:	4b7e      	ldr	r3, [pc, #504]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	897b      	ldrh	r3, [r7, #10]
 8001bae:	1c59      	adds	r1, r3, #1
 8001bb0:	8179      	strh	r1, [r7, #10]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	4b7c      	ldr	r3, [pc, #496]	@ (8001da8 <send_DHCP_DECLINE+0x294>)
 8001bb6:	7819      	ldrb	r1, [r3, #0]
 8001bb8:	1813      	adds	r3, r2, r0
 8001bba:	460a      	mov	r2, r1
 8001bbc:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 8001bc0:	4b78      	ldr	r3, [pc, #480]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	897b      	ldrh	r3, [r7, #10]
 8001bc6:	1c59      	adds	r1, r3, #1
 8001bc8:	8179      	strh	r1, [r7, #10]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	4b76      	ldr	r3, [pc, #472]	@ (8001da8 <send_DHCP_DECLINE+0x294>)
 8001bce:	7859      	ldrb	r1, [r3, #1]
 8001bd0:	1813      	adds	r3, r2, r0
 8001bd2:	460a      	mov	r2, r1
 8001bd4:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 8001bd8:	4b72      	ldr	r3, [pc, #456]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	897b      	ldrh	r3, [r7, #10]
 8001bde:	1c59      	adds	r1, r3, #1
 8001be0:	8179      	strh	r1, [r7, #10]
 8001be2:	4618      	mov	r0, r3
 8001be4:	4b70      	ldr	r3, [pc, #448]	@ (8001da8 <send_DHCP_DECLINE+0x294>)
 8001be6:	7899      	ldrb	r1, [r3, #2]
 8001be8:	1813      	adds	r3, r2, r0
 8001bea:	460a      	mov	r2, r1
 8001bec:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 8001bf0:	4b6c      	ldr	r3, [pc, #432]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	897b      	ldrh	r3, [r7, #10]
 8001bf6:	1c59      	adds	r1, r3, #1
 8001bf8:	8179      	strh	r1, [r7, #10]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	4b6a      	ldr	r3, [pc, #424]	@ (8001da8 <send_DHCP_DECLINE+0x294>)
 8001bfe:	78d9      	ldrb	r1, [r3, #3]
 8001c00:	1813      	adds	r3, r2, r0
 8001c02:	460a      	mov	r2, r1
 8001c04:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 8001c08:	4b66      	ldr	r3, [pc, #408]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	897b      	ldrh	r3, [r7, #10]
 8001c0e:	1c59      	adds	r1, r3, #1
 8001c10:	8179      	strh	r1, [r7, #10]
 8001c12:	4618      	mov	r0, r3
 8001c14:	4b64      	ldr	r3, [pc, #400]	@ (8001da8 <send_DHCP_DECLINE+0x294>)
 8001c16:	7919      	ldrb	r1, [r3, #4]
 8001c18:	1813      	adds	r3, r2, r0
 8001c1a:	460a      	mov	r2, r1
 8001c1c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 8001c20:	4b60      	ldr	r3, [pc, #384]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	897b      	ldrh	r3, [r7, #10]
 8001c26:	1c59      	adds	r1, r3, #1
 8001c28:	8179      	strh	r1, [r7, #10]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	4b5e      	ldr	r3, [pc, #376]	@ (8001da8 <send_DHCP_DECLINE+0x294>)
 8001c2e:	7959      	ldrb	r1, [r3, #5]
 8001c30:	1813      	adds	r3, r2, r0
 8001c32:	460a      	mov	r2, r1
 8001c34:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

	pDHCPMSG->OPT[k++] = dhcpRequestedIPaddr;
 8001c38:	4b5a      	ldr	r3, [pc, #360]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	897b      	ldrh	r3, [r7, #10]
 8001c3e:	1c59      	adds	r1, r3, #1
 8001c40:	8179      	strh	r1, [r7, #10]
 8001c42:	4413      	add	r3, r2
 8001c44:	2232      	movs	r2, #50	@ 0x32
 8001c46:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = 0x04;
 8001c4a:	4b56      	ldr	r3, [pc, #344]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	897b      	ldrh	r3, [r7, #10]
 8001c50:	1c59      	adds	r1, r3, #1
 8001c52:	8179      	strh	r1, [r7, #10]
 8001c54:	4413      	add	r3, r2
 8001c56:	2204      	movs	r2, #4
 8001c58:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_allocated_ip[0];
 8001c5c:	4b51      	ldr	r3, [pc, #324]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	897b      	ldrh	r3, [r7, #10]
 8001c62:	1c59      	adds	r1, r3, #1
 8001c64:	8179      	strh	r1, [r7, #10]
 8001c66:	4618      	mov	r0, r3
 8001c68:	4b50      	ldr	r3, [pc, #320]	@ (8001dac <send_DHCP_DECLINE+0x298>)
 8001c6a:	7819      	ldrb	r1, [r3, #0]
 8001c6c:	1813      	adds	r3, r2, r0
 8001c6e:	460a      	mov	r2, r1
 8001c70:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_allocated_ip[1];
 8001c74:	4b4b      	ldr	r3, [pc, #300]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	897b      	ldrh	r3, [r7, #10]
 8001c7a:	1c59      	adds	r1, r3, #1
 8001c7c:	8179      	strh	r1, [r7, #10]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	4b4a      	ldr	r3, [pc, #296]	@ (8001dac <send_DHCP_DECLINE+0x298>)
 8001c82:	7859      	ldrb	r1, [r3, #1]
 8001c84:	1813      	adds	r3, r2, r0
 8001c86:	460a      	mov	r2, r1
 8001c88:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_allocated_ip[2];
 8001c8c:	4b45      	ldr	r3, [pc, #276]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	897b      	ldrh	r3, [r7, #10]
 8001c92:	1c59      	adds	r1, r3, #1
 8001c94:	8179      	strh	r1, [r7, #10]
 8001c96:	4618      	mov	r0, r3
 8001c98:	4b44      	ldr	r3, [pc, #272]	@ (8001dac <send_DHCP_DECLINE+0x298>)
 8001c9a:	7899      	ldrb	r1, [r3, #2]
 8001c9c:	1813      	adds	r3, r2, r0
 8001c9e:	460a      	mov	r2, r1
 8001ca0:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_allocated_ip[3];
 8001ca4:	4b3f      	ldr	r3, [pc, #252]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	897b      	ldrh	r3, [r7, #10]
 8001caa:	1c59      	adds	r1, r3, #1
 8001cac:	8179      	strh	r1, [r7, #10]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	4b3e      	ldr	r3, [pc, #248]	@ (8001dac <send_DHCP_DECLINE+0x298>)
 8001cb2:	78d9      	ldrb	r1, [r3, #3]
 8001cb4:	1813      	adds	r3, r2, r0
 8001cb6:	460a      	mov	r2, r1
 8001cb8:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

	pDHCPMSG->OPT[k++] = dhcpServerIdentifier;
 8001cbc:	4b39      	ldr	r3, [pc, #228]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	897b      	ldrh	r3, [r7, #10]
 8001cc2:	1c59      	adds	r1, r3, #1
 8001cc4:	8179      	strh	r1, [r7, #10]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	2236      	movs	r2, #54	@ 0x36
 8001cca:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = 0x04;
 8001cce:	4b35      	ldr	r3, [pc, #212]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	897b      	ldrh	r3, [r7, #10]
 8001cd4:	1c59      	adds	r1, r3, #1
 8001cd6:	8179      	strh	r1, [r7, #10]
 8001cd8:	4413      	add	r3, r2
 8001cda:	2204      	movs	r2, #4
 8001cdc:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_SIP[0];
 8001ce0:	4b30      	ldr	r3, [pc, #192]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	897b      	ldrh	r3, [r7, #10]
 8001ce6:	1c59      	adds	r1, r3, #1
 8001ce8:	8179      	strh	r1, [r7, #10]
 8001cea:	4618      	mov	r0, r3
 8001cec:	4b30      	ldr	r3, [pc, #192]	@ (8001db0 <send_DHCP_DECLINE+0x29c>)
 8001cee:	7819      	ldrb	r1, [r3, #0]
 8001cf0:	1813      	adds	r3, r2, r0
 8001cf2:	460a      	mov	r2, r1
 8001cf4:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_SIP[1];
 8001cf8:	4b2a      	ldr	r3, [pc, #168]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	897b      	ldrh	r3, [r7, #10]
 8001cfe:	1c59      	adds	r1, r3, #1
 8001d00:	8179      	strh	r1, [r7, #10]
 8001d02:	4618      	mov	r0, r3
 8001d04:	4b2a      	ldr	r3, [pc, #168]	@ (8001db0 <send_DHCP_DECLINE+0x29c>)
 8001d06:	7859      	ldrb	r1, [r3, #1]
 8001d08:	1813      	adds	r3, r2, r0
 8001d0a:	460a      	mov	r2, r1
 8001d0c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_SIP[2];
 8001d10:	4b24      	ldr	r3, [pc, #144]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	897b      	ldrh	r3, [r7, #10]
 8001d16:	1c59      	adds	r1, r3, #1
 8001d18:	8179      	strh	r1, [r7, #10]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	4b24      	ldr	r3, [pc, #144]	@ (8001db0 <send_DHCP_DECLINE+0x29c>)
 8001d1e:	7899      	ldrb	r1, [r3, #2]
 8001d20:	1813      	adds	r3, r2, r0
 8001d22:	460a      	mov	r2, r1
 8001d24:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
	pDHCPMSG->OPT[k++] = DHCP_SIP[3];
 8001d28:	4b1e      	ldr	r3, [pc, #120]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	897b      	ldrh	r3, [r7, #10]
 8001d2e:	1c59      	adds	r1, r3, #1
 8001d30:	8179      	strh	r1, [r7, #10]
 8001d32:	4618      	mov	r0, r3
 8001d34:	4b1e      	ldr	r3, [pc, #120]	@ (8001db0 <send_DHCP_DECLINE+0x29c>)
 8001d36:	78d9      	ldrb	r1, [r3, #3]
 8001d38:	1813      	adds	r3, r2, r0
 8001d3a:	460a      	mov	r2, r1
 8001d3c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

	pDHCPMSG->OPT[k++] = endOption;
 8001d40:	4b18      	ldr	r3, [pc, #96]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	897b      	ldrh	r3, [r7, #10]
 8001d46:	1c59      	adds	r1, r3, #1
 8001d48:	8179      	strh	r1, [r7, #10]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	22ff      	movs	r2, #255	@ 0xff
 8001d4e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

	for (i = k; i < OPT_SIZE; i++) pDHCPMSG->OPT[i] = 0;
 8001d52:	897b      	ldrh	r3, [r7, #10]
 8001d54:	60fb      	str	r3, [r7, #12]
 8001d56:	e009      	b.n	8001d6c <send_DHCP_DECLINE+0x258>
 8001d58:	4b12      	ldr	r3, [pc, #72]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4413      	add	r3, r2
 8001d60:	33ec      	adds	r3, #236	@ 0xec
 8001d62:	2200      	movs	r2, #0
 8001d64:	701a      	strb	r2, [r3, #0]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 8001d72:	dbf1      	blt.n	8001d58 <send_DHCP_DECLINE+0x244>

	//send broadcasting packet
	ip[0] = 0xFF;
 8001d74:	23ff      	movs	r3, #255	@ 0xff
 8001d76:	713b      	strb	r3, [r7, #4]
	ip[1] = 0xFF;
 8001d78:	23ff      	movs	r3, #255	@ 0xff
 8001d7a:	717b      	strb	r3, [r7, #5]
	ip[2] = 0xFF;
 8001d7c:	23ff      	movs	r3, #255	@ 0xff
 8001d7e:	71bb      	strb	r3, [r7, #6]
	ip[3] = 0xFF;
 8001d80:	23ff      	movs	r3, #255	@ 0xff
 8001d82:	71fb      	strb	r3, [r7, #7]

#ifdef _DHCP_DEBUG_
	printf("\r\n> Send DHCP_DECLINE\r\n");
#endif

	sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
 8001d84:	4b0b      	ldr	r3, [pc, #44]	@ (8001db4 <send_DHCP_DECLINE+0x2a0>)
 8001d86:	7818      	ldrb	r0, [r3, #0]
 8001d88:	4b06      	ldr	r3, [pc, #24]	@ (8001da4 <send_DHCP_DECLINE+0x290>)
 8001d8a:	6819      	ldr	r1, [r3, #0]
 8001d8c:	1d3b      	adds	r3, r7, #4
 8001d8e:	2243      	movs	r2, #67	@ 0x43
 8001d90:	9200      	str	r2, [sp, #0]
 8001d92:	f44f 7209 	mov.w	r2, #548	@ 0x224
 8001d96:	f001 fb65 	bl	8003464 <sendto>
}
 8001d9a:	bf00      	nop
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	200009c4 	.word	0x200009c4
 8001da8:	200009c8 	.word	0x200009c8
 8001dac:	200009a8 	.word	0x200009a8
 8001db0:	2000099c 	.word	0x2000099c
 8001db4:	20000998 	.word	0x20000998

08001db8 <parseDHCPMSG>:

/* PARSE REPLY pDHCPMSG */
int8_t parseDHCPMSG(void)
{
 8001db8:	b590      	push	{r4, r7, lr}
 8001dba:	b089      	sub	sp, #36	@ 0x24
 8001dbc:	af02      	add	r7, sp, #8
	uint16_t  svr_port;
	uint16_t len;

	uint8_t * p;
	uint8_t * e;
	uint8_t type = 0;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	74fb      	strb	r3, [r7, #19]
	uint8_t opt_len;
   
   if((len = getSn_RX_RSR(DHCP_SOCKET)) > 0)
 8001dc2:	4ba1      	ldr	r3, [pc, #644]	@ (8002048 <parseDHCPMSG+0x290>)
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f000 feb3 	bl	8002b32 <getSn_RX_RSR>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	823b      	strh	r3, [r7, #16]
 8001dd0:	8a3b      	ldrh	r3, [r7, #16]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d011      	beq.n	8001dfa <parseDHCPMSG+0x42>
   {
   	len = recvfrom(DHCP_SOCKET, (uint8_t *)pDHCPMSG, len, svr_addr, &svr_port);
 8001dd6:	4b9c      	ldr	r3, [pc, #624]	@ (8002048 <parseDHCPMSG+0x290>)
 8001dd8:	7818      	ldrb	r0, [r3, #0]
 8001dda:	4b9c      	ldr	r3, [pc, #624]	@ (800204c <parseDHCPMSG+0x294>)
 8001ddc:	6819      	ldr	r1, [r3, #0]
 8001dde:	1d3c      	adds	r4, r7, #4
 8001de0:	8a3a      	ldrh	r2, [r7, #16]
 8001de2:	1cbb      	adds	r3, r7, #2
 8001de4:	9300      	str	r3, [sp, #0]
 8001de6:	4623      	mov	r3, r4
 8001de8:	f001 fc70 	bl	80036cc <recvfrom>
 8001dec:	4603      	mov	r3, r0
 8001dee:	823b      	strh	r3, [r7, #16]
   #ifdef _DHCP_DEBUG_   
      printf("DHCP message : %d.%d.%d.%d(%d) %d received. \r\n",svr_addr[0],svr_addr[1],svr_addr[2], svr_addr[3],svr_port, len);
   #endif   
   }
   else return 0;
	if (svr_port == DHCP_SERVER_PORT) {
 8001df0:	887b      	ldrh	r3, [r7, #2]
 8001df2:	2b43      	cmp	r3, #67	@ 0x43
 8001df4:	f040 81ed 	bne.w	80021d2 <parseDHCPMSG+0x41a>
 8001df8:	e001      	b.n	8001dfe <parseDHCPMSG+0x46>
   else return 0;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	e1eb      	b.n	80021d6 <parseDHCPMSG+0x41e>
      // compare mac address
		if ( (pDHCPMSG->chaddr[0] != DHCP_CHADDR[0]) || (pDHCPMSG->chaddr[1] != DHCP_CHADDR[1]) ||
 8001dfe:	4b93      	ldr	r3, [pc, #588]	@ (800204c <parseDHCPMSG+0x294>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	7f1a      	ldrb	r2, [r3, #28]
 8001e04:	4b92      	ldr	r3, [pc, #584]	@ (8002050 <parseDHCPMSG+0x298>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d124      	bne.n	8001e56 <parseDHCPMSG+0x9e>
 8001e0c:	4b8f      	ldr	r3, [pc, #572]	@ (800204c <parseDHCPMSG+0x294>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	7f5a      	ldrb	r2, [r3, #29]
 8001e12:	4b8f      	ldr	r3, [pc, #572]	@ (8002050 <parseDHCPMSG+0x298>)
 8001e14:	785b      	ldrb	r3, [r3, #1]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d11d      	bne.n	8001e56 <parseDHCPMSG+0x9e>
		     (pDHCPMSG->chaddr[2] != DHCP_CHADDR[2]) || (pDHCPMSG->chaddr[3] != DHCP_CHADDR[3]) ||
 8001e1a:	4b8c      	ldr	r3, [pc, #560]	@ (800204c <parseDHCPMSG+0x294>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	7f9a      	ldrb	r2, [r3, #30]
 8001e20:	4b8b      	ldr	r3, [pc, #556]	@ (8002050 <parseDHCPMSG+0x298>)
 8001e22:	789b      	ldrb	r3, [r3, #2]
		if ( (pDHCPMSG->chaddr[0] != DHCP_CHADDR[0]) || (pDHCPMSG->chaddr[1] != DHCP_CHADDR[1]) ||
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d116      	bne.n	8001e56 <parseDHCPMSG+0x9e>
		     (pDHCPMSG->chaddr[2] != DHCP_CHADDR[2]) || (pDHCPMSG->chaddr[3] != DHCP_CHADDR[3]) ||
 8001e28:	4b88      	ldr	r3, [pc, #544]	@ (800204c <parseDHCPMSG+0x294>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	7fda      	ldrb	r2, [r3, #31]
 8001e2e:	4b88      	ldr	r3, [pc, #544]	@ (8002050 <parseDHCPMSG+0x298>)
 8001e30:	78db      	ldrb	r3, [r3, #3]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d10f      	bne.n	8001e56 <parseDHCPMSG+0x9e>
		     (pDHCPMSG->chaddr[4] != DHCP_CHADDR[4]) || (pDHCPMSG->chaddr[5] != DHCP_CHADDR[5])   )
 8001e36:	4b85      	ldr	r3, [pc, #532]	@ (800204c <parseDHCPMSG+0x294>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f893 2020 	ldrb.w	r2, [r3, #32]
 8001e3e:	4b84      	ldr	r3, [pc, #528]	@ (8002050 <parseDHCPMSG+0x298>)
 8001e40:	791b      	ldrb	r3, [r3, #4]
		     (pDHCPMSG->chaddr[2] != DHCP_CHADDR[2]) || (pDHCPMSG->chaddr[3] != DHCP_CHADDR[3]) ||
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d107      	bne.n	8001e56 <parseDHCPMSG+0x9e>
		     (pDHCPMSG->chaddr[4] != DHCP_CHADDR[4]) || (pDHCPMSG->chaddr[5] != DHCP_CHADDR[5])   )
 8001e46:	4b81      	ldr	r3, [pc, #516]	@ (800204c <parseDHCPMSG+0x294>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8001e4e:	4b80      	ldr	r3, [pc, #512]	@ (8002050 <parseDHCPMSG+0x298>)
 8001e50:	795b      	ldrb	r3, [r3, #5]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d001      	beq.n	8001e5a <parseDHCPMSG+0xa2>
		{
#ifdef _DHCP_DEBUG_
            printf("No My DHCP Message. This message is ignored.\r\n");
#endif
         return 0;
 8001e56:	2300      	movs	r3, #0
 8001e58:	e1bd      	b.n	80021d6 <parseDHCPMSG+0x41e>
		}
        //compare DHCP server ip address
        if((DHCP_SIP[0]!=0) || (DHCP_SIP[1]!=0) || (DHCP_SIP[2]!=0) || (DHCP_SIP[3]!=0)){
 8001e5a:	4b7e      	ldr	r3, [pc, #504]	@ (8002054 <parseDHCPMSG+0x29c>)
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10b      	bne.n	8001e7a <parseDHCPMSG+0xc2>
 8001e62:	4b7c      	ldr	r3, [pc, #496]	@ (8002054 <parseDHCPMSG+0x29c>)
 8001e64:	785b      	ldrb	r3, [r3, #1]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d107      	bne.n	8001e7a <parseDHCPMSG+0xc2>
 8001e6a:	4b7a      	ldr	r3, [pc, #488]	@ (8002054 <parseDHCPMSG+0x29c>)
 8001e6c:	789b      	ldrb	r3, [r3, #2]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d103      	bne.n	8001e7a <parseDHCPMSG+0xc2>
 8001e72:	4b78      	ldr	r3, [pc, #480]	@ (8002054 <parseDHCPMSG+0x29c>)
 8001e74:	78db      	ldrb	r3, [r3, #3]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d029      	beq.n	8001ece <parseDHCPMSG+0x116>
            if( ((svr_addr[0]!=DHCP_SIP[0])|| (svr_addr[1]!=DHCP_SIP[1])|| (svr_addr[2]!=DHCP_SIP[2])|| (svr_addr[3]!=DHCP_SIP[3])) &&
 8001e7a:	793a      	ldrb	r2, [r7, #4]
 8001e7c:	4b75      	ldr	r3, [pc, #468]	@ (8002054 <parseDHCPMSG+0x29c>)
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d10e      	bne.n	8001ea2 <parseDHCPMSG+0xea>
 8001e84:	797a      	ldrb	r2, [r7, #5]
 8001e86:	4b73      	ldr	r3, [pc, #460]	@ (8002054 <parseDHCPMSG+0x29c>)
 8001e88:	785b      	ldrb	r3, [r3, #1]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d109      	bne.n	8001ea2 <parseDHCPMSG+0xea>
 8001e8e:	79ba      	ldrb	r2, [r7, #6]
 8001e90:	4b70      	ldr	r3, [pc, #448]	@ (8002054 <parseDHCPMSG+0x29c>)
 8001e92:	789b      	ldrb	r3, [r3, #2]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d104      	bne.n	8001ea2 <parseDHCPMSG+0xea>
 8001e98:	79fa      	ldrb	r2, [r7, #7]
 8001e9a:	4b6e      	ldr	r3, [pc, #440]	@ (8002054 <parseDHCPMSG+0x29c>)
 8001e9c:	78db      	ldrb	r3, [r3, #3]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d015      	beq.n	8001ece <parseDHCPMSG+0x116>
                ((svr_addr[0]!=DHCP_REAL_SIP[0])|| (svr_addr[1]!=DHCP_REAL_SIP[1])|| (svr_addr[2]!=DHCP_REAL_SIP[2])|| (svr_addr[3]!=DHCP_REAL_SIP[3]))  )
 8001ea2:	793a      	ldrb	r2, [r7, #4]
 8001ea4:	4b6c      	ldr	r3, [pc, #432]	@ (8002058 <parseDHCPMSG+0x2a0>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
            if( ((svr_addr[0]!=DHCP_SIP[0])|| (svr_addr[1]!=DHCP_SIP[1])|| (svr_addr[2]!=DHCP_SIP[2])|| (svr_addr[3]!=DHCP_SIP[3])) &&
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d10e      	bne.n	8001eca <parseDHCPMSG+0x112>
                ((svr_addr[0]!=DHCP_REAL_SIP[0])|| (svr_addr[1]!=DHCP_REAL_SIP[1])|| (svr_addr[2]!=DHCP_REAL_SIP[2])|| (svr_addr[3]!=DHCP_REAL_SIP[3]))  )
 8001eac:	797a      	ldrb	r2, [r7, #5]
 8001eae:	4b6a      	ldr	r3, [pc, #424]	@ (8002058 <parseDHCPMSG+0x2a0>)
 8001eb0:	785b      	ldrb	r3, [r3, #1]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d109      	bne.n	8001eca <parseDHCPMSG+0x112>
 8001eb6:	79ba      	ldrb	r2, [r7, #6]
 8001eb8:	4b67      	ldr	r3, [pc, #412]	@ (8002058 <parseDHCPMSG+0x2a0>)
 8001eba:	789b      	ldrb	r3, [r3, #2]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d104      	bne.n	8001eca <parseDHCPMSG+0x112>
 8001ec0:	79fa      	ldrb	r2, [r7, #7]
 8001ec2:	4b65      	ldr	r3, [pc, #404]	@ (8002058 <parseDHCPMSG+0x2a0>)
 8001ec4:	78db      	ldrb	r3, [r3, #3]
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d001      	beq.n	8001ece <parseDHCPMSG+0x116>
            {
#ifdef _DHCP_DEBUG_
                printf("Another DHCP sever send a response message. This is ignored.\r\n");
#endif
                return 0;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	e183      	b.n	80021d6 <parseDHCPMSG+0x41e>
            }
        }
		p = (uint8_t *)(&pDHCPMSG->op);
 8001ece:	4b5f      	ldr	r3, [pc, #380]	@ (800204c <parseDHCPMSG+0x294>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	617b      	str	r3, [r7, #20]
		p = p + 240;      // 240 = sizeof(RIP_MSG) + MAGIC_COOKIE size in RIP_MSG.opt - sizeof(RIP_MSG.opt)
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	33f0      	adds	r3, #240	@ 0xf0
 8001ed8:	617b      	str	r3, [r7, #20]
		e = p + (len - 240);
 8001eda:	8a3b      	ldrh	r3, [r7, #16]
 8001edc:	3bf0      	subs	r3, #240	@ 0xf0
 8001ede:	697a      	ldr	r2, [r7, #20]
 8001ee0:	4413      	add	r3, r2
 8001ee2:	60fb      	str	r3, [r7, #12]

		while ( p < e ) {
 8001ee4:	e170      	b.n	80021c8 <parseDHCPMSG+0x410>

			switch ( *p ) {
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	2b36      	cmp	r3, #54	@ 0x36
 8001eec:	dc76      	bgt.n	8001fdc <parseDHCPMSG+0x224>
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	f2c0 815d 	blt.w	80021ae <parseDHCPMSG+0x3f6>
 8001ef4:	2b36      	cmp	r3, #54	@ 0x36
 8001ef6:	f200 815a 	bhi.w	80021ae <parseDHCPMSG+0x3f6>
 8001efa:	a201      	add	r2, pc, #4	@ (adr r2, 8001f00 <parseDHCPMSG+0x148>)
 8001efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f00:	08001fe9 	.word	0x08001fe9
 8001f04:	08002009 	.word	0x08002009
 8001f08:	080021af 	.word	0x080021af
 8001f0c:	08002061 	.word	0x08002061
 8001f10:	080021af 	.word	0x080021af
 8001f14:	080021af 	.word	0x080021af
 8001f18:	080020ad 	.word	0x080020ad
 8001f1c:	080021af 	.word	0x080021af
 8001f20:	080021af 	.word	0x080021af
 8001f24:	080021af 	.word	0x080021af
 8001f28:	080021af 	.word	0x080021af
 8001f2c:	080021af 	.word	0x080021af
 8001f30:	080021af 	.word	0x080021af
 8001f34:	080021af 	.word	0x080021af
 8001f38:	080021af 	.word	0x080021af
 8001f3c:	080021af 	.word	0x080021af
 8001f40:	080021af 	.word	0x080021af
 8001f44:	080021af 	.word	0x080021af
 8001f48:	080021af 	.word	0x080021af
 8001f4c:	080021af 	.word	0x080021af
 8001f50:	080021af 	.word	0x080021af
 8001f54:	080021af 	.word	0x080021af
 8001f58:	080021af 	.word	0x080021af
 8001f5c:	080021af 	.word	0x080021af
 8001f60:	080021af 	.word	0x080021af
 8001f64:	080021af 	.word	0x080021af
 8001f68:	080021af 	.word	0x080021af
 8001f6c:	080021af 	.word	0x080021af
 8001f70:	080021af 	.word	0x080021af
 8001f74:	080021af 	.word	0x080021af
 8001f78:	080021af 	.word	0x080021af
 8001f7c:	080021af 	.word	0x080021af
 8001f80:	080021af 	.word	0x080021af
 8001f84:	080021af 	.word	0x080021af
 8001f88:	080021af 	.word	0x080021af
 8001f8c:	080021af 	.word	0x080021af
 8001f90:	080021af 	.word	0x080021af
 8001f94:	080021af 	.word	0x080021af
 8001f98:	080021af 	.word	0x080021af
 8001f9c:	080021af 	.word	0x080021af
 8001fa0:	080021af 	.word	0x080021af
 8001fa4:	080021af 	.word	0x080021af
 8001fa8:	080021af 	.word	0x080021af
 8001fac:	080021af 	.word	0x080021af
 8001fb0:	080021af 	.word	0x080021af
 8001fb4:	080021af 	.word	0x080021af
 8001fb8:	080021af 	.word	0x080021af
 8001fbc:	080021af 	.word	0x080021af
 8001fc0:	080021af 	.word	0x080021af
 8001fc4:	080021af 	.word	0x080021af
 8001fc8:	080021af 	.word	0x080021af
 8001fcc:	080020f9 	.word	0x080020f9
 8001fd0:	080021af 	.word	0x080021af
 8001fd4:	08001ff1 	.word	0x08001ff1
 8001fd8:	08002155 	.word	0x08002155
 8001fdc:	2bff      	cmp	r3, #255	@ 0xff
 8001fde:	f040 80e6 	bne.w	80021ae <parseDHCPMSG+0x3f6>

   			case endOption :
   			   p = e;   // for break while(p < e)
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	617b      	str	r3, [r7, #20]
   				break;
 8001fe6:	e0ef      	b.n	80021c8 <parseDHCPMSG+0x410>
            case padOption :
   				p++;
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	3301      	adds	r3, #1
 8001fec:	617b      	str	r3, [r7, #20]
   				break;
 8001fee:	e0eb      	b.n	80021c8 <parseDHCPMSG+0x410>
   			case dhcpMessageType :
   				p++;
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	617b      	str	r3, [r7, #20]
   				p++;
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	617b      	str	r3, [r7, #20]
   				type = *p++;
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	1c5a      	adds	r2, r3, #1
 8002000:	617a      	str	r2, [r7, #20]
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	74fb      	strb	r3, [r7, #19]
   				break;
 8002006:	e0df      	b.n	80021c8 <parseDHCPMSG+0x410>
   			case subnetMask :
   				p++;
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	3301      	adds	r3, #1
 800200c:	617b      	str	r3, [r7, #20]
   				p++;
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	3301      	adds	r3, #1
 8002012:	617b      	str	r3, [r7, #20]
   				DHCP_allocated_sn[0] = *p++;
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	1c5a      	adds	r2, r3, #1
 8002018:	617a      	str	r2, [r7, #20]
 800201a:	781a      	ldrb	r2, [r3, #0]
 800201c:	4b0f      	ldr	r3, [pc, #60]	@ (800205c <parseDHCPMSG+0x2a4>)
 800201e:	701a      	strb	r2, [r3, #0]
   				DHCP_allocated_sn[1] = *p++;
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	1c5a      	adds	r2, r3, #1
 8002024:	617a      	str	r2, [r7, #20]
 8002026:	781a      	ldrb	r2, [r3, #0]
 8002028:	4b0c      	ldr	r3, [pc, #48]	@ (800205c <parseDHCPMSG+0x2a4>)
 800202a:	705a      	strb	r2, [r3, #1]
   				DHCP_allocated_sn[2] = *p++;
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	1c5a      	adds	r2, r3, #1
 8002030:	617a      	str	r2, [r7, #20]
 8002032:	781a      	ldrb	r2, [r3, #0]
 8002034:	4b09      	ldr	r3, [pc, #36]	@ (800205c <parseDHCPMSG+0x2a4>)
 8002036:	709a      	strb	r2, [r3, #2]
   				DHCP_allocated_sn[3] = *p++;
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	1c5a      	adds	r2, r3, #1
 800203c:	617a      	str	r2, [r7, #20]
 800203e:	781a      	ldrb	r2, [r3, #0]
 8002040:	4b06      	ldr	r3, [pc, #24]	@ (800205c <parseDHCPMSG+0x2a4>)
 8002042:	70da      	strb	r2, [r3, #3]
   				break;
 8002044:	e0c0      	b.n	80021c8 <parseDHCPMSG+0x410>
 8002046:	bf00      	nop
 8002048:	20000998 	.word	0x20000998
 800204c:	200009c4 	.word	0x200009c4
 8002050:	200009c8 	.word	0x200009c8
 8002054:	2000099c 	.word	0x2000099c
 8002058:	200009a0 	.word	0x200009a0
 800205c:	200009b0 	.word	0x200009b0
   			case routersOnSubnet :
   				p++;
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	3301      	adds	r3, #1
 8002064:	617b      	str	r3, [r7, #20]
   				opt_len = *p++;       
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	1c5a      	adds	r2, r3, #1
 800206a:	617a      	str	r2, [r7, #20]
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	72fb      	strb	r3, [r7, #11]
   				DHCP_allocated_gw[0] = *p++;
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	1c5a      	adds	r2, r3, #1
 8002074:	617a      	str	r2, [r7, #20]
 8002076:	781a      	ldrb	r2, [r3, #0]
 8002078:	4b59      	ldr	r3, [pc, #356]	@ (80021e0 <parseDHCPMSG+0x428>)
 800207a:	701a      	strb	r2, [r3, #0]
   				DHCP_allocated_gw[1] = *p++;
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	1c5a      	adds	r2, r3, #1
 8002080:	617a      	str	r2, [r7, #20]
 8002082:	781a      	ldrb	r2, [r3, #0]
 8002084:	4b56      	ldr	r3, [pc, #344]	@ (80021e0 <parseDHCPMSG+0x428>)
 8002086:	705a      	strb	r2, [r3, #1]
   				DHCP_allocated_gw[2] = *p++;
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	1c5a      	adds	r2, r3, #1
 800208c:	617a      	str	r2, [r7, #20]
 800208e:	781a      	ldrb	r2, [r3, #0]
 8002090:	4b53      	ldr	r3, [pc, #332]	@ (80021e0 <parseDHCPMSG+0x428>)
 8002092:	709a      	strb	r2, [r3, #2]
   				DHCP_allocated_gw[3] = *p++;
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	1c5a      	adds	r2, r3, #1
 8002098:	617a      	str	r2, [r7, #20]
 800209a:	781a      	ldrb	r2, [r3, #0]
 800209c:	4b50      	ldr	r3, [pc, #320]	@ (80021e0 <parseDHCPMSG+0x428>)
 800209e:	70da      	strb	r2, [r3, #3]
   				p = p + (opt_len - 4);
 80020a0:	7afb      	ldrb	r3, [r7, #11]
 80020a2:	3b04      	subs	r3, #4
 80020a4:	697a      	ldr	r2, [r7, #20]
 80020a6:	4413      	add	r3, r2
 80020a8:	617b      	str	r3, [r7, #20]
   				break;
 80020aa:	e08d      	b.n	80021c8 <parseDHCPMSG+0x410>
   			case dns :
   				p++;                  
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	3301      	adds	r3, #1
 80020b0:	617b      	str	r3, [r7, #20]
   				opt_len = *p++;       
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	1c5a      	adds	r2, r3, #1
 80020b6:	617a      	str	r2, [r7, #20]
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	72fb      	strb	r3, [r7, #11]
   				DHCP_allocated_dns[0] = *p++;
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	1c5a      	adds	r2, r3, #1
 80020c0:	617a      	str	r2, [r7, #20]
 80020c2:	781a      	ldrb	r2, [r3, #0]
 80020c4:	4b47      	ldr	r3, [pc, #284]	@ (80021e4 <parseDHCPMSG+0x42c>)
 80020c6:	701a      	strb	r2, [r3, #0]
   				DHCP_allocated_dns[1] = *p++;
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	1c5a      	adds	r2, r3, #1
 80020cc:	617a      	str	r2, [r7, #20]
 80020ce:	781a      	ldrb	r2, [r3, #0]
 80020d0:	4b44      	ldr	r3, [pc, #272]	@ (80021e4 <parseDHCPMSG+0x42c>)
 80020d2:	705a      	strb	r2, [r3, #1]
   				DHCP_allocated_dns[2] = *p++;
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	1c5a      	adds	r2, r3, #1
 80020d8:	617a      	str	r2, [r7, #20]
 80020da:	781a      	ldrb	r2, [r3, #0]
 80020dc:	4b41      	ldr	r3, [pc, #260]	@ (80021e4 <parseDHCPMSG+0x42c>)
 80020de:	709a      	strb	r2, [r3, #2]
   				DHCP_allocated_dns[3] = *p++;
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	1c5a      	adds	r2, r3, #1
 80020e4:	617a      	str	r2, [r7, #20]
 80020e6:	781a      	ldrb	r2, [r3, #0]
 80020e8:	4b3e      	ldr	r3, [pc, #248]	@ (80021e4 <parseDHCPMSG+0x42c>)
 80020ea:	70da      	strb	r2, [r3, #3]
   				p = p + (opt_len - 4);
 80020ec:	7afb      	ldrb	r3, [r7, #11]
 80020ee:	3b04      	subs	r3, #4
 80020f0:	697a      	ldr	r2, [r7, #20]
 80020f2:	4413      	add	r3, r2
 80020f4:	617b      	str	r3, [r7, #20]
   				break;
 80020f6:	e067      	b.n	80021c8 <parseDHCPMSG+0x410>
   			case dhcpIPaddrLeaseTime :
   				p++;
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	3301      	adds	r3, #1
 80020fc:	617b      	str	r3, [r7, #20]
   				opt_len = *p++;
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	1c5a      	adds	r2, r3, #1
 8002102:	617a      	str	r2, [r7, #20]
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	72fb      	strb	r3, [r7, #11]
   				dhcp_lease_time  = *p++;
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	1c5a      	adds	r2, r3, #1
 800210c:	617a      	str	r2, [r7, #20]
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	461a      	mov	r2, r3
 8002112:	4b35      	ldr	r3, [pc, #212]	@ (80021e8 <parseDHCPMSG+0x430>)
 8002114:	601a      	str	r2, [r3, #0]
   				dhcp_lease_time  = (dhcp_lease_time << 8) + *p++;
 8002116:	4b34      	ldr	r3, [pc, #208]	@ (80021e8 <parseDHCPMSG+0x430>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	021a      	lsls	r2, r3, #8
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	1c59      	adds	r1, r3, #1
 8002120:	6179      	str	r1, [r7, #20]
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	4413      	add	r3, r2
 8002126:	4a30      	ldr	r2, [pc, #192]	@ (80021e8 <parseDHCPMSG+0x430>)
 8002128:	6013      	str	r3, [r2, #0]
   				dhcp_lease_time  = (dhcp_lease_time << 8) + *p++;
 800212a:	4b2f      	ldr	r3, [pc, #188]	@ (80021e8 <parseDHCPMSG+0x430>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	021a      	lsls	r2, r3, #8
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	1c59      	adds	r1, r3, #1
 8002134:	6179      	str	r1, [r7, #20]
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	4413      	add	r3, r2
 800213a:	4a2b      	ldr	r2, [pc, #172]	@ (80021e8 <parseDHCPMSG+0x430>)
 800213c:	6013      	str	r3, [r2, #0]
   				dhcp_lease_time  = (dhcp_lease_time << 8) + *p++;
 800213e:	4b2a      	ldr	r3, [pc, #168]	@ (80021e8 <parseDHCPMSG+0x430>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	021a      	lsls	r2, r3, #8
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	1c59      	adds	r1, r3, #1
 8002148:	6179      	str	r1, [r7, #20]
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	4413      	add	r3, r2
 800214e:	4a26      	ldr	r2, [pc, #152]	@ (80021e8 <parseDHCPMSG+0x430>)
 8002150:	6013      	str	r3, [r2, #0]
            #ifdef _DHCP_DEBUG_  
               dhcp_lease_time = 10;
 				#endif
   				break;
 8002152:	e039      	b.n	80021c8 <parseDHCPMSG+0x410>
   			case dhcpServerIdentifier :
   				p++;
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	3301      	adds	r3, #1
 8002158:	617b      	str	r3, [r7, #20]
   				opt_len = *p++;
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	1c5a      	adds	r2, r3, #1
 800215e:	617a      	str	r2, [r7, #20]
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	72fb      	strb	r3, [r7, #11]
   				DHCP_SIP[0] = *p++;
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	1c5a      	adds	r2, r3, #1
 8002168:	617a      	str	r2, [r7, #20]
 800216a:	781a      	ldrb	r2, [r3, #0]
 800216c:	4b1f      	ldr	r3, [pc, #124]	@ (80021ec <parseDHCPMSG+0x434>)
 800216e:	701a      	strb	r2, [r3, #0]
   				DHCP_SIP[1] = *p++;
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	1c5a      	adds	r2, r3, #1
 8002174:	617a      	str	r2, [r7, #20]
 8002176:	781a      	ldrb	r2, [r3, #0]
 8002178:	4b1c      	ldr	r3, [pc, #112]	@ (80021ec <parseDHCPMSG+0x434>)
 800217a:	705a      	strb	r2, [r3, #1]
   				DHCP_SIP[2] = *p++;
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	1c5a      	adds	r2, r3, #1
 8002180:	617a      	str	r2, [r7, #20]
 8002182:	781a      	ldrb	r2, [r3, #0]
 8002184:	4b19      	ldr	r3, [pc, #100]	@ (80021ec <parseDHCPMSG+0x434>)
 8002186:	709a      	strb	r2, [r3, #2]
   				DHCP_SIP[3] = *p++;
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	1c5a      	adds	r2, r3, #1
 800218c:	617a      	str	r2, [r7, #20]
 800218e:	781a      	ldrb	r2, [r3, #0]
 8002190:	4b16      	ldr	r3, [pc, #88]	@ (80021ec <parseDHCPMSG+0x434>)
 8002192:	70da      	strb	r2, [r3, #3]
                DHCP_REAL_SIP[0]=svr_addr[0];
 8002194:	793a      	ldrb	r2, [r7, #4]
 8002196:	4b16      	ldr	r3, [pc, #88]	@ (80021f0 <parseDHCPMSG+0x438>)
 8002198:	701a      	strb	r2, [r3, #0]
                DHCP_REAL_SIP[1]=svr_addr[1];
 800219a:	797a      	ldrb	r2, [r7, #5]
 800219c:	4b14      	ldr	r3, [pc, #80]	@ (80021f0 <parseDHCPMSG+0x438>)
 800219e:	705a      	strb	r2, [r3, #1]
                DHCP_REAL_SIP[2]=svr_addr[2];
 80021a0:	79ba      	ldrb	r2, [r7, #6]
 80021a2:	4b13      	ldr	r3, [pc, #76]	@ (80021f0 <parseDHCPMSG+0x438>)
 80021a4:	709a      	strb	r2, [r3, #2]
                DHCP_REAL_SIP[3]=svr_addr[3];
 80021a6:	79fa      	ldrb	r2, [r7, #7]
 80021a8:	4b11      	ldr	r3, [pc, #68]	@ (80021f0 <parseDHCPMSG+0x438>)
 80021aa:	70da      	strb	r2, [r3, #3]
   				break;
 80021ac:	e00c      	b.n	80021c8 <parseDHCPMSG+0x410>
   			default :
   				p++;
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	3301      	adds	r3, #1
 80021b2:	617b      	str	r3, [r7, #20]
   				opt_len = *p++;
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	1c5a      	adds	r2, r3, #1
 80021b8:	617a      	str	r2, [r7, #20]
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	72fb      	strb	r3, [r7, #11]
   				p += opt_len;
 80021be:	7afb      	ldrb	r3, [r7, #11]
 80021c0:	697a      	ldr	r2, [r7, #20]
 80021c2:	4413      	add	r3, r2
 80021c4:	617b      	str	r3, [r7, #20]
   				break;
 80021c6:	bf00      	nop
		while ( p < e ) {
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	f4ff ae8a 	bcc.w	8001ee6 <parseDHCPMSG+0x12e>
			} // switch
		} // while
	} // if
	return	type;
 80021d2:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	371c      	adds	r7, #28
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd90      	pop	{r4, r7, pc}
 80021de:	bf00      	nop
 80021e0:	200009ac 	.word	0x200009ac
 80021e4:	200009b4 	.word	0x200009b4
 80021e8:	20000024 	.word	0x20000024
 80021ec:	2000099c 	.word	0x2000099c
 80021f0:	200009a0 	.word	0x200009a0

080021f4 <DHCP_run>:

uint8_t DHCP_run(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
	uint8_t  type;
	uint8_t  ret;

	if(dhcp_state == STATE_DHCP_STOP) return DHCP_STOPPED;
 80021fa:	4b7f      	ldr	r3, [pc, #508]	@ (80023f8 <DHCP_run+0x204>)
 80021fc:	f993 3000 	ldrsb.w	r3, [r3]
 8002200:	2b06      	cmp	r3, #6
 8002202:	d101      	bne.n	8002208 <DHCP_run+0x14>
 8002204:	2305      	movs	r3, #5
 8002206:	e0f3      	b.n	80023f0 <DHCP_run+0x1fc>

	if(getSn_SR(DHCP_SOCKET) != SOCK_UDP)
 8002208:	4b7c      	ldr	r3, [pc, #496]	@ (80023fc <DHCP_run+0x208>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	3301      	adds	r3, #1
 8002210:	00db      	lsls	r3, r3, #3
 8002212:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002216:	4618      	mov	r0, r3
 8002218:	f000 fae8 	bl	80027ec <WIZCHIP_READ>
 800221c:	4603      	mov	r3, r0
 800221e:	2b22      	cmp	r3, #34	@ 0x22
 8002220:	d006      	beq.n	8002230 <DHCP_run+0x3c>
	   socket(DHCP_SOCKET, Sn_MR_UDP, DHCP_CLIENT_PORT, 0x00);
 8002222:	4b76      	ldr	r3, [pc, #472]	@ (80023fc <DHCP_run+0x208>)
 8002224:	7818      	ldrb	r0, [r3, #0]
 8002226:	2300      	movs	r3, #0
 8002228:	2244      	movs	r2, #68	@ 0x44
 800222a:	2102      	movs	r1, #2
 800222c:	f000 fdc4 	bl	8002db8 <socket>

	ret = DHCP_RUNNING;
 8002230:	2301      	movs	r3, #1
 8002232:	71fb      	strb	r3, [r7, #7]
	type = parseDHCPMSG();
 8002234:	f7ff fdc0 	bl	8001db8 <parseDHCPMSG>
 8002238:	4603      	mov	r3, r0
 800223a:	71bb      	strb	r3, [r7, #6]

	switch ( dhcp_state ) {
 800223c:	4b6e      	ldr	r3, [pc, #440]	@ (80023f8 <DHCP_run+0x204>)
 800223e:	f993 3000 	ldrsb.w	r3, [r3]
 8002242:	2b04      	cmp	r3, #4
 8002244:	f200 80d0 	bhi.w	80023e8 <DHCP_run+0x1f4>
 8002248:	a201      	add	r2, pc, #4	@ (adr r2, 8002250 <DHCP_run+0x5c>)
 800224a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800224e:	bf00      	nop
 8002250:	08002265 	.word	0x08002265
 8002254:	08002289 	.word	0x08002289
 8002258:	080022cd 	.word	0x080022cd
 800225c:	0800231d 	.word	0x0800231d
 8002260:	08002377 	.word	0x08002377
	   case STATE_DHCP_INIT     :
         DHCP_allocated_ip[0] = 0;
 8002264:	4b66      	ldr	r3, [pc, #408]	@ (8002400 <DHCP_run+0x20c>)
 8002266:	2200      	movs	r2, #0
 8002268:	701a      	strb	r2, [r3, #0]
         DHCP_allocated_ip[1] = 0;
 800226a:	4b65      	ldr	r3, [pc, #404]	@ (8002400 <DHCP_run+0x20c>)
 800226c:	2200      	movs	r2, #0
 800226e:	705a      	strb	r2, [r3, #1]
         DHCP_allocated_ip[2] = 0;
 8002270:	4b63      	ldr	r3, [pc, #396]	@ (8002400 <DHCP_run+0x20c>)
 8002272:	2200      	movs	r2, #0
 8002274:	709a      	strb	r2, [r3, #2]
         DHCP_allocated_ip[3] = 0;
 8002276:	4b62      	ldr	r3, [pc, #392]	@ (8002400 <DHCP_run+0x20c>)
 8002278:	2200      	movs	r2, #0
 800227a:	70da      	strb	r2, [r3, #3]
   		send_DHCP_DISCOVER();
 800227c:	f7fe fffa 	bl	8001274 <send_DHCP_DISCOVER>
   		dhcp_state = STATE_DHCP_DISCOVER;
 8002280:	4b5d      	ldr	r3, [pc, #372]	@ (80023f8 <DHCP_run+0x204>)
 8002282:	2201      	movs	r2, #1
 8002284:	701a      	strb	r2, [r3, #0]
   		break;
 8002286:	e0b2      	b.n	80023ee <DHCP_run+0x1fa>
		case STATE_DHCP_DISCOVER :
			if (type == DHCP_OFFER){
 8002288:	79bb      	ldrb	r3, [r7, #6]
 800228a:	2b02      	cmp	r3, #2
 800228c:	d119      	bne.n	80022c2 <DHCP_run+0xce>
#ifdef _DHCP_DEBUG_
				printf("> Receive DHCP_OFFER\r\n");
#endif
            DHCP_allocated_ip[0] = pDHCPMSG->yiaddr[0];
 800228e:	4b5d      	ldr	r3, [pc, #372]	@ (8002404 <DHCP_run+0x210>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	7c1a      	ldrb	r2, [r3, #16]
 8002294:	4b5a      	ldr	r3, [pc, #360]	@ (8002400 <DHCP_run+0x20c>)
 8002296:	701a      	strb	r2, [r3, #0]
            DHCP_allocated_ip[1] = pDHCPMSG->yiaddr[1];
 8002298:	4b5a      	ldr	r3, [pc, #360]	@ (8002404 <DHCP_run+0x210>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	7c5a      	ldrb	r2, [r3, #17]
 800229e:	4b58      	ldr	r3, [pc, #352]	@ (8002400 <DHCP_run+0x20c>)
 80022a0:	705a      	strb	r2, [r3, #1]
            DHCP_allocated_ip[2] = pDHCPMSG->yiaddr[2];
 80022a2:	4b58      	ldr	r3, [pc, #352]	@ (8002404 <DHCP_run+0x210>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	7c9a      	ldrb	r2, [r3, #18]
 80022a8:	4b55      	ldr	r3, [pc, #340]	@ (8002400 <DHCP_run+0x20c>)
 80022aa:	709a      	strb	r2, [r3, #2]
            DHCP_allocated_ip[3] = pDHCPMSG->yiaddr[3];
 80022ac:	4b55      	ldr	r3, [pc, #340]	@ (8002404 <DHCP_run+0x210>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	7cda      	ldrb	r2, [r3, #19]
 80022b2:	4b53      	ldr	r3, [pc, #332]	@ (8002400 <DHCP_run+0x20c>)
 80022b4:	70da      	strb	r2, [r3, #3]

				send_DHCP_REQUEST();
 80022b6:	f7ff f9a3 	bl	8001600 <send_DHCP_REQUEST>
				dhcp_state = STATE_DHCP_REQUEST;
 80022ba:	4b4f      	ldr	r3, [pc, #316]	@ (80023f8 <DHCP_run+0x204>)
 80022bc:	2202      	movs	r2, #2
 80022be:	701a      	strb	r2, [r3, #0]
			} else ret = check_DHCP_timeout();
         break;
 80022c0:	e095      	b.n	80023ee <DHCP_run+0x1fa>
			} else ret = check_DHCP_timeout();
 80022c2:	f000 f8b1 	bl	8002428 <check_DHCP_timeout>
 80022c6:	4603      	mov	r3, r0
 80022c8:	71fb      	strb	r3, [r7, #7]
         break;
 80022ca:	e090      	b.n	80023ee <DHCP_run+0x1fa>

		case STATE_DHCP_REQUEST :
			if (type == DHCP_ACK) {
 80022cc:	79bb      	ldrb	r3, [r7, #6]
 80022ce:	2b05      	cmp	r3, #5
 80022d0:	d116      	bne.n	8002300 <DHCP_run+0x10c>

#ifdef _DHCP_DEBUG_
				printf("> Receive DHCP_ACK\r\n");
#endif
				if (check_DHCP_leasedIP()) {
 80022d2:	f000 f909 	bl	80024e8 <check_DHCP_leasedIP>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d008      	beq.n	80022ee <DHCP_run+0xfa>
					// Network info assignment from DHCP
					dhcp_ip_assign();
 80022dc:	4b4a      	ldr	r3, [pc, #296]	@ (8002408 <DHCP_run+0x214>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4798      	blx	r3
					reset_DHCP_timeout();
 80022e2:	f000 f9d3 	bl	800268c <reset_DHCP_timeout>

					dhcp_state = STATE_DHCP_LEASED;
 80022e6:	4b44      	ldr	r3, [pc, #272]	@ (80023f8 <DHCP_run+0x204>)
 80022e8:	2203      	movs	r2, #3
 80022ea:	701a      	strb	r2, [r3, #0]

				reset_DHCP_timeout();

				dhcp_state = STATE_DHCP_DISCOVER;
			} else ret = check_DHCP_timeout();
		break;
 80022ec:	e07f      	b.n	80023ee <DHCP_run+0x1fa>
					reset_DHCP_timeout();
 80022ee:	f000 f9cd 	bl	800268c <reset_DHCP_timeout>
					dhcp_ip_conflict();
 80022f2:	4b46      	ldr	r3, [pc, #280]	@ (800240c <DHCP_run+0x218>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4798      	blx	r3
				    dhcp_state = STATE_DHCP_INIT;
 80022f8:	4b3f      	ldr	r3, [pc, #252]	@ (80023f8 <DHCP_run+0x204>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	701a      	strb	r2, [r3, #0]
		break;
 80022fe:	e076      	b.n	80023ee <DHCP_run+0x1fa>
			} else if (type == DHCP_NAK) {
 8002300:	79bb      	ldrb	r3, [r7, #6]
 8002302:	2b06      	cmp	r3, #6
 8002304:	d105      	bne.n	8002312 <DHCP_run+0x11e>
				reset_DHCP_timeout();
 8002306:	f000 f9c1 	bl	800268c <reset_DHCP_timeout>
				dhcp_state = STATE_DHCP_DISCOVER;
 800230a:	4b3b      	ldr	r3, [pc, #236]	@ (80023f8 <DHCP_run+0x204>)
 800230c:	2201      	movs	r2, #1
 800230e:	701a      	strb	r2, [r3, #0]
		break;
 8002310:	e06d      	b.n	80023ee <DHCP_run+0x1fa>
			} else ret = check_DHCP_timeout();
 8002312:	f000 f889 	bl	8002428 <check_DHCP_timeout>
 8002316:	4603      	mov	r3, r0
 8002318:	71fb      	strb	r3, [r7, #7]
		break;
 800231a:	e068      	b.n	80023ee <DHCP_run+0x1fa>

		case STATE_DHCP_LEASED :
		   ret = DHCP_IP_LEASED;
 800231c:	2304      	movs	r3, #4
 800231e:	71fb      	strb	r3, [r7, #7]
			if ((dhcp_lease_time != INFINITE_LEASETIME) && ((dhcp_lease_time/2) < dhcp_tick_1s)) {
 8002320:	4b3b      	ldr	r3, [pc, #236]	@ (8002410 <DHCP_run+0x21c>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002328:	d060      	beq.n	80023ec <DHCP_run+0x1f8>
 800232a:	4b39      	ldr	r3, [pc, #228]	@ (8002410 <DHCP_run+0x21c>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	085a      	lsrs	r2, r3, #1
 8002330:	4b38      	ldr	r3, [pc, #224]	@ (8002414 <DHCP_run+0x220>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	429a      	cmp	r2, r3
 8002336:	d259      	bcs.n	80023ec <DHCP_run+0x1f8>
				
#ifdef _DHCP_DEBUG_
 				printf("> Maintains the IP address \r\n");
#endif

				type = 0;
 8002338:	2300      	movs	r3, #0
 800233a:	71bb      	strb	r3, [r7, #6]
				OLD_allocated_ip[0] = DHCP_allocated_ip[0];
 800233c:	4b30      	ldr	r3, [pc, #192]	@ (8002400 <DHCP_run+0x20c>)
 800233e:	781a      	ldrb	r2, [r3, #0]
 8002340:	4b35      	ldr	r3, [pc, #212]	@ (8002418 <DHCP_run+0x224>)
 8002342:	701a      	strb	r2, [r3, #0]
				OLD_allocated_ip[1] = DHCP_allocated_ip[1];
 8002344:	4b2e      	ldr	r3, [pc, #184]	@ (8002400 <DHCP_run+0x20c>)
 8002346:	785a      	ldrb	r2, [r3, #1]
 8002348:	4b33      	ldr	r3, [pc, #204]	@ (8002418 <DHCP_run+0x224>)
 800234a:	705a      	strb	r2, [r3, #1]
				OLD_allocated_ip[2] = DHCP_allocated_ip[2];
 800234c:	4b2c      	ldr	r3, [pc, #176]	@ (8002400 <DHCP_run+0x20c>)
 800234e:	789a      	ldrb	r2, [r3, #2]
 8002350:	4b31      	ldr	r3, [pc, #196]	@ (8002418 <DHCP_run+0x224>)
 8002352:	709a      	strb	r2, [r3, #2]
				OLD_allocated_ip[3] = DHCP_allocated_ip[3];
 8002354:	4b2a      	ldr	r3, [pc, #168]	@ (8002400 <DHCP_run+0x20c>)
 8002356:	78da      	ldrb	r2, [r3, #3]
 8002358:	4b2f      	ldr	r3, [pc, #188]	@ (8002418 <DHCP_run+0x224>)
 800235a:	70da      	strb	r2, [r3, #3]
				
				DHCP_XID++;
 800235c:	4b2f      	ldr	r3, [pc, #188]	@ (800241c <DHCP_run+0x228>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	3301      	adds	r3, #1
 8002362:	4a2e      	ldr	r2, [pc, #184]	@ (800241c <DHCP_run+0x228>)
 8002364:	6013      	str	r3, [r2, #0]

				send_DHCP_REQUEST();
 8002366:	f7ff f94b 	bl	8001600 <send_DHCP_REQUEST>

				reset_DHCP_timeout();
 800236a:	f000 f98f 	bl	800268c <reset_DHCP_timeout>

				dhcp_state = STATE_DHCP_REREQUEST;
 800236e:	4b22      	ldr	r3, [pc, #136]	@ (80023f8 <DHCP_run+0x204>)
 8002370:	2204      	movs	r2, #4
 8002372:	701a      	strb	r2, [r3, #0]
			}
		break;
 8002374:	e03a      	b.n	80023ec <DHCP_run+0x1f8>

		case STATE_DHCP_REREQUEST :
		   ret = DHCP_IP_LEASED;
 8002376:	2304      	movs	r3, #4
 8002378:	71fb      	strb	r3, [r7, #7]
			if (type == DHCP_ACK) {
 800237a:	79bb      	ldrb	r3, [r7, #6]
 800237c:	2b05      	cmp	r3, #5
 800237e:	d125      	bne.n	80023cc <DHCP_run+0x1d8>
				dhcp_retry_count = 0;
 8002380:	4b27      	ldr	r3, [pc, #156]	@ (8002420 <DHCP_run+0x22c>)
 8002382:	2200      	movs	r2, #0
 8002384:	701a      	strb	r2, [r3, #0]
				if (OLD_allocated_ip[0] != DHCP_allocated_ip[0] || 
 8002386:	4b24      	ldr	r3, [pc, #144]	@ (8002418 <DHCP_run+0x224>)
 8002388:	781a      	ldrb	r2, [r3, #0]
 800238a:	4b1d      	ldr	r3, [pc, #116]	@ (8002400 <DHCP_run+0x20c>)
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	429a      	cmp	r2, r3
 8002390:	d111      	bne.n	80023b6 <DHCP_run+0x1c2>
				    OLD_allocated_ip[1] != DHCP_allocated_ip[1] ||
 8002392:	4b21      	ldr	r3, [pc, #132]	@ (8002418 <DHCP_run+0x224>)
 8002394:	785a      	ldrb	r2, [r3, #1]
 8002396:	4b1a      	ldr	r3, [pc, #104]	@ (8002400 <DHCP_run+0x20c>)
 8002398:	785b      	ldrb	r3, [r3, #1]
				if (OLD_allocated_ip[0] != DHCP_allocated_ip[0] || 
 800239a:	429a      	cmp	r2, r3
 800239c:	d10b      	bne.n	80023b6 <DHCP_run+0x1c2>
				    OLD_allocated_ip[2] != DHCP_allocated_ip[2] ||
 800239e:	4b1e      	ldr	r3, [pc, #120]	@ (8002418 <DHCP_run+0x224>)
 80023a0:	789a      	ldrb	r2, [r3, #2]
 80023a2:	4b17      	ldr	r3, [pc, #92]	@ (8002400 <DHCP_run+0x20c>)
 80023a4:	789b      	ldrb	r3, [r3, #2]
				    OLD_allocated_ip[1] != DHCP_allocated_ip[1] ||
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d105      	bne.n	80023b6 <DHCP_run+0x1c2>
				    OLD_allocated_ip[3] != DHCP_allocated_ip[3]) 
 80023aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002418 <DHCP_run+0x224>)
 80023ac:	78da      	ldrb	r2, [r3, #3]
 80023ae:	4b14      	ldr	r3, [pc, #80]	@ (8002400 <DHCP_run+0x20c>)
 80023b0:	78db      	ldrb	r3, [r3, #3]
				    OLD_allocated_ip[2] != DHCP_allocated_ip[2] ||
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d004      	beq.n	80023c0 <DHCP_run+0x1cc>
				{
					ret = DHCP_IP_CHANGED;
 80023b6:	2303      	movs	r3, #3
 80023b8:	71fb      	strb	r3, [r7, #7]
					dhcp_ip_update();
 80023ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002424 <DHCP_run+0x230>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4798      	blx	r3
					
				}
         #ifdef _DHCP_DEBUG_
            else printf(">IP is continued.\r\n");
         #endif            				
				reset_DHCP_timeout();
 80023c0:	f000 f964 	bl	800268c <reset_DHCP_timeout>
				dhcp_state = STATE_DHCP_LEASED;
 80023c4:	4b0c      	ldr	r3, [pc, #48]	@ (80023f8 <DHCP_run+0x204>)
 80023c6:	2203      	movs	r2, #3
 80023c8:	701a      	strb	r2, [r3, #0]

				reset_DHCP_timeout();

				dhcp_state = STATE_DHCP_DISCOVER;
			} else ret = check_DHCP_timeout();
	   	break;
 80023ca:	e010      	b.n	80023ee <DHCP_run+0x1fa>
			} else if (type == DHCP_NAK) {
 80023cc:	79bb      	ldrb	r3, [r7, #6]
 80023ce:	2b06      	cmp	r3, #6
 80023d0:	d105      	bne.n	80023de <DHCP_run+0x1ea>
				reset_DHCP_timeout();
 80023d2:	f000 f95b 	bl	800268c <reset_DHCP_timeout>
				dhcp_state = STATE_DHCP_DISCOVER;
 80023d6:	4b08      	ldr	r3, [pc, #32]	@ (80023f8 <DHCP_run+0x204>)
 80023d8:	2201      	movs	r2, #1
 80023da:	701a      	strb	r2, [r3, #0]
	   	break;
 80023dc:	e007      	b.n	80023ee <DHCP_run+0x1fa>
			} else ret = check_DHCP_timeout();
 80023de:	f000 f823 	bl	8002428 <check_DHCP_timeout>
 80023e2:	4603      	mov	r3, r0
 80023e4:	71fb      	strb	r3, [r7, #7]
	   	break;
 80023e6:	e002      	b.n	80023ee <DHCP_run+0x1fa>
		default :
   		break;
 80023e8:	bf00      	nop
 80023ea:	e000      	b.n	80023ee <DHCP_run+0x1fa>
		break;
 80023ec:	bf00      	nop
	}

	return ret;
 80023ee:	79fb      	ldrb	r3, [r7, #7]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	200009b8 	.word	0x200009b8
 80023fc:	20000998 	.word	0x20000998
 8002400:	200009a8 	.word	0x200009a8
 8002404:	200009c4 	.word	0x200009c4
 8002408:	20000034 	.word	0x20000034
 800240c:	2000003c 	.word	0x2000003c
 8002410:	20000024 	.word	0x20000024
 8002414:	200009bc 	.word	0x200009bc
 8002418:	200009a4 	.word	0x200009a4
 800241c:	200009c0 	.word	0x200009c0
 8002420:	200009b9 	.word	0x200009b9
 8002424:	20000038 	.word	0x20000038

08002428 <check_DHCP_timeout>:
   close(DHCP_SOCKET);
   dhcp_state = STATE_DHCP_STOP;
}

uint8_t check_DHCP_timeout(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
	uint8_t ret = DHCP_RUNNING;
 800242e:	2301      	movs	r3, #1
 8002430:	71fb      	strb	r3, [r7, #7]
	
	if (dhcp_retry_count < MAX_DHCP_RETRY) {
 8002432:	4b29      	ldr	r3, [pc, #164]	@ (80024d8 <check_DHCP_timeout+0xb0>)
 8002434:	f993 3000 	ldrsb.w	r3, [r3]
 8002438:	2b01      	cmp	r3, #1
 800243a:	dc2d      	bgt.n	8002498 <check_DHCP_timeout+0x70>
		if (dhcp_tick_next < dhcp_tick_1s) {
 800243c:	4b27      	ldr	r3, [pc, #156]	@ (80024dc <check_DHCP_timeout+0xb4>)
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	4b27      	ldr	r3, [pc, #156]	@ (80024e0 <check_DHCP_timeout+0xb8>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	429a      	cmp	r2, r3
 8002446:	d242      	bcs.n	80024ce <check_DHCP_timeout+0xa6>

			switch ( dhcp_state ) {
 8002448:	4b26      	ldr	r3, [pc, #152]	@ (80024e4 <check_DHCP_timeout+0xbc>)
 800244a:	f993 3000 	ldrsb.w	r3, [r3]
 800244e:	2b04      	cmp	r3, #4
 8002450:	d00c      	beq.n	800246c <check_DHCP_timeout+0x44>
 8002452:	2b04      	cmp	r3, #4
 8002454:	dc0d      	bgt.n	8002472 <check_DHCP_timeout+0x4a>
 8002456:	2b01      	cmp	r3, #1
 8002458:	d002      	beq.n	8002460 <check_DHCP_timeout+0x38>
 800245a:	2b02      	cmp	r3, #2
 800245c:	d003      	beq.n	8002466 <check_DHCP_timeout+0x3e>
					
					send_DHCP_REQUEST();
				break;
		
				default :
				break;
 800245e:	e008      	b.n	8002472 <check_DHCP_timeout+0x4a>
					send_DHCP_DISCOVER();
 8002460:	f7fe ff08 	bl	8001274 <send_DHCP_DISCOVER>
				break;
 8002464:	e006      	b.n	8002474 <check_DHCP_timeout+0x4c>
					send_DHCP_REQUEST();
 8002466:	f7ff f8cb 	bl	8001600 <send_DHCP_REQUEST>
				break;
 800246a:	e003      	b.n	8002474 <check_DHCP_timeout+0x4c>
					send_DHCP_REQUEST();
 800246c:	f7ff f8c8 	bl	8001600 <send_DHCP_REQUEST>
				break;
 8002470:	e000      	b.n	8002474 <check_DHCP_timeout+0x4c>
				break;
 8002472:	bf00      	nop
			}

			dhcp_tick_1s = 0;
 8002474:	4b1a      	ldr	r3, [pc, #104]	@ (80024e0 <check_DHCP_timeout+0xb8>)
 8002476:	2200      	movs	r2, #0
 8002478:	601a      	str	r2, [r3, #0]
			dhcp_tick_next = dhcp_tick_1s + DHCP_WAIT_TIME;
 800247a:	4b19      	ldr	r3, [pc, #100]	@ (80024e0 <check_DHCP_timeout+0xb8>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	330a      	adds	r3, #10
 8002480:	4a16      	ldr	r2, [pc, #88]	@ (80024dc <check_DHCP_timeout+0xb4>)
 8002482:	6013      	str	r3, [r2, #0]
			dhcp_retry_count++;
 8002484:	4b14      	ldr	r3, [pc, #80]	@ (80024d8 <check_DHCP_timeout+0xb0>)
 8002486:	f993 3000 	ldrsb.w	r3, [r3]
 800248a:	b2db      	uxtb	r3, r3
 800248c:	3301      	adds	r3, #1
 800248e:	b2db      	uxtb	r3, r3
 8002490:	b25a      	sxtb	r2, r3
 8002492:	4b11      	ldr	r3, [pc, #68]	@ (80024d8 <check_DHCP_timeout+0xb0>)
 8002494:	701a      	strb	r2, [r3, #0]
 8002496:	e01a      	b.n	80024ce <check_DHCP_timeout+0xa6>
		}
	} else { // timeout occurred

		switch(dhcp_state) {
 8002498:	4b12      	ldr	r3, [pc, #72]	@ (80024e4 <check_DHCP_timeout+0xbc>)
 800249a:	f993 3000 	ldrsb.w	r3, [r3]
 800249e:	2b04      	cmp	r3, #4
 80024a0:	d00c      	beq.n	80024bc <check_DHCP_timeout+0x94>
 80024a2:	2b04      	cmp	r3, #4
 80024a4:	dc10      	bgt.n	80024c8 <check_DHCP_timeout+0xa0>
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d002      	beq.n	80024b0 <check_DHCP_timeout+0x88>
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d006      	beq.n	80024bc <check_DHCP_timeout+0x94>
			case STATE_DHCP_REREQUEST:
				send_DHCP_DISCOVER();
				dhcp_state = STATE_DHCP_DISCOVER;
				break;
			default :
				break;
 80024ae:	e00b      	b.n	80024c8 <check_DHCP_timeout+0xa0>
				dhcp_state = STATE_DHCP_INIT;
 80024b0:	4b0c      	ldr	r3, [pc, #48]	@ (80024e4 <check_DHCP_timeout+0xbc>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	701a      	strb	r2, [r3, #0]
				ret = DHCP_FAILED;
 80024b6:	2300      	movs	r3, #0
 80024b8:	71fb      	strb	r3, [r7, #7]
				break;
 80024ba:	e006      	b.n	80024ca <check_DHCP_timeout+0xa2>
				send_DHCP_DISCOVER();
 80024bc:	f7fe feda 	bl	8001274 <send_DHCP_DISCOVER>
				dhcp_state = STATE_DHCP_DISCOVER;
 80024c0:	4b08      	ldr	r3, [pc, #32]	@ (80024e4 <check_DHCP_timeout+0xbc>)
 80024c2:	2201      	movs	r2, #1
 80024c4:	701a      	strb	r2, [r3, #0]
				break;
 80024c6:	e000      	b.n	80024ca <check_DHCP_timeout+0xa2>
				break;
 80024c8:	bf00      	nop
		}
		reset_DHCP_timeout();
 80024ca:	f000 f8df 	bl	800268c <reset_DHCP_timeout>
	}
	return ret;
 80024ce:	79fb      	ldrb	r3, [r7, #7]
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3708      	adds	r7, #8
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	200009b9 	.word	0x200009b9
 80024dc:	20000028 	.word	0x20000028
 80024e0:	200009bc 	.word	0x200009bc
 80024e4:	200009b8 	.word	0x200009b8

080024e8 <check_DHCP_leasedIP>:

int8_t check_DHCP_leasedIP(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af02      	add	r7, sp, #8
	uint8_t tmp;
	int32_t ret;

	//WIZchip RCR value changed for ARP Timeout count control
	tmp = getRCR();
 80024ee:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 80024f2:	f000 f97b 	bl	80027ec <WIZCHIP_READ>
 80024f6:	4603      	mov	r3, r0
 80024f8:	71fb      	strb	r3, [r7, #7]
	setRCR(0x03);
 80024fa:	2103      	movs	r1, #3
 80024fc:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8002500:	f000 f9c0 	bl	8002884 <WIZCHIP_WRITE>

	// IP conflict detection : ARP request - ARP reply
	// Broadcasting ARP Request for check the IP conflict using UDP sendto() function
	ret = sendto(DHCP_SOCKET, (uint8_t *)"CHECK_IP_CONFLICT", 17, DHCP_allocated_ip, 5000);
 8002504:	4b13      	ldr	r3, [pc, #76]	@ (8002554 <check_DHCP_leasedIP+0x6c>)
 8002506:	7818      	ldrb	r0, [r3, #0]
 8002508:	f241 3388 	movw	r3, #5000	@ 0x1388
 800250c:	9300      	str	r3, [sp, #0]
 800250e:	4b12      	ldr	r3, [pc, #72]	@ (8002558 <check_DHCP_leasedIP+0x70>)
 8002510:	2211      	movs	r2, #17
 8002512:	4912      	ldr	r1, [pc, #72]	@ (800255c <check_DHCP_leasedIP+0x74>)
 8002514:	f000 ffa6 	bl	8003464 <sendto>
 8002518:	6038      	str	r0, [r7, #0]

	// RCR value restore
	setRCR(tmp);
 800251a:	79fb      	ldrb	r3, [r7, #7]
 800251c:	4619      	mov	r1, r3
 800251e:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8002522:	f000 f9af 	bl	8002884 <WIZCHIP_WRITE>

	if(ret == SOCKERR_TIMEOUT) {
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	f113 0f0d 	cmn.w	r3, #13
 800252c:	d101      	bne.n	8002532 <check_DHCP_leasedIP+0x4a>

#ifdef _DHCP_DEBUG_
		printf("\r\n> Check leased IP - OK\r\n");
#endif

		return 1;
 800252e:	2301      	movs	r3, #1
 8002530:	e00c      	b.n	800254c <check_DHCP_leasedIP+0x64>
	} else {
		// Received ARP reply or etc : IP address conflict occur, DHCP Failed
		send_DHCP_DECLINE();
 8002532:	f7ff faef 	bl	8001b14 <send_DHCP_DECLINE>

		ret = dhcp_tick_1s;
 8002536:	4b0a      	ldr	r3, [pc, #40]	@ (8002560 <check_DHCP_leasedIP+0x78>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	603b      	str	r3, [r7, #0]
		while((dhcp_tick_1s - ret) < 2) ;   // wait for 1s over; wait to complete to send DECLINE message;
 800253c:	bf00      	nop
 800253e:	4b08      	ldr	r3, [pc, #32]	@ (8002560 <check_DHCP_leasedIP+0x78>)
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	2b01      	cmp	r3, #1
 8002548:	d9f9      	bls.n	800253e <check_DHCP_leasedIP+0x56>

		return 0;
 800254a:	2300      	movs	r3, #0
	}
}	
 800254c:	4618      	mov	r0, r3
 800254e:	3708      	adds	r7, #8
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	20000998 	.word	0x20000998
 8002558:	200009a8 	.word	0x200009a8
 800255c:	08007754 	.word	0x08007754
 8002560:	200009bc 	.word	0x200009bc

08002564 <DHCP_init>:

void DHCP_init(uint8_t s, uint8_t * buf)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	4603      	mov	r3, r0
 800256c:	6039      	str	r1, [r7, #0]
 800256e:	71fb      	strb	r3, [r7, #7]
   uint8_t zeroip[4] = {0,0,0,0};
 8002570:	2300      	movs	r3, #0
 8002572:	60fb      	str	r3, [r7, #12]
   getSHAR(DHCP_CHADDR);
 8002574:	2206      	movs	r2, #6
 8002576:	493f      	ldr	r1, [pc, #252]	@ (8002674 <DHCP_init+0x110>)
 8002578:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800257c:	f000 f9d0 	bl	8002920 <WIZCHIP_READ_BUF>
   if((DHCP_CHADDR[0] | DHCP_CHADDR[1]  | DHCP_CHADDR[2] | DHCP_CHADDR[3] | DHCP_CHADDR[4] | DHCP_CHADDR[5]) == 0x00)
 8002580:	4b3c      	ldr	r3, [pc, #240]	@ (8002674 <DHCP_init+0x110>)
 8002582:	781a      	ldrb	r2, [r3, #0]
 8002584:	4b3b      	ldr	r3, [pc, #236]	@ (8002674 <DHCP_init+0x110>)
 8002586:	785b      	ldrb	r3, [r3, #1]
 8002588:	4313      	orrs	r3, r2
 800258a:	b2da      	uxtb	r2, r3
 800258c:	4b39      	ldr	r3, [pc, #228]	@ (8002674 <DHCP_init+0x110>)
 800258e:	789b      	ldrb	r3, [r3, #2]
 8002590:	4313      	orrs	r3, r2
 8002592:	b2da      	uxtb	r2, r3
 8002594:	4b37      	ldr	r3, [pc, #220]	@ (8002674 <DHCP_init+0x110>)
 8002596:	78db      	ldrb	r3, [r3, #3]
 8002598:	4313      	orrs	r3, r2
 800259a:	b2da      	uxtb	r2, r3
 800259c:	4b35      	ldr	r3, [pc, #212]	@ (8002674 <DHCP_init+0x110>)
 800259e:	791b      	ldrb	r3, [r3, #4]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	4b33      	ldr	r3, [pc, #204]	@ (8002674 <DHCP_init+0x110>)
 80025a6:	795b      	ldrb	r3, [r3, #5]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d117      	bne.n	80025e0 <DHCP_init+0x7c>
   {
      // assigning temporary mac address, you should be set SHAR before call this function. 
      DHCP_CHADDR[0] = 0x00;
 80025b0:	4b30      	ldr	r3, [pc, #192]	@ (8002674 <DHCP_init+0x110>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	701a      	strb	r2, [r3, #0]
      DHCP_CHADDR[1] = 0x08;
 80025b6:	4b2f      	ldr	r3, [pc, #188]	@ (8002674 <DHCP_init+0x110>)
 80025b8:	2208      	movs	r2, #8
 80025ba:	705a      	strb	r2, [r3, #1]
      DHCP_CHADDR[2] = 0xdc;      
 80025bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002674 <DHCP_init+0x110>)
 80025be:	22dc      	movs	r2, #220	@ 0xdc
 80025c0:	709a      	strb	r2, [r3, #2]
      DHCP_CHADDR[3] = 0x00;
 80025c2:	4b2c      	ldr	r3, [pc, #176]	@ (8002674 <DHCP_init+0x110>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	70da      	strb	r2, [r3, #3]
      DHCP_CHADDR[4] = 0x00;
 80025c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002674 <DHCP_init+0x110>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	711a      	strb	r2, [r3, #4]
      DHCP_CHADDR[5] = 0x00; 
 80025ce:	4b29      	ldr	r3, [pc, #164]	@ (8002674 <DHCP_init+0x110>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	715a      	strb	r2, [r3, #5]
      setSHAR(DHCP_CHADDR);     
 80025d4:	2206      	movs	r2, #6
 80025d6:	4927      	ldr	r1, [pc, #156]	@ (8002674 <DHCP_init+0x110>)
 80025d8:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80025dc:	f000 fa00 	bl	80029e0 <WIZCHIP_WRITE_BUF>
   }

	DHCP_SOCKET = s; // SOCK_DHCP
 80025e0:	4a25      	ldr	r2, [pc, #148]	@ (8002678 <DHCP_init+0x114>)
 80025e2:	79fb      	ldrb	r3, [r7, #7]
 80025e4:	7013      	strb	r3, [r2, #0]
	pDHCPMSG = (RIP_MSG*)buf;
 80025e6:	4a25      	ldr	r2, [pc, #148]	@ (800267c <DHCP_init+0x118>)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	6013      	str	r3, [r2, #0]
	DHCP_XID = 0x12345678;
 80025ec:	4b24      	ldr	r3, [pc, #144]	@ (8002680 <DHCP_init+0x11c>)
 80025ee:	4a25      	ldr	r2, [pc, #148]	@ (8002684 <DHCP_init+0x120>)
 80025f0:	601a      	str	r2, [r3, #0]
	{
		DHCP_XID += DHCP_CHADDR[3];
 80025f2:	4b20      	ldr	r3, [pc, #128]	@ (8002674 <DHCP_init+0x110>)
 80025f4:	78db      	ldrb	r3, [r3, #3]
 80025f6:	461a      	mov	r2, r3
 80025f8:	4b21      	ldr	r3, [pc, #132]	@ (8002680 <DHCP_init+0x11c>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4413      	add	r3, r2
 80025fe:	4a20      	ldr	r2, [pc, #128]	@ (8002680 <DHCP_init+0x11c>)
 8002600:	6013      	str	r3, [r2, #0]
		DHCP_XID += DHCP_CHADDR[4];
 8002602:	4b1c      	ldr	r3, [pc, #112]	@ (8002674 <DHCP_init+0x110>)
 8002604:	791b      	ldrb	r3, [r3, #4]
 8002606:	461a      	mov	r2, r3
 8002608:	4b1d      	ldr	r3, [pc, #116]	@ (8002680 <DHCP_init+0x11c>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4413      	add	r3, r2
 800260e:	4a1c      	ldr	r2, [pc, #112]	@ (8002680 <DHCP_init+0x11c>)
 8002610:	6013      	str	r3, [r2, #0]
		DHCP_XID += DHCP_CHADDR[5];
 8002612:	4b18      	ldr	r3, [pc, #96]	@ (8002674 <DHCP_init+0x110>)
 8002614:	795b      	ldrb	r3, [r3, #5]
 8002616:	461a      	mov	r2, r3
 8002618:	4b19      	ldr	r3, [pc, #100]	@ (8002680 <DHCP_init+0x11c>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4413      	add	r3, r2
 800261e:	4a18      	ldr	r2, [pc, #96]	@ (8002680 <DHCP_init+0x11c>)
 8002620:	6013      	str	r3, [r2, #0]
		DHCP_XID += (DHCP_CHADDR[3] ^ DHCP_CHADDR[4] ^ DHCP_CHADDR[5]);
 8002622:	4b14      	ldr	r3, [pc, #80]	@ (8002674 <DHCP_init+0x110>)
 8002624:	78da      	ldrb	r2, [r3, #3]
 8002626:	4b13      	ldr	r3, [pc, #76]	@ (8002674 <DHCP_init+0x110>)
 8002628:	791b      	ldrb	r3, [r3, #4]
 800262a:	4053      	eors	r3, r2
 800262c:	b2da      	uxtb	r2, r3
 800262e:	4b11      	ldr	r3, [pc, #68]	@ (8002674 <DHCP_init+0x110>)
 8002630:	795b      	ldrb	r3, [r3, #5]
 8002632:	4053      	eors	r3, r2
 8002634:	b2db      	uxtb	r3, r3
 8002636:	461a      	mov	r2, r3
 8002638:	4b11      	ldr	r3, [pc, #68]	@ (8002680 <DHCP_init+0x11c>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4413      	add	r3, r2
 800263e:	4a10      	ldr	r2, [pc, #64]	@ (8002680 <DHCP_init+0x11c>)
 8002640:	6013      	str	r3, [r2, #0]
	}
	// WIZchip Netinfo Clear
	setSIPR(zeroip);
 8002642:	f107 030c 	add.w	r3, r7, #12
 8002646:	2204      	movs	r2, #4
 8002648:	4619      	mov	r1, r3
 800264a:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800264e:	f000 f9c7 	bl	80029e0 <WIZCHIP_WRITE_BUF>
	setGAR(zeroip);
 8002652:	f107 030c 	add.w	r3, r7, #12
 8002656:	2204      	movs	r2, #4
 8002658:	4619      	mov	r1, r3
 800265a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800265e:	f000 f9bf 	bl	80029e0 <WIZCHIP_WRITE_BUF>

	reset_DHCP_timeout();
 8002662:	f000 f813 	bl	800268c <reset_DHCP_timeout>
	dhcp_state = STATE_DHCP_INIT;
 8002666:	4b08      	ldr	r3, [pc, #32]	@ (8002688 <DHCP_init+0x124>)
 8002668:	2200      	movs	r2, #0
 800266a:	701a      	strb	r2, [r3, #0]
}
 800266c:	bf00      	nop
 800266e:	3710      	adds	r7, #16
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	200009c8 	.word	0x200009c8
 8002678:	20000998 	.word	0x20000998
 800267c:	200009c4 	.word	0x200009c4
 8002680:	200009c0 	.word	0x200009c0
 8002684:	12345678 	.word	0x12345678
 8002688:	200009b8 	.word	0x200009b8

0800268c <reset_DHCP_timeout>:


/* Reset the DHCP timeout count and retry count. */
void reset_DHCP_timeout(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
	dhcp_tick_1s = 0;
 8002690:	4b06      	ldr	r3, [pc, #24]	@ (80026ac <reset_DHCP_timeout+0x20>)
 8002692:	2200      	movs	r2, #0
 8002694:	601a      	str	r2, [r3, #0]
	dhcp_tick_next = DHCP_WAIT_TIME;
 8002696:	4b06      	ldr	r3, [pc, #24]	@ (80026b0 <reset_DHCP_timeout+0x24>)
 8002698:	220a      	movs	r2, #10
 800269a:	601a      	str	r2, [r3, #0]
	dhcp_retry_count = 0;
 800269c:	4b05      	ldr	r3, [pc, #20]	@ (80026b4 <reset_DHCP_timeout+0x28>)
 800269e:	2200      	movs	r2, #0
 80026a0:	701a      	strb	r2, [r3, #0]
}
 80026a2:	bf00      	nop
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	200009bc 	.word	0x200009bc
 80026b0:	20000028 	.word	0x20000028
 80026b4:	200009b9 	.word	0x200009b9

080026b8 <getIPfromDHCP>:
{
	dhcp_tick_1s++;
}

void getIPfromDHCP(uint8_t* ip)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
	ip[0] = DHCP_allocated_ip[0];
 80026c0:	4b0c      	ldr	r3, [pc, #48]	@ (80026f4 <getIPfromDHCP+0x3c>)
 80026c2:	781a      	ldrb	r2, [r3, #0]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	701a      	strb	r2, [r3, #0]
	ip[1] = DHCP_allocated_ip[1];
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3301      	adds	r3, #1
 80026cc:	4a09      	ldr	r2, [pc, #36]	@ (80026f4 <getIPfromDHCP+0x3c>)
 80026ce:	7852      	ldrb	r2, [r2, #1]
 80026d0:	701a      	strb	r2, [r3, #0]
	ip[2] = DHCP_allocated_ip[2];	
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	3302      	adds	r3, #2
 80026d6:	4a07      	ldr	r2, [pc, #28]	@ (80026f4 <getIPfromDHCP+0x3c>)
 80026d8:	7892      	ldrb	r2, [r2, #2]
 80026da:	701a      	strb	r2, [r3, #0]
	ip[3] = DHCP_allocated_ip[3];
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	3303      	adds	r3, #3
 80026e0:	4a04      	ldr	r2, [pc, #16]	@ (80026f4 <getIPfromDHCP+0x3c>)
 80026e2:	78d2      	ldrb	r2, [r2, #3]
 80026e4:	701a      	strb	r2, [r3, #0]
}
 80026e6:	bf00      	nop
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	200009a8 	.word	0x200009a8

080026f8 <getGWfromDHCP>:

void getGWfromDHCP(uint8_t* ip)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
	ip[0] =DHCP_allocated_gw[0];
 8002700:	4b0c      	ldr	r3, [pc, #48]	@ (8002734 <getGWfromDHCP+0x3c>)
 8002702:	781a      	ldrb	r2, [r3, #0]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	701a      	strb	r2, [r3, #0]
	ip[1] =DHCP_allocated_gw[1];
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	3301      	adds	r3, #1
 800270c:	4a09      	ldr	r2, [pc, #36]	@ (8002734 <getGWfromDHCP+0x3c>)
 800270e:	7852      	ldrb	r2, [r2, #1]
 8002710:	701a      	strb	r2, [r3, #0]
	ip[2] =DHCP_allocated_gw[2];
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	3302      	adds	r3, #2
 8002716:	4a07      	ldr	r2, [pc, #28]	@ (8002734 <getGWfromDHCP+0x3c>)
 8002718:	7892      	ldrb	r2, [r2, #2]
 800271a:	701a      	strb	r2, [r3, #0]
	ip[3] =DHCP_allocated_gw[3];			
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	3303      	adds	r3, #3
 8002720:	4a04      	ldr	r2, [pc, #16]	@ (8002734 <getGWfromDHCP+0x3c>)
 8002722:	78d2      	ldrb	r2, [r2, #3]
 8002724:	701a      	strb	r2, [r3, #0]
}
 8002726:	bf00      	nop
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	200009ac 	.word	0x200009ac

08002738 <getSNfromDHCP>:

void getSNfromDHCP(uint8_t* ip)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
   ip[0] = DHCP_allocated_sn[0];
 8002740:	4b0c      	ldr	r3, [pc, #48]	@ (8002774 <getSNfromDHCP+0x3c>)
 8002742:	781a      	ldrb	r2, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	701a      	strb	r2, [r3, #0]
   ip[1] = DHCP_allocated_sn[1];
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	3301      	adds	r3, #1
 800274c:	4a09      	ldr	r2, [pc, #36]	@ (8002774 <getSNfromDHCP+0x3c>)
 800274e:	7852      	ldrb	r2, [r2, #1]
 8002750:	701a      	strb	r2, [r3, #0]
   ip[2] = DHCP_allocated_sn[2];
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	3302      	adds	r3, #2
 8002756:	4a07      	ldr	r2, [pc, #28]	@ (8002774 <getSNfromDHCP+0x3c>)
 8002758:	7892      	ldrb	r2, [r2, #2]
 800275a:	701a      	strb	r2, [r3, #0]
   ip[3] = DHCP_allocated_sn[3];         
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	3303      	adds	r3, #3
 8002760:	4a04      	ldr	r2, [pc, #16]	@ (8002774 <getSNfromDHCP+0x3c>)
 8002762:	78d2      	ldrb	r2, [r2, #3]
 8002764:	701a      	strb	r2, [r3, #0]
}
 8002766:	bf00      	nop
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	200009b0 	.word	0x200009b0

08002778 <getDNSfromDHCP>:

void getDNSfromDHCP(uint8_t* ip)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
   ip[0] = DHCP_allocated_dns[0];
 8002780:	4b0c      	ldr	r3, [pc, #48]	@ (80027b4 <getDNSfromDHCP+0x3c>)
 8002782:	781a      	ldrb	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	701a      	strb	r2, [r3, #0]
   ip[1] = DHCP_allocated_dns[1];
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	3301      	adds	r3, #1
 800278c:	4a09      	ldr	r2, [pc, #36]	@ (80027b4 <getDNSfromDHCP+0x3c>)
 800278e:	7852      	ldrb	r2, [r2, #1]
 8002790:	701a      	strb	r2, [r3, #0]
   ip[2] = DHCP_allocated_dns[2];
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	3302      	adds	r3, #2
 8002796:	4a07      	ldr	r2, [pc, #28]	@ (80027b4 <getDNSfromDHCP+0x3c>)
 8002798:	7892      	ldrb	r2, [r2, #2]
 800279a:	701a      	strb	r2, [r3, #0]
   ip[3] = DHCP_allocated_dns[3];         
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	3303      	adds	r3, #3
 80027a0:	4a04      	ldr	r2, [pc, #16]	@ (80027b4 <getDNSfromDHCP+0x3c>)
 80027a2:	78d2      	ldrb	r2, [r2, #3]
 80027a4:	701a      	strb	r2, [r3, #0]
}
 80027a6:	bf00      	nop
 80027a8:	370c      	adds	r7, #12
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	200009b4 	.word	0x200009b4

080027b8 <NibbleToHex>:
{
	return dhcp_lease_time;
}

char NibbleToHex(uint8_t nibble)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	4603      	mov	r3, r0
 80027c0:	71fb      	strb	r3, [r7, #7]
  nibble &= 0x0F;
 80027c2:	79fb      	ldrb	r3, [r7, #7]
 80027c4:	f003 030f 	and.w	r3, r3, #15
 80027c8:	71fb      	strb	r3, [r7, #7]
  if (nibble <= 9)
 80027ca:	79fb      	ldrb	r3, [r7, #7]
 80027cc:	2b09      	cmp	r3, #9
 80027ce:	d803      	bhi.n	80027d8 <NibbleToHex+0x20>
    return nibble + '0';
 80027d0:	79fb      	ldrb	r3, [r7, #7]
 80027d2:	3330      	adds	r3, #48	@ 0x30
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	e002      	b.n	80027de <NibbleToHex+0x26>
  else 
    return nibble + ('A'-0x0A);
 80027d8:	79fb      	ldrb	r3, [r7, #7]
 80027da:	3337      	adds	r3, #55	@ 0x37
 80027dc:	b2db      	uxtb	r3, r3
}
 80027de:	4618      	mov	r0, r3
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
	...

080027ec <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 80027f4:	4b22      	ldr	r3, [pc, #136]	@ (8002880 <WIZCHIP_READ+0x94>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	4798      	blx	r3
   WIZCHIP.CS._select();
 80027fa:	4b21      	ldr	r3, [pc, #132]	@ (8002880 <WIZCHIP_READ+0x94>)
 80027fc:	695b      	ldr	r3, [r3, #20]
 80027fe:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002800:	4b1f      	ldr	r3, [pc, #124]	@ (8002880 <WIZCHIP_READ+0x94>)
 8002802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002804:	2b00      	cmp	r3, #0
 8002806:	d003      	beq.n	8002810 <WIZCHIP_READ+0x24>
 8002808:	4b1d      	ldr	r3, [pc, #116]	@ (8002880 <WIZCHIP_READ+0x94>)
 800280a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800280c:	2b00      	cmp	r3, #0
 800280e:	d114      	bne.n	800283a <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002810:	4b1b      	ldr	r3, [pc, #108]	@ (8002880 <WIZCHIP_READ+0x94>)
 8002812:	6a1b      	ldr	r3, [r3, #32]
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	0c12      	lsrs	r2, r2, #16
 8002818:	b2d2      	uxtb	r2, r2
 800281a:	4610      	mov	r0, r2
 800281c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800281e:	4b18      	ldr	r3, [pc, #96]	@ (8002880 <WIZCHIP_READ+0x94>)
 8002820:	6a1b      	ldr	r3, [r3, #32]
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	0a12      	lsrs	r2, r2, #8
 8002826:	b2d2      	uxtb	r2, r2
 8002828:	4610      	mov	r0, r2
 800282a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800282c:	4b14      	ldr	r3, [pc, #80]	@ (8002880 <WIZCHIP_READ+0x94>)
 800282e:	6a1b      	ldr	r3, [r3, #32]
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	b2d2      	uxtb	r2, r2
 8002834:	4610      	mov	r0, r2
 8002836:	4798      	blx	r3
 8002838:	e011      	b.n	800285e <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	0c1b      	lsrs	r3, r3, #16
 800283e:	b2db      	uxtb	r3, r3
 8002840:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	0a1b      	lsrs	r3, r3, #8
 8002846:	b2db      	uxtb	r3, r3
 8002848:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	b2db      	uxtb	r3, r3
 800284e:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002850:	4b0b      	ldr	r3, [pc, #44]	@ (8002880 <WIZCHIP_READ+0x94>)
 8002852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002854:	f107 020c 	add.w	r2, r7, #12
 8002858:	2103      	movs	r1, #3
 800285a:	4610      	mov	r0, r2
 800285c:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 800285e:	4b08      	ldr	r3, [pc, #32]	@ (8002880 <WIZCHIP_READ+0x94>)
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	4798      	blx	r3
 8002864:	4603      	mov	r3, r0
 8002866:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8002868:	4b05      	ldr	r3, [pc, #20]	@ (8002880 <WIZCHIP_READ+0x94>)
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800286e:	4b04      	ldr	r3, [pc, #16]	@ (8002880 <WIZCHIP_READ+0x94>)
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	4798      	blx	r3
   return ret;
 8002874:	7bfb      	ldrb	r3, [r7, #15]
}
 8002876:	4618      	mov	r0, r3
 8002878:	3710      	adds	r7, #16
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000044 	.word	0x20000044

08002884 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	460b      	mov	r3, r1
 800288e:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8002890:	4b22      	ldr	r3, [pc, #136]	@ (800291c <WIZCHIP_WRITE+0x98>)
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002896:	4b21      	ldr	r3, [pc, #132]	@ (800291c <WIZCHIP_WRITE+0x98>)
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f043 0304 	orr.w	r3, r3, #4
 80028a2:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80028a4:	4b1d      	ldr	r3, [pc, #116]	@ (800291c <WIZCHIP_WRITE+0x98>)
 80028a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d119      	bne.n	80028e0 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80028ac:	4b1b      	ldr	r3, [pc, #108]	@ (800291c <WIZCHIP_WRITE+0x98>)
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	0c12      	lsrs	r2, r2, #16
 80028b4:	b2d2      	uxtb	r2, r2
 80028b6:	4610      	mov	r0, r2
 80028b8:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80028ba:	4b18      	ldr	r3, [pc, #96]	@ (800291c <WIZCHIP_WRITE+0x98>)
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	0a12      	lsrs	r2, r2, #8
 80028c2:	b2d2      	uxtb	r2, r2
 80028c4:	4610      	mov	r0, r2
 80028c6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80028c8:	4b14      	ldr	r3, [pc, #80]	@ (800291c <WIZCHIP_WRITE+0x98>)
 80028ca:	6a1b      	ldr	r3, [r3, #32]
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	b2d2      	uxtb	r2, r2
 80028d0:	4610      	mov	r0, r2
 80028d2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 80028d4:	4b11      	ldr	r3, [pc, #68]	@ (800291c <WIZCHIP_WRITE+0x98>)
 80028d6:	6a1b      	ldr	r3, [r3, #32]
 80028d8:	78fa      	ldrb	r2, [r7, #3]
 80028da:	4610      	mov	r0, r2
 80028dc:	4798      	blx	r3
 80028de:	e013      	b.n	8002908 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	0c1b      	lsrs	r3, r3, #16
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	0a1b      	lsrs	r3, r3, #8
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 80028f6:	78fb      	ldrb	r3, [r7, #3]
 80028f8:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 80028fa:	4b08      	ldr	r3, [pc, #32]	@ (800291c <WIZCHIP_WRITE+0x98>)
 80028fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028fe:	f107 020c 	add.w	r2, r7, #12
 8002902:	2104      	movs	r1, #4
 8002904:	4610      	mov	r0, r2
 8002906:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002908:	4b04      	ldr	r3, [pc, #16]	@ (800291c <WIZCHIP_WRITE+0x98>)
 800290a:	699b      	ldr	r3, [r3, #24]
 800290c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800290e:	4b03      	ldr	r3, [pc, #12]	@ (800291c <WIZCHIP_WRITE+0x98>)
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	4798      	blx	r3
}
 8002914:	bf00      	nop
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	20000044 	.word	0x20000044

08002920 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002920:	b590      	push	{r4, r7, lr}
 8002922:	b087      	sub	sp, #28
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	4613      	mov	r3, r2
 800292c:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800292e:	4b2b      	ldr	r3, [pc, #172]	@ (80029dc <WIZCHIP_READ_BUF+0xbc>)
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002934:	4b29      	ldr	r3, [pc, #164]	@ (80029dc <WIZCHIP_READ_BUF+0xbc>)
 8002936:	695b      	ldr	r3, [r3, #20]
 8002938:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800293a:	4b28      	ldr	r3, [pc, #160]	@ (80029dc <WIZCHIP_READ_BUF+0xbc>)
 800293c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800293e:	2b00      	cmp	r3, #0
 8002940:	d003      	beq.n	800294a <WIZCHIP_READ_BUF+0x2a>
 8002942:	4b26      	ldr	r3, [pc, #152]	@ (80029dc <WIZCHIP_READ_BUF+0xbc>)
 8002944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002946:	2b00      	cmp	r3, #0
 8002948:	d126      	bne.n	8002998 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800294a:	4b24      	ldr	r3, [pc, #144]	@ (80029dc <WIZCHIP_READ_BUF+0xbc>)
 800294c:	6a1b      	ldr	r3, [r3, #32]
 800294e:	68fa      	ldr	r2, [r7, #12]
 8002950:	0c12      	lsrs	r2, r2, #16
 8002952:	b2d2      	uxtb	r2, r2
 8002954:	4610      	mov	r0, r2
 8002956:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002958:	4b20      	ldr	r3, [pc, #128]	@ (80029dc <WIZCHIP_READ_BUF+0xbc>)
 800295a:	6a1b      	ldr	r3, [r3, #32]
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	0a12      	lsrs	r2, r2, #8
 8002960:	b2d2      	uxtb	r2, r2
 8002962:	4610      	mov	r0, r2
 8002964:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002966:	4b1d      	ldr	r3, [pc, #116]	@ (80029dc <WIZCHIP_READ_BUF+0xbc>)
 8002968:	6a1b      	ldr	r3, [r3, #32]
 800296a:	68fa      	ldr	r2, [r7, #12]
 800296c:	b2d2      	uxtb	r2, r2
 800296e:	4610      	mov	r0, r2
 8002970:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8002972:	2300      	movs	r3, #0
 8002974:	82fb      	strh	r3, [r7, #22]
 8002976:	e00a      	b.n	800298e <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8002978:	4b18      	ldr	r3, [pc, #96]	@ (80029dc <WIZCHIP_READ_BUF+0xbc>)
 800297a:	69db      	ldr	r3, [r3, #28]
 800297c:	8afa      	ldrh	r2, [r7, #22]
 800297e:	68b9      	ldr	r1, [r7, #8]
 8002980:	188c      	adds	r4, r1, r2
 8002982:	4798      	blx	r3
 8002984:	4603      	mov	r3, r0
 8002986:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8002988:	8afb      	ldrh	r3, [r7, #22]
 800298a:	3301      	adds	r3, #1
 800298c:	82fb      	strh	r3, [r7, #22]
 800298e:	8afa      	ldrh	r2, [r7, #22]
 8002990:	88fb      	ldrh	r3, [r7, #6]
 8002992:	429a      	cmp	r2, r3
 8002994:	d3f0      	bcc.n	8002978 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002996:	e017      	b.n	80029c8 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	0c1b      	lsrs	r3, r3, #16
 800299c:	b2db      	uxtb	r3, r3
 800299e:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	0a1b      	lsrs	r3, r3, #8
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80029ae:	4b0b      	ldr	r3, [pc, #44]	@ (80029dc <WIZCHIP_READ_BUF+0xbc>)
 80029b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b2:	f107 0210 	add.w	r2, r7, #16
 80029b6:	2103      	movs	r1, #3
 80029b8:	4610      	mov	r0, r2
 80029ba:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 80029bc:	4b07      	ldr	r3, [pc, #28]	@ (80029dc <WIZCHIP_READ_BUF+0xbc>)
 80029be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c0:	88fa      	ldrh	r2, [r7, #6]
 80029c2:	4611      	mov	r1, r2
 80029c4:	68b8      	ldr	r0, [r7, #8]
 80029c6:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80029c8:	4b04      	ldr	r3, [pc, #16]	@ (80029dc <WIZCHIP_READ_BUF+0xbc>)
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80029ce:	4b03      	ldr	r3, [pc, #12]	@ (80029dc <WIZCHIP_READ_BUF+0xbc>)
 80029d0:	691b      	ldr	r3, [r3, #16]
 80029d2:	4798      	blx	r3
}
 80029d4:	bf00      	nop
 80029d6:	371c      	adds	r7, #28
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd90      	pop	{r4, r7, pc}
 80029dc:	20000044 	.word	0x20000044

080029e0 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	4613      	mov	r3, r2
 80029ec:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80029ee:	4b2b      	ldr	r3, [pc, #172]	@ (8002a9c <WIZCHIP_WRITE_BUF+0xbc>)
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	4798      	blx	r3
   WIZCHIP.CS._select();
 80029f4:	4b29      	ldr	r3, [pc, #164]	@ (8002a9c <WIZCHIP_WRITE_BUF+0xbc>)
 80029f6:	695b      	ldr	r3, [r3, #20]
 80029f8:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f043 0304 	orr.w	r3, r3, #4
 8002a00:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002a02:	4b26      	ldr	r3, [pc, #152]	@ (8002a9c <WIZCHIP_WRITE_BUF+0xbc>)
 8002a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d126      	bne.n	8002a58 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002a0a:	4b24      	ldr	r3, [pc, #144]	@ (8002a9c <WIZCHIP_WRITE_BUF+0xbc>)
 8002a0c:	6a1b      	ldr	r3, [r3, #32]
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	0c12      	lsrs	r2, r2, #16
 8002a12:	b2d2      	uxtb	r2, r2
 8002a14:	4610      	mov	r0, r2
 8002a16:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002a18:	4b20      	ldr	r3, [pc, #128]	@ (8002a9c <WIZCHIP_WRITE_BUF+0xbc>)
 8002a1a:	6a1b      	ldr	r3, [r3, #32]
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	0a12      	lsrs	r2, r2, #8
 8002a20:	b2d2      	uxtb	r2, r2
 8002a22:	4610      	mov	r0, r2
 8002a24:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002a26:	4b1d      	ldr	r3, [pc, #116]	@ (8002a9c <WIZCHIP_WRITE_BUF+0xbc>)
 8002a28:	6a1b      	ldr	r3, [r3, #32]
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	b2d2      	uxtb	r2, r2
 8002a2e:	4610      	mov	r0, r2
 8002a30:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8002a32:	2300      	movs	r3, #0
 8002a34:	82fb      	strh	r3, [r7, #22]
 8002a36:	e00a      	b.n	8002a4e <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8002a38:	4b18      	ldr	r3, [pc, #96]	@ (8002a9c <WIZCHIP_WRITE_BUF+0xbc>)
 8002a3a:	6a1b      	ldr	r3, [r3, #32]
 8002a3c:	8afa      	ldrh	r2, [r7, #22]
 8002a3e:	68b9      	ldr	r1, [r7, #8]
 8002a40:	440a      	add	r2, r1
 8002a42:	7812      	ldrb	r2, [r2, #0]
 8002a44:	4610      	mov	r0, r2
 8002a46:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8002a48:	8afb      	ldrh	r3, [r7, #22]
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	82fb      	strh	r3, [r7, #22]
 8002a4e:	8afa      	ldrh	r2, [r7, #22]
 8002a50:	88fb      	ldrh	r3, [r7, #6]
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d3f0      	bcc.n	8002a38 <WIZCHIP_WRITE_BUF+0x58>
 8002a56:	e017      	b.n	8002a88 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	0c1b      	lsrs	r3, r3, #16
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	0a1b      	lsrs	r3, r3, #8
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002a6e:	4b0b      	ldr	r3, [pc, #44]	@ (8002a9c <WIZCHIP_WRITE_BUF+0xbc>)
 8002a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a72:	f107 0210 	add.w	r2, r7, #16
 8002a76:	2103      	movs	r1, #3
 8002a78:	4610      	mov	r0, r2
 8002a7a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8002a7c:	4b07      	ldr	r3, [pc, #28]	@ (8002a9c <WIZCHIP_WRITE_BUF+0xbc>)
 8002a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a80:	88fa      	ldrh	r2, [r7, #6]
 8002a82:	4611      	mov	r1, r2
 8002a84:	68b8      	ldr	r0, [r7, #8]
 8002a86:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002a88:	4b04      	ldr	r3, [pc, #16]	@ (8002a9c <WIZCHIP_WRITE_BUF+0xbc>)
 8002a8a:	699b      	ldr	r3, [r3, #24]
 8002a8c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002a8e:	4b03      	ldr	r3, [pc, #12]	@ (8002a9c <WIZCHIP_WRITE_BUF+0xbc>)
 8002a90:	691b      	ldr	r3, [r3, #16]
 8002a92:	4798      	blx	r3
}
 8002a94:	bf00      	nop
 8002a96:	3718      	adds	r7, #24
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	20000044 	.word	0x20000044

08002aa0 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8002aa0:	b590      	push	{r4, r7, lr}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	81fb      	strh	r3, [r7, #14]
 8002aae:	2300      	movs	r3, #0
 8002ab0:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8002ab2:	79fb      	ldrb	r3, [r7, #7]
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	00db      	lsls	r3, r3, #3
 8002aba:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff fe94 	bl	80027ec <WIZCHIP_READ>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8002ac8:	89bb      	ldrh	r3, [r7, #12]
 8002aca:	021b      	lsls	r3, r3, #8
 8002acc:	b29c      	uxth	r4, r3
 8002ace:	79fb      	ldrb	r3, [r7, #7]
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	00db      	lsls	r3, r3, #3
 8002ad6:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff fe86 	bl	80027ec <WIZCHIP_READ>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	4423      	add	r3, r4
 8002ae4:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8002ae6:	89bb      	ldrh	r3, [r7, #12]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d019      	beq.n	8002b20 <getSn_TX_FSR+0x80>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8002aec:	79fb      	ldrb	r3, [r7, #7]
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	3301      	adds	r3, #1
 8002af2:	00db      	lsls	r3, r3, #3
 8002af4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7ff fe77 	bl	80027ec <WIZCHIP_READ>
 8002afe:	4603      	mov	r3, r0
 8002b00:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8002b02:	89fb      	ldrh	r3, [r7, #14]
 8002b04:	021b      	lsls	r3, r3, #8
 8002b06:	b29c      	uxth	r4, r3
 8002b08:	79fb      	ldrb	r3, [r7, #7]
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	00db      	lsls	r3, r3, #3
 8002b10:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff fe69 	bl	80027ec <WIZCHIP_READ>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	4423      	add	r3, r4
 8002b1e:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8002b20:	89fa      	ldrh	r2, [r7, #14]
 8002b22:	89bb      	ldrh	r3, [r7, #12]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d1c4      	bne.n	8002ab2 <getSn_TX_FSR+0x12>
   return val;
 8002b28:	89fb      	ldrh	r3, [r7, #14]
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3714      	adds	r7, #20
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd90      	pop	{r4, r7, pc}

08002b32 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8002b32:	b590      	push	{r4, r7, lr}
 8002b34:	b085      	sub	sp, #20
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	4603      	mov	r3, r0
 8002b3a:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	81fb      	strh	r3, [r7, #14]
 8002b40:	2300      	movs	r3, #0
 8002b42:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8002b44:	79fb      	ldrb	r3, [r7, #7]
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	3301      	adds	r3, #1
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7ff fe4b 	bl	80027ec <WIZCHIP_READ>
 8002b56:	4603      	mov	r3, r0
 8002b58:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8002b5a:	89bb      	ldrh	r3, [r7, #12]
 8002b5c:	021b      	lsls	r3, r3, #8
 8002b5e:	b29c      	uxth	r4, r3
 8002b60:	79fb      	ldrb	r3, [r7, #7]
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	3301      	adds	r3, #1
 8002b66:	00db      	lsls	r3, r3, #3
 8002b68:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff fe3d 	bl	80027ec <WIZCHIP_READ>
 8002b72:	4603      	mov	r3, r0
 8002b74:	4423      	add	r3, r4
 8002b76:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8002b78:	89bb      	ldrh	r3, [r7, #12]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d019      	beq.n	8002bb2 <getSn_RX_RSR+0x80>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8002b7e:	79fb      	ldrb	r3, [r7, #7]
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	3301      	adds	r3, #1
 8002b84:	00db      	lsls	r3, r3, #3
 8002b86:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff fe2e 	bl	80027ec <WIZCHIP_READ>
 8002b90:	4603      	mov	r3, r0
 8002b92:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8002b94:	89fb      	ldrh	r3, [r7, #14]
 8002b96:	021b      	lsls	r3, r3, #8
 8002b98:	b29c      	uxth	r4, r3
 8002b9a:	79fb      	ldrb	r3, [r7, #7]
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	00db      	lsls	r3, r3, #3
 8002ba2:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7ff fe20 	bl	80027ec <WIZCHIP_READ>
 8002bac:	4603      	mov	r3, r0
 8002bae:	4423      	add	r3, r4
 8002bb0:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8002bb2:	89fa      	ldrh	r2, [r7, #14]
 8002bb4:	89bb      	ldrh	r3, [r7, #12]
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d1c4      	bne.n	8002b44 <getSn_RX_RSR+0x12>
   return val;
 8002bba:	89fb      	ldrh	r3, [r7, #14]
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3714      	adds	r7, #20
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd90      	pop	{r4, r7, pc}

08002bc4 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8002bc4:	b590      	push	{r4, r7, lr}
 8002bc6:	b085      	sub	sp, #20
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	4603      	mov	r3, r0
 8002bcc:	6039      	str	r1, [r7, #0]
 8002bce:	71fb      	strb	r3, [r7, #7]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8002bdc:	88bb      	ldrh	r3, [r7, #4]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d046      	beq.n	8002c70 <wiz_send_data+0xac>
   ptr = getSn_TX_WR(sn);
 8002be2:	79fb      	ldrb	r3, [r7, #7]
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	3301      	adds	r3, #1
 8002be8:	00db      	lsls	r3, r3, #3
 8002bea:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7ff fdfc 	bl	80027ec <WIZCHIP_READ>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	021b      	lsls	r3, r3, #8
 8002bf8:	b29c      	uxth	r4, r3
 8002bfa:	79fb      	ldrb	r3, [r7, #7]
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	3301      	adds	r3, #1
 8002c00:	00db      	lsls	r3, r3, #3
 8002c02:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7ff fdf0 	bl	80027ec <WIZCHIP_READ>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	4423      	add	r3, r4
 8002c10:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8002c12:	89fb      	ldrh	r3, [r7, #14]
 8002c14:	021b      	lsls	r3, r3, #8
 8002c16:	79fa      	ldrb	r2, [r7, #7]
 8002c18:	0092      	lsls	r2, r2, #2
 8002c1a:	3202      	adds	r2, #2
 8002c1c:	00d2      	lsls	r2, r2, #3
 8002c1e:	4413      	add	r3, r2
 8002c20:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8002c22:	88bb      	ldrh	r3, [r7, #4]
 8002c24:	461a      	mov	r2, r3
 8002c26:	6839      	ldr	r1, [r7, #0]
 8002c28:	68b8      	ldr	r0, [r7, #8]
 8002c2a:	f7ff fed9 	bl	80029e0 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8002c2e:	89fa      	ldrh	r2, [r7, #14]
 8002c30:	88bb      	ldrh	r3, [r7, #4]
 8002c32:	4413      	add	r3, r2
 8002c34:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	00db      	lsls	r3, r3, #3
 8002c3e:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 8002c42:	461a      	mov	r2, r3
 8002c44:	89fb      	ldrh	r3, [r7, #14]
 8002c46:	0a1b      	lsrs	r3, r3, #8
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	4610      	mov	r0, r2
 8002c50:	f7ff fe18 	bl	8002884 <WIZCHIP_WRITE>
 8002c54:	79fb      	ldrb	r3, [r7, #7]
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	3301      	adds	r3, #1
 8002c5a:	00db      	lsls	r3, r3, #3
 8002c5c:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8002c60:	461a      	mov	r2, r3
 8002c62:	89fb      	ldrh	r3, [r7, #14]
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	4619      	mov	r1, r3
 8002c68:	4610      	mov	r0, r2
 8002c6a:	f7ff fe0b 	bl	8002884 <WIZCHIP_WRITE>
 8002c6e:	e000      	b.n	8002c72 <wiz_send_data+0xae>
   if(len == 0)  return;
 8002c70:	bf00      	nop
}
 8002c72:	3714      	adds	r7, #20
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd90      	pop	{r4, r7, pc}

08002c78 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8002c78:	b590      	push	{r4, r7, lr}
 8002c7a:	b085      	sub	sp, #20
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4603      	mov	r3, r0
 8002c80:	6039      	str	r1, [r7, #0]
 8002c82:	71fb      	strb	r3, [r7, #7]
 8002c84:	4613      	mov	r3, r2
 8002c86:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8002c90:	88bb      	ldrh	r3, [r7, #4]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d046      	beq.n	8002d24 <wiz_recv_data+0xac>
   ptr = getSn_RX_RD(sn);
 8002c96:	79fb      	ldrb	r3, [r7, #7]
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	00db      	lsls	r3, r3, #3
 8002c9e:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7ff fda2 	bl	80027ec <WIZCHIP_READ>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	021b      	lsls	r3, r3, #8
 8002cac:	b29c      	uxth	r4, r3
 8002cae:	79fb      	ldrb	r3, [r7, #7]
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	00db      	lsls	r3, r3, #3
 8002cb6:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7ff fd96 	bl	80027ec <WIZCHIP_READ>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	4423      	add	r3, r4
 8002cc4:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8002cc6:	89fb      	ldrh	r3, [r7, #14]
 8002cc8:	021b      	lsls	r3, r3, #8
 8002cca:	79fa      	ldrb	r2, [r7, #7]
 8002ccc:	0092      	lsls	r2, r2, #2
 8002cce:	3203      	adds	r2, #3
 8002cd0:	00d2      	lsls	r2, r2, #3
 8002cd2:	4413      	add	r3, r2
 8002cd4:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8002cd6:	88bb      	ldrh	r3, [r7, #4]
 8002cd8:	461a      	mov	r2, r3
 8002cda:	6839      	ldr	r1, [r7, #0]
 8002cdc:	68b8      	ldr	r0, [r7, #8]
 8002cde:	f7ff fe1f 	bl	8002920 <WIZCHIP_READ_BUF>
   ptr += len;
 8002ce2:	89fa      	ldrh	r2, [r7, #14]
 8002ce4:	88bb      	ldrh	r3, [r7, #4]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 8002cea:	79fb      	ldrb	r3, [r7, #7]
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	3301      	adds	r3, #1
 8002cf0:	00db      	lsls	r3, r3, #3
 8002cf2:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	89fb      	ldrh	r3, [r7, #14]
 8002cfa:	0a1b      	lsrs	r3, r3, #8
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	4619      	mov	r1, r3
 8002d02:	4610      	mov	r0, r2
 8002d04:	f7ff fdbe 	bl	8002884 <WIZCHIP_WRITE>
 8002d08:	79fb      	ldrb	r3, [r7, #7]
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8002d14:	461a      	mov	r2, r3
 8002d16:	89fb      	ldrh	r3, [r7, #14]
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	4610      	mov	r0, r2
 8002d1e:	f7ff fdb1 	bl	8002884 <WIZCHIP_WRITE>
 8002d22:	e000      	b.n	8002d26 <wiz_recv_data+0xae>
   if(len == 0) return;
 8002d24:	bf00      	nop
}
 8002d26:	3714      	adds	r7, #20
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd90      	pop	{r4, r7, pc}

08002d2c <wiz_recv_ignore>:


void wiz_recv_ignore(uint8_t sn, uint16_t len)
{
 8002d2c:	b590      	push	{r4, r7, lr}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	4603      	mov	r3, r0
 8002d34:	460a      	mov	r2, r1
 8002d36:	71fb      	strb	r3, [r7, #7]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	81fb      	strh	r3, [r7, #14]

   ptr = getSn_RX_RD(sn);
 8002d40:	79fb      	ldrb	r3, [r7, #7]
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	3301      	adds	r3, #1
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7ff fd4d 	bl	80027ec <WIZCHIP_READ>
 8002d52:	4603      	mov	r3, r0
 8002d54:	021b      	lsls	r3, r3, #8
 8002d56:	b29c      	uxth	r4, r3
 8002d58:	79fb      	ldrb	r3, [r7, #7]
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	00db      	lsls	r3, r3, #3
 8002d60:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7ff fd41 	bl	80027ec <WIZCHIP_READ>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	4423      	add	r3, r4
 8002d6e:	81fb      	strh	r3, [r7, #14]
   ptr += len;
 8002d70:	89fa      	ldrh	r2, [r7, #14]
 8002d72:	88bb      	ldrh	r3, [r7, #4]
 8002d74:	4413      	add	r3, r2
 8002d76:	81fb      	strh	r3, [r7, #14]
   setSn_RX_RD(sn,ptr);
 8002d78:	79fb      	ldrb	r3, [r7, #7]
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	00db      	lsls	r3, r3, #3
 8002d80:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8002d84:	461a      	mov	r2, r3
 8002d86:	89fb      	ldrh	r3, [r7, #14]
 8002d88:	0a1b      	lsrs	r3, r3, #8
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	4619      	mov	r1, r3
 8002d90:	4610      	mov	r0, r2
 8002d92:	f7ff fd77 	bl	8002884 <WIZCHIP_WRITE>
 8002d96:	79fb      	ldrb	r3, [r7, #7]
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	00db      	lsls	r3, r3, #3
 8002d9e:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8002da2:	461a      	mov	r2, r3
 8002da4:	89fb      	ldrh	r3, [r7, #14]
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	4619      	mov	r1, r3
 8002daa:	4610      	mov	r0, r2
 8002dac:	f7ff fd6a 	bl	8002884 <WIZCHIP_WRITE>
}
 8002db0:	bf00      	nop
 8002db2:	3714      	adds	r7, #20
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd90      	pop	{r4, r7, pc}

08002db8 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8002db8:	b590      	push	{r4, r7, lr}
 8002dba:	b085      	sub	sp, #20
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	4604      	mov	r4, r0
 8002dc0:	4608      	mov	r0, r1
 8002dc2:	4611      	mov	r1, r2
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	4623      	mov	r3, r4
 8002dc8:	71fb      	strb	r3, [r7, #7]
 8002dca:	4603      	mov	r3, r0
 8002dcc:	71bb      	strb	r3, [r7, #6]
 8002dce:	460b      	mov	r3, r1
 8002dd0:	80bb      	strh	r3, [r7, #4]
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8002dd6:	79fb      	ldrb	r3, [r7, #7]
 8002dd8:	2b08      	cmp	r3, #8
 8002dda:	d902      	bls.n	8002de2 <socket+0x2a>
 8002ddc:	f04f 33ff 	mov.w	r3, #4294967295
 8002de0:	e0f0      	b.n	8002fc4 <socket+0x20c>
	switch(protocol)
 8002de2:	79bb      	ldrb	r3, [r7, #6]
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d005      	beq.n	8002df4 <socket+0x3c>
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	dd11      	ble.n	8002e10 <socket+0x58>
 8002dec:	3b02      	subs	r3, #2
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d80e      	bhi.n	8002e10 <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8002df2:	e011      	b.n	8002e18 <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8002df4:	f107 030c 	add.w	r3, r7, #12
 8002df8:	2204      	movs	r2, #4
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002e00:	f7ff fd8e 	bl	8002920 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d105      	bne.n	8002e16 <socket+0x5e>
 8002e0a:	f06f 0302 	mvn.w	r3, #2
 8002e0e:	e0d9      	b.n	8002fc4 <socket+0x20c>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8002e10:	f06f 0304 	mvn.w	r3, #4
 8002e14:	e0d6      	b.n	8002fc4 <socket+0x20c>
	    break;
 8002e16:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8002e18:	78fb      	ldrb	r3, [r7, #3]
 8002e1a:	f003 0304 	and.w	r3, r3, #4
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d002      	beq.n	8002e28 <socket+0x70>
 8002e22:	f06f 0305 	mvn.w	r3, #5
 8002e26:	e0cd      	b.n	8002fc4 <socket+0x20c>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8002e28:	78fb      	ldrb	r3, [r7, #3]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d028      	beq.n	8002e80 <socket+0xc8>
	{
   	switch(protocol)
 8002e2e:	79bb      	ldrb	r3, [r7, #6]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d002      	beq.n	8002e3a <socket+0x82>
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d008      	beq.n	8002e4a <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8002e38:	e022      	b.n	8002e80 <socket+0xc8>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8002e3a:	78fb      	ldrb	r3, [r7, #3]
 8002e3c:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d11a      	bne.n	8002e7a <socket+0xc2>
 8002e44:	f06f 0305 	mvn.w	r3, #5
 8002e48:	e0bc      	b.n	8002fc4 <socket+0x20c>
   	      if(flag & SF_IGMP_VER2)
 8002e4a:	78fb      	ldrb	r3, [r7, #3]
 8002e4c:	f003 0320 	and.w	r3, r3, #32
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d006      	beq.n	8002e62 <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8002e54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	db02      	blt.n	8002e62 <socket+0xaa>
 8002e5c:	f06f 0305 	mvn.w	r3, #5
 8002e60:	e0b0      	b.n	8002fc4 <socket+0x20c>
      	      if(flag & SF_UNI_BLOCK)
 8002e62:	78fb      	ldrb	r3, [r7, #3]
 8002e64:	f003 0310 	and.w	r3, r3, #16
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d008      	beq.n	8002e7e <socket+0xc6>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8002e6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	db04      	blt.n	8002e7e <socket+0xc6>
 8002e74:	f06f 0305 	mvn.w	r3, #5
 8002e78:	e0a4      	b.n	8002fc4 <socket+0x20c>
   	      break;
 8002e7a:	bf00      	nop
 8002e7c:	e000      	b.n	8002e80 <socket+0xc8>
   	      break;
 8002e7e:	bf00      	nop
   	}
   }
	close(sn);
 8002e80:	79fb      	ldrb	r3, [r7, #7]
 8002e82:	4618      	mov	r0, r3
 8002e84:	f000 f8ac 	bl	8002fe0 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8002e88:	79fb      	ldrb	r3, [r7, #7]
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	3301      	adds	r3, #1
 8002e8e:	00db      	lsls	r3, r3, #3
 8002e90:	4618      	mov	r0, r3
 8002e92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e96:	f023 030f 	bic.w	r3, r3, #15
 8002e9a:	b25a      	sxtb	r2, r3
 8002e9c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	b25b      	sxtb	r3, r3
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	f7ff fcec 	bl	8002884 <WIZCHIP_WRITE>
    #endif
	if(!port)
 8002eac:	88bb      	ldrh	r3, [r7, #4]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d110      	bne.n	8002ed4 <socket+0x11c>
	{
	   port = sock_any_port++;
 8002eb2:	4b46      	ldr	r3, [pc, #280]	@ (8002fcc <socket+0x214>)
 8002eb4:	881b      	ldrh	r3, [r3, #0]
 8002eb6:	1c5a      	adds	r2, r3, #1
 8002eb8:	b291      	uxth	r1, r2
 8002eba:	4a44      	ldr	r2, [pc, #272]	@ (8002fcc <socket+0x214>)
 8002ebc:	8011      	strh	r1, [r2, #0]
 8002ebe:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8002ec0:	4b42      	ldr	r3, [pc, #264]	@ (8002fcc <socket+0x214>)
 8002ec2:	881b      	ldrh	r3, [r3, #0]
 8002ec4:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d103      	bne.n	8002ed4 <socket+0x11c>
 8002ecc:	4b3f      	ldr	r3, [pc, #252]	@ (8002fcc <socket+0x214>)
 8002ece:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8002ed2:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8002ed4:	79fb      	ldrb	r3, [r7, #7]
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	3301      	adds	r3, #1
 8002eda:	00db      	lsls	r3, r3, #3
 8002edc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	88bb      	ldrh	r3, [r7, #4]
 8002ee4:	0a1b      	lsrs	r3, r3, #8
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	4619      	mov	r1, r3
 8002eec:	4610      	mov	r0, r2
 8002eee:	f7ff fcc9 	bl	8002884 <WIZCHIP_WRITE>
 8002ef2:	79fb      	ldrb	r3, [r7, #7]
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	00db      	lsls	r3, r3, #3
 8002efa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002efe:	461a      	mov	r2, r3
 8002f00:	88bb      	ldrh	r3, [r7, #4]
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	4619      	mov	r1, r3
 8002f06:	4610      	mov	r0, r2
 8002f08:	f7ff fcbc 	bl	8002884 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	3301      	adds	r3, #1
 8002f12:	00db      	lsls	r3, r3, #3
 8002f14:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002f18:	2101      	movs	r1, #1
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f7ff fcb2 	bl	8002884 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8002f20:	bf00      	nop
 8002f22:	79fb      	ldrb	r3, [r7, #7]
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	3301      	adds	r3, #1
 8002f28:	00db      	lsls	r3, r3, #3
 8002f2a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f7ff fc5c 	bl	80027ec <WIZCHIP_READ>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1f3      	bne.n	8002f22 <socket+0x16a>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8002f3a:	79fb      	ldrb	r3, [r7, #7]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	b21b      	sxth	r3, r3
 8002f44:	43db      	mvns	r3, r3
 8002f46:	b21a      	sxth	r2, r3
 8002f48:	4b21      	ldr	r3, [pc, #132]	@ (8002fd0 <socket+0x218>)
 8002f4a:	881b      	ldrh	r3, [r3, #0]
 8002f4c:	b21b      	sxth	r3, r3
 8002f4e:	4013      	ands	r3, r2
 8002f50:	b21b      	sxth	r3, r3
 8002f52:	b29a      	uxth	r2, r3
 8002f54:	4b1e      	ldr	r3, [pc, #120]	@ (8002fd0 <socket+0x218>)
 8002f56:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8002f58:	78fb      	ldrb	r3, [r7, #3]
 8002f5a:	f003 0201 	and.w	r2, r3, #1
 8002f5e:	79fb      	ldrb	r3, [r7, #7]
 8002f60:	fa02 f303 	lsl.w	r3, r2, r3
 8002f64:	b21a      	sxth	r2, r3
 8002f66:	4b1a      	ldr	r3, [pc, #104]	@ (8002fd0 <socket+0x218>)
 8002f68:	881b      	ldrh	r3, [r3, #0]
 8002f6a:	b21b      	sxth	r3, r3
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	b21b      	sxth	r3, r3
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	4b17      	ldr	r3, [pc, #92]	@ (8002fd0 <socket+0x218>)
 8002f74:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8002f76:	79fb      	ldrb	r3, [r7, #7]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7e:	b21b      	sxth	r3, r3
 8002f80:	43db      	mvns	r3, r3
 8002f82:	b21a      	sxth	r2, r3
 8002f84:	4b13      	ldr	r3, [pc, #76]	@ (8002fd4 <socket+0x21c>)
 8002f86:	881b      	ldrh	r3, [r3, #0]
 8002f88:	b21b      	sxth	r3, r3
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	b21b      	sxth	r3, r3
 8002f8e:	b29a      	uxth	r2, r3
 8002f90:	4b10      	ldr	r3, [pc, #64]	@ (8002fd4 <socket+0x21c>)
 8002f92:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8002f94:	79fb      	ldrb	r3, [r7, #7]
 8002f96:	4a10      	ldr	r2, [pc, #64]	@ (8002fd8 <socket+0x220>)
 8002f98:	2100      	movs	r1, #0
 8002f9a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8002f9e:	79fb      	ldrb	r3, [r7, #7]
 8002fa0:	4a0e      	ldr	r2, [pc, #56]	@ (8002fdc <socket+0x224>)
 8002fa2:	2100      	movs	r1, #0
 8002fa4:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8002fa6:	bf00      	nop
 8002fa8:	79fb      	ldrb	r3, [r7, #7]
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	3301      	adds	r3, #1
 8002fae:	00db      	lsls	r3, r3, #3
 8002fb0:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff fc19 	bl	80027ec <WIZCHIP_READ>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d0f3      	beq.n	8002fa8 <socket+0x1f0>
   return (int8_t)sn;
 8002fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3714      	adds	r7, #20
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd90      	pop	{r4, r7, pc}
 8002fcc:	20000040 	.word	0x20000040
 8002fd0:	200009ce 	.word	0x200009ce
 8002fd4:	200009d0 	.word	0x200009d0
 8002fd8:	200009d4 	.word	0x200009d4
 8002fdc:	200009e4 	.word	0x200009e4

08002fe0 <close>:

int8_t close(uint8_t sn)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8002fea:	79fb      	ldrb	r3, [r7, #7]
 8002fec:	2b08      	cmp	r3, #8
 8002fee:	d902      	bls.n	8002ff6 <close+0x16>
 8002ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ff4:	e055      	b.n	80030a2 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8002ff6:	79fb      	ldrb	r3, [r7, #7]
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	00db      	lsls	r3, r3, #3
 8002ffe:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003002:	2110      	movs	r1, #16
 8003004:	4618      	mov	r0, r3
 8003006:	f7ff fc3d 	bl	8002884 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 800300a:	bf00      	nop
 800300c:	79fb      	ldrb	r3, [r7, #7]
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	3301      	adds	r3, #1
 8003012:	00db      	lsls	r3, r3, #3
 8003014:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003018:	4618      	mov	r0, r3
 800301a:	f7ff fbe7 	bl	80027ec <WIZCHIP_READ>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d1f3      	bne.n	800300c <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8003024:	79fb      	ldrb	r3, [r7, #7]
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	3301      	adds	r3, #1
 800302a:	00db      	lsls	r3, r3, #3
 800302c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003030:	211f      	movs	r1, #31
 8003032:	4618      	mov	r0, r3
 8003034:	f7ff fc26 	bl	8002884 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8003038:	79fb      	ldrb	r3, [r7, #7]
 800303a:	2201      	movs	r2, #1
 800303c:	fa02 f303 	lsl.w	r3, r2, r3
 8003040:	b21b      	sxth	r3, r3
 8003042:	43db      	mvns	r3, r3
 8003044:	b21a      	sxth	r2, r3
 8003046:	4b19      	ldr	r3, [pc, #100]	@ (80030ac <close+0xcc>)
 8003048:	881b      	ldrh	r3, [r3, #0]
 800304a:	b21b      	sxth	r3, r3
 800304c:	4013      	ands	r3, r2
 800304e:	b21b      	sxth	r3, r3
 8003050:	b29a      	uxth	r2, r3
 8003052:	4b16      	ldr	r3, [pc, #88]	@ (80030ac <close+0xcc>)
 8003054:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8003056:	79fb      	ldrb	r3, [r7, #7]
 8003058:	2201      	movs	r2, #1
 800305a:	fa02 f303 	lsl.w	r3, r2, r3
 800305e:	b21b      	sxth	r3, r3
 8003060:	43db      	mvns	r3, r3
 8003062:	b21a      	sxth	r2, r3
 8003064:	4b12      	ldr	r3, [pc, #72]	@ (80030b0 <close+0xd0>)
 8003066:	881b      	ldrh	r3, [r3, #0]
 8003068:	b21b      	sxth	r3, r3
 800306a:	4013      	ands	r3, r2
 800306c:	b21b      	sxth	r3, r3
 800306e:	b29a      	uxth	r2, r3
 8003070:	4b0f      	ldr	r3, [pc, #60]	@ (80030b0 <close+0xd0>)
 8003072:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8003074:	79fb      	ldrb	r3, [r7, #7]
 8003076:	4a0f      	ldr	r2, [pc, #60]	@ (80030b4 <close+0xd4>)
 8003078:	2100      	movs	r1, #0
 800307a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 800307e:	79fb      	ldrb	r3, [r7, #7]
 8003080:	4a0d      	ldr	r2, [pc, #52]	@ (80030b8 <close+0xd8>)
 8003082:	2100      	movs	r1, #0
 8003084:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8003086:	bf00      	nop
 8003088:	79fb      	ldrb	r3, [r7, #7]
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	3301      	adds	r3, #1
 800308e:	00db      	lsls	r3, r3, #3
 8003090:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff fba9 	bl	80027ec <WIZCHIP_READ>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1f3      	bne.n	8003088 <close+0xa8>
	return SOCK_OK;
 80030a0:	2301      	movs	r3, #1
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	200009ce 	.word	0x200009ce
 80030b0:	200009d0 	.word	0x200009d0
 80030b4:	200009d4 	.word	0x200009d4
 80030b8:	200009e4 	.word	0x200009e4

080030bc <connect>:
   return SOCK_OK;
}


int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	4603      	mov	r3, r0
 80030c4:	6039      	str	r1, [r7, #0]
 80030c6:	71fb      	strb	r3, [r7, #7]
 80030c8:	4613      	mov	r3, r2
 80030ca:	80bb      	strh	r3, [r7, #4]
   CHECK_SOCKNUM();
 80030cc:	79fb      	ldrb	r3, [r7, #7]
 80030ce:	2b08      	cmp	r3, #8
 80030d0:	d902      	bls.n	80030d8 <connect+0x1c>
 80030d2:	f04f 33ff 	mov.w	r3, #4294967295
 80030d6:	e0c6      	b.n	8003266 <connect+0x1aa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80030d8:	79fb      	ldrb	r3, [r7, #7]
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	3301      	adds	r3, #1
 80030de:	00db      	lsls	r3, r3, #3
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff fb83 	bl	80027ec <WIZCHIP_READ>
 80030e6:	4603      	mov	r3, r0
 80030e8:	f003 030f 	and.w	r3, r3, #15
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d002      	beq.n	80030f6 <connect+0x3a>
 80030f0:	f06f 0304 	mvn.w	r3, #4
 80030f4:	e0b7      	b.n	8003266 <connect+0x1aa>
   CHECK_SOCKINIT();
 80030f6:	79fb      	ldrb	r3, [r7, #7]
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	3301      	adds	r3, #1
 80030fc:	00db      	lsls	r3, r3, #3
 80030fe:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff fb72 	bl	80027ec <WIZCHIP_READ>
 8003108:	4603      	mov	r3, r0
 800310a:	2b13      	cmp	r3, #19
 800310c:	d002      	beq.n	8003114 <connect+0x58>
 800310e:	f06f 0302 	mvn.w	r3, #2
 8003112:	e0a8      	b.n	8003266 <connect+0x1aa>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
      uint32_t taddr;
      taddr = ((uint32_t)addr[0] & 0x000000FF);
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	021b      	lsls	r3, r3, #8
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	3201      	adds	r2, #1
 8003122:	7812      	ldrb	r2, [r2, #0]
 8003124:	4413      	add	r3, r2
 8003126:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	021b      	lsls	r3, r3, #8
 800312c:	683a      	ldr	r2, [r7, #0]
 800312e:	3202      	adds	r2, #2
 8003130:	7812      	ldrb	r2, [r2, #0]
 8003132:	4413      	add	r3, r2
 8003134:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	021b      	lsls	r3, r3, #8
 800313a:	683a      	ldr	r2, [r7, #0]
 800313c:	3203      	adds	r2, #3
 800313e:	7812      	ldrb	r2, [r2, #0]
 8003140:	4413      	add	r3, r2
 8003142:	60fb      	str	r3, [r7, #12]
      if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800314a:	d002      	beq.n	8003152 <connect+0x96>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d102      	bne.n	8003158 <connect+0x9c>
 8003152:	f06f 030b 	mvn.w	r3, #11
 8003156:	e086      	b.n	8003266 <connect+0x1aa>
   }
   //
	
	if(port == 0) return SOCKERR_PORTZERO;
 8003158:	88bb      	ldrh	r3, [r7, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d102      	bne.n	8003164 <connect+0xa8>
 800315e:	f06f 030a 	mvn.w	r3, #10
 8003162:	e080      	b.n	8003266 <connect+0x1aa>
	setSn_DIPR(sn,addr);
 8003164:	79fb      	ldrb	r3, [r7, #7]
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	3301      	adds	r3, #1
 800316a:	00db      	lsls	r3, r3, #3
 800316c:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8003170:	2204      	movs	r2, #4
 8003172:	6839      	ldr	r1, [r7, #0]
 8003174:	4618      	mov	r0, r3
 8003176:	f7ff fc33 	bl	80029e0 <WIZCHIP_WRITE_BUF>
	setSn_DPORT(sn,port);
 800317a:	79fb      	ldrb	r3, [r7, #7]
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	3301      	adds	r3, #1
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003186:	461a      	mov	r2, r3
 8003188:	88bb      	ldrh	r3, [r7, #4]
 800318a:	0a1b      	lsrs	r3, r3, #8
 800318c:	b29b      	uxth	r3, r3
 800318e:	b2db      	uxtb	r3, r3
 8003190:	4619      	mov	r1, r3
 8003192:	4610      	mov	r0, r2
 8003194:	f7ff fb76 	bl	8002884 <WIZCHIP_WRITE>
 8003198:	79fb      	ldrb	r3, [r7, #7]
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	3301      	adds	r3, #1
 800319e:	00db      	lsls	r3, r3, #3
 80031a0:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 80031a4:	461a      	mov	r2, r3
 80031a6:	88bb      	ldrh	r3, [r7, #4]
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	4619      	mov	r1, r3
 80031ac:	4610      	mov	r0, r2
 80031ae:	f7ff fb69 	bl	8002884 <WIZCHIP_WRITE>
	setSn_CR(sn,Sn_CR_CONNECT);
 80031b2:	79fb      	ldrb	r3, [r7, #7]
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	3301      	adds	r3, #1
 80031b8:	00db      	lsls	r3, r3, #3
 80031ba:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80031be:	2104      	movs	r1, #4
 80031c0:	4618      	mov	r0, r3
 80031c2:	f7ff fb5f 	bl	8002884 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 80031c6:	bf00      	nop
 80031c8:	79fb      	ldrb	r3, [r7, #7]
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	3301      	adds	r3, #1
 80031ce:	00db      	lsls	r3, r3, #3
 80031d0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7ff fb09 	bl	80027ec <WIZCHIP_READ>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d1f3      	bne.n	80031c8 <connect+0x10c>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 80031e0:	4b23      	ldr	r3, [pc, #140]	@ (8003270 <connect+0x1b4>)
 80031e2:	881b      	ldrh	r3, [r3, #0]
 80031e4:	461a      	mov	r2, r3
 80031e6:	79fb      	ldrb	r3, [r7, #7]
 80031e8:	fa42 f303 	asr.w	r3, r2, r3
 80031ec:	f003 0301 	and.w	r3, r3, #1
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d02b      	beq.n	800324c <connect+0x190>
 80031f4:	2300      	movs	r3, #0
 80031f6:	e036      	b.n	8003266 <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
		if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 80031f8:	79fb      	ldrb	r3, [r7, #7]
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	3301      	adds	r3, #1
 80031fe:	00db      	lsls	r3, r3, #3
 8003200:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003204:	4618      	mov	r0, r3
 8003206:	f7ff faf1 	bl	80027ec <WIZCHIP_READ>
 800320a:	4603      	mov	r3, r0
 800320c:	f003 0308 	and.w	r3, r3, #8
 8003210:	2b00      	cmp	r3, #0
 8003212:	d00c      	beq.n	800322e <connect+0x172>
		{
			setSn_IR(sn, Sn_IR_TIMEOUT);
 8003214:	79fb      	ldrb	r3, [r7, #7]
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	3301      	adds	r3, #1
 800321a:	00db      	lsls	r3, r3, #3
 800321c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003220:	2108      	movs	r1, #8
 8003222:	4618      	mov	r0, r3
 8003224:	f7ff fb2e 	bl	8002884 <WIZCHIP_WRITE>
            return SOCKERR_TIMEOUT;
 8003228:	f06f 030c 	mvn.w	r3, #12
 800322c:	e01b      	b.n	8003266 <connect+0x1aa>
		}

		if (getSn_SR(sn) == SOCK_CLOSED)
 800322e:	79fb      	ldrb	r3, [r7, #7]
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	3301      	adds	r3, #1
 8003234:	00db      	lsls	r3, r3, #3
 8003236:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800323a:	4618      	mov	r0, r3
 800323c:	f7ff fad6 	bl	80027ec <WIZCHIP_READ>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d102      	bne.n	800324c <connect+0x190>
		{
			return SOCKERR_SOCKCLOSED;
 8003246:	f06f 0303 	mvn.w	r3, #3
 800324a:	e00c      	b.n	8003266 <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
 800324c:	79fb      	ldrb	r3, [r7, #7]
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	3301      	adds	r3, #1
 8003252:	00db      	lsls	r3, r3, #3
 8003254:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8003258:	4618      	mov	r0, r3
 800325a:	f7ff fac7 	bl	80027ec <WIZCHIP_READ>
 800325e:	4603      	mov	r3, r0
 8003260:	2b17      	cmp	r3, #23
 8003262:	d1c9      	bne.n	80031f8 <connect+0x13c>
		}
	}
   
   return SOCK_OK;
 8003264:	2301      	movs	r3, #1
}
 8003266:	4618      	mov	r0, r3
 8003268:	3710      	adds	r7, #16
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	200009ce 	.word	0x200009ce

08003274 <send>:
	}
	return SOCK_OK;
}

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	4603      	mov	r3, r0
 800327c:	6039      	str	r1, [r7, #0]
 800327e:	71fb      	strb	r3, [r7, #7]
 8003280:	4613      	mov	r3, r2
 8003282:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8003284:	2300      	movs	r3, #0
 8003286:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8003288:	2300      	movs	r3, #0
 800328a:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 800328c:	79fb      	ldrb	r3, [r7, #7]
 800328e:	2b08      	cmp	r3, #8
 8003290:	d902      	bls.n	8003298 <send+0x24>
 8003292:	f04f 33ff 	mov.w	r3, #4294967295
 8003296:	e0dd      	b.n	8003454 <send+0x1e0>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8003298:	79fb      	ldrb	r3, [r7, #7]
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	3301      	adds	r3, #1
 800329e:	00db      	lsls	r3, r3, #3
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7ff faa3 	bl	80027ec <WIZCHIP_READ>
 80032a6:	4603      	mov	r3, r0
 80032a8:	f003 030f 	and.w	r3, r3, #15
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d002      	beq.n	80032b6 <send+0x42>
 80032b0:	f06f 0304 	mvn.w	r3, #4
 80032b4:	e0ce      	b.n	8003454 <send+0x1e0>
   CHECK_SOCKDATA();
 80032b6:	88bb      	ldrh	r3, [r7, #4]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d102      	bne.n	80032c2 <send+0x4e>
 80032bc:	f06f 030d 	mvn.w	r3, #13
 80032c0:	e0c8      	b.n	8003454 <send+0x1e0>
   tmp = getSn_SR(sn);
 80032c2:	79fb      	ldrb	r3, [r7, #7]
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	3301      	adds	r3, #1
 80032c8:	00db      	lsls	r3, r3, #3
 80032ca:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7ff fa8c 	bl	80027ec <WIZCHIP_READ>
 80032d4:	4603      	mov	r3, r0
 80032d6:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 80032d8:	7bfb      	ldrb	r3, [r7, #15]
 80032da:	2b17      	cmp	r3, #23
 80032dc:	d005      	beq.n	80032ea <send+0x76>
 80032de:	7bfb      	ldrb	r3, [r7, #15]
 80032e0:	2b1c      	cmp	r3, #28
 80032e2:	d002      	beq.n	80032ea <send+0x76>
 80032e4:	f06f 0306 	mvn.w	r3, #6
 80032e8:	e0b4      	b.n	8003454 <send+0x1e0>
   if( sock_is_sending & (1<<sn) )
 80032ea:	4b5c      	ldr	r3, [pc, #368]	@ (800345c <send+0x1e8>)
 80032ec:	881b      	ldrh	r3, [r3, #0]
 80032ee:	461a      	mov	r2, r3
 80032f0:	79fb      	ldrb	r3, [r7, #7]
 80032f2:	fa42 f303 	asr.w	r3, r2, r3
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d039      	beq.n	8003372 <send+0xfe>
   {
      tmp = getSn_IR(sn);
 80032fe:	79fb      	ldrb	r3, [r7, #7]
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	3301      	adds	r3, #1
 8003304:	00db      	lsls	r3, r3, #3
 8003306:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800330a:	4618      	mov	r0, r3
 800330c:	f7ff fa6e 	bl	80027ec <WIZCHIP_READ>
 8003310:	4603      	mov	r3, r0
 8003312:	f003 031f 	and.w	r3, r3, #31
 8003316:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8003318:	7bfb      	ldrb	r3, [r7, #15]
 800331a:	f003 0310 	and.w	r3, r3, #16
 800331e:	2b00      	cmp	r3, #0
 8003320:	d019      	beq.n	8003356 <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8003322:	79fb      	ldrb	r3, [r7, #7]
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	3301      	adds	r3, #1
 8003328:	00db      	lsls	r3, r3, #3
 800332a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800332e:	2110      	movs	r1, #16
 8003330:	4618      	mov	r0, r3
 8003332:	f7ff faa7 	bl	8002884 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8003336:	79fb      	ldrb	r3, [r7, #7]
 8003338:	2201      	movs	r2, #1
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	b21b      	sxth	r3, r3
 8003340:	43db      	mvns	r3, r3
 8003342:	b21a      	sxth	r2, r3
 8003344:	4b45      	ldr	r3, [pc, #276]	@ (800345c <send+0x1e8>)
 8003346:	881b      	ldrh	r3, [r3, #0]
 8003348:	b21b      	sxth	r3, r3
 800334a:	4013      	ands	r3, r2
 800334c:	b21b      	sxth	r3, r3
 800334e:	b29a      	uxth	r2, r3
 8003350:	4b42      	ldr	r3, [pc, #264]	@ (800345c <send+0x1e8>)
 8003352:	801a      	strh	r2, [r3, #0]
 8003354:	e00d      	b.n	8003372 <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8003356:	7bfb      	ldrb	r3, [r7, #15]
 8003358:	f003 0308 	and.w	r3, r3, #8
 800335c:	2b00      	cmp	r3, #0
 800335e:	d006      	beq.n	800336e <send+0xfa>
      {
         close(sn);
 8003360:	79fb      	ldrb	r3, [r7, #7]
 8003362:	4618      	mov	r0, r3
 8003364:	f7ff fe3c 	bl	8002fe0 <close>
         return SOCKERR_TIMEOUT;
 8003368:	f06f 030c 	mvn.w	r3, #12
 800336c:	e072      	b.n	8003454 <send+0x1e0>
      }
      else return SOCK_BUSY;
 800336e:	2300      	movs	r3, #0
 8003370:	e070      	b.n	8003454 <send+0x1e0>
   }
   freesize = getSn_TxMAX(sn);
 8003372:	79fb      	ldrb	r3, [r7, #7]
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	3301      	adds	r3, #1
 8003378:	00db      	lsls	r3, r3, #3
 800337a:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 800337e:	4618      	mov	r0, r3
 8003380:	f7ff fa34 	bl	80027ec <WIZCHIP_READ>
 8003384:	4603      	mov	r3, r0
 8003386:	029b      	lsls	r3, r3, #10
 8003388:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 800338a:	88ba      	ldrh	r2, [r7, #4]
 800338c:	89bb      	ldrh	r3, [r7, #12]
 800338e:	429a      	cmp	r2, r3
 8003390:	d901      	bls.n	8003396 <send+0x122>
 8003392:	89bb      	ldrh	r3, [r7, #12]
 8003394:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8003396:	79fb      	ldrb	r3, [r7, #7]
 8003398:	4618      	mov	r0, r3
 800339a:	f7ff fb81 	bl	8002aa0 <getSn_TX_FSR>
 800339e:	4603      	mov	r3, r0
 80033a0:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 80033a2:	79fb      	ldrb	r3, [r7, #7]
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	3301      	adds	r3, #1
 80033a8:	00db      	lsls	r3, r3, #3
 80033aa:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80033ae:	4618      	mov	r0, r3
 80033b0:	f7ff fa1c 	bl	80027ec <WIZCHIP_READ>
 80033b4:	4603      	mov	r3, r0
 80033b6:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 80033b8:	7bfb      	ldrb	r3, [r7, #15]
 80033ba:	2b17      	cmp	r3, #23
 80033bc:	d009      	beq.n	80033d2 <send+0x15e>
 80033be:	7bfb      	ldrb	r3, [r7, #15]
 80033c0:	2b1c      	cmp	r3, #28
 80033c2:	d006      	beq.n	80033d2 <send+0x15e>
      {
         close(sn);
 80033c4:	79fb      	ldrb	r3, [r7, #7]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff fe0a 	bl	8002fe0 <close>
         return SOCKERR_SOCKSTATUS;
 80033cc:	f06f 0306 	mvn.w	r3, #6
 80033d0:	e040      	b.n	8003454 <send+0x1e0>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 80033d2:	4b23      	ldr	r3, [pc, #140]	@ (8003460 <send+0x1ec>)
 80033d4:	881b      	ldrh	r3, [r3, #0]
 80033d6:	461a      	mov	r2, r3
 80033d8:	79fb      	ldrb	r3, [r7, #7]
 80033da:	fa42 f303 	asr.w	r3, r2, r3
 80033de:	f003 0301 	and.w	r3, r3, #1
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d005      	beq.n	80033f2 <send+0x17e>
 80033e6:	88ba      	ldrh	r2, [r7, #4]
 80033e8:	89bb      	ldrh	r3, [r7, #12]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d901      	bls.n	80033f2 <send+0x17e>
 80033ee:	2300      	movs	r3, #0
 80033f0:	e030      	b.n	8003454 <send+0x1e0>
      if(len <= freesize) break;
 80033f2:	88ba      	ldrh	r2, [r7, #4]
 80033f4:	89bb      	ldrh	r3, [r7, #12]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d900      	bls.n	80033fc <send+0x188>
      freesize = getSn_TX_FSR(sn);
 80033fa:	e7cc      	b.n	8003396 <send+0x122>
      if(len <= freesize) break;
 80033fc:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 80033fe:	88ba      	ldrh	r2, [r7, #4]
 8003400:	79fb      	ldrb	r3, [r7, #7]
 8003402:	6839      	ldr	r1, [r7, #0]
 8003404:	4618      	mov	r0, r3
 8003406:	f7ff fbdd 	bl	8002bc4 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 800340a:	79fb      	ldrb	r3, [r7, #7]
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	3301      	adds	r3, #1
 8003410:	00db      	lsls	r3, r3, #3
 8003412:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003416:	2120      	movs	r1, #32
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff fa33 	bl	8002884 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 800341e:	bf00      	nop
 8003420:	79fb      	ldrb	r3, [r7, #7]
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	3301      	adds	r3, #1
 8003426:	00db      	lsls	r3, r3, #3
 8003428:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800342c:	4618      	mov	r0, r3
 800342e:	f7ff f9dd 	bl	80027ec <WIZCHIP_READ>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d1f3      	bne.n	8003420 <send+0x1ac>
   sock_is_sending |= (1 << sn);
 8003438:	79fb      	ldrb	r3, [r7, #7]
 800343a:	2201      	movs	r2, #1
 800343c:	fa02 f303 	lsl.w	r3, r2, r3
 8003440:	b21a      	sxth	r2, r3
 8003442:	4b06      	ldr	r3, [pc, #24]	@ (800345c <send+0x1e8>)
 8003444:	881b      	ldrh	r3, [r3, #0]
 8003446:	b21b      	sxth	r3, r3
 8003448:	4313      	orrs	r3, r2
 800344a:	b21b      	sxth	r3, r3
 800344c:	b29a      	uxth	r2, r3
 800344e:	4b03      	ldr	r3, [pc, #12]	@ (800345c <send+0x1e8>)
 8003450:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8003452:	88bb      	ldrh	r3, [r7, #4]
}
 8003454:	4618      	mov	r0, r3
 8003456:	3710      	adds	r7, #16
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	200009d0 	.word	0x200009d0
 8003460:	200009ce 	.word	0x200009ce

08003464 <sendto>:
   //return len;
   return (int32_t)len;
}

int32_t sendto(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0
 800346a:	60b9      	str	r1, [r7, #8]
 800346c:	607b      	str	r3, [r7, #4]
 800346e:	4603      	mov	r3, r0
 8003470:	73fb      	strb	r3, [r7, #15]
 8003472:	4613      	mov	r3, r2
 8003474:	81bb      	strh	r3, [r7, #12]
   uint8_t tmp = 0;
 8003476:	2300      	movs	r3, #0
 8003478:	75fb      	strb	r3, [r7, #23]
   uint16_t freesize = 0;
 800347a:	2300      	movs	r3, #0
 800347c:	82bb      	strh	r3, [r7, #20]
   uint32_t taddr;

   CHECK_SOCKNUM();
 800347e:	7bfb      	ldrb	r3, [r7, #15]
 8003480:	2b08      	cmp	r3, #8
 8003482:	d902      	bls.n	800348a <sendto+0x26>
 8003484:	f04f 33ff 	mov.w	r3, #4294967295
 8003488:	e11a      	b.n	80036c0 <sendto+0x25c>
   switch(getSn_MR(sn) & 0x0F)
 800348a:	7bfb      	ldrb	r3, [r7, #15]
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	3301      	adds	r3, #1
 8003490:	00db      	lsls	r3, r3, #3
 8003492:	4618      	mov	r0, r3
 8003494:	f7ff f9aa 	bl	80027ec <WIZCHIP_READ>
 8003498:	4603      	mov	r3, r0
 800349a:	f003 030f 	and.w	r3, r3, #15
 800349e:	3b02      	subs	r3, #2
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d902      	bls.n	80034aa <sendto+0x46>
//   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_IPRAW:
         break;
//   #endif
      default:
         return SOCKERR_SOCKMODE;
 80034a4:	f06f 0304 	mvn.w	r3, #4
 80034a8:	e10a      	b.n	80036c0 <sendto+0x25c>
         break;
 80034aa:	bf00      	nop
   }
   CHECK_SOCKDATA();
 80034ac:	89bb      	ldrh	r3, [r7, #12]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d102      	bne.n	80034b8 <sendto+0x54>
 80034b2:	f06f 030d 	mvn.w	r3, #13
 80034b6:	e103      	b.n	80036c0 <sendto+0x25c>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   //{
      //uint32_t taddr;
      taddr = ((uint32_t)addr[0]) & 0x000000FF;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	021b      	lsls	r3, r3, #8
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	3201      	adds	r2, #1
 80034c6:	7812      	ldrb	r2, [r2, #0]
 80034c8:	4413      	add	r3, r2
 80034ca:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	021b      	lsls	r3, r3, #8
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	3202      	adds	r2, #2
 80034d4:	7812      	ldrb	r2, [r2, #0]
 80034d6:	4413      	add	r3, r2
 80034d8:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	021b      	lsls	r3, r3, #8
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	3203      	adds	r2, #3
 80034e2:	7812      	ldrb	r2, [r2, #0]
 80034e4:	4413      	add	r3, r2
 80034e6:	613b      	str	r3, [r7, #16]
   //}
   //
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   if((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_IPINVALID;
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d10e      	bne.n	800350c <sendto+0xa8>
 80034ee:	7bfb      	ldrb	r3, [r7, #15]
 80034f0:	009b      	lsls	r3, r3, #2
 80034f2:	3301      	adds	r3, #1
 80034f4:	00db      	lsls	r3, r3, #3
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7ff f978 	bl	80027ec <WIZCHIP_READ>
 80034fc:	4603      	mov	r3, r0
 80034fe:	f003 0304 	and.w	r3, r3, #4
 8003502:	2b04      	cmp	r3, #4
 8003504:	d002      	beq.n	800350c <sendto+0xa8>
 8003506:	f06f 030b 	mvn.w	r3, #11
 800350a:	e0d9      	b.n	80036c0 <sendto+0x25c>
   if((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_PORTZERO;
 800350c:	8c3b      	ldrh	r3, [r7, #32]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d10e      	bne.n	8003530 <sendto+0xcc>
 8003512:	7bfb      	ldrb	r3, [r7, #15]
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	3301      	adds	r3, #1
 8003518:	00db      	lsls	r3, r3, #3
 800351a:	4618      	mov	r0, r3
 800351c:	f7ff f966 	bl	80027ec <WIZCHIP_READ>
 8003520:	4603      	mov	r3, r0
 8003522:	f003 0304 	and.w	r3, r3, #4
 8003526:	2b04      	cmp	r3, #4
 8003528:	d002      	beq.n	8003530 <sendto+0xcc>
 800352a:	f06f 030a 	mvn.w	r3, #10
 800352e:	e0c7      	b.n	80036c0 <sendto+0x25c>
   tmp = getSn_SR(sn);
 8003530:	7bfb      	ldrb	r3, [r7, #15]
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	3301      	adds	r3, #1
 8003536:	00db      	lsls	r3, r3, #3
 8003538:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff f955 	bl	80027ec <WIZCHIP_READ>
 8003542:	4603      	mov	r3, r0
 8003544:	75fb      	strb	r3, [r7, #23]
//#if ( _WIZCHIP_ < 5200 )
   if((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW)) return SOCKERR_SOCKSTATUS;
 8003546:	7dfb      	ldrb	r3, [r7, #23]
 8003548:	2b42      	cmp	r3, #66	@ 0x42
 800354a:	d008      	beq.n	800355e <sendto+0xfa>
 800354c:	7dfb      	ldrb	r3, [r7, #23]
 800354e:	2b22      	cmp	r3, #34	@ 0x22
 8003550:	d005      	beq.n	800355e <sendto+0xfa>
 8003552:	7dfb      	ldrb	r3, [r7, #23]
 8003554:	2b32      	cmp	r3, #50	@ 0x32
 8003556:	d002      	beq.n	800355e <sendto+0xfa>
 8003558:	f06f 0306 	mvn.w	r3, #6
 800355c:	e0b0      	b.n	80036c0 <sendto+0x25c>
//#else
//   if(tmp != SOCK_MACRAW && tmp != SOCK_UDP) return SOCKERR_SOCKSTATUS;
//#endif
      
   setSn_DIPR(sn,addr);
 800355e:	7bfb      	ldrb	r3, [r7, #15]
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	3301      	adds	r3, #1
 8003564:	00db      	lsls	r3, r3, #3
 8003566:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 800356a:	2204      	movs	r2, #4
 800356c:	6879      	ldr	r1, [r7, #4]
 800356e:	4618      	mov	r0, r3
 8003570:	f7ff fa36 	bl	80029e0 <WIZCHIP_WRITE_BUF>
   setSn_DPORT(sn,port);      
 8003574:	7bfb      	ldrb	r3, [r7, #15]
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	3301      	adds	r3, #1
 800357a:	00db      	lsls	r3, r3, #3
 800357c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003580:	461a      	mov	r2, r3
 8003582:	8c3b      	ldrh	r3, [r7, #32]
 8003584:	0a1b      	lsrs	r3, r3, #8
 8003586:	b29b      	uxth	r3, r3
 8003588:	b2db      	uxtb	r3, r3
 800358a:	4619      	mov	r1, r3
 800358c:	4610      	mov	r0, r2
 800358e:	f7ff f979 	bl	8002884 <WIZCHIP_WRITE>
 8003592:	7bfb      	ldrb	r3, [r7, #15]
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	3301      	adds	r3, #1
 8003598:	00db      	lsls	r3, r3, #3
 800359a:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 800359e:	461a      	mov	r2, r3
 80035a0:	8c3b      	ldrh	r3, [r7, #32]
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	4619      	mov	r1, r3
 80035a6:	4610      	mov	r0, r2
 80035a8:	f7ff f96c 	bl	8002884 <WIZCHIP_WRITE>
   freesize = getSn_TxMAX(sn);
 80035ac:	7bfb      	ldrb	r3, [r7, #15]
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	3301      	adds	r3, #1
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7ff f917 	bl	80027ec <WIZCHIP_READ>
 80035be:	4603      	mov	r3, r0
 80035c0:	029b      	lsls	r3, r3, #10
 80035c2:	82bb      	strh	r3, [r7, #20]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 80035c4:	89ba      	ldrh	r2, [r7, #12]
 80035c6:	8abb      	ldrh	r3, [r7, #20]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d901      	bls.n	80035d0 <sendto+0x16c>
 80035cc:	8abb      	ldrh	r3, [r7, #20]
 80035ce:	81bb      	strh	r3, [r7, #12]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 80035d0:	7bfb      	ldrb	r3, [r7, #15]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7ff fa64 	bl	8002aa0 <getSn_TX_FSR>
 80035d8:	4603      	mov	r3, r0
 80035da:	82bb      	strh	r3, [r7, #20]
      if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 80035dc:	7bfb      	ldrb	r3, [r7, #15]
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	3301      	adds	r3, #1
 80035e2:	00db      	lsls	r3, r3, #3
 80035e4:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7ff f8ff 	bl	80027ec <WIZCHIP_READ>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d102      	bne.n	80035fa <sendto+0x196>
 80035f4:	f06f 0303 	mvn.w	r3, #3
 80035f8:	e062      	b.n	80036c0 <sendto+0x25c>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 80035fa:	4b33      	ldr	r3, [pc, #204]	@ (80036c8 <sendto+0x264>)
 80035fc:	881b      	ldrh	r3, [r3, #0]
 80035fe:	461a      	mov	r2, r3
 8003600:	7bfb      	ldrb	r3, [r7, #15]
 8003602:	fa42 f303 	asr.w	r3, r2, r3
 8003606:	f003 0301 	and.w	r3, r3, #1
 800360a:	2b00      	cmp	r3, #0
 800360c:	d005      	beq.n	800361a <sendto+0x1b6>
 800360e:	89ba      	ldrh	r2, [r7, #12]
 8003610:	8abb      	ldrh	r3, [r7, #20]
 8003612:	429a      	cmp	r2, r3
 8003614:	d901      	bls.n	800361a <sendto+0x1b6>
 8003616:	2300      	movs	r3, #0
 8003618:	e052      	b.n	80036c0 <sendto+0x25c>
      if(len <= freesize) break;
 800361a:	89ba      	ldrh	r2, [r7, #12]
 800361c:	8abb      	ldrh	r3, [r7, #20]
 800361e:	429a      	cmp	r2, r3
 8003620:	d900      	bls.n	8003624 <sendto+0x1c0>
      freesize = getSn_TX_FSR(sn);
 8003622:	e7d5      	b.n	80035d0 <sendto+0x16c>
      if(len <= freesize) break;
 8003624:	bf00      	nop
   };
	wiz_send_data(sn, buf, len);
 8003626:	89ba      	ldrh	r2, [r7, #12]
 8003628:	7bfb      	ldrb	r3, [r7, #15]
 800362a:	68b9      	ldr	r1, [r7, #8]
 800362c:	4618      	mov	r0, r3
 800362e:	f7ff fac9 	bl	8002bc4 <wiz_send_data>
//A20150601 : For W5300
#if _WIZCHIP_ == 5300
   setSn_TX_WRSR(sn, len);
#endif
//   
	setSn_CR(sn,Sn_CR_SEND);
 8003632:	7bfb      	ldrb	r3, [r7, #15]
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	3301      	adds	r3, #1
 8003638:	00db      	lsls	r3, r3, #3
 800363a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800363e:	2120      	movs	r1, #32
 8003640:	4618      	mov	r0, r3
 8003642:	f7ff f91f 	bl	8002884 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8003646:	bf00      	nop
 8003648:	7bfb      	ldrb	r3, [r7, #15]
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	3301      	adds	r3, #1
 800364e:	00db      	lsls	r3, r3, #3
 8003650:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003654:	4618      	mov	r0, r3
 8003656:	f7ff f8c9 	bl	80027ec <WIZCHIP_READ>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d1f3      	bne.n	8003648 <sendto+0x1e4>
   while(1)
   {
      tmp = getSn_IR(sn);
 8003660:	7bfb      	ldrb	r3, [r7, #15]
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	3301      	adds	r3, #1
 8003666:	00db      	lsls	r3, r3, #3
 8003668:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800366c:	4618      	mov	r0, r3
 800366e:	f7ff f8bd 	bl	80027ec <WIZCHIP_READ>
 8003672:	4603      	mov	r3, r0
 8003674:	f003 031f 	and.w	r3, r3, #31
 8003678:	75fb      	strb	r3, [r7, #23]
      if(tmp & Sn_IR_SENDOK)
 800367a:	7dfb      	ldrb	r3, [r7, #23]
 800367c:	f003 0310 	and.w	r3, r3, #16
 8003680:	2b00      	cmp	r3, #0
 8003682:	d00c      	beq.n	800369e <sendto+0x23a>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8003684:	7bfb      	ldrb	r3, [r7, #15]
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	3301      	adds	r3, #1
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003690:	2110      	movs	r1, #16
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff f8f6 	bl	8002884 <WIZCHIP_WRITE>
         break;
 8003698:	bf00      	nop
   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      if(taddr) setSUBR((uint8_t*)&taddr);
   #endif
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 800369a:	89bb      	ldrh	r3, [r7, #12]
 800369c:	e010      	b.n	80036c0 <sendto+0x25c>
      else if(tmp & Sn_IR_TIMEOUT)
 800369e:	7dfb      	ldrb	r3, [r7, #23]
 80036a0:	f003 0308 	and.w	r3, r3, #8
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d0db      	beq.n	8003660 <sendto+0x1fc>
         setSn_IR(sn, Sn_IR_TIMEOUT);
 80036a8:	7bfb      	ldrb	r3, [r7, #15]
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	3301      	adds	r3, #1
 80036ae:	00db      	lsls	r3, r3, #3
 80036b0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80036b4:	2108      	movs	r1, #8
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7ff f8e4 	bl	8002884 <WIZCHIP_WRITE>
         return SOCKERR_TIMEOUT;
 80036bc:	f06f 030c 	mvn.w	r3, #12
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3718      	adds	r7, #24
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	200009ce 	.word	0x200009ce

080036cc <recvfrom>:



int32_t recvfrom(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b088      	sub	sp, #32
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	60b9      	str	r1, [r7, #8]
 80036d4:	607b      	str	r3, [r7, #4]
 80036d6:	4603      	mov	r3, r0
 80036d8:	73fb      	strb	r3, [r7, #15]
 80036da:	4613      	mov	r3, r2
 80036dc:	81bb      	strh	r3, [r7, #12]
#else   
   uint8_t  mr;
#endif
//   
   uint8_t  head[8];
	uint16_t pack_len=0;
 80036de:	2300      	movs	r3, #0
 80036e0:	83fb      	strh	r3, [r7, #30]

   CHECK_SOCKNUM();
 80036e2:	7bfb      	ldrb	r3, [r7, #15]
 80036e4:	2b08      	cmp	r3, #8
 80036e6:	d902      	bls.n	80036ee <recvfrom+0x22>
 80036e8:	f04f 33ff 	mov.w	r3, #4294967295
 80036ec:	e1d2      	b.n	8003a94 <recvfrom+0x3c8>
//A20150601
#if _WIZCHIP_ == 5300
   mr1 = getMR();
#endif   

   switch((mr=getSn_MR(sn)) & 0x0F)
 80036ee:	7bfb      	ldrb	r3, [r7, #15]
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	3301      	adds	r3, #1
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7ff f878 	bl	80027ec <WIZCHIP_READ>
 80036fc:	4603      	mov	r3, r0
 80036fe:	777b      	strb	r3, [r7, #29]
 8003700:	7f7b      	ldrb	r3, [r7, #29]
 8003702:	f003 030f 	and.w	r3, r3, #15
 8003706:	3b02      	subs	r3, #2
 8003708:	2b02      	cmp	r3, #2
 800370a:	d902      	bls.n	8003712 <recvfrom+0x46>
   #if ( _WIZCHIP_ < 5200 )         
      case Sn_MR_PPPoE:
         break;
   #endif
      default:
         return SOCKERR_SOCKMODE;
 800370c:	f06f 0304 	mvn.w	r3, #4
 8003710:	e1c0      	b.n	8003a94 <recvfrom+0x3c8>
         break;
 8003712:	bf00      	nop
   }
   CHECK_SOCKDATA();
 8003714:	89bb      	ldrh	r3, [r7, #12]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d102      	bne.n	8003720 <recvfrom+0x54>
 800371a:	f06f 030d 	mvn.w	r3, #13
 800371e:	e1b9      	b.n	8003a94 <recvfrom+0x3c8>
   if(sock_remained_size[sn] == 0)
 8003720:	7bfb      	ldrb	r3, [r7, #15]
 8003722:	4a87      	ldr	r2, [pc, #540]	@ (8003940 <recvfrom+0x274>)
 8003724:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d128      	bne.n	800377e <recvfrom+0xb2>
   {
      while(1)
      {
         pack_len = getSn_RX_RSR(sn);
 800372c:	7bfb      	ldrb	r3, [r7, #15]
 800372e:	4618      	mov	r0, r3
 8003730:	f7ff f9ff 	bl	8002b32 <getSn_RX_RSR>
 8003734:	4603      	mov	r3, r0
 8003736:	83fb      	strh	r3, [r7, #30]
         if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 8003738:	7bfb      	ldrb	r3, [r7, #15]
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	3301      	adds	r3, #1
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8003744:	4618      	mov	r0, r3
 8003746:	f7ff f851 	bl	80027ec <WIZCHIP_READ>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d102      	bne.n	8003756 <recvfrom+0x8a>
 8003750:	f06f 0303 	mvn.w	r3, #3
 8003754:	e19e      	b.n	8003a94 <recvfrom+0x3c8>
         if( (sock_io_mode & (1<<sn)) && (pack_len == 0) ) return SOCK_BUSY;
 8003756:	4b7b      	ldr	r3, [pc, #492]	@ (8003944 <recvfrom+0x278>)
 8003758:	881b      	ldrh	r3, [r3, #0]
 800375a:	461a      	mov	r2, r3
 800375c:	7bfb      	ldrb	r3, [r7, #15]
 800375e:	fa42 f303 	asr.w	r3, r2, r3
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b00      	cmp	r3, #0
 8003768:	d004      	beq.n	8003774 <recvfrom+0xa8>
 800376a:	8bfb      	ldrh	r3, [r7, #30]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d101      	bne.n	8003774 <recvfrom+0xa8>
 8003770:	2300      	movs	r3, #0
 8003772:	e18f      	b.n	8003a94 <recvfrom+0x3c8>
         if(pack_len != 0) break;
 8003774:	8bfb      	ldrh	r3, [r7, #30]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d100      	bne.n	800377c <recvfrom+0xb0>
         pack_len = getSn_RX_RSR(sn);
 800377a:	e7d7      	b.n	800372c <recvfrom+0x60>
         if(pack_len != 0) break;
 800377c:	bf00      	nop
      };
   }
//D20150601 : Move it to bottom
// sock_pack_info[sn] = PACK_COMPLETED;
	switch (mr & 0x07)
 800377e:	7f7b      	ldrb	r3, [r7, #29]
 8003780:	f003 0307 	and.w	r3, r3, #7
 8003784:	2b04      	cmp	r3, #4
 8003786:	d078      	beq.n	800387a <recvfrom+0x1ae>
 8003788:	2b04      	cmp	r3, #4
 800378a:	f300 8140 	bgt.w	8003a0e <recvfrom+0x342>
 800378e:	2b02      	cmp	r3, #2
 8003790:	d003      	beq.n	800379a <recvfrom+0xce>
 8003792:	2b03      	cmp	r3, #3
 8003794:	f000 80da 	beq.w	800394c <recvfrom+0x280>
 8003798:	e139      	b.n	8003a0e <recvfrom+0x342>
	{
	   case Sn_MR_UDP :
	      if(sock_remained_size[sn] == 0)
 800379a:	7bfb      	ldrb	r3, [r7, #15]
 800379c:	4a68      	ldr	r2, [pc, #416]	@ (8003940 <recvfrom+0x274>)
 800379e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d151      	bne.n	800384a <recvfrom+0x17e>
	      {
   			wiz_recv_data(sn, head, 8);
 80037a6:	f107 0114 	add.w	r1, r7, #20
 80037aa:	7bfb      	ldrb	r3, [r7, #15]
 80037ac:	2208      	movs	r2, #8
 80037ae:	4618      	mov	r0, r3
 80037b0:	f7ff fa62 	bl	8002c78 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 80037b4:	7bfb      	ldrb	r3, [r7, #15]
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	3301      	adds	r3, #1
 80037ba:	00db      	lsls	r3, r3, #3
 80037bc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80037c0:	2140      	movs	r1, #64	@ 0x40
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7ff f85e 	bl	8002884 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 80037c8:	bf00      	nop
 80037ca:	7bfb      	ldrb	r3, [r7, #15]
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	3301      	adds	r3, #1
 80037d0:	00db      	lsls	r3, r3, #3
 80037d2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7ff f808 	bl	80027ec <WIZCHIP_READ>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1f3      	bne.n	80037ca <recvfrom+0xfe>
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[6];
   		   }
            else
            {
         #endif
               addr[0] = head[0];
 80037e2:	7d3a      	ldrb	r2, [r7, #20]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	701a      	strb	r2, [r3, #0]
      			addr[1] = head[1];
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	3301      	adds	r3, #1
 80037ec:	7d7a      	ldrb	r2, [r7, #21]
 80037ee:	701a      	strb	r2, [r3, #0]
      			addr[2] = head[2];
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	3302      	adds	r3, #2
 80037f4:	7dba      	ldrb	r2, [r7, #22]
 80037f6:	701a      	strb	r2, [r3, #0]
      			addr[3] = head[3];
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	3303      	adds	r3, #3
 80037fc:	7dfa      	ldrb	r2, [r7, #23]
 80037fe:	701a      	strb	r2, [r3, #0]
      			*port = head[4];
 8003800:	7e3b      	ldrb	r3, [r7, #24]
 8003802:	461a      	mov	r2, r3
 8003804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003806:	801a      	strh	r2, [r3, #0]
      			*port = (*port << 8) + head[5];
 8003808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800380a:	881b      	ldrh	r3, [r3, #0]
 800380c:	021b      	lsls	r3, r3, #8
 800380e:	b29b      	uxth	r3, r3
 8003810:	7e7a      	ldrb	r2, [r7, #25]
 8003812:	4413      	add	r3, r2
 8003814:	b29a      	uxth	r2, r3
 8003816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003818:	801a      	strh	r2, [r3, #0]
      			sock_remained_size[sn] = head[6];
 800381a:	7eba      	ldrb	r2, [r7, #26]
 800381c:	7bfb      	ldrb	r3, [r7, #15]
 800381e:	4611      	mov	r1, r2
 8003820:	4a47      	ldr	r2, [pc, #284]	@ (8003940 <recvfrom+0x274>)
 8003822:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7];
 8003826:	7bfb      	ldrb	r3, [r7, #15]
 8003828:	4a45      	ldr	r2, [pc, #276]	@ (8003940 <recvfrom+0x274>)
 800382a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800382e:	021b      	lsls	r3, r3, #8
 8003830:	b29a      	uxth	r2, r3
 8003832:	7efb      	ldrb	r3, [r7, #27]
 8003834:	4619      	mov	r1, r3
 8003836:	7bfb      	ldrb	r3, [r7, #15]
 8003838:	440a      	add	r2, r1
 800383a:	b291      	uxth	r1, r2
 800383c:	4a40      	ldr	r2, [pc, #256]	@ (8003940 <recvfrom+0x274>)
 800383e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
         #if _WIZCHIP_ == 5300
            }
         #endif
   			sock_pack_info[sn] = PACK_FIRST;
 8003842:	7bfb      	ldrb	r3, [r7, #15]
 8003844:	4a40      	ldr	r2, [pc, #256]	@ (8003948 <recvfrom+0x27c>)
 8003846:	2180      	movs	r1, #128	@ 0x80
 8003848:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 800384a:	7bfb      	ldrb	r3, [r7, #15]
 800384c:	4a3c      	ldr	r2, [pc, #240]	@ (8003940 <recvfrom+0x274>)
 800384e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003852:	89ba      	ldrh	r2, [r7, #12]
 8003854:	429a      	cmp	r2, r3
 8003856:	d202      	bcs.n	800385e <recvfrom+0x192>
 8003858:	89bb      	ldrh	r3, [r7, #12]
 800385a:	83fb      	strh	r3, [r7, #30]
 800385c:	e004      	b.n	8003868 <recvfrom+0x19c>
			else pack_len = sock_remained_size[sn];
 800385e:	7bfb      	ldrb	r3, [r7, #15]
 8003860:	4a37      	ldr	r2, [pc, #220]	@ (8003940 <recvfrom+0x274>)
 8003862:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003866:	83fb      	strh	r3, [r7, #30]
			//A20150601 : For W5300
			len = pack_len;
 8003868:	8bfb      	ldrh	r3, [r7, #30]
 800386a:	81bb      	strh	r3, [r7, #12]
			   }
			#endif
			//
			// Need to packet length check (default 1472)
			//
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 800386c:	8bfa      	ldrh	r2, [r7, #30]
 800386e:	7bfb      	ldrb	r3, [r7, #15]
 8003870:	68b9      	ldr	r1, [r7, #8]
 8003872:	4618      	mov	r0, r3
 8003874:	f7ff fa00 	bl	8002c78 <wiz_recv_data>
			break;
 8003878:	e0d5      	b.n	8003a26 <recvfrom+0x35a>
	   case Sn_MR_MACRAW :
	      if(sock_remained_size[sn] == 0)
 800387a:	7bfb      	ldrb	r3, [r7, #15]
 800387c:	4a30      	ldr	r2, [pc, #192]	@ (8003940 <recvfrom+0x274>)
 800387e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d145      	bne.n	8003912 <recvfrom+0x246>
	      {
   			wiz_recv_data(sn, head, 2);
 8003886:	f107 0114 	add.w	r1, r7, #20
 800388a:	7bfb      	ldrb	r3, [r7, #15]
 800388c:	2202      	movs	r2, #2
 800388e:	4618      	mov	r0, r3
 8003890:	f7ff f9f2 	bl	8002c78 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 8003894:	7bfb      	ldrb	r3, [r7, #15]
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	3301      	adds	r3, #1
 800389a:	00db      	lsls	r3, r3, #3
 800389c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80038a0:	2140      	movs	r1, #64	@ 0x40
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7fe ffee 	bl	8002884 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 80038a8:	bf00      	nop
 80038aa:	7bfb      	ldrb	r3, [r7, #15]
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	3301      	adds	r3, #1
 80038b0:	00db      	lsls	r3, r3, #3
 80038b2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7fe ff98 	bl	80027ec <WIZCHIP_READ>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1f3      	bne.n	80038aa <recvfrom+0x1de>
   			// read peer's IP address, port number & packet length
    			sock_remained_size[sn] = head[0];
 80038c2:	7d3a      	ldrb	r2, [r7, #20]
 80038c4:	7bfb      	ldrb	r3, [r7, #15]
 80038c6:	4611      	mov	r1, r2
 80038c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003940 <recvfrom+0x274>)
 80038ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_remained_size[sn] = (sock_remained_size[sn] <<8) + head[1] -2;
 80038ce:	7bfb      	ldrb	r3, [r7, #15]
 80038d0:	4a1b      	ldr	r2, [pc, #108]	@ (8003940 <recvfrom+0x274>)
 80038d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80038d6:	021b      	lsls	r3, r3, #8
 80038d8:	b29b      	uxth	r3, r3
 80038da:	7d7a      	ldrb	r2, [r7, #21]
 80038dc:	4413      	add	r3, r2
 80038de:	b29a      	uxth	r2, r3
 80038e0:	7bfb      	ldrb	r3, [r7, #15]
 80038e2:	3a02      	subs	r2, #2
 80038e4:	b291      	uxth	r1, r2
 80038e6:	4a16      	ldr	r2, [pc, #88]	@ (8003940 <recvfrom+0x274>)
 80038e8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			if(sock_remained_size[sn] & 0x01)
   				sock_remained_size[sn] = sock_remained_size[sn] + 1 - 4;
   			else
   				sock_remained_size[sn] -= 4;
			#endif
   			if(sock_remained_size[sn] > 1514) 
 80038ec:	7bfb      	ldrb	r3, [r7, #15]
 80038ee:	4a14      	ldr	r2, [pc, #80]	@ (8003940 <recvfrom+0x274>)
 80038f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80038f4:	f240 52ea 	movw	r2, #1514	@ 0x5ea
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d906      	bls.n	800390a <recvfrom+0x23e>
   			{
   			   close(sn);
 80038fc:	7bfb      	ldrb	r3, [r7, #15]
 80038fe:	4618      	mov	r0, r3
 8003900:	f7ff fb6e 	bl	8002fe0 <close>
   			   return SOCKFATAL_PACKLEN;
 8003904:	f46f 737a 	mvn.w	r3, #1000	@ 0x3e8
 8003908:	e0c4      	b.n	8003a94 <recvfrom+0x3c8>
   			}
   			sock_pack_info[sn] = PACK_FIRST;
 800390a:	7bfb      	ldrb	r3, [r7, #15]
 800390c:	4a0e      	ldr	r2, [pc, #56]	@ (8003948 <recvfrom+0x27c>)
 800390e:	2180      	movs	r1, #128	@ 0x80
 8003910:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 8003912:	7bfb      	ldrb	r3, [r7, #15]
 8003914:	4a0a      	ldr	r2, [pc, #40]	@ (8003940 <recvfrom+0x274>)
 8003916:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800391a:	89ba      	ldrh	r2, [r7, #12]
 800391c:	429a      	cmp	r2, r3
 800391e:	d202      	bcs.n	8003926 <recvfrom+0x25a>
 8003920:	89bb      	ldrh	r3, [r7, #12]
 8003922:	83fb      	strh	r3, [r7, #30]
 8003924:	e004      	b.n	8003930 <recvfrom+0x264>
			else pack_len = sock_remained_size[sn];
 8003926:	7bfb      	ldrb	r3, [r7, #15]
 8003928:	4a05      	ldr	r2, [pc, #20]	@ (8003940 <recvfrom+0x274>)
 800392a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800392e:	83fb      	strh	r3, [r7, #30]
			wiz_recv_data(sn,buf,pack_len);
 8003930:	8bfa      	ldrh	r2, [r7, #30]
 8003932:	7bfb      	ldrb	r3, [r7, #15]
 8003934:	68b9      	ldr	r1, [r7, #8]
 8003936:	4618      	mov	r0, r3
 8003938:	f7ff f99e 	bl	8002c78 <wiz_recv_data>
		   break;
 800393c:	e073      	b.n	8003a26 <recvfrom+0x35a>
 800393e:	bf00      	nop
 8003940:	200009d4 	.word	0x200009d4
 8003944:	200009ce 	.word	0x200009ce
 8003948:	200009e4 	.word	0x200009e4
   //#if ( _WIZCHIP_ < 5200 )
		case Sn_MR_IPRAW:
		   if(sock_remained_size[sn] == 0)
 800394c:	7bfb      	ldrb	r3, [r7, #15]
 800394e:	4a53      	ldr	r2, [pc, #332]	@ (8003a9c <recvfrom+0x3d0>)
 8003950:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d144      	bne.n	80039e2 <recvfrom+0x316>
		   {
   			wiz_recv_data(sn, head, 6);
 8003958:	f107 0114 	add.w	r1, r7, #20
 800395c:	7bfb      	ldrb	r3, [r7, #15]
 800395e:	2206      	movs	r2, #6
 8003960:	4618      	mov	r0, r3
 8003962:	f7ff f989 	bl	8002c78 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 8003966:	7bfb      	ldrb	r3, [r7, #15]
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	3301      	adds	r3, #1
 800396c:	00db      	lsls	r3, r3, #3
 800396e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003972:	2140      	movs	r1, #64	@ 0x40
 8003974:	4618      	mov	r0, r3
 8003976:	f7fe ff85 	bl	8002884 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 800397a:	bf00      	nop
 800397c:	7bfb      	ldrb	r3, [r7, #15]
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	3301      	adds	r3, #1
 8003982:	00db      	lsls	r3, r3, #3
 8003984:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003988:	4618      	mov	r0, r3
 800398a:	f7fe ff2f 	bl	80027ec <WIZCHIP_READ>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d1f3      	bne.n	800397c <recvfrom+0x2b0>
   			addr[0] = head[0];
 8003994:	7d3a      	ldrb	r2, [r7, #20]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	701a      	strb	r2, [r3, #0]
   			addr[1] = head[1];
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	3301      	adds	r3, #1
 800399e:	7d7a      	ldrb	r2, [r7, #21]
 80039a0:	701a      	strb	r2, [r3, #0]
   			addr[2] = head[2];
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	3302      	adds	r3, #2
 80039a6:	7dba      	ldrb	r2, [r7, #22]
 80039a8:	701a      	strb	r2, [r3, #0]
   			addr[3] = head[3];
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	3303      	adds	r3, #3
 80039ae:	7dfa      	ldrb	r2, [r7, #23]
 80039b0:	701a      	strb	r2, [r3, #0]
   			sock_remained_size[sn] = head[4];
 80039b2:	7e3a      	ldrb	r2, [r7, #24]
 80039b4:	7bfb      	ldrb	r3, [r7, #15]
 80039b6:	4611      	mov	r1, r2
 80039b8:	4a38      	ldr	r2, [pc, #224]	@ (8003a9c <recvfrom+0x3d0>)
 80039ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			//M20150401 : For Typing Error
   			//sock_remaiend_size[sn] = (sock_remained_size[sn] << 8) + head[5];
   			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[5];
 80039be:	7bfb      	ldrb	r3, [r7, #15]
 80039c0:	4a36      	ldr	r2, [pc, #216]	@ (8003a9c <recvfrom+0x3d0>)
 80039c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039c6:	021b      	lsls	r3, r3, #8
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	7e7b      	ldrb	r3, [r7, #25]
 80039cc:	4619      	mov	r1, r3
 80039ce:	7bfb      	ldrb	r3, [r7, #15]
 80039d0:	440a      	add	r2, r1
 80039d2:	b291      	uxth	r1, r2
 80039d4:	4a31      	ldr	r2, [pc, #196]	@ (8003a9c <recvfrom+0x3d0>)
 80039d6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_pack_info[sn] = PACK_FIRST;
 80039da:	7bfb      	ldrb	r3, [r7, #15]
 80039dc:	4a30      	ldr	r2, [pc, #192]	@ (8003aa0 <recvfrom+0x3d4>)
 80039de:	2180      	movs	r1, #128	@ 0x80
 80039e0:	54d1      	strb	r1, [r2, r3]
         }
			//
			// Need to packet length check
			//
			if(len < sock_remained_size[sn]) pack_len = len;
 80039e2:	7bfb      	ldrb	r3, [r7, #15]
 80039e4:	4a2d      	ldr	r2, [pc, #180]	@ (8003a9c <recvfrom+0x3d0>)
 80039e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039ea:	89ba      	ldrh	r2, [r7, #12]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d202      	bcs.n	80039f6 <recvfrom+0x32a>
 80039f0:	89bb      	ldrh	r3, [r7, #12]
 80039f2:	83fb      	strh	r3, [r7, #30]
 80039f4:	e004      	b.n	8003a00 <recvfrom+0x334>
			else pack_len = sock_remained_size[sn];
 80039f6:	7bfb      	ldrb	r3, [r7, #15]
 80039f8:	4a28      	ldr	r2, [pc, #160]	@ (8003a9c <recvfrom+0x3d0>)
 80039fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039fe:	83fb      	strh	r3, [r7, #30]
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 8003a00:	8bfa      	ldrh	r2, [r7, #30]
 8003a02:	7bfb      	ldrb	r3, [r7, #15]
 8003a04:	68b9      	ldr	r1, [r7, #8]
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7ff f936 	bl	8002c78 <wiz_recv_data>
			break;
 8003a0c:	e00b      	b.n	8003a26 <recvfrom+0x35a>
   //#endif
      default:
         wiz_recv_ignore(sn, pack_len); // data copy.
 8003a0e:	8bfa      	ldrh	r2, [r7, #30]
 8003a10:	7bfb      	ldrb	r3, [r7, #15]
 8003a12:	4611      	mov	r1, r2
 8003a14:	4618      	mov	r0, r3
 8003a16:	f7ff f989 	bl	8002d2c <wiz_recv_ignore>
         sock_remained_size[sn] = pack_len;
 8003a1a:	7bfb      	ldrb	r3, [r7, #15]
 8003a1c:	491f      	ldr	r1, [pc, #124]	@ (8003a9c <recvfrom+0x3d0>)
 8003a1e:	8bfa      	ldrh	r2, [r7, #30]
 8003a20:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
         break;
 8003a24:	bf00      	nop
   }
	setSn_CR(sn,Sn_CR_RECV);
 8003a26:	7bfb      	ldrb	r3, [r7, #15]
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	00db      	lsls	r3, r3, #3
 8003a2e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003a32:	2140      	movs	r1, #64	@ 0x40
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7fe ff25 	bl	8002884 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn)) ;
 8003a3a:	bf00      	nop
 8003a3c:	7bfb      	ldrb	r3, [r7, #15]
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	3301      	adds	r3, #1
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7fe fecf 	bl	80027ec <WIZCHIP_READ>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d1f3      	bne.n	8003a3c <recvfrom+0x370>
	sock_remained_size[sn] -= pack_len;
 8003a54:	7bfb      	ldrb	r3, [r7, #15]
 8003a56:	4a11      	ldr	r2, [pc, #68]	@ (8003a9c <recvfrom+0x3d0>)
 8003a58:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8003a5c:	7bfb      	ldrb	r3, [r7, #15]
 8003a5e:	8bfa      	ldrh	r2, [r7, #30]
 8003a60:	1a8a      	subs	r2, r1, r2
 8003a62:	b291      	uxth	r1, r2
 8003a64:	4a0d      	ldr	r2, [pc, #52]	@ (8003a9c <recvfrom+0x3d0>)
 8003a66:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	//M20150601 : 
	//if(sock_remained_size[sn] != 0) sock_pack_info[sn] |= 0x01;
	if(sock_remained_size[sn] != 0)
 8003a6a:	7bfb      	ldrb	r3, [r7, #15]
 8003a6c:	4a0b      	ldr	r2, [pc, #44]	@ (8003a9c <recvfrom+0x3d0>)
 8003a6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d009      	beq.n	8003a8a <recvfrom+0x3be>
	{
	   sock_pack_info[sn] |= PACK_REMAINED;
 8003a76:	7bfb      	ldrb	r3, [r7, #15]
 8003a78:	4a09      	ldr	r2, [pc, #36]	@ (8003aa0 <recvfrom+0x3d4>)
 8003a7a:	5cd2      	ldrb	r2, [r2, r3]
 8003a7c:	7bfb      	ldrb	r3, [r7, #15]
 8003a7e:	f042 0201 	orr.w	r2, r2, #1
 8003a82:	b2d1      	uxtb	r1, r2
 8003a84:	4a06      	ldr	r2, [pc, #24]	@ (8003aa0 <recvfrom+0x3d4>)
 8003a86:	54d1      	strb	r1, [r2, r3]
 8003a88:	e003      	b.n	8003a92 <recvfrom+0x3c6>
   #if _WIZCHIP_ == 5300	   
	   if(pack_len & 0x01) sock_pack_info[sn] |= PACK_FIFOBYTE;
   #endif	      
	}
	else sock_pack_info[sn] = PACK_COMPLETED;
 8003a8a:	7bfb      	ldrb	r3, [r7, #15]
 8003a8c:	4a04      	ldr	r2, [pc, #16]	@ (8003aa0 <recvfrom+0x3d4>)
 8003a8e:	2100      	movs	r1, #0
 8003a90:	54d1      	strb	r1, [r2, r3]
   pack_len = len;
#endif
   //
   //M20150409 : Explicit Type Casting
   //return pack_len;
   return (int32_t)pack_len;
 8003a92:	8bfb      	ldrh	r3, [r7, #30]
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3720      	adds	r7, #32
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	200009d4 	.word	0x200009d4
 8003aa0:	200009e4 	.word	0x200009e4

08003aa4 <SPIReadWrite>:
#include "stdio.h"

extern SPI_HandleTypeDef hspi1;

uint8_t SPIReadWrite(uint8_t data)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	4603      	mov	r3, r0
 8003aac:	71fb      	strb	r3, [r7, #7]
	//wait till FIFO has a free slot
	while((hspi1.Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 8003aae:	bf00      	nop
 8003ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8003af0 <SPIReadWrite+0x4c>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d1f8      	bne.n	8003ab0 <SPIReadWrite+0xc>

	*(__IO uint8_t*)&hspi1.Instance->DR=data;
 8003abe:	4b0c      	ldr	r3, [pc, #48]	@ (8003af0 <SPIReadWrite+0x4c>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	330c      	adds	r3, #12
 8003ac4:	79fa      	ldrb	r2, [r7, #7]
 8003ac6:	701a      	strb	r2, [r3, #0]

	//Now wait till data arrives
	while((hspi1.Instance->SR & SPI_FLAG_RXNE)!=SPI_FLAG_RXNE);
 8003ac8:	bf00      	nop
 8003aca:	4b09      	ldr	r3, [pc, #36]	@ (8003af0 <SPIReadWrite+0x4c>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d1f8      	bne.n	8003aca <SPIReadWrite+0x26>

	return (*(__IO uint8_t*)&hspi1.Instance->DR);
 8003ad8:	4b05      	ldr	r3, [pc, #20]	@ (8003af0 <SPIReadWrite+0x4c>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	330c      	adds	r3, #12
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	b2db      	uxtb	r3, r3
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	200008f0 	.word	0x200008f0

08003af4 <wizchip_select>:

void  wizchip_select(void)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8003af8:	2200      	movs	r2, #0
 8003afa:	2102      	movs	r1, #2
 8003afc:	4802      	ldr	r0, [pc, #8]	@ (8003b08 <wizchip_select+0x14>)
 8003afe:	f001 f9d5 	bl	8004eac <HAL_GPIO_WritePin>
}
 8003b02:	bf00      	nop
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	40020000 	.word	0x40020000

08003b0c <wizchip_deselect>:

void  wizchip_deselect(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8003b10:	2201      	movs	r2, #1
 8003b12:	2102      	movs	r1, #2
 8003b14:	4802      	ldr	r0, [pc, #8]	@ (8003b20 <wizchip_deselect+0x14>)
 8003b16:	f001 f9c9 	bl	8004eac <HAL_GPIO_WritePin>
}
 8003b1a:	bf00      	nop
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	40020000 	.word	0x40020000

08003b24 <wizchip_read>:

uint8_t wizchip_read()
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
	uint8_t rb;
	rb=SPIReadWrite(0x00);
 8003b2a:	2000      	movs	r0, #0
 8003b2c:	f7ff ffba 	bl	8003aa4 <SPIReadWrite>
 8003b30:	4603      	mov	r3, r0
 8003b32:	71fb      	strb	r3, [r7, #7]
	return rb;
 8003b34:	79fb      	ldrb	r3, [r7, #7]
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3708      	adds	r7, #8
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <wizchip_write>:

void  wizchip_write(uint8_t wb)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b082      	sub	sp, #8
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	4603      	mov	r3, r0
 8003b46:	71fb      	strb	r3, [r7, #7]
	SPIReadWrite(wb);
 8003b48:	79fb      	ldrb	r3, [r7, #7]
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7ff ffaa 	bl	8003aa4 <SPIReadWrite>
}
 8003b50:	bf00      	nop
 8003b52:	3708      	adds	r7, #8
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <wizchip_readburst>:

void wizchip_readburst(uint8_t* pBuf, uint16_t len)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	460b      	mov	r3, r1
 8003b62:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0;i<len;i++)
 8003b64:	2300      	movs	r3, #0
 8003b66:	81fb      	strh	r3, [r7, #14]
 8003b68:	e00c      	b.n	8003b84 <wizchip_readburst+0x2c>
	{
		*pBuf=SPIReadWrite(0x00);
 8003b6a:	2000      	movs	r0, #0
 8003b6c:	f7ff ff9a 	bl	8003aa4 <SPIReadWrite>
 8003b70:	4603      	mov	r3, r0
 8003b72:	461a      	mov	r2, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	701a      	strb	r2, [r3, #0]
		pBuf++;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	607b      	str	r3, [r7, #4]
	for(uint16_t i=0;i<len;i++)
 8003b7e:	89fb      	ldrh	r3, [r7, #14]
 8003b80:	3301      	adds	r3, #1
 8003b82:	81fb      	strh	r3, [r7, #14]
 8003b84:	89fa      	ldrh	r2, [r7, #14]
 8003b86:	887b      	ldrh	r3, [r7, #2]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d3ee      	bcc.n	8003b6a <wizchip_readburst+0x12>
	}
}
 8003b8c:	bf00      	nop
 8003b8e:	bf00      	nop
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}

08003b96 <wizchip_writeburst>:

void  wizchip_writeburst(uint8_t* pBuf, uint16_t len)
{
 8003b96:	b580      	push	{r7, lr}
 8003b98:	b084      	sub	sp, #16
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
 8003b9e:	460b      	mov	r3, r1
 8003ba0:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0;i<len;i++)
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	81fb      	strh	r3, [r7, #14]
 8003ba6:	e00a      	b.n	8003bbe <wizchip_writeburst+0x28>
	{
		SPIReadWrite(*pBuf);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	4618      	mov	r0, r3
 8003bae:	f7ff ff79 	bl	8003aa4 <SPIReadWrite>
		pBuf++;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	3301      	adds	r3, #1
 8003bb6:	607b      	str	r3, [r7, #4]
	for(uint16_t i=0;i<len;i++)
 8003bb8:	89fb      	ldrh	r3, [r7, #14]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	81fb      	strh	r3, [r7, #14]
 8003bbe:	89fa      	ldrh	r2, [r7, #14]
 8003bc0:	887b      	ldrh	r3, [r7, #2]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d3f0      	bcc.n	8003ba8 <wizchip_writeburst+0x12>
	}
}
 8003bc6:	bf00      	nop
 8003bc8:	bf00      	nop
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <W5500IOInit>:

void W5500IOInit()
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af00      	add	r7, sp, #0
	 * Initialize the two GPIO pins
	 * RESET->PA10
	 * and
	 * CS->PA11
	 */
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bd6:	1d3b      	adds	r3, r7, #4
 8003bd8:	2200      	movs	r2, #0
 8003bda:	601a      	str	r2, [r3, #0]
 8003bdc:	605a      	str	r2, [r3, #4]
 8003bde:	609a      	str	r2, [r3, #8]
 8003be0:	60da      	str	r2, [r3, #12]
 8003be2:	611a      	str	r2, [r3, #16]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003be4:	2300      	movs	r3, #0
 8003be6:	603b      	str	r3, [r7, #0]
 8003be8:	4b0e      	ldr	r3, [pc, #56]	@ (8003c24 <W5500IOInit+0x54>)
 8003bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bec:	4a0d      	ldr	r2, [pc, #52]	@ (8003c24 <W5500IOInit+0x54>)
 8003bee:	f043 0301 	orr.w	r3, r3, #1
 8003bf2:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8003c24 <W5500IOInit+0x54>)
 8003bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf8:	f003 0301 	and.w	r3, r3, #1
 8003bfc:	603b      	str	r3, [r7, #0]
 8003bfe:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003c00:	2303      	movs	r3, #3
 8003c02:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c04:	2301      	movs	r3, #1
 8003c06:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c0c:	2302      	movs	r3, #2
 8003c0e:	613b      	str	r3, [r7, #16]

	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c10:	1d3b      	adds	r3, r7, #4
 8003c12:	4619      	mov	r1, r3
 8003c14:	4804      	ldr	r0, [pc, #16]	@ (8003c28 <W5500IOInit+0x58>)
 8003c16:	f000 ffad 	bl	8004b74 <HAL_GPIO_Init>
}
 8003c1a:	bf00      	nop
 8003c1c:	3718      	adds	r7, #24
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	40023800 	.word	0x40023800
 8003c28:	40020000 	.word	0x40020000

08003c2c <W5500Init>:

void W5500Init()
{
 8003c2c:	b590      	push	{r4, r7, lr}
 8003c2e:	b087      	sub	sp, #28
 8003c30:	af00      	add	r7, sp, #0
	uint8_t tmp;
	uint8_t memsize[2][8] = { { 2, 2, 2, 2, 2, 2, 2, 2 }, { 2, 2, 2, 2, 2, 2, 2, 2 } };
 8003c32:	4b1f      	ldr	r3, [pc, #124]	@ (8003cb0 <W5500Init+0x84>)
 8003c34:	1d3c      	adds	r4, r7, #4
 8003c36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	W5500IOInit();
 8003c3c:	f7ff ffc8 	bl	8003bd0 <W5500IOInit>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);//CS high by default
 8003c40:	2201      	movs	r2, #1
 8003c42:	2102      	movs	r1, #2
 8003c44:	481b      	ldr	r0, [pc, #108]	@ (8003cb4 <W5500Init+0x88>)
 8003c46:	f001 f931 	bl	8004eac <HAL_GPIO_WritePin>

	//Send a pulse on reset pin
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	2101      	movs	r1, #1
 8003c4e:	4819      	ldr	r0, [pc, #100]	@ (8003cb4 <W5500Init+0x88>)
 8003c50:	f001 f92c 	bl	8004eac <HAL_GPIO_WritePin>
	tmp = 0xFF;
 8003c54:	23ff      	movs	r3, #255	@ 0xff
 8003c56:	75fb      	strb	r3, [r7, #23]
	while(tmp--);
 8003c58:	bf00      	nop
 8003c5a:	7dfb      	ldrb	r3, [r7, #23]
 8003c5c:	1e5a      	subs	r2, r3, #1
 8003c5e:	75fa      	strb	r2, [r7, #23]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d1fa      	bne.n	8003c5a <W5500Init+0x2e>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8003c64:	2201      	movs	r2, #1
 8003c66:	2101      	movs	r1, #1
 8003c68:	4812      	ldr	r0, [pc, #72]	@ (8003cb4 <W5500Init+0x88>)
 8003c6a:	f001 f91f 	bl	8004eac <HAL_GPIO_WritePin>

	reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 8003c6e:	4912      	ldr	r1, [pc, #72]	@ (8003cb8 <W5500Init+0x8c>)
 8003c70:	4812      	ldr	r0, [pc, #72]	@ (8003cbc <W5500Init+0x90>)
 8003c72:	f000 f895 	bl	8003da0 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 8003c76:	4912      	ldr	r1, [pc, #72]	@ (8003cc0 <W5500Init+0x94>)
 8003c78:	4812      	ldr	r0, [pc, #72]	@ (8003cc4 <W5500Init+0x98>)
 8003c7a:	f000 f8b7 	bl	8003dec <reg_wizchip_spi_cbfunc>
	reg_wizchip_spiburst_cbfunc(wizchip_readburst, wizchip_writeburst);
 8003c7e:	4912      	ldr	r1, [pc, #72]	@ (8003cc8 <W5500Init+0x9c>)
 8003c80:	4812      	ldr	r0, [pc, #72]	@ (8003ccc <W5500Init+0xa0>)
 8003c82:	f000 f8df 	bl	8003e44 <reg_wizchip_spiburst_cbfunc>

	/* WIZChip Initialize*/
	if (ctlwizchip(CW_INIT_WIZCHIP, (void*) memsize) == -1) {
 8003c86:	1d3b      	adds	r3, r7, #4
 8003c88:	4619      	mov	r1, r3
 8003c8a:	2001      	movs	r0, #1
 8003c8c:	f000 f906 	bl	8003e9c <ctlwizchip>
 8003c90:	4603      	mov	r3, r0
 8003c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c96:	d104      	bne.n	8003ca2 <W5500Init+0x76>
		printf("WIZCHIP Initialized Failed.\r\n");
 8003c98:	480d      	ldr	r0, [pc, #52]	@ (8003cd0 <W5500Init+0xa4>)
 8003c9a:	f002 fa6f 	bl	800617c <puts>
		while (1);
 8003c9e:	bf00      	nop
 8003ca0:	e7fd      	b.n	8003c9e <W5500Init+0x72>
	}
	printf("WIZCHIP Initialization Success.\r\n");
 8003ca2:	480c      	ldr	r0, [pc, #48]	@ (8003cd4 <W5500Init+0xa8>)
 8003ca4:	f002 fa6a 	bl	800617c <puts>
	do {
		if (ctlwizchip(CW_GET_PHYLINK, (void*) &tmp) == -1)
			printf("Unknown PHY Link stauts.\r\n");
	} while (tmp == PHY_LINK_OFF);
*/
}
 8003ca8:	bf00      	nop
 8003caa:	371c      	adds	r7, #28
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd90      	pop	{r4, r7, pc}
 8003cb0:	080077ac 	.word	0x080077ac
 8003cb4:	40020000 	.word	0x40020000
 8003cb8:	08003b0d 	.word	0x08003b0d
 8003cbc:	08003af5 	.word	0x08003af5
 8003cc0:	08003b3f 	.word	0x08003b3f
 8003cc4:	08003b25 	.word	0x08003b25
 8003cc8:	08003b97 	.word	0x08003b97
 8003ccc:	08003b59 	.word	0x08003b59
 8003cd0:	08007768 	.word	0x08007768
 8003cd4:	08007788 	.word	0x08007788

08003cd8 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8003cd8:	b480      	push	{r7}
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	bf00      	nop
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr

08003ce6 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8003ce6:	b480      	push	{r7}
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	bf00      	nop
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr

08003cf4 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8003cf4:	b480      	push	{r7}
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	bf00      	nop
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr

08003d02 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8003d02:	b480      	push	{r7}
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	bf00      	nop
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	781b      	ldrb	r3, [r3, #0]
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	4618      	mov	r0, r3
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr

08003d2a <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8003d2a:	b480      	push	{r7}
 8003d2c:	b083      	sub	sp, #12
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]
 8003d32:	460b      	mov	r3, r1
 8003d34:	70fb      	strb	r3, [r7, #3]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	78fa      	ldrb	r2, [r7, #3]
 8003d3a:	701a      	strb	r2, [r3, #0]
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8003d48:	b480      	push	{r7}
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	4618      	mov	r0, r3
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr

08003d58 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	4603      	mov	r3, r0
 8003d60:	71fb      	strb	r3, [r7, #7]
 8003d62:	bf00      	nop
 8003d64:	370c      	adds	r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr

08003d6e <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 8003d6e:	b480      	push	{r7}
 8003d70:	b083      	sub	sp, #12
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
 8003d76:	460b      	mov	r3, r1
 8003d78:	807b      	strh	r3, [r7, #2]
 8003d7a:	bf00      	nop
 8003d7c:	370c      	adds	r7, #12
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr

08003d86 <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 8003d86:	b480      	push	{r7}
 8003d88:	b083      	sub	sp, #12
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
 8003d8e:	460b      	mov	r3, r1
 8003d90:	807b      	strh	r3, [r7, #2]
 8003d92:	bf00      	nop
 8003d94:	370c      	adds	r7, #12
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr
	...

08003da0 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d002      	beq.n	8003db6 <reg_wizchip_cs_cbfunc+0x16>
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d106      	bne.n	8003dc4 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8003db6:	4b0a      	ldr	r3, [pc, #40]	@ (8003de0 <reg_wizchip_cs_cbfunc+0x40>)
 8003db8:	4a0a      	ldr	r2, [pc, #40]	@ (8003de4 <reg_wizchip_cs_cbfunc+0x44>)
 8003dba:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8003dbc:	4b08      	ldr	r3, [pc, #32]	@ (8003de0 <reg_wizchip_cs_cbfunc+0x40>)
 8003dbe:	4a0a      	ldr	r2, [pc, #40]	@ (8003de8 <reg_wizchip_cs_cbfunc+0x48>)
 8003dc0:	619a      	str	r2, [r3, #24]
 8003dc2:	e006      	b.n	8003dd2 <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8003dc4:	4a06      	ldr	r2, [pc, #24]	@ (8003de0 <reg_wizchip_cs_cbfunc+0x40>)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 8003dca:	4a05      	ldr	r2, [pc, #20]	@ (8003de0 <reg_wizchip_cs_cbfunc+0x40>)
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	6193      	str	r3, [r2, #24]
   }
}
 8003dd0:	bf00      	nop
 8003dd2:	bf00      	nop
 8003dd4:	370c      	adds	r7, #12
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	20000044 	.word	0x20000044
 8003de4:	08003cf5 	.word	0x08003cf5
 8003de8:	08003d03 	.word	0x08003d03

08003dec <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8003df6:	bf00      	nop
 8003df8:	4b0f      	ldr	r3, [pc, #60]	@ (8003e38 <reg_wizchip_spi_cbfunc+0x4c>)
 8003dfa:	881b      	ldrh	r3, [r3, #0]
 8003dfc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d0f9      	beq.n	8003df8 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d002      	beq.n	8003e10 <reg_wizchip_spi_cbfunc+0x24>
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d106      	bne.n	8003e1e <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8003e10:	4b09      	ldr	r3, [pc, #36]	@ (8003e38 <reg_wizchip_spi_cbfunc+0x4c>)
 8003e12:	4a0a      	ldr	r2, [pc, #40]	@ (8003e3c <reg_wizchip_spi_cbfunc+0x50>)
 8003e14:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8003e16:	4b08      	ldr	r3, [pc, #32]	@ (8003e38 <reg_wizchip_spi_cbfunc+0x4c>)
 8003e18:	4a09      	ldr	r2, [pc, #36]	@ (8003e40 <reg_wizchip_spi_cbfunc+0x54>)
 8003e1a:	621a      	str	r2, [r3, #32]
 8003e1c:	e006      	b.n	8003e2c <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8003e1e:	4a06      	ldr	r2, [pc, #24]	@ (8003e38 <reg_wizchip_spi_cbfunc+0x4c>)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8003e24:	4a04      	ldr	r2, [pc, #16]	@ (8003e38 <reg_wizchip_spi_cbfunc+0x4c>)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	6213      	str	r3, [r2, #32]
   }
}
 8003e2a:	bf00      	nop
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr
 8003e38:	20000044 	.word	0x20000044
 8003e3c:	08003d49 	.word	0x08003d49
 8003e40:	08003d59 	.word	0x08003d59

08003e44 <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8003e4e:	bf00      	nop
 8003e50:	4b0f      	ldr	r3, [pc, #60]	@ (8003e90 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8003e52:	881b      	ldrh	r3, [r3, #0]
 8003e54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d0f9      	beq.n	8003e50 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d002      	beq.n	8003e68 <reg_wizchip_spiburst_cbfunc+0x24>
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d106      	bne.n	8003e76 <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8003e68:	4b09      	ldr	r3, [pc, #36]	@ (8003e90 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8003e6a:	4a0a      	ldr	r2, [pc, #40]	@ (8003e94 <reg_wizchip_spiburst_cbfunc+0x50>)
 8003e6c:	625a      	str	r2, [r3, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 8003e6e:	4b08      	ldr	r3, [pc, #32]	@ (8003e90 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8003e70:	4a09      	ldr	r2, [pc, #36]	@ (8003e98 <reg_wizchip_spiburst_cbfunc+0x54>)
 8003e72:	629a      	str	r2, [r3, #40]	@ 0x28
 8003e74:	e006      	b.n	8003e84 <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 8003e76:	4a06      	ldr	r2, [pc, #24]	@ (8003e90 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6253      	str	r3, [r2, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 8003e7c:	4a04      	ldr	r2, [pc, #16]	@ (8003e90 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	6293      	str	r3, [r2, #40]	@ 0x28
   }
}
 8003e82:	bf00      	nop
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr
 8003e90:	20000044 	.word	0x20000044
 8003e94:	08003d6f 	.word	0x08003d6f
 8003e98:	08003d87 	.word	0x08003d87

08003e9c <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8003e9c:	b590      	push	{r4, r7, lr}
 8003e9e:	b087      	sub	sp, #28
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	6039      	str	r1, [r7, #0]
 8003ea6:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 8003eac:	2300      	movs	r3, #0
 8003eae:	60fb      	str	r3, [r7, #12]
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8003eb4:	79fb      	ldrb	r3, [r7, #7]
 8003eb6:	2b0f      	cmp	r3, #15
 8003eb8:	f200 80c5 	bhi.w	8004046 <ctlwizchip+0x1aa>
 8003ebc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ec4 <ctlwizchip+0x28>)
 8003ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ec2:	bf00      	nop
 8003ec4:	08003f05 	.word	0x08003f05
 8003ec8:	08003f0b 	.word	0x08003f0b
 8003ecc:	08003f37 	.word	0x08003f37
 8003ed0:	08003f2b 	.word	0x08003f2b
 8003ed4:	08003f45 	.word	0x08003f45
 8003ed8:	08003f51 	.word	0x08003f51
 8003edc:	08003f5f 	.word	0x08003f5f
 8003ee0:	08003f85 	.word	0x08003f85
 8003ee4:	08003fa7 	.word	0x08003fa7
 8003ee8:	08003feb 	.word	0x08003feb
 8003eec:	08003ff1 	.word	0x08003ff1
 8003ef0:	08003ff9 	.word	0x08003ff9
 8003ef4:	0800404d 	.word	0x0800404d
 8003ef8:	08004001 	.word	0x08004001
 8003efc:	0800400f 	.word	0x0800400f
 8003f00:	0800402b 	.word	0x0800402b
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8003f04:	f000 f8e8 	bl	80040d8 <wizchip_sw_reset>
         break;
 8003f08:	e0a1      	b.n	800404e <ctlwizchip+0x1b2>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d004      	beq.n	8003f1a <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	3308      	adds	r3, #8
 8003f18:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	693a      	ldr	r2, [r7, #16]
 8003f1e:	4611      	mov	r1, r2
 8003f20:	4618      	mov	r0, r3
 8003f22:	f000 f925 	bl	8004170 <wizchip_init>
 8003f26:	4603      	mov	r3, r0
 8003f28:	e092      	b.n	8004050 <ctlwizchip+0x1b4>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	881b      	ldrh	r3, [r3, #0]
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f000 f9aa 	bl	8004288 <wizchip_clrinterrupt>
         break;
 8003f34:	e08b      	b.n	800404e <ctlwizchip+0x1b2>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8003f36:	f000 f9db 	bl	80042f0 <wizchip_getinterrupt>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	801a      	strh	r2, [r3, #0]
         break;
 8003f42:	e084      	b.n	800404e <ctlwizchip+0x1b2>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	881b      	ldrh	r3, [r3, #0]
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f000 f9f6 	bl	800433a <wizchip_setinterruptmask>
         break;         
 8003f4e:	e07e      	b.n	800404e <ctlwizchip+0x1b2>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8003f50:	f000 fa0e 	bl	8004370 <wizchip_getinterruptmask>
 8003f54:	4603      	mov	r3, r0
 8003f56:	461a      	mov	r2, r3
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	801a      	strh	r2, [r3, #0]
         break;
 8003f5c:	e077      	b.n	800404e <ctlwizchip+0x1b2>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	881b      	ldrh	r3, [r3, #0]
 8003f62:	0a1b      	lsrs	r3, r3, #8
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	4619      	mov	r1, r3
 8003f6a:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8003f6e:	f7fe fc89 	bl	8002884 <WIZCHIP_WRITE>
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	881b      	ldrh	r3, [r3, #0]
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	4619      	mov	r1, r3
 8003f7a:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8003f7e:	f7fe fc81 	bl	8002884 <WIZCHIP_WRITE>
         break;
 8003f82:	e064      	b.n	800404e <ctlwizchip+0x1b2>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8003f84:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8003f88:	f7fe fc30 	bl	80027ec <WIZCHIP_READ>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	021b      	lsls	r3, r3, #8
 8003f90:	b29c      	uxth	r4, r3
 8003f92:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8003f96:	f7fe fc29 	bl	80027ec <WIZCHIP_READ>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	4423      	add	r3, r4
 8003f9e:	b29a      	uxth	r2, r3
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	801a      	strh	r2, [r3, #0]
         break;
 8003fa4:	e053      	b.n	800404e <ctlwizchip+0x1b2>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8003fa6:	4b2c      	ldr	r3, [pc, #176]	@ (8004058 <ctlwizchip+0x1bc>)
 8003fa8:	789a      	ldrb	r2, [r3, #2]
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	3301      	adds	r3, #1
 8003fb2:	4a29      	ldr	r2, [pc, #164]	@ (8004058 <ctlwizchip+0x1bc>)
 8003fb4:	78d2      	ldrb	r2, [r2, #3]
 8003fb6:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	3302      	adds	r3, #2
 8003fbc:	4a26      	ldr	r2, [pc, #152]	@ (8004058 <ctlwizchip+0x1bc>)
 8003fbe:	7912      	ldrb	r2, [r2, #4]
 8003fc0:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	3303      	adds	r3, #3
 8003fc6:	4a24      	ldr	r2, [pc, #144]	@ (8004058 <ctlwizchip+0x1bc>)
 8003fc8:	7952      	ldrb	r2, [r2, #5]
 8003fca:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	3304      	adds	r3, #4
 8003fd0:	4a21      	ldr	r2, [pc, #132]	@ (8004058 <ctlwizchip+0x1bc>)
 8003fd2:	7992      	ldrb	r2, [r2, #6]
 8003fd4:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	3305      	adds	r3, #5
 8003fda:	4a1f      	ldr	r2, [pc, #124]	@ (8004058 <ctlwizchip+0x1bc>)
 8003fdc:	79d2      	ldrb	r2, [r2, #7]
 8003fde:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	3306      	adds	r3, #6
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	701a      	strb	r2, [r3, #0]
         break;
 8003fe8:	e031      	b.n	800404e <ctlwizchip+0x1b2>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 8003fea:	f000 fa13 	bl	8004414 <wizphy_reset>
         break;
 8003fee:	e02e      	b.n	800404e <ctlwizchip+0x1b2>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8003ff0:	6838      	ldr	r0, [r7, #0]
 8003ff2:	f000 fa36 	bl	8004462 <wizphy_setphyconf>
         break;
 8003ff6:	e02a      	b.n	800404e <ctlwizchip+0x1b2>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 8003ff8:	6838      	ldr	r0, [r7, #0]
 8003ffa:	f000 fa75 	bl	80044e8 <wizphy_getphyconf>
         break;
 8003ffe:	e026      	b.n	800404e <ctlwizchip+0x1b2>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	4618      	mov	r0, r3
 8004006:	f000 fad9 	bl	80045bc <wizphy_setphypmode>
 800400a:	4603      	mov	r3, r0
 800400c:	e020      	b.n	8004050 <ctlwizchip+0x1b4>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 800400e:	f000 f9e8 	bl	80043e2 <wizphy_getphypmode>
 8004012:	4603      	mov	r3, r0
 8004014:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8004016:	7dfb      	ldrb	r3, [r7, #23]
 8004018:	2bff      	cmp	r3, #255	@ 0xff
 800401a:	d102      	bne.n	8004022 <ctlwizchip+0x186>
 800401c:	f04f 33ff 	mov.w	r3, #4294967295
 8004020:	e016      	b.n	8004050 <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	7dfa      	ldrb	r2, [r7, #23]
 8004026:	701a      	strb	r2, [r3, #0]
         break;
 8004028:	e011      	b.n	800404e <ctlwizchip+0x1b2>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 800402a:	f000 f9c4 	bl	80043b6 <wizphy_getphylink>
 800402e:	4603      	mov	r3, r0
 8004030:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8004032:	7dfb      	ldrb	r3, [r7, #23]
 8004034:	2bff      	cmp	r3, #255	@ 0xff
 8004036:	d102      	bne.n	800403e <ctlwizchip+0x1a2>
 8004038:	f04f 33ff 	mov.w	r3, #4294967295
 800403c:	e008      	b.n	8004050 <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	7dfa      	ldrb	r2, [r7, #23]
 8004042:	701a      	strb	r2, [r3, #0]
         break;
 8004044:	e003      	b.n	800404e <ctlwizchip+0x1b2>
   #endif      
      default:
         return -1;
 8004046:	f04f 33ff 	mov.w	r3, #4294967295
 800404a:	e001      	b.n	8004050 <ctlwizchip+0x1b4>
         break;
 800404c:	bf00      	nop
   }
   return 0;
 800404e:	2300      	movs	r3, #0
}
 8004050:	4618      	mov	r0, r3
 8004052:	371c      	adds	r7, #28
 8004054:	46bd      	mov	sp, r7
 8004056:	bd90      	pop	{r4, r7, pc}
 8004058:	20000044 	.word	0x20000044

0800405c <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b082      	sub	sp, #8
 8004060:	af00      	add	r7, sp, #0
 8004062:	4603      	mov	r3, r0
 8004064:	6039      	str	r1, [r7, #0]
 8004066:	71fb      	strb	r3, [r7, #7]
   
   switch(cntype)
 8004068:	79fb      	ldrb	r3, [r7, #7]
 800406a:	2b05      	cmp	r3, #5
 800406c:	d82c      	bhi.n	80040c8 <ctlnetwork+0x6c>
 800406e:	a201      	add	r2, pc, #4	@ (adr r2, 8004074 <ctlnetwork+0x18>)
 8004070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004074:	0800408d 	.word	0x0800408d
 8004078:	08004095 	.word	0x08004095
 800407c:	0800409d 	.word	0x0800409d
 8004080:	080040ab 	.word	0x080040ab
 8004084:	080040b9 	.word	0x080040b9
 8004088:	080040c1 	.word	0x080040c1
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 800408c:	6838      	ldr	r0, [r7, #0]
 800408e:	f000 fadf 	bl	8004650 <wizchip_setnetinfo>
         break;
 8004092:	e01c      	b.n	80040ce <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 8004094:	6838      	ldr	r0, [r7, #0]
 8004096:	f000 fb1b 	bl	80046d0 <wizchip_getnetinfo>
         break;
 800409a:	e018      	b.n	80040ce <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	4618      	mov	r0, r3
 80040a2:	f000 fb55 	bl	8004750 <wizchip_setnetmode>
 80040a6:	4603      	mov	r3, r0
 80040a8:	e012      	b.n	80040d0 <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 80040aa:	f000 fb73 	bl	8004794 <wizchip_getnetmode>
 80040ae:	4603      	mov	r3, r0
 80040b0:	461a      	mov	r2, r3
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	701a      	strb	r2, [r3, #0]
         break;
 80040b6:	e00a      	b.n	80040ce <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 80040b8:	6838      	ldr	r0, [r7, #0]
 80040ba:	f000 fb73 	bl	80047a4 <wizchip_settimeout>
         break;
 80040be:	e006      	b.n	80040ce <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 80040c0:	6838      	ldr	r0, [r7, #0]
 80040c2:	f000 fb90 	bl	80047e6 <wizchip_gettimeout>
         break;
 80040c6:	e002      	b.n	80040ce <ctlnetwork+0x72>
      default:
         return -1;
 80040c8:	f04f 33ff 	mov.w	r3, #4294967295
 80040cc:	e000      	b.n	80040d0 <ctlnetwork+0x74>
   }
   return 0;
 80040ce:	2300      	movs	r3, #0
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3708      	adds	r7, #8
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}

080040d8 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b086      	sub	sp, #24
 80040dc:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 80040de:	1d3b      	adds	r3, r7, #4
 80040e0:	2206      	movs	r2, #6
 80040e2:	4619      	mov	r1, r3
 80040e4:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80040e8:	f7fe fc1a 	bl	8002920 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80040ec:	f107 0314 	add.w	r3, r7, #20
 80040f0:	2204      	movs	r2, #4
 80040f2:	4619      	mov	r1, r3
 80040f4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80040f8:	f7fe fc12 	bl	8002920 <WIZCHIP_READ_BUF>
 80040fc:	f107 0310 	add.w	r3, r7, #16
 8004100:	2204      	movs	r2, #4
 8004102:	4619      	mov	r1, r3
 8004104:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8004108:	f7fe fc0a 	bl	8002920 <WIZCHIP_READ_BUF>
 800410c:	f107 030c 	add.w	r3, r7, #12
 8004110:	2204      	movs	r2, #4
 8004112:	4619      	mov	r1, r3
 8004114:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8004118:	f7fe fc02 	bl	8002920 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 800411c:	2180      	movs	r1, #128	@ 0x80
 800411e:	2000      	movs	r0, #0
 8004120:	f7fe fbb0 	bl	8002884 <WIZCHIP_WRITE>
   getMR(); // for delay
 8004124:	2000      	movs	r0, #0
 8004126:	f7fe fb61 	bl	80027ec <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 800412a:	1d3b      	adds	r3, r7, #4
 800412c:	2206      	movs	r2, #6
 800412e:	4619      	mov	r1, r3
 8004130:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8004134:	f7fe fc54 	bl	80029e0 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8004138:	f107 0314 	add.w	r3, r7, #20
 800413c:	2204      	movs	r2, #4
 800413e:	4619      	mov	r1, r3
 8004140:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004144:	f7fe fc4c 	bl	80029e0 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8004148:	f107 0310 	add.w	r3, r7, #16
 800414c:	2204      	movs	r2, #4
 800414e:	4619      	mov	r1, r3
 8004150:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8004154:	f7fe fc44 	bl	80029e0 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8004158:	f107 030c 	add.w	r3, r7, #12
 800415c:	2204      	movs	r2, #4
 800415e:	4619      	mov	r1, r3
 8004160:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8004164:	f7fe fc3c 	bl	80029e0 <WIZCHIP_WRITE_BUF>
}
 8004168:	bf00      	nop
 800416a:	3718      	adds	r7, #24
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 800417a:	2300      	movs	r3, #0
 800417c:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800417e:	f7ff ffab 	bl	80040d8 <wizchip_sw_reset>
   if(txsize)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d03b      	beq.n	8004200 <wizchip_init+0x90>
   {
      tmp = 0;
 8004188:	2300      	movs	r3, #0
 800418a:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800418c:	2300      	movs	r3, #0
 800418e:	73fb      	strb	r3, [r7, #15]
 8004190:	e015      	b.n	80041be <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 8004192:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	4413      	add	r3, r2
 800419a:	781a      	ldrb	r2, [r3, #0]
 800419c:	7bbb      	ldrb	r3, [r7, #14]
 800419e:	4413      	add	r3, r2
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 80041a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80041a8:	2b10      	cmp	r3, #16
 80041aa:	dd02      	ble.n	80041b2 <wizchip_init+0x42>
 80041ac:	f04f 33ff 	mov.w	r3, #4294967295
 80041b0:	e066      	b.n	8004280 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80041b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	3301      	adds	r3, #1
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	73fb      	strb	r3, [r7, #15]
 80041be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041c2:	2b07      	cmp	r3, #7
 80041c4:	dde5      	ble.n	8004192 <wizchip_init+0x22>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80041c6:	2300      	movs	r3, #0
 80041c8:	73fb      	strb	r3, [r7, #15]
 80041ca:	e015      	b.n	80041f8 <wizchip_init+0x88>
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 80041cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	3301      	adds	r3, #1
 80041d4:	00db      	lsls	r3, r3, #3
 80041d6:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80041da:	4618      	mov	r0, r3
 80041dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	4413      	add	r3, r2
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	4619      	mov	r1, r3
 80041e8:	f7fe fb4c 	bl	8002884 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80041ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	3301      	adds	r3, #1
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	73fb      	strb	r3, [r7, #15]
 80041f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041fc:	2b07      	cmp	r3, #7
 80041fe:	dde5      	ble.n	80041cc <wizchip_init+0x5c>
#endif
		}	
   }

   if(rxsize)
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d03b      	beq.n	800427e <wizchip_init+0x10e>
   {
      tmp = 0;
 8004206:	2300      	movs	r3, #0
 8004208:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800420a:	2300      	movs	r3, #0
 800420c:	73fb      	strb	r3, [r7, #15]
 800420e:	e015      	b.n	800423c <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 8004210:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004214:	683a      	ldr	r2, [r7, #0]
 8004216:	4413      	add	r3, r2
 8004218:	781a      	ldrb	r2, [r3, #0]
 800421a:	7bbb      	ldrb	r3, [r7, #14]
 800421c:	4413      	add	r3, r2
 800421e:	b2db      	uxtb	r3, r3
 8004220:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 8004222:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004226:	2b10      	cmp	r3, #16
 8004228:	dd02      	ble.n	8004230 <wizchip_init+0xc0>
 800422a:	f04f 33ff 	mov.w	r3, #4294967295
 800422e:	e027      	b.n	8004280 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8004230:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004234:	b2db      	uxtb	r3, r3
 8004236:	3301      	adds	r3, #1
 8004238:	b2db      	uxtb	r3, r3
 800423a:	73fb      	strb	r3, [r7, #15]
 800423c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004240:	2b07      	cmp	r3, #7
 8004242:	dde5      	ble.n	8004210 <wizchip_init+0xa0>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8004244:	2300      	movs	r3, #0
 8004246:	73fb      	strb	r3, [r7, #15]
 8004248:	e015      	b.n	8004276 <wizchip_init+0x106>
#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 800424a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	3301      	adds	r3, #1
 8004252:	00db      	lsls	r3, r3, #3
 8004254:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8004258:	4618      	mov	r0, r3
 800425a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800425e:	683a      	ldr	r2, [r7, #0]
 8004260:	4413      	add	r3, r2
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	4619      	mov	r1, r3
 8004266:	f7fe fb0d 	bl	8002884 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800426a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800426e:	b2db      	uxtb	r3, r3
 8004270:	3301      	adds	r3, #1
 8004272:	b2db      	uxtb	r3, r3
 8004274:	73fb      	strb	r3, [r7, #15]
 8004276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800427a:	2b07      	cmp	r3, #7
 800427c:	dde5      	ble.n	800424a <wizchip_init+0xda>
#endif
		}
   }
   return 0;
 800427e:	2300      	movs	r3, #0
}
 8004280:	4618      	mov	r0, r3
 8004282:	3710      	adds	r7, #16
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}

08004288 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	4603      	mov	r3, r0
 8004290:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 8004292:	88fb      	ldrh	r3, [r7, #6]
 8004294:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8004296:	88fb      	ldrh	r3, [r7, #6]
 8004298:	0a1b      	lsrs	r3, r3, #8
 800429a:	b29b      	uxth	r3, r3
 800429c:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 800429e:	7bfb      	ldrb	r3, [r7, #15]
 80042a0:	f023 030f 	bic.w	r3, r3, #15
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	4619      	mov	r1, r3
 80042a8:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 80042ac:	f7fe faea 	bl	8002884 <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 80042b0:	2300      	movs	r3, #0
 80042b2:	73fb      	strb	r3, [r7, #15]
 80042b4:	e014      	b.n	80042e0 <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 80042b6:	7bba      	ldrb	r2, [r7, #14]
 80042b8:	7bfb      	ldrb	r3, [r7, #15]
 80042ba:	fa42 f303 	asr.w	r3, r2, r3
 80042be:	f003 0301 	and.w	r3, r3, #1
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d009      	beq.n	80042da <wizchip_clrinterrupt+0x52>
 80042c6:	7bfb      	ldrb	r3, [r7, #15]
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	3301      	adds	r3, #1
 80042cc:	00db      	lsls	r3, r3, #3
 80042ce:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80042d2:	211f      	movs	r1, #31
 80042d4:	4618      	mov	r0, r3
 80042d6:	f7fe fad5 	bl	8002884 <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 80042da:	7bfb      	ldrb	r3, [r7, #15]
 80042dc:	3301      	adds	r3, #1
 80042de:	73fb      	strb	r3, [r7, #15]
 80042e0:	7bfb      	ldrb	r3, [r7, #15]
 80042e2:	2b07      	cmp	r3, #7
 80042e4:	d9e7      	bls.n	80042b6 <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 80042e6:	bf00      	nop
 80042e8:	bf00      	nop
 80042ea:	3710      	adds	r7, #16
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 80042f6:	2300      	movs	r3, #0
 80042f8:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 80042fa:	2300      	movs	r3, #0
 80042fc:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 80042fe:	2300      	movs	r3, #0
 8004300:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 8004302:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8004306:	f7fe fa71 	bl	80027ec <WIZCHIP_READ>
 800430a:	4603      	mov	r3, r0
 800430c:	f023 030f 	bic.w	r3, r3, #15
 8004310:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 8004312:	f44f 50b8 	mov.w	r0, #5888	@ 0x1700
 8004316:	f7fe fa69 	bl	80027ec <WIZCHIP_READ>
 800431a:	4603      	mov	r3, r0
 800431c:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 800431e:	79bb      	ldrb	r3, [r7, #6]
 8004320:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 8004322:	88bb      	ldrh	r3, [r7, #4]
 8004324:	021b      	lsls	r3, r3, #8
 8004326:	b29a      	uxth	r2, r3
 8004328:	79fb      	ldrb	r3, [r7, #7]
 800432a:	b29b      	uxth	r3, r3
 800432c:	4413      	add	r3, r2
 800432e:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8004330:	88bb      	ldrh	r3, [r7, #4]
}
 8004332:	4618      	mov	r0, r3
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	b084      	sub	sp, #16
 800433e:	af00      	add	r7, sp, #0
 8004340:	4603      	mov	r3, r0
 8004342:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8004344:	88fb      	ldrh	r3, [r7, #6]
 8004346:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8004348:	88fb      	ldrh	r3, [r7, #6]
 800434a:	0a1b      	lsrs	r3, r3, #8
 800434c:	b29b      	uxth	r3, r3
 800434e:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8004350:	7bfb      	ldrb	r3, [r7, #15]
 8004352:	4619      	mov	r1, r3
 8004354:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8004358:	f7fe fa94 	bl	8002884 <WIZCHIP_WRITE>
   setSIMR(simr);
 800435c:	7bbb      	ldrb	r3, [r7, #14]
 800435e:	4619      	mov	r1, r3
 8004360:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8004364:	f7fe fa8e 	bl	8002884 <WIZCHIP_WRITE>
#endif   
}
 8004368:	bf00      	nop
 800436a:	3710      	adds	r7, #16
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8004376:	2300      	movs	r3, #0
 8004378:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 800437a:	2300      	movs	r3, #0
 800437c:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 800437e:	2300      	movs	r3, #0
 8004380:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 8004382:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8004386:	f7fe fa31 	bl	80027ec <WIZCHIP_READ>
 800438a:	4603      	mov	r3, r0
 800438c:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 800438e:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8004392:	f7fe fa2b 	bl	80027ec <WIZCHIP_READ>
 8004396:	4603      	mov	r3, r0
 8004398:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 800439a:	79bb      	ldrb	r3, [r7, #6]
 800439c:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 800439e:	88bb      	ldrh	r3, [r7, #4]
 80043a0:	021b      	lsls	r3, r3, #8
 80043a2:	b29a      	uxth	r2, r3
 80043a4:	79fb      	ldrb	r3, [r7, #7]
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	4413      	add	r3, r2
 80043aa:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 80043ac:	88bb      	ldrh	r3, [r7, #4]
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3708      	adds	r7, #8
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}

080043b6 <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 80043b6:	b580      	push	{r7, lr}
 80043b8:	b082      	sub	sp, #8
 80043ba:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 80043bc:	2300      	movs	r3, #0
 80043be:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 80043c0:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80043c4:	f7fe fa12 	bl	80027ec <WIZCHIP_READ>
 80043c8:	4603      	mov	r3, r0
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 80043d2:	2301      	movs	r3, #1
 80043d4:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 80043d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3708      	adds	r7, #8
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}

080043e2 <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 80043e2:	b580      	push	{r7, lr}
 80043e4:	b082      	sub	sp, #8
 80043e6:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 80043e8:	2300      	movs	r3, #0
 80043ea:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 80043ec:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80043f0:	f7fe f9fc 	bl	80027ec <WIZCHIP_READ>
 80043f4:	4603      	mov	r3, r0
 80043f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80043fa:	2b30      	cmp	r3, #48	@ 0x30
 80043fc:	d102      	bne.n	8004404 <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 80043fe:	2301      	movs	r3, #1
 8004400:	71fb      	strb	r3, [r7, #7]
 8004402:	e001      	b.n	8004408 <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 8004404:	2300      	movs	r3, #0
 8004406:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 8004408:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800440c:	4618      	mov	r0, r3
 800440e:	3708      	adds	r7, #8
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}

08004414 <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 800441a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800441e:	f7fe f9e5 	bl	80027ec <WIZCHIP_READ>
 8004422:	4603      	mov	r3, r0
 8004424:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 8004426:	79fb      	ldrb	r3, [r7, #7]
 8004428:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800442c:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 800442e:	79fb      	ldrb	r3, [r7, #7]
 8004430:	4619      	mov	r1, r3
 8004432:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004436:	f7fe fa25 	bl	8002884 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 800443a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800443e:	f7fe f9d5 	bl	80027ec <WIZCHIP_READ>
 8004442:	4603      	mov	r3, r0
 8004444:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 8004446:	79fb      	ldrb	r3, [r7, #7]
 8004448:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800444c:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 800444e:	79fb      	ldrb	r3, [r7, #7]
 8004450:	4619      	mov	r1, r3
 8004452:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004456:	f7fe fa15 	bl	8002884 <WIZCHIP_WRITE>
}
 800445a:	bf00      	nop
 800445c:	3708      	adds	r7, #8
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}

08004462 <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8004462:	b580      	push	{r7, lr}
 8004464:	b084      	sub	sp, #16
 8004466:	af00      	add	r7, sp, #0
 8004468:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 800446a:	2300      	movs	r3, #0
 800446c:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	2b01      	cmp	r3, #1
 8004474:	d104      	bne.n	8004480 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 8004476:	7bfb      	ldrb	r3, [r7, #15]
 8004478:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800447c:	73fb      	strb	r3, [r7, #15]
 800447e:	e003      	b.n	8004488 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8004480:	7bfb      	ldrb	r3, [r7, #15]
 8004482:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004486:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	785b      	ldrb	r3, [r3, #1]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d104      	bne.n	800449a <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8004490:	7bfb      	ldrb	r3, [r7, #15]
 8004492:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8004496:	73fb      	strb	r3, [r7, #15]
 8004498:	e019      	b.n	80044ce <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	78db      	ldrb	r3, [r3, #3]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d10d      	bne.n	80044be <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	789b      	ldrb	r3, [r3, #2]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d104      	bne.n	80044b4 <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 80044aa:	7bfb      	ldrb	r3, [r7, #15]
 80044ac:	f043 0318 	orr.w	r3, r3, #24
 80044b0:	73fb      	strb	r3, [r7, #15]
 80044b2:	e00c      	b.n	80044ce <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 80044b4:	7bfb      	ldrb	r3, [r7, #15]
 80044b6:	f043 0308 	orr.w	r3, r3, #8
 80044ba:	73fb      	strb	r3, [r7, #15]
 80044bc:	e007      	b.n	80044ce <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	789b      	ldrb	r3, [r3, #2]
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	d103      	bne.n	80044ce <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 80044c6:	7bfb      	ldrb	r3, [r7, #15]
 80044c8:	f043 0310 	orr.w	r3, r3, #16
 80044cc:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 80044ce:	7bfb      	ldrb	r3, [r7, #15]
 80044d0:	4619      	mov	r1, r3
 80044d2:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80044d6:	f7fe f9d5 	bl	8002884 <WIZCHIP_WRITE>
   wizphy_reset();
 80044da:	f7ff ff9b 	bl	8004414 <wizphy_reset>
}
 80044de:	bf00      	nop
 80044e0:	3710      	adds	r7, #16
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
	...

080044e8 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 80044f0:	2300      	movs	r3, #0
 80044f2:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80044f4:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80044f8:	f7fe f978 	bl	80027ec <WIZCHIP_READ>
 80044fc:	4603      	mov	r3, r0
 80044fe:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8004500:	7bfb      	ldrb	r3, [r7, #15]
 8004502:	119b      	asrs	r3, r3, #6
 8004504:	b2db      	uxtb	r3, r3
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	b2da      	uxtb	r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8004510:	7bfb      	ldrb	r3, [r7, #15]
 8004512:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004516:	2b20      	cmp	r3, #32
 8004518:	d001      	beq.n	800451e <wizphy_getphyconf+0x36>
 800451a:	2b38      	cmp	r3, #56	@ 0x38
 800451c:	d103      	bne.n	8004526 <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2201      	movs	r2, #1
 8004522:	705a      	strb	r2, [r3, #1]
         break;
 8004524:	e003      	b.n	800452e <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	705a      	strb	r2, [r3, #1]
         break;
 800452c:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 800452e:	7bfb      	ldrb	r3, [r7, #15]
 8004530:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004534:	3b10      	subs	r3, #16
 8004536:	2b10      	cmp	r3, #16
 8004538:	bf8c      	ite	hi
 800453a:	2201      	movhi	r2, #1
 800453c:	2200      	movls	r2, #0
 800453e:	b2d2      	uxtb	r2, r2
 8004540:	2a00      	cmp	r2, #0
 8004542:	d10f      	bne.n	8004564 <wizphy_getphyconf+0x7c>
 8004544:	4a1b      	ldr	r2, [pc, #108]	@ (80045b4 <wizphy_getphyconf+0xcc>)
 8004546:	fa22 f303 	lsr.w	r3, r2, r3
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b00      	cmp	r3, #0
 8004550:	bf14      	ite	ne
 8004552:	2301      	movne	r3, #1
 8004554:	2300      	moveq	r3, #0
 8004556:	b2db      	uxtb	r3, r3
 8004558:	2b00      	cmp	r3, #0
 800455a:	d003      	beq.n	8004564 <wizphy_getphyconf+0x7c>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	709a      	strb	r2, [r3, #2]
         break;
 8004562:	e003      	b.n	800456c <wizphy_getphyconf+0x84>
      default:
         phyconf->speed = PHY_SPEED_10;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	709a      	strb	r2, [r3, #2]
         break;
 800456a:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 800456c:	7bfb      	ldrb	r3, [r7, #15]
 800456e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004572:	3b08      	subs	r3, #8
 8004574:	2b18      	cmp	r3, #24
 8004576:	bf8c      	ite	hi
 8004578:	2201      	movhi	r2, #1
 800457a:	2200      	movls	r2, #0
 800457c:	b2d2      	uxtb	r2, r2
 800457e:	2a00      	cmp	r2, #0
 8004580:	d10f      	bne.n	80045a2 <wizphy_getphyconf+0xba>
 8004582:	4a0d      	ldr	r2, [pc, #52]	@ (80045b8 <wizphy_getphyconf+0xd0>)
 8004584:	fa22 f303 	lsr.w	r3, r2, r3
 8004588:	f003 0301 	and.w	r3, r3, #1
 800458c:	2b00      	cmp	r3, #0
 800458e:	bf14      	ite	ne
 8004590:	2301      	movne	r3, #1
 8004592:	2300      	moveq	r3, #0
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d003      	beq.n	80045a2 <wizphy_getphyconf+0xba>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2201      	movs	r2, #1
 800459e:	70da      	strb	r2, [r3, #3]
         break;
 80045a0:	e003      	b.n	80045aa <wizphy_getphyconf+0xc2>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	70da      	strb	r2, [r3, #3]
         break;
 80045a8:	bf00      	nop
   }
}
 80045aa:	bf00      	nop
 80045ac:	3710      	adds	r7, #16
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	00010101 	.word	0x00010101
 80045b8:	01010001 	.word	0x01010001

080045bc <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	4603      	mov	r3, r0
 80045c4:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 80045c6:	2300      	movs	r3, #0
 80045c8:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80045ca:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80045ce:	f7fe f90d 	bl	80027ec <WIZCHIP_READ>
 80045d2:	4603      	mov	r3, r0
 80045d4:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 80045d6:	7bfb      	ldrb	r3, [r7, #15]
 80045d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d102      	bne.n	80045e6 <wizphy_setphypmode+0x2a>
 80045e0:	f04f 33ff 	mov.w	r3, #4294967295
 80045e4:	e030      	b.n	8004648 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 80045e6:	7bfb      	ldrb	r3, [r7, #15]
 80045e8:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80045ec:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80045ee:	79fb      	ldrb	r3, [r7, #7]
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d104      	bne.n	80045fe <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 80045f4:	7bfb      	ldrb	r3, [r7, #15]
 80045f6:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80045fa:	73fb      	strb	r3, [r7, #15]
 80045fc:	e003      	b.n	8004606 <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 80045fe:	7bfb      	ldrb	r3, [r7, #15]
 8004600:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8004604:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 8004606:	7bfb      	ldrb	r3, [r7, #15]
 8004608:	4619      	mov	r1, r3
 800460a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800460e:	f7fe f939 	bl	8002884 <WIZCHIP_WRITE>
   wizphy_reset();
 8004612:	f7ff feff 	bl	8004414 <wizphy_reset>
   tmp = getPHYCFGR();
 8004616:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800461a:	f7fe f8e7 	bl	80027ec <WIZCHIP_READ>
 800461e:	4603      	mov	r3, r0
 8004620:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8004622:	79fb      	ldrb	r3, [r7, #7]
 8004624:	2b01      	cmp	r3, #1
 8004626:	d106      	bne.n	8004636 <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8004628:	7bfb      	ldrb	r3, [r7, #15]
 800462a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800462e:	2b00      	cmp	r3, #0
 8004630:	d008      	beq.n	8004644 <wizphy_setphypmode+0x88>
 8004632:	2300      	movs	r3, #0
 8004634:	e008      	b.n	8004648 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8004636:	7bfb      	ldrb	r3, [r7, #15]
 8004638:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800463c:	2b00      	cmp	r3, #0
 800463e:	d001      	beq.n	8004644 <wizphy_setphypmode+0x88>
 8004640:	2300      	movs	r3, #0
 8004642:	e001      	b.n	8004648 <wizphy_setphypmode+0x8c>
   }
   return -1;
 8004644:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004648:	4618      	mov	r0, r3
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b082      	sub	sp, #8
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2206      	movs	r2, #6
 800465c:	4619      	mov	r1, r3
 800465e:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8004662:	f7fe f9bd 	bl	80029e0 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	330e      	adds	r3, #14
 800466a:	2204      	movs	r2, #4
 800466c:	4619      	mov	r1, r3
 800466e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004672:	f7fe f9b5 	bl	80029e0 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	330a      	adds	r3, #10
 800467a:	2204      	movs	r2, #4
 800467c:	4619      	mov	r1, r3
 800467e:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8004682:	f7fe f9ad 	bl	80029e0 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	3306      	adds	r3, #6
 800468a:	2204      	movs	r2, #4
 800468c:	4619      	mov	r1, r3
 800468e:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8004692:	f7fe f9a5 	bl	80029e0 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	7c9a      	ldrb	r2, [r3, #18]
 800469a:	4b0b      	ldr	r3, [pc, #44]	@ (80046c8 <wizchip_setnetinfo+0x78>)
 800469c:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	7cda      	ldrb	r2, [r3, #19]
 80046a2:	4b09      	ldr	r3, [pc, #36]	@ (80046c8 <wizchip_setnetinfo+0x78>)
 80046a4:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	7d1a      	ldrb	r2, [r3, #20]
 80046aa:	4b07      	ldr	r3, [pc, #28]	@ (80046c8 <wizchip_setnetinfo+0x78>)
 80046ac:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	7d5a      	ldrb	r2, [r3, #21]
 80046b2:	4b05      	ldr	r3, [pc, #20]	@ (80046c8 <wizchip_setnetinfo+0x78>)
 80046b4:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	7d9a      	ldrb	r2, [r3, #22]
 80046ba:	4b04      	ldr	r3, [pc, #16]	@ (80046cc <wizchip_setnetinfo+0x7c>)
 80046bc:	701a      	strb	r2, [r3, #0]
}
 80046be:	bf00      	nop
 80046c0:	3708      	adds	r7, #8
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	200009ec 	.word	0x200009ec
 80046cc:	200009f0 	.word	0x200009f0

080046d0 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2206      	movs	r2, #6
 80046dc:	4619      	mov	r1, r3
 80046de:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80046e2:	f7fe f91d 	bl	8002920 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	330e      	adds	r3, #14
 80046ea:	2204      	movs	r2, #4
 80046ec:	4619      	mov	r1, r3
 80046ee:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80046f2:	f7fe f915 	bl	8002920 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	330a      	adds	r3, #10
 80046fa:	2204      	movs	r2, #4
 80046fc:	4619      	mov	r1, r3
 80046fe:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8004702:	f7fe f90d 	bl	8002920 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	3306      	adds	r3, #6
 800470a:	2204      	movs	r2, #4
 800470c:	4619      	mov	r1, r3
 800470e:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8004712:	f7fe f905 	bl	8002920 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 8004716:	4b0c      	ldr	r3, [pc, #48]	@ (8004748 <wizchip_getnetinfo+0x78>)
 8004718:	781a      	ldrb	r2, [r3, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 800471e:	4b0a      	ldr	r3, [pc, #40]	@ (8004748 <wizchip_getnetinfo+0x78>)
 8004720:	785a      	ldrb	r2, [r3, #1]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8004726:	4b08      	ldr	r3, [pc, #32]	@ (8004748 <wizchip_getnetinfo+0x78>)
 8004728:	789a      	ldrb	r2, [r3, #2]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 800472e:	4b06      	ldr	r3, [pc, #24]	@ (8004748 <wizchip_getnetinfo+0x78>)
 8004730:	78da      	ldrb	r2, [r3, #3]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8004736:	4b05      	ldr	r3, [pc, #20]	@ (800474c <wizchip_getnetinfo+0x7c>)
 8004738:	781a      	ldrb	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	759a      	strb	r2, [r3, #22]
}
 800473e:	bf00      	nop
 8004740:	3708      	adds	r7, #8
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	200009ec 	.word	0x200009ec
 800474c:	200009f0 	.word	0x200009f0

08004750 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	4603      	mov	r3, r0
 8004758:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 800475a:	2300      	movs	r3, #0
 800475c:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 800475e:	79fb      	ldrb	r3, [r7, #7]
 8004760:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8004764:	2b00      	cmp	r3, #0
 8004766:	d002      	beq.n	800476e <wizchip_setnetmode+0x1e>
 8004768:	f04f 33ff 	mov.w	r3, #4294967295
 800476c:	e00e      	b.n	800478c <wizchip_setnetmode+0x3c>
#endif      
   tmp = getMR();
 800476e:	2000      	movs	r0, #0
 8004770:	f7fe f83c 	bl	80027ec <WIZCHIP_READ>
 8004774:	4603      	mov	r3, r0
 8004776:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 8004778:	7bfa      	ldrb	r2, [r7, #15]
 800477a:	79fb      	ldrb	r3, [r7, #7]
 800477c:	4313      	orrs	r3, r2
 800477e:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 8004780:	7bfb      	ldrb	r3, [r7, #15]
 8004782:	4619      	mov	r1, r3
 8004784:	2000      	movs	r0, #0
 8004786:	f7fe f87d 	bl	8002884 <WIZCHIP_WRITE>
   return 0;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3710      	adds	r7, #16
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 8004798:	2000      	movs	r0, #0
 800479a:	f7fe f827 	bl	80027ec <WIZCHIP_READ>
 800479e:	4603      	mov	r3, r0
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	4619      	mov	r1, r3
 80047b2:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 80047b6:	f7fe f865 	bl	8002884 <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	885b      	ldrh	r3, [r3, #2]
 80047be:	0a1b      	lsrs	r3, r3, #8
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	4619      	mov	r1, r3
 80047c6:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 80047ca:	f7fe f85b 	bl	8002884 <WIZCHIP_WRITE>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	885b      	ldrh	r3, [r3, #2]
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	4619      	mov	r1, r3
 80047d6:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 80047da:	f7fe f853 	bl	8002884 <WIZCHIP_WRITE>
}
 80047de:	bf00      	nop
 80047e0:	3708      	adds	r7, #8
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}

080047e6 <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 80047e6:	b590      	push	{r4, r7, lr}
 80047e8:	b083      	sub	sp, #12
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 80047ee:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 80047f2:	f7fd fffb 	bl	80027ec <WIZCHIP_READ>
 80047f6:	4603      	mov	r3, r0
 80047f8:	461a      	mov	r2, r3
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 80047fe:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 8004802:	f7fd fff3 	bl	80027ec <WIZCHIP_READ>
 8004806:	4603      	mov	r3, r0
 8004808:	021b      	lsls	r3, r3, #8
 800480a:	b29c      	uxth	r4, r3
 800480c:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 8004810:	f7fd ffec 	bl	80027ec <WIZCHIP_READ>
 8004814:	4603      	mov	r3, r0
 8004816:	4423      	add	r3, r4
 8004818:	b29a      	uxth	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	805a      	strh	r2, [r3, #2]
}
 800481e:	bf00      	nop
 8004820:	370c      	adds	r7, #12
 8004822:	46bd      	mov	sp, r7
 8004824:	bd90      	pop	{r4, r7, pc}
	...

08004828 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004828:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004860 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800482c:	f7fc fba0 	bl	8000f70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004830:	480c      	ldr	r0, [pc, #48]	@ (8004864 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004832:	490d      	ldr	r1, [pc, #52]	@ (8004868 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004834:	4a0d      	ldr	r2, [pc, #52]	@ (800486c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004836:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004838:	e002      	b.n	8004840 <LoopCopyDataInit>

0800483a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800483a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800483c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800483e:	3304      	adds	r3, #4

08004840 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004840:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004842:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004844:	d3f9      	bcc.n	800483a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004846:	4a0a      	ldr	r2, [pc, #40]	@ (8004870 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004848:	4c0a      	ldr	r4, [pc, #40]	@ (8004874 <LoopFillZerobss+0x22>)
  movs r3, #0
 800484a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800484c:	e001      	b.n	8004852 <LoopFillZerobss>

0800484e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800484e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004850:	3204      	adds	r2, #4

08004852 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004852:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004854:	d3fb      	bcc.n	800484e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004856:	f001 feb5 	bl	80065c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800485a:	f7fb fe89 	bl	8000570 <main>
  bx  lr    
 800485e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004860:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004864:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004868:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 800486c:	080078c4 	.word	0x080078c4
  ldr r2, =_sbss
 8004870:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 8004874:	20000b44 	.word	0x20000b44

08004878 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004878:	e7fe      	b.n	8004878 <ADC_IRQHandler>
	...

0800487c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004880:	4b0e      	ldr	r3, [pc, #56]	@ (80048bc <HAL_Init+0x40>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a0d      	ldr	r2, [pc, #52]	@ (80048bc <HAL_Init+0x40>)
 8004886:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800488a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800488c:	4b0b      	ldr	r3, [pc, #44]	@ (80048bc <HAL_Init+0x40>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a0a      	ldr	r2, [pc, #40]	@ (80048bc <HAL_Init+0x40>)
 8004892:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004896:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004898:	4b08      	ldr	r3, [pc, #32]	@ (80048bc <HAL_Init+0x40>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a07      	ldr	r2, [pc, #28]	@ (80048bc <HAL_Init+0x40>)
 800489e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80048a4:	2003      	movs	r0, #3
 80048a6:	f000 f931 	bl	8004b0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80048aa:	200f      	movs	r0, #15
 80048ac:	f000 f808 	bl	80048c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80048b0:	f7fc f9b0 	bl	8000c14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	bd80      	pop	{r7, pc}
 80048ba:	bf00      	nop
 80048bc:	40023c00 	.word	0x40023c00

080048c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80048c8:	4b12      	ldr	r3, [pc, #72]	@ (8004914 <HAL_InitTick+0x54>)
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	4b12      	ldr	r3, [pc, #72]	@ (8004918 <HAL_InitTick+0x58>)
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	4619      	mov	r1, r3
 80048d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80048d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80048da:	fbb2 f3f3 	udiv	r3, r2, r3
 80048de:	4618      	mov	r0, r3
 80048e0:	f000 f93b 	bl	8004b5a <HAL_SYSTICK_Config>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d001      	beq.n	80048ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e00e      	b.n	800490c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2b0f      	cmp	r3, #15
 80048f2:	d80a      	bhi.n	800490a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80048f4:	2200      	movs	r2, #0
 80048f6:	6879      	ldr	r1, [r7, #4]
 80048f8:	f04f 30ff 	mov.w	r0, #4294967295
 80048fc:	f000 f911 	bl	8004b22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004900:	4a06      	ldr	r2, [pc, #24]	@ (800491c <HAL_InitTick+0x5c>)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004906:	2300      	movs	r3, #0
 8004908:	e000      	b.n	800490c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
}
 800490c:	4618      	mov	r0, r3
 800490e:	3708      	adds	r7, #8
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}
 8004914:	20000020 	.word	0x20000020
 8004918:	20000074 	.word	0x20000074
 800491c:	20000070 	.word	0x20000070

08004920 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004920:	b480      	push	{r7}
 8004922:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004924:	4b06      	ldr	r3, [pc, #24]	@ (8004940 <HAL_IncTick+0x20>)
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	461a      	mov	r2, r3
 800492a:	4b06      	ldr	r3, [pc, #24]	@ (8004944 <HAL_IncTick+0x24>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4413      	add	r3, r2
 8004930:	4a04      	ldr	r2, [pc, #16]	@ (8004944 <HAL_IncTick+0x24>)
 8004932:	6013      	str	r3, [r2, #0]
}
 8004934:	bf00      	nop
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	20000074 	.word	0x20000074
 8004944:	200009f4 	.word	0x200009f4

08004948 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004948:	b480      	push	{r7}
 800494a:	af00      	add	r7, sp, #0
  return uwTick;
 800494c:	4b03      	ldr	r3, [pc, #12]	@ (800495c <HAL_GetTick+0x14>)
 800494e:	681b      	ldr	r3, [r3, #0]
}
 8004950:	4618      	mov	r0, r3
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr
 800495a:	bf00      	nop
 800495c:	200009f4 	.word	0x200009f4

08004960 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004968:	f7ff ffee 	bl	8004948 <HAL_GetTick>
 800496c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004978:	d005      	beq.n	8004986 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800497a:	4b0a      	ldr	r3, [pc, #40]	@ (80049a4 <HAL_Delay+0x44>)
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	461a      	mov	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	4413      	add	r3, r2
 8004984:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004986:	bf00      	nop
 8004988:	f7ff ffde 	bl	8004948 <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	68fa      	ldr	r2, [r7, #12]
 8004994:	429a      	cmp	r2, r3
 8004996:	d8f7      	bhi.n	8004988 <HAL_Delay+0x28>
  {
  }
}
 8004998:	bf00      	nop
 800499a:	bf00      	nop
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	20000074 	.word	0x20000074

080049a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f003 0307 	and.w	r3, r3, #7
 80049b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049b8:	4b0c      	ldr	r3, [pc, #48]	@ (80049ec <__NVIC_SetPriorityGrouping+0x44>)
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049be:	68ba      	ldr	r2, [r7, #8]
 80049c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80049c4:	4013      	ands	r3, r2
 80049c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80049d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049da:	4a04      	ldr	r2, [pc, #16]	@ (80049ec <__NVIC_SetPriorityGrouping+0x44>)
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	60d3      	str	r3, [r2, #12]
}
 80049e0:	bf00      	nop
 80049e2:	3714      	adds	r7, #20
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr
 80049ec:	e000ed00 	.word	0xe000ed00

080049f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80049f0:	b480      	push	{r7}
 80049f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049f4:	4b04      	ldr	r3, [pc, #16]	@ (8004a08 <__NVIC_GetPriorityGrouping+0x18>)
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	0a1b      	lsrs	r3, r3, #8
 80049fa:	f003 0307 	and.w	r3, r3, #7
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr
 8004a08:	e000ed00 	.word	0xe000ed00

08004a0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	4603      	mov	r3, r0
 8004a14:	6039      	str	r1, [r7, #0]
 8004a16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	db0a      	blt.n	8004a36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	b2da      	uxtb	r2, r3
 8004a24:	490c      	ldr	r1, [pc, #48]	@ (8004a58 <__NVIC_SetPriority+0x4c>)
 8004a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a2a:	0112      	lsls	r2, r2, #4
 8004a2c:	b2d2      	uxtb	r2, r2
 8004a2e:	440b      	add	r3, r1
 8004a30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a34:	e00a      	b.n	8004a4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	b2da      	uxtb	r2, r3
 8004a3a:	4908      	ldr	r1, [pc, #32]	@ (8004a5c <__NVIC_SetPriority+0x50>)
 8004a3c:	79fb      	ldrb	r3, [r7, #7]
 8004a3e:	f003 030f 	and.w	r3, r3, #15
 8004a42:	3b04      	subs	r3, #4
 8004a44:	0112      	lsls	r2, r2, #4
 8004a46:	b2d2      	uxtb	r2, r2
 8004a48:	440b      	add	r3, r1
 8004a4a:	761a      	strb	r2, [r3, #24]
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr
 8004a58:	e000e100 	.word	0xe000e100
 8004a5c:	e000ed00 	.word	0xe000ed00

08004a60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b089      	sub	sp, #36	@ 0x24
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	60b9      	str	r1, [r7, #8]
 8004a6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f003 0307 	and.w	r3, r3, #7
 8004a72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	f1c3 0307 	rsb	r3, r3, #7
 8004a7a:	2b04      	cmp	r3, #4
 8004a7c:	bf28      	it	cs
 8004a7e:	2304      	movcs	r3, #4
 8004a80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	3304      	adds	r3, #4
 8004a86:	2b06      	cmp	r3, #6
 8004a88:	d902      	bls.n	8004a90 <NVIC_EncodePriority+0x30>
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	3b03      	subs	r3, #3
 8004a8e:	e000      	b.n	8004a92 <NVIC_EncodePriority+0x32>
 8004a90:	2300      	movs	r3, #0
 8004a92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a94:	f04f 32ff 	mov.w	r2, #4294967295
 8004a98:	69bb      	ldr	r3, [r7, #24]
 8004a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9e:	43da      	mvns	r2, r3
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	401a      	ands	r2, r3
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004aa8:	f04f 31ff 	mov.w	r1, #4294967295
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	fa01 f303 	lsl.w	r3, r1, r3
 8004ab2:	43d9      	mvns	r1, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ab8:	4313      	orrs	r3, r2
         );
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3724      	adds	r7, #36	@ 0x24
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr
	...

08004ac8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	3b01      	subs	r3, #1
 8004ad4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ad8:	d301      	bcc.n	8004ade <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004ada:	2301      	movs	r3, #1
 8004adc:	e00f      	b.n	8004afe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ade:	4a0a      	ldr	r2, [pc, #40]	@ (8004b08 <SysTick_Config+0x40>)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004ae6:	210f      	movs	r1, #15
 8004ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8004aec:	f7ff ff8e 	bl	8004a0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004af0:	4b05      	ldr	r3, [pc, #20]	@ (8004b08 <SysTick_Config+0x40>)
 8004af2:	2200      	movs	r2, #0
 8004af4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004af6:	4b04      	ldr	r3, [pc, #16]	@ (8004b08 <SysTick_Config+0x40>)
 8004af8:	2207      	movs	r2, #7
 8004afa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004afc:	2300      	movs	r3, #0
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3708      	adds	r7, #8
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	bf00      	nop
 8004b08:	e000e010 	.word	0xe000e010

08004b0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f7ff ff47 	bl	80049a8 <__NVIC_SetPriorityGrouping>
}
 8004b1a:	bf00      	nop
 8004b1c:	3708      	adds	r7, #8
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}

08004b22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b086      	sub	sp, #24
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	4603      	mov	r3, r0
 8004b2a:	60b9      	str	r1, [r7, #8]
 8004b2c:	607a      	str	r2, [r7, #4]
 8004b2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b30:	2300      	movs	r3, #0
 8004b32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b34:	f7ff ff5c 	bl	80049f0 <__NVIC_GetPriorityGrouping>
 8004b38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	68b9      	ldr	r1, [r7, #8]
 8004b3e:	6978      	ldr	r0, [r7, #20]
 8004b40:	f7ff ff8e 	bl	8004a60 <NVIC_EncodePriority>
 8004b44:	4602      	mov	r2, r0
 8004b46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b4a:	4611      	mov	r1, r2
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f7ff ff5d 	bl	8004a0c <__NVIC_SetPriority>
}
 8004b52:	bf00      	nop
 8004b54:	3718      	adds	r7, #24
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}

08004b5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b5a:	b580      	push	{r7, lr}
 8004b5c:	b082      	sub	sp, #8
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7ff ffb0 	bl	8004ac8 <SysTick_Config>
 8004b68:	4603      	mov	r3, r0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3708      	adds	r7, #8
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
	...

08004b74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b089      	sub	sp, #36	@ 0x24
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004b82:	2300      	movs	r3, #0
 8004b84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004b86:	2300      	movs	r3, #0
 8004b88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	61fb      	str	r3, [r7, #28]
 8004b8e:	e16b      	b.n	8004e68 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004b90:	2201      	movs	r2, #1
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	fa02 f303 	lsl.w	r3, r2, r3
 8004b98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	697a      	ldr	r2, [r7, #20]
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ba4:	693a      	ldr	r2, [r7, #16]
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	f040 815a 	bne.w	8004e62 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f003 0303 	and.w	r3, r3, #3
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d005      	beq.n	8004bc6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004bc2:	2b02      	cmp	r3, #2
 8004bc4:	d130      	bne.n	8004c28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	005b      	lsls	r3, r3, #1
 8004bd0:	2203      	movs	r2, #3
 8004bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd6:	43db      	mvns	r3, r3
 8004bd8:	69ba      	ldr	r2, [r7, #24]
 8004bda:	4013      	ands	r3, r2
 8004bdc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	68da      	ldr	r2, [r3, #12]
 8004be2:	69fb      	ldr	r3, [r7, #28]
 8004be4:	005b      	lsls	r3, r3, #1
 8004be6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bea:	69ba      	ldr	r2, [r7, #24]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	69ba      	ldr	r2, [r7, #24]
 8004bf4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	fa02 f303 	lsl.w	r3, r2, r3
 8004c04:	43db      	mvns	r3, r3
 8004c06:	69ba      	ldr	r2, [r7, #24]
 8004c08:	4013      	ands	r3, r2
 8004c0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	091b      	lsrs	r3, r3, #4
 8004c12:	f003 0201 	and.w	r2, r3, #1
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1c:	69ba      	ldr	r2, [r7, #24]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	69ba      	ldr	r2, [r7, #24]
 8004c26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	f003 0303 	and.w	r3, r3, #3
 8004c30:	2b03      	cmp	r3, #3
 8004c32:	d017      	beq.n	8004c64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	005b      	lsls	r3, r3, #1
 8004c3e:	2203      	movs	r2, #3
 8004c40:	fa02 f303 	lsl.w	r3, r2, r3
 8004c44:	43db      	mvns	r3, r3
 8004c46:	69ba      	ldr	r2, [r7, #24]
 8004c48:	4013      	ands	r3, r2
 8004c4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	689a      	ldr	r2, [r3, #8]
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	005b      	lsls	r3, r3, #1
 8004c54:	fa02 f303 	lsl.w	r3, r2, r3
 8004c58:	69ba      	ldr	r2, [r7, #24]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f003 0303 	and.w	r3, r3, #3
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d123      	bne.n	8004cb8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004c70:	69fb      	ldr	r3, [r7, #28]
 8004c72:	08da      	lsrs	r2, r3, #3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	3208      	adds	r2, #8
 8004c78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	f003 0307 	and.w	r3, r3, #7
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	220f      	movs	r2, #15
 8004c88:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8c:	43db      	mvns	r3, r3
 8004c8e:	69ba      	ldr	r2, [r7, #24]
 8004c90:	4013      	ands	r3, r2
 8004c92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	691a      	ldr	r2, [r3, #16]
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	f003 0307 	and.w	r3, r3, #7
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca4:	69ba      	ldr	r2, [r7, #24]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	08da      	lsrs	r2, r3, #3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	3208      	adds	r2, #8
 8004cb2:	69b9      	ldr	r1, [r7, #24]
 8004cb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004cbe:	69fb      	ldr	r3, [r7, #28]
 8004cc0:	005b      	lsls	r3, r3, #1
 8004cc2:	2203      	movs	r2, #3
 8004cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc8:	43db      	mvns	r3, r3
 8004cca:	69ba      	ldr	r2, [r7, #24]
 8004ccc:	4013      	ands	r3, r2
 8004cce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f003 0203 	and.w	r2, r3, #3
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	005b      	lsls	r3, r3, #1
 8004cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce0:	69ba      	ldr	r2, [r7, #24]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	69ba      	ldr	r2, [r7, #24]
 8004cea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	f000 80b4 	beq.w	8004e62 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	60fb      	str	r3, [r7, #12]
 8004cfe:	4b60      	ldr	r3, [pc, #384]	@ (8004e80 <HAL_GPIO_Init+0x30c>)
 8004d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d02:	4a5f      	ldr	r2, [pc, #380]	@ (8004e80 <HAL_GPIO_Init+0x30c>)
 8004d04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d08:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d0a:	4b5d      	ldr	r3, [pc, #372]	@ (8004e80 <HAL_GPIO_Init+0x30c>)
 8004d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d12:	60fb      	str	r3, [r7, #12]
 8004d14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004d16:	4a5b      	ldr	r2, [pc, #364]	@ (8004e84 <HAL_GPIO_Init+0x310>)
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	089b      	lsrs	r3, r3, #2
 8004d1c:	3302      	adds	r3, #2
 8004d1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	f003 0303 	and.w	r3, r3, #3
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	220f      	movs	r2, #15
 8004d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d32:	43db      	mvns	r3, r3
 8004d34:	69ba      	ldr	r2, [r7, #24]
 8004d36:	4013      	ands	r3, r2
 8004d38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a52      	ldr	r2, [pc, #328]	@ (8004e88 <HAL_GPIO_Init+0x314>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d02b      	beq.n	8004d9a <HAL_GPIO_Init+0x226>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a51      	ldr	r2, [pc, #324]	@ (8004e8c <HAL_GPIO_Init+0x318>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d025      	beq.n	8004d96 <HAL_GPIO_Init+0x222>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a50      	ldr	r2, [pc, #320]	@ (8004e90 <HAL_GPIO_Init+0x31c>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d01f      	beq.n	8004d92 <HAL_GPIO_Init+0x21e>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a4f      	ldr	r2, [pc, #316]	@ (8004e94 <HAL_GPIO_Init+0x320>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d019      	beq.n	8004d8e <HAL_GPIO_Init+0x21a>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a4e      	ldr	r2, [pc, #312]	@ (8004e98 <HAL_GPIO_Init+0x324>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d013      	beq.n	8004d8a <HAL_GPIO_Init+0x216>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4a4d      	ldr	r2, [pc, #308]	@ (8004e9c <HAL_GPIO_Init+0x328>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d00d      	beq.n	8004d86 <HAL_GPIO_Init+0x212>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a4c      	ldr	r2, [pc, #304]	@ (8004ea0 <HAL_GPIO_Init+0x32c>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d007      	beq.n	8004d82 <HAL_GPIO_Init+0x20e>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a4b      	ldr	r2, [pc, #300]	@ (8004ea4 <HAL_GPIO_Init+0x330>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d101      	bne.n	8004d7e <HAL_GPIO_Init+0x20a>
 8004d7a:	2307      	movs	r3, #7
 8004d7c:	e00e      	b.n	8004d9c <HAL_GPIO_Init+0x228>
 8004d7e:	2308      	movs	r3, #8
 8004d80:	e00c      	b.n	8004d9c <HAL_GPIO_Init+0x228>
 8004d82:	2306      	movs	r3, #6
 8004d84:	e00a      	b.n	8004d9c <HAL_GPIO_Init+0x228>
 8004d86:	2305      	movs	r3, #5
 8004d88:	e008      	b.n	8004d9c <HAL_GPIO_Init+0x228>
 8004d8a:	2304      	movs	r3, #4
 8004d8c:	e006      	b.n	8004d9c <HAL_GPIO_Init+0x228>
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e004      	b.n	8004d9c <HAL_GPIO_Init+0x228>
 8004d92:	2302      	movs	r3, #2
 8004d94:	e002      	b.n	8004d9c <HAL_GPIO_Init+0x228>
 8004d96:	2301      	movs	r3, #1
 8004d98:	e000      	b.n	8004d9c <HAL_GPIO_Init+0x228>
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	69fa      	ldr	r2, [r7, #28]
 8004d9e:	f002 0203 	and.w	r2, r2, #3
 8004da2:	0092      	lsls	r2, r2, #2
 8004da4:	4093      	lsls	r3, r2
 8004da6:	69ba      	ldr	r2, [r7, #24]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004dac:	4935      	ldr	r1, [pc, #212]	@ (8004e84 <HAL_GPIO_Init+0x310>)
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	089b      	lsrs	r3, r3, #2
 8004db2:	3302      	adds	r3, #2
 8004db4:	69ba      	ldr	r2, [r7, #24]
 8004db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004dba:	4b3b      	ldr	r3, [pc, #236]	@ (8004ea8 <HAL_GPIO_Init+0x334>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	43db      	mvns	r3, r3
 8004dc4:	69ba      	ldr	r2, [r7, #24]
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d003      	beq.n	8004dde <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004dd6:	69ba      	ldr	r2, [r7, #24]
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004dde:	4a32      	ldr	r2, [pc, #200]	@ (8004ea8 <HAL_GPIO_Init+0x334>)
 8004de0:	69bb      	ldr	r3, [r7, #24]
 8004de2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004de4:	4b30      	ldr	r3, [pc, #192]	@ (8004ea8 <HAL_GPIO_Init+0x334>)
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	43db      	mvns	r3, r3
 8004dee:	69ba      	ldr	r2, [r7, #24]
 8004df0:	4013      	ands	r3, r2
 8004df2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d003      	beq.n	8004e08 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004e00:	69ba      	ldr	r2, [r7, #24]
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004e08:	4a27      	ldr	r2, [pc, #156]	@ (8004ea8 <HAL_GPIO_Init+0x334>)
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004e0e:	4b26      	ldr	r3, [pc, #152]	@ (8004ea8 <HAL_GPIO_Init+0x334>)
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	43db      	mvns	r3, r3
 8004e18:	69ba      	ldr	r2, [r7, #24]
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d003      	beq.n	8004e32 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004e2a:	69ba      	ldr	r2, [r7, #24]
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004e32:	4a1d      	ldr	r2, [pc, #116]	@ (8004ea8 <HAL_GPIO_Init+0x334>)
 8004e34:	69bb      	ldr	r3, [r7, #24]
 8004e36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e38:	4b1b      	ldr	r3, [pc, #108]	@ (8004ea8 <HAL_GPIO_Init+0x334>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	43db      	mvns	r3, r3
 8004e42:	69ba      	ldr	r2, [r7, #24]
 8004e44:	4013      	ands	r3, r2
 8004e46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d003      	beq.n	8004e5c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e5c:	4a12      	ldr	r2, [pc, #72]	@ (8004ea8 <HAL_GPIO_Init+0x334>)
 8004e5e:	69bb      	ldr	r3, [r7, #24]
 8004e60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	3301      	adds	r3, #1
 8004e66:	61fb      	str	r3, [r7, #28]
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	2b0f      	cmp	r3, #15
 8004e6c:	f67f ae90 	bls.w	8004b90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004e70:	bf00      	nop
 8004e72:	bf00      	nop
 8004e74:	3724      	adds	r7, #36	@ 0x24
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	40023800 	.word	0x40023800
 8004e84:	40013800 	.word	0x40013800
 8004e88:	40020000 	.word	0x40020000
 8004e8c:	40020400 	.word	0x40020400
 8004e90:	40020800 	.word	0x40020800
 8004e94:	40020c00 	.word	0x40020c00
 8004e98:	40021000 	.word	0x40021000
 8004e9c:	40021400 	.word	0x40021400
 8004ea0:	40021800 	.word	0x40021800
 8004ea4:	40021c00 	.word	0x40021c00
 8004ea8:	40013c00 	.word	0x40013c00

08004eac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	807b      	strh	r3, [r7, #2]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ebc:	787b      	ldrb	r3, [r7, #1]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d003      	beq.n	8004eca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ec2:	887a      	ldrh	r2, [r7, #2]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ec8:	e003      	b.n	8004ed2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004eca:	887b      	ldrh	r3, [r7, #2]
 8004ecc:	041a      	lsls	r2, r3, #16
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	619a      	str	r2, [r3, #24]
}
 8004ed2:	bf00      	nop
 8004ed4:	370c      	adds	r7, #12
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr
	...

08004ee0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b086      	sub	sp, #24
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d101      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e267      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 0301 	and.w	r3, r3, #1
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d075      	beq.n	8004fea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004efe:	4b88      	ldr	r3, [pc, #544]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f003 030c 	and.w	r3, r3, #12
 8004f06:	2b04      	cmp	r3, #4
 8004f08:	d00c      	beq.n	8004f24 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f0a:	4b85      	ldr	r3, [pc, #532]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004f12:	2b08      	cmp	r3, #8
 8004f14:	d112      	bne.n	8004f3c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f16:	4b82      	ldr	r3, [pc, #520]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f22:	d10b      	bne.n	8004f3c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f24:	4b7e      	ldr	r3, [pc, #504]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d05b      	beq.n	8004fe8 <HAL_RCC_OscConfig+0x108>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d157      	bne.n	8004fe8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e242      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f44:	d106      	bne.n	8004f54 <HAL_RCC_OscConfig+0x74>
 8004f46:	4b76      	ldr	r3, [pc, #472]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a75      	ldr	r2, [pc, #468]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004f4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f50:	6013      	str	r3, [r2, #0]
 8004f52:	e01d      	b.n	8004f90 <HAL_RCC_OscConfig+0xb0>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f5c:	d10c      	bne.n	8004f78 <HAL_RCC_OscConfig+0x98>
 8004f5e:	4b70      	ldr	r3, [pc, #448]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a6f      	ldr	r2, [pc, #444]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004f64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f68:	6013      	str	r3, [r2, #0]
 8004f6a:	4b6d      	ldr	r3, [pc, #436]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a6c      	ldr	r2, [pc, #432]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f74:	6013      	str	r3, [r2, #0]
 8004f76:	e00b      	b.n	8004f90 <HAL_RCC_OscConfig+0xb0>
 8004f78:	4b69      	ldr	r3, [pc, #420]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a68      	ldr	r2, [pc, #416]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004f7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f82:	6013      	str	r3, [r2, #0]
 8004f84:	4b66      	ldr	r3, [pc, #408]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a65      	ldr	r2, [pc, #404]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004f8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d013      	beq.n	8004fc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f98:	f7ff fcd6 	bl	8004948 <HAL_GetTick>
 8004f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f9e:	e008      	b.n	8004fb2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fa0:	f7ff fcd2 	bl	8004948 <HAL_GetTick>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	2b64      	cmp	r3, #100	@ 0x64
 8004fac:	d901      	bls.n	8004fb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e207      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fb2:	4b5b      	ldr	r3, [pc, #364]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d0f0      	beq.n	8004fa0 <HAL_RCC_OscConfig+0xc0>
 8004fbe:	e014      	b.n	8004fea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc0:	f7ff fcc2 	bl	8004948 <HAL_GetTick>
 8004fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fc6:	e008      	b.n	8004fda <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fc8:	f7ff fcbe 	bl	8004948 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	2b64      	cmp	r3, #100	@ 0x64
 8004fd4:	d901      	bls.n	8004fda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e1f3      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fda:	4b51      	ldr	r3, [pc, #324]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d1f0      	bne.n	8004fc8 <HAL_RCC_OscConfig+0xe8>
 8004fe6:	e000      	b.n	8004fea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fe8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0302 	and.w	r3, r3, #2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d063      	beq.n	80050be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004ff6:	4b4a      	ldr	r3, [pc, #296]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f003 030c 	and.w	r3, r3, #12
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00b      	beq.n	800501a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005002:	4b47      	ldr	r3, [pc, #284]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800500a:	2b08      	cmp	r3, #8
 800500c:	d11c      	bne.n	8005048 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800500e:	4b44      	ldr	r3, [pc, #272]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005016:	2b00      	cmp	r3, #0
 8005018:	d116      	bne.n	8005048 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800501a:	4b41      	ldr	r3, [pc, #260]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0302 	and.w	r3, r3, #2
 8005022:	2b00      	cmp	r3, #0
 8005024:	d005      	beq.n	8005032 <HAL_RCC_OscConfig+0x152>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	68db      	ldr	r3, [r3, #12]
 800502a:	2b01      	cmp	r3, #1
 800502c:	d001      	beq.n	8005032 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e1c7      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005032:	4b3b      	ldr	r3, [pc, #236]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	00db      	lsls	r3, r3, #3
 8005040:	4937      	ldr	r1, [pc, #220]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8005042:	4313      	orrs	r3, r2
 8005044:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005046:	e03a      	b.n	80050be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d020      	beq.n	8005092 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005050:	4b34      	ldr	r3, [pc, #208]	@ (8005124 <HAL_RCC_OscConfig+0x244>)
 8005052:	2201      	movs	r2, #1
 8005054:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005056:	f7ff fc77 	bl	8004948 <HAL_GetTick>
 800505a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800505c:	e008      	b.n	8005070 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800505e:	f7ff fc73 	bl	8004948 <HAL_GetTick>
 8005062:	4602      	mov	r2, r0
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	2b02      	cmp	r3, #2
 800506a:	d901      	bls.n	8005070 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800506c:	2303      	movs	r3, #3
 800506e:	e1a8      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005070:	4b2b      	ldr	r3, [pc, #172]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 0302 	and.w	r3, r3, #2
 8005078:	2b00      	cmp	r3, #0
 800507a:	d0f0      	beq.n	800505e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800507c:	4b28      	ldr	r3, [pc, #160]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	691b      	ldr	r3, [r3, #16]
 8005088:	00db      	lsls	r3, r3, #3
 800508a:	4925      	ldr	r1, [pc, #148]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 800508c:	4313      	orrs	r3, r2
 800508e:	600b      	str	r3, [r1, #0]
 8005090:	e015      	b.n	80050be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005092:	4b24      	ldr	r3, [pc, #144]	@ (8005124 <HAL_RCC_OscConfig+0x244>)
 8005094:	2200      	movs	r2, #0
 8005096:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005098:	f7ff fc56 	bl	8004948 <HAL_GetTick>
 800509c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800509e:	e008      	b.n	80050b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050a0:	f7ff fc52 	bl	8004948 <HAL_GetTick>
 80050a4:	4602      	mov	r2, r0
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d901      	bls.n	80050b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e187      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d1f0      	bne.n	80050a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0308 	and.w	r3, r3, #8
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d036      	beq.n	8005138 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d016      	beq.n	8005100 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050d2:	4b15      	ldr	r3, [pc, #84]	@ (8005128 <HAL_RCC_OscConfig+0x248>)
 80050d4:	2201      	movs	r2, #1
 80050d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050d8:	f7ff fc36 	bl	8004948 <HAL_GetTick>
 80050dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050de:	e008      	b.n	80050f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050e0:	f7ff fc32 	bl	8004948 <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d901      	bls.n	80050f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e167      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050f2:	4b0b      	ldr	r3, [pc, #44]	@ (8005120 <HAL_RCC_OscConfig+0x240>)
 80050f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050f6:	f003 0302 	and.w	r3, r3, #2
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d0f0      	beq.n	80050e0 <HAL_RCC_OscConfig+0x200>
 80050fe:	e01b      	b.n	8005138 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005100:	4b09      	ldr	r3, [pc, #36]	@ (8005128 <HAL_RCC_OscConfig+0x248>)
 8005102:	2200      	movs	r2, #0
 8005104:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005106:	f7ff fc1f 	bl	8004948 <HAL_GetTick>
 800510a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800510c:	e00e      	b.n	800512c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800510e:	f7ff fc1b 	bl	8004948 <HAL_GetTick>
 8005112:	4602      	mov	r2, r0
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	1ad3      	subs	r3, r2, r3
 8005118:	2b02      	cmp	r3, #2
 800511a:	d907      	bls.n	800512c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e150      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
 8005120:	40023800 	.word	0x40023800
 8005124:	42470000 	.word	0x42470000
 8005128:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800512c:	4b88      	ldr	r3, [pc, #544]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 800512e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005130:	f003 0302 	and.w	r3, r3, #2
 8005134:	2b00      	cmp	r3, #0
 8005136:	d1ea      	bne.n	800510e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0304 	and.w	r3, r3, #4
 8005140:	2b00      	cmp	r3, #0
 8005142:	f000 8097 	beq.w	8005274 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005146:	2300      	movs	r3, #0
 8005148:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800514a:	4b81      	ldr	r3, [pc, #516]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 800514c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800514e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d10f      	bne.n	8005176 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005156:	2300      	movs	r3, #0
 8005158:	60bb      	str	r3, [r7, #8]
 800515a:	4b7d      	ldr	r3, [pc, #500]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 800515c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800515e:	4a7c      	ldr	r2, [pc, #496]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 8005160:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005164:	6413      	str	r3, [r2, #64]	@ 0x40
 8005166:	4b7a      	ldr	r3, [pc, #488]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 8005168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800516a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800516e:	60bb      	str	r3, [r7, #8]
 8005170:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005172:	2301      	movs	r3, #1
 8005174:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005176:	4b77      	ldr	r3, [pc, #476]	@ (8005354 <HAL_RCC_OscConfig+0x474>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800517e:	2b00      	cmp	r3, #0
 8005180:	d118      	bne.n	80051b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005182:	4b74      	ldr	r3, [pc, #464]	@ (8005354 <HAL_RCC_OscConfig+0x474>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a73      	ldr	r2, [pc, #460]	@ (8005354 <HAL_RCC_OscConfig+0x474>)
 8005188:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800518c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800518e:	f7ff fbdb 	bl	8004948 <HAL_GetTick>
 8005192:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005194:	e008      	b.n	80051a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005196:	f7ff fbd7 	bl	8004948 <HAL_GetTick>
 800519a:	4602      	mov	r2, r0
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	1ad3      	subs	r3, r2, r3
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	d901      	bls.n	80051a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e10c      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051a8:	4b6a      	ldr	r3, [pc, #424]	@ (8005354 <HAL_RCC_OscConfig+0x474>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d0f0      	beq.n	8005196 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d106      	bne.n	80051ca <HAL_RCC_OscConfig+0x2ea>
 80051bc:	4b64      	ldr	r3, [pc, #400]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 80051be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051c0:	4a63      	ldr	r2, [pc, #396]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 80051c2:	f043 0301 	orr.w	r3, r3, #1
 80051c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80051c8:	e01c      	b.n	8005204 <HAL_RCC_OscConfig+0x324>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	2b05      	cmp	r3, #5
 80051d0:	d10c      	bne.n	80051ec <HAL_RCC_OscConfig+0x30c>
 80051d2:	4b5f      	ldr	r3, [pc, #380]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 80051d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051d6:	4a5e      	ldr	r2, [pc, #376]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 80051d8:	f043 0304 	orr.w	r3, r3, #4
 80051dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80051de:	4b5c      	ldr	r3, [pc, #368]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 80051e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051e2:	4a5b      	ldr	r2, [pc, #364]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 80051e4:	f043 0301 	orr.w	r3, r3, #1
 80051e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80051ea:	e00b      	b.n	8005204 <HAL_RCC_OscConfig+0x324>
 80051ec:	4b58      	ldr	r3, [pc, #352]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 80051ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051f0:	4a57      	ldr	r2, [pc, #348]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 80051f2:	f023 0301 	bic.w	r3, r3, #1
 80051f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80051f8:	4b55      	ldr	r3, [pc, #340]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 80051fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051fc:	4a54      	ldr	r2, [pc, #336]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 80051fe:	f023 0304 	bic.w	r3, r3, #4
 8005202:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d015      	beq.n	8005238 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800520c:	f7ff fb9c 	bl	8004948 <HAL_GetTick>
 8005210:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005212:	e00a      	b.n	800522a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005214:	f7ff fb98 	bl	8004948 <HAL_GetTick>
 8005218:	4602      	mov	r2, r0
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	1ad3      	subs	r3, r2, r3
 800521e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005222:	4293      	cmp	r3, r2
 8005224:	d901      	bls.n	800522a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e0cb      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800522a:	4b49      	ldr	r3, [pc, #292]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 800522c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800522e:	f003 0302 	and.w	r3, r3, #2
 8005232:	2b00      	cmp	r3, #0
 8005234:	d0ee      	beq.n	8005214 <HAL_RCC_OscConfig+0x334>
 8005236:	e014      	b.n	8005262 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005238:	f7ff fb86 	bl	8004948 <HAL_GetTick>
 800523c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800523e:	e00a      	b.n	8005256 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005240:	f7ff fb82 	bl	8004948 <HAL_GetTick>
 8005244:	4602      	mov	r2, r0
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800524e:	4293      	cmp	r3, r2
 8005250:	d901      	bls.n	8005256 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005252:	2303      	movs	r3, #3
 8005254:	e0b5      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005256:	4b3e      	ldr	r3, [pc, #248]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 8005258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b00      	cmp	r3, #0
 8005260:	d1ee      	bne.n	8005240 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005262:	7dfb      	ldrb	r3, [r7, #23]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d105      	bne.n	8005274 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005268:	4b39      	ldr	r3, [pc, #228]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 800526a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800526c:	4a38      	ldr	r2, [pc, #224]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 800526e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005272:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	699b      	ldr	r3, [r3, #24]
 8005278:	2b00      	cmp	r3, #0
 800527a:	f000 80a1 	beq.w	80053c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800527e:	4b34      	ldr	r3, [pc, #208]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	f003 030c 	and.w	r3, r3, #12
 8005286:	2b08      	cmp	r3, #8
 8005288:	d05c      	beq.n	8005344 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	699b      	ldr	r3, [r3, #24]
 800528e:	2b02      	cmp	r3, #2
 8005290:	d141      	bne.n	8005316 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005292:	4b31      	ldr	r3, [pc, #196]	@ (8005358 <HAL_RCC_OscConfig+0x478>)
 8005294:	2200      	movs	r2, #0
 8005296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005298:	f7ff fb56 	bl	8004948 <HAL_GetTick>
 800529c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800529e:	e008      	b.n	80052b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052a0:	f7ff fb52 	bl	8004948 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e087      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052b2:	4b27      	ldr	r3, [pc, #156]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1f0      	bne.n	80052a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	69da      	ldr	r2, [r3, #28]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	431a      	orrs	r2, r3
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052cc:	019b      	lsls	r3, r3, #6
 80052ce:	431a      	orrs	r2, r3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052d4:	085b      	lsrs	r3, r3, #1
 80052d6:	3b01      	subs	r3, #1
 80052d8:	041b      	lsls	r3, r3, #16
 80052da:	431a      	orrs	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e0:	061b      	lsls	r3, r3, #24
 80052e2:	491b      	ldr	r1, [pc, #108]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 80052e4:	4313      	orrs	r3, r2
 80052e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052e8:	4b1b      	ldr	r3, [pc, #108]	@ (8005358 <HAL_RCC_OscConfig+0x478>)
 80052ea:	2201      	movs	r2, #1
 80052ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052ee:	f7ff fb2b 	bl	8004948 <HAL_GetTick>
 80052f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052f4:	e008      	b.n	8005308 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052f6:	f7ff fb27 	bl	8004948 <HAL_GetTick>
 80052fa:	4602      	mov	r2, r0
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	1ad3      	subs	r3, r2, r3
 8005300:	2b02      	cmp	r3, #2
 8005302:	d901      	bls.n	8005308 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	e05c      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005308:	4b11      	ldr	r3, [pc, #68]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005310:	2b00      	cmp	r3, #0
 8005312:	d0f0      	beq.n	80052f6 <HAL_RCC_OscConfig+0x416>
 8005314:	e054      	b.n	80053c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005316:	4b10      	ldr	r3, [pc, #64]	@ (8005358 <HAL_RCC_OscConfig+0x478>)
 8005318:	2200      	movs	r2, #0
 800531a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800531c:	f7ff fb14 	bl	8004948 <HAL_GetTick>
 8005320:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005322:	e008      	b.n	8005336 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005324:	f7ff fb10 	bl	8004948 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b02      	cmp	r3, #2
 8005330:	d901      	bls.n	8005336 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e045      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005336:	4b06      	ldr	r3, [pc, #24]	@ (8005350 <HAL_RCC_OscConfig+0x470>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d1f0      	bne.n	8005324 <HAL_RCC_OscConfig+0x444>
 8005342:	e03d      	b.n	80053c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	699b      	ldr	r3, [r3, #24]
 8005348:	2b01      	cmp	r3, #1
 800534a:	d107      	bne.n	800535c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800534c:	2301      	movs	r3, #1
 800534e:	e038      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
 8005350:	40023800 	.word	0x40023800
 8005354:	40007000 	.word	0x40007000
 8005358:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800535c:	4b1b      	ldr	r3, [pc, #108]	@ (80053cc <HAL_RCC_OscConfig+0x4ec>)
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	699b      	ldr	r3, [r3, #24]
 8005366:	2b01      	cmp	r3, #1
 8005368:	d028      	beq.n	80053bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005374:	429a      	cmp	r2, r3
 8005376:	d121      	bne.n	80053bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005382:	429a      	cmp	r2, r3
 8005384:	d11a      	bne.n	80053bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005386:	68fa      	ldr	r2, [r7, #12]
 8005388:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800538c:	4013      	ands	r3, r2
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005392:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005394:	4293      	cmp	r3, r2
 8005396:	d111      	bne.n	80053bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053a2:	085b      	lsrs	r3, r3, #1
 80053a4:	3b01      	subs	r3, #1
 80053a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d107      	bne.n	80053bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d001      	beq.n	80053c0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	e000      	b.n	80053c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3718      	adds	r7, #24
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	40023800 	.word	0x40023800

080053d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d101      	bne.n	80053e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e0cc      	b.n	800557e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80053e4:	4b68      	ldr	r3, [pc, #416]	@ (8005588 <HAL_RCC_ClockConfig+0x1b8>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0307 	and.w	r3, r3, #7
 80053ec:	683a      	ldr	r2, [r7, #0]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d90c      	bls.n	800540c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053f2:	4b65      	ldr	r3, [pc, #404]	@ (8005588 <HAL_RCC_ClockConfig+0x1b8>)
 80053f4:	683a      	ldr	r2, [r7, #0]
 80053f6:	b2d2      	uxtb	r2, r2
 80053f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053fa:	4b63      	ldr	r3, [pc, #396]	@ (8005588 <HAL_RCC_ClockConfig+0x1b8>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f003 0307 	and.w	r3, r3, #7
 8005402:	683a      	ldr	r2, [r7, #0]
 8005404:	429a      	cmp	r2, r3
 8005406:	d001      	beq.n	800540c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e0b8      	b.n	800557e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f003 0302 	and.w	r3, r3, #2
 8005414:	2b00      	cmp	r3, #0
 8005416:	d020      	beq.n	800545a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 0304 	and.w	r3, r3, #4
 8005420:	2b00      	cmp	r3, #0
 8005422:	d005      	beq.n	8005430 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005424:	4b59      	ldr	r3, [pc, #356]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	4a58      	ldr	r2, [pc, #352]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 800542a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800542e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0308 	and.w	r3, r3, #8
 8005438:	2b00      	cmp	r3, #0
 800543a:	d005      	beq.n	8005448 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800543c:	4b53      	ldr	r3, [pc, #332]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	4a52      	ldr	r2, [pc, #328]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 8005442:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005446:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005448:	4b50      	ldr	r3, [pc, #320]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	494d      	ldr	r1, [pc, #308]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 8005456:	4313      	orrs	r3, r2
 8005458:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0301 	and.w	r3, r3, #1
 8005462:	2b00      	cmp	r3, #0
 8005464:	d044      	beq.n	80054f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d107      	bne.n	800547e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800546e:	4b47      	ldr	r3, [pc, #284]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005476:	2b00      	cmp	r3, #0
 8005478:	d119      	bne.n	80054ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e07f      	b.n	800557e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	2b02      	cmp	r3, #2
 8005484:	d003      	beq.n	800548e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800548a:	2b03      	cmp	r3, #3
 800548c:	d107      	bne.n	800549e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800548e:	4b3f      	ldr	r3, [pc, #252]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d109      	bne.n	80054ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e06f      	b.n	800557e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800549e:	4b3b      	ldr	r3, [pc, #236]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f003 0302 	and.w	r3, r3, #2
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d101      	bne.n	80054ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e067      	b.n	800557e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054ae:	4b37      	ldr	r3, [pc, #220]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	f023 0203 	bic.w	r2, r3, #3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	4934      	ldr	r1, [pc, #208]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 80054bc:	4313      	orrs	r3, r2
 80054be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054c0:	f7ff fa42 	bl	8004948 <HAL_GetTick>
 80054c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054c6:	e00a      	b.n	80054de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054c8:	f7ff fa3e 	bl	8004948 <HAL_GetTick>
 80054cc:	4602      	mov	r2, r0
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	1ad3      	subs	r3, r2, r3
 80054d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d901      	bls.n	80054de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e04f      	b.n	800557e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054de:	4b2b      	ldr	r3, [pc, #172]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	f003 020c 	and.w	r2, r3, #12
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	009b      	lsls	r3, r3, #2
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d1eb      	bne.n	80054c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80054f0:	4b25      	ldr	r3, [pc, #148]	@ (8005588 <HAL_RCC_ClockConfig+0x1b8>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 0307 	and.w	r3, r3, #7
 80054f8:	683a      	ldr	r2, [r7, #0]
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d20c      	bcs.n	8005518 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054fe:	4b22      	ldr	r3, [pc, #136]	@ (8005588 <HAL_RCC_ClockConfig+0x1b8>)
 8005500:	683a      	ldr	r2, [r7, #0]
 8005502:	b2d2      	uxtb	r2, r2
 8005504:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005506:	4b20      	ldr	r3, [pc, #128]	@ (8005588 <HAL_RCC_ClockConfig+0x1b8>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0307 	and.w	r3, r3, #7
 800550e:	683a      	ldr	r2, [r7, #0]
 8005510:	429a      	cmp	r2, r3
 8005512:	d001      	beq.n	8005518 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e032      	b.n	800557e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0304 	and.w	r3, r3, #4
 8005520:	2b00      	cmp	r3, #0
 8005522:	d008      	beq.n	8005536 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005524:	4b19      	ldr	r3, [pc, #100]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	4916      	ldr	r1, [pc, #88]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 8005532:	4313      	orrs	r3, r2
 8005534:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0308 	and.w	r3, r3, #8
 800553e:	2b00      	cmp	r3, #0
 8005540:	d009      	beq.n	8005556 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005542:	4b12      	ldr	r3, [pc, #72]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	00db      	lsls	r3, r3, #3
 8005550:	490e      	ldr	r1, [pc, #56]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 8005552:	4313      	orrs	r3, r2
 8005554:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005556:	f000 f821 	bl	800559c <HAL_RCC_GetSysClockFreq>
 800555a:	4602      	mov	r2, r0
 800555c:	4b0b      	ldr	r3, [pc, #44]	@ (800558c <HAL_RCC_ClockConfig+0x1bc>)
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	091b      	lsrs	r3, r3, #4
 8005562:	f003 030f 	and.w	r3, r3, #15
 8005566:	490a      	ldr	r1, [pc, #40]	@ (8005590 <HAL_RCC_ClockConfig+0x1c0>)
 8005568:	5ccb      	ldrb	r3, [r1, r3]
 800556a:	fa22 f303 	lsr.w	r3, r2, r3
 800556e:	4a09      	ldr	r2, [pc, #36]	@ (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 8005570:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005572:	4b09      	ldr	r3, [pc, #36]	@ (8005598 <HAL_RCC_ClockConfig+0x1c8>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4618      	mov	r0, r3
 8005578:	f7ff f9a2 	bl	80048c0 <HAL_InitTick>

  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3710      	adds	r7, #16
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	40023c00 	.word	0x40023c00
 800558c:	40023800 	.word	0x40023800
 8005590:	080077bc 	.word	0x080077bc
 8005594:	20000020 	.word	0x20000020
 8005598:	20000070 	.word	0x20000070

0800559c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800559c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055a0:	b094      	sub	sp, #80	@ 0x50
 80055a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80055a4:	2300      	movs	r3, #0
 80055a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80055a8:	2300      	movs	r3, #0
 80055aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055ac:	2300      	movs	r3, #0
 80055ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80055b0:	2300      	movs	r3, #0
 80055b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80055b4:	4b79      	ldr	r3, [pc, #484]	@ (800579c <HAL_RCC_GetSysClockFreq+0x200>)
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f003 030c 	and.w	r3, r3, #12
 80055bc:	2b08      	cmp	r3, #8
 80055be:	d00d      	beq.n	80055dc <HAL_RCC_GetSysClockFreq+0x40>
 80055c0:	2b08      	cmp	r3, #8
 80055c2:	f200 80e1 	bhi.w	8005788 <HAL_RCC_GetSysClockFreq+0x1ec>
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d002      	beq.n	80055d0 <HAL_RCC_GetSysClockFreq+0x34>
 80055ca:	2b04      	cmp	r3, #4
 80055cc:	d003      	beq.n	80055d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80055ce:	e0db      	b.n	8005788 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80055d0:	4b73      	ldr	r3, [pc, #460]	@ (80057a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80055d2:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80055d4:	e0db      	b.n	800578e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80055d6:	4b73      	ldr	r3, [pc, #460]	@ (80057a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80055d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80055da:	e0d8      	b.n	800578e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80055dc:	4b6f      	ldr	r3, [pc, #444]	@ (800579c <HAL_RCC_GetSysClockFreq+0x200>)
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80055e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80055e6:	4b6d      	ldr	r3, [pc, #436]	@ (800579c <HAL_RCC_GetSysClockFreq+0x200>)
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d063      	beq.n	80056ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055f2:	4b6a      	ldr	r3, [pc, #424]	@ (800579c <HAL_RCC_GetSysClockFreq+0x200>)
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	099b      	lsrs	r3, r3, #6
 80055f8:	2200      	movs	r2, #0
 80055fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80055fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80055fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005600:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005604:	633b      	str	r3, [r7, #48]	@ 0x30
 8005606:	2300      	movs	r3, #0
 8005608:	637b      	str	r3, [r7, #52]	@ 0x34
 800560a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800560e:	4622      	mov	r2, r4
 8005610:	462b      	mov	r3, r5
 8005612:	f04f 0000 	mov.w	r0, #0
 8005616:	f04f 0100 	mov.w	r1, #0
 800561a:	0159      	lsls	r1, r3, #5
 800561c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005620:	0150      	lsls	r0, r2, #5
 8005622:	4602      	mov	r2, r0
 8005624:	460b      	mov	r3, r1
 8005626:	4621      	mov	r1, r4
 8005628:	1a51      	subs	r1, r2, r1
 800562a:	6139      	str	r1, [r7, #16]
 800562c:	4629      	mov	r1, r5
 800562e:	eb63 0301 	sbc.w	r3, r3, r1
 8005632:	617b      	str	r3, [r7, #20]
 8005634:	f04f 0200 	mov.w	r2, #0
 8005638:	f04f 0300 	mov.w	r3, #0
 800563c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005640:	4659      	mov	r1, fp
 8005642:	018b      	lsls	r3, r1, #6
 8005644:	4651      	mov	r1, sl
 8005646:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800564a:	4651      	mov	r1, sl
 800564c:	018a      	lsls	r2, r1, #6
 800564e:	4651      	mov	r1, sl
 8005650:	ebb2 0801 	subs.w	r8, r2, r1
 8005654:	4659      	mov	r1, fp
 8005656:	eb63 0901 	sbc.w	r9, r3, r1
 800565a:	f04f 0200 	mov.w	r2, #0
 800565e:	f04f 0300 	mov.w	r3, #0
 8005662:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005666:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800566a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800566e:	4690      	mov	r8, r2
 8005670:	4699      	mov	r9, r3
 8005672:	4623      	mov	r3, r4
 8005674:	eb18 0303 	adds.w	r3, r8, r3
 8005678:	60bb      	str	r3, [r7, #8]
 800567a:	462b      	mov	r3, r5
 800567c:	eb49 0303 	adc.w	r3, r9, r3
 8005680:	60fb      	str	r3, [r7, #12]
 8005682:	f04f 0200 	mov.w	r2, #0
 8005686:	f04f 0300 	mov.w	r3, #0
 800568a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800568e:	4629      	mov	r1, r5
 8005690:	024b      	lsls	r3, r1, #9
 8005692:	4621      	mov	r1, r4
 8005694:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005698:	4621      	mov	r1, r4
 800569a:	024a      	lsls	r2, r1, #9
 800569c:	4610      	mov	r0, r2
 800569e:	4619      	mov	r1, r3
 80056a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056a2:	2200      	movs	r2, #0
 80056a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80056ac:	f7fa fde8 	bl	8000280 <__aeabi_uldivmod>
 80056b0:	4602      	mov	r2, r0
 80056b2:	460b      	mov	r3, r1
 80056b4:	4613      	mov	r3, r2
 80056b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056b8:	e058      	b.n	800576c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056ba:	4b38      	ldr	r3, [pc, #224]	@ (800579c <HAL_RCC_GetSysClockFreq+0x200>)
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	099b      	lsrs	r3, r3, #6
 80056c0:	2200      	movs	r2, #0
 80056c2:	4618      	mov	r0, r3
 80056c4:	4611      	mov	r1, r2
 80056c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80056ca:	623b      	str	r3, [r7, #32]
 80056cc:	2300      	movs	r3, #0
 80056ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80056d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80056d4:	4642      	mov	r2, r8
 80056d6:	464b      	mov	r3, r9
 80056d8:	f04f 0000 	mov.w	r0, #0
 80056dc:	f04f 0100 	mov.w	r1, #0
 80056e0:	0159      	lsls	r1, r3, #5
 80056e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80056e6:	0150      	lsls	r0, r2, #5
 80056e8:	4602      	mov	r2, r0
 80056ea:	460b      	mov	r3, r1
 80056ec:	4641      	mov	r1, r8
 80056ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80056f2:	4649      	mov	r1, r9
 80056f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80056f8:	f04f 0200 	mov.w	r2, #0
 80056fc:	f04f 0300 	mov.w	r3, #0
 8005700:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005704:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005708:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800570c:	ebb2 040a 	subs.w	r4, r2, sl
 8005710:	eb63 050b 	sbc.w	r5, r3, fp
 8005714:	f04f 0200 	mov.w	r2, #0
 8005718:	f04f 0300 	mov.w	r3, #0
 800571c:	00eb      	lsls	r3, r5, #3
 800571e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005722:	00e2      	lsls	r2, r4, #3
 8005724:	4614      	mov	r4, r2
 8005726:	461d      	mov	r5, r3
 8005728:	4643      	mov	r3, r8
 800572a:	18e3      	adds	r3, r4, r3
 800572c:	603b      	str	r3, [r7, #0]
 800572e:	464b      	mov	r3, r9
 8005730:	eb45 0303 	adc.w	r3, r5, r3
 8005734:	607b      	str	r3, [r7, #4]
 8005736:	f04f 0200 	mov.w	r2, #0
 800573a:	f04f 0300 	mov.w	r3, #0
 800573e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005742:	4629      	mov	r1, r5
 8005744:	028b      	lsls	r3, r1, #10
 8005746:	4621      	mov	r1, r4
 8005748:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800574c:	4621      	mov	r1, r4
 800574e:	028a      	lsls	r2, r1, #10
 8005750:	4610      	mov	r0, r2
 8005752:	4619      	mov	r1, r3
 8005754:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005756:	2200      	movs	r2, #0
 8005758:	61bb      	str	r3, [r7, #24]
 800575a:	61fa      	str	r2, [r7, #28]
 800575c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005760:	f7fa fd8e 	bl	8000280 <__aeabi_uldivmod>
 8005764:	4602      	mov	r2, r0
 8005766:	460b      	mov	r3, r1
 8005768:	4613      	mov	r3, r2
 800576a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800576c:	4b0b      	ldr	r3, [pc, #44]	@ (800579c <HAL_RCC_GetSysClockFreq+0x200>)
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	0c1b      	lsrs	r3, r3, #16
 8005772:	f003 0303 	and.w	r3, r3, #3
 8005776:	3301      	adds	r3, #1
 8005778:	005b      	lsls	r3, r3, #1
 800577a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800577c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800577e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005780:	fbb2 f3f3 	udiv	r3, r2, r3
 8005784:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005786:	e002      	b.n	800578e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005788:	4b05      	ldr	r3, [pc, #20]	@ (80057a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800578a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800578c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800578e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005790:	4618      	mov	r0, r3
 8005792:	3750      	adds	r7, #80	@ 0x50
 8005794:	46bd      	mov	sp, r7
 8005796:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800579a:	bf00      	nop
 800579c:	40023800 	.word	0x40023800
 80057a0:	00f42400 	.word	0x00f42400
 80057a4:	007a1200 	.word	0x007a1200

080057a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057a8:	b480      	push	{r7}
 80057aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057ac:	4b03      	ldr	r3, [pc, #12]	@ (80057bc <HAL_RCC_GetHCLKFreq+0x14>)
 80057ae:	681b      	ldr	r3, [r3, #0]
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr
 80057ba:	bf00      	nop
 80057bc:	20000020 	.word	0x20000020

080057c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80057c4:	f7ff fff0 	bl	80057a8 <HAL_RCC_GetHCLKFreq>
 80057c8:	4602      	mov	r2, r0
 80057ca:	4b05      	ldr	r3, [pc, #20]	@ (80057e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	0a9b      	lsrs	r3, r3, #10
 80057d0:	f003 0307 	and.w	r3, r3, #7
 80057d4:	4903      	ldr	r1, [pc, #12]	@ (80057e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80057d6:	5ccb      	ldrb	r3, [r1, r3]
 80057d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057dc:	4618      	mov	r0, r3
 80057de:	bd80      	pop	{r7, pc}
 80057e0:	40023800 	.word	0x40023800
 80057e4:	080077cc 	.word	0x080077cc

080057e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80057ec:	f7ff ffdc 	bl	80057a8 <HAL_RCC_GetHCLKFreq>
 80057f0:	4602      	mov	r2, r0
 80057f2:	4b05      	ldr	r3, [pc, #20]	@ (8005808 <HAL_RCC_GetPCLK2Freq+0x20>)
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	0b5b      	lsrs	r3, r3, #13
 80057f8:	f003 0307 	and.w	r3, r3, #7
 80057fc:	4903      	ldr	r1, [pc, #12]	@ (800580c <HAL_RCC_GetPCLK2Freq+0x24>)
 80057fe:	5ccb      	ldrb	r3, [r1, r3]
 8005800:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005804:	4618      	mov	r0, r3
 8005806:	bd80      	pop	{r7, pc}
 8005808:	40023800 	.word	0x40023800
 800580c:	080077cc 	.word	0x080077cc

08005810 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b082      	sub	sp, #8
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d101      	bne.n	8005822 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e07b      	b.n	800591a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005826:	2b00      	cmp	r3, #0
 8005828:	d108      	bne.n	800583c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005832:	d009      	beq.n	8005848 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	61da      	str	r2, [r3, #28]
 800583a:	e005      	b.n	8005848 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005854:	b2db      	uxtb	r3, r3
 8005856:	2b00      	cmp	r3, #0
 8005858:	d106      	bne.n	8005868 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f7fb f9fe 	bl	8000c64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2202      	movs	r2, #2
 800586c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800587e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005890:	431a      	orrs	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800589a:	431a      	orrs	r2, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	691b      	ldr	r3, [r3, #16]
 80058a0:	f003 0302 	and.w	r3, r3, #2
 80058a4:	431a      	orrs	r2, r3
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	431a      	orrs	r2, r3
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	699b      	ldr	r3, [r3, #24]
 80058b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058b8:	431a      	orrs	r2, r3
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	69db      	ldr	r3, [r3, #28]
 80058be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80058c2:	431a      	orrs	r2, r3
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6a1b      	ldr	r3, [r3, #32]
 80058c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058cc:	ea42 0103 	orr.w	r1, r2, r3
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	430a      	orrs	r2, r1
 80058de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	699b      	ldr	r3, [r3, #24]
 80058e4:	0c1b      	lsrs	r3, r3, #16
 80058e6:	f003 0104 	and.w	r1, r3, #4
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ee:	f003 0210 	and.w	r2, r3, #16
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	430a      	orrs	r2, r1
 80058f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	69da      	ldr	r2, [r3, #28]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005908:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005918:	2300      	movs	r3, #0
}
 800591a:	4618      	mov	r0, r3
 800591c:	3708      	adds	r7, #8
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}

08005922 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005922:	b580      	push	{r7, lr}
 8005924:	b082      	sub	sp, #8
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d101      	bne.n	8005934 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e042      	b.n	80059ba <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800593a:	b2db      	uxtb	r3, r3
 800593c:	2b00      	cmp	r3, #0
 800593e:	d106      	bne.n	800594e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f7fb f9d3 	bl	8000cf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2224      	movs	r2, #36	@ 0x24
 8005952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	68da      	ldr	r2, [r3, #12]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005964:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f000 f82c 	bl	80059c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	691a      	ldr	r2, [r3, #16]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800597a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	695a      	ldr	r2, [r3, #20]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800598a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	68da      	ldr	r2, [r3, #12]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800599a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2220      	movs	r2, #32
 80059a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2220      	movs	r2, #32
 80059ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3708      	adds	r7, #8
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
	...

080059c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059c8:	b0c0      	sub	sp, #256	@ 0x100
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80059dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059e0:	68d9      	ldr	r1, [r3, #12]
 80059e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	ea40 0301 	orr.w	r3, r0, r1
 80059ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80059ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f2:	689a      	ldr	r2, [r3, #8]
 80059f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	431a      	orrs	r2, r3
 80059fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a00:	695b      	ldr	r3, [r3, #20]
 8005a02:	431a      	orrs	r2, r3
 8005a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a08:	69db      	ldr	r3, [r3, #28]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005a1c:	f021 010c 	bic.w	r1, r1, #12
 8005a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005a2a:	430b      	orrs	r3, r1
 8005a2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	695b      	ldr	r3, [r3, #20]
 8005a36:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a3e:	6999      	ldr	r1, [r3, #24]
 8005a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	ea40 0301 	orr.w	r3, r0, r1
 8005a4a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	4b8f      	ldr	r3, [pc, #572]	@ (8005c90 <UART_SetConfig+0x2cc>)
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d005      	beq.n	8005a64 <UART_SetConfig+0xa0>
 8005a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	4b8d      	ldr	r3, [pc, #564]	@ (8005c94 <UART_SetConfig+0x2d0>)
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d104      	bne.n	8005a6e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a64:	f7ff fec0 	bl	80057e8 <HAL_RCC_GetPCLK2Freq>
 8005a68:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005a6c:	e003      	b.n	8005a76 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a6e:	f7ff fea7 	bl	80057c0 <HAL_RCC_GetPCLK1Freq>
 8005a72:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a7a:	69db      	ldr	r3, [r3, #28]
 8005a7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a80:	f040 810c 	bne.w	8005c9c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005a8e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005a92:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005a96:	4622      	mov	r2, r4
 8005a98:	462b      	mov	r3, r5
 8005a9a:	1891      	adds	r1, r2, r2
 8005a9c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005a9e:	415b      	adcs	r3, r3
 8005aa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005aa2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005aa6:	4621      	mov	r1, r4
 8005aa8:	eb12 0801 	adds.w	r8, r2, r1
 8005aac:	4629      	mov	r1, r5
 8005aae:	eb43 0901 	adc.w	r9, r3, r1
 8005ab2:	f04f 0200 	mov.w	r2, #0
 8005ab6:	f04f 0300 	mov.w	r3, #0
 8005aba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005abe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ac2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ac6:	4690      	mov	r8, r2
 8005ac8:	4699      	mov	r9, r3
 8005aca:	4623      	mov	r3, r4
 8005acc:	eb18 0303 	adds.w	r3, r8, r3
 8005ad0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005ad4:	462b      	mov	r3, r5
 8005ad6:	eb49 0303 	adc.w	r3, r9, r3
 8005ada:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005ade:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005aea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005aee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005af2:	460b      	mov	r3, r1
 8005af4:	18db      	adds	r3, r3, r3
 8005af6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005af8:	4613      	mov	r3, r2
 8005afa:	eb42 0303 	adc.w	r3, r2, r3
 8005afe:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b00:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005b04:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005b08:	f7fa fbba 	bl	8000280 <__aeabi_uldivmod>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	460b      	mov	r3, r1
 8005b10:	4b61      	ldr	r3, [pc, #388]	@ (8005c98 <UART_SetConfig+0x2d4>)
 8005b12:	fba3 2302 	umull	r2, r3, r3, r2
 8005b16:	095b      	lsrs	r3, r3, #5
 8005b18:	011c      	lsls	r4, r3, #4
 8005b1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b24:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005b28:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005b2c:	4642      	mov	r2, r8
 8005b2e:	464b      	mov	r3, r9
 8005b30:	1891      	adds	r1, r2, r2
 8005b32:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005b34:	415b      	adcs	r3, r3
 8005b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b38:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005b3c:	4641      	mov	r1, r8
 8005b3e:	eb12 0a01 	adds.w	sl, r2, r1
 8005b42:	4649      	mov	r1, r9
 8005b44:	eb43 0b01 	adc.w	fp, r3, r1
 8005b48:	f04f 0200 	mov.w	r2, #0
 8005b4c:	f04f 0300 	mov.w	r3, #0
 8005b50:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b54:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b5c:	4692      	mov	sl, r2
 8005b5e:	469b      	mov	fp, r3
 8005b60:	4643      	mov	r3, r8
 8005b62:	eb1a 0303 	adds.w	r3, sl, r3
 8005b66:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b6a:	464b      	mov	r3, r9
 8005b6c:	eb4b 0303 	adc.w	r3, fp, r3
 8005b70:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005b80:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005b84:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005b88:	460b      	mov	r3, r1
 8005b8a:	18db      	adds	r3, r3, r3
 8005b8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b8e:	4613      	mov	r3, r2
 8005b90:	eb42 0303 	adc.w	r3, r2, r3
 8005b94:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b96:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005b9a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005b9e:	f7fa fb6f 	bl	8000280 <__aeabi_uldivmod>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	4611      	mov	r1, r2
 8005ba8:	4b3b      	ldr	r3, [pc, #236]	@ (8005c98 <UART_SetConfig+0x2d4>)
 8005baa:	fba3 2301 	umull	r2, r3, r3, r1
 8005bae:	095b      	lsrs	r3, r3, #5
 8005bb0:	2264      	movs	r2, #100	@ 0x64
 8005bb2:	fb02 f303 	mul.w	r3, r2, r3
 8005bb6:	1acb      	subs	r3, r1, r3
 8005bb8:	00db      	lsls	r3, r3, #3
 8005bba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005bbe:	4b36      	ldr	r3, [pc, #216]	@ (8005c98 <UART_SetConfig+0x2d4>)
 8005bc0:	fba3 2302 	umull	r2, r3, r3, r2
 8005bc4:	095b      	lsrs	r3, r3, #5
 8005bc6:	005b      	lsls	r3, r3, #1
 8005bc8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005bcc:	441c      	add	r4, r3
 8005bce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005bd8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005bdc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005be0:	4642      	mov	r2, r8
 8005be2:	464b      	mov	r3, r9
 8005be4:	1891      	adds	r1, r2, r2
 8005be6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005be8:	415b      	adcs	r3, r3
 8005bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005bf0:	4641      	mov	r1, r8
 8005bf2:	1851      	adds	r1, r2, r1
 8005bf4:	6339      	str	r1, [r7, #48]	@ 0x30
 8005bf6:	4649      	mov	r1, r9
 8005bf8:	414b      	adcs	r3, r1
 8005bfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bfc:	f04f 0200 	mov.w	r2, #0
 8005c00:	f04f 0300 	mov.w	r3, #0
 8005c04:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005c08:	4659      	mov	r1, fp
 8005c0a:	00cb      	lsls	r3, r1, #3
 8005c0c:	4651      	mov	r1, sl
 8005c0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c12:	4651      	mov	r1, sl
 8005c14:	00ca      	lsls	r2, r1, #3
 8005c16:	4610      	mov	r0, r2
 8005c18:	4619      	mov	r1, r3
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	4642      	mov	r2, r8
 8005c1e:	189b      	adds	r3, r3, r2
 8005c20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c24:	464b      	mov	r3, r9
 8005c26:	460a      	mov	r2, r1
 8005c28:	eb42 0303 	adc.w	r3, r2, r3
 8005c2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005c3c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005c40:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005c44:	460b      	mov	r3, r1
 8005c46:	18db      	adds	r3, r3, r3
 8005c48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c4a:	4613      	mov	r3, r2
 8005c4c:	eb42 0303 	adc.w	r3, r2, r3
 8005c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c52:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005c56:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005c5a:	f7fa fb11 	bl	8000280 <__aeabi_uldivmod>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	460b      	mov	r3, r1
 8005c62:	4b0d      	ldr	r3, [pc, #52]	@ (8005c98 <UART_SetConfig+0x2d4>)
 8005c64:	fba3 1302 	umull	r1, r3, r3, r2
 8005c68:	095b      	lsrs	r3, r3, #5
 8005c6a:	2164      	movs	r1, #100	@ 0x64
 8005c6c:	fb01 f303 	mul.w	r3, r1, r3
 8005c70:	1ad3      	subs	r3, r2, r3
 8005c72:	00db      	lsls	r3, r3, #3
 8005c74:	3332      	adds	r3, #50	@ 0x32
 8005c76:	4a08      	ldr	r2, [pc, #32]	@ (8005c98 <UART_SetConfig+0x2d4>)
 8005c78:	fba2 2303 	umull	r2, r3, r2, r3
 8005c7c:	095b      	lsrs	r3, r3, #5
 8005c7e:	f003 0207 	and.w	r2, r3, #7
 8005c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4422      	add	r2, r4
 8005c8a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005c8c:	e106      	b.n	8005e9c <UART_SetConfig+0x4d8>
 8005c8e:	bf00      	nop
 8005c90:	40011000 	.word	0x40011000
 8005c94:	40011400 	.word	0x40011400
 8005c98:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005ca6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005caa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005cae:	4642      	mov	r2, r8
 8005cb0:	464b      	mov	r3, r9
 8005cb2:	1891      	adds	r1, r2, r2
 8005cb4:	6239      	str	r1, [r7, #32]
 8005cb6:	415b      	adcs	r3, r3
 8005cb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005cbe:	4641      	mov	r1, r8
 8005cc0:	1854      	adds	r4, r2, r1
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	eb43 0501 	adc.w	r5, r3, r1
 8005cc8:	f04f 0200 	mov.w	r2, #0
 8005ccc:	f04f 0300 	mov.w	r3, #0
 8005cd0:	00eb      	lsls	r3, r5, #3
 8005cd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005cd6:	00e2      	lsls	r2, r4, #3
 8005cd8:	4614      	mov	r4, r2
 8005cda:	461d      	mov	r5, r3
 8005cdc:	4643      	mov	r3, r8
 8005cde:	18e3      	adds	r3, r4, r3
 8005ce0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ce4:	464b      	mov	r3, r9
 8005ce6:	eb45 0303 	adc.w	r3, r5, r3
 8005cea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005cee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005cfa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005cfe:	f04f 0200 	mov.w	r2, #0
 8005d02:	f04f 0300 	mov.w	r3, #0
 8005d06:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005d0a:	4629      	mov	r1, r5
 8005d0c:	008b      	lsls	r3, r1, #2
 8005d0e:	4621      	mov	r1, r4
 8005d10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d14:	4621      	mov	r1, r4
 8005d16:	008a      	lsls	r2, r1, #2
 8005d18:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005d1c:	f7fa fab0 	bl	8000280 <__aeabi_uldivmod>
 8005d20:	4602      	mov	r2, r0
 8005d22:	460b      	mov	r3, r1
 8005d24:	4b60      	ldr	r3, [pc, #384]	@ (8005ea8 <UART_SetConfig+0x4e4>)
 8005d26:	fba3 2302 	umull	r2, r3, r3, r2
 8005d2a:	095b      	lsrs	r3, r3, #5
 8005d2c:	011c      	lsls	r4, r3, #4
 8005d2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d32:	2200      	movs	r2, #0
 8005d34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d38:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005d3c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005d40:	4642      	mov	r2, r8
 8005d42:	464b      	mov	r3, r9
 8005d44:	1891      	adds	r1, r2, r2
 8005d46:	61b9      	str	r1, [r7, #24]
 8005d48:	415b      	adcs	r3, r3
 8005d4a:	61fb      	str	r3, [r7, #28]
 8005d4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d50:	4641      	mov	r1, r8
 8005d52:	1851      	adds	r1, r2, r1
 8005d54:	6139      	str	r1, [r7, #16]
 8005d56:	4649      	mov	r1, r9
 8005d58:	414b      	adcs	r3, r1
 8005d5a:	617b      	str	r3, [r7, #20]
 8005d5c:	f04f 0200 	mov.w	r2, #0
 8005d60:	f04f 0300 	mov.w	r3, #0
 8005d64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d68:	4659      	mov	r1, fp
 8005d6a:	00cb      	lsls	r3, r1, #3
 8005d6c:	4651      	mov	r1, sl
 8005d6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d72:	4651      	mov	r1, sl
 8005d74:	00ca      	lsls	r2, r1, #3
 8005d76:	4610      	mov	r0, r2
 8005d78:	4619      	mov	r1, r3
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	4642      	mov	r2, r8
 8005d7e:	189b      	adds	r3, r3, r2
 8005d80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005d84:	464b      	mov	r3, r9
 8005d86:	460a      	mov	r2, r1
 8005d88:	eb42 0303 	adc.w	r3, r2, r3
 8005d8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	2200      	movs	r2, #0
 8005d98:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005d9a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005d9c:	f04f 0200 	mov.w	r2, #0
 8005da0:	f04f 0300 	mov.w	r3, #0
 8005da4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005da8:	4649      	mov	r1, r9
 8005daa:	008b      	lsls	r3, r1, #2
 8005dac:	4641      	mov	r1, r8
 8005dae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005db2:	4641      	mov	r1, r8
 8005db4:	008a      	lsls	r2, r1, #2
 8005db6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005dba:	f7fa fa61 	bl	8000280 <__aeabi_uldivmod>
 8005dbe:	4602      	mov	r2, r0
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	4611      	mov	r1, r2
 8005dc4:	4b38      	ldr	r3, [pc, #224]	@ (8005ea8 <UART_SetConfig+0x4e4>)
 8005dc6:	fba3 2301 	umull	r2, r3, r3, r1
 8005dca:	095b      	lsrs	r3, r3, #5
 8005dcc:	2264      	movs	r2, #100	@ 0x64
 8005dce:	fb02 f303 	mul.w	r3, r2, r3
 8005dd2:	1acb      	subs	r3, r1, r3
 8005dd4:	011b      	lsls	r3, r3, #4
 8005dd6:	3332      	adds	r3, #50	@ 0x32
 8005dd8:	4a33      	ldr	r2, [pc, #204]	@ (8005ea8 <UART_SetConfig+0x4e4>)
 8005dda:	fba2 2303 	umull	r2, r3, r2, r3
 8005dde:	095b      	lsrs	r3, r3, #5
 8005de0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005de4:	441c      	add	r4, r3
 8005de6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dea:	2200      	movs	r2, #0
 8005dec:	673b      	str	r3, [r7, #112]	@ 0x70
 8005dee:	677a      	str	r2, [r7, #116]	@ 0x74
 8005df0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005df4:	4642      	mov	r2, r8
 8005df6:	464b      	mov	r3, r9
 8005df8:	1891      	adds	r1, r2, r2
 8005dfa:	60b9      	str	r1, [r7, #8]
 8005dfc:	415b      	adcs	r3, r3
 8005dfe:	60fb      	str	r3, [r7, #12]
 8005e00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e04:	4641      	mov	r1, r8
 8005e06:	1851      	adds	r1, r2, r1
 8005e08:	6039      	str	r1, [r7, #0]
 8005e0a:	4649      	mov	r1, r9
 8005e0c:	414b      	adcs	r3, r1
 8005e0e:	607b      	str	r3, [r7, #4]
 8005e10:	f04f 0200 	mov.w	r2, #0
 8005e14:	f04f 0300 	mov.w	r3, #0
 8005e18:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e1c:	4659      	mov	r1, fp
 8005e1e:	00cb      	lsls	r3, r1, #3
 8005e20:	4651      	mov	r1, sl
 8005e22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e26:	4651      	mov	r1, sl
 8005e28:	00ca      	lsls	r2, r1, #3
 8005e2a:	4610      	mov	r0, r2
 8005e2c:	4619      	mov	r1, r3
 8005e2e:	4603      	mov	r3, r0
 8005e30:	4642      	mov	r2, r8
 8005e32:	189b      	adds	r3, r3, r2
 8005e34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e36:	464b      	mov	r3, r9
 8005e38:	460a      	mov	r2, r1
 8005e3a:	eb42 0303 	adc.w	r3, r2, r3
 8005e3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e4a:	667a      	str	r2, [r7, #100]	@ 0x64
 8005e4c:	f04f 0200 	mov.w	r2, #0
 8005e50:	f04f 0300 	mov.w	r3, #0
 8005e54:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005e58:	4649      	mov	r1, r9
 8005e5a:	008b      	lsls	r3, r1, #2
 8005e5c:	4641      	mov	r1, r8
 8005e5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e62:	4641      	mov	r1, r8
 8005e64:	008a      	lsls	r2, r1, #2
 8005e66:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005e6a:	f7fa fa09 	bl	8000280 <__aeabi_uldivmod>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	460b      	mov	r3, r1
 8005e72:	4b0d      	ldr	r3, [pc, #52]	@ (8005ea8 <UART_SetConfig+0x4e4>)
 8005e74:	fba3 1302 	umull	r1, r3, r3, r2
 8005e78:	095b      	lsrs	r3, r3, #5
 8005e7a:	2164      	movs	r1, #100	@ 0x64
 8005e7c:	fb01 f303 	mul.w	r3, r1, r3
 8005e80:	1ad3      	subs	r3, r2, r3
 8005e82:	011b      	lsls	r3, r3, #4
 8005e84:	3332      	adds	r3, #50	@ 0x32
 8005e86:	4a08      	ldr	r2, [pc, #32]	@ (8005ea8 <UART_SetConfig+0x4e4>)
 8005e88:	fba2 2303 	umull	r2, r3, r2, r3
 8005e8c:	095b      	lsrs	r3, r3, #5
 8005e8e:	f003 020f 	and.w	r2, r3, #15
 8005e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4422      	add	r2, r4
 8005e9a:	609a      	str	r2, [r3, #8]
}
 8005e9c:	bf00      	nop
 8005e9e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ea8:	51eb851f 	.word	0x51eb851f

08005eac <rand>:
 8005eac:	4b16      	ldr	r3, [pc, #88]	@ (8005f08 <rand+0x5c>)
 8005eae:	b510      	push	{r4, lr}
 8005eb0:	681c      	ldr	r4, [r3, #0]
 8005eb2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005eb4:	b9b3      	cbnz	r3, 8005ee4 <rand+0x38>
 8005eb6:	2018      	movs	r0, #24
 8005eb8:	f000 fc14 	bl	80066e4 <malloc>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	6320      	str	r0, [r4, #48]	@ 0x30
 8005ec0:	b920      	cbnz	r0, 8005ecc <rand+0x20>
 8005ec2:	4b12      	ldr	r3, [pc, #72]	@ (8005f0c <rand+0x60>)
 8005ec4:	4812      	ldr	r0, [pc, #72]	@ (8005f10 <rand+0x64>)
 8005ec6:	2152      	movs	r1, #82	@ 0x52
 8005ec8:	f000 fba4 	bl	8006614 <__assert_func>
 8005ecc:	4911      	ldr	r1, [pc, #68]	@ (8005f14 <rand+0x68>)
 8005ece:	4b12      	ldr	r3, [pc, #72]	@ (8005f18 <rand+0x6c>)
 8005ed0:	e9c0 1300 	strd	r1, r3, [r0]
 8005ed4:	4b11      	ldr	r3, [pc, #68]	@ (8005f1c <rand+0x70>)
 8005ed6:	6083      	str	r3, [r0, #8]
 8005ed8:	230b      	movs	r3, #11
 8005eda:	8183      	strh	r3, [r0, #12]
 8005edc:	2100      	movs	r1, #0
 8005ede:	2001      	movs	r0, #1
 8005ee0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005ee4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005ee6:	480e      	ldr	r0, [pc, #56]	@ (8005f20 <rand+0x74>)
 8005ee8:	690b      	ldr	r3, [r1, #16]
 8005eea:	694c      	ldr	r4, [r1, #20]
 8005eec:	4a0d      	ldr	r2, [pc, #52]	@ (8005f24 <rand+0x78>)
 8005eee:	4358      	muls	r0, r3
 8005ef0:	fb02 0004 	mla	r0, r2, r4, r0
 8005ef4:	fba3 3202 	umull	r3, r2, r3, r2
 8005ef8:	3301      	adds	r3, #1
 8005efa:	eb40 0002 	adc.w	r0, r0, r2
 8005efe:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8005f02:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005f06:	bd10      	pop	{r4, pc}
 8005f08:	20000084 	.word	0x20000084
 8005f0c:	080077d4 	.word	0x080077d4
 8005f10:	080077eb 	.word	0x080077eb
 8005f14:	abcd330e 	.word	0xabcd330e
 8005f18:	e66d1234 	.word	0xe66d1234
 8005f1c:	0005deec 	.word	0x0005deec
 8005f20:	5851f42d 	.word	0x5851f42d
 8005f24:	4c957f2d 	.word	0x4c957f2d

08005f28 <std>:
 8005f28:	2300      	movs	r3, #0
 8005f2a:	b510      	push	{r4, lr}
 8005f2c:	4604      	mov	r4, r0
 8005f2e:	e9c0 3300 	strd	r3, r3, [r0]
 8005f32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f36:	6083      	str	r3, [r0, #8]
 8005f38:	8181      	strh	r1, [r0, #12]
 8005f3a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005f3c:	81c2      	strh	r2, [r0, #14]
 8005f3e:	6183      	str	r3, [r0, #24]
 8005f40:	4619      	mov	r1, r3
 8005f42:	2208      	movs	r2, #8
 8005f44:	305c      	adds	r0, #92	@ 0x5c
 8005f46:	f000 fae9 	bl	800651c <memset>
 8005f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8005f80 <std+0x58>)
 8005f4c:	6263      	str	r3, [r4, #36]	@ 0x24
 8005f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005f84 <std+0x5c>)
 8005f50:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005f52:	4b0d      	ldr	r3, [pc, #52]	@ (8005f88 <std+0x60>)
 8005f54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005f56:	4b0d      	ldr	r3, [pc, #52]	@ (8005f8c <std+0x64>)
 8005f58:	6323      	str	r3, [r4, #48]	@ 0x30
 8005f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8005f90 <std+0x68>)
 8005f5c:	6224      	str	r4, [r4, #32]
 8005f5e:	429c      	cmp	r4, r3
 8005f60:	d006      	beq.n	8005f70 <std+0x48>
 8005f62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005f66:	4294      	cmp	r4, r2
 8005f68:	d002      	beq.n	8005f70 <std+0x48>
 8005f6a:	33d0      	adds	r3, #208	@ 0xd0
 8005f6c:	429c      	cmp	r4, r3
 8005f6e:	d105      	bne.n	8005f7c <std+0x54>
 8005f70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f78:	f000 bb48 	b.w	800660c <__retarget_lock_init_recursive>
 8005f7c:	bd10      	pop	{r4, pc}
 8005f7e:	bf00      	nop
 8005f80:	0800636d 	.word	0x0800636d
 8005f84:	0800638f 	.word	0x0800638f
 8005f88:	080063c7 	.word	0x080063c7
 8005f8c:	080063eb 	.word	0x080063eb
 8005f90:	200009f8 	.word	0x200009f8

08005f94 <stdio_exit_handler>:
 8005f94:	4a02      	ldr	r2, [pc, #8]	@ (8005fa0 <stdio_exit_handler+0xc>)
 8005f96:	4903      	ldr	r1, [pc, #12]	@ (8005fa4 <stdio_exit_handler+0x10>)
 8005f98:	4803      	ldr	r0, [pc, #12]	@ (8005fa8 <stdio_exit_handler+0x14>)
 8005f9a:	f000 b869 	b.w	8006070 <_fwalk_sglue>
 8005f9e:	bf00      	nop
 8005fa0:	20000078 	.word	0x20000078
 8005fa4:	080071a9 	.word	0x080071a9
 8005fa8:	20000088 	.word	0x20000088

08005fac <cleanup_stdio>:
 8005fac:	6841      	ldr	r1, [r0, #4]
 8005fae:	4b0c      	ldr	r3, [pc, #48]	@ (8005fe0 <cleanup_stdio+0x34>)
 8005fb0:	4299      	cmp	r1, r3
 8005fb2:	b510      	push	{r4, lr}
 8005fb4:	4604      	mov	r4, r0
 8005fb6:	d001      	beq.n	8005fbc <cleanup_stdio+0x10>
 8005fb8:	f001 f8f6 	bl	80071a8 <_fflush_r>
 8005fbc:	68a1      	ldr	r1, [r4, #8]
 8005fbe:	4b09      	ldr	r3, [pc, #36]	@ (8005fe4 <cleanup_stdio+0x38>)
 8005fc0:	4299      	cmp	r1, r3
 8005fc2:	d002      	beq.n	8005fca <cleanup_stdio+0x1e>
 8005fc4:	4620      	mov	r0, r4
 8005fc6:	f001 f8ef 	bl	80071a8 <_fflush_r>
 8005fca:	68e1      	ldr	r1, [r4, #12]
 8005fcc:	4b06      	ldr	r3, [pc, #24]	@ (8005fe8 <cleanup_stdio+0x3c>)
 8005fce:	4299      	cmp	r1, r3
 8005fd0:	d004      	beq.n	8005fdc <cleanup_stdio+0x30>
 8005fd2:	4620      	mov	r0, r4
 8005fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fd8:	f001 b8e6 	b.w	80071a8 <_fflush_r>
 8005fdc:	bd10      	pop	{r4, pc}
 8005fde:	bf00      	nop
 8005fe0:	200009f8 	.word	0x200009f8
 8005fe4:	20000a60 	.word	0x20000a60
 8005fe8:	20000ac8 	.word	0x20000ac8

08005fec <global_stdio_init.part.0>:
 8005fec:	b510      	push	{r4, lr}
 8005fee:	4b0b      	ldr	r3, [pc, #44]	@ (800601c <global_stdio_init.part.0+0x30>)
 8005ff0:	4c0b      	ldr	r4, [pc, #44]	@ (8006020 <global_stdio_init.part.0+0x34>)
 8005ff2:	4a0c      	ldr	r2, [pc, #48]	@ (8006024 <global_stdio_init.part.0+0x38>)
 8005ff4:	601a      	str	r2, [r3, #0]
 8005ff6:	4620      	mov	r0, r4
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	2104      	movs	r1, #4
 8005ffc:	f7ff ff94 	bl	8005f28 <std>
 8006000:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006004:	2201      	movs	r2, #1
 8006006:	2109      	movs	r1, #9
 8006008:	f7ff ff8e 	bl	8005f28 <std>
 800600c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006010:	2202      	movs	r2, #2
 8006012:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006016:	2112      	movs	r1, #18
 8006018:	f7ff bf86 	b.w	8005f28 <std>
 800601c:	20000b30 	.word	0x20000b30
 8006020:	200009f8 	.word	0x200009f8
 8006024:	08005f95 	.word	0x08005f95

08006028 <__sfp_lock_acquire>:
 8006028:	4801      	ldr	r0, [pc, #4]	@ (8006030 <__sfp_lock_acquire+0x8>)
 800602a:	f000 baf0 	b.w	800660e <__retarget_lock_acquire_recursive>
 800602e:	bf00      	nop
 8006030:	20000b39 	.word	0x20000b39

08006034 <__sfp_lock_release>:
 8006034:	4801      	ldr	r0, [pc, #4]	@ (800603c <__sfp_lock_release+0x8>)
 8006036:	f000 baeb 	b.w	8006610 <__retarget_lock_release_recursive>
 800603a:	bf00      	nop
 800603c:	20000b39 	.word	0x20000b39

08006040 <__sinit>:
 8006040:	b510      	push	{r4, lr}
 8006042:	4604      	mov	r4, r0
 8006044:	f7ff fff0 	bl	8006028 <__sfp_lock_acquire>
 8006048:	6a23      	ldr	r3, [r4, #32]
 800604a:	b11b      	cbz	r3, 8006054 <__sinit+0x14>
 800604c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006050:	f7ff bff0 	b.w	8006034 <__sfp_lock_release>
 8006054:	4b04      	ldr	r3, [pc, #16]	@ (8006068 <__sinit+0x28>)
 8006056:	6223      	str	r3, [r4, #32]
 8006058:	4b04      	ldr	r3, [pc, #16]	@ (800606c <__sinit+0x2c>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d1f5      	bne.n	800604c <__sinit+0xc>
 8006060:	f7ff ffc4 	bl	8005fec <global_stdio_init.part.0>
 8006064:	e7f2      	b.n	800604c <__sinit+0xc>
 8006066:	bf00      	nop
 8006068:	08005fad 	.word	0x08005fad
 800606c:	20000b30 	.word	0x20000b30

08006070 <_fwalk_sglue>:
 8006070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006074:	4607      	mov	r7, r0
 8006076:	4688      	mov	r8, r1
 8006078:	4614      	mov	r4, r2
 800607a:	2600      	movs	r6, #0
 800607c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006080:	f1b9 0901 	subs.w	r9, r9, #1
 8006084:	d505      	bpl.n	8006092 <_fwalk_sglue+0x22>
 8006086:	6824      	ldr	r4, [r4, #0]
 8006088:	2c00      	cmp	r4, #0
 800608a:	d1f7      	bne.n	800607c <_fwalk_sglue+0xc>
 800608c:	4630      	mov	r0, r6
 800608e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006092:	89ab      	ldrh	r3, [r5, #12]
 8006094:	2b01      	cmp	r3, #1
 8006096:	d907      	bls.n	80060a8 <_fwalk_sglue+0x38>
 8006098:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800609c:	3301      	adds	r3, #1
 800609e:	d003      	beq.n	80060a8 <_fwalk_sglue+0x38>
 80060a0:	4629      	mov	r1, r5
 80060a2:	4638      	mov	r0, r7
 80060a4:	47c0      	blx	r8
 80060a6:	4306      	orrs	r6, r0
 80060a8:	3568      	adds	r5, #104	@ 0x68
 80060aa:	e7e9      	b.n	8006080 <_fwalk_sglue+0x10>

080060ac <iprintf>:
 80060ac:	b40f      	push	{r0, r1, r2, r3}
 80060ae:	b507      	push	{r0, r1, r2, lr}
 80060b0:	4906      	ldr	r1, [pc, #24]	@ (80060cc <iprintf+0x20>)
 80060b2:	ab04      	add	r3, sp, #16
 80060b4:	6808      	ldr	r0, [r1, #0]
 80060b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80060ba:	6881      	ldr	r1, [r0, #8]
 80060bc:	9301      	str	r3, [sp, #4]
 80060be:	f000 fd49 	bl	8006b54 <_vfiprintf_r>
 80060c2:	b003      	add	sp, #12
 80060c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80060c8:	b004      	add	sp, #16
 80060ca:	4770      	bx	lr
 80060cc:	20000084 	.word	0x20000084

080060d0 <_puts_r>:
 80060d0:	6a03      	ldr	r3, [r0, #32]
 80060d2:	b570      	push	{r4, r5, r6, lr}
 80060d4:	6884      	ldr	r4, [r0, #8]
 80060d6:	4605      	mov	r5, r0
 80060d8:	460e      	mov	r6, r1
 80060da:	b90b      	cbnz	r3, 80060e0 <_puts_r+0x10>
 80060dc:	f7ff ffb0 	bl	8006040 <__sinit>
 80060e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80060e2:	07db      	lsls	r3, r3, #31
 80060e4:	d405      	bmi.n	80060f2 <_puts_r+0x22>
 80060e6:	89a3      	ldrh	r3, [r4, #12]
 80060e8:	0598      	lsls	r0, r3, #22
 80060ea:	d402      	bmi.n	80060f2 <_puts_r+0x22>
 80060ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80060ee:	f000 fa8e 	bl	800660e <__retarget_lock_acquire_recursive>
 80060f2:	89a3      	ldrh	r3, [r4, #12]
 80060f4:	0719      	lsls	r1, r3, #28
 80060f6:	d502      	bpl.n	80060fe <_puts_r+0x2e>
 80060f8:	6923      	ldr	r3, [r4, #16]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d135      	bne.n	800616a <_puts_r+0x9a>
 80060fe:	4621      	mov	r1, r4
 8006100:	4628      	mov	r0, r5
 8006102:	f000 f9b5 	bl	8006470 <__swsetup_r>
 8006106:	b380      	cbz	r0, 800616a <_puts_r+0x9a>
 8006108:	f04f 35ff 	mov.w	r5, #4294967295
 800610c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800610e:	07da      	lsls	r2, r3, #31
 8006110:	d405      	bmi.n	800611e <_puts_r+0x4e>
 8006112:	89a3      	ldrh	r3, [r4, #12]
 8006114:	059b      	lsls	r3, r3, #22
 8006116:	d402      	bmi.n	800611e <_puts_r+0x4e>
 8006118:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800611a:	f000 fa79 	bl	8006610 <__retarget_lock_release_recursive>
 800611e:	4628      	mov	r0, r5
 8006120:	bd70      	pop	{r4, r5, r6, pc}
 8006122:	2b00      	cmp	r3, #0
 8006124:	da04      	bge.n	8006130 <_puts_r+0x60>
 8006126:	69a2      	ldr	r2, [r4, #24]
 8006128:	429a      	cmp	r2, r3
 800612a:	dc17      	bgt.n	800615c <_puts_r+0x8c>
 800612c:	290a      	cmp	r1, #10
 800612e:	d015      	beq.n	800615c <_puts_r+0x8c>
 8006130:	6823      	ldr	r3, [r4, #0]
 8006132:	1c5a      	adds	r2, r3, #1
 8006134:	6022      	str	r2, [r4, #0]
 8006136:	7019      	strb	r1, [r3, #0]
 8006138:	68a3      	ldr	r3, [r4, #8]
 800613a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800613e:	3b01      	subs	r3, #1
 8006140:	60a3      	str	r3, [r4, #8]
 8006142:	2900      	cmp	r1, #0
 8006144:	d1ed      	bne.n	8006122 <_puts_r+0x52>
 8006146:	2b00      	cmp	r3, #0
 8006148:	da11      	bge.n	800616e <_puts_r+0x9e>
 800614a:	4622      	mov	r2, r4
 800614c:	210a      	movs	r1, #10
 800614e:	4628      	mov	r0, r5
 8006150:	f000 f94f 	bl	80063f2 <__swbuf_r>
 8006154:	3001      	adds	r0, #1
 8006156:	d0d7      	beq.n	8006108 <_puts_r+0x38>
 8006158:	250a      	movs	r5, #10
 800615a:	e7d7      	b.n	800610c <_puts_r+0x3c>
 800615c:	4622      	mov	r2, r4
 800615e:	4628      	mov	r0, r5
 8006160:	f000 f947 	bl	80063f2 <__swbuf_r>
 8006164:	3001      	adds	r0, #1
 8006166:	d1e7      	bne.n	8006138 <_puts_r+0x68>
 8006168:	e7ce      	b.n	8006108 <_puts_r+0x38>
 800616a:	3e01      	subs	r6, #1
 800616c:	e7e4      	b.n	8006138 <_puts_r+0x68>
 800616e:	6823      	ldr	r3, [r4, #0]
 8006170:	1c5a      	adds	r2, r3, #1
 8006172:	6022      	str	r2, [r4, #0]
 8006174:	220a      	movs	r2, #10
 8006176:	701a      	strb	r2, [r3, #0]
 8006178:	e7ee      	b.n	8006158 <_puts_r+0x88>
	...

0800617c <puts>:
 800617c:	4b02      	ldr	r3, [pc, #8]	@ (8006188 <puts+0xc>)
 800617e:	4601      	mov	r1, r0
 8006180:	6818      	ldr	r0, [r3, #0]
 8006182:	f7ff bfa5 	b.w	80060d0 <_puts_r>
 8006186:	bf00      	nop
 8006188:	20000084 	.word	0x20000084

0800618c <setbuf>:
 800618c:	fab1 f281 	clz	r2, r1
 8006190:	0952      	lsrs	r2, r2, #5
 8006192:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006196:	0052      	lsls	r2, r2, #1
 8006198:	f000 b800 	b.w	800619c <setvbuf>

0800619c <setvbuf>:
 800619c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80061a0:	461d      	mov	r5, r3
 80061a2:	4b57      	ldr	r3, [pc, #348]	@ (8006300 <setvbuf+0x164>)
 80061a4:	681f      	ldr	r7, [r3, #0]
 80061a6:	4604      	mov	r4, r0
 80061a8:	460e      	mov	r6, r1
 80061aa:	4690      	mov	r8, r2
 80061ac:	b127      	cbz	r7, 80061b8 <setvbuf+0x1c>
 80061ae:	6a3b      	ldr	r3, [r7, #32]
 80061b0:	b913      	cbnz	r3, 80061b8 <setvbuf+0x1c>
 80061b2:	4638      	mov	r0, r7
 80061b4:	f7ff ff44 	bl	8006040 <__sinit>
 80061b8:	f1b8 0f02 	cmp.w	r8, #2
 80061bc:	d006      	beq.n	80061cc <setvbuf+0x30>
 80061be:	f1b8 0f01 	cmp.w	r8, #1
 80061c2:	f200 809a 	bhi.w	80062fa <setvbuf+0x15e>
 80061c6:	2d00      	cmp	r5, #0
 80061c8:	f2c0 8097 	blt.w	80062fa <setvbuf+0x15e>
 80061cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80061ce:	07d9      	lsls	r1, r3, #31
 80061d0:	d405      	bmi.n	80061de <setvbuf+0x42>
 80061d2:	89a3      	ldrh	r3, [r4, #12]
 80061d4:	059a      	lsls	r2, r3, #22
 80061d6:	d402      	bmi.n	80061de <setvbuf+0x42>
 80061d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061da:	f000 fa18 	bl	800660e <__retarget_lock_acquire_recursive>
 80061de:	4621      	mov	r1, r4
 80061e0:	4638      	mov	r0, r7
 80061e2:	f000 ffe1 	bl	80071a8 <_fflush_r>
 80061e6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061e8:	b141      	cbz	r1, 80061fc <setvbuf+0x60>
 80061ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80061ee:	4299      	cmp	r1, r3
 80061f0:	d002      	beq.n	80061f8 <setvbuf+0x5c>
 80061f2:	4638      	mov	r0, r7
 80061f4:	f000 fa2c 	bl	8006650 <_free_r>
 80061f8:	2300      	movs	r3, #0
 80061fa:	6363      	str	r3, [r4, #52]	@ 0x34
 80061fc:	2300      	movs	r3, #0
 80061fe:	61a3      	str	r3, [r4, #24]
 8006200:	6063      	str	r3, [r4, #4]
 8006202:	89a3      	ldrh	r3, [r4, #12]
 8006204:	061b      	lsls	r3, r3, #24
 8006206:	d503      	bpl.n	8006210 <setvbuf+0x74>
 8006208:	6921      	ldr	r1, [r4, #16]
 800620a:	4638      	mov	r0, r7
 800620c:	f000 fa20 	bl	8006650 <_free_r>
 8006210:	89a3      	ldrh	r3, [r4, #12]
 8006212:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8006216:	f023 0303 	bic.w	r3, r3, #3
 800621a:	f1b8 0f02 	cmp.w	r8, #2
 800621e:	81a3      	strh	r3, [r4, #12]
 8006220:	d061      	beq.n	80062e6 <setvbuf+0x14a>
 8006222:	ab01      	add	r3, sp, #4
 8006224:	466a      	mov	r2, sp
 8006226:	4621      	mov	r1, r4
 8006228:	4638      	mov	r0, r7
 800622a:	f000 fff7 	bl	800721c <__swhatbuf_r>
 800622e:	89a3      	ldrh	r3, [r4, #12]
 8006230:	4318      	orrs	r0, r3
 8006232:	81a0      	strh	r0, [r4, #12]
 8006234:	bb2d      	cbnz	r5, 8006282 <setvbuf+0xe6>
 8006236:	9d00      	ldr	r5, [sp, #0]
 8006238:	4628      	mov	r0, r5
 800623a:	f000 fa53 	bl	80066e4 <malloc>
 800623e:	4606      	mov	r6, r0
 8006240:	2800      	cmp	r0, #0
 8006242:	d152      	bne.n	80062ea <setvbuf+0x14e>
 8006244:	f8dd 9000 	ldr.w	r9, [sp]
 8006248:	45a9      	cmp	r9, r5
 800624a:	d140      	bne.n	80062ce <setvbuf+0x132>
 800624c:	f04f 35ff 	mov.w	r5, #4294967295
 8006250:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006254:	f043 0202 	orr.w	r2, r3, #2
 8006258:	81a2      	strh	r2, [r4, #12]
 800625a:	2200      	movs	r2, #0
 800625c:	60a2      	str	r2, [r4, #8]
 800625e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8006262:	6022      	str	r2, [r4, #0]
 8006264:	6122      	str	r2, [r4, #16]
 8006266:	2201      	movs	r2, #1
 8006268:	6162      	str	r2, [r4, #20]
 800626a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800626c:	07d6      	lsls	r6, r2, #31
 800626e:	d404      	bmi.n	800627a <setvbuf+0xde>
 8006270:	0598      	lsls	r0, r3, #22
 8006272:	d402      	bmi.n	800627a <setvbuf+0xde>
 8006274:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006276:	f000 f9cb 	bl	8006610 <__retarget_lock_release_recursive>
 800627a:	4628      	mov	r0, r5
 800627c:	b003      	add	sp, #12
 800627e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006282:	2e00      	cmp	r6, #0
 8006284:	d0d8      	beq.n	8006238 <setvbuf+0x9c>
 8006286:	6a3b      	ldr	r3, [r7, #32]
 8006288:	b913      	cbnz	r3, 8006290 <setvbuf+0xf4>
 800628a:	4638      	mov	r0, r7
 800628c:	f7ff fed8 	bl	8006040 <__sinit>
 8006290:	f1b8 0f01 	cmp.w	r8, #1
 8006294:	bf08      	it	eq
 8006296:	89a3      	ldrheq	r3, [r4, #12]
 8006298:	6026      	str	r6, [r4, #0]
 800629a:	bf04      	itt	eq
 800629c:	f043 0301 	orreq.w	r3, r3, #1
 80062a0:	81a3      	strheq	r3, [r4, #12]
 80062a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062a6:	f013 0208 	ands.w	r2, r3, #8
 80062aa:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80062ae:	d01e      	beq.n	80062ee <setvbuf+0x152>
 80062b0:	07d9      	lsls	r1, r3, #31
 80062b2:	bf41      	itttt	mi
 80062b4:	2200      	movmi	r2, #0
 80062b6:	426d      	negmi	r5, r5
 80062b8:	60a2      	strmi	r2, [r4, #8]
 80062ba:	61a5      	strmi	r5, [r4, #24]
 80062bc:	bf58      	it	pl
 80062be:	60a5      	strpl	r5, [r4, #8]
 80062c0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80062c2:	07d2      	lsls	r2, r2, #31
 80062c4:	d401      	bmi.n	80062ca <setvbuf+0x12e>
 80062c6:	059b      	lsls	r3, r3, #22
 80062c8:	d513      	bpl.n	80062f2 <setvbuf+0x156>
 80062ca:	2500      	movs	r5, #0
 80062cc:	e7d5      	b.n	800627a <setvbuf+0xde>
 80062ce:	4648      	mov	r0, r9
 80062d0:	f000 fa08 	bl	80066e4 <malloc>
 80062d4:	4606      	mov	r6, r0
 80062d6:	2800      	cmp	r0, #0
 80062d8:	d0b8      	beq.n	800624c <setvbuf+0xb0>
 80062da:	89a3      	ldrh	r3, [r4, #12]
 80062dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062e0:	81a3      	strh	r3, [r4, #12]
 80062e2:	464d      	mov	r5, r9
 80062e4:	e7cf      	b.n	8006286 <setvbuf+0xea>
 80062e6:	2500      	movs	r5, #0
 80062e8:	e7b2      	b.n	8006250 <setvbuf+0xb4>
 80062ea:	46a9      	mov	r9, r5
 80062ec:	e7f5      	b.n	80062da <setvbuf+0x13e>
 80062ee:	60a2      	str	r2, [r4, #8]
 80062f0:	e7e6      	b.n	80062c0 <setvbuf+0x124>
 80062f2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80062f4:	f000 f98c 	bl	8006610 <__retarget_lock_release_recursive>
 80062f8:	e7e7      	b.n	80062ca <setvbuf+0x12e>
 80062fa:	f04f 35ff 	mov.w	r5, #4294967295
 80062fe:	e7bc      	b.n	800627a <setvbuf+0xde>
 8006300:	20000084 	.word	0x20000084

08006304 <sniprintf>:
 8006304:	b40c      	push	{r2, r3}
 8006306:	b530      	push	{r4, r5, lr}
 8006308:	4b17      	ldr	r3, [pc, #92]	@ (8006368 <sniprintf+0x64>)
 800630a:	1e0c      	subs	r4, r1, #0
 800630c:	681d      	ldr	r5, [r3, #0]
 800630e:	b09d      	sub	sp, #116	@ 0x74
 8006310:	da08      	bge.n	8006324 <sniprintf+0x20>
 8006312:	238b      	movs	r3, #139	@ 0x8b
 8006314:	602b      	str	r3, [r5, #0]
 8006316:	f04f 30ff 	mov.w	r0, #4294967295
 800631a:	b01d      	add	sp, #116	@ 0x74
 800631c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006320:	b002      	add	sp, #8
 8006322:	4770      	bx	lr
 8006324:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006328:	f8ad 3014 	strh.w	r3, [sp, #20]
 800632c:	bf14      	ite	ne
 800632e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006332:	4623      	moveq	r3, r4
 8006334:	9304      	str	r3, [sp, #16]
 8006336:	9307      	str	r3, [sp, #28]
 8006338:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800633c:	9002      	str	r0, [sp, #8]
 800633e:	9006      	str	r0, [sp, #24]
 8006340:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006344:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006346:	ab21      	add	r3, sp, #132	@ 0x84
 8006348:	a902      	add	r1, sp, #8
 800634a:	4628      	mov	r0, r5
 800634c:	9301      	str	r3, [sp, #4]
 800634e:	f000 fadb 	bl	8006908 <_svfiprintf_r>
 8006352:	1c43      	adds	r3, r0, #1
 8006354:	bfbc      	itt	lt
 8006356:	238b      	movlt	r3, #139	@ 0x8b
 8006358:	602b      	strlt	r3, [r5, #0]
 800635a:	2c00      	cmp	r4, #0
 800635c:	d0dd      	beq.n	800631a <sniprintf+0x16>
 800635e:	9b02      	ldr	r3, [sp, #8]
 8006360:	2200      	movs	r2, #0
 8006362:	701a      	strb	r2, [r3, #0]
 8006364:	e7d9      	b.n	800631a <sniprintf+0x16>
 8006366:	bf00      	nop
 8006368:	20000084 	.word	0x20000084

0800636c <__sread>:
 800636c:	b510      	push	{r4, lr}
 800636e:	460c      	mov	r4, r1
 8006370:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006374:	f000 f8fc 	bl	8006570 <_read_r>
 8006378:	2800      	cmp	r0, #0
 800637a:	bfab      	itete	ge
 800637c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800637e:	89a3      	ldrhlt	r3, [r4, #12]
 8006380:	181b      	addge	r3, r3, r0
 8006382:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006386:	bfac      	ite	ge
 8006388:	6563      	strge	r3, [r4, #84]	@ 0x54
 800638a:	81a3      	strhlt	r3, [r4, #12]
 800638c:	bd10      	pop	{r4, pc}

0800638e <__swrite>:
 800638e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006392:	461f      	mov	r7, r3
 8006394:	898b      	ldrh	r3, [r1, #12]
 8006396:	05db      	lsls	r3, r3, #23
 8006398:	4605      	mov	r5, r0
 800639a:	460c      	mov	r4, r1
 800639c:	4616      	mov	r6, r2
 800639e:	d505      	bpl.n	80063ac <__swrite+0x1e>
 80063a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063a4:	2302      	movs	r3, #2
 80063a6:	2200      	movs	r2, #0
 80063a8:	f000 f8d0 	bl	800654c <_lseek_r>
 80063ac:	89a3      	ldrh	r3, [r4, #12]
 80063ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80063b6:	81a3      	strh	r3, [r4, #12]
 80063b8:	4632      	mov	r2, r6
 80063ba:	463b      	mov	r3, r7
 80063bc:	4628      	mov	r0, r5
 80063be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063c2:	f000 b8e7 	b.w	8006594 <_write_r>

080063c6 <__sseek>:
 80063c6:	b510      	push	{r4, lr}
 80063c8:	460c      	mov	r4, r1
 80063ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063ce:	f000 f8bd 	bl	800654c <_lseek_r>
 80063d2:	1c43      	adds	r3, r0, #1
 80063d4:	89a3      	ldrh	r3, [r4, #12]
 80063d6:	bf15      	itete	ne
 80063d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80063da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80063de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80063e2:	81a3      	strheq	r3, [r4, #12]
 80063e4:	bf18      	it	ne
 80063e6:	81a3      	strhne	r3, [r4, #12]
 80063e8:	bd10      	pop	{r4, pc}

080063ea <__sclose>:
 80063ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063ee:	f000 b89d 	b.w	800652c <_close_r>

080063f2 <__swbuf_r>:
 80063f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063f4:	460e      	mov	r6, r1
 80063f6:	4614      	mov	r4, r2
 80063f8:	4605      	mov	r5, r0
 80063fa:	b118      	cbz	r0, 8006404 <__swbuf_r+0x12>
 80063fc:	6a03      	ldr	r3, [r0, #32]
 80063fe:	b90b      	cbnz	r3, 8006404 <__swbuf_r+0x12>
 8006400:	f7ff fe1e 	bl	8006040 <__sinit>
 8006404:	69a3      	ldr	r3, [r4, #24]
 8006406:	60a3      	str	r3, [r4, #8]
 8006408:	89a3      	ldrh	r3, [r4, #12]
 800640a:	071a      	lsls	r2, r3, #28
 800640c:	d501      	bpl.n	8006412 <__swbuf_r+0x20>
 800640e:	6923      	ldr	r3, [r4, #16]
 8006410:	b943      	cbnz	r3, 8006424 <__swbuf_r+0x32>
 8006412:	4621      	mov	r1, r4
 8006414:	4628      	mov	r0, r5
 8006416:	f000 f82b 	bl	8006470 <__swsetup_r>
 800641a:	b118      	cbz	r0, 8006424 <__swbuf_r+0x32>
 800641c:	f04f 37ff 	mov.w	r7, #4294967295
 8006420:	4638      	mov	r0, r7
 8006422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006424:	6823      	ldr	r3, [r4, #0]
 8006426:	6922      	ldr	r2, [r4, #16]
 8006428:	1a98      	subs	r0, r3, r2
 800642a:	6963      	ldr	r3, [r4, #20]
 800642c:	b2f6      	uxtb	r6, r6
 800642e:	4283      	cmp	r3, r0
 8006430:	4637      	mov	r7, r6
 8006432:	dc05      	bgt.n	8006440 <__swbuf_r+0x4e>
 8006434:	4621      	mov	r1, r4
 8006436:	4628      	mov	r0, r5
 8006438:	f000 feb6 	bl	80071a8 <_fflush_r>
 800643c:	2800      	cmp	r0, #0
 800643e:	d1ed      	bne.n	800641c <__swbuf_r+0x2a>
 8006440:	68a3      	ldr	r3, [r4, #8]
 8006442:	3b01      	subs	r3, #1
 8006444:	60a3      	str	r3, [r4, #8]
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	1c5a      	adds	r2, r3, #1
 800644a:	6022      	str	r2, [r4, #0]
 800644c:	701e      	strb	r6, [r3, #0]
 800644e:	6962      	ldr	r2, [r4, #20]
 8006450:	1c43      	adds	r3, r0, #1
 8006452:	429a      	cmp	r2, r3
 8006454:	d004      	beq.n	8006460 <__swbuf_r+0x6e>
 8006456:	89a3      	ldrh	r3, [r4, #12]
 8006458:	07db      	lsls	r3, r3, #31
 800645a:	d5e1      	bpl.n	8006420 <__swbuf_r+0x2e>
 800645c:	2e0a      	cmp	r6, #10
 800645e:	d1df      	bne.n	8006420 <__swbuf_r+0x2e>
 8006460:	4621      	mov	r1, r4
 8006462:	4628      	mov	r0, r5
 8006464:	f000 fea0 	bl	80071a8 <_fflush_r>
 8006468:	2800      	cmp	r0, #0
 800646a:	d0d9      	beq.n	8006420 <__swbuf_r+0x2e>
 800646c:	e7d6      	b.n	800641c <__swbuf_r+0x2a>
	...

08006470 <__swsetup_r>:
 8006470:	b538      	push	{r3, r4, r5, lr}
 8006472:	4b29      	ldr	r3, [pc, #164]	@ (8006518 <__swsetup_r+0xa8>)
 8006474:	4605      	mov	r5, r0
 8006476:	6818      	ldr	r0, [r3, #0]
 8006478:	460c      	mov	r4, r1
 800647a:	b118      	cbz	r0, 8006484 <__swsetup_r+0x14>
 800647c:	6a03      	ldr	r3, [r0, #32]
 800647e:	b90b      	cbnz	r3, 8006484 <__swsetup_r+0x14>
 8006480:	f7ff fdde 	bl	8006040 <__sinit>
 8006484:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006488:	0719      	lsls	r1, r3, #28
 800648a:	d422      	bmi.n	80064d2 <__swsetup_r+0x62>
 800648c:	06da      	lsls	r2, r3, #27
 800648e:	d407      	bmi.n	80064a0 <__swsetup_r+0x30>
 8006490:	2209      	movs	r2, #9
 8006492:	602a      	str	r2, [r5, #0]
 8006494:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006498:	81a3      	strh	r3, [r4, #12]
 800649a:	f04f 30ff 	mov.w	r0, #4294967295
 800649e:	e033      	b.n	8006508 <__swsetup_r+0x98>
 80064a0:	0758      	lsls	r0, r3, #29
 80064a2:	d512      	bpl.n	80064ca <__swsetup_r+0x5a>
 80064a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80064a6:	b141      	cbz	r1, 80064ba <__swsetup_r+0x4a>
 80064a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80064ac:	4299      	cmp	r1, r3
 80064ae:	d002      	beq.n	80064b6 <__swsetup_r+0x46>
 80064b0:	4628      	mov	r0, r5
 80064b2:	f000 f8cd 	bl	8006650 <_free_r>
 80064b6:	2300      	movs	r3, #0
 80064b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80064ba:	89a3      	ldrh	r3, [r4, #12]
 80064bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80064c0:	81a3      	strh	r3, [r4, #12]
 80064c2:	2300      	movs	r3, #0
 80064c4:	6063      	str	r3, [r4, #4]
 80064c6:	6923      	ldr	r3, [r4, #16]
 80064c8:	6023      	str	r3, [r4, #0]
 80064ca:	89a3      	ldrh	r3, [r4, #12]
 80064cc:	f043 0308 	orr.w	r3, r3, #8
 80064d0:	81a3      	strh	r3, [r4, #12]
 80064d2:	6923      	ldr	r3, [r4, #16]
 80064d4:	b94b      	cbnz	r3, 80064ea <__swsetup_r+0x7a>
 80064d6:	89a3      	ldrh	r3, [r4, #12]
 80064d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80064dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064e0:	d003      	beq.n	80064ea <__swsetup_r+0x7a>
 80064e2:	4621      	mov	r1, r4
 80064e4:	4628      	mov	r0, r5
 80064e6:	f000 febf 	bl	8007268 <__smakebuf_r>
 80064ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064ee:	f013 0201 	ands.w	r2, r3, #1
 80064f2:	d00a      	beq.n	800650a <__swsetup_r+0x9a>
 80064f4:	2200      	movs	r2, #0
 80064f6:	60a2      	str	r2, [r4, #8]
 80064f8:	6962      	ldr	r2, [r4, #20]
 80064fa:	4252      	negs	r2, r2
 80064fc:	61a2      	str	r2, [r4, #24]
 80064fe:	6922      	ldr	r2, [r4, #16]
 8006500:	b942      	cbnz	r2, 8006514 <__swsetup_r+0xa4>
 8006502:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006506:	d1c5      	bne.n	8006494 <__swsetup_r+0x24>
 8006508:	bd38      	pop	{r3, r4, r5, pc}
 800650a:	0799      	lsls	r1, r3, #30
 800650c:	bf58      	it	pl
 800650e:	6962      	ldrpl	r2, [r4, #20]
 8006510:	60a2      	str	r2, [r4, #8]
 8006512:	e7f4      	b.n	80064fe <__swsetup_r+0x8e>
 8006514:	2000      	movs	r0, #0
 8006516:	e7f7      	b.n	8006508 <__swsetup_r+0x98>
 8006518:	20000084 	.word	0x20000084

0800651c <memset>:
 800651c:	4402      	add	r2, r0
 800651e:	4603      	mov	r3, r0
 8006520:	4293      	cmp	r3, r2
 8006522:	d100      	bne.n	8006526 <memset+0xa>
 8006524:	4770      	bx	lr
 8006526:	f803 1b01 	strb.w	r1, [r3], #1
 800652a:	e7f9      	b.n	8006520 <memset+0x4>

0800652c <_close_r>:
 800652c:	b538      	push	{r3, r4, r5, lr}
 800652e:	4d06      	ldr	r5, [pc, #24]	@ (8006548 <_close_r+0x1c>)
 8006530:	2300      	movs	r3, #0
 8006532:	4604      	mov	r4, r0
 8006534:	4608      	mov	r0, r1
 8006536:	602b      	str	r3, [r5, #0]
 8006538:	f7fa fcaf 	bl	8000e9a <_close>
 800653c:	1c43      	adds	r3, r0, #1
 800653e:	d102      	bne.n	8006546 <_close_r+0x1a>
 8006540:	682b      	ldr	r3, [r5, #0]
 8006542:	b103      	cbz	r3, 8006546 <_close_r+0x1a>
 8006544:	6023      	str	r3, [r4, #0]
 8006546:	bd38      	pop	{r3, r4, r5, pc}
 8006548:	20000b34 	.word	0x20000b34

0800654c <_lseek_r>:
 800654c:	b538      	push	{r3, r4, r5, lr}
 800654e:	4d07      	ldr	r5, [pc, #28]	@ (800656c <_lseek_r+0x20>)
 8006550:	4604      	mov	r4, r0
 8006552:	4608      	mov	r0, r1
 8006554:	4611      	mov	r1, r2
 8006556:	2200      	movs	r2, #0
 8006558:	602a      	str	r2, [r5, #0]
 800655a:	461a      	mov	r2, r3
 800655c:	f7fa fcc4 	bl	8000ee8 <_lseek>
 8006560:	1c43      	adds	r3, r0, #1
 8006562:	d102      	bne.n	800656a <_lseek_r+0x1e>
 8006564:	682b      	ldr	r3, [r5, #0]
 8006566:	b103      	cbz	r3, 800656a <_lseek_r+0x1e>
 8006568:	6023      	str	r3, [r4, #0]
 800656a:	bd38      	pop	{r3, r4, r5, pc}
 800656c:	20000b34 	.word	0x20000b34

08006570 <_read_r>:
 8006570:	b538      	push	{r3, r4, r5, lr}
 8006572:	4d07      	ldr	r5, [pc, #28]	@ (8006590 <_read_r+0x20>)
 8006574:	4604      	mov	r4, r0
 8006576:	4608      	mov	r0, r1
 8006578:	4611      	mov	r1, r2
 800657a:	2200      	movs	r2, #0
 800657c:	602a      	str	r2, [r5, #0]
 800657e:	461a      	mov	r2, r3
 8006580:	f7fa fc52 	bl	8000e28 <_read>
 8006584:	1c43      	adds	r3, r0, #1
 8006586:	d102      	bne.n	800658e <_read_r+0x1e>
 8006588:	682b      	ldr	r3, [r5, #0]
 800658a:	b103      	cbz	r3, 800658e <_read_r+0x1e>
 800658c:	6023      	str	r3, [r4, #0]
 800658e:	bd38      	pop	{r3, r4, r5, pc}
 8006590:	20000b34 	.word	0x20000b34

08006594 <_write_r>:
 8006594:	b538      	push	{r3, r4, r5, lr}
 8006596:	4d07      	ldr	r5, [pc, #28]	@ (80065b4 <_write_r+0x20>)
 8006598:	4604      	mov	r4, r0
 800659a:	4608      	mov	r0, r1
 800659c:	4611      	mov	r1, r2
 800659e:	2200      	movs	r2, #0
 80065a0:	602a      	str	r2, [r5, #0]
 80065a2:	461a      	mov	r2, r3
 80065a4:	f7fa fc5d 	bl	8000e62 <_write>
 80065a8:	1c43      	adds	r3, r0, #1
 80065aa:	d102      	bne.n	80065b2 <_write_r+0x1e>
 80065ac:	682b      	ldr	r3, [r5, #0]
 80065ae:	b103      	cbz	r3, 80065b2 <_write_r+0x1e>
 80065b0:	6023      	str	r3, [r4, #0]
 80065b2:	bd38      	pop	{r3, r4, r5, pc}
 80065b4:	20000b34 	.word	0x20000b34

080065b8 <__errno>:
 80065b8:	4b01      	ldr	r3, [pc, #4]	@ (80065c0 <__errno+0x8>)
 80065ba:	6818      	ldr	r0, [r3, #0]
 80065bc:	4770      	bx	lr
 80065be:	bf00      	nop
 80065c0:	20000084 	.word	0x20000084

080065c4 <__libc_init_array>:
 80065c4:	b570      	push	{r4, r5, r6, lr}
 80065c6:	4d0d      	ldr	r5, [pc, #52]	@ (80065fc <__libc_init_array+0x38>)
 80065c8:	4c0d      	ldr	r4, [pc, #52]	@ (8006600 <__libc_init_array+0x3c>)
 80065ca:	1b64      	subs	r4, r4, r5
 80065cc:	10a4      	asrs	r4, r4, #2
 80065ce:	2600      	movs	r6, #0
 80065d0:	42a6      	cmp	r6, r4
 80065d2:	d109      	bne.n	80065e8 <__libc_init_array+0x24>
 80065d4:	4d0b      	ldr	r5, [pc, #44]	@ (8006604 <__libc_init_array+0x40>)
 80065d6:	4c0c      	ldr	r4, [pc, #48]	@ (8006608 <__libc_init_array+0x44>)
 80065d8:	f000 ff5e 	bl	8007498 <_init>
 80065dc:	1b64      	subs	r4, r4, r5
 80065de:	10a4      	asrs	r4, r4, #2
 80065e0:	2600      	movs	r6, #0
 80065e2:	42a6      	cmp	r6, r4
 80065e4:	d105      	bne.n	80065f2 <__libc_init_array+0x2e>
 80065e6:	bd70      	pop	{r4, r5, r6, pc}
 80065e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80065ec:	4798      	blx	r3
 80065ee:	3601      	adds	r6, #1
 80065f0:	e7ee      	b.n	80065d0 <__libc_init_array+0xc>
 80065f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80065f6:	4798      	blx	r3
 80065f8:	3601      	adds	r6, #1
 80065fa:	e7f2      	b.n	80065e2 <__libc_init_array+0x1e>
 80065fc:	080078bc 	.word	0x080078bc
 8006600:	080078bc 	.word	0x080078bc
 8006604:	080078bc 	.word	0x080078bc
 8006608:	080078c0 	.word	0x080078c0

0800660c <__retarget_lock_init_recursive>:
 800660c:	4770      	bx	lr

0800660e <__retarget_lock_acquire_recursive>:
 800660e:	4770      	bx	lr

08006610 <__retarget_lock_release_recursive>:
 8006610:	4770      	bx	lr
	...

08006614 <__assert_func>:
 8006614:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006616:	4614      	mov	r4, r2
 8006618:	461a      	mov	r2, r3
 800661a:	4b09      	ldr	r3, [pc, #36]	@ (8006640 <__assert_func+0x2c>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4605      	mov	r5, r0
 8006620:	68d8      	ldr	r0, [r3, #12]
 8006622:	b954      	cbnz	r4, 800663a <__assert_func+0x26>
 8006624:	4b07      	ldr	r3, [pc, #28]	@ (8006644 <__assert_func+0x30>)
 8006626:	461c      	mov	r4, r3
 8006628:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800662c:	9100      	str	r1, [sp, #0]
 800662e:	462b      	mov	r3, r5
 8006630:	4905      	ldr	r1, [pc, #20]	@ (8006648 <__assert_func+0x34>)
 8006632:	f000 fde1 	bl	80071f8 <fiprintf>
 8006636:	f000 fead 	bl	8007394 <abort>
 800663a:	4b04      	ldr	r3, [pc, #16]	@ (800664c <__assert_func+0x38>)
 800663c:	e7f4      	b.n	8006628 <__assert_func+0x14>
 800663e:	bf00      	nop
 8006640:	20000084 	.word	0x20000084
 8006644:	0800787e 	.word	0x0800787e
 8006648:	08007850 	.word	0x08007850
 800664c:	08007843 	.word	0x08007843

08006650 <_free_r>:
 8006650:	b538      	push	{r3, r4, r5, lr}
 8006652:	4605      	mov	r5, r0
 8006654:	2900      	cmp	r1, #0
 8006656:	d041      	beq.n	80066dc <_free_r+0x8c>
 8006658:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800665c:	1f0c      	subs	r4, r1, #4
 800665e:	2b00      	cmp	r3, #0
 8006660:	bfb8      	it	lt
 8006662:	18e4      	addlt	r4, r4, r3
 8006664:	f000 f8e8 	bl	8006838 <__malloc_lock>
 8006668:	4a1d      	ldr	r2, [pc, #116]	@ (80066e0 <_free_r+0x90>)
 800666a:	6813      	ldr	r3, [r2, #0]
 800666c:	b933      	cbnz	r3, 800667c <_free_r+0x2c>
 800666e:	6063      	str	r3, [r4, #4]
 8006670:	6014      	str	r4, [r2, #0]
 8006672:	4628      	mov	r0, r5
 8006674:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006678:	f000 b8e4 	b.w	8006844 <__malloc_unlock>
 800667c:	42a3      	cmp	r3, r4
 800667e:	d908      	bls.n	8006692 <_free_r+0x42>
 8006680:	6820      	ldr	r0, [r4, #0]
 8006682:	1821      	adds	r1, r4, r0
 8006684:	428b      	cmp	r3, r1
 8006686:	bf01      	itttt	eq
 8006688:	6819      	ldreq	r1, [r3, #0]
 800668a:	685b      	ldreq	r3, [r3, #4]
 800668c:	1809      	addeq	r1, r1, r0
 800668e:	6021      	streq	r1, [r4, #0]
 8006690:	e7ed      	b.n	800666e <_free_r+0x1e>
 8006692:	461a      	mov	r2, r3
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	b10b      	cbz	r3, 800669c <_free_r+0x4c>
 8006698:	42a3      	cmp	r3, r4
 800669a:	d9fa      	bls.n	8006692 <_free_r+0x42>
 800669c:	6811      	ldr	r1, [r2, #0]
 800669e:	1850      	adds	r0, r2, r1
 80066a0:	42a0      	cmp	r0, r4
 80066a2:	d10b      	bne.n	80066bc <_free_r+0x6c>
 80066a4:	6820      	ldr	r0, [r4, #0]
 80066a6:	4401      	add	r1, r0
 80066a8:	1850      	adds	r0, r2, r1
 80066aa:	4283      	cmp	r3, r0
 80066ac:	6011      	str	r1, [r2, #0]
 80066ae:	d1e0      	bne.n	8006672 <_free_r+0x22>
 80066b0:	6818      	ldr	r0, [r3, #0]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	6053      	str	r3, [r2, #4]
 80066b6:	4408      	add	r0, r1
 80066b8:	6010      	str	r0, [r2, #0]
 80066ba:	e7da      	b.n	8006672 <_free_r+0x22>
 80066bc:	d902      	bls.n	80066c4 <_free_r+0x74>
 80066be:	230c      	movs	r3, #12
 80066c0:	602b      	str	r3, [r5, #0]
 80066c2:	e7d6      	b.n	8006672 <_free_r+0x22>
 80066c4:	6820      	ldr	r0, [r4, #0]
 80066c6:	1821      	adds	r1, r4, r0
 80066c8:	428b      	cmp	r3, r1
 80066ca:	bf04      	itt	eq
 80066cc:	6819      	ldreq	r1, [r3, #0]
 80066ce:	685b      	ldreq	r3, [r3, #4]
 80066d0:	6063      	str	r3, [r4, #4]
 80066d2:	bf04      	itt	eq
 80066d4:	1809      	addeq	r1, r1, r0
 80066d6:	6021      	streq	r1, [r4, #0]
 80066d8:	6054      	str	r4, [r2, #4]
 80066da:	e7ca      	b.n	8006672 <_free_r+0x22>
 80066dc:	bd38      	pop	{r3, r4, r5, pc}
 80066de:	bf00      	nop
 80066e0:	20000b40 	.word	0x20000b40

080066e4 <malloc>:
 80066e4:	4b02      	ldr	r3, [pc, #8]	@ (80066f0 <malloc+0xc>)
 80066e6:	4601      	mov	r1, r0
 80066e8:	6818      	ldr	r0, [r3, #0]
 80066ea:	f000 b825 	b.w	8006738 <_malloc_r>
 80066ee:	bf00      	nop
 80066f0:	20000084 	.word	0x20000084

080066f4 <sbrk_aligned>:
 80066f4:	b570      	push	{r4, r5, r6, lr}
 80066f6:	4e0f      	ldr	r6, [pc, #60]	@ (8006734 <sbrk_aligned+0x40>)
 80066f8:	460c      	mov	r4, r1
 80066fa:	6831      	ldr	r1, [r6, #0]
 80066fc:	4605      	mov	r5, r0
 80066fe:	b911      	cbnz	r1, 8006706 <sbrk_aligned+0x12>
 8006700:	f000 fe2a 	bl	8007358 <_sbrk_r>
 8006704:	6030      	str	r0, [r6, #0]
 8006706:	4621      	mov	r1, r4
 8006708:	4628      	mov	r0, r5
 800670a:	f000 fe25 	bl	8007358 <_sbrk_r>
 800670e:	1c43      	adds	r3, r0, #1
 8006710:	d103      	bne.n	800671a <sbrk_aligned+0x26>
 8006712:	f04f 34ff 	mov.w	r4, #4294967295
 8006716:	4620      	mov	r0, r4
 8006718:	bd70      	pop	{r4, r5, r6, pc}
 800671a:	1cc4      	adds	r4, r0, #3
 800671c:	f024 0403 	bic.w	r4, r4, #3
 8006720:	42a0      	cmp	r0, r4
 8006722:	d0f8      	beq.n	8006716 <sbrk_aligned+0x22>
 8006724:	1a21      	subs	r1, r4, r0
 8006726:	4628      	mov	r0, r5
 8006728:	f000 fe16 	bl	8007358 <_sbrk_r>
 800672c:	3001      	adds	r0, #1
 800672e:	d1f2      	bne.n	8006716 <sbrk_aligned+0x22>
 8006730:	e7ef      	b.n	8006712 <sbrk_aligned+0x1e>
 8006732:	bf00      	nop
 8006734:	20000b3c 	.word	0x20000b3c

08006738 <_malloc_r>:
 8006738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800673c:	1ccd      	adds	r5, r1, #3
 800673e:	f025 0503 	bic.w	r5, r5, #3
 8006742:	3508      	adds	r5, #8
 8006744:	2d0c      	cmp	r5, #12
 8006746:	bf38      	it	cc
 8006748:	250c      	movcc	r5, #12
 800674a:	2d00      	cmp	r5, #0
 800674c:	4606      	mov	r6, r0
 800674e:	db01      	blt.n	8006754 <_malloc_r+0x1c>
 8006750:	42a9      	cmp	r1, r5
 8006752:	d904      	bls.n	800675e <_malloc_r+0x26>
 8006754:	230c      	movs	r3, #12
 8006756:	6033      	str	r3, [r6, #0]
 8006758:	2000      	movs	r0, #0
 800675a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800675e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006834 <_malloc_r+0xfc>
 8006762:	f000 f869 	bl	8006838 <__malloc_lock>
 8006766:	f8d8 3000 	ldr.w	r3, [r8]
 800676a:	461c      	mov	r4, r3
 800676c:	bb44      	cbnz	r4, 80067c0 <_malloc_r+0x88>
 800676e:	4629      	mov	r1, r5
 8006770:	4630      	mov	r0, r6
 8006772:	f7ff ffbf 	bl	80066f4 <sbrk_aligned>
 8006776:	1c43      	adds	r3, r0, #1
 8006778:	4604      	mov	r4, r0
 800677a:	d158      	bne.n	800682e <_malloc_r+0xf6>
 800677c:	f8d8 4000 	ldr.w	r4, [r8]
 8006780:	4627      	mov	r7, r4
 8006782:	2f00      	cmp	r7, #0
 8006784:	d143      	bne.n	800680e <_malloc_r+0xd6>
 8006786:	2c00      	cmp	r4, #0
 8006788:	d04b      	beq.n	8006822 <_malloc_r+0xea>
 800678a:	6823      	ldr	r3, [r4, #0]
 800678c:	4639      	mov	r1, r7
 800678e:	4630      	mov	r0, r6
 8006790:	eb04 0903 	add.w	r9, r4, r3
 8006794:	f000 fde0 	bl	8007358 <_sbrk_r>
 8006798:	4581      	cmp	r9, r0
 800679a:	d142      	bne.n	8006822 <_malloc_r+0xea>
 800679c:	6821      	ldr	r1, [r4, #0]
 800679e:	1a6d      	subs	r5, r5, r1
 80067a0:	4629      	mov	r1, r5
 80067a2:	4630      	mov	r0, r6
 80067a4:	f7ff ffa6 	bl	80066f4 <sbrk_aligned>
 80067a8:	3001      	adds	r0, #1
 80067aa:	d03a      	beq.n	8006822 <_malloc_r+0xea>
 80067ac:	6823      	ldr	r3, [r4, #0]
 80067ae:	442b      	add	r3, r5
 80067b0:	6023      	str	r3, [r4, #0]
 80067b2:	f8d8 3000 	ldr.w	r3, [r8]
 80067b6:	685a      	ldr	r2, [r3, #4]
 80067b8:	bb62      	cbnz	r2, 8006814 <_malloc_r+0xdc>
 80067ba:	f8c8 7000 	str.w	r7, [r8]
 80067be:	e00f      	b.n	80067e0 <_malloc_r+0xa8>
 80067c0:	6822      	ldr	r2, [r4, #0]
 80067c2:	1b52      	subs	r2, r2, r5
 80067c4:	d420      	bmi.n	8006808 <_malloc_r+0xd0>
 80067c6:	2a0b      	cmp	r2, #11
 80067c8:	d917      	bls.n	80067fa <_malloc_r+0xc2>
 80067ca:	1961      	adds	r1, r4, r5
 80067cc:	42a3      	cmp	r3, r4
 80067ce:	6025      	str	r5, [r4, #0]
 80067d0:	bf18      	it	ne
 80067d2:	6059      	strne	r1, [r3, #4]
 80067d4:	6863      	ldr	r3, [r4, #4]
 80067d6:	bf08      	it	eq
 80067d8:	f8c8 1000 	streq.w	r1, [r8]
 80067dc:	5162      	str	r2, [r4, r5]
 80067de:	604b      	str	r3, [r1, #4]
 80067e0:	4630      	mov	r0, r6
 80067e2:	f000 f82f 	bl	8006844 <__malloc_unlock>
 80067e6:	f104 000b 	add.w	r0, r4, #11
 80067ea:	1d23      	adds	r3, r4, #4
 80067ec:	f020 0007 	bic.w	r0, r0, #7
 80067f0:	1ac2      	subs	r2, r0, r3
 80067f2:	bf1c      	itt	ne
 80067f4:	1a1b      	subne	r3, r3, r0
 80067f6:	50a3      	strne	r3, [r4, r2]
 80067f8:	e7af      	b.n	800675a <_malloc_r+0x22>
 80067fa:	6862      	ldr	r2, [r4, #4]
 80067fc:	42a3      	cmp	r3, r4
 80067fe:	bf0c      	ite	eq
 8006800:	f8c8 2000 	streq.w	r2, [r8]
 8006804:	605a      	strne	r2, [r3, #4]
 8006806:	e7eb      	b.n	80067e0 <_malloc_r+0xa8>
 8006808:	4623      	mov	r3, r4
 800680a:	6864      	ldr	r4, [r4, #4]
 800680c:	e7ae      	b.n	800676c <_malloc_r+0x34>
 800680e:	463c      	mov	r4, r7
 8006810:	687f      	ldr	r7, [r7, #4]
 8006812:	e7b6      	b.n	8006782 <_malloc_r+0x4a>
 8006814:	461a      	mov	r2, r3
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	42a3      	cmp	r3, r4
 800681a:	d1fb      	bne.n	8006814 <_malloc_r+0xdc>
 800681c:	2300      	movs	r3, #0
 800681e:	6053      	str	r3, [r2, #4]
 8006820:	e7de      	b.n	80067e0 <_malloc_r+0xa8>
 8006822:	230c      	movs	r3, #12
 8006824:	6033      	str	r3, [r6, #0]
 8006826:	4630      	mov	r0, r6
 8006828:	f000 f80c 	bl	8006844 <__malloc_unlock>
 800682c:	e794      	b.n	8006758 <_malloc_r+0x20>
 800682e:	6005      	str	r5, [r0, #0]
 8006830:	e7d6      	b.n	80067e0 <_malloc_r+0xa8>
 8006832:	bf00      	nop
 8006834:	20000b40 	.word	0x20000b40

08006838 <__malloc_lock>:
 8006838:	4801      	ldr	r0, [pc, #4]	@ (8006840 <__malloc_lock+0x8>)
 800683a:	f7ff bee8 	b.w	800660e <__retarget_lock_acquire_recursive>
 800683e:	bf00      	nop
 8006840:	20000b38 	.word	0x20000b38

08006844 <__malloc_unlock>:
 8006844:	4801      	ldr	r0, [pc, #4]	@ (800684c <__malloc_unlock+0x8>)
 8006846:	f7ff bee3 	b.w	8006610 <__retarget_lock_release_recursive>
 800684a:	bf00      	nop
 800684c:	20000b38 	.word	0x20000b38

08006850 <__ssputs_r>:
 8006850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006854:	688e      	ldr	r6, [r1, #8]
 8006856:	461f      	mov	r7, r3
 8006858:	42be      	cmp	r6, r7
 800685a:	680b      	ldr	r3, [r1, #0]
 800685c:	4682      	mov	sl, r0
 800685e:	460c      	mov	r4, r1
 8006860:	4690      	mov	r8, r2
 8006862:	d82d      	bhi.n	80068c0 <__ssputs_r+0x70>
 8006864:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006868:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800686c:	d026      	beq.n	80068bc <__ssputs_r+0x6c>
 800686e:	6965      	ldr	r5, [r4, #20]
 8006870:	6909      	ldr	r1, [r1, #16]
 8006872:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006876:	eba3 0901 	sub.w	r9, r3, r1
 800687a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800687e:	1c7b      	adds	r3, r7, #1
 8006880:	444b      	add	r3, r9
 8006882:	106d      	asrs	r5, r5, #1
 8006884:	429d      	cmp	r5, r3
 8006886:	bf38      	it	cc
 8006888:	461d      	movcc	r5, r3
 800688a:	0553      	lsls	r3, r2, #21
 800688c:	d527      	bpl.n	80068de <__ssputs_r+0x8e>
 800688e:	4629      	mov	r1, r5
 8006890:	f7ff ff52 	bl	8006738 <_malloc_r>
 8006894:	4606      	mov	r6, r0
 8006896:	b360      	cbz	r0, 80068f2 <__ssputs_r+0xa2>
 8006898:	6921      	ldr	r1, [r4, #16]
 800689a:	464a      	mov	r2, r9
 800689c:	f000 fd6c 	bl	8007378 <memcpy>
 80068a0:	89a3      	ldrh	r3, [r4, #12]
 80068a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80068a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068aa:	81a3      	strh	r3, [r4, #12]
 80068ac:	6126      	str	r6, [r4, #16]
 80068ae:	6165      	str	r5, [r4, #20]
 80068b0:	444e      	add	r6, r9
 80068b2:	eba5 0509 	sub.w	r5, r5, r9
 80068b6:	6026      	str	r6, [r4, #0]
 80068b8:	60a5      	str	r5, [r4, #8]
 80068ba:	463e      	mov	r6, r7
 80068bc:	42be      	cmp	r6, r7
 80068be:	d900      	bls.n	80068c2 <__ssputs_r+0x72>
 80068c0:	463e      	mov	r6, r7
 80068c2:	6820      	ldr	r0, [r4, #0]
 80068c4:	4632      	mov	r2, r6
 80068c6:	4641      	mov	r1, r8
 80068c8:	f000 fd0a 	bl	80072e0 <memmove>
 80068cc:	68a3      	ldr	r3, [r4, #8]
 80068ce:	1b9b      	subs	r3, r3, r6
 80068d0:	60a3      	str	r3, [r4, #8]
 80068d2:	6823      	ldr	r3, [r4, #0]
 80068d4:	4433      	add	r3, r6
 80068d6:	6023      	str	r3, [r4, #0]
 80068d8:	2000      	movs	r0, #0
 80068da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068de:	462a      	mov	r2, r5
 80068e0:	f000 fd5f 	bl	80073a2 <_realloc_r>
 80068e4:	4606      	mov	r6, r0
 80068e6:	2800      	cmp	r0, #0
 80068e8:	d1e0      	bne.n	80068ac <__ssputs_r+0x5c>
 80068ea:	6921      	ldr	r1, [r4, #16]
 80068ec:	4650      	mov	r0, sl
 80068ee:	f7ff feaf 	bl	8006650 <_free_r>
 80068f2:	230c      	movs	r3, #12
 80068f4:	f8ca 3000 	str.w	r3, [sl]
 80068f8:	89a3      	ldrh	r3, [r4, #12]
 80068fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068fe:	81a3      	strh	r3, [r4, #12]
 8006900:	f04f 30ff 	mov.w	r0, #4294967295
 8006904:	e7e9      	b.n	80068da <__ssputs_r+0x8a>
	...

08006908 <_svfiprintf_r>:
 8006908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800690c:	4698      	mov	r8, r3
 800690e:	898b      	ldrh	r3, [r1, #12]
 8006910:	061b      	lsls	r3, r3, #24
 8006912:	b09d      	sub	sp, #116	@ 0x74
 8006914:	4607      	mov	r7, r0
 8006916:	460d      	mov	r5, r1
 8006918:	4614      	mov	r4, r2
 800691a:	d510      	bpl.n	800693e <_svfiprintf_r+0x36>
 800691c:	690b      	ldr	r3, [r1, #16]
 800691e:	b973      	cbnz	r3, 800693e <_svfiprintf_r+0x36>
 8006920:	2140      	movs	r1, #64	@ 0x40
 8006922:	f7ff ff09 	bl	8006738 <_malloc_r>
 8006926:	6028      	str	r0, [r5, #0]
 8006928:	6128      	str	r0, [r5, #16]
 800692a:	b930      	cbnz	r0, 800693a <_svfiprintf_r+0x32>
 800692c:	230c      	movs	r3, #12
 800692e:	603b      	str	r3, [r7, #0]
 8006930:	f04f 30ff 	mov.w	r0, #4294967295
 8006934:	b01d      	add	sp, #116	@ 0x74
 8006936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800693a:	2340      	movs	r3, #64	@ 0x40
 800693c:	616b      	str	r3, [r5, #20]
 800693e:	2300      	movs	r3, #0
 8006940:	9309      	str	r3, [sp, #36]	@ 0x24
 8006942:	2320      	movs	r3, #32
 8006944:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006948:	f8cd 800c 	str.w	r8, [sp, #12]
 800694c:	2330      	movs	r3, #48	@ 0x30
 800694e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006aec <_svfiprintf_r+0x1e4>
 8006952:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006956:	f04f 0901 	mov.w	r9, #1
 800695a:	4623      	mov	r3, r4
 800695c:	469a      	mov	sl, r3
 800695e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006962:	b10a      	cbz	r2, 8006968 <_svfiprintf_r+0x60>
 8006964:	2a25      	cmp	r2, #37	@ 0x25
 8006966:	d1f9      	bne.n	800695c <_svfiprintf_r+0x54>
 8006968:	ebba 0b04 	subs.w	fp, sl, r4
 800696c:	d00b      	beq.n	8006986 <_svfiprintf_r+0x7e>
 800696e:	465b      	mov	r3, fp
 8006970:	4622      	mov	r2, r4
 8006972:	4629      	mov	r1, r5
 8006974:	4638      	mov	r0, r7
 8006976:	f7ff ff6b 	bl	8006850 <__ssputs_r>
 800697a:	3001      	adds	r0, #1
 800697c:	f000 80a7 	beq.w	8006ace <_svfiprintf_r+0x1c6>
 8006980:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006982:	445a      	add	r2, fp
 8006984:	9209      	str	r2, [sp, #36]	@ 0x24
 8006986:	f89a 3000 	ldrb.w	r3, [sl]
 800698a:	2b00      	cmp	r3, #0
 800698c:	f000 809f 	beq.w	8006ace <_svfiprintf_r+0x1c6>
 8006990:	2300      	movs	r3, #0
 8006992:	f04f 32ff 	mov.w	r2, #4294967295
 8006996:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800699a:	f10a 0a01 	add.w	sl, sl, #1
 800699e:	9304      	str	r3, [sp, #16]
 80069a0:	9307      	str	r3, [sp, #28]
 80069a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80069a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80069a8:	4654      	mov	r4, sl
 80069aa:	2205      	movs	r2, #5
 80069ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069b0:	484e      	ldr	r0, [pc, #312]	@ (8006aec <_svfiprintf_r+0x1e4>)
 80069b2:	f7f9 fc15 	bl	80001e0 <memchr>
 80069b6:	9a04      	ldr	r2, [sp, #16]
 80069b8:	b9d8      	cbnz	r0, 80069f2 <_svfiprintf_r+0xea>
 80069ba:	06d0      	lsls	r0, r2, #27
 80069bc:	bf44      	itt	mi
 80069be:	2320      	movmi	r3, #32
 80069c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80069c4:	0711      	lsls	r1, r2, #28
 80069c6:	bf44      	itt	mi
 80069c8:	232b      	movmi	r3, #43	@ 0x2b
 80069ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80069ce:	f89a 3000 	ldrb.w	r3, [sl]
 80069d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80069d4:	d015      	beq.n	8006a02 <_svfiprintf_r+0xfa>
 80069d6:	9a07      	ldr	r2, [sp, #28]
 80069d8:	4654      	mov	r4, sl
 80069da:	2000      	movs	r0, #0
 80069dc:	f04f 0c0a 	mov.w	ip, #10
 80069e0:	4621      	mov	r1, r4
 80069e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80069e6:	3b30      	subs	r3, #48	@ 0x30
 80069e8:	2b09      	cmp	r3, #9
 80069ea:	d94b      	bls.n	8006a84 <_svfiprintf_r+0x17c>
 80069ec:	b1b0      	cbz	r0, 8006a1c <_svfiprintf_r+0x114>
 80069ee:	9207      	str	r2, [sp, #28]
 80069f0:	e014      	b.n	8006a1c <_svfiprintf_r+0x114>
 80069f2:	eba0 0308 	sub.w	r3, r0, r8
 80069f6:	fa09 f303 	lsl.w	r3, r9, r3
 80069fa:	4313      	orrs	r3, r2
 80069fc:	9304      	str	r3, [sp, #16]
 80069fe:	46a2      	mov	sl, r4
 8006a00:	e7d2      	b.n	80069a8 <_svfiprintf_r+0xa0>
 8006a02:	9b03      	ldr	r3, [sp, #12]
 8006a04:	1d19      	adds	r1, r3, #4
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	9103      	str	r1, [sp, #12]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	bfbb      	ittet	lt
 8006a0e:	425b      	neglt	r3, r3
 8006a10:	f042 0202 	orrlt.w	r2, r2, #2
 8006a14:	9307      	strge	r3, [sp, #28]
 8006a16:	9307      	strlt	r3, [sp, #28]
 8006a18:	bfb8      	it	lt
 8006a1a:	9204      	strlt	r2, [sp, #16]
 8006a1c:	7823      	ldrb	r3, [r4, #0]
 8006a1e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a20:	d10a      	bne.n	8006a38 <_svfiprintf_r+0x130>
 8006a22:	7863      	ldrb	r3, [r4, #1]
 8006a24:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a26:	d132      	bne.n	8006a8e <_svfiprintf_r+0x186>
 8006a28:	9b03      	ldr	r3, [sp, #12]
 8006a2a:	1d1a      	adds	r2, r3, #4
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	9203      	str	r2, [sp, #12]
 8006a30:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006a34:	3402      	adds	r4, #2
 8006a36:	9305      	str	r3, [sp, #20]
 8006a38:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006afc <_svfiprintf_r+0x1f4>
 8006a3c:	7821      	ldrb	r1, [r4, #0]
 8006a3e:	2203      	movs	r2, #3
 8006a40:	4650      	mov	r0, sl
 8006a42:	f7f9 fbcd 	bl	80001e0 <memchr>
 8006a46:	b138      	cbz	r0, 8006a58 <_svfiprintf_r+0x150>
 8006a48:	9b04      	ldr	r3, [sp, #16]
 8006a4a:	eba0 000a 	sub.w	r0, r0, sl
 8006a4e:	2240      	movs	r2, #64	@ 0x40
 8006a50:	4082      	lsls	r2, r0
 8006a52:	4313      	orrs	r3, r2
 8006a54:	3401      	adds	r4, #1
 8006a56:	9304      	str	r3, [sp, #16]
 8006a58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a5c:	4824      	ldr	r0, [pc, #144]	@ (8006af0 <_svfiprintf_r+0x1e8>)
 8006a5e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006a62:	2206      	movs	r2, #6
 8006a64:	f7f9 fbbc 	bl	80001e0 <memchr>
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	d036      	beq.n	8006ada <_svfiprintf_r+0x1d2>
 8006a6c:	4b21      	ldr	r3, [pc, #132]	@ (8006af4 <_svfiprintf_r+0x1ec>)
 8006a6e:	bb1b      	cbnz	r3, 8006ab8 <_svfiprintf_r+0x1b0>
 8006a70:	9b03      	ldr	r3, [sp, #12]
 8006a72:	3307      	adds	r3, #7
 8006a74:	f023 0307 	bic.w	r3, r3, #7
 8006a78:	3308      	adds	r3, #8
 8006a7a:	9303      	str	r3, [sp, #12]
 8006a7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a7e:	4433      	add	r3, r6
 8006a80:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a82:	e76a      	b.n	800695a <_svfiprintf_r+0x52>
 8006a84:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a88:	460c      	mov	r4, r1
 8006a8a:	2001      	movs	r0, #1
 8006a8c:	e7a8      	b.n	80069e0 <_svfiprintf_r+0xd8>
 8006a8e:	2300      	movs	r3, #0
 8006a90:	3401      	adds	r4, #1
 8006a92:	9305      	str	r3, [sp, #20]
 8006a94:	4619      	mov	r1, r3
 8006a96:	f04f 0c0a 	mov.w	ip, #10
 8006a9a:	4620      	mov	r0, r4
 8006a9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006aa0:	3a30      	subs	r2, #48	@ 0x30
 8006aa2:	2a09      	cmp	r2, #9
 8006aa4:	d903      	bls.n	8006aae <_svfiprintf_r+0x1a6>
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d0c6      	beq.n	8006a38 <_svfiprintf_r+0x130>
 8006aaa:	9105      	str	r1, [sp, #20]
 8006aac:	e7c4      	b.n	8006a38 <_svfiprintf_r+0x130>
 8006aae:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ab2:	4604      	mov	r4, r0
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e7f0      	b.n	8006a9a <_svfiprintf_r+0x192>
 8006ab8:	ab03      	add	r3, sp, #12
 8006aba:	9300      	str	r3, [sp, #0]
 8006abc:	462a      	mov	r2, r5
 8006abe:	4b0e      	ldr	r3, [pc, #56]	@ (8006af8 <_svfiprintf_r+0x1f0>)
 8006ac0:	a904      	add	r1, sp, #16
 8006ac2:	4638      	mov	r0, r7
 8006ac4:	f3af 8000 	nop.w
 8006ac8:	1c42      	adds	r2, r0, #1
 8006aca:	4606      	mov	r6, r0
 8006acc:	d1d6      	bne.n	8006a7c <_svfiprintf_r+0x174>
 8006ace:	89ab      	ldrh	r3, [r5, #12]
 8006ad0:	065b      	lsls	r3, r3, #25
 8006ad2:	f53f af2d 	bmi.w	8006930 <_svfiprintf_r+0x28>
 8006ad6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ad8:	e72c      	b.n	8006934 <_svfiprintf_r+0x2c>
 8006ada:	ab03      	add	r3, sp, #12
 8006adc:	9300      	str	r3, [sp, #0]
 8006ade:	462a      	mov	r2, r5
 8006ae0:	4b05      	ldr	r3, [pc, #20]	@ (8006af8 <_svfiprintf_r+0x1f0>)
 8006ae2:	a904      	add	r1, sp, #16
 8006ae4:	4638      	mov	r0, r7
 8006ae6:	f000 f9bb 	bl	8006e60 <_printf_i>
 8006aea:	e7ed      	b.n	8006ac8 <_svfiprintf_r+0x1c0>
 8006aec:	0800787f 	.word	0x0800787f
 8006af0:	08007889 	.word	0x08007889
 8006af4:	00000000 	.word	0x00000000
 8006af8:	08006851 	.word	0x08006851
 8006afc:	08007885 	.word	0x08007885

08006b00 <__sfputc_r>:
 8006b00:	6893      	ldr	r3, [r2, #8]
 8006b02:	3b01      	subs	r3, #1
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	b410      	push	{r4}
 8006b08:	6093      	str	r3, [r2, #8]
 8006b0a:	da08      	bge.n	8006b1e <__sfputc_r+0x1e>
 8006b0c:	6994      	ldr	r4, [r2, #24]
 8006b0e:	42a3      	cmp	r3, r4
 8006b10:	db01      	blt.n	8006b16 <__sfputc_r+0x16>
 8006b12:	290a      	cmp	r1, #10
 8006b14:	d103      	bne.n	8006b1e <__sfputc_r+0x1e>
 8006b16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b1a:	f7ff bc6a 	b.w	80063f2 <__swbuf_r>
 8006b1e:	6813      	ldr	r3, [r2, #0]
 8006b20:	1c58      	adds	r0, r3, #1
 8006b22:	6010      	str	r0, [r2, #0]
 8006b24:	7019      	strb	r1, [r3, #0]
 8006b26:	4608      	mov	r0, r1
 8006b28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b2c:	4770      	bx	lr

08006b2e <__sfputs_r>:
 8006b2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b30:	4606      	mov	r6, r0
 8006b32:	460f      	mov	r7, r1
 8006b34:	4614      	mov	r4, r2
 8006b36:	18d5      	adds	r5, r2, r3
 8006b38:	42ac      	cmp	r4, r5
 8006b3a:	d101      	bne.n	8006b40 <__sfputs_r+0x12>
 8006b3c:	2000      	movs	r0, #0
 8006b3e:	e007      	b.n	8006b50 <__sfputs_r+0x22>
 8006b40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b44:	463a      	mov	r2, r7
 8006b46:	4630      	mov	r0, r6
 8006b48:	f7ff ffda 	bl	8006b00 <__sfputc_r>
 8006b4c:	1c43      	adds	r3, r0, #1
 8006b4e:	d1f3      	bne.n	8006b38 <__sfputs_r+0xa>
 8006b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006b54 <_vfiprintf_r>:
 8006b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b58:	460d      	mov	r5, r1
 8006b5a:	b09d      	sub	sp, #116	@ 0x74
 8006b5c:	4614      	mov	r4, r2
 8006b5e:	4698      	mov	r8, r3
 8006b60:	4606      	mov	r6, r0
 8006b62:	b118      	cbz	r0, 8006b6c <_vfiprintf_r+0x18>
 8006b64:	6a03      	ldr	r3, [r0, #32]
 8006b66:	b90b      	cbnz	r3, 8006b6c <_vfiprintf_r+0x18>
 8006b68:	f7ff fa6a 	bl	8006040 <__sinit>
 8006b6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b6e:	07d9      	lsls	r1, r3, #31
 8006b70:	d405      	bmi.n	8006b7e <_vfiprintf_r+0x2a>
 8006b72:	89ab      	ldrh	r3, [r5, #12]
 8006b74:	059a      	lsls	r2, r3, #22
 8006b76:	d402      	bmi.n	8006b7e <_vfiprintf_r+0x2a>
 8006b78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b7a:	f7ff fd48 	bl	800660e <__retarget_lock_acquire_recursive>
 8006b7e:	89ab      	ldrh	r3, [r5, #12]
 8006b80:	071b      	lsls	r3, r3, #28
 8006b82:	d501      	bpl.n	8006b88 <_vfiprintf_r+0x34>
 8006b84:	692b      	ldr	r3, [r5, #16]
 8006b86:	b99b      	cbnz	r3, 8006bb0 <_vfiprintf_r+0x5c>
 8006b88:	4629      	mov	r1, r5
 8006b8a:	4630      	mov	r0, r6
 8006b8c:	f7ff fc70 	bl	8006470 <__swsetup_r>
 8006b90:	b170      	cbz	r0, 8006bb0 <_vfiprintf_r+0x5c>
 8006b92:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b94:	07dc      	lsls	r4, r3, #31
 8006b96:	d504      	bpl.n	8006ba2 <_vfiprintf_r+0x4e>
 8006b98:	f04f 30ff 	mov.w	r0, #4294967295
 8006b9c:	b01d      	add	sp, #116	@ 0x74
 8006b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ba2:	89ab      	ldrh	r3, [r5, #12]
 8006ba4:	0598      	lsls	r0, r3, #22
 8006ba6:	d4f7      	bmi.n	8006b98 <_vfiprintf_r+0x44>
 8006ba8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006baa:	f7ff fd31 	bl	8006610 <__retarget_lock_release_recursive>
 8006bae:	e7f3      	b.n	8006b98 <_vfiprintf_r+0x44>
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bb4:	2320      	movs	r3, #32
 8006bb6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006bba:	f8cd 800c 	str.w	r8, [sp, #12]
 8006bbe:	2330      	movs	r3, #48	@ 0x30
 8006bc0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006d70 <_vfiprintf_r+0x21c>
 8006bc4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006bc8:	f04f 0901 	mov.w	r9, #1
 8006bcc:	4623      	mov	r3, r4
 8006bce:	469a      	mov	sl, r3
 8006bd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bd4:	b10a      	cbz	r2, 8006bda <_vfiprintf_r+0x86>
 8006bd6:	2a25      	cmp	r2, #37	@ 0x25
 8006bd8:	d1f9      	bne.n	8006bce <_vfiprintf_r+0x7a>
 8006bda:	ebba 0b04 	subs.w	fp, sl, r4
 8006bde:	d00b      	beq.n	8006bf8 <_vfiprintf_r+0xa4>
 8006be0:	465b      	mov	r3, fp
 8006be2:	4622      	mov	r2, r4
 8006be4:	4629      	mov	r1, r5
 8006be6:	4630      	mov	r0, r6
 8006be8:	f7ff ffa1 	bl	8006b2e <__sfputs_r>
 8006bec:	3001      	adds	r0, #1
 8006bee:	f000 80a7 	beq.w	8006d40 <_vfiprintf_r+0x1ec>
 8006bf2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006bf4:	445a      	add	r2, fp
 8006bf6:	9209      	str	r2, [sp, #36]	@ 0x24
 8006bf8:	f89a 3000 	ldrb.w	r3, [sl]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f000 809f 	beq.w	8006d40 <_vfiprintf_r+0x1ec>
 8006c02:	2300      	movs	r3, #0
 8006c04:	f04f 32ff 	mov.w	r2, #4294967295
 8006c08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c0c:	f10a 0a01 	add.w	sl, sl, #1
 8006c10:	9304      	str	r3, [sp, #16]
 8006c12:	9307      	str	r3, [sp, #28]
 8006c14:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c18:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c1a:	4654      	mov	r4, sl
 8006c1c:	2205      	movs	r2, #5
 8006c1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c22:	4853      	ldr	r0, [pc, #332]	@ (8006d70 <_vfiprintf_r+0x21c>)
 8006c24:	f7f9 fadc 	bl	80001e0 <memchr>
 8006c28:	9a04      	ldr	r2, [sp, #16]
 8006c2a:	b9d8      	cbnz	r0, 8006c64 <_vfiprintf_r+0x110>
 8006c2c:	06d1      	lsls	r1, r2, #27
 8006c2e:	bf44      	itt	mi
 8006c30:	2320      	movmi	r3, #32
 8006c32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c36:	0713      	lsls	r3, r2, #28
 8006c38:	bf44      	itt	mi
 8006c3a:	232b      	movmi	r3, #43	@ 0x2b
 8006c3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c40:	f89a 3000 	ldrb.w	r3, [sl]
 8006c44:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c46:	d015      	beq.n	8006c74 <_vfiprintf_r+0x120>
 8006c48:	9a07      	ldr	r2, [sp, #28]
 8006c4a:	4654      	mov	r4, sl
 8006c4c:	2000      	movs	r0, #0
 8006c4e:	f04f 0c0a 	mov.w	ip, #10
 8006c52:	4621      	mov	r1, r4
 8006c54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c58:	3b30      	subs	r3, #48	@ 0x30
 8006c5a:	2b09      	cmp	r3, #9
 8006c5c:	d94b      	bls.n	8006cf6 <_vfiprintf_r+0x1a2>
 8006c5e:	b1b0      	cbz	r0, 8006c8e <_vfiprintf_r+0x13a>
 8006c60:	9207      	str	r2, [sp, #28]
 8006c62:	e014      	b.n	8006c8e <_vfiprintf_r+0x13a>
 8006c64:	eba0 0308 	sub.w	r3, r0, r8
 8006c68:	fa09 f303 	lsl.w	r3, r9, r3
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	9304      	str	r3, [sp, #16]
 8006c70:	46a2      	mov	sl, r4
 8006c72:	e7d2      	b.n	8006c1a <_vfiprintf_r+0xc6>
 8006c74:	9b03      	ldr	r3, [sp, #12]
 8006c76:	1d19      	adds	r1, r3, #4
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	9103      	str	r1, [sp, #12]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	bfbb      	ittet	lt
 8006c80:	425b      	neglt	r3, r3
 8006c82:	f042 0202 	orrlt.w	r2, r2, #2
 8006c86:	9307      	strge	r3, [sp, #28]
 8006c88:	9307      	strlt	r3, [sp, #28]
 8006c8a:	bfb8      	it	lt
 8006c8c:	9204      	strlt	r2, [sp, #16]
 8006c8e:	7823      	ldrb	r3, [r4, #0]
 8006c90:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c92:	d10a      	bne.n	8006caa <_vfiprintf_r+0x156>
 8006c94:	7863      	ldrb	r3, [r4, #1]
 8006c96:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c98:	d132      	bne.n	8006d00 <_vfiprintf_r+0x1ac>
 8006c9a:	9b03      	ldr	r3, [sp, #12]
 8006c9c:	1d1a      	adds	r2, r3, #4
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	9203      	str	r2, [sp, #12]
 8006ca2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006ca6:	3402      	adds	r4, #2
 8006ca8:	9305      	str	r3, [sp, #20]
 8006caa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006d80 <_vfiprintf_r+0x22c>
 8006cae:	7821      	ldrb	r1, [r4, #0]
 8006cb0:	2203      	movs	r2, #3
 8006cb2:	4650      	mov	r0, sl
 8006cb4:	f7f9 fa94 	bl	80001e0 <memchr>
 8006cb8:	b138      	cbz	r0, 8006cca <_vfiprintf_r+0x176>
 8006cba:	9b04      	ldr	r3, [sp, #16]
 8006cbc:	eba0 000a 	sub.w	r0, r0, sl
 8006cc0:	2240      	movs	r2, #64	@ 0x40
 8006cc2:	4082      	lsls	r2, r0
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	3401      	adds	r4, #1
 8006cc8:	9304      	str	r3, [sp, #16]
 8006cca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cce:	4829      	ldr	r0, [pc, #164]	@ (8006d74 <_vfiprintf_r+0x220>)
 8006cd0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006cd4:	2206      	movs	r2, #6
 8006cd6:	f7f9 fa83 	bl	80001e0 <memchr>
 8006cda:	2800      	cmp	r0, #0
 8006cdc:	d03f      	beq.n	8006d5e <_vfiprintf_r+0x20a>
 8006cde:	4b26      	ldr	r3, [pc, #152]	@ (8006d78 <_vfiprintf_r+0x224>)
 8006ce0:	bb1b      	cbnz	r3, 8006d2a <_vfiprintf_r+0x1d6>
 8006ce2:	9b03      	ldr	r3, [sp, #12]
 8006ce4:	3307      	adds	r3, #7
 8006ce6:	f023 0307 	bic.w	r3, r3, #7
 8006cea:	3308      	adds	r3, #8
 8006cec:	9303      	str	r3, [sp, #12]
 8006cee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cf0:	443b      	add	r3, r7
 8006cf2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cf4:	e76a      	b.n	8006bcc <_vfiprintf_r+0x78>
 8006cf6:	fb0c 3202 	mla	r2, ip, r2, r3
 8006cfa:	460c      	mov	r4, r1
 8006cfc:	2001      	movs	r0, #1
 8006cfe:	e7a8      	b.n	8006c52 <_vfiprintf_r+0xfe>
 8006d00:	2300      	movs	r3, #0
 8006d02:	3401      	adds	r4, #1
 8006d04:	9305      	str	r3, [sp, #20]
 8006d06:	4619      	mov	r1, r3
 8006d08:	f04f 0c0a 	mov.w	ip, #10
 8006d0c:	4620      	mov	r0, r4
 8006d0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d12:	3a30      	subs	r2, #48	@ 0x30
 8006d14:	2a09      	cmp	r2, #9
 8006d16:	d903      	bls.n	8006d20 <_vfiprintf_r+0x1cc>
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d0c6      	beq.n	8006caa <_vfiprintf_r+0x156>
 8006d1c:	9105      	str	r1, [sp, #20]
 8006d1e:	e7c4      	b.n	8006caa <_vfiprintf_r+0x156>
 8006d20:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d24:	4604      	mov	r4, r0
 8006d26:	2301      	movs	r3, #1
 8006d28:	e7f0      	b.n	8006d0c <_vfiprintf_r+0x1b8>
 8006d2a:	ab03      	add	r3, sp, #12
 8006d2c:	9300      	str	r3, [sp, #0]
 8006d2e:	462a      	mov	r2, r5
 8006d30:	4b12      	ldr	r3, [pc, #72]	@ (8006d7c <_vfiprintf_r+0x228>)
 8006d32:	a904      	add	r1, sp, #16
 8006d34:	4630      	mov	r0, r6
 8006d36:	f3af 8000 	nop.w
 8006d3a:	4607      	mov	r7, r0
 8006d3c:	1c78      	adds	r0, r7, #1
 8006d3e:	d1d6      	bne.n	8006cee <_vfiprintf_r+0x19a>
 8006d40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d42:	07d9      	lsls	r1, r3, #31
 8006d44:	d405      	bmi.n	8006d52 <_vfiprintf_r+0x1fe>
 8006d46:	89ab      	ldrh	r3, [r5, #12]
 8006d48:	059a      	lsls	r2, r3, #22
 8006d4a:	d402      	bmi.n	8006d52 <_vfiprintf_r+0x1fe>
 8006d4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d4e:	f7ff fc5f 	bl	8006610 <__retarget_lock_release_recursive>
 8006d52:	89ab      	ldrh	r3, [r5, #12]
 8006d54:	065b      	lsls	r3, r3, #25
 8006d56:	f53f af1f 	bmi.w	8006b98 <_vfiprintf_r+0x44>
 8006d5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d5c:	e71e      	b.n	8006b9c <_vfiprintf_r+0x48>
 8006d5e:	ab03      	add	r3, sp, #12
 8006d60:	9300      	str	r3, [sp, #0]
 8006d62:	462a      	mov	r2, r5
 8006d64:	4b05      	ldr	r3, [pc, #20]	@ (8006d7c <_vfiprintf_r+0x228>)
 8006d66:	a904      	add	r1, sp, #16
 8006d68:	4630      	mov	r0, r6
 8006d6a:	f000 f879 	bl	8006e60 <_printf_i>
 8006d6e:	e7e4      	b.n	8006d3a <_vfiprintf_r+0x1e6>
 8006d70:	0800787f 	.word	0x0800787f
 8006d74:	08007889 	.word	0x08007889
 8006d78:	00000000 	.word	0x00000000
 8006d7c:	08006b2f 	.word	0x08006b2f
 8006d80:	08007885 	.word	0x08007885

08006d84 <_printf_common>:
 8006d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d88:	4616      	mov	r6, r2
 8006d8a:	4698      	mov	r8, r3
 8006d8c:	688a      	ldr	r2, [r1, #8]
 8006d8e:	690b      	ldr	r3, [r1, #16]
 8006d90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006d94:	4293      	cmp	r3, r2
 8006d96:	bfb8      	it	lt
 8006d98:	4613      	movlt	r3, r2
 8006d9a:	6033      	str	r3, [r6, #0]
 8006d9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006da0:	4607      	mov	r7, r0
 8006da2:	460c      	mov	r4, r1
 8006da4:	b10a      	cbz	r2, 8006daa <_printf_common+0x26>
 8006da6:	3301      	adds	r3, #1
 8006da8:	6033      	str	r3, [r6, #0]
 8006daa:	6823      	ldr	r3, [r4, #0]
 8006dac:	0699      	lsls	r1, r3, #26
 8006dae:	bf42      	ittt	mi
 8006db0:	6833      	ldrmi	r3, [r6, #0]
 8006db2:	3302      	addmi	r3, #2
 8006db4:	6033      	strmi	r3, [r6, #0]
 8006db6:	6825      	ldr	r5, [r4, #0]
 8006db8:	f015 0506 	ands.w	r5, r5, #6
 8006dbc:	d106      	bne.n	8006dcc <_printf_common+0x48>
 8006dbe:	f104 0a19 	add.w	sl, r4, #25
 8006dc2:	68e3      	ldr	r3, [r4, #12]
 8006dc4:	6832      	ldr	r2, [r6, #0]
 8006dc6:	1a9b      	subs	r3, r3, r2
 8006dc8:	42ab      	cmp	r3, r5
 8006dca:	dc26      	bgt.n	8006e1a <_printf_common+0x96>
 8006dcc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006dd0:	6822      	ldr	r2, [r4, #0]
 8006dd2:	3b00      	subs	r3, #0
 8006dd4:	bf18      	it	ne
 8006dd6:	2301      	movne	r3, #1
 8006dd8:	0692      	lsls	r2, r2, #26
 8006dda:	d42b      	bmi.n	8006e34 <_printf_common+0xb0>
 8006ddc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006de0:	4641      	mov	r1, r8
 8006de2:	4638      	mov	r0, r7
 8006de4:	47c8      	blx	r9
 8006de6:	3001      	adds	r0, #1
 8006de8:	d01e      	beq.n	8006e28 <_printf_common+0xa4>
 8006dea:	6823      	ldr	r3, [r4, #0]
 8006dec:	6922      	ldr	r2, [r4, #16]
 8006dee:	f003 0306 	and.w	r3, r3, #6
 8006df2:	2b04      	cmp	r3, #4
 8006df4:	bf02      	ittt	eq
 8006df6:	68e5      	ldreq	r5, [r4, #12]
 8006df8:	6833      	ldreq	r3, [r6, #0]
 8006dfa:	1aed      	subeq	r5, r5, r3
 8006dfc:	68a3      	ldr	r3, [r4, #8]
 8006dfe:	bf0c      	ite	eq
 8006e00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e04:	2500      	movne	r5, #0
 8006e06:	4293      	cmp	r3, r2
 8006e08:	bfc4      	itt	gt
 8006e0a:	1a9b      	subgt	r3, r3, r2
 8006e0c:	18ed      	addgt	r5, r5, r3
 8006e0e:	2600      	movs	r6, #0
 8006e10:	341a      	adds	r4, #26
 8006e12:	42b5      	cmp	r5, r6
 8006e14:	d11a      	bne.n	8006e4c <_printf_common+0xc8>
 8006e16:	2000      	movs	r0, #0
 8006e18:	e008      	b.n	8006e2c <_printf_common+0xa8>
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	4652      	mov	r2, sl
 8006e1e:	4641      	mov	r1, r8
 8006e20:	4638      	mov	r0, r7
 8006e22:	47c8      	blx	r9
 8006e24:	3001      	adds	r0, #1
 8006e26:	d103      	bne.n	8006e30 <_printf_common+0xac>
 8006e28:	f04f 30ff 	mov.w	r0, #4294967295
 8006e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e30:	3501      	adds	r5, #1
 8006e32:	e7c6      	b.n	8006dc2 <_printf_common+0x3e>
 8006e34:	18e1      	adds	r1, r4, r3
 8006e36:	1c5a      	adds	r2, r3, #1
 8006e38:	2030      	movs	r0, #48	@ 0x30
 8006e3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006e3e:	4422      	add	r2, r4
 8006e40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006e44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006e48:	3302      	adds	r3, #2
 8006e4a:	e7c7      	b.n	8006ddc <_printf_common+0x58>
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	4622      	mov	r2, r4
 8006e50:	4641      	mov	r1, r8
 8006e52:	4638      	mov	r0, r7
 8006e54:	47c8      	blx	r9
 8006e56:	3001      	adds	r0, #1
 8006e58:	d0e6      	beq.n	8006e28 <_printf_common+0xa4>
 8006e5a:	3601      	adds	r6, #1
 8006e5c:	e7d9      	b.n	8006e12 <_printf_common+0x8e>
	...

08006e60 <_printf_i>:
 8006e60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e64:	7e0f      	ldrb	r7, [r1, #24]
 8006e66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006e68:	2f78      	cmp	r7, #120	@ 0x78
 8006e6a:	4691      	mov	r9, r2
 8006e6c:	4680      	mov	r8, r0
 8006e6e:	460c      	mov	r4, r1
 8006e70:	469a      	mov	sl, r3
 8006e72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006e76:	d807      	bhi.n	8006e88 <_printf_i+0x28>
 8006e78:	2f62      	cmp	r7, #98	@ 0x62
 8006e7a:	d80a      	bhi.n	8006e92 <_printf_i+0x32>
 8006e7c:	2f00      	cmp	r7, #0
 8006e7e:	f000 80d2 	beq.w	8007026 <_printf_i+0x1c6>
 8006e82:	2f58      	cmp	r7, #88	@ 0x58
 8006e84:	f000 80b9 	beq.w	8006ffa <_printf_i+0x19a>
 8006e88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006e90:	e03a      	b.n	8006f08 <_printf_i+0xa8>
 8006e92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006e96:	2b15      	cmp	r3, #21
 8006e98:	d8f6      	bhi.n	8006e88 <_printf_i+0x28>
 8006e9a:	a101      	add	r1, pc, #4	@ (adr r1, 8006ea0 <_printf_i+0x40>)
 8006e9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ea0:	08006ef9 	.word	0x08006ef9
 8006ea4:	08006f0d 	.word	0x08006f0d
 8006ea8:	08006e89 	.word	0x08006e89
 8006eac:	08006e89 	.word	0x08006e89
 8006eb0:	08006e89 	.word	0x08006e89
 8006eb4:	08006e89 	.word	0x08006e89
 8006eb8:	08006f0d 	.word	0x08006f0d
 8006ebc:	08006e89 	.word	0x08006e89
 8006ec0:	08006e89 	.word	0x08006e89
 8006ec4:	08006e89 	.word	0x08006e89
 8006ec8:	08006e89 	.word	0x08006e89
 8006ecc:	0800700d 	.word	0x0800700d
 8006ed0:	08006f37 	.word	0x08006f37
 8006ed4:	08006fc7 	.word	0x08006fc7
 8006ed8:	08006e89 	.word	0x08006e89
 8006edc:	08006e89 	.word	0x08006e89
 8006ee0:	0800702f 	.word	0x0800702f
 8006ee4:	08006e89 	.word	0x08006e89
 8006ee8:	08006f37 	.word	0x08006f37
 8006eec:	08006e89 	.word	0x08006e89
 8006ef0:	08006e89 	.word	0x08006e89
 8006ef4:	08006fcf 	.word	0x08006fcf
 8006ef8:	6833      	ldr	r3, [r6, #0]
 8006efa:	1d1a      	adds	r2, r3, #4
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	6032      	str	r2, [r6, #0]
 8006f00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f08:	2301      	movs	r3, #1
 8006f0a:	e09d      	b.n	8007048 <_printf_i+0x1e8>
 8006f0c:	6833      	ldr	r3, [r6, #0]
 8006f0e:	6820      	ldr	r0, [r4, #0]
 8006f10:	1d19      	adds	r1, r3, #4
 8006f12:	6031      	str	r1, [r6, #0]
 8006f14:	0606      	lsls	r6, r0, #24
 8006f16:	d501      	bpl.n	8006f1c <_printf_i+0xbc>
 8006f18:	681d      	ldr	r5, [r3, #0]
 8006f1a:	e003      	b.n	8006f24 <_printf_i+0xc4>
 8006f1c:	0645      	lsls	r5, r0, #25
 8006f1e:	d5fb      	bpl.n	8006f18 <_printf_i+0xb8>
 8006f20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006f24:	2d00      	cmp	r5, #0
 8006f26:	da03      	bge.n	8006f30 <_printf_i+0xd0>
 8006f28:	232d      	movs	r3, #45	@ 0x2d
 8006f2a:	426d      	negs	r5, r5
 8006f2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f30:	4859      	ldr	r0, [pc, #356]	@ (8007098 <_printf_i+0x238>)
 8006f32:	230a      	movs	r3, #10
 8006f34:	e011      	b.n	8006f5a <_printf_i+0xfa>
 8006f36:	6821      	ldr	r1, [r4, #0]
 8006f38:	6833      	ldr	r3, [r6, #0]
 8006f3a:	0608      	lsls	r0, r1, #24
 8006f3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006f40:	d402      	bmi.n	8006f48 <_printf_i+0xe8>
 8006f42:	0649      	lsls	r1, r1, #25
 8006f44:	bf48      	it	mi
 8006f46:	b2ad      	uxthmi	r5, r5
 8006f48:	2f6f      	cmp	r7, #111	@ 0x6f
 8006f4a:	4853      	ldr	r0, [pc, #332]	@ (8007098 <_printf_i+0x238>)
 8006f4c:	6033      	str	r3, [r6, #0]
 8006f4e:	bf14      	ite	ne
 8006f50:	230a      	movne	r3, #10
 8006f52:	2308      	moveq	r3, #8
 8006f54:	2100      	movs	r1, #0
 8006f56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006f5a:	6866      	ldr	r6, [r4, #4]
 8006f5c:	60a6      	str	r6, [r4, #8]
 8006f5e:	2e00      	cmp	r6, #0
 8006f60:	bfa2      	ittt	ge
 8006f62:	6821      	ldrge	r1, [r4, #0]
 8006f64:	f021 0104 	bicge.w	r1, r1, #4
 8006f68:	6021      	strge	r1, [r4, #0]
 8006f6a:	b90d      	cbnz	r5, 8006f70 <_printf_i+0x110>
 8006f6c:	2e00      	cmp	r6, #0
 8006f6e:	d04b      	beq.n	8007008 <_printf_i+0x1a8>
 8006f70:	4616      	mov	r6, r2
 8006f72:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f76:	fb03 5711 	mls	r7, r3, r1, r5
 8006f7a:	5dc7      	ldrb	r7, [r0, r7]
 8006f7c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006f80:	462f      	mov	r7, r5
 8006f82:	42bb      	cmp	r3, r7
 8006f84:	460d      	mov	r5, r1
 8006f86:	d9f4      	bls.n	8006f72 <_printf_i+0x112>
 8006f88:	2b08      	cmp	r3, #8
 8006f8a:	d10b      	bne.n	8006fa4 <_printf_i+0x144>
 8006f8c:	6823      	ldr	r3, [r4, #0]
 8006f8e:	07df      	lsls	r7, r3, #31
 8006f90:	d508      	bpl.n	8006fa4 <_printf_i+0x144>
 8006f92:	6923      	ldr	r3, [r4, #16]
 8006f94:	6861      	ldr	r1, [r4, #4]
 8006f96:	4299      	cmp	r1, r3
 8006f98:	bfde      	ittt	le
 8006f9a:	2330      	movle	r3, #48	@ 0x30
 8006f9c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006fa0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006fa4:	1b92      	subs	r2, r2, r6
 8006fa6:	6122      	str	r2, [r4, #16]
 8006fa8:	f8cd a000 	str.w	sl, [sp]
 8006fac:	464b      	mov	r3, r9
 8006fae:	aa03      	add	r2, sp, #12
 8006fb0:	4621      	mov	r1, r4
 8006fb2:	4640      	mov	r0, r8
 8006fb4:	f7ff fee6 	bl	8006d84 <_printf_common>
 8006fb8:	3001      	adds	r0, #1
 8006fba:	d14a      	bne.n	8007052 <_printf_i+0x1f2>
 8006fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8006fc0:	b004      	add	sp, #16
 8006fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fc6:	6823      	ldr	r3, [r4, #0]
 8006fc8:	f043 0320 	orr.w	r3, r3, #32
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	4833      	ldr	r0, [pc, #204]	@ (800709c <_printf_i+0x23c>)
 8006fd0:	2778      	movs	r7, #120	@ 0x78
 8006fd2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006fd6:	6823      	ldr	r3, [r4, #0]
 8006fd8:	6831      	ldr	r1, [r6, #0]
 8006fda:	061f      	lsls	r7, r3, #24
 8006fdc:	f851 5b04 	ldr.w	r5, [r1], #4
 8006fe0:	d402      	bmi.n	8006fe8 <_printf_i+0x188>
 8006fe2:	065f      	lsls	r7, r3, #25
 8006fe4:	bf48      	it	mi
 8006fe6:	b2ad      	uxthmi	r5, r5
 8006fe8:	6031      	str	r1, [r6, #0]
 8006fea:	07d9      	lsls	r1, r3, #31
 8006fec:	bf44      	itt	mi
 8006fee:	f043 0320 	orrmi.w	r3, r3, #32
 8006ff2:	6023      	strmi	r3, [r4, #0]
 8006ff4:	b11d      	cbz	r5, 8006ffe <_printf_i+0x19e>
 8006ff6:	2310      	movs	r3, #16
 8006ff8:	e7ac      	b.n	8006f54 <_printf_i+0xf4>
 8006ffa:	4827      	ldr	r0, [pc, #156]	@ (8007098 <_printf_i+0x238>)
 8006ffc:	e7e9      	b.n	8006fd2 <_printf_i+0x172>
 8006ffe:	6823      	ldr	r3, [r4, #0]
 8007000:	f023 0320 	bic.w	r3, r3, #32
 8007004:	6023      	str	r3, [r4, #0]
 8007006:	e7f6      	b.n	8006ff6 <_printf_i+0x196>
 8007008:	4616      	mov	r6, r2
 800700a:	e7bd      	b.n	8006f88 <_printf_i+0x128>
 800700c:	6833      	ldr	r3, [r6, #0]
 800700e:	6825      	ldr	r5, [r4, #0]
 8007010:	6961      	ldr	r1, [r4, #20]
 8007012:	1d18      	adds	r0, r3, #4
 8007014:	6030      	str	r0, [r6, #0]
 8007016:	062e      	lsls	r6, r5, #24
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	d501      	bpl.n	8007020 <_printf_i+0x1c0>
 800701c:	6019      	str	r1, [r3, #0]
 800701e:	e002      	b.n	8007026 <_printf_i+0x1c6>
 8007020:	0668      	lsls	r0, r5, #25
 8007022:	d5fb      	bpl.n	800701c <_printf_i+0x1bc>
 8007024:	8019      	strh	r1, [r3, #0]
 8007026:	2300      	movs	r3, #0
 8007028:	6123      	str	r3, [r4, #16]
 800702a:	4616      	mov	r6, r2
 800702c:	e7bc      	b.n	8006fa8 <_printf_i+0x148>
 800702e:	6833      	ldr	r3, [r6, #0]
 8007030:	1d1a      	adds	r2, r3, #4
 8007032:	6032      	str	r2, [r6, #0]
 8007034:	681e      	ldr	r6, [r3, #0]
 8007036:	6862      	ldr	r2, [r4, #4]
 8007038:	2100      	movs	r1, #0
 800703a:	4630      	mov	r0, r6
 800703c:	f7f9 f8d0 	bl	80001e0 <memchr>
 8007040:	b108      	cbz	r0, 8007046 <_printf_i+0x1e6>
 8007042:	1b80      	subs	r0, r0, r6
 8007044:	6060      	str	r0, [r4, #4]
 8007046:	6863      	ldr	r3, [r4, #4]
 8007048:	6123      	str	r3, [r4, #16]
 800704a:	2300      	movs	r3, #0
 800704c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007050:	e7aa      	b.n	8006fa8 <_printf_i+0x148>
 8007052:	6923      	ldr	r3, [r4, #16]
 8007054:	4632      	mov	r2, r6
 8007056:	4649      	mov	r1, r9
 8007058:	4640      	mov	r0, r8
 800705a:	47d0      	blx	sl
 800705c:	3001      	adds	r0, #1
 800705e:	d0ad      	beq.n	8006fbc <_printf_i+0x15c>
 8007060:	6823      	ldr	r3, [r4, #0]
 8007062:	079b      	lsls	r3, r3, #30
 8007064:	d413      	bmi.n	800708e <_printf_i+0x22e>
 8007066:	68e0      	ldr	r0, [r4, #12]
 8007068:	9b03      	ldr	r3, [sp, #12]
 800706a:	4298      	cmp	r0, r3
 800706c:	bfb8      	it	lt
 800706e:	4618      	movlt	r0, r3
 8007070:	e7a6      	b.n	8006fc0 <_printf_i+0x160>
 8007072:	2301      	movs	r3, #1
 8007074:	4632      	mov	r2, r6
 8007076:	4649      	mov	r1, r9
 8007078:	4640      	mov	r0, r8
 800707a:	47d0      	blx	sl
 800707c:	3001      	adds	r0, #1
 800707e:	d09d      	beq.n	8006fbc <_printf_i+0x15c>
 8007080:	3501      	adds	r5, #1
 8007082:	68e3      	ldr	r3, [r4, #12]
 8007084:	9903      	ldr	r1, [sp, #12]
 8007086:	1a5b      	subs	r3, r3, r1
 8007088:	42ab      	cmp	r3, r5
 800708a:	dcf2      	bgt.n	8007072 <_printf_i+0x212>
 800708c:	e7eb      	b.n	8007066 <_printf_i+0x206>
 800708e:	2500      	movs	r5, #0
 8007090:	f104 0619 	add.w	r6, r4, #25
 8007094:	e7f5      	b.n	8007082 <_printf_i+0x222>
 8007096:	bf00      	nop
 8007098:	08007890 	.word	0x08007890
 800709c:	080078a1 	.word	0x080078a1

080070a0 <__sflush_r>:
 80070a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80070a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070a8:	0716      	lsls	r6, r2, #28
 80070aa:	4605      	mov	r5, r0
 80070ac:	460c      	mov	r4, r1
 80070ae:	d454      	bmi.n	800715a <__sflush_r+0xba>
 80070b0:	684b      	ldr	r3, [r1, #4]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	dc02      	bgt.n	80070bc <__sflush_r+0x1c>
 80070b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	dd48      	ble.n	800714e <__sflush_r+0xae>
 80070bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80070be:	2e00      	cmp	r6, #0
 80070c0:	d045      	beq.n	800714e <__sflush_r+0xae>
 80070c2:	2300      	movs	r3, #0
 80070c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80070c8:	682f      	ldr	r7, [r5, #0]
 80070ca:	6a21      	ldr	r1, [r4, #32]
 80070cc:	602b      	str	r3, [r5, #0]
 80070ce:	d030      	beq.n	8007132 <__sflush_r+0x92>
 80070d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80070d2:	89a3      	ldrh	r3, [r4, #12]
 80070d4:	0759      	lsls	r1, r3, #29
 80070d6:	d505      	bpl.n	80070e4 <__sflush_r+0x44>
 80070d8:	6863      	ldr	r3, [r4, #4]
 80070da:	1ad2      	subs	r2, r2, r3
 80070dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80070de:	b10b      	cbz	r3, 80070e4 <__sflush_r+0x44>
 80070e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80070e2:	1ad2      	subs	r2, r2, r3
 80070e4:	2300      	movs	r3, #0
 80070e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80070e8:	6a21      	ldr	r1, [r4, #32]
 80070ea:	4628      	mov	r0, r5
 80070ec:	47b0      	blx	r6
 80070ee:	1c43      	adds	r3, r0, #1
 80070f0:	89a3      	ldrh	r3, [r4, #12]
 80070f2:	d106      	bne.n	8007102 <__sflush_r+0x62>
 80070f4:	6829      	ldr	r1, [r5, #0]
 80070f6:	291d      	cmp	r1, #29
 80070f8:	d82b      	bhi.n	8007152 <__sflush_r+0xb2>
 80070fa:	4a2a      	ldr	r2, [pc, #168]	@ (80071a4 <__sflush_r+0x104>)
 80070fc:	410a      	asrs	r2, r1
 80070fe:	07d6      	lsls	r6, r2, #31
 8007100:	d427      	bmi.n	8007152 <__sflush_r+0xb2>
 8007102:	2200      	movs	r2, #0
 8007104:	6062      	str	r2, [r4, #4]
 8007106:	04d9      	lsls	r1, r3, #19
 8007108:	6922      	ldr	r2, [r4, #16]
 800710a:	6022      	str	r2, [r4, #0]
 800710c:	d504      	bpl.n	8007118 <__sflush_r+0x78>
 800710e:	1c42      	adds	r2, r0, #1
 8007110:	d101      	bne.n	8007116 <__sflush_r+0x76>
 8007112:	682b      	ldr	r3, [r5, #0]
 8007114:	b903      	cbnz	r3, 8007118 <__sflush_r+0x78>
 8007116:	6560      	str	r0, [r4, #84]	@ 0x54
 8007118:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800711a:	602f      	str	r7, [r5, #0]
 800711c:	b1b9      	cbz	r1, 800714e <__sflush_r+0xae>
 800711e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007122:	4299      	cmp	r1, r3
 8007124:	d002      	beq.n	800712c <__sflush_r+0x8c>
 8007126:	4628      	mov	r0, r5
 8007128:	f7ff fa92 	bl	8006650 <_free_r>
 800712c:	2300      	movs	r3, #0
 800712e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007130:	e00d      	b.n	800714e <__sflush_r+0xae>
 8007132:	2301      	movs	r3, #1
 8007134:	4628      	mov	r0, r5
 8007136:	47b0      	blx	r6
 8007138:	4602      	mov	r2, r0
 800713a:	1c50      	adds	r0, r2, #1
 800713c:	d1c9      	bne.n	80070d2 <__sflush_r+0x32>
 800713e:	682b      	ldr	r3, [r5, #0]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d0c6      	beq.n	80070d2 <__sflush_r+0x32>
 8007144:	2b1d      	cmp	r3, #29
 8007146:	d001      	beq.n	800714c <__sflush_r+0xac>
 8007148:	2b16      	cmp	r3, #22
 800714a:	d11e      	bne.n	800718a <__sflush_r+0xea>
 800714c:	602f      	str	r7, [r5, #0]
 800714e:	2000      	movs	r0, #0
 8007150:	e022      	b.n	8007198 <__sflush_r+0xf8>
 8007152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007156:	b21b      	sxth	r3, r3
 8007158:	e01b      	b.n	8007192 <__sflush_r+0xf2>
 800715a:	690f      	ldr	r7, [r1, #16]
 800715c:	2f00      	cmp	r7, #0
 800715e:	d0f6      	beq.n	800714e <__sflush_r+0xae>
 8007160:	0793      	lsls	r3, r2, #30
 8007162:	680e      	ldr	r6, [r1, #0]
 8007164:	bf08      	it	eq
 8007166:	694b      	ldreq	r3, [r1, #20]
 8007168:	600f      	str	r7, [r1, #0]
 800716a:	bf18      	it	ne
 800716c:	2300      	movne	r3, #0
 800716e:	eba6 0807 	sub.w	r8, r6, r7
 8007172:	608b      	str	r3, [r1, #8]
 8007174:	f1b8 0f00 	cmp.w	r8, #0
 8007178:	dde9      	ble.n	800714e <__sflush_r+0xae>
 800717a:	6a21      	ldr	r1, [r4, #32]
 800717c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800717e:	4643      	mov	r3, r8
 8007180:	463a      	mov	r2, r7
 8007182:	4628      	mov	r0, r5
 8007184:	47b0      	blx	r6
 8007186:	2800      	cmp	r0, #0
 8007188:	dc08      	bgt.n	800719c <__sflush_r+0xfc>
 800718a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800718e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007192:	81a3      	strh	r3, [r4, #12]
 8007194:	f04f 30ff 	mov.w	r0, #4294967295
 8007198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800719c:	4407      	add	r7, r0
 800719e:	eba8 0800 	sub.w	r8, r8, r0
 80071a2:	e7e7      	b.n	8007174 <__sflush_r+0xd4>
 80071a4:	dfbffffe 	.word	0xdfbffffe

080071a8 <_fflush_r>:
 80071a8:	b538      	push	{r3, r4, r5, lr}
 80071aa:	690b      	ldr	r3, [r1, #16]
 80071ac:	4605      	mov	r5, r0
 80071ae:	460c      	mov	r4, r1
 80071b0:	b913      	cbnz	r3, 80071b8 <_fflush_r+0x10>
 80071b2:	2500      	movs	r5, #0
 80071b4:	4628      	mov	r0, r5
 80071b6:	bd38      	pop	{r3, r4, r5, pc}
 80071b8:	b118      	cbz	r0, 80071c2 <_fflush_r+0x1a>
 80071ba:	6a03      	ldr	r3, [r0, #32]
 80071bc:	b90b      	cbnz	r3, 80071c2 <_fflush_r+0x1a>
 80071be:	f7fe ff3f 	bl	8006040 <__sinit>
 80071c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d0f3      	beq.n	80071b2 <_fflush_r+0xa>
 80071ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80071cc:	07d0      	lsls	r0, r2, #31
 80071ce:	d404      	bmi.n	80071da <_fflush_r+0x32>
 80071d0:	0599      	lsls	r1, r3, #22
 80071d2:	d402      	bmi.n	80071da <_fflush_r+0x32>
 80071d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071d6:	f7ff fa1a 	bl	800660e <__retarget_lock_acquire_recursive>
 80071da:	4628      	mov	r0, r5
 80071dc:	4621      	mov	r1, r4
 80071de:	f7ff ff5f 	bl	80070a0 <__sflush_r>
 80071e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80071e4:	07da      	lsls	r2, r3, #31
 80071e6:	4605      	mov	r5, r0
 80071e8:	d4e4      	bmi.n	80071b4 <_fflush_r+0xc>
 80071ea:	89a3      	ldrh	r3, [r4, #12]
 80071ec:	059b      	lsls	r3, r3, #22
 80071ee:	d4e1      	bmi.n	80071b4 <_fflush_r+0xc>
 80071f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071f2:	f7ff fa0d 	bl	8006610 <__retarget_lock_release_recursive>
 80071f6:	e7dd      	b.n	80071b4 <_fflush_r+0xc>

080071f8 <fiprintf>:
 80071f8:	b40e      	push	{r1, r2, r3}
 80071fa:	b503      	push	{r0, r1, lr}
 80071fc:	4601      	mov	r1, r0
 80071fe:	ab03      	add	r3, sp, #12
 8007200:	4805      	ldr	r0, [pc, #20]	@ (8007218 <fiprintf+0x20>)
 8007202:	f853 2b04 	ldr.w	r2, [r3], #4
 8007206:	6800      	ldr	r0, [r0, #0]
 8007208:	9301      	str	r3, [sp, #4]
 800720a:	f7ff fca3 	bl	8006b54 <_vfiprintf_r>
 800720e:	b002      	add	sp, #8
 8007210:	f85d eb04 	ldr.w	lr, [sp], #4
 8007214:	b003      	add	sp, #12
 8007216:	4770      	bx	lr
 8007218:	20000084 	.word	0x20000084

0800721c <__swhatbuf_r>:
 800721c:	b570      	push	{r4, r5, r6, lr}
 800721e:	460c      	mov	r4, r1
 8007220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007224:	2900      	cmp	r1, #0
 8007226:	b096      	sub	sp, #88	@ 0x58
 8007228:	4615      	mov	r5, r2
 800722a:	461e      	mov	r6, r3
 800722c:	da0d      	bge.n	800724a <__swhatbuf_r+0x2e>
 800722e:	89a3      	ldrh	r3, [r4, #12]
 8007230:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007234:	f04f 0100 	mov.w	r1, #0
 8007238:	bf14      	ite	ne
 800723a:	2340      	movne	r3, #64	@ 0x40
 800723c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007240:	2000      	movs	r0, #0
 8007242:	6031      	str	r1, [r6, #0]
 8007244:	602b      	str	r3, [r5, #0]
 8007246:	b016      	add	sp, #88	@ 0x58
 8007248:	bd70      	pop	{r4, r5, r6, pc}
 800724a:	466a      	mov	r2, sp
 800724c:	f000 f862 	bl	8007314 <_fstat_r>
 8007250:	2800      	cmp	r0, #0
 8007252:	dbec      	blt.n	800722e <__swhatbuf_r+0x12>
 8007254:	9901      	ldr	r1, [sp, #4]
 8007256:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800725a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800725e:	4259      	negs	r1, r3
 8007260:	4159      	adcs	r1, r3
 8007262:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007266:	e7eb      	b.n	8007240 <__swhatbuf_r+0x24>

08007268 <__smakebuf_r>:
 8007268:	898b      	ldrh	r3, [r1, #12]
 800726a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800726c:	079d      	lsls	r5, r3, #30
 800726e:	4606      	mov	r6, r0
 8007270:	460c      	mov	r4, r1
 8007272:	d507      	bpl.n	8007284 <__smakebuf_r+0x1c>
 8007274:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007278:	6023      	str	r3, [r4, #0]
 800727a:	6123      	str	r3, [r4, #16]
 800727c:	2301      	movs	r3, #1
 800727e:	6163      	str	r3, [r4, #20]
 8007280:	b003      	add	sp, #12
 8007282:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007284:	ab01      	add	r3, sp, #4
 8007286:	466a      	mov	r2, sp
 8007288:	f7ff ffc8 	bl	800721c <__swhatbuf_r>
 800728c:	9f00      	ldr	r7, [sp, #0]
 800728e:	4605      	mov	r5, r0
 8007290:	4639      	mov	r1, r7
 8007292:	4630      	mov	r0, r6
 8007294:	f7ff fa50 	bl	8006738 <_malloc_r>
 8007298:	b948      	cbnz	r0, 80072ae <__smakebuf_r+0x46>
 800729a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800729e:	059a      	lsls	r2, r3, #22
 80072a0:	d4ee      	bmi.n	8007280 <__smakebuf_r+0x18>
 80072a2:	f023 0303 	bic.w	r3, r3, #3
 80072a6:	f043 0302 	orr.w	r3, r3, #2
 80072aa:	81a3      	strh	r3, [r4, #12]
 80072ac:	e7e2      	b.n	8007274 <__smakebuf_r+0xc>
 80072ae:	89a3      	ldrh	r3, [r4, #12]
 80072b0:	6020      	str	r0, [r4, #0]
 80072b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072b6:	81a3      	strh	r3, [r4, #12]
 80072b8:	9b01      	ldr	r3, [sp, #4]
 80072ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80072be:	b15b      	cbz	r3, 80072d8 <__smakebuf_r+0x70>
 80072c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072c4:	4630      	mov	r0, r6
 80072c6:	f000 f837 	bl	8007338 <_isatty_r>
 80072ca:	b128      	cbz	r0, 80072d8 <__smakebuf_r+0x70>
 80072cc:	89a3      	ldrh	r3, [r4, #12]
 80072ce:	f023 0303 	bic.w	r3, r3, #3
 80072d2:	f043 0301 	orr.w	r3, r3, #1
 80072d6:	81a3      	strh	r3, [r4, #12]
 80072d8:	89a3      	ldrh	r3, [r4, #12]
 80072da:	431d      	orrs	r5, r3
 80072dc:	81a5      	strh	r5, [r4, #12]
 80072de:	e7cf      	b.n	8007280 <__smakebuf_r+0x18>

080072e0 <memmove>:
 80072e0:	4288      	cmp	r0, r1
 80072e2:	b510      	push	{r4, lr}
 80072e4:	eb01 0402 	add.w	r4, r1, r2
 80072e8:	d902      	bls.n	80072f0 <memmove+0x10>
 80072ea:	4284      	cmp	r4, r0
 80072ec:	4623      	mov	r3, r4
 80072ee:	d807      	bhi.n	8007300 <memmove+0x20>
 80072f0:	1e43      	subs	r3, r0, #1
 80072f2:	42a1      	cmp	r1, r4
 80072f4:	d008      	beq.n	8007308 <memmove+0x28>
 80072f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80072fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80072fe:	e7f8      	b.n	80072f2 <memmove+0x12>
 8007300:	4402      	add	r2, r0
 8007302:	4601      	mov	r1, r0
 8007304:	428a      	cmp	r2, r1
 8007306:	d100      	bne.n	800730a <memmove+0x2a>
 8007308:	bd10      	pop	{r4, pc}
 800730a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800730e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007312:	e7f7      	b.n	8007304 <memmove+0x24>

08007314 <_fstat_r>:
 8007314:	b538      	push	{r3, r4, r5, lr}
 8007316:	4d07      	ldr	r5, [pc, #28]	@ (8007334 <_fstat_r+0x20>)
 8007318:	2300      	movs	r3, #0
 800731a:	4604      	mov	r4, r0
 800731c:	4608      	mov	r0, r1
 800731e:	4611      	mov	r1, r2
 8007320:	602b      	str	r3, [r5, #0]
 8007322:	f7f9 fdc6 	bl	8000eb2 <_fstat>
 8007326:	1c43      	adds	r3, r0, #1
 8007328:	d102      	bne.n	8007330 <_fstat_r+0x1c>
 800732a:	682b      	ldr	r3, [r5, #0]
 800732c:	b103      	cbz	r3, 8007330 <_fstat_r+0x1c>
 800732e:	6023      	str	r3, [r4, #0]
 8007330:	bd38      	pop	{r3, r4, r5, pc}
 8007332:	bf00      	nop
 8007334:	20000b34 	.word	0x20000b34

08007338 <_isatty_r>:
 8007338:	b538      	push	{r3, r4, r5, lr}
 800733a:	4d06      	ldr	r5, [pc, #24]	@ (8007354 <_isatty_r+0x1c>)
 800733c:	2300      	movs	r3, #0
 800733e:	4604      	mov	r4, r0
 8007340:	4608      	mov	r0, r1
 8007342:	602b      	str	r3, [r5, #0]
 8007344:	f7f9 fdc5 	bl	8000ed2 <_isatty>
 8007348:	1c43      	adds	r3, r0, #1
 800734a:	d102      	bne.n	8007352 <_isatty_r+0x1a>
 800734c:	682b      	ldr	r3, [r5, #0]
 800734e:	b103      	cbz	r3, 8007352 <_isatty_r+0x1a>
 8007350:	6023      	str	r3, [r4, #0]
 8007352:	bd38      	pop	{r3, r4, r5, pc}
 8007354:	20000b34 	.word	0x20000b34

08007358 <_sbrk_r>:
 8007358:	b538      	push	{r3, r4, r5, lr}
 800735a:	4d06      	ldr	r5, [pc, #24]	@ (8007374 <_sbrk_r+0x1c>)
 800735c:	2300      	movs	r3, #0
 800735e:	4604      	mov	r4, r0
 8007360:	4608      	mov	r0, r1
 8007362:	602b      	str	r3, [r5, #0]
 8007364:	f7f9 fdce 	bl	8000f04 <_sbrk>
 8007368:	1c43      	adds	r3, r0, #1
 800736a:	d102      	bne.n	8007372 <_sbrk_r+0x1a>
 800736c:	682b      	ldr	r3, [r5, #0]
 800736e:	b103      	cbz	r3, 8007372 <_sbrk_r+0x1a>
 8007370:	6023      	str	r3, [r4, #0]
 8007372:	bd38      	pop	{r3, r4, r5, pc}
 8007374:	20000b34 	.word	0x20000b34

08007378 <memcpy>:
 8007378:	440a      	add	r2, r1
 800737a:	4291      	cmp	r1, r2
 800737c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007380:	d100      	bne.n	8007384 <memcpy+0xc>
 8007382:	4770      	bx	lr
 8007384:	b510      	push	{r4, lr}
 8007386:	f811 4b01 	ldrb.w	r4, [r1], #1
 800738a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800738e:	4291      	cmp	r1, r2
 8007390:	d1f9      	bne.n	8007386 <memcpy+0xe>
 8007392:	bd10      	pop	{r4, pc}

08007394 <abort>:
 8007394:	b508      	push	{r3, lr}
 8007396:	2006      	movs	r0, #6
 8007398:	f000 f85a 	bl	8007450 <raise>
 800739c:	2001      	movs	r0, #1
 800739e:	f7f9 fd38 	bl	8000e12 <_exit>

080073a2 <_realloc_r>:
 80073a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073a6:	4680      	mov	r8, r0
 80073a8:	4615      	mov	r5, r2
 80073aa:	460c      	mov	r4, r1
 80073ac:	b921      	cbnz	r1, 80073b8 <_realloc_r+0x16>
 80073ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073b2:	4611      	mov	r1, r2
 80073b4:	f7ff b9c0 	b.w	8006738 <_malloc_r>
 80073b8:	b92a      	cbnz	r2, 80073c6 <_realloc_r+0x24>
 80073ba:	f7ff f949 	bl	8006650 <_free_r>
 80073be:	2400      	movs	r4, #0
 80073c0:	4620      	mov	r0, r4
 80073c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073c6:	f000 f85f 	bl	8007488 <_malloc_usable_size_r>
 80073ca:	4285      	cmp	r5, r0
 80073cc:	4606      	mov	r6, r0
 80073ce:	d802      	bhi.n	80073d6 <_realloc_r+0x34>
 80073d0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80073d4:	d8f4      	bhi.n	80073c0 <_realloc_r+0x1e>
 80073d6:	4629      	mov	r1, r5
 80073d8:	4640      	mov	r0, r8
 80073da:	f7ff f9ad 	bl	8006738 <_malloc_r>
 80073de:	4607      	mov	r7, r0
 80073e0:	2800      	cmp	r0, #0
 80073e2:	d0ec      	beq.n	80073be <_realloc_r+0x1c>
 80073e4:	42b5      	cmp	r5, r6
 80073e6:	462a      	mov	r2, r5
 80073e8:	4621      	mov	r1, r4
 80073ea:	bf28      	it	cs
 80073ec:	4632      	movcs	r2, r6
 80073ee:	f7ff ffc3 	bl	8007378 <memcpy>
 80073f2:	4621      	mov	r1, r4
 80073f4:	4640      	mov	r0, r8
 80073f6:	f7ff f92b 	bl	8006650 <_free_r>
 80073fa:	463c      	mov	r4, r7
 80073fc:	e7e0      	b.n	80073c0 <_realloc_r+0x1e>

080073fe <_raise_r>:
 80073fe:	291f      	cmp	r1, #31
 8007400:	b538      	push	{r3, r4, r5, lr}
 8007402:	4605      	mov	r5, r0
 8007404:	460c      	mov	r4, r1
 8007406:	d904      	bls.n	8007412 <_raise_r+0x14>
 8007408:	2316      	movs	r3, #22
 800740a:	6003      	str	r3, [r0, #0]
 800740c:	f04f 30ff 	mov.w	r0, #4294967295
 8007410:	bd38      	pop	{r3, r4, r5, pc}
 8007412:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007414:	b112      	cbz	r2, 800741c <_raise_r+0x1e>
 8007416:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800741a:	b94b      	cbnz	r3, 8007430 <_raise_r+0x32>
 800741c:	4628      	mov	r0, r5
 800741e:	f000 f831 	bl	8007484 <_getpid_r>
 8007422:	4622      	mov	r2, r4
 8007424:	4601      	mov	r1, r0
 8007426:	4628      	mov	r0, r5
 8007428:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800742c:	f000 b818 	b.w	8007460 <_kill_r>
 8007430:	2b01      	cmp	r3, #1
 8007432:	d00a      	beq.n	800744a <_raise_r+0x4c>
 8007434:	1c59      	adds	r1, r3, #1
 8007436:	d103      	bne.n	8007440 <_raise_r+0x42>
 8007438:	2316      	movs	r3, #22
 800743a:	6003      	str	r3, [r0, #0]
 800743c:	2001      	movs	r0, #1
 800743e:	e7e7      	b.n	8007410 <_raise_r+0x12>
 8007440:	2100      	movs	r1, #0
 8007442:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007446:	4620      	mov	r0, r4
 8007448:	4798      	blx	r3
 800744a:	2000      	movs	r0, #0
 800744c:	e7e0      	b.n	8007410 <_raise_r+0x12>
	...

08007450 <raise>:
 8007450:	4b02      	ldr	r3, [pc, #8]	@ (800745c <raise+0xc>)
 8007452:	4601      	mov	r1, r0
 8007454:	6818      	ldr	r0, [r3, #0]
 8007456:	f7ff bfd2 	b.w	80073fe <_raise_r>
 800745a:	bf00      	nop
 800745c:	20000084 	.word	0x20000084

08007460 <_kill_r>:
 8007460:	b538      	push	{r3, r4, r5, lr}
 8007462:	4d07      	ldr	r5, [pc, #28]	@ (8007480 <_kill_r+0x20>)
 8007464:	2300      	movs	r3, #0
 8007466:	4604      	mov	r4, r0
 8007468:	4608      	mov	r0, r1
 800746a:	4611      	mov	r1, r2
 800746c:	602b      	str	r3, [r5, #0]
 800746e:	f7f9 fcc0 	bl	8000df2 <_kill>
 8007472:	1c43      	adds	r3, r0, #1
 8007474:	d102      	bne.n	800747c <_kill_r+0x1c>
 8007476:	682b      	ldr	r3, [r5, #0]
 8007478:	b103      	cbz	r3, 800747c <_kill_r+0x1c>
 800747a:	6023      	str	r3, [r4, #0]
 800747c:	bd38      	pop	{r3, r4, r5, pc}
 800747e:	bf00      	nop
 8007480:	20000b34 	.word	0x20000b34

08007484 <_getpid_r>:
 8007484:	f7f9 bcad 	b.w	8000de2 <_getpid>

08007488 <_malloc_usable_size_r>:
 8007488:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800748c:	1f18      	subs	r0, r3, #4
 800748e:	2b00      	cmp	r3, #0
 8007490:	bfbc      	itt	lt
 8007492:	580b      	ldrlt	r3, [r1, r0]
 8007494:	18c0      	addlt	r0, r0, r3
 8007496:	4770      	bx	lr

08007498 <_init>:
 8007498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800749a:	bf00      	nop
 800749c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800749e:	bc08      	pop	{r3}
 80074a0:	469e      	mov	lr, r3
 80074a2:	4770      	bx	lr

080074a4 <_fini>:
 80074a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074a6:	bf00      	nop
 80074a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074aa:	bc08      	pop	{r3}
 80074ac:	469e      	mov	lr, r3
 80074ae:	4770      	bx	lr
