Analysis & Synthesis report for DE2-project
Tue Jun 20 13:15:15 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |c10lp_golden_top|STATE_SAMPLE
 10. State Machine - |c10lp_golden_top|STATE
 11. State Machine - |c10lp_golden_top|aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|aes_state
 12. State Machine - |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|aes_state
 13. State Machine - |c10lp_golden_top|receiver:r0|STATE
 14. State Machine - |c10lp_golden_top|receiver:r0|uart_rx:ur0|r_SM_Main
 15. State Machine - |c10lp_golden_top|sender:s0|STATE
 16. State Machine - |c10lp_golden_top|sender:s0|uart_tx:uartTX|r_SM_Main
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for trace_memory:tm0|altsyncram:traceMemory_rtl_0|altsyncram_tke1:auto_generated
 22. Parameter Settings for User Entity Instance: Top-level Entity: |c10lp_golden_top
 23. Parameter Settings for User Entity Instance: clock:clkmanager|pll:p1|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: sender:s0
 25. Parameter Settings for User Entity Instance: sender:s0|uart_tx:uartTX
 26. Parameter Settings for User Entity Instance: receiver:r0
 27. Parameter Settings for User Entity Instance: receiver:r0|uart_rx:ur0
 28. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_round
 29. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_block
 30. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF
 31. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff
 32. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff
 33. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff
 34. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff
 35. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate
 36. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff
 37. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff
 38. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff
 39. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff
 40. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|counter:cnt_round
 41. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|counter:cnt_block
 42. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF
 43. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff
 44. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff
 45. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff
 46. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff
 47. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate
 48. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff
 49. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff
 50. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff
 51. Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff
 52. Parameter Settings for Inferred Entity Instance: trace_memory:tm0|altsyncram:traceMemory_rtl_0
 53. altpll Parameter Settings by Entity Instance
 54. altsyncram Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox"
 56. Port Connectivity Checks: "aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate"
 57. Port Connectivity Checks: "aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|shiftrows:Inst_shiftrows"
 58. Port Connectivity Checks: "sender:s0|uart_tx:uartTX"
 59. Port Connectivity Checks: "sender:s0"
 60. Port Connectivity Checks: "trace_memory:tm0"
 61. Port Connectivity Checks: "cipher_memory:cm0"
 62. Port Connectivity Checks: "clock:clkmanager"
 63. Post-Synthesis Netlist Statistics for Top Partition
 64. Elapsed Time Per Partition
 65. Analysis & Synthesis Messages
 66. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 20 13:15:15 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; DE2-project                                    ;
; Top-level Entity Name              ; c10lp_golden_top                               ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 2,577                                          ;
;     Total combinational functions  ; 2,130                                          ;
;     Dedicated logic registers      ; 1,381                                          ;
; Total registers                    ; 1381                                           ;
; Total pins                         ; 18                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 8,192                                          ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; c10lp_golden_top   ; DE2-project        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                           ; Library ;
+------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../altera/tiny_AES/sboxalg.v       ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v          ;         ;
; ../altera/tiny_AES/timesx.vhd      ; yes             ; User VHDL File               ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/timesx.vhd         ;         ;
; ../altera/tiny_AES/shiftrows.vhd   ; yes             ; User VHDL File               ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/shiftrows.vhd      ;         ;
; ../altera/tiny_AES/sbox8.vhd       ; yes             ; User VHDL File               ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sbox8.vhd          ;         ;
; ../altera/tiny_AES/sbox.vhd        ; yes             ; User VHDL File               ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sbox.vhd           ;         ;
; ../altera/tiny_AES/reg.vhd         ; yes             ; User VHDL File               ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/reg.vhd            ;         ;
; ../altera/tiny_AES/rcon.vhd        ; yes             ; User VHDL File               ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/rcon.vhd           ;         ;
; ../altera/tiny_AES/mix_column.vhd  ; yes             ; User VHDL File               ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/mix_column.vhd     ;         ;
; ../altera/tiny_AES/keyschedule.vhd ; yes             ; User VHDL File               ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/keyschedule.vhd    ;         ;
; ../altera/tiny_AES/flipflop_en.vhd ; yes             ; User VHDL File               ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/flipflop_en.vhd    ;         ;
; ../altera/tiny_AES/dataBody.vhd    ; yes             ; User VHDL File               ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/dataBody.vhd       ;         ;
; ../altera/tiny_AES/counter.vhd     ; yes             ; User VHDL File               ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/counter.vhd        ;         ;
; ../altera/tiny_AES/controler.vhd   ; yes             ; User VHDL File               ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/controler.vhd      ;         ;
; ../altera/tiny_AES/aes_tiny.vhd    ; yes             ; User VHDL File               ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/aes_tiny.vhd       ;         ;
; ../altera/uartTX.v                 ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartTX.v                    ;         ;
; ../altera/uartrx.v                 ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartrx.v                    ;         ;
; ../altera/sender.v                 ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/sender.v                    ;         ;
; ../altera/receiver.v               ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/receiver.v                  ;         ;
; ../altera/pll.v                    ; yes             ; User Wizard-Generated File   ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/pll.v                       ;         ;
; ../altera/memory.v                 ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v                    ;         ;
; ../altera/clock.v                  ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/clock.v                     ;         ;
; ../altera/c10lp_golden_top.v       ; yes             ; User Verilog HDL File        ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v          ;         ;
; altpll.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf                                                                                                   ;         ;
; aglobal221.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                               ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                                                              ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                            ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                            ;         ;
; db/pll_altpll.v                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/DE2-project/db/pll_altpll.v        ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                               ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                        ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                  ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                               ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                ;         ;
; altrom.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                                                   ;         ;
; altram.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                                                   ;         ;
; altdpram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                                 ;         ;
; db/altsyncram_tke1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/DE2-project/db/altsyncram_tke1.tdf ;         ;
+------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,577                                                                                      ;
;                                             ;                                                                                            ;
; Total combinational functions               ; 2130                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                            ;
;     -- 4 input functions                    ; 961                                                                                        ;
;     -- 3 input functions                    ; 442                                                                                        ;
;     -- <=2 input functions                  ; 727                                                                                        ;
;                                             ;                                                                                            ;
; Logic elements by mode                      ;                                                                                            ;
;     -- normal mode                          ; 1855                                                                                       ;
;     -- arithmetic mode                      ; 275                                                                                        ;
;                                             ;                                                                                            ;
; Total registers                             ; 1381                                                                                       ;
;     -- Dedicated logic registers            ; 1381                                                                                       ;
;     -- I/O registers                        ; 0                                                                                          ;
;                                             ;                                                                                            ;
; I/O pins                                    ; 18                                                                                         ;
; Total memory bits                           ; 8192                                                                                       ;
;                                             ;                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                          ;
;                                             ;                                                                                            ;
; Total PLLs                                  ; 1                                                                                          ;
;     -- PLLs                                 ; 1                                                                                          ;
;                                             ;                                                                                            ;
; Maximum fan-out node                        ; clock:clkmanager|pll:p1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1364                                                                                       ;
; Total fan-out                               ; 11808                                                                                      ;
; Average fan-out                             ; 3.32                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                     ; Entity Name      ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |c10lp_golden_top                           ; 2130 (857)          ; 1381 (551)                ; 8192        ; 0            ; 0       ; 0         ; 18   ; 0            ; |c10lp_golden_top                                                                                                                                       ; c10lp_golden_top ; work         ;
;    |aes_tiny:gen_code_label[0].aes_tinyi|   ; 743 (80)            ; 268 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi                                                                                                  ; aes_tiny         ; work         ;
;       |controler:fsm|                       ; 22 (13)             ; 12 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm                                                                                    ; controler        ; work         ;
;          |counter:cnt_block|                ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_block                                                                  ; counter          ; work         ;
;          |counter:cnt_round|                ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_round                                                                  ; counter          ; work         ;
;       |dataBody:Inst_dataBody|              ; 126 (0)             ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody                                                                           ; dataBody         ; work         ;
;          |reg:state_FF|                     ; 126 (0)             ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF                                                              ; reg              ; work         ;
;             |flipflop_en:\gen_ff:1:ff|      ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff                                     ; flipflop_en      ; work         ;
;             |flipflop_en:\gen_ff:2:ff|      ; 30 (30)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff                                     ; flipflop_en      ; work         ;
;             |flipflop_en:\gen_ff:3:ff|      ; 30 (30)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff                                     ; flipflop_en      ; work         ;
;             |flipflop_en:\gen_ff:4:ff|      ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff                                     ; flipflop_en      ; work         ;
;       |keyschedule:Inst_keyschedule|        ; 142 (40)            ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule                                                                     ; keyschedule      ; work         ;
;          |rcon:Inst_rcon|                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|rcon:Inst_rcon                                                      ; rcon             ; work         ;
;          |reg:keystate|                     ; 96 (0)              ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate                                                        ; reg              ; work         ;
;             |flipflop_en:\gen_ff:1:ff|      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff                               ; flipflop_en      ; work         ;
;             |flipflop_en:\gen_ff:2:ff|      ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff                               ; flipflop_en      ; work         ;
;             |flipflop_en:\gen_ff:3:ff|      ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff                               ; flipflop_en      ; work         ;
;             |flipflop_en:\gen_ff:4:ff|      ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff                               ; flipflop_en      ; work         ;
;       |mix_column:Inst_mix_column|          ; 75 (75)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|mix_column:Inst_mix_column                                                                       ; mix_column       ; work         ;
;       |sbox:Inst_sbox|                      ; 298 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox                                                                                   ; sbox             ; work         ;
;          |sbox8:bits15_8|                   ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits15_8                                                                    ; sbox8            ; work         ;
;             |bSbox:Inst_bSbox|              ; 73 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits15_8|bSbox:Inst_bSbox                                                   ; bSbox            ; work         ;
;                |GF_INV_8:inv|               ; 47 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits15_8|bSbox:Inst_bSbox|GF_INV_8:inv                                      ; GF_INV_8         ; work         ;
;                   |GF_INV_4:dinv|           ; 13 (9)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits15_8|bSbox:Inst_bSbox|GF_INV_8:inv|GF_INV_4:dinv                        ; GF_INV_4         ; work         ;
;                      |GF_MULS_2:pmul|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits15_8|bSbox:Inst_bSbox|GF_INV_8:inv|GF_INV_4:dinv|GF_MULS_2:pmul         ; GF_MULS_2        ; work         ;
;                      |GF_MULS_2:qmul|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits15_8|bSbox:Inst_bSbox|GF_INV_8:inv|GF_INV_4:dinv|GF_MULS_2:qmul         ; GF_MULS_2        ; work         ;
;                   |GF_MULS_4:pmul|          ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits15_8|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul                       ; GF_MULS_4        ; work         ;
;                      |GF_MULS_2:himul|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits15_8|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul|GF_MULS_2:himul       ; GF_MULS_2        ; work         ;
;                      |GF_MULS_2:lomul|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits15_8|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul|GF_MULS_2:lomul       ; GF_MULS_2        ; work         ;
;                      |GF_MULS_SCL_2:summul| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits15_8|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul|GF_MULS_SCL_2:summul  ; GF_MULS_SCL_2    ; work         ;
;                   |GF_MULS_4:qmul|          ; 6 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits15_8|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:qmul                       ; GF_MULS_4        ; work         ;
;                      |GF_MULS_2:himul|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits15_8|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:qmul|GF_MULS_2:himul       ; GF_MULS_2        ; work         ;
;                      |GF_MULS_2:lomul|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits15_8|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:qmul|GF_MULS_2:lomul       ; GF_MULS_2        ; work         ;
;                      |GF_MULS_SCL_2:summul| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits15_8|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:qmul|GF_MULS_SCL_2:summul  ; GF_MULS_SCL_2    ; work         ;
;          |sbox8:bits23_16|                  ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits23_16                                                                   ; sbox8            ; work         ;
;             |bSbox:Inst_bSbox|              ; 74 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits23_16|bSbox:Inst_bSbox                                                  ; bSbox            ; work         ;
;                |GF_INV_8:inv|               ; 51 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits23_16|bSbox:Inst_bSbox|GF_INV_8:inv                                     ; GF_INV_8         ; work         ;
;                   |GF_INV_4:dinv|           ; 13 (9)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits23_16|bSbox:Inst_bSbox|GF_INV_8:inv|GF_INV_4:dinv                       ; GF_INV_4         ; work         ;
;                      |GF_MULS_2:pmul|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits23_16|bSbox:Inst_bSbox|GF_INV_8:inv|GF_INV_4:dinv|GF_MULS_2:pmul        ; GF_MULS_2        ; work         ;
;                      |GF_MULS_2:qmul|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits23_16|bSbox:Inst_bSbox|GF_INV_8:inv|GF_INV_4:dinv|GF_MULS_2:qmul        ; GF_MULS_2        ; work         ;
;                   |GF_MULS_4:pmul|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits23_16|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul                      ; GF_MULS_4        ; work         ;
;                      |GF_MULS_2:himul|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits23_16|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul|GF_MULS_2:himul      ; GF_MULS_2        ; work         ;
;                      |GF_MULS_2:lomul|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits23_16|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul|GF_MULS_2:lomul      ; GF_MULS_2        ; work         ;
;                      |GF_MULS_SCL_2:summul| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits23_16|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul|GF_MULS_SCL_2:summul ; GF_MULS_SCL_2    ; work         ;
;                   |GF_MULS_4:qmul|          ; 9 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits23_16|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:qmul                      ; GF_MULS_4        ; work         ;
;                      |GF_MULS_2:himul|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits23_16|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:qmul|GF_MULS_2:himul      ; GF_MULS_2        ; work         ;
;                      |GF_MULS_2:lomul|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits23_16|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:qmul|GF_MULS_2:lomul      ; GF_MULS_2        ; work         ;
;                      |GF_MULS_SCL_2:summul| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits23_16|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:qmul|GF_MULS_SCL_2:summul ; GF_MULS_SCL_2    ; work         ;
;          |sbox8:bits31_24|                  ; 75 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24                                                                   ; sbox8            ; work         ;
;             |bSbox:Inst_bSbox|              ; 75 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox                                                  ; bSbox            ; work         ;
;                |GF_INV_8:inv|               ; 47 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv                                     ; GF_INV_8         ; work         ;
;                   |GF_INV_4:dinv|           ; 15 (9)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv|GF_INV_4:dinv                       ; GF_INV_4         ; work         ;
;                      |GF_MULS_2:pmul|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv|GF_INV_4:dinv|GF_MULS_2:pmul        ; GF_MULS_2        ; work         ;
;                      |GF_MULS_2:qmul|       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv|GF_INV_4:dinv|GF_MULS_2:qmul        ; GF_MULS_2        ; work         ;
;                   |GF_MULS_4:pmul|          ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul                      ; GF_MULS_4        ; work         ;
;                      |GF_MULS_2:himul|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul|GF_MULS_2:himul      ; GF_MULS_2        ; work         ;
;                      |GF_MULS_2:lomul|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul|GF_MULS_2:lomul      ; GF_MULS_2        ; work         ;
;                      |GF_MULS_SCL_2:summul| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul|GF_MULS_SCL_2:summul ; GF_MULS_SCL_2    ; work         ;
;                   |GF_MULS_4:qmul|          ; 6 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:qmul                      ; GF_MULS_4        ; work         ;
;                      |GF_MULS_2:lomul|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:qmul|GF_MULS_2:lomul      ; GF_MULS_2        ; work         ;
;                      |GF_MULS_SCL_2:summul| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:qmul|GF_MULS_SCL_2:summul ; GF_MULS_SCL_2    ; work         ;
;          |sbox8:bits7_0|                    ; 76 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits7_0                                                                     ; sbox8            ; work         ;
;             |bSbox:Inst_bSbox|              ; 76 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits7_0|bSbox:Inst_bSbox                                                    ; bSbox            ; work         ;
;                |GF_INV_8:inv|               ; 50 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits7_0|bSbox:Inst_bSbox|GF_INV_8:inv                                       ; GF_INV_8         ; work         ;
;                   |GF_INV_4:dinv|           ; 12 (8)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits7_0|bSbox:Inst_bSbox|GF_INV_8:inv|GF_INV_4:dinv                         ; GF_INV_4         ; work         ;
;                      |GF_MULS_2:pmul|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits7_0|bSbox:Inst_bSbox|GF_INV_8:inv|GF_INV_4:dinv|GF_MULS_2:pmul          ; GF_MULS_2        ; work         ;
;                      |GF_MULS_2:qmul|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits7_0|bSbox:Inst_bSbox|GF_INV_8:inv|GF_INV_4:dinv|GF_MULS_2:qmul          ; GF_MULS_2        ; work         ;
;                   |GF_MULS_4:pmul|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits7_0|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul                        ; GF_MULS_4        ; work         ;
;                      |GF_MULS_2:himul|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits7_0|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul|GF_MULS_2:himul        ; GF_MULS_2        ; work         ;
;                      |GF_MULS_2:lomul|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits7_0|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul|GF_MULS_2:lomul        ; GF_MULS_2        ; work         ;
;                      |GF_MULS_SCL_2:summul| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits7_0|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul|GF_MULS_SCL_2:summul   ; GF_MULS_SCL_2    ; work         ;
;                   |GF_MULS_4:qmul|          ; 5 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits7_0|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:qmul                        ; GF_MULS_4        ; work         ;
;                      |GF_MULS_2:lomul|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits7_0|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:qmul|GF_MULS_2:lomul        ; GF_MULS_2        ; work         ;
;                      |GF_MULS_SCL_2:summul| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits7_0|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:qmul|GF_MULS_SCL_2:summul   ; GF_MULS_SCL_2    ; work         ;
;    |cipher_memory:cm0|                      ; 4 (4)               ; 384 (384)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|cipher_memory:cm0                                                                                                                     ; cipher_memory    ; work         ;
;    |clock:clkmanager|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|clock:clkmanager                                                                                                                      ; clock            ; work         ;
;       |pll:p1|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|clock:clkmanager|pll:p1                                                                                                               ; pll              ; work         ;
;          |altpll:altpll_component|          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|clock:clkmanager|pll:p1|altpll:altpll_component                                                                                       ; altpll           ; work         ;
;             |pll_altpll:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|clock:clkmanager|pll:p1|altpll:altpll_component|pll_altpll:auto_generated                                                             ; pll_altpll       ; work         ;
;    |receiver:r0|                            ; 110 (59)            ; 88 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|receiver:r0                                                                                                                           ; receiver         ; work         ;
;       |uart_rx:ur0|                         ; 51 (51)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|receiver:r0|uart_rx:ur0                                                                                                               ; uart_rx          ; work         ;
;    |sender:s0|                              ; 414 (370)           ; 82 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|sender:s0                                                                                                                             ; sender           ; work         ;
;       |uart_tx:uartTX|                      ; 44 (44)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|sender:s0|uart_tx:uartTX                                                                                                              ; uart_tx          ; work         ;
;    |trace_memory:tm0|                       ; 2 (2)               ; 8 (8)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|trace_memory:tm0                                                                                                                      ; trace_memory     ; work         ;
;       |altsyncram:traceMemory_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|trace_memory:tm0|altsyncram:traceMemory_rtl_0                                                                                         ; altsyncram       ; work         ;
;          |altsyncram_tke1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c10lp_golden_top|trace_memory:tm0|altsyncram:traceMemory_rtl_0|altsyncram_tke1:auto_generated                                                          ; altsyncram_tke1  ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; trace_memory:tm0|altsyncram:traceMemory_rtl_0|altsyncram_tke1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c10lp_golden_top|STATE_SAMPLE                                                                                       ;
+-----------------------------+--------------------------+-----------------------------+--------------------------+--------------------+
; Name                        ; STATE_SAMPLE.SAMPLE_DONE ; STATE_SAMPLE.SAMPLE_COLLECT ; STATE_SAMPLE.SAMPLE_WAIT ; STATE_SAMPLE.RESET ;
+-----------------------------+--------------------------+-----------------------------+--------------------------+--------------------+
; STATE_SAMPLE.RESET          ; 0                        ; 0                           ; 0                        ; 0                  ;
; STATE_SAMPLE.SAMPLE_WAIT    ; 0                        ; 0                           ; 1                        ; 1                  ;
; STATE_SAMPLE.SAMPLE_COLLECT ; 0                        ; 1                           ; 0                        ; 1                  ;
; STATE_SAMPLE.SAMPLE_DONE    ; 1                        ; 0                           ; 0                        ; 1                  ;
+-----------------------------+--------------------------+-----------------------------+--------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c10lp_golden_top|STATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------+----------------------------+---------------------------+----------------------+---------------------------+----------------------+-------------------------+------------------------+-------------------+--------------------------+-------------------------+--------------------+---------------------+----------------+------------------------+-------------------------+-------------------+---------------------+-----------------+----------------+---------------------+----------------+-----------------+------------------+-------------+-------------+---------------+
; Name                       ; STATE.TRANSMIT_PARAM_DELAY ; STATE.TRANSMIT_PARAM_WAIT ; STATE.TRANSMIT_PARAM ; STATE.TRANSMIT_TRACE_WAIT ; STATE.TRANSMIT_TRACE ; STATE.TRANSMIT_CT_DELAY ; STATE.TRANSMIT_CT_WAIT ; STATE.TRANSMIT_CT ; STATE.TRANSMIT_KEY_DELAY ; STATE.TRANSMIT_KEY_WAIT ; STATE.TRANSMIT_KEY ; STATE.WAIT_TRANSMIT ; STATE.ENC_DVLD ; STATE.TRANSMIT_PT_WAIT ; STATE.TRANSMIT_PT_DELAY ; STATE.TRANSMIT_PT ; STATE.ENC_WAIT_DVLD ; STATE.ENC_DRDY1 ; STATE.ENC_DRDY ; STATE.ENC_WAIT_KVLD ; STATE.ENC_KRDY ; STATE.START_ENC ; STATE.READ_DELAY ; STATE.START ; STATE.RESET ; STATE.WRAP_UP ;
+----------------------------+----------------------------+---------------------------+----------------------+---------------------------+----------------------+-------------------------+------------------------+-------------------+--------------------------+-------------------------+--------------------+---------------------+----------------+------------------------+-------------------------+-------------------+---------------------+-----------------+----------------+---------------------+----------------+-----------------+------------------+-------------+-------------+---------------+
; STATE.RESET                ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 0           ; 0             ;
; STATE.START                ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 1           ; 1           ; 0             ;
; STATE.READ_DELAY           ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 1                ; 0           ; 1           ; 0             ;
; STATE.START_ENC            ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 1               ; 0                ; 0           ; 1           ; 0             ;
; STATE.ENC_KRDY             ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 1              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.ENC_WAIT_KVLD        ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 1                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.ENC_DRDY             ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 1              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.ENC_DRDY1            ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 1               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.ENC_WAIT_DVLD        ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 1                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.TRANSMIT_PT          ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 1                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.TRANSMIT_PT_DELAY    ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 1                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.TRANSMIT_PT_WAIT     ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 1                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.ENC_DVLD             ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 1              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.WAIT_TRANSMIT        ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 1                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.TRANSMIT_KEY         ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 1                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.TRANSMIT_KEY_WAIT    ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 1                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.TRANSMIT_KEY_DELAY   ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 1                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.TRANSMIT_CT          ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 1                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.TRANSMIT_CT_WAIT     ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 1                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.TRANSMIT_CT_DELAY    ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 1                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.TRANSMIT_TRACE       ; 0                          ; 0                         ; 0                    ; 0                         ; 1                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.TRANSMIT_TRACE_WAIT  ; 0                          ; 0                         ; 0                    ; 1                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.TRANSMIT_PARAM       ; 0                          ; 0                         ; 1                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.TRANSMIT_PARAM_WAIT  ; 0                          ; 1                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.TRANSMIT_PARAM_DELAY ; 1                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 0             ;
; STATE.WRAP_UP              ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                       ; 0                      ; 0                 ; 0                        ; 0                       ; 0                  ; 0                   ; 0              ; 0                      ; 0                       ; 0                 ; 0                   ; 0               ; 0              ; 0                   ; 0              ; 0               ; 0                ; 0           ; 1           ; 1             ;
+----------------------------+----------------------------+---------------------------+----------------------+---------------------------+----------------------+-------------------------+------------------------+-------------------+--------------------------+-------------------------+--------------------+---------------------+----------------+------------------------+-------------------------+-------------------+---------------------+-----------------+----------------+---------------------+----------------+-----------------+------------------+-------------+-------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c10lp_golden_top|aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|aes_state                                                                       ;
+--------------------------------+------------------+-------------------+--------------------------------+---------------------+--------------------+------------------+
; Name                           ; aes_state.S_DONE ; aes_state.S_ROUND ; aes_state.S_KEYSCHED_SHIFTROWS ; aes_state.S_DATA_IN ; aes_state.S_GAMMEL ; aes_state.S_IDLE ;
+--------------------------------+------------------+-------------------+--------------------------------+---------------------+--------------------+------------------+
; aes_state.S_IDLE               ; 0                ; 0                 ; 0                              ; 0                   ; 0                  ; 0                ;
; aes_state.S_GAMMEL             ; 0                ; 0                 ; 0                              ; 0                   ; 1                  ; 1                ;
; aes_state.S_DATA_IN            ; 0                ; 0                 ; 0                              ; 1                   ; 0                  ; 1                ;
; aes_state.S_KEYSCHED_SHIFTROWS ; 0                ; 0                 ; 1                              ; 0                   ; 0                  ; 1                ;
; aes_state.S_ROUND              ; 0                ; 1                 ; 0                              ; 0                   ; 0                  ; 1                ;
; aes_state.S_DONE               ; 1                ; 0                 ; 0                              ; 0                   ; 0                  ; 1                ;
+--------------------------------+------------------+-------------------+--------------------------------+---------------------+--------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|aes_state                                                                       ;
+--------------------------------+------------------+-------------------+--------------------------------+---------------------+--------------------+------------------+
; Name                           ; aes_state.S_DONE ; aes_state.S_ROUND ; aes_state.S_KEYSCHED_SHIFTROWS ; aes_state.S_DATA_IN ; aes_state.S_GAMMEL ; aes_state.S_IDLE ;
+--------------------------------+------------------+-------------------+--------------------------------+---------------------+--------------------+------------------+
; aes_state.S_IDLE               ; 0                ; 0                 ; 0                              ; 0                   ; 0                  ; 0                ;
; aes_state.S_GAMMEL             ; 0                ; 0                 ; 0                              ; 0                   ; 1                  ; 1                ;
; aes_state.S_DATA_IN            ; 0                ; 0                 ; 0                              ; 1                   ; 0                  ; 1                ;
; aes_state.S_KEYSCHED_SHIFTROWS ; 0                ; 0                 ; 1                              ; 0                   ; 0                  ; 1                ;
; aes_state.S_ROUND              ; 0                ; 1                 ; 0                              ; 0                   ; 0                  ; 1                ;
; aes_state.S_DONE               ; 1                ; 0                 ; 0                              ; 0                   ; 0                  ; 1                ;
+--------------------------------+------------------+-------------------+--------------------------------+---------------------+--------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |c10lp_golden_top|receiver:r0|STATE                      ;
+-----------------+------------+-----------------+------------+------------+
; Name            ; STATE.DONE ; STATE.UART_WAIT ; STATE.READ ; STATE.WAIT ;
+-----------------+------------+-----------------+------------+------------+
; STATE.WAIT      ; 0          ; 0               ; 0          ; 0          ;
; STATE.READ      ; 0          ; 0               ; 1          ; 1          ;
; STATE.UART_WAIT ; 0          ; 1               ; 0          ; 1          ;
; STATE.DONE      ; 1          ; 0               ; 0          ; 1          ;
+-----------------+------------+-----------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c10lp_golden_top|receiver:r0|uart_rx:ur0|r_SM_Main                                                                            ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_RX_STOP_BIT ; r_SM_Main.s_RX_DATA_BITS ; r_SM_Main.s_RX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_RX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c10lp_golden_top|sender:s0|STATE                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------+---------------------------+----------------------+-------------+---------------------------+----------------------+-----------------------------+------------------------+-------------------+------------------------------+-------------------------+--------------------+-----------------------------+------------------------+-------------------+------------+--------------------------------+--------------------------------+
; Name                           ; STATE.TRANSMIT_PARAM_DONE ; STATE.TRANSMIT_PARAM ; STATE.DELAY ; STATE.TRANSMIT_TRACE_DONE ; STATE.TRANSMIT_TRACE ; STATE.TRANSMIT_CT_UART_DONE ; STATE.TRANSMIT_CT_DONE ; STATE.TRANSMIT_CT ; STATE.TRANSMIT_KEY_UART_DONE ; STATE.TRANSMIT_KEY_DONE ; STATE.TRANSMIT_KEY ; STATE.TRANSMIT_PT_UART_DONE ; STATE.TRANSMIT_PT_DONE ; STATE.TRANSMIT_PT ; STATE.WAIT ; STATE.TRANSMIT_TRACE_UART_DONE ; STATE.TRANSMIT_PARAM_UART_DONE ;
+--------------------------------+---------------------------+----------------------+-------------+---------------------------+----------------------+-----------------------------+------------------------+-------------------+------------------------------+-------------------------+--------------------+-----------------------------+------------------------+-------------------+------------+--------------------------------+--------------------------------+
; STATE.WAIT                     ; 0                         ; 0                    ; 0           ; 0                         ; 0                    ; 0                           ; 0                      ; 0                 ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                 ; 0          ; 0                              ; 0                              ;
; STATE.TRANSMIT_PT              ; 0                         ; 0                    ; 0           ; 0                         ; 0                    ; 0                           ; 0                      ; 0                 ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 1                 ; 1          ; 0                              ; 0                              ;
; STATE.TRANSMIT_PT_DONE         ; 0                         ; 0                    ; 0           ; 0                         ; 0                    ; 0                           ; 0                      ; 0                 ; 0                            ; 0                       ; 0                  ; 0                           ; 1                      ; 0                 ; 1          ; 0                              ; 0                              ;
; STATE.TRANSMIT_PT_UART_DONE    ; 0                         ; 0                    ; 0           ; 0                         ; 0                    ; 0                           ; 0                      ; 0                 ; 0                            ; 0                       ; 0                  ; 1                           ; 0                      ; 0                 ; 1          ; 0                              ; 0                              ;
; STATE.TRANSMIT_KEY             ; 0                         ; 0                    ; 0           ; 0                         ; 0                    ; 0                           ; 0                      ; 0                 ; 0                            ; 0                       ; 1                  ; 0                           ; 0                      ; 0                 ; 1          ; 0                              ; 0                              ;
; STATE.TRANSMIT_KEY_DONE        ; 0                         ; 0                    ; 0           ; 0                         ; 0                    ; 0                           ; 0                      ; 0                 ; 0                            ; 1                       ; 0                  ; 0                           ; 0                      ; 0                 ; 1          ; 0                              ; 0                              ;
; STATE.TRANSMIT_KEY_UART_DONE   ; 0                         ; 0                    ; 0           ; 0                         ; 0                    ; 0                           ; 0                      ; 0                 ; 1                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                 ; 1          ; 0                              ; 0                              ;
; STATE.TRANSMIT_CT              ; 0                         ; 0                    ; 0           ; 0                         ; 0                    ; 0                           ; 0                      ; 1                 ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                 ; 1          ; 0                              ; 0                              ;
; STATE.TRANSMIT_CT_DONE         ; 0                         ; 0                    ; 0           ; 0                         ; 0                    ; 0                           ; 1                      ; 0                 ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                 ; 1          ; 0                              ; 0                              ;
; STATE.TRANSMIT_CT_UART_DONE    ; 0                         ; 0                    ; 0           ; 0                         ; 0                    ; 1                           ; 0                      ; 0                 ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                 ; 1          ; 0                              ; 0                              ;
; STATE.TRANSMIT_TRACE           ; 0                         ; 0                    ; 0           ; 0                         ; 1                    ; 0                           ; 0                      ; 0                 ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                 ; 1          ; 0                              ; 0                              ;
; STATE.TRANSMIT_TRACE_DONE      ; 0                         ; 0                    ; 0           ; 1                         ; 0                    ; 0                           ; 0                      ; 0                 ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                 ; 1          ; 0                              ; 0                              ;
; STATE.TRANSMIT_TRACE_UART_DONE ; 0                         ; 0                    ; 0           ; 0                         ; 0                    ; 0                           ; 0                      ; 0                 ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                 ; 1          ; 1                              ; 0                              ;
; STATE.DELAY                    ; 0                         ; 0                    ; 1           ; 0                         ; 0                    ; 0                           ; 0                      ; 0                 ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                 ; 1          ; 0                              ; 0                              ;
; STATE.TRANSMIT_PARAM           ; 0                         ; 1                    ; 0           ; 0                         ; 0                    ; 0                           ; 0                      ; 0                 ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                 ; 1          ; 0                              ; 0                              ;
; STATE.TRANSMIT_PARAM_DONE      ; 1                         ; 0                    ; 0           ; 0                         ; 0                    ; 0                           ; 0                      ; 0                 ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                 ; 1          ; 0                              ; 0                              ;
; STATE.TRANSMIT_PARAM_UART_DONE ; 0                         ; 0                    ; 0           ; 0                         ; 0                    ; 0                           ; 0                      ; 0                 ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                 ; 1          ; 0                              ; 1                              ;
+--------------------------------+---------------------------+----------------------+-------------+---------------------------+----------------------+-----------------------------+------------------------+-------------------+------------------------------+-------------------------+--------------------+-----------------------------+------------------------+-------------------+------------+--------------------------------+--------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c10lp_golden_top|sender:s0|uart_tx:uartTX|r_SM_Main                                                                           ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_TX_STOP_BIT ; r_SM_Main.s_TX_DATA_BITS ; r_SM_Main.s_TX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_TX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_TX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_TX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; keyReg[0..3,8,12..15,17,20..25,28..31,34,36..40,42,44..47,49,50,52..58,60..63,67..72,75..79,81,83..89,91..95,98..104,106..111,113..127] ; Stuck at GND due to stuck port data_in                                                                                                  ;
; receive_addr[0..2]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                  ;
; tracer_w_memsel[1,2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                  ;
; tracer_w_memsel[0]                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                  ;
; keyReg[4..7,9..11,16,18,19,26,27,32,33,35,41,43,48,51,59,64..66,73,74,80,82,90,96,97,112]                                               ; Merged with keyReg[105]                                                                                                                 ;
; STATE_SAMPLE~7                                                                                                                          ; Lost fanout                                                                                                                             ;
; STATE_SAMPLE~8                                                                                                                          ; Lost fanout                                                                                                                             ;
; STATE_SAMPLE~9                                                                                                                          ; Lost fanout                                                                                                                             ;
; STATE_SAMPLE~10                                                                                                                         ; Lost fanout                                                                                                                             ;
; STATE_SAMPLE~11                                                                                                                         ; Lost fanout                                                                                                                             ;
; STATE_SAMPLE~12                                                                                                                         ; Lost fanout                                                                                                                             ;
; STATE_SAMPLE~13                                                                                                                         ; Lost fanout                                                                                                                             ;
; STATE_SAMPLE~14                                                                                                                         ; Lost fanout                                                                                                                             ;
; STATE~31                                                                                                                                ; Lost fanout                                                                                                                             ;
; STATE~32                                                                                                                                ; Lost fanout                                                                                                                             ;
; STATE~33                                                                                                                                ; Lost fanout                                                                                                                             ;
; STATE~34                                                                                                                                ; Lost fanout                                                                                                                             ;
; STATE~35                                                                                                                                ; Lost fanout                                                                                                                             ;
; STATE~36                                                                                                                                ; Lost fanout                                                                                                                             ;
; STATE~37                                                                                                                                ; Lost fanout                                                                                                                             ;
; receiver:r0|STATE~8                                                                                                                     ; Lost fanout                                                                                                                             ;
; receiver:r0|STATE~9                                                                                                                     ; Lost fanout                                                                                                                             ;
; receiver:r0|STATE~10                                                                                                                    ; Lost fanout                                                                                                                             ;
; receiver:r0|STATE~11                                                                                                                    ; Lost fanout                                                                                                                             ;
; receiver:r0|STATE~12                                                                                                                    ; Lost fanout                                                                                                                             ;
; receiver:r0|STATE~13                                                                                                                    ; Lost fanout                                                                                                                             ;
; receiver:r0|STATE~14                                                                                                                    ; Lost fanout                                                                                                                             ;
; receiver:r0|STATE~15                                                                                                                    ; Lost fanout                                                                                                                             ;
; receiver:r0|uart_rx:ur0|r_SM_Main~2                                                                                                     ; Lost fanout                                                                                                                             ;
; receiver:r0|uart_rx:ur0|r_SM_Main~3                                                                                                     ; Lost fanout                                                                                                                             ;
; sender:s0|STATE~21                                                                                                                      ; Lost fanout                                                                                                                             ;
; sender:s0|STATE~24                                                                                                                      ; Lost fanout                                                                                                                             ;
; sender:s0|STATE~25                                                                                                                      ; Lost fanout                                                                                                                             ;
; sender:s0|STATE~26                                                                                                                      ; Lost fanout                                                                                                                             ;
; sender:s0|STATE~27                                                                                                                      ; Lost fanout                                                                                                                             ;
; sender:s0|STATE~28                                                                                                                      ; Lost fanout                                                                                                                             ;
; sender:s0|uart_tx:uartTX|r_SM_Main~2                                                                                                    ; Lost fanout                                                                                                                             ;
; sender:s0|uart_tx:uartTX|r_SM_Main~3                                                                                                    ; Lost fanout                                                                                                                             ;
; aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|aes_state.S_DONE                                                                     ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|aes_state.S_DONE                                                         ;
; aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|counter:cnt_block|count_reg[0]                                                       ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_block|count_reg[0]                                           ;
; aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|counter:cnt_block|count_reg[1]                                                       ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_block|count_reg[1]                                           ;
; aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|counter:cnt_round|count_reg[0]                                                       ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_round|count_reg[0]                                           ;
; aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|counter:cnt_round|count_reg[1]                                                       ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_round|count_reg[1]                                           ;
; aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|counter:cnt_round|count_reg[2]                                                       ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_round|count_reg[2]                                           ;
; aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|counter:cnt_round|count_reg[3]                                                       ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_round|count_reg[3]                                           ;
; aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|aes_state.S_ROUND                                                                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|aes_state.S_ROUND                                                        ;
; aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|aes_state.S_IDLE                                                                     ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|aes_state.S_IDLE                                                         ;
; aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|aes_state.S_KEYSCHED_SHIFTROWS                                                       ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|aes_state.S_KEYSCHED_SHIFTROWS                                           ;
; aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|aes_state.S_GAMMEL                                                                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|aes_state.S_GAMMEL                                                       ;
; aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|aes_state.S_DATA_IN                                                                  ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|aes_state.S_DATA_IN                                                      ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[31]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[31]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[23]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[23]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[15]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[15]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[7]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[7]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[31]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[31]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[23]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[23]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[15]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[15]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[7]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[7]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[31]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[31]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[23]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[23]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[15]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[15]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[7]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[7]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[31]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[31]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[23]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[23]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[15]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[15]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[7]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[7]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[30]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[30]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[22]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[22]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[14]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[14]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[6]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[6]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[30]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[30]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[22]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[22]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[14]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[14]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[6]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[6]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[30]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[30]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[22]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[22]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[14]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[14]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[6]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[6]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[30]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[30]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[22]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[22]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[14]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[14]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[6]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[6]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[29]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[29]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[21]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[21]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[13]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[13]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[5]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[5]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[29]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[29]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[21]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[21]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[13]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[13]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[5]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[5]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[29]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[29]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[21]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[21]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[13]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[13]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[5]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[5]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[29]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[29]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[21]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[21]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[13]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[13]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[5]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[5]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[28]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[28]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[20]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[20]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[12]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[12]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[4]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[4]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[28]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[28]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[20]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[20]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[12]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[12]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[4]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[4]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[28]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[28]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[20]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[20]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[12]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[12]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[4]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[4]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[28]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[28]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[20]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[20]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[12]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[12]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[4]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[4]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[27]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[27]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[19]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[19]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[11]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[11]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[3]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[3]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[27]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[27]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[19]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[19]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[11]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[11]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[3]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[3]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[27]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[27]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[19]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[19]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[11]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[11]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[3]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[3]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[27]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[27]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[19]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[19]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[11]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[11]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[3]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[3]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[26]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[26]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[18]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[18]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[10]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[10]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[2]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[2]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[26]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[26]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[18]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[18]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[10]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[10]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[2]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[2]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[26]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[26]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[18]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[18]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[10]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[10]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[2]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[2]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[26]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[26]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[18]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[18]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[10]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[10]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[2]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[2]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[25]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[25]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[17]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[17]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[9]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[9]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[1]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[1]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[25]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[25]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[17]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[17]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[9]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[9]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[1]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[1]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[25]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[25]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[17]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[17]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[9]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[9]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[1]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[1]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[25]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[25]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[17]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[17]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[9]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[9]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[1]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[1]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[24]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[24]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[16]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[16]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[8]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[8]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[0]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff|s_current_state[0]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[24]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[24]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[16]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[16]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[8]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[8]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[0]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff|s_current_state[0]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[24]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[24]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[16]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[16]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[8]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[8]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[0]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff|s_current_state[0]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[24]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[24]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[16]                   ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[16]       ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[8]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[8]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[0]                    ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[0]        ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[31]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[31] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[18]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[18] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[20]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[20] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[21]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[21] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[23]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[23] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[17]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[17] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[19]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[19] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[22]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[22] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[16]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[16] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[12]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[12] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[10]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[10] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[15]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[15] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[13]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[13] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[9]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[9]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[11]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[11] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[14]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[14] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[8]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[8]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[2]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[2]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[4]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[4]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[5]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[5]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[7]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[7]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[1]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[1]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[3]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[3]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[6]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[6]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[0]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[0]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[26]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[26] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[28]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[28] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[29]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[29] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[25]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[25] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[27]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[27] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[30]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[30] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[24]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff|s_current_state[24] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[31]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[31] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[18]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[18] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[20]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[20] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[21]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[21] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[23]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[23] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[17]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[17] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[19]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[19] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[22]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[22] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[16]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[16] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[12]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[12] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[10]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[10] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[15]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[15] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[13]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[13] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[9]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[9]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[11]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[11] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[14]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[14] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[8]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[8]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[2]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[2]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[4]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[4]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[5]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[5]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[7]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[7]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[1]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[1]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[3]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[3]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[6]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[6]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[0]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[0]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[26]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[26] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[28]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[28] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[29]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[29] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[25]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[25] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[27]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[27] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[30]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[30] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[24]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff|s_current_state[24] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[31]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[31] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[18]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[18] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[20]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[20] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[21]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[21] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[23]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[23] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[17]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[17] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[19]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[19] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[22]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[22] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[16]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[16] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[12]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[12] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[10]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[10] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[15]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[15] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[13]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[13] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[9]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[9]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[11]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[11] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[14]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[14] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[8]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[8]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[2]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[2]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[4]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[4]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[5]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[5]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[7]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[7]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[1]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[1]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[3]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[3]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[6]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[6]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[0]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[0]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[26]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[26] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[28]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[28] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[29]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[29] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[25]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[25] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[27]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[27] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[30]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[30] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[24]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff|s_current_state[24] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[31]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[31] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[18]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[18] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[20]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[20] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[21]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[21] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[23]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[23] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[17]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[17] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[19]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[19] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[22]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[22] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[16]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[16] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[12]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[12] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[10]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[10] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[15]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[15] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[13]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[13] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[9]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[9]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[11]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[11] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[14]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[14] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[8]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[8]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[2]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[2]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[4]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[4]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[5]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[5]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[7]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[7]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[1]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[1]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[3]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[3]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[6]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[6]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[0]              ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[0]  ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[26]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[26] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[28]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[28] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[29]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[29] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[25]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[25] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[27]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[27] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[30]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[30] ;
; aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[24]             ; Merged with aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff|s_current_state[24] ;
; Total Number of Removed Registers = 434                                                                                                 ;                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1381  ;
; Number of registers using Synchronous Clear  ; 68    ;
; Number of registers using Synchronous Load   ; 401   ;
; Number of registers using Asynchronous Clear ; 157   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1205  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; receiver:r0|uart_rx:ur0|r_Rx_Data      ; 12      ;
; receiver:r0|uart_rx:ur0|r_Rx_Data_R    ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |c10lp_golden_top|aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|counter:cnt_block|count_reg[1]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_block|count_reg[1]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |c10lp_golden_top|aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|counter:cnt_round|count_reg[2]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_round|count_reg[0]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[28] ;
; 3:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; Yes        ; |c10lp_golden_top|aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[23] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |c10lp_golden_top|aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[28] ;
; 3:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; Yes        ; |c10lp_golden_top|aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff|s_current_state[3]  ;
; 4:1                ; 96 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |c10lp_golden_top|cipher_w_data[34]                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |c10lp_golden_top|cipher_w_data[7]                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |c10lp_golden_top|delay[7]                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |c10lp_golden_top|sender:s0|uart_tx:uartTX|r_Clock_Count[0]                                                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |c10lp_golden_top|sender:s0|addr[9]                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |c10lp_golden_top|receiver:r0|uart_rx:ur0|r_Clock_Count[7]                                                                              ;
; 777:1              ; 8 bits    ; 4144 LEs      ; 304 LEs              ; 3840 LEs               ; Yes        ; |c10lp_golden_top|sender:s0|TX_data[7]                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |c10lp_golden_top|receiver:r0|uart_rx:ur0|r_Bit_Index                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |c10lp_golden_top|sender:s0|uart_tx:uartTX|r_Bit_Index                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |c10lp_golden_top|receiver:r0|Selector12                                                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |c10lp_golden_top|Selector483                                                                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |c10lp_golden_top|sender:s0|Selector19                                                                                                  ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |c10lp_golden_top|Selector294                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for trace_memory:tm0|altsyncram:traceMemory_rtl_0|altsyncram_tke1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |c10lp_golden_top ;
+----------------------+----------+------------------------------------------------+
; Parameter Name       ; Value    ; Type                                           ;
+----------------------+----------+------------------------------------------------+
; CounterSize          ; 31       ; Signed Integer                                 ;
; SAMPLES              ; 1024     ; Signed Integer                                 ;
; SAMPLESTART          ; 0        ; Signed Integer                                 ;
; AES_COUNT            ; 2        ; Signed Integer                                 ;
; RESET                ; 00000000 ; Unsigned Binary                                ;
; START                ; 00000001 ; Unsigned Binary                                ;
; READ_DELAY           ; 00000010 ; Unsigned Binary                                ;
; SET_DELAY_CORSE      ; 00000011 ; Unsigned Binary                                ;
; SET_DELAY_FINE       ; 00000100 ; Unsigned Binary                                ;
; START_ENC            ; 00000101 ; Unsigned Binary                                ;
; ENC_KRDY             ; 00010000 ; Unsigned Binary                                ;
; ENC_WAIT_KVLD        ; 00010001 ; Unsigned Binary                                ;
; ENC_DRDY             ; 00010010 ; Unsigned Binary                                ;
; ENC_DRDY1            ; 00010011 ; Unsigned Binary                                ;
; ENC_WAIT_DVLD        ; 00010100 ; Unsigned Binary                                ;
; ENC_DVLD             ; 00101001 ; Unsigned Binary                                ;
; WAIT_TRANSMIT        ; 00101010 ; Unsigned Binary                                ;
; TRANSMIT_PT          ; 00100000 ; Unsigned Binary                                ;
; TRANSMIT_PT_DELAY    ; 00100001 ; Unsigned Binary                                ;
; TRANSMIT_PT_WAIT     ; 00100010 ; Unsigned Binary                                ;
; TRANSMIT_KEY         ; 00110000 ; Unsigned Binary                                ;
; TRANSMIT_KEY_WAIT    ; 00110001 ; Unsigned Binary                                ;
; TRANSMIT_KEY_DELAY   ; 00110010 ; Unsigned Binary                                ;
; TRANSMIT_CT          ; 01000000 ; Unsigned Binary                                ;
; TRANSMIT_CT_WAIT     ; 01000001 ; Unsigned Binary                                ;
; TRANSMIT_CT_DELAY    ; 01000010 ; Unsigned Binary                                ;
; TRANSMIT_TRACE       ; 01010000 ; Unsigned Binary                                ;
; TRANSMIT_TRACE_WAIT  ; 01010001 ; Unsigned Binary                                ;
; TRANSMIT_PARAM       ; 01100000 ; Unsigned Binary                                ;
; TRANSMIT_PARAM_WAIT  ; 01100001 ; Unsigned Binary                                ;
; TRANSMIT_PARAM_DELAY ; 01100010 ; Unsigned Binary                                ;
; WAIT_DONE            ; 11110000 ; Unsigned Binary                                ;
; WRAP_UP              ; 11110001 ; Unsigned Binary                                ;
; TEMP                 ; 11110010 ; Unsigned Binary                                ;
; SAMPLE_RESET         ; 00000000 ; Unsigned Binary                                ;
; SAMPLE_WAIT          ; 00010000 ; Unsigned Binary                                ;
; SAMPLE_COLLECT       ; 00100000 ; Unsigned Binary                                ;
; SAMPLE_DONE          ; 00110000 ; Unsigned Binary                                ;
+----------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock:clkmanager|pll:p1|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------------------+
; Parameter Name                ; Value                 ; Type                                 ;
+-------------------------------+-----------------------+--------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                              ;
; PLL_TYPE                      ; AUTO                  ; Untyped                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                              ;
; LOCK_HIGH                     ; 1                     ; Untyped                              ;
; LOCK_LOW                      ; 1                     ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                              ;
; SKIP_VCO                      ; OFF                   ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                              ;
; BANDWIDTH                     ; 0                     ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                              ;
; DOWN_SPREAD                   ; 0                     ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK1_MULTIPLY_BY              ; 6                     ; Signed Integer                       ;
; CLK0_MULTIPLY_BY              ; 4                     ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer                       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                              ;
; DPA_DIVIDER                   ; 0                     ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                              ;
; VCO_MIN                       ; 0                     ; Untyped                              ;
; VCO_MAX                       ; 0                     ; Untyped                              ;
; VCO_CENTER                    ; 0                     ; Untyped                              ;
; PFD_MIN                       ; 0                     ; Untyped                              ;
; PFD_MAX                       ; 0                     ; Untyped                              ;
; M_INITIAL                     ; 0                     ; Untyped                              ;
; M                             ; 0                     ; Untyped                              ;
; N                             ; 1                     ; Untyped                              ;
; M2                            ; 1                     ; Untyped                              ;
; N2                            ; 1                     ; Untyped                              ;
; SS                            ; 1                     ; Untyped                              ;
; C0_HIGH                       ; 0                     ; Untyped                              ;
; C1_HIGH                       ; 0                     ; Untyped                              ;
; C2_HIGH                       ; 0                     ; Untyped                              ;
; C3_HIGH                       ; 0                     ; Untyped                              ;
; C4_HIGH                       ; 0                     ; Untyped                              ;
; C5_HIGH                       ; 0                     ; Untyped                              ;
; C6_HIGH                       ; 0                     ; Untyped                              ;
; C7_HIGH                       ; 0                     ; Untyped                              ;
; C8_HIGH                       ; 0                     ; Untyped                              ;
; C9_HIGH                       ; 0                     ; Untyped                              ;
; C0_LOW                        ; 0                     ; Untyped                              ;
; C1_LOW                        ; 0                     ; Untyped                              ;
; C2_LOW                        ; 0                     ; Untyped                              ;
; C3_LOW                        ; 0                     ; Untyped                              ;
; C4_LOW                        ; 0                     ; Untyped                              ;
; C5_LOW                        ; 0                     ; Untyped                              ;
; C6_LOW                        ; 0                     ; Untyped                              ;
; C7_LOW                        ; 0                     ; Untyped                              ;
; C8_LOW                        ; 0                     ; Untyped                              ;
; C9_LOW                        ; 0                     ; Untyped                              ;
; C0_INITIAL                    ; 0                     ; Untyped                              ;
; C1_INITIAL                    ; 0                     ; Untyped                              ;
; C2_INITIAL                    ; 0                     ; Untyped                              ;
; C3_INITIAL                    ; 0                     ; Untyped                              ;
; C4_INITIAL                    ; 0                     ; Untyped                              ;
; C5_INITIAL                    ; 0                     ; Untyped                              ;
; C6_INITIAL                    ; 0                     ; Untyped                              ;
; C7_INITIAL                    ; 0                     ; Untyped                              ;
; C8_INITIAL                    ; 0                     ; Untyped                              ;
; C9_INITIAL                    ; 0                     ; Untyped                              ;
; C0_MODE                       ; BYPASS                ; Untyped                              ;
; C1_MODE                       ; BYPASS                ; Untyped                              ;
; C2_MODE                       ; BYPASS                ; Untyped                              ;
; C3_MODE                       ; BYPASS                ; Untyped                              ;
; C4_MODE                       ; BYPASS                ; Untyped                              ;
; C5_MODE                       ; BYPASS                ; Untyped                              ;
; C6_MODE                       ; BYPASS                ; Untyped                              ;
; C7_MODE                       ; BYPASS                ; Untyped                              ;
; C8_MODE                       ; BYPASS                ; Untyped                              ;
; C9_MODE                       ; BYPASS                ; Untyped                              ;
; C0_PH                         ; 0                     ; Untyped                              ;
; C1_PH                         ; 0                     ; Untyped                              ;
; C2_PH                         ; 0                     ; Untyped                              ;
; C3_PH                         ; 0                     ; Untyped                              ;
; C4_PH                         ; 0                     ; Untyped                              ;
; C5_PH                         ; 0                     ; Untyped                              ;
; C6_PH                         ; 0                     ; Untyped                              ;
; C7_PH                         ; 0                     ; Untyped                              ;
; C8_PH                         ; 0                     ; Untyped                              ;
; C9_PH                         ; 0                     ; Untyped                              ;
; L0_HIGH                       ; 1                     ; Untyped                              ;
; L1_HIGH                       ; 1                     ; Untyped                              ;
; G0_HIGH                       ; 1                     ; Untyped                              ;
; G1_HIGH                       ; 1                     ; Untyped                              ;
; G2_HIGH                       ; 1                     ; Untyped                              ;
; G3_HIGH                       ; 1                     ; Untyped                              ;
; E0_HIGH                       ; 1                     ; Untyped                              ;
; E1_HIGH                       ; 1                     ; Untyped                              ;
; E2_HIGH                       ; 1                     ; Untyped                              ;
; E3_HIGH                       ; 1                     ; Untyped                              ;
; L0_LOW                        ; 1                     ; Untyped                              ;
; L1_LOW                        ; 1                     ; Untyped                              ;
; G0_LOW                        ; 1                     ; Untyped                              ;
; G1_LOW                        ; 1                     ; Untyped                              ;
; G2_LOW                        ; 1                     ; Untyped                              ;
; G3_LOW                        ; 1                     ; Untyped                              ;
; E0_LOW                        ; 1                     ; Untyped                              ;
; E1_LOW                        ; 1                     ; Untyped                              ;
; E2_LOW                        ; 1                     ; Untyped                              ;
; E3_LOW                        ; 1                     ; Untyped                              ;
; L0_INITIAL                    ; 1                     ; Untyped                              ;
; L1_INITIAL                    ; 1                     ; Untyped                              ;
; G0_INITIAL                    ; 1                     ; Untyped                              ;
; G1_INITIAL                    ; 1                     ; Untyped                              ;
; G2_INITIAL                    ; 1                     ; Untyped                              ;
; G3_INITIAL                    ; 1                     ; Untyped                              ;
; E0_INITIAL                    ; 1                     ; Untyped                              ;
; E1_INITIAL                    ; 1                     ; Untyped                              ;
; E2_INITIAL                    ; 1                     ; Untyped                              ;
; E3_INITIAL                    ; 1                     ; Untyped                              ;
; L0_MODE                       ; BYPASS                ; Untyped                              ;
; L1_MODE                       ; BYPASS                ; Untyped                              ;
; G0_MODE                       ; BYPASS                ; Untyped                              ;
; G1_MODE                       ; BYPASS                ; Untyped                              ;
; G2_MODE                       ; BYPASS                ; Untyped                              ;
; G3_MODE                       ; BYPASS                ; Untyped                              ;
; E0_MODE                       ; BYPASS                ; Untyped                              ;
; E1_MODE                       ; BYPASS                ; Untyped                              ;
; E2_MODE                       ; BYPASS                ; Untyped                              ;
; E3_MODE                       ; BYPASS                ; Untyped                              ;
; L0_PH                         ; 0                     ; Untyped                              ;
; L1_PH                         ; 0                     ; Untyped                              ;
; G0_PH                         ; 0                     ; Untyped                              ;
; G1_PH                         ; 0                     ; Untyped                              ;
; G2_PH                         ; 0                     ; Untyped                              ;
; G3_PH                         ; 0                     ; Untyped                              ;
; E0_PH                         ; 0                     ; Untyped                              ;
; E1_PH                         ; 0                     ; Untyped                              ;
; E2_PH                         ; 0                     ; Untyped                              ;
; E3_PH                         ; 0                     ; Untyped                              ;
; M_PH                          ; 0                     ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; CLK0_COUNTER                  ; G0                    ; Untyped                              ;
; CLK1_COUNTER                  ; G0                    ; Untyped                              ;
; CLK2_COUNTER                  ; G0                    ; Untyped                              ;
; CLK3_COUNTER                  ; G0                    ; Untyped                              ;
; CLK4_COUNTER                  ; G0                    ; Untyped                              ;
; CLK5_COUNTER                  ; G0                    ; Untyped                              ;
; CLK6_COUNTER                  ; E0                    ; Untyped                              ;
; CLK7_COUNTER                  ; E1                    ; Untyped                              ;
; CLK8_COUNTER                  ; E2                    ; Untyped                              ;
; CLK9_COUNTER                  ; E3                    ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                              ;
; M_TIME_DELAY                  ; 0                     ; Untyped                              ;
; N_TIME_DELAY                  ; 0                     ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                              ;
; VCO_POST_SCALE                ; 0                     ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP         ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                       ;
+-------------------------------+-----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: sender:s0 ;
+--------------------------+----------+------------------+
; Parameter Name           ; Value    ; Type             ;
+--------------------------+----------+------------------+
; RESET                    ; 00001000 ; Unsigned Binary  ;
; WAIT                     ; 00000000 ; Unsigned Binary  ;
; TRANSMIT_PT              ; 00100000 ; Unsigned Binary  ;
; TRANSMIT_PT_DONE         ; 00101000 ; Unsigned Binary  ;
; TRANSMIT_PT_UART_DONE    ; 00101001 ; Unsigned Binary  ;
; TRANSMIT_KEY             ; 00110000 ; Unsigned Binary  ;
; TRANSMIT_KEY_DONE        ; 00111000 ; Unsigned Binary  ;
; TRANSMIT_KEY_UART_DONE   ; 00111001 ; Unsigned Binary  ;
; TRANSMIT_CT              ; 01000000 ; Unsigned Binary  ;
; TRANSMIT_CT_DONE         ; 01001000 ; Unsigned Binary  ;
; TRANSMIT_CT_UART_DONE    ; 01001001 ; Unsigned Binary  ;
; TRANSMIT_TRACE           ; 01110000 ; Unsigned Binary  ;
; TRANSMIT_TRACE_DONE      ; 01111000 ; Unsigned Binary  ;
; TRANSMIT_TRACE_UART_DONE ; 01111100 ; Unsigned Binary  ;
; WRAP_UP                  ; 10000000 ; Unsigned Binary  ;
; DELAY                    ; 10010000 ; Unsigned Binary  ;
; TRANSMIT_PARAM           ; 10100000 ; Unsigned Binary  ;
; TRANSMIT_PARAM_DONE      ; 10100001 ; Unsigned Binary  ;
; TRANSMIT_PARAM_UART_DONE ; 10100010 ; Unsigned Binary  ;
; NUM_ELEMENTS             ; 4        ; Signed Integer   ;
+--------------------------+----------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sender:s0|uart_tx:uartTX ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; CLKS_PER_BIT   ; 30    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:r0 ;
+----------------+----------+------------------------------+
; Parameter Name ; Value    ; Type                         ;
+----------------+----------+------------------------------+
; NUM_ELEMENTS   ; 4        ; Signed Integer               ;
; WAIT           ; 00000000 ; Unsigned Binary              ;
; READ           ; 00010000 ; Unsigned Binary              ;
; UART_WAIT      ; 00100000 ; Unsigned Binary              ;
; DONE           ; 00110000 ; Unsigned Binary              ;
+----------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:r0|uart_rx:ur0 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; CLKS_PER_BIT   ; 30    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_round ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; nbits          ; 4     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_block ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; nbits          ; 2     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; nbits_d0       ; 32    ; Signed Integer                                                                               ;
; nbits_d1       ; 128   ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; nbits_d0       ; 32    ; Signed Integer                                                                                     ;
; nbits_d1       ; 128   ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|counter:cnt_round ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; nbits          ; 4     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|controler:fsm|counter:cnt_block ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; nbits          ; 2     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; nbits_d0       ; 32    ; Signed Integer                                                                               ;
; nbits_d1       ; 128   ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:2:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:3:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:4:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; nbits_d0       ; 32    ; Signed Integer                                                                                     ;
; nbits_d1       ; 128   ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:1:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:2:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:3:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_tiny:gen_code_label[1].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate|flipflop_en:\gen_ff:4:ff ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: trace_memory:tm0|altsyncram:traceMemory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Untyped                            ;
; WIDTHAD_A                          ; 10                   ; Untyped                            ;
; NUMWORDS_A                         ; 1024                 ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 8                    ; Untyped                            ;
; WIDTHAD_B                          ; 10                   ; Untyped                            ;
; NUMWORDS_B                         ; 1024                 ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_tke1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                    ;
+-------------------------------+-------------------------------------------------+
; Name                          ; Value                                           ;
+-------------------------------+-------------------------------------------------+
; Number of entity instances    ; 1                                               ;
; Entity Instance               ; clock:clkmanager|pll:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                          ;
;     -- PLL_TYPE               ; AUTO                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                               ;
+-------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; trace_memory:tm0|altsyncram:traceMemory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 1024                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 1024                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox" ;
+---------+-------+----------+----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                            ;
+---------+-------+----------+----------------------------------------------------+
; encrypt ; Input ; Info     ; Stuck at VCC                                       ;
+---------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|reg:keystate"            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; q1[127..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|shiftrows:Inst_shiftrows" ;
+---------+-------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------+
; encrypt ; Input ; Info     ; Stuck at VCC                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sender:s0|uart_tx:uartTX"                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_Tx_Active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sender:s0"                                                                                                                             ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                         ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; trace_addr  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "trace_addr[15..8]" have no fanouts ;
; cipher_r_en ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                        ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "trace_memory:tm0"                                                                                                                                           ;
+--------+---------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type    ; Severity         ; Details                                                                                                                                          ;
+--------+---------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; r_addr ; Input   ; Warning          ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "r_addr[15..8]" will be connected to GND. ;
; r_dvld ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                           ;
; w_dvld ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                           ;
+--------+---------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "cipher_memory:cm0"       ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; r_dvld ; Output ; Info     ; Explicitly unconnected ;
; w_dvld ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock:clkmanager"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 18                          ;
; cycloneiii_ff         ; 1381                        ;
;     CLR               ; 141                         ;
;     ENA               ; 728                         ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 68                          ;
;     ENA SLD           ; 393                         ;
;     plain             ; 35                          ;
; cycloneiii_lcell_comb ; 2130                        ;
;     arith             ; 275                         ;
;         2 data inputs ; 272                         ;
;         3 data inputs ; 3                           ;
;     normal            ; 1855                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 438                         ;
;         3 data inputs ; 439                         ;
;         4 data inputs ; 961                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 5.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Tue Jun 20 13:14:55 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2-project -c DE2-project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 9 design units, including 9 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/tiny_aes/sboxalg.v
    Info (12023): Found entity 1: GF_SQ_2 File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 29
    Info (12023): Found entity 2: GF_MULS_2 File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 53
    Info (12023): Found entity 3: GF_MULS_SCL_2 File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 68
    Info (12023): Found entity 4: GF_INV_4 File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 83
    Info (12023): Found entity 5: GF_MULS_4 File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 126
    Info (12023): Found entity 6: GF_INV_8 File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 147
    Info (12023): Found entity 7: MUX21I File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 190
    Info (12023): Found entity 8: SELECT_NOT_8 File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 199
    Info (12023): Found entity 9: bSbox File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 215
Info (12021): Found 1 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/tiny_aes/aes_tiny_tb.v
    Info (12023): Found entity 1: AES_TB File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/aes_tiny_TB.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/tiny_aes/timesx.vhd
    Info (12022): Found design unit 1: timesx-dfl File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/timesx.vhd Line: 37
    Info (12023): Found entity 1: timesx File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/timesx.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/tiny_aes/shiftrows.vhd
    Info (12022): Found design unit 1: shiftrows-Behavioral File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/shiftrows.vhd Line: 38
    Info (12023): Found entity 1: shiftrows File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/shiftrows.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/tiny_aes/sbox8.vhd
    Info (12022): Found design unit 1: sbox8-canright File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sbox8.vhd Line: 38
    Info (12023): Found entity 1: sbox8 File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sbox8.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/tiny_aes/sbox.vhd
    Info (12022): Found design unit 1: sbox-dfl File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sbox.vhd Line: 39
    Info (12023): Found entity 1: sbox File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sbox.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/tiny_aes/reg.vhd
    Info (12022): Found design unit 1: reg-dfl File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/reg.vhd Line: 51
    Info (12023): Found entity 1: reg File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/tiny_aes/rcon.vhd
    Info (12022): Found design unit 1: rcon-Behavioral File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/rcon.vhd Line: 31
    Info (12023): Found entity 1: rcon File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/rcon.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/tiny_aes/mix_column.vhd
    Info (12022): Found design unit 1: mix_column-Behavioral File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/mix_column.vhd Line: 31
    Info (12023): Found entity 1: mix_column File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/mix_column.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/tiny_aes/keyschedule.vhd
    Info (12022): Found design unit 1: keyschedule-dfl File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/keyschedule.vhd Line: 37
    Info (12023): Found entity 1: keyschedule File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/keyschedule.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/tiny_aes/flipflop_en.vhd
    Info (12022): Found design unit 1: flipflop_en-dfl File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/flipflop_en.vhd Line: 38
    Info (12023): Found entity 1: flipflop_en File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/flipflop_en.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/tiny_aes/databody.vhd
    Info (12022): Found design unit 1: dataBody-dfl File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/dataBody.vhd Line: 37
    Info (12023): Found entity 1: dataBody File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/dataBody.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/tiny_aes/counter.vhd
    Info (12022): Found design unit 1: counter-dfl File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/counter.vhd Line: 35
    Info (12023): Found entity 1: counter File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/counter.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/tiny_aes/controler.vhd
    Info (12022): Found design unit 1: controler-fsm File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/controler.vhd Line: 39
    Info (12023): Found entity 1: controler File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/controler.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/tiny_aes/aes_tiny.vhd
    Info (12022): Found design unit 1: aes_tiny-Behavioral File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/aes_tiny.vhd Line: 36
    Info (12023): Found entity 1: aes_tiny File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/aes_tiny.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/uarttx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartTX.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/uartrx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartrx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/sender.v
    Info (12023): Found entity 1: sender File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/sender.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/receiver.v
    Info (12023): Found entity 1: receiver File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/receiver.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/pll.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/memory.v
    Info (12023): Found entity 1: cipher_memory File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 4
    Info (12023): Found entity 2: trace_memory File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 262
Info (12021): Found 1 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/clock.v
    Info (12023): Found entity 1: clock File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/clock.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/user/downloads/fyp/e17-4yp-investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-ciphers/fpga setup/altera/c10lp_golden_top.v
    Info (12023): Found entity 1: c10lp_golden_top File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at memory.v(286): created implicit net for "r_valid" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 286
Warning (10236): Verilog HDL Implicit Net warning at memory.v(287): created implicit net for "w_valid" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 287
Warning (10222): Verilog HDL Parameter Declaration warning at uartTX.v(47): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartTX.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at uartTX.v(48): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartTX.v Line: 48
Warning (10222): Verilog HDL Parameter Declaration warning at uartTX.v(49): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartTX.v Line: 49
Warning (10222): Verilog HDL Parameter Declaration warning at uartTX.v(50): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartTX.v Line: 50
Warning (10222): Verilog HDL Parameter Declaration warning at uartTX.v(51): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartTX.v Line: 51
Warning (10222): Verilog HDL Parameter Declaration warning at uartrx.v(23): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartrx.v Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at uartrx.v(24): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartrx.v Line: 24
Warning (10222): Verilog HDL Parameter Declaration warning at uartrx.v(25): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartrx.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at uartrx.v(26): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartrx.v Line: 26
Warning (10222): Verilog HDL Parameter Declaration warning at uartrx.v(27): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartrx.v Line: 27
Info (12127): Elaborating entity "c10lp_golden_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at c10lp_golden_top.v(134): object "keyRdy" assigned a value but never read File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at c10lp_golden_top.v(144): object "param" assigned a value but never read File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 144
Warning (10230): Verilog HDL assignment warning at c10lp_golden_top.v(239): truncated value with size 32 to match size of target (11) File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 239
Warning (10230): Verilog HDL assignment warning at c10lp_golden_top.v(445): truncated value with size 16 to match size of target (8) File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 445
Info (12128): Elaborating entity "clock" for hierarchy "clock:clkmanager" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 162
Info (12128): Elaborating entity "pll" for hierarchy "clock:clkmanager|pll:p1" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/clock.v Line: 20
Info (12128): Elaborating entity "altpll" for hierarchy "clock:clkmanager|pll:p1|altpll:altpll_component" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/pll.v Line: 108
Info (12130): Elaborated megafunction instantiation "clock:clkmanager|pll:p1|altpll:altpll_component" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/pll.v Line: 108
Info (12133): Instantiated megafunction "clock:clkmanager|pll:p1|altpll:altpll_component" with the following parameter: File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/pll.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/DE2-project/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "pll_altpll" for hierarchy "clock:clkmanager|pll:p1|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "cipher_memory" for hierarchy "cipher_memory:cm0" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 163
Warning (10036): Verilog HDL or VHDL warning at memory.v(20): object "ctMemory" assigned a value but never read File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at memory.v(21): object "keyMemory" assigned a value but never read File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at memory.v(22): object "ptMemory" assigned a value but never read File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at memory.v(25): object "w_data_valid" assigned a value but never read File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at memory.v(25): object "transmit_reg" assigned a value but never read File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 25
Warning (10270): Verilog HDL Case Statement warning at memory.v(43): incomplete case statement has no default case item File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 43
Warning (10270): Verilog HDL Case Statement warning at memory.v(81): incomplete case statement has no default case item File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 81
Warning (10270): Verilog HDL Case Statement warning at memory.v(120): incomplete case statement has no default case item File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 120
Info (10264): Verilog HDL Case Statement information at memory.v(40): all case item expressions in this case statement are onehot File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 40
Warning (10776): Verilog HDL warning at memory.v(35): variable gen_output in static task or function gen_output may have unintended latch behavior File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 35
Warning (10241): Verilog HDL Function Declaration warning at memory.v(35): function "gen_output" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 35
Info (10264): Verilog HDL Case Statement information at memory.v(216): all case item expressions in this case statement are onehot File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 216
Warning (10030): Net "gen_output" at memory.v(35) has no driver or initial value, using a default initial value '0' File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 35
Warning (10034): Output port "r_dvld" at memory.v(15) has no driver File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 15
Warning (10034): Output port "w_dvld" at memory.v(17) has no driver File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 17
Info (12128): Elaborating entity "trace_memory" for hierarchy "trace_memory:tm0" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at memory.v(286): object "r_valid" assigned a value but never read File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 286
Warning (10036): Verilog HDL or VHDL warning at memory.v(287): object "w_valid" assigned a value but never read File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/memory.v Line: 287
Info (12128): Elaborating entity "sender" for hierarchy "sender:s0" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 165
Warning (10230): Verilog HDL assignment warning at sender.v(73): truncated value with size 16 to match size of target (8) File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/sender.v Line: 73
Info (10264): Verilog HDL Case Statement information at sender.v(97): all case item expressions in this case statement are onehot File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/sender.v Line: 97
Warning (10230): Verilog HDL assignment warning at sender.v(238): truncated value with size 3 to match size of target (1) File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/sender.v Line: 238
Warning (10230): Verilog HDL assignment warning at sender.v(248): truncated value with size 3 to match size of target (1) File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/sender.v Line: 248
Info (12128): Elaborating entity "uart_tx" for hierarchy "sender:s0|uart_tx:uartTX" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/sender.v Line: 60
Warning (10230): Verilog HDL assignment warning at uartTX.v(91): truncated value with size 32 to match size of target (16) File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartTX.v Line: 91
Warning (10230): Verilog HDL assignment warning at uartTX.v(109): truncated value with size 32 to match size of target (16) File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartTX.v Line: 109
Warning (10230): Verilog HDL assignment warning at uartTX.v(119): truncated value with size 32 to match size of target (3) File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartTX.v Line: 119
Warning (10230): Verilog HDL assignment warning at uartTX.v(139): truncated value with size 32 to match size of target (16) File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartTX.v Line: 139
Info (12128): Elaborating entity "receiver" for hierarchy "receiver:r0" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 166
Info (12128): Elaborating entity "uart_rx" for hierarchy "receiver:r0|uart_rx:ur0" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/receiver.v Line: 29
Warning (10230): Verilog HDL assignment warning at uartrx.v(81): truncated value with size 32 to match size of target (8) File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartrx.v Line: 81
Warning (10230): Verilog HDL assignment warning at uartrx.v(92): truncated value with size 32 to match size of target (8) File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartrx.v Line: 92
Warning (10230): Verilog HDL assignment warning at uartrx.v(103): truncated value with size 32 to match size of target (3) File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartrx.v Line: 103
Warning (10230): Verilog HDL assignment warning at uartrx.v(121): truncated value with size 32 to match size of target (8) File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/uartrx.v Line: 121
Info (12128): Elaborating entity "aes_tiny" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 172
Info (12128): Elaborating entity "controler" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/aes_tiny.vhd Line: 123
Info (12128): Elaborating entity "counter" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_round" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/controler.vhd Line: 88
Info (12128): Elaborating entity "counter" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|controler:fsm|counter:cnt_block" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/controler.vhd Line: 97
Info (12128): Elaborating entity "dataBody" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/aes_tiny.vhd Line: 139
Info (12128): Elaborating entity "reg" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/dataBody.vhd Line: 97
Info (12128): Elaborating entity "flipflop_en" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|reg:state_FF|flipflop_en:\gen_ff:1:ff" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/reg.vhd Line: 73
Info (12128): Elaborating entity "shiftrows" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|dataBody:Inst_dataBody|shiftrows:Inst_shiftrows" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/dataBody.vhd Line: 110
Info (12128): Elaborating entity "keyschedule" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/aes_tiny.vhd Line: 151
Info (12128): Elaborating entity "rcon" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|keyschedule:Inst_keyschedule|rcon:Inst_rcon" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/keyschedule.vhd Line: 91
Info (12128): Elaborating entity "sbox" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/aes_tiny.vhd Line: 166
Info (12128): Elaborating entity "sbox8" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sbox.vhd Line: 57
Info (12128): Elaborating entity "bSbox" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sbox8.vhd Line: 47
Info (12128): Elaborating entity "SELECT_NOT_8" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|SELECT_NOT_8:sel_in" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 250
Info (12128): Elaborating entity "MUX21I" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|SELECT_NOT_8:sel_in|MUX21I:m7" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 204
Info (12128): Elaborating entity "GF_INV_8" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 251
Info (12128): Elaborating entity "GF_INV_4" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv|GF_INV_4:dinv" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 178
Info (12128): Elaborating entity "GF_SQ_2" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv|GF_INV_4:dinv|GF_SQ_2:dinv" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 102
Info (12128): Elaborating entity "GF_MULS_2" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv|GF_INV_4:dinv|GF_MULS_2:pmul" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 105
Info (12128): Elaborating entity "GF_MULS_4" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 184
Info (12128): Elaborating entity "GF_MULS_SCL_2" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|sbox:Inst_sbox|sbox8:bits31_24|bSbox:Inst_bSbox|GF_INV_8:inv|GF_MULS_4:pmul|GF_MULS_SCL_2:summul" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 142
Info (12128): Elaborating entity "mix_column" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|mix_column:Inst_mix_column" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/aes_tiny.vhd Line: 183
Info (12128): Elaborating entity "timesx" for hierarchy "aes_tiny:gen_code_label[0].aes_tinyi|mix_column:Inst_mix_column|timesx:x01" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/tiny_AES/mix_column.vhd Line: 67
Warning (276027): Inferred dual-clock RAM node "trace_memory:tm0|traceMemory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "receiver:r0|data_memory" is uninferred due to inappropriate RAM size File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/receiver.v Line: 24
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "trace_memory:tm0|traceMemory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "trace_memory:tm0|altsyncram:traceMemory_rtl_0"
Info (12133): Instantiated megafunction "trace_memory:tm0|altsyncram:traceMemory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tke1.tdf
    Info (12023): Found entity 1: altsyncram_tke1 File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/DE2-project/db/altsyncram_tke1.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 33 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/DE2-project/output_files/DE2-project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "hbus_clk_50m" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 9
    Warning (15610): No output dependent on input pin "c10_clk_adj" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 10
    Warning (15610): No output dependent on input pin "enet_clk_125m" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 11
    Warning (15610): No output dependent on input pin "user_pb[0]" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 16
    Warning (15610): No output dependent on input pin "user_pb[1]" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 16
    Warning (15610): No output dependent on input pin "user_pb[2]" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 16
    Warning (15610): No output dependent on input pin "user_pb[3]" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 16
    Warning (15610): No output dependent on input pin "user_dip[0]" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 17
    Warning (15610): No output dependent on input pin "user_dip[1]" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 17
    Warning (15610): No output dependent on input pin "user_dip[2]" File: C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/altera/c10lp_golden_top.v Line: 17
Info (21057): Implemented 2620 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 2593 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 4879 megabytes
    Info: Processing ended: Tue Jun 20 13:15:15 2023
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/User/Downloads/FYP/e17-4yp-Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Ciphers/FPGA Setup/DE2-project/output_files/DE2-project.map.smsg.


