<stg><name>compute4</name>


<trans_list>

<trans id="1353" from="1" to="2">
<condition id="96">
<or_exp><and_exp><literal name="enable_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="1" to="3">
<condition id="95">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="2" to="11">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="3" to="4">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="4" to="11">
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="4" to="5">
<condition id="120">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="5" to="6">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="6" to="7">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="7" to="8">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="8" to="9">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="9" to="10">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="10" to="4">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %WeightAddInputSubInt = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %WeightAddInputSubInter)

]]></Node>
<StgValue><ssdm name="WeightAddInputSubInt"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %InterSubBeta_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %InterSubBeta)

]]></Node>
<StgValue><ssdm name="InterSubBeta_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)

]]></Node>
<StgValue><ssdm name="enable_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %TC_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TC_MIN)

]]></Node>
<StgValue><ssdm name="TC_MIN_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %TR_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TR_MIN)

]]></Node>
<StgValue><ssdm name="TR_MIN_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %TM_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TM_MIN)

]]></Node>
<StgValue><ssdm name="TM_MIN_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %TMP_M_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TMP_M)

]]></Node>
<StgValue><ssdm name="TMP_M_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %Kernel_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Kernel_size)

]]></Node>
<StgValue><ssdm name="Kernel_size_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %p_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
:9  %local_beta_buffer_0_s = load i32* @local_beta_buffer_0, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_0_s"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
:10  %local_beta_buffer_1_s = load i32* @local_beta_buffer_1, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_1_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
:11  %local_beta_buffer_2_s = load i32* @local_beta_buffer_2, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_2_s"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
:12  %local_beta_buffer_3_s = load i32* @local_beta_buffer_3, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_3_s"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
:13  %local_beta_buffer_4_s = load i32* @local_beta_buffer_4, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_4_s"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
:14  %local_beta_buffer_5_s = load i32* @local_beta_buffer_5, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_5_s"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
:15  %local_beta_buffer_6_s = load i32* @local_beta_buffer_6, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_6_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
:16  %local_beta_buffer_7_s = load i32* @local_beta_buffer_7, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_7_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
:17  %local_beta_buffer_8_s = load i32* @local_beta_buffer_8, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_8_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
:18  %local_beta_buffer_9_s = load i32* @local_beta_buffer_9, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_9_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
:19  %local_beta_buffer_10_1 = load i32* @local_beta_buffer_10, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_10_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
:20  %local_beta_buffer_11_1 = load i32* @local_beta_buffer_11, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_11_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
:21  %local_beta_buffer_12_1 = load i32* @local_beta_buffer_12, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_12_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
:22  %local_beta_buffer_13_1 = load i32* @local_beta_buffer_13, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_13_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
:23  %local_beta_buffer_14_1 = load i32* @local_beta_buffer_14, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_14_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
:24  %local_beta_buffer_15_1 = load i32* @local_beta_buffer_15, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_15_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
:25  %local_beta_buffer_16_1 = load i32* @local_beta_buffer_16, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_16_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
:26  %local_beta_buffer_17_1 = load i32* @local_beta_buffer_17, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_17_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
:27  %local_beta_buffer_18_1 = load i32* @local_beta_buffer_18, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_18_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
:28  %local_beta_buffer_19_1 = load i32* @local_beta_buffer_19, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_19_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
:29  %local_beta_buffer_20_1 = load i32* @local_beta_buffer_20, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_20_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
:30  %local_beta_buffer_21_1 = load i32* @local_beta_buffer_21, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_21_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
:31  %local_beta_buffer_22_1 = load i32* @local_beta_buffer_22, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_22_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
:32  %local_beta_buffer_23_1 = load i32* @local_beta_buffer_23, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_23_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
:33  %local_beta_buffer_24_1 = load i32* @local_beta_buffer_24, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_24_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
:34  %local_beta_buffer_25_1 = load i32* @local_beta_buffer_25, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_25_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
:35  %local_beta_buffer_26_1 = load i32* @local_beta_buffer_26, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_26_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
:36  %local_beta_buffer_27_1 = load i32* @local_beta_buffer_27, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_27_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
:37  %local_beta_buffer_28_1 = load i32* @local_beta_buffer_28, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_28_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
:38  %local_beta_buffer_29_1 = load i32* @local_beta_buffer_29, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_29_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
:39  %local_beta_buffer_30_1 = load i32* @local_beta_buffer_30, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_30_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
:40  %local_beta_buffer_31_1 = load i32* @local_beta_buffer_31, align 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_31_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:41  br i1 %enable_read, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="enable_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @copy_local_beta([1024 x i16]* %beta_buffer, i32 %local_beta_buffer_0_s, i32 %local_beta_buffer_1_s, i32 %local_beta_buffer_2_s, i32 %local_beta_buffer_3_s, i32 %local_beta_buffer_4_s, i32 %local_beta_buffer_5_s, i32 %local_beta_buffer_6_s, i32 %local_beta_buffer_7_s, i32 %local_beta_buffer_8_s, i32 %local_beta_buffer_9_s, i32 %local_beta_buffer_10_1, i32 %local_beta_buffer_11_1, i32 %local_beta_buffer_12_1, i32 %local_beta_buffer_13_1, i32 %local_beta_buffer_14_1, i32 %local_beta_buffer_15_1, i32 %local_beta_buffer_16_1, i32 %local_beta_buffer_17_1, i32 %local_beta_buffer_18_1, i32 %local_beta_buffer_19_1, i32 %local_beta_buffer_20_1, i32 %local_beta_buffer_21_1, i32 %local_beta_buffer_22_1, i32 %local_beta_buffer_23_1, i32 %local_beta_buffer_24_1, i32 %local_beta_buffer_25_1, i32 %local_beta_buffer_26_1, i32 %local_beta_buffer_27_1, i32 %local_beta_buffer_28_1, i32 %local_beta_buffer_29_1, i32 %local_beta_buffer_30_1, i32 %local_beta_buffer_31_1, i32 %TM_MIN_read, i32 %TMP_M_read, i8 %InterSubBeta_read)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="8">
<![CDATA[
:0  %WeightAddInputSubInt_1 = trunc i8 %WeightAddInputSubInt to i4

]]></Node>
<StgValue><ssdm name="WeightAddInputSubInt_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="32">
<![CDATA[
:1  %n_V = trunc i32 %p_read_4 to i11

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="32">
<![CDATA[
:2  %tmp = trunc i32 %TC_MIN_read to i5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="32">
<![CDATA[
:3  %tmp_96 = trunc i32 %TR_MIN_read to i5

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="2" op_0_bw="32">
<![CDATA[
:4  %tmp_115 = trunc i32 %Kernel_size_read to i2

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_s = icmp eq i11 %n_V, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="5">
<![CDATA[
:7  %cast = zext i5 %tmp_96 to i10

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="5">
<![CDATA[
:8  %cast1 = zext i5 %tmp to i10

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %bound = mul i10 %cast1, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="2">
<![CDATA[
:10  %cast3 = zext i2 %tmp_115 to i12

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="10">
<![CDATA[
:11  %cast4 = zext i10 %bound to i12

]]></Node>
<StgValue><ssdm name="cast4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12  %bound1 = mul i12 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @copy_local_beta([1024 x i16]* %beta_buffer, i32 %local_beta_buffer_0_s, i32 %local_beta_buffer_1_s, i32 %local_beta_buffer_2_s, i32 %local_beta_buffer_3_s, i32 %local_beta_buffer_4_s, i32 %local_beta_buffer_5_s, i32 %local_beta_buffer_6_s, i32 %local_beta_buffer_7_s, i32 %local_beta_buffer_8_s, i32 %local_beta_buffer_9_s, i32 %local_beta_buffer_10_1, i32 %local_beta_buffer_11_1, i32 %local_beta_buffer_12_1, i32 %local_beta_buffer_13_1, i32 %local_beta_buffer_14_1, i32 %local_beta_buffer_15_1, i32 %local_beta_buffer_16_1, i32 %local_beta_buffer_17_1, i32 %local_beta_buffer_18_1, i32 %local_beta_buffer_19_1, i32 %local_beta_buffer_20_1, i32 %local_beta_buffer_21_1, i32 %local_beta_buffer_22_1, i32 %local_beta_buffer_23_1, i32 %local_beta_buffer_24_1, i32 %local_beta_buffer_25_1, i32 %local_beta_buffer_26_1, i32 %local_beta_buffer_27_1, i32 %local_beta_buffer_28_1, i32 %local_beta_buffer_29_1, i32 %local_beta_buffer_30_1, i32 %local_beta_buffer_31_1, i32 %TM_MIN_read, i32 %TMP_M_read, i8 %InterSubBeta_read)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="1024">
<![CDATA[
:1  %local_beta_buffer_0_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="local_beta_buffer_0_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %local_beta_buffer_0_1, i32* @local_beta_buffer_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="1024">
<![CDATA[
:3  %local_beta_buffer_1_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="local_beta_buffer_1_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %local_beta_buffer_1_1, i32* @local_beta_buffer_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="1024">
<![CDATA[
:5  %local_beta_buffer_2_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="local_beta_buffer_2_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %local_beta_buffer_2_1, i32* @local_beta_buffer_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="1024">
<![CDATA[
:7  %local_beta_buffer_3_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="local_beta_buffer_3_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %local_beta_buffer_3_1, i32* @local_beta_buffer_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="1024">
<![CDATA[
:9  %local_beta_buffer_4_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="local_beta_buffer_4_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  store i32 %local_beta_buffer_4_1, i32* @local_beta_buffer_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="1024">
<![CDATA[
:11  %local_beta_buffer_5_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="local_beta_buffer_5_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  store i32 %local_beta_buffer_5_1, i32* @local_beta_buffer_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="1024">
<![CDATA[
:13  %local_beta_buffer_6_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="local_beta_buffer_6_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  store i32 %local_beta_buffer_6_1, i32* @local_beta_buffer_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="1024">
<![CDATA[
:15  %local_beta_buffer_7_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="local_beta_buffer_7_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  store i32 %local_beta_buffer_7_1, i32* @local_beta_buffer_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="1024">
<![CDATA[
:17  %local_beta_buffer_8_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="local_beta_buffer_8_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  store i32 %local_beta_buffer_8_1, i32* @local_beta_buffer_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1024">
<![CDATA[
:19  %local_beta_buffer_9_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="local_beta_buffer_9_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  store i32 %local_beta_buffer_9_1, i32* @local_beta_buffer_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="1024">
<![CDATA[
:21  %local_beta_buffer_10_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="local_beta_buffer_10_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  store i32 %local_beta_buffer_10_2, i32* @local_beta_buffer_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="1024">
<![CDATA[
:23  %local_beta_buffer_11_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="local_beta_buffer_11_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  store i32 %local_beta_buffer_11_2, i32* @local_beta_buffer_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="1024">
<![CDATA[
:25  %local_beta_buffer_12_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 12

]]></Node>
<StgValue><ssdm name="local_beta_buffer_12_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  store i32 %local_beta_buffer_12_2, i32* @local_beta_buffer_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="1024">
<![CDATA[
:27  %local_beta_buffer_13_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 13

]]></Node>
<StgValue><ssdm name="local_beta_buffer_13_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  store i32 %local_beta_buffer_13_2, i32* @local_beta_buffer_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="1024">
<![CDATA[
:29  %local_beta_buffer_14_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 14

]]></Node>
<StgValue><ssdm name="local_beta_buffer_14_2"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  store i32 %local_beta_buffer_14_2, i32* @local_beta_buffer_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="1024">
<![CDATA[
:31  %local_beta_buffer_15_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 15

]]></Node>
<StgValue><ssdm name="local_beta_buffer_15_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  store i32 %local_beta_buffer_15_2, i32* @local_beta_buffer_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="1024">
<![CDATA[
:33  %local_beta_buffer_16_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 16

]]></Node>
<StgValue><ssdm name="local_beta_buffer_16_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  store i32 %local_beta_buffer_16_2, i32* @local_beta_buffer_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="1024">
<![CDATA[
:35  %local_beta_buffer_17_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 17

]]></Node>
<StgValue><ssdm name="local_beta_buffer_17_2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  store i32 %local_beta_buffer_17_2, i32* @local_beta_buffer_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="1024">
<![CDATA[
:37  %local_beta_buffer_18_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 18

]]></Node>
<StgValue><ssdm name="local_beta_buffer_18_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  store i32 %local_beta_buffer_18_2, i32* @local_beta_buffer_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="1024">
<![CDATA[
:39  %local_beta_buffer_19_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 19

]]></Node>
<StgValue><ssdm name="local_beta_buffer_19_2"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  store i32 %local_beta_buffer_19_2, i32* @local_beta_buffer_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="1024">
<![CDATA[
:41  %local_beta_buffer_20_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 20

]]></Node>
<StgValue><ssdm name="local_beta_buffer_20_2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  store i32 %local_beta_buffer_20_2, i32* @local_beta_buffer_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="1024">
<![CDATA[
:43  %local_beta_buffer_21_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 21

]]></Node>
<StgValue><ssdm name="local_beta_buffer_21_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  store i32 %local_beta_buffer_21_2, i32* @local_beta_buffer_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="1024">
<![CDATA[
:45  %local_beta_buffer_22_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 22

]]></Node>
<StgValue><ssdm name="local_beta_buffer_22_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  store i32 %local_beta_buffer_22_2, i32* @local_beta_buffer_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="1024">
<![CDATA[
:47  %local_beta_buffer_23_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 23

]]></Node>
<StgValue><ssdm name="local_beta_buffer_23_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  store i32 %local_beta_buffer_23_2, i32* @local_beta_buffer_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="1024">
<![CDATA[
:49  %local_beta_buffer_24_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 24

]]></Node>
<StgValue><ssdm name="local_beta_buffer_24_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  store i32 %local_beta_buffer_24_2, i32* @local_beta_buffer_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="1024">
<![CDATA[
:51  %local_beta_buffer_25_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 25

]]></Node>
<StgValue><ssdm name="local_beta_buffer_25_2"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  store i32 %local_beta_buffer_25_2, i32* @local_beta_buffer_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="1024">
<![CDATA[
:53  %local_beta_buffer_26_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 26

]]></Node>
<StgValue><ssdm name="local_beta_buffer_26_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  store i32 %local_beta_buffer_26_2, i32* @local_beta_buffer_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="1024">
<![CDATA[
:55  %local_beta_buffer_27_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 27

]]></Node>
<StgValue><ssdm name="local_beta_buffer_27_2"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  store i32 %local_beta_buffer_27_2, i32* @local_beta_buffer_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="1024">
<![CDATA[
:57  %local_beta_buffer_28_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 28

]]></Node>
<StgValue><ssdm name="local_beta_buffer_28_2"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  store i32 %local_beta_buffer_28_2, i32* @local_beta_buffer_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="1024">
<![CDATA[
:59  %local_beta_buffer_29_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 29

]]></Node>
<StgValue><ssdm name="local_beta_buffer_29_2"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  store i32 %local_beta_buffer_29_2, i32* @local_beta_buffer_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="1024">
<![CDATA[
:61  %local_beta_buffer_30_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 30

]]></Node>
<StgValue><ssdm name="local_beta_buffer_30_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  store i32 %local_beta_buffer_30_2, i32* @local_beta_buffer_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="1024">
<![CDATA[
:63  %local_beta_buffer_31_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 31

]]></Node>
<StgValue><ssdm name="local_beta_buffer_31_2"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  store i32 %local_beta_buffer_31_2, i32* @local_beta_buffer_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
:65  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="4">
<![CDATA[
:6  %tmp_82 = zext i4 %WeightAddInputSubInt_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="2">
<![CDATA[
:13  %cast5 = zext i2 %tmp_115 to i14

]]></Node>
<StgValue><ssdm name="cast5"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="12">
<![CDATA[
:14  %cast6 = zext i12 %bound1 to i14

]]></Node>
<StgValue><ssdm name="cast6"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:15  %bound2 = mul i14 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:16  %exitcond_mid = icmp eq i5 %tmp, 0

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:17  %exitcond_flatten_mid = icmp eq i10 %bound, 0

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten5 = phi i14 [ 0, %2 ], [ %indvar_flatten_next6, %.preheader495.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten5"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %p_s = phi i2 [ 0, %2 ], [ %tmp_101_mid2_v, %.preheader495.preheader ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten6 = phi i12 [ 0, %2 ], [ %indvar_flatten_next5, %.preheader495.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:3  %p_8 = phi i2 [ 0, %2 ], [ %tmp_104_mid2, %.preheader495.preheader ]

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:4  %indvar_flatten = phi i10 [ 0, %2 ], [ %indvar_flatten_next, %.preheader495.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:5  %p_9 = phi i5 [ 0, %2 ], [ %tmp_106_mid2, %.preheader495.preheader ]

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:6  %p_1 = phi i5 [ 0, %2 ], [ %tc_V, %.preheader495.preheader ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="2">
<![CDATA[
.preheader:7  %rhs_V = zext i2 %p_s to i6

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:8  %tmp_84 = or i2 %p_8, %p_s

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:9  %tmp_85 = icmp eq i2 %tmp_84, 0

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="5">
<![CDATA[
.preheader:10  %lhs_V_10 = zext i5 %p_9 to i6

]]></Node>
<StgValue><ssdm name="lhs_V_10"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:11  %r_V_23 = add i6 %rhs_V, %lhs_V_10

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:12  %exitcond_flatten6 = icmp eq i14 %indvar_flatten5, %bound2

]]></Node>
<StgValue><ssdm name="exitcond_flatten6"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:13  %indvar_flatten_next6 = add i14 %indvar_flatten5, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next6"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:14  br i1 %exitcond_flatten6, label %.loopexit.loopexit, label %.preheader495.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader495.preheader:0  %i_V = add i2 %p_s, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader495.preheader:1  %exitcond_flatten = icmp eq i12 %indvar_flatten6, %bound1

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader495.preheader:2  %p_8_mid = select i1 %exitcond_flatten, i2 0, i2 %p_8

]]></Node>
<StgValue><ssdm name="p_8_mid"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader495.preheader:3  %tmp_101_mid2_v = select i1 %exitcond_flatten, i2 %i_V, i2 %p_s

]]></Node>
<StgValue><ssdm name="tmp_101_mid2_v"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="6" op_0_bw="2">
<![CDATA[
.preheader495.preheader:8  %rhs_V_8_mid2_cast = zext i2 %tmp_101_mid2_v to i6

]]></Node>
<StgValue><ssdm name="rhs_V_8_mid2_cast"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader495.preheader:9  %tmp_103_mid = icmp eq i2 %i_V, 0

]]></Node>
<StgValue><ssdm name="tmp_103_mid"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader495.preheader:10  %or_cond_mid2164_v = select i1 %exitcond_flatten, i1 %tmp_103_mid, i1 %tmp_85

]]></Node>
<StgValue><ssdm name="or_cond_mid2164_v"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="2">
<![CDATA[
.preheader495.preheader:11  %tmp_105_mid_cast = zext i2 %i_V to i6

]]></Node>
<StgValue><ssdm name="tmp_105_mid_cast"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader495.preheader:12  %tmp_105_mid3 = select i1 %exitcond_flatten, i6 %tmp_105_mid_cast, i6 %r_V_23

]]></Node>
<StgValue><ssdm name="tmp_105_mid3"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader495.preheader:13  %exitcond = icmp eq i5 %p_1, %tmp

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader495.preheader:14  %exitcond_mid2 = select i1 %exitcond_flatten, i1 %exitcond_mid, i1 %exitcond

]]></Node>
<StgValue><ssdm name="exitcond_mid2"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader495.preheader:15  %exitcond_flatten3 = icmp eq i10 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader495.preheader:16  %exitcond_flatten_mid_2 = select i1 %exitcond_flatten, i1 %exitcond_flatten_mid, i1 %exitcond_flatten3

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid_2"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader495.preheader:17  %j_V = add i2 %p_8_mid, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader495.preheader:18  %tmp_80 = or i1 %exitcond_flatten_mid_2, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader495.preheader:19  %p_9_mid = select i1 %tmp_80, i5 0, i5 %p_9

]]></Node>
<StgValue><ssdm name="p_9_mid"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader495.preheader:20  %tmp_102_mid1 = or i2 %j_V, %tmp_101_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_102_mid1"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader495.preheader:21  %tmp_103_mid1 = icmp eq i2 %tmp_102_mid1, 0

]]></Node>
<StgValue><ssdm name="tmp_103_mid1"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader495.preheader:22  %or_cond_mid2_v = select i1 %exitcond_flatten_mid_2, i1 %tmp_103_mid1, i1 %or_cond_mid2164_v

]]></Node>
<StgValue><ssdm name="or_cond_mid2_v"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader495.preheader:23  %or_cond_mid2 = and i1 %or_cond_mid2_v, %tmp_s

]]></Node>
<StgValue><ssdm name="or_cond_mid2"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader495.preheader:24  %tmp_104_mid2 = select i1 %exitcond_flatten_mid_2, i2 %j_V, i2 %p_8_mid

]]></Node>
<StgValue><ssdm name="tmp_104_mid2"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader495.preheader:157  %tmp_105_mid5 = select i1 %exitcond_flatten_mid_2, i6 %rhs_V_8_mid2_cast, i6 %tmp_105_mid3

]]></Node>
<StgValue><ssdm name="tmp_105_mid5"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader495.preheader:158  %exitcond_mid3 = select i1 %exitcond_flatten_mid_2, i1 %exitcond_mid, i1 %exitcond_mid2

]]></Node>
<StgValue><ssdm name="exitcond_mid3"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader495.preheader:159  %tr_V = add i5 %p_9_mid, 1

]]></Node>
<StgValue><ssdm name="tr_V"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader495.preheader:160  %tmp_83 = or i1 %exitcond_mid3, %exitcond_flatten_mid_2

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader495.preheader:161  %tmp_116 = or i1 %tmp_83, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader495.preheader:162  %p_1_mid2 = select i1 %tmp_116, i5 0, i5 %p_1

]]></Node>
<StgValue><ssdm name="p_1_mid2"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="6" op_0_bw="5">
<![CDATA[
.preheader495.preheader:163  %lhs_V_10_mid1 = zext i5 %tr_V to i6

]]></Node>
<StgValue><ssdm name="lhs_V_10_mid1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader495.preheader:164  %r_V_25_mid1 = add i6 %rhs_V_8_mid2_cast, %lhs_V_10_mid1

]]></Node>
<StgValue><ssdm name="r_V_25_mid1"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader495.preheader:168  %tmp_106_mid2 = select i1 %exitcond_mid3, i5 %tr_V, i5 %p_9_mid

]]></Node>
<StgValue><ssdm name="tmp_106_mid2"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader495.preheader:1026  %tc_V = add i5 %p_1_mid2, 1

]]></Node>
<StgValue><ssdm name="tc_V"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader495.preheader:1027  %indvar_flatten_op = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader495.preheader:1028  %indvar_flatten_next = select i1 %tmp_80, i10 1, i10 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader495.preheader:1029  %indvar_flatten147_op = add i12 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten147_op"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader495.preheader:1030  %indvar_flatten_next5 = select i1 %exitcond_flatten, i12 1, i12 %indvar_flatten147_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="190" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader495.preheader:165  %tmp_105_mid2 = select i1 %exitcond_mid3, i6 %r_V_25_mid1, i6 %tmp_105_mid5

]]></Node>
<StgValue><ssdm name="tmp_105_mid2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="2">
<![CDATA[
.preheader495.preheader:156  %rhs_V_mid2_cast = zext i2 %tmp_104_mid2 to i6

]]></Node>
<StgValue><ssdm name="rhs_V_mid2_cast"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="6">
<![CDATA[
.preheader495.preheader:166  %tmp_105_mid2_cast = zext i6 %tmp_105_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_105_mid2_cast"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader495.preheader:167  %tmp_86 = mul i11 %tmp_105_mid2_cast, 53

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="6" op_0_bw="5">
<![CDATA[
.preheader495.preheader:173  %lhs_V = zext i5 %p_1_mid2 to i6

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader495.preheader:174  %r_V = add i6 %rhs_V_mid2_cast, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="6">
<![CDATA[
.preheader495.preheader:175  %tmp_94_cast = zext i6 %r_V to i11

]]></Node>
<StgValue><ssdm name="tmp_94_cast"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader495.preheader:176  %tmp_88 = add i11 %tmp_86, %tmp_94_cast

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="11">
<![CDATA[
.preheader495.preheader:177  %tmp_95_cast = zext i11 %tmp_88 to i64

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:178  %input_buffer_0_addr = getelementptr [2809 x i16]* %input_buffer_0, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="input_buffer_0_addr"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:179  %input_buffer_1_addr = getelementptr [2809 x i16]* %input_buffer_1, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="input_buffer_1_addr"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:180  %input_buffer_2_addr = getelementptr [2809 x i16]* %input_buffer_2, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="input_buffer_2_addr"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:181  %input_buffer_3_addr = getelementptr [2809 x i16]* %input_buffer_3, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="input_buffer_3_addr"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="12">
<![CDATA[
.preheader495.preheader:222  %input_buffer_0_load = load i16* %input_buffer_0_addr, align 2

]]></Node>
<StgValue><ssdm name="input_buffer_0_load"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="12">
<![CDATA[
.preheader495.preheader:228  %input_buffer_1_load = load i16* %input_buffer_1_addr, align 2

]]></Node>
<StgValue><ssdm name="input_buffer_1_load"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="12">
<![CDATA[
.preheader495.preheader:234  %input_buffer_2_load = load i16* %input_buffer_2_addr, align 2

]]></Node>
<StgValue><ssdm name="input_buffer_2_load"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="12">
<![CDATA[
.preheader495.preheader:240  %input_buffer_3_load = load i16* %input_buffer_3_addr, align 2

]]></Node>
<StgValue><ssdm name="input_buffer_3_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="2">
<![CDATA[
.preheader495.preheader:4  %tmp_101_mid2_cast = zext i2 %tmp_101_mid2_v to i5

]]></Node>
<StgValue><ssdm name="tmp_101_mid2_cast"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader495.preheader:5  %tmp_78 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_101_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="4">
<![CDATA[
.preheader495.preheader:6  %p_shl_cast = zext i4 %tmp_78 to i5

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader495.preheader:7  %tmp_79 = sub i5 %p_shl_cast, %tmp_101_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="2">
<![CDATA[
.preheader495.preheader:25  %tmp_104_mid2_cast = zext i2 %tmp_104_mid2 to i5

]]></Node>
<StgValue><ssdm name="tmp_104_mid2_cast"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader495.preheader:26  %tmp_81 = add i5 %tmp_79, %tmp_104_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="5">
<![CDATA[
.preheader495.preheader:27  %tmp_81_cast = sext i5 %tmp_81 to i64

]]></Node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:28  %weight_buffer_0_0_s = getelementptr [9 x i16]* %weight_buffer_0_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_s"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:29  %weight_buffer_0_1_s = getelementptr [9 x i16]* %weight_buffer_0_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_s"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:30  %weight_buffer_0_2_s = getelementptr [9 x i16]* %weight_buffer_0_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_s"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:31  %weight_buffer_0_3_s = getelementptr [9 x i16]* %weight_buffer_0_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_s"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:32  %weight_buffer_1_0_s = getelementptr [9 x i16]* %weight_buffer_1_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_s"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:33  %weight_buffer_1_1_s = getelementptr [9 x i16]* %weight_buffer_1_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_s"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:34  %weight_buffer_1_2_s = getelementptr [9 x i16]* %weight_buffer_1_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_s"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:35  %weight_buffer_1_3_s = getelementptr [9 x i16]* %weight_buffer_1_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_s"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:36  %weight_buffer_2_0_s = getelementptr [9 x i16]* %weight_buffer_2_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_2_0_s"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:37  %weight_buffer_2_1_s = getelementptr [9 x i16]* %weight_buffer_2_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_2_1_s"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:38  %weight_buffer_2_2_s = getelementptr [9 x i16]* %weight_buffer_2_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_2_2_s"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:39  %weight_buffer_2_3_s = getelementptr [9 x i16]* %weight_buffer_2_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_2_3_s"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:40  %weight_buffer_3_0_s = getelementptr [9 x i16]* %weight_buffer_3_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_3_0_s"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:41  %weight_buffer_3_1_s = getelementptr [9 x i16]* %weight_buffer_3_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_3_1_s"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:42  %weight_buffer_3_2_s = getelementptr [9 x i16]* %weight_buffer_3_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_3_2_s"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:43  %weight_buffer_3_3_s = getelementptr [9 x i16]* %weight_buffer_3_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_3_3_s"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:44  %weight_buffer_4_0_s = getelementptr [9 x i16]* %weight_buffer_4_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_4_0_s"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:45  %weight_buffer_4_1_s = getelementptr [9 x i16]* %weight_buffer_4_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_4_1_s"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:46  %weight_buffer_4_2_s = getelementptr [9 x i16]* %weight_buffer_4_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_4_2_s"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:47  %weight_buffer_4_3_s = getelementptr [9 x i16]* %weight_buffer_4_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_4_3_s"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:48  %weight_buffer_5_0_s = getelementptr [9 x i16]* %weight_buffer_5_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_5_0_s"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:49  %weight_buffer_5_1_s = getelementptr [9 x i16]* %weight_buffer_5_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_5_1_s"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:50  %weight_buffer_5_2_s = getelementptr [9 x i16]* %weight_buffer_5_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_5_2_s"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:51  %weight_buffer_5_3_s = getelementptr [9 x i16]* %weight_buffer_5_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_5_3_s"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:52  %weight_buffer_6_0_s = getelementptr [9 x i16]* %weight_buffer_6_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_6_0_s"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:53  %weight_buffer_6_1_s = getelementptr [9 x i16]* %weight_buffer_6_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_6_1_s"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:54  %weight_buffer_6_2_s = getelementptr [9 x i16]* %weight_buffer_6_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_6_2_s"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:55  %weight_buffer_6_3_s = getelementptr [9 x i16]* %weight_buffer_6_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_6_3_s"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:56  %weight_buffer_7_0_s = getelementptr [9 x i16]* %weight_buffer_7_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_7_0_s"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:57  %weight_buffer_7_1_s = getelementptr [9 x i16]* %weight_buffer_7_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_7_1_s"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:58  %weight_buffer_7_2_s = getelementptr [9 x i16]* %weight_buffer_7_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_7_2_s"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:59  %weight_buffer_7_3_s = getelementptr [9 x i16]* %weight_buffer_7_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_7_3_s"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:60  %weight_buffer_8_0_s = getelementptr [9 x i16]* %weight_buffer_8_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_8_0_s"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:61  %weight_buffer_8_1_s = getelementptr [9 x i16]* %weight_buffer_8_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_8_1_s"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:62  %weight_buffer_8_2_s = getelementptr [9 x i16]* %weight_buffer_8_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_8_2_s"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:63  %weight_buffer_8_3_s = getelementptr [9 x i16]* %weight_buffer_8_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_8_3_s"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:64  %weight_buffer_9_0_s = getelementptr [9 x i16]* %weight_buffer_9_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_9_0_s"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:65  %weight_buffer_9_1_s = getelementptr [9 x i16]* %weight_buffer_9_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_9_1_s"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:66  %weight_buffer_9_2_s = getelementptr [9 x i16]* %weight_buffer_9_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_9_2_s"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:67  %weight_buffer_9_3_s = getelementptr [9 x i16]* %weight_buffer_9_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_9_3_s"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:68  %weight_buffer_10_0_2 = getelementptr [9 x i16]* %weight_buffer_10_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_10_0_2"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:69  %weight_buffer_10_1_2 = getelementptr [9 x i16]* %weight_buffer_10_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_10_1_2"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:70  %weight_buffer_10_2_2 = getelementptr [9 x i16]* %weight_buffer_10_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_10_2_2"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:71  %weight_buffer_10_3_2 = getelementptr [9 x i16]* %weight_buffer_10_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_10_3_2"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:72  %weight_buffer_11_0_2 = getelementptr [9 x i16]* %weight_buffer_11_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_11_0_2"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:73  %weight_buffer_11_1_2 = getelementptr [9 x i16]* %weight_buffer_11_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_11_1_2"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:74  %weight_buffer_11_2_2 = getelementptr [9 x i16]* %weight_buffer_11_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_11_2_2"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:75  %weight_buffer_11_3_2 = getelementptr [9 x i16]* %weight_buffer_11_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_11_3_2"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:76  %weight_buffer_12_0_2 = getelementptr [9 x i16]* %weight_buffer_12_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_12_0_2"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:77  %weight_buffer_12_1_2 = getelementptr [9 x i16]* %weight_buffer_12_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_12_1_2"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:78  %weight_buffer_12_2_2 = getelementptr [9 x i16]* %weight_buffer_12_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_12_2_2"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:79  %weight_buffer_12_3_2 = getelementptr [9 x i16]* %weight_buffer_12_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_12_3_2"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:80  %weight_buffer_13_0_2 = getelementptr [9 x i16]* %weight_buffer_13_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_13_0_2"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:81  %weight_buffer_13_1_2 = getelementptr [9 x i16]* %weight_buffer_13_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_13_1_2"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:82  %weight_buffer_13_2_2 = getelementptr [9 x i16]* %weight_buffer_13_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_13_2_2"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:83  %weight_buffer_13_3_2 = getelementptr [9 x i16]* %weight_buffer_13_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_13_3_2"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:84  %weight_buffer_14_0_2 = getelementptr [9 x i16]* %weight_buffer_14_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_14_0_2"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:85  %weight_buffer_14_1_2 = getelementptr [9 x i16]* %weight_buffer_14_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_14_1_2"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:86  %weight_buffer_14_2_2 = getelementptr [9 x i16]* %weight_buffer_14_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_14_2_2"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:87  %weight_buffer_14_3_2 = getelementptr [9 x i16]* %weight_buffer_14_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_14_3_2"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:88  %weight_buffer_15_0_2 = getelementptr [9 x i16]* %weight_buffer_15_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_15_0_2"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:89  %weight_buffer_15_1_2 = getelementptr [9 x i16]* %weight_buffer_15_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_15_1_2"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:90  %weight_buffer_15_2_2 = getelementptr [9 x i16]* %weight_buffer_15_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_15_2_2"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:91  %weight_buffer_15_3_2 = getelementptr [9 x i16]* %weight_buffer_15_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_15_3_2"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:92  %weight_buffer_16_0_2 = getelementptr [9 x i16]* %weight_buffer_16_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_16_0_2"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:93  %weight_buffer_16_1_2 = getelementptr [9 x i16]* %weight_buffer_16_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_16_1_2"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:94  %weight_buffer_16_2_2 = getelementptr [9 x i16]* %weight_buffer_16_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_16_2_2"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:95  %weight_buffer_16_3_2 = getelementptr [9 x i16]* %weight_buffer_16_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_16_3_2"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:96  %weight_buffer_17_0_2 = getelementptr [9 x i16]* %weight_buffer_17_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_17_0_2"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:97  %weight_buffer_17_1_2 = getelementptr [9 x i16]* %weight_buffer_17_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_17_1_2"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:98  %weight_buffer_17_2_2 = getelementptr [9 x i16]* %weight_buffer_17_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_17_2_2"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:99  %weight_buffer_17_3_2 = getelementptr [9 x i16]* %weight_buffer_17_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_17_3_2"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:100  %weight_buffer_18_0_2 = getelementptr [9 x i16]* %weight_buffer_18_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_18_0_2"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:101  %weight_buffer_18_1_2 = getelementptr [9 x i16]* %weight_buffer_18_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_18_1_2"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:102  %weight_buffer_18_2_2 = getelementptr [9 x i16]* %weight_buffer_18_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_18_2_2"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:103  %weight_buffer_18_3_2 = getelementptr [9 x i16]* %weight_buffer_18_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_18_3_2"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:104  %weight_buffer_19_0_2 = getelementptr [9 x i16]* %weight_buffer_19_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_19_0_2"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:105  %weight_buffer_19_1_2 = getelementptr [9 x i16]* %weight_buffer_19_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_19_1_2"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:106  %weight_buffer_19_2_2 = getelementptr [9 x i16]* %weight_buffer_19_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_19_2_2"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:107  %weight_buffer_19_3_2 = getelementptr [9 x i16]* %weight_buffer_19_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_19_3_2"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:108  %weight_buffer_20_0_2 = getelementptr [9 x i16]* %weight_buffer_20_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_20_0_2"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:109  %weight_buffer_20_1_2 = getelementptr [9 x i16]* %weight_buffer_20_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_20_1_2"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:110  %weight_buffer_20_2_2 = getelementptr [9 x i16]* %weight_buffer_20_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_20_2_2"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:111  %weight_buffer_20_3_2 = getelementptr [9 x i16]* %weight_buffer_20_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_20_3_2"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:112  %weight_buffer_21_0_2 = getelementptr [9 x i16]* %weight_buffer_21_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_21_0_2"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:113  %weight_buffer_21_1_2 = getelementptr [9 x i16]* %weight_buffer_21_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_21_1_2"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:114  %weight_buffer_21_2_2 = getelementptr [9 x i16]* %weight_buffer_21_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_21_2_2"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:115  %weight_buffer_21_3_2 = getelementptr [9 x i16]* %weight_buffer_21_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_21_3_2"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:116  %weight_buffer_22_0_2 = getelementptr [9 x i16]* %weight_buffer_22_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_22_0_2"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:117  %weight_buffer_22_1_2 = getelementptr [9 x i16]* %weight_buffer_22_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_22_1_2"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:118  %weight_buffer_22_2_2 = getelementptr [9 x i16]* %weight_buffer_22_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_22_2_2"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:119  %weight_buffer_22_3_2 = getelementptr [9 x i16]* %weight_buffer_22_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_22_3_2"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:120  %weight_buffer_23_0_2 = getelementptr [9 x i16]* %weight_buffer_23_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_23_0_2"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:121  %weight_buffer_23_1_2 = getelementptr [9 x i16]* %weight_buffer_23_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_23_1_2"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:122  %weight_buffer_23_2_2 = getelementptr [9 x i16]* %weight_buffer_23_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_23_2_2"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:123  %weight_buffer_23_3_2 = getelementptr [9 x i16]* %weight_buffer_23_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_23_3_2"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:124  %weight_buffer_24_0_2 = getelementptr [9 x i16]* %weight_buffer_24_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_24_0_2"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:125  %weight_buffer_24_1_2 = getelementptr [9 x i16]* %weight_buffer_24_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_24_1_2"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:126  %weight_buffer_24_2_2 = getelementptr [9 x i16]* %weight_buffer_24_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_24_2_2"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:127  %weight_buffer_24_3_2 = getelementptr [9 x i16]* %weight_buffer_24_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_24_3_2"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:128  %weight_buffer_25_0_2 = getelementptr [9 x i16]* %weight_buffer_25_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_25_0_2"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:129  %weight_buffer_25_1_2 = getelementptr [9 x i16]* %weight_buffer_25_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_25_1_2"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:130  %weight_buffer_25_2_2 = getelementptr [9 x i16]* %weight_buffer_25_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_25_2_2"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:131  %weight_buffer_25_3_2 = getelementptr [9 x i16]* %weight_buffer_25_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_25_3_2"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:132  %weight_buffer_26_0_2 = getelementptr [9 x i16]* %weight_buffer_26_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_26_0_2"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:133  %weight_buffer_26_1_2 = getelementptr [9 x i16]* %weight_buffer_26_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_26_1_2"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:134  %weight_buffer_26_2_2 = getelementptr [9 x i16]* %weight_buffer_26_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_26_2_2"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:135  %weight_buffer_26_3_2 = getelementptr [9 x i16]* %weight_buffer_26_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_26_3_2"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:136  %weight_buffer_27_0_2 = getelementptr [9 x i16]* %weight_buffer_27_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_27_0_2"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:137  %weight_buffer_27_1_2 = getelementptr [9 x i16]* %weight_buffer_27_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_27_1_2"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:138  %weight_buffer_27_2_2 = getelementptr [9 x i16]* %weight_buffer_27_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_27_2_2"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:139  %weight_buffer_27_3_2 = getelementptr [9 x i16]* %weight_buffer_27_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_27_3_2"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:140  %weight_buffer_28_0_2 = getelementptr [9 x i16]* %weight_buffer_28_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_28_0_2"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:141  %weight_buffer_28_1_2 = getelementptr [9 x i16]* %weight_buffer_28_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_28_1_2"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:142  %weight_buffer_28_2_2 = getelementptr [9 x i16]* %weight_buffer_28_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_28_2_2"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:143  %weight_buffer_28_3_2 = getelementptr [9 x i16]* %weight_buffer_28_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_28_3_2"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:144  %weight_buffer_29_0_2 = getelementptr [9 x i16]* %weight_buffer_29_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_29_0_2"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:145  %weight_buffer_29_1_2 = getelementptr [9 x i16]* %weight_buffer_29_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_29_1_2"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:146  %weight_buffer_29_2_2 = getelementptr [9 x i16]* %weight_buffer_29_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_29_2_2"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:147  %weight_buffer_29_3_2 = getelementptr [9 x i16]* %weight_buffer_29_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_29_3_2"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:148  %weight_buffer_30_0_2 = getelementptr [9 x i16]* %weight_buffer_30_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_30_0_2"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:149  %weight_buffer_30_1_2 = getelementptr [9 x i16]* %weight_buffer_30_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_30_1_2"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:150  %weight_buffer_30_2_2 = getelementptr [9 x i16]* %weight_buffer_30_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_30_2_2"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:151  %weight_buffer_30_3_2 = getelementptr [9 x i16]* %weight_buffer_30_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_30_3_2"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:152  %weight_buffer_31_0_2 = getelementptr [9 x i16]* %weight_buffer_31_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_31_0_2"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:153  %weight_buffer_31_1_2 = getelementptr [9 x i16]* %weight_buffer_31_1, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_31_1_2"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:154  %weight_buffer_31_2_2 = getelementptr [9 x i16]* %weight_buffer_31_2, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_31_2_2"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:155  %weight_buffer_31_3_2 = getelementptr [9 x i16]* %weight_buffer_31_3, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_31_3_2"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:220  %weight_buffer_0_0_1 = load i16* %weight_buffer_0_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_1"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="12">
<![CDATA[
.preheader495.preheader:222  %input_buffer_0_load = load i16* %input_buffer_0_addr, align 2

]]></Node>
<StgValue><ssdm name="input_buffer_0_load"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:226  %weight_buffer_0_1_1 = load i16* %weight_buffer_0_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_1"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="12">
<![CDATA[
.preheader495.preheader:228  %input_buffer_1_load = load i16* %input_buffer_1_addr, align 2

]]></Node>
<StgValue><ssdm name="input_buffer_1_load"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:232  %weight_buffer_0_2_1 = load i16* %weight_buffer_0_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_1"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="12">
<![CDATA[
.preheader495.preheader:234  %input_buffer_2_load = load i16* %input_buffer_2_addr, align 2

]]></Node>
<StgValue><ssdm name="input_buffer_2_load"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:238  %weight_buffer_0_3_1 = load i16* %weight_buffer_0_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_1"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="12">
<![CDATA[
.preheader495.preheader:240  %input_buffer_3_load = load i16* %input_buffer_3_addr, align 2

]]></Node>
<StgValue><ssdm name="input_buffer_3_load"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:253  %weight_buffer_1_0_1 = load i16* %weight_buffer_1_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_1"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:257  %weight_buffer_1_1_1 = load i16* %weight_buffer_1_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_1"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:261  %weight_buffer_1_2_1 = load i16* %weight_buffer_1_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_1"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:265  %weight_buffer_1_3_1 = load i16* %weight_buffer_1_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_1"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:278  %weight_buffer_2_0_1 = load i16* %weight_buffer_2_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_0_1"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:282  %weight_buffer_2_1_1 = load i16* %weight_buffer_2_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_1_1"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:286  %weight_buffer_2_2_1 = load i16* %weight_buffer_2_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_2_1"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:290  %weight_buffer_2_3_1 = load i16* %weight_buffer_2_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_3_1"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:303  %weight_buffer_3_0_1 = load i16* %weight_buffer_3_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_0_1"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:307  %weight_buffer_3_1_1 = load i16* %weight_buffer_3_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_1_1"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:311  %weight_buffer_3_2_1 = load i16* %weight_buffer_3_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_2_1"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:315  %weight_buffer_3_3_1 = load i16* %weight_buffer_3_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_3_1"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:328  %weight_buffer_4_0_1 = load i16* %weight_buffer_4_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_0_1"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:332  %weight_buffer_4_1_1 = load i16* %weight_buffer_4_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_1_1"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:336  %weight_buffer_4_2_1 = load i16* %weight_buffer_4_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_2_1"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:340  %weight_buffer_4_3_1 = load i16* %weight_buffer_4_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_3_1"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:353  %weight_buffer_5_0_1 = load i16* %weight_buffer_5_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_0_1"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:357  %weight_buffer_5_1_1 = load i16* %weight_buffer_5_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_1_1"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:361  %weight_buffer_5_2_1 = load i16* %weight_buffer_5_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_2_1"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:365  %weight_buffer_5_3_1 = load i16* %weight_buffer_5_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_3_1"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:378  %weight_buffer_6_0_1 = load i16* %weight_buffer_6_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_0_1"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:382  %weight_buffer_6_1_1 = load i16* %weight_buffer_6_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_1_1"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:386  %weight_buffer_6_2_1 = load i16* %weight_buffer_6_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_2_1"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:390  %weight_buffer_6_3_1 = load i16* %weight_buffer_6_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_3_1"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:403  %weight_buffer_7_0_1 = load i16* %weight_buffer_7_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_0_1"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:407  %weight_buffer_7_1_1 = load i16* %weight_buffer_7_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_1_1"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:411  %weight_buffer_7_2_1 = load i16* %weight_buffer_7_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_2_1"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:415  %weight_buffer_7_3_1 = load i16* %weight_buffer_7_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_3_1"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:428  %weight_buffer_8_0_1 = load i16* %weight_buffer_8_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_0_1"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:432  %weight_buffer_8_1_1 = load i16* %weight_buffer_8_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_1_1"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:436  %weight_buffer_8_2_1 = load i16* %weight_buffer_8_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_2_1"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:440  %weight_buffer_8_3_1 = load i16* %weight_buffer_8_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_3_1"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:453  %weight_buffer_9_0_1 = load i16* %weight_buffer_9_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_0_1"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:457  %weight_buffer_9_1_1 = load i16* %weight_buffer_9_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_1_1"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:461  %weight_buffer_9_2_1 = load i16* %weight_buffer_9_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_2_1"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:465  %weight_buffer_9_3_1 = load i16* %weight_buffer_9_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_3_1"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:478  %weight_buffer_10_0_3 = load i16* %weight_buffer_10_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_0_3"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:482  %weight_buffer_10_1_3 = load i16* %weight_buffer_10_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_1_3"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:486  %weight_buffer_10_2_3 = load i16* %weight_buffer_10_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_2_3"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:490  %weight_buffer_10_3_3 = load i16* %weight_buffer_10_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_3_3"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:503  %weight_buffer_11_0_3 = load i16* %weight_buffer_11_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_0_3"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:507  %weight_buffer_11_1_3 = load i16* %weight_buffer_11_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_1_3"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:511  %weight_buffer_11_2_3 = load i16* %weight_buffer_11_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_2_3"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:515  %weight_buffer_11_3_3 = load i16* %weight_buffer_11_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_3_3"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:528  %weight_buffer_12_0_3 = load i16* %weight_buffer_12_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_0_3"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:532  %weight_buffer_12_1_3 = load i16* %weight_buffer_12_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_1_3"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:536  %weight_buffer_12_2_3 = load i16* %weight_buffer_12_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_2_3"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:540  %weight_buffer_12_3_3 = load i16* %weight_buffer_12_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_3_3"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:553  %weight_buffer_13_0_3 = load i16* %weight_buffer_13_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_0_3"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:557  %weight_buffer_13_1_3 = load i16* %weight_buffer_13_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_1_3"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:561  %weight_buffer_13_2_3 = load i16* %weight_buffer_13_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_2_3"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:565  %weight_buffer_13_3_3 = load i16* %weight_buffer_13_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_3_3"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:578  %weight_buffer_14_0_3 = load i16* %weight_buffer_14_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_0_3"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:582  %weight_buffer_14_1_3 = load i16* %weight_buffer_14_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_1_3"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:586  %weight_buffer_14_2_3 = load i16* %weight_buffer_14_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_2_3"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:590  %weight_buffer_14_3_3 = load i16* %weight_buffer_14_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_3_3"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:603  %weight_buffer_15_0_3 = load i16* %weight_buffer_15_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_0_3"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:607  %weight_buffer_15_1_3 = load i16* %weight_buffer_15_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_1_3"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:611  %weight_buffer_15_2_3 = load i16* %weight_buffer_15_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_2_3"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:615  %weight_buffer_15_3_3 = load i16* %weight_buffer_15_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_3_3"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:628  %weight_buffer_16_0_3 = load i16* %weight_buffer_16_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_0_3"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:632  %weight_buffer_16_1_3 = load i16* %weight_buffer_16_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_1_3"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:636  %weight_buffer_16_2_3 = load i16* %weight_buffer_16_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_2_3"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:640  %weight_buffer_16_3_3 = load i16* %weight_buffer_16_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_3_3"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:653  %weight_buffer_17_0_3 = load i16* %weight_buffer_17_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_0_3"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:657  %weight_buffer_17_1_3 = load i16* %weight_buffer_17_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_1_3"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:661  %weight_buffer_17_2_3 = load i16* %weight_buffer_17_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_2_3"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:665  %weight_buffer_17_3_3 = load i16* %weight_buffer_17_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_3_3"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:678  %weight_buffer_18_0_3 = load i16* %weight_buffer_18_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_0_3"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:682  %weight_buffer_18_1_3 = load i16* %weight_buffer_18_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_1_3"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:686  %weight_buffer_18_2_3 = load i16* %weight_buffer_18_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_2_3"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:690  %weight_buffer_18_3_3 = load i16* %weight_buffer_18_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_3_3"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:703  %weight_buffer_19_0_3 = load i16* %weight_buffer_19_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_0_3"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:707  %weight_buffer_19_1_3 = load i16* %weight_buffer_19_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_1_3"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:711  %weight_buffer_19_2_3 = load i16* %weight_buffer_19_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_2_3"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:715  %weight_buffer_19_3_3 = load i16* %weight_buffer_19_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_3_3"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:728  %weight_buffer_20_0_3 = load i16* %weight_buffer_20_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_0_3"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:732  %weight_buffer_20_1_3 = load i16* %weight_buffer_20_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_1_3"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:736  %weight_buffer_20_2_3 = load i16* %weight_buffer_20_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_2_3"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:740  %weight_buffer_20_3_3 = load i16* %weight_buffer_20_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_3_3"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:753  %weight_buffer_21_0_3 = load i16* %weight_buffer_21_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_0_3"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:757  %weight_buffer_21_1_3 = load i16* %weight_buffer_21_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_1_3"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:761  %weight_buffer_21_2_3 = load i16* %weight_buffer_21_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_2_3"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:765  %weight_buffer_21_3_3 = load i16* %weight_buffer_21_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_3_3"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:778  %weight_buffer_22_0_3 = load i16* %weight_buffer_22_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_0_3"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:782  %weight_buffer_22_1_3 = load i16* %weight_buffer_22_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_1_3"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:786  %weight_buffer_22_2_3 = load i16* %weight_buffer_22_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_2_3"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:790  %weight_buffer_22_3_3 = load i16* %weight_buffer_22_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_3_3"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:803  %weight_buffer_23_0_3 = load i16* %weight_buffer_23_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_0_3"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:807  %weight_buffer_23_1_3 = load i16* %weight_buffer_23_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_1_3"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:811  %weight_buffer_23_2_3 = load i16* %weight_buffer_23_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_2_3"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:815  %weight_buffer_23_3_3 = load i16* %weight_buffer_23_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_3_3"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:828  %weight_buffer_24_0_3 = load i16* %weight_buffer_24_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_0_3"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:832  %weight_buffer_24_1_3 = load i16* %weight_buffer_24_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_1_3"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:836  %weight_buffer_24_2_3 = load i16* %weight_buffer_24_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_2_3"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:840  %weight_buffer_24_3_3 = load i16* %weight_buffer_24_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_3_3"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:853  %weight_buffer_25_0_3 = load i16* %weight_buffer_25_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_0_3"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:857  %weight_buffer_25_1_3 = load i16* %weight_buffer_25_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_1_3"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:861  %weight_buffer_25_2_3 = load i16* %weight_buffer_25_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_2_3"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:865  %weight_buffer_25_3_3 = load i16* %weight_buffer_25_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_3_3"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:878  %weight_buffer_26_0_3 = load i16* %weight_buffer_26_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_0_3"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:882  %weight_buffer_26_1_3 = load i16* %weight_buffer_26_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_1_3"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:886  %weight_buffer_26_2_3 = load i16* %weight_buffer_26_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_2_3"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:890  %weight_buffer_26_3_3 = load i16* %weight_buffer_26_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_3_3"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:903  %weight_buffer_27_0_3 = load i16* %weight_buffer_27_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_0_3"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:907  %weight_buffer_27_1_3 = load i16* %weight_buffer_27_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_1_3"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:911  %weight_buffer_27_2_3 = load i16* %weight_buffer_27_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_2_3"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:915  %weight_buffer_27_3_3 = load i16* %weight_buffer_27_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_3_3"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:928  %weight_buffer_28_0_3 = load i16* %weight_buffer_28_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_0_3"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:932  %weight_buffer_28_1_3 = load i16* %weight_buffer_28_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_1_3"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:936  %weight_buffer_28_2_3 = load i16* %weight_buffer_28_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_2_3"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:940  %weight_buffer_28_3_3 = load i16* %weight_buffer_28_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_3_3"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:953  %weight_buffer_29_0_3 = load i16* %weight_buffer_29_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_0_3"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:957  %weight_buffer_29_1_3 = load i16* %weight_buffer_29_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_1_3"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:961  %weight_buffer_29_2_3 = load i16* %weight_buffer_29_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_2_3"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:965  %weight_buffer_29_3_3 = load i16* %weight_buffer_29_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_3_3"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:978  %weight_buffer_30_0_3 = load i16* %weight_buffer_30_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_0_3"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:982  %weight_buffer_30_1_3 = load i16* %weight_buffer_30_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_1_3"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:986  %weight_buffer_30_2_3 = load i16* %weight_buffer_30_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_2_3"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:990  %weight_buffer_30_3_3 = load i16* %weight_buffer_30_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_3_3"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:1003  %weight_buffer_31_0_3 = load i16* %weight_buffer_31_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_0_3"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:1007  %weight_buffer_31_1_3 = load i16* %weight_buffer_31_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_1_3"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:1011  %weight_buffer_31_2_3 = load i16* %weight_buffer_31_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_2_3"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:1015  %weight_buffer_31_3_3 = load i16* %weight_buffer_31_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_3_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="10" op_0_bw="5">
<![CDATA[
.preheader495.preheader:169  %tmp_106_mid2_cast = zext i5 %tmp_106_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_106_mid2_cast"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader495.preheader:170  %tmp_87 = mul i10 %tmp_106_mid2_cast, 26

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="5">
<![CDATA[
.preheader495.preheader:182  %tmp_96_cast = zext i5 %p_1_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader495.preheader:183  %tmp_89 = add i10 %tmp_87, %tmp_96_cast

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="10">
<![CDATA[
.preheader495.preheader:184  %tmp_97_cast = zext i10 %tmp_89 to i64

]]></Node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:185  %output_buffer_0_add = getelementptr [676 x i32]* %output_buffer_0, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_0_add"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:186  %output_buffer_1_add = getelementptr [676 x i32]* %output_buffer_1, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_1_add"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:187  %output_buffer_2_add = getelementptr [676 x i32]* %output_buffer_2, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_2_add"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:188  %output_buffer_3_add = getelementptr [676 x i32]* %output_buffer_3, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_3_add"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:189  %output_buffer_4_add = getelementptr [676 x i32]* %output_buffer_4, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_4_add"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:190  %output_buffer_5_add = getelementptr [676 x i32]* %output_buffer_5, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_5_add"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:191  %output_buffer_6_add = getelementptr [676 x i32]* %output_buffer_6, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_6_add"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:192  %output_buffer_7_add = getelementptr [676 x i32]* %output_buffer_7, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_7_add"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:193  %output_buffer_8_add = getelementptr [676 x i32]* %output_buffer_8, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_8_add"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:194  %output_buffer_9_add = getelementptr [676 x i32]* %output_buffer_9, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_9_add"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:195  %output_buffer_10_ad = getelementptr [676 x i32]* %output_buffer_10, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_10_ad"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:196  %output_buffer_11_ad = getelementptr [676 x i32]* %output_buffer_11, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_11_ad"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:197  %output_buffer_12_ad = getelementptr [676 x i32]* %output_buffer_12, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_12_ad"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:198  %output_buffer_13_ad = getelementptr [676 x i32]* %output_buffer_13, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_13_ad"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:199  %output_buffer_14_ad = getelementptr [676 x i32]* %output_buffer_14, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_14_ad"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:200  %output_buffer_15_ad = getelementptr [676 x i32]* %output_buffer_15, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_15_ad"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:201  %output_buffer_16_ad = getelementptr [676 x i32]* %output_buffer_16, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_16_ad"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:202  %output_buffer_17_ad = getelementptr [676 x i32]* %output_buffer_17, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_17_ad"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:203  %output_buffer_18_ad = getelementptr [676 x i32]* %output_buffer_18, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_18_ad"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:204  %output_buffer_19_ad = getelementptr [676 x i32]* %output_buffer_19, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_19_ad"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:205  %output_buffer_20_ad = getelementptr [676 x i32]* %output_buffer_20, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_20_ad"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:206  %output_buffer_21_ad = getelementptr [676 x i32]* %output_buffer_21, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_21_ad"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:207  %output_buffer_22_ad = getelementptr [676 x i32]* %output_buffer_22, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_22_ad"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:208  %output_buffer_23_ad = getelementptr [676 x i32]* %output_buffer_23, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_23_ad"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:209  %output_buffer_24_ad = getelementptr [676 x i32]* %output_buffer_24, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_24_ad"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:210  %output_buffer_25_ad = getelementptr [676 x i32]* %output_buffer_25, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_25_ad"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:211  %output_buffer_26_ad = getelementptr [676 x i32]* %output_buffer_26, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_26_ad"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:212  %output_buffer_27_ad = getelementptr [676 x i32]* %output_buffer_27, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_27_ad"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:213  %output_buffer_28_ad = getelementptr [676 x i32]* %output_buffer_28, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_28_ad"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:214  %output_buffer_29_ad = getelementptr [676 x i32]* %output_buffer_29, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_29_ad"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:215  %output_buffer_30_ad = getelementptr [676 x i32]* %output_buffer_30, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_30_ad"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader495.preheader:216  %output_buffer_31_ad = getelementptr [676 x i32]* %output_buffer_31, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="output_buffer_31_ad"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:218  %output_buffer_0_loa = load i32* %output_buffer_0_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_0_loa"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:220  %weight_buffer_0_0_1 = load i16* %weight_buffer_0_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_1"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:221  %tmp_90 = sext i16 %weight_buffer_0_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:223  %tmp_91 = sext i16 %input_buffer_0_load to i32

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:224  %tmp_92 = mul nsw i32 %tmp_90, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:226  %weight_buffer_0_1_1 = load i16* %weight_buffer_0_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_1"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:227  %tmp_94 = sext i16 %weight_buffer_0_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:229  %tmp_95 = sext i16 %input_buffer_1_load to i32

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:230  %tmp_97 = mul nsw i32 %tmp_94, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:232  %weight_buffer_0_2_1 = load i16* %weight_buffer_0_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_1"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:233  %tmp_99 = sext i16 %weight_buffer_0_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:235  %tmp_100 = sext i16 %input_buffer_2_load to i32

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:236  %tmp_101 = mul nsw i32 %tmp_99, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:238  %weight_buffer_0_3_1 = load i16* %weight_buffer_0_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_1"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:239  %tmp_103 = sext i16 %weight_buffer_0_3_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:241  %tmp_104 = sext i16 %input_buffer_3_load to i32

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:242  %tmp_105 = mul nsw i32 %tmp_103, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:251  %output_buffer_1_loa = load i32* %output_buffer_1_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_1_loa"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:253  %weight_buffer_1_0_1 = load i16* %weight_buffer_1_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_1"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:254  %tmp_225_1 = sext i16 %weight_buffer_1_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_1"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:255  %tmp_227_1 = mul nsw i32 %tmp_225_1, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_1"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:257  %weight_buffer_1_1_1 = load i16* %weight_buffer_1_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_1"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:258  %tmp_229_1 = sext i16 %weight_buffer_1_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_1"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:259  %tmp_231_1 = mul nsw i32 %tmp_229_1, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_1"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:261  %weight_buffer_1_2_1 = load i16* %weight_buffer_1_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_1"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:262  %tmp_233_1 = sext i16 %weight_buffer_1_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_1"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:263  %tmp_235_1 = mul nsw i32 %tmp_233_1, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_1"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:265  %weight_buffer_1_3_1 = load i16* %weight_buffer_1_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_1"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:266  %tmp_237_1 = sext i16 %weight_buffer_1_3_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_1"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:267  %tmp_239_1 = mul nsw i32 %tmp_237_1, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_1"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:276  %output_buffer_2_loa = load i32* %output_buffer_2_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_2_loa"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:278  %weight_buffer_2_0_1 = load i16* %weight_buffer_2_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_0_1"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:279  %tmp_225_2 = sext i16 %weight_buffer_2_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_2"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:280  %tmp_227_2 = mul nsw i32 %tmp_225_2, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_2"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:282  %weight_buffer_2_1_1 = load i16* %weight_buffer_2_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_1_1"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:283  %tmp_229_2 = sext i16 %weight_buffer_2_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_2"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:284  %tmp_231_2 = mul nsw i32 %tmp_229_2, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_2"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:286  %weight_buffer_2_2_1 = load i16* %weight_buffer_2_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_2_1"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:287  %tmp_233_2 = sext i16 %weight_buffer_2_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_2"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:288  %tmp_235_2 = mul nsw i32 %tmp_233_2, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_2"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:290  %weight_buffer_2_3_1 = load i16* %weight_buffer_2_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_3_1"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:291  %tmp_237_2 = sext i16 %weight_buffer_2_3_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_2"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:292  %tmp_239_2 = mul nsw i32 %tmp_237_2, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_2"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:301  %output_buffer_3_loa = load i32* %output_buffer_3_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_3_loa"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:303  %weight_buffer_3_0_1 = load i16* %weight_buffer_3_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_0_1"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:304  %tmp_225_3 = sext i16 %weight_buffer_3_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_3"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:305  %tmp_227_3 = mul nsw i32 %tmp_225_3, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_3"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:307  %weight_buffer_3_1_1 = load i16* %weight_buffer_3_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_1_1"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:308  %tmp_229_3 = sext i16 %weight_buffer_3_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_3"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:309  %tmp_231_3 = mul nsw i32 %tmp_229_3, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_3"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:311  %weight_buffer_3_2_1 = load i16* %weight_buffer_3_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_2_1"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:312  %tmp_233_3 = sext i16 %weight_buffer_3_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_3"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:313  %tmp_235_3 = mul nsw i32 %tmp_233_3, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_3"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:315  %weight_buffer_3_3_1 = load i16* %weight_buffer_3_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_3_1"/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:316  %tmp_237_3 = sext i16 %weight_buffer_3_3_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_3"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:317  %tmp_239_3 = mul nsw i32 %tmp_237_3, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_3"/></StgValue>
</operation>

<operation id="567" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:326  %output_buffer_4_loa = load i32* %output_buffer_4_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_4_loa"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:328  %weight_buffer_4_0_1 = load i16* %weight_buffer_4_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_0_1"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:329  %tmp_225_4 = sext i16 %weight_buffer_4_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_4"/></StgValue>
</operation>

<operation id="570" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:330  %tmp_227_4 = mul nsw i32 %tmp_225_4, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_4"/></StgValue>
</operation>

<operation id="571" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:332  %weight_buffer_4_1_1 = load i16* %weight_buffer_4_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_1_1"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:333  %tmp_229_4 = sext i16 %weight_buffer_4_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_4"/></StgValue>
</operation>

<operation id="573" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:334  %tmp_231_4 = mul nsw i32 %tmp_229_4, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_4"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:336  %weight_buffer_4_2_1 = load i16* %weight_buffer_4_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_2_1"/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:337  %tmp_233_4 = sext i16 %weight_buffer_4_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_4"/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:338  %tmp_235_4 = mul nsw i32 %tmp_233_4, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_4"/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:340  %weight_buffer_4_3_1 = load i16* %weight_buffer_4_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_3_1"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:341  %tmp_237_4 = sext i16 %weight_buffer_4_3_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_4"/></StgValue>
</operation>

<operation id="579" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:342  %tmp_239_4 = mul nsw i32 %tmp_237_4, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_4"/></StgValue>
</operation>

<operation id="580" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:351  %output_buffer_5_loa = load i32* %output_buffer_5_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_5_loa"/></StgValue>
</operation>

<operation id="581" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:353  %weight_buffer_5_0_1 = load i16* %weight_buffer_5_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_0_1"/></StgValue>
</operation>

<operation id="582" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:354  %tmp_225_5 = sext i16 %weight_buffer_5_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_5"/></StgValue>
</operation>

<operation id="583" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:355  %tmp_227_5 = mul nsw i32 %tmp_225_5, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_5"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:357  %weight_buffer_5_1_1 = load i16* %weight_buffer_5_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_1_1"/></StgValue>
</operation>

<operation id="585" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:358  %tmp_229_5 = sext i16 %weight_buffer_5_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_5"/></StgValue>
</operation>

<operation id="586" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:359  %tmp_231_5 = mul nsw i32 %tmp_229_5, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_5"/></StgValue>
</operation>

<operation id="587" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:361  %weight_buffer_5_2_1 = load i16* %weight_buffer_5_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_2_1"/></StgValue>
</operation>

<operation id="588" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:362  %tmp_233_5 = sext i16 %weight_buffer_5_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_5"/></StgValue>
</operation>

<operation id="589" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:363  %tmp_235_5 = mul nsw i32 %tmp_233_5, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_5"/></StgValue>
</operation>

<operation id="590" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:365  %weight_buffer_5_3_1 = load i16* %weight_buffer_5_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_3_1"/></StgValue>
</operation>

<operation id="591" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:366  %tmp_237_5 = sext i16 %weight_buffer_5_3_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_5"/></StgValue>
</operation>

<operation id="592" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:367  %tmp_239_5 = mul nsw i32 %tmp_237_5, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_5"/></StgValue>
</operation>

<operation id="593" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:376  %output_buffer_6_loa = load i32* %output_buffer_6_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_6_loa"/></StgValue>
</operation>

<operation id="594" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:378  %weight_buffer_6_0_1 = load i16* %weight_buffer_6_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_0_1"/></StgValue>
</operation>

<operation id="595" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:379  %tmp_225_6 = sext i16 %weight_buffer_6_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_6"/></StgValue>
</operation>

<operation id="596" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:380  %tmp_227_6 = mul nsw i32 %tmp_225_6, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_6"/></StgValue>
</operation>

<operation id="597" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:382  %weight_buffer_6_1_1 = load i16* %weight_buffer_6_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_1_1"/></StgValue>
</operation>

<operation id="598" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:383  %tmp_229_6 = sext i16 %weight_buffer_6_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_6"/></StgValue>
</operation>

<operation id="599" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:384  %tmp_231_6 = mul nsw i32 %tmp_229_6, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_6"/></StgValue>
</operation>

<operation id="600" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:386  %weight_buffer_6_2_1 = load i16* %weight_buffer_6_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_2_1"/></StgValue>
</operation>

<operation id="601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:387  %tmp_233_6 = sext i16 %weight_buffer_6_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_6"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:388  %tmp_235_6 = mul nsw i32 %tmp_233_6, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_6"/></StgValue>
</operation>

<operation id="603" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:390  %weight_buffer_6_3_1 = load i16* %weight_buffer_6_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_3_1"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:391  %tmp_237_6 = sext i16 %weight_buffer_6_3_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_6"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:392  %tmp_239_6 = mul nsw i32 %tmp_237_6, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_6"/></StgValue>
</operation>

<operation id="606" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:401  %output_buffer_7_loa = load i32* %output_buffer_7_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_7_loa"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:403  %weight_buffer_7_0_1 = load i16* %weight_buffer_7_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_0_1"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:404  %tmp_225_7 = sext i16 %weight_buffer_7_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_7"/></StgValue>
</operation>

<operation id="609" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:405  %tmp_227_7 = mul nsw i32 %tmp_225_7, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_7"/></StgValue>
</operation>

<operation id="610" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:407  %weight_buffer_7_1_1 = load i16* %weight_buffer_7_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_1_1"/></StgValue>
</operation>

<operation id="611" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:408  %tmp_229_7 = sext i16 %weight_buffer_7_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_7"/></StgValue>
</operation>

<operation id="612" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:409  %tmp_231_7 = mul nsw i32 %tmp_229_7, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_7"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:411  %weight_buffer_7_2_1 = load i16* %weight_buffer_7_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_2_1"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:412  %tmp_233_7 = sext i16 %weight_buffer_7_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_7"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:413  %tmp_235_7 = mul nsw i32 %tmp_233_7, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_7"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:415  %weight_buffer_7_3_1 = load i16* %weight_buffer_7_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_3_1"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:416  %tmp_237_7 = sext i16 %weight_buffer_7_3_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_7"/></StgValue>
</operation>

<operation id="618" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:417  %tmp_239_7 = mul nsw i32 %tmp_237_7, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_7"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:426  %output_buffer_8_loa = load i32* %output_buffer_8_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_8_loa"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:428  %weight_buffer_8_0_1 = load i16* %weight_buffer_8_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_0_1"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:429  %tmp_225_8 = sext i16 %weight_buffer_8_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_8"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:430  %tmp_227_8 = mul nsw i32 %tmp_225_8, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_8"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:432  %weight_buffer_8_1_1 = load i16* %weight_buffer_8_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_1_1"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:433  %tmp_229_8 = sext i16 %weight_buffer_8_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_8"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:434  %tmp_231_8 = mul nsw i32 %tmp_229_8, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_8"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:436  %weight_buffer_8_2_1 = load i16* %weight_buffer_8_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_2_1"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:437  %tmp_233_8 = sext i16 %weight_buffer_8_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_8"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:438  %tmp_235_8 = mul nsw i32 %tmp_233_8, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_8"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:440  %weight_buffer_8_3_1 = load i16* %weight_buffer_8_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_3_1"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:441  %tmp_237_8 = sext i16 %weight_buffer_8_3_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_8"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:442  %tmp_239_8 = mul nsw i32 %tmp_237_8, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_8"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:451  %output_buffer_9_loa = load i32* %output_buffer_9_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_9_loa"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:453  %weight_buffer_9_0_1 = load i16* %weight_buffer_9_0_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_0_1"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:454  %tmp_225_9 = sext i16 %weight_buffer_9_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_9"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:455  %tmp_227_9 = mul nsw i32 %tmp_225_9, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_9"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:457  %weight_buffer_9_1_1 = load i16* %weight_buffer_9_1_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_1_1"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:458  %tmp_229_9 = sext i16 %weight_buffer_9_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_9"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:459  %tmp_231_9 = mul nsw i32 %tmp_229_9, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_9"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:461  %weight_buffer_9_2_1 = load i16* %weight_buffer_9_2_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_2_1"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:462  %tmp_233_9 = sext i16 %weight_buffer_9_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_9"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:463  %tmp_235_9 = mul nsw i32 %tmp_233_9, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_9"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:465  %weight_buffer_9_3_1 = load i16* %weight_buffer_9_3_s, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_3_1"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:466  %tmp_237_9 = sext i16 %weight_buffer_9_3_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_9"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:467  %tmp_239_9 = mul nsw i32 %tmp_237_9, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_9"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:476  %output_buffer_10_lo = load i32* %output_buffer_10_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_10_lo"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:478  %weight_buffer_10_0_3 = load i16* %weight_buffer_10_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_0_3"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:479  %tmp_225_s = sext i16 %weight_buffer_10_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_s"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:480  %tmp_227_s = mul nsw i32 %tmp_225_s, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_s"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:482  %weight_buffer_10_1_3 = load i16* %weight_buffer_10_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_1_3"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:483  %tmp_229_s = sext i16 %weight_buffer_10_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_s"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:484  %tmp_231_s = mul nsw i32 %tmp_229_s, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_s"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:486  %weight_buffer_10_2_3 = load i16* %weight_buffer_10_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_2_3"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:487  %tmp_233_s = sext i16 %weight_buffer_10_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_s"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:488  %tmp_235_s = mul nsw i32 %tmp_233_s, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_s"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:490  %weight_buffer_10_3_3 = load i16* %weight_buffer_10_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_3_3"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:491  %tmp_237_s = sext i16 %weight_buffer_10_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_s"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:492  %tmp_239_s = mul nsw i32 %tmp_237_s, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_s"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:501  %output_buffer_11_lo = load i32* %output_buffer_11_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_11_lo"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:503  %weight_buffer_11_0_3 = load i16* %weight_buffer_11_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_0_3"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:504  %tmp_225_10 = sext i16 %weight_buffer_11_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_10"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:505  %tmp_227_10 = mul nsw i32 %tmp_225_10, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_10"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:507  %weight_buffer_11_1_3 = load i16* %weight_buffer_11_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_1_3"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:508  %tmp_229_10 = sext i16 %weight_buffer_11_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_10"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:509  %tmp_231_10 = mul nsw i32 %tmp_229_10, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_10"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:511  %weight_buffer_11_2_3 = load i16* %weight_buffer_11_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_2_3"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:512  %tmp_233_10 = sext i16 %weight_buffer_11_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_10"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:513  %tmp_235_10 = mul nsw i32 %tmp_233_10, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_10"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:515  %weight_buffer_11_3_3 = load i16* %weight_buffer_11_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_3_3"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:516  %tmp_237_10 = sext i16 %weight_buffer_11_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_10"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:517  %tmp_239_10 = mul nsw i32 %tmp_237_10, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_10"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:526  %output_buffer_12_lo = load i32* %output_buffer_12_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_12_lo"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:528  %weight_buffer_12_0_3 = load i16* %weight_buffer_12_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_0_3"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:529  %tmp_225_11 = sext i16 %weight_buffer_12_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_11"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:530  %tmp_227_11 = mul nsw i32 %tmp_225_11, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_11"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:532  %weight_buffer_12_1_3 = load i16* %weight_buffer_12_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_1_3"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:533  %tmp_229_11 = sext i16 %weight_buffer_12_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_11"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:534  %tmp_231_11 = mul nsw i32 %tmp_229_11, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_11"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:536  %weight_buffer_12_2_3 = load i16* %weight_buffer_12_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_2_3"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:537  %tmp_233_11 = sext i16 %weight_buffer_12_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_11"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:538  %tmp_235_11 = mul nsw i32 %tmp_233_11, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_11"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:540  %weight_buffer_12_3_3 = load i16* %weight_buffer_12_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_3_3"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:541  %tmp_237_11 = sext i16 %weight_buffer_12_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_11"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:542  %tmp_239_11 = mul nsw i32 %tmp_237_11, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_11"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:551  %output_buffer_13_lo = load i32* %output_buffer_13_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_13_lo"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:553  %weight_buffer_13_0_3 = load i16* %weight_buffer_13_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_0_3"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:554  %tmp_225_12 = sext i16 %weight_buffer_13_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_12"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:555  %tmp_227_12 = mul nsw i32 %tmp_225_12, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_12"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:557  %weight_buffer_13_1_3 = load i16* %weight_buffer_13_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_1_3"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:558  %tmp_229_12 = sext i16 %weight_buffer_13_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_12"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:559  %tmp_231_12 = mul nsw i32 %tmp_229_12, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_12"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:561  %weight_buffer_13_2_3 = load i16* %weight_buffer_13_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_2_3"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:562  %tmp_233_12 = sext i16 %weight_buffer_13_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_12"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:563  %tmp_235_12 = mul nsw i32 %tmp_233_12, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_12"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:565  %weight_buffer_13_3_3 = load i16* %weight_buffer_13_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_3_3"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:566  %tmp_237_12 = sext i16 %weight_buffer_13_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_12"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:567  %tmp_239_12 = mul nsw i32 %tmp_237_12, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_12"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:576  %output_buffer_14_lo = load i32* %output_buffer_14_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_14_lo"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:578  %weight_buffer_14_0_3 = load i16* %weight_buffer_14_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_0_3"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:579  %tmp_225_13 = sext i16 %weight_buffer_14_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_13"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:580  %tmp_227_13 = mul nsw i32 %tmp_225_13, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_13"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:582  %weight_buffer_14_1_3 = load i16* %weight_buffer_14_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_1_3"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:583  %tmp_229_13 = sext i16 %weight_buffer_14_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_13"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:584  %tmp_231_13 = mul nsw i32 %tmp_229_13, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_13"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:586  %weight_buffer_14_2_3 = load i16* %weight_buffer_14_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_2_3"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:587  %tmp_233_13 = sext i16 %weight_buffer_14_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_13"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:588  %tmp_235_13 = mul nsw i32 %tmp_233_13, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_13"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:590  %weight_buffer_14_3_3 = load i16* %weight_buffer_14_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_3_3"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:591  %tmp_237_13 = sext i16 %weight_buffer_14_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_13"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:592  %tmp_239_13 = mul nsw i32 %tmp_237_13, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_13"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:601  %output_buffer_15_lo = load i32* %output_buffer_15_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_15_lo"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:603  %weight_buffer_15_0_3 = load i16* %weight_buffer_15_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_0_3"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:604  %tmp_225_14 = sext i16 %weight_buffer_15_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_14"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:605  %tmp_227_14 = mul nsw i32 %tmp_225_14, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_14"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:607  %weight_buffer_15_1_3 = load i16* %weight_buffer_15_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_1_3"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:608  %tmp_229_14 = sext i16 %weight_buffer_15_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_14"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:609  %tmp_231_14 = mul nsw i32 %tmp_229_14, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_14"/></StgValue>
</operation>

<operation id="717" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:611  %weight_buffer_15_2_3 = load i16* %weight_buffer_15_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_2_3"/></StgValue>
</operation>

<operation id="718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:612  %tmp_233_14 = sext i16 %weight_buffer_15_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_14"/></StgValue>
</operation>

<operation id="719" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:613  %tmp_235_14 = mul nsw i32 %tmp_233_14, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_14"/></StgValue>
</operation>

<operation id="720" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:615  %weight_buffer_15_3_3 = load i16* %weight_buffer_15_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_3_3"/></StgValue>
</operation>

<operation id="721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:616  %tmp_237_14 = sext i16 %weight_buffer_15_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_14"/></StgValue>
</operation>

<operation id="722" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:617  %tmp_239_14 = mul nsw i32 %tmp_237_14, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_14"/></StgValue>
</operation>

<operation id="723" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:626  %output_buffer_16_lo = load i32* %output_buffer_16_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_16_lo"/></StgValue>
</operation>

<operation id="724" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:628  %weight_buffer_16_0_3 = load i16* %weight_buffer_16_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_0_3"/></StgValue>
</operation>

<operation id="725" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:629  %tmp_225_15 = sext i16 %weight_buffer_16_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_15"/></StgValue>
</operation>

<operation id="726" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:630  %tmp_227_15 = mul nsw i32 %tmp_225_15, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_15"/></StgValue>
</operation>

<operation id="727" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:632  %weight_buffer_16_1_3 = load i16* %weight_buffer_16_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_1_3"/></StgValue>
</operation>

<operation id="728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:633  %tmp_229_15 = sext i16 %weight_buffer_16_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_15"/></StgValue>
</operation>

<operation id="729" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:634  %tmp_231_15 = mul nsw i32 %tmp_229_15, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_15"/></StgValue>
</operation>

<operation id="730" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:636  %weight_buffer_16_2_3 = load i16* %weight_buffer_16_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_2_3"/></StgValue>
</operation>

<operation id="731" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:637  %tmp_233_15 = sext i16 %weight_buffer_16_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_15"/></StgValue>
</operation>

<operation id="732" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:638  %tmp_235_15 = mul nsw i32 %tmp_233_15, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_15"/></StgValue>
</operation>

<operation id="733" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:640  %weight_buffer_16_3_3 = load i16* %weight_buffer_16_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_3_3"/></StgValue>
</operation>

<operation id="734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:641  %tmp_237_15 = sext i16 %weight_buffer_16_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_15"/></StgValue>
</operation>

<operation id="735" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:642  %tmp_239_15 = mul nsw i32 %tmp_237_15, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_15"/></StgValue>
</operation>

<operation id="736" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:651  %output_buffer_17_lo = load i32* %output_buffer_17_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_17_lo"/></StgValue>
</operation>

<operation id="737" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:653  %weight_buffer_17_0_3 = load i16* %weight_buffer_17_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_0_3"/></StgValue>
</operation>

<operation id="738" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:654  %tmp_225_16 = sext i16 %weight_buffer_17_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_16"/></StgValue>
</operation>

<operation id="739" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:655  %tmp_227_16 = mul nsw i32 %tmp_225_16, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_16"/></StgValue>
</operation>

<operation id="740" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:657  %weight_buffer_17_1_3 = load i16* %weight_buffer_17_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_1_3"/></StgValue>
</operation>

<operation id="741" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:658  %tmp_229_16 = sext i16 %weight_buffer_17_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_16"/></StgValue>
</operation>

<operation id="742" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:659  %tmp_231_16 = mul nsw i32 %tmp_229_16, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_16"/></StgValue>
</operation>

<operation id="743" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:661  %weight_buffer_17_2_3 = load i16* %weight_buffer_17_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_2_3"/></StgValue>
</operation>

<operation id="744" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:662  %tmp_233_16 = sext i16 %weight_buffer_17_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_16"/></StgValue>
</operation>

<operation id="745" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:663  %tmp_235_16 = mul nsw i32 %tmp_233_16, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_16"/></StgValue>
</operation>

<operation id="746" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:665  %weight_buffer_17_3_3 = load i16* %weight_buffer_17_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_3_3"/></StgValue>
</operation>

<operation id="747" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:666  %tmp_237_16 = sext i16 %weight_buffer_17_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_16"/></StgValue>
</operation>

<operation id="748" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:667  %tmp_239_16 = mul nsw i32 %tmp_237_16, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_16"/></StgValue>
</operation>

<operation id="749" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:676  %output_buffer_18_lo = load i32* %output_buffer_18_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_18_lo"/></StgValue>
</operation>

<operation id="750" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:678  %weight_buffer_18_0_3 = load i16* %weight_buffer_18_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_0_3"/></StgValue>
</operation>

<operation id="751" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:679  %tmp_225_17 = sext i16 %weight_buffer_18_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_17"/></StgValue>
</operation>

<operation id="752" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:680  %tmp_227_17 = mul nsw i32 %tmp_225_17, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_17"/></StgValue>
</operation>

<operation id="753" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:682  %weight_buffer_18_1_3 = load i16* %weight_buffer_18_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_1_3"/></StgValue>
</operation>

<operation id="754" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:683  %tmp_229_17 = sext i16 %weight_buffer_18_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_17"/></StgValue>
</operation>

<operation id="755" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:684  %tmp_231_17 = mul nsw i32 %tmp_229_17, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_17"/></StgValue>
</operation>

<operation id="756" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:686  %weight_buffer_18_2_3 = load i16* %weight_buffer_18_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_2_3"/></StgValue>
</operation>

<operation id="757" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:687  %tmp_233_17 = sext i16 %weight_buffer_18_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_17"/></StgValue>
</operation>

<operation id="758" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:688  %tmp_235_17 = mul nsw i32 %tmp_233_17, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_17"/></StgValue>
</operation>

<operation id="759" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:690  %weight_buffer_18_3_3 = load i16* %weight_buffer_18_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_3_3"/></StgValue>
</operation>

<operation id="760" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:691  %tmp_237_17 = sext i16 %weight_buffer_18_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_17"/></StgValue>
</operation>

<operation id="761" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:692  %tmp_239_17 = mul nsw i32 %tmp_237_17, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_17"/></StgValue>
</operation>

<operation id="762" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:701  %output_buffer_19_lo = load i32* %output_buffer_19_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_19_lo"/></StgValue>
</operation>

<operation id="763" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:703  %weight_buffer_19_0_3 = load i16* %weight_buffer_19_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_0_3"/></StgValue>
</operation>

<operation id="764" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:704  %tmp_225_18 = sext i16 %weight_buffer_19_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_18"/></StgValue>
</operation>

<operation id="765" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:705  %tmp_227_18 = mul nsw i32 %tmp_225_18, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_18"/></StgValue>
</operation>

<operation id="766" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:707  %weight_buffer_19_1_3 = load i16* %weight_buffer_19_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_1_3"/></StgValue>
</operation>

<operation id="767" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:708  %tmp_229_18 = sext i16 %weight_buffer_19_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_18"/></StgValue>
</operation>

<operation id="768" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:709  %tmp_231_18 = mul nsw i32 %tmp_229_18, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_18"/></StgValue>
</operation>

<operation id="769" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:711  %weight_buffer_19_2_3 = load i16* %weight_buffer_19_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_2_3"/></StgValue>
</operation>

<operation id="770" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:712  %tmp_233_18 = sext i16 %weight_buffer_19_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_18"/></StgValue>
</operation>

<operation id="771" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:713  %tmp_235_18 = mul nsw i32 %tmp_233_18, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_18"/></StgValue>
</operation>

<operation id="772" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:715  %weight_buffer_19_3_3 = load i16* %weight_buffer_19_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_3_3"/></StgValue>
</operation>

<operation id="773" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:716  %tmp_237_18 = sext i16 %weight_buffer_19_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_18"/></StgValue>
</operation>

<operation id="774" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:717  %tmp_239_18 = mul nsw i32 %tmp_237_18, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_18"/></StgValue>
</operation>

<operation id="775" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:726  %output_buffer_20_lo = load i32* %output_buffer_20_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_20_lo"/></StgValue>
</operation>

<operation id="776" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:728  %weight_buffer_20_0_3 = load i16* %weight_buffer_20_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_0_3"/></StgValue>
</operation>

<operation id="777" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:729  %tmp_225_19 = sext i16 %weight_buffer_20_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_19"/></StgValue>
</operation>

<operation id="778" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:730  %tmp_227_19 = mul nsw i32 %tmp_225_19, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_19"/></StgValue>
</operation>

<operation id="779" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:732  %weight_buffer_20_1_3 = load i16* %weight_buffer_20_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_1_3"/></StgValue>
</operation>

<operation id="780" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:733  %tmp_229_19 = sext i16 %weight_buffer_20_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_19"/></StgValue>
</operation>

<operation id="781" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:734  %tmp_231_19 = mul nsw i32 %tmp_229_19, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_19"/></StgValue>
</operation>

<operation id="782" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:736  %weight_buffer_20_2_3 = load i16* %weight_buffer_20_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_2_3"/></StgValue>
</operation>

<operation id="783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:737  %tmp_233_19 = sext i16 %weight_buffer_20_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_19"/></StgValue>
</operation>

<operation id="784" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:738  %tmp_235_19 = mul nsw i32 %tmp_233_19, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_19"/></StgValue>
</operation>

<operation id="785" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:740  %weight_buffer_20_3_3 = load i16* %weight_buffer_20_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_3_3"/></StgValue>
</operation>

<operation id="786" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:741  %tmp_237_19 = sext i16 %weight_buffer_20_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_19"/></StgValue>
</operation>

<operation id="787" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:742  %tmp_239_19 = mul nsw i32 %tmp_237_19, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_19"/></StgValue>
</operation>

<operation id="788" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:751  %output_buffer_21_lo = load i32* %output_buffer_21_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_21_lo"/></StgValue>
</operation>

<operation id="789" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:753  %weight_buffer_21_0_3 = load i16* %weight_buffer_21_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_0_3"/></StgValue>
</operation>

<operation id="790" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:754  %tmp_225_20 = sext i16 %weight_buffer_21_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_20"/></StgValue>
</operation>

<operation id="791" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:755  %tmp_227_20 = mul nsw i32 %tmp_225_20, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_20"/></StgValue>
</operation>

<operation id="792" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:757  %weight_buffer_21_1_3 = load i16* %weight_buffer_21_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_1_3"/></StgValue>
</operation>

<operation id="793" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:758  %tmp_229_20 = sext i16 %weight_buffer_21_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_20"/></StgValue>
</operation>

<operation id="794" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:759  %tmp_231_20 = mul nsw i32 %tmp_229_20, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_20"/></StgValue>
</operation>

<operation id="795" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:761  %weight_buffer_21_2_3 = load i16* %weight_buffer_21_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_2_3"/></StgValue>
</operation>

<operation id="796" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:762  %tmp_233_20 = sext i16 %weight_buffer_21_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_20"/></StgValue>
</operation>

<operation id="797" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:763  %tmp_235_20 = mul nsw i32 %tmp_233_20, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_20"/></StgValue>
</operation>

<operation id="798" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:765  %weight_buffer_21_3_3 = load i16* %weight_buffer_21_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_3_3"/></StgValue>
</operation>

<operation id="799" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:766  %tmp_237_20 = sext i16 %weight_buffer_21_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_20"/></StgValue>
</operation>

<operation id="800" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:767  %tmp_239_20 = mul nsw i32 %tmp_237_20, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_20"/></StgValue>
</operation>

<operation id="801" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:776  %output_buffer_22_lo = load i32* %output_buffer_22_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_22_lo"/></StgValue>
</operation>

<operation id="802" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:778  %weight_buffer_22_0_3 = load i16* %weight_buffer_22_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_0_3"/></StgValue>
</operation>

<operation id="803" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:779  %tmp_225_21 = sext i16 %weight_buffer_22_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_21"/></StgValue>
</operation>

<operation id="804" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:780  %tmp_227_21 = mul nsw i32 %tmp_225_21, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_21"/></StgValue>
</operation>

<operation id="805" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:782  %weight_buffer_22_1_3 = load i16* %weight_buffer_22_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_1_3"/></StgValue>
</operation>

<operation id="806" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:783  %tmp_229_21 = sext i16 %weight_buffer_22_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_21"/></StgValue>
</operation>

<operation id="807" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:784  %tmp_231_21 = mul nsw i32 %tmp_229_21, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_21"/></StgValue>
</operation>

<operation id="808" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:786  %weight_buffer_22_2_3 = load i16* %weight_buffer_22_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_2_3"/></StgValue>
</operation>

<operation id="809" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:787  %tmp_233_21 = sext i16 %weight_buffer_22_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_21"/></StgValue>
</operation>

<operation id="810" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:788  %tmp_235_21 = mul nsw i32 %tmp_233_21, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_21"/></StgValue>
</operation>

<operation id="811" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:790  %weight_buffer_22_3_3 = load i16* %weight_buffer_22_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_3_3"/></StgValue>
</operation>

<operation id="812" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:791  %tmp_237_21 = sext i16 %weight_buffer_22_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_21"/></StgValue>
</operation>

<operation id="813" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:792  %tmp_239_21 = mul nsw i32 %tmp_237_21, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_21"/></StgValue>
</operation>

<operation id="814" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:801  %output_buffer_23_lo = load i32* %output_buffer_23_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_23_lo"/></StgValue>
</operation>

<operation id="815" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:803  %weight_buffer_23_0_3 = load i16* %weight_buffer_23_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_0_3"/></StgValue>
</operation>

<operation id="816" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:804  %tmp_225_22 = sext i16 %weight_buffer_23_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_22"/></StgValue>
</operation>

<operation id="817" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:805  %tmp_227_22 = mul nsw i32 %tmp_225_22, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_22"/></StgValue>
</operation>

<operation id="818" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:807  %weight_buffer_23_1_3 = load i16* %weight_buffer_23_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_1_3"/></StgValue>
</operation>

<operation id="819" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:808  %tmp_229_22 = sext i16 %weight_buffer_23_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_22"/></StgValue>
</operation>

<operation id="820" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:809  %tmp_231_22 = mul nsw i32 %tmp_229_22, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_22"/></StgValue>
</operation>

<operation id="821" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:811  %weight_buffer_23_2_3 = load i16* %weight_buffer_23_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_2_3"/></StgValue>
</operation>

<operation id="822" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:812  %tmp_233_22 = sext i16 %weight_buffer_23_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_22"/></StgValue>
</operation>

<operation id="823" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:813  %tmp_235_22 = mul nsw i32 %tmp_233_22, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_22"/></StgValue>
</operation>

<operation id="824" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:815  %weight_buffer_23_3_3 = load i16* %weight_buffer_23_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_3_3"/></StgValue>
</operation>

<operation id="825" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:816  %tmp_237_22 = sext i16 %weight_buffer_23_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_22"/></StgValue>
</operation>

<operation id="826" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:817  %tmp_239_22 = mul nsw i32 %tmp_237_22, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_22"/></StgValue>
</operation>

<operation id="827" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:826  %output_buffer_24_lo = load i32* %output_buffer_24_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_24_lo"/></StgValue>
</operation>

<operation id="828" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:828  %weight_buffer_24_0_3 = load i16* %weight_buffer_24_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_0_3"/></StgValue>
</operation>

<operation id="829" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:829  %tmp_225_23 = sext i16 %weight_buffer_24_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_23"/></StgValue>
</operation>

<operation id="830" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:830  %tmp_227_23 = mul nsw i32 %tmp_225_23, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_23"/></StgValue>
</operation>

<operation id="831" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:832  %weight_buffer_24_1_3 = load i16* %weight_buffer_24_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_1_3"/></StgValue>
</operation>

<operation id="832" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:833  %tmp_229_23 = sext i16 %weight_buffer_24_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_23"/></StgValue>
</operation>

<operation id="833" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:834  %tmp_231_23 = mul nsw i32 %tmp_229_23, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_23"/></StgValue>
</operation>

<operation id="834" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:836  %weight_buffer_24_2_3 = load i16* %weight_buffer_24_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_2_3"/></StgValue>
</operation>

<operation id="835" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:837  %tmp_233_23 = sext i16 %weight_buffer_24_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_23"/></StgValue>
</operation>

<operation id="836" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:838  %tmp_235_23 = mul nsw i32 %tmp_233_23, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_23"/></StgValue>
</operation>

<operation id="837" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:840  %weight_buffer_24_3_3 = load i16* %weight_buffer_24_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_3_3"/></StgValue>
</operation>

<operation id="838" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:841  %tmp_237_23 = sext i16 %weight_buffer_24_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_23"/></StgValue>
</operation>

<operation id="839" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:842  %tmp_239_23 = mul nsw i32 %tmp_237_23, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_23"/></StgValue>
</operation>

<operation id="840" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:851  %output_buffer_25_lo = load i32* %output_buffer_25_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_25_lo"/></StgValue>
</operation>

<operation id="841" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:853  %weight_buffer_25_0_3 = load i16* %weight_buffer_25_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_0_3"/></StgValue>
</operation>

<operation id="842" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:854  %tmp_225_24 = sext i16 %weight_buffer_25_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_24"/></StgValue>
</operation>

<operation id="843" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:855  %tmp_227_24 = mul nsw i32 %tmp_225_24, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_24"/></StgValue>
</operation>

<operation id="844" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:857  %weight_buffer_25_1_3 = load i16* %weight_buffer_25_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_1_3"/></StgValue>
</operation>

<operation id="845" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:858  %tmp_229_24 = sext i16 %weight_buffer_25_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_24"/></StgValue>
</operation>

<operation id="846" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:859  %tmp_231_24 = mul nsw i32 %tmp_229_24, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_24"/></StgValue>
</operation>

<operation id="847" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:861  %weight_buffer_25_2_3 = load i16* %weight_buffer_25_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_2_3"/></StgValue>
</operation>

<operation id="848" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:862  %tmp_233_24 = sext i16 %weight_buffer_25_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_24"/></StgValue>
</operation>

<operation id="849" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:863  %tmp_235_24 = mul nsw i32 %tmp_233_24, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_24"/></StgValue>
</operation>

<operation id="850" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:865  %weight_buffer_25_3_3 = load i16* %weight_buffer_25_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_3_3"/></StgValue>
</operation>

<operation id="851" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:866  %tmp_237_24 = sext i16 %weight_buffer_25_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_24"/></StgValue>
</operation>

<operation id="852" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:867  %tmp_239_24 = mul nsw i32 %tmp_237_24, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_24"/></StgValue>
</operation>

<operation id="853" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:876  %output_buffer_26_lo = load i32* %output_buffer_26_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_26_lo"/></StgValue>
</operation>

<operation id="854" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:878  %weight_buffer_26_0_3 = load i16* %weight_buffer_26_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_0_3"/></StgValue>
</operation>

<operation id="855" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:879  %tmp_225_25 = sext i16 %weight_buffer_26_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_25"/></StgValue>
</operation>

<operation id="856" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:880  %tmp_227_25 = mul nsw i32 %tmp_225_25, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_25"/></StgValue>
</operation>

<operation id="857" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:882  %weight_buffer_26_1_3 = load i16* %weight_buffer_26_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_1_3"/></StgValue>
</operation>

<operation id="858" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:883  %tmp_229_25 = sext i16 %weight_buffer_26_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_25"/></StgValue>
</operation>

<operation id="859" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:884  %tmp_231_25 = mul nsw i32 %tmp_229_25, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_25"/></StgValue>
</operation>

<operation id="860" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:886  %weight_buffer_26_2_3 = load i16* %weight_buffer_26_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_2_3"/></StgValue>
</operation>

<operation id="861" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:887  %tmp_233_25 = sext i16 %weight_buffer_26_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_25"/></StgValue>
</operation>

<operation id="862" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:888  %tmp_235_25 = mul nsw i32 %tmp_233_25, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_25"/></StgValue>
</operation>

<operation id="863" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:890  %weight_buffer_26_3_3 = load i16* %weight_buffer_26_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_3_3"/></StgValue>
</operation>

<operation id="864" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:891  %tmp_237_25 = sext i16 %weight_buffer_26_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_25"/></StgValue>
</operation>

<operation id="865" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:892  %tmp_239_25 = mul nsw i32 %tmp_237_25, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_25"/></StgValue>
</operation>

<operation id="866" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:901  %output_buffer_27_lo = load i32* %output_buffer_27_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_27_lo"/></StgValue>
</operation>

<operation id="867" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:903  %weight_buffer_27_0_3 = load i16* %weight_buffer_27_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_0_3"/></StgValue>
</operation>

<operation id="868" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:904  %tmp_225_26 = sext i16 %weight_buffer_27_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_26"/></StgValue>
</operation>

<operation id="869" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:905  %tmp_227_26 = mul nsw i32 %tmp_225_26, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_26"/></StgValue>
</operation>

<operation id="870" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:907  %weight_buffer_27_1_3 = load i16* %weight_buffer_27_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_1_3"/></StgValue>
</operation>

<operation id="871" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:908  %tmp_229_26 = sext i16 %weight_buffer_27_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_26"/></StgValue>
</operation>

<operation id="872" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:909  %tmp_231_26 = mul nsw i32 %tmp_229_26, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_26"/></StgValue>
</operation>

<operation id="873" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:911  %weight_buffer_27_2_3 = load i16* %weight_buffer_27_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_2_3"/></StgValue>
</operation>

<operation id="874" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:912  %tmp_233_26 = sext i16 %weight_buffer_27_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_26"/></StgValue>
</operation>

<operation id="875" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:913  %tmp_235_26 = mul nsw i32 %tmp_233_26, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_26"/></StgValue>
</operation>

<operation id="876" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:915  %weight_buffer_27_3_3 = load i16* %weight_buffer_27_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_3_3"/></StgValue>
</operation>

<operation id="877" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:916  %tmp_237_26 = sext i16 %weight_buffer_27_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_26"/></StgValue>
</operation>

<operation id="878" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:917  %tmp_239_26 = mul nsw i32 %tmp_237_26, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_26"/></StgValue>
</operation>

<operation id="879" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:926  %output_buffer_28_lo = load i32* %output_buffer_28_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_28_lo"/></StgValue>
</operation>

<operation id="880" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:928  %weight_buffer_28_0_3 = load i16* %weight_buffer_28_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_0_3"/></StgValue>
</operation>

<operation id="881" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:929  %tmp_225_27 = sext i16 %weight_buffer_28_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_27"/></StgValue>
</operation>

<operation id="882" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:930  %tmp_227_27 = mul nsw i32 %tmp_225_27, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_27"/></StgValue>
</operation>

<operation id="883" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:932  %weight_buffer_28_1_3 = load i16* %weight_buffer_28_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_1_3"/></StgValue>
</operation>

<operation id="884" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:933  %tmp_229_27 = sext i16 %weight_buffer_28_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_27"/></StgValue>
</operation>

<operation id="885" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:934  %tmp_231_27 = mul nsw i32 %tmp_229_27, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_27"/></StgValue>
</operation>

<operation id="886" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:936  %weight_buffer_28_2_3 = load i16* %weight_buffer_28_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_2_3"/></StgValue>
</operation>

<operation id="887" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:937  %tmp_233_27 = sext i16 %weight_buffer_28_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_27"/></StgValue>
</operation>

<operation id="888" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:938  %tmp_235_27 = mul nsw i32 %tmp_233_27, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_27"/></StgValue>
</operation>

<operation id="889" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:940  %weight_buffer_28_3_3 = load i16* %weight_buffer_28_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_3_3"/></StgValue>
</operation>

<operation id="890" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:941  %tmp_237_27 = sext i16 %weight_buffer_28_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_27"/></StgValue>
</operation>

<operation id="891" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:942  %tmp_239_27 = mul nsw i32 %tmp_237_27, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_27"/></StgValue>
</operation>

<operation id="892" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:951  %output_buffer_29_lo = load i32* %output_buffer_29_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_29_lo"/></StgValue>
</operation>

<operation id="893" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:953  %weight_buffer_29_0_3 = load i16* %weight_buffer_29_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_0_3"/></StgValue>
</operation>

<operation id="894" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:954  %tmp_225_28 = sext i16 %weight_buffer_29_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_28"/></StgValue>
</operation>

<operation id="895" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:955  %tmp_227_28 = mul nsw i32 %tmp_225_28, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_28"/></StgValue>
</operation>

<operation id="896" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:957  %weight_buffer_29_1_3 = load i16* %weight_buffer_29_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_1_3"/></StgValue>
</operation>

<operation id="897" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:958  %tmp_229_28 = sext i16 %weight_buffer_29_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_28"/></StgValue>
</operation>

<operation id="898" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:959  %tmp_231_28 = mul nsw i32 %tmp_229_28, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_28"/></StgValue>
</operation>

<operation id="899" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:961  %weight_buffer_29_2_3 = load i16* %weight_buffer_29_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_2_3"/></StgValue>
</operation>

<operation id="900" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:962  %tmp_233_28 = sext i16 %weight_buffer_29_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_28"/></StgValue>
</operation>

<operation id="901" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:963  %tmp_235_28 = mul nsw i32 %tmp_233_28, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_28"/></StgValue>
</operation>

<operation id="902" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:965  %weight_buffer_29_3_3 = load i16* %weight_buffer_29_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_3_3"/></StgValue>
</operation>

<operation id="903" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:966  %tmp_237_28 = sext i16 %weight_buffer_29_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_28"/></StgValue>
</operation>

<operation id="904" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:967  %tmp_239_28 = mul nsw i32 %tmp_237_28, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_28"/></StgValue>
</operation>

<operation id="905" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:976  %output_buffer_30_lo = load i32* %output_buffer_30_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_30_lo"/></StgValue>
</operation>

<operation id="906" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:978  %weight_buffer_30_0_3 = load i16* %weight_buffer_30_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_0_3"/></StgValue>
</operation>

<operation id="907" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:979  %tmp_225_29 = sext i16 %weight_buffer_30_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_29"/></StgValue>
</operation>

<operation id="908" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:980  %tmp_227_29 = mul nsw i32 %tmp_225_29, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_29"/></StgValue>
</operation>

<operation id="909" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:982  %weight_buffer_30_1_3 = load i16* %weight_buffer_30_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_1_3"/></StgValue>
</operation>

<operation id="910" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:983  %tmp_229_29 = sext i16 %weight_buffer_30_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_29"/></StgValue>
</operation>

<operation id="911" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:984  %tmp_231_29 = mul nsw i32 %tmp_229_29, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_29"/></StgValue>
</operation>

<operation id="912" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:986  %weight_buffer_30_2_3 = load i16* %weight_buffer_30_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_2_3"/></StgValue>
</operation>

<operation id="913" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:987  %tmp_233_29 = sext i16 %weight_buffer_30_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_29"/></StgValue>
</operation>

<operation id="914" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:988  %tmp_235_29 = mul nsw i32 %tmp_233_29, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_29"/></StgValue>
</operation>

<operation id="915" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:990  %weight_buffer_30_3_3 = load i16* %weight_buffer_30_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_3_3"/></StgValue>
</operation>

<operation id="916" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:991  %tmp_237_29 = sext i16 %weight_buffer_30_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_29"/></StgValue>
</operation>

<operation id="917" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:992  %tmp_239_29 = mul nsw i32 %tmp_237_29, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_29"/></StgValue>
</operation>

<operation id="918" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:1001  %output_buffer_31_lo = load i32* %output_buffer_31_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_31_lo"/></StgValue>
</operation>

<operation id="919" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:1003  %weight_buffer_31_0_3 = load i16* %weight_buffer_31_0_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_0_3"/></StgValue>
</operation>

<operation id="920" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:1004  %tmp_225_30 = sext i16 %weight_buffer_31_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_30"/></StgValue>
</operation>

<operation id="921" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:1005  %tmp_227_30 = mul nsw i32 %tmp_225_30, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_227_30"/></StgValue>
</operation>

<operation id="922" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:1007  %weight_buffer_31_1_3 = load i16* %weight_buffer_31_1_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_1_3"/></StgValue>
</operation>

<operation id="923" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:1008  %tmp_229_30 = sext i16 %weight_buffer_31_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_30"/></StgValue>
</operation>

<operation id="924" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:1009  %tmp_231_30 = mul nsw i32 %tmp_229_30, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_231_30"/></StgValue>
</operation>

<operation id="925" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:1011  %weight_buffer_31_2_3 = load i16* %weight_buffer_31_2_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_2_3"/></StgValue>
</operation>

<operation id="926" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:1012  %tmp_233_30 = sext i16 %weight_buffer_31_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_30"/></StgValue>
</operation>

<operation id="927" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:1013  %tmp_235_30 = mul nsw i32 %tmp_233_30, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_235_30"/></StgValue>
</operation>

<operation id="928" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="4">
<![CDATA[
.preheader495.preheader:1015  %weight_buffer_31_3_3 = load i16* %weight_buffer_31_3_2, align 2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_3_3"/></StgValue>
</operation>

<operation id="929" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="16">
<![CDATA[
.preheader495.preheader:1016  %tmp_237_30 = sext i16 %weight_buffer_31_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_30"/></StgValue>
</operation>

<operation id="930" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:1017  %tmp_239_30 = mul nsw i32 %tmp_237_30, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_239_30"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="931" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:218  %output_buffer_0_loa = load i32* %output_buffer_0_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_0_loa"/></StgValue>
</operation>

<operation id="932" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:219  %tmp_add_result2 = select i1 %or_cond_mid2, i32 %local_beta_buffer_0_s, i32 %output_buffer_0_loa

]]></Node>
<StgValue><ssdm name="tmp_add_result2"/></StgValue>
</operation>

<operation id="933" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:225  %tmp_93 = ashr i32 %tmp_92, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="934" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:231  %tmp_98 = ashr i32 %tmp_97, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="935" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:237  %tmp_102 = ashr i32 %tmp_101, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="936" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:243  %tmp_106 = ashr i32 %tmp_105, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="937" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:244  %tmp1 = add i32 %tmp_add_result2, %tmp_93

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="938" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:245  %tmp3 = add i32 %tmp_106, %tmp_102

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="939" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:251  %output_buffer_1_loa = load i32* %output_buffer_1_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_1_loa"/></StgValue>
</operation>

<operation id="940" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:252  %tmp_add_result2_1 = select i1 %or_cond_mid2, i32 %local_beta_buffer_1_s, i32 %output_buffer_1_loa

]]></Node>
<StgValue><ssdm name="tmp_add_result2_1"/></StgValue>
</operation>

<operation id="941" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:256  %tmp_228_1 = ashr i32 %tmp_227_1, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_1"/></StgValue>
</operation>

<operation id="942" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:260  %tmp_232_1 = ashr i32 %tmp_231_1, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_1"/></StgValue>
</operation>

<operation id="943" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:264  %tmp_236_1 = ashr i32 %tmp_235_1, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_1"/></StgValue>
</operation>

<operation id="944" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:268  %tmp_240_1 = ashr i32 %tmp_239_1, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_1"/></StgValue>
</operation>

<operation id="945" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:269  %tmp4 = add i32 %tmp_add_result2_1, %tmp_228_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="946" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:270  %tmp6 = add i32 %tmp_240_1, %tmp_236_1

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="947" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:276  %output_buffer_2_loa = load i32* %output_buffer_2_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_2_loa"/></StgValue>
</operation>

<operation id="948" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:277  %tmp_add_result2_2 = select i1 %or_cond_mid2, i32 %local_beta_buffer_2_s, i32 %output_buffer_2_loa

]]></Node>
<StgValue><ssdm name="tmp_add_result2_2"/></StgValue>
</operation>

<operation id="949" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:281  %tmp_228_2 = ashr i32 %tmp_227_2, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_2"/></StgValue>
</operation>

<operation id="950" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:285  %tmp_232_2 = ashr i32 %tmp_231_2, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_2"/></StgValue>
</operation>

<operation id="951" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:289  %tmp_236_2 = ashr i32 %tmp_235_2, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_2"/></StgValue>
</operation>

<operation id="952" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:293  %tmp_240_2 = ashr i32 %tmp_239_2, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_2"/></StgValue>
</operation>

<operation id="953" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:294  %tmp7 = add i32 %tmp_add_result2_2, %tmp_228_2

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="954" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:295  %tmp9 = add i32 %tmp_240_2, %tmp_236_2

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="955" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:301  %output_buffer_3_loa = load i32* %output_buffer_3_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_3_loa"/></StgValue>
</operation>

<operation id="956" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:302  %tmp_add_result2_3 = select i1 %or_cond_mid2, i32 %local_beta_buffer_3_s, i32 %output_buffer_3_loa

]]></Node>
<StgValue><ssdm name="tmp_add_result2_3"/></StgValue>
</operation>

<operation id="957" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:306  %tmp_228_3 = ashr i32 %tmp_227_3, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_3"/></StgValue>
</operation>

<operation id="958" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:310  %tmp_232_3 = ashr i32 %tmp_231_3, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_3"/></StgValue>
</operation>

<operation id="959" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:314  %tmp_236_3 = ashr i32 %tmp_235_3, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_3"/></StgValue>
</operation>

<operation id="960" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:318  %tmp_240_3 = ashr i32 %tmp_239_3, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_3"/></StgValue>
</operation>

<operation id="961" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:319  %tmp10 = add i32 %tmp_add_result2_3, %tmp_228_3

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="962" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:320  %tmp12 = add i32 %tmp_240_3, %tmp_236_3

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="963" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:326  %output_buffer_4_loa = load i32* %output_buffer_4_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_4_loa"/></StgValue>
</operation>

<operation id="964" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:327  %tmp_add_result2_4 = select i1 %or_cond_mid2, i32 %local_beta_buffer_4_s, i32 %output_buffer_4_loa

]]></Node>
<StgValue><ssdm name="tmp_add_result2_4"/></StgValue>
</operation>

<operation id="965" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:331  %tmp_228_4 = ashr i32 %tmp_227_4, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_4"/></StgValue>
</operation>

<operation id="966" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:335  %tmp_232_4 = ashr i32 %tmp_231_4, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_4"/></StgValue>
</operation>

<operation id="967" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:339  %tmp_236_4 = ashr i32 %tmp_235_4, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_4"/></StgValue>
</operation>

<operation id="968" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:343  %tmp_240_4 = ashr i32 %tmp_239_4, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_4"/></StgValue>
</operation>

<operation id="969" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:344  %tmp13 = add i32 %tmp_add_result2_4, %tmp_228_4

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="970" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:345  %tmp15 = add i32 %tmp_240_4, %tmp_236_4

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="971" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:351  %output_buffer_5_loa = load i32* %output_buffer_5_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_5_loa"/></StgValue>
</operation>

<operation id="972" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:352  %tmp_add_result2_5 = select i1 %or_cond_mid2, i32 %local_beta_buffer_5_s, i32 %output_buffer_5_loa

]]></Node>
<StgValue><ssdm name="tmp_add_result2_5"/></StgValue>
</operation>

<operation id="973" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:356  %tmp_228_5 = ashr i32 %tmp_227_5, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_5"/></StgValue>
</operation>

<operation id="974" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:360  %tmp_232_5 = ashr i32 %tmp_231_5, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_5"/></StgValue>
</operation>

<operation id="975" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:364  %tmp_236_5 = ashr i32 %tmp_235_5, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_5"/></StgValue>
</operation>

<operation id="976" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:368  %tmp_240_5 = ashr i32 %tmp_239_5, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_5"/></StgValue>
</operation>

<operation id="977" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:369  %tmp16 = add i32 %tmp_add_result2_5, %tmp_228_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="978" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:370  %tmp18 = add i32 %tmp_240_5, %tmp_236_5

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="979" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:376  %output_buffer_6_loa = load i32* %output_buffer_6_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_6_loa"/></StgValue>
</operation>

<operation id="980" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:377  %tmp_add_result2_6 = select i1 %or_cond_mid2, i32 %local_beta_buffer_6_s, i32 %output_buffer_6_loa

]]></Node>
<StgValue><ssdm name="tmp_add_result2_6"/></StgValue>
</operation>

<operation id="981" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:381  %tmp_228_6 = ashr i32 %tmp_227_6, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_6"/></StgValue>
</operation>

<operation id="982" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:385  %tmp_232_6 = ashr i32 %tmp_231_6, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_6"/></StgValue>
</operation>

<operation id="983" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:389  %tmp_236_6 = ashr i32 %tmp_235_6, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_6"/></StgValue>
</operation>

<operation id="984" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:393  %tmp_240_6 = ashr i32 %tmp_239_6, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_6"/></StgValue>
</operation>

<operation id="985" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:394  %tmp19 = add i32 %tmp_add_result2_6, %tmp_228_6

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="986" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:395  %tmp21 = add i32 %tmp_240_6, %tmp_236_6

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="987" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:401  %output_buffer_7_loa = load i32* %output_buffer_7_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_7_loa"/></StgValue>
</operation>

<operation id="988" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:402  %tmp_add_result2_7 = select i1 %or_cond_mid2, i32 %local_beta_buffer_7_s, i32 %output_buffer_7_loa

]]></Node>
<StgValue><ssdm name="tmp_add_result2_7"/></StgValue>
</operation>

<operation id="989" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:406  %tmp_228_7 = ashr i32 %tmp_227_7, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_7"/></StgValue>
</operation>

<operation id="990" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:410  %tmp_232_7 = ashr i32 %tmp_231_7, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_7"/></StgValue>
</operation>

<operation id="991" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:414  %tmp_236_7 = ashr i32 %tmp_235_7, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_7"/></StgValue>
</operation>

<operation id="992" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:418  %tmp_240_7 = ashr i32 %tmp_239_7, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_7"/></StgValue>
</operation>

<operation id="993" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:419  %tmp22 = add i32 %tmp_add_result2_7, %tmp_228_7

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="994" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:420  %tmp24 = add i32 %tmp_240_7, %tmp_236_7

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="995" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:426  %output_buffer_8_loa = load i32* %output_buffer_8_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_8_loa"/></StgValue>
</operation>

<operation id="996" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:427  %tmp_add_result2_8 = select i1 %or_cond_mid2, i32 %local_beta_buffer_8_s, i32 %output_buffer_8_loa

]]></Node>
<StgValue><ssdm name="tmp_add_result2_8"/></StgValue>
</operation>

<operation id="997" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:431  %tmp_228_8 = ashr i32 %tmp_227_8, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_8"/></StgValue>
</operation>

<operation id="998" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:435  %tmp_232_8 = ashr i32 %tmp_231_8, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_8"/></StgValue>
</operation>

<operation id="999" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:439  %tmp_236_8 = ashr i32 %tmp_235_8, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_8"/></StgValue>
</operation>

<operation id="1000" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:443  %tmp_240_8 = ashr i32 %tmp_239_8, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_8"/></StgValue>
</operation>

<operation id="1001" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:444  %tmp25 = add i32 %tmp_add_result2_8, %tmp_228_8

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1002" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:445  %tmp27 = add i32 %tmp_240_8, %tmp_236_8

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="1003" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:451  %output_buffer_9_loa = load i32* %output_buffer_9_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_9_loa"/></StgValue>
</operation>

<operation id="1004" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:452  %tmp_add_result2_9 = select i1 %or_cond_mid2, i32 %local_beta_buffer_9_s, i32 %output_buffer_9_loa

]]></Node>
<StgValue><ssdm name="tmp_add_result2_9"/></StgValue>
</operation>

<operation id="1005" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:456  %tmp_228_9 = ashr i32 %tmp_227_9, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_9"/></StgValue>
</operation>

<operation id="1006" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:460  %tmp_232_9 = ashr i32 %tmp_231_9, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_9"/></StgValue>
</operation>

<operation id="1007" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:464  %tmp_236_9 = ashr i32 %tmp_235_9, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_9"/></StgValue>
</operation>

<operation id="1008" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:468  %tmp_240_9 = ashr i32 %tmp_239_9, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_9"/></StgValue>
</operation>

<operation id="1009" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:469  %tmp28 = add i32 %tmp_add_result2_9, %tmp_228_9

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1010" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:470  %tmp30 = add i32 %tmp_240_9, %tmp_236_9

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="1011" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:476  %output_buffer_10_lo = load i32* %output_buffer_10_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_10_lo"/></StgValue>
</operation>

<operation id="1012" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:477  %tmp_add_result2_s = select i1 %or_cond_mid2, i32 %local_beta_buffer_10_1, i32 %output_buffer_10_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_s"/></StgValue>
</operation>

<operation id="1013" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:481  %tmp_228_s = ashr i32 %tmp_227_s, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_s"/></StgValue>
</operation>

<operation id="1014" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:485  %tmp_232_s = ashr i32 %tmp_231_s, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_s"/></StgValue>
</operation>

<operation id="1015" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:489  %tmp_236_s = ashr i32 %tmp_235_s, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_s"/></StgValue>
</operation>

<operation id="1016" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:493  %tmp_240_s = ashr i32 %tmp_239_s, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_s"/></StgValue>
</operation>

<operation id="1017" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:494  %tmp31 = add i32 %tmp_add_result2_s, %tmp_228_s

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="1018" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:495  %tmp33 = add i32 %tmp_240_s, %tmp_236_s

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1019" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:501  %output_buffer_11_lo = load i32* %output_buffer_11_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_11_lo"/></StgValue>
</operation>

<operation id="1020" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:502  %tmp_add_result2_10 = select i1 %or_cond_mid2, i32 %local_beta_buffer_11_1, i32 %output_buffer_11_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_10"/></StgValue>
</operation>

<operation id="1021" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:506  %tmp_228_10 = ashr i32 %tmp_227_10, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_10"/></StgValue>
</operation>

<operation id="1022" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:510  %tmp_232_10 = ashr i32 %tmp_231_10, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_10"/></StgValue>
</operation>

<operation id="1023" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:514  %tmp_236_10 = ashr i32 %tmp_235_10, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_10"/></StgValue>
</operation>

<operation id="1024" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:518  %tmp_240_10 = ashr i32 %tmp_239_10, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_10"/></StgValue>
</operation>

<operation id="1025" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:519  %tmp34 = add i32 %tmp_add_result2_10, %tmp_228_10

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1026" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:520  %tmp36 = add i32 %tmp_240_10, %tmp_236_10

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="1027" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:526  %output_buffer_12_lo = load i32* %output_buffer_12_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_12_lo"/></StgValue>
</operation>

<operation id="1028" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:527  %tmp_add_result2_11 = select i1 %or_cond_mid2, i32 %local_beta_buffer_12_1, i32 %output_buffer_12_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_11"/></StgValue>
</operation>

<operation id="1029" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:531  %tmp_228_11 = ashr i32 %tmp_227_11, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_11"/></StgValue>
</operation>

<operation id="1030" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:535  %tmp_232_11 = ashr i32 %tmp_231_11, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_11"/></StgValue>
</operation>

<operation id="1031" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:539  %tmp_236_11 = ashr i32 %tmp_235_11, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_11"/></StgValue>
</operation>

<operation id="1032" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:543  %tmp_240_11 = ashr i32 %tmp_239_11, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_11"/></StgValue>
</operation>

<operation id="1033" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:544  %tmp37 = add i32 %tmp_add_result2_11, %tmp_228_11

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1034" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:545  %tmp39 = add i32 %tmp_240_11, %tmp_236_11

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1035" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:551  %output_buffer_13_lo = load i32* %output_buffer_13_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_13_lo"/></StgValue>
</operation>

<operation id="1036" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:552  %tmp_add_result2_12 = select i1 %or_cond_mid2, i32 %local_beta_buffer_13_1, i32 %output_buffer_13_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_12"/></StgValue>
</operation>

<operation id="1037" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:556  %tmp_228_12 = ashr i32 %tmp_227_12, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_12"/></StgValue>
</operation>

<operation id="1038" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:560  %tmp_232_12 = ashr i32 %tmp_231_12, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_12"/></StgValue>
</operation>

<operation id="1039" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:564  %tmp_236_12 = ashr i32 %tmp_235_12, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_12"/></StgValue>
</operation>

<operation id="1040" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:568  %tmp_240_12 = ashr i32 %tmp_239_12, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_12"/></StgValue>
</operation>

<operation id="1041" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:569  %tmp40 = add i32 %tmp_add_result2_12, %tmp_228_12

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1042" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:570  %tmp42 = add i32 %tmp_240_12, %tmp_236_12

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="1043" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:576  %output_buffer_14_lo = load i32* %output_buffer_14_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_14_lo"/></StgValue>
</operation>

<operation id="1044" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:577  %tmp_add_result2_13 = select i1 %or_cond_mid2, i32 %local_beta_buffer_14_1, i32 %output_buffer_14_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_13"/></StgValue>
</operation>

<operation id="1045" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:581  %tmp_228_13 = ashr i32 %tmp_227_13, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_13"/></StgValue>
</operation>

<operation id="1046" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:585  %tmp_232_13 = ashr i32 %tmp_231_13, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_13"/></StgValue>
</operation>

<operation id="1047" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:589  %tmp_236_13 = ashr i32 %tmp_235_13, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_13"/></StgValue>
</operation>

<operation id="1048" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:593  %tmp_240_13 = ashr i32 %tmp_239_13, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_13"/></StgValue>
</operation>

<operation id="1049" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:594  %tmp43 = add i32 %tmp_add_result2_13, %tmp_228_13

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1050" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:595  %tmp45 = add i32 %tmp_240_13, %tmp_236_13

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="1051" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:601  %output_buffer_15_lo = load i32* %output_buffer_15_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_15_lo"/></StgValue>
</operation>

<operation id="1052" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:602  %tmp_add_result2_14 = select i1 %or_cond_mid2, i32 %local_beta_buffer_15_1, i32 %output_buffer_15_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_14"/></StgValue>
</operation>

<operation id="1053" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:606  %tmp_228_14 = ashr i32 %tmp_227_14, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_14"/></StgValue>
</operation>

<operation id="1054" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:610  %tmp_232_14 = ashr i32 %tmp_231_14, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_14"/></StgValue>
</operation>

<operation id="1055" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:614  %tmp_236_14 = ashr i32 %tmp_235_14, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_14"/></StgValue>
</operation>

<operation id="1056" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:618  %tmp_240_14 = ashr i32 %tmp_239_14, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_14"/></StgValue>
</operation>

<operation id="1057" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:619  %tmp46 = add i32 %tmp_add_result2_14, %tmp_228_14

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="1058" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:620  %tmp48 = add i32 %tmp_240_14, %tmp_236_14

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1059" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:626  %output_buffer_16_lo = load i32* %output_buffer_16_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_16_lo"/></StgValue>
</operation>

<operation id="1060" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:627  %tmp_add_result2_15 = select i1 %or_cond_mid2, i32 %local_beta_buffer_16_1, i32 %output_buffer_16_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_15"/></StgValue>
</operation>

<operation id="1061" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:631  %tmp_228_15 = ashr i32 %tmp_227_15, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_15"/></StgValue>
</operation>

<operation id="1062" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:635  %tmp_232_15 = ashr i32 %tmp_231_15, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_15"/></StgValue>
</operation>

<operation id="1063" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:639  %tmp_236_15 = ashr i32 %tmp_235_15, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_15"/></StgValue>
</operation>

<operation id="1064" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:643  %tmp_240_15 = ashr i32 %tmp_239_15, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_15"/></StgValue>
</operation>

<operation id="1065" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:644  %tmp49 = add i32 %tmp_add_result2_15, %tmp_228_15

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1066" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:645  %tmp51 = add i32 %tmp_240_15, %tmp_236_15

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="1067" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:651  %output_buffer_17_lo = load i32* %output_buffer_17_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_17_lo"/></StgValue>
</operation>

<operation id="1068" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:652  %tmp_add_result2_16 = select i1 %or_cond_mid2, i32 %local_beta_buffer_17_1, i32 %output_buffer_17_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_16"/></StgValue>
</operation>

<operation id="1069" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:656  %tmp_228_16 = ashr i32 %tmp_227_16, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_16"/></StgValue>
</operation>

<operation id="1070" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:660  %tmp_232_16 = ashr i32 %tmp_231_16, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_16"/></StgValue>
</operation>

<operation id="1071" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:664  %tmp_236_16 = ashr i32 %tmp_235_16, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_16"/></StgValue>
</operation>

<operation id="1072" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:668  %tmp_240_16 = ashr i32 %tmp_239_16, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_16"/></StgValue>
</operation>

<operation id="1073" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:669  %tmp52 = add i32 %tmp_add_result2_16, %tmp_228_16

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="1074" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:670  %tmp54 = add i32 %tmp_240_16, %tmp_236_16

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="1075" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:676  %output_buffer_18_lo = load i32* %output_buffer_18_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_18_lo"/></StgValue>
</operation>

<operation id="1076" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:677  %tmp_add_result2_17 = select i1 %or_cond_mid2, i32 %local_beta_buffer_18_1, i32 %output_buffer_18_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_17"/></StgValue>
</operation>

<operation id="1077" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:681  %tmp_228_17 = ashr i32 %tmp_227_17, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_17"/></StgValue>
</operation>

<operation id="1078" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:685  %tmp_232_17 = ashr i32 %tmp_231_17, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_17"/></StgValue>
</operation>

<operation id="1079" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:689  %tmp_236_17 = ashr i32 %tmp_235_17, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_17"/></StgValue>
</operation>

<operation id="1080" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:693  %tmp_240_17 = ashr i32 %tmp_239_17, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_17"/></StgValue>
</operation>

<operation id="1081" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:694  %tmp55 = add i32 %tmp_add_result2_17, %tmp_228_17

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="1082" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:695  %tmp57 = add i32 %tmp_240_17, %tmp_236_17

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="1083" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:701  %output_buffer_19_lo = load i32* %output_buffer_19_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_19_lo"/></StgValue>
</operation>

<operation id="1084" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:702  %tmp_add_result2_18 = select i1 %or_cond_mid2, i32 %local_beta_buffer_19_1, i32 %output_buffer_19_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_18"/></StgValue>
</operation>

<operation id="1085" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:706  %tmp_228_18 = ashr i32 %tmp_227_18, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_18"/></StgValue>
</operation>

<operation id="1086" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:710  %tmp_232_18 = ashr i32 %tmp_231_18, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_18"/></StgValue>
</operation>

<operation id="1087" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:714  %tmp_236_18 = ashr i32 %tmp_235_18, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_18"/></StgValue>
</operation>

<operation id="1088" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:718  %tmp_240_18 = ashr i32 %tmp_239_18, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_18"/></StgValue>
</operation>

<operation id="1089" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:719  %tmp58 = add i32 %tmp_add_result2_18, %tmp_228_18

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="1090" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:720  %tmp60 = add i32 %tmp_240_18, %tmp_236_18

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="1091" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:726  %output_buffer_20_lo = load i32* %output_buffer_20_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_20_lo"/></StgValue>
</operation>

<operation id="1092" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:727  %tmp_add_result2_19 = select i1 %or_cond_mid2, i32 %local_beta_buffer_20_1, i32 %output_buffer_20_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_19"/></StgValue>
</operation>

<operation id="1093" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:731  %tmp_228_19 = ashr i32 %tmp_227_19, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_19"/></StgValue>
</operation>

<operation id="1094" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:735  %tmp_232_19 = ashr i32 %tmp_231_19, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_19"/></StgValue>
</operation>

<operation id="1095" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:739  %tmp_236_19 = ashr i32 %tmp_235_19, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_19"/></StgValue>
</operation>

<operation id="1096" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:743  %tmp_240_19 = ashr i32 %tmp_239_19, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_19"/></StgValue>
</operation>

<operation id="1097" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:744  %tmp61 = add i32 %tmp_add_result2_19, %tmp_228_19

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="1098" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:745  %tmp63 = add i32 %tmp_240_19, %tmp_236_19

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="1099" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:751  %output_buffer_21_lo = load i32* %output_buffer_21_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_21_lo"/></StgValue>
</operation>

<operation id="1100" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:752  %tmp_add_result2_20 = select i1 %or_cond_mid2, i32 %local_beta_buffer_21_1, i32 %output_buffer_21_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_20"/></StgValue>
</operation>

<operation id="1101" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:756  %tmp_228_20 = ashr i32 %tmp_227_20, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_20"/></StgValue>
</operation>

<operation id="1102" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:760  %tmp_232_20 = ashr i32 %tmp_231_20, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_20"/></StgValue>
</operation>

<operation id="1103" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:764  %tmp_236_20 = ashr i32 %tmp_235_20, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_20"/></StgValue>
</operation>

<operation id="1104" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:768  %tmp_240_20 = ashr i32 %tmp_239_20, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_20"/></StgValue>
</operation>

<operation id="1105" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:769  %tmp64 = add i32 %tmp_add_result2_20, %tmp_228_20

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="1106" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:770  %tmp66 = add i32 %tmp_240_20, %tmp_236_20

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="1107" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:776  %output_buffer_22_lo = load i32* %output_buffer_22_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_22_lo"/></StgValue>
</operation>

<operation id="1108" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:777  %tmp_add_result2_21 = select i1 %or_cond_mid2, i32 %local_beta_buffer_22_1, i32 %output_buffer_22_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_21"/></StgValue>
</operation>

<operation id="1109" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:781  %tmp_228_21 = ashr i32 %tmp_227_21, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_21"/></StgValue>
</operation>

<operation id="1110" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:785  %tmp_232_21 = ashr i32 %tmp_231_21, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_21"/></StgValue>
</operation>

<operation id="1111" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:789  %tmp_236_21 = ashr i32 %tmp_235_21, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_21"/></StgValue>
</operation>

<operation id="1112" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:793  %tmp_240_21 = ashr i32 %tmp_239_21, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_21"/></StgValue>
</operation>

<operation id="1113" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:794  %tmp67 = add i32 %tmp_add_result2_21, %tmp_228_21

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="1114" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:795  %tmp69 = add i32 %tmp_240_21, %tmp_236_21

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="1115" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:801  %output_buffer_23_lo = load i32* %output_buffer_23_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_23_lo"/></StgValue>
</operation>

<operation id="1116" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:802  %tmp_add_result2_22 = select i1 %or_cond_mid2, i32 %local_beta_buffer_23_1, i32 %output_buffer_23_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_22"/></StgValue>
</operation>

<operation id="1117" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:806  %tmp_228_22 = ashr i32 %tmp_227_22, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_22"/></StgValue>
</operation>

<operation id="1118" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:810  %tmp_232_22 = ashr i32 %tmp_231_22, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_22"/></StgValue>
</operation>

<operation id="1119" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:814  %tmp_236_22 = ashr i32 %tmp_235_22, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_22"/></StgValue>
</operation>

<operation id="1120" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:818  %tmp_240_22 = ashr i32 %tmp_239_22, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_22"/></StgValue>
</operation>

<operation id="1121" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:819  %tmp70 = add i32 %tmp_add_result2_22, %tmp_228_22

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="1122" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:820  %tmp72 = add i32 %tmp_240_22, %tmp_236_22

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="1123" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:826  %output_buffer_24_lo = load i32* %output_buffer_24_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_24_lo"/></StgValue>
</operation>

<operation id="1124" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:827  %tmp_add_result2_23 = select i1 %or_cond_mid2, i32 %local_beta_buffer_24_1, i32 %output_buffer_24_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_23"/></StgValue>
</operation>

<operation id="1125" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:831  %tmp_228_23 = ashr i32 %tmp_227_23, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_23"/></StgValue>
</operation>

<operation id="1126" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:835  %tmp_232_23 = ashr i32 %tmp_231_23, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_23"/></StgValue>
</operation>

<operation id="1127" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:839  %tmp_236_23 = ashr i32 %tmp_235_23, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_23"/></StgValue>
</operation>

<operation id="1128" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:843  %tmp_240_23 = ashr i32 %tmp_239_23, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_23"/></StgValue>
</operation>

<operation id="1129" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:844  %tmp73 = add i32 %tmp_add_result2_23, %tmp_228_23

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="1130" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:845  %tmp75 = add i32 %tmp_240_23, %tmp_236_23

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="1131" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:851  %output_buffer_25_lo = load i32* %output_buffer_25_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_25_lo"/></StgValue>
</operation>

<operation id="1132" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:852  %tmp_add_result2_24 = select i1 %or_cond_mid2, i32 %local_beta_buffer_25_1, i32 %output_buffer_25_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_24"/></StgValue>
</operation>

<operation id="1133" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:856  %tmp_228_24 = ashr i32 %tmp_227_24, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_24"/></StgValue>
</operation>

<operation id="1134" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:860  %tmp_232_24 = ashr i32 %tmp_231_24, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_24"/></StgValue>
</operation>

<operation id="1135" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:864  %tmp_236_24 = ashr i32 %tmp_235_24, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_24"/></StgValue>
</operation>

<operation id="1136" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:868  %tmp_240_24 = ashr i32 %tmp_239_24, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_24"/></StgValue>
</operation>

<operation id="1137" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:869  %tmp76 = add i32 %tmp_add_result2_24, %tmp_228_24

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="1138" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:870  %tmp78 = add i32 %tmp_240_24, %tmp_236_24

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="1139" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:876  %output_buffer_26_lo = load i32* %output_buffer_26_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_26_lo"/></StgValue>
</operation>

<operation id="1140" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:877  %tmp_add_result2_25 = select i1 %or_cond_mid2, i32 %local_beta_buffer_26_1, i32 %output_buffer_26_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_25"/></StgValue>
</operation>

<operation id="1141" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:881  %tmp_228_25 = ashr i32 %tmp_227_25, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_25"/></StgValue>
</operation>

<operation id="1142" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:885  %tmp_232_25 = ashr i32 %tmp_231_25, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_25"/></StgValue>
</operation>

<operation id="1143" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:889  %tmp_236_25 = ashr i32 %tmp_235_25, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_25"/></StgValue>
</operation>

<operation id="1144" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:893  %tmp_240_25 = ashr i32 %tmp_239_25, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_25"/></StgValue>
</operation>

<operation id="1145" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:894  %tmp79 = add i32 %tmp_add_result2_25, %tmp_228_25

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="1146" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:895  %tmp81 = add i32 %tmp_240_25, %tmp_236_25

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="1147" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:901  %output_buffer_27_lo = load i32* %output_buffer_27_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_27_lo"/></StgValue>
</operation>

<operation id="1148" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:902  %tmp_add_result2_26 = select i1 %or_cond_mid2, i32 %local_beta_buffer_27_1, i32 %output_buffer_27_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_26"/></StgValue>
</operation>

<operation id="1149" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:906  %tmp_228_26 = ashr i32 %tmp_227_26, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_26"/></StgValue>
</operation>

<operation id="1150" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:910  %tmp_232_26 = ashr i32 %tmp_231_26, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_26"/></StgValue>
</operation>

<operation id="1151" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:914  %tmp_236_26 = ashr i32 %tmp_235_26, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_26"/></StgValue>
</operation>

<operation id="1152" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:918  %tmp_240_26 = ashr i32 %tmp_239_26, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_26"/></StgValue>
</operation>

<operation id="1153" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:919  %tmp82 = add i32 %tmp_add_result2_26, %tmp_228_26

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="1154" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:920  %tmp84 = add i32 %tmp_240_26, %tmp_236_26

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="1155" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:926  %output_buffer_28_lo = load i32* %output_buffer_28_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_28_lo"/></StgValue>
</operation>

<operation id="1156" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:927  %tmp_add_result2_27 = select i1 %or_cond_mid2, i32 %local_beta_buffer_28_1, i32 %output_buffer_28_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_27"/></StgValue>
</operation>

<operation id="1157" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:931  %tmp_228_27 = ashr i32 %tmp_227_27, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_27"/></StgValue>
</operation>

<operation id="1158" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:935  %tmp_232_27 = ashr i32 %tmp_231_27, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_27"/></StgValue>
</operation>

<operation id="1159" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:939  %tmp_236_27 = ashr i32 %tmp_235_27, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_27"/></StgValue>
</operation>

<operation id="1160" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:943  %tmp_240_27 = ashr i32 %tmp_239_27, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_27"/></StgValue>
</operation>

<operation id="1161" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:944  %tmp85 = add i32 %tmp_add_result2_27, %tmp_228_27

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="1162" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:945  %tmp87 = add i32 %tmp_240_27, %tmp_236_27

]]></Node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="1163" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:951  %output_buffer_29_lo = load i32* %output_buffer_29_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_29_lo"/></StgValue>
</operation>

<operation id="1164" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:952  %tmp_add_result2_28 = select i1 %or_cond_mid2, i32 %local_beta_buffer_29_1, i32 %output_buffer_29_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_28"/></StgValue>
</operation>

<operation id="1165" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:956  %tmp_228_28 = ashr i32 %tmp_227_28, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_28"/></StgValue>
</operation>

<operation id="1166" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:960  %tmp_232_28 = ashr i32 %tmp_231_28, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_28"/></StgValue>
</operation>

<operation id="1167" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:964  %tmp_236_28 = ashr i32 %tmp_235_28, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_28"/></StgValue>
</operation>

<operation id="1168" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:968  %tmp_240_28 = ashr i32 %tmp_239_28, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_28"/></StgValue>
</operation>

<operation id="1169" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:969  %tmp88 = add i32 %tmp_add_result2_28, %tmp_228_28

]]></Node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="1170" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:970  %tmp90 = add i32 %tmp_240_28, %tmp_236_28

]]></Node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="1171" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:976  %output_buffer_30_lo = load i32* %output_buffer_30_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_30_lo"/></StgValue>
</operation>

<operation id="1172" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:977  %tmp_add_result2_29 = select i1 %or_cond_mid2, i32 %local_beta_buffer_30_1, i32 %output_buffer_30_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_29"/></StgValue>
</operation>

<operation id="1173" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:981  %tmp_228_29 = ashr i32 %tmp_227_29, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_29"/></StgValue>
</operation>

<operation id="1174" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:985  %tmp_232_29 = ashr i32 %tmp_231_29, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_29"/></StgValue>
</operation>

<operation id="1175" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:989  %tmp_236_29 = ashr i32 %tmp_235_29, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_29"/></StgValue>
</operation>

<operation id="1176" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:993  %tmp_240_29 = ashr i32 %tmp_239_29, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_29"/></StgValue>
</operation>

<operation id="1177" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:994  %tmp91 = add i32 %tmp_add_result2_29, %tmp_228_29

]]></Node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="1178" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:995  %tmp93 = add i32 %tmp_240_29, %tmp_236_29

]]></Node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="1179" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="10">
<![CDATA[
.preheader495.preheader:1001  %output_buffer_31_lo = load i32* %output_buffer_31_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_31_lo"/></StgValue>
</operation>

<operation id="1180" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader495.preheader:1002  %tmp_add_result2_30 = select i1 %or_cond_mid2, i32 %local_beta_buffer_31_1, i32 %output_buffer_31_lo

]]></Node>
<StgValue><ssdm name="tmp_add_result2_30"/></StgValue>
</operation>

<operation id="1181" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:1006  %tmp_228_30 = ashr i32 %tmp_227_30, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_228_30"/></StgValue>
</operation>

<operation id="1182" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:1010  %tmp_232_30 = ashr i32 %tmp_231_30, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_232_30"/></StgValue>
</operation>

<operation id="1183" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:1014  %tmp_236_30 = ashr i32 %tmp_235_30, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_236_30"/></StgValue>
</operation>

<operation id="1184" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:1018  %tmp_240_30 = ashr i32 %tmp_239_30, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_240_30"/></StgValue>
</operation>

<operation id="1185" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:1019  %tmp94 = add i32 %tmp_add_result2_30, %tmp_228_30

]]></Node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="1186" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:1020  %tmp96 = add i32 %tmp_240_30, %tmp_236_30

]]></Node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:171  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader495.preheader:172  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:217  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1190" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:246  %tmp2 = add i32 %tmp_98, %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="1191" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:247  %tmp_107 = add i32 %tmp1, %tmp2

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1192" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:248  store i32 %tmp_107, i32* %output_buffer_0_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:249  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_35)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:250  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1195" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:271  %tmp5 = add i32 %tmp_232_1, %tmp6

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="1196" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:272  %tmp_241_1 = add i32 %tmp4, %tmp5

]]></Node>
<StgValue><ssdm name="tmp_241_1"/></StgValue>
</operation>

<operation id="1197" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:273  store i32 %tmp_241_1, i32* %output_buffer_1_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:274  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_36)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="1199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:275  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1200" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:296  %tmp8 = add i32 %tmp_232_2, %tmp9

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="1201" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:297  %tmp_241_2 = add i32 %tmp7, %tmp8

]]></Node>
<StgValue><ssdm name="tmp_241_2"/></StgValue>
</operation>

<operation id="1202" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:298  store i32 %tmp_241_2, i32* %output_buffer_2_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:299  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_37)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:300  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1205" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:321  %tmp11 = add i32 %tmp_232_3, %tmp12

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="1206" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:322  %tmp_241_3 = add i32 %tmp10, %tmp11

]]></Node>
<StgValue><ssdm name="tmp_241_3"/></StgValue>
</operation>

<operation id="1207" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:323  store i32 %tmp_241_3, i32* %output_buffer_3_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:324  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:325  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1210" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:346  %tmp14 = add i32 %tmp_232_4, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="1211" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:347  %tmp_241_4 = add i32 %tmp13, %tmp14

]]></Node>
<StgValue><ssdm name="tmp_241_4"/></StgValue>
</operation>

<operation id="1212" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:348  store i32 %tmp_241_4, i32* %output_buffer_4_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:349  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_39)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:350  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1215" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:371  %tmp17 = add i32 %tmp_232_5, %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="1216" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:372  %tmp_241_5 = add i32 %tmp16, %tmp17

]]></Node>
<StgValue><ssdm name="tmp_241_5"/></StgValue>
</operation>

<operation id="1217" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:373  store i32 %tmp_241_5, i32* %output_buffer_5_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:374  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_40)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="1219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:375  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1220" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:396  %tmp20 = add i32 %tmp_232_6, %tmp21

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1221" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:397  %tmp_241_6 = add i32 %tmp19, %tmp20

]]></Node>
<StgValue><ssdm name="tmp_241_6"/></StgValue>
</operation>

<operation id="1222" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:398  store i32 %tmp_241_6, i32* %output_buffer_6_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:399  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_41)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:400  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1225" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:421  %tmp23 = add i32 %tmp_232_7, %tmp24

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="1226" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:422  %tmp_241_7 = add i32 %tmp22, %tmp23

]]></Node>
<StgValue><ssdm name="tmp_241_7"/></StgValue>
</operation>

<operation id="1227" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:423  store i32 %tmp_241_7, i32* %output_buffer_7_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:424  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_42)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="1229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:425  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1230" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:446  %tmp26 = add i32 %tmp_232_8, %tmp27

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="1231" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:447  %tmp_241_8 = add i32 %tmp25, %tmp26

]]></Node>
<StgValue><ssdm name="tmp_241_8"/></StgValue>
</operation>

<operation id="1232" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:448  store i32 %tmp_241_8, i32* %output_buffer_8_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:449  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_43)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="1234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:450  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1235" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:471  %tmp29 = add i32 %tmp_232_9, %tmp30

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1236" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:472  %tmp_241_9 = add i32 %tmp28, %tmp29

]]></Node>
<StgValue><ssdm name="tmp_241_9"/></StgValue>
</operation>

<operation id="1237" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:473  store i32 %tmp_241_9, i32* %output_buffer_9_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:474  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_44)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="1239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:475  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1240" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:496  %tmp32 = add i32 %tmp_232_s, %tmp33

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1241" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:497  %tmp_241_s = add i32 %tmp31, %tmp32

]]></Node>
<StgValue><ssdm name="tmp_241_s"/></StgValue>
</operation>

<operation id="1242" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:498  store i32 %tmp_241_s, i32* %output_buffer_10_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:499  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_45)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:500  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1245" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:521  %tmp35 = add i32 %tmp_232_10, %tmp36

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1246" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:522  %tmp_241_10 = add i32 %tmp34, %tmp35

]]></Node>
<StgValue><ssdm name="tmp_241_10"/></StgValue>
</operation>

<operation id="1247" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:523  store i32 %tmp_241_10, i32* %output_buffer_11_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:524  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_46)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="1249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:525  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1250" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:546  %tmp38 = add i32 %tmp_232_11, %tmp39

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1251" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:547  %tmp_241_11 = add i32 %tmp37, %tmp38

]]></Node>
<StgValue><ssdm name="tmp_241_11"/></StgValue>
</operation>

<operation id="1252" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:548  store i32 %tmp_241_11, i32* %output_buffer_12_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:549  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_47)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="1254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:550  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1255" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:571  %tmp41 = add i32 %tmp_232_12, %tmp42

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1256" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:572  %tmp_241_12 = add i32 %tmp40, %tmp41

]]></Node>
<StgValue><ssdm name="tmp_241_12"/></StgValue>
</operation>

<operation id="1257" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:573  store i32 %tmp_241_12, i32* %output_buffer_13_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:574  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_48)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:575  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1260" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:596  %tmp44 = add i32 %tmp_232_13, %tmp45

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1261" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:597  %tmp_241_13 = add i32 %tmp43, %tmp44

]]></Node>
<StgValue><ssdm name="tmp_241_13"/></StgValue>
</operation>

<operation id="1262" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:598  store i32 %tmp_241_13, i32* %output_buffer_14_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:599  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_49)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:600  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1265" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:621  %tmp47 = add i32 %tmp_232_14, %tmp48

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="1266" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:622  %tmp_241_14 = add i32 %tmp46, %tmp47

]]></Node>
<StgValue><ssdm name="tmp_241_14"/></StgValue>
</operation>

<operation id="1267" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:623  store i32 %tmp_241_14, i32* %output_buffer_15_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:624  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_50)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:625  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1270" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:646  %tmp50 = add i32 %tmp_232_15, %tmp51

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1271" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:647  %tmp_241_15 = add i32 %tmp49, %tmp50

]]></Node>
<StgValue><ssdm name="tmp_241_15"/></StgValue>
</operation>

<operation id="1272" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:648  store i32 %tmp_241_15, i32* %output_buffer_16_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:649  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_51)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:650  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1275" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:671  %tmp53 = add i32 %tmp_232_16, %tmp54

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="1276" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:672  %tmp_241_16 = add i32 %tmp52, %tmp53

]]></Node>
<StgValue><ssdm name="tmp_241_16"/></StgValue>
</operation>

<operation id="1277" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:673  store i32 %tmp_241_16, i32* %output_buffer_17_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:674  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="1279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:675  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1280" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:696  %tmp56 = add i32 %tmp_232_17, %tmp57

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="1281" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:697  %tmp_241_17 = add i32 %tmp55, %tmp56

]]></Node>
<StgValue><ssdm name="tmp_241_17"/></StgValue>
</operation>

<operation id="1282" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:698  store i32 %tmp_241_17, i32* %output_buffer_18_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:699  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_53)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:700  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1285" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:721  %tmp59 = add i32 %tmp_232_18, %tmp60

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="1286" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:722  %tmp_241_18 = add i32 %tmp58, %tmp59

]]></Node>
<StgValue><ssdm name="tmp_241_18"/></StgValue>
</operation>

<operation id="1287" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:723  store i32 %tmp_241_18, i32* %output_buffer_19_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:724  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_54)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:725  %tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1290" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:746  %tmp62 = add i32 %tmp_232_19, %tmp63

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="1291" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:747  %tmp_241_19 = add i32 %tmp61, %tmp62

]]></Node>
<StgValue><ssdm name="tmp_241_19"/></StgValue>
</operation>

<operation id="1292" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:748  store i32 %tmp_241_19, i32* %output_buffer_20_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:749  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_55)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:750  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1295" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:771  %tmp65 = add i32 %tmp_232_20, %tmp66

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="1296" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:772  %tmp_241_20 = add i32 %tmp64, %tmp65

]]></Node>
<StgValue><ssdm name="tmp_241_20"/></StgValue>
</operation>

<operation id="1297" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:773  store i32 %tmp_241_20, i32* %output_buffer_21_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:774  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_56)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:775  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1300" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:796  %tmp68 = add i32 %tmp_232_21, %tmp69

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="1301" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:797  %tmp_241_21 = add i32 %tmp67, %tmp68

]]></Node>
<StgValue><ssdm name="tmp_241_21"/></StgValue>
</operation>

<operation id="1302" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:798  store i32 %tmp_241_21, i32* %output_buffer_22_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:799  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_57)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:800  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1305" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:821  %tmp71 = add i32 %tmp_232_22, %tmp72

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="1306" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:822  %tmp_241_22 = add i32 %tmp70, %tmp71

]]></Node>
<StgValue><ssdm name="tmp_241_22"/></StgValue>
</operation>

<operation id="1307" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:823  store i32 %tmp_241_22, i32* %output_buffer_23_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:824  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_58)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:825  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1310" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:846  %tmp74 = add i32 %tmp_232_23, %tmp75

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="1311" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:847  %tmp_241_23 = add i32 %tmp73, %tmp74

]]></Node>
<StgValue><ssdm name="tmp_241_23"/></StgValue>
</operation>

<operation id="1312" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:848  store i32 %tmp_241_23, i32* %output_buffer_24_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:849  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_59)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:850  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1315" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:871  %tmp77 = add i32 %tmp_232_24, %tmp78

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="1316" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:872  %tmp_241_24 = add i32 %tmp76, %tmp77

]]></Node>
<StgValue><ssdm name="tmp_241_24"/></StgValue>
</operation>

<operation id="1317" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:873  store i32 %tmp_241_24, i32* %output_buffer_25_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:874  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_60)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:875  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1320" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:896  %tmp80 = add i32 %tmp_232_25, %tmp81

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="1321" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:897  %tmp_241_25 = add i32 %tmp79, %tmp80

]]></Node>
<StgValue><ssdm name="tmp_241_25"/></StgValue>
</operation>

<operation id="1322" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:898  store i32 %tmp_241_25, i32* %output_buffer_26_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:899  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_61)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:900  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1325" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:921  %tmp83 = add i32 %tmp_232_26, %tmp84

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="1326" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:922  %tmp_241_26 = add i32 %tmp82, %tmp83

]]></Node>
<StgValue><ssdm name="tmp_241_26"/></StgValue>
</operation>

<operation id="1327" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:923  store i32 %tmp_241_26, i32* %output_buffer_27_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:924  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_62)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:925  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1330" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:946  %tmp86 = add i32 %tmp_232_27, %tmp87

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="1331" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:947  %tmp_241_27 = add i32 %tmp85, %tmp86

]]></Node>
<StgValue><ssdm name="tmp_241_27"/></StgValue>
</operation>

<operation id="1332" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:948  store i32 %tmp_241_27, i32* %output_buffer_28_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:949  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_63)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:950  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1335" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:971  %tmp89 = add i32 %tmp_232_28, %tmp90

]]></Node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="1336" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:972  %tmp_241_28 = add i32 %tmp88, %tmp89

]]></Node>
<StgValue><ssdm name="tmp_241_28"/></StgValue>
</operation>

<operation id="1337" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:973  store i32 %tmp_241_28, i32* %output_buffer_29_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:974  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_64)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:975  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1340" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:996  %tmp92 = add i32 %tmp_232_29, %tmp93

]]></Node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="1341" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:997  %tmp_241_29 = add i32 %tmp91, %tmp92

]]></Node>
<StgValue><ssdm name="tmp_241_29"/></StgValue>
</operation>

<operation id="1342" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:998  store i32 %tmp_241_29, i32* %output_buffer_30_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:999  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_65)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader495.preheader:1000  %tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1345" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:1021  %tmp95 = add i32 %tmp_232_30, %tmp96

]]></Node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="1346" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader495.preheader:1022  %tmp_241_30 = add i32 %tmp94, %tmp95

]]></Node>
<StgValue><ssdm name="tmp_241_30"/></StgValue>
</operation>

<operation id="1347" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader495.preheader:1023  store i32 %tmp_241_30, i32* %output_buffer_31_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:1024  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_66)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader495.preheader:1025  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_34)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0">
<![CDATA[
.preheader495.preheader:1031  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1351" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1352" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
