// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module inference_softmax_1_10_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_0_0_address0,
        A_0_0_ce0,
        A_0_0_q0,
        A_1_0_address0,
        A_1_0_ce0,
        A_1_0_q0,
        A_2_0_address0,
        A_2_0_ce0,
        A_2_0_q0,
        A_3_0_address0,
        A_3_0_ce0,
        A_3_0_q0,
        argmax_TDATA,
        argmax_TVALID,
        argmax_TREADY
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st6_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_CF000000 = 32'b11001111000000000000000000000000;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [1:0] A_0_0_address0;
output   A_0_0_ce0;
input  [31:0] A_0_0_q0;
output  [1:0] A_1_0_address0;
output   A_1_0_ce0;
input  [31:0] A_1_0_q0;
output  [0:0] A_2_0_address0;
output   A_2_0_ce0;
input  [31:0] A_2_0_q0;
output  [0:0] A_3_0_address0;
output   A_3_0_ce0;
input  [31:0] A_3_0_q0;
output  [31:0] argmax_TDATA;
output   argmax_TVALID;
input   argmax_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg A_0_0_ce0;
reg A_1_0_ce0;
reg A_2_0_ce0;
reg A_3_0_ce0;
reg argmax_TVALID;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm = 3'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_21;
reg   [3:0] indvar_flatten_reg_131;
reg   [0:0] i_reg_142;
reg   [3:0] j_reg_153;
wire   [0:0] exitcond_flatten_fu_173_p2;
reg   [0:0] exitcond_flatten_reg_382;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_66;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [0:0] tmp_s_reg_441;
reg    ap_sig_ioackin_argmax_TREADY;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_382_pp0_it1;
wire   [3:0] indvar_flatten_next_fu_179_p2;
wire   [3:0] j_mid2_fu_191_p3;
reg   [3:0] j_mid2_reg_391;
reg   [3:0] ap_reg_ppstg_j_mid2_reg_391_pp0_it1;
wire   [0:0] i_mid2_fu_199_p2;
reg   [0:0] i_mid2_reg_396;
reg   [0:0] ap_reg_ppstg_i_mid2_reg_396_pp0_it1;
wire   [1:0] tmp_2_fu_205_p1;
reg   [1:0] tmp_2_reg_402;
wire   [3:0] j_1_fu_227_p2;
wire   [31:0] max_val_fu_264_p3;
reg   [31:0] max_val_reg_434;
wire   [0:0] tmp_s_fu_356_p2;
wire   [3:0] tmp_4_fu_362_p2;
reg   [3:0] tmp_4_reg_445;
reg   [0:0] i_phi_fu_146_p4;
wire   [63:0] newIndex4_fu_219_p1;
reg   [31:0] max_val_1_fu_72;
reg    ap_reg_ioackin_argmax_TREADY = 1'b0;
wire   [0:0] exitcond_fu_185_p2;
wire   [1:0] newIndex_fu_209_p4;
wire   [0:0] sel_tmp_fu_233_p2;
wire   [0:0] sel_tmp2_fu_246_p2;
wire   [31:0] sel_tmp1_fu_238_p3;
wire   [0:0] sel_tmp4_fu_259_p2;
wire   [31:0] sel_tmp3_fu_251_p3;
wire   [31:0] max_val_3_to_int_fu_279_p1;
wire   [31:0] max_val_1_to_int_fu_296_p1;
wire   [7:0] tmp_1_fu_282_p4;
wire   [22:0] tmp_5_fu_292_p1;
wire   [0:0] notrhs_fu_320_p2;
wire   [0:0] notlhs_fu_314_p2;
wire   [7:0] tmp_3_fu_300_p4;
wire   [22:0] tmp_10_fu_310_p1;
wire   [0:0] notrhs7_fu_338_p2;
wire   [0:0] notlhs6_fu_332_p2;
wire   [0:0] tmp_6_fu_326_p2;
wire   [0:0] tmp_7_fu_344_p2;
wire   [0:0] tmp_8_fu_350_p2;
wire   [0:0] tmp_9_fu_164_p2;
wire   [3:0] i_cast6_fu_276_p1;
wire   [4:0] tmp_9_fu_164_opcode;
reg    ap_sig_cseq_ST_st6_fsm_2;
reg    ap_sig_bdd_301;
reg   [2:0] ap_NS_fsm;
reg    ap_sig_bdd_153;


inference_fcmp_32ns_32ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
inference_fcmp_32ns_32ns_1_1_U1930(
    .din0( max_val_reg_434 ),
    .din1( max_val_1_fu_72 ),
    .opcode( tmp_9_fu_164_opcode ),
    .dout( tmp_9_fu_164_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_argmax_TREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_argmax_TREADY <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_153) begin
            if (~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) begin
                ap_reg_ioackin_argmax_TREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == argmax_TREADY)) begin
                ap_reg_ioackin_argmax_TREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & ~(exitcond_flatten_fu_173_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & (exitcond_flatten_fu_173_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & ~(exitcond_flatten_fu_173_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & (exitcond_flatten_reg_382 == ap_const_lv1_0))) begin
        i_reg_142 <= i_mid2_reg_396;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_142 <= ap_const_lv1_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & (exitcond_flatten_fu_173_p2 == ap_const_lv1_0))) begin
        indvar_flatten_reg_131 <= indvar_flatten_next_fu_179_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        indvar_flatten_reg_131 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & (exitcond_flatten_fu_173_p2 == ap_const_lv1_0))) begin
        j_reg_153 <= j_1_fu_227_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        j_reg_153 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & ~(ap_const_lv1_0 == tmp_s_fu_356_p2))) begin
        max_val_1_fu_72 <= max_val_reg_434;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        max_val_1_fu_72 <= ap_const_lv32_CF000000;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
        ap_reg_ppstg_exitcond_flatten_reg_382_pp0_it1 <= exitcond_flatten_reg_382;
        ap_reg_ppstg_i_mid2_reg_396_pp0_it1 <= i_mid2_reg_396;
        ap_reg_ppstg_j_mid2_reg_391_pp0_it1 <= j_mid2_reg_391;
        exitcond_flatten_reg_382 <= exitcond_flatten_fu_173_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & (exitcond_flatten_fu_173_p2 == ap_const_lv1_0))) begin
        i_mid2_reg_396 <= i_mid2_fu_199_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & (exitcond_flatten_fu_173_p2 == ap_const_lv1_0))) begin
        j_mid2_reg_391 <= j_mid2_fu_191_p3;
        tmp_2_reg_402 <= tmp_2_fu_205_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & (exitcond_flatten_reg_382 == ap_const_lv1_0))) begin
        max_val_reg_434 <= max_val_fu_264_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & ~(ap_const_lv1_0 == tmp_s_fu_356_p2))) begin
        tmp_4_reg_445 <= tmp_4_fu_362_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_382_pp0_it1))) begin
        tmp_s_reg_441 <= tmp_s_fu_356_p2;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or tmp_s_reg_441 or ap_sig_ioackin_argmax_TREADY or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
        A_0_0_ce0 = ap_const_logic_1;
    end else begin
        A_0_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or tmp_s_reg_441 or ap_sig_ioackin_argmax_TREADY or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
        A_1_0_ce0 = ap_const_logic_1;
    end else begin
        A_1_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or tmp_s_reg_441 or ap_sig_ioackin_argmax_TREADY or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
        A_2_0_ce0 = ap_const_logic_1;
    end else begin
        A_2_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or tmp_s_reg_441 or ap_sig_ioackin_argmax_TREADY or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
        A_3_0_ce0 = ap_const_logic_1;
    end else begin
        A_3_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st6_fsm_2) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st6_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_2)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_66) begin
    if (ap_sig_bdd_66) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_21) begin
    if (ap_sig_bdd_21) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_301) begin
    if (ap_sig_bdd_301) begin
        ap_sig_cseq_ST_st6_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_2 = ap_const_logic_0;
    end
end

always @ (argmax_TREADY or ap_reg_ioackin_argmax_TREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_argmax_TREADY)) begin
        ap_sig_ioackin_argmax_TREADY = argmax_TREADY;
    end else begin
        ap_sig_ioackin_argmax_TREADY = ap_const_logic_1;
    end
end

always @ (tmp_s_reg_441 or ap_reg_ppiten_pp0_it3 or ap_reg_ioackin_argmax_TREADY) begin
    if ((~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_0 == ap_reg_ioackin_argmax_TREADY))) begin
        argmax_TVALID = ap_const_logic_1;
    end else begin
        argmax_TVALID = ap_const_logic_0;
    end
end

always @ (i_reg_142 or exitcond_flatten_reg_382 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or i_mid2_reg_396) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_382 == ap_const_lv1_0))) begin
        i_phi_fu_146_p4 = i_mid2_reg_396;
    end else begin
        i_phi_fu_146_p4 = i_reg_142;
    end
end
always @ (ap_start or ap_CS_fsm or exitcond_flatten_fu_173_p2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or tmp_s_reg_441 or ap_sig_ioackin_argmax_TREADY or ap_reg_ppiten_pp0_it3) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & ~(exitcond_flatten_fu_173_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_argmax_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & ~(exitcond_flatten_fu_173_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st6_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st6_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign A_0_0_address0 = newIndex4_fu_219_p1;

assign A_1_0_address0 = newIndex4_fu_219_p1;

assign A_2_0_address0 = newIndex4_fu_219_p1;

assign A_3_0_address0 = newIndex4_fu_219_p1;


always @ (tmp_s_reg_441 or ap_reg_ppiten_pp0_it3) begin
    ap_sig_bdd_153 = (~(tmp_s_reg_441 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_21 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_301 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_66 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign argmax_TDATA = tmp_4_reg_445;

assign exitcond_flatten_fu_173_p2 = (indvar_flatten_reg_131 == ap_const_lv4_A? 1'b1: 1'b0);

assign exitcond_fu_185_p2 = (j_reg_153 == ap_const_lv4_A? 1'b1: 1'b0);

assign i_cast6_fu_276_p1 = ap_reg_ppstg_i_mid2_reg_396_pp0_it1;

assign i_mid2_fu_199_p2 = (exitcond_fu_185_p2 | i_phi_fu_146_p4);

assign indvar_flatten_next_fu_179_p2 = (indvar_flatten_reg_131 + ap_const_lv4_1);

assign j_1_fu_227_p2 = (j_mid2_fu_191_p3 + ap_const_lv4_1);

assign j_mid2_fu_191_p3 = ((exitcond_fu_185_p2[0:0] === 1'b1) ? ap_const_lv4_0 : j_reg_153);

assign max_val_1_to_int_fu_296_p1 = max_val_1_fu_72;

assign max_val_3_to_int_fu_279_p1 = max_val_reg_434;

assign max_val_fu_264_p3 = ((sel_tmp4_fu_259_p2[0:0] === 1'b1) ? A_2_0_q0 : sel_tmp3_fu_251_p3);

assign newIndex4_fu_219_p1 = newIndex_fu_209_p4;

assign newIndex_fu_209_p4 = {{j_mid2_fu_191_p3[ap_const_lv32_3 : ap_const_lv32_2]}};

assign notlhs6_fu_332_p2 = (tmp_3_fu_300_p4 != ap_const_lv8_FF? 1'b1: 1'b0);

assign notlhs_fu_314_p2 = (tmp_1_fu_282_p4 != ap_const_lv8_FF? 1'b1: 1'b0);

assign notrhs7_fu_338_p2 = (tmp_10_fu_310_p1 == ap_const_lv23_0? 1'b1: 1'b0);

assign notrhs_fu_320_p2 = (tmp_5_fu_292_p1 == ap_const_lv23_0? 1'b1: 1'b0);

assign sel_tmp1_fu_238_p3 = ((sel_tmp_fu_233_p2[0:0] === 1'b1) ? A_0_0_q0 : A_3_0_q0);

assign sel_tmp2_fu_246_p2 = (tmp_2_reg_402 == ap_const_lv2_1? 1'b1: 1'b0);

assign sel_tmp3_fu_251_p3 = ((sel_tmp2_fu_246_p2[0:0] === 1'b1) ? A_1_0_q0 : sel_tmp1_fu_238_p3);

assign sel_tmp4_fu_259_p2 = (tmp_2_reg_402 == ap_const_lv2_2? 1'b1: 1'b0);

assign sel_tmp_fu_233_p2 = (tmp_2_reg_402 == ap_const_lv2_0? 1'b1: 1'b0);

assign tmp_10_fu_310_p1 = max_val_1_to_int_fu_296_p1[22:0];

assign tmp_1_fu_282_p4 = {{max_val_3_to_int_fu_279_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_2_fu_205_p1 = j_mid2_fu_191_p3[1:0];

assign tmp_3_fu_300_p4 = {{max_val_1_to_int_fu_296_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_4_fu_362_p2 = (ap_reg_ppstg_j_mid2_reg_391_pp0_it1 + i_cast6_fu_276_p1);

assign tmp_5_fu_292_p1 = max_val_3_to_int_fu_279_p1[22:0];

assign tmp_6_fu_326_p2 = (notrhs_fu_320_p2 | notlhs_fu_314_p2);

assign tmp_7_fu_344_p2 = (notrhs7_fu_338_p2 | notlhs6_fu_332_p2);

assign tmp_8_fu_350_p2 = (tmp_6_fu_326_p2 & tmp_7_fu_344_p2);

assign tmp_9_fu_164_opcode = ap_const_lv5_2;

assign tmp_s_fu_356_p2 = (tmp_8_fu_350_p2 & tmp_9_fu_164_p2);


endmodule //inference_softmax_1_10_s

