# 2018 IC Design Contest Preliminary - Huffman Coding

## Directory Tree - Main Folder & Files
![file_pic](img/file_pic.png) run_nc.sh -- Run function simulation<br>
![file_pic](img/file_pic.png) run_nc_post.sh -- Run timing simulation<br>
![dir_pic](img/dir_pic.png) dc -- Design Compiler Relate<br>
> ![file_pic](img/file_pic.png) .synopsys_dc.setup -- Set Design Compiler's parameter<br>
![file_pic](img/file_pic.png) DC_syn.tcl -- Script for Design Compiler<br>
![file_pic](img/file_pic.png) huffman.sdc -- Constraint file<br>
![file_pic](img/file_pic.png) huffman_syn.v -- Netlist from Design Compiler<br>

![dir_pic](img/dir_pic.png) doc -- Related documents<br>
> ![file_pic](img/file_pic.png) B_ICC2018_priliminary_grad_cell_based.pdf -- Problem Description<br>

![dir_pic](img/dir_pic.png) sim --Ncverilog Relate<br>
> ![file_pic](img/file_pic.png) pre_sim.f -- Script for function simulation<br>
![file_pic](img/file_pic.png) post_sim.f -- Script for timing simulation<br>
![file_pic](img/file_pic.png) pattern1.dat -- Test data 1<br>
![file_pic](img/file_pic.png) pattern2.dat --Test data 2<br>
![file_pic](img/file_pic.png) pattern3.dat --Test data 3<br>
![file_pic](img/file_pic.png) golden1.dat -- Answer data 1<br>
![file_pic](img/file_pic.png) golden2.dat -- Answer data 2<br>
![file_pic](img/file_pic.png) golden3.dat -- Answer data 3<br>

![dir_pic](img/dir_pic.png) src -- Source code<br>
> ![file_pic](img/file_pic.png) huffman.v -- Main module<br>
![file_pic](img/file_pic.png) tb.v -- Testfixture<br>

## AUTHORS
[Yu-Cheng Chou](https://github.com/chouyucheng/)
