[{"id": "1102.0884", "submitter": "Afaq Ahmad Dr.", "authors": "A. Ahmad", "title": "A Simulation Experiment on a Built-In Self Test Equipped with\n  Pseudorandom Test Pattern Generator and Multi-Input Shift Register (MISR)", "comments": "12 pages,2 figures, Journal", "journal-ref": "International journal of VLSI Design & Communication Systems,\n  vol.1, no.4, pp. 1-12, 2010", "doi": null, "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  This paper investigates the impact of the changes of the characteristic\npolynomials and initial loadings, on behaviour of aliasing errors of parallel\nsignature analyzer (Multi-Input Shift Register), used in an LFSR based digital\ncircuit testing technique. The investigation is carried-out through an\nextensive simulation study of the effectiveness of the LFSR based digital\ncircuit testing technique. The results of the study show that when the\nidentical characteristic polynomials of order n are used in both pseudo-random\ntest-pattern generator, as well as in Multi-Input Shift Register (MISR)\nsignature analyzer (parallel type) then the probability of aliasing errors\nremains unchanged due to the changes in the initial loadings of the\npseudo-random test-pattern generator.\n", "versions": [{"version": "v1", "created": "Fri, 4 Feb 2011 11:40:14 GMT"}], "update_date": "2011-02-07", "authors_parsed": [["Ahmad", "A.", ""]]}, {"id": "1102.3796", "submitter": "Francesca Lo Cicero", "authors": "Roberto Ammendola, Andrea Biagioni, Ottorino Frezza, Francesca Lo\n  Cicero, Alessandro Lonardo, Pier Stanislao Paolucci, Davide Rossetti, Andrea\n  Salamon, Gaetano Salina, Francesco Simula, Laura Tosoratto and Piero Vicini", "title": "APEnet+: high bandwidth 3D torus direct network for petaflops scale\n  commodity clusters", "comments": "6 pages, 7 figures, proceeding of CHEP 2010, Taiwan, October 18-22", "journal-ref": null, "doi": "10.1088/1742-6596/331/5/052029", "report-no": null, "categories": "physics.comp-ph cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  We describe herein the APElink+ board, a PCIe interconnect adapter featuring\nthe latest advances in wire speed and interface technology plus hardware\nsupport for a RDMA programming model and experimental acceleration of GPU\nnetworking; this design allows us to build a low latency, high bandwidth PC\ncluster, the APEnet+ network, the new generation of our cost-effective,\ntens-of-thousands-scalable cluster network architecture. Some test results and\ncharacterization of data transmission of a complete testbench, based on a\ncommercial development card mounting an Altera FPGA, are provided.\n", "versions": [{"version": "v1", "created": "Fri, 18 Feb 2011 09:59:53 GMT"}], "update_date": "2015-05-27", "authors_parsed": [["Ammendola", "Roberto", ""], ["Biagioni", "Andrea", ""], ["Frezza", "Ottorino", ""], ["Cicero", "Francesca Lo", ""], ["Lonardo", "Alessandro", ""], ["Paolucci", "Pier Stanislao", ""], ["Rossetti", "Davide", ""], ["Salamon", "Andrea", ""], ["Salina", "Gaetano", ""], ["Simula", "Francesco", ""], ["Tosoratto", "Laura", ""], ["Vicini", "Piero", ""]]}]