<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE Document [


<!ELEMENT Document (Net*, Globals*, Lb+)>
<!ATTLIST Document
	Version CDATA #REQUIRED
	Module CDATA #REQUIRED
	Date CDATA #REQUIRED
	Device CDATA #REQUIRED
        Stepping CDATA #IMPLIED
>

<!ELEMENT Globals (InBuf*, GlblBuf*, ClkDiv*, SDot*)>

<!ELEMENT Net (Activity?)>
<!ATTLIST Net
	NNm CDATA #REQUIRED
	IoT (in | out | bidi | none) #REQUIRED
	Loc CDATA #IMPLIED
	ClkT (G | U) #IMPLIED
	SNm CDATA #IMPLIED
>

<!ELEMENT Activity EMPTY>
<!ATTLIST Activity
	Freq CDATA #IMPLIED
	DutyCycle CDATA #IMPLIED
>



<!ELEMENT InBuf (IPort, OPort*)>
<!ATTLIST InBuf
	Nm CDATA #REQUIRED
	IOS (LVTTL | LVCMOS15 | LVCMOS18 | LVCMOS25 | LVCMOS33 | HSTL_I | SSTL2_I | SSTL3_I | STRIG) #REQUIRED
	DataGate (Y | N) #REQUIRED
>

<!ELEMENT GlblBuf (IPort)>
<!ATTLIST GlblBuf
	Nm CDATA #REQUIRED
	GType (GOE | GSR | GCK | GCK2 | CDRST | GDGATE) #REQUIRED
>

<!ELEMENT ClkDiv (IPort, OPort)>
<!ATTLIST ClkDiv
	Nm CDATA #REQUIRED
	DivideBy (2 | 4 | 6 | 8 | 10 | 12 | 14 | 16) #REQUIRED
>

<!ELEMENT SDot (IPort, OPort)>
<!ATTLIST SDot
	Nm CDATA #REQUIRED
>


<!ELEMENT Lb (LbT*, Mc*, SDot*)>
<!ATTLIST Lb
	Nm CDATA #REQUIRED
>

<!ELEMENT LbT (OPort, IPort+)>
<!ATTLIST LbT
	Nm CDATA #REQUIRED
	PtT (XBR_A | XBR_B | XBR_C | XBR_CT | XBR_CT_X) #REQUIRED
>

<!ELEMENT Mc (RMux*, ClkMux?, XorMux?, OeMux?, FbMux*, InBuf?, OutBuf?, DFlop?, Or?, SDot*)>
<!ATTLIST Mc
	Nm CDATA #REQUIRED
>

<!ELEMENT Or (OPort, IPort+)>
<!ATTLIST Or
	Nm CDATA #REQUIRED
>

<!ELEMENT ClkMux (IPort, OPort)>
<!ATTLIST ClkMux
	Nm CDATA #REQUIRED
	Rate (1 | 2) #IMPLIED
>

<!ELEMENT RMux (IPort)>
<!ATTLIST RMux
	Nm CDATA #REQUIRED
>

<!ELEMENT OeMux (IPort)>
<!ATTLIST OeMux
	Nm CDATA #REQUIRED
>

<!ELEMENT XorMux (IPort)>
<!ATTLIST XorMux
	Nm CDATA #REQUIRED
>

<!ELEMENT FbMux (IPort)>
<!ATTLIST FbMux
	Nm CDATA #REQUIRED
>

<!ELEMENT OutBuf (IPort, OPort, CntlPort*)>
<!ATTLIST OutBuf
	Nm CDATA #REQUIRED
	IOS (LVTTL | LVCMOS15 | LVCMOS18 | LVCMOS25 | LVCMOS33 | HSTL_I | SSTL2_I | SSTL3_I | STRIG) #REQUIRED
>

<!ELEMENT DFlop (FlopPort+)>
<!ATTLIST DFlop
	Nm CDATA #REQUIRED
>


<!ELEMENT FlopPort EMPTY>
<!ATTLIST FlopPort
	NNm CDATA #REQUIRED
	Port (D | CLK | Q | RST | PST | CE) #REQUIRED
>

<!ELEMENT IPort EMPTY>
<!ATTLIST IPort
	NNm CDATA #REQUIRED
>

<!ELEMENT OPort EMPTY>
<!ATTLIST OPort
	NNm CDATA #REQUIRED
>

<!ELEMENT CntlPort EMPTY>
<!ATTLIST CntlPort
	NNm CDATA #REQUIRED
>
]>
<Document Date="Jul 05 18:20:11 2011" Device="XC2C256-6PQ208" Module="CPLDLoaderSteph" Stepping="0" Version="3"><Net IoT="none" NNm="FB6_13_Q" SNm="FLASH_A_A&lt;14&gt;_MC.Q"/><Net IoT="none" NNm="FB6_14_Q" SNm="FLASH_A_A&lt;15&gt;_MC.Q"/><Net IoT="none" NNm="FB6_15_Q" SNm="FLASH_A_A&lt;16&gt;_MC.Q"/><Net IoT="none" NNm="FB6_16_Q" SNm="FLASH_A_A&lt;17&gt;_MC.Q"/><Net IoT="none" NNm="FB9_15_I" SNm="FPGA_data&lt;10&gt;_II/UIM"/><Net IoT="none" NNm="FB7_14_Q" SNm="FLASH_A_A&lt;18&gt;_MC.Q"/><Net IoT="none" NNm="FB9_16_I" SNm="FPGA_data&lt;11&gt;_II/UIM"/><Net ClkT="G" IoT="in" Loc="FB6_4" NNm="CPLD_100MHZ" SNm="CPLD_100MHZ"/><Net IoT="none" NNm="FB7_13_Q" SNm="FLASH_A_A&lt;19&gt;_MC.Q"/><Net IoT="none" NNm="FB10_16_I" SNm="FPGA_data&lt;12&gt;_II/UIM"/><Net IoT="none" NNm="FB10_15_I" SNm="FPGA_data&lt;13&gt;_II/UIM"/><Net IoT="none" NNm="FB10_14_I" SNm="FPGA_data&lt;14&gt;_II/UIM"/><Net IoT="none" NNm="FB10_13_I" SNm="FPGA_data&lt;15&gt;_II/UIM"/><Net IoT="none" NNm="FB6_4_I" SNm="CPLD_100MHZ_II/FCLK"/><Net IoT="out" Loc="FB7_1" NNm="FLASH_A_RP" SNm="FLASH_A_RP"/><Net IoT="out" Loc="FB8_12" NNm="FLASH_B_RP" SNm="FLASH_B_RP"/><Net IoT="out" Loc="FB8_1" NNm="FLASH_A_WP" SNm="FLASH_A_WP"/><Net IoT="out" Loc="FB8_13" NNm="FLASH_B_WP" SNm="FLASH_B_WP"/><Net IoT="out" Loc="FB8_4" NNm="FLASH_A_RW" SNm="FLASH_A_RW"/><Net IoT="out" Loc="FB8_16" NNm="FLASH_B_RW" SNm="FLASH_B_RW"/><Net IoT="none" NNm="FB1_PT10" SNm="FB1_PT10"/><Net IoT="none" NNm="FB13_1_Q" SNm="FLASH_B_DQ&lt;0&gt;_MC.UIM"/><Net IoT="none" NNm="FB1_PT11" SNm="FB1_PT11"/><Net IoT="none" NNm="FB1_PT20" SNm="FB1_PT20"/><Net IoT="none" NNm="FB2_PT10" SNm="FB2_PT10"/><Net IoT="none" NNm="FB13_2_Q" SNm="FLASH_B_DQ&lt;1&gt;_MC.UIM"/><Net IoT="none" NNm="FB1_PT12" SNm="FB1_PT12"/><Net IoT="none" NNm="FB1_PT21" SNm="FB1_PT21"/><Net IoT="none" NNm="FB1_PT30" SNm="FB1_PT30"/><Net IoT="none" NNm="FB2_PT11" SNm="FB2_PT11"/><Net IoT="none" NNm="FB2_PT20" SNm="FB2_PT20"/><Net IoT="none" NNm="FB3_PT10" SNm="FB3_PT10"/><Net IoT="none" NNm="FB13_PT0" SNm="FB13_PT0"/><Net IoT="none" NNm="FB13_3_Q" SNm="FLASH_B_DQ&lt;2&gt;_MC.UIM"/><Net IoT="none" NNm="FB1_PT13" SNm="FB1_PT13"/><Net IoT="none" NNm="FB1_PT22" SNm="WasDone&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT31" SNm="FB1_PT31"/><Net IoT="none" NNm="FB1_PT40" SNm="FB1_PT40"/><Net IoT="none" NNm="FB2_PT12" SNm="FB2_PT12"/><Net IoT="none" NNm="FB2_PT21" SNm="FB2_PT21"/><Net IoT="none" NNm="FB2_PT30" SNm="FB2_PT30"/><Net IoT="none" NNm="FB3_PT11" SNm="FB3_PT11"/><Net IoT="none" NNm="FB3_PT20" SNm="FB3_PT20"/><Net IoT="none" NNm="FB4_PT10" SNm="FB4_PT10"/><Net IoT="none" NNm="FB13_PT1" SNm="FB13_PT1"/><Net IoT="none" NNm="FB14_PT0" SNm="FB14_PT0"/><Net IoT="none" NNm="FB13_4_Q" SNm="FLASH_B_DQ&lt;3&gt;_MC.UIM"/><Net IoT="none" NNm="FB1_PT14" SNm="FB1_PT14"/><Net IoT="none" NNm="FB1_PT23" SNm="FB1_PT23"/><Net IoT="none" NNm="FB1_PT32" SNm="FB1_PT32"/><Net IoT="none" NNm="FB1_PT41" SNm="FB1_PT41"/><Net IoT="none" NNm="FB1_PT50" SNm="FB1_PT50"/><Net IoT="none" NNm="FB2_PT13" SNm="FB2_PT13"/><Net IoT="none" NNm="FB2_PT22" SNm="FB2_PT22"/><Net IoT="none" NNm="FB2_PT31" SNm="FB2_PT31"/><Net IoT="none" NNm="FB2_PT40" SNm="FB2_PT40"/><Net IoT="none" NNm="FB3_PT12" SNm="FB3_PT12"/><Net IoT="none" NNm="FB3_PT21" SNm="FB3_PT21"/><Net IoT="none" NNm="FB3_PT30" SNm="FB3_PT30"/><Net IoT="none" NNm="FB5_PT10" SNm="FB5_PT10"/><Net IoT="none" NNm="FB13_PT2" SNm="FB13_PT2"/><Net IoT="none" NNm="FB14_PT1" SNm="FB14_PT1"/><Net IoT="none" NNm="FB12_PT4" SNm="FOOBAR12__ctinst/4"/><Net IoT="none" NNm="FB7_4_Q" SNm="FLASH_A_E_MC.Q"/><Net IoT="none" NNm="FB13_5_Q" SNm="FLASH_B_DQ&lt;4&gt;_MC.UIM"/><Net IoT="none" NNm="FB1_PT15" SNm="FB1_PT15"/><Net IoT="none" NNm="FB1_PT24" SNm="FB1_PT24"/><Net IoT="none" NNm="FB1_PT33" SNm="FB1_PT33"/><Net IoT="none" NNm="FB1_PT42" SNm="FB1_PT42"/><Net IoT="none" NNm="FB1_PT51" SNm="FB1_PT51"/><Net IoT="none" NNm="FB2_PT14" SNm="FB2_PT14"/><Net IoT="none" NNm="FB2_PT23" SNm="FB2_PT23"/><Net IoT="none" NNm="FB2_PT32" SNm="FB2_PT32"/><Net IoT="none" NNm="FB2_PT41" SNm="FB2_PT41"/><Net IoT="none" NNm="FB2_PT50" SNm="FB2_PT50"/><Net IoT="none" NNm="FB3_PT13" SNm="FB3_PT13"/><Net IoT="none" NNm="FB3_PT22" SNm="FB3_PT22"/><Net IoT="none" NNm="FB3_PT31" SNm="FB3_PT31"/><Net IoT="none" NNm="FB3_PT40" SNm="FB3_PT40"/><Net IoT="none" NNm="FB5_PT11" SNm="FB5_PT11"/><Net IoT="none" NNm="FB5_PT20" SNm="FB5_PT20"/><Net IoT="none" NNm="FB6_PT10" SNm="FB6_PT10"/><Net IoT="none" NNm="FB13_PT3" SNm="FB13_PT3"/><Net IoT="none" NNm="FB14_PT2" SNm="FB14_PT2"/><Net IoT="none" NNm="FB16_PT0" SNm="FB16_PT0"/><Net IoT="none" NNm="FB13_PT4" SNm="FOOBAR13__ctinst/4"/><Net IoT="none" NNm="FB13_6_Q" SNm="FLASH_B_DQ&lt;5&gt;_MC.UIM"/><Net IoT="none" NNm="FB8_5_Q" SNm="FLASH_B_E_MC.Q"/><Net IoT="none" NNm="FB10_PT7" SNm="FOOBAR10__ctinst/7"/><Net IoT="none" NNm="FB1_PT16" SNm="FB1_PT16"/><Net IoT="none" NNm="FB1_PT25" SNm="WasDone&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT34" SNm="FB1_PT34"/><Net IoT="none" NNm="FB1_PT43" SNm="FB1_PT43"/><Net IoT="none" NNm="FB1_PT52" SNm="FB1_PT52"/><Net IoT="none" NNm="FB2_PT15" SNm="FB2_PT15"/><Net IoT="none" NNm="FB2_PT24" SNm="FB2_PT24"/><Net IoT="none" NNm="FB2_PT33" SNm="FB2_PT33"/><Net IoT="none" NNm="FB2_PT42" SNm="FB2_PT42"/><Net IoT="none" NNm="FB2_PT51" SNm="FB2_PT51"/><Net IoT="none" NNm="FB3_PT14" SNm="FB3_PT14"/><Net IoT="none" NNm="FB3_PT23" SNm="FB3_PT23"/><Net IoT="none" NNm="FB3_PT32" SNm="FB3_PT32"/><Net IoT="none" NNm="FB3_PT41" SNm="FB3_PT41"/><Net IoT="none" NNm="FB3_PT50" SNm="FB3_PT50"/><Net IoT="none" NNm="FB4_PT22" SNm="WasDone&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT31" SNm="WasDone&lt;11&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT40" SNm="WasDone&lt;14&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT12" SNm="FB5_PT12"/><Net IoT="none" NNm="FB5_PT21" SNm="FB5_PT21"/><Net IoT="none" NNm="FB5_PT30" SNm="FB5_PT30"/><Net IoT="none" NNm="FB6_PT11" SNm="FB6_PT11"/><Net IoT="none" NNm="FB6_PT20" SNm="FB6_PT20"/><Net IoT="none" NNm="FB7_PT10" SNm="FLASH_A_RP_MC.D"/><Net IoT="none" NNm="FB14_PT3" SNm="FB14_PT3"/><Net IoT="none" NNm="FB16_PT1" SNm="FB16_PT1"/><Net IoT="none" NNm="FB14_PT4" SNm="FOOBAR14__ctinst/4"/><Net IoT="none" NNm="FB7_3_Q" SNm="FLASH_A_G_MC.Q"/><Net IoT="none" NNm="FB13_12_Q" SNm="FLASH_B_DQ&lt;6&gt;_MC.UIM"/><Net IoT="none" NNm="FB1_PT17" SNm="FB1_PT17"/><Net IoT="none" NNm="FB1_PT26" SNm="FB1_PT26"/><Net IoT="none" NNm="FB1_PT35" SNm="FB1_PT35"/><Net IoT="none" NNm="FB1_PT44" SNm="FB1_PT44"/><Net IoT="none" NNm="FB1_PT53" SNm="FB1_PT53"/><Net IoT="none" NNm="FB2_PT16" SNm="FB2_PT16"/><Net IoT="none" NNm="FB2_PT25" SNm="FB2_PT25"/><Net IoT="none" NNm="FB2_PT34" SNm="FB2_PT34"/><Net IoT="none" NNm="FB2_PT43" SNm="FB2_PT43"/><Net IoT="none" NNm="FB2_PT52" SNm="WasDone&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB3_PT15" SNm="FB3_PT15"/><Net IoT="none" NNm="FB3_PT24" SNm="FB3_PT24"/><Net IoT="none" NNm="FB3_PT33" SNm="FB3_PT33"/><Net IoT="none" NNm="FB3_PT42" SNm="FB3_PT42"/><Net IoT="none" NNm="FB3_PT51" SNm="FB3_PT51"/><Net IoT="none" NNm="FB5_PT13" SNm="FB5_PT13"/><Net IoT="none" NNm="FB5_PT22" SNm="FB5_PT22"/><Net IoT="none" NNm="FB5_PT31" SNm="FB5_PT31"/><Net IoT="none" NNm="FB5_PT40" SNm="FB5_PT40"/><Net IoT="none" NNm="FB6_PT12" SNm="FB6_PT12"/><Net IoT="none" NNm="FB6_PT21" SNm="FB6_PT21"/><Net IoT="none" NNm="FB6_PT30" SNm="FB6_PT30"/><Net IoT="none" NNm="FB7_PT11" SNm="FB7_PT11"/><Net IoT="none" NNm="FB7_PT20" SNm="FB7_PT20"/><Net IoT="none" NNm="FB8_PT10" SNm="FB8_PT10"/><Net IoT="none" NNm="FB13_PT5" SNm="FB13_PT5"/><Net IoT="none" NNm="FB16_PT2" SNm="FB16_PT2"/><Net IoT="in" Loc="FB16_4" NNm="DONE" SNm="DONE"/><Net IoT="none" NNm="FB13_13_Q" SNm="FLASH_B_DQ&lt;7&gt;_MC.UIM"/><Net IoT="none" NNm="FB8_6_Q" SNm="FLASH_B_G_MC.Q"/><Net IoT="none" NNm="FB1_PT18" SNm="FB1_PT18"/><Net IoT="none" NNm="FB1_PT27" SNm="FB1_PT27"/><Net IoT="none" NNm="FB1_PT36" SNm="FB1_PT36"/><Net IoT="none" NNm="FB1_PT45" SNm="FB1_PT45"/><Net IoT="none" NNm="FB1_PT54" SNm="FB1_PT54"/><Net IoT="none" NNm="FB2_PT17" SNm="FB2_PT17"/><Net IoT="none" NNm="FB2_PT26" SNm="FB2_PT26"/><Net IoT="none" NNm="FB2_PT35" SNm="FB2_PT35"/><Net IoT="none" NNm="FB2_PT44" SNm="FB2_PT44"/><Net IoT="none" NNm="FB2_PT53" SNm="FB2_PT53"/><Net IoT="none" NNm="FB3_PT16" SNm="FB3_PT16"/><Net IoT="none" NNm="FB3_PT25" SNm="FB3_PT25"/><Net IoT="none" NNm="FB3_PT34" SNm="FB3_PT34"/><Net IoT="none" NNm="FB3_PT43" SNm="FB3_PT43"/><Net IoT="none" NNm="FB3_PT52" SNm="FB3_PT52"/><Net IoT="none" NNm="FB5_PT14" SNm="FB5_PT14"/><Net IoT="none" NNm="FB5_PT23" SNm="FB5_PT23"/><Net IoT="none" NNm="FB5_PT32" SNm="FB5_PT32"/><Net IoT="none" NNm="FB5_PT41" SNm="FB5_PT41"/><Net IoT="none" NNm="FB6_PT13" SNm="FB6_PT13"/><Net IoT="none" NNm="FB6_PT22" SNm="FB6_PT22"/><Net IoT="none" NNm="FB6_PT31" SNm="FB6_PT31"/><Net IoT="none" NNm="FB6_PT40" SNm="FB6_PT40"/><Net IoT="none" NNm="FB7_PT12" SNm="FB7_PT12"/><Net IoT="none" NNm="FB7_PT21" SNm="FB7_PT21"/><Net IoT="none" NNm="FB7_PT30" SNm="FB7_PT30"/><Net IoT="none" NNm="FB8_PT11" SNm="FB8_PT11"/><Net IoT="none" NNm="FB9_PT10" SNm="FB9_PT10"/><Net IoT="none" NNm="FB13_PT6" SNm="FB13_PT6"/><Net IoT="none" NNm="FB14_PT5" SNm="FB14_PT5"/><Net IoT="none" NNm="FB16_PT3" SNm="FB16_PT3"/><Net IoT="none" NNm="FB13_PT7" SNm="FOOBAR13__ctinst/7"/><Net IoT="none" NNm="FB16_PT4" SNm="FOOBAR16__ctinst/4"/><Net IoT="none" NNm="FB13_14_Q" SNm="FLASH_B_DQ&lt;8&gt;_MC.UIM"/><Net IoT="none" NNm="FB1_PT19" SNm="FB1_PT19"/><Net IoT="none" NNm="FB1_PT28" SNm="FB1_PT28"/><Net IoT="none" NNm="FB1_PT37" SNm="FB1_PT37"/><Net IoT="none" NNm="FB1_PT46" SNm="FB1_PT46"/><Net IoT="none" NNm="FB1_PT55" SNm="FB1_PT55"/><Net IoT="none" NNm="FB2_PT18" SNm="FB2_PT18"/><Net IoT="none" NNm="FB2_PT27" SNm="FB2_PT27"/><Net IoT="none" NNm="FB2_PT36" SNm="FB2_PT36"/><Net IoT="none" NNm="FB2_PT45" SNm="FB2_PT45"/><Net IoT="none" NNm="FB2_PT54" SNm="FB2_PT54"/><Net IoT="none" NNm="FB3_PT17" SNm="FB3_PT17"/><Net IoT="none" NNm="FB3_PT26" SNm="FB3_PT26"/><Net IoT="none" NNm="FB3_PT35" SNm="FB3_PT35"/><Net IoT="none" NNm="FB3_PT44" SNm="FB3_PT44"/><Net IoT="none" NNm="FB3_PT53" SNm="FB3_PT53"/><Net IoT="none" NNm="FB4_PT16" SNm="FB4_PT16"/><Net IoT="none" NNm="FB4_PT25" SNm="WasDone&lt;5&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT34" SNm="WasDone&lt;12&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT43" SNm="WasDone&lt;6&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT52" SNm="WasDone&lt;15&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT15" SNm="FB5_PT15"/><Net IoT="none" NNm="FB5_PT24" SNm="FB5_PT24"/><Net IoT="none" NNm="FB5_PT33" SNm="FB5_PT33"/><Net IoT="none" NNm="FB5_PT42" SNm="FB5_PT42"/><Net IoT="none" NNm="FB6_PT14" SNm="FB6_PT14"/><Net IoT="none" NNm="FB6_PT23" SNm="FB6_PT23"/><Net IoT="none" NNm="FB6_PT32" SNm="FB6_PT32"/><Net IoT="none" NNm="FB6_PT41" SNm="FB6_PT41"/><Net IoT="none" NNm="FB7_PT13" SNm="FB7_PT13"/><Net IoT="none" NNm="FB7_PT22" SNm="FB7_PT22"/><Net IoT="none" NNm="FB7_PT31" SNm="FB7_PT31"/><Net IoT="none" NNm="FB7_PT40" SNm="FB7_PT40"/><Net IoT="none" NNm="FB8_PT12" SNm="FB8_PT12"/><Net IoT="none" NNm="FB9_PT11" SNm="FB9_PT11"/><Net IoT="none" NNm="FB14_PT7" SNm="FOOBAR14__ctinst/7"/><Net IoT="none" NNm="FB13_15_Q" SNm="FLASH_B_DQ&lt;9&gt;_MC.UIM"/><Net IoT="none" NNm="FB1_PT29" SNm="FB1_PT29"/><Net IoT="none" NNm="FB1_PT38" SNm="FB1_PT38"/><Net IoT="none" NNm="FB1_PT47" SNm="FB1_PT47"/><Net IoT="none" NNm="FB2_PT19" SNm="FB2_PT19"/><Net IoT="none" NNm="FB2_PT28" SNm="FB2_PT28"/><Net IoT="none" NNm="FB2_PT37" SNm="FB2_PT37"/><Net IoT="none" NNm="FB2_PT46" SNm="FB2_PT46"/><Net IoT="none" NNm="FB2_PT55" SNm="FB2_PT55"/><Net IoT="none" NNm="FB3_PT18" SNm="FB3_PT18"/><Net IoT="none" NNm="FB3_PT27" SNm="FB3_PT27"/><Net IoT="none" NNm="FB3_PT36" SNm="FB3_PT36"/><Net IoT="none" NNm="FB3_PT45" SNm="FB3_PT45"/><Net IoT="none" NNm="FB3_PT54" SNm="FB3_PT54"/><Net IoT="none" NNm="FB5_PT16" SNm="FB5_PT16"/><Net IoT="none" NNm="FB5_PT25" SNm="FB5_PT25"/><Net IoT="none" NNm="FB5_PT34" SNm="FB5_PT34"/><Net IoT="none" NNm="FB5_PT43" SNm="FB5_PT43"/><Net IoT="none" NNm="FB5_PT52" SNm="FB5_PT52"/><Net IoT="none" NNm="FB6_PT15" SNm="FB6_PT15"/><Net IoT="none" NNm="FB6_PT24" SNm="FB6_PT24"/><Net IoT="none" NNm="FB6_PT33" SNm="FB6_PT33"/><Net IoT="none" NNm="FB6_PT42" SNm="FB6_PT42"/><Net IoT="none" NNm="FB7_PT14" SNm="FB7_PT14"/><Net IoT="none" NNm="FB7_PT23" SNm="FB7_PT23"/><Net IoT="none" NNm="FB7_PT32" SNm="FB7_PT32"/><Net IoT="none" NNm="FB8_PT13" SNm="FLASH_A_W_MC.D"/><Net IoT="none" NNm="FB9_PT12" SNm="FB9_PT12"/><Net IoT="none" NNm="FB13_PT8" SNm="FB13_PT8"/><Net IoT="none" NNm="FB16_PT5" SNm="FB16_PT5"/><Net IoT="none" NNm="FB15_PT7" SNm="FOOBAR15__ctinst/7"/><Net IoT="none" NNm="FB1_PT39" SNm="FB1_PT39"/><Net IoT="none" NNm="FB1_PT48" SNm="FB1_PT48"/><Net IoT="none" NNm="FB2_PT29" SNm="FB2_PT29"/><Net IoT="none" NNm="FB2_PT38" SNm="FB2_PT38"/><Net IoT="none" NNm="FB2_PT47" SNm="FB2_PT47"/><Net IoT="none" NNm="FB3_PT19" SNm="FB3_PT19"/><Net IoT="none" NNm="FB3_PT28" SNm="FB3_PT28"/><Net IoT="none" NNm="FB3_PT37" SNm="FB3_PT37"/><Net IoT="none" NNm="FB3_PT46" SNm="FB3_PT46"/><Net IoT="none" NNm="FB3_PT55" SNm="WasDone&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT17" SNm="FB5_PT17"/><Net IoT="none" NNm="FB5_PT26" SNm="FB5_PT26"/><Net IoT="none" NNm="FB5_PT35" SNm="FB5_PT35"/><Net IoT="none" NNm="FB5_PT44" SNm="FB5_PT44"/><Net IoT="none" NNm="FB6_PT16" SNm="FB6_PT16"/><Net IoT="none" NNm="FB6_PT25" SNm="FB6_PT25"/><Net IoT="none" NNm="FB6_PT34" SNm="FB6_PT34"/><Net IoT="none" NNm="FB6_PT43" SNm="FB6_PT43"/><Net IoT="none" NNm="FB6_PT52" SNm="FB6_PT52"/><Net IoT="none" NNm="FB7_PT15" SNm="FB7_PT15"/><Net IoT="none" NNm="FB7_PT24" SNm="FB7_PT24"/><Net IoT="none" NNm="FB7_PT33" SNm="FB7_PT33"/><Net IoT="none" NNm="FB8_PT14" SNm="FB8_PT14"/><Net IoT="none" NNm="FB9_PT13" SNm="FB9_PT13"/><Net IoT="none" NNm="FB9_PT31" SNm="Prog_B_Reg_MC.D"/><Net IoT="none" NNm="FB13_PT9" SNm="FB13_PT9"/><Net IoT="none" NNm="FB16_PT6" SNm="FB16_PT6"/><Net IoT="none" NNm="FB8_3_Q" SNm="FLASH_A_L_MC.Q"/><Net IoT="none" NNm="FB16_PT7" SNm="FOOBAR16__ctinst/7"/><Net IoT="none" NNm="FB1_PT49" SNm="FB1_PT49"/><Net IoT="none" NNm="FB2_PT39" SNm="FB2_PT39"/><Net IoT="none" NNm="FB2_PT48" SNm="FB2_PT48"/><Net IoT="none" NNm="FB3_PT29" SNm="FB3_PT29"/><Net IoT="none" NNm="FB3_PT38" SNm="FB3_PT38"/><Net IoT="none" NNm="FB3_PT47" SNm="FB3_PT47"/><Net IoT="none" NNm="FB4_PT28" SNm="WasDone&lt;10&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT37" SNm="WasDone&lt;13&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT46" SNm="WasDone&lt;7&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT55" SNm="WasDone&lt;9&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT18" SNm="FB5_PT18"/><Net IoT="none" NNm="FB5_PT27" SNm="FB5_PT27"/><Net IoT="none" NNm="FB5_PT36" SNm="FB5_PT36"/><Net IoT="none" NNm="FB5_PT45" SNm="FB5_PT45"/><Net IoT="none" NNm="FB6_PT17" SNm="FB6_PT17"/><Net IoT="none" NNm="FB6_PT26" SNm="FB6_PT26"/><Net IoT="none" NNm="FB6_PT35" SNm="FB6_PT35"/><Net IoT="none" NNm="FB7_PT16" SNm="FLASH_A_G_MC.D"/><Net IoT="none" NNm="FB7_PT25" SNm="FB7_PT25"/><Net IoT="none" NNm="FB7_PT34" SNm="FB7_PT34"/><Net IoT="none" NNm="FB7_PT43" SNm="FB7_PT43"/><Net IoT="none" NNm="FB8_PT15" SNm="FB8_PT15"/><Net IoT="none" NNm="FB9_PT14" SNm="FB9_PT14"/><Net IoT="none" NNm="FB8_15_Q" SNm="FLASH_B_L_MC.Q"/><Net IoT="none" NNm="FB2_PT49" SNm="FB2_PT49"/><Net IoT="none" NNm="FB3_PT39" SNm="FB3_PT39"/><Net IoT="none" NNm="FB3_PT48" SNm="FB3_PT48"/><Net IoT="none" NNm="FB5_PT19" SNm="FB5_PT19"/><Net IoT="none" NNm="FB5_PT28" SNm="FB5_PT28"/><Net IoT="none" NNm="FB5_PT37" SNm="FB5_PT37"/><Net IoT="none" NNm="FB5_PT46" SNm="FB5_PT46"/><Net IoT="none" NNm="FB6_PT18" SNm="FB6_PT18"/><Net IoT="none" NNm="FB6_PT27" SNm="FB6_PT27"/><Net IoT="none" NNm="FB6_PT36" SNm="FB6_PT36"/><Net IoT="none" NNm="FB7_PT17" SNm="FB7_PT17"/><Net IoT="none" NNm="FB7_PT26" SNm="FB7_PT26"/><Net IoT="none" NNm="FB7_PT35" SNm="FB7_PT35"/><Net IoT="none" NNm="FB8_PT16" SNm="FLASH_A_L_MC.D"/><Net IoT="none" NNm="FB8_PT25" SNm="FLASH_B_G_MC.D"/><Net IoT="none" NNm="FB8_PT43" SNm="FLASH_B_RP_MC.D"/><Net IoT="none" NNm="FB8_PT52" SNm="FB8_PT52"/><Net IoT="none" NNm="FB9_PT15" SNm="FB9_PT15"/><Net IoT="none" NNm="FB16_PT8" SNm="FB16_PT8"/><Net IoT="none" NNm="FB3_PT49" SNm="FB3_PT49"/><Net IoT="none" NNm="FB5_PT29" SNm="FB5_PT29"/><Net IoT="none" NNm="FB5_PT38" SNm="FB5_PT38"/><Net IoT="none" NNm="FB5_PT47" SNm="FB5_PT47"/><Net IoT="none" NNm="FB6_PT19" SNm="FB6_PT19"/><Net IoT="none" NNm="FB6_PT28" SNm="FB6_PT28"/><Net IoT="none" NNm="FB6_PT37" SNm="FB6_PT37"/><Net IoT="none" NNm="FB6_PT46" SNm="FB6_PT46"/><Net IoT="none" NNm="FB6_PT55" SNm="FB6_PT55"/><Net IoT="none" NNm="FB7_PT18" SNm="FB7_PT18"/><Net IoT="none" NNm="FB7_PT27" SNm="FB7_PT27"/><Net IoT="none" NNm="FB7_PT36" SNm="FB7_PT36"/><Net IoT="none" NNm="FB8_PT17" SNm="FB8_PT17"/><Net IoT="none" NNm="FB9_PT16" SNm="FB9_PT16"/><Net IoT="none" NNm="FB9_PT34" SNm="clk_cnt_i&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB9_PT52" SNm="FPGA_data&lt;10&gt;_MC.Q"/><Net IoT="none" NNm="FB16_PT9" SNm="FB16_PT9"/><Net IoT="none" NNm="FB4_PT49" SNm="WasDone&lt;8&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT39" SNm="FB5_PT39"/><Net IoT="none" NNm="FB5_PT48" SNm="FB5_PT48"/><Net IoT="none" NNm="FB6_PT29" SNm="FB6_PT29"/><Net IoT="none" NNm="FB6_PT38" SNm="FB6_PT38"/><Net IoT="none" NNm="FB7_PT19" SNm="FB7_PT19"/><Net IoT="none" NNm="FB7_PT28" SNm="FB7_PT28"/><Net IoT="none" NNm="FB7_PT46" SNm="FB7_PT46"/><Net IoT="none" NNm="FB9_PT17" SNm="FB9_PT17"/><Net IoT="none" NNm="FB5_PT49" SNm="FB5_PT49"/><Net IoT="none" NNm="FB6_PT39" SNm="FB6_PT39"/><Net IoT="none" NNm="FB7_PT29" SNm="FB7_PT29"/><Net IoT="none" NNm="FB6_PT49" SNm="FB6_PT49"/><Net IoT="none" NNm="FB9_PT37" SNm="N_PZ_880"/><Net IoT="none" NNm="FB9_PT46" SNm="FPGA_data&lt;8&gt;_MC.Q"/><Net IoT="none" NNm="FB9_PT55" SNm="FPGA_data&lt;11&gt;_MC.Q"/><Net IoT="none" NNm="FB7_PT49" SNm="FB7_PT49"/><Net IoT="none" NNm="FB8_PT49" SNm="FB8_PT49"/><Net IoT="none" NNm="FB9_PT49" SNm="FPGA_data&lt;9&gt;_MC.Q"/><Net IoT="none" NNm="FB16_4_I" SNm="DONE_II/UIM"/><Net IoT="none" NNm="FB8_2_Q" SNm="FLASH_A_W_MC.Q"/><Net IoT="none" NNm="FB8_14_Q" SNm="FLASH_B_W_MC.Q"/><Net IoT="none" NNm="FB4_2_Q" SNm="FPGAData&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB5_10_Q" SNm="FPGAData&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB6_11_Q" SNm="FPGAData&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB7_8_Q" SNm="FPGAData&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB7_7_Q" SNm="FPGAData&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB8_10_Q" SNm="FPGAData&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB8_9_Q" SNm="FPGAData&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB1_16_Q" SNm="BootCount&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB5_11_Q" SNm="ConfProceed_MC.Q"/><Net IoT="none" NNm="FB8_8_Q" SNm="FPGAData&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB1_14_Q" SNm="BootCount&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB1_13_Q" SNm="BootCount&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB1_11_Q" SNm="Mtrien_Program_B_MC.Q"/><Net IoT="none" NNm="FB1_12_Q" SNm="BootCount&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB4_1_OR" SNm="FLASH_A_DQ_buffered&lt;7&gt;_MC.D"/><Net IoT="none" NNm="FB2_11_Q" SNm="BootCount&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB4_2_OR" SNm="FPGAData&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB5_1_OR" SNm="FLASH_A_A&lt;7&gt;_MC.D"/><Net IoT="none" NNm="FB2_10_Q" SNm="BootCount&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB4_3_OR" SNm="FLASH_AK_MC.D"/><Net IoT="none" NNm="FB5_2_OR" SNm="FLASH_A_A&lt;6&gt;_MC.D"/><Net IoT="none" NNm="FB6_1_OR" SNm="FLASH_A_A&lt;8&gt;_MC.D"/><Net IoT="none" NNm="FB13_16_Q" SNm="FLASH_B_DQ&lt;10&gt;_MC.UIM"/><Net IoT="none" NNm="FB2_9_Q" SNm="BootCount&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB1_7_OR" SNm="BootCount&lt;15&gt;_MC.D"/><Net IoT="none" NNm="FB4_4_OR" SNm="AlternateCycle_MC.D"/><Net IoT="none" NNm="FB5_3_OR" SNm="FLASH_A_A&lt;5&gt;_MC.D"/><Net IoT="none" NNm="FB6_2_OR" SNm="FLASH_A_A&lt;9&gt;_MC.D"/><Net IoT="none" NNm="FB14_16_Q" SNm="FLASH_B_DQ&lt;11&gt;_MC.UIM"/><Net IoT="none" NNm="FB2_8_Q" SNm="BootCount&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB1_8_OR" SNm="BootCount&lt;18&gt;_MC.D"/><Net IoT="none" NNm="FB2_7_OR" SNm="BootCount&lt;8&gt;_MC.D"/><Net IoT="none" NNm="FB5_4_OR" SNm="FLASH_A_DQ_buffered&lt;12&gt;_MC.D"/><Net IoT="none" NNm="FB6_3_OR" SNm="FLASH_A_A&lt;10&gt;_MC.D"/><Net IoT="none" NNm="FB7_2_OR" SNm="FLASH_A_K_MC.Q"/><Net IoT="none" NNm="FB13_PT10" SNm="FB13_PT10"/><Net IoT="none" NNm="FB14_14_Q" SNm="FLASH_B_DQ&lt;12&gt;_MC.UIM"/><Net IoT="none" NNm="FB2_7_Q" SNm="BootCount&lt;8&gt;_MC.Q"/><Net IoT="none" NNm="FB1_9_OR" SNm="BootCount&lt;16&gt;_MC.D"/><Net IoT="none" NNm="FB2_8_OR" SNm="BootCount&lt;7&gt;_MC.D"/><Net IoT="none" NNm="FB3_7_OR" SNm="BootCount&lt;12&gt;_MC.D"/><Net IoT="none" NNm="FB5_5_OR" SNm="FLASH_A_A&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB6_4_OR" SNm="FLASH_A_DQ_buffered&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB9_1_OR" SNm="FPGA_data&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB13_PT11" SNm="FB13_PT11"/><Net IoT="none" NNm="FB14_PT10" SNm="FLASH_A_DQ&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB1_4_Q" SNm="clk_cnt_i&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB14_13_Q" SNm="FLASH_B_DQ&lt;13&gt;_MC.UIM"/><Net IoT="none" NNm="FB3_10_Q" SNm="BootCount&lt;9&gt;_MC.Q"/><Net IoT="none" NNm="FB2_9_OR" SNm="BootCount&lt;6&gt;_MC.D"/><Net IoT="none" NNm="FB3_8_OR" SNm="BootCount&lt;13&gt;_MC.D"/><Net IoT="none" NNm="FB5_6_OR" SNm="FLASH_A_DQ_buffered&lt;11&gt;_MC.D"/><Net IoT="none" NNm="FB6_5_OR" SNm="FLASH_A_A&lt;11&gt;_MC.D"/><Net IoT="none" NNm="FB7_4_OR" SNm="FLASH_A_E_MC.D"/><Net IoT="none" NNm="FB9_2_OR" SNm="FPGA_data&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB13_PT12" SNm="FB13_PT12"/><Net IoT="none" NNm="FB15_PT10" SNm="FLASH_A_DQ&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB9_9_Q" SNm="clk_cnt_i&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB14_12_Q" SNm="FLASH_B_DQ&lt;14&gt;_MC.UIM"/><Net IoT="none" NNm="FB5_7_Q" SNm="FLASH_A_DQ_buffered&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB3_9_OR" SNm="BootCount&lt;14&gt;_MC.D"/><Net IoT="none" NNm="FB5_7_OR" SNm="FLASH_A_DQ_buffered&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB6_6_OR" SNm="FLASH_A_A&lt;12&gt;_MC.D"/><Net IoT="none" NNm="FB9_3_OR" SNm="FPGA_data&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB10_PT52" SNm="FPGA_data&lt;13&gt;_MC.Q"/><Net IoT="none" NNm="FB13_PT13" SNm="FB13_PT13"/><Net IoT="none" NNm="FB13_PT22" SNm="FB13_PT22"/><Net IoT="none" NNm="FB14_5_Q" SNm="FLASH_B_DQ&lt;15&gt;_MC.UIM"/><Net IoT="none" NNm="FB6_7_Q" SNm="FLASH_A_DQ_buffered&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB5_8_OR" SNm="FLASH_A_DQ_buffered&lt;14&gt;_MC.D"/><Net IoT="none" NNm="FB6_7_OR" SNm="FLASH_A_DQ_buffered&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB7_6_OR" SNm="FLASH_A_A&lt;22&gt;_MC.D"/><Net IoT="none" NNm="FB8_5_OR" SNm="FLASH_B_E_MC.D"/><Net IoT="none" NNm="FB9_4_OR" SNm="FPGA_data&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB13_PT14" SNm="FB13_PT14"/><Net IoT="none" NNm="FB14_PT13" SNm="FLASH_A_DQ&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB14_PT22" SNm="FB14_PT22"/><Net IoT="none" NNm="FB6_4_Q" SNm="FLASH_A_DQ_buffered&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB5_9_OR" SNm="FLASH_A_DQ_buffered&lt;6&gt;_MC.D"/><Net IoT="none" NNm="FB6_8_OR" SNm="FLASH_A_DQ_buffered&lt;15&gt;_MC.D"/><Net IoT="none" NNm="FB7_7_OR" SNm="FPGAData&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB9_5_OR" SNm="FPGA_data&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB12_PT16" SNm="FB12_PT16"/><Net IoT="none" NNm="FB15_PT13" SNm="FLASH_A_DQ&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB15_PT22" SNm="FLASH_A_DQ&lt;8&gt;_MC.Q"/><Net IoT="none" NNm="FB15_PT40" SNm="FLASH_A_DQ&lt;10&gt;_MC.Q"/><Net IoT="none" NNm="FB7_16_Q" SNm="FLASH_A_DQ_buffered&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB6_9_OR" SNm="FLASH_A_DQ_buffered&lt;13&gt;_MC.D"/><Net IoT="none" NNm="FB7_8_OR" SNm="FPGAData&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB8_7_OR" SNm="N_PZ_983"/><Net IoT="none" NNm="FB9_6_OR" SNm="FPGA_data&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB10_PT46" SNm="FPGA_data&lt;15&gt;_MC.Q"/><Net IoT="none" NNm="FB10_PT55" SNm="FPGA_data&lt;12&gt;_MC.Q"/><Net IoT="none" NNm="FB13_PT16" SNm="FB13_PT16"/><Net IoT="none" NNm="FB13_PT25" SNm="FB13_PT25"/><Net IoT="none" NNm="FB13_PT43" SNm="FB13_PT43"/><Net IoT="none" NNm="FB13_PT52" SNm="FB13_PT52"/><Net IoT="none" NNm="FB7_15_Q" SNm="FLASH_A_DQ_buffered&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB7_9_OR" SNm="FLASH_A_DQ_buffered&lt;9&gt;_MC.D"/><Net IoT="none" NNm="FB8_8_OR" SNm="FPGAData&lt;7&gt;_MC.D"/><Net IoT="none" NNm="FB14_PT16" SNm="FLASH_A_DQ&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB14_PT43" SNm="FB14_PT43"/><Net IoT="none" NNm="FB6_10_Q" SNm="FLASH_A_DQ_buffered&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB8_9_OR" SNm="FPGAData&lt;6&gt;_MC.D"/><Net IoT="none" NNm="FB15_PT16" SNm="FLASH_A_DQ&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB15_PT25" SNm="FLASH_A_DQ&lt;9&gt;_MC.Q"/><Net IoT="none" NNm="FB15_PT43" SNm="FLASH_A_DQ&lt;11&gt;_MC.Q"/><Net IoT="out" Loc="FB5_15" NNm="FLASH_A_A&lt;0&gt;" SNm="FLASH_A_A&lt;0&gt;"/><Net IoT="none" NNm="FB4_3_Q" SNm="FLASH_AK_MC.Q"/><Net IoT="none" NNm="FB5_9_Q" SNm="FLASH_A_DQ_buffered&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB10_PT49" SNm="FPGA_data&lt;14&gt;_MC.Q"/><Net IoT="none" NNm="FB13_PT19" SNm="FB13_PT19"/><Net IoT="none" NNm="FB13_PT46" SNm="FB13_PT46"/><Net IoT="none" NNm="FB13_PT55" SNm="FB13_PT55"/><Net IoT="none" NNm="FB16_PT43" SNm="LEDs&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB16_PT52" SNm="LEDs&lt;3&gt;_MC.D"/><Net IoT="out" Loc="FB5_14" NNm="FLASH_A_A&lt;1&gt;" SNm="FLASH_A_A&lt;1&gt;"/><Net IoT="none" NNm="FB4_1_Q" SNm="FLASH_A_DQ_buffered&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB14_PT19" SNm="FLASH_A_DQ&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB14_PT46" SNm="FB14_PT46"/><Net IoT="none" NNm="FB14_PT55" SNm="FB14_PT55"/><Net IoT="out" Loc="FB5_13" NNm="FLASH_A_A&lt;2&gt;" SNm="FLASH_A_A&lt;2&gt;"/><Net IoT="none" NNm="FB7_10_Q" SNm="FLASH_A_DQ_buffered&lt;8&gt;_MC.Q"/><Net IoT="none" NNm="FB15_PT19" SNm="FLASH_A_DQ&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB15_PT46" SNm="FLASH_A_DQ&lt;12&gt;_MC.Q"/><Net IoT="none" NNm="FB15_PT55" SNm="FLASH_A_DQ&lt;14&gt;_MC.Q"/><Net IoT="none" NNm="FB16_PT54" SNm="FB16_PT54"/><Net IoT="out" Loc="FB5_12" NNm="FLASH_A_A&lt;3&gt;" SNm="FLASH_A_A&lt;3&gt;"/><Net IoT="none" NNm="FB1_6_Q" SNm="WasDone&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB7_9_Q" SNm="FLASH_A_DQ_buffered&lt;9&gt;_MC.Q"/><Net IoT="none" NNm="FB13_PT49" SNm="FB13_PT49"/><Net IoT="none" NNm="FB16_PT46" SNm="LEDs&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB16_PT55" SNm="FLASH_A_DQ&lt;15&gt;_MC.Q"/><Net IoT="out" Loc="FB5_5" NNm="FLASH_A_A&lt;4&gt;" SNm="FLASH_A_A&lt;4&gt;"/><Net IoT="none" NNm="FB1_5_Q" SNm="WasDone&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB14_PT49" SNm="FB14_PT49"/><Net IoT="out" Loc="FB5_3" NNm="FLASH_A_A&lt;5&gt;" SNm="FLASH_A_A&lt;5&gt;"/><Net IoT="none" NNm="FB2_15_Q" SNm="WasDone&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB15_PT49" SNm="FLASH_A_DQ&lt;13&gt;_MC.Q"/><Net IoT="out" Loc="FB5_2" NNm="FLASH_A_A&lt;6&gt;" SNm="FLASH_A_A&lt;6&gt;"/><Net IoT="none" NNm="FB3_16_Q" SNm="WasDone&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB16_PT49" SNm="LEDs&lt;2&gt;_MC.Q"/><Net IoT="out" Loc="FB5_1" NNm="FLASH_A_A&lt;7&gt;" SNm="FLASH_A_A&lt;7&gt;"/><Net IoT="none" NNm="FB4_5_Q" SNm="WasDone&lt;4&gt;_MC.Q"/><Net IoT="out" Loc="FB6_1" NNm="FLASH_A_A&lt;8&gt;" SNm="FLASH_A_A&lt;8&gt;"/><Net IoT="none" NNm="FB4_6_Q" SNm="WasDone&lt;5&gt;_MC.Q"/><Net IoT="out" Loc="FB6_2" NNm="FLASH_A_A&lt;9&gt;" SNm="FLASH_A_A&lt;9&gt;"/><Net IoT="none" NNm="FB4_12_Q" SNm="WasDone&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB4_13_Q" SNm="WasDone&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB4_14_Q" SNm="WasDone&lt;8&gt;_MC.Q"/><Net IoT="none" NNm="FB16_15_Q" SNm="LEDs&lt;3&gt;_MC.UIM"/><Net IoT="none" NNm="FB4_16_Q" SNm="WasDone&lt;9&gt;_MC.Q"/><Net IoT="in" Loc="FB10_12" NNm="FPGA_A&lt;0&gt;" SNm="FPGA_A&lt;0&gt;"/><Net IoT="in" Loc="FB10_11" NNm="FPGA_A&lt;1&gt;" SNm="FPGA_A&lt;1&gt;"/><Net IoT="in" Loc="FB10_6" NNm="FPGA_A&lt;2&gt;" SNm="FPGA_A&lt;2&gt;"/><Net IoT="in" Loc="FB10_5" NNm="FPGA_A&lt;3&gt;" SNm="FPGA_A&lt;3&gt;"/><Net IoT="in" Loc="FB10_4" NNm="FPGA_A&lt;4&gt;" SNm="FPGA_A&lt;4&gt;"/><Net IoT="in" Loc="FB10_3" NNm="FPGA_A&lt;5&gt;" SNm="FPGA_A&lt;5&gt;"/><Net IoT="in" Loc="FB10_2" NNm="FPGA_A&lt;6&gt;" SNm="FPGA_A&lt;6&gt;"/><Net IoT="in" Loc="FB10_1" NNm="FPGA_A&lt;7&gt;" SNm="FPGA_A&lt;7&gt;"/><Net IoT="in" Loc="FB11_2" NNm="FPGA_A&lt;8&gt;" SNm="FPGA_A&lt;8&gt;"/><Net IoT="in" Loc="FB11_3" NNm="FPGA_A&lt;9&gt;" SNm="FPGA_A&lt;9&gt;"/><Net IoT="none" NNm="FB10_12_I" SNm="FPGA_A&lt;0&gt;_II/UIM"/><Net IoT="none" NNm="FB1_4_MC_CLK" SNm="FB1_4_MC_CLK"/><Net IoT="none" NNm="FB4_1_MC_CLK" SNm="FB4_1_MC_CLK"/><Net IoT="none" NNm="FB10_11_I" SNm="FPGA_A&lt;1&gt;_II/UIM"/><Net IoT="none" NNm="FB1_5_MC_CLK" SNm="FB1_5_MC_CLK"/><Net IoT="none" NNm="FB4_2_MC_CLK" SNm="FB4_2_MC_CLK"/><Net IoT="none" NNm="FB5_1_MC_CLK" SNm="FB5_1_MC_CLK"/><Net IoT="none" NNm="FB10_6_I" SNm="FPGA_A&lt;2&gt;_II/UIM"/><Net IoT="none" NNm="FB1_6_MC_CLK" SNm="FB1_6_MC_CLK"/><Net IoT="none" NNm="FB4_3_MC_CLK" SNm="FB4_3_MC_CLK"/><Net IoT="none" NNm="FB5_2_MC_CLK" SNm="FB5_2_MC_CLK"/><Net IoT="none" NNm="FB6_1_MC_CLK" SNm="FB6_1_MC_CLK"/><Net IoT="none" NNm="FB10_5_I" SNm="FPGA_A&lt;3&gt;_II/UIM"/><Net IoT="none" NNm="FB1_7_MC_CLK" SNm="FB1_7_MC_CLK"/><Net IoT="none" NNm="FB4_4_MC_CLK" SNm="FB4_4_MC_CLK"/><Net IoT="none" NNm="FB5_3_MC_CLK" SNm="FB5_3_MC_CLK"/><Net IoT="none" NNm="FB6_2_MC_CLK" SNm="FB6_2_MC_CLK"/><Net IoT="none" NNm="FB7_1_MC_CLK" SNm="FB7_1_MC_CLK"/><Net IoT="none" NNm="FB10_4_I" SNm="FPGA_A&lt;4&gt;_II/UIM"/><Net IoT="none" NNm="FB1_8_MC_CLK" SNm="FB1_8_MC_CLK"/><Net IoT="none" NNm="FB1_10_OR" SNm="BootCount&lt;17&gt;_MC.D"/><Net IoT="none" NNm="FB2_7_MC_CLK" SNm="FB2_7_MC_CLK"/><Net IoT="none" NNm="FB4_5_MC_CLK" SNm="FB4_5_MC_CLK"/><Net IoT="none" NNm="FB5_4_MC_CLK" SNm="FB5_4_MC_CLK"/><Net IoT="none" NNm="FB6_3_MC_CLK" SNm="FB6_3_MC_CLK"/><Net IoT="none" NNm="FB10_3_I" SNm="FPGA_A&lt;5&gt;_II/UIM"/><Net IoT="bidi" Loc="FB16_1" NNm="Program_B" SNm="Program_B"/><Net IoT="none" NNm="FB3_11_Q" SNm="BootCount&lt;10&gt;_MC.Q"/><Net IoT="none" NNm="FB1_9_MC_CLK" SNm="FB1_9_MC_CLK"/><Net IoT="none" NNm="FB1_11_OR" SNm="Mtrien_Program_B_MC.D"/><Net IoT="none" NNm="FB2_8_MC_CLK" SNm="FB2_8_MC_CLK"/><Net IoT="none" NNm="FB2_10_OR" SNm="BootCount&lt;5&gt;_MC.D"/><Net IoT="none" NNm="FB3_7_MC_CLK" SNm="FB3_7_MC_CLK"/><Net IoT="none" NNm="FB4_6_MC_CLK" SNm="FB4_6_MC_CLK"/><Net IoT="none" NNm="FB5_5_MC_CLK" SNm="FB5_5_MC_CLK"/><Net IoT="none" NNm="FB6_4_MC_CLK" SNm="FB6_4_MC_CLK"/><Net IoT="none" NNm="FB7_3_MC_CLK" SNm="FB7_3_MC_CLK"/><Net IoT="none" NNm="FB8_2_MC_CLK" SNm="FB8_2_MC_CLK"/><Net IoT="none" NNm="FB10_2_I" SNm="FPGA_A&lt;6&gt;_II/UIM"/><Net IoT="none" NNm="FB2_16_Q" SNm="BootCount&lt;11&gt;_MC.Q"/><Net IoT="none" NNm="FB1_12_OR" SNm="BootCount&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB2_9_MC_CLK" SNm="FB2_9_MC_CLK"/><Net IoT="none" NNm="FB2_11_OR" SNm="BootCount&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB3_8_MC_CLK" SNm="FB3_8_MC_CLK"/><Net IoT="none" NNm="FB3_10_OR" SNm="BootCount&lt;9&gt;_MC.D"/><Net IoT="none" NNm="FB4_7_MC_CLK" SNm="FB4_7_MC_CLK"/><Net IoT="none" NNm="FB5_6_MC_CLK" SNm="FB5_6_MC_CLK"/><Net IoT="none" NNm="FB6_5_MC_CLK" SNm="FB6_5_MC_CLK"/><Net IoT="none" NNm="FB7_4_MC_CLK" SNm="FB7_4_MC_CLK"/><Net IoT="none" NNm="FB8_3_MC_CLK" SNm="FB8_3_MC_CLK"/><Net IoT="none" NNm="FB10_1_I" SNm="FPGA_A&lt;7&gt;_II/UIM"/><Net IoT="none" NNm="FB3_7_Q" SNm="BootCount&lt;12&gt;_MC.Q"/><Net IoT="none" NNm="FB1_13_OR" SNm="BootCount&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB3_9_MC_CLK" SNm="FB3_9_MC_CLK"/><Net IoT="none" NNm="FB3_11_OR" SNm="BootCount&lt;10&gt;_MC.D"/><Net IoT="none" NNm="FB4_8_MC_CLK" SNm="FB4_8_MC_CLK"/><Net IoT="none" NNm="FB5_7_MC_CLK" SNm="FB5_7_MC_CLK"/><Net IoT="none" NNm="FB6_6_MC_CLK" SNm="FB6_6_MC_CLK"/><Net IoT="none" NNm="FB13_1_OR" SNm="FLASH_B_DQ&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB11_2_I" SNm="FPGA_A&lt;8&gt;_II/UIM"/><Net IoT="none" NNm="FB3_8_Q" SNm="BootCount&lt;13&gt;_MC.Q"/><Net IoT="none" NNm="FB1_14_OR" SNm="BootCount&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB4_9_MC_CLK" SNm="FB4_9_MC_CLK"/><Net IoT="none" NNm="FB5_8_MC_CLK" SNm="FB5_8_MC_CLK"/><Net IoT="none" NNm="FB5_10_OR" SNm="FPGAData&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB6_7_MC_CLK" SNm="FB6_7_MC_CLK"/><Net IoT="none" NNm="FB7_6_MC_CLK" SNm="FB7_6_MC_CLK"/><Net IoT="none" NNm="FB8_5_MC_CLK" SNm="FB8_5_MC_CLK"/><Net IoT="none" NNm="FB13_2_OR" SNm="FLASH_B_DQ&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB11_3_I" SNm="FPGA_A&lt;9&gt;_II/UIM"/><Net IoT="none" NNm="FB3_9_Q" SNm="BootCount&lt;14&gt;_MC.Q"/><Net IoT="none" NNm="FB1_15_OR" SNm="BootCount&lt;19&gt;_MC.D"/><Net IoT="none" NNm="FB5_9_MC_CLK" SNm="FB5_9_MC_CLK"/><Net IoT="none" NNm="FB5_11_OR" SNm="ConfProceed_MC.D"/><Net IoT="none" NNm="FB6_8_MC_CLK" SNm="FB6_8_MC_CLK"/><Net IoT="none" NNm="FB6_10_OR" SNm="FLASH_A_DQ_buffered&lt;5&gt;_MC.D"/><Net IoT="none" NNm="FB7_7_MC_CLK" SNm="FB7_7_MC_CLK"/><Net IoT="none" NNm="FB8_6_MC_CLK" SNm="FB8_6_MC_CLK"/><Net IoT="none" NNm="FB13_3_OR" SNm="FLASH_B_DQ&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB7_1_Q" SNm="FLASH_A_RP_MC.Q"/><Net IoT="none" NNm="FB1_7_Q" SNm="BootCount&lt;15&gt;_MC.Q"/><Net IoT="none" NNm="FB1_16_OR" SNm="BootCount&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB5_12_OR" SNm="FLASH_A_A&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB6_9_MC_CLK" SNm="FB6_9_MC_CLK"/><Net IoT="none" NNm="FB6_11_OR" SNm="FPGAData&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB7_8_MC_CLK" SNm="FB7_8_MC_CLK"/><Net IoT="none" NNm="FB7_10_OR" SNm="FLASH_A_DQ_buffered&lt;8&gt;_MC.D"/><Net IoT="none" NNm="FB13_4_OR" SNm="FLASH_B_DQ&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB16_1_OR" SNm="Program_B_MC.D"/><Net IoT="none" NNm="FB8_12_Q" SNm="FLASH_B_RP_MC.Q"/><Net IoT="none" NNm="FB1_9_Q" SNm="BootCount&lt;16&gt;_MC.Q"/><Net IoT="none" NNm="FB2_16_OR" SNm="BootCount&lt;11&gt;_MC.D"/><Net IoT="none" NNm="FB5_13_OR" SNm="FLASH_A_A&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB6_12_OR" SNm="FLASH_A_A&lt;13&gt;_MC.D"/><Net IoT="none" NNm="FB7_9_MC_CLK" SNm="FB7_9_MC_CLK"/><Net IoT="none" NNm="FB7_11_OR" SNm="FLASH_A_A&lt;21&gt;_MC.D"/><Net IoT="none" NNm="FB8_8_MC_CLK" SNm="FB8_8_MC_CLK"/><Net IoT="none" NNm="FB8_10_OR" SNm="FPGAData&lt;5&gt;_MC.D"/><Net IoT="none" NNm="FB13_5_OR" SNm="FLASH_B_DQ&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB1_10_Q" SNm="BootCount&lt;17&gt;_MC.Q"/><Net IoT="none" NNm="FB5_14_OR" SNm="FLASH_A_A&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB6_13_OR" SNm="FLASH_A_A&lt;14&gt;_MC.D"/><Net IoT="none" NNm="FB7_12_OR" SNm="FLASH_A_A&lt;20&gt;_MC.D"/><Net IoT="none" NNm="FB8_9_MC_CLK" SNm="FB8_9_MC_CLK"/><Net IoT="none" NNm="FB8_11_OR" SNm="FLASH_B_K_MC.Q"/><Net IoT="none" NNm="FB9_8_MC_CLK" SNm="FB9_8_MC_CLK"/><Net IoT="none" NNm="FB13_6_OR" SNm="FLASH_B_DQ&lt;5&gt;_MC.D"/><Net IoT="none" NNm="FB14_5_OR" SNm="FLASH_B_DQ&lt;15&gt;_MC.D"/><Net IoT="none" NNm="FB16_3_OR" SNm="FPGA_CCLK_MC.Q"/><Net IoT="none" NNm="FB1_8_Q" SNm="BootCount&lt;18&gt;_MC.Q"/><Net IoT="none" NNm="FB5_15_OR" SNm="FLASH_A_A&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB6_14_OR" SNm="FLASH_A_A&lt;15&gt;_MC.D"/><Net IoT="none" NNm="FB7_13_OR" SNm="FLASH_A_A&lt;19&gt;_MC.D"/><Net IoT="none" NNm="FB9_9_MC_CLK" SNm="FB9_9_MC_CLK"/><Net IoT="none" NNm="FB9_11_OR" SNm="FPGA_data&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB1_15_Q" SNm="BootCount&lt;19&gt;_MC.Q"/><Net IoT="none" NNm="FB5_16_OR" SNm="FLASH_A_DQ_buffered&lt;10&gt;_MC.D"/><Net IoT="none" NNm="FB6_15_OR" SNm="FLASH_A_A&lt;16&gt;_MC.D"/><Net IoT="none" NNm="FB7_14_OR" SNm="FLASH_A_A&lt;18&gt;_MC.D"/><Net IoT="none" NNm="FB9_12_OR" SNm="FPGA_data&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB16_5_OR" SNm="FPGA_clock_MC.Q"/><Net IoT="none" NNm="FB5_16_Q" SNm="FLASH_A_DQ_buffered&lt;10&gt;_MC.Q"/><Net IoT="none" NNm="FB6_16_OR" SNm="FLASH_A_A&lt;17&gt;_MC.D"/><Net IoT="none" NNm="FB7_15_OR" SNm="FLASH_A_DQ_buffered&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB5_6_Q" SNm="FLASH_A_DQ_buffered&lt;11&gt;_MC.Q"/><Net IoT="none" NNm="FB7_16_OR" SNm="FLASH_A_DQ_buffered&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB5_4_Q" SNm="FLASH_A_DQ_buffered&lt;12&gt;_MC.Q"/><Net IoT="none" NNm="FB16_1_I" SNm="Program_B_II/UIM"/><Net IoT="none" NNm="FB6_9_Q" SNm="FLASH_A_DQ_buffered&lt;13&gt;_MC.Q"/><Net IoT="none" NNm="FB5_8_Q" SNm="FLASH_A_DQ_buffered&lt;14&gt;_MC.Q"/><Net IoT="none" NNm="FB6_8_Q" SNm="FLASH_A_DQ_buffered&lt;15&gt;_MC.Q"/><Net IoT="out" Loc="FB6_3" NNm="FLASH_A_A&lt;10&gt;" SNm="FLASH_A_A&lt;10&gt;"/><Net IoT="out" Loc="FB16_5" NNm="FPGA_clock" SNm="FPGA_clock"/><Net IoT="out" Loc="FB6_5" NNm="FLASH_A_A&lt;11&gt;" SNm="FLASH_A_A&lt;11&gt;"/><Net IoT="out" Loc="FB7_12" NNm="FLASH_A_A&lt;20&gt;" SNm="FLASH_A_A&lt;20&gt;"/><Net IoT="in" Loc="FB12_5" NNm="reboot" SNm="reboot"/><Net IoT="out" Loc="FB6_6" NNm="FLASH_A_A&lt;12&gt;" SNm="FLASH_A_A&lt;12&gt;"/><Net IoT="out" Loc="FB7_11" NNm="FLASH_A_A&lt;21&gt;" SNm="FLASH_A_A&lt;21&gt;"/><Net IoT="out" Loc="FB6_12" NNm="FLASH_A_A&lt;13&gt;" SNm="FLASH_A_A&lt;13&gt;"/><Net IoT="out" Loc="FB7_6" NNm="FLASH_A_A&lt;22&gt;" SNm="FLASH_A_A&lt;22&gt;"/><Net IoT="none" NNm="FB4_7_Q" SNm="WasDone&lt;10&gt;_MC.Q"/><Net IoT="out" Loc="FB6_13" NNm="FLASH_A_A&lt;14&gt;" SNm="FLASH_A_A&lt;14&gt;"/><Net IoT="out" Loc="FB7_5" NNm="FLASH_A_A&lt;23&gt;" SNm="FLASH_A_A&lt;23&gt;"/><Net IoT="none" NNm="FB4_8_Q" SNm="WasDone&lt;11&gt;_MC.Q"/><Net IoT="out" Loc="FB6_14" NNm="FLASH_A_A&lt;15&gt;" SNm="FLASH_A_A&lt;15&gt;"/><Net IoT="none" NNm="FB4_9_Q" SNm="WasDone&lt;12&gt;_MC.Q"/><Net IoT="out" Loc="FB6_15" NNm="FLASH_A_A&lt;16&gt;" SNm="FLASH_A_A&lt;16&gt;"/><Net IoT="none" NNm="FB4_10_Q" SNm="WasDone&lt;13&gt;_MC.Q"/><Net IoT="out" Loc="FB6_16" NNm="FLASH_A_A&lt;17&gt;" SNm="FLASH_A_A&lt;17&gt;"/><Net IoT="none" NNm="FB4_11_Q" SNm="WasDone&lt;14&gt;_MC.Q"/><Net IoT="out" Loc="FB7_14" NNm="FLASH_A_A&lt;18&gt;" SNm="FLASH_A_A&lt;18&gt;"/><Net IoT="none" NNm="FB4_15_Q" SNm="WasDone&lt;15&gt;_MC.Q"/><Net IoT="out" Loc="FB7_13" NNm="FLASH_A_A&lt;19&gt;" SNm="FLASH_A_A&lt;19&gt;"/><Net IoT="none" NNm="FB4_4_Q" SNm="AlternateCycle_MC.Q"/><Net IoT="none" NNm="FB12_5_I" SNm="OldBoot_MC.D"/><Net IoT="in" Loc="FB11_4" NNm="FPGA_A&lt;10&gt;" SNm="FPGA_A&lt;10&gt;"/><Net IoT="in" Loc="FB11_11" NNm="FPGA_A&lt;11&gt;" SNm="FPGA_A&lt;11&gt;"/><Net IoT="in" Loc="FB12_12" NNm="FPGA_A&lt;20&gt;" SNm="FPGA_A&lt;20&gt;"/><Net IoT="out" Loc="FB16_3" NNm="FPGA_CCLK" SNm="FPGA_CCLK"/><Net IoT="in" Loc="FB11_12" NNm="FPGA_A&lt;12&gt;" SNm="FPGA_A&lt;12&gt;"/><Net IoT="in" Loc="FB12_11" NNm="FPGA_A&lt;21&gt;" SNm="FPGA_A&lt;21&gt;"/><Net IoT="in" Loc="FB11_13" NNm="FPGA_A&lt;13&gt;" SNm="FPGA_A&lt;13&gt;"/><Net IoT="in" Loc="FB12_6" NNm="FPGA_A&lt;22&gt;" SNm="FPGA_A&lt;22&gt;"/><Net IoT="in" Loc="FB11_14" NNm="FPGA_A&lt;14&gt;" SNm="FPGA_A&lt;14&gt;"/><Net IoT="in" Loc="FB16_6" NNm="FPGA_A&lt;23&gt;" SNm="FPGA_A&lt;23&gt;"/><Net IoT="in" Loc="FB11_15" NNm="FPGA_A&lt;15&gt;" SNm="FPGA_A&lt;15&gt;"/><Net IoT="in" Loc="FB11_16" NNm="FPGA_A&lt;16&gt;" SNm="FPGA_A&lt;16&gt;"/><Net IoT="in" Loc="FB12_15" NNm="FPGA_A&lt;17&gt;" SNm="FPGA_A&lt;17&gt;"/><Net IoT="in" Loc="FB12_14" NNm="FPGA_A&lt;18&gt;" SNm="FPGA_A&lt;18&gt;"/><Net IoT="in" Loc="FB12_13" NNm="FPGA_A&lt;19&gt;" SNm="FPGA_A&lt;19&gt;"/><Net IoT="none" NNm="FB1_10_MC_CLK" SNm="FB1_10_MC_CLK"/><Net IoT="none" NNm="FB1_11_MC_CLK" SNm="FB1_11_MC_CLK"/><Net IoT="none" NNm="FB2_10_MC_CLK" SNm="FB2_10_MC_CLK"/><Net IoT="none" NNm="FB1_12_MC_CLK" SNm="FB1_12_MC_CLK"/><Net IoT="none" NNm="FB2_11_MC_CLK" SNm="FB2_11_MC_CLK"/><Net IoT="none" NNm="FB3_10_MC_CLK" SNm="FB3_10_MC_CLK"/><Net IoT="none" NNm="FB1_13_MC_CLK" SNm="FB1_13_MC_CLK"/><Net IoT="none" NNm="FB3_11_MC_CLK" SNm="FB3_11_MC_CLK"/><Net IoT="none" NNm="FB4_10_MC_CLK" SNm="FB4_10_MC_CLK"/><Net IoT="none" NNm="FB13_1_MC_CLK" SNm="FB13_1_MC_CLK"/><Net IoT="none" NNm="FB11_4_I" SNm="FPGA_A&lt;10&gt;_II/UIM"/><Net IoT="none" NNm="FB1_14_MC_CLK" SNm="FB1_14_MC_CLK"/><Net IoT="none" NNm="FB4_11_MC_CLK" SNm="FB4_11_MC_CLK"/><Net IoT="none" NNm="FB5_10_MC_CLK" SNm="FB5_10_MC_CLK"/><Net IoT="none" NNm="FB12_3_MC_CLK" SNm="FB12_3_MC_CLK"/><Net IoT="none" NNm="FB13_2_MC_CLK" SNm="FB13_2_MC_CLK"/><Net IoT="none" NNm="FB11_11_I" SNm="FPGA_A&lt;11&gt;_II/UIM"/><Net IoT="none" NNm="FB12_12_I" SNm="FPGA_A&lt;20&gt;_II/UIM"/><Net IoT="none" NNm="FB1_15_MC_CLK" SNm="FB1_15_MC_CLK"/><Net IoT="none" NNm="FB4_12_MC_CLK" SNm="FB4_12_MC_CLK"/><Net IoT="none" NNm="FB5_11_MC_CLK" SNm="FB5_11_MC_CLK"/><Net IoT="none" NNm="FB6_10_MC_CLK" SNm="FB6_10_MC_CLK"/><Net IoT="none" NNm="FB13_3_MC_CLK" SNm="FB13_3_MC_CLK"/><Net IoT="none" NNm="FB11_12_I" SNm="FPGA_A&lt;12&gt;_II/UIM"/><Net IoT="none" NNm="FB12_11_I" SNm="FPGA_A&lt;21&gt;_II/UIM"/><Net IoT="none" NNm="FB1_16_MC_CLK" SNm="FB1_16_MC_CLK"/><Net IoT="none" NNm="FB2_15_MC_CLK" SNm="FB2_15_MC_CLK"/><Net IoT="none" NNm="FB4_13_MC_CLK" SNm="FB4_13_MC_CLK"/><Net IoT="none" NNm="FB5_12_MC_CLK" SNm="FB5_12_MC_CLK"/><Net IoT="none" NNm="FB6_11_MC_CLK" SNm="FB6_11_MC_CLK"/><Net IoT="none" NNm="FB7_10_MC_CLK" SNm="FB7_10_MC_CLK"/><Net IoT="none" NNm="FB12_5_MC_CLK" SNm="FB12_5_MC_CLK"/><Net IoT="none" NNm="FB13_4_MC_CLK" SNm="FB13_4_MC_CLK"/><Net IoT="none" NNm="FB16_1_MC_CLK" SNm="FB16_1_MC_CLK"/><Net IoT="none" NNm="FB11_13_I" SNm="FPGA_A&lt;13&gt;_II/UIM"/><Net IoT="none" NNm="FB12_6_I" SNm="FPGA_A&lt;22&gt;_II/UIM"/><Net IoT="none" NNm="FB2_16_MC_CLK" SNm="FB2_16_MC_CLK"/><Net IoT="none" NNm="FB4_14_MC_CLK" SNm="FB4_14_MC_CLK"/><Net IoT="none" NNm="FB5_13_MC_CLK" SNm="FB5_13_MC_CLK"/><Net IoT="none" NNm="FB6_12_MC_CLK" SNm="FB6_12_MC_CLK"/><Net IoT="none" NNm="FB7_11_MC_CLK" SNm="FB7_11_MC_CLK"/><Net IoT="none" NNm="FB8_10_MC_CLK" SNm="FB8_10_MC_CLK"/><Net IoT="none" NNm="FB13_5_MC_CLK" SNm="FB13_5_MC_CLK"/><Net IoT="none" NNm="FB16_2_MC_CLK" SNm="FB16_2_MC_CLK"/><Net IoT="none" NNm="FB11_14_I" SNm="FPGA_A&lt;14&gt;_II/UIM"/><Net IoT="none" NNm="FB16_6_I" SNm="FPGA_A&lt;23&gt;_II/UIM"/><Net IoT="none" NNm="FB3_16_MC_CLK" SNm="FB3_16_MC_CLK"/><Net IoT="none" NNm="FB4_15_MC_CLK" SNm="FB4_15_MC_CLK"/><Net IoT="none" NNm="FB5_14_MC_CLK" SNm="FB5_14_MC_CLK"/><Net IoT="none" NNm="FB6_13_MC_CLK" SNm="FB6_13_MC_CLK"/><Net IoT="none" NNm="FB7_12_MC_CLK" SNm="FB7_12_MC_CLK"/><Net IoT="none" NNm="FB13_6_MC_CLK" SNm="FB13_6_MC_CLK"/><Net IoT="none" NNm="FB14_5_MC_CLK" SNm="FB14_5_MC_CLK"/><Net IoT="none" NNm="FB11_15_I" SNm="FPGA_A&lt;15&gt;_II/UIM"/><Net IoT="none" NNm="FB4_16_MC_CLK" SNm="FB4_16_MC_CLK"/><Net IoT="none" NNm="FB5_15_MC_CLK" SNm="FB5_15_MC_CLK"/><Net IoT="none" NNm="FB6_14_MC_CLK" SNm="FB6_14_MC_CLK"/><Net IoT="none" NNm="FB7_13_MC_CLK" SNm="FB7_13_MC_CLK"/><Net IoT="none" NNm="FB8_12_MC_CLK" SNm="FB8_12_MC_CLK"/><Net IoT="none" NNm="FB11_16_I" SNm="FPGA_A&lt;16&gt;_II/UIM"/><Net IoT="none" NNm="FB5_16_MC_CLK" SNm="FB5_16_MC_CLK"/><Net IoT="none" NNm="FB6_15_MC_CLK" SNm="FB6_15_MC_CLK"/><Net IoT="none" NNm="FB7_14_MC_CLK" SNm="FB7_14_MC_CLK"/><Net IoT="none" NNm="FB12_15_I" SNm="FPGA_A&lt;17&gt;_II/UIM"/><Net IoT="bidi" Loc="FB14_4" NNm="FLASH_A_DQ&lt;0&gt;" SNm="FLASH_A_DQ&lt;0&gt;"/><Net IoT="none" NNm="FB6_16_MC_CLK" SNm="FB6_16_MC_CLK"/><Net IoT="none" NNm="FB7_15_MC_CLK" SNm="FB7_15_MC_CLK"/><Net IoT="none" NNm="FB8_14_MC_CLK" SNm="FB8_14_MC_CLK"/><Net IoT="none" NNm="FB12_14_I" SNm="FPGA_A&lt;18&gt;_II/UIM"/><Net IoT="bidi" Loc="FB14_3" NNm="FLASH_A_DQ&lt;1&gt;" SNm="FLASH_A_DQ&lt;1&gt;"/><Net IoT="bidi" Loc="FB13_1" NNm="FLASH_B_DQ&lt;0&gt;" SNm="FLASH_B_DQ&lt;0&gt;"/><Net IoT="none" NNm="FB7_16_MC_CLK" SNm="FB7_16_MC_CLK"/><Net IoT="none" NNm="FB8_15_MC_CLK" SNm="FB8_15_MC_CLK"/><Net IoT="none" NNm="FB13_12_OR" SNm="FLASH_B_DQ&lt;6&gt;_MC.D"/><Net IoT="none" NNm="FB12_13_I" SNm="FPGA_A&lt;19&gt;_II/UIM"/><Net IoT="bidi" Loc="FB14_2" NNm="FLASH_A_DQ&lt;2&gt;" SNm="FLASH_A_DQ&lt;2&gt;"/><Net IoT="bidi" Loc="FB13_2" NNm="FLASH_B_DQ&lt;1&gt;" SNm="FLASH_B_DQ&lt;1&gt;"/><Net IoT="none" NNm="FB13_13_OR" SNm="FLASH_B_DQ&lt;7&gt;_MC.D"/><Net IoT="none" NNm="FB14_12_OR" SNm="FLASH_B_DQ&lt;14&gt;_MC.D"/><Net IoT="bidi" Loc="FB14_1" NNm="FLASH_A_DQ&lt;3&gt;" SNm="FLASH_A_DQ&lt;3&gt;"/><Net IoT="bidi" Loc="FB13_3" NNm="FLASH_B_DQ&lt;2&gt;" SNm="FLASH_B_DQ&lt;2&gt;"/><Net IoT="none" NNm="FB13_14_OR" SNm="FLASH_B_DQ&lt;8&gt;_MC.D"/><Net IoT="none" NNm="FB14_13_OR" SNm="FLASH_B_DQ&lt;13&gt;_MC.D"/><Net IoT="bidi" Loc="FB15_1" NNm="FLASH_A_DQ&lt;4&gt;" SNm="FLASH_A_DQ&lt;4&gt;"/><Net IoT="bidi" Loc="FB13_4" NNm="FLASH_B_DQ&lt;3&gt;" SNm="FLASH_B_DQ&lt;3&gt;"/><Net IoT="none" NNm="FB13_15_OR" SNm="FLASH_B_DQ&lt;9&gt;_MC.D"/><Net IoT="none" NNm="FB14_14_OR" SNm="FLASH_B_DQ&lt;12&gt;_MC.D"/><Net IoT="bidi" Loc="FB15_2" NNm="FLASH_A_DQ&lt;5&gt;" SNm="FLASH_A_DQ&lt;5&gt;"/><Net IoT="out" Loc="FB7_4" NNm="FLASH_A_E" SNm="FLASH_A_E"/><Net IoT="bidi" Loc="FB13_5" NNm="FLASH_B_DQ&lt;4&gt;" SNm="FLASH_B_DQ&lt;4&gt;"/><Net IoT="none" NNm="FB13_16_OR" SNm="FLASH_B_DQ&lt;10&gt;_MC.D"/><Net IoT="bidi" Loc="FB15_3" NNm="FLASH_A_DQ&lt;6&gt;" SNm="FLASH_A_DQ&lt;6&gt;"/><Net IoT="bidi" Loc="FB13_6" NNm="FLASH_B_DQ&lt;5&gt;" SNm="FLASH_B_DQ&lt;5&gt;"/><Net IoT="out" Loc="FB8_5" NNm="FLASH_B_E" SNm="FLASH_B_E"/><Net IoT="none" NNm="FB12_5_Q" SNm="OldBoot_MC.Q"/><Net IoT="none" NNm="FB14_16_OR" SNm="FLASH_B_DQ&lt;11&gt;_MC.D"/><Net IoT="bidi" Loc="FB15_4" NNm="FLASH_A_DQ&lt;7&gt;" SNm="FLASH_A_DQ&lt;7&gt;"/><Net IoT="out" Loc="FB7_3" NNm="FLASH_A_G" SNm="FLASH_A_G"/><Net IoT="bidi" Loc="FB13_12" NNm="FLASH_B_DQ&lt;6&gt;" SNm="FLASH_B_DQ&lt;6&gt;"/><Net IoT="bidi" Loc="FB15_5" NNm="FLASH_A_DQ&lt;8&gt;" SNm="FLASH_A_DQ&lt;8&gt;"/><Net IoT="bidi" Loc="FB13_13" NNm="FLASH_B_DQ&lt;7&gt;" SNm="FLASH_B_DQ&lt;7&gt;"/><Net IoT="out" Loc="FB8_6" NNm="FLASH_B_G" SNm="FLASH_B_G"/><Net IoT="bidi" Loc="FB15_6" NNm="FLASH_A_DQ&lt;9&gt;" SNm="FLASH_A_DQ&lt;9&gt;"/><Net IoT="bidi" Loc="FB13_14" NNm="FLASH_B_DQ&lt;8&gt;" SNm="FLASH_B_DQ&lt;8&gt;"/><Net IoT="none" NNm="FB9_8_Q" SNm="Prog_B_Reg_MC.Q"/><Net IoT="bidi" Loc="FB13_15" NNm="FLASH_B_DQ&lt;9&gt;" SNm="FLASH_B_DQ&lt;9&gt;"/><Net IoT="out" Loc="FB7_2" NNm="FLASH_A_K" SNm="FLASH_A_K"/><Net IoT="out" Loc="FB8_3" NNm="FLASH_A_L" SNm="FLASH_A_L"/><Net IoT="out" Loc="FB8_11" NNm="FLASH_B_K" SNm="FLASH_B_K"/><Net IoT="out" Loc="FB8_15" NNm="FLASH_B_L" SNm="FLASH_B_L"/><Net IoT="none" NNm="FB14_4_I" SNm="FLASH_A_DQ&lt;0&gt;_II/UIM"/><Net IoT="none" NNm="FB13_1_I" SNm="FLASH_B_DQ&lt;0&gt;_II/UIM"/><Net IoT="none" NNm="FB14_3_I" SNm="FLASH_A_DQ&lt;1&gt;_II/UIM"/><Net IoT="none" NNm="FB13_2_I" SNm="FLASH_B_DQ&lt;1&gt;_II/UIM"/><Net IoT="none" NNm="FB14_2_I" SNm="FLASH_A_DQ&lt;2&gt;_II/UIM"/><Net IoT="none" NNm="FB13_3_I" SNm="FLASH_B_DQ&lt;2&gt;_II/UIM"/><Net IoT="none" NNm="FB14_1_I" SNm="FLASH_A_DQ&lt;3&gt;_II/UIM"/><Net IoT="none" NNm="FB13_4_I" SNm="FLASH_B_DQ&lt;3&gt;_II/UIM"/><Net IoT="none" NNm="FB15_1_I" SNm="FLASH_A_DQ&lt;4&gt;_II/UIM"/><Net IoT="none" NNm="FB15_2_I" SNm="FLASH_A_DQ&lt;5&gt;_II/UIM"/><Net IoT="none" NNm="FB13_5_I" SNm="FLASH_B_DQ&lt;4&gt;_II/UIM"/><Net IoT="none" NNm="FB15_3_I" SNm="FLASH_A_DQ&lt;6&gt;_II/UIM"/><Net IoT="none" NNm="FB13_6_I" SNm="FLASH_B_DQ&lt;5&gt;_II/UIM"/><Net IoT="in" Loc="FB12_2" NNm="FPGA_E" SNm="FPGA_E"/><Net IoT="none" NNm="FB15_4_I" SNm="FLASH_A_DQ&lt;7&gt;_II/UIM"/><Net IoT="none" NNm="FB13_12_I" SNm="FLASH_B_DQ&lt;6&gt;_II/UIM"/><Net IoT="bidi" Loc="FB9_1" NNm="FPGA_data&lt;0&gt;" SNm="FPGA_data&lt;0&gt;"/><Net IoT="none" NNm="FB13_13_I" SNm="FLASH_B_DQ&lt;7&gt;_II/UIM"/><Net IoT="none" NNm="FB15_5_I" SNm="FLASH_A_DQ&lt;8&gt;_II/UIM"/><Net IoT="bidi" Loc="FB9_2" NNm="FPGA_data&lt;1&gt;" SNm="FPGA_data&lt;1&gt;"/><Net IoT="in" Loc="FB12_3" NNm="FPGA_G" SNm="FPGA_G"/><Net IoT="none" NNm="FB15_6_I" SNm="FLASH_A_DQ&lt;9&gt;_II/UIM"/><Net IoT="none" NNm="FB13_14_I" SNm="FLASH_B_DQ&lt;8&gt;_II/UIM"/><Net IoT="bidi" Loc="FB9_3" NNm="FPGA_data&lt;2&gt;" SNm="FPGA_data&lt;2&gt;"/><Net IoT="out" Loc="FB8_2" NNm="FLASH_A_W" SNm="FLASH_A_W"/><Net IoT="none" NNm="FB13_15_I" SNm="FLASH_B_DQ&lt;9&gt;_II/UIM"/><Net IoT="bidi" Loc="FB9_4" NNm="FPGA_data&lt;3&gt;" SNm="FPGA_data&lt;3&gt;"/><Net IoT="out" Loc="FB8_14" NNm="FLASH_B_W" SNm="FLASH_B_W"/><Net IoT="bidi" Loc="FB9_5" NNm="FPGA_data&lt;4&gt;" SNm="FPGA_data&lt;4&gt;"/><Net IoT="bidi" Loc="FB9_6" NNm="FPGA_data&lt;5&gt;" SNm="FPGA_data&lt;5&gt;"/><Net IoT="none" NNm="FB5_15_Q" SNm="FLASH_A_A&lt;0&gt;_MC.Q"/><Net IoT="bidi" Loc="FB9_11" NNm="FPGA_data&lt;6&gt;" SNm="FPGA_data&lt;6&gt;"/><Net IoT="in" Loc="FB12_1" NNm="FPGA_L" SNm="FPGA_L"/><Net IoT="none" NNm="FB5_14_Q" SNm="FLASH_A_A&lt;1&gt;_MC.Q"/><Net IoT="bidi" Loc="FB9_12" NNm="FPGA_data&lt;7&gt;" SNm="FPGA_data&lt;7&gt;"/><Net IoT="none" NNm="FB5_13_Q" SNm="FLASH_A_A&lt;2&gt;_MC.Q"/><Net IoT="bidi" Loc="FB9_13" NNm="FPGA_data&lt;8&gt;" SNm="FPGA_data&lt;8&gt;"/><Net IoT="none" NNm="FB5_12_Q" SNm="FLASH_A_A&lt;3&gt;_MC.Q"/><Net IoT="bidi" Loc="FB9_14" NNm="FPGA_data&lt;9&gt;" SNm="FPGA_data&lt;9&gt;"/><Net IoT="none" NNm="FB5_5_Q" SNm="FLASH_A_A&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB5_3_Q" SNm="FLASH_A_A&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB5_2_Q" SNm="FLASH_A_A&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB12_2_I" SNm="FPGA_E_II/UIM"/><Net IoT="none" NNm="FB5_1_Q" SNm="FLASH_A_A&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB9_1_I" SNm="FPGA_data&lt;0&gt;_II/UIM"/><Net IoT="none" NNm="FB6_1_Q" SNm="FLASH_A_A&lt;8&gt;_MC.Q"/><Net IoT="none" NNm="FB9_2_I" SNm="FPGA_data&lt;1&gt;_II/UIM"/><Net IoT="none" NNm="FB12_3_I" SNm="Flash_A_G_buffered_MC.D"/><Net IoT="none" NNm="FB6_2_Q" SNm="FLASH_A_A&lt;9&gt;_MC.Q"/><Net IoT="none" NNm="FB9_3_I" SNm="FPGA_data&lt;2&gt;_II/UIM"/><Net IoT="none" NNm="FB9_4_I" SNm="FPGA_data&lt;3&gt;_II/UIM"/><Net IoT="none" NNm="FB9_5_I" SNm="FPGA_data&lt;4&gt;_II/UIM"/><Net IoT="none" NNm="FB16_2_Q" SNm="Init_b_Reg_MC.Q"/><Net IoT="in" Loc="FB12_4" NNm="FPGA_W" SNm="FPGA_W"/><Net IoT="none" NNm="FB9_6_I" SNm="FPGA_data&lt;5&gt;_II/UIM"/><Net IoT="in" Loc="FB16_2" NNm="INIT_B" SNm="INIT_B"/><Net IoT="none" NNm="FB9_11_I" SNm="FPGA_data&lt;6&gt;_II/UIM"/><Net IoT="none" NNm="FB12_1_I" SNm="FPGA_L_II/UIM"/><Net IoT="none" NNm="FB9_12_I" SNm="FPGA_data&lt;7&gt;_II/UIM"/><Net IoT="none" NNm="FB9_13_I" SNm="FPGA_data&lt;8&gt;_II/UIM"/><Net IoT="none" NNm="FB13_12_MC_CLK" SNm="FB13_12_MC_CLK"/><Net IoT="none" NNm="FB9_14_I" SNm="FPGA_data&lt;9&gt;_II/UIM"/><Net IoT="none" NNm="FB13_13_MC_CLK" SNm="FB13_13_MC_CLK"/><Net IoT="none" NNm="FB14_12_MC_CLK" SNm="FB14_12_MC_CLK"/><Net IoT="none" NNm="FB13_14_MC_CLK" SNm="FB13_14_MC_CLK"/><Net IoT="none" NNm="FB14_13_MC_CLK" SNm="FB14_13_MC_CLK"/><Net IoT="none" NNm="FB12_3_Q" SNm="Flash_A_G_buffered_MC.Q"/><Net IoT="none" NNm="FB13_15_MC_CLK" SNm="FB13_15_MC_CLK"/><Net IoT="none" NNm="FB14_14_MC_CLK" SNm="FB14_14_MC_CLK"/><Net IoT="none" NNm="PT_GND" SNm="clk_cnt_i&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB13_16_MC_CLK" SNm="FB13_16_MC_CLK"/><Net IoT="none" NNm="FB14_16_MC_CLK" SNm="FB14_16_MC_CLK"/><Net IoT="none" NNm="FB16_15_MC_CLK" SNm="FB16_15_MC_CLK"/><Net IoT="bidi" Loc="FB15_11" NNm="FLASH_A_DQ&lt;10&gt;" SNm="FLASH_A_DQ&lt;10&gt;"/><Net IoT="bidi" Loc="FB15_12" NNm="FLASH_A_DQ&lt;11&gt;" SNm="FLASH_A_DQ&lt;11&gt;"/><Net IoT="bidi" Loc="FB13_16" NNm="FLASH_B_DQ&lt;10&gt;" SNm="FLASH_B_DQ&lt;10&gt;"/><Net IoT="bidi" Loc="FB15_13" NNm="FLASH_A_DQ&lt;12&gt;" SNm="FLASH_A_DQ&lt;12&gt;"/><Net IoT="none" NNm="FB12_4_I" SNm="FPGA_W_II/UIM"/><Net IoT="bidi" Loc="FB14_16" NNm="FLASH_B_DQ&lt;11&gt;" SNm="FLASH_B_DQ&lt;11&gt;"/><Net IoT="bidi" Loc="FB15_14" NNm="FLASH_A_DQ&lt;13&gt;" SNm="FLASH_A_DQ&lt;13&gt;"/><Net IoT="bidi" Loc="FB14_14" NNm="FLASH_B_DQ&lt;12&gt;" SNm="FLASH_B_DQ&lt;12&gt;"/><Net IoT="none" NNm="FB16_2_I" SNm="Init_b_Reg_MC.D"/><Net IoT="bidi" Loc="FB15_16" NNm="FLASH_A_DQ&lt;14&gt;" SNm="FLASH_A_DQ&lt;14&gt;"/><Net IoT="bidi" Loc="FB14_13" NNm="FLASH_B_DQ&lt;13&gt;" SNm="FLASH_B_DQ&lt;13&gt;"/><Net IoT="bidi" Loc="FB16_16" NNm="FLASH_A_DQ&lt;15&gt;" SNm="FLASH_A_DQ&lt;15&gt;"/><Net IoT="bidi" Loc="FB14_12" NNm="FLASH_B_DQ&lt;14&gt;" SNm="FLASH_B_DQ&lt;14&gt;"/><Net IoT="bidi" Loc="FB14_5" NNm="FLASH_B_DQ&lt;15&gt;" SNm="FLASH_B_DQ&lt;15&gt;"/><Net IoT="none" NNm="FB16_1_Q" SNm="Program_B_MC.UIM"/><Net IoT="none" NNm="FB15_11_I" SNm="FLASH_A_DQ&lt;10&gt;_II/UIM"/><Net IoT="none" NNm="FB1_PT0" SNm="FB1_PT0"/><Net IoT="none" NNm="FB13_16_I" SNm="FLASH_B_DQ&lt;10&gt;_II/UIM"/><Net IoT="none" NNm="FB15_12_I" SNm="FLASH_A_DQ&lt;11&gt;_II/UIM"/><Net IoT="none" NNm="FB1_PT1" SNm="FB1_PT1"/><Net IoT="none" NNm="FB2_PT0" SNm="FB2_PT0"/><Net IoT="none" NNm="FB14_16_I" SNm="FLASH_B_DQ&lt;11&gt;_II/UIM"/><Net IoT="none" NNm="FB15_13_I" SNm="FLASH_A_DQ&lt;12&gt;_II/UIM"/><Net IoT="none" NNm="FB1_PT2" SNm="FB1_PT2"/><Net IoT="none" NNm="FB2_PT1" SNm="FB2_PT1"/><Net IoT="none" NNm="FB3_PT0" SNm="FB3_PT0"/><Net IoT="none" NNm="FB14_14_I" SNm="FLASH_B_DQ&lt;12&gt;_II/UIM"/><Net IoT="none" NNm="FB15_14_I" SNm="FLASH_A_DQ&lt;13&gt;_II/UIM"/><Net IoT="none" NNm="FB1_PT3" SNm="FB1_PT3"/><Net IoT="none" NNm="FB2_PT2" SNm="FB2_PT2"/><Net IoT="none" NNm="FB3_PT1" SNm="FB3_PT1"/><Net IoT="none" NNm="FB4_PT0" SNm="FB4_PT0"/><Net IoT="none" NNm="FB1_PT4" SNm="FOOBAR1__ctinst/4"/><Net IoT="none" NNm="FB14_13_I" SNm="FLASH_B_DQ&lt;13&gt;_II/UIM"/><Net IoT="none" NNm="FB15_16_I" SNm="FLASH_A_DQ&lt;14&gt;_II/UIM"/><Net IoT="none" NNm="FB2_PT3" SNm="FB2_PT3"/><Net IoT="none" NNm="FB3_PT2" SNm="FB3_PT2"/><Net IoT="none" NNm="FB4_PT1" SNm="FB4_PT1"/><Net IoT="none" NNm="FB5_PT0" SNm="FB5_PT0"/><Net IoT="none" NNm="FB2_PT4" SNm="FOOBAR2__ctinst/4"/><Net IoT="none" NNm="FB16_16_I" SNm="FLASH_A_DQ&lt;15&gt;_II/UIM"/><Net IoT="none" NNm="FB14_12_I" SNm="FLASH_B_DQ&lt;14&gt;_II/UIM"/><Net IoT="none" NNm="FB1_PT5" SNm="FB1_PT5"/><Net IoT="none" NNm="FB3_PT3" SNm="FB3_PT3"/><Net IoT="none" NNm="FB4_PT2" SNm="FB4_PT2"/><Net IoT="none" NNm="FB5_PT1" SNm="FB5_PT1"/><Net IoT="none" NNm="FB6_PT0" SNm="FB6_PT0"/><Net IoT="none" NNm="FB3_PT4" SNm="FOOBAR3__ctinst/4"/><Net IoT="none" NNm="FB14_5_I" SNm="FLASH_B_DQ&lt;15&gt;_II/UIM"/><Net IoT="out" Loc="FB16_12" NNm="LEDs&lt;0&gt;" SNm="LEDs&lt;0&gt;"/><Net IoT="none" NNm="FB1_PT6" SNm="FB1_PT6"/><Net IoT="none" NNm="FB2_PT5" SNm="FB2_PT5"/><Net IoT="none" NNm="FB4_PT3" SNm="FB4_PT3"/><Net IoT="none" NNm="FB5_PT2" SNm="FB5_PT2"/><Net IoT="none" NNm="FB6_PT1" SNm="FB6_PT1"/><Net IoT="none" NNm="FB7_PT0" SNm="FB7_PT0"/><Net IoT="none" NNm="FB4_PT4" SNm="FOOBAR4__ctinst/4"/><Net IoT="out" Loc="FB16_13" NNm="LEDs&lt;1&gt;" SNm="LEDs&lt;1&gt;"/><Net IoT="none" NNm="FB1_PT7" SNm="FB1_PT7"/><Net IoT="none" NNm="FB2_PT6" SNm="FB2_PT6"/><Net IoT="none" NNm="FB3_PT5" SNm="FB3_PT5"/><Net IoT="none" NNm="FB5_PT3" SNm="FB5_PT3"/><Net IoT="none" NNm="FB6_PT2" SNm="FB6_PT2"/><Net IoT="none" NNm="FB7_PT1" SNm="FB7_PT1"/><Net IoT="none" NNm="FB8_PT0" SNm="FB8_PT0"/><Net IoT="none" NNm="FB5_PT4" SNm="FOOBAR5__ctinst/4"/><Net IoT="bidi" Loc="FB9_15" NNm="FPGA_data&lt;10&gt;" SNm="FPGA_data&lt;10&gt;"/><Net IoT="out" Loc="FB16_14" NNm="LEDs&lt;2&gt;" SNm="LEDs&lt;2&gt;"/><Net IoT="none" NNm="FB1_PT8" SNm="FB1_PT8"/><Net IoT="none" NNm="FB2_PT7" SNm="FB2_PT7"/><Net IoT="none" NNm="FB3_PT6" SNm="FB3_PT6"/><Net IoT="none" NNm="FB4_PT5" SNm="FB4_PT5"/><Net IoT="none" NNm="FB6_PT3" SNm="FB6_PT3"/><Net IoT="none" NNm="FB7_PT2" SNm="FB7_PT2"/><Net IoT="none" NNm="FB8_PT1" SNm="FB8_PT1"/><Net IoT="none" NNm="FB9_PT0" SNm="FB9_PT0"/><Net IoT="none" NNm="FB6_PT4" SNm="FOOBAR6__ctinst/4"/><Net IoT="bidi" Loc="FB9_16" NNm="FPGA_data&lt;11&gt;" SNm="FPGA_data&lt;11&gt;"/><Net IoT="out" Loc="FB16_15" NNm="LEDs&lt;3&gt;" SNm="LEDs&lt;3&gt;"/><Net IoT="none" NNm="FB1_PT9" SNm="FB1_PT9"/><Net IoT="none" NNm="FB2_PT8" SNm="FB2_PT8"/><Net IoT="none" NNm="FB3_PT7" SNm="FB3_PT7"/><Net IoT="none" NNm="FB4_PT6" SNm="FB4_PT6"/><Net IoT="none" NNm="FB5_PT5" SNm="FB5_PT5"/><Net IoT="none" NNm="FB7_PT3" SNm="FB7_PT3"/><Net IoT="none" NNm="FB8_PT2" SNm="FB8_PT2"/><Net IoT="none" NNm="FB9_PT1" SNm="FB9_PT1"/><Net IoT="none" NNm="FB7_PT4" SNm="FOOBAR7__ctinst/4"/><Net IoT="bidi" Loc="FB10_16" NNm="FPGA_data&lt;12&gt;" SNm="FPGA_data&lt;12&gt;"/><Net IoT="none" NNm="FB2_PT9" SNm="FB2_PT9"/><Net IoT="none" NNm="FB3_PT8" SNm="FB3_PT8"/><Net IoT="none" NNm="FB4_PT7" SNm="FB4_PT7"/><Net IoT="none" NNm="FB5_PT6" SNm="FB5_PT6"/><Net IoT="none" NNm="FB6_PT5" SNm="FB6_PT5"/><Net IoT="none" NNm="FB8_PT3" SNm="FB8_PT3"/><Net IoT="none" NNm="FB9_PT2" SNm="FB9_PT2"/><Net IoT="bidi" Loc="FB10_15" NNm="FPGA_data&lt;13&gt;" SNm="FPGA_data&lt;13&gt;"/><Net IoT="none" NNm="FB8_PT4" SNm="FOOBAR8__ctinst/4"/><Net IoT="none" NNm="FB3_PT9" SNm="FB3_PT9"/><Net IoT="none" NNm="FB4_PT8" SNm="FB4_PT8"/><Net IoT="none" NNm="FB5_PT7" SNm="FB5_PT7"/><Net IoT="none" NNm="FB6_PT6" SNm="FB6_PT6"/><Net IoT="none" NNm="FB7_PT5" SNm="FB7_PT5"/><Net IoT="none" NNm="FB9_PT3" SNm="FB9_PT3"/><Net IoT="bidi" Loc="FB10_14" NNm="FPGA_data&lt;14&gt;" SNm="FPGA_data&lt;14&gt;"/><Net IoT="none" NNm="FB9_PT4" SNm="FOOBAR9__ctinst/4"/><Net IoT="none" NNm="FB4_PT9" SNm="FB4_PT9"/><Net IoT="none" NNm="FB5_PT8" SNm="FB5_PT8"/><Net IoT="none" NNm="FB6_PT7" SNm="FB6_PT7"/><Net IoT="none" NNm="FB7_PT6" SNm="FB7_PT6"/><Net IoT="none" NNm="FB8_PT5" SNm="FB8_PT5"/><Net IoT="bidi" Loc="FB10_13" NNm="FPGA_data&lt;15&gt;" SNm="FPGA_data&lt;15&gt;"/><Net IoT="none" NNm="FB5_PT9" SNm="FB5_PT9"/><Net IoT="none" NNm="FB6_PT8" SNm="FB6_PT8"/><Net IoT="none" NNm="FB7_PT7" SNm="FB7_PT7"/><Net IoT="none" NNm="FB8_PT6" SNm="FB8_PT6"/><Net IoT="none" NNm="FB9_PT5" SNm="FB9_PT5"/><Net IoT="none" NNm="FB6_3_Q" SNm="FLASH_A_A&lt;10&gt;_MC.Q"/><Net IoT="none" NNm="FB6_PT9" SNm="FB6_PT9"/><Net IoT="none" NNm="FB7_PT8" SNm="FB7_PT8"/><Net IoT="none" NNm="FB8_PT7" SNm="FB8_PT7"/><Net IoT="none" NNm="FB9_PT6" SNm="FB9_PT6"/><Net IoT="none" NNm="FB6_5_Q" SNm="FLASH_A_A&lt;11&gt;_MC.Q"/><Net IoT="none" NNm="FB7_12_Q" SNm="FLASH_A_A&lt;20&gt;_MC.Q"/><Net IoT="none" NNm="FB9_PT7" SNm="FOOBAR9__ctinst/7"/><Net IoT="none" NNm="FB7_PT9" SNm="FB7_PT9"/><Net IoT="none" NNm="FB8_PT8" SNm="FB8_PT8"/><Net IoT="none" NNm="FB6_6_Q" SNm="FLASH_A_A&lt;12&gt;_MC.Q"/><Net IoT="none" NNm="FB7_11_Q" SNm="FLASH_A_A&lt;21&gt;_MC.Q"/><Net IoT="none" NNm="FB8_PT9" SNm="FB8_PT9"/><Net IoT="none" NNm="FB9_PT8" SNm="FB9_PT8"/><Net IoT="none" NNm="FB6_12_Q" SNm="FLASH_A_A&lt;13&gt;_MC.Q"/><Net IoT="none" NNm="FB7_6_Q" SNm="FLASH_A_A&lt;22&gt;_MC.Q"/><Net IoT="none" NNm="FB9_PT9" SNm="FB9_PT9"/><Globals><GlblBuf GType="GCK2" Nm="GCK2"><IPort NNm="FB6_4_I"/></GlblBuf></Globals><Lb Nm="FB1"><LbT Nm="FB1_PT0" PtT="XBR_CT_X"><OPort NNm="FB1_PT0"/><IPort NNm="FB12_5_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB1_PT1" PtT="XBR_CT_X"><OPort NNm="FB1_PT1"/><IPort NNm="FB16_4_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB1_PT2" PtT="XBR_CT_X"><OPort NNm="FB1_PT2"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_5_I"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB1_PT3" PtT="XBR_CT_X"><OPort NNm="FB1_PT3"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB1_PT4" PtT="XBR_CT"><OPort NNm="FB1_PT4"/><IPort NNm="FB8_7_OR"/></LbT><LbT Nm="FB1_PT5" PtT="XBR_CT"><OPort NNm="FB1_PT5"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT6" PtT="XBR_CT"><OPort NNm="FB1_PT6"/><IPort NNm="FB12_5_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT7" PtT="XBR_CT"><OPort NNm="FB1_PT7"/><IPort NNm="FB16_4_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT8" PtT="XBR_A"><OPort NNm="FB1_PT8"/><IPort NNm="FB12_5_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT9" PtT="XBR_B"><OPort NNm="FB1_PT9"/><IPort NNm="FB16_4_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT10" PtT="XBR_C"><OPort NNm="FB1_PT10"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_5_I"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_10_Q"/></LbT><LbT Nm="FB1_PT11" PtT="XBR_A"><OPort NNm="FB1_PT11"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT12" PtT="XBR_B"><OPort NNm="FB1_PT12"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT13" PtT="XBR_C"><OPort NNm="FB1_PT13"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT14" PtT="XBR_A"><OPort NNm="FB1_PT14"/><IPort NNm="FB12_5_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT15" PtT="XBR_B"><OPort NNm="FB1_PT15"/><IPort NNm="FB16_4_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT16" PtT="XBR_C"><OPort NNm="FB1_PT16"/><IPort NNm="FB12_5_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT17" PtT="XBR_A"><OPort NNm="FB1_PT17"/><IPort NNm="FB16_4_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT18" PtT="XBR_B"><OPort NNm="FB1_PT18"/><IPort NNm="FB12_5_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT19" PtT="XBR_C"><OPort NNm="FB1_PT19"/><IPort NNm="FB16_4_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT20" PtT="XBR_A"><OPort NNm="FB1_PT20"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_5_I"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_9_Q"/></LbT><LbT Nm="FB1_PT21" PtT="XBR_B"><OPort NNm="FB1_PT21"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT22" PtT="XBR_C"><OPort NNm="FB1_PT22"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB1_6_Q"/></LbT><LbT Nm="FB1_PT23" PtT="XBR_A"><OPort NNm="FB1_PT23"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT24" PtT="XBR_B"><OPort NNm="FB1_PT24"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT25" PtT="XBR_C"><OPort NNm="FB1_PT25"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/></LbT><LbT Nm="FB1_PT26" PtT="XBR_A"><OPort NNm="FB1_PT26"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT27" PtT="XBR_B"><OPort NNm="FB1_PT27"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_5_I"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_8_Q"/></LbT><LbT Nm="FB1_PT28" PtT="XBR_C"><OPort NNm="FB1_PT28"/><IPort NNm="FB12_5_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT29" PtT="XBR_A"><OPort NNm="FB1_PT29"/><IPort NNm="FB16_4_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT30" PtT="XBR_B"><OPort NNm="FB1_PT30"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT31" PtT="XBR_C"><OPort NNm="FB1_PT31"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT32" PtT="XBR_A"><OPort NNm="FB1_PT32"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT33" PtT="XBR_B"><OPort NNm="FB1_PT33"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_5_I"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_7_Q"/></LbT><LbT Nm="FB1_PT34" PtT="XBR_C"><OPort NNm="FB1_PT34"/><IPort NNm="FB1_9_Q"/></LbT><LbT Nm="FB1_PT35" PtT="XBR_A"><OPort NNm="FB1_PT35"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT36" PtT="XBR_B"><OPort NNm="FB1_PT36"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT37" PtT="XBR_C"><OPort NNm="FB1_PT37"/><IPort NNm="FB1_10_Q"/></LbT><LbT Nm="FB1_PT38" PtT="XBR_A"><OPort NNm="FB1_PT38"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_5_I"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_16_Q"/></LbT><LbT Nm="FB1_PT39" PtT="XBR_B"><OPort NNm="FB1_PT39"/><IPort NNm="FB12_5_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT40" PtT="XBR_C"><OPort NNm="FB1_PT40"/><IPort NNm="FB16_4_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT41" PtT="XBR_A"><OPort NNm="FB1_PT41"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_5_I"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT42" PtT="XBR_B"><OPort NNm="FB1_PT42"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT43" PtT="XBR_C"><OPort NNm="FB1_PT43"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/></LbT><LbT Nm="FB1_PT44" PtT="XBR_A"><OPort NNm="FB1_PT44"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/></LbT><LbT Nm="FB1_PT45" PtT="XBR_B"><OPort NNm="FB1_PT45"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT46" PtT="XBR_C"><OPort NNm="FB1_PT46"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_5_I"/><IPort NNm="FB12_5_Q"/></LbT><LbT Nm="FB1_PT47" PtT="XBR_A"><OPort NNm="FB1_PT47"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_13_Q"/></LbT><LbT Nm="FB1_PT48" PtT="XBR_B"><OPort NNm="FB1_PT48"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_13_Q"/></LbT><LbT Nm="FB1_PT49" PtT="XBR_C"><OPort NNm="FB1_PT49"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_13_Q"/></LbT><LbT Nm="FB1_PT50" PtT="XBR_A"><OPort NNm="FB1_PT50"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT51" PtT="XBR_B"><OPort NNm="FB1_PT51"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/></LbT><LbT Nm="FB1_PT52" PtT="XBR_C"><OPort NNm="FB1_PT52"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_12_Q"/></LbT><LbT Nm="FB1_PT53" PtT="XBR_A"><OPort NNm="FB1_PT53"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_12_Q"/></LbT><LbT Nm="FB1_PT54" PtT="XBR_B"><OPort NNm="FB1_PT54"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/></LbT><LbT Nm="FB1_PT55" PtT="XBR_C"><OPort NNm="FB1_PT55"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><Mc Nm="FB1_1"/><Mc Nm="FB1_2"/><Mc Nm="FB1_3"/><Mc Nm="FB1_4"><ClkMux Nm="FB1_4_MC_CLK" Rate="1"><IPort NNm="FB6_4_I"/><OPort NNm="FB1_4_MC_CLK"/></ClkMux><FbMux Nm="FB1_4_N"><IPort NNm="FB1_4_Q"/></FbMux><DFlop Nm="FB1_4_FF"><FlopPort NNm="PT_GND" Port="D"/><FlopPort NNm="FB1_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_5"><ClkMux Nm="FB1_5_MC_CLK" Rate="1"><IPort NNm="FB1_PT4"/><OPort NNm="FB1_5_MC_CLK"/></ClkMux><XorMux Nm="FB1_5_AND"><IPort NNm="FB1_PT22"/></XorMux><FbMux Nm="FB1_5_N"><IPort NNm="FB1_5_Q"/></FbMux><DFlop Nm="FB1_5_FF"><FlopPort NNm="FB1_PT22" Port="D"/><FlopPort NNm="FB1_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_6"><ClkMux Nm="FB1_6_MC_CLK" Rate="1"><IPort NNm="FB1_PT4"/><OPort NNm="FB1_6_MC_CLK"/></ClkMux><XorMux Nm="FB1_6_AND"><IPort NNm="FB1_PT25"/></XorMux><FbMux Nm="FB1_6_N"><IPort NNm="FB1_6_Q"/></FbMux><DFlop Nm="FB1_6_FF"><FlopPort NNm="FB1_PT25" Port="D"/><FlopPort NNm="FB1_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_7"><ClkMux Nm="FB1_7_MC_CLK" Rate="1"><IPort NNm="FB1_PT4"/><OPort NNm="FB1_7_MC_CLK"/></ClkMux><FbMux Nm="FB1_7_N"><IPort NNm="FB1_7_Q"/></FbMux><DFlop Nm="FB1_7_FF"><FlopPort NNm="FB1_7_OR" Port="D"/><FlopPort NNm="FB1_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_7_OR"><OPort NNm="FB1_7_OR"/><IPort NNm="FB1_PT33"/><IPort NNm="FB1_PT29"/><IPort NNm="FB1_PT28"/><IPort NNm="FB1_PT35"/><IPort NNm="FB1_PT13"/><IPort NNm="FB1_PT30"/><IPort NNm="FB1_PT31"/><IPort NNm="FB1_PT32"/></Or></Mc><Mc Nm="FB1_8"><ClkMux Nm="FB1_8_MC_CLK" Rate="1"><IPort NNm="FB1_PT4"/><OPort NNm="FB1_8_MC_CLK"/></ClkMux><FbMux Nm="FB1_8_N"><IPort NNm="FB1_8_Q"/></FbMux><DFlop Nm="FB1_8_FF"><FlopPort NNm="FB1_8_OR" Port="D"/><FlopPort NNm="FB1_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_8_OR"><OPort NNm="FB1_8_OR"/><IPort NNm="FB1_PT27"/><IPort NNm="FB1_PT7"/><IPort NNm="FB1_PT6"/><IPort NNm="FB1_PT11"/><IPort NNm="FB1_PT26"/></Or></Mc><Mc Nm="FB1_9"><ClkMux Nm="FB1_9_MC_CLK" Rate="1"><IPort NNm="FB1_PT4"/><OPort NNm="FB1_9_MC_CLK"/></ClkMux><XorMux Nm="FB1_9_AND"><IPort NNm="FB1_9_OR"/></XorMux><FbMux Nm="FB1_9_N"><IPort NNm="FB1_9_Q"/></FbMux><DFlop Nm="FB1_9_FF"><FlopPort NNm="FB1_9_OR" Port="D"/><FlopPort NNm="FB1_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_9_OR"><OPort NNm="FB1_9_OR"/><IPort NNm="FB1_PT20"/><IPort NNm="FB1_PT13"/><IPort NNm="FB1_PT15"/><IPort NNm="FB1_PT17"/><IPort NNm="FB1_PT19"/><IPort NNm="FB1_PT14"/><IPort NNm="FB1_PT16"/><IPort NNm="FB1_PT18"/><IPort NNm="FB1_PT21"/><IPort NNm="FB1_PT23"/><IPort NNm="FB1_PT24"/><IPort NNm="FB1_PT34"/></Or></Mc><Mc Nm="FB1_10"><ClkMux Nm="FB1_10_MC_CLK" Rate="1"><IPort NNm="FB1_PT4"/><OPort NNm="FB1_10_MC_CLK"/></ClkMux><XorMux Nm="FB1_10_AND"><IPort NNm="FB1_10_OR"/></XorMux><FbMux Nm="FB1_10_N"><IPort NNm="FB1_10_Q"/></FbMux><DFlop Nm="FB1_10_FF"><FlopPort NNm="FB1_10_OR" Port="D"/><FlopPort NNm="FB1_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_10_OR"><OPort NNm="FB1_10_OR"/><IPort NNm="FB1_PT10"/><IPort NNm="FB1_PT5"/><IPort NNm="FB1_PT7"/><IPort NNm="FB1_PT9"/><IPort NNm="FB1_PT6"/><IPort NNm="FB1_PT8"/><IPort NNm="FB1_PT11"/><IPort NNm="FB1_PT12"/><IPort NNm="FB1_PT37"/></Or></Mc><Mc Nm="FB1_11"><ClkMux Nm="FB1_11_MC_CLK" Rate="1"><IPort NNm="FB1_PT4"/><OPort NNm="FB1_11_MC_CLK"/></ClkMux><FbMux Nm="FB1_11_N"><IPort NNm="FB1_11_Q"/></FbMux><DFlop Nm="FB1_11_FF"><FlopPort NNm="FB1_11_OR" Port="D"/><FlopPort NNm="FB1_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_11_OR"><OPort NNm="FB1_11_OR"/><IPort NNm="FB1_PT2"/><IPort NNm="FB1_PT1"/><IPort NNm="FB1_PT0"/><IPort NNm="FB1_PT3"/></Or></Mc><Mc Nm="FB1_12"><ClkMux Nm="FB1_12_MC_CLK" Rate="1"><IPort NNm="FB1_PT4"/><OPort NNm="FB1_12_MC_CLK"/></ClkMux><FbMux Nm="FB1_12_N"><IPort NNm="FB1_12_Q"/></FbMux><DFlop Nm="FB1_12_FF"><FlopPort NNm="FB1_12_OR" Port="D"/><FlopPort NNm="FB1_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_12_OR"><OPort NNm="FB1_12_OR"/><IPort NNm="FB1_PT52"/><IPort NNm="FB1_PT53"/><IPort NNm="FB1_PT54"/><IPort NNm="FB1_PT46"/><IPort NNm="FB1_PT51"/><IPort NNm="FB1_PT55"/></Or></Mc><Mc Nm="FB1_13"><ClkMux Nm="FB1_13_MC_CLK" Rate="1"><IPort NNm="FB1_PT4"/><OPort NNm="FB1_13_MC_CLK"/></ClkMux><FbMux Nm="FB1_13_N"><IPort NNm="FB1_13_Q"/></FbMux><DFlop Nm="FB1_13_FF"><FlopPort NNm="FB1_13_OR" Port="D"/><FlopPort NNm="FB1_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_13_OR"><OPort NNm="FB1_13_OR"/><IPort NNm="FB1_PT48"/><IPort NNm="FB1_PT49"/><IPort NNm="FB1_PT46"/><IPort NNm="FB1_PT47"/><IPort NNm="FB1_PT50"/></Or></Mc><Mc Nm="FB1_14"><ClkMux Nm="FB1_14_MC_CLK" Rate="1"><IPort NNm="FB1_PT4"/><OPort NNm="FB1_14_MC_CLK"/></ClkMux><FbMux Nm="FB1_14_N"><IPort NNm="FB1_14_Q"/></FbMux><DFlop Nm="FB1_14_FF"><FlopPort NNm="FB1_14_OR" Port="D"/><FlopPort NNm="FB1_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_14_OR"><OPort NNm="FB1_14_OR"/><IPort NNm="FB1_PT44"/><IPort NNm="FB1_PT43"/><IPort NNm="FB1_PT46"/><IPort NNm="FB1_PT45"/></Or></Mc><Mc Nm="FB1_15"><ClkMux Nm="FB1_15_MC_CLK" Rate="1"><IPort NNm="FB1_PT4"/><OPort NNm="FB1_15_MC_CLK"/></ClkMux><FbMux Nm="FB1_15_N"><IPort NNm="FB1_15_Q"/></FbMux><DFlop Nm="FB1_15_FF"><FlopPort NNm="FB1_15_OR" Port="D"/><FlopPort NNm="FB1_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_15_OR"><OPort NNm="FB1_15_OR"/><IPort NNm="FB1_PT41"/><IPort NNm="FB1_PT40"/><IPort NNm="FB1_PT39"/><IPort NNm="FB1_PT42"/></Or></Mc><Mc Nm="FB1_16"><ClkMux Nm="FB1_16_MC_CLK" Rate="1"><IPort NNm="FB1_PT4"/><OPort NNm="FB1_16_MC_CLK"/></ClkMux><FbMux Nm="FB1_16_N"><IPort NNm="FB1_16_Q"/></FbMux><DFlop Nm="FB1_16_FF"><FlopPort NNm="FB1_16_OR" Port="D"/><FlopPort NNm="FB1_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_16_OR"><OPort NNm="FB1_16_OR"/><IPort NNm="FB1_PT38"/><IPort NNm="FB1_PT36"/></Or></Mc></Lb><Lb Nm="FB2"><LbT Nm="FB2_PT0" PtT="XBR_CT_X"><OPort NNm="FB2_PT0"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB2_16_Q"/></LbT><LbT Nm="FB2_PT1" PtT="XBR_CT_X"><OPort NNm="FB2_PT1"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_16_Q"/></LbT><LbT Nm="FB2_PT2" PtT="XBR_CT_X"><OPort NNm="FB2_PT2"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/></LbT><LbT Nm="FB2_PT3" PtT="XBR_CT_X"><OPort NNm="FB2_PT3"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/></LbT><LbT Nm="FB2_PT4" PtT="XBR_CT"><OPort NNm="FB2_PT4"/><IPort NNm="FB8_7_OR"/></LbT><LbT Nm="FB2_PT5" PtT="XBR_CT"><OPort NNm="FB2_PT5"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_12_Q"/></LbT><LbT Nm="FB2_PT6" PtT="XBR_CT"><OPort NNm="FB2_PT6"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB2_PT7" PtT="XBR_CT"><OPort NNm="FB2_PT7"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT8" PtT="XBR_A"><OPort NNm="FB2_PT8"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT9" PtT="XBR_B"><OPort NNm="FB2_PT9"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT10" PtT="XBR_C"><OPort NNm="FB2_PT10"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT11" PtT="XBR_A"><OPort NNm="FB2_PT11"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB2_PT12" PtT="XBR_B"><OPort NNm="FB2_PT12"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB2_PT13" PtT="XBR_C"><OPort NNm="FB2_PT13"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB2_PT14" PtT="XBR_A"><OPort NNm="FB2_PT14"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_5_I"/><IPort NNm="FB12_5_Q"/></LbT><LbT Nm="FB2_PT15" PtT="XBR_B"><OPort NNm="FB2_PT15"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB2_PT16" PtT="XBR_C"><OPort NNm="FB2_PT16"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB2_PT17" PtT="XBR_A"><OPort NNm="FB2_PT17"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB2_PT18" PtT="XBR_B"><OPort NNm="FB2_PT18"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB2_PT19" PtT="XBR_C"><OPort NNm="FB2_PT19"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB2_PT20" PtT="XBR_A"><OPort NNm="FB2_PT20"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB2_PT21" PtT="XBR_B"><OPort NNm="FB2_PT21"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT22" PtT="XBR_C"><OPort NNm="FB2_PT22"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT23" PtT="XBR_A"><OPort NNm="FB2_PT23"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT24" PtT="XBR_B"><OPort NNm="FB2_PT24"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT25" PtT="XBR_C"><OPort NNm="FB2_PT25"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT26" PtT="XBR_A"><OPort NNm="FB2_PT26"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT27" PtT="XBR_B"><OPort NNm="FB2_PT27"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB2_PT28" PtT="XBR_C"><OPort NNm="FB2_PT28"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT29" PtT="XBR_A"><OPort NNm="FB2_PT29"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT30" PtT="XBR_B"><OPort NNm="FB2_PT30"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT31" PtT="XBR_C"><OPort NNm="FB2_PT31"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT32" PtT="XBR_A"><OPort NNm="FB2_PT32"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT33" PtT="XBR_B"><OPort NNm="FB2_PT33"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT34" PtT="XBR_C"><OPort NNm="FB2_PT34"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT35" PtT="XBR_A"><OPort NNm="FB2_PT35"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB2_PT36" PtT="XBR_B"><OPort NNm="FB2_PT36"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT37" PtT="XBR_C"><OPort NNm="FB2_PT37"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT38" PtT="XBR_A"><OPort NNm="FB2_PT38"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT39" PtT="XBR_B"><OPort NNm="FB2_PT39"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT40" PtT="XBR_C"><OPort NNm="FB2_PT40"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT41" PtT="XBR_A"><OPort NNm="FB2_PT41"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT42" PtT="XBR_B"><OPort NNm="FB2_PT42"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT43" PtT="XBR_C"><OPort NNm="FB2_PT43"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT44" PtT="XBR_A"><OPort NNm="FB2_PT44"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB2_PT45" PtT="XBR_B"><OPort NNm="FB2_PT45"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT46" PtT="XBR_C"><OPort NNm="FB2_PT46"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT47" PtT="XBR_A"><OPort NNm="FB2_PT47"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT48" PtT="XBR_B"><OPort NNm="FB2_PT48"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT49" PtT="XBR_C"><OPort NNm="FB2_PT49"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT50" PtT="XBR_A"><OPort NNm="FB2_PT50"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT51" PtT="XBR_B"><OPort NNm="FB2_PT51"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT52" PtT="XBR_C"><OPort NNm="FB2_PT52"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB1_5_Q"/></LbT><LbT Nm="FB2_PT53" PtT="XBR_A"><OPort NNm="FB2_PT53"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT54" PtT="XBR_B"><OPort NNm="FB2_PT54"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT55" PtT="XBR_C"><OPort NNm="FB2_PT55"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><Mc Nm="FB2_1"/><Mc Nm="FB2_2"/><Mc Nm="FB2_3"/><Mc Nm="FB2_4"/><Mc Nm="FB2_5"/><Mc Nm="FB2_6"/><Mc Nm="FB2_7"><ClkMux Nm="FB2_7_MC_CLK" Rate="1"><IPort NNm="FB2_PT4"/><OPort NNm="FB2_7_MC_CLK"/></ClkMux><FbMux Nm="FB2_7_N"><IPort NNm="FB2_7_Q"/></FbMux><DFlop Nm="FB2_7_FF"><FlopPort NNm="FB2_7_OR" Port="D"/><FlopPort NNm="FB2_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_7_OR"><OPort NNm="FB2_7_OR"/><IPort NNm="FB2_PT46"/><IPort NNm="FB2_PT47"/><IPort NNm="FB2_PT48"/><IPort NNm="FB2_PT49"/><IPort NNm="FB2_PT50"/><IPort NNm="FB2_PT51"/><IPort NNm="FB2_PT53"/><IPort NNm="FB2_PT54"/><IPort NNm="FB2_PT14"/><IPort NNm="FB2_PT45"/><IPort NNm="FB2_PT55"/></Or></Mc><Mc Nm="FB2_8"><ClkMux Nm="FB2_8_MC_CLK" Rate="1"><IPort NNm="FB2_PT4"/><OPort NNm="FB2_8_MC_CLK"/></ClkMux><FbMux Nm="FB2_8_N"><IPort NNm="FB2_8_Q"/></FbMux><DFlop Nm="FB2_8_FF"><FlopPort NNm="FB2_8_OR" Port="D"/><FlopPort NNm="FB2_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_8_OR"><OPort NNm="FB2_8_OR"/><IPort NNm="FB2_PT37"/><IPort NNm="FB2_PT38"/><IPort NNm="FB2_PT39"/><IPort NNm="FB2_PT40"/><IPort NNm="FB2_PT41"/><IPort NNm="FB2_PT42"/><IPort NNm="FB2_PT43"/><IPort NNm="FB2_PT14"/><IPort NNm="FB2_PT36"/><IPort NNm="FB2_PT44"/></Or></Mc><Mc Nm="FB2_9"><ClkMux Nm="FB2_9_MC_CLK" Rate="1"><IPort NNm="FB2_PT4"/><OPort NNm="FB2_9_MC_CLK"/></ClkMux><FbMux Nm="FB2_9_N"><IPort NNm="FB2_9_Q"/></FbMux><DFlop Nm="FB2_9_FF"><FlopPort NNm="FB2_9_OR" Port="D"/><FlopPort NNm="FB2_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_9_OR"><OPort NNm="FB2_9_OR"/><IPort NNm="FB2_PT29"/><IPort NNm="FB2_PT30"/><IPort NNm="FB2_PT31"/><IPort NNm="FB2_PT32"/><IPort NNm="FB2_PT33"/><IPort NNm="FB2_PT34"/><IPort NNm="FB2_PT14"/><IPort NNm="FB2_PT28"/><IPort NNm="FB2_PT35"/></Or></Mc><Mc Nm="FB2_10"><ClkMux Nm="FB2_10_MC_CLK" Rate="1"><IPort NNm="FB2_PT4"/><OPort NNm="FB2_10_MC_CLK"/></ClkMux><FbMux Nm="FB2_10_N"><IPort NNm="FB2_10_Q"/></FbMux><DFlop Nm="FB2_10_FF"><FlopPort NNm="FB2_10_OR" Port="D"/><FlopPort NNm="FB2_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_10_OR"><OPort NNm="FB2_10_OR"/><IPort NNm="FB2_PT22"/><IPort NNm="FB2_PT23"/><IPort NNm="FB2_PT24"/><IPort NNm="FB2_PT25"/><IPort NNm="FB2_PT26"/><IPort NNm="FB2_PT14"/><IPort NNm="FB2_PT21"/><IPort NNm="FB2_PT27"/></Or></Mc><Mc Nm="FB2_11"><ClkMux Nm="FB2_11_MC_CLK" Rate="1"><IPort NNm="FB2_PT4"/><OPort NNm="FB2_11_MC_CLK"/></ClkMux><FbMux Nm="FB2_11_N"><IPort NNm="FB2_11_Q"/></FbMux><DFlop Nm="FB2_11_FF"><FlopPort NNm="FB2_11_OR" Port="D"/><FlopPort NNm="FB2_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_11_OR"><OPort NNm="FB2_11_OR"/><IPort NNm="FB2_PT16"/><IPort NNm="FB2_PT17"/><IPort NNm="FB2_PT18"/><IPort NNm="FB2_PT19"/><IPort NNm="FB2_PT14"/><IPort NNm="FB2_PT15"/><IPort NNm="FB2_PT20"/></Or></Mc><Mc Nm="FB2_12"/><Mc Nm="FB2_13"/><Mc Nm="FB2_14"/><Mc Nm="FB2_15"><ClkMux Nm="FB2_15_MC_CLK" Rate="1"><IPort NNm="FB2_PT4"/><OPort NNm="FB2_15_MC_CLK"/></ClkMux><XorMux Nm="FB2_15_AND"><IPort NNm="FB2_PT52"/></XorMux><FbMux Nm="FB2_15_N"><IPort NNm="FB2_15_Q"/></FbMux><DFlop Nm="FB2_15_FF"><FlopPort NNm="FB2_PT52" Port="D"/><FlopPort NNm="FB2_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_16"><ClkMux Nm="FB2_16_MC_CLK" Rate="1"><IPort NNm="FB2_PT4"/><OPort NNm="FB2_16_MC_CLK"/></ClkMux><FbMux Nm="FB2_16_N"><IPort NNm="FB2_16_Q"/></FbMux><DFlop Nm="FB2_16_FF"><FlopPort NNm="FB2_16_OR" Port="D"/><FlopPort NNm="FB2_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_16_OR"><OPort NNm="FB2_16_OR"/><IPort NNm="FB2_PT0"/><IPort NNm="FB2_PT1"/><IPort NNm="FB2_PT2"/><IPort NNm="FB2_PT3"/><IPort NNm="FB2_PT5"/><IPort NNm="FB2_PT6"/><IPort NNm="FB2_PT7"/><IPort NNm="FB2_PT8"/><IPort NNm="FB2_PT9"/><IPort NNm="FB2_PT10"/><IPort NNm="FB2_PT11"/><IPort NNm="FB2_PT14"/><IPort NNm="FB2_PT13"/><IPort NNm="FB2_PT12"/></Or></Mc></Lb><Lb Nm="FB3"><LbT Nm="FB3_PT0" PtT="XBR_CT_X"><OPort NNm="FB3_PT0"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/></LbT><LbT Nm="FB3_PT1" PtT="XBR_CT_X"><OPort NNm="FB3_PT1"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/></LbT><LbT Nm="FB3_PT2" PtT="XBR_CT_X"><OPort NNm="FB3_PT2"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_13_Q"/></LbT><LbT Nm="FB3_PT3" PtT="XBR_CT_X"><OPort NNm="FB3_PT3"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_12_Q"/></LbT><LbT Nm="FB3_PT4" PtT="XBR_CT"><OPort NNm="FB3_PT4"/><IPort NNm="FB8_7_OR"/></LbT><LbT Nm="FB3_PT5" PtT="XBR_CT"><OPort NNm="FB3_PT5"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB3_PT6" PtT="XBR_CT"><OPort NNm="FB3_PT6"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB3_PT7" PtT="XBR_CT"><OPort NNm="FB3_PT7"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB3_PT8" PtT="XBR_A"><OPort NNm="FB3_PT8"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB3_PT9" PtT="XBR_B"><OPort NNm="FB3_PT9"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB3_PT10" PtT="XBR_C"><OPort NNm="FB3_PT10"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT11" PtT="XBR_A"><OPort NNm="FB3_PT11"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT12" PtT="XBR_B"><OPort NNm="FB3_PT12"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB3_PT13" PtT="XBR_C"><OPort NNm="FB3_PT13"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_5_I"/><IPort NNm="FB12_5_Q"/></LbT><LbT Nm="FB3_PT14" PtT="XBR_A"><OPort NNm="FB3_PT14"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT15" PtT="XBR_B"><OPort NNm="FB3_PT15"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT16" PtT="XBR_C"><OPort NNm="FB3_PT16"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT17" PtT="XBR_A"><OPort NNm="FB3_PT17"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT18" PtT="XBR_B"><OPort NNm="FB3_PT18"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT19" PtT="XBR_C"><OPort NNm="FB3_PT19"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT20" PtT="XBR_A"><OPort NNm="FB3_PT20"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT21" PtT="XBR_B"><OPort NNm="FB3_PT21"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT22" PtT="XBR_C"><OPort NNm="FB3_PT22"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT23" PtT="XBR_A"><OPort NNm="FB3_PT23"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT24" PtT="XBR_B"><OPort NNm="FB3_PT24"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB3_PT25" PtT="XBR_C"><OPort NNm="FB3_PT25"/><IPort NNm="FB12_5_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT26" PtT="XBR_A"><OPort NNm="FB3_PT26"/><IPort NNm="FB16_4_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT27" PtT="XBR_B"><OPort NNm="FB3_PT27"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT28" PtT="XBR_C"><OPort NNm="FB3_PT28"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT29" PtT="XBR_A"><OPort NNm="FB3_PT29"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT30" PtT="XBR_B"><OPort NNm="FB3_PT30"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT31" PtT="XBR_C"><OPort NNm="FB3_PT31"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB3_PT32" PtT="XBR_A"><OPort NNm="FB3_PT32"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_5_I"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB3_9_Q"/></LbT><LbT Nm="FB3_PT33" PtT="XBR_B"><OPort NNm="FB3_PT33"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT34" PtT="XBR_C"><OPort NNm="FB3_PT34"/><IPort NNm="FB12_5_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT35" PtT="XBR_A"><OPort NNm="FB3_PT35"/><IPort NNm="FB16_4_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT36" PtT="XBR_B"><OPort NNm="FB3_PT36"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT37" PtT="XBR_C"><OPort NNm="FB3_PT37"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT38" PtT="XBR_A"><OPort NNm="FB3_PT38"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT39" PtT="XBR_B"><OPort NNm="FB3_PT39"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT40" PtT="XBR_C"><OPort NNm="FB3_PT40"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT41" PtT="XBR_A"><OPort NNm="FB3_PT41"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB3_PT42" PtT="XBR_B"><OPort NNm="FB3_PT42"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_5_I"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB3_8_Q"/></LbT><LbT Nm="FB3_PT43" PtT="XBR_C"><OPort NNm="FB3_PT43"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT44" PtT="XBR_A"><OPort NNm="FB3_PT44"/><IPort NNm="FB12_5_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT45" PtT="XBR_B"><OPort NNm="FB3_PT45"/><IPort NNm="FB16_4_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT46" PtT="XBR_C"><OPort NNm="FB3_PT46"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT47" PtT="XBR_A"><OPort NNm="FB3_PT47"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT48" PtT="XBR_B"><OPort NNm="FB3_PT48"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT49" PtT="XBR_C"><OPort NNm="FB3_PT49"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT50" PtT="XBR_A"><OPort NNm="FB3_PT50"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT51" PtT="XBR_B"><OPort NNm="FB3_PT51"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT52" PtT="XBR_C"><OPort NNm="FB3_PT52"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB3_PT53" PtT="XBR_A"><OPort NNm="FB3_PT53"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_5_I"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB3_7_Q"/></LbT><LbT Nm="FB3_PT54" PtT="XBR_B"><OPort NNm="FB3_PT54"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT55" PtT="XBR_C"><OPort NNm="FB3_PT55"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB2_15_Q"/></LbT><Mc Nm="FB3_1"/><Mc Nm="FB3_2"/><Mc Nm="FB3_3"/><Mc Nm="FB3_4"/><Mc Nm="FB3_5"/><Mc Nm="FB3_6"/><Mc Nm="FB3_7"><ClkMux Nm="FB3_7_MC_CLK" Rate="1"><IPort NNm="FB3_PT4"/><OPort NNm="FB3_7_MC_CLK"/></ClkMux><FbMux Nm="FB3_7_N"><IPort NNm="FB3_7_Q"/></FbMux><DFlop Nm="FB3_7_FF"><FlopPort NNm="FB3_7_OR" Port="D"/><FlopPort NNm="FB3_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB3_7_OR"><OPort NNm="FB3_7_OR"/><IPort NNm="FB3_PT53"/><IPort NNm="FB3_PT45"/><IPort NNm="FB3_PT44"/><IPort NNm="FB3_PT54"/><IPort NNm="FB3_PT46"/><IPort NNm="FB3_PT47"/><IPort NNm="FB3_PT48"/><IPort NNm="FB3_PT49"/><IPort NNm="FB3_PT50"/><IPort NNm="FB3_PT51"/><IPort NNm="FB3_PT52"/></Or></Mc><Mc Nm="FB3_8"><ClkMux Nm="FB3_8_MC_CLK" Rate="1"><IPort NNm="FB3_PT4"/><OPort NNm="FB3_8_MC_CLK"/></ClkMux><FbMux Nm="FB3_8_N"><IPort NNm="FB3_8_Q"/></FbMux><DFlop Nm="FB3_8_FF"><FlopPort NNm="FB3_8_OR" Port="D"/><FlopPort NNm="FB3_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB3_8_OR"><OPort NNm="FB3_8_OR"/><IPort NNm="FB3_PT42"/><IPort NNm="FB3_PT35"/><IPort NNm="FB3_PT34"/><IPort NNm="FB3_PT43"/><IPort NNm="FB3_PT36"/><IPort NNm="FB3_PT37"/><IPort NNm="FB3_PT38"/><IPort NNm="FB3_PT39"/><IPort NNm="FB3_PT40"/><IPort NNm="FB3_PT41"/></Or></Mc><Mc Nm="FB3_9"><ClkMux Nm="FB3_9_MC_CLK" Rate="1"><IPort NNm="FB3_PT4"/><OPort NNm="FB3_9_MC_CLK"/></ClkMux><FbMux Nm="FB3_9_N"><IPort NNm="FB3_9_Q"/></FbMux><DFlop Nm="FB3_9_FF"><FlopPort NNm="FB3_9_OR" Port="D"/><FlopPort NNm="FB3_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB3_9_OR"><OPort NNm="FB3_9_OR"/><IPort NNm="FB3_PT32"/><IPort NNm="FB3_PT26"/><IPort NNm="FB3_PT25"/><IPort NNm="FB3_PT33"/><IPort NNm="FB3_PT27"/><IPort NNm="FB3_PT28"/><IPort NNm="FB3_PT29"/><IPort NNm="FB3_PT30"/><IPort NNm="FB3_PT31"/></Or></Mc><Mc Nm="FB3_10"><ClkMux Nm="FB3_10_MC_CLK" Rate="1"><IPort NNm="FB3_PT4"/><OPort NNm="FB3_10_MC_CLK"/></ClkMux><FbMux Nm="FB3_10_N"><IPort NNm="FB3_10_Q"/></FbMux><DFlop Nm="FB3_10_FF"><FlopPort NNm="FB3_10_OR" Port="D"/><FlopPort NNm="FB3_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB3_10_OR"><OPort NNm="FB3_10_OR"/><IPort NNm="FB3_PT15"/><IPort NNm="FB3_PT16"/><IPort NNm="FB3_PT17"/><IPort NNm="FB3_PT18"/><IPort NNm="FB3_PT19"/><IPort NNm="FB3_PT20"/><IPort NNm="FB3_PT21"/><IPort NNm="FB3_PT22"/><IPort NNm="FB3_PT23"/><IPort NNm="FB3_PT13"/><IPort NNm="FB3_PT14"/><IPort NNm="FB3_PT24"/></Or></Mc><Mc Nm="FB3_11"><ClkMux Nm="FB3_11_MC_CLK" Rate="1"><IPort NNm="FB3_PT4"/><OPort NNm="FB3_11_MC_CLK"/></ClkMux><FbMux Nm="FB3_11_N"><IPort NNm="FB3_11_Q"/></FbMux><DFlop Nm="FB3_11_FF"><FlopPort NNm="FB3_11_OR" Port="D"/><FlopPort NNm="FB3_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB3_11_OR"><OPort NNm="FB3_11_OR"/><IPort NNm="FB3_PT0"/><IPort NNm="FB3_PT1"/><IPort NNm="FB3_PT2"/><IPort NNm="FB3_PT3"/><IPort NNm="FB3_PT5"/><IPort NNm="FB3_PT6"/><IPort NNm="FB3_PT7"/><IPort NNm="FB3_PT8"/><IPort NNm="FB3_PT9"/><IPort NNm="FB3_PT10"/><IPort NNm="FB3_PT13"/><IPort NNm="FB3_PT12"/><IPort NNm="FB3_PT11"/></Or></Mc><Mc Nm="FB3_12"/><Mc Nm="FB3_13"/><Mc Nm="FB3_14"/><Mc Nm="FB3_15"/><Mc Nm="FB3_16"><ClkMux Nm="FB3_16_MC_CLK" Rate="1"><IPort NNm="FB3_PT4"/><OPort NNm="FB3_16_MC_CLK"/></ClkMux><XorMux Nm="FB3_16_AND"><IPort NNm="FB3_PT55"/></XorMux><FbMux Nm="FB3_16_N"><IPort NNm="FB3_16_Q"/></FbMux><DFlop Nm="FB3_16_FF"><FlopPort NNm="FB3_PT55" Port="D"/><FlopPort NNm="FB3_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc></Lb><Lb Nm="FB4"><LbT Nm="FB4_PT0" PtT="XBR_CT_X"><OPort NNm="FB4_PT0"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/></LbT><LbT Nm="FB4_PT1" PtT="XBR_CT_X"><OPort NNm="FB4_PT1"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/></LbT><LbT Nm="FB4_PT2" PtT="XBR_CT_X"><OPort NNm="FB4_PT2"/><IPort NNm="FB4_4_Q"/></LbT><LbT Nm="FB4_PT3" PtT="XBR_CT_X"><OPort NNm="FB4_PT3"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB6_8_Q"/></LbT><LbT Nm="FB4_PT4" PtT="XBR_CT"><OPort NNm="FB4_PT4"/><IPort NNm="FB8_7_OR"/></LbT><LbT Nm="FB4_PT5" PtT="XBR_CT"><OPort NNm="FB4_PT5"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB4_1_Q"/></LbT><LbT Nm="FB4_PT6" PtT="XBR_CT"><OPort NNm="FB4_PT6"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_2_Q"/></LbT><LbT Nm="FB4_PT7" PtT="XBR_CT"><OPort NNm="FB4_PT7"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB15_4_I"/></LbT><LbT Nm="FB4_PT8" PtT="XBR_A"><OPort NNm="FB4_PT8"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB13_13_I"/></LbT><LbT Nm="FB4_PT9" PtT="XBR_B"><OPort NNm="FB4_PT9"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB15_4_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB4_PT10" PtT="XBR_C"><OPort NNm="FB4_PT10"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB13_13_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB4_PT16" PtT="XBR_C"><OPort NNm="FB4_PT16"/><IPort NNm="FB16_4_I"/><IPort NNm="FB5_11_Q"/></LbT><LbT Nm="FB4_PT22" PtT="XBR_C"><OPort NNm="FB4_PT22"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB3_16_Q"/></LbT><LbT Nm="FB4_PT25" PtT="XBR_C"><OPort NNm="FB4_PT25"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB4_5_Q"/></LbT><LbT Nm="FB4_PT28" PtT="XBR_C"><OPort NNm="FB4_PT28"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB4_5_Q"/><IPort NNm="FB4_6_Q"/><IPort NNm="FB4_12_Q"/><IPort NNm="FB4_13_Q"/><IPort NNm="FB4_14_Q"/><IPort NNm="FB4_16_Q"/></LbT><LbT Nm="FB4_PT31" PtT="XBR_C"><OPort NNm="FB4_PT31"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB4_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB4_5_Q"/><IPort NNm="FB4_6_Q"/><IPort NNm="FB4_12_Q"/><IPort NNm="FB4_13_Q"/><IPort NNm="FB4_14_Q"/><IPort NNm="FB4_16_Q"/></LbT><LbT Nm="FB4_PT34" PtT="XBR_C"><OPort NNm="FB4_PT34"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB4_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB4_5_Q"/><IPort NNm="FB4_6_Q"/><IPort NNm="FB4_12_Q"/><IPort NNm="FB4_13_Q"/><IPort NNm="FB4_14_Q"/><IPort NNm="FB4_16_Q"/><IPort NNm="FB4_8_Q"/></LbT><LbT Nm="FB4_PT37" PtT="XBR_C"><OPort NNm="FB4_PT37"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB4_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB4_5_Q"/><IPort NNm="FB4_6_Q"/><IPort NNm="FB4_12_Q"/><IPort NNm="FB4_13_Q"/><IPort NNm="FB4_14_Q"/><IPort NNm="FB4_16_Q"/><IPort NNm="FB4_8_Q"/><IPort NNm="FB4_9_Q"/></LbT><LbT Nm="FB4_PT40" PtT="XBR_C"><OPort NNm="FB4_PT40"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB4_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB4_5_Q"/><IPort NNm="FB4_6_Q"/><IPort NNm="FB4_12_Q"/><IPort NNm="FB4_13_Q"/><IPort NNm="FB4_14_Q"/><IPort NNm="FB4_16_Q"/><IPort NNm="FB4_8_Q"/><IPort NNm="FB4_9_Q"/><IPort NNm="FB4_10_Q"/></LbT><LbT Nm="FB4_PT43" PtT="XBR_C"><OPort NNm="FB4_PT43"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB4_5_Q"/><IPort NNm="FB4_6_Q"/></LbT><LbT Nm="FB4_PT46" PtT="XBR_C"><OPort NNm="FB4_PT46"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB4_5_Q"/><IPort NNm="FB4_6_Q"/><IPort NNm="FB4_12_Q"/></LbT><LbT Nm="FB4_PT49" PtT="XBR_C"><OPort NNm="FB4_PT49"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB4_5_Q"/><IPort NNm="FB4_6_Q"/><IPort NNm="FB4_12_Q"/><IPort NNm="FB4_13_Q"/></LbT><LbT Nm="FB4_PT52" PtT="XBR_C"><OPort NNm="FB4_PT52"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB4_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB4_5_Q"/><IPort NNm="FB4_6_Q"/><IPort NNm="FB4_12_Q"/><IPort NNm="FB4_13_Q"/><IPort NNm="FB4_14_Q"/><IPort NNm="FB4_16_Q"/><IPort NNm="FB4_8_Q"/><IPort NNm="FB4_9_Q"/><IPort NNm="FB4_10_Q"/><IPort NNm="FB4_11_Q"/></LbT><LbT Nm="FB4_PT55" PtT="XBR_C"><OPort NNm="FB4_PT55"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB4_5_Q"/><IPort NNm="FB4_6_Q"/><IPort NNm="FB4_12_Q"/><IPort NNm="FB4_13_Q"/><IPort NNm="FB4_14_Q"/></LbT><Mc Nm="FB4_1"><ClkMux Nm="FB4_1_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_1_MC_CLK"/></ClkMux><FbMux Nm="FB4_1_N"><IPort NNm="FB4_1_Q"/></FbMux><DFlop Nm="FB4_1_FF"><FlopPort NNm="FB4_1_OR" Port="D"/><FlopPort NNm="FB4_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB4_1_OR"><OPort NNm="FB4_1_OR"/><IPort NNm="FB4_PT8"/><IPort NNm="FB4_PT7"/><IPort NNm="FB4_PT5"/><IPort NNm="FB4_PT10"/><IPort NNm="FB4_PT9"/></Or></Mc><Mc Nm="FB4_2"><ClkMux Nm="FB4_2_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_2_MC_CLK"/></ClkMux><FbMux Nm="FB4_2_N"><IPort NNm="FB4_2_Q"/></FbMux><DFlop Nm="FB4_2_FF"><FlopPort NNm="FB4_2_OR" Port="D"/><FlopPort NNm="FB4_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB4_2_OR"><OPort NNm="FB4_2_OR"/><IPort NNm="FB4_PT6"/><IPort NNm="FB4_PT3"/><IPort NNm="FB4_PT5"/></Or></Mc><Mc Nm="FB4_3"><ClkMux Nm="FB4_3_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_3_MC_CLK"/></ClkMux><FbMux Nm="FB4_3_N"><IPort NNm="FB4_3_Q"/></FbMux><DFlop Nm="FB4_3_FF"><FlopPort NNm="FB4_3_OR" Port="D"/><FlopPort NNm="FB4_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB4_PT16" Port="CE"/></DFlop><Or Nm="FB4_3_OR"><OPort NNm="FB4_3_OR"/><IPort NNm="FB4_PT2"/></Or></Mc><Mc Nm="FB4_4"><ClkMux Nm="FB4_4_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_4_MC_CLK"/></ClkMux><FbMux Nm="FB4_4_N"><IPort NNm="FB4_4_Q"/></FbMux><DFlop Nm="FB4_4_FF"><FlopPort NNm="FB4_4_OR" Port="D"/><FlopPort NNm="FB4_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB4_4_OR"><OPort NNm="FB4_4_OR"/><IPort NNm="FB4_PT0"/><IPort NNm="FB4_PT1"/></Or></Mc><Mc Nm="FB4_5"><ClkMux Nm="FB4_5_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_5_MC_CLK"/></ClkMux><XorMux Nm="FB4_5_AND"><IPort NNm="FB4_PT22"/></XorMux><FbMux Nm="FB4_5_N"><IPort NNm="FB4_5_Q"/></FbMux><DFlop Nm="FB4_5_FF"><FlopPort NNm="FB4_PT22" Port="D"/><FlopPort NNm="FB4_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_6"><ClkMux Nm="FB4_6_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_6_MC_CLK"/></ClkMux><XorMux Nm="FB4_6_AND"><IPort NNm="FB4_PT25"/></XorMux><FbMux Nm="FB4_6_N"><IPort NNm="FB4_6_Q"/></FbMux><DFlop Nm="FB4_6_FF"><FlopPort NNm="FB4_PT25" Port="D"/><FlopPort NNm="FB4_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_7"><ClkMux Nm="FB4_7_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_7_MC_CLK"/></ClkMux><XorMux Nm="FB4_7_AND"><IPort NNm="FB4_PT28"/></XorMux><FbMux Nm="FB4_7_N"><IPort NNm="FB4_7_Q"/></FbMux><DFlop Nm="FB4_7_FF"><FlopPort NNm="FB4_PT28" Port="D"/><FlopPort NNm="FB4_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_8"><ClkMux Nm="FB4_8_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_8_MC_CLK"/></ClkMux><XorMux Nm="FB4_8_AND"><IPort NNm="FB4_PT31"/></XorMux><FbMux Nm="FB4_8_N"><IPort NNm="FB4_8_Q"/></FbMux><DFlop Nm="FB4_8_FF"><FlopPort NNm="FB4_PT31" Port="D"/><FlopPort NNm="FB4_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_9"><ClkMux Nm="FB4_9_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_9_MC_CLK"/></ClkMux><XorMux Nm="FB4_9_AND"><IPort NNm="FB4_PT34"/></XorMux><FbMux Nm="FB4_9_N"><IPort NNm="FB4_9_Q"/></FbMux><DFlop Nm="FB4_9_FF"><FlopPort NNm="FB4_PT34" Port="D"/><FlopPort NNm="FB4_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_10"><ClkMux Nm="FB4_10_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_10_MC_CLK"/></ClkMux><XorMux Nm="FB4_10_AND"><IPort NNm="FB4_PT37"/></XorMux><FbMux Nm="FB4_10_N"><IPort NNm="FB4_10_Q"/></FbMux><DFlop Nm="FB4_10_FF"><FlopPort NNm="FB4_PT37" Port="D"/><FlopPort NNm="FB4_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_11"><ClkMux Nm="FB4_11_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_11_MC_CLK"/></ClkMux><XorMux Nm="FB4_11_AND"><IPort NNm="FB4_PT40"/></XorMux><FbMux Nm="FB4_11_N"><IPort NNm="FB4_11_Q"/></FbMux><DFlop Nm="FB4_11_FF"><FlopPort NNm="FB4_PT40" Port="D"/><FlopPort NNm="FB4_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_12"><ClkMux Nm="FB4_12_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_12_MC_CLK"/></ClkMux><XorMux Nm="FB4_12_AND"><IPort NNm="FB4_PT43"/></XorMux><FbMux Nm="FB4_12_N"><IPort NNm="FB4_12_Q"/></FbMux><DFlop Nm="FB4_12_FF"><FlopPort NNm="FB4_PT43" Port="D"/><FlopPort NNm="FB4_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_13"><ClkMux Nm="FB4_13_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_13_MC_CLK"/></ClkMux><XorMux Nm="FB4_13_AND"><IPort NNm="FB4_PT46"/></XorMux><FbMux Nm="FB4_13_N"><IPort NNm="FB4_13_Q"/></FbMux><DFlop Nm="FB4_13_FF"><FlopPort NNm="FB4_PT46" Port="D"/><FlopPort NNm="FB4_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_14"><ClkMux Nm="FB4_14_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_14_MC_CLK"/></ClkMux><XorMux Nm="FB4_14_AND"><IPort NNm="FB4_PT49"/></XorMux><FbMux Nm="FB4_14_N"><IPort NNm="FB4_14_Q"/></FbMux><DFlop Nm="FB4_14_FF"><FlopPort NNm="FB4_PT49" Port="D"/><FlopPort NNm="FB4_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_15"><ClkMux Nm="FB4_15_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_15_MC_CLK"/></ClkMux><XorMux Nm="FB4_15_AND"><IPort NNm="FB4_PT52"/></XorMux><FbMux Nm="FB4_15_N"><IPort NNm="FB4_15_Q"/></FbMux><DFlop Nm="FB4_15_FF"><FlopPort NNm="FB4_PT52" Port="D"/><FlopPort NNm="FB4_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_16"><ClkMux Nm="FB4_16_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_16_MC_CLK"/></ClkMux><XorMux Nm="FB4_16_AND"><IPort NNm="FB4_PT55"/></XorMux><FbMux Nm="FB4_16_N"><IPort NNm="FB4_16_Q"/></FbMux><DFlop Nm="FB4_16_FF"><FlopPort NNm="FB4_PT55" Port="D"/><FlopPort NNm="FB4_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc></Lb><Lb Nm="FB5"><LbT Nm="FB5_PT0" PtT="XBR_CT_X"><OPort NNm="FB5_PT0"/><IPort NNm="FB10_12_I"/></LbT><LbT Nm="FB5_PT1" PtT="XBR_CT_X"><OPort NNm="FB5_PT1"/><IPort NNm="FB10_11_I"/></LbT><LbT Nm="FB5_PT2" PtT="XBR_CT_X"><OPort NNm="FB5_PT2"/><IPort NNm="FB10_6_I"/></LbT><LbT Nm="FB5_PT3" PtT="XBR_CT_X"><OPort NNm="FB5_PT3"/><IPort NNm="FB10_5_I"/></LbT><LbT Nm="FB5_PT4" PtT="XBR_CT"><OPort NNm="FB5_PT4"/><IPort NNm="FB8_7_OR"/></LbT><LbT Nm="FB5_PT5" PtT="XBR_CT"><OPort NNm="FB5_PT5"/><IPort NNm="FB10_4_I"/></LbT><LbT Nm="FB5_PT6" PtT="XBR_CT"><OPort NNm="FB5_PT6"/><IPort NNm="FB10_3_I"/></LbT><LbT Nm="FB5_PT7" PtT="XBR_CT"><OPort NNm="FB5_PT7"/><IPort NNm="FB10_2_I"/></LbT><LbT Nm="FB5_PT8" PtT="XBR_A"><OPort NNm="FB5_PT8"/><IPort NNm="FB10_1_I"/></LbT><LbT Nm="FB5_PT9" PtT="XBR_B"><OPort NNm="FB5_PT9"/><IPort NNm="FB16_4_I"/><IPort NNm="FB5_11_Q"/></LbT><LbT Nm="FB5_PT10" PtT="XBR_C"><OPort NNm="FB5_PT10"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB5_PT11" PtT="XBR_A"><OPort NNm="FB5_PT11"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_2_Q"/><IPort NNm="FB9_8_Q"/></LbT><LbT Nm="FB5_PT12" PtT="XBR_B"><OPort NNm="FB5_PT12"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_8_Q"/></LbT><LbT Nm="FB5_PT13" PtT="XBR_C"><OPort NNm="FB5_PT13"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB5_PT14" PtT="XBR_A"><OPort NNm="FB5_PT14"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_9_Q"/></LbT><LbT Nm="FB5_PT15" PtT="XBR_B"><OPort NNm="FB5_PT15"/><IPort NNm="FB16_4_I"/><IPort NNm="FB5_10_Q"/></LbT><LbT Nm="FB5_PT16" PtT="XBR_C"><OPort NNm="FB5_PT16"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB5_PT17" PtT="XBR_A"><OPort NNm="FB5_PT17"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB15_3_I"/></LbT><LbT Nm="FB5_PT18" PtT="XBR_B"><OPort NNm="FB5_PT18"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB13_12_I"/></LbT><LbT Nm="FB5_PT19" PtT="XBR_C"><OPort NNm="FB5_PT19"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB15_3_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB5_PT20" PtT="XBR_A"><OPort NNm="FB5_PT20"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB13_12_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB5_PT21" PtT="XBR_B"><OPort NNm="FB5_PT21"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB15_16_I"/></LbT><LbT Nm="FB5_PT22" PtT="XBR_C"><OPort NNm="FB5_PT22"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB5_PT23" PtT="XBR_A"><OPort NNm="FB5_PT23"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB14_12_I"/></LbT><LbT Nm="FB5_PT24" PtT="XBR_B"><OPort NNm="FB5_PT24"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB15_16_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB5_PT25" PtT="XBR_C"><OPort NNm="FB5_PT25"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB14_12_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB5_PT26" PtT="XBR_A"><OPort NNm="FB5_PT26"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_8_Q"/></LbT><LbT Nm="FB5_PT27" PtT="XBR_B"><OPort NNm="FB5_PT27"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB14_4_I"/></LbT><LbT Nm="FB5_PT28" PtT="XBR_C"><OPort NNm="FB5_PT28"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB13_1_I"/></LbT><LbT Nm="FB5_PT29" PtT="XBR_A"><OPort NNm="FB5_PT29"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB14_4_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB5_PT30" PtT="XBR_B"><OPort NNm="FB5_PT30"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB13_1_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB5_PT31" PtT="XBR_C"><OPort NNm="FB5_PT31"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_7_Q"/></LbT><LbT Nm="FB5_PT32" PtT="XBR_A"><OPort NNm="FB5_PT32"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB15_11_I"/></LbT><LbT Nm="FB5_PT33" PtT="XBR_B"><OPort NNm="FB5_PT33"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB13_16_I"/></LbT><LbT Nm="FB5_PT34" PtT="XBR_C"><OPort NNm="FB5_PT34"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB15_11_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB5_PT35" PtT="XBR_A"><OPort NNm="FB5_PT35"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB13_16_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB5_PT36" PtT="XBR_B"><OPort NNm="FB5_PT36"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_16_Q"/></LbT><LbT Nm="FB5_PT37" PtT="XBR_C"><OPort NNm="FB5_PT37"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB15_12_I"/></LbT><LbT Nm="FB5_PT38" PtT="XBR_A"><OPort NNm="FB5_PT38"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB14_16_I"/></LbT><LbT Nm="FB5_PT39" PtT="XBR_B"><OPort NNm="FB5_PT39"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB15_12_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB5_PT40" PtT="XBR_C"><OPort NNm="FB5_PT40"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB14_16_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB5_PT41" PtT="XBR_A"><OPort NNm="FB5_PT41"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_6_Q"/></LbT><LbT Nm="FB5_PT42" PtT="XBR_B"><OPort NNm="FB5_PT42"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB15_13_I"/></LbT><LbT Nm="FB5_PT43" PtT="XBR_C"><OPort NNm="FB5_PT43"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB5_PT44" PtT="XBR_A"><OPort NNm="FB5_PT44"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB14_14_I"/></LbT><LbT Nm="FB5_PT45" PtT="XBR_B"><OPort NNm="FB5_PT45"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB15_13_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB5_PT46" PtT="XBR_C"><OPort NNm="FB5_PT46"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB5_PT47" PtT="XBR_A"><OPort NNm="FB5_PT47"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB14_14_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB5_PT48" PtT="XBR_B"><OPort NNm="FB5_PT48"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_4_Q"/></LbT><LbT Nm="FB5_PT49" PtT="XBR_C"><OPort NNm="FB5_PT49"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB5_PT52" PtT="XBR_C"><OPort NNm="FB5_PT52"/><IPort NNm="FB16_4_I"/></LbT><Mc Nm="FB5_1"><ClkMux Nm="FB5_1_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_1_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_1_I"><IPort NNm="FLASH_A_A&lt;7&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB5_1_O"><IPort NNm="FB5_1_Q"/><OPort NNm="FLASH_A_A&lt;7&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB5_1_FF"><FlopPort NNm="FB5_1_OR" Port="D"/><FlopPort NNm="FB5_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB5_PT10" Port="CE"/></DFlop><Or Nm="FB5_1_OR"><OPort NNm="FB5_1_OR"/><IPort NNm="FB5_PT8"/></Or></Mc><Mc Nm="FB5_2"><ClkMux Nm="FB5_2_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_2_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_2_I"><IPort NNm="FLASH_A_A&lt;6&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB5_2_O"><IPort NNm="FB5_2_Q"/><OPort NNm="FLASH_A_A&lt;6&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB5_2_FF"><FlopPort NNm="FB5_2_OR" Port="D"/><FlopPort NNm="FB5_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB5_PT10" Port="CE"/></DFlop><Or Nm="FB5_2_OR"><OPort NNm="FB5_2_OR"/><IPort NNm="FB5_PT7"/></Or></Mc><Mc Nm="FB5_3"><ClkMux Nm="FB5_3_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_3_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_3_I"><IPort NNm="FLASH_A_A&lt;5&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB5_3_O"><IPort NNm="FB5_3_Q"/><OPort NNm="FLASH_A_A&lt;5&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB5_3_FF"><FlopPort NNm="FB5_3_OR" Port="D"/><FlopPort NNm="FB5_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB5_PT10" Port="CE"/></DFlop><Or Nm="FB5_3_OR"><OPort NNm="FB5_3_OR"/><IPort NNm="FB5_PT6"/></Or></Mc><Mc Nm="FB5_4"><ClkMux Nm="FB5_4_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_4_MC_CLK"/></ClkMux><FbMux Nm="FB5_4_N"><IPort NNm="FB5_4_Q"/></FbMux><DFlop Nm="FB5_4_FF"><FlopPort NNm="FB5_4_OR" Port="D"/><FlopPort NNm="FB5_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_4_OR"><OPort NNm="FB5_4_OR"/><IPort NNm="FB5_PT44"/><IPort NNm="FB5_PT42"/><IPort NNm="FB5_PT48"/><IPort NNm="FB5_PT47"/><IPort NNm="FB5_PT45"/></Or></Mc><Mc Nm="FB5_5"><ClkMux Nm="FB5_5_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_5_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_5_I"><IPort NNm="FLASH_A_A&lt;4&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB5_5_O"><IPort NNm="FB5_5_Q"/><OPort NNm="FLASH_A_A&lt;4&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB5_5_FF"><FlopPort NNm="FB5_5_OR" Port="D"/><FlopPort NNm="FB5_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB5_PT10" Port="CE"/></DFlop><Or Nm="FB5_5_OR"><OPort NNm="FB5_5_OR"/><IPort NNm="FB5_PT5"/></Or></Mc><Mc Nm="FB5_6"><ClkMux Nm="FB5_6_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_6_MC_CLK"/></ClkMux><FbMux Nm="FB5_6_N"><IPort NNm="FB5_6_Q"/></FbMux><DFlop Nm="FB5_6_FF"><FlopPort NNm="FB5_6_OR" Port="D"/><FlopPort NNm="FB5_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_6_OR"><OPort NNm="FB5_6_OR"/><IPort NNm="FB5_PT38"/><IPort NNm="FB5_PT37"/><IPort NNm="FB5_PT41"/><IPort NNm="FB5_PT40"/><IPort NNm="FB5_PT39"/></Or></Mc><Mc Nm="FB5_7"><ClkMux Nm="FB5_7_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_7_MC_CLK"/></ClkMux><FbMux Nm="FB5_7_N"><IPort NNm="FB5_7_Q"/></FbMux><DFlop Nm="FB5_7_FF"><FlopPort NNm="FB5_7_OR" Port="D"/><FlopPort NNm="FB5_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_7_OR"><OPort NNm="FB5_7_OR"/><IPort NNm="FB5_PT28"/><IPort NNm="FB5_PT27"/><IPort NNm="FB5_PT31"/><IPort NNm="FB5_PT29"/><IPort NNm="FB5_PT30"/></Or></Mc><Mc Nm="FB5_8"><ClkMux Nm="FB5_8_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_8_MC_CLK"/></ClkMux><FbMux Nm="FB5_8_N"><IPort NNm="FB5_8_Q"/></FbMux><DFlop Nm="FB5_8_FF"><FlopPort NNm="FB5_8_OR" Port="D"/><FlopPort NNm="FB5_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_8_OR"><OPort NNm="FB5_8_OR"/><IPort NNm="FB5_PT23"/><IPort NNm="FB5_PT21"/><IPort NNm="FB5_PT26"/><IPort NNm="FB5_PT25"/><IPort NNm="FB5_PT24"/></Or></Mc><Mc Nm="FB5_9"><ClkMux Nm="FB5_9_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_9_MC_CLK"/></ClkMux><FbMux Nm="FB5_9_N"><IPort NNm="FB5_9_Q"/></FbMux><DFlop Nm="FB5_9_FF"><FlopPort NNm="FB5_9_OR" Port="D"/><FlopPort NNm="FB5_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_9_OR"><OPort NNm="FB5_9_OR"/><IPort NNm="FB5_PT18"/><IPort NNm="FB5_PT17"/><IPort NNm="FB5_PT14"/><IPort NNm="FB5_PT20"/><IPort NNm="FB5_PT19"/></Or></Mc><Mc Nm="FB5_10"><ClkMux Nm="FB5_10_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_10_MC_CLK"/></ClkMux><FbMux Nm="FB5_10_N"><IPort NNm="FB5_10_Q"/></FbMux><DFlop Nm="FB5_10_FF"><FlopPort NNm="FB5_10_OR" Port="D"/><FlopPort NNm="FB5_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_10_OR"><OPort NNm="FB5_10_OR"/><IPort NNm="FB5_PT15"/><IPort NNm="FB5_PT12"/><IPort NNm="FB5_PT14"/></Or></Mc><Mc Nm="FB5_11"><ClkMux Nm="FB5_11_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_11_MC_CLK"/></ClkMux><FbMux Nm="FB5_11_N"><IPort NNm="FB5_11_Q"/></FbMux><DFlop Nm="FB5_11_FF"><FlopPort NNm="FB5_11_OR" Port="D"/><FlopPort NNm="FB5_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_11_OR"><OPort NNm="FB5_11_OR"/><IPort NNm="FB5_PT9"/><IPort NNm="FB5_PT11"/></Or></Mc><Mc Nm="FB5_12"><ClkMux Nm="FB5_12_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_12_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_12_I"><IPort NNm="FLASH_A_A&lt;3&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB5_12_O"><IPort NNm="FB5_12_Q"/><OPort NNm="FLASH_A_A&lt;3&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB5_12_FF"><FlopPort NNm="FB5_12_OR" Port="D"/><FlopPort NNm="FB5_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB5_PT10" Port="CE"/></DFlop><Or Nm="FB5_12_OR"><OPort NNm="FB5_12_OR"/><IPort NNm="FB5_PT3"/></Or></Mc><Mc Nm="FB5_13"><ClkMux Nm="FB5_13_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_13_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_13_I"><IPort NNm="FLASH_A_A&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB5_13_O"><IPort NNm="FB5_13_Q"/><OPort NNm="FLASH_A_A&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB5_13_FF"><FlopPort NNm="FB5_13_OR" Port="D"/><FlopPort NNm="FB5_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB5_PT10" Port="CE"/></DFlop><Or Nm="FB5_13_OR"><OPort NNm="FB5_13_OR"/><IPort NNm="FB5_PT2"/></Or></Mc><Mc Nm="FB5_14"><ClkMux Nm="FB5_14_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_14_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_14_I"><IPort NNm="FLASH_A_A&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB5_14_O"><IPort NNm="FB5_14_Q"/><OPort NNm="FLASH_A_A&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB5_14_FF"><FlopPort NNm="FB5_14_OR" Port="D"/><FlopPort NNm="FB5_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB5_PT10" Port="CE"/></DFlop><Or Nm="FB5_14_OR"><OPort NNm="FB5_14_OR"/><IPort NNm="FB5_PT1"/></Or></Mc><Mc Nm="FB5_15"><ClkMux Nm="FB5_15_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_15_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_15_I"><IPort NNm="FLASH_A_A&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB5_15_O"><IPort NNm="FB5_15_Q"/><OPort NNm="FLASH_A_A&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB5_15_FF"><FlopPort NNm="FB5_15_OR" Port="D"/><FlopPort NNm="FB5_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB5_PT10" Port="CE"/></DFlop><Or Nm="FB5_15_OR"><OPort NNm="FB5_15_OR"/><IPort NNm="FB5_PT0"/></Or></Mc><Mc Nm="FB5_16"><ClkMux Nm="FB5_16_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_16_MC_CLK"/></ClkMux><FbMux Nm="FB5_16_N"><IPort NNm="FB5_16_Q"/></FbMux><DFlop Nm="FB5_16_FF"><FlopPort NNm="FB5_16_OR" Port="D"/><FlopPort NNm="FB5_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_16_OR"><OPort NNm="FB5_16_OR"/><IPort NNm="FB5_PT33"/><IPort NNm="FB5_PT32"/><IPort NNm="FB5_PT36"/><IPort NNm="FB5_PT35"/><IPort NNm="FB5_PT34"/></Or></Mc></Lb><Lb Nm="FB6"><LbT Nm="FB6_PT0" PtT="XBR_CT_X"><OPort NNm="FB6_PT0"/><IPort NNm="FB11_4_I"/></LbT><LbT Nm="FB6_PT1" PtT="XBR_CT_X"><OPort NNm="FB6_PT1"/><IPort NNm="FB11_11_I"/></LbT><LbT Nm="FB6_PT2" PtT="XBR_CT_X"><OPort NNm="FB6_PT2"/><IPort NNm="FB11_12_I"/></LbT><LbT Nm="FB6_PT3" PtT="XBR_CT_X"><OPort NNm="FB6_PT3"/><IPort NNm="FB11_13_I"/></LbT><LbT Nm="FB6_PT4" PtT="XBR_CT"><OPort NNm="FB6_PT4"/><IPort NNm="FB8_7_OR"/></LbT><LbT Nm="FB6_PT5" PtT="XBR_CT"><OPort NNm="FB6_PT5"/><IPort NNm="FB11_14_I"/></LbT><LbT Nm="FB6_PT6" PtT="XBR_CT"><OPort NNm="FB6_PT6"/><IPort NNm="FB11_15_I"/></LbT><LbT Nm="FB6_PT7" PtT="XBR_CT"><OPort NNm="FB6_PT7"/><IPort NNm="FB11_16_I"/></LbT><LbT Nm="FB6_PT8" PtT="XBR_A"><OPort NNm="FB6_PT8"/><IPort NNm="FB12_15_I"/></LbT><LbT Nm="FB6_PT9" PtT="XBR_B"><OPort NNm="FB6_PT9"/><IPort NNm="FB11_2_I"/></LbT><LbT Nm="FB6_PT10" PtT="XBR_C"><OPort NNm="FB6_PT10"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB6_PT11" PtT="XBR_A"><OPort NNm="FB6_PT11"/><IPort NNm="FB11_3_I"/></LbT><LbT Nm="FB6_PT12" PtT="XBR_B"><OPort NNm="FB6_PT12"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB6_9_Q"/></LbT><LbT Nm="FB6_PT13" PtT="XBR_C"><OPort NNm="FB6_PT13"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB6_PT14" PtT="XBR_A"><OPort NNm="FB6_PT14"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB6_10_Q"/></LbT><LbT Nm="FB6_PT15" PtT="XBR_B"><OPort NNm="FB6_PT15"/><IPort NNm="FB16_4_I"/><IPort NNm="FB6_11_Q"/></LbT><LbT Nm="FB6_PT16" PtT="XBR_C"><OPort NNm="FB6_PT16"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB6_PT17" PtT="XBR_A"><OPort NNm="FB6_PT17"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB15_2_I"/></LbT><LbT Nm="FB6_PT18" PtT="XBR_B"><OPort NNm="FB6_PT18"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB13_6_I"/></LbT><LbT Nm="FB6_PT19" PtT="XBR_C"><OPort NNm="FB6_PT19"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB15_2_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB6_PT20" PtT="XBR_A"><OPort NNm="FB6_PT20"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB13_6_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB6_PT21" PtT="XBR_B"><OPort NNm="FB6_PT21"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB15_14_I"/></LbT><LbT Nm="FB6_PT22" PtT="XBR_C"><OPort NNm="FB6_PT22"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB6_PT23" PtT="XBR_A"><OPort NNm="FB6_PT23"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB14_13_I"/></LbT><LbT Nm="FB6_PT24" PtT="XBR_B"><OPort NNm="FB6_PT24"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB15_14_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB6_PT25" PtT="XBR_C"><OPort NNm="FB6_PT25"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB6_PT26" PtT="XBR_A"><OPort NNm="FB6_PT26"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB14_13_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB6_PT27" PtT="XBR_B"><OPort NNm="FB6_PT27"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB6_9_Q"/></LbT><LbT Nm="FB6_PT28" PtT="XBR_C"><OPort NNm="FB6_PT28"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB16_16_I"/></LbT><LbT Nm="FB6_PT29" PtT="XBR_A"><OPort NNm="FB6_PT29"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB14_5_I"/></LbT><LbT Nm="FB6_PT30" PtT="XBR_B"><OPort NNm="FB6_PT30"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB16_16_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB6_PT31" PtT="XBR_C"><OPort NNm="FB6_PT31"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB14_5_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB6_PT32" PtT="XBR_A"><OPort NNm="FB6_PT32"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB6_8_Q"/></LbT><LbT Nm="FB6_PT33" PtT="XBR_B"><OPort NNm="FB6_PT33"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB14_3_I"/></LbT><LbT Nm="FB6_PT34" PtT="XBR_C"><OPort NNm="FB6_PT34"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB13_2_I"/></LbT><LbT Nm="FB6_PT35" PtT="XBR_A"><OPort NNm="FB6_PT35"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB14_3_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB6_PT36" PtT="XBR_B"><OPort NNm="FB6_PT36"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB13_2_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB6_PT37" PtT="XBR_C"><OPort NNm="FB6_PT37"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB6_7_Q"/></LbT><LbT Nm="FB6_PT38" PtT="XBR_A"><OPort NNm="FB6_PT38"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB14_2_I"/></LbT><LbT Nm="FB6_PT39" PtT="XBR_B"><OPort NNm="FB6_PT39"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB13_3_I"/></LbT><LbT Nm="FB6_PT40" PtT="XBR_C"><OPort NNm="FB6_PT40"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB14_2_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB6_PT41" PtT="XBR_A"><OPort NNm="FB6_PT41"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB13_3_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB6_PT42" PtT="XBR_B"><OPort NNm="FB6_PT42"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB6_4_Q"/></LbT><LbT Nm="FB6_PT43" PtT="XBR_C"><OPort NNm="FB6_PT43"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB6_PT46" PtT="XBR_C"><OPort NNm="FB6_PT46"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB6_PT49" PtT="XBR_C"><OPort NNm="FB6_PT49"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB6_PT52" PtT="XBR_C"><OPort NNm="FB6_PT52"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB6_PT55" PtT="XBR_C"><OPort NNm="FB6_PT55"/><IPort NNm="FB16_4_I"/></LbT><Mc Nm="FB6_1"><ClkMux Nm="FB6_1_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_1_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_1_I"><IPort NNm="FLASH_A_A&lt;8&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_1_O"><IPort NNm="FB6_1_Q"/><OPort NNm="FLASH_A_A&lt;8&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB6_1_FF"><FlopPort NNm="FB6_1_OR" Port="D"/><FlopPort NNm="FB6_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB6_PT10" Port="CE"/></DFlop><Or Nm="FB6_1_OR"><OPort NNm="FB6_1_OR"/><IPort NNm="FB6_PT9"/></Or></Mc><Mc Nm="FB6_2"><ClkMux Nm="FB6_2_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_2_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_2_I"><IPort NNm="FLASH_A_A&lt;9&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_2_O"><IPort NNm="FB6_2_Q"/><OPort NNm="FLASH_A_A&lt;9&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB6_2_FF"><FlopPort NNm="FB6_2_OR" Port="D"/><FlopPort NNm="FB6_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB6_PT10" Port="CE"/></DFlop><Or Nm="FB6_2_OR"><OPort NNm="FB6_2_OR"/><IPort NNm="FB6_PT11"/></Or></Mc><Mc Nm="FB6_3"><ClkMux Nm="FB6_3_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_3_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_3_I"><IPort NNm="FLASH_A_A&lt;10&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_3_O"><IPort NNm="FB6_3_Q"/><OPort NNm="FLASH_A_A&lt;10&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB6_3_FF"><FlopPort NNm="FB6_3_OR" Port="D"/><FlopPort NNm="FB6_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB6_PT10" Port="CE"/></DFlop><Or Nm="FB6_3_OR"><OPort NNm="FB6_3_OR"/><IPort NNm="FB6_PT0"/></Or></Mc><Mc Nm="FB6_4"><ClkMux Nm="FB6_4_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_4_MC_CLK"/></ClkMux><FbMux Nm="FB6_4_N"><IPort NNm="FB6_4_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_4_I"><IPort NNm="CPLD_100MHZ"/><OPort NNm="FB6_4_I"/></InBuf><DFlop Nm="FB6_4_FF"><FlopPort NNm="FB6_4_OR" Port="D"/><FlopPort NNm="FB6_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB6_4_OR"><OPort NNm="FB6_4_OR"/><IPort NNm="FB6_PT39"/><IPort NNm="FB6_PT38"/><IPort NNm="FB6_PT42"/><IPort NNm="FB6_PT41"/><IPort NNm="FB6_PT40"/></Or></Mc><Mc Nm="FB6_5"><ClkMux Nm="FB6_5_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_5_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_5_I"><IPort NNm="FLASH_A_A&lt;11&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_5_O"><IPort NNm="FB6_5_Q"/><OPort NNm="FLASH_A_A&lt;11&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB6_5_FF"><FlopPort NNm="FB6_5_OR" Port="D"/><FlopPort NNm="FB6_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB6_PT10" Port="CE"/></DFlop><Or Nm="FB6_5_OR"><OPort NNm="FB6_5_OR"/><IPort NNm="FB6_PT1"/></Or></Mc><Mc Nm="FB6_6"><ClkMux Nm="FB6_6_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_6_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_6_I"><IPort NNm="FLASH_A_A&lt;12&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_6_O"><IPort NNm="FB6_6_Q"/><OPort NNm="FLASH_A_A&lt;12&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB6_6_FF"><FlopPort NNm="FB6_6_OR" Port="D"/><FlopPort NNm="FB6_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB6_PT10" Port="CE"/></DFlop><Or Nm="FB6_6_OR"><OPort NNm="FB6_6_OR"/><IPort NNm="FB6_PT2"/></Or></Mc><Mc Nm="FB6_7"><ClkMux Nm="FB6_7_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_7_MC_CLK"/></ClkMux><FbMux Nm="FB6_7_N"><IPort NNm="FB6_7_Q"/></FbMux><DFlop Nm="FB6_7_FF"><FlopPort NNm="FB6_7_OR" Port="D"/><FlopPort NNm="FB6_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB6_7_OR"><OPort NNm="FB6_7_OR"/><IPort NNm="FB6_PT34"/><IPort NNm="FB6_PT33"/><IPort NNm="FB6_PT37"/><IPort NNm="FB6_PT36"/><IPort NNm="FB6_PT35"/></Or></Mc><Mc Nm="FB6_8"><ClkMux Nm="FB6_8_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_8_MC_CLK"/></ClkMux><FbMux Nm="FB6_8_N"><IPort NNm="FB6_8_Q"/></FbMux><DFlop Nm="FB6_8_FF"><FlopPort NNm="FB6_8_OR" Port="D"/><FlopPort NNm="FB6_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB6_8_OR"><OPort NNm="FB6_8_OR"/><IPort NNm="FB6_PT29"/><IPort NNm="FB6_PT28"/><IPort NNm="FB6_PT32"/><IPort NNm="FB6_PT31"/><IPort NNm="FB6_PT30"/></Or></Mc><Mc Nm="FB6_9"><ClkMux Nm="FB6_9_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_9_MC_CLK"/></ClkMux><FbMux Nm="FB6_9_N"><IPort NNm="FB6_9_Q"/></FbMux><DFlop Nm="FB6_9_FF"><FlopPort NNm="FB6_9_OR" Port="D"/><FlopPort NNm="FB6_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB6_9_OR"><OPort NNm="FB6_9_OR"/><IPort NNm="FB6_PT23"/><IPort NNm="FB6_PT21"/><IPort NNm="FB6_PT27"/><IPort NNm="FB6_PT26"/><IPort NNm="FB6_PT24"/></Or></Mc><Mc Nm="FB6_10"><ClkMux Nm="FB6_10_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_10_MC_CLK"/></ClkMux><FbMux Nm="FB6_10_N"><IPort NNm="FB6_10_Q"/></FbMux><DFlop Nm="FB6_10_FF"><FlopPort NNm="FB6_10_OR" Port="D"/><FlopPort NNm="FB6_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB6_10_OR"><OPort NNm="FB6_10_OR"/><IPort NNm="FB6_PT18"/><IPort NNm="FB6_PT17"/><IPort NNm="FB6_PT14"/><IPort NNm="FB6_PT20"/><IPort NNm="FB6_PT19"/></Or></Mc><Mc Nm="FB6_11"><ClkMux Nm="FB6_11_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_11_MC_CLK"/></ClkMux><FbMux Nm="FB6_11_N"><IPort NNm="FB6_11_Q"/></FbMux><DFlop Nm="FB6_11_FF"><FlopPort NNm="FB6_11_OR" Port="D"/><FlopPort NNm="FB6_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB6_11_OR"><OPort NNm="FB6_11_OR"/><IPort NNm="FB6_PT15"/><IPort NNm="FB6_PT12"/><IPort NNm="FB6_PT14"/></Or></Mc><Mc Nm="FB6_12"><ClkMux Nm="FB6_12_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_12_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_12_I"><IPort NNm="FLASH_A_A&lt;13&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_12_O"><IPort NNm="FB6_12_Q"/><OPort NNm="FLASH_A_A&lt;13&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB6_12_FF"><FlopPort NNm="FB6_12_OR" Port="D"/><FlopPort NNm="FB6_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB6_PT10" Port="CE"/></DFlop><Or Nm="FB6_12_OR"><OPort NNm="FB6_12_OR"/><IPort NNm="FB6_PT3"/></Or></Mc><Mc Nm="FB6_13"><ClkMux Nm="FB6_13_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_13_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_13_I"><IPort NNm="FLASH_A_A&lt;14&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_13_O"><IPort NNm="FB6_13_Q"/><OPort NNm="FLASH_A_A&lt;14&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB6_13_FF"><FlopPort NNm="FB6_13_OR" Port="D"/><FlopPort NNm="FB6_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB6_PT10" Port="CE"/></DFlop><Or Nm="FB6_13_OR"><OPort NNm="FB6_13_OR"/><IPort NNm="FB6_PT5"/></Or></Mc><Mc Nm="FB6_14"><ClkMux Nm="FB6_14_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_14_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_14_I"><IPort NNm="FLASH_A_A&lt;15&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_14_O"><IPort NNm="FB6_14_Q"/><OPort NNm="FLASH_A_A&lt;15&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB6_14_FF"><FlopPort NNm="FB6_14_OR" Port="D"/><FlopPort NNm="FB6_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB6_PT10" Port="CE"/></DFlop><Or Nm="FB6_14_OR"><OPort NNm="FB6_14_OR"/><IPort NNm="FB6_PT6"/></Or></Mc><Mc Nm="FB6_15"><ClkMux Nm="FB6_15_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_15_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_15_I"><IPort NNm="FLASH_A_A&lt;16&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_15_O"><IPort NNm="FB6_15_Q"/><OPort NNm="FLASH_A_A&lt;16&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB6_15_FF"><FlopPort NNm="FB6_15_OR" Port="D"/><FlopPort NNm="FB6_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB6_PT10" Port="CE"/></DFlop><Or Nm="FB6_15_OR"><OPort NNm="FB6_15_OR"/><IPort NNm="FB6_PT7"/></Or></Mc><Mc Nm="FB6_16"><ClkMux Nm="FB6_16_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_16_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_16_I"><IPort NNm="FLASH_A_A&lt;17&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_16_O"><IPort NNm="FB6_16_Q"/><OPort NNm="FLASH_A_A&lt;17&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB6_16_FF"><FlopPort NNm="FB6_16_OR" Port="D"/><FlopPort NNm="FB6_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB6_PT10" Port="CE"/></DFlop><Or Nm="FB6_16_OR"><OPort NNm="FB6_16_OR"/><IPort NNm="FB6_PT8"/></Or></Mc></Lb><Lb Nm="FB7"><LbT Nm="FB7_PT0" PtT="XBR_CT_X"><OPort NNm="FB7_PT0"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_2_I"/></LbT><LbT Nm="FB7_PT1" PtT="XBR_CT_X"><OPort NNm="FB7_PT1"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/></LbT><LbT Nm="FB7_PT2" PtT="XBR_CT_X"><OPort NNm="FB7_PT2"/><IPort NNm="FB12_14_I"/></LbT><LbT Nm="FB7_PT3" PtT="XBR_CT_X"><OPort NNm="FB7_PT3"/><IPort NNm="FB12_13_I"/></LbT><LbT Nm="FB7_PT4" PtT="XBR_CT"><OPort NNm="FB7_PT4"/><IPort NNm="FB8_7_OR"/></LbT><LbT Nm="FB7_PT5" PtT="XBR_CT"><OPort NNm="FB7_PT5"/><IPort NNm="FB12_12_I"/></LbT><LbT Nm="FB7_PT6" PtT="XBR_CT"><OPort NNm="FB7_PT6"/><IPort NNm="FB12_11_I"/></LbT><LbT Nm="FB7_PT7" PtT="XBR_CT"><OPort NNm="FB7_PT7"/><IPort NNm="FB12_6_I"/></LbT><LbT Nm="FB7_PT8" PtT="XBR_A"><OPort NNm="FB7_PT8"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_3_Q"/></LbT><LbT Nm="FB7_PT9" PtT="XBR_B"><OPort NNm="FB7_PT9"/><IPort NNm="FB16_4_I"/><IPort NNm="FB9_9_Q"/></LbT><LbT Nm="FB7_PT10" PtT="XBR_C"><OPort NNm="FB7_PT10"/><IPort NNm="FB16_4_I"/><IPort NNm="FB5_11_Q"/></LbT><LbT Nm="FB7_PT11" PtT="XBR_A"><OPort NNm="FB7_PT11"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB14_1_I"/></LbT><LbT Nm="FB7_PT12" PtT="XBR_B"><OPort NNm="FB7_PT12"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB13_4_I"/></LbT><LbT Nm="FB7_PT13" PtT="XBR_C"><OPort NNm="FB7_PT13"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB14_1_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB7_PT14" PtT="XBR_A"><OPort NNm="FB7_PT14"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB13_4_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB7_PT15" PtT="XBR_B"><OPort NNm="FB7_PT15"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB7_16_Q"/></LbT><LbT Nm="FB7_PT16" PtT="XBR_C"><OPort NNm="FB7_PT16"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_3_I"/></LbT><LbT Nm="FB7_PT17" PtT="XBR_A"><OPort NNm="FB7_PT17"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB15_1_I"/></LbT><LbT Nm="FB7_PT18" PtT="XBR_B"><OPort NNm="FB7_PT18"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB13_5_I"/></LbT><LbT Nm="FB7_PT19" PtT="XBR_C"><OPort NNm="FB7_PT19"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB15_1_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB7_PT20" PtT="XBR_A"><OPort NNm="FB7_PT20"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB13_5_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB7_PT21" PtT="XBR_B"><OPort NNm="FB7_PT21"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB7_15_Q"/></LbT><LbT Nm="FB7_PT22" PtT="XBR_C"><OPort NNm="FB7_PT22"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB15_5_I"/></LbT><LbT Nm="FB7_PT23" PtT="XBR_A"><OPort NNm="FB7_PT23"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB13_14_I"/></LbT><LbT Nm="FB7_PT24" PtT="XBR_B"><OPort NNm="FB7_PT24"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB15_5_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB7_PT25" PtT="XBR_C"><OPort NNm="FB7_PT25"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB7_PT26" PtT="XBR_A"><OPort NNm="FB7_PT26"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB13_14_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB7_PT27" PtT="XBR_B"><OPort NNm="FB7_PT27"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB7_10_Q"/></LbT><LbT Nm="FB7_PT28" PtT="XBR_C"><OPort NNm="FB7_PT28"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB15_6_I"/></LbT><LbT Nm="FB7_PT29" PtT="XBR_A"><OPort NNm="FB7_PT29"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/><IPort NNm="FB13_15_I"/></LbT><LbT Nm="FB7_PT30" PtT="XBR_B"><OPort NNm="FB7_PT30"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB15_6_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB7_PT31" PtT="XBR_C"><OPort NNm="FB7_PT31"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB13_15_I"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB7_PT32" PtT="XBR_A"><OPort NNm="FB7_PT32"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB7_9_Q"/></LbT><LbT Nm="FB7_PT33" PtT="XBR_B"><OPort NNm="FB7_PT33"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_4_Q"/></LbT><LbT Nm="FB7_PT34" PtT="XBR_C"><OPort NNm="FB7_PT34"/><IPort NNm="FB16_4_I"/><IPort NNm="FB7_8_Q"/></LbT><LbT Nm="FB7_PT35" PtT="XBR_A"><OPort NNm="FB7_PT35"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_6_Q"/></LbT><LbT Nm="FB7_PT36" PtT="XBR_B"><OPort NNm="FB7_PT36"/><IPort NNm="FB16_4_I"/><IPort NNm="FB7_7_Q"/></LbT><LbT Nm="FB7_PT40" PtT="XBR_C"><OPort NNm="FB7_PT40"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB7_PT43" PtT="XBR_C"><OPort NNm="FB7_PT43"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB7_PT46" PtT="XBR_C"><OPort NNm="FB7_PT46"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB7_PT49" PtT="XBR_C"><OPort NNm="FB7_PT49"/><IPort NNm="FB16_4_I"/></LbT><Mc Nm="FB7_1"><ClkMux Nm="FB7_1_MC_CLK" Rate="1"><IPort NNm="FB7_PT4"/><OPort NNm="FB7_1_MC_CLK"/></ClkMux><XorMux Nm="FB7_1_AND"><IPort NNm="FB7_PT10"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_1_I"><IPort NNm="FLASH_A_RP"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_1_O"><IPort NNm="FB7_1_Q"/><OPort NNm="FLASH_A_RP"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB7_1_FF"><FlopPort NNm="FB7_PT10" Port="D"/><FlopPort NNm="FB7_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB7_2"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_2_I"><IPort NNm="FLASH_A_K"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_2_O"><IPort NNm="FB7_2_OR"/><OPort NNm="FLASH_A_K"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB7_2_OR"><OPort NNm="FB7_2_OR"/><IPort NNm="FB7_PT9"/><IPort NNm="FB7_PT8"/></Or></Mc><Mc Nm="FB7_3"><ClkMux Nm="FB7_3_MC_CLK" Rate="1"><IPort NNm="FB7_PT4"/><OPort NNm="FB7_3_MC_CLK"/></ClkMux><XorMux Nm="FB7_3_AND"><IPort NNm="FB7_PT16"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_3_I"><IPort NNm="FLASH_A_G"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_3_O"><IPort NNm="FB7_3_Q"/><OPort NNm="FLASH_A_G"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB7_3_FF"><FlopPort NNm="FB7_PT16" Port="D"/><FlopPort NNm="FB7_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB7_4"><ClkMux Nm="FB7_4_MC_CLK" Rate="1"><IPort NNm="FB7_PT4"/><OPort NNm="FB7_4_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_4_I"><IPort NNm="FLASH_A_E"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_4_O"><IPort NNm="FB7_4_Q"/><OPort NNm="FLASH_A_E"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB7_4_FF"><FlopPort NNm="FB7_4_OR" Port="D"/><FlopPort NNm="FB7_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB7_4_OR"><OPort NNm="FB7_4_OR"/><IPort NNm="FB7_PT0"/><IPort NNm="FB7_PT1"/></Or></Mc><Mc Nm="FB7_5"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_5_I"><IPort NNm="FLASH_A_A&lt;23&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_5_O"><IPort NNm="PT_GND"/><OPort NNm="FLASH_A_A&lt;23&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB7_6"><ClkMux Nm="FB7_6_MC_CLK" Rate="1"><IPort NNm="FB7_PT4"/><OPort NNm="FB7_6_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_6_I"><IPort NNm="FLASH_A_A&lt;22&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_6_O"><IPort NNm="FB7_6_Q"/><OPort NNm="FLASH_A_A&lt;22&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB7_6_FF"><FlopPort NNm="FB7_6_OR" Port="D"/><FlopPort NNm="FB7_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB7_PT25" Port="CE"/></DFlop><Or Nm="FB7_6_OR"><OPort NNm="FB7_6_OR"/><IPort NNm="FB7_PT7"/></Or></Mc><Mc Nm="FB7_7"><ClkMux Nm="FB7_7_MC_CLK" Rate="1"><IPort NNm="FB7_PT4"/><OPort NNm="FB7_7_MC_CLK"/></ClkMux><FbMux Nm="FB7_7_N"><IPort NNm="FB7_7_Q"/></FbMux><DFlop Nm="FB7_7_FF"><FlopPort NNm="FB7_7_OR" Port="D"/><FlopPort NNm="FB7_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB7_7_OR"><OPort NNm="FB7_7_OR"/><IPort NNm="FB7_PT36"/><IPort NNm="FB7_PT35"/><IPort NNm="FB7_PT15"/></Or></Mc><Mc Nm="FB7_8"><ClkMux Nm="FB7_8_MC_CLK" Rate="1"><IPort NNm="FB7_PT4"/><OPort NNm="FB7_8_MC_CLK"/></ClkMux><FbMux Nm="FB7_8_N"><IPort NNm="FB7_8_Q"/></FbMux><DFlop Nm="FB7_8_FF"><FlopPort NNm="FB7_8_OR" Port="D"/><FlopPort NNm="FB7_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB7_8_OR"><OPort NNm="FB7_8_OR"/><IPort NNm="FB7_PT34"/><IPort NNm="FB7_PT33"/><IPort NNm="FB7_PT21"/></Or></Mc><Mc Nm="FB7_9"><ClkMux Nm="FB7_9_MC_CLK" Rate="1"><IPort NNm="FB7_PT4"/><OPort NNm="FB7_9_MC_CLK"/></ClkMux><FbMux Nm="FB7_9_N"><IPort NNm="FB7_9_Q"/></FbMux><DFlop Nm="FB7_9_FF"><FlopPort NNm="FB7_9_OR" Port="D"/><FlopPort NNm="FB7_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB7_9_OR"><OPort NNm="FB7_9_OR"/><IPort NNm="FB7_PT29"/><IPort NNm="FB7_PT28"/><IPort NNm="FB7_PT32"/><IPort NNm="FB7_PT31"/><IPort NNm="FB7_PT30"/></Or></Mc><Mc Nm="FB7_10"><ClkMux Nm="FB7_10_MC_CLK" Rate="1"><IPort NNm="FB7_PT4"/><OPort NNm="FB7_10_MC_CLK"/></ClkMux><FbMux Nm="FB7_10_N"><IPort NNm="FB7_10_Q"/></FbMux><DFlop Nm="FB7_10_FF"><FlopPort NNm="FB7_10_OR" Port="D"/><FlopPort NNm="FB7_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB7_10_OR"><OPort NNm="FB7_10_OR"/><IPort NNm="FB7_PT23"/><IPort NNm="FB7_PT22"/><IPort NNm="FB7_PT27"/><IPort NNm="FB7_PT26"/><IPort NNm="FB7_PT24"/></Or></Mc><Mc Nm="FB7_11"><ClkMux Nm="FB7_11_MC_CLK" Rate="1"><IPort NNm="FB7_PT4"/><OPort NNm="FB7_11_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_11_I"><IPort NNm="FLASH_A_A&lt;21&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_11_O"><IPort NNm="FB7_11_Q"/><OPort NNm="FLASH_A_A&lt;21&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB7_11_FF"><FlopPort NNm="FB7_11_OR" Port="D"/><FlopPort NNm="FB7_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB7_PT25" Port="CE"/></DFlop><Or Nm="FB7_11_OR"><OPort NNm="FB7_11_OR"/><IPort NNm="FB7_PT6"/></Or></Mc><Mc Nm="FB7_12"><ClkMux Nm="FB7_12_MC_CLK" Rate="1"><IPort NNm="FB7_PT4"/><OPort NNm="FB7_12_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_12_I"><IPort NNm="FLASH_A_A&lt;20&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_12_O"><IPort NNm="FB7_12_Q"/><OPort NNm="FLASH_A_A&lt;20&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB7_12_FF"><FlopPort NNm="FB7_12_OR" Port="D"/><FlopPort NNm="FB7_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB7_PT25" Port="CE"/></DFlop><Or Nm="FB7_12_OR"><OPort NNm="FB7_12_OR"/><IPort NNm="FB7_PT5"/></Or></Mc><Mc Nm="FB7_13"><ClkMux Nm="FB7_13_MC_CLK" Rate="1"><IPort NNm="FB7_PT4"/><OPort NNm="FB7_13_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_13_I"><IPort NNm="FLASH_A_A&lt;19&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_13_O"><IPort NNm="FB7_13_Q"/><OPort NNm="FLASH_A_A&lt;19&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB7_13_FF"><FlopPort NNm="FB7_13_OR" Port="D"/><FlopPort NNm="FB7_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB7_PT25" Port="CE"/></DFlop><Or Nm="FB7_13_OR"><OPort NNm="FB7_13_OR"/><IPort NNm="FB7_PT3"/></Or></Mc><Mc Nm="FB7_14"><ClkMux Nm="FB7_14_MC_CLK" Rate="1"><IPort NNm="FB7_PT4"/><OPort NNm="FB7_14_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_14_I"><IPort NNm="FLASH_A_A&lt;18&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_14_O"><IPort NNm="FB7_14_Q"/><OPort NNm="FLASH_A_A&lt;18&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB7_14_FF"><FlopPort NNm="FB7_14_OR" Port="D"/><FlopPort NNm="FB7_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB7_PT25" Port="CE"/></DFlop><Or Nm="FB7_14_OR"><OPort NNm="FB7_14_OR"/><IPort NNm="FB7_PT2"/></Or></Mc><Mc Nm="FB7_15"><ClkMux Nm="FB7_15_MC_CLK" Rate="1"><IPort NNm="FB7_PT4"/><OPort NNm="FB7_15_MC_CLK"/></ClkMux><FbMux Nm="FB7_15_N"><IPort NNm="FB7_15_Q"/></FbMux><DFlop Nm="FB7_15_FF"><FlopPort NNm="FB7_15_OR" Port="D"/><FlopPort NNm="FB7_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB7_15_OR"><OPort NNm="FB7_15_OR"/><IPort NNm="FB7_PT18"/><IPort NNm="FB7_PT17"/><IPort NNm="FB7_PT21"/><IPort NNm="FB7_PT20"/><IPort NNm="FB7_PT19"/></Or></Mc><Mc Nm="FB7_16"><ClkMux Nm="FB7_16_MC_CLK" Rate="1"><IPort NNm="FB7_PT4"/><OPort NNm="FB7_16_MC_CLK"/></ClkMux><FbMux Nm="FB7_16_N"><IPort NNm="FB7_16_Q"/></FbMux><DFlop Nm="FB7_16_FF"><FlopPort NNm="FB7_16_OR" Port="D"/><FlopPort NNm="FB7_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB7_16_OR"><OPort NNm="FB7_16_OR"/><IPort NNm="FB7_PT12"/><IPort NNm="FB7_PT11"/><IPort NNm="FB7_PT15"/><IPort NNm="FB7_PT14"/><IPort NNm="FB7_PT13"/></Or></Mc></Lb><Lb Nm="FB8"><LbT Nm="FB8_PT0" PtT="XBR_CT_X"><OPort NNm="FB8_PT0"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_2_I"/></LbT><LbT Nm="FB8_PT1" PtT="XBR_CT_X"><OPort NNm="FB8_PT1"/><IPort NNm="FB16_4_I"/><IPort NNm="FB16_6_I"/></LbT><LbT Nm="FB8_PT2" PtT="XBR_CT_X"><OPort NNm="FB8_PT2"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_3_Q"/></LbT><LbT Nm="FB8_PT3" PtT="XBR_CT_X"><OPort NNm="FB8_PT3"/><IPort NNm="FB16_4_I"/><IPort NNm="FB9_9_Q"/></LbT><LbT Nm="FB8_PT4" PtT="XBR_CT"><OPort NNm="FB8_PT4"/><IPort NNm="FB8_7_OR"/></LbT><LbT Nm="FB8_PT5" PtT="XBR_CT"><OPort NNm="FB8_PT5"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_16_Q"/></LbT><LbT Nm="FB8_PT6" PtT="XBR_CT"><OPort NNm="FB8_PT6"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB6_4_Q"/></LbT><LbT Nm="FB8_PT7" PtT="XBR_CT"><OPort NNm="FB8_PT7"/><IPort NNm="FB16_4_I"/><IPort NNm="FB8_10_Q"/></LbT><LbT Nm="FB8_PT8" PtT="XBR_A"><OPort NNm="FB8_PT8"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB6_7_Q"/></LbT><LbT Nm="FB8_PT9" PtT="XBR_B"><OPort NNm="FB8_PT9"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB7_9_Q"/></LbT><LbT Nm="FB8_PT10" PtT="XBR_C"><OPort NNm="FB8_PT10"/><IPort NNm="FB16_4_I"/><IPort NNm="FB8_9_Q"/></LbT><LbT Nm="FB8_PT11" PtT="XBR_A"><OPort NNm="FB8_PT11"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_7_Q"/></LbT><LbT Nm="FB8_PT12" PtT="XBR_B"><OPort NNm="FB8_PT12"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB7_10_Q"/></LbT><LbT Nm="FB8_PT13" PtT="XBR_C"><OPort NNm="FB8_PT13"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_4_I"/></LbT><LbT Nm="FB8_PT14" PtT="XBR_A"><OPort NNm="FB8_PT14"/><IPort NNm="FB16_4_I"/><IPort NNm="FB8_8_Q"/></LbT><LbT Nm="FB8_PT15" PtT="XBR_B"><OPort NNm="FB8_PT15"/><IPort NNm="FB16_4_I"/><IPort NNm="FB6_4_I"/></LbT><LbT Nm="FB8_PT16" PtT="XBR_C"><OPort NNm="FB8_PT16"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_1_I"/></LbT><LbT Nm="FB8_PT17" PtT="XBR_A"><OPort NNm="FB8_PT17"/><IPort NNm="FB16_4_I"/><IPort NNm="FB9_9_Q"/></LbT><LbT Nm="FB8_PT25" PtT="XBR_C"><OPort NNm="FB8_PT25"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_3_I"/></LbT><LbT Nm="FB8_PT43" PtT="XBR_C"><OPort NNm="FB8_PT43"/><IPort NNm="FB16_4_I"/><IPort NNm="FB5_11_Q"/></LbT><LbT Nm="FB8_PT49" PtT="XBR_C"><OPort NNm="FB8_PT49"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_4_I"/></LbT><LbT Nm="FB8_PT52" PtT="XBR_C"><OPort NNm="FB8_PT52"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_1_I"/></LbT><Mc Nm="FB8_1"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_1_I"><IPort NNm="FLASH_A_WP"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_1_O"><IPort NNm="PT_GND"/><OPort NNm="FLASH_A_WP"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB8_2"><ClkMux Nm="FB8_2_MC_CLK" Rate="1"><IPort NNm="FB8_PT4"/><OPort NNm="FB8_2_MC_CLK"/></ClkMux><XorMux Nm="FB8_2_AND"><IPort NNm="FB8_PT13"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_2_I"><IPort NNm="FLASH_A_W"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_2_O"><IPort NNm="FB8_2_Q"/><OPort NNm="FLASH_A_W"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_2_FF"><FlopPort NNm="FB8_PT13" Port="D"/><FlopPort NNm="FB8_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB8_3"><ClkMux Nm="FB8_3_MC_CLK" Rate="1"><IPort NNm="FB8_PT4"/><OPort NNm="FB8_3_MC_CLK"/></ClkMux><XorMux Nm="FB8_3_AND"><IPort NNm="FB8_PT16"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_3_I"><IPort NNm="FLASH_A_L"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_3_O"><IPort NNm="FB8_3_Q"/><OPort NNm="FLASH_A_L"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_3_FF"><FlopPort NNm="FB8_PT16" Port="D"/><FlopPort NNm="FB8_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB8_4"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_4_I"><IPort NNm="FLASH_A_RW"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_4_O"><IPort NNm="PT_GND"/><OPort NNm="FLASH_A_RW"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB8_5"><ClkMux Nm="FB8_5_MC_CLK" Rate="1"><IPort NNm="FB8_PT4"/><OPort NNm="FB8_5_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_5_I"><IPort NNm="FLASH_B_E"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_5_O"><IPort NNm="FB8_5_Q"/><OPort NNm="FLASH_B_E"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_5_FF"><FlopPort NNm="FB8_5_OR" Port="D"/><FlopPort NNm="FB8_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB8_5_OR"><OPort NNm="FB8_5_OR"/><IPort NNm="FB8_PT0"/><IPort NNm="FB8_PT1"/></Or></Mc><Mc Nm="FB8_6"><ClkMux Nm="FB8_6_MC_CLK" Rate="1"><IPort NNm="FB8_PT4"/><OPort NNm="FB8_6_MC_CLK"/></ClkMux><XorMux Nm="FB8_6_AND"><IPort NNm="FB8_PT25"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_6_I"><IPort NNm="FLASH_B_G"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_6_O"><IPort NNm="FB8_6_Q"/><OPort NNm="FLASH_B_G"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_6_FF"><FlopPort NNm="FB8_PT25" Port="D"/><FlopPort NNm="FB8_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB8_7"><FbMux Nm="FB8_7_N"><IPort NNm="FB8_7_OR"/></FbMux><Or Nm="FB8_7_OR"><OPort NNm="FB8_7_OR"/><IPort NNm="FB8_PT17"/><IPort NNm="FB8_PT15"/></Or></Mc><Mc Nm="FB8_8"><ClkMux Nm="FB8_8_MC_CLK" Rate="1"><IPort NNm="FB8_PT4"/><OPort NNm="FB8_8_MC_CLK"/></ClkMux><FbMux Nm="FB8_8_N"><IPort NNm="FB8_8_Q"/></FbMux><DFlop Nm="FB8_8_FF"><FlopPort NNm="FB8_8_OR" Port="D"/><FlopPort NNm="FB8_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB8_8_OR"><OPort NNm="FB8_8_OR"/><IPort NNm="FB8_PT14"/><IPort NNm="FB8_PT12"/><IPort NNm="FB8_PT11"/></Or></Mc><Mc Nm="FB8_9"><ClkMux Nm="FB8_9_MC_CLK" Rate="1"><IPort NNm="FB8_PT4"/><OPort NNm="FB8_9_MC_CLK"/></ClkMux><FbMux Nm="FB8_9_N"><IPort NNm="FB8_9_Q"/></FbMux><DFlop Nm="FB8_9_FF"><FlopPort NNm="FB8_9_OR" Port="D"/><FlopPort NNm="FB8_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB8_9_OR"><OPort NNm="FB8_9_OR"/><IPort NNm="FB8_PT10"/><IPort NNm="FB8_PT9"/><IPort NNm="FB8_PT8"/></Or></Mc><Mc Nm="FB8_10"><ClkMux Nm="FB8_10_MC_CLK" Rate="1"><IPort NNm="FB8_PT4"/><OPort NNm="FB8_10_MC_CLK"/></ClkMux><FbMux Nm="FB8_10_N"><IPort NNm="FB8_10_Q"/></FbMux><DFlop Nm="FB8_10_FF"><FlopPort NNm="FB8_10_OR" Port="D"/><FlopPort NNm="FB8_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB8_10_OR"><OPort NNm="FB8_10_OR"/><IPort NNm="FB8_PT7"/><IPort NNm="FB8_PT5"/><IPort NNm="FB8_PT6"/></Or></Mc><Mc Nm="FB8_11"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_11_I"><IPort NNm="FLASH_B_K"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_11_O"><IPort NNm="FB8_11_OR"/><OPort NNm="FLASH_B_K"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB8_11_OR"><OPort NNm="FB8_11_OR"/><IPort NNm="FB8_PT3"/><IPort NNm="FB8_PT2"/></Or></Mc><Mc Nm="FB8_12"><ClkMux Nm="FB8_12_MC_CLK" Rate="1"><IPort NNm="FB8_PT4"/><OPort NNm="FB8_12_MC_CLK"/></ClkMux><XorMux Nm="FB8_12_AND"><IPort NNm="FB8_PT43"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_12_I"><IPort NNm="FLASH_B_RP"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_12_O"><IPort NNm="FB8_12_Q"/><OPort NNm="FLASH_B_RP"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_12_FF"><FlopPort NNm="FB8_PT43" Port="D"/><FlopPort NNm="FB8_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB8_13"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_13_I"><IPort NNm="FLASH_B_WP"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_13_O"><IPort NNm="PT_GND"/><OPort NNm="FLASH_B_WP"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB8_14"><ClkMux Nm="FB8_14_MC_CLK" Rate="1"><IPort NNm="FB8_PT4"/><OPort NNm="FB8_14_MC_CLK"/></ClkMux><XorMux Nm="FB8_14_AND"><IPort NNm="FB8_PT13"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_14_I"><IPort NNm="FLASH_B_W"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_14_O"><IPort NNm="FB8_14_Q"/><OPort NNm="FLASH_B_W"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_14_FF"><FlopPort NNm="FB8_PT13" Port="D"/><FlopPort NNm="FB8_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB8_15"><ClkMux Nm="FB8_15_MC_CLK" Rate="1"><IPort NNm="FB8_PT4"/><OPort NNm="FB8_15_MC_CLK"/></ClkMux><XorMux Nm="FB8_15_AND"><IPort NNm="FB8_PT16"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_15_I"><IPort NNm="FLASH_B_L"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_15_O"><IPort NNm="FB8_15_Q"/><OPort NNm="FLASH_B_L"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_15_FF"><FlopPort NNm="FB8_PT16" Port="D"/><FlopPort NNm="FB8_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB8_16"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_16_I"><IPort NNm="FLASH_B_RW"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_16_O"><IPort NNm="PT_GND"/><OPort NNm="FLASH_B_RW"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc></Lb><Lb Nm="FB9"><LbT Nm="FB9_PT0" PtT="XBR_CT_X"><OPort NNm="FB9_PT0"/><IPort NNm="FB16_4_I"/><IPort NNm="FB5_7_Q"/></LbT><LbT Nm="FB9_PT1" PtT="XBR_CT_X"><OPort NNm="FB9_PT1"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_2_Q"/></LbT><LbT Nm="FB9_PT2" PtT="XBR_CT_X"><OPort NNm="FB9_PT2"/><IPort NNm="FB16_4_I"/><IPort NNm="FB6_7_Q"/></LbT><LbT Nm="FB9_PT3" PtT="XBR_CT_X"><OPort NNm="FB9_PT3"/><IPort NNm="FB16_4_I"/><IPort NNm="FB5_10_Q"/></LbT><LbT Nm="FB9_PT4" PtT="XBR_CT"><OPort NNm="FB9_PT4"/><IPort NNm="FB8_7_OR"/></LbT><LbT Nm="FB9_PT5" PtT="XBR_CT"><OPort NNm="FB9_PT5"/><IPort NNm="FB16_4_I"/><IPort NNm="FB6_4_Q"/></LbT><LbT Nm="FB9_PT6" PtT="XBR_CT"><OPort NNm="FB9_PT6"/><IPort NNm="FB16_4_I"/><IPort NNm="FB6_11_Q"/></LbT><LbT Nm="FB9_PT7" PtT="XBR_CT"><OPort NNm="FB9_PT7"/><IPort NNm="FB9_PT37"/></LbT><LbT Nm="FB9_PT8" PtT="XBR_A"><OPort NNm="FB9_PT8"/><IPort NNm="FB16_4_I"/><IPort NNm="FB7_16_Q"/></LbT><LbT Nm="FB9_PT9" PtT="XBR_B"><OPort NNm="FB9_PT9"/><IPort NNm="FB16_4_I"/><IPort NNm="FB7_8_Q"/></LbT><LbT Nm="FB9_PT10" PtT="XBR_C"><OPort NNm="FB9_PT10"/><IPort NNm="FB16_4_I"/><IPort NNm="FB7_15_Q"/></LbT><LbT Nm="FB9_PT11" PtT="XBR_A"><OPort NNm="FB9_PT11"/><IPort NNm="FB16_4_I"/><IPort NNm="FB7_7_Q"/></LbT><LbT Nm="FB9_PT12" PtT="XBR_B"><OPort NNm="FB9_PT12"/><IPort NNm="FB16_4_I"/><IPort NNm="FB6_10_Q"/></LbT><LbT Nm="FB9_PT13" PtT="XBR_C"><OPort NNm="FB9_PT13"/><IPort NNm="FB16_4_I"/><IPort NNm="FB8_10_Q"/></LbT><LbT Nm="FB9_PT14" PtT="XBR_A"><OPort NNm="FB9_PT14"/><IPort NNm="FB16_4_I"/><IPort NNm="FB5_9_Q"/></LbT><LbT Nm="FB9_PT15" PtT="XBR_B"><OPort NNm="FB9_PT15"/><IPort NNm="FB16_4_I"/><IPort NNm="FB8_9_Q"/></LbT><LbT Nm="FB9_PT16" PtT="XBR_C"><OPort NNm="FB9_PT16"/><IPort NNm="FB16_4_I"/><IPort NNm="FB4_1_Q"/></LbT><LbT Nm="FB9_PT17" PtT="XBR_A"><OPort NNm="FB9_PT17"/><IPort NNm="FB16_4_I"/><IPort NNm="FB8_8_Q"/></LbT><LbT Nm="FB9_PT31" PtT="XBR_C"><OPort NNm="FB9_PT31"/><IPort NNm="FB16_1_I"/></LbT><LbT Nm="FB9_PT34" PtT="XBR_C"><OPort NNm="FB9_PT34"/><IPort NNm="FB1_4_Q"/></LbT><LbT Nm="FB9_PT37" PtT="XBR_C"><OPort NNm="FB9_PT37"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_3_Q"/></LbT><LbT Nm="FB9_PT46" PtT="XBR_C"><OPort NNm="FB9_PT46"/><IPort NNm="FB16_4_I"/><IPort NNm="FB7_10_Q"/></LbT><LbT Nm="FB9_PT49" PtT="XBR_C"><OPort NNm="FB9_PT49"/><IPort NNm="FB16_4_I"/><IPort NNm="FB7_9_Q"/></LbT><LbT Nm="FB9_PT52" PtT="XBR_C"><OPort NNm="FB9_PT52"/><IPort NNm="FB16_4_I"/><IPort NNm="FB5_16_Q"/></LbT><LbT Nm="FB9_PT55" PtT="XBR_C"><OPort NNm="FB9_PT55"/><IPort NNm="FB16_4_I"/><IPort NNm="FB5_6_Q"/></LbT><Mc Nm="FB9_1"><OeMux Nm="FB9_1_OE"><IPort NNm="FB9_PT7"/></OeMux><FbMux Nm="FB9_1_P"><IPort NNm="FB9_1_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_1_I"><IPort NNm="FPGA_data&lt;0&gt;"/><OPort NNm="FB9_1_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_1_O"><IPort NNm="FB9_1_OR"/><OPort NNm="FPGA_data&lt;0&gt;"/><CntlPort NNm="FB9_PT7"/></OutBuf><Or Nm="FB9_1_OR"><OPort NNm="FB9_1_OR"/><IPort NNm="FB9_PT0"/><IPort NNm="FB9_PT1"/></Or></Mc><Mc Nm="FB9_2"><OeMux Nm="FB9_2_OE"><IPort NNm="FB9_PT7"/></OeMux><FbMux Nm="FB9_2_P"><IPort NNm="FB9_2_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_2_I"><IPort NNm="FPGA_data&lt;1&gt;"/><OPort NNm="FB9_2_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_2_O"><IPort NNm="FB9_2_OR"/><OPort NNm="FPGA_data&lt;1&gt;"/><CntlPort NNm="FB9_PT7"/></OutBuf><Or Nm="FB9_2_OR"><OPort NNm="FB9_2_OR"/><IPort NNm="FB9_PT2"/><IPort NNm="FB9_PT3"/></Or></Mc><Mc Nm="FB9_3"><OeMux Nm="FB9_3_OE"><IPort NNm="FB9_PT7"/></OeMux><FbMux Nm="FB9_3_P"><IPort NNm="FB9_3_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_3_I"><IPort NNm="FPGA_data&lt;2&gt;"/><OPort NNm="FB9_3_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_3_O"><IPort NNm="FB9_3_OR"/><OPort NNm="FPGA_data&lt;2&gt;"/><CntlPort NNm="FB9_PT7"/></OutBuf><Or Nm="FB9_3_OR"><OPort NNm="FB9_3_OR"/><IPort NNm="FB9_PT5"/><IPort NNm="FB9_PT6"/></Or></Mc><Mc Nm="FB9_4"><OeMux Nm="FB9_4_OE"><IPort NNm="FB9_PT7"/></OeMux><FbMux Nm="FB9_4_P"><IPort NNm="FB9_4_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_4_I"><IPort NNm="FPGA_data&lt;3&gt;"/><OPort NNm="FB9_4_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_4_O"><IPort NNm="FB9_4_OR"/><OPort NNm="FPGA_data&lt;3&gt;"/><CntlPort NNm="FB9_PT7"/></OutBuf><Or Nm="FB9_4_OR"><OPort NNm="FB9_4_OR"/><IPort NNm="FB9_PT8"/><IPort NNm="FB9_PT9"/></Or></Mc><Mc Nm="FB9_5"><OeMux Nm="FB9_5_OE"><IPort NNm="FB9_PT7"/></OeMux><FbMux Nm="FB9_5_P"><IPort NNm="FB9_5_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_5_I"><IPort NNm="FPGA_data&lt;4&gt;"/><OPort NNm="FB9_5_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_5_O"><IPort NNm="FB9_5_OR"/><OPort NNm="FPGA_data&lt;4&gt;"/><CntlPort NNm="FB9_PT7"/></OutBuf><Or Nm="FB9_5_OR"><OPort NNm="FB9_5_OR"/><IPort NNm="FB9_PT10"/><IPort NNm="FB9_PT11"/></Or></Mc><Mc Nm="FB9_6"><OeMux Nm="FB9_6_OE"><IPort NNm="FB9_PT7"/></OeMux><FbMux Nm="FB9_6_P"><IPort NNm="FB9_6_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_6_I"><IPort NNm="FPGA_data&lt;5&gt;"/><OPort NNm="FB9_6_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_6_O"><IPort NNm="FB9_6_OR"/><OPort NNm="FPGA_data&lt;5&gt;"/><CntlPort NNm="FB9_PT7"/></OutBuf><Or Nm="FB9_6_OR"><OPort NNm="FB9_6_OR"/><IPort NNm="FB9_PT12"/><IPort NNm="FB9_PT13"/></Or></Mc><Mc Nm="FB9_7"/><Mc Nm="FB9_8"><ClkMux Nm="FB9_8_MC_CLK" Rate="1"><IPort NNm="FB9_PT4"/><OPort NNm="FB9_8_MC_CLK"/></ClkMux><XorMux Nm="FB9_8_AND"><IPort NNm="FB9_PT31"/></XorMux><FbMux Nm="FB9_8_N"><IPort NNm="FB9_8_Q"/></FbMux><DFlop Nm="FB9_8_FF"><FlopPort NNm="FB9_PT31" Port="D"/><FlopPort NNm="FB9_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB9_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB9_9"><ClkMux Nm="FB9_9_MC_CLK" Rate="1"><IPort NNm="FB6_4_I"/><OPort NNm="FB9_9_MC_CLK"/></ClkMux><XorMux Nm="FB9_9_AND"><IPort NNm="FB9_PT34"/></XorMux><FbMux Nm="FB9_9_N"><IPort NNm="FB9_9_Q"/></FbMux><DFlop Nm="FB9_9_FF"><FlopPort NNm="FB9_PT34" Port="D"/><FlopPort NNm="FB9_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB9_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB9_10"><XorMux Nm="FB9_10_AND"><IPort NNm="FB9_PT37"/></XorMux><FbMux Nm="FB9_10_N"><IPort NNm="FB9_PT37"/></FbMux></Mc><Mc Nm="FB9_11"><OeMux Nm="FB9_11_OE"><IPort NNm="FB9_PT7"/></OeMux><FbMux Nm="FB9_11_P"><IPort NNm="FB9_11_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_11_I"><IPort NNm="FPGA_data&lt;6&gt;"/><OPort NNm="FB9_11_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_11_O"><IPort NNm="FB9_11_OR"/><OPort NNm="FPGA_data&lt;6&gt;"/><CntlPort NNm="FB9_PT7"/></OutBuf><Or Nm="FB9_11_OR"><OPort NNm="FB9_11_OR"/><IPort NNm="FB9_PT14"/><IPort NNm="FB9_PT15"/></Or></Mc><Mc Nm="FB9_12"><OeMux Nm="FB9_12_OE"><IPort NNm="FB9_PT7"/></OeMux><FbMux Nm="FB9_12_P"><IPort NNm="FB9_12_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_12_I"><IPort NNm="FPGA_data&lt;7&gt;"/><OPort NNm="FB9_12_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_12_O"><IPort NNm="FB9_12_OR"/><OPort NNm="FPGA_data&lt;7&gt;"/><CntlPort NNm="FB9_PT7"/></OutBuf><Or Nm="FB9_12_OR"><OPort NNm="FB9_12_OR"/><IPort NNm="FB9_PT16"/><IPort NNm="FB9_PT17"/></Or></Mc><Mc Nm="FB9_13"><XorMux Nm="FB9_13_AND"><IPort NNm="FB9_PT46"/></XorMux><OeMux Nm="FB9_13_OE"><IPort NNm="FB9_PT7"/></OeMux><FbMux Nm="FB9_13_P"><IPort NNm="FB9_13_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_13_I"><IPort NNm="FPGA_data&lt;8&gt;"/><OPort NNm="FB9_13_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_13_O"><IPort NNm="FB9_PT46"/><OPort NNm="FPGA_data&lt;8&gt;"/><CntlPort NNm="FB9_PT7"/></OutBuf></Mc><Mc Nm="FB9_14"><XorMux Nm="FB9_14_AND"><IPort NNm="FB9_PT49"/></XorMux><OeMux Nm="FB9_14_OE"><IPort NNm="FB9_PT7"/></OeMux><FbMux Nm="FB9_14_P"><IPort NNm="FB9_14_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_14_I"><IPort NNm="FPGA_data&lt;9&gt;"/><OPort NNm="FB9_14_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_14_O"><IPort NNm="FB9_PT49"/><OPort NNm="FPGA_data&lt;9&gt;"/><CntlPort NNm="FB9_PT7"/></OutBuf></Mc><Mc Nm="FB9_15"><XorMux Nm="FB9_15_AND"><IPort NNm="FB9_PT52"/></XorMux><OeMux Nm="FB9_15_OE"><IPort NNm="FB9_PT7"/></OeMux><FbMux Nm="FB9_15_P"><IPort NNm="FB9_15_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_15_I"><IPort NNm="FPGA_data&lt;10&gt;"/><OPort NNm="FB9_15_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_15_O"><IPort NNm="FB9_PT52"/><OPort NNm="FPGA_data&lt;10&gt;"/><CntlPort NNm="FB9_PT7"/></OutBuf></Mc><Mc Nm="FB9_16"><XorMux Nm="FB9_16_AND"><IPort NNm="FB9_PT55"/></XorMux><OeMux Nm="FB9_16_OE"><IPort NNm="FB9_PT7"/></OeMux><FbMux Nm="FB9_16_P"><IPort NNm="FB9_16_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_16_I"><IPort NNm="FPGA_data&lt;11&gt;"/><OPort NNm="FB9_16_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_16_O"><IPort NNm="FB9_PT55"/><OPort NNm="FPGA_data&lt;11&gt;"/><CntlPort NNm="FB9_PT7"/></OutBuf></Mc></Lb><Lb Nm="FB10"><LbT Nm="FB10_PT7" PtT="XBR_CT"><OPort NNm="FB10_PT7"/><IPort NNm="FB9_PT37"/></LbT><LbT Nm="FB10_PT46" PtT="XBR_C"><OPort NNm="FB10_PT46"/><IPort NNm="FB16_4_I"/><IPort NNm="FB6_8_Q"/></LbT><LbT Nm="FB10_PT49" PtT="XBR_C"><OPort NNm="FB10_PT49"/><IPort NNm="FB16_4_I"/><IPort NNm="FB5_8_Q"/></LbT><LbT Nm="FB10_PT52" PtT="XBR_C"><OPort NNm="FB10_PT52"/><IPort NNm="FB16_4_I"/><IPort NNm="FB6_9_Q"/></LbT><LbT Nm="FB10_PT55" PtT="XBR_C"><OPort NNm="FB10_PT55"/><IPort NNm="FB16_4_I"/><IPort NNm="FB5_4_Q"/></LbT><Mc Nm="FB10_1"><FbMux Nm="FB10_1_P"><IPort NNm="FB10_1_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_1_I"><IPort NNm="FPGA_A&lt;7&gt;"/><OPort NNm="FB10_1_I"/></InBuf></Mc><Mc Nm="FB10_2"><FbMux Nm="FB10_2_P"><IPort NNm="FB10_2_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_2_I"><IPort NNm="FPGA_A&lt;6&gt;"/><OPort NNm="FB10_2_I"/></InBuf></Mc><Mc Nm="FB10_3"><FbMux Nm="FB10_3_P"><IPort NNm="FB10_3_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_3_I"><IPort NNm="FPGA_A&lt;5&gt;"/><OPort NNm="FB10_3_I"/></InBuf></Mc><Mc Nm="FB10_4"><FbMux Nm="FB10_4_P"><IPort NNm="FB10_4_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_4_I"><IPort NNm="FPGA_A&lt;4&gt;"/><OPort NNm="FB10_4_I"/></InBuf></Mc><Mc Nm="FB10_5"><FbMux Nm="FB10_5_P"><IPort NNm="FB10_5_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_5_I"><IPort NNm="FPGA_A&lt;3&gt;"/><OPort NNm="FB10_5_I"/></InBuf></Mc><Mc Nm="FB10_6"><FbMux Nm="FB10_6_P"><IPort NNm="FB10_6_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_6_I"><IPort NNm="FPGA_A&lt;2&gt;"/><OPort NNm="FB10_6_I"/></InBuf></Mc><Mc Nm="FB10_7"/><Mc Nm="FB10_8"/><Mc Nm="FB10_9"/><Mc Nm="FB10_10"/><Mc Nm="FB10_11"><FbMux Nm="FB10_11_P"><IPort NNm="FB10_11_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_11_I"><IPort NNm="FPGA_A&lt;1&gt;"/><OPort NNm="FB10_11_I"/></InBuf></Mc><Mc Nm="FB10_12"><FbMux Nm="FB10_12_P"><IPort NNm="FB10_12_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_12_I"><IPort NNm="FPGA_A&lt;0&gt;"/><OPort NNm="FB10_12_I"/></InBuf></Mc><Mc Nm="FB10_13"><XorMux Nm="FB10_13_AND"><IPort NNm="FB10_PT46"/></XorMux><OeMux Nm="FB10_13_OE"><IPort NNm="FB10_PT7"/></OeMux><FbMux Nm="FB10_13_P"><IPort NNm="FB10_13_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_13_I"><IPort NNm="FPGA_data&lt;15&gt;"/><OPort NNm="FB10_13_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB10_13_O"><IPort NNm="FB10_PT46"/><OPort NNm="FPGA_data&lt;15&gt;"/><CntlPort NNm="FB10_PT7"/></OutBuf></Mc><Mc Nm="FB10_14"><XorMux Nm="FB10_14_AND"><IPort NNm="FB10_PT49"/></XorMux><OeMux Nm="FB10_14_OE"><IPort NNm="FB10_PT7"/></OeMux><FbMux Nm="FB10_14_P"><IPort NNm="FB10_14_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_14_I"><IPort NNm="FPGA_data&lt;14&gt;"/><OPort NNm="FB10_14_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB10_14_O"><IPort NNm="FB10_PT49"/><OPort NNm="FPGA_data&lt;14&gt;"/><CntlPort NNm="FB10_PT7"/></OutBuf></Mc><Mc Nm="FB10_15"><XorMux Nm="FB10_15_AND"><IPort NNm="FB10_PT52"/></XorMux><OeMux Nm="FB10_15_OE"><IPort NNm="FB10_PT7"/></OeMux><FbMux Nm="FB10_15_P"><IPort NNm="FB10_15_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_15_I"><IPort NNm="FPGA_data&lt;13&gt;"/><OPort NNm="FB10_15_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB10_15_O"><IPort NNm="FB10_PT52"/><OPort NNm="FPGA_data&lt;13&gt;"/><CntlPort NNm="FB10_PT7"/></OutBuf></Mc><Mc Nm="FB10_16"><XorMux Nm="FB10_16_AND"><IPort NNm="FB10_PT55"/></XorMux><OeMux Nm="FB10_16_OE"><IPort NNm="FB10_PT7"/></OeMux><FbMux Nm="FB10_16_P"><IPort NNm="FB10_16_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_16_I"><IPort NNm="FPGA_data&lt;12&gt;"/><OPort NNm="FB10_16_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB10_16_O"><IPort NNm="FB10_PT55"/><OPort NNm="FPGA_data&lt;12&gt;"/><CntlPort NNm="FB10_PT7"/></OutBuf></Mc></Lb><Lb Nm="FB11"><Mc Nm="FB11_1"/><Mc Nm="FB11_2"><FbMux Nm="FB11_2_P"><IPort NNm="FB11_2_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_2_I"><IPort NNm="FPGA_A&lt;8&gt;"/><OPort NNm="FB11_2_I"/></InBuf></Mc><Mc Nm="FB11_3"><FbMux Nm="FB11_3_P"><IPort NNm="FB11_3_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_3_I"><IPort NNm="FPGA_A&lt;9&gt;"/><OPort NNm="FB11_3_I"/></InBuf></Mc><Mc Nm="FB11_4"><FbMux Nm="FB11_4_P"><IPort NNm="FB11_4_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_4_I"><IPort NNm="FPGA_A&lt;10&gt;"/><OPort NNm="FB11_4_I"/></InBuf></Mc><Mc Nm="FB11_5"/><Mc Nm="FB11_6"/><Mc Nm="FB11_7"/><Mc Nm="FB11_8"/><Mc Nm="FB11_9"/><Mc Nm="FB11_10"/><Mc Nm="FB11_11"><FbMux Nm="FB11_11_P"><IPort NNm="FB11_11_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_11_I"><IPort NNm="FPGA_A&lt;11&gt;"/><OPort NNm="FB11_11_I"/></InBuf></Mc><Mc Nm="FB11_12"><FbMux Nm="FB11_12_P"><IPort NNm="FB11_12_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_12_I"><IPort NNm="FPGA_A&lt;12&gt;"/><OPort NNm="FB11_12_I"/></InBuf></Mc><Mc Nm="FB11_13"><FbMux Nm="FB11_13_P"><IPort NNm="FB11_13_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_13_I"><IPort NNm="FPGA_A&lt;13&gt;"/><OPort NNm="FB11_13_I"/></InBuf></Mc><Mc Nm="FB11_14"><FbMux Nm="FB11_14_P"><IPort NNm="FB11_14_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_14_I"><IPort NNm="FPGA_A&lt;14&gt;"/><OPort NNm="FB11_14_I"/></InBuf></Mc><Mc Nm="FB11_15"><FbMux Nm="FB11_15_P"><IPort NNm="FB11_15_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_15_I"><IPort NNm="FPGA_A&lt;15&gt;"/><OPort NNm="FB11_15_I"/></InBuf></Mc><Mc Nm="FB11_16"><FbMux Nm="FB11_16_P"><IPort NNm="FB11_16_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_16_I"><IPort NNm="FPGA_A&lt;16&gt;"/><OPort NNm="FB11_16_I"/></InBuf></Mc></Lb><Lb Nm="FB12"><LbT Nm="FB12_PT4" PtT="XBR_CT"><OPort NNm="FB12_PT4"/><IPort NNm="FB8_7_OR"/></LbT><LbT Nm="FB12_PT16" PtT="XBR_C"><OPort NNm="FB12_PT16"/><IPort NNm="FB16_4_I"/></LbT><Mc Nm="FB12_1"><FbMux Nm="FB12_1_P"><IPort NNm="FB12_1_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB12_1_I"><IPort NNm="FPGA_L"/><OPort NNm="FB12_1_I"/></InBuf></Mc><Mc Nm="FB12_2"><FbMux Nm="FB12_2_P"><IPort NNm="FB12_2_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB12_2_I"><IPort NNm="FPGA_E"/><OPort NNm="FB12_2_I"/></InBuf></Mc><Mc Nm="FB12_3"><ClkMux Nm="FB12_3_MC_CLK" Rate="1"><IPort NNm="FB12_PT4"/><OPort NNm="FB12_3_MC_CLK"/></ClkMux><FbMux Nm="FB12_3_N"><IPort NNm="FB12_3_Q"/></FbMux><FbMux Nm="FB12_3_P"><IPort NNm="FB12_3_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB12_3_I"><IPort NNm="FPGA_G"/><OPort NNm="FB12_3_I"/></InBuf><DFlop Nm="FB12_3_FF"><FlopPort NNm="FB12_3_I" Port="D"/><FlopPort NNm="FB12_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB12_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB12_PT16" Port="CE"/></DFlop></Mc><Mc Nm="FB12_4"><FbMux Nm="FB12_4_P"><IPort NNm="FB12_4_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB12_4_I"><IPort NNm="FPGA_W"/><OPort NNm="FB12_4_I"/></InBuf></Mc><Mc Nm="FB12_5"><ClkMux Nm="FB12_5_MC_CLK" Rate="1"><IPort NNm="FB12_PT4"/><OPort NNm="FB12_5_MC_CLK"/></ClkMux><FbMux Nm="FB12_5_N"><IPort NNm="FB12_5_Q"/></FbMux><FbMux Nm="FB12_5_P"><IPort NNm="FB12_5_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB12_5_I"><IPort NNm="reboot"/><OPort NNm="FB12_5_I"/></InBuf><DFlop Nm="FB12_5_FF"><FlopPort NNm="FB12_5_I" Port="D"/><FlopPort NNm="FB12_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB12_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB12_6"><FbMux Nm="FB12_6_P"><IPort NNm="FB12_6_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB12_6_I"><IPort NNm="FPGA_A&lt;22&gt;"/><OPort NNm="FB12_6_I"/></InBuf></Mc><Mc Nm="FB12_7"/><Mc Nm="FB12_8"/><Mc Nm="FB12_9"/><Mc Nm="FB12_10"/><Mc Nm="FB12_11"><FbMux Nm="FB12_11_P"><IPort NNm="FB12_11_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB12_11_I"><IPort NNm="FPGA_A&lt;21&gt;"/><OPort NNm="FB12_11_I"/></InBuf></Mc><Mc Nm="FB12_12"><FbMux Nm="FB12_12_P"><IPort NNm="FB12_12_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB12_12_I"><IPort NNm="FPGA_A&lt;20&gt;"/><OPort NNm="FB12_12_I"/></InBuf></Mc><Mc Nm="FB12_13"><FbMux Nm="FB12_13_P"><IPort NNm="FB12_13_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB12_13_I"><IPort NNm="FPGA_A&lt;19&gt;"/><OPort NNm="FB12_13_I"/></InBuf></Mc><Mc Nm="FB12_14"><FbMux Nm="FB12_14_P"><IPort NNm="FB12_14_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB12_14_I"><IPort NNm="FPGA_A&lt;18&gt;"/><OPort NNm="FB12_14_I"/></InBuf></Mc><Mc Nm="FB12_15"><FbMux Nm="FB12_15_P"><IPort NNm="FB12_15_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB12_15_I"><IPort NNm="FPGA_A&lt;17&gt;"/><OPort NNm="FB12_15_I"/></InBuf></Mc><Mc Nm="FB12_16"/></Lb><Lb Nm="FB13"><LbT Nm="FB13_PT0" PtT="XBR_CT_X"><OPort NNm="FB13_PT0"/><IPort NNm="FB9_1_I"/></LbT><LbT Nm="FB13_PT1" PtT="XBR_CT_X"><OPort NNm="FB13_PT1"/><IPort NNm="FB9_15_I"/></LbT><LbT Nm="FB13_PT2" PtT="XBR_CT_X"><OPort NNm="FB13_PT2"/><IPort NNm="FB9_2_I"/></LbT><LbT Nm="FB13_PT3" PtT="XBR_CT_X"><OPort NNm="FB13_PT3"/><IPort NNm="FB9_3_I"/></LbT><LbT Nm="FB13_PT4" PtT="XBR_CT"><OPort NNm="FB13_PT4"/><IPort NNm="FB8_7_OR"/></LbT><LbT Nm="FB13_PT5" PtT="XBR_CT"><OPort NNm="FB13_PT5"/><IPort NNm="FB9_4_I"/></LbT><LbT Nm="FB13_PT6" PtT="XBR_CT"><OPort NNm="FB13_PT6"/><IPort NNm="FB9_5_I"/></LbT><LbT Nm="FB13_PT7" PtT="XBR_CT"><OPort NNm="FB13_PT7"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_3_Q"/></LbT><LbT Nm="FB13_PT8" PtT="XBR_A"><OPort NNm="FB13_PT8"/><IPort NNm="FB9_6_I"/></LbT><LbT Nm="FB13_PT9" PtT="XBR_B"><OPort NNm="FB13_PT9"/><IPort NNm="FB9_11_I"/></LbT><LbT Nm="FB13_PT10" PtT="XBR_C"><OPort NNm="FB13_PT10"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB13_PT11" PtT="XBR_A"><OPort NNm="FB13_PT11"/><IPort NNm="FB9_12_I"/></LbT><LbT Nm="FB13_PT12" PtT="XBR_B"><OPort NNm="FB13_PT12"/><IPort NNm="FB9_13_I"/></LbT><LbT Nm="FB13_PT13" PtT="XBR_C"><OPort NNm="FB13_PT13"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB13_PT14" PtT="XBR_A"><OPort NNm="FB13_PT14"/><IPort NNm="FB9_14_I"/></LbT><LbT Nm="FB13_PT16" PtT="XBR_C"><OPort NNm="FB13_PT16"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB13_PT19" PtT="XBR_C"><OPort NNm="FB13_PT19"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB13_PT22" PtT="XBR_C"><OPort NNm="FB13_PT22"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB13_PT25" PtT="XBR_C"><OPort NNm="FB13_PT25"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB13_PT43" PtT="XBR_C"><OPort NNm="FB13_PT43"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB13_PT46" PtT="XBR_C"><OPort NNm="FB13_PT46"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB13_PT49" PtT="XBR_C"><OPort NNm="FB13_PT49"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB13_PT52" PtT="XBR_C"><OPort NNm="FB13_PT52"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB13_PT55" PtT="XBR_C"><OPort NNm="FB13_PT55"/><IPort NNm="FB16_4_I"/></LbT><Mc Nm="FB13_1"><ClkMux Nm="FB13_1_MC_CLK" Rate="1"><IPort NNm="FB13_PT4"/><OPort NNm="FB13_1_MC_CLK"/></ClkMux><OeMux Nm="FB13_1_OE"><IPort NNm="FB13_PT7"/></OeMux><FbMux Nm="FB13_1_N"><IPort NNm="FB13_1_Q"/></FbMux><FbMux Nm="FB13_1_P"><IPort NNm="FB13_1_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_1_I"><IPort NNm="FLASH_B_DQ&lt;0&gt;"/><OPort NNm="FB13_1_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_1_O"><IPort NNm="FB13_1_Q"/><OPort NNm="FLASH_B_DQ&lt;0&gt;"/><CntlPort NNm="FB13_PT7"/></OutBuf><DFlop Nm="FB13_1_FF"><FlopPort NNm="FB13_1_OR" Port="D"/><FlopPort NNm="FB13_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB13_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB13_PT10" Port="CE"/></DFlop><Or Nm="FB13_1_OR"><OPort NNm="FB13_1_OR"/><IPort NNm="FB13_PT0"/></Or></Mc><Mc Nm="FB13_2"><ClkMux Nm="FB13_2_MC_CLK" Rate="1"><IPort NNm="FB13_PT4"/><OPort NNm="FB13_2_MC_CLK"/></ClkMux><OeMux Nm="FB13_2_OE"><IPort NNm="FB13_PT7"/></OeMux><FbMux Nm="FB13_2_N"><IPort NNm="FB13_2_Q"/></FbMux><FbMux Nm="FB13_2_P"><IPort NNm="FB13_2_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_2_I"><IPort NNm="FLASH_B_DQ&lt;1&gt;"/><OPort NNm="FB13_2_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_2_O"><IPort NNm="FB13_2_Q"/><OPort NNm="FLASH_B_DQ&lt;1&gt;"/><CntlPort NNm="FB13_PT7"/></OutBuf><DFlop Nm="FB13_2_FF"><FlopPort NNm="FB13_2_OR" Port="D"/><FlopPort NNm="FB13_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB13_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB13_PT10" Port="CE"/></DFlop><Or Nm="FB13_2_OR"><OPort NNm="FB13_2_OR"/><IPort NNm="FB13_PT2"/></Or></Mc><Mc Nm="FB13_3"><ClkMux Nm="FB13_3_MC_CLK" Rate="1"><IPort NNm="FB13_PT4"/><OPort NNm="FB13_3_MC_CLK"/></ClkMux><OeMux Nm="FB13_3_OE"><IPort NNm="FB13_PT7"/></OeMux><FbMux Nm="FB13_3_N"><IPort NNm="FB13_3_Q"/></FbMux><FbMux Nm="FB13_3_P"><IPort NNm="FB13_3_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_3_I"><IPort NNm="FLASH_B_DQ&lt;2&gt;"/><OPort NNm="FB13_3_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_3_O"><IPort NNm="FB13_3_Q"/><OPort NNm="FLASH_B_DQ&lt;2&gt;"/><CntlPort NNm="FB13_PT7"/></OutBuf><DFlop Nm="FB13_3_FF"><FlopPort NNm="FB13_3_OR" Port="D"/><FlopPort NNm="FB13_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB13_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB13_PT10" Port="CE"/></DFlop><Or Nm="FB13_3_OR"><OPort NNm="FB13_3_OR"/><IPort NNm="FB13_PT3"/></Or></Mc><Mc Nm="FB13_4"><ClkMux Nm="FB13_4_MC_CLK" Rate="1"><IPort NNm="FB13_PT4"/><OPort NNm="FB13_4_MC_CLK"/></ClkMux><OeMux Nm="FB13_4_OE"><IPort NNm="FB13_PT7"/></OeMux><FbMux Nm="FB13_4_N"><IPort NNm="FB13_4_Q"/></FbMux><FbMux Nm="FB13_4_P"><IPort NNm="FB13_4_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_4_I"><IPort NNm="FLASH_B_DQ&lt;3&gt;"/><OPort NNm="FB13_4_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_4_O"><IPort NNm="FB13_4_Q"/><OPort NNm="FLASH_B_DQ&lt;3&gt;"/><CntlPort NNm="FB13_PT7"/></OutBuf><DFlop Nm="FB13_4_FF"><FlopPort NNm="FB13_4_OR" Port="D"/><FlopPort NNm="FB13_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB13_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB13_PT10" Port="CE"/></DFlop><Or Nm="FB13_4_OR"><OPort NNm="FB13_4_OR"/><IPort NNm="FB13_PT5"/></Or></Mc><Mc Nm="FB13_5"><ClkMux Nm="FB13_5_MC_CLK" Rate="1"><IPort NNm="FB13_PT4"/><OPort NNm="FB13_5_MC_CLK"/></ClkMux><OeMux Nm="FB13_5_OE"><IPort NNm="FB13_PT7"/></OeMux><FbMux Nm="FB13_5_N"><IPort NNm="FB13_5_Q"/></FbMux><FbMux Nm="FB13_5_P"><IPort NNm="FB13_5_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_5_I"><IPort NNm="FLASH_B_DQ&lt;4&gt;"/><OPort NNm="FB13_5_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_5_O"><IPort NNm="FB13_5_Q"/><OPort NNm="FLASH_B_DQ&lt;4&gt;"/><CntlPort NNm="FB13_PT7"/></OutBuf><DFlop Nm="FB13_5_FF"><FlopPort NNm="FB13_5_OR" Port="D"/><FlopPort NNm="FB13_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB13_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB13_PT10" Port="CE"/></DFlop><Or Nm="FB13_5_OR"><OPort NNm="FB13_5_OR"/><IPort NNm="FB13_PT6"/></Or></Mc><Mc Nm="FB13_6"><ClkMux Nm="FB13_6_MC_CLK" Rate="1"><IPort NNm="FB13_PT4"/><OPort NNm="FB13_6_MC_CLK"/></ClkMux><OeMux Nm="FB13_6_OE"><IPort NNm="FB13_PT7"/></OeMux><FbMux Nm="FB13_6_N"><IPort NNm="FB13_6_Q"/></FbMux><FbMux Nm="FB13_6_P"><IPort NNm="FB13_6_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_6_I"><IPort NNm="FLASH_B_DQ&lt;5&gt;"/><OPort NNm="FB13_6_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_6_O"><IPort NNm="FB13_6_Q"/><OPort NNm="FLASH_B_DQ&lt;5&gt;"/><CntlPort NNm="FB13_PT7"/></OutBuf><DFlop Nm="FB13_6_FF"><FlopPort NNm="FB13_6_OR" Port="D"/><FlopPort NNm="FB13_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB13_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB13_PT10" Port="CE"/></DFlop><Or Nm="FB13_6_OR"><OPort NNm="FB13_6_OR"/><IPort NNm="FB13_PT8"/></Or></Mc><Mc Nm="FB13_7"/><Mc Nm="FB13_8"/><Mc Nm="FB13_9"/><Mc Nm="FB13_10"/><Mc Nm="FB13_11"/><Mc Nm="FB13_12"><ClkMux Nm="FB13_12_MC_CLK" Rate="1"><IPort NNm="FB13_PT4"/><OPort NNm="FB13_12_MC_CLK"/></ClkMux><OeMux Nm="FB13_12_OE"><IPort NNm="FB13_PT7"/></OeMux><FbMux Nm="FB13_12_N"><IPort NNm="FB13_12_Q"/></FbMux><FbMux Nm="FB13_12_P"><IPort NNm="FB13_12_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_12_I"><IPort NNm="FLASH_B_DQ&lt;6&gt;"/><OPort NNm="FB13_12_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_12_O"><IPort NNm="FB13_12_Q"/><OPort NNm="FLASH_B_DQ&lt;6&gt;"/><CntlPort NNm="FB13_PT7"/></OutBuf><DFlop Nm="FB13_12_FF"><FlopPort NNm="FB13_12_OR" Port="D"/><FlopPort NNm="FB13_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB13_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB13_PT10" Port="CE"/></DFlop><Or Nm="FB13_12_OR"><OPort NNm="FB13_12_OR"/><IPort NNm="FB13_PT9"/></Or></Mc><Mc Nm="FB13_13"><ClkMux Nm="FB13_13_MC_CLK" Rate="1"><IPort NNm="FB13_PT4"/><OPort NNm="FB13_13_MC_CLK"/></ClkMux><OeMux Nm="FB13_13_OE"><IPort NNm="FB13_PT7"/></OeMux><FbMux Nm="FB13_13_N"><IPort NNm="FB13_13_Q"/></FbMux><FbMux Nm="FB13_13_P"><IPort NNm="FB13_13_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_13_I"><IPort NNm="FLASH_B_DQ&lt;7&gt;"/><OPort NNm="FB13_13_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_13_O"><IPort NNm="FB13_13_Q"/><OPort NNm="FLASH_B_DQ&lt;7&gt;"/><CntlPort NNm="FB13_PT7"/></OutBuf><DFlop Nm="FB13_13_FF"><FlopPort NNm="FB13_13_OR" Port="D"/><FlopPort NNm="FB13_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB13_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB13_PT10" Port="CE"/></DFlop><Or Nm="FB13_13_OR"><OPort NNm="FB13_13_OR"/><IPort NNm="FB13_PT11"/></Or></Mc><Mc Nm="FB13_14"><ClkMux Nm="FB13_14_MC_CLK" Rate="1"><IPort NNm="FB13_PT4"/><OPort NNm="FB13_14_MC_CLK"/></ClkMux><OeMux Nm="FB13_14_OE"><IPort NNm="FB13_PT7"/></OeMux><FbMux Nm="FB13_14_N"><IPort NNm="FB13_14_Q"/></FbMux><FbMux Nm="FB13_14_P"><IPort NNm="FB13_14_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_14_I"><IPort NNm="FLASH_B_DQ&lt;8&gt;"/><OPort NNm="FB13_14_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_14_O"><IPort NNm="FB13_14_Q"/><OPort NNm="FLASH_B_DQ&lt;8&gt;"/><CntlPort NNm="FB13_PT7"/></OutBuf><DFlop Nm="FB13_14_FF"><FlopPort NNm="FB13_14_OR" Port="D"/><FlopPort NNm="FB13_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB13_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB13_PT10" Port="CE"/></DFlop><Or Nm="FB13_14_OR"><OPort NNm="FB13_14_OR"/><IPort NNm="FB13_PT12"/></Or></Mc><Mc Nm="FB13_15"><ClkMux Nm="FB13_15_MC_CLK" Rate="1"><IPort NNm="FB13_PT4"/><OPort NNm="FB13_15_MC_CLK"/></ClkMux><OeMux Nm="FB13_15_OE"><IPort NNm="FB13_PT7"/></OeMux><FbMux Nm="FB13_15_N"><IPort NNm="FB13_15_Q"/></FbMux><FbMux Nm="FB13_15_P"><IPort NNm="FB13_15_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_15_I"><IPort NNm="FLASH_B_DQ&lt;9&gt;"/><OPort NNm="FB13_15_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_15_O"><IPort NNm="FB13_15_Q"/><OPort NNm="FLASH_B_DQ&lt;9&gt;"/><CntlPort NNm="FB13_PT7"/></OutBuf><DFlop Nm="FB13_15_FF"><FlopPort NNm="FB13_15_OR" Port="D"/><FlopPort NNm="FB13_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB13_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB13_PT10" Port="CE"/></DFlop><Or Nm="FB13_15_OR"><OPort NNm="FB13_15_OR"/><IPort NNm="FB13_PT14"/></Or></Mc><Mc Nm="FB13_16"><ClkMux Nm="FB13_16_MC_CLK" Rate="1"><IPort NNm="FB13_PT4"/><OPort NNm="FB13_16_MC_CLK"/></ClkMux><OeMux Nm="FB13_16_OE"><IPort NNm="FB13_PT7"/></OeMux><FbMux Nm="FB13_16_N"><IPort NNm="FB13_16_Q"/></FbMux><FbMux Nm="FB13_16_P"><IPort NNm="FB13_16_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_16_I"><IPort NNm="FLASH_B_DQ&lt;10&gt;"/><OPort NNm="FB13_16_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_16_O"><IPort NNm="FB13_16_Q"/><OPort NNm="FLASH_B_DQ&lt;10&gt;"/><CntlPort NNm="FB13_PT7"/></OutBuf><DFlop Nm="FB13_16_FF"><FlopPort NNm="FB13_16_OR" Port="D"/><FlopPort NNm="FB13_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB13_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB13_PT10" Port="CE"/></DFlop><Or Nm="FB13_16_OR"><OPort NNm="FB13_16_OR"/><IPort NNm="FB13_PT1"/></Or></Mc></Lb><Lb Nm="FB14"><LbT Nm="FB14_PT0" PtT="XBR_CT_X"><OPort NNm="FB14_PT0"/><IPort NNm="FB9_16_I"/></LbT><LbT Nm="FB14_PT1" PtT="XBR_CT_X"><OPort NNm="FB14_PT1"/><IPort NNm="FB10_16_I"/></LbT><LbT Nm="FB14_PT2" PtT="XBR_CT_X"><OPort NNm="FB14_PT2"/><IPort NNm="FB10_15_I"/></LbT><LbT Nm="FB14_PT3" PtT="XBR_CT_X"><OPort NNm="FB14_PT3"/><IPort NNm="FB10_14_I"/></LbT><LbT Nm="FB14_PT4" PtT="XBR_CT"><OPort NNm="FB14_PT4"/><IPort NNm="FB8_7_OR"/></LbT><LbT Nm="FB14_PT5" PtT="XBR_CT"><OPort NNm="FB14_PT5"/><IPort NNm="FB10_13_I"/></LbT><LbT Nm="FB14_PT7" PtT="XBR_CT"><OPort NNm="FB14_PT7"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_3_Q"/></LbT><LbT Nm="FB14_PT10" PtT="XBR_C"><OPort NNm="FB14_PT10"/><IPort NNm="FB13_4_Q"/></LbT><LbT Nm="FB14_PT13" PtT="XBR_C"><OPort NNm="FB14_PT13"/><IPort NNm="FB13_3_Q"/></LbT><LbT Nm="FB14_PT16" PtT="XBR_C"><OPort NNm="FB14_PT16"/><IPort NNm="FB13_2_Q"/></LbT><LbT Nm="FB14_PT19" PtT="XBR_C"><OPort NNm="FB14_PT19"/><IPort NNm="FB13_1_Q"/></LbT><LbT Nm="FB14_PT22" PtT="XBR_C"><OPort NNm="FB14_PT22"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB14_PT43" PtT="XBR_C"><OPort NNm="FB14_PT43"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB14_PT46" PtT="XBR_C"><OPort NNm="FB14_PT46"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB14_PT49" PtT="XBR_C"><OPort NNm="FB14_PT49"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB14_PT55" PtT="XBR_C"><OPort NNm="FB14_PT55"/><IPort NNm="FB16_4_I"/></LbT><Mc Nm="FB14_1"><XorMux Nm="FB14_1_AND"><IPort NNm="FB14_PT10"/></XorMux><OeMux Nm="FB14_1_OE"><IPort NNm="FB14_PT7"/></OeMux><FbMux Nm="FB14_1_P"><IPort NNm="FB14_1_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB14_1_I"><IPort NNm="FLASH_A_DQ&lt;3&gt;"/><OPort NNm="FB14_1_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB14_1_O"><IPort NNm="FB14_PT10"/><OPort NNm="FLASH_A_DQ&lt;3&gt;"/><CntlPort NNm="FB14_PT7"/></OutBuf></Mc><Mc Nm="FB14_2"><XorMux Nm="FB14_2_AND"><IPort NNm="FB14_PT13"/></XorMux><OeMux Nm="FB14_2_OE"><IPort NNm="FB14_PT7"/></OeMux><FbMux Nm="FB14_2_P"><IPort NNm="FB14_2_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB14_2_I"><IPort NNm="FLASH_A_DQ&lt;2&gt;"/><OPort NNm="FB14_2_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB14_2_O"><IPort NNm="FB14_PT13"/><OPort NNm="FLASH_A_DQ&lt;2&gt;"/><CntlPort NNm="FB14_PT7"/></OutBuf></Mc><Mc Nm="FB14_3"><XorMux Nm="FB14_3_AND"><IPort NNm="FB14_PT16"/></XorMux><OeMux Nm="FB14_3_OE"><IPort NNm="FB14_PT7"/></OeMux><FbMux Nm="FB14_3_P"><IPort NNm="FB14_3_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB14_3_I"><IPort NNm="FLASH_A_DQ&lt;1&gt;"/><OPort NNm="FB14_3_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB14_3_O"><IPort NNm="FB14_PT16"/><OPort NNm="FLASH_A_DQ&lt;1&gt;"/><CntlPort NNm="FB14_PT7"/></OutBuf></Mc><Mc Nm="FB14_4"><XorMux Nm="FB14_4_AND"><IPort NNm="FB14_PT19"/></XorMux><OeMux Nm="FB14_4_OE"><IPort NNm="FB14_PT7"/></OeMux><FbMux Nm="FB14_4_P"><IPort NNm="FB14_4_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB14_4_I"><IPort NNm="FLASH_A_DQ&lt;0&gt;"/><OPort NNm="FB14_4_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB14_4_O"><IPort NNm="FB14_PT19"/><OPort NNm="FLASH_A_DQ&lt;0&gt;"/><CntlPort NNm="FB14_PT7"/></OutBuf></Mc><Mc Nm="FB14_5"><ClkMux Nm="FB14_5_MC_CLK" Rate="1"><IPort NNm="FB14_PT4"/><OPort NNm="FB14_5_MC_CLK"/></ClkMux><OeMux Nm="FB14_5_OE"><IPort NNm="FB14_PT7"/></OeMux><FbMux Nm="FB14_5_N"><IPort NNm="FB14_5_Q"/></FbMux><FbMux Nm="FB14_5_P"><IPort NNm="FB14_5_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB14_5_I"><IPort NNm="FLASH_B_DQ&lt;15&gt;"/><OPort NNm="FB14_5_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB14_5_O"><IPort NNm="FB14_5_Q"/><OPort NNm="FLASH_B_DQ&lt;15&gt;"/><CntlPort NNm="FB14_PT7"/></OutBuf><DFlop Nm="FB14_5_FF"><FlopPort NNm="FB14_5_OR" Port="D"/><FlopPort NNm="FB14_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB14_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB14_PT22" Port="CE"/></DFlop><Or Nm="FB14_5_OR"><OPort NNm="FB14_5_OR"/><IPort NNm="FB14_PT5"/></Or></Mc><Mc Nm="FB14_6"/><Mc Nm="FB14_7"/><Mc Nm="FB14_8"/><Mc Nm="FB14_9"/><Mc Nm="FB14_10"/><Mc Nm="FB14_11"/><Mc Nm="FB14_12"><ClkMux Nm="FB14_12_MC_CLK" Rate="1"><IPort NNm="FB14_PT4"/><OPort NNm="FB14_12_MC_CLK"/></ClkMux><OeMux Nm="FB14_12_OE"><IPort NNm="FB14_PT7"/></OeMux><FbMux Nm="FB14_12_N"><IPort NNm="FB14_12_Q"/></FbMux><FbMux Nm="FB14_12_P"><IPort NNm="FB14_12_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB14_12_I"><IPort NNm="FLASH_B_DQ&lt;14&gt;"/><OPort NNm="FB14_12_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB14_12_O"><IPort NNm="FB14_12_Q"/><OPort NNm="FLASH_B_DQ&lt;14&gt;"/><CntlPort NNm="FB14_PT7"/></OutBuf><DFlop Nm="FB14_12_FF"><FlopPort NNm="FB14_12_OR" Port="D"/><FlopPort NNm="FB14_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB14_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB14_PT22" Port="CE"/></DFlop><Or Nm="FB14_12_OR"><OPort NNm="FB14_12_OR"/><IPort NNm="FB14_PT3"/></Or></Mc><Mc Nm="FB14_13"><ClkMux Nm="FB14_13_MC_CLK" Rate="1"><IPort NNm="FB14_PT4"/><OPort NNm="FB14_13_MC_CLK"/></ClkMux><OeMux Nm="FB14_13_OE"><IPort NNm="FB14_PT7"/></OeMux><FbMux Nm="FB14_13_N"><IPort NNm="FB14_13_Q"/></FbMux><FbMux Nm="FB14_13_P"><IPort NNm="FB14_13_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB14_13_I"><IPort NNm="FLASH_B_DQ&lt;13&gt;"/><OPort NNm="FB14_13_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB14_13_O"><IPort NNm="FB14_13_Q"/><OPort NNm="FLASH_B_DQ&lt;13&gt;"/><CntlPort NNm="FB14_PT7"/></OutBuf><DFlop Nm="FB14_13_FF"><FlopPort NNm="FB14_13_OR" Port="D"/><FlopPort NNm="FB14_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB14_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB14_PT22" Port="CE"/></DFlop><Or Nm="FB14_13_OR"><OPort NNm="FB14_13_OR"/><IPort NNm="FB14_PT2"/></Or></Mc><Mc Nm="FB14_14"><ClkMux Nm="FB14_14_MC_CLK" Rate="1"><IPort NNm="FB14_PT4"/><OPort NNm="FB14_14_MC_CLK"/></ClkMux><OeMux Nm="FB14_14_OE"><IPort NNm="FB14_PT7"/></OeMux><FbMux Nm="FB14_14_N"><IPort NNm="FB14_14_Q"/></FbMux><FbMux Nm="FB14_14_P"><IPort NNm="FB14_14_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB14_14_I"><IPort NNm="FLASH_B_DQ&lt;12&gt;"/><OPort NNm="FB14_14_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB14_14_O"><IPort NNm="FB14_14_Q"/><OPort NNm="FLASH_B_DQ&lt;12&gt;"/><CntlPort NNm="FB14_PT7"/></OutBuf><DFlop Nm="FB14_14_FF"><FlopPort NNm="FB14_14_OR" Port="D"/><FlopPort NNm="FB14_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB14_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB14_PT22" Port="CE"/></DFlop><Or Nm="FB14_14_OR"><OPort NNm="FB14_14_OR"/><IPort NNm="FB14_PT1"/></Or></Mc><Mc Nm="FB14_15"/><Mc Nm="FB14_16"><ClkMux Nm="FB14_16_MC_CLK" Rate="1"><IPort NNm="FB14_PT4"/><OPort NNm="FB14_16_MC_CLK"/></ClkMux><OeMux Nm="FB14_16_OE"><IPort NNm="FB14_PT7"/></OeMux><FbMux Nm="FB14_16_N"><IPort NNm="FB14_16_Q"/></FbMux><FbMux Nm="FB14_16_P"><IPort NNm="FB14_16_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB14_16_I"><IPort NNm="FLASH_B_DQ&lt;11&gt;"/><OPort NNm="FB14_16_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB14_16_O"><IPort NNm="FB14_16_Q"/><OPort NNm="FLASH_B_DQ&lt;11&gt;"/><CntlPort NNm="FB14_PT7"/></OutBuf><DFlop Nm="FB14_16_FF"><FlopPort NNm="FB14_16_OR" Port="D"/><FlopPort NNm="FB14_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB14_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB14_PT22" Port="CE"/></DFlop><Or Nm="FB14_16_OR"><OPort NNm="FB14_16_OR"/><IPort NNm="FB14_PT0"/></Or></Mc></Lb><Lb Nm="FB15"><LbT Nm="FB15_PT7" PtT="XBR_CT"><OPort NNm="FB15_PT7"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_3_Q"/></LbT><LbT Nm="FB15_PT10" PtT="XBR_C"><OPort NNm="FB15_PT10"/><IPort NNm="FB13_5_Q"/></LbT><LbT Nm="FB15_PT13" PtT="XBR_C"><OPort NNm="FB15_PT13"/><IPort NNm="FB13_6_Q"/></LbT><LbT Nm="FB15_PT16" PtT="XBR_C"><OPort NNm="FB15_PT16"/><IPort NNm="FB13_12_Q"/></LbT><LbT Nm="FB15_PT19" PtT="XBR_C"><OPort NNm="FB15_PT19"/><IPort NNm="FB13_13_Q"/></LbT><LbT Nm="FB15_PT22" PtT="XBR_C"><OPort NNm="FB15_PT22"/><IPort NNm="FB13_14_Q"/></LbT><LbT Nm="FB15_PT25" PtT="XBR_C"><OPort NNm="FB15_PT25"/><IPort NNm="FB13_15_Q"/></LbT><LbT Nm="FB15_PT40" PtT="XBR_C"><OPort NNm="FB15_PT40"/><IPort NNm="FB13_16_Q"/></LbT><LbT Nm="FB15_PT43" PtT="XBR_C"><OPort NNm="FB15_PT43"/><IPort NNm="FB14_16_Q"/></LbT><LbT Nm="FB15_PT46" PtT="XBR_C"><OPort NNm="FB15_PT46"/><IPort NNm="FB14_14_Q"/></LbT><LbT Nm="FB15_PT49" PtT="XBR_C"><OPort NNm="FB15_PT49"/><IPort NNm="FB14_13_Q"/></LbT><LbT Nm="FB15_PT55" PtT="XBR_C"><OPort NNm="FB15_PT55"/><IPort NNm="FB14_12_Q"/></LbT><Mc Nm="FB15_1"><XorMux Nm="FB15_1_AND"><IPort NNm="FB15_PT10"/></XorMux><OeMux Nm="FB15_1_OE"><IPort NNm="FB15_PT7"/></OeMux><FbMux Nm="FB15_1_P"><IPort NNm="FB15_1_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB15_1_I"><IPort NNm="FLASH_A_DQ&lt;4&gt;"/><OPort NNm="FB15_1_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB15_1_O"><IPort NNm="FB15_PT10"/><OPort NNm="FLASH_A_DQ&lt;4&gt;"/><CntlPort NNm="FB15_PT7"/></OutBuf></Mc><Mc Nm="FB15_2"><XorMux Nm="FB15_2_AND"><IPort NNm="FB15_PT13"/></XorMux><OeMux Nm="FB15_2_OE"><IPort NNm="FB15_PT7"/></OeMux><FbMux Nm="FB15_2_P"><IPort NNm="FB15_2_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB15_2_I"><IPort NNm="FLASH_A_DQ&lt;5&gt;"/><OPort NNm="FB15_2_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB15_2_O"><IPort NNm="FB15_PT13"/><OPort NNm="FLASH_A_DQ&lt;5&gt;"/><CntlPort NNm="FB15_PT7"/></OutBuf></Mc><Mc Nm="FB15_3"><XorMux Nm="FB15_3_AND"><IPort NNm="FB15_PT16"/></XorMux><OeMux Nm="FB15_3_OE"><IPort NNm="FB15_PT7"/></OeMux><FbMux Nm="FB15_3_P"><IPort NNm="FB15_3_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB15_3_I"><IPort NNm="FLASH_A_DQ&lt;6&gt;"/><OPort NNm="FB15_3_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB15_3_O"><IPort NNm="FB15_PT16"/><OPort NNm="FLASH_A_DQ&lt;6&gt;"/><CntlPort NNm="FB15_PT7"/></OutBuf></Mc><Mc Nm="FB15_4"><XorMux Nm="FB15_4_AND"><IPort NNm="FB15_PT19"/></XorMux><OeMux Nm="FB15_4_OE"><IPort NNm="FB15_PT7"/></OeMux><FbMux Nm="FB15_4_P"><IPort NNm="FB15_4_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB15_4_I"><IPort NNm="FLASH_A_DQ&lt;7&gt;"/><OPort NNm="FB15_4_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB15_4_O"><IPort NNm="FB15_PT19"/><OPort NNm="FLASH_A_DQ&lt;7&gt;"/><CntlPort NNm="FB15_PT7"/></OutBuf></Mc><Mc Nm="FB15_5"><XorMux Nm="FB15_5_AND"><IPort NNm="FB15_PT22"/></XorMux><OeMux Nm="FB15_5_OE"><IPort NNm="FB15_PT7"/></OeMux><FbMux Nm="FB15_5_P"><IPort NNm="FB15_5_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB15_5_I"><IPort NNm="FLASH_A_DQ&lt;8&gt;"/><OPort NNm="FB15_5_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB15_5_O"><IPort NNm="FB15_PT22"/><OPort NNm="FLASH_A_DQ&lt;8&gt;"/><CntlPort NNm="FB15_PT7"/></OutBuf></Mc><Mc Nm="FB15_6"><XorMux Nm="FB15_6_AND"><IPort NNm="FB15_PT25"/></XorMux><OeMux Nm="FB15_6_OE"><IPort NNm="FB15_PT7"/></OeMux><FbMux Nm="FB15_6_P"><IPort NNm="FB15_6_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB15_6_I"><IPort NNm="FLASH_A_DQ&lt;9&gt;"/><OPort NNm="FB15_6_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB15_6_O"><IPort NNm="FB15_PT25"/><OPort NNm="FLASH_A_DQ&lt;9&gt;"/><CntlPort NNm="FB15_PT7"/></OutBuf></Mc><Mc Nm="FB15_7"/><Mc Nm="FB15_8"/><Mc Nm="FB15_9"/><Mc Nm="FB15_10"/><Mc Nm="FB15_11"><XorMux Nm="FB15_11_AND"><IPort NNm="FB15_PT40"/></XorMux><OeMux Nm="FB15_11_OE"><IPort NNm="FB15_PT7"/></OeMux><FbMux Nm="FB15_11_P"><IPort NNm="FB15_11_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB15_11_I"><IPort NNm="FLASH_A_DQ&lt;10&gt;"/><OPort NNm="FB15_11_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB15_11_O"><IPort NNm="FB15_PT40"/><OPort NNm="FLASH_A_DQ&lt;10&gt;"/><CntlPort NNm="FB15_PT7"/></OutBuf></Mc><Mc Nm="FB15_12"><XorMux Nm="FB15_12_AND"><IPort NNm="FB15_PT43"/></XorMux><OeMux Nm="FB15_12_OE"><IPort NNm="FB15_PT7"/></OeMux><FbMux Nm="FB15_12_P"><IPort NNm="FB15_12_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB15_12_I"><IPort NNm="FLASH_A_DQ&lt;11&gt;"/><OPort NNm="FB15_12_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB15_12_O"><IPort NNm="FB15_PT43"/><OPort NNm="FLASH_A_DQ&lt;11&gt;"/><CntlPort NNm="FB15_PT7"/></OutBuf></Mc><Mc Nm="FB15_13"><XorMux Nm="FB15_13_AND"><IPort NNm="FB15_PT46"/></XorMux><OeMux Nm="FB15_13_OE"><IPort NNm="FB15_PT7"/></OeMux><FbMux Nm="FB15_13_P"><IPort NNm="FB15_13_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB15_13_I"><IPort NNm="FLASH_A_DQ&lt;12&gt;"/><OPort NNm="FB15_13_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB15_13_O"><IPort NNm="FB15_PT46"/><OPort NNm="FLASH_A_DQ&lt;12&gt;"/><CntlPort NNm="FB15_PT7"/></OutBuf></Mc><Mc Nm="FB15_14"><XorMux Nm="FB15_14_AND"><IPort NNm="FB15_PT49"/></XorMux><OeMux Nm="FB15_14_OE"><IPort NNm="FB15_PT7"/></OeMux><FbMux Nm="FB15_14_P"><IPort NNm="FB15_14_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB15_14_I"><IPort NNm="FLASH_A_DQ&lt;13&gt;"/><OPort NNm="FB15_14_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB15_14_O"><IPort NNm="FB15_PT49"/><OPort NNm="FLASH_A_DQ&lt;13&gt;"/><CntlPort NNm="FB15_PT7"/></OutBuf></Mc><Mc Nm="FB15_15"/><Mc Nm="FB15_16"><XorMux Nm="FB15_16_AND"><IPort NNm="FB15_PT55"/></XorMux><OeMux Nm="FB15_16_OE"><IPort NNm="FB15_PT7"/></OeMux><FbMux Nm="FB15_16_P"><IPort NNm="FB15_16_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB15_16_I"><IPort NNm="FLASH_A_DQ&lt;14&gt;"/><OPort NNm="FB15_16_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB15_16_O"><IPort NNm="FB15_PT55"/><OPort NNm="FLASH_A_DQ&lt;14&gt;"/><CntlPort NNm="FB15_PT7"/></OutBuf></Mc></Lb><Lb Nm="FB16"><LbT Nm="FB16_PT0" PtT="XBR_CT_X"><OPort NNm="FB16_PT0"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_5_I"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB16_1_Q"/></LbT><LbT Nm="FB16_PT1" PtT="XBR_CT_X"><OPort NNm="FB16_PT1"/><IPort NNm="FB12_5_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB16_1_Q"/></LbT><LbT Nm="FB16_PT2" PtT="XBR_CT_X"><OPort NNm="FB16_PT2"/><IPort NNm="FB16_4_I"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB16_1_Q"/></LbT><LbT Nm="FB16_PT3" PtT="XBR_CT_X"><OPort NNm="FB16_PT3"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB16_1_Q"/></LbT><LbT Nm="FB16_PT4" PtT="XBR_CT"><OPort NNm="FB16_PT4"/><IPort NNm="FB8_7_OR"/></LbT><LbT Nm="FB16_PT5" PtT="XBR_CT"><OPort NNm="FB16_PT5"/><IPort NNm="FB16_4_I"/><IPort NNm="FB6_4_I"/><IPort NNm="FB5_11_Q"/></LbT><LbT Nm="FB16_PT6" PtT="XBR_CT"><OPort NNm="FB16_PT6"/><IPort NNm="FB16_4_I"/><IPort NNm="FB9_9_Q"/><IPort NNm="FB5_11_Q"/></LbT><LbT Nm="FB16_PT7" PtT="XBR_CT"><OPort NNm="FB16_PT7"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB16_PT8" PtT="XBR_A"><OPort NNm="FB16_PT8"/><IPort NNm="FB16_4_I"/><IPort NNm="FB6_4_I"/></LbT><LbT Nm="FB16_PT9" PtT="XBR_B"><OPort NNm="FB16_PT9"/><IPort NNm="FB16_4_I"/><IPort NNm="FB9_9_Q"/></LbT><LbT Nm="FB16_PT43" PtT="XBR_C"><OPort NNm="FB16_PT43"/><IPort NNm="FB16_1_I"/></LbT><LbT Nm="FB16_PT46" PtT="XBR_C"><OPort NNm="FB16_PT46"/><IPort NNm="FB16_2_I"/></LbT><LbT Nm="FB16_PT49" PtT="XBR_C"><OPort NNm="FB16_PT49"/><IPort NNm="FB12_5_I"/></LbT><LbT Nm="FB16_PT52" PtT="XBR_C"><OPort NNm="FB16_PT52"/><IPort NNm="FB12_5_I"/><IPort NNm="FB12_5_Q"/><IPort NNm="FB4_15_Q"/><IPort NNm="FB16_15_Q"/></LbT><LbT Nm="FB16_PT54" PtT="XBR_B"><OPort NNm="FB16_PT54"/><IPort NNm="FB16_4_I"/><IPort NNm="FB12_3_Q"/></LbT><LbT Nm="FB16_PT55" PtT="XBR_C"><OPort NNm="FB16_PT55"/><IPort NNm="FB14_5_Q"/></LbT><Mc Nm="FB16_1"><ClkMux Nm="FB16_1_MC_CLK" Rate="1"><IPort NNm="FB16_PT4"/><OPort NNm="FB16_1_MC_CLK"/></ClkMux><OeMux Nm="FB16_1_OE"><IPort NNm="FB16_PT7"/></OeMux><FbMux Nm="FB16_1_N"><IPort NNm="FB16_1_Q"/></FbMux><FbMux Nm="FB16_1_P"><IPort NNm="FB16_1_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_1_I"><IPort NNm="Program_B"/><OPort NNm="FB16_1_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_1_O"><IPort NNm="FB16_1_Q"/><OPort NNm="Program_B"/><CntlPort NNm="FB16_PT7"/></OutBuf><DFlop Nm="FB16_1_FF"><FlopPort NNm="FB16_1_OR" Port="D"/><FlopPort NNm="FB16_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB16_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB16_1_OR"><OPort NNm="FB16_1_OR"/><IPort NNm="FB16_PT0"/><IPort NNm="FB16_PT2"/><IPort NNm="FB16_PT1"/><IPort NNm="FB16_PT3"/></Or></Mc><Mc Nm="FB16_2"><ClkMux Nm="FB16_2_MC_CLK" Rate="1"><IPort NNm="FB16_PT4"/><OPort NNm="FB16_2_MC_CLK"/></ClkMux><FbMux Nm="FB16_2_N"><IPort NNm="FB16_2_Q"/></FbMux><FbMux Nm="FB16_2_P"><IPort NNm="FB16_2_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_2_I"><IPort NNm="INIT_B"/><OPort NNm="FB16_2_I"/></InBuf><DFlop Nm="FB16_2_FF"><FlopPort NNm="FB16_2_I" Port="D"/><FlopPort NNm="FB16_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB16_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB16_3"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_3_I"><IPort NNm="FPGA_CCLK"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_3_O"><IPort NNm="FB16_3_OR"/><OPort NNm="FPGA_CCLK"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB16_3_OR"><OPort NNm="FB16_3_OR"/><IPort NNm="FB16_PT6"/><IPort NNm="FB16_PT5"/></Or></Mc><Mc Nm="FB16_4"><FbMux Nm="FB16_4_P"><IPort NNm="FB16_4_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_4_I"><IPort NNm="DONE"/><OPort NNm="FB16_4_I"/></InBuf></Mc><Mc Nm="FB16_5"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_5_I"><IPort NNm="FPGA_clock"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_5_O"><IPort NNm="FB16_5_OR"/><OPort NNm="FPGA_clock"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB16_5_OR"><OPort NNm="FB16_5_OR"/><IPort NNm="FB16_PT9"/><IPort NNm="FB16_PT8"/></Or></Mc><Mc Nm="FB16_6"><FbMux Nm="FB16_6_P"><IPort NNm="FB16_6_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_6_I"><IPort NNm="FPGA_A&lt;23&gt;"/><OPort NNm="FB16_6_I"/></InBuf></Mc><Mc Nm="FB16_7"/><Mc Nm="FB16_8"/><Mc Nm="FB16_9"/><Mc Nm="FB16_10"/><Mc Nm="FB16_11"/><Mc Nm="FB16_12"><XorMux Nm="FB16_12_AND"><IPort NNm="FB16_PT43"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_12_I"><IPort NNm="LEDs&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_12_O"><IPort NNm="FB16_PT43"/><OPort NNm="LEDs&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB16_13"><XorMux Nm="FB16_13_AND"><IPort NNm="FB16_PT46"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_13_I"><IPort NNm="LEDs&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_13_O"><IPort NNm="FB16_PT46"/><OPort NNm="LEDs&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB16_14"><XorMux Nm="FB16_14_AND"><IPort NNm="FB16_PT49"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_14_I"><IPort NNm="LEDs&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_14_O"><IPort NNm="FB16_PT49"/><OPort NNm="LEDs&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB16_15"><ClkMux Nm="FB16_15_MC_CLK" Rate="1"><IPort NNm="FB16_PT4"/><OPort NNm="FB16_15_MC_CLK"/></ClkMux><XorMux Nm="FB16_15_AND"><IPort NNm="FB16_PT52"/></XorMux><FbMux Nm="FB16_15_N"><IPort NNm="FB16_15_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_15_I"><IPort NNm="LEDs&lt;3&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_15_O"><IPort NNm="FB16_15_Q"/><OPort NNm="LEDs&lt;3&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB16_15_FF"><FlopPort NNm="FB16_PT52" Port="D"/><FlopPort NNm="FB16_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB16_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB16_16"><XorMux Nm="FB16_16_AND"><IPort NNm="FB16_PT55"/></XorMux><OeMux Nm="FB16_16_OE"><IPort NNm="FB16_PT54"/></OeMux><FbMux Nm="FB16_16_P"><IPort NNm="FB16_16_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_16_I"><IPort NNm="FLASH_A_DQ&lt;15&gt;"/><OPort NNm="FB16_16_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_16_O"><IPort NNm="FB16_PT55"/><OPort NNm="FLASH_A_DQ&lt;15&gt;"/><CntlPort NNm="FB16_PT54"/></OutBuf></Mc></Lb></Document>
