#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c3e7e9d700 .scope module, "RegFileTestBench" "RegFileTestBench" 2 1;
 .timescale 0 0;
v000001c3e7f07330_0 .var "clk", 0 0;
v000001c3e7f06750_0 .net "readData1", 31 0, L_000001c3e7f06ed0;  1 drivers
v000001c3e7f06610_0 .net "readData2", 31 0, L_000001c3e7f06570;  1 drivers
v000001c3e7f06390_0 .var "readReg1", 4 0;
v000001c3e7f066b0_0 .var "readReg2", 4 0;
v000001c3e7f067f0_0 .var "regWrite", 0 0;
v000001c3e7f06a70_0 .var "rst", 0 0;
v000001c3e7f06b10_0 .var "writeData", 31 0;
v000001c3e7f073d0_0 .var "writeReg", 4 0;
S_000001c3e7f6e8e0 .scope module, "uut" "RegisterFile" 2 8, 3 1 0, S_000001c3e7e9d700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 5 "readReg1";
    .port_info 4 /INPUT 5 "readReg2";
    .port_info 5 /INPUT 5 "writeReg";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
v000001c3e7e9eda0_0 .net *"_ivl_0", 31 0, L_000001c3e7f06430;  1 drivers
v000001c3e7e9f700_0 .net *"_ivl_10", 6 0, L_000001c3e7f07150;  1 drivers
L_000001c3e7f07948 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c3e7e9f340_0 .net *"_ivl_13", 1 0, L_000001c3e7f07948;  1 drivers
L_000001c3e7f07990 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3e7e9f8e0_0 .net/2u *"_ivl_14", 31 0, L_000001c3e7f07990;  1 drivers
v000001c3e7e9eee0_0 .net *"_ivl_18", 31 0, L_000001c3e7f06bb0;  1 drivers
L_000001c3e7f079d8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3e7e9ed00_0 .net *"_ivl_21", 26 0, L_000001c3e7f079d8;  1 drivers
L_000001c3e7f07a20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3e7e9f3e0_0 .net/2u *"_ivl_22", 31 0, L_000001c3e7f07a20;  1 drivers
v000001c3e7e9f0c0_0 .net *"_ivl_24", 0 0, L_000001c3e7f05b70;  1 drivers
v000001c3e7e9ef80_0 .net *"_ivl_26", 31 0, L_000001c3e7f076f0;  1 drivers
v000001c3e7e9f980_0 .net *"_ivl_28", 6 0, L_000001c3e7f07470;  1 drivers
L_000001c3e7f078b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3e7e9f660_0 .net *"_ivl_3", 26 0, L_000001c3e7f078b8;  1 drivers
L_000001c3e7f07a68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c3e7e9f160_0 .net *"_ivl_31", 1 0, L_000001c3e7f07a68;  1 drivers
L_000001c3e7f07ab0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3e7e9ee40_0 .net/2u *"_ivl_32", 31 0, L_000001c3e7f07ab0;  1 drivers
L_000001c3e7f07900 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3e7e9f520_0 .net/2u *"_ivl_4", 31 0, L_000001c3e7f07900;  1 drivers
v000001c3e7e9f480_0 .net *"_ivl_6", 0 0, L_000001c3e7f05a30;  1 drivers
v000001c3e7e9f7a0_0 .net *"_ivl_8", 31 0, L_000001c3e7f05fd0;  1 drivers
v000001c3e7e9fa20_0 .net "clk", 0 0, v000001c3e7f07330_0;  1 drivers
v000001c3e7e9f200_0 .var/i "i", 31 0;
v000001c3e7e9f840_0 .net "readData1", 31 0, L_000001c3e7f06ed0;  alias, 1 drivers
v000001c3e7e9f020_0 .net "readData2", 31 0, L_000001c3e7f06570;  alias, 1 drivers
v000001c3e7e9fac0_0 .net "readReg1", 4 0, v000001c3e7f06390_0;  1 drivers
v000001c3e7e9ebc0_0 .net "readReg2", 4 0, v000001c3e7f066b0_0;  1 drivers
v000001c3e7e9f2a0_0 .net "regWrite", 0 0, v000001c3e7f067f0_0;  1 drivers
v000001c3e7e9ec60 .array "registers", 0 31, 31 0;
v000001c3e7f064d0_0 .net "rst", 0 0, v000001c3e7f06a70_0;  1 drivers
v000001c3e7f06930_0 .net "writeData", 31 0, v000001c3e7f06b10_0;  1 drivers
v000001c3e7f05cb0_0 .net "writeReg", 4 0, v000001c3e7f073d0_0;  1 drivers
E_000001c3e7e99860 .event posedge, v000001c3e7f064d0_0, v000001c3e7e9fa20_0;
L_000001c3e7f06430 .concat [ 5 27 0 0], v000001c3e7f06390_0, L_000001c3e7f078b8;
L_000001c3e7f05a30 .cmp/ne 32, L_000001c3e7f06430, L_000001c3e7f07900;
L_000001c3e7f05fd0 .array/port v000001c3e7e9ec60, L_000001c3e7f07150;
L_000001c3e7f07150 .concat [ 5 2 0 0], v000001c3e7f06390_0, L_000001c3e7f07948;
L_000001c3e7f06ed0 .functor MUXZ 32, L_000001c3e7f07990, L_000001c3e7f05fd0, L_000001c3e7f05a30, C4<>;
L_000001c3e7f06bb0 .concat [ 5 27 0 0], v000001c3e7f066b0_0, L_000001c3e7f079d8;
L_000001c3e7f05b70 .cmp/ne 32, L_000001c3e7f06bb0, L_000001c3e7f07a20;
L_000001c3e7f076f0 .array/port v000001c3e7e9ec60, L_000001c3e7f07470;
L_000001c3e7f07470 .concat [ 5 2 0 0], v000001c3e7f066b0_0, L_000001c3e7f07a68;
L_000001c3e7f06570 .functor MUXZ 32, L_000001c3e7f07ab0, L_000001c3e7f076f0, L_000001c3e7f05b70, C4<>;
    .scope S_000001c3e7f6e8e0;
T_0 ;
    %wait E_000001c3e7e99860;
    %load/vec4 v000001c3e7f064d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c3e7e9f200_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001c3e7e9f200_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c3e7e9f200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3e7e9ec60, 0, 4;
    %load/vec4 v000001c3e7e9f200_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c3e7e9f200_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c3e7e9f2a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v000001c3e7f05cb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001c3e7f06930_0;
    %load/vec4 v000001c3e7f05cb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3e7e9ec60, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c3e7e9d700;
T_1 ;
    %vpi_call 2 22 "$dumpfile", "register_file.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c3e7e9d700 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3e7f07330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3e7f06a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3e7f067f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c3e7f06390_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c3e7f066b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c3e7f073d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c3e7f06b10_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3e7f06a70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3e7f067f0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c3e7f073d0_0, 0, 5;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v000001c3e7f06b10_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3e7f067f0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c3e7f06390_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3e7f067f0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001c3e7f073d0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000001c3e7f06b10_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3e7f067f0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001c3e7f06390_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001c3e7e9d700;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000001c3e7f07330_0;
    %inv;
    %store/vec4 v000001c3e7f07330_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c3e7e9d700;
T_3 ;
    %vpi_call 2 49 "$monitor", "Time: %0t | clk: %b | rst: %b | regWrite: %b | writeReg: %d | writeData: %h | readReg1: %d | readData1: %h | readReg2: %d | readData2: %h", $time, v000001c3e7f07330_0, v000001c3e7f06a70_0, v000001c3e7f067f0_0, v000001c3e7f073d0_0, v000001c3e7f06b10_0, v000001c3e7f06390_0, v000001c3e7f06750_0, v000001c3e7f066b0_0, v000001c3e7f06610_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegisterFileTestBench.v";
    "RegisterFile.v";
