{
    "hands_on_practices": [
        {
            "introduction": "This first exercise establishes the fundamental link between the microscopic cause of Bias Temperature Instability—the trapping of charge carriers—and its macroscopic electrical signature, the threshold voltage shift ($\\Delta V_{th}$). By deriving the relationship from first principles of MOS electrostatics, you will solidify your understanding of how defects translate into device degradation. This practice  is essential for quantifying BTI and interpreting experimental data.",
            "id": "4264417",
            "problem": "A planar $p$-channel metal–oxide–semiconductor field-effect transistor (MOSFET) with a high-$\\kappa$ gate stack exhibits Bias Temperature Instability (BTI), specifically Negative Bias Temperature Instability (NBTI), when subjected to sustained negative gate bias at elevated temperature. Consider a device stressed at gate voltage $V_{g} = -1.2\\ \\text{V}$ and temperature $T = 125^{\\circ}\\text{C}$ for a duration of $10^{3}\\ \\text{s}$. A threshold voltage shift of $\\Delta V_{th} = 50\\ \\text{mV}$ is observed immediately after stress.\n\nStarting from electrostatics and the definition of the threshold condition in a MOS system, derive the relationship between a small perturbation in the total areal charge $\\Delta Q$ residing in electrically active defects (including interface states and oxide bulk traps) and the corresponding small perturbation in the threshold voltage $\\Delta V_{th}$. Use the gate-stack areal capacitance $C_{ox}$ to parameterize the coupling. Then, using $C_{ox} = 1.5\\ \\text{mF/m}^{2}$, compute the quantity $Q/C_{ox}$ associated with the observed $\\Delta V_{th}$ and express it in volts. Round your answer to three significant figures.\n\nIn your derivation and discussion, explain the physical basis for why electrically active traps shift the threshold voltage, clarify sign conventions appropriate for a $p$-channel device under negative bias, and, based on the magnitude of the inferred defect charge density and known BTI physics in high-$\\kappa$/metal-gate stacks at $125^{\\circ}\\text{C}$, argue whether the dominant traps responsible for the measured $\\Delta V_{th}$ are likely located at the semiconductor–dielectric interface or distributed within the bulk of the dielectric. Your final numerical answer must be the value of $Q/C_{ox}$ in volts, rounded to three significant figures.",
            "solution": "The problem requires a derivation of the relationship between trapped charge and threshold voltage shift in a MOS device, a calculation based on provided data, and a physical interpretation of the degradation mechanism.\n\n**Part 1: Derivation of the relationship between $\\Delta Q$ and $\\Delta V_{th}$**\n\nThe threshold voltage, $V_{th}$, of a Metal-Oxide-Semiconductor (MOS) structure is the gate voltage required to establish the onset of strong inversion at the semiconductor-dielectric interface. For a p-channel MOSFET built on an n-type semiconductor substrate, strong inversion corresponds to the creation of a hole channel. The total gate voltage is distributed across the gate stack (oxide) and the semiconductor.\n\nThe voltage balance equation for the MOS system is given by:\n$$V_g = V_{ox} + \\phi_s$$\nwhere $V_g$ is the gate voltage, $V_{ox}$ is the voltage drop across the gate dielectric, and $\\phi_s$ is the surface potential of the semiconductor.\n\nThe voltage across the oxide, $V_{ox}$, is determined by the total charge per unit area in the semiconductor, $Q_{semi}$, and any charge per unit area residing in the oxide or at the interface, $Q_{trap}$. By Gauss's law, the electric field in the oxide is $E_{ox} = (Q_{semi} + Q_{trap})/\\epsilon_{ox}$, where $\\epsilon_{ox}$ is the permittivity of the oxide. The voltage drop is then $V_{ox} = E_{ox} \\cdot t_{ox} = (Q_{semi} + Q_{trap})t_{ox}/\\epsilon_{ox}$. Using the definition of the gate oxide capacitance per unit area, $C_{ox} = \\epsilon_{ox}/t_{ox}$, we have:\n$$V_{ox} = \\frac{Q_{semi} + Q_{trap}}{C_{ox}}$$\nIt is important to handle charge signs consistently. For a p-channel device (n-type substrate), the semiconductor charge $Q_{semi}$ at threshold is composed of the positive charge in the depletion region, $Q_{dep}$, and the charge in the newly formed inversion layer, $Q_{inv}$. By definition, at the threshold of strong inversion, the inversion charge is considered negligible, so $Q_{semi} \\approx Q_{dep}$.\nThe gate voltage can be expressed relative to the flat-band voltage, $V_{FB}$. The flat-band voltage is the gate voltage that results in zero band bending ($\\phi_s=0$). Any charge $Q_{trap}$ within the dielectric or fixed at the interface shifts the flat-band voltage from the ideal workfunction difference $\\phi_{ms}$:\n$$V_{FB} = \\phi_{ms} - \\frac{Q_{trap,initial}}{C_{ox}}$$\nHere, $Q_{trap,initial}$ represents the total effective charge density of fixed charges and pre-existing traps. For simplicity, we assume this charge is located at the interface. A more general treatment for distributed charge would replace $Q_{trap}/C_{ox}$ with an integral, but the effect on $V_{th}$ is equivalent to an effective charge sheet at the interface.\n\nThe threshold voltage for a p-channel device is the gate voltage required to bend the bands such that the surface potential reaches $\\phi_s = -2\\phi_B$, where $\\phi_B = (k_B T/q) \\ln(N_D/n_i)$ is the bulk potential of the n-type substrate with donor concentration $N_D$. At this point, a sufficient density of holes is induced at the surface.\n$$V_{th} = V_{FB} + \\phi_s(\\text{inv}) - \\frac{Q_{dep}(\\text{inv})}{C_{ox}}$$\nSubstituting the expressions for $V_{FB}$ and $\\phi_s(\\text{inv})$:\n$$V_{th} = \\left(\\phi_{ms} - \\frac{Q_{trap,initial}}{C_{ox}}\\right) - 2\\phi_B - \\frac{Q_{dep}(-2\\phi_B)}{C_{ox}}$$\nWhen the device is subjected to NBTI stress, new electrically active defects are generated or existing ones are charged. This results in an additional trapped charge density, which we denote as $\\Delta Q$. The total trapped charge becomes $Q_{trap,final} = Q_{trap,initial} + \\Delta Q$. The new threshold voltage, $V_{th,final}$, is:\n$$V_{th,final} = \\phi_{ms} - \\frac{Q_{trap,initial} + \\Delta Q}{C_{ox}} - 2\\phi_B - \\frac{Q_{dep}(-2\\phi_B)}{C_{ox}}$$\nThe threshold voltage shift, $\\Delta V_{th}$, is the difference between the final and initial threshold voltages:\n$$\\Delta V_{th} = V_{th,final} - V_{th,initial} = \\left(\\phi_{ms} - \\frac{Q_{trap,initial} + \\Delta Q}{C_{ox}} - \\dots\\right) - \\left(\\phi_{ms} - \\frac{Q_{trap,initial}}{C_{ox}} - \\dots\\right)$$\nAssuming that the stress does not alter $\\phi_{ms}$, $\\phi_B$, or the depletion charge characteristics, all other terms cancel out, leaving:\n$$\\Delta V_{th} = -\\frac{\\Delta Q}{C_{ox}}$$\nThis is the fundamental relationship between the induced trapped charge density $\\Delta Q$ and the resulting threshold voltage shift $\\Delta V_{th}$.\n\n**Part 2: Physical Basis, Sign Conventions, and Calculation**\n\nThe problem concerns a p-channel MOSFET under Negative Bias Temperature Instability (NBTI) stress.\n- **Device Operation:** A p-channel device has an n-type substrate. To turn it ON (create a hole inversion channel), a negative gate voltage ($V_g < 0$) relative to the source/substrate is applied. This attracts holes to the interface.\n- **NBTI Stress:** The stress condition is $V_g = -1.2\\ \\text{V}$, which is the ON state for the pMOSFET. The high electric field and elevated temperature accelerate degradation.\n- **Physical Basis for Shift:** The negative gate bias creates a high concentration of holes in the inversion layer. These holes can interact with the gate dielectric and the Si/dielectric interface. There are two primary degradation mechanisms:\n    1.  **Interface Trap Generation:** The energetic holes can facilitate the breaking of passivating bonds at the interface, most notably silicon-hydrogen (Si-H) bonds. This creates a dangling bond (an interface trap, $P_b$ center) and a mobile hydrogen species (e.g., H$^+$). The newly created interface traps are positively charged when below the Fermi level, contributing to a positive $\\Delta Q$.\n    2.  **Hole Trapping:** Pre-existing defects within the bulk of the gate dielectric (especially in high-$\\kappa$ materials) can capture holes tunneling from the inversion layer. This also results in a net positive charge, $\\Delta Q > 0$, being trapped in the dielectric.\n- **Sign Convention:** Both primary NBTI mechanisms lead to the accumulation of *positive* charge ($\\Delta Q > 0$) at or near the interface. According to our derived formula, $\\Delta V_{th} = -\\Delta Q/C_{ox}$, a positive $\\Delta Q$ results in a *negative* $\\Delta V_{th}$. This means the threshold voltage becomes more negative (e.g., from $-0.4\\ \\text{V}$ to $-0.45\\ \\text{V}$). This makes the device harder to turn on, which is the definition of degradation for a pMOSFET.\n- **Calculation:** The problem states an observed shift of $\\Delta V_{th} = 50\\ \\text{mV}$. As established, this must represent the magnitude of the shift, $|\\Delta V_{th}|$. The actual shift for NBTI degradation is $\\Delta V_{th} = -50\\ \\text{mV} = -0.050\\ \\text{V}$. The problem asks to compute the quantity $Q/C_{ox}$, where we identify $Q$ with the induced charge $\\Delta Q$.\nFrom the derived relation:\n$$ \\frac{\\Delta Q}{C_{ox}} = -\\Delta V_{th} $$\nSubstituting the value of $\\Delta V_{th}$:\n$$ \\frac{Q}{C_{ox}} = -(-0.050\\ \\text{V}) = 0.050\\ \\text{V} $$\nThis positive value is consistent with the trapping of positive charge. The unit is indeed volts, as it represents the voltage shift that would be produced by the trapped charge if it were the only charge acting across the capacitor $C_{ox}$.\nThe problem requires rounding to three significant figures.\n$$ \\frac{Q}{C_{ox}} = 0.0500\\ \\text{V} $$\n\n**Part 3: Inference of Dominant Trap Location**\n\nThe problem asks to argue whether the dominant traps are located at the semiconductor-dielectric interface or within the bulk of the dielectric. Several factors point towards the dominance of bulk traps.\n\n1.  **High-$\\kappa$ Gate Stack:** This is the most critical piece of information. Unlike nearly-perfect thermally grown SiO$_2$, high-$\\kappa$ dielectrics such as HfO$_2$ or HfSiON are deposited materials (e.g., by atomic layer deposition) and inherently contain a much higher density of pre-existing electronic defects (traps). Oxygen vacancies are a well-known example and act as hole traps in many high-$\\kappa$ materials. Consequently, charge trapping in these bulk defects is a very prominent mechanism in BTI for high-$\\kappa$/metal-gate (HKMG) devices.\n\n2.  **Mechanism of Charging:** Under negative gate bias, holes from the inversion layer can tunnel into these pre-existing traps located in the high-$\\kappa$ layer near the interface. This process of charge capture and emission by bulk traps is often described by charge trapping/de-trapping (CT/DT) models and can account for a large portion of the observed $\\Delta V_{th}$.\n\n3.  **Relative Importance:** While interface state generation (described by the Reaction-Diffusion model) still occurs at the Si/high-$\\kappa$ interface (or more accurately, at the Si/interfacial-layer interface, as a thin layer of SiO$_x$ is usually present), its contribution is often found to be smaller compared to the bulk trapping component in modern HKMG technologies. The physics of BTI in these advanced stacks is recognized to be a superposition of both mechanisms, but the large reservoir of available bulk traps in the high-$\\kappa$ layer often makes it the dominant contributor, especially for the stress conditions given ($T = 125^{\\circ}\\text{C}$, $t = 10^3\\ \\text{s}$), which are sufficient to activate trapping processes.\n\nIn conclusion, given that the device employs a high-$\\kappa$ gate stack, it is highly probable that the dominant source of the measured $50\\ \\text{mV}$ threshold voltage shift is the charging of pre-existing traps distributed within the bulk of the high-$\\kappa$ dielectric, rather than the generation of new traps localized strictly at the interface.",
            "answer": "$$\\boxed{0.0500}$$"
        },
        {
            "introduction": "In practice, characterizing BTI is complicated by the fact that stress can degrade multiple device parameters simultaneously. This exercise  addresses a critical aspect of experimental analysis: separating the true threshold voltage shift from concurrent changes in carrier mobility ($\\mu$). Mastering this correction using the constant-current method is vital for obtaining accurate and physically meaningful degradation data from real devices.",
            "id": "4264413",
            "problem": "An $n$-channel Fin Field-Effect Transistor (FinFET) with a hafnium-based high-permittivity (high-$k$) gate stack is subjected to Positive Bias Temperature Instability (PBTI), a form of Bias Temperature Instability (BTI), by stressing at elevated temperature and positive gate bias. The device is characterized in the saturation region before and after stress at a drain voltage $V_D = 0.7\\,\\text{V}$ to ensure the device operates in saturation. Assume the long-channel saturation model and neglect channel-length modulation and body effect so that the drain current is described by\n$$\nI_D = \\frac{1}{2}\\mu C_{\\text{ox}}\\frac{W}{L}(V_G - V_{th})^2,\n$$\nand the small-signal transconductance in saturation is\n$$\ng_m = \\frac{\\partial I_D}{\\partial V_G}.\n$$\n\nThe following experimental data are recorded:\n\n- Pre-stress transfer characteristic at the chosen reference current: at $I_D = I_{\\text{ref}} = 100\\,\\mu\\text{A}$, the gate voltage is $V_{G,\\text{pre}} = 0.52\\,\\text{V}$, and the measured small-signal transconductance at this bias is $g_{m,\\text{pre}} = 1.00\\,\\text{mS}$.\n\n- Post-stress transfer characteristic at the same reference current: at $I_D = 100\\,\\mu\\text{A}$, the gate voltage is $V_{G,\\text{post}} = 0.56\\,\\text{V}$.\n\n- Independently measured linear-region transconductance (with $V_D = 50\\,\\text{mV}$ and $V_G = 0.60\\,\\text{V}$) shows a mobility reduction due to stress: $g_{m,\\text{lin,pre}} = 5.00\\,\\text{mS}$ and $g_{m,\\text{lin,post}} = 4.50\\,\\text{mS}$. Assume the linear-region transconductance scales directly with the carrier mobility $\\mu$ under identical bias and geometry, so the mobility ratio is $\\eta = \\mu_{\\text{post}}/\\mu_{\\text{pre}}$.\n\nUsing the constant-current criterion, determine the threshold-voltage shift $\\Delta V_{th}$ attributable to PBTI, corrected for the concurrent mobility degradation characterized by $\\eta$. Specifically:\n\n1. Compute the constant-current gate-voltage shift $\\Delta V_{\\text{CC}}$ from the transfer characteristics.\n2. Using the saturation-region model, express the uncertainty introduced by concurrent mobility degradation as an additive term to $\\Delta V_{\\text{CC}}$, and use the measured $\\eta$ and the pre-stress transconductance at $I_{\\text{ref}}$ to evaluate the corrected threshold-voltage shift $\\Delta V_{th}$.\n\nExpress your final answer for the corrected threshold-voltage shift $\\Delta V_{th}$ in millivolts, rounded to three significant figures.",
            "solution": "The goal is to determine the true threshold-voltage shift, $\\Delta V_{th} = V_{th,\\mathrm{post}} - V_{th,\\mathrm{pre}}$, by correcting the experimentally measured gate-voltage shift for the effects of mobility degradation.\n\n**Part 1: Compute the Constant-Current Gate-Voltage Shift ($\\Delta V_{\\mathrm{CC}}$)**\n\nThe constant-current gate-voltage shift, $\\Delta V_{\\mathrm{CC}}$, is the observed change in gate voltage required to maintain a constant reference current $I_{\\mathrm{ref}}$ before and after stress. It is calculated directly from the provided experimental data.\n$$\n\\Delta V_{\\mathrm{CC}} = V_{G,\\mathrm{post}} - V_{G,\\mathrm{pre}}\n$$\nSubstituting the given values:\n$$\n\\Delta V_{\\mathrm{CC}} = 0.56\\,\\text{V} - 0.52\\,\\text{V} = 0.040\\,\\text{V}\n$$\n\n**Part 2: Derive the Correction for Mobility Degradation and Calculate $\\Delta V_{th}$**\n\nThe drain current in saturation is given by $I_D = K \\mu (V_G - V_{th})^2$, where $K = \\frac{1}{2} C_{\\mathrm{ox}} \\frac{W}{L}$.\nAt the constant reference current $I_{\\mathrm{ref}}$, we have:\n-   Pre-stress: $I_{\\mathrm{ref}} = K \\mu_{\\mathrm{pre}} (V_{G,\\mathrm{pre}} - V_{th,\\mathrm{pre}})^2$\n-   Post-stress: $I_{\\mathrm{ref}} = K \\mu_{\\mathrm{post}} (V_{G,\\mathrm{post}} - V_{th,\\mathrm{post}})^2$\n\nEquating these two expressions gives:\n$$\nK \\mu_{\\mathrm{pre}} (V_{G,\\mathrm{pre}} - V_{th,\\mathrm{pre}})^2 = K \\mu_{\\mathrm{post}} (V_{G,\\mathrm{post}} - V_{th,\\mathrm{post}})^2\n$$\nDividing by $K \\mu_{\\mathrm{pre}}$ and using the definition $\\eta = \\mu_{\\mathrm{post}}/\\mu_{\\mathrm{pre}}$:\n$$\n(V_{G,\\mathrm{pre}} - V_{th,\\mathrm{pre}})^2 = \\eta (V_{G,\\mathrm{post}} - V_{th,\\mathrm{post}})^2\n$$\nTaking the square root of both sides (the overdrive voltages are positive):\n$$\nV_{G,\\mathrm{pre}} - V_{th,\\mathrm{pre}} = \\sqrt{\\eta} (V_{G,\\mathrm{post}} - V_{th,\\mathrm{post}})\n$$\nWe want to solve for the true threshold voltage shift, $\\Delta V_{th} = V_{th,\\mathrm{post}} - V_{th,\\mathrm{pre}}$. Let's substitute $V_{th,\\mathrm{post}} = V_{th,\\mathrm{pre}} + \\Delta V_{th}$:\n$$\nV_{G,\\mathrm{pre}} - V_{th,\\mathrm{pre}} = \\sqrt{\\eta} (V_{G,\\mathrm{post}} - V_{th,\\mathrm{pre}} - \\Delta V_{th})\n$$\nRearranging to isolate $\\Delta V_{th}$ and rewriting in terms of the pre-stress overdrive voltage $V_{\\mathrm{ov,pre}} = V_{G,\\mathrm{pre}} - V_{th,\\mathrm{pre}}$:\n$$\n\\Delta V_{th} = V_{G,\\mathrm{post}} - V_{th,\\mathrm{pre}} - \\frac{1}{\\sqrt{\\eta}}V_{\\mathrm{ov,pre}}\n$$\n$$\n\\Delta V_{th} = (V_{G,\\mathrm{post}} - V_{G,\\mathrm{pre}}) + (V_{G,\\mathrm{pre}} - V_{th,\\mathrm{pre}}) - \\frac{1}{\\sqrt{\\eta}}V_{\\mathrm{ov,pre}}\n$$\n$$\n\\Delta V_{th} = \\Delta V_{\\mathrm{CC}} + V_{\\mathrm{ov,pre}} \\left(1 - \\frac{1}{\\sqrt{\\eta}}\\right)\n$$\nThe term $V_{\\mathrm{ov,pre}}$ is found using the relationship between the saturation current $I_D$, the transconductance $g_m$, and the overdrive voltage $V_{\\mathrm{ov}} = V_G - V_{th}$.\n$$\ng_m = \\mu C_{\\mathrm{ox}}\\frac{W}{L}(V_G - V_{th}) \\quad \\text{and} \\quad I_D = \\frac{1}{2}g_m(V_G - V_{th})\n$$\nThus, the overdrive voltage is $V_{\\mathrm{ov}} = \\frac{2 I_D}{g_m}$.\nUsing the pre-stress data at $I_D = I_{\\mathrm{ref}}$:\n$$\nV_{\\mathrm{ov,pre}} = \\frac{2 I_{\\mathrm{ref}}}{g_{m,\\mathrm{pre}}} = \\frac{2 \\times 100\\,\\mu\\text{A}}{1.00\\,\\text{mS}} = 0.200\\,\\text{V}\n$$\nNext, we calculate the mobility degradation factor $\\eta$ from the linear-region transconductance measurements:\n$$\n\\eta = \\frac{\\mu_{\\mathrm{post}}}{\\mu_{\\mathrm{pre}}} = \\frac{g_{m,\\mathrm{lin,post}}}{g_{m,\\mathrm{lin,pre}}} = \\frac{4.50\\,\\text{mS}}{5.00\\,\\text{mS}} = 0.900\n$$\nNow, we can calculate the true threshold-voltage shift $\\Delta V_{th}$:\n$$\n\\Delta V_{th} = \\Delta V_{\\mathrm{CC}} + V_{\\mathrm{ov,pre}} \\left(1 - \\frac{1}{\\sqrt{\\eta}}\\right)\n$$\nSubstituting the calculated values:\n$$\n\\Delta V_{th} = 0.040\\,\\text{V} + 0.200\\,\\text{V} \\times \\left(1 - \\frac{1}{\\sqrt{0.900}}\\right)\n$$\n$$\n\\Delta V_{th} = 0.040 + 0.200 \\times \\left(1 - \\frac{1}{0.94868...}\\right)\n$$\n$$\n\\Delta V_{th} = 0.040 + 0.200 \\times (1 - 1.05409...)\n$$\n$$\n\\Delta V_{th} = 0.040 + 0.200 \\times (-0.05409...)\n$$\n$$\n\\Delta V_{th} = 0.040 - 0.010818... = 0.029181...\\,\\text{V}\n$$\nThe problem requires the answer in millivolts, rounded to three significant figures.\n$$\n\\Delta V_{th} = 29.181...\\,\\text{mV} \\approx 29.2\\,\\text{mV}\n$$\nThe correction term is negative, indicating that the uncorrected shift $\\Delta V_{\\mathrm{CC}} = 40\\,\\text{mV}$ overestimates the true threshold-voltage shift, which is physically correct as mobility degradation also contributes to the gate voltage increase needed to maintain constant current.",
            "answer": "$$\n\\boxed{29.2}\n$$"
        },
        {
            "introduction": "Devices in digital circuits rarely experience constant DC stress; instead, they are subjected to dynamic AC stress patterns. This final practice  delves into the kinetic modeling of BTI under such realistic operating conditions. By analyzing a simple two-state defect model, you will learn to predict the impact of duty cycle and relaxation phases on the overall degradation, a key skill for projecting circuit lifetime and reliability.",
            "id": "4264456",
            "problem": "A p-channel metal-oxide-semiconductor field-effect transistor (pMOSFET) in a high-permittivity gate dielectric technology is subjected to negative-bias temperature instability (NBTI) stress. Model the defect kinetics using a two-state first-order kinetic scheme in which each defect is either empty or occupied. Under stress (gate voltage $V_{g}=-1\\,\\text{V}$), the occupancy probability $p(t)$ of an individual defect evolves according to the rate equation $dp/dt = k_{c}\\,(1-p) - k_{e}\\,p$, where $k_{c}$ is the capture rate and $k_{e}$ is the emission rate. During the relaxation phase (gate bias removed so that capture is negligible), the occupancy evolves as $dp/dt = -k_{e}\\,p$. Assume an ensemble of independent, equivalent defects so that the threshold voltage shift $\\Delta V_{th}$ is proportional to the occupancy $p$.\n  \nThe device is stressed by a periodic rectangular waveform of period $T=1\\,\\text{ms}$ and duty cycle $D=50\\%$, i.e., the stress is applied for $T_{\\text{on}}=D\\,T$ and removed for $T_{\\text{off}}=(1-D)\\,T$ in each cycle. Let the capture and emission rates be $k_{c}=10^{3}\\,\\text{s}^{-1}$ and $k_{e}=10^{2}\\,\\text{s}^{-1}$, respectively, independent of time and bias within the respective phases as specified above.\n\nStarting from first-order kinetics and without assuming any pre-derived compact model, derive the steady periodic solution for the occupancy at the end of the stress-on segment of a cycle and use it to compute the ratio\n$$R \\equiv \\frac{\\Delta V_{th}^{\\text{AC}}}{\\Delta V_{th}^{\\text{DC}}},$$\nwhere $\\Delta V_{th}^{\\text{AC}}$ is evaluated at the end of the stress-on segment in the long-time periodic steady state, and $\\Delta V_{th}^{\\text{DC}}$ corresponds to continuous stress at $V_{g}=-1\\,\\text{V}$ in steady state. Treat $\\Delta V_{th}$ as directly proportional to the corresponding defect occupancy. Express the final answer for $R$ as a pure number (dimensionless) and round your answer to four significant figures.",
            "solution": "The solution proceeds in three parts:\n1.  Determine the steady-state occupancy for continuous DC stress, $p_{\\text{DC}}$.\n2.  Determine the periodic steady-state occupancy for AC stress, specifically the value at the end of the stress-on phase, $p_{\\text{AC}}$.\n3.  Compute the ratio $R = \\frac{\\Delta V_{th}^{\\text{AC}}}{\\Delta V_{th}^{\\text{DC}}}$.\n\n**1. Continuous DC Stress Analysis**\n\nUnder continuous DC stress, the defect occupancy $p(t)$ evolves according to the rate equation:\n$$ \\frac{dp}{dt} = k_{c}\\,(1-p) - k_{e}\\,p $$\nIn steady state, the occupancy is constant, so $\\frac{dp}{dt} = 0$. Let $p_{\\text{DC}}$ be the steady-state occupancy.\n$$ 0 = k_{c}\\,(1-p_{\\text{DC}}) - k_{e}\\,p_{\\text{DC}} $$\n$$ k_{c} = k_{c}\\,p_{\\text{DC}} + k_{e}\\,p_{\\text{DC}} = (k_{c} + k_{e})\\,p_{\\text{DC}} $$\nSolving for $p_{\\text{DC}}$ gives the maximum possible occupancy under stress, which we denote $p_{\\infty}$:\n$$ p_{\\text{DC}} = p_{\\infty} = \\frac{k_{c}}{k_{c} + k_{e}} $$\nThe threshold voltage shift is proportional to occupancy, so $\\Delta V_{th}^{\\text{DC}} \\propto p_{\\text{DC}}$.\n\n**2. Periodic AC Stress Analysis**\n\nWe solve the rate equations for the two phases of the cycle and enforce a periodic steady-state condition.\n\n**Phase 1: Stress-on (duration $T_{\\text{on}}$)**\nThe rate equation, $\\frac{dp}{dt} = k_{c} - (k_{c} + k_{e})\\,p$, has the general solution $p(t) = (p(0) - p_{\\infty})\\exp(-(k_{c}+k_{e})t) + p_{\\infty}$. Let $p_{\\text{low}}$ be the occupancy at the start of the stress-on phase. The occupancy at the end of this phase, $p_{\\text{high}}$, is:\n$$ p_{\\text{high}} = (p_{\\text{low}} - p_{\\infty})\\exp(-(k_{c}+k_{e})T_{\\text{on}}) + p_{\\infty} \\quad (1) $$\n\n**Phase 2: Relaxation (duration $T_{\\text{off}}$)**\nThe rate equation is $\\frac{dp}{dt} = -k_{e}\\,p$. The solution is an exponential decay. Starting from $p_{\\text{high}}$, the occupancy at the end of relaxation is:\n$$ p(T_{\\text{off}}) = p_{\\text{high}}\\exp(-k_{e}T_{\\text{off}}) $$\nIn periodic steady state, this value must equal $p_{\\text{low}}$.\n$$ p_{\\text{low}} = p_{\\text{high}}\\exp(-k_{e}T_{\\text{off}}) \\quad (2) $$\n\n**Periodic Steady-State Solution**\nWe now have a system of two linear equations, (1) and (2), for the unknowns $p_{\\text{low}}$ and $p_{\\text{high}}$. We need to solve for $p_{\\text{high}}$, which corresponds to $\\Delta V_{th}^{\\text{AC}}$. Substitute equation (2) into (1):\n$$ p_{\\text{high}} = (p_{\\text{high}}\\exp(-k_{e}T_{\\text{off}}) - p_{\\infty})\\exp(-(k_{c}+k_{e})T_{\\text{on}}) + p_{\\infty} $$\nRearrange to isolate $p_{\\text{high}}$:\n$$ p_{\\text{high}} \\left(1 - \\exp(-k_{e}T_{\\text{off}})\\exp(-(k_{c}+k_{e})T_{\\text{on}})\\right) = p_{\\infty} \\left(1 - \\exp(-(k_{c}+k_{e})T_{\\text{on}})\\right) $$\n$$ p_{\\text{high}} = p_{\\infty} \\frac{1 - \\exp(-(k_{c}+k_{e})T_{\\text{on}})}{1 - \\exp(-(k_{c}+k_{e})T_{\\text{on}} - k_{e}T_{\\text{off}})} $$\nThis is the occupancy at the end of the stress phase in periodic steady state. We denote this as $p_{\\text{AC}}$.\n\n**3. Compute the Ratio R**\n\nSince $\\Delta V_{th} \\propto p$, the ratio $R = \\frac{\\Delta V_{th}^{\\text{AC}}}{\\Delta V_{th}^{\\text{DC}}}$ is equal to $\\frac{p_{\\text{AC}}}{p_{\\text{DC}}} = \\frac{p_{\\text{high}}}{p_{\\infty}}$.\n$$ R = \\frac{1 - \\exp(-(k_{c}+k_{e})T_{\\text{on}})}{1 - \\exp(-(k_{c}+k_{e})T_{\\text{on}} - k_{e}T_{\\text{off}})} $$\n\n**Numerical Calculation**\n\nWe are given the following values:\n- $k_{c} = 10^{3}\\,\\text{s}^{-1}$\n- $k_{e} = 10^{2}\\,\\text{s}^{-1}$\n- $T = 1\\,\\text{ms} = 1 \\times 10^{-3}\\,\\text{s}$\n- $D = 50\\% = 0.5$\n\nFrom these, we calculate:\n- $T_{\\text{on}} = D\\,T = 0.5 \\times (1 \\times 10^{-3}\\,\\text{s}) = 0.5 \\times 10^{-3}\\,\\text{s}$\n- $T_{\\text{off}} = (1-D)\\,T = 0.5 \\times (1 \\times 10^{-3}\\,\\text{s}) = 0.5 \\times 10^{-3}\\,\\text{s}$\n- $k_{c} + k_{e} = 1000 + 100 = 1100\\,\\text{s}^{-1}$\n\nNow we compute the exponents for the expression for $R$:\n- Exponent in the numerator: $-(k_{c}+k_{e})T_{\\text{on}} = -1100\\,\\text{s}^{-1} \\times (0.5 \\times 10^{-3}\\,\\text{s}) = -0.55$.\n- Exponent in the denominator: $-(k_{c}+k_{e})T_{\\text{on}} - k_{e}T_{\\text{off}} = -0.55 - (100\\,\\text{s}^{-1} \\times 0.5 \\times 10^{-3}\\,\\text{s}) = -0.55 - 0.05 = -0.60$.\n\nSubstituting these values into the expression for $R$:\n$$ R = \\frac{1 - \\exp(-0.55)}{1 - \\exp(-0.60)} $$\n$$ R = \\frac{1 - 0.57694981...}{1 - 0.54881163...} = \\frac{0.42305019...}{0.45118837...} \\approx 0.9376390 $$\nRounding the result to four significant figures as requested:\n$$ R \\approx 0.9376 $$",
            "answer": "$$\\boxed{0.9376}$$"
        }
    ]
}