{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 28 14:41:02 2018 " "Info: Processing started: Fri Sep 28 14:41:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_D " "Info: Assuming node \"clk_D\" is an undefined clock" {  } { { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 208 -112 56 224 "clk_D" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_D" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_D register register lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[0\] lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[3\] 304.04 MHz Internal " "Info: Clock \"clk_D\" Internal fmax is restricted to 304.04 MHz between source register \"lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.966 ns + Longest register register " "Info: + Longest register to register delay is 1.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[0\] 1 REG LC_X4_Y1_N0 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y1_N0; Fanout = 19; REG Node = 'lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_h7h.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/cntr_h7h.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.467 ns) 1.086 ns lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|counter_cella0~COUT 2 COMB LC_X4_Y1_N0 2 " "Info: 2: + IC(0.619 ns) + CELL(0.467 ns) = 1.086 ns; Loc. = LC_X4_Y1_N0; Fanout = 2; COMB Node = 'lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_h7h.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/cntr_h7h.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 1.163 ns lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|counter_cella1~COUT 3 COMB LC_X4_Y1_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.163 ns; Loc. = LC_X4_Y1_N1; Fanout = 2; COMB Node = 'lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|counter_cella1~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_h7h.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/cntr_h7h.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 1.240 ns lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|counter_cella2~COUT 4 COMB LC_X4_Y1_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.240 ns; Loc. = LC_X4_Y1_N2; Fanout = 1; COMB Node = 'lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|counter_cella2~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_h7h.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/cntr_h7h.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.726 ns) 1.966 ns lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[3\] 5 REG LC_X4_Y1_N3 17 " "Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 1.966 ns; Loc. = LC_X4_Y1_N3; Fanout = 17; REG Node = 'lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_h7h.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/cntr_h7h.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 68.51 % ) " "Info: Total cell delay = 1.347 ns ( 68.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.619 ns ( 31.49 % ) " "Info: Total interconnect delay = 0.619 ns ( 31.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.966 ns" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] {} } { 0.000ns 0.619ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.467ns 0.077ns 0.077ns 0.726ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_D destination 2.093 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_D\" to destination register is 2.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_D 1 CLK PIN_14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 4; CLK Node = 'clk_D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_D } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 208 -112 56 224 "clk_D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.574 ns) 2.093 ns lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[3\] 2 REG LC_X4_Y1_N3 17 " "Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X4_Y1_N3; Fanout = 17; REG Node = 'lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { clk_D lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_h7h.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/cntr_h7h.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 62.16 % ) " "Info: Total cell delay = 1.301 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.792 ns ( 37.84 % ) " "Info: Total interconnect delay = 0.792 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk_D lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk_D {} clk_D~combout {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_D source 2.093 ns - Longest register " "Info: - Longest clock path from clock \"clk_D\" to source register is 2.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_D 1 CLK PIN_14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 4; CLK Node = 'clk_D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_D } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 208 -112 56 224 "clk_D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.574 ns) 2.093 ns lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[0\] 2 REG LC_X4_Y1_N0 19 " "Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X4_Y1_N0; Fanout = 19; REG Node = 'lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { clk_D lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_h7h.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/cntr_h7h.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 62.16 % ) " "Info: Total cell delay = 1.301 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.792 ns ( 37.84 % ) " "Info: Total interconnect delay = 0.792 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk_D lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk_D {} clk_D~combout {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk_D lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk_D {} clk_D~combout {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk_D lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk_D {} clk_D~combout {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "db/cntr_h7h.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/cntr_h7h.tdf" 66 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "db/cntr_h7h.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/cntr_h7h.tdf" 66 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.966 ns" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] {} } { 0.000ns 0.619ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.467ns 0.077ns 0.077ns 0.726ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk_D lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk_D {} clk_D~combout {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk_D lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk_D {} clk_D~combout {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] {} } {  } {  } "" } } { "db/cntr_h7h.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/cntr_h7h.tdf" 66 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_D DCa\[7\] lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[2\] 7.544 ns register " "Info: tco from clock \"clk_D\" to destination pin \"DCa\[7\]\" through register \"lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[2\]\" is 7.544 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_D source 2.093 ns + Longest register " "Info: + Longest clock path from clock \"clk_D\" to source register is 2.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_D 1 CLK PIN_14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 4; CLK Node = 'clk_D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_D } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 208 -112 56 224 "clk_D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.574 ns) 2.093 ns lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[2\] 2 REG LC_X4_Y1_N2 19 " "Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X4_Y1_N2; Fanout = 19; REG Node = 'lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { clk_D lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_h7h.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/cntr_h7h.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 62.16 % ) " "Info: Total cell delay = 1.301 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.792 ns ( 37.84 % ) " "Info: Total interconnect delay = 0.792 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk_D lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk_D {} clk_D~combout {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "db/cntr_h7h.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/cntr_h7h.tdf" 66 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.216 ns + Longest register pin " "Info: + Longest register to pin delay is 5.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[2\] 1 REG LC_X4_Y1_N2 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y1_N2; Fanout = 19; REG Node = 'lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_h7h:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_h7h.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/cntr_h7h.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.319 ns) 2.235 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_cff:auto_generated\|w_anode89w\[3\]~0 2 COMB LC_X3_Y2_N5 1 " "Info: 2: + IC(1.916 ns) + CELL(0.319 ns) = 2.235 ns; Loc. = LC_X3_Y2_N5; Fanout = 1; COMB Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_cff:auto_generated\|w_anode89w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.235 ns" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_cff:auto_generated|w_anode89w[3]~0 } "NODE_NAME" } } { "db/decode_cff.tdf" "" { Text "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/db/decode_cff.tdf" 50 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(1.454 ns) 5.216 ns DCa\[7\] 3 PIN PIN_21 0 " "Info: 3: + IC(1.527 ns) + CELL(1.454 ns) = 5.216 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'DCa\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_cff:auto_generated|w_anode89w[3]~0 DCa[7] } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "E:/Учеба/5 семестр/CиФОЭВМ/sifo-master/sifo-master/lab2/Block3.bdf" { { 104 616 792 120 "DCa\[0\]" "" } { 120 616 792 136 "DCa\[1\]" "" } { 136 616 792 152 "DCa\[2\]" "" } { 152 616 792 168 "DCa\[3\]" "" } { 168 616 792 184 "DCa\[4\]" "" } { 184 616 792 200 "DCa\[5\]" "" } { 200 616 792 216 "DCa\[6\]" "" } { 216 616 792 232 "DCa\[7\]" "" } { 232 616 792 248 "DCa\[8\]" "" } { 248 616 792 264 "DCa\[9\]" "" } { 264 616 792 280 "DCa\[10\]" "" } { 280 616 792 296 "DCa\[11\]" "" } { 296 616 792 312 "DCa\[12\]" "" } { 312 616 792 328 "DCa\[13\]" "" } { 328 616 792 344 "DCa\[14\]" "" } { 344 616 792 360 "DCa\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 33.99 % ) " "Info: Total cell delay = 1.773 ns ( 33.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.443 ns ( 66.01 % ) " "Info: Total interconnect delay = 3.443 ns ( 66.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_cff:auto_generated|w_anode89w[3]~0 DCa[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.216 ns" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_cff:auto_generated|w_anode89w[3]~0 {} DCa[7] {} } { 0.000ns 1.916ns 1.527ns } { 0.000ns 0.319ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk_D lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk_D {} clk_D~combout {} lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_cff:auto_generated|w_anode89w[3]~0 DCa[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.216 ns" { lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_cff:auto_generated|w_anode89w[3]~0 {} DCa[7] {} } { 0.000ns 1.916ns 1.527ns } { 0.000ns 0.319ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 28 14:41:02 2018 " "Info: Processing ended: Fri Sep 28 14:41:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
