<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3816" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3816{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3816{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_3816{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3816{left:69px;bottom:1084px;}
#t5_3816{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_3816{left:361px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t7_3816{left:627px;bottom:1088px;}
#t8_3816{left:635px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3816{left:95px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#ta_3816{left:69px;bottom:1045px;}
#tb_3816{left:95px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3816{left:385px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_3816{left:95px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#te_3816{left:69px;bottom:1005px;}
#tf_3816{left:95px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_3816{left:407px;bottom:1008px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#th_3816{left:95px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3816{left:69px;bottom:967px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#tj_3816{left:69px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3816{left:69px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_3816{left:69px;bottom:917px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_3816{left:69px;bottom:900px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tn_3816{left:69px;bottom:883px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_3816{left:69px;bottom:859px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_3816{left:69px;bottom:842px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tq_3816{left:69px;bottom:817px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#tr_3816{left:69px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#ts_3816{left:69px;bottom:784px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tt_3816{left:69px;bottom:734px;letter-spacing:-0.09px;}
#tu_3816{left:154px;bottom:734px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tv_3816{left:69px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tw_3816{left:69px;bottom:693px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_3816{left:69px;bottom:676px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#ty_3816{left:69px;bottom:659px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tz_3816{left:69px;bottom:633px;}
#t10_3816{left:95px;bottom:636px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t11_3816{left:95px;bottom:612px;}
#t12_3816{left:121px;bottom:612px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t13_3816{left:95px;bottom:587px;}
#t14_3816{left:121px;bottom:587px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t15_3816{left:69px;bottom:561px;}
#t16_3816{left:95px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t17_3816{left:95px;bottom:540px;}
#t18_3816{left:121px;bottom:540px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t19_3816{left:95px;bottom:515px;}
#t1a_3816{left:121px;bottom:515px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t1b_3816{left:69px;bottom:489px;}
#t1c_3816{left:95px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_3816{left:95px;bottom:468px;}
#t1e_3816{left:121px;bottom:468px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t1f_3816{left:95px;bottom:444px;}
#t1g_3816{left:121px;bottom:444px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t1h_3816{left:69px;bottom:417px;}
#t1i_3816{left:95px;bottom:421px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_3816{left:95px;bottom:396px;}
#t1k_3816{left:121px;bottom:396px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t1l_3816{left:95px;bottom:372px;}
#t1m_3816{left:121px;bottom:372px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t1n_3816{left:95px;bottom:347px;}
#t1o_3816{left:121px;bottom:347px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t1p_3816{left:69px;bottom:323px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1q_3816{left:69px;bottom:299px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1r_3816{left:69px;bottom:282px;letter-spacing:-0.16px;word-spacing:-1.04px;}
#t1s_3816{left:69px;bottom:265px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1t_3816{left:69px;bottom:248px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1u_3816{left:69px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1v_3816{left:69px;bottom:207px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1w_3816{left:69px;bottom:190px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1x_3816{left:69px;bottom:173px;letter-spacing:-0.13px;word-spacing:-1.23px;}
#t1y_3816{left:69px;bottom:157px;letter-spacing:-0.13px;word-spacing:-0.47px;}

.s1_3816{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3816{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3816{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3816{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3816{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3816{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s7_3816{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3816" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3816Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3816" style="-webkit-user-select: none;"><object width="935" height="1210" data="3816/3816.svg" type="image/svg+xml" id="pdf3816" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3816" class="t s1_3816">20-108 </span><span id="t2_3816" class="t s1_3816">Vol. 3B </span>
<span id="t3_3816" class="t s2_3816">PERFORMANCE MONITORING </span>
<span id="t4_3816" class="t s3_3816">• </span><span id="t5_3816" class="t s4_3816">Tag value field, bits 5 through 8 — </span><span id="t6_3816" class="t s5_3816">Selects a tag value to associate with a </span><span id="t7_3816" class="t s6_3816">μ</span><span id="t8_3816" class="t s5_3816">op to assist in at-retirement </span>
<span id="t9_3816" class="t s5_3816">event counting. </span>
<span id="ta_3816" class="t s3_3816">• </span><span id="tb_3816" class="t s4_3816">Event mask field, bits 9 through 24 — </span><span id="tc_3816" class="t s5_3816">Selects events to be counted from the event class selected with the </span>
<span id="td_3816" class="t s5_3816">event select field. </span>
<span id="te_3816" class="t s3_3816">• </span><span id="tf_3816" class="t s4_3816">Event select field, bits 25 through 30) — </span><span id="tg_3816" class="t s5_3816">Selects a class of events to be counted. The events within this </span>
<span id="th_3816" class="t s5_3816">class that are counted are selected with the event mask field. </span>
<span id="ti_3816" class="t s5_3816">When setting up an ESCR, the event select field is used to select a specific class of events to count, such as retired </span>
<span id="tj_3816" class="t s5_3816">branches. The event mask field is then used to select one or more of the specific events within the class to be </span>
<span id="tk_3816" class="t s5_3816">counted. For example, when counting retired branches, four different events can be counted: branch not taken </span>
<span id="tl_3816" class="t s5_3816">predicted, branch not taken mispredicted, branch taken predicted, and branch taken mispredicted. The OS and </span>
<span id="tm_3816" class="t s5_3816">USR flags allow counts to be enabled for events that occur when operating system code and/or application code are </span>
<span id="tn_3816" class="t s5_3816">being executed. If neither the OS nor USR flag is set, no events will be counted. </span>
<span id="to_3816" class="t s5_3816">The ESCRs are initialized to all 0s on reset. The flags and fields of an ESCR are configured by writing to the ESCR </span>
<span id="tp_3816" class="t s5_3816">using the WRMSR instruction. Table 20-86 gives the addresses of the ESCR MSRs. </span>
<span id="tq_3816" class="t s5_3816">Writing to an ESCR MSR does not enable counting with its associated performance counter; it only selects the event </span>
<span id="tr_3816" class="t s5_3816">or events to be counted. The CCCR for the selected performance counter must also be configured. Configuration of </span>
<span id="ts_3816" class="t s5_3816">the CCCR includes selecting the ESCR and enabling the counter. </span>
<span id="tt_3816" class="t s7_3816">20.6.3.2 </span><span id="tu_3816" class="t s7_3816">Performance Counters </span>
<span id="tv_3816" class="t s5_3816">The performance counters in conjunction with the counter configuration control registers (CCCRs) are used for </span>
<span id="tw_3816" class="t s5_3816">filtering and counting the events selected by the ESCRs. Processors based on Intel NetBurst microarchitecture </span>
<span id="tx_3816" class="t s5_3816">provide 18 performance counters organized into 9 pairs. A pair of performance counters is associated with a partic- </span>
<span id="ty_3816" class="t s5_3816">ular subset of events and ESCR’s (see Table 20-86). The counter pairs are partitioned into four groups: </span>
<span id="tz_3816" class="t s3_3816">• </span><span id="t10_3816" class="t s5_3816">The BPU group, includes two performance counter pairs: </span>
<span id="t11_3816" class="t s5_3816">— </span><span id="t12_3816" class="t s5_3816">MSR_BPU_COUNTER0 and MSR_BPU_COUNTER1. </span>
<span id="t13_3816" class="t s5_3816">— </span><span id="t14_3816" class="t s5_3816">MSR_BPU_COUNTER2 and MSR_BPU_COUNTER3. </span>
<span id="t15_3816" class="t s3_3816">• </span><span id="t16_3816" class="t s5_3816">The MS group, includes two performance counter pairs: </span>
<span id="t17_3816" class="t s5_3816">— </span><span id="t18_3816" class="t s5_3816">MSR_MS_COUNTER0 and MSR_MS_COUNTER1. </span>
<span id="t19_3816" class="t s5_3816">— </span><span id="t1a_3816" class="t s5_3816">MSR_MS_COUNTER2 and MSR_MS_COUNTER3. </span>
<span id="t1b_3816" class="t s3_3816">• </span><span id="t1c_3816" class="t s5_3816">The FLAME group, includes two performance counter pairs: </span>
<span id="t1d_3816" class="t s5_3816">— </span><span id="t1e_3816" class="t s5_3816">MSR_FLAME_COUNTER0 and MSR_FLAME_COUNTER1. </span>
<span id="t1f_3816" class="t s5_3816">— </span><span id="t1g_3816" class="t s5_3816">MSR_FLAME_COUNTER2 and MSR_FLAME_COUNTER3. </span>
<span id="t1h_3816" class="t s3_3816">• </span><span id="t1i_3816" class="t s5_3816">The IQ group, includes three performance counter pairs: </span>
<span id="t1j_3816" class="t s5_3816">— </span><span id="t1k_3816" class="t s5_3816">MSR_IQ_COUNTER0 and MSR_IQ_COUNTER1. </span>
<span id="t1l_3816" class="t s5_3816">— </span><span id="t1m_3816" class="t s5_3816">MSR_IQ_COUNTER2 and MSR_IQ_COUNTER3. </span>
<span id="t1n_3816" class="t s5_3816">— </span><span id="t1o_3816" class="t s5_3816">MSR_IQ_COUNTER4 and MSR_IQ_COUNTER5. </span>
<span id="t1p_3816" class="t s5_3816">The MSR_IQ_COUNTER4 counter in the IQ group provides support for the PEBS. </span>
<span id="t1q_3816" class="t s5_3816">Alternate counters in each group can be cascaded: the first counter in one pair can start the first counter in the </span>
<span id="t1r_3816" class="t s5_3816">second pair and vice versa. A similar cascading is possible for the second counters in each pair. For example, within </span>
<span id="t1s_3816" class="t s5_3816">the BPU group of counters, MSR_BPU_COUNTER0 can start MSR_BPU_COUNTER2 and vice versa, and MSR_B- </span>
<span id="t1t_3816" class="t s5_3816">PU_COUNTER1 can start MSR_BPU_COUNTER3 and vice versa (see Section 20.6.3.5.6, “Cascading Counters”). </span>
<span id="t1u_3816" class="t s5_3816">The cascade flag in the CCCR register for the performance counter enables the cascading of counters. </span>
<span id="t1v_3816" class="t s5_3816">Each performance counter is 40-bits wide (see Figure 20-48). The RDPMC instruction is intended to allow reading </span>
<span id="t1w_3816" class="t s5_3816">of either the full counter-width (40-bits) or, if ECX[31] is set to 1, the low 32-bits of the counter. Reading the low </span>
<span id="t1x_3816" class="t s5_3816">32-bits is faster than reading the full counter width and is appropriate in situations where the count is small enough </span>
<span id="t1y_3816" class="t s5_3816">to be contained in 32 bits. In such cases, counter bits 31:0 are written to EAX, while 0 is written to EDX. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
