TRACE::2022-05-29.10:29:46::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:46::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:46::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened new HwDB with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-05-29.10:29:49::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform"
		}]
}
TRACE::2022-05-29.10:29:49::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-05-29.10:29:49::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2022-05-29.10:29:49::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform"
		}]
}
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-29.10:29:49::SCWMssOS::No sw design opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::mss does not exists at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::Creating sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::Adding the swdes entry, created swdb /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::updating the scw layer changes to swdes at   /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::Writing mss at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::Completed writing the mss file at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-05-29.10:29:49::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-05-29.10:29:49::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-05-29.10:29:49::SCWMssOS::Completed writing the mss file at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-05-29.10:29:49::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-05-29.10:29:49::SCWMssOS::Saving the mss changes /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-29.10:29:49::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-05-29.10:29:49::SCWMssOS::Could not open the swdb for /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2022-05-29.10:29:49::SCWMssOS::Could not open the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2022-05-29.10:29:49::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-29.10:29:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-29.10:29:49::SCWMssOS::Writing the mss file completed /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::Commit changes completed.
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:49::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:49::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:49::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-29.10:29:49::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-05-29.10:29:49::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-29.10:29:49::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-05-29.10:29:49::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-29.10:29:49::SCWSystem::Not a boot domain 
LOG::2022-05-29.10:29:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-29.10:29:49::SCWDomain::Generating domain artifcats
TRACE::2022-05-29.10:29:49::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-29.10:29:49::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:49::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::Completed writing the mss file at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-05-29.10:29:49::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-29.10:29:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-29.10:29:49::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-05-29.10:29:49::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-29.10:29:49::SCWMssOS::Copying to export directory.
TRACE::2022-05-29.10:29:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-29.10:29:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-29.10:29:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-29.10:29:49::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-05-29.10:29:49::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-05-29.10:29:49::SCWPlatform::Started preparing the platform 
TRACE::2022-05-29.10:29:49::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-05-29.10:29:49::SCWSystem::dir created 
TRACE::2022-05-29.10:29:49::SCWSystem::Writing the bif 
TRACE::2022-05-29.10:29:49::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-29.10:29:49::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-29.10:29:49::SCWPlatform::Completed generating the platform
TRACE::2022-05-29.10:29:49::SCWMssOS::Saving the mss changes /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-29.10:29:49::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-29.10:29:49::SCWMssOS::Commit changes completed.
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:49::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:49::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:49::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-29.10:29:49::SCWPlatform::updated the xpfm file.
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:49::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::Saving the mss changes /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-29.10:29:49::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-29.10:29:49::SCWMssOS::Commit changes completed.
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:49::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:49::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:49::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:49::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:49::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:49::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:49::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:50::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:50::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:50::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:50::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::Saving the mss changes /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-29.10:29:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-29.10:29:50::SCWMssOS::Commit changes completed.
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:50::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:50::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:50::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:50::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:50::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:50::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:50::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:50::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:50::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:50::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:50::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:50::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-29.10:29:50::SCWMssOS::Saving the mss changes /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-29.10:29:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-29.10:29:50::SCWMssOS::Commit changes completed.
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:50::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:50::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:50::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:50::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:50::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:50::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:50::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:50::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:50::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-29.10:29:50::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-29.10:29:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:50::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:50::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-29.10:29:50::SCWPlatform::Clearing the existing platform
TRACE::2022-05-29.10:29:50::SCWSystem::Clearing the existing sysconfig
TRACE::2022-05-29.10:29:50::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWSystem::Clearing the domains completed.
TRACE::2022-05-29.10:29:50::SCWPlatform::Clearing the opened hw db.
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform:: Platform location is /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:50::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:50::SCWPlatform::Removing the HwDB with name /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:50::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-29.10:29:50::SCWPlatform::Opened new HwDB with name nexysA7fpga_1
TRACE::2022-05-29.10:29:50::SCWReader::Active system found as  function_gen_platform
TRACE::2022-05-29.10:29:50::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-05-29.10:29:50::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:50::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-29.10:29:50::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-29.10:29:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:50::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-29.10:29:50::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-29.10:29:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:50::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-29.10:29:50::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-29.10:29:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:50::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-29.10:29:50::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-29.10:29:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:50::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-29.10:29:50::SCWMssOS::No sw design opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::Adding the swdes entry /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-29.10:29:50::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-29.10:29:50::SCWMssOS::Opened the sw design.  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::Saving the mss changes /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-29.10:29:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-29.10:29:50::SCWMssOS::Commit changes completed.
TRACE::2022-05-29.10:29:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-29.10:29:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:29:50::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:29:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:29:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-29.10:29:50::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-29.10:29:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:29:50::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:29:50::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:29:50::SCWReader::No isolation master present  
LOG::2022-05-29.10:30:00::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-05-29.10:30:00::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-29.10:30:00::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-05-29.10:30:00::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-29.10:30:00::SCWSystem::Not a boot domain 
LOG::2022-05-29.10:30:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-29.10:30:00::SCWDomain::Generating domain artifcats
TRACE::2022-05-29.10:30:00::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-29.10:30:00::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-29.10:30:00::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:30:00::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:30:00::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:30:00::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:30:00::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:30:00::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-29.10:30:00::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-29.10:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:30:00::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:30:00::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:30:00::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:30:00::SCWMssOS::Completed writing the mss file at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-05-29.10:30:00::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:30:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-29.10:30:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-29.10:30:00::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-05-29.10:30:00::SCWMssOS::doing bsp build ... 
TRACE::2022-05-29.10:30:00::SCWMssOS::System Command Ran  cd  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-05-29.10:30:00::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-05-29.10:30:00::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-05-29.10:30:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-29.10:30:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-29.10:30:00::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:00::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-05-29.10:30:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-29.10:30:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-29.10:30:00::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:00::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-05-29.10:30:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-29.10:30:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-29.10:30:00::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:00::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-05-29.10:30:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-29.10:30:00::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-29.10:30:00::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:00::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-05-29.10:30:00::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-05-29.10:30:00::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-05-29.10:30:00::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:00::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-05-29.10:30:00::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-05-29.10:30:00::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-05-29.10:30:00::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:00::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-05-29.10:30:00::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-05-29.10:30:00::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-05-29.10:30:00::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:00::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-05-29.10:30:00::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-05-29.10:30:00::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-05-29.10:30:00::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:00::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-05-29.10:30:00::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-05-29.10:30:00::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-05-29.10:30:00::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:00::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-05-29.10:30:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-05-29.10:30:00::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-05-29.10:30:00::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:00::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-05-29.10:30:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-05-29.10:30:00::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-05-29.10:30:00::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:00::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-05-29.10:30:00::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-29.10:30:00::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-29.10:30:00::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:00::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-05-29.10:30:00::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-29.10:30:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-29.10:30:00::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:00::SCWMssOS::Compiling PmodENC

TRACE::2022-05-29.10:30:00::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-05-29.10:30:00::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-05-29.10:30:00::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-05-29.10:30:00::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:00::SCWMssOS::Compiling pmodOLEDrgb

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-29.10:30:01::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-29.10:30:01::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::Compiling nexys4IO...

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-05-29.10:30:01::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mx
TRACE::2022-05-29.10:30:01::SCWMssOS::l-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::Compiling signal_generator...

TRACE::2022-05-29.10:30:01::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-05-29.10:30:01::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-29.10:30:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-29.10:30:01::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-29.10:30:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-29.10:30:01::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-29.10:30:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-29.10:30:01::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-29.10:30:01::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-29.10:30:01::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-05-29.10:30:01::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-05-29.10:30:01::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-05-29.10:30:01::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-05-29.10:30:01::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-05-29.10:30:01::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-05-29.10:30:01::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-05-29.10:30:01::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-05-29.10:30:01::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-05-29.10:30:01::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-05-29.10:30:01::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-05-29.10:30:01::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-05-29.10:30:01::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-05-29.10:30:01::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-05-29.10:30:01::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-29.10:30:01::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-29.10:30:01::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-05-29.10:30:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-05-29.10:30:01::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-05-29.10:30:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-05-29.10:30:01::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-05-29.10:30:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-05-29.10:30:01::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-05-29.10:30:01::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-05-29.10:30:01::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-05-29.10:30:01::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-05-29.10:30:01::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-05-29.10:30:01::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sq
TRACE::2022-05-29.10:30:01::SCWMssOS::rt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-29.10:30:01::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-29.10:30:01::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-05-29.10:30:01::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-05-29.10:30:01::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-05-29.10:30:01::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-29.10:30:03::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2022-05-29.10:30:03::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-05-29.10:30:03::SCWMssOS::make --no-print-directory archive

TRACE::2022-05-29.10:30:03::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/errno.o microblaze_0/lib/_exit.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2022-05-29.10:30:03::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2022-05-29.10:30:03::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2022-05-29.10:30:03::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2022-05-29.10:30:03::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2022-05-29.10:30:03::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2022-05-29.10:30:03::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2022-05-29.10:30:03::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2022-05-29.10:30:03::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2022-05-29.10:30:03::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2022-05-29.10:30:03::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2022-05-29.10:30:03::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2022-05-29.10:30:03::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram.o microblaz
TRACE::2022-05-29.10:30:03::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/
TRACE::2022-05-29.10:30:03::SCWMssOS::lib/xgpio_intr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2022-05-29.10:30:03::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2022-05-29.10:30:03::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2022-05-29.10:30:03::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc_
TRACE::2022-05-29.10:30:03::SCWMssOS::g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_options.o microbla
TRACE::2022-05-29.10:30:03::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr_g.o microblaze_0/li
TRACE::2022-05-29.10:30:03::SCWMssOS::b/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xt
TRACE::2022-05-29.10:30:03::SCWMssOS::mrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite_g.o microblaze_0/
TRACE::2022-05-29.10:30:03::SCWMssOS::lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_selftest.o microbla
TRACE::2022-05-29.10:30:03::SCWMssOS::ze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xwdttb_config.o microblaze_0/lib/xwdttb_g.o micr
TRACE::2022-05-29.10:30:03::SCWMssOS::oblaze_0/lib/xwdttb.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/xwdttb_sinit.o

TRACE::2022-05-29.10:30:03::SCWMssOS::Finished building libraries

TRACE::2022-05-29.10:30:03::SCWMssOS::Copying to export directory.
TRACE::2022-05-29.10:30:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-29.10:30:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-29.10:30:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-29.10:30:03::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-05-29.10:30:03::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-05-29.10:30:03::SCWPlatform::Started preparing the platform 
TRACE::2022-05-29.10:30:03::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-05-29.10:30:03::SCWSystem::dir created 
TRACE::2022-05-29.10:30:03::SCWSystem::Writing the bif 
TRACE::2022-05-29.10:30:03::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-29.10:30:03::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-29.10:30:03::SCWPlatform::Completed generating the platform
TRACE::2022-05-29.10:30:03::SCWMssOS::Saving the mss changes /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:30:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-29.10:30:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-29.10:30:03::SCWMssOS::Commit changes completed.
TRACE::2022-05-29.10:30:03::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:30:03::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:30:03::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:30:03::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:30:03::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:30:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:30:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-29.10:30:03::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-29.10:30:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:30:03::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:30:03::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:30:03::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:30:03::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-29.10:30:03::SCWPlatform::updated the xpfm file.
TRACE::2022-05-29.10:30:03::SCWPlatform::Trying to open the hw design at /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:30:03::SCWPlatform::DSA given /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:30:03::SCWPlatform::DSA absoulate path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:30:03::SCWPlatform::DSA directory /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw
TRACE::2022-05-29.10:30:03::SCWPlatform:: Platform Path /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-29.10:30:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-29.10:30:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-29.10:30:03::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-29.10:30:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-29.10:30:03::SCWMssOS::Checking the sw design at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-29.10:30:03::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-29.10:30:03::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/ece544_function_generator/vitis_workspace/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
