{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1596723772770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1596723772770 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "jy_eh EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"jy_eh\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1596723772810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596723772880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596723772880 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1596723773020 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1596723773020 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1596723773250 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1596723773280 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596723774100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596723774100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596723774100 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1596723774100 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 5496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596723774140 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 5498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596723774140 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 5500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596723774140 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 5502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596723774140 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 5504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596723774140 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1596723774140 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1596723774150 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1040 " "TimeQuest Timing Analyzer is analyzing 1040 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1596723775349 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "jy_eh.sdc " "Synopsys Design Constraints File file not found: 'jy_eh.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1596723775349 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1596723775349 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1596723775359 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1596723775399 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1596723775399 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1596723775399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596723775689 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596723775689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|CLK_out1  " "Automatically promoted node da_test:inst3\|CLK_out1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596723775689 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "da_test:inst3\|CLK_out1~0 " "Destination node da_test:inst3\|CLK_out1~0" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/da_test.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 3344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596723775689 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPICLKB_UN~output " "Destination node SPICLKB_UN~output" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 656 32 208 672 "SPICLKB_UN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 5428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596723775689 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIO_FPGA3~output " "Destination node DIO_FPGA3~output" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 240 368 544 256 "DIO_FPGA3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 5430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596723775689 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1596723775689 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/da_test.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 2601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596723775689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|Dout\[15\]~0  " "Automatically promoted node da_test:inst3\|Dout\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596723775689 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/da_test.vhd" 265 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 4322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596723775689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|INV0_CS_TX\[0\]\[0\]~6  " "Automatically promoted node da_test:inst3\|INV0_CS_TX\[0\]\[0\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596723775689 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/da_test.vhd" 141 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 4099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596723775689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|INV0_CS_TX\[1\]\[0\]~5  " "Automatically promoted node da_test:inst3\|INV0_CS_TX\[1\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596723775689 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/da_test.vhd" 141 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 4098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596723775689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|INV0_CS_TX\[2\]\[0\]~4  " "Automatically promoted node da_test:inst3\|INV0_CS_TX\[2\]\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596723775689 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/da_test.vhd" 141 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 4096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596723775689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|INV0_CS_TX\[3\]\[0\]~7  " "Automatically promoted node da_test:inst3\|INV0_CS_TX\[3\]\[0\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596723775689 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/da_test.vhd" 141 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 4100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596723775689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|INV0_CS_TX\[4\]\[0\]~2  " "Automatically promoted node da_test:inst3\|INV0_CS_TX\[4\]\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596723775689 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/da_test.vhd" 141 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 4094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596723775689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|INV0_CS_TX\[5\]\[0\]~0  " "Automatically promoted node da_test:inst3\|INV0_CS_TX\[5\]\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596723775689 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/da_test.vhd" 141 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 4092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596723775689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|INV0_CS_TX\[6\]\[0\]~1  " "Automatically promoted node da_test:inst3\|INV0_CS_TX\[6\]\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596723775689 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/da_test.vhd" 141 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 4093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596723775689 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1596723776279 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596723776279 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596723776279 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596723776289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596723776299 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1596723776299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1596723776299 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1596723776309 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1596723776689 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1596723776689 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1596723776689 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596723776849 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1596723776869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1596723777659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596723778699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1596723778739 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1596723786188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596723786188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1596723787088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 12.5% " "4e+03 ns of routing delay (approximately 12.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1596723791088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1596723793008 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1596723793008 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1596723833354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1596723869250 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1596723869250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:22 " "Fitter routing operations ending: elapsed time is 00:01:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596723869250 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.78 " "Total time spent on timing analysis during the Fitter is 5.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1596723869470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596723869490 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596723870130 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596723870130 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596723871120 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596723872690 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "53 Cyclone IV E " "53 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nRST 3.3-V LVCMOS 23 " "Pin nRST uses I/O standard 3.3-V LVCMOS at 23" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { nRST } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nRST" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 704 40 216 720 "nRST" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nEM1CS4 3.3-V LVCMOS 91 " "Pin nEM1CS4 uses I/O standard 3.3-V LVCMOS at 91" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { nEM1CS4 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nEM1CS4" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 24 328 504 40 "nEM1CS4" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nEM1RNW 3.3-V LVCMOS 83 " "Pin nEM1RNW uses I/O standard 3.3-V LVCMOS at 83" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { nEM1RNW } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nEM1RNW" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 104 328 504 120 "nEM1RNW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB9 3.3-V LVCMOS 138 " "Pin SPISOMIB9 uses I/O standard 3.3-V LVCMOS at 138" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB9 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB9" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 608 48 224 624 "SPISOMIB9" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIO_FPGA6 3.3-V LVCMOS 106 " "Pin DIO_FPGA6 uses I/O standard 3.3-V LVCMOS at 106" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIO_FPGA6 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA6" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 312 48 224 328 "DIO_FPGA6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[15\] 3.3-V LVCMOS 43 " "Pin D\[15\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[15\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[14\] 3.3-V LVCMOS 42 " "Pin D\[14\] uses I/O standard 3.3-V LVCMOS at 42" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[14\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[13\] 3.3-V LVCMOS 39 " "Pin D\[13\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[13\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[12\] 3.3-V LVCMOS 38 " "Pin D\[12\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[12\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[11\] 3.3-V LVCMOS 34 " "Pin D\[11\] uses I/O standard 3.3-V LVCMOS at 34" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[11\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[10\] 3.3-V LVCMOS 33 " "Pin D\[10\] uses I/O standard 3.3-V LVCMOS at 33" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[10\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[9\] 3.3-V LVCMOS 32 " "Pin D\[9\] uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[9\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[8\] 3.3-V LVCMOS 31 " "Pin D\[8\] uses I/O standard 3.3-V LVCMOS at 31" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[8\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[7\] 3.3-V LVCMOS 30 " "Pin D\[7\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[6\] 3.3-V LVCMOS 28 " "Pin D\[6\] uses I/O standard 3.3-V LVCMOS at 28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[5\] 3.3-V LVCMOS 11 " "Pin D\[5\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[4\] 3.3-V LVCMOS 10 " "Pin D\[4\] uses I/O standard 3.3-V LVCMOS at 10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[3\] 3.3-V LVCMOS 7 " "Pin D\[3\] uses I/O standard 3.3-V LVCMOS at 7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[2\] 3.3-V LVCMOS 3 " "Pin D\[2\] uses I/O standard 3.3-V LVCMOS at 3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[1\] 3.3-V LVCMOS 2 " "Pin D\[1\] uses I/O standard 3.3-V LVCMOS at 2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[0\] 3.3-V LVCMOS 1 " "Pin D\[0\] uses I/O standard 3.3-V LVCMOS at 1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nEM1CS2 3.3-V LVCMOS 25 " "Pin nEM1CS2 uses I/O standard 3.3-V LVCMOS at 25" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { nEM1CS2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nEM1CS2" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 24 48 224 40 "nEM1CS2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[19\] 3.3-V LVCMOS 71 " "Pin A\[19\] uses I/O standard 3.3-V LVCMOS at 71" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[19\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[18\] 3.3-V LVCMOS 70 " "Pin A\[18\] uses I/O standard 3.3-V LVCMOS at 70" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[18\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[17\] 3.3-V LVCMOS 69 " "Pin A\[17\] uses I/O standard 3.3-V LVCMOS at 69" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[17\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[15\] 3.3-V LVCMOS 67 " "Pin A\[15\] uses I/O standard 3.3-V LVCMOS at 67" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[14\] 3.3-V LVCMOS 66 " "Pin A\[14\] uses I/O standard 3.3-V LVCMOS at 66" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[13\] 3.3-V LVCMOS 65 " "Pin A\[13\] uses I/O standard 3.3-V LVCMOS at 65" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[12\] 3.3-V LVCMOS 64 " "Pin A\[12\] uses I/O standard 3.3-V LVCMOS at 64" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[11\] 3.3-V LVCMOS 60 " "Pin A\[11\] uses I/O standard 3.3-V LVCMOS at 60" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[10\] 3.3-V LVCMOS 59 " "Pin A\[10\] uses I/O standard 3.3-V LVCMOS at 59" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[8\] 3.3-V LVCMOS 55 " "Pin A\[8\] uses I/O standard 3.3-V LVCMOS at 55" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[16\] 3.3-V LVCMOS 68 " "Pin A\[16\] uses I/O standard 3.3-V LVCMOS at 68" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[16\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[9\] 3.3-V LVCMOS 58 " "Pin A\[9\] uses I/O standard 3.3-V LVCMOS at 58" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EM1CLK 3.3-V LVCMOS 24 " "Pin EM1CLK uses I/O standard 3.3-V LVCMOS at 24" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { EM1CLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EM1CLK" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 104 48 224 120 "EM1CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nEM1WE 3.3-V LVCMOS 75 " "Pin nEM1WE uses I/O standard 3.3-V LVCMOS at 75" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { nEM1WE } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nEM1WE" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 64 328 504 80 "nEM1WE" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[2\] 3.3-V LVCMOS 49 " "Pin A\[2\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[7\] 3.3-V LVCMOS 54 " "Pin A\[7\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[3\] 3.3-V LVCMOS 50 " "Pin A\[3\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[6\] 3.3-V LVCMOS 53 " "Pin A\[6\] uses I/O standard 3.3-V LVCMOS at 53" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[1\] 3.3-V LVCMOS 46 " "Pin A\[1\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[4\] 3.3-V LVCMOS 51 " "Pin A\[4\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[0\] 3.3-V LVCMOS 44 " "Pin A\[0\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[5\] 3.3-V LVCMOS 52 " "Pin A\[5\] uses I/O standard 3.3-V LVCMOS at 52" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nEM1OE 3.3-V LVCMOS 73 " "Pin nEM1OE uses I/O standard 3.3-V LVCMOS at 73" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { nEM1OE } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nEM1OE" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 64 48 224 80 "nEM1OE" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB8 3.3-V LVCMOS 136 " "Pin SPISOMIB8 uses I/O standard 3.3-V LVCMOS at 136" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB8 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB8" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 576 48 224 592 "SPISOMIB8" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB7 3.3-V LVCMOS 133 " "Pin SPISOMIB7 uses I/O standard 3.3-V LVCMOS at 133" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB7 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB7" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 544 48 224 560 "SPISOMIB7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB6 3.3-V LVCMOS 129 " "Pin SPISOMIB6 uses I/O standard 3.3-V LVCMOS at 129" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB6 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB6" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 512 48 224 528 "SPISOMIB6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB5 3.3-V LVCMOS 124 " "Pin SPISOMIB5 uses I/O standard 3.3-V LVCMOS at 124" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB5 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB5" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 480 48 224 496 "SPISOMIB5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB2 3.3-V LVCMOS 111 " "Pin SPISOMIB2 uses I/O standard 3.3-V LVCMOS at 111" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB2" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 384 48 224 400 "SPISOMIB2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB3 3.3-V LVCMOS 115 " "Pin SPISOMIB3 uses I/O standard 3.3-V LVCMOS at 115" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB3 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB3" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 416 48 224 432 "SPISOMIB3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB4 3.3-V LVCMOS 120 " "Pin SPISOMIB4 uses I/O standard 3.3-V LVCMOS at 120" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB4 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB4" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 448 48 224 464 "SPISOMIB4" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB1 3.3-V LVCMOS 113 " "Pin SPISOMIB1 uses I/O standard 3.3-V LVCMOS at 113" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB1 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB1" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/FPGA_20140329.bdf" { { 352 48 224 368 "SPISOMIB1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596723873110 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1596723873110 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/jy_eh.fit.smsg " "Generated suppressed messages file C:/Users/HALAB_G/Desktop/micro_robot_app-master/code/robot_FPGA_code - 200806/jy_eh.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1596723873390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5537 " "Peak virtual memory: 5537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596723874589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 06 23:24:34 2020 " "Processing ended: Thu Aug 06 23:24:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596723874589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596723874589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:58 " "Total CPU time (on all processors): 00:01:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596723874589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1596723874589 ""}
