//
// Generated by Bluespec Compiler, version untagged-gb2fda995 (build b2fda995)
//
//
// Ports:
// Name                         I/O  size props
// m_near_mem_io_addr_range       O   128 const
// m_plic_addr_range              O   128 const
// m_uart0_addr_range             O   128 const
// m_other_peripherals_addr_range  O   128 const
// m_boot_rom_addr_range          O   128 const
// m_mem0_controller_addr_range   O   128 const
// m_tcm_addr_range               O   128 const
// m_is_mem_addr                  O     1
// m_is_IO_addr                   O     1
// m_is_near_mem_IO_addr          O     1
// m_pc_reset_value               O    64 const
// m_mtvec_reset_value            O    64 const
// m_nmivec_reset_value           O    64 const
// m_pcc_reset_value              O   151 const
// m_ddc_reset_value              O   151 const
// m_mtcc_reset_value             O   151 const
// m_mepcc_reset_value            O   151 const
// CLK                            I     1 unused
// RST_N                          I     1 unused
// m_is_mem_addr_addr             I    64
// m_is_IO_addr_addr              I    64
// m_is_near_mem_IO_addr_addr     I    64
//
// Combinational paths from inputs to outputs:
//   m_is_mem_addr_addr -> m_is_mem_addr
//   m_is_IO_addr_addr -> m_is_IO_addr
//   m_is_near_mem_IO_addr_addr -> m_is_near_mem_IO_addr
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkSoC_Map(CLK,
		 RST_N,

		 m_near_mem_io_addr_range,

		 m_plic_addr_range,

		 m_uart0_addr_range,

		 m_other_peripherals_addr_range,

		 m_boot_rom_addr_range,

		 m_mem0_controller_addr_range,

		 m_tcm_addr_range,

		 m_is_mem_addr_addr,
		 m_is_mem_addr,

		 m_is_IO_addr_addr,
		 m_is_IO_addr,

		 m_is_near_mem_IO_addr_addr,
		 m_is_near_mem_IO_addr,

		 m_pc_reset_value,

		 m_mtvec_reset_value,

		 m_nmivec_reset_value,

		 m_pcc_reset_value,

		 m_ddc_reset_value,

		 m_mtcc_reset_value,

		 m_mepcc_reset_value);
  input  CLK;
  input  RST_N;

  // value method m_near_mem_io_addr_range
  output [127 : 0] m_near_mem_io_addr_range;

  // value method m_plic_addr_range
  output [127 : 0] m_plic_addr_range;

  // value method m_uart0_addr_range
  output [127 : 0] m_uart0_addr_range;

  // value method m_other_peripherals_addr_range
  output [127 : 0] m_other_peripherals_addr_range;

  // value method m_boot_rom_addr_range
  output [127 : 0] m_boot_rom_addr_range;

  // value method m_mem0_controller_addr_range
  output [127 : 0] m_mem0_controller_addr_range;

  // value method m_tcm_addr_range
  output [127 : 0] m_tcm_addr_range;

  // value method m_is_mem_addr
  input  [63 : 0] m_is_mem_addr_addr;
  output m_is_mem_addr;

  // value method m_is_IO_addr
  input  [63 : 0] m_is_IO_addr_addr;
  output m_is_IO_addr;

  // value method m_is_near_mem_IO_addr
  input  [63 : 0] m_is_near_mem_IO_addr_addr;
  output m_is_near_mem_IO_addr;

  // value method m_pc_reset_value
  output [63 : 0] m_pc_reset_value;

  // value method m_mtvec_reset_value
  output [63 : 0] m_mtvec_reset_value;

  // value method m_nmivec_reset_value
  output [63 : 0] m_nmivec_reset_value;

  // value method m_pcc_reset_value
  output [150 : 0] m_pcc_reset_value;

  // value method m_ddc_reset_value
  output [150 : 0] m_ddc_reset_value;

  // value method m_mtcc_reset_value
  output [150 : 0] m_mtcc_reset_value;

  // value method m_mepcc_reset_value
  output [150 : 0] m_mepcc_reset_value;

  // signals for module outputs
  wire [150 : 0] m_ddc_reset_value,
		 m_mepcc_reset_value,
		 m_mtcc_reset_value,
		 m_pcc_reset_value;
  wire [127 : 0] m_boot_rom_addr_range,
		 m_mem0_controller_addr_range,
		 m_near_mem_io_addr_range,
		 m_other_peripherals_addr_range,
		 m_plic_addr_range,
		 m_tcm_addr_range,
		 m_uart0_addr_range;
  wire [63 : 0] m_mtvec_reset_value, m_nmivec_reset_value, m_pc_reset_value;
  wire m_is_IO_addr, m_is_mem_addr, m_is_near_mem_IO_addr;

  // remaining internal signals
  wire [63 : 0] x__h140, x__h164, x__h209, x__h233, x__h258, x__h283, x__h310;
  wire NOT_m_is_IO_addr_addr_ULT_0x2000000_1_2_AND_m__ETC___d27;

  // value method m_near_mem_io_addr_range
  assign m_near_mem_io_addr_range = 128'h0000000002000000000000000000C000 ;

  // value method m_plic_addr_range
  assign m_plic_addr_range = 128'h000000000C0000000000000000400000 ;

  // value method m_uart0_addr_range
  assign m_uart0_addr_range = 128'h00000000C00000000000000000000080 ;

  // value method m_other_peripherals_addr_range
  assign m_other_peripherals_addr_range =
	     128'h00000000C00030000000000000001000 ;

  // value method m_boot_rom_addr_range
  assign m_boot_rom_addr_range = 128'h00000000000010000000000000001000 ;

  // value method m_mem0_controller_addr_range
  assign m_mem0_controller_addr_range =
	     128'h00000000800000000000000040000000 ;

  // value method m_tcm_addr_range
  assign m_tcm_addr_range = 128'd0 ;

  // value method m_is_mem_addr
  assign m_is_mem_addr =
	     m_is_mem_addr_addr >= 64'h0000000000001000 &&
	     x__h140 < 64'h0000000000001000 ||
	     m_is_mem_addr_addr >= 64'h0000000080000000 &&
	     x__h164 < 64'h0000000040000000 ;

  // value method m_is_IO_addr
  assign m_is_IO_addr =
	     NOT_m_is_IO_addr_addr_ULT_0x2000000_1_2_AND_m__ETC___d27 ||
	     m_is_IO_addr_addr >= 64'h00000000C0003000 &&
	     x__h283 < 64'h0000000000001000 ;

  // value method m_is_near_mem_IO_addr
  assign m_is_near_mem_IO_addr =
	     m_is_near_mem_IO_addr_addr >= 64'h0000000002000000 &&
	     x__h310 < 64'h000000000000C000 ;

  // value method m_pc_reset_value
  assign m_pc_reset_value = 64'h0000000000001000 ;

  // value method m_mtvec_reset_value
  assign m_mtvec_reset_value = 64'h0000000000001000 ;

  // value method m_nmivec_reset_value
  assign m_nmivec_reset_value = 64'hAAAAAAAAAAAAAAAA ;

  // value method m_pcc_reset_value
  assign m_pcc_reset_value = 151'h40000000000004000000FFFF1FFFFF44000000 ;

  // value method m_ddc_reset_value
  assign m_ddc_reset_value = 151'h40000000000000000000FFFF1FFFFF44000000 ;

  // value method m_mtcc_reset_value
  assign m_mtcc_reset_value = 151'h40000000000004000000FFFF1FFFFF44000000 ;

  // value method m_mepcc_reset_value
  assign m_mepcc_reset_value = 151'h40000000000000000000FFFF1FFFFF44000000 ;

  // remaining internal signals
  assign NOT_m_is_IO_addr_addr_ULT_0x2000000_1_2_AND_m__ETC___d27 =
	     m_is_IO_addr_addr >= 64'h0000000002000000 &&
	     x__h209 < 64'h000000000000C000 ||
	     m_is_IO_addr_addr >= 64'h000000000C000000 &&
	     x__h233 < 64'h0000000000400000 ||
	     m_is_IO_addr_addr >= 64'h00000000C0000000 &&
	     x__h258 < 64'h0000000000000080 ;
  assign x__h140 = m_is_mem_addr_addr - 64'h0000000000001000 ;
  assign x__h164 = m_is_mem_addr_addr - 64'h0000000080000000 ;
  assign x__h209 = m_is_IO_addr_addr - 64'h0000000002000000 ;
  assign x__h233 = m_is_IO_addr_addr - 64'h000000000C000000 ;
  assign x__h258 = m_is_IO_addr_addr - 64'h00000000C0000000 ;
  assign x__h283 = m_is_IO_addr_addr - 64'h00000000C0003000 ;
  assign x__h310 = m_is_near_mem_IO_addr_addr - 64'h0000000002000000 ;
endmodule  // mkSoC_Map

