<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>FCVTNS (scalar) -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">FCVTNS (scalar)</h2><p>Floating-point convert to signed integer, rounding to nearest with ties to even (scalar)</p>
      <p class="aml">This instruction converts the floating-point value
in the SIMD&amp;FP source register to a 32-bit or 64-bit signed integer
using the Round to Nearest rounding mode, and
writes the result to the general-purpose destination register.</p>
      <p class="aml">This instruction can generate a floating-point exception.
  Depending on the settings in FPCR,
  the exception results in either a flag being set in FPSR
  or a synchronous exception being generated.
  For more information, see
  <a class="armarm-xref" data-linkend="ARMARM_BEIJDDAG" title="Reference to Armv8 ARM section">Floating-point exceptions and exception traps</a>.</p>
      <p class="aml">Depending on the settings in the CPACR_EL1,
  CPTR_EL2, and CPTR_EL3 registers,
  and the current Security state and Exception level,
  an attempt to execute the instruction might be trapped.</p>
    
    <p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ftype</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td/><td/><td class="droppedname">S</td><td colspan="5"/><td colspan="2"/><td/><td class="droppedname" colspan="2">rmode</td><td class="droppedname" colspan="3">opcode</td><td colspan="6"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the Half-precision to 32-bit variant
            <span style="font-size:smaller;"><br/>(FEAT_FP16)
            </span></h4><a id="FCVTNS_32H_float2int"/>
        Applies when
        <span class="bitdiff"> (sf == 0 &amp;&amp; ftype == 11)</span><p class="asm-code">FCVTNS  <a href="#WdOrWZR" title="Is the 32-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.">&lt;Wd></a>, <a href="#Hn__2" title="Is the 16-bit name of the SIMD&amp;amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Hn></a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Half-precision to 64-bit variant
            <span style="font-size:smaller;"><br/>(FEAT_FP16)
            </span></h4><a id="FCVTNS_64H_float2int"/>
        Applies when
        <span class="bitdiff"> (sf == 1 &amp;&amp; ftype == 11)</span><p class="asm-code">FCVTNS  <a href="#XdOrXZR__6" title="Is the 64-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.">&lt;Xd></a>, <a href="#Hn__2" title="Is the 16-bit name of the SIMD&amp;amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Hn></a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Single-precision to 32-bit variant
            <span style="font-size:smaller;"><br/>(FEAT_FP)
            </span></h4><a id="FCVTNS_32S_float2int"/>
        Applies when
        <span class="bitdiff"> (sf == 0 &amp;&amp; ftype == 00)</span><p class="asm-code">FCVTNS  <a href="#WdOrWZR" title="Is the 32-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.">&lt;Wd></a>, <a href="#Sn" title="Is the 32-bit name of the SIMD&amp;amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Sn></a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Single-precision to 64-bit variant
            <span style="font-size:smaller;"><br/>(FEAT_FP)
            </span></h4><a id="FCVTNS_64S_float2int"/>
        Applies when
        <span class="bitdiff"> (sf == 1 &amp;&amp; ftype == 00)</span><p class="asm-code">FCVTNS  <a href="#XdOrXZR__6" title="Is the 64-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.">&lt;Xd></a>, <a href="#Sn" title="Is the 32-bit name of the SIMD&amp;amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Sn></a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Double-precision to 32-bit variant
            <span style="font-size:smaller;"><br/>(FEAT_FP)
            </span></h4><a id="FCVTNS_32D_float2int"/>
        Applies when
        <span class="bitdiff"> (sf == 0 &amp;&amp; ftype == 01)</span><p class="asm-code">FCVTNS  <a href="#WdOrWZR" title="Is the 32-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.">&lt;Wd></a>, <a href="#Dn" title="Is the 64-bit name of the SIMD&amp;amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Dn></a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Double-precision to 64-bit variant
            <span style="font-size:smaller;"><br/>(FEAT_FP)
            </span></h4><a id="FCVTNS_64D_float2int"/>
        Applies when
        <span class="bitdiff"> (sf == 1 &amp;&amp; ftype == 01)</span><p class="asm-code">FCVTNS  <a href="#XdOrXZR__6" title="Is the 64-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.">&lt;Xd></a>, <a href="#Dn" title="Is the 64-bit name of the SIMD&amp;amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Dn></a></p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode"><ins>if !IsFeatureImplemented(FEAT_FP) then</ins><del>if ftype == '10' || (ftype == '11' &amp;&amp; !IsFeatureImplemented(FEAT_FP16)) then</del> <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
<ins>if ftype == '10' then</ins><del>
constant integer d =</del> <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)"><ins>EndOfDecode</ins></a><ins>(</ins><a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }"><ins>Decode_UNDEF</ins></a><ins>);
if ftype == '11' &amp;&amp; !IsFeatureImplemented(FEAT_FP16) then </ins><a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)"><ins>EndOfDecode</ins></a><ins>(</ins><a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }"><ins>Decode_UNDEF</ins></a><ins>);

constant integer d = </ins><a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
constant integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);

constant integer intsize = 32 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(sf);
constant integer fltsize = 8 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(ftype EOR '10');

constant <a href="shared_pseudocode.html#FPRounding" title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}">FPRounding</a> rounding = <a href="shared_pseudocode.html#FPRounding_TIEEVEN" title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}">FPRounding_TIEEVEN</a>;
constant boolean unsigned    = FALSE;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wd></td><td><a id="WdOrWZR"/>
        
          <p class="aml">Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hn></td><td><a id="Hn__2"/>
        
          <p class="aml">Is the 16-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xd></td><td><a id="XdOrXZR__6"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sn></td><td><a id="Sn"/>
        
          <p class="aml">Is the 32-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dn></td><td><a id="Dn"/>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPEnabled64.0" title="function: CheckFPEnabled64()">CheckFPEnabled64</a>();

constant bits(fltsize) fltval = <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, ESize width]">V</a>[n, fltsize];
constant integer fracbits = 0;

<a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[d, intsize] = <a href="shared_pseudocode.html#impl-shared.FPToFixed.6" title="function: bits(M) FPToFixed(bits(N) op, integer fbits, boolean unsigned, FPCR_Type fpcr, FPRounding rounding, integer M)">FPToFixed</a>(fltval, fracbits, unsigned, FPCR, rounding, intsize);</p></div>
  <h3>Operational information</h3>
    
      
        <p class="aml">If FEAT_SME is implemented and the PE is in Streaming SVE mode, then any subsequent instruction which is dependent on the general-purpose register written by this instruction might be significantly delayed.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: aarchmrs <ins>v2025-03_rel</ins><del>v2024-12_diff2</del>, pseudocode <ins>v2025-03_rel</ins><del>v2024-12_rel_diff_tag2</del>
      ; Build timestamp: <ins>2025-03-21T17</ins><del>2025-03-18T10</del>:<ins>41</ins><del>50</del>
    </p><p class="copyconf">
      Copyright Â© <ins>2010-2025</ins><del>2010-2024</del> Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>
