5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd named_block3.vcd -o named_block3.cdd -v named_block3.v
3 0 $root $root NA 0 0
3 0 main main named_block3.v 1 31
2 1 6 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 2 6 20002 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 3 6 10002 2 2c 2100a 1 2 32 2 aa aa aa aa aa aa aa aa
2 4 9 c0010 2 3d 2000a 0 0 1 2 2 foo
2 5 13 c0010 0 3d 20002 0 0 1 2 2 bar
2 6 16 18001b 0 0 20010 0 0 1 4 2
2 7 16 140014 0 1 400 0 0 b
2 8 16 14001b 0 37 22 6 7
2 9 16 0 0 30 20002 0 0 1 2 2
2 10 12 a000d 0 0 20010 0 0 1 4 1
2 11 7 70007 1 1 6 0 0 a
2 12 12 0 0 2d 20022 10 11 1 2 2
2 13 8 a000d 1 0 20004 0 0 1 4 0
2 14 8 0 1 2d 2004a 13 11 1 2 2
2 15 21 50008 1 0 20004 0 0 1 4 0
2 16 21 10001 0 1 400 0 0 a
2 17 21 10008 1 37 1006 15 16
1 a 0 3 830004 1 1 2
1 b 0 3 830007 1 1 2
4 8 0 0
4 9 8 0
4 5 0 0
4 12 5 9
4 4 0 0
4 14 4 12
4 3 14 0
4 17 0 0
3 1 main.foo main.foo named_block3.v 9 11
2 18 10 110014 1 0 20004 0 0 1 4 0
2 19 10 d000d 0 1 400 0 0 b
2 20 10 d0014 1 37 11006 18 19
4 20 0 0
3 1 main.bar main.bar named_block3.v 13 15
2 21 14 110014 0 0 20010 0 0 1 4 1
2 22 14 d000d 0 1 400 0 0 b
2 23 14 d0014 0 37 11022 21 22
4 23 0 0
