#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000216fce9b360 .scope module, "shift_test" "shift_test" 2 2;
 .timescale 0 0;
v00000216fce965f0_0 .var "clear", 0 0;
v00000216fce96690_0 .var "clk", 0 0;
v00000216fce96730_0 .var "in", 0 0;
v00000216fcee2f50_0 .net "out", 0 0, v00000216fce96410_0;  1 drivers
S_00000216fce9baf0 .scope module, "test_sr" "shiftreg4bit" 2 6, 3 2 0, S_00000216fce9b360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /OUTPUT 1 "E";
v00000216fce9bc80_0 .net "A", 0 0, v00000216fce96730_0;  1 drivers
v00000216fce9bd20_0 .var "B", 0 0;
v00000216fce9bdc0_0 .var "C", 0 0;
v00000216fce96370_0 .var "D", 0 0;
v00000216fce96410_0 .var "E", 0 0;
v00000216fce964b0_0 .net "clear", 0 0, v00000216fce965f0_0;  1 drivers
v00000216fce96550_0 .net "clock", 0 0, v00000216fce96690_0;  1 drivers
E_00000216fce99780/0 .event negedge, v00000216fce964b0_0;
E_00000216fce99780/1 .event posedge, v00000216fce96550_0;
E_00000216fce99780 .event/or E_00000216fce99780/0, E_00000216fce99780/1;
    .scope S_00000216fce9baf0;
T_0 ;
    %wait E_00000216fce99780;
    %load/vec4 v00000216fce964b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216fce9bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216fce9bdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216fce96370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216fce96410_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000216fce96370_0;
    %assign/vec4 v00000216fce96410_0, 0;
    %load/vec4 v00000216fce9bdc0_0;
    %assign/vec4 v00000216fce96370_0, 0;
    %load/vec4 v00000216fce9bd20_0;
    %assign/vec4 v00000216fce9bdc0_0, 0;
    %load/vec4 v00000216fce9bc80_0;
    %assign/vec4 v00000216fce9bd20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000216fce9b360;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216fce96690_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216fce965f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216fce965f0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00000216fce9b360;
T_2 ;
    %delay 5, 0;
    %load/vec4 v00000216fce96690_0;
    %inv;
    %store/vec4 v00000216fce96690_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000216fce9b360;
T_3 ;
    %delay 2, 0;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216fce96730_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216fce96730_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216fce96730_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216fce96730_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_00000216fce9b360;
T_4 ;
    %vpi_call 2 20 "$dumpfile", "shifter.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000216fce9b360 {0 0 0};
    %delay 200, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shift_test.v";
    "shift_reg.v";
