#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Mar 13 12:55:37 2020
# Process ID: 30807
# Current directory: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado
# Command line: vivado
# Log file: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.log
# Journal file: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6444.121 ; gain = 43.008 ; free physical = 263 ; free virtual = 2591
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: TOP_RV32
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6926.652 ; gain = 201.641 ; free physical = 72 ; free virtual = 2142
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:43]
INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:20]
INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:20]
INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:20]
INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:20]
INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:20]
INFO: [Synth 8-6155] done synthesizing module 'CacheD_RV32' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:20]
INFO: [Synth 8-6157] synthesizing module 'Core_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipIF_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:20]
INFO: [Synth 8-6155] done synthesizing module 'pipIF_RV32' (4#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:20]
INFO: [Synth 8-6157] synthesizing module 'pipID_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pipID_RV32' (5#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipEX_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:22]
WARNING: [Synth 8-3848] Net oDregADDR in module/entity pipEX_RV32 does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:30]
INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'oBRANCHADDR' does not match port width (30) of module 'pipEX_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:92]
WARNING: [Synth 8-6104] Input port 'iMEMDATA' has an internal driver [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:93]
INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:20]
INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:20]
INFO: [Synth 8-6157] synthesizing module 'pipWB_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:20]
INFO: [Synth 8-6155] done synthesizing module 'pipWB_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:20]
WARNING: [Synth 8-3848] Net oPCADDR in module/entity Core_RV32 does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:80]
INFO: [Synth 8-6155] done synthesizing module 'Core_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:22]
WARNING: [Synth 8-3848] Net oGPIO_OUT in module/entity TOP_RV32 does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:23]
WARNING: [Synth 8-3848] Net oUART_TX in module/entity TOP_RV32 does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:25]
INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
WARNING: [Synth 8-3331] design pipWB_RV32 has unconnected port iCLK
WARNING: [Synth 8-3331] design pipMA_RV32 has unconnected port iRW
WARNING: [Synth 8-3331] design pipMA_RV32 has unconnected port iMEM
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port oDregADDR[4]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port oDregADDR[3]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port oDregADDR[2]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port oDregADDR[1]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port oDregADDR[0]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port iDregADDR[4]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port iDregADDR[3]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port iDregADDR[2]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port iDregADDR[1]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port iDregADDR[0]
WARNING: [Synth 8-3331] design pipIF_RV32 has unconnected port iBranchADDR[31]
WARNING: [Synth 8-3331] design pipIF_RV32 has unconnected port iBranchADDR[30]
WARNING: [Synth 8-3331] design Core_RV32 has unconnected port iStallD
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[31]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[30]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[29]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[28]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[27]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[26]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[25]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[24]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[23]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[22]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[21]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[20]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[19]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[18]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[17]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[16]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[15]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[14]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[13]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[12]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[11]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[10]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[9]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[8]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[7]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[6]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[5]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[4]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[3]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[2]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[1]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[0]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oUART_TX
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[31]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[30]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[29]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[28]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[27]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[26]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[25]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[24]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[23]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[22]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[21]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[20]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[19]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[18]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[17]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[16]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[15]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[14]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[13]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[12]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[11]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[10]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[9]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[8]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[7]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[6]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[5]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[4]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[3]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[2]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[1]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[0]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iUART_RX
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 6992.402 ; gain = 267.391 ; free physical = 197 ; free virtual = 2171
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 6992.402 ; gain = 267.391 ; free physical = 193 ; free virtual = 2168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 6992.402 ; gain = 267.391 ; free physical = 193 ; free virtual = 2168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6992.402 ; gain = 0.000 ; free physical = 190 ; free virtual = 2165
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7111.160 ; gain = 0.000 ; free physical = 97 ; free virtual = 2087
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 7133.797 ; gain = 408.785 ; free physical = 87 ; free virtual = 2014
24 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 7133.797 ; gain = 621.773 ; free physical = 86 ; free virtual = 2014
refresh_design
ERROR: [Synth 8-2715] syntax error near or [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:33]
INFO: [Synth 8-2350] module pipIF_RV32 ignored due to previous errors [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:20]
Failed to read verilog '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v'
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7317.117 ; gain = 13.898 ; free physical = 123 ; free virtual = 1983
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7347.141 ; gain = 0.000 ; free physical = 83 ; free virtual = 1947
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:43]
INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:20]
INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:20]
INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:20]
INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:20]
INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:20]
INFO: [Synth 8-6155] done synthesizing module 'CacheD_RV32' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:20]
INFO: [Synth 8-6157] synthesizing module 'Core_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipIF_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:20]
INFO: [Synth 8-6155] done synthesizing module 'pipIF_RV32' (4#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:20]
INFO: [Synth 8-6157] synthesizing module 'pipID_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pipID_RV32' (5#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipEX_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:22]
WARNING: [Synth 8-3848] Net oDregADDR in module/entity pipEX_RV32 does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:30]
INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'oBRANCHADDR' does not match port width (30) of module 'pipEX_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:93]
WARNING: [Synth 8-6104] Input port 'iMEMDATA' has an internal driver [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:94]
INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:20]
INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:20]
INFO: [Synth 8-6157] synthesizing module 'pipWB_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:20]
INFO: [Synth 8-6155] done synthesizing module 'pipWB_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:20]
WARNING: [Synth 8-3848] Net oPCADDR in module/entity Core_RV32 does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:81]
INFO: [Synth 8-6155] done synthesizing module 'Core_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:22]
WARNING: [Synth 8-3848] Net oGPIO_OUT in module/entity TOP_RV32 does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:23]
WARNING: [Synth 8-3848] Net oUART_TX in module/entity TOP_RV32 does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:25]
INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
WARNING: [Synth 8-3331] design pipWB_RV32 has unconnected port iCLK
WARNING: [Synth 8-3331] design pipMA_RV32 has unconnected port iRW
WARNING: [Synth 8-3331] design pipMA_RV32 has unconnected port iMEM
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port oDregADDR[4]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port oDregADDR[3]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port oDregADDR[2]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port oDregADDR[1]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port oDregADDR[0]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port iDregADDR[4]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port iDregADDR[3]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port iDregADDR[2]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port iDregADDR[1]
WARNING: [Synth 8-3331] design pipEX_RV32 has unconnected port iDregADDR[0]
WARNING: [Synth 8-3331] design pipIF_RV32 has unconnected port iBranchADDR[31]
WARNING: [Synth 8-3331] design pipIF_RV32 has unconnected port iBranchADDR[30]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[31]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[30]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[29]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[28]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[27]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[26]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[25]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[24]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[23]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[22]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[21]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[20]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[19]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[18]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[17]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[16]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[15]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[14]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[13]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[12]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[11]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[10]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[9]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[8]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[7]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[6]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[5]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[4]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[3]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[2]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[1]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oGPIO_OUT[0]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port oUART_TX
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[31]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[30]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[29]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[28]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[27]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[26]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[25]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[24]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[23]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[22]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[21]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[20]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[19]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[18]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[17]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[16]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[15]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[14]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[13]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[12]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[11]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[10]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[9]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[8]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[7]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[6]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[5]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[4]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[3]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[2]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[1]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iGPIO_IN[0]
WARNING: [Synth 8-3331] design TOP_RV32 has unconnected port iUART_RX
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7366.133 ; gain = 18.992 ; free physical = 177 ; free virtual = 1989
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7383.977 ; gain = 36.836 ; free physical = 180 ; free virtual = 1992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7383.977 ; gain = 36.836 ; free physical = 180 ; free virtual = 1992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7386.945 ; gain = 0.000 ; free physical = 236 ; free virtual = 2048
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 7485.766 ; gain = 138.625 ; free physical = 130 ; free virtual = 1943
