module sr(S,R,clk,Q,Qbar);
input S,R,clk;
output reg Q;
output reg Abar;
initial Q=0;
initial Qbar=1;
always @(posedge clk)
begin
Q=S|((~R)&Q);
Qbar=R|((~S)&(Qbar));
end 
endmodule