/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : cb_infra_misc0.h
//[Revision time]   : Mon Oct 30 22:49:13 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __CB_INFRA_MISC0_REGS_H__
#define __CB_INFRA_MISC0_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CB_INFRA_MISC0 CR Definitions                     
//
//****************************************************************************

#define CB_INFRA_MISC0_BASE                                    0x70026000u

#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_DBG_ADDR               (CB_INFRA_MISC0_BASE + 0X000u) // 6000
#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_CTL_ADDR               (CB_INFRA_MISC0_BASE + 0x004u) // 6004
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_DBG_ADDR               (CB_INFRA_MISC0_BASE + 0X008u) // 6008
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_ADDR               (CB_INFRA_MISC0_BASE + 0X00Cu) // 600C
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_ADDR             (CB_INFRA_MISC0_BASE + 0x014u) // 6014
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_ADDR             (CB_INFRA_MISC0_BASE + 0x018u) // 6018
#define CB_INFRA_MISC0_AHB_SLV_DECODER_ADDR                    (CB_INFRA_MISC0_BASE + 0x020u) // 6020
#define CB_INFRA_MISC0_AHB_SLV_DECODER_ERR_ADDR                (CB_INFRA_MISC0_BASE + 0x024u) // 6024
#define CB_INFRA_MISC0_AHB_SLV_DECODER_ERR_ADDR_ADDR           (CB_INFRA_MISC0_BASE + 0x028u) // 6028
#define CB_INFRA_MISC0_AHB_FREQ_BRIDGE_ADDR                    (CB_INFRA_MISC0_BASE + 0x030u) // 6030
#define CB_INFRA_MISC0_H2S_CMDBT_IDLE_ADDR                     (CB_INFRA_MISC0_BASE + 0x034u) // 6034
#define CB_INFRA_MISC0_H2S_OSC_IDLE_ADDR                       (CB_INFRA_MISC0_BASE + 0x040u) // 6040
#define CB_INFRA_MISC0_H2S_SF_H2S_IDLE_ADDR                    (CB_INFRA_MISC0_BASE + 0x050u) // 6050
#define CB_INFRA_MISC0_H2S_SYSRAM_ADDR                         (CB_INFRA_MISC0_BASE + 0x080u) // 6080
#define CB_INFRA_MISC0_BTDMA2AP_GALS_SLV_DBG_ADDR              (CB_INFRA_MISC0_BASE + 0X090u) // 6090
#define CB_INFRA_MISC0_PDMA2AP_GALS_SLV_DBG_ADDR               (CB_INFRA_MISC0_BASE + 0X100u) // 6100
#define CB_INFRA_MISC0_PDMA2AP_GALS_SLV_CTL_ADDR               (CB_INFRA_MISC0_BASE + 0x104u) // 6104
#define CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_DBG_ADDR             (CB_INFRA_MISC0_BASE + 0x108u) // 6108
#define CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_CTL_ADDR             (CB_INFRA_MISC0_BASE + 0x10Cu) // 610C
#define CB_INFRA_MISC0_CBTOP_CMDBT_STATUS_ADDR                 (CB_INFRA_MISC0_BASE + 0x110u) // 6110
#define CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_ADDR                 (CB_INFRA_MISC0_BASE + 0x140u) // 6140
#define CB_INFRA_MISC0_SPI2AHB_PROB_ADDR                       (CB_INFRA_MISC0_BASE + 0x200u) // 6200
#define CB_INFRA_MISC0_AP2CONN_VIO_ADDR                        (CB_INFRA_MISC0_BASE + 0x214u) // 6214
#define CB_INFRA_MISC0_AP2CONN_VIO_ADDR_ADDR                   (CB_INFRA_MISC0_BASE + 0x218u) // 6218
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ADDR                    (CB_INFRA_MISC0_BASE + 0x220u) // 6220
#define CB_INFRA_MISC0_BUS_CTL_RESERVED_A_ADDR                 (CB_INFRA_MISC0_BASE + 0x400u) // 6400
#define CB_INFRA_MISC0_BUS_CTL_RESERVED_B_ADDR                 (CB_INFRA_MISC0_BASE + 0x404u) // 6404
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_ADDR                   (CB_INFRA_MISC0_BASE + 0x420u) // 6420
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_ADDR                 (CB_INFRA_MISC0_BASE + 0x500u) // 6500
#define CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_ADDR             (CB_INFRA_MISC0_BASE + 0x504u) // 6504
#define CB_INFRA_MISC0_CBTOP_LP_THROT_TIME_TICK_CNT_ADDR       (CB_INFRA_MISC0_BASE + 0x508u) // 6508
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_ADDR              (CB_INFRA_MISC0_BASE + 0x50Cu) // 650C
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_0_ADDR            (CB_INFRA_MISC0_BASE + 0x510u) // 6510
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_1_ADDR            (CB_INFRA_MISC0_BASE + 0x514u) // 6514
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_ADDR           (CB_INFRA_MISC0_BASE + 0x540u) // 6540
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_0_ADDR          (CB_INFRA_MISC0_BASE + 0x548u) // 6548
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_1_ADDR          (CB_INFRA_MISC0_BASE + 0x54Cu) // 654C
#define CB_INFRA_MISC0_CBTOP_DEBUG_SEL_ADDR                    (CB_INFRA_MISC0_BASE + 0x550u) // 6550
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_ADDR                (CB_INFRA_MISC0_BASE + 0x554u) // 6554
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_ADDR             (CB_INFRA_MISC0_BASE + 0x558u) // 6558
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_ADDR                (CB_INFRA_MISC0_BASE + 0x55Cu) // 655C
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_2_ADDR              (CB_INFRA_MISC0_BASE + 0x560u) // 6560
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_2_ADDR           (CB_INFRA_MISC0_BASE + 0x564u) // 6564
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_2_ADDR              (CB_INFRA_MISC0_BASE + 0x568u) // 6568
#define CB_INFRA_MISC0_AP2CONN_GALS_VIO_ADDRESS_ADDR           (CB_INFRA_MISC0_BASE + 0X704u) // 6704
#define CB_INFRA_MISC0_CONN2AP_X2H_VIO_ADDRESS_ADDR            (CB_INFRA_MISC0_BASE + 0x708u) // 6708
#define CB_INFRA_MISC0_AP2CONN_X2H_VIO_ADDRESS_ADDR            (CB_INFRA_MISC0_BASE + 0X70Cu) // 670C
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_ADDR         (CB_INFRA_MISC0_BASE + 0x800u) // 6800
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_ADDR            (CB_INFRA_MISC0_BASE + 0xA00u) // 6A00
#define CB_INFRA_MISC0_CBIP_BIST_IDLE_ADDR                     (CB_INFRA_MISC0_BASE + 0xA04u) // 6A04
#define CB_INFRA_MISC0_CBTOP_GALS_BIST_SW_RST_B_ADDR           (CB_INFRA_MISC0_BASE + 0xA08u) // 6A08
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_EN_ADDR                (CB_INFRA_MISC0_BASE + 0xA0Cu) // 6A0C
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_0_ADDR                 (CB_INFRA_MISC0_BASE + 0xA10u) // 6A10
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_1_ADDR                 (CB_INFRA_MISC0_BASE + 0xA14u) // 6A14
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_2_ADDR                 (CB_INFRA_MISC0_BASE + 0xA18u) // 6A18
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR                   (CB_INFRA_MISC0_BASE + 0xA1Cu) // 6A1C
#define CB_INFRA_MISC0_JTAG_SEJ_STATUS_ADDR                    (CB_INFRA_MISC0_BASE + 0xA20u) // 6A20
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_3_ADDR                 (CB_INFRA_MISC0_BASE + 0xA24u) // 6A24
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_4_ADDR                 (CB_INFRA_MISC0_BASE + 0xA28u) // 6A28
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_CNT_ADDR               (CB_INFRA_MISC0_BASE + 0xA2Cu) // 6A2C
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_VALUE_ADDR              (CB_INFRA_MISC0_BASE + 0xA50u) // 6A50
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_CLR_ADDR                (CB_INFRA_MISC0_BASE + 0xA54u) // 6A54
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR             (CB_INFRA_MISC0_BASE + 0xA58u) // 6A58
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_INT_ENABLE_ADDR         (CB_INFRA_MISC0_BASE + 0xA5Cu) // 6A5C
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_RST_ENABLE_ADDR         (CB_INFRA_MISC0_BASE + 0xA60u) // 6A60
#define CB_INFRA_MISC0_bus_timeout_error_haddr_ADDR            (CB_INFRA_MISC0_BASE + 0xA64u) // 6A64
#define CB_INFRA_MISC0_bus_timeout_error_backup2_ADDR          (CB_INFRA_MISC0_BASE + 0xA68u) // 6A68
#define CB_INFRA_MISC0_BUS_OFF_TIMEOUT_SET_ADDR                (CB_INFRA_MISC0_BASE + 0xA6cu) // 6A6C
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_DVT_ADDR                (CB_INFRA_MISC0_BASE + 0xA70u) // 6A70
#define CB_INFRA_MISC0_PCIE_DIS_LP_PROC_ADDR                   (CB_INFRA_MISC0_BASE + 0xB00u) // 6B00




/* =====================================================================================

  ---CONN2AP_GALS_SLV_DBG (0x70026000 + 0X000u)---

    CONN2AP_GALS_SLV_DBG_OUT[31..0] - (RO) [27:20]: debug_clp
                                                   {3'd0, slpprot_axi_idle_async, idle_b_async, slpprot_rdy, slpprot_en_sync, slpprot_en}
                                     [19:  0]: debug_lp
                                                   {1'b0,  wcnt_overflow_portect, rcnt_overflow_protect, bcnt_overflow_protect,
                                                     1'b0, wcnt_empty, rcnt_empty, bcnt_empty,
                                                     in_awvalid, in_awready, in_arvalid, in_arready,
                                                     in_wvalid, in_wready, in_rvalid, in_rready,
                                                     in_bvalid, in_bready, 2'b00}

 =====================================================================================*/
#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_DBG_CONN2AP_GALS_SLV_DBG_OUT_ADDR CB_INFRA_MISC0_CONN2AP_GALS_SLV_DBG_ADDR
#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_DBG_CONN2AP_GALS_SLV_DBG_OUT_MASK 0xFFFFFFFFu                // CONN2AP_GALS_SLV_DBG_OUT[31..0]
#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_DBG_CONN2AP_GALS_SLV_DBG_OUT_SHFT 0u

/* =====================================================================================

  ---CONN2AP_GALS_SLV_CTL (0x70026000 + 0x004u)---

    CONN2AP_GALS_MST_SYNC_SEL[1..0] - (RW)  xxx 
    CONN2AP_GALS_SLV_SYNC_SEL[3..2] - (RW)  xxx 
    CONN2AP_GALS_SAMPLE_SEL[4]   - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_CTL_CONN2AP_GALS_SAMPLE_SEL_ADDR CB_INFRA_MISC0_CONN2AP_GALS_SLV_CTL_ADDR
#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_CTL_CONN2AP_GALS_SAMPLE_SEL_MASK 0x00000010u                // CONN2AP_GALS_SAMPLE_SEL[4]
#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_CTL_CONN2AP_GALS_SAMPLE_SEL_SHFT 4u
#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_CTL_CONN2AP_GALS_SLV_SYNC_SEL_ADDR CB_INFRA_MISC0_CONN2AP_GALS_SLV_CTL_ADDR
#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_CTL_CONN2AP_GALS_SLV_SYNC_SEL_MASK 0x0000000Cu                // CONN2AP_GALS_SLV_SYNC_SEL[3..2]
#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_CTL_CONN2AP_GALS_SLV_SYNC_SEL_SHFT 2u
#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_CTL_CONN2AP_GALS_MST_SYNC_SEL_ADDR CB_INFRA_MISC0_CONN2AP_GALS_SLV_CTL_ADDR
#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_CTL_CONN2AP_GALS_MST_SYNC_SEL_MASK 0x00000003u                // CONN2AP_GALS_MST_SYNC_SEL[1..0]
#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_CTL_CONN2AP_GALS_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---AP2CONN_GALS_MST_DBG (0x70026000 + 0X008u)---

    AP2CONN_GALS_MST_DBG_OUT[31..0] - (RO) [29:28]: vio_slpprot, vio_slpprot_event
                                     [27:24]: protect_en, protect_rdy, hreset_rst_b_raw_scan, hreset_rst_b_m
                                     [23:16]: vio_slpprot_cmd_cnt
                                     [15:12]: hsel_m, hwrite_m, hready_m, slv_ready_m
                                     [11:10]: mo_st_idle_b_m, conn_infra_ap2conn_GALS_M2S_bridge_idle_m2s_b
                                     [  9:  8]: bridge_sync_idle_m, bridge_async_idle_m
                                     [  7:  0]: queue_full, mi_st

 =====================================================================================*/
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_DBG_AP2CONN_GALS_MST_DBG_OUT_ADDR CB_INFRA_MISC0_AP2CONN_GALS_MST_DBG_ADDR
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_DBG_AP2CONN_GALS_MST_DBG_OUT_MASK 0xFFFFFFFFu                // AP2CONN_GALS_MST_DBG_OUT[31..0]
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_DBG_AP2CONN_GALS_MST_DBG_OUT_SHFT 0u

/* =====================================================================================

  ---AP2CONN_GALS_MST_CTL (0x70026000 + 0X00Cu)---

    AP2CONN_GALS_MST_VIO_DOMAIN[3..0] - (RO)  xxx 
    AP2CONN_GALS_MST_VIO_ID[10..4] - (RO)  xxx 
    AP2CONN_GALS_MST_VIO_WR[11]  - (RO)  xxx 
    AP2CONN_GALS_MST_VIO_RD[12]  - (RO)  xxx 
    AP2CONN_GALS_MST_VIO_SLPPROT[13] - (RO)  xxx 
    AP2CONN_GALS_MST_RG_AFIFO_SYNC_SEL[15..14] - (RW)  xxx 
    AP2CONN_GALS_MST_RG_CMD_CNT_CLR[16] - (RW)  xxx 
    AP2CONN_GALS_MST_RG_MONITOR_MODE[17] - (RW)  xxx 
    AP2CONN_GALS_MS_ERROR_FLAG_EN[18] - (RW)  xxx 
    AP2CONN_GALS_MS_POSTWRITE_DIS[19] - (RW)  xxx 
    AP2CONN_GALS_MST_AHB_FLUSH_THRE[21..20] - (RW) Enable flush signals by bit
                                     1'b1: Enable flush function
                                     1'b0: Disable flush function
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_AHB_FLUSH_THRE_ADDR CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_AHB_FLUSH_THRE_MASK 0x00300000u                // AP2CONN_GALS_MST_AHB_FLUSH_THRE[21..20]
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_AHB_FLUSH_THRE_SHFT 20u
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MS_POSTWRITE_DIS_ADDR CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MS_POSTWRITE_DIS_MASK 0x00080000u                // AP2CONN_GALS_MS_POSTWRITE_DIS[19]
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MS_POSTWRITE_DIS_SHFT 19u
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MS_ERROR_FLAG_EN_ADDR CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MS_ERROR_FLAG_EN_MASK 0x00040000u                // AP2CONN_GALS_MS_ERROR_FLAG_EN[18]
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MS_ERROR_FLAG_EN_SHFT 18u
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_RG_MONITOR_MODE_ADDR CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_RG_MONITOR_MODE_MASK 0x00020000u                // AP2CONN_GALS_MST_RG_MONITOR_MODE[17]
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_RG_MONITOR_MODE_SHFT 17u
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_RG_CMD_CNT_CLR_ADDR CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_RG_CMD_CNT_CLR_MASK 0x00010000u                // AP2CONN_GALS_MST_RG_CMD_CNT_CLR[16]
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_RG_CMD_CNT_CLR_SHFT 16u
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_RG_AFIFO_SYNC_SEL_ADDR CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_RG_AFIFO_SYNC_SEL_MASK 0x0000C000u                // AP2CONN_GALS_MST_RG_AFIFO_SYNC_SEL[15..14]
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_RG_AFIFO_SYNC_SEL_SHFT 14u
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_VIO_SLPPROT_ADDR CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_VIO_SLPPROT_MASK 0x00002000u                // AP2CONN_GALS_MST_VIO_SLPPROT[13]
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_VIO_SLPPROT_SHFT 13u
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_VIO_RD_ADDR CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_VIO_RD_MASK 0x00001000u                // AP2CONN_GALS_MST_VIO_RD[12]
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_VIO_RD_SHFT 12u
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_VIO_WR_ADDR CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_VIO_WR_MASK 0x00000800u                // AP2CONN_GALS_MST_VIO_WR[11]
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_VIO_WR_SHFT 11u
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_VIO_ID_ADDR CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_VIO_ID_MASK 0x000007F0u                // AP2CONN_GALS_MST_VIO_ID[10..4]
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_VIO_ID_SHFT 4u
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_VIO_DOMAIN_ADDR CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_VIO_DOMAIN_MASK 0x0000000Fu                // AP2CONN_GALS_MST_VIO_DOMAIN[3..0]
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_CTL_AP2CONN_GALS_MST_VIO_DOMAIN_SHFT 0u

/* =====================================================================================

  ---CONN2AP_X2H_BRIDGE_DBG (0x70026000 + 0x014u)---

    CONN2AP_X2H_VIO_RD[0]        - (RO)  xxx 
    CONN2AP_X2H_VIO_WR[1]        - (RO)  xxx 
    RESERVED2[2]                 - (RO) Reserved bits
    CONN2AP_X2H_VIO_ID[13..3]    - (RO)  xxx 
    CONN2AP_X2H_VIO_ADDR_UNALIGN[14] - (RO)  xxx 
    CONN2AP_X2H_VIO_DOMAIN[18..15] - (RO)  xxx 
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_CONN2AP_X2H_VIO_DOMAIN_ADDR CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_ADDR
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_CONN2AP_X2H_VIO_DOMAIN_MASK 0x00078000u                // CONN2AP_X2H_VIO_DOMAIN[18..15]
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_CONN2AP_X2H_VIO_DOMAIN_SHFT 15u
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_CONN2AP_X2H_VIO_ADDR_UNALIGN_ADDR CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_ADDR
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_CONN2AP_X2H_VIO_ADDR_UNALIGN_MASK 0x00004000u                // CONN2AP_X2H_VIO_ADDR_UNALIGN[14]
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_CONN2AP_X2H_VIO_ADDR_UNALIGN_SHFT 14u
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_CONN2AP_X2H_VIO_ID_ADDR CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_ADDR
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_CONN2AP_X2H_VIO_ID_MASK 0x00003FF8u                // CONN2AP_X2H_VIO_ID[13..3]
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_CONN2AP_X2H_VIO_ID_SHFT 3u
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_CONN2AP_X2H_VIO_WR_ADDR CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_ADDR
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_CONN2AP_X2H_VIO_WR_MASK 0x00000002u                // CONN2AP_X2H_VIO_WR[1]
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_CONN2AP_X2H_VIO_WR_SHFT 1u
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_CONN2AP_X2H_VIO_RD_ADDR CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_ADDR
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_CONN2AP_X2H_VIO_RD_MASK 0x00000001u                // CONN2AP_X2H_VIO_RD[0]
#define CB_INFRA_MISC0_CONN2AP_X2H_BRIDGE_DBG_CONN2AP_X2H_VIO_RD_SHFT 0u

/* =====================================================================================

  ---AP2CONN_X2H_BRIDGE_DBG (0x70026000 + 0x018u)---

    AP2CONN_X2H_VIO_RD[0]        - (RO)  xxx 
    AP2CONN_X2H_VIO_WR[1]        - (RO)  xxx 
    AP2CONN_X2H_VIO_DOMAIN[5..2] - (RO)  xxx 
    AP2CONN_X2H_VIO_ID[12..6]    - (RO)  xxx 
    AP2CONN_X2H_VIO_ADDR_UNALIGN[13] - (RO)  xxx 
    RESERVED14[31..14]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_AP2CONN_X2H_VIO_ADDR_UNALIGN_ADDR CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_ADDR
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_AP2CONN_X2H_VIO_ADDR_UNALIGN_MASK 0x00002000u                // AP2CONN_X2H_VIO_ADDR_UNALIGN[13]
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_AP2CONN_X2H_VIO_ADDR_UNALIGN_SHFT 13u
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_AP2CONN_X2H_VIO_ID_ADDR CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_ADDR
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_AP2CONN_X2H_VIO_ID_MASK 0x00001FC0u                // AP2CONN_X2H_VIO_ID[12..6]
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_AP2CONN_X2H_VIO_ID_SHFT 6u
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_AP2CONN_X2H_VIO_DOMAIN_ADDR CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_ADDR
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_AP2CONN_X2H_VIO_DOMAIN_MASK 0x0000003Cu                // AP2CONN_X2H_VIO_DOMAIN[5..2]
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_AP2CONN_X2H_VIO_DOMAIN_SHFT 2u
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_AP2CONN_X2H_VIO_WR_ADDR CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_ADDR
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_AP2CONN_X2H_VIO_WR_MASK 0x00000002u                // AP2CONN_X2H_VIO_WR[1]
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_AP2CONN_X2H_VIO_WR_SHFT 1u
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_AP2CONN_X2H_VIO_RD_ADDR CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_ADDR
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_AP2CONN_X2H_VIO_RD_MASK 0x00000001u                // AP2CONN_X2H_VIO_RD[0]
#define CB_INFRA_MISC0_AP2CONN_X2H_BRIDGE_DBG_AP2CONN_X2H_VIO_RD_SHFT 0u

/* =====================================================================================

  ---AHB_SLV_DECODER (0x70026000 + 0x020u)---

    DECODE_AHB_SLV_DECODER_IDLE[0] - (RO)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_AHB_SLV_DECODER_DECODE_AHB_SLV_DECODER_IDLE_ADDR CB_INFRA_MISC0_AHB_SLV_DECODER_ADDR
#define CB_INFRA_MISC0_AHB_SLV_DECODER_DECODE_AHB_SLV_DECODER_IDLE_MASK 0x00000001u                // DECODE_AHB_SLV_DECODER_IDLE[0]
#define CB_INFRA_MISC0_AHB_SLV_DECODER_DECODE_AHB_SLV_DECODER_IDLE_SHFT 0u

/* =====================================================================================

  ---AHB_SLV_DECODER_ERR (0x70026000 + 0x024u)---

    DECODE_ERR_DECERR[0]         - (RO)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_AHB_SLV_DECODER_ERR_DECODE_ERR_DECERR_ADDR CB_INFRA_MISC0_AHB_SLV_DECODER_ERR_ADDR
#define CB_INFRA_MISC0_AHB_SLV_DECODER_ERR_DECODE_ERR_DECERR_MASK 0x00000001u                // DECODE_ERR_DECERR[0]
#define CB_INFRA_MISC0_AHB_SLV_DECODER_ERR_DECODE_ERR_DECERR_SHFT 0u

/* =====================================================================================

  ---AHB_SLV_DECODER_ERR_ADDR (0x70026000 + 0x028u)---

    DECODE_ERR_ADDR[31..0]       - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_AHB_SLV_DECODER_ERR_ADDR_DECODE_ERR_ADDR_ADDR CB_INFRA_MISC0_AHB_SLV_DECODER_ERR_ADDR_ADDR
#define CB_INFRA_MISC0_AHB_SLV_DECODER_ERR_ADDR_DECODE_ERR_ADDR_MASK 0xFFFFFFFFu                // DECODE_ERR_ADDR[31..0]
#define CB_INFRA_MISC0_AHB_SLV_DECODER_ERR_ADDR_DECODE_ERR_ADDR_SHFT 0u

/* =====================================================================================

  ---AHB_FREQ_BRIDGE (0x70026000 + 0x030u)---

    IDLE_M_REG[0]                - (RO)  xxx 
    IDLE_M[1]                    - (RO)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_AHB_FREQ_BRIDGE_IDLE_M_ADDR             CB_INFRA_MISC0_AHB_FREQ_BRIDGE_ADDR
#define CB_INFRA_MISC0_AHB_FREQ_BRIDGE_IDLE_M_MASK             0x00000002u                // IDLE_M[1]
#define CB_INFRA_MISC0_AHB_FREQ_BRIDGE_IDLE_M_SHFT             1u
#define CB_INFRA_MISC0_AHB_FREQ_BRIDGE_IDLE_M_REG_ADDR         CB_INFRA_MISC0_AHB_FREQ_BRIDGE_ADDR
#define CB_INFRA_MISC0_AHB_FREQ_BRIDGE_IDLE_M_REG_MASK         0x00000001u                // IDLE_M_REG[0]
#define CB_INFRA_MISC0_AHB_FREQ_BRIDGE_IDLE_M_REG_SHFT         0u

/* =====================================================================================

  ---H2S_CMDBT_IDLE (0x70026000 + 0x034u)---

    h2s_cmdbt_idle[0]            - (RO)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_H2S_CMDBT_IDLE_h2s_cmdbt_idle_ADDR      CB_INFRA_MISC0_H2S_CMDBT_IDLE_ADDR
#define CB_INFRA_MISC0_H2S_CMDBT_IDLE_h2s_cmdbt_idle_MASK      0x00000001u                // h2s_cmdbt_idle[0]
#define CB_INFRA_MISC0_H2S_CMDBT_IDLE_h2s_cmdbt_idle_SHFT      0u

/* =====================================================================================

  ---H2S_OSC_IDLE (0x70026000 + 0x040u)---

    h2s_osc_idle[0]              - (RO)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_H2S_OSC_IDLE_h2s_osc_idle_ADDR          CB_INFRA_MISC0_H2S_OSC_IDLE_ADDR
#define CB_INFRA_MISC0_H2S_OSC_IDLE_h2s_osc_idle_MASK          0x00000001u                // h2s_osc_idle[0]
#define CB_INFRA_MISC0_H2S_OSC_IDLE_h2s_osc_idle_SHFT          0u

/* =====================================================================================

  ---H2S_SF_H2S_IDLE (0x70026000 + 0x050u)---

    h2s_sf_h2s_idle[0]           - (RO)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_H2S_SF_H2S_IDLE_h2s_sf_h2s_idle_ADDR    CB_INFRA_MISC0_H2S_SF_H2S_IDLE_ADDR
#define CB_INFRA_MISC0_H2S_SF_H2S_IDLE_h2s_sf_h2s_idle_MASK    0x00000001u                // h2s_sf_h2s_idle[0]
#define CB_INFRA_MISC0_H2S_SF_H2S_IDLE_h2s_sf_h2s_idle_SHFT    0u

/* =====================================================================================

  ---H2S_SYSRAM (0x70026000 + 0x080u)---

    h2s_sysram_reg_slave_way_en[0] - (RW)  xxx 
    h2s_sysram_ctrl_update_status[1] - (RO)  xxx 
    h2s_sysram_h2s_idle[2]       - (RO)  xxx 
    h2s_sysram_reg_force_slast[3] - (RW)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_H2S_SYSRAM_h2s_sysram_reg_force_slast_ADDR CB_INFRA_MISC0_H2S_SYSRAM_ADDR
#define CB_INFRA_MISC0_H2S_SYSRAM_h2s_sysram_reg_force_slast_MASK 0x00000008u                // h2s_sysram_reg_force_slast[3]
#define CB_INFRA_MISC0_H2S_SYSRAM_h2s_sysram_reg_force_slast_SHFT 3u
#define CB_INFRA_MISC0_H2S_SYSRAM_h2s_sysram_h2s_idle_ADDR     CB_INFRA_MISC0_H2S_SYSRAM_ADDR
#define CB_INFRA_MISC0_H2S_SYSRAM_h2s_sysram_h2s_idle_MASK     0x00000004u                // h2s_sysram_h2s_idle[2]
#define CB_INFRA_MISC0_H2S_SYSRAM_h2s_sysram_h2s_idle_SHFT     2u
#define CB_INFRA_MISC0_H2S_SYSRAM_h2s_sysram_ctrl_update_status_ADDR CB_INFRA_MISC0_H2S_SYSRAM_ADDR
#define CB_INFRA_MISC0_H2S_SYSRAM_h2s_sysram_ctrl_update_status_MASK 0x00000002u                // h2s_sysram_ctrl_update_status[1]
#define CB_INFRA_MISC0_H2S_SYSRAM_h2s_sysram_ctrl_update_status_SHFT 1u
#define CB_INFRA_MISC0_H2S_SYSRAM_h2s_sysram_reg_slave_way_en_ADDR CB_INFRA_MISC0_H2S_SYSRAM_ADDR
#define CB_INFRA_MISC0_H2S_SYSRAM_h2s_sysram_reg_slave_way_en_MASK 0x00000001u                // h2s_sysram_reg_slave_way_en[0]
#define CB_INFRA_MISC0_H2S_SYSRAM_h2s_sysram_reg_slave_way_en_SHFT 0u

/* =====================================================================================

  ---BTDMA2AP_GALS_SLV_DBG (0x70026000 + 0X090u)---

    BTDMA2AP_GALS_SLV_DBG_OUT[31..0] - (RO) [27:20]: debug_clp
                                                   {3'd0, slpprot_axi_idle_async, idle_b_async, slpprot_rdy, slpprot_en_sync, slpprot_en}
                                     [19:  0]: debug_lp
                                                   {1'b0,  wcnt_overflow_portect, rcnt_overflow_protect, bcnt_overflow_protect,
                                                     1'b0, wcnt_empty, rcnt_empty, bcnt_empty,
                                                     in_awvalid, in_awready, in_arvalid, in_arready,
                                                     in_wvalid, in_wready, in_rvalid, in_rready,
                                                     in_bvalid, in_bready, 2'b00}

 =====================================================================================*/
#define CB_INFRA_MISC0_BTDMA2AP_GALS_SLV_DBG_BTDMA2AP_GALS_SLV_DBG_OUT_ADDR CB_INFRA_MISC0_BTDMA2AP_GALS_SLV_DBG_ADDR
#define CB_INFRA_MISC0_BTDMA2AP_GALS_SLV_DBG_BTDMA2AP_GALS_SLV_DBG_OUT_MASK 0xFFFFFFFFu                // BTDMA2AP_GALS_SLV_DBG_OUT[31..0]
#define CB_INFRA_MISC0_BTDMA2AP_GALS_SLV_DBG_BTDMA2AP_GALS_SLV_DBG_OUT_SHFT 0u

/* =====================================================================================

  ---PDMA2AP_GALS_SLV_DBG (0x70026000 + 0X100u)---

    PDMA2AP_GALS_SLV_DBG_OUT[31..0] - (RO) [27:20]: debug_clp
                                                   {3'd0, slpprot_axi_idle_async, idle_b_async, slpprot_rdy, slpprot_en_sync, slpprot_en}
                                     [19:  0]: debug_lp
                                                   {1'b0,  wcnt_overflow_portect, rcnt_overflow_protect, bcnt_overflow_protect,
                                                     1'b0, wcnt_empty, rcnt_empty, bcnt_empty,
                                                     in_awvalid, in_awready, in_arvalid, in_arready,
                                                     in_wvalid, in_wready, in_rvalid, in_rready,
                                                     in_bvalid, in_bready, 2'b00}

 =====================================================================================*/
#define CB_INFRA_MISC0_PDMA2AP_GALS_SLV_DBG_PDMA2AP_GALS_SLV_DBG_OUT_ADDR CB_INFRA_MISC0_PDMA2AP_GALS_SLV_DBG_ADDR
#define CB_INFRA_MISC0_PDMA2AP_GALS_SLV_DBG_PDMA2AP_GALS_SLV_DBG_OUT_MASK 0xFFFFFFFFu                // PDMA2AP_GALS_SLV_DBG_OUT[31..0]
#define CB_INFRA_MISC0_PDMA2AP_GALS_SLV_DBG_PDMA2AP_GALS_SLV_DBG_OUT_SHFT 0u

/* =====================================================================================

  ---PDMA2AP_GALS_SLV_CTL (0x70026000 + 0x104u)---

    PDMA2AP_GALS_MST_SYNC_SEL[1..0] - (RW)  xxx 
    PDMA2AP_GALS_SLV_SYNC_SEL[3..2] - (RW)  xxx 
    PDMA2AP_GALS_SAMPLE_SEL[4]   - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_PDMA2AP_GALS_SLV_CTL_PDMA2AP_GALS_SAMPLE_SEL_ADDR CB_INFRA_MISC0_PDMA2AP_GALS_SLV_CTL_ADDR
#define CB_INFRA_MISC0_PDMA2AP_GALS_SLV_CTL_PDMA2AP_GALS_SAMPLE_SEL_MASK 0x00000010u                // PDMA2AP_GALS_SAMPLE_SEL[4]
#define CB_INFRA_MISC0_PDMA2AP_GALS_SLV_CTL_PDMA2AP_GALS_SAMPLE_SEL_SHFT 4u
#define CB_INFRA_MISC0_PDMA2AP_GALS_SLV_CTL_PDMA2AP_GALS_SLV_SYNC_SEL_ADDR CB_INFRA_MISC0_PDMA2AP_GALS_SLV_CTL_ADDR
#define CB_INFRA_MISC0_PDMA2AP_GALS_SLV_CTL_PDMA2AP_GALS_SLV_SYNC_SEL_MASK 0x0000000Cu                // PDMA2AP_GALS_SLV_SYNC_SEL[3..2]
#define CB_INFRA_MISC0_PDMA2AP_GALS_SLV_CTL_PDMA2AP_GALS_SLV_SYNC_SEL_SHFT 2u
#define CB_INFRA_MISC0_PDMA2AP_GALS_SLV_CTL_PDMA2AP_GALS_MST_SYNC_SEL_ADDR CB_INFRA_MISC0_PDMA2AP_GALS_SLV_CTL_ADDR
#define CB_INFRA_MISC0_PDMA2AP_GALS_SLV_CTL_PDMA2AP_GALS_MST_SYNC_SEL_MASK 0x00000003u                // PDMA2AP_GALS_MST_SYNC_SEL[1..0]
#define CB_INFRA_MISC0_PDMA2AP_GALS_SLV_CTL_PDMA2AP_GALS_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---PDMA2AP_GALS_2_SLV_DBG (0x70026000 + 0x108u)---

    PDMA2AP_GALS_2_SLV_DBG_OUT[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_DBG_PDMA2AP_GALS_2_SLV_DBG_OUT_ADDR CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_DBG_ADDR
#define CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_DBG_PDMA2AP_GALS_2_SLV_DBG_OUT_MASK 0xFFFFFFFFu                // PDMA2AP_GALS_2_SLV_DBG_OUT[31..0]
#define CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_DBG_PDMA2AP_GALS_2_SLV_DBG_OUT_SHFT 0u

/* =====================================================================================

  ---PDMA2AP_GALS_2_SLV_CTL (0x70026000 + 0x10Cu)---

    PDMA2AP_GALS_2_MST_SYNC_SEL[1..0] - (RW)  xxx 
    PDMA2AP_GALS_2_SLV_SYNC_SEL[3..2] - (RW)  xxx 
    PDMA2AP_GALS_2_SAMPLE_SEL[4] - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_CTL_PDMA2AP_GALS_2_SAMPLE_SEL_ADDR CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_CTL_ADDR
#define CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_CTL_PDMA2AP_GALS_2_SAMPLE_SEL_MASK 0x00000010u                // PDMA2AP_GALS_2_SAMPLE_SEL[4]
#define CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_CTL_PDMA2AP_GALS_2_SAMPLE_SEL_SHFT 4u
#define CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_CTL_PDMA2AP_GALS_2_SLV_SYNC_SEL_ADDR CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_CTL_ADDR
#define CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_CTL_PDMA2AP_GALS_2_SLV_SYNC_SEL_MASK 0x0000000Cu                // PDMA2AP_GALS_2_SLV_SYNC_SEL[3..2]
#define CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_CTL_PDMA2AP_GALS_2_SLV_SYNC_SEL_SHFT 2u
#define CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_CTL_PDMA2AP_GALS_2_MST_SYNC_SEL_ADDR CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_CTL_ADDR
#define CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_CTL_PDMA2AP_GALS_2_MST_SYNC_SEL_MASK 0x00000003u                // PDMA2AP_GALS_2_MST_SYNC_SEL[1..0]
#define CB_INFRA_MISC0_PDMA2AP_GALS_2_SLV_CTL_PDMA2AP_GALS_2_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---CBTOP_CMDBT_STATUS (0x70026000 + 0x110u)---

    cbtop_cmdbt_debug_flag_b0[7..0] - (RO)  xxx 
    cbtop_cmdbt_debug_flag_b1[15..8] - (RO)  xxx 
    cbtop_cmdbt_int[16]          - (RO)  xxx 
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_CMDBT_STATUS_cbtop_cmdbt_int_ADDR CB_INFRA_MISC0_CBTOP_CMDBT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_CMDBT_STATUS_cbtop_cmdbt_int_MASK 0x00010000u                // cbtop_cmdbt_int[16]
#define CB_INFRA_MISC0_CBTOP_CMDBT_STATUS_cbtop_cmdbt_int_SHFT 16u
#define CB_INFRA_MISC0_CBTOP_CMDBT_STATUS_cbtop_cmdbt_debug_flag_b1_ADDR CB_INFRA_MISC0_CBTOP_CMDBT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_CMDBT_STATUS_cbtop_cmdbt_debug_flag_b1_MASK 0x0000FF00u                // cbtop_cmdbt_debug_flag_b1[15..8]
#define CB_INFRA_MISC0_CBTOP_CMDBT_STATUS_cbtop_cmdbt_debug_flag_b1_SHFT 8u
#define CB_INFRA_MISC0_CBTOP_CMDBT_STATUS_cbtop_cmdbt_debug_flag_b0_ADDR CB_INFRA_MISC0_CBTOP_CMDBT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_CMDBT_STATUS_cbtop_cmdbt_debug_flag_b0_MASK 0x000000FFu                // cbtop_cmdbt_debug_flag_b0[7..0]
#define CB_INFRA_MISC0_CBTOP_CMDBT_STATUS_cbtop_cmdbt_debug_flag_b0_SHFT 0u

/* =====================================================================================

  ---PCIE_AXI_DOWNSIZER (0x70026000 + 0x140u)---

    PCIE_AXI_DOWNSIZER_WRAP_ERR_FLAG[0] - (RO)  xxx 
    PCIE_AXI_DOWNSIZER_IDLE[1]   - (RO)  xxx 
    PCIE_AXI_DOWNSIZER_2_WRAP_ERR_FLAG[2] - (RO)  xxx 
    PCIE_AXI_DOWNSIZER_2_IDLE[3] - (RO)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_PCIE_AXI_DOWNSIZER_2_IDLE_ADDR CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_ADDR
#define CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_PCIE_AXI_DOWNSIZER_2_IDLE_MASK 0x00000008u                // PCIE_AXI_DOWNSIZER_2_IDLE[3]
#define CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_PCIE_AXI_DOWNSIZER_2_IDLE_SHFT 3u
#define CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_PCIE_AXI_DOWNSIZER_2_WRAP_ERR_FLAG_ADDR CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_ADDR
#define CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_PCIE_AXI_DOWNSIZER_2_WRAP_ERR_FLAG_MASK 0x00000004u                // PCIE_AXI_DOWNSIZER_2_WRAP_ERR_FLAG[2]
#define CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_PCIE_AXI_DOWNSIZER_2_WRAP_ERR_FLAG_SHFT 2u
#define CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_PCIE_AXI_DOWNSIZER_IDLE_ADDR CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_ADDR
#define CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_PCIE_AXI_DOWNSIZER_IDLE_MASK 0x00000002u                // PCIE_AXI_DOWNSIZER_IDLE[1]
#define CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_PCIE_AXI_DOWNSIZER_IDLE_SHFT 1u
#define CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_PCIE_AXI_DOWNSIZER_WRAP_ERR_FLAG_ADDR CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_ADDR
#define CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_PCIE_AXI_DOWNSIZER_WRAP_ERR_FLAG_MASK 0x00000001u                // PCIE_AXI_DOWNSIZER_WRAP_ERR_FLAG[0]
#define CB_INFRA_MISC0_PCIE_AXI_DOWNSIZER_PCIE_AXI_DOWNSIZER_WRAP_ERR_FLAG_SHFT 0u

/* =====================================================================================

  ---SPI2AHB_PROB (0x70026000 + 0x200u)---

    SPI2AHB_PROB[31..0]          - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_SPI2AHB_PROB_SPI2AHB_PROB_ADDR          CB_INFRA_MISC0_SPI2AHB_PROB_ADDR
#define CB_INFRA_MISC0_SPI2AHB_PROB_SPI2AHB_PROB_MASK          0xFFFFFFFFu                // SPI2AHB_PROB[31..0]
#define CB_INFRA_MISC0_SPI2AHB_PROB_SPI2AHB_PROB_SHFT          0u

/* =====================================================================================

  ---AP2CONN_VIO (0x70026000 + 0x214u)---

    ap2conn_h2x_vio_id[0]        - (RO)  xxx 
    ap2conn_h2x_vio_domain[1]    - (RO)  xxx 
    ap2conn_h2x_vio_rd[2]        - (RO)  xxx 
    ap2conn_h2x_vio_wr[3]        - (RO)  xxx 
    ap2conn_h2x_vio_unalign[4]   - (RO)  xxx 
    ap2conn_h2x_idle[5]          - (RO)  xxx 
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_idle_ADDR       CB_INFRA_MISC0_AP2CONN_VIO_ADDR
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_idle_MASK       0x00000020u                // ap2conn_h2x_idle[5]
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_idle_SHFT       5u
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_vio_unalign_ADDR CB_INFRA_MISC0_AP2CONN_VIO_ADDR
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_vio_unalign_MASK 0x00000010u                // ap2conn_h2x_vio_unalign[4]
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_vio_unalign_SHFT 4u
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_vio_wr_ADDR     CB_INFRA_MISC0_AP2CONN_VIO_ADDR
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_vio_wr_MASK     0x00000008u                // ap2conn_h2x_vio_wr[3]
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_vio_wr_SHFT     3u
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_vio_rd_ADDR     CB_INFRA_MISC0_AP2CONN_VIO_ADDR
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_vio_rd_MASK     0x00000004u                // ap2conn_h2x_vio_rd[2]
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_vio_rd_SHFT     2u
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_vio_domain_ADDR CB_INFRA_MISC0_AP2CONN_VIO_ADDR
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_vio_domain_MASK 0x00000002u                // ap2conn_h2x_vio_domain[1]
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_vio_domain_SHFT 1u
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_vio_id_ADDR     CB_INFRA_MISC0_AP2CONN_VIO_ADDR
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_vio_id_MASK     0x00000001u                // ap2conn_h2x_vio_id[0]
#define CB_INFRA_MISC0_AP2CONN_VIO_ap2conn_h2x_vio_id_SHFT     0u

/* =====================================================================================

  ---AP2CONN_VIO_ADDR (0x70026000 + 0x218u)---

    ap2conn_h2x_vio_addr[31..0]  - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_AP2CONN_VIO_ADDR_ap2conn_h2x_vio_addr_ADDR CB_INFRA_MISC0_AP2CONN_VIO_ADDR_ADDR
#define CB_INFRA_MISC0_AP2CONN_VIO_ADDR_ap2conn_h2x_vio_addr_MASK 0xFFFFFFFFu                // ap2conn_h2x_vio_addr[31..0]
#define CB_INFRA_MISC0_AP2CONN_VIO_ADDR_ap2conn_h2x_vio_addr_SHFT 0u

/* =====================================================================================

  ---BUS_SI_1TO2_DBG (0x70026000 + 0x220u)---

    RESERVED0[1..0]              - (RO) Reserved bits
    ap_mst_errmid_set_rirq[2]    - (RO)  xxx 
    ap_mst_errmid_set_birq[3]    - (RO)  xxx 
    RESERVED4[4]                 - (RO) Reserved bits
    conn_slv_dfslv_set_wirq[5]   - (RO)  xxx 
    conn_slv_vio_domain[6]       - (RO)  xxx 
    conn_slv_vio_id[7]           - (RO)  xxx 
    conn_slv_vio_rd[8]           - (RO)  xxx 
    conn_slv_vio_wr[9]           - (RO)  xxx 
    conn_slv_vio_way_en[10]      - (RO)  xxx 
    conn_slv_vio_decerr[11]      - (RO)  xxx 
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_decerr_ADDR CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ADDR
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_decerr_MASK 0x00000800u                // conn_slv_vio_decerr[11]
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_decerr_SHFT 11u
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_way_en_ADDR CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ADDR
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_way_en_MASK 0x00000400u                // conn_slv_vio_way_en[10]
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_way_en_SHFT 10u
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_wr_ADDR    CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ADDR
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_wr_MASK    0x00000200u                // conn_slv_vio_wr[9]
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_wr_SHFT    9u
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_rd_ADDR    CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ADDR
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_rd_MASK    0x00000100u                // conn_slv_vio_rd[8]
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_rd_SHFT    8u
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_id_ADDR    CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ADDR
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_id_MASK    0x00000080u                // conn_slv_vio_id[7]
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_id_SHFT    7u
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_domain_ADDR CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ADDR
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_domain_MASK 0x00000040u                // conn_slv_vio_domain[6]
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_vio_domain_SHFT 6u
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_dfslv_set_wirq_ADDR CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ADDR
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_dfslv_set_wirq_MASK 0x00000020u                // conn_slv_dfslv_set_wirq[5]
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_conn_slv_dfslv_set_wirq_SHFT 5u
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ap_mst_errmid_set_birq_ADDR CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ADDR
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ap_mst_errmid_set_birq_MASK 0x00000008u                // ap_mst_errmid_set_birq[3]
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ap_mst_errmid_set_birq_SHFT 3u
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ap_mst_errmid_set_rirq_ADDR CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ADDR
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ap_mst_errmid_set_rirq_MASK 0x00000004u                // ap_mst_errmid_set_rirq[2]
#define CB_INFRA_MISC0_BUS_SI_1TO2_DBG_ap_mst_errmid_set_rirq_SHFT 2u

/* =====================================================================================

  ---BUS_CTL_RESERVED_A (0x70026000 + 0x400u)---

    BUS_CTL_RSV_A[31..0]         - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_BUS_CTL_RESERVED_A_BUS_CTL_RSV_A_ADDR   CB_INFRA_MISC0_BUS_CTL_RESERVED_A_ADDR
#define CB_INFRA_MISC0_BUS_CTL_RESERVED_A_BUS_CTL_RSV_A_MASK   0xFFFFFFFFu                // BUS_CTL_RSV_A[31..0]
#define CB_INFRA_MISC0_BUS_CTL_RESERVED_A_BUS_CTL_RSV_A_SHFT   0u

/* =====================================================================================

  ---BUS_CTL_RESERVED_B (0x70026000 + 0x404u)---

    BUS_CTL_RSV_B[31..0]         - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_BUS_CTL_RESERVED_B_BUS_CTL_RSV_B_ADDR   CB_INFRA_MISC0_BUS_CTL_RESERVED_B_ADDR
#define CB_INFRA_MISC0_BUS_CTL_RESERVED_B_BUS_CTL_RSV_B_MASK   0xFFFFFFFFu                // BUS_CTL_RSV_B[31..0]
#define CB_INFRA_MISC0_BUS_CTL_RESERVED_B_BUS_CTL_RSV_B_SHFT   0u

/* =====================================================================================

  ---CR_SLP_PROTECT_0 (0x70026000 + 0x420u)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_MMIO_SLP_PROTECT_EN[8]    - (RW)  xxx 
    CR_MMIO_SLP_PROTECT_SW_CTL[9] - (RW)  xxx 
    MMIO_SLP_PROTECT_IDLE[10]    - (RO)  xxx 
    MMIO_SLP_PROTECT_READY[11]   - (RO)  xxx 
    CR_MMIO_2_SLP_PROTECT_EN[12] - (RW)  xxx 
    CR_MMIO_2_SLP_PROTECT_SW_CTL[13] - (RW)  xxx 
    MMIO_2_SLP_PROTECT_IDLE[14]  - (RO)  xxx 
    MMIO_2_SLP_PROTECT_READY[15] - (RO)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_MMIO_2_SLP_PROTECT_READY_ADDR CB_INFRA_MISC0_CR_SLP_PROTECT_0_ADDR
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_MMIO_2_SLP_PROTECT_READY_MASK 0x00008000u                // MMIO_2_SLP_PROTECT_READY[15]
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_MMIO_2_SLP_PROTECT_READY_SHFT 15u
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_MMIO_2_SLP_PROTECT_IDLE_ADDR CB_INFRA_MISC0_CR_SLP_PROTECT_0_ADDR
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_MMIO_2_SLP_PROTECT_IDLE_MASK 0x00004000u                // MMIO_2_SLP_PROTECT_IDLE[14]
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_MMIO_2_SLP_PROTECT_IDLE_SHFT 14u
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_CR_MMIO_2_SLP_PROTECT_SW_CTL_ADDR CB_INFRA_MISC0_CR_SLP_PROTECT_0_ADDR
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_CR_MMIO_2_SLP_PROTECT_SW_CTL_MASK 0x00002000u                // CR_MMIO_2_SLP_PROTECT_SW_CTL[13]
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_CR_MMIO_2_SLP_PROTECT_SW_CTL_SHFT 13u
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_CR_MMIO_2_SLP_PROTECT_EN_ADDR CB_INFRA_MISC0_CR_SLP_PROTECT_0_ADDR
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_CR_MMIO_2_SLP_PROTECT_EN_MASK 0x00001000u                // CR_MMIO_2_SLP_PROTECT_EN[12]
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_CR_MMIO_2_SLP_PROTECT_EN_SHFT 12u
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_MMIO_SLP_PROTECT_READY_ADDR CB_INFRA_MISC0_CR_SLP_PROTECT_0_ADDR
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_MMIO_SLP_PROTECT_READY_MASK 0x00000800u                // MMIO_SLP_PROTECT_READY[11]
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_MMIO_SLP_PROTECT_READY_SHFT 11u
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_MMIO_SLP_PROTECT_IDLE_ADDR CB_INFRA_MISC0_CR_SLP_PROTECT_0_ADDR
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_MMIO_SLP_PROTECT_IDLE_MASK 0x00000400u                // MMIO_SLP_PROTECT_IDLE[10]
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_MMIO_SLP_PROTECT_IDLE_SHFT 10u
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_CR_MMIO_SLP_PROTECT_SW_CTL_ADDR CB_INFRA_MISC0_CR_SLP_PROTECT_0_ADDR
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_CR_MMIO_SLP_PROTECT_SW_CTL_MASK 0x00000200u                // CR_MMIO_SLP_PROTECT_SW_CTL[9]
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_CR_MMIO_SLP_PROTECT_SW_CTL_SHFT 9u
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_CR_MMIO_SLP_PROTECT_EN_ADDR CB_INFRA_MISC0_CR_SLP_PROTECT_0_ADDR
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_CR_MMIO_SLP_PROTECT_EN_MASK 0x00000100u                // CR_MMIO_SLP_PROTECT_EN[8]
#define CB_INFRA_MISC0_CR_SLP_PROTECT_0_CR_MMIO_SLP_PROTECT_EN_SHFT 8u

/* =====================================================================================

  ---CBTOP_LP_THROT_CTL (0x70026000 + 0x500u)---

    CR_LP_THROT_AXIMTR_EN[0]     - (RW) It only influence timer for AXI traffic, irrelated to wf_mac_dis_lowpower.
    CR_LP_THROT_CK_CKEN[1]       - (RW) Clk on and off for lp_tjrottle.
    RESERVED2[3..2]              - (RO) Reserved bits
    CR_LP_THROT_AXI_L1PM_EN[4]   - (RW) Enable signal for axi monitor and it's about disable_lowpower.(L1PM)
    CR_LP_THROT_AXI_L0S_EN[5]    - (RW) Enable signal for axi monitor and it's about disable_lowpower.(L0S)
    CR_LP_THROT_WFMAC_L1PM_EN[6] - (RW) Enable signal for WFMAC and it's about disable_lowpower.(L1PM)
    CR_LP_THROT_WFMAC_L0S_EN[7]  - (RW) Enable signal for WFMAC and it's about disable_lowpower.(L0S)
    CR_CBTOP_PCIE_MTR_EN[8]      - (RW)  xxx 
    CR_CBTOP_PCIE_MTR_RST[9]     - (RW)  xxx 
    CR_CBTOP_PCIE_MTR_PAUSE[10]  - (RW)  xxx 
    CR_CBTOP_PCIE_MTR_TIME_TICK_EN[11] - (RW)  xxx 
    RESERVED12[15..12]           - (RO) Reserved bits
    CR_LP_THROT_CNT_CYCLE[27..16] - (RW) Set the number about the counter
    CR_LP_THROT_RSVD[31..28]     - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_RSVD_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_RSVD_MASK 0xF0000000u                // CR_LP_THROT_RSVD[31..28]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_RSVD_SHFT 28u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_CNT_CYCLE_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_CNT_CYCLE_MASK 0x0FFF0000u                // CR_LP_THROT_CNT_CYCLE[27..16]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_CNT_CYCLE_SHFT 16u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_CBTOP_PCIE_MTR_TIME_TICK_EN_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_CBTOP_PCIE_MTR_TIME_TICK_EN_MASK 0x00000800u                // CR_CBTOP_PCIE_MTR_TIME_TICK_EN[11]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_CBTOP_PCIE_MTR_TIME_TICK_EN_SHFT 11u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_CBTOP_PCIE_MTR_PAUSE_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_CBTOP_PCIE_MTR_PAUSE_MASK 0x00000400u                // CR_CBTOP_PCIE_MTR_PAUSE[10]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_CBTOP_PCIE_MTR_PAUSE_SHFT 10u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_CBTOP_PCIE_MTR_RST_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_CBTOP_PCIE_MTR_RST_MASK 0x00000200u                // CR_CBTOP_PCIE_MTR_RST[9]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_CBTOP_PCIE_MTR_RST_SHFT 9u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_CBTOP_PCIE_MTR_EN_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_CBTOP_PCIE_MTR_EN_MASK 0x00000100u                // CR_CBTOP_PCIE_MTR_EN[8]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_CBTOP_PCIE_MTR_EN_SHFT 8u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_WFMAC_L0S_EN_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_WFMAC_L0S_EN_MASK 0x00000080u                // CR_LP_THROT_WFMAC_L0S_EN[7]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_WFMAC_L0S_EN_SHFT 7u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_WFMAC_L1PM_EN_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_WFMAC_L1PM_EN_MASK 0x00000040u                // CR_LP_THROT_WFMAC_L1PM_EN[6]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_WFMAC_L1PM_EN_SHFT 6u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_AXI_L0S_EN_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_AXI_L0S_EN_MASK 0x00000020u                // CR_LP_THROT_AXI_L0S_EN[5]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_AXI_L0S_EN_SHFT 5u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_AXI_L1PM_EN_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_AXI_L1PM_EN_MASK 0x00000010u                // CR_LP_THROT_AXI_L1PM_EN[4]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_AXI_L1PM_EN_SHFT 4u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_CK_CKEN_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_CK_CKEN_MASK 0x00000002u                // CR_LP_THROT_CK_CKEN[1]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_CK_CKEN_SHFT 1u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_AXIMTR_EN_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_AXIMTR_EN_MASK 0x00000001u                // CR_LP_THROT_AXIMTR_EN[0]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_CTL_CR_LP_THROT_AXIMTR_EN_SHFT 0u

/* =====================================================================================

  ---CBTOP_LP_THROT_AXI_MTR (0x70026000 + 0x504u)---

    AP2CONN_AR_PENDING_COUNTER[3..0] - (RO)  xxx 
    RESERVED4[7..4]              - (RO) Reserved bits
    AP2CONN_Aw_PENDING_COUNTER[11..8] - (RO)  xxx 
    RESERVED12[15..12]           - (RO) Reserved bits
    CONN2AP_AR_PENDING_COUNTER[19..16] - (RO)  xxx 
    RESERVED20[23..20]           - (RO) Reserved bits
    CONN2AP_AW_PENDING_COUNTER[27..24] - (RO)  xxx 
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_CONN2AP_AW_PENDING_COUNTER_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_CONN2AP_AW_PENDING_COUNTER_MASK 0x0F000000u                // CONN2AP_AW_PENDING_COUNTER[27..24]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_CONN2AP_AW_PENDING_COUNTER_SHFT 24u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_CONN2AP_AR_PENDING_COUNTER_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_CONN2AP_AR_PENDING_COUNTER_MASK 0x000F0000u                // CONN2AP_AR_PENDING_COUNTER[19..16]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_CONN2AP_AR_PENDING_COUNTER_SHFT 16u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_AP2CONN_Aw_PENDING_COUNTER_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_AP2CONN_Aw_PENDING_COUNTER_MASK 0x00000F00u                // AP2CONN_Aw_PENDING_COUNTER[11..8]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_AP2CONN_Aw_PENDING_COUNTER_SHFT 8u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_AP2CONN_AR_PENDING_COUNTER_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_AP2CONN_AR_PENDING_COUNTER_MASK 0x0000000Fu                // AP2CONN_AR_PENDING_COUNTER[3..0]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_AXI_MTR_AP2CONN_AR_PENDING_COUNTER_SHFT 0u

/* =====================================================================================

  ---CBTOP_LP_THROT_TIME_TICK_CNT (0x70026000 + 0x508u)---

    CR_LP_THROT_TIME_TICK_CNT[11..0] - (RW)  xxx 
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_LP_THROT_TIME_TICK_CNT_CR_LP_THROT_TIME_TICK_CNT_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_TIME_TICK_CNT_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_TIME_TICK_CNT_CR_LP_THROT_TIME_TICK_CNT_MASK 0x00000FFFu                // CR_LP_THROT_TIME_TICK_CNT[11..0]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_TIME_TICK_CNT_CR_LP_THROT_TIME_TICK_CNT_SHFT 0u

/* =====================================================================================

  ---CBTOP_LP_THROT_STATUS (0x70026000 + 0x50Cu)---

    PEXTP_MAC_DIS_LOWPOWER[1..0] - (RO)  xxx 
    RESERVED2[3..2]              - (RO) Reserved bits
    AP2CONN_AXI_BUSY[4]          - (RO)  xxx 
    CONN2AP_AXI_BUSY[5]          - (RO)  xxx 
    WF_MAC_DIS_LOWPOWER[6]       - (RO)  xxx 
    LP_THROT_ACTIVE[7]           - (RO)  xxx 
    CNT_32K_EN[8]                - (RO)  xxx 
    CNT_32K_CLR[9]               - (RO)  xxx 
    RESERVED10[11..10]           - (RO) Reserved bits
    CNT_CLR_AFIFO_REMPTY[12]     - (RO)  xxx 
    DIS_CLR_AFIFO_WFULL[13]      - (RO)  xxx 
    RESERVED14[15..14]           - (RO) Reserved bits
    PEXTP_MAC_POWER_STATE[22..16] - (RO)  xxx 
    RESERVED23[23]               - (RO) Reserved bits
    PEXTP_MAC_SLEEP[24]          - (RO)  xxx 
    PEXTP_MAC_ACTIVE[25]         - (RO)  xxx 
    RESERVED26[27..26]           - (RO) Reserved bits
    CBTOP_PCIE_NRM_REQ[28]       - (RO)  xxx 
    CBTOP_PCIE_NRM_ACK[29]       - (RO)  xxx 
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CBTOP_PCIE_NRM_ACK_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CBTOP_PCIE_NRM_ACK_MASK 0x20000000u                // CBTOP_PCIE_NRM_ACK[29]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CBTOP_PCIE_NRM_ACK_SHFT 29u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CBTOP_PCIE_NRM_REQ_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CBTOP_PCIE_NRM_REQ_MASK 0x10000000u                // CBTOP_PCIE_NRM_REQ[28]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CBTOP_PCIE_NRM_REQ_SHFT 28u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_PEXTP_MAC_ACTIVE_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_PEXTP_MAC_ACTIVE_MASK 0x02000000u                // PEXTP_MAC_ACTIVE[25]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_PEXTP_MAC_ACTIVE_SHFT 25u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_PEXTP_MAC_SLEEP_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_PEXTP_MAC_SLEEP_MASK 0x01000000u                // PEXTP_MAC_SLEEP[24]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_PEXTP_MAC_SLEEP_SHFT 24u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_PEXTP_MAC_POWER_STATE_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_PEXTP_MAC_POWER_STATE_MASK 0x007F0000u                // PEXTP_MAC_POWER_STATE[22..16]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_PEXTP_MAC_POWER_STATE_SHFT 16u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_DIS_CLR_AFIFO_WFULL_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_DIS_CLR_AFIFO_WFULL_MASK 0x00002000u                // DIS_CLR_AFIFO_WFULL[13]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_DIS_CLR_AFIFO_WFULL_SHFT 13u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CNT_CLR_AFIFO_REMPTY_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CNT_CLR_AFIFO_REMPTY_MASK 0x00001000u                // CNT_CLR_AFIFO_REMPTY[12]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CNT_CLR_AFIFO_REMPTY_SHFT 12u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CNT_32K_CLR_ADDR  CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CNT_32K_CLR_MASK  0x00000200u                // CNT_32K_CLR[9]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CNT_32K_CLR_SHFT  9u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CNT_32K_EN_ADDR   CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CNT_32K_EN_MASK   0x00000100u                // CNT_32K_EN[8]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CNT_32K_EN_SHFT   8u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_LP_THROT_ACTIVE_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_LP_THROT_ACTIVE_MASK 0x00000080u                // LP_THROT_ACTIVE[7]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_LP_THROT_ACTIVE_SHFT 7u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_WF_MAC_DIS_LOWPOWER_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_WF_MAC_DIS_LOWPOWER_MASK 0x00000040u                // WF_MAC_DIS_LOWPOWER[6]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_WF_MAC_DIS_LOWPOWER_SHFT 6u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CONN2AP_AXI_BUSY_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CONN2AP_AXI_BUSY_MASK 0x00000020u                // CONN2AP_AXI_BUSY[5]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_CONN2AP_AXI_BUSY_SHFT 5u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_AP2CONN_AXI_BUSY_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_AP2CONN_AXI_BUSY_MASK 0x00000010u                // AP2CONN_AXI_BUSY[4]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_AP2CONN_AXI_BUSY_SHFT 4u
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_PEXTP_MAC_DIS_LOWPOWER_ADDR CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_PEXTP_MAC_DIS_LOWPOWER_MASK 0x00000003u                // PEXTP_MAC_DIS_LOWPOWER[1..0]
#define CB_INFRA_MISC0_CBTOP_LP_THROT_STATUS_PEXTP_MAC_DIS_LOWPOWER_SHFT 0u

/* =====================================================================================

  ---CBTOP_PCIE_BUS_STATUS_0 (0x70026000 + 0x510u)---

    REQ_AVG_LAT[9..0]            - (RO)  xxx 
    REQ_PEAK_LAT[19..10]         - (RO)  xxx 
    REQ_LAT[29..20]              - (RO) {Recovery, L2, L1.2, L1.1, L1PM }
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_0_REQ_LAT_ADDR    CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_0_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_0_REQ_LAT_MASK    0x3FF00000u                // REQ_LAT[29..20]
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_0_REQ_LAT_SHFT    20u
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_0_REQ_PEAK_LAT_ADDR CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_0_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_0_REQ_PEAK_LAT_MASK 0x000FFC00u                // REQ_PEAK_LAT[19..10]
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_0_REQ_PEAK_LAT_SHFT 10u
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_0_REQ_AVG_LAT_ADDR CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_0_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_0_REQ_AVG_LAT_MASK 0x000003FFu                // REQ_AVG_LAT[9..0]
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_0_REQ_AVG_LAT_SHFT 0u

/* =====================================================================================

  ---CBTOP_PCIE_BUS_STATUS_1 (0x70026000 + 0x514u)---

    ACK_AVG_LAT[9..0]            - (RO)  xxx 
    ACK_PEAK_LAT[19..10]         - (RO)  xxx 
    ACK_LAT[29..20]              - (RO) { L0s, L0 }
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_1_ACK_LAT_ADDR    CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_1_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_1_ACK_LAT_MASK    0x3FF00000u                // ACK_LAT[29..20]
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_1_ACK_LAT_SHFT    20u
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_1_ACK_PEAK_LAT_ADDR CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_1_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_1_ACK_PEAK_LAT_MASK 0x000FFC00u                // ACK_PEAK_LAT[19..10]
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_1_ACK_PEAK_LAT_SHFT 10u
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_1_ACK_AVG_LAT_ADDR CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_1_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_1_ACK_AVG_LAT_MASK 0x000003FFu                // ACK_AVG_LAT[9..0]
#define CB_INFRA_MISC0_CBTOP_PCIE_BUS_STATUS_1_ACK_AVG_LAT_SHFT 0u

/* =====================================================================================

  ---CBTOP_FREQ_METER_DET_CTL (0x70026000 + 0x540u)---

    RESERVED0[2..0]              - (RO) Reserved bits
    DET_EN[3]                    - (RW) detection enable
                                     1'h0: disable
                                     1'h1: enable
    FREQ_METER_CAL_CK_CKEN[4]    - (RW) clock gating of freq meter target clock
    FREQ_METER_CAL_CK_MUX_CKSEL[9..5] - (RW) To select freq meter target clock:
                                     2'b00: hclk_ck
                                     2'b01: osc_ck
                                     2'b10: mcu_cal_ck
    FREQ_METER_RSVD[15..10]      - (RW)  xxx 
    DET_CNT_CYCLE[23..16]        - (RW) reference cycle count  by 32KHz, count range = 1 ~ 254
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_DET_CNT_CYCLE_ADDR CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_DET_CNT_CYCLE_MASK 0x00FF0000u                // DET_CNT_CYCLE[23..16]
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_DET_CNT_CYCLE_SHFT 16u
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_RSVD_ADDR CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_RSVD_MASK 0x0000FC00u                // FREQ_METER_RSVD[15..10]
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_RSVD_SHFT 10u
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_CAL_CK_MUX_CKSEL_ADDR CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_CAL_CK_MUX_CKSEL_MASK 0x000003E0u                // FREQ_METER_CAL_CK_MUX_CKSEL[9..5]
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_CAL_CK_MUX_CKSEL_SHFT 5u
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_CAL_CK_CKEN_ADDR CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_CAL_CK_CKEN_MASK 0x00000010u                // FREQ_METER_CAL_CK_CKEN[4]
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_CAL_CK_CKEN_SHFT 4u
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_DET_EN_ADDR    CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_DET_EN_MASK    0x00000008u                // DET_EN[3]
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_DET_EN_SHFT    3u

/* =====================================================================================

  ---CBTOP_FREQ_METER_STATUS_0 (0x70026000 + 0x548u)---

    DET_CAL_COUNTER[31..0]       - (RO) calculation cycle count  by calculation clock

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_0_DET_CAL_COUNTER_ADDR CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_0_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_0_DET_CAL_COUNTER_MASK 0xFFFFFFFFu                // DET_CAL_COUNTER[31..0]
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_0_DET_CAL_COUNTER_SHFT 0u

/* =====================================================================================

  ---CBTOP_FREQ_METER_STATUS_1 (0x70026000 + 0x54Cu)---

    DET_VLD[0]                   - (RO) calculation clock detection done indicator
                                     1'h0 = detection is not completed
                                     1'h1 = detection is completed
    RESERVED1[7..1]              - (RO) Reserved bits
    DET_DBG[15..8]               - (RO) sw_debug
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_1_DET_DBG_ADDR  CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_1_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_1_DET_DBG_MASK  0x0000FF00u                // DET_DBG[15..8]
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_1_DET_DBG_SHFT  8u
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_1_DET_VLD_ADDR  CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_1_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_1_DET_VLD_MASK  0x00000001u                // DET_VLD[0]
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_1_DET_VLD_SHFT  0u

/* =====================================================================================

  ---CBTOP_DEBUG_SEL (0x70026000 + 0x550u)---

    reg_sel_0[7..0]              - (RW) select different debug port
    reg_sel_1[15..8]             - (RW) select different debug port

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_DEBUG_SEL_reg_sel_1_ADDR          CB_INFRA_MISC0_CBTOP_DEBUG_SEL_ADDR
#define CB_INFRA_MISC0_CBTOP_DEBUG_SEL_reg_sel_1_MASK          0x0000FF00u                // reg_sel_1[15..8]
#define CB_INFRA_MISC0_CBTOP_DEBUG_SEL_reg_sel_1_SHFT          8u
#define CB_INFRA_MISC0_CBTOP_DEBUG_SEL_reg_sel_0_ADDR          CB_INFRA_MISC0_CBTOP_DEBUG_SEL_ADDR
#define CB_INFRA_MISC0_CBTOP_DEBUG_SEL_reg_sel_0_MASK          0x000000FFu                // reg_sel_0[7..0]
#define CB_INFRA_MISC0_CBTOP_DEBUG_SEL_reg_sel_0_SHFT          0u

/* =====================================================================================

  ---CBTOP_PCIE_REMAP_WF (0x70026000 + 0x554u)---

    pcie_remap_wf_rg0[15..0]     - (RW) Remapping register (wf_rg0)
    pcie_remap_wf_rg1[31..16]    - (RW) Remapping register (wf_rg1)

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_pcie_remap_wf_rg1_ADDR CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_pcie_remap_wf_rg1_MASK 0xFFFF0000u                // pcie_remap_wf_rg1[31..16]
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_pcie_remap_wf_rg1_SHFT 16u
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_pcie_remap_wf_rg0_ADDR CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_pcie_remap_wf_rg0_MASK 0x0000FFFFu                // pcie_remap_wf_rg0[15..0]
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_pcie_remap_wf_rg0_SHFT 0u

/* =====================================================================================

  ---CBTOP_PCIE_REMAP_WF_BT (0x70026000 + 0x558u)---

    pcie_remap_wf_rg2[15..0]     - (RW) Remapping register (wf_rg2)
    pcie_remap_bt_rg0[31..16]    - (RW) Remapping register (bt_rg0)

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_pcie_remap_bt_rg0_ADDR CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_pcie_remap_bt_rg0_MASK 0xFFFF0000u                // pcie_remap_bt_rg0[31..16]
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_pcie_remap_bt_rg0_SHFT 16u
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_pcie_remap_wf_rg2_ADDR CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_pcie_remap_wf_rg2_MASK 0x0000FFFFu                // pcie_remap_wf_rg2[15..0]
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_pcie_remap_wf_rg2_SHFT 0u

/* =====================================================================================

  ---CBTOP_PCIE_REMAP_BT (0x70026000 + 0x55Cu)---

    pcie_remap_bt_rg1[15..0]     - (RW) Remapping register (bt_rg1)
    pcie_remap_bt_rg2[31..16]    - (RW) Remapping register (bt_rg2)

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_pcie_remap_bt_rg2_ADDR CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_pcie_remap_bt_rg2_MASK 0xFFFF0000u                // pcie_remap_bt_rg2[31..16]
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_pcie_remap_bt_rg2_SHFT 16u
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_pcie_remap_bt_rg1_ADDR CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_pcie_remap_bt_rg1_MASK 0x0000FFFFu                // pcie_remap_bt_rg1[15..0]
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_pcie_remap_bt_rg1_SHFT 0u

/* =====================================================================================

  ---CBTOP_PCIE_REMAP_WF_2 (0x70026000 + 0x560u)---

    pcie_remap_wf_rg0_2[15..0]   - (RW) Remapping register (wf_rg0)
    pcie_remap_wf_rg1_2[31..16]  - (RW) Remapping register (wf_rg1)

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_2_pcie_remap_wf_rg1_2_ADDR CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_2_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_2_pcie_remap_wf_rg1_2_MASK 0xFFFF0000u                // pcie_remap_wf_rg1_2[31..16]
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_2_pcie_remap_wf_rg1_2_SHFT 16u
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_2_pcie_remap_wf_rg0_2_ADDR CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_2_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_2_pcie_remap_wf_rg0_2_MASK 0x0000FFFFu                // pcie_remap_wf_rg0_2[15..0]
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_2_pcie_remap_wf_rg0_2_SHFT 0u

/* =====================================================================================

  ---CBTOP_PCIE_REMAP_WF_BT_2 (0x70026000 + 0x564u)---

    pcie_remap_wf_rg2_2[15..0]   - (RW) Remapping register (wf_rg2)
    pcie_remap_bt_rg0_2[31..16]  - (RW) Remapping register (bt_rg0)

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_2_pcie_remap_bt_rg0_2_ADDR CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_2_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_2_pcie_remap_bt_rg0_2_MASK 0xFFFF0000u                // pcie_remap_bt_rg0_2[31..16]
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_2_pcie_remap_bt_rg0_2_SHFT 16u
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_2_pcie_remap_wf_rg2_2_ADDR CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_2_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_2_pcie_remap_wf_rg2_2_MASK 0x0000FFFFu                // pcie_remap_wf_rg2_2[15..0]
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_2_pcie_remap_wf_rg2_2_SHFT 0u

/* =====================================================================================

  ---CBTOP_PCIE_REMAP_BT_2 (0x70026000 + 0x568u)---

    pcie_remap_bt_rg1_2[15..0]   - (RW) Remapping register (bt_rg1)
    pcie_remap_bt_rg2_2[31..16]  - (RW) Remapping register (bt_rg2)

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_2_pcie_remap_bt_rg2_2_ADDR CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_2_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_2_pcie_remap_bt_rg2_2_MASK 0xFFFF0000u                // pcie_remap_bt_rg2_2[31..16]
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_2_pcie_remap_bt_rg2_2_SHFT 16u
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_2_pcie_remap_bt_rg1_2_ADDR CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_2_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_2_pcie_remap_bt_rg1_2_MASK 0x0000FFFFu                // pcie_remap_bt_rg1_2[15..0]
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_BT_2_pcie_remap_bt_rg1_2_SHFT 0u

/* =====================================================================================

  ---AP2CONN_GALS_VIO_ADDRESS (0x70026000 + 0X704u)---

    AP2CONN_GALS_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_AP2CONN_GALS_VIO_ADDRESS_AP2CONN_GALS_VIO_ADDR_ADDR CB_INFRA_MISC0_AP2CONN_GALS_VIO_ADDRESS_ADDR
#define CB_INFRA_MISC0_AP2CONN_GALS_VIO_ADDRESS_AP2CONN_GALS_VIO_ADDR_MASK 0xFFFFFFFFu                // AP2CONN_GALS_VIO_ADDR[31..0]
#define CB_INFRA_MISC0_AP2CONN_GALS_VIO_ADDRESS_AP2CONN_GALS_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN2AP_X2H_VIO_ADDRESS (0x70026000 + 0x708u)---

    CONN2AP_X2H_VIO_ADDR[31..0]  - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_CONN2AP_X2H_VIO_ADDRESS_CONN2AP_X2H_VIO_ADDR_ADDR CB_INFRA_MISC0_CONN2AP_X2H_VIO_ADDRESS_ADDR
#define CB_INFRA_MISC0_CONN2AP_X2H_VIO_ADDRESS_CONN2AP_X2H_VIO_ADDR_MASK 0xFFFFFFFFu                // CONN2AP_X2H_VIO_ADDR[31..0]
#define CB_INFRA_MISC0_CONN2AP_X2H_VIO_ADDRESS_CONN2AP_X2H_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---AP2CONN_X2H_VIO_ADDRESS (0x70026000 + 0X70Cu)---

    AP2CONN_X2H_VIO_ADDR[31..0]  - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_AP2CONN_X2H_VIO_ADDRESS_AP2CONN_X2H_VIO_ADDR_ADDR CB_INFRA_MISC0_AP2CONN_X2H_VIO_ADDRESS_ADDR
#define CB_INFRA_MISC0_AP2CONN_X2H_VIO_ADDRESS_AP2CONN_X2H_VIO_ADDR_MASK 0xFFFFFFFFu                // AP2CONN_X2H_VIO_ADDR[31..0]
#define CB_INFRA_MISC0_AP2CONN_X2H_VIO_ADDRESS_AP2CONN_X2H_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---SDIO_CTL2WRAP_AHB_GALS_MST (0x70026000 + 0x800u)---

    cr_sdio_gals_mst_postwrite_dis[0] - (RW)  xxx 
    cr_sdio_gals_mst_protect_en[1] - (RW)  xxx 
    cr_sdio_gals_mst_error_flag_en[2] - (RW)  xxx 
    cr_sdio_gals_mst_rg_monitor_mode[3] - (RW)  xxx 
    cr_sdio_gals_mst_rg_cmd_cnt_clr[4] - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_cr_sdio_gals_mst_rg_cmd_cnt_clr_ADDR CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_ADDR
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_cr_sdio_gals_mst_rg_cmd_cnt_clr_MASK 0x00000010u                // cr_sdio_gals_mst_rg_cmd_cnt_clr[4]
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_cr_sdio_gals_mst_rg_cmd_cnt_clr_SHFT 4u
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_cr_sdio_gals_mst_rg_monitor_mode_ADDR CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_ADDR
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_cr_sdio_gals_mst_rg_monitor_mode_MASK 0x00000008u                // cr_sdio_gals_mst_rg_monitor_mode[3]
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_cr_sdio_gals_mst_rg_monitor_mode_SHFT 3u
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_cr_sdio_gals_mst_error_flag_en_ADDR CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_ADDR
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_cr_sdio_gals_mst_error_flag_en_MASK 0x00000004u                // cr_sdio_gals_mst_error_flag_en[2]
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_cr_sdio_gals_mst_error_flag_en_SHFT 2u
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_cr_sdio_gals_mst_protect_en_ADDR CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_ADDR
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_cr_sdio_gals_mst_protect_en_MASK 0x00000002u                // cr_sdio_gals_mst_protect_en[1]
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_cr_sdio_gals_mst_protect_en_SHFT 1u
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_cr_sdio_gals_mst_postwrite_dis_ADDR CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_ADDR
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_cr_sdio_gals_mst_postwrite_dis_MASK 0x00000001u                // cr_sdio_gals_mst_postwrite_dis[0]
#define CB_INFRA_MISC0_SDIO_CTL2WRAP_AHB_GALS_MST_cr_sdio_gals_mst_postwrite_dis_SHFT 0u

/* =====================================================================================

  ---AP2CONN_AHB_BIST_TX_CTL (0x70026000 + 0xA00u)---

    AP2CONN_AHB_GALS_BIST_TX_BIST_EN[0] - (RW) BIST enable signal of master side partition
    AP2CONN_AHB_GALS_BIST_TX_BIST_DONE[1] - (RO) BIST test finish signal of master side partition
    AP2CONN_AHB_GALS_BIST_TX_BIST_FAIL[2] - (RO) BIST test fail signal of master side partition
    RESERVED3[3]                 - (RO) Reserved bits
    AP2CONN_AHB_GALS_BIST_TX_HADDR_EN[5..4] - (RW) burst initial address enable/disalbe (1'b1: enable / 1'b0: disable)
                                     [1]: initial address pattern 0xFFFFFFC0
                                     [0]: initial address pattern 0x00000000
    AP2CONN_AHB_GALS_BIST_TX_HSIZE_EN[8..6] - (RW) hsize pattern enable/disalbe (1'b1: enable / 1'b0: disable)
                                     [2]: hsize pattern 2'b10 (word)
                                     [1]: hsize pattern 2'b01 (half word)
                                     [0]: hsize pattern 2'b00 (byte)
    AP2CONN_AHB_GALS_BIST_TX_HBURST_EN[12..9] - (RW) hburst pattern enable/disalbe (1'b1: enable / 1'b0: disable)
                                     [3]: hburst pattern 3'b111 (INCR16)
                                     [2]: hburst pattern 3'b101 (INCR8)
                                     [1]: hburst pattern 3'b010 (WRAP4)
                                     [0]: hburst pattern 3'b000 (SINGLE)
    AP2CONN_AHB_GALS_BIST_TX_HPROT_EN[14..13] - (RW) hprot pattern enable/disalbe (1'b1: enable / 1'b0: disable)
                                     [1]: hprot pattern 4'b1111
                                     [0]: hprot pattern 4'b0000
    AP2CONN_AHB_GALS_BIST_TX_DATA_EN[18..15] - (RW) hwdata & hwstrb & hrdata pattern enable/disalbe (1'b1: enable / 1'b0: disable)
                                     [3]: data pattern 0x0/0xffffffff alternates every beat
                                     [2]: data pattern 0x55555555/0xaaaaaaaa alternates every beat
                                     [1]: data pattern 0xffffffff
                                     [0]: data pattern 0x0
                                     hwstrb pattern is same as data pattern except bit width
    AP2CONN_AHB_GALS_BIST_TX_WR_RD_EN[20..19] - (RW) hwrite pattern enable/disalbe (1'b1: enable / 1'b0: disable)
                                     [1]: write pattern enable/disalbe
                                     [0]: read pattern enable/disalbe
    AP2CONN_AHB_GALS_BIST_TX_SIDEBAND_EN[22..21] - (RW) sideband & QOS signal pattern enable/disalbe (1'b1: enable / 1'b0: disable)
                                     [1]: sideband & hsecure_b & QOS pattern all 1 enable/disalbe 
                                     [0]: sideband & hsecure_b & QOS pattern all 0 enable/disalbe
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_SIDEBAND_EN_ADDR CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_SIDEBAND_EN_MASK 0x00600000u                // AP2CONN_AHB_GALS_BIST_TX_SIDEBAND_EN[22..21]
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_SIDEBAND_EN_SHFT 21u
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_WR_RD_EN_ADDR CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_WR_RD_EN_MASK 0x00180000u                // AP2CONN_AHB_GALS_BIST_TX_WR_RD_EN[20..19]
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_WR_RD_EN_SHFT 19u
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_DATA_EN_ADDR CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_DATA_EN_MASK 0x00078000u                // AP2CONN_AHB_GALS_BIST_TX_DATA_EN[18..15]
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_DATA_EN_SHFT 15u
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_HPROT_EN_ADDR CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_HPROT_EN_MASK 0x00006000u                // AP2CONN_AHB_GALS_BIST_TX_HPROT_EN[14..13]
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_HPROT_EN_SHFT 13u
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_HBURST_EN_ADDR CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_HBURST_EN_MASK 0x00001E00u                // AP2CONN_AHB_GALS_BIST_TX_HBURST_EN[12..9]
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_HBURST_EN_SHFT 9u
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_HSIZE_EN_ADDR CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_HSIZE_EN_MASK 0x000001C0u                // AP2CONN_AHB_GALS_BIST_TX_HSIZE_EN[8..6]
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_HSIZE_EN_SHFT 6u
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_HADDR_EN_ADDR CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_HADDR_EN_MASK 0x00000030u                // AP2CONN_AHB_GALS_BIST_TX_HADDR_EN[5..4]
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_HADDR_EN_SHFT 4u
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_BIST_FAIL_ADDR CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_BIST_FAIL_MASK 0x00000004u                // AP2CONN_AHB_GALS_BIST_TX_BIST_FAIL[2]
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_BIST_FAIL_SHFT 2u
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_BIST_DONE_ADDR CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_BIST_DONE_MASK 0x00000002u                // AP2CONN_AHB_GALS_BIST_TX_BIST_DONE[1]
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_BIST_DONE_SHFT 1u
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_BIST_EN_ADDR CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_ADDR
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_BIST_EN_MASK 0x00000001u                // AP2CONN_AHB_GALS_BIST_TX_BIST_EN[0]
#define CB_INFRA_MISC0_AP2CONN_AHB_BIST_TX_CTL_AP2CONN_AHB_GALS_BIST_TX_BIST_EN_SHFT 0u

/* =====================================================================================

  ---CBIP_BIST_IDLE (0x70026000 + 0xA04u)---

    AP2CONN_AHB_GALS_BIST_TX_IDLE[0] - (RO)  xxx 
    CONN2AP_AXI_GALS_BIST_RX_IDLE[1] - (RO)  xxx 
    WFDMA2AP_AXI_GALS_BIST_RX_IDLE[2] - (RO)  xxx 
    WFDMA1_2AP_AXI_GALS_BIST_RX_IDLE[3] - (RO)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_CBIP_BIST_IDLE_WFDMA1_2AP_AXI_GALS_BIST_RX_IDLE_ADDR CB_INFRA_MISC0_CBIP_BIST_IDLE_ADDR
#define CB_INFRA_MISC0_CBIP_BIST_IDLE_WFDMA1_2AP_AXI_GALS_BIST_RX_IDLE_MASK 0x00000008u                // WFDMA1_2AP_AXI_GALS_BIST_RX_IDLE[3]
#define CB_INFRA_MISC0_CBIP_BIST_IDLE_WFDMA1_2AP_AXI_GALS_BIST_RX_IDLE_SHFT 3u
#define CB_INFRA_MISC0_CBIP_BIST_IDLE_WFDMA2AP_AXI_GALS_BIST_RX_IDLE_ADDR CB_INFRA_MISC0_CBIP_BIST_IDLE_ADDR
#define CB_INFRA_MISC0_CBIP_BIST_IDLE_WFDMA2AP_AXI_GALS_BIST_RX_IDLE_MASK 0x00000004u                // WFDMA2AP_AXI_GALS_BIST_RX_IDLE[2]
#define CB_INFRA_MISC0_CBIP_BIST_IDLE_WFDMA2AP_AXI_GALS_BIST_RX_IDLE_SHFT 2u
#define CB_INFRA_MISC0_CBIP_BIST_IDLE_CONN2AP_AXI_GALS_BIST_RX_IDLE_ADDR CB_INFRA_MISC0_CBIP_BIST_IDLE_ADDR
#define CB_INFRA_MISC0_CBIP_BIST_IDLE_CONN2AP_AXI_GALS_BIST_RX_IDLE_MASK 0x00000002u                // CONN2AP_AXI_GALS_BIST_RX_IDLE[1]
#define CB_INFRA_MISC0_CBIP_BIST_IDLE_CONN2AP_AXI_GALS_BIST_RX_IDLE_SHFT 1u
#define CB_INFRA_MISC0_CBIP_BIST_IDLE_AP2CONN_AHB_GALS_BIST_TX_IDLE_ADDR CB_INFRA_MISC0_CBIP_BIST_IDLE_ADDR
#define CB_INFRA_MISC0_CBIP_BIST_IDLE_AP2CONN_AHB_GALS_BIST_TX_IDLE_MASK 0x00000001u                // AP2CONN_AHB_GALS_BIST_TX_IDLE[0]
#define CB_INFRA_MISC0_CBIP_BIST_IDLE_AP2CONN_AHB_GALS_BIST_TX_IDLE_SHFT 0u

/* =====================================================================================

  ---CBTOP_GALS_BIST_SW_RST_B (0x70026000 + 0xA08u)---

    CBTOP_GALS_BIST_SW_RST_B[0]  - (WO) sw reset for gals bist
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_GALS_BIST_SW_RST_B_CBTOP_GALS_BIST_SW_RST_B_ADDR CB_INFRA_MISC0_CBTOP_GALS_BIST_SW_RST_B_ADDR
#define CB_INFRA_MISC0_CBTOP_GALS_BIST_SW_RST_B_CBTOP_GALS_BIST_SW_RST_B_MASK 0x00000001u                // CBTOP_GALS_BIST_SW_RST_B[0]
#define CB_INFRA_MISC0_CBTOP_GALS_BIST_SW_RST_B_CBTOP_GALS_BIST_SW_RST_B_SHFT 0u

/* =====================================================================================

  ---CBTOP_LP_MONITOR_EN (0x70026000 + 0xA0Cu)---

    CR_LOW_POWER_EN[0]           - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_EN_CR_LOW_POWER_EN_ADDR CB_INFRA_MISC0_CBTOP_LP_MONITOR_EN_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_EN_CR_LOW_POWER_EN_MASK 0x00000001u                // CR_LOW_POWER_EN[0]
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_EN_CR_LOW_POWER_EN_SHFT 0u

/* =====================================================================================

  ---CBTOP_LP_MONITOR_0 (0x70026000 + 0xA10u)---

    low_power_monitor_0[31..0]   - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_0_low_power_monitor_0_ADDR CB_INFRA_MISC0_CBTOP_LP_MONITOR_0_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_0_low_power_monitor_0_MASK 0xFFFFFFFFu                // low_power_monitor_0[31..0]
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_0_low_power_monitor_0_SHFT 0u

/* =====================================================================================

  ---CBTOP_LP_MONITOR_1 (0x70026000 + 0xA14u)---

    low_power_monitor_1[31..0]   - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_1_low_power_monitor_1_ADDR CB_INFRA_MISC0_CBTOP_LP_MONITOR_1_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_1_low_power_monitor_1_MASK 0xFFFFFFFFu                // low_power_monitor_1[31..0]
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_1_low_power_monitor_1_SHFT 0u

/* =====================================================================================

  ---CBTOP_LP_MONITOR_2 (0x70026000 + 0xA18u)---

    low_power_monitor_2[31..0]   - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_2_low_power_monitor_2_ADDR CB_INFRA_MISC0_CBTOP_LP_MONITOR_2_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_2_low_power_monitor_2_MASK 0xFFFFFFFFu                // low_power_monitor_2[31..0]
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_2_low_power_monitor_2_SHFT 0u

/* =====================================================================================

  ---DCM_IDLE_CONTROL (0x70026000 + 0xA1Cu)---

    cr_uhw_early_wakeup[0]       - (RW)  xxx 
    cr_udma_early_wakeup[1]      - (RW)  xxx 
    cr_pcie_mmio_early_wakeup[2] - (RW)  xxx 
    cr_cmdbt_early_wakeup[3]     - (RW)  xxx 
    cr_conn2ap_early_wakeup[4]   - (RW)  xxx 
    cr_dma2ap_early_wakeup[5]    - (RW)  xxx 
    cr_pcie_2_mmio_early_wakeup[6] - (RW)  xxx 
    cr_dma2ap1_early_wakeup[7]   - (RW)  xxx 
    cr_ap2conn_GALS_bridge_async_idle_m[8] - (RW)  xxx 
    cr_ap2conn_GALS_bridge_sync_idle_m[9] - (RW)  xxx 
    cr_WF2AP_0_early_wakeup[10]  - (RW)  xxx 
    cr_BT2AP_0_early_wakeup[11]  - (RW)  xxx 
    cr_cb_dma_axi_early_wakeup[12] - (RW)  xxx 
    cr_cb_dma_axi_1_early_wakeup[13] - (RW)  xxx 
    cr_cb_infra_mbu_early_wakeup[14] - (RW)  xxx 
    cr_cb_infra_mbu_MEM_early_wakeup[15] - (RW)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_cb_infra_mbu_MEM_early_wakeup_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_cb_infra_mbu_MEM_early_wakeup_MASK 0x00008000u                // cr_cb_infra_mbu_MEM_early_wakeup[15]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_cb_infra_mbu_MEM_early_wakeup_SHFT 15u
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_cb_infra_mbu_early_wakeup_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_cb_infra_mbu_early_wakeup_MASK 0x00004000u                // cr_cb_infra_mbu_early_wakeup[14]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_cb_infra_mbu_early_wakeup_SHFT 14u
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_cb_dma_axi_1_early_wakeup_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_cb_dma_axi_1_early_wakeup_MASK 0x00002000u                // cr_cb_dma_axi_1_early_wakeup[13]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_cb_dma_axi_1_early_wakeup_SHFT 13u
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_cb_dma_axi_early_wakeup_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_cb_dma_axi_early_wakeup_MASK 0x00001000u                // cr_cb_dma_axi_early_wakeup[12]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_cb_dma_axi_early_wakeup_SHFT 12u
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_BT2AP_0_early_wakeup_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_BT2AP_0_early_wakeup_MASK 0x00000800u                // cr_BT2AP_0_early_wakeup[11]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_BT2AP_0_early_wakeup_SHFT 11u
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_WF2AP_0_early_wakeup_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_WF2AP_0_early_wakeup_MASK 0x00000400u                // cr_WF2AP_0_early_wakeup[10]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_WF2AP_0_early_wakeup_SHFT 10u
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_ap2conn_GALS_bridge_sync_idle_m_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_ap2conn_GALS_bridge_sync_idle_m_MASK 0x00000200u                // cr_ap2conn_GALS_bridge_sync_idle_m[9]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_ap2conn_GALS_bridge_sync_idle_m_SHFT 9u
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_ap2conn_GALS_bridge_async_idle_m_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_ap2conn_GALS_bridge_async_idle_m_MASK 0x00000100u                // cr_ap2conn_GALS_bridge_async_idle_m[8]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_ap2conn_GALS_bridge_async_idle_m_SHFT 8u
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_dma2ap1_early_wakeup_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_dma2ap1_early_wakeup_MASK 0x00000080u                // cr_dma2ap1_early_wakeup[7]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_dma2ap1_early_wakeup_SHFT 7u
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_pcie_2_mmio_early_wakeup_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_pcie_2_mmio_early_wakeup_MASK 0x00000040u                // cr_pcie_2_mmio_early_wakeup[6]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_pcie_2_mmio_early_wakeup_SHFT 6u
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_dma2ap_early_wakeup_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_dma2ap_early_wakeup_MASK 0x00000020u                // cr_dma2ap_early_wakeup[5]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_dma2ap_early_wakeup_SHFT 5u
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_conn2ap_early_wakeup_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_conn2ap_early_wakeup_MASK 0x00000010u                // cr_conn2ap_early_wakeup[4]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_conn2ap_early_wakeup_SHFT 4u
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_cmdbt_early_wakeup_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_cmdbt_early_wakeup_MASK 0x00000008u                // cr_cmdbt_early_wakeup[3]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_cmdbt_early_wakeup_SHFT 3u
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_pcie_mmio_early_wakeup_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_pcie_mmio_early_wakeup_MASK 0x00000004u                // cr_pcie_mmio_early_wakeup[2]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_pcie_mmio_early_wakeup_SHFT 2u
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_udma_early_wakeup_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_udma_early_wakeup_MASK 0x00000002u                // cr_udma_early_wakeup[1]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_udma_early_wakeup_SHFT 1u
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_uhw_early_wakeup_ADDR CB_INFRA_MISC0_DCM_IDLE_CONTROL_ADDR
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_uhw_early_wakeup_MASK 0x00000001u                // cr_uhw_early_wakeup[0]
#define CB_INFRA_MISC0_DCM_IDLE_CONTROL_cr_uhw_early_wakeup_SHFT 0u

/* =====================================================================================

  ---JTAG_SEJ_STATUS (0x70026000 + 0xA20u)---

    mp_niden[0]                  - (RO)  xxx 
    mp_dbgen[1]                  - (RO)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_JTAG_SEJ_STATUS_mp_dbgen_ADDR           CB_INFRA_MISC0_JTAG_SEJ_STATUS_ADDR
#define CB_INFRA_MISC0_JTAG_SEJ_STATUS_mp_dbgen_MASK           0x00000002u                // mp_dbgen[1]
#define CB_INFRA_MISC0_JTAG_SEJ_STATUS_mp_dbgen_SHFT           1u
#define CB_INFRA_MISC0_JTAG_SEJ_STATUS_mp_niden_ADDR           CB_INFRA_MISC0_JTAG_SEJ_STATUS_ADDR
#define CB_INFRA_MISC0_JTAG_SEJ_STATUS_mp_niden_MASK           0x00000001u                // mp_niden[0]
#define CB_INFRA_MISC0_JTAG_SEJ_STATUS_mp_niden_SHFT           0u

/* =====================================================================================

  ---CBTOP_LP_MONITOR_3 (0x70026000 + 0xA24u)---

    low_power_monitor_3[31..0]   - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_3_low_power_monitor_3_ADDR CB_INFRA_MISC0_CBTOP_LP_MONITOR_3_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_3_low_power_monitor_3_MASK 0xFFFFFFFFu                // low_power_monitor_3[31..0]
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_3_low_power_monitor_3_SHFT 0u

/* =====================================================================================

  ---CBTOP_LP_MONITOR_4 (0x70026000 + 0xA28u)---

    low_power_monitor_4[31..0]   - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_4_low_power_monitor_4_ADDR CB_INFRA_MISC0_CBTOP_LP_MONITOR_4_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_4_low_power_monitor_4_MASK 0xFFFFFFFFu                // low_power_monitor_4[31..0]
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_4_low_power_monitor_4_SHFT 0u

/* =====================================================================================

  ---CBTOP_LP_MONITOR_CNT (0x70026000 + 0xA2Cu)---

    low_power_monitor_CNT[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_CNT_low_power_monitor_CNT_ADDR CB_INFRA_MISC0_CBTOP_LP_MONITOR_CNT_ADDR
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_CNT_low_power_monitor_CNT_MASK 0xFFFFFFFFu                // low_power_monitor_CNT[31..0]
#define CB_INFRA_MISC0_CBTOP_LP_MONITOR_CNT_low_power_monitor_CNT_SHFT 0u

/* =====================================================================================

  ---SLPPROT_TIMEOUT_VALUE (0x70026000 + 0xA50u)---

    cr_slpprot_timeout_value[15..0] - (RW)  xxx 
    cr_slp_prot_en[16]           - (RW)  xxx 
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_VALUE_cr_slp_prot_en_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_VALUE_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_VALUE_cr_slp_prot_en_MASK 0x00010000u                // cr_slp_prot_en[16]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_VALUE_cr_slp_prot_en_SHFT 16u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_VALUE_cr_slpprot_timeout_value_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_VALUE_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_VALUE_cr_slpprot_timeout_value_MASK 0x0000FFFFu                // cr_slpprot_timeout_value[15..0]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_VALUE_cr_slpprot_timeout_value_SHFT 0u

/* =====================================================================================

  ---SLPPROT_TIMEOUT_CLR (0x70026000 + 0xA54u)---

    cr_timeout_clr[31..0]        - (RW) slpprot clr bit follow the sleep protection number in bus architecture

 =====================================================================================*/
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_CLR_cr_timeout_clr_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_CLR_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_CLR_cr_timeout_clr_MASK 0xFFFFFFFFu                // cr_timeout_clr[31..0]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_CLR_cr_timeout_clr_SHFT 0u

/* =====================================================================================

  ---SLPPROT_TIMEOUT_STATUS (0x70026000 + 0xA58u)---

    cr_timeout_evt_mmio_slp_protect[0] - (RO)  xxx 
    cr_timeout_evt_mmio_2_slp_protect[1] - (RO)  xxx 
    cr_timeout_evt_uhw_slpprot[2] - (RO)  xxx 
    cr_timeout_evt_shw_slpprot[3] - (RO)  xxx 
    cr_timeout_evt_udma_top_slpprot[4] - (RO)  xxx 
    cr_timeout_evt_sdio_wrap_slpprot[5] - (RO)  xxx 
    cr_timeout_evt_ap2conn_gals_mst_slpprot[6] - (RO)  xxx 
    cr_timeout_evt_ap2conn_gals_slv_slpprot[7] - (RO)  xxx 
    cr_timeout_evt_conn2ap_gals_mst_slpprot[8] - (RO)  xxx 
    cr_timeout_evt_conn2ap_gals_slv_slpprot[9] - (RO)  xxx 
    cr_timeout_evt_dma2ap_0_gals_mst_slpprot[10] - (RO)  xxx 
    cr_timeout_evt_dma2ap_0_gals_slv_slpprot[11] - (RO)  xxx 
    cr_timeout_evt_dma2ap_1_gals_mst_slpprot[12] - (RO)  xxx 
    cr_timeout_evt_dma2ap_1_gals_slv_slpprot[13] - (RO)  xxx 
    cr_timeout_evt_pcie_mac_top_0_slv_slpprot[14] - (RO)  xxx 
    cr_timeout_evt_udma_top_slv_slpprot[15] - (RO)  xxx 
    cr_timeout_evt_sdio_wrap_slv_slpprot[16] - (RO)  xxx 
    cr_timeout_evt_axi2ahb_slpprot[17] - (RO)  xxx 
    cr_timeout_evt_ahb_on2off_slpprot[18] - (RO)  xxx 
    cr_timeout_evt_bt2ap_gals_mst_slpprot[19] - (RO)  xxx 
    cr_timeout_evt_bt2ap_gals_slv_slpprot[20] - (RO)  xxx 
    cr_timeout_evt_met_ram_slpprot[21] - (RO)  xxx 
    cr_timeout_evt_debug_ctrl_ao_slpprot[22] - (RO)  xxx 
    cr_timeout_evt_bcrm_dma_on_slpprot[23] - (RO)  xxx 
    cr_timeout_evt_cb_infra_met_apb_slpprot[24] - (RO)  xxx 
    cr_timeout_evt_cb_infra_met_on_apb_slpprot[25] - (RO)  xxx 
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_cb_infra_met_on_apb_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_cb_infra_met_on_apb_slpprot_MASK 0x02000000u                // cr_timeout_evt_cb_infra_met_on_apb_slpprot[25]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_cb_infra_met_on_apb_slpprot_SHFT 25u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_cb_infra_met_apb_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_cb_infra_met_apb_slpprot_MASK 0x01000000u                // cr_timeout_evt_cb_infra_met_apb_slpprot[24]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_cb_infra_met_apb_slpprot_SHFT 24u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_bcrm_dma_on_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_bcrm_dma_on_slpprot_MASK 0x00800000u                // cr_timeout_evt_bcrm_dma_on_slpprot[23]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_bcrm_dma_on_slpprot_SHFT 23u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_debug_ctrl_ao_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_debug_ctrl_ao_slpprot_MASK 0x00400000u                // cr_timeout_evt_debug_ctrl_ao_slpprot[22]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_debug_ctrl_ao_slpprot_SHFT 22u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_met_ram_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_met_ram_slpprot_MASK 0x00200000u                // cr_timeout_evt_met_ram_slpprot[21]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_met_ram_slpprot_SHFT 21u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_bt2ap_gals_slv_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_bt2ap_gals_slv_slpprot_MASK 0x00100000u                // cr_timeout_evt_bt2ap_gals_slv_slpprot[20]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_bt2ap_gals_slv_slpprot_SHFT 20u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_bt2ap_gals_mst_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_bt2ap_gals_mst_slpprot_MASK 0x00080000u                // cr_timeout_evt_bt2ap_gals_mst_slpprot[19]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_bt2ap_gals_mst_slpprot_SHFT 19u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_ahb_on2off_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_ahb_on2off_slpprot_MASK 0x00040000u                // cr_timeout_evt_ahb_on2off_slpprot[18]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_ahb_on2off_slpprot_SHFT 18u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_axi2ahb_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_axi2ahb_slpprot_MASK 0x00020000u                // cr_timeout_evt_axi2ahb_slpprot[17]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_axi2ahb_slpprot_SHFT 17u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_sdio_wrap_slv_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_sdio_wrap_slv_slpprot_MASK 0x00010000u                // cr_timeout_evt_sdio_wrap_slv_slpprot[16]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_sdio_wrap_slv_slpprot_SHFT 16u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_udma_top_slv_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_udma_top_slv_slpprot_MASK 0x00008000u                // cr_timeout_evt_udma_top_slv_slpprot[15]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_udma_top_slv_slpprot_SHFT 15u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_pcie_mac_top_0_slv_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_pcie_mac_top_0_slv_slpprot_MASK 0x00004000u                // cr_timeout_evt_pcie_mac_top_0_slv_slpprot[14]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_pcie_mac_top_0_slv_slpprot_SHFT 14u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_dma2ap_1_gals_slv_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_dma2ap_1_gals_slv_slpprot_MASK 0x00002000u                // cr_timeout_evt_dma2ap_1_gals_slv_slpprot[13]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_dma2ap_1_gals_slv_slpprot_SHFT 13u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_dma2ap_1_gals_mst_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_dma2ap_1_gals_mst_slpprot_MASK 0x00001000u                // cr_timeout_evt_dma2ap_1_gals_mst_slpprot[12]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_dma2ap_1_gals_mst_slpprot_SHFT 12u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_dma2ap_0_gals_slv_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_dma2ap_0_gals_slv_slpprot_MASK 0x00000800u                // cr_timeout_evt_dma2ap_0_gals_slv_slpprot[11]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_dma2ap_0_gals_slv_slpprot_SHFT 11u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_dma2ap_0_gals_mst_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_dma2ap_0_gals_mst_slpprot_MASK 0x00000400u                // cr_timeout_evt_dma2ap_0_gals_mst_slpprot[10]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_dma2ap_0_gals_mst_slpprot_SHFT 10u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_conn2ap_gals_slv_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_conn2ap_gals_slv_slpprot_MASK 0x00000200u                // cr_timeout_evt_conn2ap_gals_slv_slpprot[9]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_conn2ap_gals_slv_slpprot_SHFT 9u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_conn2ap_gals_mst_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_conn2ap_gals_mst_slpprot_MASK 0x00000100u                // cr_timeout_evt_conn2ap_gals_mst_slpprot[8]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_conn2ap_gals_mst_slpprot_SHFT 8u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_ap2conn_gals_slv_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_ap2conn_gals_slv_slpprot_MASK 0x00000080u                // cr_timeout_evt_ap2conn_gals_slv_slpprot[7]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_ap2conn_gals_slv_slpprot_SHFT 7u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_ap2conn_gals_mst_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_ap2conn_gals_mst_slpprot_MASK 0x00000040u                // cr_timeout_evt_ap2conn_gals_mst_slpprot[6]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_ap2conn_gals_mst_slpprot_SHFT 6u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_sdio_wrap_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_sdio_wrap_slpprot_MASK 0x00000020u                // cr_timeout_evt_sdio_wrap_slpprot[5]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_sdio_wrap_slpprot_SHFT 5u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_udma_top_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_udma_top_slpprot_MASK 0x00000010u                // cr_timeout_evt_udma_top_slpprot[4]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_udma_top_slpprot_SHFT 4u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_shw_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_shw_slpprot_MASK 0x00000008u                // cr_timeout_evt_shw_slpprot[3]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_shw_slpprot_SHFT 3u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_uhw_slpprot_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_uhw_slpprot_MASK 0x00000004u                // cr_timeout_evt_uhw_slpprot[2]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_uhw_slpprot_SHFT 2u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_mmio_2_slp_protect_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_mmio_2_slp_protect_MASK 0x00000002u                // cr_timeout_evt_mmio_2_slp_protect[1]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_mmio_2_slp_protect_SHFT 1u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_mmio_slp_protect_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_mmio_slp_protect_MASK 0x00000001u                // cr_timeout_evt_mmio_slp_protect[0]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_STATUS_cr_timeout_evt_mmio_slp_protect_SHFT 0u

/* =====================================================================================

  ---SLPPROT_TIMEOUT_INT_ENABLE (0x70026000 + 0xA5Cu)---

    cr_slp_prot_int_en[31..0]    - (RW) slpprot enable interrupt to MCU bit follow the sleep protection number in bus architecture

 =====================================================================================*/
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_INT_ENABLE_cr_slp_prot_int_en_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_INT_ENABLE_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_INT_ENABLE_cr_slp_prot_int_en_MASK 0xFFFFFFFFu                // cr_slp_prot_int_en[31..0]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_INT_ENABLE_cr_slp_prot_int_en_SHFT 0u

/* =====================================================================================

  ---SLPPROT_TIMEOUT_RST_ENABLE (0x70026000 + 0xA60u)---

    cr_slp_prot_rst_en[31..0]    - (RW) slpprot enable L0 rst bit follow the sleep protection number in bus architecture

 =====================================================================================*/
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_RST_ENABLE_cr_slp_prot_rst_en_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_RST_ENABLE_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_RST_ENABLE_cr_slp_prot_rst_en_MASK 0xFFFFFFFFu                // cr_slp_prot_rst_en[31..0]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_RST_ENABLE_cr_slp_prot_rst_en_SHFT 0u

/* =====================================================================================

  ---bus_timeout_error_haddr (0x70026000 + 0xA64u)---

    cr_backup_haddr[31..0]       - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_MISC0_bus_timeout_error_haddr_cr_backup_haddr_ADDR CB_INFRA_MISC0_bus_timeout_error_haddr_ADDR
#define CB_INFRA_MISC0_bus_timeout_error_haddr_cr_backup_haddr_MASK 0xFFFFFFFFu                // cr_backup_haddr[31..0]
#define CB_INFRA_MISC0_bus_timeout_error_haddr_cr_backup_haddr_SHFT 0u

/* =====================================================================================

  ---bus_timeout_error_backup2 (0x70026000 + 0xA68u)---

    cr_backup_hwrite[0]          - (RO)  xxx 
    cr_cb_infra_bus_timeout_evt[1] - (RO)  xxx 
    cb_infra_off_timeout_int[2]  - (RO)  xxx 
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_bus_timeout_error_backup2_cb_infra_off_timeout_int_ADDR CB_INFRA_MISC0_bus_timeout_error_backup2_ADDR
#define CB_INFRA_MISC0_bus_timeout_error_backup2_cb_infra_off_timeout_int_MASK 0x00000004u                // cb_infra_off_timeout_int[2]
#define CB_INFRA_MISC0_bus_timeout_error_backup2_cb_infra_off_timeout_int_SHFT 2u
#define CB_INFRA_MISC0_bus_timeout_error_backup2_cr_cb_infra_bus_timeout_evt_ADDR CB_INFRA_MISC0_bus_timeout_error_backup2_ADDR
#define CB_INFRA_MISC0_bus_timeout_error_backup2_cr_cb_infra_bus_timeout_evt_MASK 0x00000002u                // cr_cb_infra_bus_timeout_evt[1]
#define CB_INFRA_MISC0_bus_timeout_error_backup2_cr_cb_infra_bus_timeout_evt_SHFT 1u
#define CB_INFRA_MISC0_bus_timeout_error_backup2_cr_backup_hwrite_ADDR CB_INFRA_MISC0_bus_timeout_error_backup2_ADDR
#define CB_INFRA_MISC0_bus_timeout_error_backup2_cr_backup_hwrite_MASK 0x00000001u                // cr_backup_hwrite[0]
#define CB_INFRA_MISC0_bus_timeout_error_backup2_cr_backup_hwrite_SHFT 0u

/* =====================================================================================

  ---BUS_OFF_TIMEOUT_SET (0x70026000 + 0xA6cu)---

    cr_bus_off_timeout_clr[0]    - (RW)  xxx 
    cr_bus_off_timeout_en[2..1]  - (RW) bit 0 for irq, bit 1 for rst
    cr_bus_off_timeout2node_en[3] - (RW)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_BUS_OFF_TIMEOUT_SET_cr_bus_off_timeout2node_en_ADDR CB_INFRA_MISC0_BUS_OFF_TIMEOUT_SET_ADDR
#define CB_INFRA_MISC0_BUS_OFF_TIMEOUT_SET_cr_bus_off_timeout2node_en_MASK 0x00000008u                // cr_bus_off_timeout2node_en[3]
#define CB_INFRA_MISC0_BUS_OFF_TIMEOUT_SET_cr_bus_off_timeout2node_en_SHFT 3u
#define CB_INFRA_MISC0_BUS_OFF_TIMEOUT_SET_cr_bus_off_timeout_en_ADDR CB_INFRA_MISC0_BUS_OFF_TIMEOUT_SET_ADDR
#define CB_INFRA_MISC0_BUS_OFF_TIMEOUT_SET_cr_bus_off_timeout_en_MASK 0x00000006u                // cr_bus_off_timeout_en[2..1]
#define CB_INFRA_MISC0_BUS_OFF_TIMEOUT_SET_cr_bus_off_timeout_en_SHFT 1u
#define CB_INFRA_MISC0_BUS_OFF_TIMEOUT_SET_cr_bus_off_timeout_clr_ADDR CB_INFRA_MISC0_BUS_OFF_TIMEOUT_SET_ADDR
#define CB_INFRA_MISC0_BUS_OFF_TIMEOUT_SET_cr_bus_off_timeout_clr_MASK 0x00000001u                // cr_bus_off_timeout_clr[0]
#define CB_INFRA_MISC0_BUS_OFF_TIMEOUT_SET_cr_bus_off_timeout_clr_SHFT 0u

/* =====================================================================================

  ---SLPPROT_TIMEOUT_DVT (0x70026000 + 0xA70u)---

    cr_slpprot_sdio_mask_rdy[0]  - (RW)  xxx 
    cr_slpprot_shw_mask_rdy[1]   - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_DVT_cr_slpprot_shw_mask_rdy_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_DVT_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_DVT_cr_slpprot_shw_mask_rdy_MASK 0x00000002u                // cr_slpprot_shw_mask_rdy[1]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_DVT_cr_slpprot_shw_mask_rdy_SHFT 1u
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_DVT_cr_slpprot_sdio_mask_rdy_ADDR CB_INFRA_MISC0_SLPPROT_TIMEOUT_DVT_ADDR
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_DVT_cr_slpprot_sdio_mask_rdy_MASK 0x00000001u                // cr_slpprot_sdio_mask_rdy[0]
#define CB_INFRA_MISC0_SLPPROT_TIMEOUT_DVT_cr_slpprot_sdio_mask_rdy_SHFT 0u

/* =====================================================================================

  ---PCIE_DIS_LP_PROC (0x70026000 + 0xB00u)---

    pcie_dis_lp_proc_en[0]       - (RW)  xxx 
    pcie_dis_lp_proc_rst[1]      - (RW)  xxx 
    force_pcie_dis_lp[5..2]      - (RW)  xxx 
    force_pcie_dis_lp_en[6]      - (RW)  xxx 
    RESERVED7[31..7]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_MISC0_PCIE_DIS_LP_PROC_force_pcie_dis_lp_en_ADDR CB_INFRA_MISC0_PCIE_DIS_LP_PROC_ADDR
#define CB_INFRA_MISC0_PCIE_DIS_LP_PROC_force_pcie_dis_lp_en_MASK 0x00000040u                // force_pcie_dis_lp_en[6]
#define CB_INFRA_MISC0_PCIE_DIS_LP_PROC_force_pcie_dis_lp_en_SHFT 6u
#define CB_INFRA_MISC0_PCIE_DIS_LP_PROC_force_pcie_dis_lp_ADDR CB_INFRA_MISC0_PCIE_DIS_LP_PROC_ADDR
#define CB_INFRA_MISC0_PCIE_DIS_LP_PROC_force_pcie_dis_lp_MASK 0x0000003Cu                // force_pcie_dis_lp[5..2]
#define CB_INFRA_MISC0_PCIE_DIS_LP_PROC_force_pcie_dis_lp_SHFT 2u
#define CB_INFRA_MISC0_PCIE_DIS_LP_PROC_pcie_dis_lp_proc_rst_ADDR CB_INFRA_MISC0_PCIE_DIS_LP_PROC_ADDR
#define CB_INFRA_MISC0_PCIE_DIS_LP_PROC_pcie_dis_lp_proc_rst_MASK 0x00000002u                // pcie_dis_lp_proc_rst[1]
#define CB_INFRA_MISC0_PCIE_DIS_LP_PROC_pcie_dis_lp_proc_rst_SHFT 1u
#define CB_INFRA_MISC0_PCIE_DIS_LP_PROC_pcie_dis_lp_proc_en_ADDR CB_INFRA_MISC0_PCIE_DIS_LP_PROC_ADDR
#define CB_INFRA_MISC0_PCIE_DIS_LP_PROC_pcie_dis_lp_proc_en_MASK 0x00000001u                // pcie_dis_lp_proc_en[0]
#define CB_INFRA_MISC0_PCIE_DIS_LP_PROC_pcie_dis_lp_proc_en_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __CB_INFRA_MISC0_REGS_H__
