#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000025dfc3e34b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000025dfc3e5120 .scope module, "Top_tb" "Top_tb" 3 3;
 .timescale -9 -12;
v0000025dfc44c9c0_0 .var "clk", 0 0;
v0000025dfc44d8c0_0 .net "func_done", 0 0, v0000025dfc44dfa0_0;  1 drivers
v0000025dfc44da00_0 .net "overflow", 0 0, v0000025dfc44d140_0;  1 drivers
v0000025dfc44c420_0 .var "rst_n", 0 0;
v0000025dfc44d500_0 .var "start_func", 0 0;
v0000025dfc44c880_0 .var/s "x_input", 31 0;
v0000025dfc44daa0_0 .var/s "x_input_buffer", 31 0;
v0000025dfc44c4c0_0 .net "y_output", 127 0, v0000025dfc44c380_0;  1 drivers
S_0000025dfc3e4c40 .scope begin, "$unm_blk_20" "$unm_blk_20" 3 33, 3 33 0, S_0000025dfc3e5120;
 .timescale -9 -12;
v0000025dfc3df720_0 .var/i "i", 31 0;
E_0000025dfc3ddc50 .event anyedge, v0000025dfc44dfa0_0;
S_0000025dfc3a1a80 .scope module, "uut" "Top" 3 16, 4 1 0, S_0000025dfc3e5120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 32 "x_in";
    .port_info 4 /OUTPUT 128 "y_out";
    .port_info 5 /OUTPUT 1 "func_done";
    .port_info 6 /OUTPUT 1 "overflow";
P_0000025dfc3a1c10 .param/l "A0" 0 4 2, C4<00000000000000000000000100000000>;
P_0000025dfc3a1c48 .param/l "A1" 0 4 3, C4<00000000000000000000000000000000>;
P_0000025dfc3a1c80 .param/l "A2" 0 4 4, C4<11111111111111111111111110000000>;
P_0000025dfc3a1cb8 .param/l "A3" 0 4 5, C4<00000000000000000000000000000000>;
P_0000025dfc3a1cf0 .param/l "A4" 0 4 6, C4<00000000000000000000000000001010>;
P_0000025dfc3a1d28 .param/l "COMP_1" 1 4 164, C4<010>;
P_0000025dfc3a1d60 .param/l "COMP_2" 1 4 165, C4<011>;
P_0000025dfc3a1d98 .param/l "COMP_3" 1 4 166, C4<100>;
P_0000025dfc3a1dd0 .param/l "COMP_4" 1 4 167, C4<101>;
P_0000025dfc3a1e08 .param/l "COMP_5" 1 4 168, C4<110>;
P_0000025dfc3a1e40 .param/l "IDLE" 1 4 162, C4<000>;
P_0000025dfc3a1e78 .param/l "INIT" 1 4 163, C4<001>;
P_0000025dfc3a1eb0 .param/l "STATE_DONE" 1 4 169, C4<111>;
v0000025dfc44cc40_0 .net *"_ivl_1", 0 0, L_0000025dfc451f20;  1 drivers
v0000025dfc44cb00_0 .net *"_ivl_10", 95 0, L_0000025dfc451ca0;  1 drivers
v0000025dfc44c2e0_0 .net *"_ivl_15", 0 0, L_0000025dfc451c00;  1 drivers
v0000025dfc44cec0_0 .net *"_ivl_16", 95 0, L_0000025dfc4515c0;  1 drivers
v0000025dfc44c600_0 .net *"_ivl_2", 95 0, L_0000025dfc451020;  1 drivers
v0000025dfc44c240_0 .net *"_ivl_23", 0 0, L_0000025dfc450580;  1 drivers
v0000025dfc44d0a0_0 .net *"_ivl_24", 95 0, L_0000025dfc450260;  1 drivers
v0000025dfc44db40_0 .net *"_ivl_9", 0 0, L_0000025dfc451480;  1 drivers
v0000025dfc44d1e0_0 .net "clk", 0 0, v0000025dfc44c9c0_0;  1 drivers
v0000025dfc44c100_0 .var "compute_done", 0 0;
v0000025dfc44ddc0_0 .var "curr_state", 2 0;
v0000025dfc44d640_0 .net/s "final_polynomial", 127 0, L_0000025dfc4addf0;  1 drivers
v0000025dfc44dfa0_0 .var "func_done", 0 0;
v0000025dfc44d3c0_0 .var "next_state", 2 0;
v0000025dfc44d140_0 .var "overflow", 0 0;
v0000025dfc44de60_0 .net "rst_n", 0 0, v0000025dfc44c420_0;  1 drivers
v0000025dfc44df00_0 .net "start_func", 0 0, v0000025dfc44d500_0;  1 drivers
v0000025dfc44d820_0 .net/s "term0_add_term1_add_term2_out", 127 0, L_0000025dfc4affb0;  1 drivers
v0000025dfc44cf60_0 .net/s "term0_add_term1_out", 127 0, L_0000025dfc4aff10;  1 drivers
v0000025dfc44d780_0 .net/s "term1", 127 0, L_0000025dfc44c920;  1 drivers
v0000025dfc44d6e0_0 .net/s "term2", 127 0, L_0000025dfc4510c0;  1 drivers
v0000025dfc44d000_0 .net/s "term2_partial", 127 0, L_0000025dfc450620;  1 drivers
v0000025dfc44ca60_0 .net/s "term3", 127 0, L_0000025dfc4b0b90;  1 drivers
v0000025dfc44d280_0 .net/s "term3_add_term4_out", 127 0, L_0000025dfc4b0410;  1 drivers
v0000025dfc44c740_0 .net/s "term3_partial", 127 0, L_0000025dfc4504e0;  1 drivers
v0000025dfc44cce0_0 .net/s "term4", 127 0, L_0000025dfc4b0d70;  1 drivers
v0000025dfc44ce20_0 .net/s "term4_partial", 127 0, L_0000025dfc450b20;  1 drivers
v0000025dfc44d320_0 .net/s "x_in", 31 0, v0000025dfc44daa0_0;  1 drivers
v0000025dfc44d460_0 .var/s "x_val", 31 0;
v0000025dfc44c380_0 .var/s "y_out", 127 0;
E_0000025dfc3db750/0 .event negedge, v0000025dfc44de60_0;
E_0000025dfc3db750/1 .event posedge, v0000025dfc44d1e0_0;
E_0000025dfc3db750 .event/or E_0000025dfc3db750/0, E_0000025dfc3db750/1;
E_0000025dfc3db850 .event anyedge, v0000025dfc44ddc0_0, v0000025dfc44df00_0;
L_0000025dfc451f20 .part v0000025dfc44d460_0, 31, 1;
LS_0000025dfc451020_0_0 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_4 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_8 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_12 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_16 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_20 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_24 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_28 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_32 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_36 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_40 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_44 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_48 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_52 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_56 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_60 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_64 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_68 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_72 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_76 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_80 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_84 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_88 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_0_92 .concat [ 1 1 1 1], L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20, L_0000025dfc451f20;
LS_0000025dfc451020_1_0 .concat [ 4 4 4 4], LS_0000025dfc451020_0_0, LS_0000025dfc451020_0_4, LS_0000025dfc451020_0_8, LS_0000025dfc451020_0_12;
LS_0000025dfc451020_1_4 .concat [ 4 4 4 4], LS_0000025dfc451020_0_16, LS_0000025dfc451020_0_20, LS_0000025dfc451020_0_24, LS_0000025dfc451020_0_28;
LS_0000025dfc451020_1_8 .concat [ 4 4 4 4], LS_0000025dfc451020_0_32, LS_0000025dfc451020_0_36, LS_0000025dfc451020_0_40, LS_0000025dfc451020_0_44;
LS_0000025dfc451020_1_12 .concat [ 4 4 4 4], LS_0000025dfc451020_0_48, LS_0000025dfc451020_0_52, LS_0000025dfc451020_0_56, LS_0000025dfc451020_0_60;
LS_0000025dfc451020_1_16 .concat [ 4 4 4 4], LS_0000025dfc451020_0_64, LS_0000025dfc451020_0_68, LS_0000025dfc451020_0_72, LS_0000025dfc451020_0_76;
LS_0000025dfc451020_1_20 .concat [ 4 4 4 4], LS_0000025dfc451020_0_80, LS_0000025dfc451020_0_84, LS_0000025dfc451020_0_88, LS_0000025dfc451020_0_92;
LS_0000025dfc451020_2_0 .concat [ 16 16 16 16], LS_0000025dfc451020_1_0, LS_0000025dfc451020_1_4, LS_0000025dfc451020_1_8, LS_0000025dfc451020_1_12;
LS_0000025dfc451020_2_4 .concat [ 16 16 0 0], LS_0000025dfc451020_1_16, LS_0000025dfc451020_1_20;
L_0000025dfc451020 .concat [ 64 32 0 0], LS_0000025dfc451020_2_0, LS_0000025dfc451020_2_4;
L_0000025dfc450440 .concat [ 32 96 0 0], v0000025dfc44d460_0, L_0000025dfc451020;
L_0000025dfc451480 .part v0000025dfc44d460_0, 31, 1;
LS_0000025dfc451ca0_0_0 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_4 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_8 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_12 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_16 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_20 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_24 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_28 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_32 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_36 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_40 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_44 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_48 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_52 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_56 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_60 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_64 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_68 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_72 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_76 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_80 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_84 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_88 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_0_92 .concat [ 1 1 1 1], L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480, L_0000025dfc451480;
LS_0000025dfc451ca0_1_0 .concat [ 4 4 4 4], LS_0000025dfc451ca0_0_0, LS_0000025dfc451ca0_0_4, LS_0000025dfc451ca0_0_8, LS_0000025dfc451ca0_0_12;
LS_0000025dfc451ca0_1_4 .concat [ 4 4 4 4], LS_0000025dfc451ca0_0_16, LS_0000025dfc451ca0_0_20, LS_0000025dfc451ca0_0_24, LS_0000025dfc451ca0_0_28;
LS_0000025dfc451ca0_1_8 .concat [ 4 4 4 4], LS_0000025dfc451ca0_0_32, LS_0000025dfc451ca0_0_36, LS_0000025dfc451ca0_0_40, LS_0000025dfc451ca0_0_44;
LS_0000025dfc451ca0_1_12 .concat [ 4 4 4 4], LS_0000025dfc451ca0_0_48, LS_0000025dfc451ca0_0_52, LS_0000025dfc451ca0_0_56, LS_0000025dfc451ca0_0_60;
LS_0000025dfc451ca0_1_16 .concat [ 4 4 4 4], LS_0000025dfc451ca0_0_64, LS_0000025dfc451ca0_0_68, LS_0000025dfc451ca0_0_72, LS_0000025dfc451ca0_0_76;
LS_0000025dfc451ca0_1_20 .concat [ 4 4 4 4], LS_0000025dfc451ca0_0_80, LS_0000025dfc451ca0_0_84, LS_0000025dfc451ca0_0_88, LS_0000025dfc451ca0_0_92;
LS_0000025dfc451ca0_2_0 .concat [ 16 16 16 16], LS_0000025dfc451ca0_1_0, LS_0000025dfc451ca0_1_4, LS_0000025dfc451ca0_1_8, LS_0000025dfc451ca0_1_12;
LS_0000025dfc451ca0_2_4 .concat [ 16 16 0 0], LS_0000025dfc451ca0_1_16, LS_0000025dfc451ca0_1_20;
L_0000025dfc451ca0 .concat [ 64 32 0 0], LS_0000025dfc451ca0_2_0, LS_0000025dfc451ca0_2_4;
L_0000025dfc451520 .concat [ 32 96 0 0], v0000025dfc44d460_0, L_0000025dfc451ca0;
L_0000025dfc451c00 .part v0000025dfc44d460_0, 31, 1;
LS_0000025dfc4515c0_0_0 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_4 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_8 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_12 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_16 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_20 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_24 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_28 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_32 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_36 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_40 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_44 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_48 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_52 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_56 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_60 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_64 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_68 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_72 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_76 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_80 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_84 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_88 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_0_92 .concat [ 1 1 1 1], L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00, L_0000025dfc451c00;
LS_0000025dfc4515c0_1_0 .concat [ 4 4 4 4], LS_0000025dfc4515c0_0_0, LS_0000025dfc4515c0_0_4, LS_0000025dfc4515c0_0_8, LS_0000025dfc4515c0_0_12;
LS_0000025dfc4515c0_1_4 .concat [ 4 4 4 4], LS_0000025dfc4515c0_0_16, LS_0000025dfc4515c0_0_20, LS_0000025dfc4515c0_0_24, LS_0000025dfc4515c0_0_28;
LS_0000025dfc4515c0_1_8 .concat [ 4 4 4 4], LS_0000025dfc4515c0_0_32, LS_0000025dfc4515c0_0_36, LS_0000025dfc4515c0_0_40, LS_0000025dfc4515c0_0_44;
LS_0000025dfc4515c0_1_12 .concat [ 4 4 4 4], LS_0000025dfc4515c0_0_48, LS_0000025dfc4515c0_0_52, LS_0000025dfc4515c0_0_56, LS_0000025dfc4515c0_0_60;
LS_0000025dfc4515c0_1_16 .concat [ 4 4 4 4], LS_0000025dfc4515c0_0_64, LS_0000025dfc4515c0_0_68, LS_0000025dfc4515c0_0_72, LS_0000025dfc4515c0_0_76;
LS_0000025dfc4515c0_1_20 .concat [ 4 4 4 4], LS_0000025dfc4515c0_0_80, LS_0000025dfc4515c0_0_84, LS_0000025dfc4515c0_0_88, LS_0000025dfc4515c0_0_92;
LS_0000025dfc4515c0_2_0 .concat [ 16 16 16 16], LS_0000025dfc4515c0_1_0, LS_0000025dfc4515c0_1_4, LS_0000025dfc4515c0_1_8, LS_0000025dfc4515c0_1_12;
LS_0000025dfc4515c0_2_4 .concat [ 16 16 0 0], LS_0000025dfc4515c0_1_16, LS_0000025dfc4515c0_1_20;
L_0000025dfc4515c0 .concat [ 64 32 0 0], LS_0000025dfc4515c0_2_0, LS_0000025dfc4515c0_2_4;
L_0000025dfc451e80 .concat [ 32 96 0 0], v0000025dfc44d460_0, L_0000025dfc4515c0;
L_0000025dfc450580 .part v0000025dfc44d460_0, 31, 1;
LS_0000025dfc450260_0_0 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_4 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_8 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_12 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_16 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_20 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_24 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_28 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_32 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_36 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_40 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_44 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_48 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_52 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_56 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_60 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_64 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_68 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_72 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_76 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_80 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_84 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_88 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_0_92 .concat [ 1 1 1 1], L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580, L_0000025dfc450580;
LS_0000025dfc450260_1_0 .concat [ 4 4 4 4], LS_0000025dfc450260_0_0, LS_0000025dfc450260_0_4, LS_0000025dfc450260_0_8, LS_0000025dfc450260_0_12;
LS_0000025dfc450260_1_4 .concat [ 4 4 4 4], LS_0000025dfc450260_0_16, LS_0000025dfc450260_0_20, LS_0000025dfc450260_0_24, LS_0000025dfc450260_0_28;
LS_0000025dfc450260_1_8 .concat [ 4 4 4 4], LS_0000025dfc450260_0_32, LS_0000025dfc450260_0_36, LS_0000025dfc450260_0_40, LS_0000025dfc450260_0_44;
LS_0000025dfc450260_1_12 .concat [ 4 4 4 4], LS_0000025dfc450260_0_48, LS_0000025dfc450260_0_52, LS_0000025dfc450260_0_56, LS_0000025dfc450260_0_60;
LS_0000025dfc450260_1_16 .concat [ 4 4 4 4], LS_0000025dfc450260_0_64, LS_0000025dfc450260_0_68, LS_0000025dfc450260_0_72, LS_0000025dfc450260_0_76;
LS_0000025dfc450260_1_20 .concat [ 4 4 4 4], LS_0000025dfc450260_0_80, LS_0000025dfc450260_0_84, LS_0000025dfc450260_0_88, LS_0000025dfc450260_0_92;
LS_0000025dfc450260_2_0 .concat [ 16 16 16 16], LS_0000025dfc450260_1_0, LS_0000025dfc450260_1_4, LS_0000025dfc450260_1_8, LS_0000025dfc450260_1_12;
LS_0000025dfc450260_2_4 .concat [ 16 16 0 0], LS_0000025dfc450260_1_16, LS_0000025dfc450260_1_20;
L_0000025dfc450260 .concat [ 64 32 0 0], LS_0000025dfc450260_2_0, LS_0000025dfc450260_2_4;
L_0000025dfc4503a0 .concat [ 32 96 0 0], v0000025dfc44d460_0, L_0000025dfc450260;
S_0000025dfc38a800 .scope module, "final_poly" "fixed_128_add" 4 151, 5 1 0, S_0000025dfc3a1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "sum";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
L_0000025dfc453590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b13f0 .functor XNOR 1, L_0000025dfc4af830, L_0000025dfc453590, C4<0>, C4<0>;
L_0000025dfc4535d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b1460 .functor XNOR 1, L_0000025dfc4af6f0, L_0000025dfc4535d8, C4<0>, C4<0>;
L_0000025dfc4b14d0 .functor AND 1, L_0000025dfc4b13f0, L_0000025dfc4b1460, C4<1>, C4<1>;
L_0000025dfc453620 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b18c0 .functor XNOR 1, L_0000025dfc4ae570, L_0000025dfc453620, C4<0>, C4<0>;
L_0000025dfc4b1540 .functor AND 1, L_0000025dfc4b14d0, L_0000025dfc4b18c0, C4<1>, C4<1>;
L_0000025dfc453668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b1850 .functor XNOR 1, L_0000025dfc4af470, L_0000025dfc453668, C4<0>, C4<0>;
L_0000025dfc4536b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b1e70 .functor XNOR 1, L_0000025dfc4ad990, L_0000025dfc4536b0, C4<0>, C4<0>;
L_0000025dfc4b15b0 .functor AND 1, L_0000025dfc4b1850, L_0000025dfc4b1e70, C4<1>, C4<1>;
L_0000025dfc4536f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b1620 .functor XNOR 1, L_0000025dfc4ae7f0, L_0000025dfc4536f8, C4<0>, C4<0>;
L_0000025dfc4b1690 .functor AND 1, L_0000025dfc4b15b0, L_0000025dfc4b1620, C4<1>, C4<1>;
v0000025dfc3dedc0_0 .net/2u *"_ivl_10", 0 0, L_0000025dfc4535d8;  1 drivers
v0000025dfc3dee60_0 .net *"_ivl_12", 0 0, L_0000025dfc4b1460;  1 drivers
v0000025dfc3e0620_0 .net *"_ivl_15", 0 0, L_0000025dfc4b14d0;  1 drivers
v0000025dfc3df400_0 .net *"_ivl_17", 0 0, L_0000025dfc4ae570;  1 drivers
v0000025dfc3df860_0 .net/2u *"_ivl_18", 0 0, L_0000025dfc453620;  1 drivers
v0000025dfc3df900_0 .net *"_ivl_20", 0 0, L_0000025dfc4b18c0;  1 drivers
v0000025dfc3e0120_0 .net *"_ivl_25", 0 0, L_0000025dfc4af470;  1 drivers
v0000025dfc3df0e0_0 .net/2u *"_ivl_26", 0 0, L_0000025dfc453668;  1 drivers
v0000025dfc3df9a0_0 .net *"_ivl_28", 0 0, L_0000025dfc4b1850;  1 drivers
v0000025dfc3e0080_0 .net *"_ivl_3", 0 0, L_0000025dfc4af830;  1 drivers
v0000025dfc3dea00_0 .net *"_ivl_31", 0 0, L_0000025dfc4ad990;  1 drivers
v0000025dfc3e0260_0 .net/2u *"_ivl_32", 0 0, L_0000025dfc4536b0;  1 drivers
v0000025dfc3e0300_0 .net *"_ivl_34", 0 0, L_0000025dfc4b1e70;  1 drivers
v0000025dfc3def00_0 .net *"_ivl_37", 0 0, L_0000025dfc4b15b0;  1 drivers
v0000025dfc3debe0_0 .net *"_ivl_39", 0 0, L_0000025dfc4ae7f0;  1 drivers
v0000025dfc3e06c0_0 .net/2u *"_ivl_4", 0 0, L_0000025dfc453590;  1 drivers
v0000025dfc3dfa40_0 .net/2u *"_ivl_40", 0 0, L_0000025dfc4536f8;  1 drivers
v0000025dfc3df040_0 .net *"_ivl_42", 0 0, L_0000025dfc4b1620;  1 drivers
v0000025dfc3e0760_0 .net *"_ivl_6", 0 0, L_0000025dfc4b13f0;  1 drivers
v0000025dfc3dfae0_0 .net *"_ivl_9", 0 0, L_0000025dfc4af6f0;  1 drivers
v0000025dfc3df2c0_0 .net/s "a_in", 127 0, L_0000025dfc4b0410;  alias, 1 drivers
v0000025dfc3df180_0 .net/s "b_in", 127 0, L_0000025dfc4affb0;  alias, 1 drivers
v0000025dfc3e01c0_0 .net "overflow", 0 0, L_0000025dfc4b1540;  1 drivers
v0000025dfc3e0580_0 .net/s "sum", 127 0, L_0000025dfc4addf0;  alias, 1 drivers
v0000025dfc3df220_0 .net "underflow_q", 0 0, L_0000025dfc4b1690;  1 drivers
L_0000025dfc4addf0 .arith/sum 128, L_0000025dfc4b0410, L_0000025dfc4affb0;
L_0000025dfc4af830 .part L_0000025dfc4b0410, 127, 1;
L_0000025dfc4af6f0 .part L_0000025dfc4affb0, 127, 1;
L_0000025dfc4ae570 .part L_0000025dfc4addf0, 127, 1;
L_0000025dfc4af470 .part L_0000025dfc4b0410, 127, 1;
L_0000025dfc4ad990 .part L_0000025dfc4affb0, 127, 1;
L_0000025dfc4ae7f0 .part L_0000025dfc4addf0, 127, 1;
S_0000025dfc38a990 .scope module, "term0_add_term1" "fixed_128_add" 4 96, 5 1 0, S_0000025dfc3a1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "sum";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
L_0000025dfc452fa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025dfc3e1910 .functor XNOR 1, L_0000025dfc4afd30, L_0000025dfc452fa8, C4<0>, C4<0>;
L_0000025dfc452ff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025dfc3e0e20 .functor XNOR 1, L_0000025dfc4b04b0, L_0000025dfc452ff0, C4<0>, C4<0>;
L_0000025dfc3e14b0 .functor AND 1, L_0000025dfc3e1910, L_0000025dfc3e0e20, C4<1>, C4<1>;
L_0000025dfc453038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025dfc3e1520 .functor XNOR 1, L_0000025dfc4b0a50, L_0000025dfc453038, C4<0>, C4<0>;
L_0000025dfc3e0e90 .functor AND 1, L_0000025dfc3e14b0, L_0000025dfc3e1520, C4<1>, C4<1>;
L_0000025dfc453080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025dfc3e1980 .functor XNOR 1, L_0000025dfc4b02d0, L_0000025dfc453080, C4<0>, C4<0>;
L_0000025dfc4530c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025dfc3e1b40 .functor XNOR 1, L_0000025dfc4afdd0, L_0000025dfc4530c8, C4<0>, C4<0>;
L_0000025dfc3e0f70 .functor AND 1, L_0000025dfc3e1980, L_0000025dfc3e1b40, C4<1>, C4<1>;
L_0000025dfc453110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025dfc3e0cd0 .functor XNOR 1, L_0000025dfc4b0c30, L_0000025dfc453110, C4<0>, C4<0>;
L_0000025dfc3e0f00 .functor AND 1, L_0000025dfc3e0f70, L_0000025dfc3e0cd0, C4<1>, C4<1>;
v0000025dfc3dfe00_0 .net/2u *"_ivl_10", 0 0, L_0000025dfc452ff0;  1 drivers
v0000025dfc3df360_0 .net *"_ivl_12", 0 0, L_0000025dfc3e0e20;  1 drivers
v0000025dfc3df4a0_0 .net *"_ivl_15", 0 0, L_0000025dfc3e14b0;  1 drivers
v0000025dfc3dfea0_0 .net *"_ivl_17", 0 0, L_0000025dfc4b0a50;  1 drivers
v0000025dfc3de960_0 .net/2u *"_ivl_18", 0 0, L_0000025dfc453038;  1 drivers
v0000025dfc3df540_0 .net *"_ivl_20", 0 0, L_0000025dfc3e1520;  1 drivers
v0000025dfc3dfb80_0 .net *"_ivl_25", 0 0, L_0000025dfc4b02d0;  1 drivers
v0000025dfc3dfc20_0 .net/2u *"_ivl_26", 0 0, L_0000025dfc453080;  1 drivers
v0000025dfc3deaa0_0 .net *"_ivl_28", 0 0, L_0000025dfc3e1980;  1 drivers
v0000025dfc3deb40_0 .net *"_ivl_3", 0 0, L_0000025dfc4afd30;  1 drivers
v0000025dfc3dfcc0_0 .net *"_ivl_31", 0 0, L_0000025dfc4afdd0;  1 drivers
v0000025dfc3dfd60_0 .net/2u *"_ivl_32", 0 0, L_0000025dfc4530c8;  1 drivers
v0000025dfc3dff40_0 .net *"_ivl_34", 0 0, L_0000025dfc3e1b40;  1 drivers
v0000025dfc3dffe0_0 .net *"_ivl_37", 0 0, L_0000025dfc3e0f70;  1 drivers
v0000025dfc3e03a0_0 .net *"_ivl_39", 0 0, L_0000025dfc4b0c30;  1 drivers
v0000025dfc43c400_0 .net/2u *"_ivl_4", 0 0, L_0000025dfc452fa8;  1 drivers
v0000025dfc43cea0_0 .net/2u *"_ivl_40", 0 0, L_0000025dfc453110;  1 drivers
v0000025dfc43c360_0 .net *"_ivl_42", 0 0, L_0000025dfc3e0cd0;  1 drivers
v0000025dfc43c680_0 .net *"_ivl_6", 0 0, L_0000025dfc3e1910;  1 drivers
v0000025dfc43d440_0 .net *"_ivl_9", 0 0, L_0000025dfc4b04b0;  1 drivers
v0000025dfc43cd60_0 .net/s "a_in", 127 0, L_0000025dfc44c920;  alias, 1 drivers
L_0000025dfc453158 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000025dfc43d120_0 .net/s "b_in", 127 0, L_0000025dfc453158;  1 drivers
v0000025dfc43cfe0_0 .net "overflow", 0 0, L_0000025dfc3e0e90;  1 drivers
v0000025dfc43d300_0 .net/s "sum", 127 0, L_0000025dfc4aff10;  alias, 1 drivers
v0000025dfc43d4e0_0 .net "underflow_q", 0 0, L_0000025dfc3e0f00;  1 drivers
L_0000025dfc4aff10 .arith/sum 128, L_0000025dfc44c920, L_0000025dfc453158;
L_0000025dfc4afd30 .part L_0000025dfc44c920, 127, 1;
L_0000025dfc4b04b0 .part L_0000025dfc453158, 127, 1;
L_0000025dfc4b0a50 .part L_0000025dfc4aff10, 127, 1;
L_0000025dfc4b02d0 .part L_0000025dfc44c920, 127, 1;
L_0000025dfc4afdd0 .part L_0000025dfc453158, 127, 1;
L_0000025dfc4b0c30 .part L_0000025dfc4aff10, 127, 1;
S_0000025dfc352ce0 .scope module, "term0_add_term1_add_term2" "fixed_128_add" 4 124, 5 1 0, S_0000025dfc3a1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "sum";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
L_0000025dfc453230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b1770 .functor XNOR 1, L_0000025dfc4b0050, L_0000025dfc453230, C4<0>, C4<0>;
L_0000025dfc453278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b2180 .functor XNOR 1, L_0000025dfc4b0730, L_0000025dfc453278, C4<0>, C4<0>;
L_0000025dfc4b21f0 .functor AND 1, L_0000025dfc4b1770, L_0000025dfc4b2180, C4<1>, C4<1>;
L_0000025dfc4532c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b1b60 .functor XNOR 1, L_0000025dfc4b0690, L_0000025dfc4532c0, C4<0>, C4<0>;
L_0000025dfc4b17e0 .functor AND 1, L_0000025dfc4b21f0, L_0000025dfc4b1b60, C4<1>, C4<1>;
L_0000025dfc453308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b1af0 .functor XNOR 1, L_0000025dfc4b0190, L_0000025dfc453308, C4<0>, C4<0>;
L_0000025dfc453350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b2030 .functor XNOR 1, L_0000025dfc4b0230, L_0000025dfc453350, C4<0>, C4<0>;
L_0000025dfc4b1ee0 .functor AND 1, L_0000025dfc4b1af0, L_0000025dfc4b2030, C4<1>, C4<1>;
L_0000025dfc453398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b1fc0 .functor XNOR 1, L_0000025dfc4b0370, L_0000025dfc453398, C4<0>, C4<0>;
L_0000025dfc4b1bd0 .functor AND 1, L_0000025dfc4b1ee0, L_0000025dfc4b1fc0, C4<1>, C4<1>;
v0000025dfc43de40_0 .net/2u *"_ivl_10", 0 0, L_0000025dfc453278;  1 drivers
v0000025dfc43d800_0 .net *"_ivl_12", 0 0, L_0000025dfc4b2180;  1 drivers
v0000025dfc43d080_0 .net *"_ivl_15", 0 0, L_0000025dfc4b21f0;  1 drivers
v0000025dfc43c7c0_0 .net *"_ivl_17", 0 0, L_0000025dfc4b0690;  1 drivers
v0000025dfc43c860_0 .net/2u *"_ivl_18", 0 0, L_0000025dfc4532c0;  1 drivers
v0000025dfc43d260_0 .net *"_ivl_20", 0 0, L_0000025dfc4b1b60;  1 drivers
v0000025dfc43d8a0_0 .net *"_ivl_25", 0 0, L_0000025dfc4b0190;  1 drivers
v0000025dfc43e0c0_0 .net/2u *"_ivl_26", 0 0, L_0000025dfc453308;  1 drivers
v0000025dfc43c4a0_0 .net *"_ivl_28", 0 0, L_0000025dfc4b1af0;  1 drivers
v0000025dfc43dbc0_0 .net *"_ivl_3", 0 0, L_0000025dfc4b0050;  1 drivers
v0000025dfc43d580_0 .net *"_ivl_31", 0 0, L_0000025dfc4b0230;  1 drivers
v0000025dfc43dee0_0 .net/2u *"_ivl_32", 0 0, L_0000025dfc453350;  1 drivers
v0000025dfc43e160_0 .net *"_ivl_34", 0 0, L_0000025dfc4b2030;  1 drivers
v0000025dfc43d1c0_0 .net *"_ivl_37", 0 0, L_0000025dfc4b1ee0;  1 drivers
v0000025dfc43dc60_0 .net *"_ivl_39", 0 0, L_0000025dfc4b0370;  1 drivers
v0000025dfc43d3a0_0 .net/2u *"_ivl_4", 0 0, L_0000025dfc453230;  1 drivers
v0000025dfc43d940_0 .net/2u *"_ivl_40", 0 0, L_0000025dfc453398;  1 drivers
v0000025dfc43cae0_0 .net *"_ivl_42", 0 0, L_0000025dfc4b1fc0;  1 drivers
v0000025dfc43d6c0_0 .net *"_ivl_6", 0 0, L_0000025dfc4b1770;  1 drivers
v0000025dfc43d620_0 .net *"_ivl_9", 0 0, L_0000025dfc4b0730;  1 drivers
v0000025dfc43c900_0 .net/s "a_in", 127 0, L_0000025dfc4aff10;  alias, 1 drivers
v0000025dfc43ce00_0 .net/s "b_in", 127 0, L_0000025dfc4510c0;  alias, 1 drivers
v0000025dfc43d9e0_0 .net "overflow", 0 0, L_0000025dfc4b17e0;  1 drivers
v0000025dfc43cb80_0 .net/s "sum", 127 0, L_0000025dfc4affb0;  alias, 1 drivers
v0000025dfc43cc20_0 .net "underflow_q", 0 0, L_0000025dfc4b1bd0;  1 drivers
L_0000025dfc4affb0 .arith/sum 128, L_0000025dfc4aff10, L_0000025dfc4510c0;
L_0000025dfc4b0050 .part L_0000025dfc4aff10, 127, 1;
L_0000025dfc4b0730 .part L_0000025dfc4510c0, 127, 1;
L_0000025dfc4b0690 .part L_0000025dfc4affb0, 127, 1;
L_0000025dfc4b0190 .part L_0000025dfc4aff10, 127, 1;
L_0000025dfc4b0230 .part L_0000025dfc4510c0, 127, 1;
L_0000025dfc4b0370 .part L_0000025dfc4affb0, 127, 1;
S_0000025dfc352e70 .scope module, "term1_inst" "fixed_128_mult" 4 52, 6 1 0, S_0000025dfc3a1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_0000025dfc3dab50 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_0000025dfc3e13d0 .functor AND 1, L_0000025dfc450ee0, L_0000025dfc451840, C4<1>, C4<1>;
L_0000025dfc3e1670 .functor NOT 1, L_0000025dfc450da0, C4<0>, C4<0>, C4<0>;
L_0000025dfc3e1750 .functor AND 1, L_0000025dfc4512a0, L_0000025dfc3e1670, C4<1>, C4<1>;
v0000025dfc43c9a0_0 .net/s *"_ivl_0", 255 0, L_0000025dfc44dbe0;  1 drivers
v0000025dfc43cf40_0 .net *"_ivl_13", 0 0, L_0000025dfc450ee0;  1 drivers
v0000025dfc43dd00_0 .net *"_ivl_15", 0 0, L_0000025dfc451840;  1 drivers
v0000025dfc43d760_0 .net *"_ivl_19", 0 0, L_0000025dfc450da0;  1 drivers
v0000025dfc43da80_0 .net/s *"_ivl_2", 255 0, L_0000025dfc44c6a0;  1 drivers
v0000025dfc43db20_0 .net *"_ivl_20", 0 0, L_0000025dfc3e1670;  1 drivers
v0000025dfc43c2c0_0 .net/s "a_in", 127 0, L_0000025dfc450440;  1 drivers
L_0000025dfc452f18 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dfc43ca40_0 .net/s "b_in", 127 0, L_0000025dfc452f18;  1 drivers
v0000025dfc43dda0_0 .net "expected_sign", 0 0, L_0000025dfc4512a0;  1 drivers
v0000025dfc43df80_0 .net "higher_bits", 255 136, L_0000025dfc451b60;  1 drivers
v0000025dfc43e020_0 .net "overflow", 0 0, L_0000025dfc3e13d0;  1 drivers
v0000025dfc43c540_0 .net/s "p_out", 127 0, L_0000025dfc44c920;  alias, 1 drivers
v0000025dfc43ccc0_0 .net/s "product_full", 255 0, L_0000025dfc44c7e0;  1 drivers
v0000025dfc43c5e0_0 .net "underflow_q", 0 0, L_0000025dfc3e1750;  1 drivers
L_0000025dfc44dbe0 .extend/s 256, L_0000025dfc450440;
L_0000025dfc44c6a0 .extend/s 256, L_0000025dfc452f18;
L_0000025dfc44c7e0 .arith/mult 256, L_0000025dfc44dbe0, L_0000025dfc44c6a0;
L_0000025dfc44c920 .part L_0000025dfc44c7e0, 8, 128;
L_0000025dfc4512a0 .part L_0000025dfc44c7e0, 135, 1;
L_0000025dfc451b60 .part L_0000025dfc44c7e0, 136, 120;
L_0000025dfc450ee0 .reduce/nor L_0000025dfc4512a0;
L_0000025dfc451840 .reduce/or L_0000025dfc451b60;
L_0000025dfc450da0 .reduce/and L_0000025dfc451b60;
S_0000025dfc353000 .scope module, "term2_inst" "fixed_128_mult" 4 71, 6 1 0, S_0000025dfc3a1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_0000025dfc3db010 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_0000025dfc3e17c0 .functor AND 1, L_0000025dfc451a20, L_0000025dfc451160, C4<1>, C4<1>;
L_0000025dfc3e12f0 .functor NOT 1, L_0000025dfc450760, C4<0>, C4<0>, C4<0>;
L_0000025dfc3e1a60 .functor AND 1, L_0000025dfc4517a0, L_0000025dfc3e12f0, C4<1>, C4<1>;
v0000025dfc43c720_0 .net/s *"_ivl_0", 255 0, L_0000025dfc451d40;  1 drivers
v0000025dfc4407b0_0 .net *"_ivl_13", 0 0, L_0000025dfc451a20;  1 drivers
v0000025dfc440df0_0 .net *"_ivl_15", 0 0, L_0000025dfc451160;  1 drivers
v0000025dfc440710_0 .net *"_ivl_19", 0 0, L_0000025dfc450760;  1 drivers
v0000025dfc4412f0_0 .net/s *"_ivl_2", 255 0, L_0000025dfc451660;  1 drivers
v0000025dfc4400d0_0 .net *"_ivl_20", 0 0, L_0000025dfc3e12f0;  1 drivers
v0000025dfc440c10_0 .net/s "a_in", 127 0, L_0000025dfc450620;  alias, 1 drivers
L_0000025dfc452f60 .functor BUFT 1, C4<11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v0000025dfc441cf0_0 .net/s "b_in", 127 0, L_0000025dfc452f60;  1 drivers
v0000025dfc441d90_0 .net "expected_sign", 0 0, L_0000025dfc4517a0;  1 drivers
v0000025dfc4416b0_0 .net "higher_bits", 255 136, L_0000025dfc450300;  1 drivers
v0000025dfc440f30_0 .net "overflow", 0 0, L_0000025dfc3e17c0;  1 drivers
v0000025dfc440cb0_0 .net/s "p_out", 127 0, L_0000025dfc4510c0;  alias, 1 drivers
v0000025dfc440850_0 .net/s "product_full", 255 0, L_0000025dfc451700;  1 drivers
v0000025dfc441bb0_0 .net "underflow_q", 0 0, L_0000025dfc3e1a60;  1 drivers
L_0000025dfc451d40 .extend/s 256, L_0000025dfc450620;
L_0000025dfc451660 .extend/s 256, L_0000025dfc452f60;
L_0000025dfc451700 .arith/mult 256, L_0000025dfc451d40, L_0000025dfc451660;
L_0000025dfc4510c0 .part L_0000025dfc451700, 8, 128;
L_0000025dfc4517a0 .part L_0000025dfc451700, 135, 1;
L_0000025dfc450300 .part L_0000025dfc451700, 136, 120;
L_0000025dfc451a20 .reduce/nor L_0000025dfc4517a0;
L_0000025dfc451160 .reduce/or L_0000025dfc450300;
L_0000025dfc450760 .reduce/and L_0000025dfc450300;
S_0000025dfc43e280 .scope module, "term3_add_term4" "fixed_128_add" 4 138, 5 1 0, S_0000025dfc3a1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "sum";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
L_0000025dfc4533e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b1cb0 .functor XNOR 1, L_0000025dfc4b07d0, L_0000025dfc4533e0, C4<0>, C4<0>;
L_0000025dfc453428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b19a0 .functor XNOR 1, L_0000025dfc4ae6b0, L_0000025dfc453428, C4<0>, C4<0>;
L_0000025dfc4b20a0 .functor AND 1, L_0000025dfc4b1cb0, L_0000025dfc4b19a0, C4<1>, C4<1>;
L_0000025dfc453470 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b1c40 .functor XNOR 1, L_0000025dfc4af150, L_0000025dfc453470, C4<0>, C4<0>;
L_0000025dfc4b2260 .functor AND 1, L_0000025dfc4b20a0, L_0000025dfc4b1c40, C4<1>, C4<1>;
L_0000025dfc4534b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b2110 .functor XNOR 1, L_0000025dfc4adb70, L_0000025dfc4534b8, C4<0>, C4<0>;
L_0000025dfc453500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b1d20 .functor XNOR 1, L_0000025dfc4ada30, L_0000025dfc453500, C4<0>, C4<0>;
L_0000025dfc4b22d0 .functor AND 1, L_0000025dfc4b2110, L_0000025dfc4b1d20, C4<1>, C4<1>;
L_0000025dfc453548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b1d90 .functor XNOR 1, L_0000025dfc4ae1b0, L_0000025dfc453548, C4<0>, C4<0>;
L_0000025dfc4b1e00 .functor AND 1, L_0000025dfc4b22d0, L_0000025dfc4b1d90, C4<1>, C4<1>;
v0000025dfc440170_0 .net/2u *"_ivl_10", 0 0, L_0000025dfc453428;  1 drivers
v0000025dfc441610_0 .net *"_ivl_12", 0 0, L_0000025dfc4b19a0;  1 drivers
v0000025dfc441b10_0 .net *"_ivl_15", 0 0, L_0000025dfc4b20a0;  1 drivers
v0000025dfc441250_0 .net *"_ivl_17", 0 0, L_0000025dfc4af150;  1 drivers
v0000025dfc440fd0_0 .net/2u *"_ivl_18", 0 0, L_0000025dfc453470;  1 drivers
v0000025dfc441c50_0 .net *"_ivl_20", 0 0, L_0000025dfc4b1c40;  1 drivers
v0000025dfc441e30_0 .net *"_ivl_25", 0 0, L_0000025dfc4adb70;  1 drivers
v0000025dfc440210_0 .net/2u *"_ivl_26", 0 0, L_0000025dfc4534b8;  1 drivers
v0000025dfc440ad0_0 .net *"_ivl_28", 0 0, L_0000025dfc4b2110;  1 drivers
v0000025dfc440990_0 .net *"_ivl_3", 0 0, L_0000025dfc4b07d0;  1 drivers
v0000025dfc4402b0_0 .net *"_ivl_31", 0 0, L_0000025dfc4ada30;  1 drivers
v0000025dfc441110_0 .net/2u *"_ivl_32", 0 0, L_0000025dfc453500;  1 drivers
v0000025dfc440350_0 .net *"_ivl_34", 0 0, L_0000025dfc4b1d20;  1 drivers
v0000025dfc440d50_0 .net *"_ivl_37", 0 0, L_0000025dfc4b22d0;  1 drivers
v0000025dfc4414d0_0 .net *"_ivl_39", 0 0, L_0000025dfc4ae1b0;  1 drivers
v0000025dfc440a30_0 .net/2u *"_ivl_4", 0 0, L_0000025dfc4533e0;  1 drivers
v0000025dfc441750_0 .net/2u *"_ivl_40", 0 0, L_0000025dfc453548;  1 drivers
v0000025dfc4417f0_0 .net *"_ivl_42", 0 0, L_0000025dfc4b1d90;  1 drivers
v0000025dfc4403f0_0 .net *"_ivl_6", 0 0, L_0000025dfc4b1cb0;  1 drivers
v0000025dfc4408f0_0 .net *"_ivl_9", 0 0, L_0000025dfc4ae6b0;  1 drivers
v0000025dfc440b70_0 .net/s "a_in", 127 0, L_0000025dfc4b0b90;  alias, 1 drivers
v0000025dfc440e90_0 .net/s "b_in", 127 0, L_0000025dfc4b0d70;  alias, 1 drivers
v0000025dfc441390_0 .net "overflow", 0 0, L_0000025dfc4b2260;  1 drivers
v0000025dfc441070_0 .net/s "sum", 127 0, L_0000025dfc4b0410;  alias, 1 drivers
v0000025dfc4411b0_0 .net "underflow_q", 0 0, L_0000025dfc4b1e00;  1 drivers
L_0000025dfc4b0410 .arith/sum 128, L_0000025dfc4b0b90, L_0000025dfc4b0d70;
L_0000025dfc4b07d0 .part L_0000025dfc4b0b90, 127, 1;
L_0000025dfc4ae6b0 .part L_0000025dfc4b0d70, 127, 1;
L_0000025dfc4af150 .part L_0000025dfc4b0410, 127, 1;
L_0000025dfc4adb70 .part L_0000025dfc4b0b90, 127, 1;
L_0000025dfc4ada30 .part L_0000025dfc4b0d70, 127, 1;
L_0000025dfc4ae1b0 .part L_0000025dfc4b0410, 127, 1;
S_0000025dfc43e410 .scope module, "term3_inst" "fixed_128_mult" 4 108, 6 1 0, S_0000025dfc3a1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_0000025dfc3db490 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_0000025dfc3e0fe0 .functor AND 1, L_0000025dfc4b05f0, L_0000025dfc4b0cd0, C4<1>, C4<1>;
L_0000025dfc4b1a80 .functor NOT 1, L_0000025dfc4b0550, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b1700 .functor AND 1, L_0000025dfc4b0870, L_0000025dfc4b1a80, C4<1>, C4<1>;
v0000025dfc441430_0 .net/s *"_ivl_0", 255 0, L_0000025dfc4b11d0;  1 drivers
v0000025dfc441570_0 .net *"_ivl_13", 0 0, L_0000025dfc4b05f0;  1 drivers
v0000025dfc441890_0 .net *"_ivl_15", 0 0, L_0000025dfc4b0cd0;  1 drivers
v0000025dfc441ed0_0 .net *"_ivl_19", 0 0, L_0000025dfc4b0550;  1 drivers
v0000025dfc441930_0 .net/s *"_ivl_2", 255 0, L_0000025dfc4b0eb0;  1 drivers
v0000025dfc441f70_0 .net *"_ivl_20", 0 0, L_0000025dfc4b1a80;  1 drivers
v0000025dfc440490_0 .net/s "a_in", 127 0, L_0000025dfc4504e0;  alias, 1 drivers
L_0000025dfc4531a0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dfc440530_0 .net/s "b_in", 127 0, L_0000025dfc4531a0;  1 drivers
v0000025dfc4419d0_0 .net "expected_sign", 0 0, L_0000025dfc4b0870;  1 drivers
v0000025dfc4405d0_0 .net "higher_bits", 255 136, L_0000025dfc4b1090;  1 drivers
v0000025dfc440670_0 .net "overflow", 0 0, L_0000025dfc3e0fe0;  1 drivers
v0000025dfc441a70_0 .net/s "p_out", 127 0, L_0000025dfc4b0b90;  alias, 1 drivers
v0000025dfc44ab90_0 .net/s "product_full", 255 0, L_0000025dfc4b0ff0;  1 drivers
v0000025dfc44aa50_0 .net "underflow_q", 0 0, L_0000025dfc4b1700;  1 drivers
L_0000025dfc4b11d0 .extend/s 256, L_0000025dfc4504e0;
L_0000025dfc4b0eb0 .extend/s 256, L_0000025dfc4531a0;
L_0000025dfc4b0ff0 .arith/mult 256, L_0000025dfc4b11d0, L_0000025dfc4b0eb0;
L_0000025dfc4b0b90 .part L_0000025dfc4b0ff0, 8, 128;
L_0000025dfc4b0870 .part L_0000025dfc4b0ff0, 135, 1;
L_0000025dfc4b1090 .part L_0000025dfc4b0ff0, 136, 120;
L_0000025dfc4b05f0 .reduce/nor L_0000025dfc4b0870;
L_0000025dfc4b0cd0 .reduce/or L_0000025dfc4b1090;
L_0000025dfc4b0550 .reduce/and L_0000025dfc4b1090;
S_0000025dfc43e5a0 .scope module, "term4_inst" "fixed_128_mult" 4 116, 6 1 0, S_0000025dfc3a1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_0000025dfc3db090 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_0000025dfc4b1f50 .functor AND 1, L_0000025dfc4b0af0, L_0000025dfc4b0e10, C4<1>, C4<1>;
L_0000025dfc4b1930 .functor NOT 1, L_0000025dfc4b1270, C4<0>, C4<0>, C4<0>;
L_0000025dfc4b1a10 .functor AND 1, L_0000025dfc4b00f0, L_0000025dfc4b1930, C4<1>, C4<1>;
v0000025dfc44a870_0 .net/s *"_ivl_0", 255 0, L_0000025dfc4afbf0;  1 drivers
v0000025dfc44aaf0_0 .net *"_ivl_13", 0 0, L_0000025dfc4b0af0;  1 drivers
v0000025dfc44acd0_0 .net *"_ivl_15", 0 0, L_0000025dfc4b0e10;  1 drivers
v0000025dfc44b1d0_0 .net *"_ivl_19", 0 0, L_0000025dfc4b1270;  1 drivers
v0000025dfc44a690_0 .net/s *"_ivl_2", 255 0, L_0000025dfc4afe70;  1 drivers
v0000025dfc44bf90_0 .net *"_ivl_20", 0 0, L_0000025dfc4b1930;  1 drivers
v0000025dfc44aeb0_0 .net/s "a_in", 127 0, L_0000025dfc450b20;  alias, 1 drivers
L_0000025dfc4531e8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000025dfc44bef0_0 .net/s "b_in", 127 0, L_0000025dfc4531e8;  1 drivers
v0000025dfc44a910_0 .net "expected_sign", 0 0, L_0000025dfc4b00f0;  1 drivers
v0000025dfc44a9b0_0 .net "higher_bits", 255 136, L_0000025dfc4b09b0;  1 drivers
v0000025dfc44b9f0_0 .net "overflow", 0 0, L_0000025dfc4b1f50;  1 drivers
v0000025dfc44ad70_0 .net/s "p_out", 127 0, L_0000025dfc4b0d70;  alias, 1 drivers
v0000025dfc44b3b0_0 .net/s "product_full", 255 0, L_0000025dfc4afc90;  1 drivers
v0000025dfc44ac30_0 .net "underflow_q", 0 0, L_0000025dfc4b1a10;  1 drivers
L_0000025dfc4afbf0 .extend/s 256, L_0000025dfc450b20;
L_0000025dfc4afe70 .extend/s 256, L_0000025dfc4531e8;
L_0000025dfc4afc90 .arith/mult 256, L_0000025dfc4afbf0, L_0000025dfc4afe70;
L_0000025dfc4b0d70 .part L_0000025dfc4afc90, 8, 128;
L_0000025dfc4b00f0 .part L_0000025dfc4afc90, 135, 1;
L_0000025dfc4b09b0 .part L_0000025dfc4afc90, 136, 120;
L_0000025dfc4b0af0 .reduce/nor L_0000025dfc4b00f0;
L_0000025dfc4b0e10 .reduce/or L_0000025dfc4b09b0;
L_0000025dfc4b1270 .reduce/and L_0000025dfc4b09b0;
S_0000025dfc43e730 .scope module, "x_cu_par" "fixed_128_mult" 4 79, 6 1 0, S_0000025dfc3a1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_0000025dfc3db050 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_0000025dfc3e1050 .functor AND 1, L_0000025dfc451980, L_0000025dfc451200, C4<1>, C4<1>;
L_0000025dfc3e0d40 .functor NOT 1, L_0000025dfc451ac0, C4<0>, C4<0>, C4<0>;
L_0000025dfc3e1830 .functor AND 1, L_0000025dfc4501c0, L_0000025dfc3e0d40, C4<1>, C4<1>;
v0000025dfc44ae10_0 .net/s *"_ivl_0", 255 0, L_0000025dfc450800;  1 drivers
v0000025dfc44bdb0_0 .net *"_ivl_13", 0 0, L_0000025dfc451980;  1 drivers
v0000025dfc44af50_0 .net *"_ivl_15", 0 0, L_0000025dfc451200;  1 drivers
v0000025dfc44aff0_0 .net *"_ivl_19", 0 0, L_0000025dfc451ac0;  1 drivers
v0000025dfc44a0f0_0 .net/s *"_ivl_2", 255 0, L_0000025dfc4508a0;  1 drivers
v0000025dfc44b950_0 .net *"_ivl_20", 0 0, L_0000025dfc3e0d40;  1 drivers
v0000025dfc44b090_0 .net/s "a_in", 127 0, L_0000025dfc4503a0;  1 drivers
v0000025dfc44b270_0 .net/s "b_in", 127 0, L_0000025dfc450620;  alias, 1 drivers
v0000025dfc44b8b0_0 .net "expected_sign", 0 0, L_0000025dfc4501c0;  1 drivers
v0000025dfc44a230_0 .net "higher_bits", 255 136, L_0000025dfc450d00;  1 drivers
v0000025dfc44ba90_0 .net "overflow", 0 0, L_0000025dfc3e1050;  1 drivers
v0000025dfc44b450_0 .net/s "p_out", 127 0, L_0000025dfc4504e0;  alias, 1 drivers
v0000025dfc44a5f0_0 .net/s "product_full", 255 0, L_0000025dfc450120;  1 drivers
v0000025dfc44b130_0 .net "underflow_q", 0 0, L_0000025dfc3e1830;  1 drivers
L_0000025dfc450800 .extend/s 256, L_0000025dfc4503a0;
L_0000025dfc4508a0 .extend/s 256, L_0000025dfc450620;
L_0000025dfc450120 .arith/mult 256, L_0000025dfc450800, L_0000025dfc4508a0;
L_0000025dfc4504e0 .part L_0000025dfc450120, 8, 128;
L_0000025dfc4501c0 .part L_0000025dfc450120, 135, 1;
L_0000025dfc450d00 .part L_0000025dfc450120, 136, 120;
L_0000025dfc451980 .reduce/nor L_0000025dfc4501c0;
L_0000025dfc451200 .reduce/or L_0000025dfc450d00;
L_0000025dfc451ac0 .reduce/and L_0000025dfc450d00;
S_0000025dfc43e8c0 .scope module, "x_qu_par" "fixed_128_mult" 4 88, 6 1 0, S_0000025dfc3a1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_0000025dfc3dae50 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_0000025dfc3e19f0 .functor AND 1, L_0000025dfc4b0910, L_0000025dfc4b1130, C4<1>, C4<1>;
L_0000025dfc3e18a0 .functor NOT 1, L_0000025dfc4b0f50, C4<0>, C4<0>, C4<0>;
L_0000025dfc3e11a0 .functor AND 1, L_0000025dfc450bc0, L_0000025dfc3e18a0, C4<1>, C4<1>;
v0000025dfc44a410_0 .net/s *"_ivl_0", 255 0, L_0000025dfc450940;  1 drivers
v0000025dfc44b310_0 .net *"_ivl_13", 0 0, L_0000025dfc4b0910;  1 drivers
v0000025dfc44bb30_0 .net *"_ivl_15", 0 0, L_0000025dfc4b1130;  1 drivers
v0000025dfc44b4f0_0 .net *"_ivl_19", 0 0, L_0000025dfc4b0f50;  1 drivers
v0000025dfc44b590_0 .net/s *"_ivl_2", 255 0, L_0000025dfc4509e0;  1 drivers
v0000025dfc44b630_0 .net *"_ivl_20", 0 0, L_0000025dfc3e18a0;  1 drivers
v0000025dfc44b6d0_0 .net/s "a_in", 127 0, L_0000025dfc450620;  alias, 1 drivers
v0000025dfc44b770_0 .net/s "b_in", 127 0, L_0000025dfc450620;  alias, 1 drivers
v0000025dfc44b810_0 .net "expected_sign", 0 0, L_0000025dfc450bc0;  1 drivers
v0000025dfc44a550_0 .net "higher_bits", 255 136, L_0000025dfc450c60;  1 drivers
v0000025dfc44a190_0 .net "overflow", 0 0, L_0000025dfc3e19f0;  1 drivers
v0000025dfc44bbd0_0 .net/s "p_out", 127 0, L_0000025dfc450b20;  alias, 1 drivers
v0000025dfc44bd10_0 .net/s "product_full", 255 0, L_0000025dfc450a80;  1 drivers
v0000025dfc44bc70_0 .net "underflow_q", 0 0, L_0000025dfc3e11a0;  1 drivers
L_0000025dfc450940 .extend/s 256, L_0000025dfc450620;
L_0000025dfc4509e0 .extend/s 256, L_0000025dfc450620;
L_0000025dfc450a80 .arith/mult 256, L_0000025dfc450940, L_0000025dfc4509e0;
L_0000025dfc450b20 .part L_0000025dfc450a80, 8, 128;
L_0000025dfc450bc0 .part L_0000025dfc450a80, 135, 1;
L_0000025dfc450c60 .part L_0000025dfc450a80, 136, 120;
L_0000025dfc4b0910 .reduce/nor L_0000025dfc450bc0;
L_0000025dfc4b1130 .reduce/or L_0000025dfc450c60;
L_0000025dfc4b0f50 .reduce/and L_0000025dfc450c60;
S_0000025dfc43ea50 .scope module, "x_sq_par" "fixed_128_mult" 4 60, 6 1 0, S_0000025dfc3a1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_0000025dfc3daf50 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_0000025dfc3e1ad0 .functor AND 1, L_0000025dfc4513e0, L_0000025dfc4518e0, C4<1>, C4<1>;
L_0000025dfc3e1bb0 .functor NOT 1, L_0000025dfc451340, C4<0>, C4<0>, C4<0>;
L_0000025dfc3e1130 .functor AND 1, L_0000025dfc4506c0, L_0000025dfc3e1bb0, C4<1>, C4<1>;
v0000025dfc44a4b0_0 .net/s *"_ivl_0", 255 0, L_0000025dfc450f80;  1 drivers
v0000025dfc44be50_0 .net *"_ivl_13", 0 0, L_0000025dfc4513e0;  1 drivers
v0000025dfc44a2d0_0 .net *"_ivl_15", 0 0, L_0000025dfc4518e0;  1 drivers
v0000025dfc44a370_0 .net *"_ivl_19", 0 0, L_0000025dfc451340;  1 drivers
v0000025dfc44a730_0 .net/s *"_ivl_2", 255 0, L_0000025dfc450e40;  1 drivers
v0000025dfc44a7d0_0 .net *"_ivl_20", 0 0, L_0000025dfc3e1bb0;  1 drivers
v0000025dfc44c560_0 .net/s "a_in", 127 0, L_0000025dfc451520;  1 drivers
v0000025dfc44c1a0_0 .net/s "b_in", 127 0, L_0000025dfc451e80;  1 drivers
v0000025dfc44dc80_0 .net "expected_sign", 0 0, L_0000025dfc4506c0;  1 drivers
v0000025dfc44cd80_0 .net "higher_bits", 255 136, L_0000025dfc451fc0;  1 drivers
v0000025dfc44d5a0_0 .net "overflow", 0 0, L_0000025dfc3e1ad0;  1 drivers
v0000025dfc44cba0_0 .net/s "p_out", 127 0, L_0000025dfc450620;  alias, 1 drivers
v0000025dfc44dd20_0 .net/s "product_full", 255 0, L_0000025dfc451de0;  1 drivers
v0000025dfc44d960_0 .net "underflow_q", 0 0, L_0000025dfc3e1130;  1 drivers
L_0000025dfc450f80 .extend/s 256, L_0000025dfc451520;
L_0000025dfc450e40 .extend/s 256, L_0000025dfc451e80;
L_0000025dfc451de0 .arith/mult 256, L_0000025dfc450f80, L_0000025dfc450e40;
L_0000025dfc450620 .part L_0000025dfc451de0, 8, 128;
L_0000025dfc4506c0 .part L_0000025dfc451de0, 135, 1;
L_0000025dfc451fc0 .part L_0000025dfc451de0, 136, 120;
L_0000025dfc4513e0 .reduce/nor L_0000025dfc4506c0;
L_0000025dfc4518e0 .reduce/or L_0000025dfc451fc0;
L_0000025dfc451340 .reduce/and L_0000025dfc451fc0;
    .scope S_0000025dfc3a1a80;
T_0 ;
    %wait E_0000025dfc3db850;
    %load/vec4 v0000025dfc44ddc0_0;
    %store/vec4 v0000025dfc44d3c0_0, 0, 3;
    %load/vec4 v0000025dfc44ddc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025dfc44d3c0_0, 0, 3;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0000025dfc44df00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000025dfc44d3c0_0, 0, 3;
T_0.10 ;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000025dfc44d3c0_0, 0, 3;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000025dfc44d3c0_0, 0, 3;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000025dfc44d3c0_0, 0, 3;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000025dfc44d3c0_0, 0, 3;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000025dfc44d3c0_0, 0, 3;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000025dfc44d3c0_0, 0, 3;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0000025dfc44df00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025dfc44d3c0_0, 0, 3;
T_0.12 ;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000025dfc3a1a80;
T_1 ;
    %wait E_0000025dfc3db750;
    %load/vec4 v0000025dfc44de60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025dfc44ddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dfc44dfa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dfc44d460_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0000025dfc44c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dfc44c100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dfc44d140_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025dfc44d3c0_0;
    %assign/vec4 v0000025dfc44ddc0_0, 0;
    %load/vec4 v0000025dfc44ddc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dfc44dfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dfc44c100_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0000025dfc44d320_0;
    %assign/vec4 v0000025dfc44d460_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0000025dfc44c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dfc44dfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dfc44c100_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0000025dfc44d640_0;
    %assign/vec4 v0000025dfc44c380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025dfc44c100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dfc44d140_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025dfc44dfa0_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025dfc3e5120;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dfc44c9c0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0000025dfc44c9c0_0;
    %inv;
    %store/vec4 v0000025dfc44c9c0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000025dfc3e5120;
T_3 ;
    %fork t_1, S_0000025dfc3e4c40;
    %jmp t_0;
    .scope S_0000025dfc3e4c40;
t_1 ;
    %vpi_call/w 3 37 "$dumpfile", "tb_top.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025dfc3e5120 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dfc44c420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dfc44d500_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025dfc44c880_0, 0, 32;
    %vpi_call/w 3 44 "$display", "---------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 45 "$display", "----Starting Testbench for Default Polynomial Function---" {0 0 0};
    %vpi_call/w 3 46 "$display", "---------------------------------------------------------" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dfc44c420_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000025dfc3df720_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000025dfc3df720_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dfc44d500_0, 0, 1;
    %load/vec4 v0000025dfc44c880_0;
    %store/vec4 v0000025dfc44daa0_0, 0, 32;
    %delay 20000, 0;
T_3.2 ;
    %load/vec4 v0000025dfc44d8c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.3, 6;
    %wait E_0000025dfc3ddc50;
    %jmp T_3.2;
T_3.3 ;
    %vpi_func/r 3 56 "$itor", v0000025dfc44c880_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 56 "$display", "\012--- Test Case %0d: Initial x = %f (Q24.8) ---", v0000025dfc3df720_0, W<0,r> {0 1 0};
    %vpi_func/r 3 57 "$itor", v0000025dfc44c880_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 57 "$display", "X input : %f (0x%H)", W<0,r>, v0000025dfc44c880_0 {0 1 0};
    %vpi_func/r 3 58 "$itor", v0000025dfc44c4c0_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 58 "$display", "Y output: %f (0x%H)", W<0,r>, v0000025dfc44c4c0_0 {0 1 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dfc44d500_0, 0, 1;
    %load/vec4 v0000025dfc44c880_0;
    %addi 64, 0, 32;
    %store/vec4 v0000025dfc44c880_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v0000025dfc3df720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025dfc3df720_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call/w 3 64 "$finish" {0 0 0};
    %end;
    .scope S_0000025dfc3e5120;
t_0 %join;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "Top_tb.v";
    "Top.v";
    "fixed_128_add.v";
    "fixed_128_mult.v";
