# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# RUN: llc -mtriple aie -run-pass=instruction-select %s -verify-machineinstrs -o - | FileCheck %s

---
name: and_s32
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6, $r7
    ; CHECK-LABEL: name: and_s32
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY $r6
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr = COPY $r7
    ; CHECK-NEXT: [[AND:%[0-9]+]]:gpr = AND [[COPY]], [[COPY1]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[AND]]
    %0:gprregbank(s32) = COPY $r6
    %1:gprregbank(s32) = COPY $r7
    %2:gprregbank(s32) = G_AND %0, %1
    PseudoRET implicit $lr, implicit %2
...

---
name: and_mask_255_to_zext8
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6
    ; CHECK-LABEL: name: and_mask_255_to_zext8
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY $r6
    ; CHECK-NEXT: [[ZE8_:%[0-9]+]]:gpr = ZE8 [[COPY]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[ZE8_]]
    %0:gprregbank(s32) = COPY $r6
    %1:gprregbank(s32) = G_CONSTANT i32 255
    %2:gprregbank(s32) = G_AND %0, %1
    PseudoRET implicit $lr, implicit %2
...

---
name: and_mask_65535_to_zext16
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6
    ; CHECK-LABEL: name: and_mask_65535_to_zext16
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY $r6
    ; CHECK-NEXT: [[ZE16_:%[0-9]+]]:gpr = ZE16 [[COPY]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[ZE16_]]
    %0:gprregbank(s32) = COPY $r6
    %1:gprregbank(s32) = G_CONSTANT i32 65535
    %2:gprregbank(s32) = G_AND %0, %1
    PseudoRET implicit $lr, implicit %2
...
