# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:40 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins_valid[0] ins_valid[1] outs_ready \
 index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs_valid index[0] index[1] index_valid

.latch        n62 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n67 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n72 control.tehb.dataReg[0]  0
.latch        n77 control.tehb.dataReg[1]  0
.latch        n82 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n47
01 1
.names control.tehb.control.fullReg new_n47 ins_ready[1]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n50
11 1
.names ins_ready[1] new_n50 index[0]
00 0
.names ins[0] index[0] new_n52
10 1
.names ins[2] index[0] new_n53
11 1
.names new_n52 new_n53 new_n54
00 1
.names index[1] index[0] new_n55
11 1
.names index[1] index[0] new_n56
00 1
.names new_n55 new_n56 new_n57
00 1
.names new_n54 new_n57 new_n58
00 1
.names ins[4] index[0] new_n59
10 1
.names ins[6] index[0] new_n60
11 1
.names new_n59 new_n60 new_n61
00 1
.names new_n57 new_n61 new_n62_1
10 1
.names new_n58 new_n62_1 new_n63
00 1
.names index[1] new_n63 outs[0]
00 1
.names ins[1] index[0] new_n65
10 1
.names ins[3] index[0] new_n66
11 1
.names new_n65 new_n66 new_n67_1
00 1
.names new_n57 new_n67_1 new_n68
00 1
.names ins[5] index[0] new_n69
10 1
.names ins[7] index[0] new_n70
11 1
.names new_n69 new_n70 new_n71
00 1
.names new_n57 new_n71 new_n72_1
10 1
.names new_n68 new_n72_1 new_n73
00 1
.names index[1] new_n73 outs[1]
00 1
.names ins[2] index[0] new_n75
10 1
.names ins[4] index[0] new_n76
11 1
.names new_n75 new_n76 new_n77_1
00 1
.names new_n57 new_n77_1 new_n78
00 1
.names ins[6] index[0] new_n79
10 1
.names ins[8] index[0] new_n80
11 1
.names new_n79 new_n80 new_n81
00 1
.names new_n57 new_n81 new_n82_1
10 1
.names new_n78 new_n82_1 new_n83
00 1
.names index[1] new_n83 outs[2]
00 1
.names ins[3] index[0] new_n85
10 1
.names ins[5] index[0] new_n86
11 1
.names new_n85 new_n86 new_n87
00 1
.names new_n57 new_n87 new_n88
00 1
.names ins[7] index[0] new_n89
10 1
.names ins[9] index[0] new_n90
11 1
.names new_n89 new_n90 new_n91
00 1
.names new_n57 new_n91 new_n92
10 1
.names new_n88 new_n92 new_n93
00 1
.names index[1] new_n93 outs[3]
00 1
.names new_n57 new_n61 new_n95
00 1
.names ins[8] index[0] new_n96
10 1
.names ins[10] index[0] new_n97
11 1
.names new_n96 new_n97 new_n98
00 1
.names new_n57 new_n98 new_n99
10 1
.names new_n95 new_n99 new_n100
00 1
.names index[1] new_n100 outs[4]
00 1
.names new_n57 new_n71 new_n102
01 1
.names ins[11] index[0] new_n103
01 1
.names index[1] new_n103 new_n104
00 1
.names new_n102 new_n104 outs[5]
01 1
.names ins_valid[0] new_n47 new_n106
00 1
.names control.tehb.control.fullReg new_n106 new_n107
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n107 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n107 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n110
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n111
01 1
.names new_n110 new_n111 new_n112
00 1
.names rst new_n112 new_n113
00 1
.names new_n107 new_n113 n82
01 1
.names new_n110 n82 n62
01 0
.names new_n111 n82 n67
01 0
.names control.tehb.control.fullReg new_n106 new_n117
00 1
.names new_n112 new_n117 new_n118
01 1
.names control.tehb.dataReg[0] new_n118 new_n119
10 1
.names new_n47 new_n118 new_n120
11 1
.names new_n119 new_n120 new_n121
00 1
.names rst new_n121 n72
00 1
.names rst control.tehb.dataReg[1] new_n123
01 1
.names new_n118 new_n123 n77
01 1
.end
