TimeQuest Timing Analyzer report for final-project
Wed Dec 06 21:49:48 2017
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Recovery: 'clock'
 15. Slow 1200mV 85C Model Removal: 'clock'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clock'
 24. Slow 1200mV 0C Model Hold: 'clock'
 25. Slow 1200mV 0C Model Recovery: 'clock'
 26. Slow 1200mV 0C Model Removal: 'clock'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clock'
 34. Fast 1200mV 0C Model Hold: 'clock'
 35. Fast 1200mV 0C Model Recovery: 'clock'
 36. Fast 1200mV 0C Model Removal: 'clock'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; final-project                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  36.5%      ;
;     Processor 3            ;  34.6%      ;
;     Processor 4            ;  33.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 18.04 MHz ; 18.04 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clock ; -31.582 ; -14362.081        ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.236 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+---------+----------------------+
; Clock ; Slack   ; End Point TNS        ;
+-------+---------+----------------------+
; clock ; -21.971 ; -4818.805            ;
+-------+---------+----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clock ; 2.155 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -2733.949                        ;
+-------+--------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                              ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -31.582 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 28.600     ;
; -31.582 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 28.600     ;
; -31.573 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.585     ;
; -31.573 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.585     ;
; -31.566 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.985     ; 28.579     ;
; -31.566 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.985     ; 28.579     ;
; -31.407 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.419     ;
; -31.407 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.419     ;
; -31.376 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.388     ;
; -31.376 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.388     ;
; -31.350 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.362     ;
; -31.350 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.362     ;
; -31.347 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.359     ;
; -31.347 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.359     ;
; -31.344 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.961     ; 28.381     ;
; -31.344 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.961     ; 28.381     ;
; -31.314 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.326     ;
; -31.314 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.326     ;
; -31.285 ; pipelineLatch:latchMW|servoReg[0]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 28.303     ;
; -31.285 ; pipelineLatch:latchMW|servoReg[0]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 28.303     ;
; -31.285 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.297     ;
; -31.285 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.297     ;
; -31.244 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.256     ;
; -31.244 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.256     ;
; -31.242 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.254     ;
; -31.242 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.254     ;
; -31.230 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 28.248     ;
; -31.230 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 28.248     ;
; -31.194 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.985     ; 28.207     ;
; -31.194 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.985     ; 28.207     ;
; -31.133 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.145     ;
; -31.133 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.145     ;
; -31.072 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.084     ;
; -31.072 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.084     ;
; -31.070 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 28.088     ;
; -31.064 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.985     ; 28.077     ;
; -31.064 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.985     ; 28.077     ;
; -31.061 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 28.073     ;
; -31.054 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.985     ; 28.067     ;
; -31.013 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[16].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 28.031     ;
; -31.013 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[16].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 28.031     ;
; -30.973 ; pipelineLatch:latchMW|servoReg[1]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 27.991     ;
; -30.973 ; pipelineLatch:latchMW|servoReg[1]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 27.991     ;
; -30.902 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.914     ;
; -30.902 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.914     ;
; -30.895 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.907     ;
; -30.864 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.876     ;
; -30.863 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.985     ; 27.876     ;
; -30.863 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.985     ; 27.876     ;
; -30.862 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.874     ;
; -30.862 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.874     ;
; -30.838 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.850     ;
; -30.835 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.847     ;
; -30.832 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.961     ; 27.869     ;
; -30.802 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.814     ;
; -30.773 ; pipelineLatch:latchMW|servoReg[0]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 27.791     ;
; -30.773 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.785     ;
; -30.733 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.985     ; 27.746     ;
; -30.733 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.985     ; 27.746     ;
; -30.732 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.744     ;
; -30.730 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.742     ;
; -30.718 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 27.736     ;
; -30.708 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.981     ; 27.725     ;
; -30.708 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[19].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.970     ; 27.736     ;
; -30.708 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[19].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.970     ; 27.736     ;
; -30.706 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 27.724     ;
; -30.699 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.987     ; 27.710     ;
; -30.697 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.709     ;
; -30.697 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.709     ;
; -30.697 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.709     ;
; -30.692 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.704     ;
; -30.690 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -3.985     ; 27.703     ;
; -30.682 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.985     ; 27.695     ;
; -30.667 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[17].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.967     ; 27.698     ;
; -30.667 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[17].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.967     ; 27.698     ;
; -30.622 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.634     ;
; -30.622 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.634     ;
; -30.621 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.633     ;
; -30.612 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[15].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.974     ; 27.636     ;
; -30.612 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[15].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.974     ; 27.636     ;
; -30.560 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.572     ;
; -30.552 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.985     ; 27.565     ;
; -30.550 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[1].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.969     ; 27.579     ;
; -30.550 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[1].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.969     ; 27.579     ;
; -30.545 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.557     ;
; -30.545 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.557     ;
; -30.533 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.987     ; 27.544     ;
; -30.531 ; pipelineLatch:latchMW|irDatareg[16]                                      ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 27.549     ;
; -30.531 ; pipelineLatch:latchMW|irDatareg[16]                                      ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 27.549     ;
; -30.531 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.543     ;
; -30.502 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.987     ; 27.513     ;
; -30.501 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[16].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.980     ; 27.519     ;
; -30.500 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.512     ;
; -30.493 ; pipelineLatch:latchMW|irDatareg[31]                                      ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.974     ; 27.517     ;
; -30.493 ; pipelineLatch:latchMW|irDatareg[31]                                      ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.974     ; 27.517     ;
; -30.482 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[30].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.974     ; 27.506     ;
; -30.482 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[30].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.974     ; 27.506     ;
; -30.476 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.987     ; 27.487     ;
; -30.474 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -3.986     ; 27.486     ;
; -30.473 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.987     ; 27.484     ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.236 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[15].my_dff|q ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[15].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.416      ; 4.838      ;
; 0.331 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.391      ; 4.908      ;
; 0.380 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[22].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.417      ; 4.983      ;
; 0.384 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[21].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[21].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[12].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[12].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[13].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[13].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[14].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[14].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[18].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[18].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[19].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[19].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[20].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[20].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[5].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[6].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[7].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[3].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.097      ; 0.669      ;
; 0.402 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[0].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[1].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[1].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[2].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[9].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[9].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[10].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[10].my_dff|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[1]                                                                                 ; IR_Receiver:IR|data[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[4]                                                                                 ; IR_Receiver:IR|data[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[15]                                                                                ; IR_Receiver:IR|data[15]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[14]                                                                                ; IR_Receiver:IR|data[14]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[13]                                                                                ; IR_Receiver:IR|data[13]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[2]                                                                                 ; IR_Receiver:IR|data[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[3]                                                                                 ; IR_Receiver:IR|data[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[11]                                                                                ; IR_Receiver:IR|data[11]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[12]                                                                                ; IR_Receiver:IR|data[12]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[7]                                                                                 ; IR_Receiver:IR|data[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[9]                                                                                 ; IR_Receiver:IR|data[9]                                                                                 ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[8]                                                                                 ; IR_Receiver:IR|data[8]                                                                                 ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[10]                                                                                ; IR_Receiver:IR|data[10]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[0]                                                                                 ; IR_Receiver:IR|data[0]                                                                                 ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[6]                                                                                 ; IR_Receiver:IR|data[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[5]                                                                                 ; IR_Receiver:IR|data[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[17]                                                                                ; IR_Receiver:IR|data[17]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[16]                                                                                ; IR_Receiver:IR|data[16]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[25]                                                                                ; IR_Receiver:IR|data[25]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[24]                                                                                ; IR_Receiver:IR|data[24]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[22]                                                                                ; IR_Receiver:IR|data[22]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[30]                                                                                ; IR_Receiver:IR|data[30]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[23]                                                                                ; IR_Receiver:IR|data[23]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[19]                                                                                ; IR_Receiver:IR|data[19]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[27]                                                                                ; IR_Receiver:IR|data[27]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[26]                                                                                ; IR_Receiver:IR|data[26]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[18]                                                                                ; IR_Receiver:IR|data[18]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[21]                                                                                ; IR_Receiver:IR|data[21]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[20]                                                                                ; IR_Receiver:IR|data[20]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[29]                                                                                ; IR_Receiver:IR|data[29]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_Receiver:IR|data[28]                                                                                ; IR_Receiver:IR|data[28]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; servoLogic:servoController|armController:servos|servoClk                                               ; servoLogic:servoController|armController:servos|servoClk                                               ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[8].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[8].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[11].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[11].my_dff|q ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[16].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[16].my_dff|q ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[17].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[17].my_dff|q ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[15].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[15].my_dff|q ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; IR_Receiver:IR|data[31]                                                                                ; IR_Receiver:IR|data[31]                                                                                ; clock        ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_Receiver:IR|state.DATAREAD                                                                          ; IR_Receiver:IR|state.DATAREAD                                                                          ; clock        ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_Receiver:IR|state.IDLE                                                                              ; IR_Receiver:IR|state.IDLE                                                                              ; clock        ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_Receiver:IR|state.GUIDANCE                                                                          ; IR_Receiver:IR|state.GUIDANCE                                                                          ; clock        ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.425 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:a|ecedffe:ffLoop[29].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.380      ; 4.991      ;
; 0.425 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[17].my_dff|q ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[17].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.413      ; 5.024      ;
; 0.440 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|counter34:counter|ecedffe:dff4|q                ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|counter34:counter|ecedffe:dff4|q                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff1|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff1|q                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.478 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:a|ecedffe:ffLoop[28].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.382      ; 5.046      ;
; 0.520 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[30].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.390      ; 5.096      ;
; 0.569 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[29].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.382      ; 5.137      ;
; 0.578 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.382      ; 5.146      ;
; 0.586 ; IR_Receiver:IR|data_buf[0]                                                                             ; IR_Receiver:IR|oDATA[0]                                                                                ; clock        ; clock       ; 0.000        ; 0.081      ; 0.853      ;
; 0.589 ; execute:executeInsn|multdiv:myMultDiv|ecedffe:whichOp|q                                                ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.174      ; 4.949      ;
; 0.590 ; IR_Receiver:IR|data_buf[18]                                                                            ; IR_Receiver:IR|oDATA[18]                                                                               ; clock        ; clock       ; 0.000        ; 0.080      ; 0.856      ;
; 0.593 ; IR_Receiver:IR|data[0]                                                                                 ; IR_Receiver:IR|data_buf[0]                                                                             ; clock        ; clock       ; 0.000        ; 0.082      ; 0.861      ;
; 0.594 ; IR_Receiver:IR|data_buf[24]                                                                            ; IR_Receiver:IR|oDATA[24]                                                                               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.861      ;
; 0.599 ; pipelineLatch:latchXM|irDatareg[10]                                                                    ; pipelineLatch:latchMW|irDatareg[10]                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.865      ;
; 0.599 ; pipelineLatch:latchXM|irDatareg[14]                                                                    ; pipelineLatch:latchMW|irDatareg[14]                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.865      ;
; 0.600 ; pipelineLatch:latchXM|ecedffe:errorReg|q                                                               ; pipelineLatch:latchMW|ecedffe:errorReg|q                                                               ; clock        ; clock       ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q                                ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[8].my_dff|q                                ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[8].my_dff|q                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; pipelineLatch:latchXM|irDatareg[18]                                                                    ; pipelineLatch:latchMW|irDatareg[18]                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; pipelineLatch:latchXM|irDatareg[7]                                                                     ; pipelineLatch:latchMW|irDatareg[7]                                                                     ; clock        ; clock       ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; pipelineLatch:latchXM|irDatareg[2]                                                                     ; pipelineLatch:latchMW|irDatareg[2]                                                                     ; clock        ; clock       ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; pipelineLatch:latchXM|irDatareg[30]                                                                    ; pipelineLatch:latchMW|irDatareg[30]                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; pipelineLatch:latchXM|irDatareg[26]                                                                    ; pipelineLatch:latchMW|irDatareg[26]                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; pipelineLatch:latchXM|irDatareg[28]                                                                    ; pipelineLatch:latchMW|irDatareg[28]                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; pipelineLatch:latchXM|irDatareg[29]                                                                    ; pipelineLatch:latchMW|irDatareg[29]                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; pipelineLatch:latchXM|irDatareg[17]                                                                    ; pipelineLatch:latchMW|irDatareg[17]                                                                    ; clock        ; clock       ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; pipelineLatch:latchXM|irDatareg[22]                                                                    ; pipelineLatch:latchMW|irDatareg[22]                                                                    ; clock        ; clock       ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; pipelineLatch:latchXM|register:immReg|ecedffe:ffLoop[1].my_dff|q                                       ; pipelineLatch:latchMW|register:immReg|ecedffe:ffLoop[1].my_dff|q                                       ; clock        ; clock       ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[0].my_dff|q                                ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[0].my_dff|q                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; pipelineLatch:latchXM|irDatareg[24]                                                                    ; pipelineLatch:latchMW|irDatareg[24]                                                                    ; clock        ; clock       ; 0.000        ; 0.079      ; 0.867      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock'                                                                                                                                                                                             ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -21.971 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.534      ; 23.503     ;
; -21.971 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.534      ; 23.503     ;
; -21.971 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.534      ; 23.503     ;
; -21.966 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.537      ; 23.501     ;
; -21.966 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 0.537      ; 23.501     ;
; -21.963 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 0.525      ; 23.486     ;
; -21.963 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.486     ;
; -21.963 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.486     ;
; -21.963 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.486     ;
; -21.963 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[24].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.486     ;
; -21.963 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.486     ;
; -21.963 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.525      ; 23.486     ;
; -21.963 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.525      ; 23.486     ;
; -21.963 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 0.525      ; 23.486     ;
; -21.962 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.523      ; 23.483     ;
; -21.962 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.483     ;
; -21.962 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.483     ;
; -21.962 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.483     ;
; -21.959 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.538      ; 23.495     ;
; -21.950 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.522      ; 23.470     ;
; -21.942 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.534      ; 23.474     ;
; -21.942 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.534      ; 23.474     ;
; -21.942 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.534      ; 23.474     ;
; -21.938 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.522      ; 23.458     ;
; -21.938 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.522      ; 23.458     ;
; -21.937 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.537      ; 23.472     ;
; -21.937 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 0.537      ; 23.472     ;
; -21.934 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 0.525      ; 23.457     ;
; -21.934 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.457     ;
; -21.934 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.457     ;
; -21.934 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.457     ;
; -21.934 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[24].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.457     ;
; -21.934 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.457     ;
; -21.934 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.525      ; 23.457     ;
; -21.934 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.525      ; 23.457     ;
; -21.934 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 0.525      ; 23.457     ;
; -21.933 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.523      ; 23.454     ;
; -21.933 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.454     ;
; -21.933 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.454     ;
; -21.933 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.454     ;
; -21.931 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.524      ; 23.453     ;
; -21.930 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.538      ; 23.466     ;
; -21.921 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.522      ; 23.441     ;
; -21.917 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 1.000        ; 0.523      ; 23.438     ;
; -21.917 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.438     ;
; -21.917 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.438     ;
; -21.917 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.438     ;
; -21.917 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.438     ;
; -21.917 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.438     ;
; -21.912 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.534      ; 23.444     ;
; -21.912 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.534      ; 23.444     ;
; -21.912 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.534      ; 23.444     ;
; -21.909 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.522      ; 23.429     ;
; -21.909 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.522      ; 23.429     ;
; -21.907 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.537      ; 23.442     ;
; -21.907 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 0.537      ; 23.442     ;
; -21.904 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 0.525      ; 23.427     ;
; -21.904 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.427     ;
; -21.904 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.427     ;
; -21.904 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.427     ;
; -21.904 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[24].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.427     ;
; -21.904 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.427     ;
; -21.904 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.525      ; 23.427     ;
; -21.904 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.525      ; 23.427     ;
; -21.904 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 0.525      ; 23.427     ;
; -21.903 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.523      ; 23.424     ;
; -21.903 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.424     ;
; -21.903 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.424     ;
; -21.903 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.424     ;
; -21.902 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.524      ; 23.424     ;
; -21.900 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.538      ; 23.436     ;
; -21.891 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.522      ; 23.411     ;
; -21.888 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 1.000        ; 0.523      ; 23.409     ;
; -21.888 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.409     ;
; -21.888 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.409     ;
; -21.888 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.409     ;
; -21.888 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.409     ;
; -21.888 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.409     ;
; -21.882 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.534      ; 23.414     ;
; -21.882 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.534      ; 23.414     ;
; -21.882 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.534      ; 23.414     ;
; -21.879 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.522      ; 23.399     ;
; -21.879 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.522      ; 23.399     ;
; -21.877 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.537      ; 23.412     ;
; -21.877 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 0.537      ; 23.412     ;
; -21.874 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 0.525      ; 23.397     ;
; -21.874 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.397     ;
; -21.874 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.397     ;
; -21.874 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.397     ;
; -21.874 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[24].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.397     ;
; -21.874 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.525      ; 23.397     ;
; -21.874 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.525      ; 23.397     ;
; -21.874 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.525      ; 23.397     ;
; -21.874 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 0.525      ; 23.397     ;
; -21.873 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.523      ; 23.394     ;
; -21.873 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.394     ;
; -21.873 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.394     ;
; -21.873 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.523      ; 23.394     ;
; -21.872 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.524      ; 23.394     ;
; -21.870 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.538      ; 23.406     ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock'                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.155 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.357      ; 3.698      ;
; 2.155 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.357      ; 3.698      ;
; 2.155 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.357      ; 3.698      ;
; 2.155 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[2].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.357      ; 3.698      ;
; 2.231 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[7].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.797      ; 6.214      ;
; 2.241 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.788      ; 6.215      ;
; 2.241 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[6].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.788      ; 6.215      ;
; 2.242 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[6].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.788      ; 6.216      ;
; 2.242 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[17].my_dff|q       ; clock        ; clock       ; 0.000        ; 3.788      ; 6.216      ;
; 2.243 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[3].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.786      ; 6.215      ;
; 2.243 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[3].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.786      ; 6.215      ;
; 2.245 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.777      ; 6.208      ;
; 2.245 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[9].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.777      ; 6.208      ;
; 2.245 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[11].my_dff|q       ; clock        ; clock       ; 0.000        ; 3.777      ; 6.208      ;
; 2.260 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.768      ; 6.214      ;
; 2.260 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[0].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.768      ; 6.214      ;
; 2.260 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[13].my_dff|q       ; clock        ; clock       ; 0.000        ; 3.768      ; 6.214      ;
; 2.261 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.769      ; 6.216      ;
; 2.261 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.768      ; 6.215      ;
; 2.261 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[4].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.768      ; 6.215      ;
; 2.261 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[8].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.768      ; 6.215      ;
; 2.261 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[0].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.768      ; 6.215      ;
; 2.261 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.768      ; 6.215      ;
; 2.261 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.768      ; 6.215      ;
; 2.263 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[2].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.765      ; 6.214      ;
; 2.263 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[2].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.765      ; 6.214      ;
; 2.265 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[12].my_dff|q       ; clock        ; clock       ; 0.000        ; 3.756      ; 6.207      ;
; 2.293 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.369      ; 3.848      ;
; 2.293 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.369      ; 3.848      ;
; 2.293 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.369      ; 3.848      ;
; 2.293 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[2].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.369      ; 3.848      ;
; 2.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.359      ; 3.897      ;
; 2.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[18].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.359      ; 3.897      ;
; 2.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[21].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.359      ; 3.897      ;
; 2.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.359      ; 3.897      ;
; 2.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.359      ; 3.897      ;
; 2.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[2].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.359      ; 3.897      ;
; 2.499 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.371      ; 4.056      ;
; 2.499 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[18].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.371      ; 4.056      ;
; 2.499 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[21].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.371      ; 4.056      ;
; 2.499 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.371      ; 4.056      ;
; 2.499 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.371      ; 4.056      ;
; 2.499 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[2].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.371      ; 4.056      ;
; 2.507 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.369      ; 4.062      ;
; 2.507 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.369      ; 4.062      ;
; 2.507 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.369      ; 4.062      ;
; 2.507 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[2].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.369      ; 4.062      ;
; 2.515 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.369      ; 4.070      ;
; 2.515 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.369      ; 4.070      ;
; 2.515 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.369      ; 4.070      ;
; 2.515 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[2].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.369      ; 4.070      ;
; 2.545 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[8].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.321      ; 4.052      ;
; 2.545 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[1].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.321      ; 4.052      ;
; 2.585 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 0.927      ; 3.698      ;
; 2.585 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[20].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.927      ; 3.698      ;
; 2.644 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.373      ; 4.203      ;
; 2.644 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 0.000        ; 1.373      ; 4.203      ;
; 2.644 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 1.373      ; 4.203      ;
; 2.644 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 0.000        ; 1.373      ; 4.203      ;
; 2.644 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 1.373      ; 4.203      ;
; 2.644 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.373      ; 4.203      ;
; 2.644 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.373      ; 4.203      ;
; 2.644 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[17].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.373      ; 4.203      ;
; 2.644 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[21].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.373      ; 4.203      ;
; 2.644 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[25].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.373      ; 4.203      ;
; 2.644 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.373      ; 4.203      ;
; 2.664 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.356      ; 4.206      ;
; 2.664 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.356      ; 4.206      ;
; 2.664 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[8].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.356      ; 4.206      ;
; 2.664 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.356      ; 4.206      ;
; 2.672 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.372      ; 4.230      ;
; 2.672 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.372      ; 4.230      ;
; 2.672 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[8].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.372      ; 4.230      ;
; 2.675 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[19].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.357      ; 4.218      ;
; 2.677 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[1].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.358      ; 4.221      ;
; 2.677 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.358      ; 4.221      ;
; 2.677 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.358      ; 4.221      ;
; 2.677 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; clock        ; clock       ; 0.000        ; 1.358      ; 4.221      ;
; 2.677 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[3].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.358      ; 4.221      ;
; 2.677 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; clock        ; clock       ; 0.000        ; 1.358      ; 4.221      ;
; 2.679 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.371      ; 4.236      ;
; 2.679 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.371      ; 4.236      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[1].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.340      ; 6.214      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.342      ; 6.216      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 3.343      ; 6.217      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 3.343      ; 6.217      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 3.343      ; 6.217      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 0.000        ; 3.343      ; 6.217      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.342      ; 6.216      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.341      ; 6.215      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.341      ; 6.215      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.342      ; 6.216      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.343      ; 6.217      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.342      ; 6.216      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.342      ; 6.216      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valAReg|ecedffe:ffLoop[7].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.341      ; 6.215      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valAReg|ecedffe:ffLoop[9].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.341      ; 6.215      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valAReg|ecedffe:ffLoop[3].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.341      ; 6.215      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valAReg|ecedffe:ffLoop[6].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.341      ; 6.215      ;
; 2.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[3].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.341      ; 6.215      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 19.57 MHz ; 19.57 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clock ; -28.894 ; -13087.484       ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.114 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+---------+---------------------+
; Clock ; Slack   ; End Point TNS       ;
+-------+---------+---------------------+
; clock ; -20.180 ; -4396.260           ;
+-------+---------+---------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clock ; 1.892 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -2728.317                       ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                               ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -28.894 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 26.248     ;
; -28.894 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 26.248     ;
; -28.748 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 26.098     ;
; -28.748 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 26.098     ;
; -28.742 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.648     ; 26.093     ;
; -28.742 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.648     ; 26.093     ;
; -28.660 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 26.010     ;
; -28.660 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 26.010     ;
; -28.631 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.981     ;
; -28.631 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.981     ;
; -28.628 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.982     ;
; -28.628 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.982     ;
; -28.600 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.650     ; 25.949     ;
; -28.600 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.650     ; 25.949     ;
; -28.598 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.948     ;
; -28.598 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.948     ;
; -28.586 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.625     ; 25.960     ;
; -28.586 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.625     ; 25.960     ;
; -28.575 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.925     ;
; -28.575 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.925     ;
; -28.548 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.898     ;
; -28.548 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.898     ;
; -28.510 ; pipelineLatch:latchMW|servoReg[0]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.864     ;
; -28.510 ; pipelineLatch:latchMW|servoReg[0]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.864     ;
; -28.484 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.650     ; 25.833     ;
; -28.484 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.650     ; 25.833     ;
; -28.477 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.827     ;
; -28.477 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.827     ;
; -28.447 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.801     ;
; -28.427 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[16].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.781     ;
; -28.427 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[16].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.781     ;
; -28.411 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.761     ;
; -28.411 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.761     ;
; -28.399 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.648     ; 25.750     ;
; -28.399 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.648     ; 25.750     ;
; -28.350 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.700     ;
; -28.350 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.700     ;
; -28.349 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.648     ; 25.700     ;
; -28.349 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.648     ; 25.700     ;
; -28.316 ; pipelineLatch:latchMW|servoReg[1]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.670     ;
; -28.316 ; pipelineLatch:latchMW|servoReg[1]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.670     ;
; -28.301 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.651     ;
; -28.295 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.648     ; 25.646     ;
; -28.213 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.563     ;
; -28.203 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.553     ;
; -28.203 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.553     ;
; -28.184 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.534     ;
; -28.181 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.535     ;
; -28.171 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.646     ; 25.524     ;
; -28.153 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.648     ; 25.504     ;
; -28.153 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.648     ; 25.504     ;
; -28.153 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.650     ; 25.502     ;
; -28.151 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.501     ;
; -28.139 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.625     ; 25.513     ;
; -28.128 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.478     ;
; -28.109 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.459     ;
; -28.109 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.459     ;
; -28.107 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.461     ;
; -28.101 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.451     ;
; -28.088 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[17].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.631     ; 25.456     ;
; -28.088 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[17].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.631     ; 25.456     ;
; -28.067 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[15].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.639     ; 25.427     ;
; -28.067 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[15].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.639     ; 25.427     ;
; -28.063 ; pipelineLatch:latchMW|servoReg[0]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.417     ;
; -28.056 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.648     ; 25.407     ;
; -28.056 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.648     ; 25.407     ;
; -28.037 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.650     ; 25.386     ;
; -28.030 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.380     ;
; -28.025 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.650     ; 25.374     ;
; -28.019 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.369     ;
; -27.980 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[30].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.639     ; 25.340     ;
; -27.980 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[30].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.639     ; 25.340     ;
; -27.980 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[16].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.334     ;
; -27.967 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.317     ;
; -27.967 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.317     ;
; -27.964 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.314     ;
; -27.961 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.311     ;
; -27.960 ; pipelineLatch:latchMW|irDatareg[16]                                      ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.314     ;
; -27.960 ; pipelineLatch:latchMW|irDatareg[16]                                      ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.314     ;
; -27.955 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -3.648     ; 25.306     ;
; -27.952 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.648     ; 25.303     ;
; -27.946 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.296     ;
; -27.946 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.296     ;
; -27.937 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.650     ; 25.286     ;
; -27.913 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[19].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.634     ; 25.278     ;
; -27.913 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[19].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.634     ; 25.278     ;
; -27.908 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.650     ; 25.257     ;
; -27.905 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.646     ; 25.258     ;
; -27.903 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.253     ;
; -27.902 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.648     ; 25.253     ;
; -27.892 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[1].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.635     ; 25.256     ;
; -27.892 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[1].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.635     ; 25.256     ;
; -27.877 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.651     ; 25.225     ;
; -27.875 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.650     ; 25.224     ;
; -27.873 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.223     ;
; -27.870 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.220     ;
; -27.870 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.649     ; 25.220     ;
; -27.869 ; pipelineLatch:latchMW|servoReg[1]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.645     ; 25.223     ;
; -27.863 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -3.626     ; 25.236     ;
; -27.856 ; pipelineLatch:latchMW|irDatareg[31]                                      ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.639     ; 25.216     ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.114 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[15].my_dff|q ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[15].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.046      ; 4.331      ;
; 0.230 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[22].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.047      ; 4.448      ;
; 0.263 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.021      ; 4.455      ;
; 0.270 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[17].my_dff|q ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[17].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.043      ; 4.484      ;
; 0.337 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[21].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[21].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[12].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[12].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[13].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[13].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[14].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[14].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[18].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[18].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[19].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[19].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[20].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[20].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[3].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[5].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[6].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[7].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.087      ; 0.597      ;
; 0.353 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[0].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[2].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; IR_Receiver:IR|data[15]                                                                                ; IR_Receiver:IR|data[15]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_Receiver:IR|data[2]                                                                                 ; IR_Receiver:IR|data[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_Receiver:IR|data[0]                                                                                 ; IR_Receiver:IR|data[0]                                                                                 ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_Receiver:IR|data[6]                                                                                 ; IR_Receiver:IR|data[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_Receiver:IR|data[5]                                                                                 ; IR_Receiver:IR|data[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; servoLogic:servoController|armController:servos|servoClk                                               ; servoLogic:servoController|armController:servos|servoClk                                               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[1].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[1].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[8].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[8].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[9].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[9].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[10].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[10].my_dff|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[11].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[11].my_dff|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[16].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[16].my_dff|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[17].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[17].my_dff|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[15].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[15].my_dff|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[1]                                                                                 ; IR_Receiver:IR|data[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[4]                                                                                 ; IR_Receiver:IR|data[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[14]                                                                                ; IR_Receiver:IR|data[14]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[13]                                                                                ; IR_Receiver:IR|data[13]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[3]                                                                                 ; IR_Receiver:IR|data[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[11]                                                                                ; IR_Receiver:IR|data[11]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[12]                                                                                ; IR_Receiver:IR|data[12]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[7]                                                                                 ; IR_Receiver:IR|data[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[9]                                                                                 ; IR_Receiver:IR|data[9]                                                                                 ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[8]                                                                                 ; IR_Receiver:IR|data[8]                                                                                 ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[10]                                                                                ; IR_Receiver:IR|data[10]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[17]                                                                                ; IR_Receiver:IR|data[17]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[16]                                                                                ; IR_Receiver:IR|data[16]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[25]                                                                                ; IR_Receiver:IR|data[25]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[24]                                                                                ; IR_Receiver:IR|data[24]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[22]                                                                                ; IR_Receiver:IR|data[22]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[30]                                                                                ; IR_Receiver:IR|data[30]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[31]                                                                                ; IR_Receiver:IR|data[31]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[23]                                                                                ; IR_Receiver:IR|data[23]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[19]                                                                                ; IR_Receiver:IR|data[19]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[27]                                                                                ; IR_Receiver:IR|data[27]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[26]                                                                                ; IR_Receiver:IR|data[26]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[18]                                                                                ; IR_Receiver:IR|data[18]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[21]                                                                                ; IR_Receiver:IR|data[21]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[20]                                                                                ; IR_Receiver:IR|data[20]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[29]                                                                                ; IR_Receiver:IR|data[29]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|data[28]                                                                                ; IR_Receiver:IR|data[28]                                                                                ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|state.DATAREAD                                                                          ; IR_Receiver:IR|state.DATAREAD                                                                          ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|state.IDLE                                                                              ; IR_Receiver:IR|state.IDLE                                                                              ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IR_Receiver:IR|state.GUIDANCE                                                                          ; IR_Receiver:IR|state.GUIDANCE                                                                          ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:a|ecedffe:ffLoop[29].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.010      ; 4.536      ;
; 0.362 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:a|ecedffe:ffLoop[28].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.011      ; 4.544      ;
; 0.383 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[30].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.020      ; 4.574      ;
; 0.387 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|counter34:counter|ecedffe:dff4|q                ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|counter34:counter|ecedffe:dff4|q                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff1|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff1|q                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.421 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[29].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.010      ; 4.602      ;
; 0.455 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:a|ecedffe:ffLoop[30].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.010      ; 4.636      ;
; 0.517 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[14].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[14].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.030      ; 4.718      ;
; 0.525 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[1].my_dff|q           ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[1].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 4.026      ; 4.722      ;
; 0.529 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[17].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[17].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.040      ; 4.740      ;
; 0.530 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[22].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[22].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.032      ; 4.733      ;
; 0.531 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:a|ecedffe:ffLoop[27].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.011      ; 4.713      ;
; 0.533 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[28].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.010      ; 4.714      ;
; 0.539 ; IR_Receiver:IR|data_buf[0]                                                                             ; IR_Receiver:IR|oDATA[0]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.782      ;
; 0.542 ; IR_Receiver:IR|data_buf[24]                                                                            ; IR_Receiver:IR|oDATA[24]                                                                               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.785      ;
; 0.543 ; execute:executeInsn|multdiv:myMultDiv|ecedffe:whichOp|q                                                ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 3.796      ; 4.510      ;
; 0.543 ; IR_Receiver:IR|data_buf[18]                                                                            ; IR_Receiver:IR|oDATA[18]                                                                               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.786      ;
; 0.545 ; pipelineLatch:latchXM|irDatareg[18]                                                                    ; pipelineLatch:latchMW|irDatareg[18]                                                                    ; clock        ; clock       ; 0.000        ; 0.074      ; 0.790      ;
; 0.546 ; IR_Receiver:IR|data[0]                                                                                 ; IR_Receiver:IR|data_buf[0]                                                                             ; clock        ; clock       ; 0.000        ; 0.075      ; 0.792      ;
; 0.546 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[8].my_dff|q                                ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[8].my_dff|q                                ; clock        ; clock       ; 0.000        ; 0.074      ; 0.791      ;
; 0.546 ; pipelineLatch:latchXM|irDatareg[10]                                                                    ; pipelineLatch:latchMW|irDatareg[10]                                                                    ; clock        ; clock       ; 0.000        ; 0.073      ; 0.790      ;
; 0.546 ; pipelineLatch:latchXM|irDatareg[24]                                                                    ; pipelineLatch:latchMW|irDatareg[24]                                                                    ; clock        ; clock       ; 0.000        ; 0.074      ; 0.791      ;
; 0.546 ; pipelineLatch:latchXM|irDatareg[7]                                                                     ; pipelineLatch:latchMW|irDatareg[7]                                                                     ; clock        ; clock       ; 0.000        ; 0.074      ; 0.791      ;
; 0.546 ; pipelineLatch:latchXM|irDatareg[2]                                                                     ; pipelineLatch:latchMW|irDatareg[2]                                                                     ; clock        ; clock       ; 0.000        ; 0.074      ; 0.791      ;
; 0.546 ; pipelineLatch:latchXM|irDatareg[14]                                                                    ; pipelineLatch:latchMW|irDatareg[14]                                                                    ; clock        ; clock       ; 0.000        ; 0.073      ; 0.790      ;
; 0.546 ; pipelineLatch:latchXM|irDatareg[17]                                                                    ; pipelineLatch:latchMW|irDatareg[17]                                                                    ; clock        ; clock       ; 0.000        ; 0.074      ; 0.791      ;
; 0.546 ; pipelineLatch:latchXM|irDatareg[26]                                                                    ; pipelineLatch:latchMW|irDatareg[26]                                                                    ; clock        ; clock       ; 0.000        ; 0.074      ; 0.791      ;
; 0.546 ; pipelineLatch:latchXM|irDatareg[28]                                                                    ; pipelineLatch:latchMW|irDatareg[28]                                                                    ; clock        ; clock       ; 0.000        ; 0.074      ; 0.791      ;
; 0.546 ; pipelineLatch:latchXM|register:immReg|ecedffe:ffLoop[1].my_dff|q                                       ; pipelineLatch:latchMW|register:immReg|ecedffe:ffLoop[1].my_dff|q                                       ; clock        ; clock       ; 0.000        ; 0.074      ; 0.791      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock'                                                                                                                                                                                              ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -20.180 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.512      ; 21.691     ;
; -20.180 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.512      ; 21.691     ;
; -20.180 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.512      ; 21.691     ;
; -20.177 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.514      ; 21.690     ;
; -20.177 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 0.514      ; 21.690     ;
; -20.174 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.501      ; 21.674     ;
; -20.174 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.674     ;
; -20.174 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.674     ;
; -20.174 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.674     ;
; -20.173 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.515      ; 21.687     ;
; -20.169 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 0.503      ; 21.671     ;
; -20.169 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.671     ;
; -20.169 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.671     ;
; -20.169 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.671     ;
; -20.169 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[24].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.671     ;
; -20.169 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.671     ;
; -20.169 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.503      ; 21.671     ;
; -20.169 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.503      ; 21.671     ;
; -20.169 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 0.503      ; 21.671     ;
; -20.163 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.501      ; 21.663     ;
; -20.155 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.500      ; 21.654     ;
; -20.155 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.500      ; 21.654     ;
; -20.151 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.512      ; 21.662     ;
; -20.151 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.512      ; 21.662     ;
; -20.151 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.512      ; 21.662     ;
; -20.148 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.514      ; 21.661     ;
; -20.148 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 0.514      ; 21.661     ;
; -20.147 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.502      ; 21.648     ;
; -20.145 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.501      ; 21.645     ;
; -20.145 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.645     ;
; -20.145 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.645     ;
; -20.145 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.645     ;
; -20.144 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.515      ; 21.658     ;
; -20.140 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 0.503      ; 21.642     ;
; -20.140 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.642     ;
; -20.140 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.642     ;
; -20.140 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.642     ;
; -20.140 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[24].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.642     ;
; -20.140 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.642     ;
; -20.140 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.503      ; 21.642     ;
; -20.140 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.503      ; 21.642     ;
; -20.140 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 0.503      ; 21.642     ;
; -20.135 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 1.000        ; 0.501      ; 21.635     ;
; -20.135 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.635     ;
; -20.135 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.635     ;
; -20.135 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.635     ;
; -20.135 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.635     ;
; -20.135 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.635     ;
; -20.134 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.501      ; 21.634     ;
; -20.126 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.500      ; 21.625     ;
; -20.126 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.500      ; 21.625     ;
; -20.118 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.502      ; 21.619     ;
; -20.106 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 1.000        ; 0.501      ; 21.606     ;
; -20.106 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.606     ;
; -20.106 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.606     ;
; -20.106 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.606     ;
; -20.106 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.606     ;
; -20.106 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.606     ;
; -20.095 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.512      ; 21.606     ;
; -20.095 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.512      ; 21.606     ;
; -20.095 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.512      ; 21.606     ;
; -20.092 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.514      ; 21.605     ;
; -20.092 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 0.514      ; 21.605     ;
; -20.089 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.501      ; 21.589     ;
; -20.089 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.589     ;
; -20.089 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.589     ;
; -20.089 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.589     ;
; -20.088 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.515      ; 21.602     ;
; -20.084 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 0.503      ; 21.586     ;
; -20.084 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.586     ;
; -20.084 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.586     ;
; -20.084 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.586     ;
; -20.084 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[24].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.586     ;
; -20.084 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.586     ;
; -20.084 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.503      ; 21.586     ;
; -20.084 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.503      ; 21.586     ;
; -20.084 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 0.503      ; 21.586     ;
; -20.078 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.501      ; 21.578     ;
; -20.070 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.500      ; 21.569     ;
; -20.070 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.500      ; 21.569     ;
; -20.068 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.512      ; 21.579     ;
; -20.068 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.512      ; 21.579     ;
; -20.068 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.512      ; 21.579     ;
; -20.065 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.514      ; 21.578     ;
; -20.065 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 0.514      ; 21.578     ;
; -20.062 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.502      ; 21.563     ;
; -20.062 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.501      ; 21.562     ;
; -20.062 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.562     ;
; -20.062 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.562     ;
; -20.062 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.501      ; 21.562     ;
; -20.061 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.515      ; 21.575     ;
; -20.057 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 0.503      ; 21.559     ;
; -20.057 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.559     ;
; -20.057 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.559     ;
; -20.057 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.559     ;
; -20.057 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[24].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.559     ;
; -20.057 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.503      ; 21.559     ;
; -20.057 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.503      ; 21.559     ;
; -20.057 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.503      ; 21.559     ;
; -20.057 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 0.503      ; 21.559     ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock'                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.892 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.261      ; 3.324      ;
; 1.892 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.261      ; 3.324      ;
; 1.892 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.261      ; 3.324      ;
; 1.892 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[2].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.261      ; 3.324      ;
; 1.950 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[7].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.451      ; 5.572      ;
; 1.961 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[3].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.440      ; 5.572      ;
; 1.961 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[3].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.440      ; 5.572      ;
; 1.962 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.440      ; 5.573      ;
; 1.962 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[6].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.441      ; 5.574      ;
; 1.962 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[17].my_dff|q       ; clock        ; clock       ; 0.000        ; 3.441      ; 5.574      ;
; 1.962 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[6].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.440      ; 5.573      ;
; 1.964 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.429      ; 5.564      ;
; 1.964 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[9].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.429      ; 5.564      ;
; 1.964 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[11].my_dff|q       ; clock        ; clock       ; 0.000        ; 3.429      ; 5.564      ;
; 1.979 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.422      ; 5.572      ;
; 1.979 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[0].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.422      ; 5.572      ;
; 1.979 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[13].my_dff|q       ; clock        ; clock       ; 0.000        ; 3.422      ; 5.572      ;
; 1.980 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.421      ; 5.572      ;
; 1.980 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[2].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.420      ; 5.571      ;
; 1.980 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[4].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.421      ; 5.572      ;
; 1.980 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[8].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.421      ; 5.572      ;
; 1.980 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[2].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.420      ; 5.571      ;
; 1.980 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[0].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.421      ; 5.572      ;
; 1.980 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.421      ; 5.572      ;
; 1.980 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.421      ; 5.572      ;
; 1.981 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.422      ; 5.574      ;
; 1.982 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[12].my_dff|q       ; clock        ; clock       ; 0.000        ; 3.410      ; 5.563      ;
; 2.030 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.273      ; 3.474      ;
; 2.030 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.273      ; 3.474      ;
; 2.030 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.273      ; 3.474      ;
; 2.030 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[2].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.273      ; 3.474      ;
; 2.064 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.263      ; 3.498      ;
; 2.064 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[18].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.263      ; 3.498      ;
; 2.064 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[21].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.263      ; 3.498      ;
; 2.064 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.263      ; 3.498      ;
; 2.064 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.263      ; 3.498      ;
; 2.064 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[2].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.263      ; 3.498      ;
; 2.229 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.275      ; 3.675      ;
; 2.229 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[18].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.275      ; 3.675      ;
; 2.229 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[21].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.275      ; 3.675      ;
; 2.229 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.275      ; 3.675      ;
; 2.229 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.275      ; 3.675      ;
; 2.229 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[2].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.275      ; 3.675      ;
; 2.235 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.273      ; 3.679      ;
; 2.235 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.273      ; 3.679      ;
; 2.235 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.273      ; 3.679      ;
; 2.235 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[2].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.273      ; 3.679      ;
; 2.240 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.273      ; 3.684      ;
; 2.240 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.273      ; 3.684      ;
; 2.240 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.273      ; 3.684      ;
; 2.240 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[2].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.273      ; 3.684      ;
; 2.241 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[8].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.225      ; 3.637      ;
; 2.241 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[1].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.225      ; 3.637      ;
; 2.285 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 0.868      ; 3.324      ;
; 2.285 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[20].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.868      ; 3.324      ;
; 2.326 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.279      ; 3.776      ;
; 2.326 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 0.000        ; 1.279      ; 3.776      ;
; 2.326 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 1.279      ; 3.776      ;
; 2.326 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 0.000        ; 1.279      ; 3.776      ;
; 2.326 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 1.279      ; 3.776      ;
; 2.326 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.279      ; 3.776      ;
; 2.326 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.279      ; 3.776      ;
; 2.326 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[17].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.279      ; 3.776      ;
; 2.326 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[21].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.279      ; 3.776      ;
; 2.326 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[25].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.279      ; 3.776      ;
; 2.326 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.279      ; 3.776      ;
; 2.346 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.261      ; 3.778      ;
; 2.346 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.261      ; 3.778      ;
; 2.346 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[8].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.261      ; 3.778      ;
; 2.346 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.261      ; 3.778      ;
; 2.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[1].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.263      ; 3.786      ;
; 2.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.263      ; 3.786      ;
; 2.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.278      ; 3.801      ;
; 2.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.278      ; 3.801      ;
; 2.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.263      ; 3.786      ;
; 2.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; clock        ; clock       ; 0.000        ; 1.263      ; 3.786      ;
; 2.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[8].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.278      ; 3.801      ;
; 2.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[3].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.263      ; 3.786      ;
; 2.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; clock        ; clock       ; 0.000        ; 1.263      ; 3.786      ;
; 2.357 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.277      ; 3.805      ;
; 2.357 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.277      ; 3.805      ;
; 2.357 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[19].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.261      ; 3.789      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[8].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.031      ; 5.575      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[4].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.028      ; 5.572      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.029      ; 5.573      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.029      ; 5.573      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.028      ; 5.572      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valAReg|ecedffe:ffLoop[7].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.029      ; 5.573      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valAReg|ecedffe:ffLoop[9].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.029      ; 5.573      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[1].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.031      ; 5.575      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valAReg|ecedffe:ffLoop[4].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.028      ; 5.572      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valAReg|ecedffe:ffLoop[3].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.029      ; 5.573      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valAReg|ecedffe:ffLoop[6].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.029      ; 5.573      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[5].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.029      ; 5.573      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[3].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.029      ; 5.573      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valAReg|ecedffe:ffLoop[2].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.029      ; 5.573      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[16].my_dff|q       ; clock        ; clock       ; 0.000        ; 3.029      ; 5.573      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[15].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.031      ; 5.575      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valAReg|ecedffe:ffLoop[5].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.031      ; 5.575      ;
; 2.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[2].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.029      ; 5.573      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clock ; -15.121 ; -6465.640        ;
+-------+---------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+--------+------------------+
; Clock ; Slack  ; End Point TNS    ;
+-------+--------+------------------+
; clock ; -0.085 ; -0.191           ;
+-------+--------+------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+---------+---------------------+
; Clock ; Slack   ; End Point TNS       ;
+-------+---------+---------------------+
; clock ; -10.270 ; -2307.881           ;
+-------+---------+---------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clock ; 1.061 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -2083.620                       ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                               ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -15.121 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 14.020     ;
; -15.121 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 14.020     ;
; -15.120 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 14.019     ;
; -15.120 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 14.019     ;
; -15.071 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.972     ;
; -15.071 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.972     ;
; -15.068 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.967     ;
; -15.068 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.967     ;
; -15.066 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.073     ; 13.980     ;
; -15.066 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.073     ; 13.980     ;
; -15.048 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.949     ;
; -15.048 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.949     ;
; -15.020 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.919     ;
; -15.020 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.919     ;
; -15.014 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.089     ; 13.912     ;
; -15.014 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.089     ; 13.912     ;
; -15.007 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.906     ;
; -15.007 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.906     ;
; -14.977 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.876     ;
; -14.977 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.876     ;
; -14.977 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.876     ;
; -14.977 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.876     ;
; -14.963 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.089     ; 13.861     ;
; -14.963 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.089     ; 13.861     ;
; -14.953 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.852     ;
; -14.953 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.852     ;
; -14.939 ; pipelineLatch:latchMW|servoReg[0]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.840     ;
; -14.939 ; pipelineLatch:latchMW|servoReg[0]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.840     ;
; -14.932 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.831     ;
; -14.932 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.831     ;
; -14.911 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[16].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.812     ;
; -14.911 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[16].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.812     ;
; -14.908 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.807     ;
; -14.908 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.807     ;
; -14.896 ; pipelineLatch:latchMW|servoReg[1]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.797     ;
; -14.896 ; pipelineLatch:latchMW|servoReg[1]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.797     ;
; -14.878 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.777     ;
; -14.877 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.776     ;
; -14.857 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.756     ;
; -14.857 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.756     ;
; -14.853 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.752     ;
; -14.853 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.752     ;
; -14.828 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.729     ;
; -14.825 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.724     ;
; -14.823 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.073     ; 13.737     ;
; -14.807 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[30].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.083     ; 13.711     ;
; -14.807 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[30].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.083     ; 13.711     ;
; -14.805 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.706     ;
; -14.777 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.676     ;
; -14.773 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.672     ;
; -14.773 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.672     ;
; -14.771 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.089     ; 13.669     ;
; -14.764 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.663     ;
; -14.763 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.662     ;
; -14.763 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.662     ;
; -14.761 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[15].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.083     ; 13.665     ;
; -14.761 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[15].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.083     ; 13.665     ;
; -14.756 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.655     ;
; -14.756 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.655     ;
; -14.734 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.633     ;
; -14.734 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.633     ;
; -14.722 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -2.089     ; 13.620     ;
; -14.721 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -2.089     ; 13.619     ;
; -14.720 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.089     ; 13.618     ;
; -14.710 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.609     ;
; -14.703 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[17].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.076     ; 13.614     ;
; -14.703 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[17].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.076     ; 13.614     ;
; -14.701 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.600     ;
; -14.700 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.599     ;
; -14.697 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[19].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.079     ; 13.605     ;
; -14.697 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[19].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.079     ; 13.605     ;
; -14.696 ; pipelineLatch:latchMW|servoReg[0]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.597     ;
; -14.693 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.592     ;
; -14.693 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.592     ;
; -14.689 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.588     ;
; -14.672 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.571     ;
; -14.672 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.571     ;
; -14.672 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -2.087     ; 13.572     ;
; -14.669 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -2.089     ; 13.567     ;
; -14.668 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[16].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.569     ;
; -14.667 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -2.074     ; 13.580     ;
; -14.665 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.564     ;
; -14.657 ; pipelineLatch:latchMW|irDatareg[16]                                      ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.558     ;
; -14.657 ; pipelineLatch:latchMW|irDatareg[16]                                      ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.558     ;
; -14.653 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.552     ;
; -14.653 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.552     ;
; -14.653 ; pipelineLatch:latchMW|servoReg[1]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.554     ;
; -14.651 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.552     ;
; -14.649 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -2.087     ; 13.549     ;
; -14.648 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.547     ;
; -14.647 ; pipelineLatch:latchMW|irDatareg[30]                                      ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.083     ; 13.551     ;
; -14.647 ; pipelineLatch:latchMW|irDatareg[30]                                      ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.083     ; 13.551     ;
; -14.646 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -2.073     ; 13.560     ;
; -14.634 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[12].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.081     ; 13.540     ;
; -14.634 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[12].my_dff|q       ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.081     ; 13.540     ;
; -14.628 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -2.086     ; 13.529     ;
; -14.621 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -2.089     ; 13.519     ;
; -14.615 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -2.090     ; 13.512     ;
; -14.614 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.513     ;
; -14.614 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.088     ; 13.513     ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.085 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[15].my_dff|q ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[15].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.282      ; 2.281      ;
; -0.053 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[22].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.285      ; 2.316      ;
; -0.031 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.266      ; 2.319      ;
; -0.022 ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[17].my_dff|q ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[17].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.282      ; 2.344      ;
; -0.005 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:a|ecedffe:ffLoop[28].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.261      ; 2.340      ;
; 0.038  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[29].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.260      ; 2.382      ;
; 0.050  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:a|ecedffe:ffLoop[29].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.260      ; 2.394      ;
; 0.069  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[30].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.266      ; 2.419      ;
; 0.071  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:a|ecedffe:ffLoop[30].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.261      ; 2.416      ;
; 0.088  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:a|ecedffe:ffLoop[27].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.261      ; 2.433      ;
; 0.091  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[22].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[22].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.274      ; 2.449      ;
; 0.095  ; execute:executeInsn|multdiv:myMultDiv|ecedffe:whichOp|q                                                ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.150      ; 2.329      ;
; 0.105  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[28].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.260      ; 2.449      ;
; 0.111  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[17].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[17].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.278      ; 2.473      ;
; 0.112  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[29].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[29].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.268      ; 2.464      ;
; 0.116  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[14].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[14].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.271      ; 2.471      ;
; 0.132  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.261      ; 2.477      ;
; 0.142  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[1].my_dff|q           ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[1].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.268      ; 2.494      ;
; 0.151  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[15].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[15].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.265      ; 2.500      ;
; 0.160  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[26].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.082      ; 2.326      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[21].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[21].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[5].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[6].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[7].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[12].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[12].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[13].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[13].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[14].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[14].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[18].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[18].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[19].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[19].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[20].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[20].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.174  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[3].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.049      ; 0.307      ;
; 0.179  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[5].my_dff|q           ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[5].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.282      ; 2.545      ;
; 0.180  ; IR_Receiver:IR|data[14]                                                                                ; IR_Receiver:IR|data[14]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[13]                                                                                ; IR_Receiver:IR|data[13]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[11]                                                                                ; IR_Receiver:IR|data[11]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[12]                                                                                ; IR_Receiver:IR|data[12]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[30]                                                                                ; IR_Receiver:IR|data[30]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[23]                                                                                ; IR_Receiver:IR|data[23]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[26]                                                                                ; IR_Receiver:IR|data[26]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[28]                                                                                ; IR_Receiver:IR|data[28]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[1]                                                                                 ; IR_Receiver:IR|data[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[4]                                                                                 ; IR_Receiver:IR|data[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[15]                                                                                ; IR_Receiver:IR|data[15]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[2]                                                                                 ; IR_Receiver:IR|data[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[3]                                                                                 ; IR_Receiver:IR|data[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[7]                                                                                 ; IR_Receiver:IR|data[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[9]                                                                                 ; IR_Receiver:IR|data[9]                                                                                 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[8]                                                                                 ; IR_Receiver:IR|data[8]                                                                                 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[10]                                                                                ; IR_Receiver:IR|data[10]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[0]                                                                                 ; IR_Receiver:IR|data[0]                                                                                 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[6]                                                                                 ; IR_Receiver:IR|data[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[5]                                                                                 ; IR_Receiver:IR|data[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[17]                                                                                ; IR_Receiver:IR|data[17]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[16]                                                                                ; IR_Receiver:IR|data[16]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[25]                                                                                ; IR_Receiver:IR|data[25]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[24]                                                                                ; IR_Receiver:IR|data[24]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[22]                                                                                ; IR_Receiver:IR|data[22]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[31]                                                                                ; IR_Receiver:IR|data[31]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[19]                                                                                ; IR_Receiver:IR|data[19]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[27]                                                                                ; IR_Receiver:IR|data[27]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[18]                                                                                ; IR_Receiver:IR|data[18]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[21]                                                                                ; IR_Receiver:IR|data[21]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[20]                                                                                ; IR_Receiver:IR|data[20]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[29]                                                                                ; IR_Receiver:IR|data[29]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|state.DATAREAD                                                                          ; IR_Receiver:IR|state.DATAREAD                                                                          ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|state.IDLE                                                                              ; IR_Receiver:IR|state.IDLE                                                                              ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|state.GUIDANCE                                                                          ; IR_Receiver:IR|state.GUIDANCE                                                                          ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[0].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[2].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[9].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[9].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[11].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[11].my_dff|q ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[15].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[15].my_dff|q ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; servoLogic:servoController|armController:servos|servoClk                                               ; servoLogic:servoController|armController:servos|servoClk                                               ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[1].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[1].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[8].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[8].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[10].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[10].my_dff|q ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[16].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[16].my_dff|q ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[17].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[17].my_dff|q ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.188  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[0].my_dff|q           ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[1].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.268      ; 2.540      ;
; 0.190  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[27].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.260      ; 2.534      ;
; 0.192  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[26].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.260      ; 2.536      ;
; 0.198  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[10].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.269      ; 2.551      ;
; 0.199  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[8].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.269      ; 2.552      ;
; 0.199  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff1|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff1|q                ; clock        ; clock       ; 0.000        ; 0.024      ; 0.307      ;
; 0.201  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|counter34:counter|ecedffe:dff4|q                ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|counter34:counter|ecedffe:dff4|q                ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.202  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[5].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.281      ; 2.567      ;
; 0.203  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[15].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.281      ; 2.568      ;
; 0.204  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[2].my_dff|q  ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[2].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.270      ; 2.558      ;
; 0.210  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[6].my_dff|q           ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[6].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.280      ; 2.574      ;
; 0.211  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[18].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[18].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.281      ; 2.576      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock'                                                                                                                                                                                              ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.270 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.218      ; 11.475     ;
; -10.270 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.225      ; 11.482     ;
; -10.270 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.217      ; 11.474     ;
; -10.270 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.217      ; 11.474     ;
; -10.270 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.225      ; 11.482     ;
; -10.270 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.225      ; 11.482     ;
; -10.265 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.228      ; 11.480     ;
; -10.265 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 0.228      ; 11.480     ;
; -10.263 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.219      ; 11.469     ;
; -10.263 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 0.219      ; 11.469     ;
; -10.263 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.469     ;
; -10.263 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.469     ;
; -10.263 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.469     ;
; -10.263 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[24].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.469     ;
; -10.263 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.219      ; 11.469     ;
; -10.263 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.219      ; 11.469     ;
; -10.263 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.219      ; 11.469     ;
; -10.263 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.469     ;
; -10.263 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.219      ; 11.469     ;
; -10.263 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.219      ; 11.469     ;
; -10.263 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 0.219      ; 11.469     ;
; -10.260 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.228      ; 11.475     ;
; -10.258 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 1.000        ; 0.218      ; 11.463     ;
; -10.258 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.218      ; 11.463     ;
; -10.258 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.218      ; 11.463     ;
; -10.258 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.218      ; 11.463     ;
; -10.258 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.218      ; 11.463     ;
; -10.258 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.218      ; 11.463     ;
; -10.257 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.218      ; 11.462     ;
; -10.257 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.225      ; 11.469     ;
; -10.257 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.217      ; 11.461     ;
; -10.257 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.217      ; 11.461     ;
; -10.257 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.225      ; 11.469     ;
; -10.257 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.225      ; 11.469     ;
; -10.253 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.459     ;
; -10.252 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.228      ; 11.467     ;
; -10.252 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 0.228      ; 11.467     ;
; -10.250 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.219      ; 11.456     ;
; -10.250 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 0.219      ; 11.456     ;
; -10.250 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.456     ;
; -10.250 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.456     ;
; -10.250 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.456     ;
; -10.250 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[24].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.456     ;
; -10.250 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.219      ; 11.456     ;
; -10.250 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.219      ; 11.456     ;
; -10.250 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.219      ; 11.456     ;
; -10.250 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.456     ;
; -10.250 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.219      ; 11.456     ;
; -10.250 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.219      ; 11.456     ;
; -10.250 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 0.219      ; 11.456     ;
; -10.247 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.228      ; 11.462     ;
; -10.245 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 1.000        ; 0.218      ; 11.450     ;
; -10.245 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.218      ; 11.450     ;
; -10.245 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.218      ; 11.450     ;
; -10.245 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.218      ; 11.450     ;
; -10.245 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.218      ; 11.450     ;
; -10.245 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.218      ; 11.450     ;
; -10.240 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.446     ;
; -10.227 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.218      ; 11.432     ;
; -10.227 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.225      ; 11.439     ;
; -10.227 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.217      ; 11.431     ;
; -10.227 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.217      ; 11.431     ;
; -10.227 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.225      ; 11.439     ;
; -10.227 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.225      ; 11.439     ;
; -10.227 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.218      ; 11.432     ;
; -10.227 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.225      ; 11.439     ;
; -10.227 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.217      ; 11.431     ;
; -10.227 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.217      ; 11.431     ;
; -10.227 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.225      ; 11.439     ;
; -10.227 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.225      ; 11.439     ;
; -10.222 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.218      ; 11.427     ;
; -10.222 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.225      ; 11.434     ;
; -10.222 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.217      ; 11.426     ;
; -10.222 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.217      ; 11.426     ;
; -10.222 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.225      ; 11.434     ;
; -10.222 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.225      ; 11.434     ;
; -10.222 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.228      ; 11.437     ;
; -10.222 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 0.228      ; 11.437     ;
; -10.222 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.228      ; 11.437     ;
; -10.222 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 0.228      ; 11.437     ;
; -10.221 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.218      ; 11.426     ;
; -10.221 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.225      ; 11.433     ;
; -10.221 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.217      ; 11.425     ;
; -10.221 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.217      ; 11.425     ;
; -10.221 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.225      ; 11.433     ;
; -10.221 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.225      ; 11.433     ;
; -10.220 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.219      ; 11.426     ;
; -10.220 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 0.219      ; 11.426     ;
; -10.220 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.426     ;
; -10.220 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.426     ;
; -10.220 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.426     ;
; -10.220 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[24].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.426     ;
; -10.220 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.219      ; 11.426     ;
; -10.220 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.219      ; 11.426     ;
; -10.220 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.219      ; 11.426     ;
; -10.220 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.219      ; 11.426     ;
; -10.220 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.219      ; 11.426     ;
; -10.220 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.219      ; 11.426     ;
; -10.220 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 0.219      ; 11.426     ;
; -10.220 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.219      ; 11.426     ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock'                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.061 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.630      ; 1.775      ;
; 1.061 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.630      ; 1.775      ;
; 1.061 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 0.630      ; 1.775      ;
; 1.061 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[2].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.630      ; 1.775      ;
; 1.093 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.636      ; 1.813      ;
; 1.093 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.636      ; 1.813      ;
; 1.093 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 0.636      ; 1.813      ;
; 1.093 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[2].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.636      ; 1.813      ;
; 1.134 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[7].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.983      ; 3.201      ;
; 1.139 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[3].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.978      ; 3.201      ;
; 1.139 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[3].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.978      ; 3.201      ;
; 1.139 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[6].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.979      ; 3.202      ;
; 1.139 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[17].my_dff|q       ; clock        ; clock       ; 0.000        ; 1.979      ; 3.202      ;
; 1.140 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.978      ; 3.202      ;
; 1.140 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.970      ; 3.194      ;
; 1.140 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[9].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.970      ; 3.194      ;
; 1.140 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[11].my_dff|q       ; clock        ; clock       ; 0.000        ; 1.970      ; 3.194      ;
; 1.140 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[6].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.978      ; 3.202      ;
; 1.145 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.972      ; 3.201      ;
; 1.145 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.973      ; 3.202      ;
; 1.145 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.973      ; 3.202      ;
; 1.145 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[0].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.972      ; 3.201      ;
; 1.145 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[2].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.971      ; 3.200      ;
; 1.145 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[13].my_dff|q       ; clock        ; clock       ; 0.000        ; 1.972      ; 3.201      ;
; 1.145 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[12].my_dff|q       ; clock        ; clock       ; 0.000        ; 1.965      ; 3.194      ;
; 1.145 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[4].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.973      ; 3.202      ;
; 1.145 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:valBReg|ecedffe:ffLoop[8].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.973      ; 3.202      ;
; 1.145 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[2].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.971      ; 3.200      ;
; 1.145 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[0].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.973      ; 3.202      ;
; 1.145 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.973      ; 3.202      ;
; 1.145 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.973      ; 3.202      ;
; 1.150 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 0.000        ; 0.630      ; 1.864      ;
; 1.150 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[18].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.630      ; 1.864      ;
; 1.150 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[21].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.630      ; 1.864      ;
; 1.150 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 0.000        ; 0.630      ; 1.864      ;
; 1.150 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.630      ; 1.864      ;
; 1.150 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[2].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.630      ; 1.864      ;
; 1.182 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 0.000        ; 0.636      ; 1.902      ;
; 1.182 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[18].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.636      ; 1.902      ;
; 1.182 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[21].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.636      ; 1.902      ;
; 1.182 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 0.000        ; 0.636      ; 1.902      ;
; 1.182 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.636      ; 1.902      ;
; 1.182 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[2].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.636      ; 1.902      ;
; 1.252 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[8].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.613      ; 1.949      ;
; 1.252 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[1].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.613      ; 1.949      ;
; 1.264 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 0.427      ; 1.775      ;
; 1.264 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[20].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.427      ; 1.775      ;
; 1.267 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.636      ; 1.987      ;
; 1.267 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.636      ; 1.987      ;
; 1.267 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 0.636      ; 1.987      ;
; 1.267 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[2].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.636      ; 1.987      ;
; 1.273 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.636      ; 1.993      ;
; 1.273 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.636      ; 1.993      ;
; 1.273 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 0.636      ; 1.993      ;
; 1.273 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[2].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.636      ; 1.993      ;
; 1.284 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[8].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.619      ; 1.987      ;
; 1.284 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[1].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.619      ; 1.987      ;
; 1.292 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.640      ; 2.016      ;
; 1.292 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 0.000        ; 0.640      ; 2.016      ;
; 1.292 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 0.640      ; 2.016      ;
; 1.292 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 0.000        ; 0.640      ; 2.016      ;
; 1.292 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 0.640      ; 2.016      ;
; 1.292 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 0.000        ; 0.640      ; 2.016      ;
; 1.292 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.640      ; 2.016      ;
; 1.292 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[17].my_dff|q   ; clock        ; clock       ; 0.000        ; 0.640      ; 2.016      ;
; 1.292 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[21].my_dff|q   ; clock        ; clock       ; 0.000        ; 0.640      ; 2.016      ;
; 1.292 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[25].my_dff|q   ; clock        ; clock       ; 0.000        ; 0.640      ; 2.016      ;
; 1.292 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.640      ; 2.016      ;
; 1.296 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 0.433      ; 1.813      ;
; 1.296 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[20].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.433      ; 1.813      ;
; 1.302 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; clock        ; clock       ; 0.000        ; 0.640      ; 2.026      ;
; 1.302 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; clock        ; clock       ; 0.000        ; 0.640      ; 2.026      ;
; 1.302 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[8].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.640      ; 2.026      ;
; 1.307 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[1].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.630      ; 2.021      ;
; 1.307 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; clock        ; clock       ; 0.000        ; 0.640      ; 2.031      ;
; 1.307 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.630      ; 2.021      ;
; 1.307 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; clock        ; clock       ; 0.000        ; 0.640      ; 2.031      ;
; 1.307 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.630      ; 2.021      ;
; 1.307 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; clock        ; clock       ; 0.000        ; 0.630      ; 2.021      ;
; 1.307 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[3].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.630      ; 2.021      ;
; 1.307 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[19].my_dff|q   ; clock        ; clock       ; 0.000        ; 0.630      ; 2.021      ;
; 1.307 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; clock        ; clock       ; 0.000        ; 0.630      ; 2.021      ;
; 1.313 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.629      ; 2.026      ;
; 1.313 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.629      ; 2.026      ;
; 1.313 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[8].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.629      ; 2.026      ;
; 1.313 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.629      ; 2.026      ;
; 1.324 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.646      ; 2.054      ;
; 1.324 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 0.000        ; 0.646      ; 2.054      ;
; 1.324 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 0.646      ; 2.054      ;
; 1.324 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 0.000        ; 0.646      ; 2.054      ;
; 1.324 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 0.646      ; 2.054      ;
; 1.324 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 0.000        ; 0.646      ; 2.054      ;
; 1.324 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 0.000        ; 0.646      ; 2.054      ;
; 1.324 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[17].my_dff|q   ; clock        ; clock       ; 0.000        ; 0.646      ; 2.054      ;
; 1.324 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[21].my_dff|q   ; clock        ; clock       ; 0.000        ; 0.646      ; 2.054      ;
; 1.324 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[25].my_dff|q   ; clock        ; clock       ; 0.000        ; 0.646      ; 2.054      ;
; 1.324 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.646      ; 2.054      ;
; 1.327 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[4].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.619      ; 2.030      ;
; 1.334 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; clock        ; clock       ; 0.000        ; 0.646      ; 2.064      ;
; 1.334 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; clock        ; clock       ; 0.000        ; 0.646      ; 2.064      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+------------------+------------+--------+-----------+---------+---------------------+
; Clock            ; Setup      ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------+------------+--------+-----------+---------+---------------------+
; Worst-case Slack ; -31.582    ; -0.085 ; -21.971   ; 1.061   ; -3.000              ;
;  clock           ; -31.582    ; -0.085 ; -21.971   ; 1.061   ; -3.000              ;
; Design-wide TNS  ; -14362.081 ; -0.191 ; -4818.805 ; 0.0     ; -2733.949           ;
;  clock           ; -14362.081 ; -0.191 ; -4818.805 ; 0.000   ; -2733.949           ;
+------------------+------------+--------+-----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; servoX        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; servoY        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; servoZ        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; res                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IRswitch                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IRdata                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servoX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; servoY        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; servoZ        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servoX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; servoY        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; servoZ        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servoX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; servoY        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; servoZ        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------+
; Setup Transfers                                                               ;
+------------+----------+--------------+--------------+--------------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths     ; RF Paths     ; FF Paths ;
+------------+----------+--------------+--------------+--------------+----------+
; clock      ; clock    ; > 2147483647 ; > 2147483647 ; > 2147483647 ; 671      ;
+------------+----------+--------------+--------------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------+
; Hold Transfers                                                                ;
+------------+----------+--------------+--------------+--------------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths     ; RF Paths     ; FF Paths ;
+------------+----------+--------------+--------------+--------------+----------+
; clock      ; clock    ; > 2147483647 ; > 2147483647 ; > 2147483647 ; 671      ;
+------------+----------+--------------+--------------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Recovery Transfers                                                    ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clock      ; clock    ; > 2147483647 ; 0        ; 40       ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Removal Transfers                                                     ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clock      ; clock    ; > 2147483647 ; 0        ; 40       ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 2203  ; 2203 ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 90    ; 90   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; IRdata     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IRswitch   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; servoX      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; servoY      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; servoZ      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; IRdata     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IRswitch   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; servoX      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; servoY      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; servoZ      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Dec 06 21:49:42 2017
Info: Command: quartus_sta final-project -c final-project
Info: qsta_default_script.tcl version: #3
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'final-project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -31.582
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -31.582          -14362.081 clock 
Info (332146): Worst-case hold slack is 0.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.236               0.000 clock 
Info (332146): Worst-case recovery slack is -21.971
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -21.971           -4818.805 clock 
Info (332146): Worst-case removal slack is 2.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.155               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2733.949 clock 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -28.894
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -28.894          -13087.484 clock 
Info (332146): Worst-case hold slack is 0.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.114               0.000 clock 
Info (332146): Worst-case recovery slack is -20.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -20.180           -4396.260 clock 
Info (332146): Worst-case removal slack is 1.892
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.892               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2728.317 clock 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.121
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.121           -6465.640 clock 
Info (332146): Worst-case hold slack is -0.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.085              -0.191 clock 
Info (332146): Worst-case recovery slack is -10.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.270           -2307.881 clock 
Info (332146): Worst-case removal slack is 1.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.061               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2083.620 clock 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 782 megabytes
    Info: Processing ended: Wed Dec 06 21:49:48 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08


