// Seed: 2320304688
module module_0;
  always @(posedge 1);
  assign id_1 = 1;
  tri0 id_3;
  wire id_4;
  id_5(
      .id_0(id_2 && id_3 && id_2), .id_1(id_2), .id_2(id_4), .id_3(id_1), .id_4(1)
  );
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    output wor   id_2,
    output tri   id_3,
    output logic id_4,
    input  tri0  id_5,
    output tri0  id_6,
    input  tri   id_7,
    input  uwire id_8
);
  assign id_3 = id_5;
  module_0();
  uwire id_10 = 1'h0 - !id_8;
  assign id_3 = 1;
  final begin
    if (id_5) @(posedge 1 or posedge 1) fork id_4 <= ""; join
  end
endmodule
