;redcode
;assert 1
	SPL -0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV 127, @106
	SUB 3, @20
	CMP 127, @106
	ADD 50, 45
	SPL 7, -612
	SPL 7, -612
	SPL 7, -612
	SPL 7, -612
	SUB @21, 6
	SUB @13, 0
	SUB @13, 0
	SUB @21, 6
	SUB @21, 6
	SPL 707, -612
	SPL 707, -612
	MOV -617, <-46
	SPL 7, -612
	JMZ -617, @-46
	SLT @61, @4
	SLT @61, @4
	SUB @21, 6
	JMP @127, #106
	JMZ 271, @62
	ADD @130, 9
	CMP -207, <-120
	ADD @130, 9
	SUB @-127, 100
	SPL 0, <-22
	MOV -617, <-46
	SLT @61, @4
	ADD #187, 9
	MOV -617, <-46
	CMP #0, -2
	SPL 0, <-22
	SLT @61, @4
	SPL 110, 251
	SUB @1, 3
	SPL 271, @60
	SUB @1, 3
	SPL 271, @60
	CMP -207, <-120
	ADD 270, 60
	ADD 270, 60
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
