Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 12 04:42:07 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.765ns (34.213%)  route 3.394ns (65.787%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=57, routed)          2.266     3.695    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.819 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.369    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     4.483    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=16, routed)          1.128     5.833    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_0_in
    SLICE_X43Y66         LUT4 (Prop_lut4_I2_O)        0.299     6.132 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     6.132    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X43Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X43Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 2.433ns (48.232%)  route 2.611ns (51.768%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/ap_clk
    SLICE_X43Y60         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=133, routed)         1.679     3.108    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.232 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_i_7__1/O
                         net (fo=1, routed)           0.000     3.232    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_i_7__1_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.782 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.782    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.896 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.896    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.010 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.010    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.124 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.124    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.238 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.238    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.352 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.352    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.466    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.779 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__6/O[3]
                         net (fo=16, routed)          0.932     5.711    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/p_0_in
    SLICE_X37Y63         LUT4 (Prop_lut4_I2_O)        0.306     6.017 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     6.017    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X37Y63         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 2.433ns (48.270%)  route 2.607ns (51.730%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/ap_clk
    SLICE_X43Y60         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=133, routed)         1.679     3.108    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.232 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_i_7__1/O
                         net (fo=1, routed)           0.000     3.232    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_i_7__1_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.782 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.782    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.896 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.896    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.010 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.010    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.124 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.124    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.238 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.238    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.352 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.352    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.466    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.779 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__6/O[3]
                         net (fo=16, routed)          0.928     5.707    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/p_0_in
    SLICE_X37Y63         LUT4 (Prop_lut4_I2_O)        0.306     6.013 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     6.013    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X37Y63         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 1.765ns (35.005%)  route 3.277ns (64.995%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=57, routed)          2.266     3.695    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.819 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.369    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     4.483    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=16, routed)          1.011     5.716    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_0_in
    SLICE_X46Y65         LUT5 (Prop_lut5_I3_O)        0.299     6.015 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     6.015    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.765ns (35.123%)  route 3.260ns (64.877%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=57, routed)          2.266     3.695    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.819 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.369    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     4.483    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=16, routed)          0.994     5.699    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_0_in
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.299     5.998 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     5.998    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 2.433ns (49.490%)  route 2.483ns (50.511%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/ap_clk
    SLICE_X43Y60         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=133, routed)         1.679     3.108    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.232 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_i_7__1/O
                         net (fo=1, routed)           0.000     3.232    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_i_7__1_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.782 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.782    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.896 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.896    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.010 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.010    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.124 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.124    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.238 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.238    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.352 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.352    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.466    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.779 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__6/O[3]
                         net (fo=16, routed)          0.804     5.583    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/p_0_in
    SLICE_X37Y63         LUT4 (Prop_lut4_I2_O)        0.306     5.889 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     5.889    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X37Y63         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.765ns (35.714%)  route 3.177ns (64.286%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=57, routed)          2.266     3.695    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.819 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.369    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     4.483    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=16, routed)          0.911     5.616    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_0_in
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.299     5.915 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     5.915    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.765ns (35.735%)  route 3.174ns (64.265%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=57, routed)          2.266     3.695    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.819 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.369    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     4.483    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=16, routed)          0.908     5.613    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_0_in
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.299     5.912 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     5.912    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.765ns (36.154%)  route 3.117ns (63.846%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=57, routed)          2.266     3.695    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.819 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.369    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     4.483    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=16, routed)          0.851     5.556    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_0_in
    SLICE_X43Y66         LUT4 (Prop_lut4_I2_O)        0.299     5.855 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     5.855    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X43Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X43Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 1.765ns (36.191%)  route 3.112ns (63.809%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=57, routed)          2.266     3.695    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.819 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.369    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     4.483    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=16, routed)          0.846     5.551    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_0_in
    SLICE_X43Y66         LUT4 (Prop_lut4_I2_O)        0.299     5.850 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     5.850    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X43Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X43Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                  5.070    




