

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_326_2'
================================================================
* Date:           Sun Oct 12 09:48:14 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.019 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_326_2  |    32768|    32768|         3|          1|          1|  32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     132|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     118|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     118|     186|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln326_fu_107_p2     |         +|   0|  0|  23|          16|           1|
    |and_ln326_1_fu_198_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln326_fu_192_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln326_1_fu_156_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln326_2_fu_162_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln326_3_fu_174_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln326_4_fu_180_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln326_fu_96_p2     |      icmp|   0|  0|  13|          16|          17|
    |or_ln326_1_fu_186_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln326_fu_168_p2      |        or|   0|  0|   2|           1|           1|
    |max_val_20_fu_204_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 132|         100|          62|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7                |   9|          2|   16|         32|
    |ap_sig_allocacmp_max_val_18_load_1  |   9|          2|   32|         64|
    |i_fu_48                             |   9|          2|   16|         32|
    |max_val_18_fu_44                    |   9|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  54|         12|   98|        196|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_48                           |  16|   0|   16|          0|
    |icmp_ln326_reg_234                |   1|   0|    1|          0|
    |max_val_18_fu_44                  |  32|   0|   32|          0|
    |max_val_18_load_1_reg_243         |  32|   0|   32|          0|
    |max_val_19_reg_250                |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 118|   0|  118|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_326_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_326_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_326_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_326_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_326_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_326_2|  return value|
|grp_fu_844_p_din0      |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_326_2|  return value|
|grp_fu_844_p_din1      |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_326_2|  return value|
|grp_fu_844_p_opcode    |  out|    5|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_326_2|  return value|
|grp_fu_844_p_dout0     |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_326_2|  return value|
|grp_fu_844_p_ce        |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_326_2|  return value|
|max_val                |   in|   32|     ap_none|                                           max_val|        scalar|
|x_mask_address0        |  out|   15|   ap_memory|                                            x_mask|         array|
|x_mask_ce0             |  out|    1|   ap_memory|                                            x_mask|         array|
|x_mask_q0              |   in|   32|   ap_memory|                                            x_mask|         array|
|max_val_18_out         |  out|   32|      ap_vld|                                    max_val_18_out|       pointer|
|max_val_18_out_ap_vld  |  out|    1|      ap_vld|                                    max_val_18_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+

