DDR_REG,VAR_0
ENABLE_SHIFT,VAR_1
MMC_TIMING_LEGACY,VAR_2
MMC_TIMING_MMC_DDR52,VAR_3
MMC_TIMING_MMC_HS,VAR_4
MMC_TIMING_MMC_HS200,VAR_5
MMC_TIMING_MMC_HS400,VAR_6
MMC_TIMING_UHS_DDR50,VAR_7
SDMMC_DDR_HS400,VAR_8
SDMMC_ENABLE_PHASE,VAR_9
SDMMC_UHS_DDR,VAR_10
UHS_REG,VAR_11
clk_set_phase,FUNC_0
mci_readl,FUNC_1
mci_writel,FUNC_2
dw_mci_hi3798cv200_set_ios,FUNC_3
host,VAR_12
ios,VAR_13
priv,VAR_14
val,VAR_15
