#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14fe64910 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14fe77d10 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x14feaf320 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x140050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14feb85a0_0 .net "in", 31 0, o0x140050010;  0 drivers
v0x14fec3200_0 .var "out", 31 0;
S_0x14feae0b0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1400500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14fec32c0_0 .net "clk", 0 0, o0x1400500d0;  0 drivers
o0x140050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14fec3360_0 .net "data_address", 31 0, o0x140050100;  0 drivers
o0x140050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x14fec3410_0 .net "data_read", 0 0, o0x140050130;  0 drivers
v0x14fec34c0_0 .var "data_readdata", 31 0;
o0x140050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x14fec3570_0 .net "data_write", 0 0, o0x140050190;  0 drivers
o0x1400501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14fec3650_0 .net "data_writedata", 31 0, o0x1400501c0;  0 drivers
S_0x14feac5b0 .scope module, "div_tb" "div_tb" 6 1;
 .timescale 0 0;
v0x14fed02b0_0 .net "active", 0 0, L_0x14fed8fc0;  1 drivers
v0x14fed0360_0 .var "clk", 0 0;
v0x14fed0470_0 .var "clk_enable", 0 0;
v0x14fed0500_0 .net "data_address", 31 0, v0x14fece290_0;  1 drivers
v0x14fed0590_0 .net "data_read", 0 0, L_0x14fed8600;  1 drivers
v0x14fed0620_0 .var "data_readdata", 31 0;
v0x14fed06b0_0 .net "data_write", 0 0, L_0x14fed8090;  1 drivers
v0x14fed0740_0 .net "data_writedata", 31 0, v0x14fec70a0_0;  1 drivers
v0x14fed0810_0 .net "instr_address", 31 0, L_0x14fed90f0;  1 drivers
v0x14fed0920_0 .var "instr_readdata", 31 0;
v0x14fed09b0_0 .net "register_v0", 31 0, L_0x14fed6940;  1 drivers
v0x14fed0a80_0 .var "reset", 0 0;
S_0x14fec3790 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x14feac5b0;
 .timescale 0 0;
v0x14fec3960_0 .var "expected_q", 31 0;
v0x14fec3a20_0 .var "expected_r", 31 0;
v0x14fec3ad0_0 .var "funct", 5 0;
v0x14fec3b90_0 .var "i", 4 0;
v0x14fec3c40_0 .var "imm", 15 0;
v0x14fec3d30_0 .var "imm_instr", 31 0;
v0x14fec3de0_0 .var "opcode", 5 0;
v0x14fec3e90_0 .var "r_instr", 31 0;
v0x14fec3f40_0 .var "rd", 4 0;
v0x14fec4050_0 .var "rs", 4 0;
v0x14fec4100_0 .var "rt", 4 0;
v0x14fec41b0_0 .var "shamt", 4 0;
v0x14fec4260_0 .var "test", 31 0;
E_0x14fe93440 .event posedge, v0x14fec73b0_0;
S_0x14fec4310 .scope module, "dut" "mips_cpu_harvard" 6 137, 7 1 0, S_0x14feac5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x14fed1b00 .functor OR 1, L_0x14fed17b0, L_0x14fed19c0, C4<0>, C4<0>;
L_0x14fed1bf0 .functor BUFZ 1, L_0x14fed12a0, C4<0>, C4<0>, C4<0>;
L_0x14fed2020 .functor AND 1, L_0x14fed12a0, L_0x14fed2170, C4<1>, C4<1>;
L_0x14fed22f0 .functor OR 1, L_0x14fed2020, L_0x14fed2090, C4<0>, C4<0>;
L_0x14fed2420 .functor OR 1, L_0x14fed22f0, L_0x14fed1ea0, C4<0>, C4<0>;
L_0x14fed2540 .functor OR 1, L_0x14fed2420, L_0x14fed37e0, C4<0>, C4<0>;
L_0x14fed25f0 .functor OR 1, L_0x14fed2540, L_0x14fed3270, C4<0>, C4<0>;
L_0x14fed3180 .functor AND 1, L_0x14fed2c90, L_0x14fed2db0, C4<1>, C4<1>;
L_0x14fed3270 .functor OR 1, L_0x14fed2a30, L_0x14fed3180, C4<0>, C4<0>;
L_0x14fed37e0 .functor AND 1, L_0x14fed2f60, L_0x14fed3490, C4<1>, C4<1>;
L_0x14fed3d40 .functor OR 1, L_0x14fed3680, L_0x14fed39b0, C4<0>, C4<0>;
L_0x14fed1dc0 .functor OR 1, L_0x14fed4130, L_0x14fed43e0, C4<0>, C4<0>;
L_0x14fed4710 .functor AND 1, L_0x14fed3c00, L_0x14fed1dc0, C4<1>, C4<1>;
L_0x14fed4910 .functor OR 1, L_0x14fed45a0, L_0x14fed4a50, C4<0>, C4<0>;
L_0x14fed4da0 .functor OR 1, L_0x14fed4910, L_0x14fed4c80, C4<0>, C4<0>;
L_0x14fed4800 .functor AND 1, L_0x14fed12a0, L_0x14fed4da0, C4<1>, C4<1>;
L_0x14fed4b30 .functor AND 1, L_0x14fed12a0, L_0x14fed4f90, C4<1>, C4<1>;
L_0x14fed4e50 .functor AND 1, L_0x14fed12a0, L_0x14fed3060, C4<1>, C4<1>;
L_0x14fed5a50 .functor AND 1, v0x14fece170_0, v0x14fecffb0_0, C4<1>, C4<1>;
L_0x14fed5ac0 .functor AND 1, L_0x14fed5a50, L_0x14fed25f0, C4<1>, C4<1>;
L_0x14fed5bf0 .functor OR 1, L_0x14fed3270, L_0x14fed37e0, C4<0>, C4<0>;
L_0x14fed69b0 .functor BUFZ 32, L_0x14fed65a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14fed6aa0 .functor BUFZ 32, L_0x14fed6850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14fed7a10 .functor AND 1, v0x14fed0470_0, L_0x14fed4800, C4<1>, C4<1>;
L_0x14fed7a80 .functor AND 1, L_0x14fed7a10, v0x14fece170_0, C4<1>, C4<1>;
L_0x14fed62c0 .functor AND 1, L_0x14fed7a80, L_0x14fed7c60, C4<1>, C4<1>;
L_0x14fed7f40 .functor AND 1, v0x14fece170_0, v0x14fecffb0_0, C4<1>, C4<1>;
L_0x14fed8090 .functor AND 1, L_0x14fed7f40, L_0x14fed27c0, C4<1>, C4<1>;
L_0x14fed7d00 .functor OR 1, L_0x14fed8140, L_0x14fed81e0, C4<0>, C4<0>;
L_0x14fed8590 .functor AND 1, L_0x14fed7d00, L_0x14fed7df0, C4<1>, C4<1>;
L_0x14fed8600 .functor OR 1, L_0x14fed1ea0, L_0x14fed8590, C4<0>, C4<0>;
L_0x14fed8fc0 .functor BUFZ 1, v0x14fece170_0, C4<0>, C4<0>, C4<0>;
L_0x14fed90f0 .functor BUFZ 32, v0x14fece200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14fec9440_0 .net *"_ivl_100", 31 0, L_0x14fed33f0;  1 drivers
L_0x1400884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec94d0_0 .net *"_ivl_103", 25 0, L_0x1400884d8;  1 drivers
L_0x140088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec9560_0 .net/2u *"_ivl_104", 31 0, L_0x140088520;  1 drivers
v0x14fec95f0_0 .net *"_ivl_106", 0 0, L_0x14fed2f60;  1 drivers
v0x14fec9680_0 .net *"_ivl_109", 5 0, L_0x14fed35e0;  1 drivers
L_0x140088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14fec9720_0 .net/2u *"_ivl_110", 5 0, L_0x140088568;  1 drivers
v0x14fec97d0_0 .net *"_ivl_112", 0 0, L_0x14fed3490;  1 drivers
v0x14fec9870_0 .net *"_ivl_116", 31 0, L_0x14fed3910;  1 drivers
L_0x1400885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec9920_0 .net *"_ivl_119", 25 0, L_0x1400885b0;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14fec9a30_0 .net/2u *"_ivl_12", 5 0, L_0x1400880a0;  1 drivers
L_0x1400885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14fec9ae0_0 .net/2u *"_ivl_120", 31 0, L_0x1400885f8;  1 drivers
v0x14fec9b90_0 .net *"_ivl_122", 0 0, L_0x14fed3680;  1 drivers
v0x14fec9c30_0 .net *"_ivl_124", 31 0, L_0x14fed3b20;  1 drivers
L_0x140088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec9ce0_0 .net *"_ivl_127", 25 0, L_0x140088640;  1 drivers
L_0x140088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14fec9d90_0 .net/2u *"_ivl_128", 31 0, L_0x140088688;  1 drivers
v0x14fec9e40_0 .net *"_ivl_130", 0 0, L_0x14fed39b0;  1 drivers
v0x14fec9ee0_0 .net *"_ivl_134", 31 0, L_0x14fed3e90;  1 drivers
L_0x1400886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14feca070_0 .net *"_ivl_137", 25 0, L_0x1400886d0;  1 drivers
L_0x140088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14feca100_0 .net/2u *"_ivl_138", 31 0, L_0x140088718;  1 drivers
v0x14feca1b0_0 .net *"_ivl_140", 0 0, L_0x14fed3c00;  1 drivers
v0x14feca250_0 .net *"_ivl_143", 5 0, L_0x14fed4240;  1 drivers
L_0x140088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14feca300_0 .net/2u *"_ivl_144", 5 0, L_0x140088760;  1 drivers
v0x14feca3b0_0 .net *"_ivl_146", 0 0, L_0x14fed4130;  1 drivers
v0x14feca450_0 .net *"_ivl_149", 5 0, L_0x14fed4500;  1 drivers
L_0x1400887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x14feca500_0 .net/2u *"_ivl_150", 5 0, L_0x1400887a8;  1 drivers
v0x14feca5b0_0 .net *"_ivl_152", 0 0, L_0x14fed43e0;  1 drivers
v0x14feca650_0 .net *"_ivl_155", 0 0, L_0x14fed1dc0;  1 drivers
v0x14feca6f0_0 .net *"_ivl_159", 1 0, L_0x14fed4870;  1 drivers
L_0x1400880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14feca7a0_0 .net/2u *"_ivl_16", 5 0, L_0x1400880e8;  1 drivers
L_0x1400887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x14feca850_0 .net/2u *"_ivl_160", 1 0, L_0x1400887f0;  1 drivers
v0x14feca900_0 .net *"_ivl_162", 0 0, L_0x14fed45a0;  1 drivers
L_0x140088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x14feca9a0_0 .net/2u *"_ivl_164", 5 0, L_0x140088838;  1 drivers
v0x14fecaa50_0 .net *"_ivl_166", 0 0, L_0x14fed4a50;  1 drivers
v0x14fec9f80_0 .net *"_ivl_169", 0 0, L_0x14fed4910;  1 drivers
L_0x140088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x14fecace0_0 .net/2u *"_ivl_170", 5 0, L_0x140088880;  1 drivers
v0x14fecad70_0 .net *"_ivl_172", 0 0, L_0x14fed4c80;  1 drivers
v0x14fecae00_0 .net *"_ivl_175", 0 0, L_0x14fed4da0;  1 drivers
L_0x1400888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x14fecae90_0 .net/2u *"_ivl_178", 5 0, L_0x1400888c8;  1 drivers
v0x14fecaf30_0 .net *"_ivl_180", 0 0, L_0x14fed4f90;  1 drivers
L_0x140088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x14fecafd0_0 .net/2u *"_ivl_184", 5 0, L_0x140088910;  1 drivers
v0x14fecb080_0 .net *"_ivl_186", 0 0, L_0x14fed3060;  1 drivers
L_0x140088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x14fecb120_0 .net/2u *"_ivl_194", 4 0, L_0x140088958;  1 drivers
v0x14fecb1d0_0 .net *"_ivl_197", 4 0, L_0x14fed5680;  1 drivers
v0x14fecb280_0 .net *"_ivl_199", 4 0, L_0x14fed5510;  1 drivers
v0x14fecb330_0 .net *"_ivl_20", 31 0, L_0x14fed1610;  1 drivers
v0x14fecb3e0_0 .net *"_ivl_200", 4 0, L_0x14fed55b0;  1 drivers
v0x14fecb490_0 .net *"_ivl_205", 0 0, L_0x14fed5a50;  1 drivers
v0x14fecb530_0 .net *"_ivl_209", 0 0, L_0x14fed5bf0;  1 drivers
L_0x1400889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14fecb5d0_0 .net/2u *"_ivl_210", 31 0, L_0x1400889a0;  1 drivers
v0x14fecb680_0 .net *"_ivl_212", 31 0, L_0x14fed4be0;  1 drivers
v0x14fecb730_0 .net *"_ivl_214", 31 0, L_0x14fed5720;  1 drivers
v0x14fecb7e0_0 .net *"_ivl_216", 31 0, L_0x14fed5f90;  1 drivers
v0x14fecb890_0 .net *"_ivl_218", 31 0, L_0x14fed5e50;  1 drivers
v0x14fecb940_0 .net *"_ivl_227", 0 0, L_0x14fed7a10;  1 drivers
v0x14fecb9e0_0 .net *"_ivl_229", 0 0, L_0x14fed7a80;  1 drivers
L_0x140088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fecba80_0 .net *"_ivl_23", 25 0, L_0x140088130;  1 drivers
v0x14fecbb30_0 .net *"_ivl_230", 31 0, L_0x14fed7bc0;  1 drivers
L_0x140088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fecbbe0_0 .net *"_ivl_233", 30 0, L_0x140088ac0;  1 drivers
L_0x140088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14fecbc90_0 .net/2u *"_ivl_234", 31 0, L_0x140088b08;  1 drivers
v0x14fecbd40_0 .net *"_ivl_236", 0 0, L_0x14fed7c60;  1 drivers
L_0x140088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14fecbde0_0 .net/2u *"_ivl_24", 31 0, L_0x140088178;  1 drivers
v0x14fecbe90_0 .net *"_ivl_241", 0 0, L_0x14fed7f40;  1 drivers
L_0x140088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x14fecbf30_0 .net/2u *"_ivl_244", 5 0, L_0x140088b50;  1 drivers
L_0x140088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x14fecbfe0_0 .net/2u *"_ivl_248", 5 0, L_0x140088b98;  1 drivers
v0x14fecc090_0 .net *"_ivl_255", 0 0, L_0x14fed7df0;  1 drivers
v0x14fecaaf0_0 .net *"_ivl_257", 0 0, L_0x14fed8590;  1 drivers
v0x14fecab90_0 .net *"_ivl_26", 0 0, L_0x14fed17b0;  1 drivers
v0x14fecac30_0 .net *"_ivl_261", 15 0, L_0x14fed8a30;  1 drivers
v0x14fecc120_0 .net *"_ivl_262", 17 0, L_0x14fed82c0;  1 drivers
L_0x140088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14fecc1d0_0 .net *"_ivl_265", 1 0, L_0x140088c28;  1 drivers
v0x14fecc280_0 .net *"_ivl_268", 15 0, L_0x14fed8ce0;  1 drivers
L_0x140088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14fecc330_0 .net *"_ivl_270", 1 0, L_0x140088c70;  1 drivers
v0x14fecc3e0_0 .net *"_ivl_273", 0 0, L_0x14fed8c10;  1 drivers
L_0x140088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x14fecc490_0 .net/2u *"_ivl_274", 13 0, L_0x140088cb8;  1 drivers
L_0x140088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fecc540_0 .net/2u *"_ivl_276", 13 0, L_0x140088d00;  1 drivers
v0x14fecc5f0_0 .net *"_ivl_278", 13 0, L_0x14fed8d80;  1 drivers
v0x14fecc6a0_0 .net *"_ivl_28", 31 0, L_0x14fed18d0;  1 drivers
L_0x1400881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fecc750_0 .net *"_ivl_31", 25 0, L_0x1400881c0;  1 drivers
L_0x140088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14fecc800_0 .net/2u *"_ivl_32", 31 0, L_0x140088208;  1 drivers
v0x14fecc8b0_0 .net *"_ivl_34", 0 0, L_0x14fed19c0;  1 drivers
v0x14fecc950_0 .net *"_ivl_4", 31 0, L_0x14fed1170;  1 drivers
v0x14fecca00_0 .net *"_ivl_41", 2 0, L_0x14fed1ca0;  1 drivers
L_0x140088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x14feccab0_0 .net/2u *"_ivl_42", 2 0, L_0x140088250;  1 drivers
v0x14feccb60_0 .net *"_ivl_47", 2 0, L_0x14fed1f80;  1 drivers
L_0x140088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x14feccc10_0 .net/2u *"_ivl_48", 2 0, L_0x140088298;  1 drivers
v0x14fecccc0_0 .net *"_ivl_53", 0 0, L_0x14fed2170;  1 drivers
v0x14feccd60_0 .net *"_ivl_55", 0 0, L_0x14fed2020;  1 drivers
v0x14fecce00_0 .net *"_ivl_57", 0 0, L_0x14fed22f0;  1 drivers
v0x14feccea0_0 .net *"_ivl_59", 0 0, L_0x14fed2420;  1 drivers
v0x14feccf40_0 .net *"_ivl_61", 0 0, L_0x14fed2540;  1 drivers
v0x14feccfe0_0 .net *"_ivl_65", 2 0, L_0x14fed2700;  1 drivers
L_0x1400882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x14fecd090_0 .net/2u *"_ivl_66", 2 0, L_0x1400882e0;  1 drivers
L_0x140088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fecd140_0 .net *"_ivl_7", 25 0, L_0x140088010;  1 drivers
v0x14fecd1f0_0 .net *"_ivl_70", 31 0, L_0x14fed2990;  1 drivers
L_0x140088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fecd2a0_0 .net *"_ivl_73", 25 0, L_0x140088328;  1 drivers
L_0x140088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14fecd350_0 .net/2u *"_ivl_74", 31 0, L_0x140088370;  1 drivers
v0x14fecd400_0 .net *"_ivl_76", 0 0, L_0x14fed2a30;  1 drivers
v0x14fecd4a0_0 .net *"_ivl_78", 31 0, L_0x14fed2bf0;  1 drivers
L_0x140088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fecd550_0 .net/2u *"_ivl_8", 31 0, L_0x140088058;  1 drivers
L_0x1400883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fecd600_0 .net *"_ivl_81", 25 0, L_0x1400883b8;  1 drivers
L_0x140088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14fecd6b0_0 .net/2u *"_ivl_82", 31 0, L_0x140088400;  1 drivers
v0x14fecd760_0 .net *"_ivl_84", 0 0, L_0x14fed2c90;  1 drivers
v0x14fecd800_0 .net *"_ivl_87", 0 0, L_0x14fed2b50;  1 drivers
v0x14fecd8b0_0 .net *"_ivl_88", 31 0, L_0x14fed2e60;  1 drivers
L_0x140088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fecd960_0 .net *"_ivl_91", 30 0, L_0x140088448;  1 drivers
L_0x140088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14fecda10_0 .net/2u *"_ivl_92", 31 0, L_0x140088490;  1 drivers
v0x14fecdac0_0 .net *"_ivl_94", 0 0, L_0x14fed2db0;  1 drivers
v0x14fecdb60_0 .net *"_ivl_97", 0 0, L_0x14fed3180;  1 drivers
v0x14fecdc00_0 .net "active", 0 0, L_0x14fed8fc0;  alias, 1 drivers
v0x14fecdca0_0 .net "alu_op1", 31 0, L_0x14fed69b0;  1 drivers
v0x14fecdd40_0 .net "alu_op2", 31 0, L_0x14fed6aa0;  1 drivers
v0x14fecdde0_0 .net "alui_instr", 0 0, L_0x14fed2090;  1 drivers
v0x14fecde80_0 .net "b_flag", 0 0, v0x14fec4f60_0;  1 drivers
v0x14fecdf30_0 .net "b_imm", 17 0, L_0x14fed8af0;  1 drivers
v0x14fecdfc0_0 .net "b_offset", 31 0, L_0x14fed8ee0;  1 drivers
v0x14fece050_0 .net "clk", 0 0, v0x14fed0360_0;  1 drivers
v0x14fece0e0_0 .net "clk_enable", 0 0, v0x14fed0470_0;  1 drivers
v0x14fece170_0 .var "cpu_active", 0 0;
v0x14fece200_0 .var "curr_addr", 31 0;
v0x14fece290_0 .var "data_address", 31 0;
v0x14fece330_0 .net "data_read", 0 0, L_0x14fed8600;  alias, 1 drivers
v0x14fece3d0_0 .net "data_readdata", 31 0, v0x14fed0620_0;  1 drivers
v0x14fece4b0_0 .net "data_write", 0 0, L_0x14fed8090;  alias, 1 drivers
v0x14fece550_0 .net "data_writedata", 31 0, v0x14fec70a0_0;  alias, 1 drivers
v0x14fece5f0_0 .var "delay_slot", 31 0;
v0x14fece690_0 .net "effective_addr", 31 0, v0x14fec5320_0;  1 drivers
v0x14fece730_0 .net "funct_code", 5 0, L_0x14fed10d0;  1 drivers
v0x14fece7e0_0 .net "hi_out", 31 0, v0x14fec7460_0;  1 drivers
v0x14fece8a0_0 .net "hl_reg_enable", 0 0, L_0x14fed62c0;  1 drivers
v0x14fece970_0 .net "instr_address", 31 0, L_0x14fed90f0;  alias, 1 drivers
v0x14fecea10_0 .net "instr_opcode", 5 0, L_0x14fed0f70;  1 drivers
v0x14feceab0_0 .net "instr_readdata", 31 0, v0x14fed0920_0;  1 drivers
v0x14feceb80_0 .net "j_imm", 0 0, L_0x14fed3d40;  1 drivers
v0x14fecec20_0 .net "j_reg", 0 0, L_0x14fed4710;  1 drivers
v0x14fececc0_0 .net "link_const", 0 0, L_0x14fed3270;  1 drivers
v0x14feced60_0 .net "link_reg", 0 0, L_0x14fed37e0;  1 drivers
v0x14fecee00_0 .net "lo_out", 31 0, v0x14fec7b90_0;  1 drivers
v0x14feceea0_0 .net "load_data", 31 0, v0x14fec6410_0;  1 drivers
v0x14fecef50_0 .net "load_instr", 0 0, L_0x14fed1ea0;  1 drivers
v0x14fecefe0_0 .net "lw", 0 0, L_0x14fed13c0;  1 drivers
v0x14fecf080_0 .net "mfhi", 0 0, L_0x14fed4b30;  1 drivers
v0x14fecf120_0 .net "mflo", 0 0, L_0x14fed4e50;  1 drivers
v0x14fecf1c0_0 .net "movefrom", 0 0, L_0x14fed1b00;  1 drivers
v0x14fecf260_0 .net "muldiv", 0 0, L_0x14fed4800;  1 drivers
v0x14fecf300_0 .var "next_delay_slot", 31 0;
v0x14fecf3b0_0 .net "partial_store", 0 0, L_0x14fed7d00;  1 drivers
v0x14fecf450_0 .net "r_format", 0 0, L_0x14fed12a0;  1 drivers
v0x14fecf4f0_0 .net "reg_a_read_data", 31 0, L_0x14fed65a0;  1 drivers
v0x14fecf5b0_0 .net "reg_a_read_index", 4 0, L_0x14fed5430;  1 drivers
v0x14fecf660_0 .net "reg_b_read_data", 31 0, L_0x14fed6850;  1 drivers
v0x14fecf6f0_0 .net "reg_b_read_index", 4 0, L_0x14fed5070;  1 drivers
v0x14fecf7b0_0 .net "reg_dst", 0 0, L_0x14fed1bf0;  1 drivers
v0x14fecf840_0 .net "reg_write", 0 0, L_0x14fed25f0;  1 drivers
v0x14fecf8e0_0 .net "reg_write_data", 31 0, L_0x14fed6220;  1 drivers
v0x14fecf9a0_0 .net "reg_write_enable", 0 0, L_0x14fed5ac0;  1 drivers
v0x14fecfa50_0 .net "reg_write_index", 4 0, L_0x14fed58f0;  1 drivers
v0x14fecfb00_0 .net "register_v0", 31 0, L_0x14fed6940;  alias, 1 drivers
v0x14fecfbb0_0 .net "reset", 0 0, v0x14fed0a80_0;  1 drivers
v0x14fecfc40_0 .net "result", 31 0, v0x14fec5770_0;  1 drivers
v0x14fecfcf0_0 .net "result_hi", 31 0, v0x14fec5110_0;  1 drivers
v0x14fecfdc0_0 .net "result_lo", 31 0, v0x14fec5270_0;  1 drivers
v0x14fecfe90_0 .net "sb", 0 0, L_0x14fed8140;  1 drivers
v0x14fecff20_0 .net "sh", 0 0, L_0x14fed81e0;  1 drivers
v0x14fecffb0_0 .var "state", 0 0;
v0x14fed0050_0 .net "store_instr", 0 0, L_0x14fed27c0;  1 drivers
v0x14fed00f0_0 .net "sw", 0 0, L_0x14fed1530;  1 drivers
E_0x14fec3cd0/0 .event edge, v0x14fec4f60_0, v0x14fece5f0_0, v0x14fecdfc0_0, v0x14feceb80_0;
E_0x14fec3cd0/1 .event edge, v0x14fec51c0_0, v0x14fecec20_0, v0x14fec8850_0;
E_0x14fec3cd0 .event/or E_0x14fec3cd0/0, E_0x14fec3cd0/1;
E_0x14fec46a0 .event edge, v0x14fec6d80_0, v0x14fec5320_0;
L_0x14fed0f70 .part v0x14fed0920_0, 26, 6;
L_0x14fed10d0 .part v0x14fed0920_0, 0, 6;
L_0x14fed1170 .concat [ 6 26 0 0], L_0x14fed0f70, L_0x140088010;
L_0x14fed12a0 .cmp/eq 32, L_0x14fed1170, L_0x140088058;
L_0x14fed13c0 .cmp/eq 6, L_0x14fed0f70, L_0x1400880a0;
L_0x14fed1530 .cmp/eq 6, L_0x14fed0f70, L_0x1400880e8;
L_0x14fed1610 .concat [ 6 26 0 0], L_0x14fed0f70, L_0x140088130;
L_0x14fed17b0 .cmp/eq 32, L_0x14fed1610, L_0x140088178;
L_0x14fed18d0 .concat [ 6 26 0 0], L_0x14fed0f70, L_0x1400881c0;
L_0x14fed19c0 .cmp/eq 32, L_0x14fed18d0, L_0x140088208;
L_0x14fed1ca0 .part L_0x14fed0f70, 3, 3;
L_0x14fed1ea0 .cmp/eq 3, L_0x14fed1ca0, L_0x140088250;
L_0x14fed1f80 .part L_0x14fed0f70, 3, 3;
L_0x14fed2090 .cmp/eq 3, L_0x14fed1f80, L_0x140088298;
L_0x14fed2170 .reduce/nor L_0x14fed4800;
L_0x14fed2700 .part L_0x14fed0f70, 3, 3;
L_0x14fed27c0 .cmp/eq 3, L_0x14fed2700, L_0x1400882e0;
L_0x14fed2990 .concat [ 6 26 0 0], L_0x14fed0f70, L_0x140088328;
L_0x14fed2a30 .cmp/eq 32, L_0x14fed2990, L_0x140088370;
L_0x14fed2bf0 .concat [ 6 26 0 0], L_0x14fed0f70, L_0x1400883b8;
L_0x14fed2c90 .cmp/eq 32, L_0x14fed2bf0, L_0x140088400;
L_0x14fed2b50 .part v0x14fed0920_0, 20, 1;
L_0x14fed2e60 .concat [ 1 31 0 0], L_0x14fed2b50, L_0x140088448;
L_0x14fed2db0 .cmp/eq 32, L_0x14fed2e60, L_0x140088490;
L_0x14fed33f0 .concat [ 6 26 0 0], L_0x14fed0f70, L_0x1400884d8;
L_0x14fed2f60 .cmp/eq 32, L_0x14fed33f0, L_0x140088520;
L_0x14fed35e0 .part v0x14fed0920_0, 0, 6;
L_0x14fed3490 .cmp/eq 6, L_0x14fed35e0, L_0x140088568;
L_0x14fed3910 .concat [ 6 26 0 0], L_0x14fed0f70, L_0x1400885b0;
L_0x14fed3680 .cmp/eq 32, L_0x14fed3910, L_0x1400885f8;
L_0x14fed3b20 .concat [ 6 26 0 0], L_0x14fed0f70, L_0x140088640;
L_0x14fed39b0 .cmp/eq 32, L_0x14fed3b20, L_0x140088688;
L_0x14fed3e90 .concat [ 6 26 0 0], L_0x14fed0f70, L_0x1400886d0;
L_0x14fed3c00 .cmp/eq 32, L_0x14fed3e90, L_0x140088718;
L_0x14fed4240 .part v0x14fed0920_0, 0, 6;
L_0x14fed4130 .cmp/eq 6, L_0x14fed4240, L_0x140088760;
L_0x14fed4500 .part v0x14fed0920_0, 0, 6;
L_0x14fed43e0 .cmp/eq 6, L_0x14fed4500, L_0x1400887a8;
L_0x14fed4870 .part L_0x14fed10d0, 3, 2;
L_0x14fed45a0 .cmp/eq 2, L_0x14fed4870, L_0x1400887f0;
L_0x14fed4a50 .cmp/eq 6, L_0x14fed10d0, L_0x140088838;
L_0x14fed4c80 .cmp/eq 6, L_0x14fed10d0, L_0x140088880;
L_0x14fed4f90 .cmp/eq 6, L_0x14fed10d0, L_0x1400888c8;
L_0x14fed3060 .cmp/eq 6, L_0x14fed10d0, L_0x140088910;
L_0x14fed5430 .part v0x14fed0920_0, 21, 5;
L_0x14fed5070 .part v0x14fed0920_0, 16, 5;
L_0x14fed5680 .part v0x14fed0920_0, 11, 5;
L_0x14fed5510 .part v0x14fed0920_0, 16, 5;
L_0x14fed55b0 .functor MUXZ 5, L_0x14fed5510, L_0x14fed5680, L_0x14fed1bf0, C4<>;
L_0x14fed58f0 .functor MUXZ 5, L_0x14fed55b0, L_0x140088958, L_0x14fed3270, C4<>;
L_0x14fed4be0 .arith/sum 32, v0x14fece5f0_0, L_0x1400889a0;
L_0x14fed5720 .functor MUXZ 32, v0x14fec5770_0, v0x14fec6410_0, L_0x14fed1ea0, C4<>;
L_0x14fed5f90 .functor MUXZ 32, L_0x14fed5720, v0x14fec7b90_0, L_0x14fed4e50, C4<>;
L_0x14fed5e50 .functor MUXZ 32, L_0x14fed5f90, v0x14fec7460_0, L_0x14fed4b30, C4<>;
L_0x14fed6220 .functor MUXZ 32, L_0x14fed5e50, L_0x14fed4be0, L_0x14fed5bf0, C4<>;
L_0x14fed7bc0 .concat [ 1 31 0 0], v0x14fecffb0_0, L_0x140088ac0;
L_0x14fed7c60 .cmp/eq 32, L_0x14fed7bc0, L_0x140088b08;
L_0x14fed8140 .cmp/eq 6, L_0x14fed0f70, L_0x140088b50;
L_0x14fed81e0 .cmp/eq 6, L_0x14fed0f70, L_0x140088b98;
L_0x14fed7df0 .reduce/nor v0x14fecffb0_0;
L_0x14fed8a30 .part v0x14fed0920_0, 0, 16;
L_0x14fed82c0 .concat [ 16 2 0 0], L_0x14fed8a30, L_0x140088c28;
L_0x14fed8ce0 .part L_0x14fed82c0, 0, 16;
L_0x14fed8af0 .concat [ 2 16 0 0], L_0x140088c70, L_0x14fed8ce0;
L_0x14fed8c10 .part L_0x14fed8af0, 17, 1;
L_0x14fed8d80 .functor MUXZ 14, L_0x140088d00, L_0x140088cb8, L_0x14fed8c10, C4<>;
L_0x14fed8ee0 .concat [ 18 14 0 0], L_0x14fed8af0, L_0x14fed8d80;
S_0x14fec46d0 .scope module, "cpu_alu" "alu" 7 134, 8 1 0, S_0x14fec4310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x14fec4a30_0 .net *"_ivl_10", 15 0, L_0x14fed73a0;  1 drivers
L_0x140088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec4af0_0 .net/2u *"_ivl_14", 15 0, L_0x140088a78;  1 drivers
v0x14fec4ba0_0 .net *"_ivl_17", 15 0, L_0x14fed74e0;  1 drivers
v0x14fec4c60_0 .net *"_ivl_5", 0 0, L_0x14fed6cf0;  1 drivers
v0x14fec4d10_0 .net *"_ivl_6", 15 0, L_0x14fed42e0;  1 drivers
v0x14fec4e00_0 .net *"_ivl_9", 15 0, L_0x14fed70a0;  1 drivers
v0x14fec4eb0_0 .net "addr_rt", 4 0, L_0x14fed7750;  1 drivers
v0x14fec4f60_0 .var "b_flag", 0 0;
v0x14fec5000_0 .net "funct", 5 0, L_0x14fed5ce0;  1 drivers
v0x14fec5110_0 .var "hi", 31 0;
v0x14fec51c0_0 .net "instructionword", 31 0, v0x14fed0920_0;  alias, 1 drivers
v0x14fec5270_0 .var "lo", 31 0;
v0x14fec5320_0 .var "memaddroffset", 31 0;
v0x14fec53d0_0 .var "multresult", 63 0;
v0x14fec5480_0 .net "op1", 31 0, L_0x14fed69b0;  alias, 1 drivers
v0x14fec5530_0 .net "op2", 31 0, L_0x14fed6aa0;  alias, 1 drivers
v0x14fec55e0_0 .net "opcode", 5 0, L_0x14fed6c50;  1 drivers
v0x14fec5770_0 .var "result", 31 0;
v0x14fec5800_0 .net "shamt", 4 0, L_0x14fed76b0;  1 drivers
v0x14fec58b0_0 .net/s "sign_op1", 31 0, L_0x14fed69b0;  alias, 1 drivers
v0x14fec5970_0 .net/s "sign_op2", 31 0, L_0x14fed6aa0;  alias, 1 drivers
v0x14fec5a00_0 .net "simmediatedata", 31 0, L_0x14fed7440;  1 drivers
v0x14fec5a90_0 .net "simmediatedatas", 31 0, L_0x14fed7440;  alias, 1 drivers
v0x14fec5b20_0 .net "uimmediatedata", 31 0, L_0x14fed7580;  1 drivers
v0x14fec5bb0_0 .net "unsign_op1", 31 0, L_0x14fed69b0;  alias, 1 drivers
v0x14fec5c80_0 .net "unsign_op2", 31 0, L_0x14fed6aa0;  alias, 1 drivers
v0x14fec5d60_0 .var "unsigned_result", 31 0;
E_0x14fec49a0/0 .event edge, v0x14fec55e0_0, v0x14fec5000_0, v0x14fec5530_0, v0x14fec5800_0;
E_0x14fec49a0/1 .event edge, v0x14fec5480_0, v0x14fec53d0_0, v0x14fec4eb0_0, v0x14fec5a00_0;
E_0x14fec49a0/2 .event edge, v0x14fec5b20_0, v0x14fec5d60_0;
E_0x14fec49a0 .event/or E_0x14fec49a0/0, E_0x14fec49a0/1, E_0x14fec49a0/2;
L_0x14fed6c50 .part v0x14fed0920_0, 26, 6;
L_0x14fed5ce0 .part v0x14fed0920_0, 0, 6;
L_0x14fed6cf0 .part v0x14fed0920_0, 15, 1;
LS_0x14fed42e0_0_0 .concat [ 1 1 1 1], L_0x14fed6cf0, L_0x14fed6cf0, L_0x14fed6cf0, L_0x14fed6cf0;
LS_0x14fed42e0_0_4 .concat [ 1 1 1 1], L_0x14fed6cf0, L_0x14fed6cf0, L_0x14fed6cf0, L_0x14fed6cf0;
LS_0x14fed42e0_0_8 .concat [ 1 1 1 1], L_0x14fed6cf0, L_0x14fed6cf0, L_0x14fed6cf0, L_0x14fed6cf0;
LS_0x14fed42e0_0_12 .concat [ 1 1 1 1], L_0x14fed6cf0, L_0x14fed6cf0, L_0x14fed6cf0, L_0x14fed6cf0;
L_0x14fed42e0 .concat [ 4 4 4 4], LS_0x14fed42e0_0_0, LS_0x14fed42e0_0_4, LS_0x14fed42e0_0_8, LS_0x14fed42e0_0_12;
L_0x14fed70a0 .part v0x14fed0920_0, 0, 16;
L_0x14fed73a0 .concat [ 16 0 0 0], L_0x14fed70a0;
L_0x14fed7440 .concat [ 16 16 0 0], L_0x14fed73a0, L_0x14fed42e0;
L_0x14fed74e0 .part v0x14fed0920_0, 0, 16;
L_0x14fed7580 .concat [ 16 16 0 0], L_0x14fed74e0, L_0x140088a78;
L_0x14fed76b0 .part v0x14fed0920_0, 6, 5;
L_0x14fed7750 .part v0x14fed0920_0, 16, 5;
S_0x14fec5eb0 .scope module, "cpu_load_block" "load_block" 7 147, 9 1 0, S_0x14fec4310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x14fec6150_0 .net "address", 31 0, v0x14fec5320_0;  alias, 1 drivers
v0x14fec6200_0 .net "datafromMem", 31 0, v0x14fed0620_0;  alias, 1 drivers
v0x14fec62a0_0 .net "instr_word", 31 0, v0x14fed0920_0;  alias, 1 drivers
v0x14fec6370_0 .net "opcode", 5 0, L_0x14fed7850;  1 drivers
v0x14fec6410_0 .var "out_transformed", 31 0;
v0x14fec6500_0 .net "regword", 31 0, L_0x14fed6850;  alias, 1 drivers
v0x14fec65b0_0 .net "whichbyte", 1 0, L_0x14fed78f0;  1 drivers
E_0x14fec60f0/0 .event edge, v0x14fec6370_0, v0x14fec6200_0, v0x14fec65b0_0, v0x14fec51c0_0;
E_0x14fec60f0/1 .event edge, v0x14fec6500_0;
E_0x14fec60f0 .event/or E_0x14fec60f0/0, E_0x14fec60f0/1;
L_0x14fed7850 .part v0x14fed0920_0, 26, 6;
L_0x14fed78f0 .part v0x14fec5320_0, 0, 2;
S_0x14fec66e0 .scope module, "dut" "store_block" 7 204, 10 1 0, S_0x14fec4310;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x14fec6980_0 .net *"_ivl_1", 1 0, L_0x14fed87f0;  1 drivers
L_0x140088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14fec6a40_0 .net *"_ivl_5", 0 0, L_0x140088be0;  1 drivers
v0x14fec6af0_0 .net "bytenum", 2 0, L_0x14fed84a0;  1 drivers
v0x14fec6bb0_0 .net "dataword", 31 0, v0x14fed0620_0;  alias, 1 drivers
v0x14fec6c70_0 .net "eff_addr", 31 0, v0x14fec5320_0;  alias, 1 drivers
v0x14fec6d80_0 .net "opcode", 5 0, L_0x14fed0f70;  alias, 1 drivers
v0x14fec6e10_0 .net "regbyte", 7 0, L_0x14fed88d0;  1 drivers
v0x14fec6ec0_0 .net "reghalfword", 15 0, L_0x14fed8970;  1 drivers
v0x14fec6f70_0 .net "regword", 31 0, L_0x14fed6850;  alias, 1 drivers
v0x14fec70a0_0 .var "storedata", 31 0;
E_0x14fec6920/0 .event edge, v0x14fec6d80_0, v0x14fec6500_0, v0x14fec6af0_0, v0x14fec6e10_0;
E_0x14fec6920/1 .event edge, v0x14fec6200_0, v0x14fec6ec0_0;
E_0x14fec6920 .event/or E_0x14fec6920/0, E_0x14fec6920/1;
L_0x14fed87f0 .part v0x14fec5320_0, 0, 2;
L_0x14fed84a0 .concat [ 2 1 0 0], L_0x14fed87f0, L_0x140088be0;
L_0x14fed88d0 .part L_0x14fed6850, 0, 8;
L_0x14fed8970 .part L_0x14fed6850, 0, 16;
S_0x14fec7170 .scope module, "hi" "hl_reg" 7 171, 11 1 0, S_0x14fec4310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14fec73b0_0 .net "clk", 0 0, v0x14fed0360_0;  alias, 1 drivers
v0x14fec7460_0 .var "data", 31 0;
v0x14fec7510_0 .net "data_in", 31 0, v0x14fec5110_0;  alias, 1 drivers
v0x14fec75e0_0 .net "data_out", 31 0, v0x14fec7460_0;  alias, 1 drivers
v0x14fec7680_0 .net "enable", 0 0, L_0x14fed62c0;  alias, 1 drivers
v0x14fec7760_0 .net "reset", 0 0, v0x14fed0a80_0;  alias, 1 drivers
S_0x14fec7880 .scope module, "lo" "hl_reg" 7 163, 11 1 0, S_0x14fec4310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14fec7b00_0 .net "clk", 0 0, v0x14fed0360_0;  alias, 1 drivers
v0x14fec7b90_0 .var "data", 31 0;
v0x14fec7c20_0 .net "data_in", 31 0, v0x14fec5270_0;  alias, 1 drivers
v0x14fec7cf0_0 .net "data_out", 31 0, v0x14fec7b90_0;  alias, 1 drivers
v0x14fec7d90_0 .net "enable", 0 0, L_0x14fed62c0;  alias, 1 drivers
v0x14fec7e60_0 .net "reset", 0 0, v0x14fed0a80_0;  alias, 1 drivers
S_0x14fec7f70 .scope module, "register" "regfile" 7 105, 12 1 0, S_0x14fec4310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14fed65a0 .functor BUFZ 32, L_0x14fed6130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14fed6850 .functor BUFZ 32, L_0x14fed6690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14fec8c00_2 .array/port v0x14fec8c00, 2;
L_0x14fed6940 .functor BUFZ 32, v0x14fec8c00_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14fec82a0_0 .net *"_ivl_0", 31 0, L_0x14fed6130;  1 drivers
v0x14fec8360_0 .net *"_ivl_10", 6 0, L_0x14fed6730;  1 drivers
L_0x140088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14fec8400_0 .net *"_ivl_13", 1 0, L_0x140088a30;  1 drivers
v0x14fec84a0_0 .net *"_ivl_2", 6 0, L_0x14fed6480;  1 drivers
L_0x1400889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14fec8550_0 .net *"_ivl_5", 1 0, L_0x1400889e8;  1 drivers
v0x14fec8640_0 .net *"_ivl_8", 31 0, L_0x14fed6690;  1 drivers
v0x14fec86f0_0 .net "r_clk", 0 0, v0x14fed0360_0;  alias, 1 drivers
v0x14fec87c0_0 .net "r_clk_enable", 0 0, v0x14fed0470_0;  alias, 1 drivers
v0x14fec8850_0 .net "read_data1", 31 0, L_0x14fed65a0;  alias, 1 drivers
v0x14fec8960_0 .net "read_data2", 31 0, L_0x14fed6850;  alias, 1 drivers
v0x14fec89f0_0 .net "read_reg1", 4 0, L_0x14fed5430;  alias, 1 drivers
v0x14fec8aa0_0 .net "read_reg2", 4 0, L_0x14fed5070;  alias, 1 drivers
v0x14fec8b50_0 .net "register_v0", 31 0, L_0x14fed6940;  alias, 1 drivers
v0x14fec8c00 .array "registers", 0 31, 31 0;
v0x14fec8fa0_0 .net "reset", 0 0, v0x14fed0a80_0;  alias, 1 drivers
v0x14fec9070_0 .net "write_control", 0 0, L_0x14fed5ac0;  alias, 1 drivers
v0x14fec9100_0 .net "write_data", 31 0, L_0x14fed6220;  alias, 1 drivers
v0x14fec9290_0 .net "write_reg", 4 0, L_0x14fed58f0;  alias, 1 drivers
L_0x14fed6130 .array/port v0x14fec8c00, L_0x14fed6480;
L_0x14fed6480 .concat [ 5 2 0 0], L_0x14fed5430, L_0x1400889e8;
L_0x14fed6690 .array/port v0x14fec8c00, L_0x14fed6730;
L_0x14fed6730 .concat [ 5 2 0 0], L_0x14fed5070, L_0x140088a30;
S_0x14fe98f90 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1400539a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14fed0b90_0 .net "clk", 0 0, o0x1400539a0;  0 drivers
v0x14fed0c40_0 .var "curr_addr", 31 0;
o0x140053a00 .functor BUFZ 1, C4<z>; HiZ drive
v0x14fed0ce0_0 .net "enable", 0 0, o0x140053a00;  0 drivers
o0x140053a30 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14fed0d70_0 .net "next_addr", 31 0, o0x140053a30;  0 drivers
o0x140053a60 .functor BUFZ 1, C4<z>; HiZ drive
v0x14fed0e10_0 .net "reset", 0 0, o0x140053a60;  0 drivers
E_0x14fec44f0 .event posedge, v0x14fed0b90_0;
    .scope S_0x14fec7f70;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec8c00, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x14fec7f70;
T_1 ;
    %wait E_0x14fe93440;
    %load/vec4 v0x14fec8fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14fec87c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14fec9070_0;
    %load/vec4 v0x14fec9290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14fec9100_0;
    %load/vec4 v0x14fec9290_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec8c00, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14fec46d0;
T_2 ;
    %wait E_0x14fec49a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
    %load/vec4 v0x14fec55e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %jmp T_2.24;
T_2.0 ;
    %load/vec4 v0x14fec5000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %jmp T_2.46;
T_2.25 ;
    %load/vec4 v0x14fec5970_0;
    %ix/getv 4, v0x14fec5800_0;
    %shiftl 4;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.46;
T_2.26 ;
    %load/vec4 v0x14fec5970_0;
    %ix/getv 4, v0x14fec5800_0;
    %shiftr 4;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.46;
T_2.27 ;
    %load/vec4 v0x14fec5970_0;
    %ix/getv 4, v0x14fec5800_0;
    %shiftr/s 4;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.46;
T_2.28 ;
    %load/vec4 v0x14fec5970_0;
    %load/vec4 v0x14fec5bb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.46;
T_2.29 ;
    %load/vec4 v0x14fec5970_0;
    %load/vec4 v0x14fec5bb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.46;
T_2.30 ;
    %load/vec4 v0x14fec5970_0;
    %load/vec4 v0x14fec5bb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.46;
T_2.31 ;
    %load/vec4 v0x14fec58b0_0;
    %pad/s 64;
    %load/vec4 v0x14fec5970_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x14fec53d0_0, 0, 64;
    %load/vec4 v0x14fec53d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14fec5110_0, 0, 32;
    %load/vec4 v0x14fec53d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14fec5270_0, 0, 32;
    %jmp T_2.46;
T_2.32 ;
    %load/vec4 v0x14fec5bb0_0;
    %pad/u 64;
    %load/vec4 v0x14fec5c80_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x14fec53d0_0, 0, 64;
    %load/vec4 v0x14fec53d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14fec5110_0, 0, 32;
    %load/vec4 v0x14fec53d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14fec5270_0, 0, 32;
    %jmp T_2.46;
T_2.33 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5970_0;
    %mod/s;
    %store/vec4 v0x14fec5110_0, 0, 32;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5970_0;
    %div/s;
    %store/vec4 v0x14fec5270_0, 0, 32;
    %jmp T_2.46;
T_2.34 ;
    %load/vec4 v0x14fec5bb0_0;
    %load/vec4 v0x14fec5c80_0;
    %mod;
    %store/vec4 v0x14fec5110_0, 0, 32;
    %load/vec4 v0x14fec5bb0_0;
    %load/vec4 v0x14fec5c80_0;
    %div;
    %store/vec4 v0x14fec5270_0, 0, 32;
    %jmp T_2.46;
T_2.35 ;
    %load/vec4 v0x14fec5480_0;
    %store/vec4 v0x14fec5110_0, 0, 32;
    %jmp T_2.46;
T_2.36 ;
    %load/vec4 v0x14fec5480_0;
    %store/vec4 v0x14fec5270_0, 0, 32;
    %jmp T_2.46;
T_2.37 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5970_0;
    %add;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.46;
T_2.38 ;
    %load/vec4 v0x14fec5bb0_0;
    %load/vec4 v0x14fec5c80_0;
    %add;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.46;
T_2.39 ;
    %load/vec4 v0x14fec5bb0_0;
    %load/vec4 v0x14fec5c80_0;
    %sub;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.46;
T_2.40 ;
    %load/vec4 v0x14fec5bb0_0;
    %load/vec4 v0x14fec5c80_0;
    %and;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.46;
T_2.41 ;
    %load/vec4 v0x14fec5bb0_0;
    %load/vec4 v0x14fec5c80_0;
    %or;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.46;
T_2.42 ;
    %load/vec4 v0x14fec5bb0_0;
    %load/vec4 v0x14fec5c80_0;
    %xor;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.46;
T_2.43 ;
    %load/vec4 v0x14fec5bb0_0;
    %load/vec4 v0x14fec5c80_0;
    %or;
    %inv;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.46;
T_2.44 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5970_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.46;
T_2.45 ;
    %load/vec4 v0x14fec5bb0_0;
    %load/vec4 v0x14fec5c80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.50, 8;
T_2.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.50, 8;
 ; End of false expr.
    %blend;
T_2.50;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.46;
T_2.46 ;
    %pop/vec4 1;
    %jmp T_2.24;
T_2.1 ;
    %load/vec4 v0x14fec4eb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.54, 6;
    %jmp T_2.55;
T_2.51 ;
    %load/vec4 v0x14fec58b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
T_2.57 ;
    %jmp T_2.55;
T_2.52 ;
    %load/vec4 v0x14fec58b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
T_2.59 ;
    %jmp T_2.55;
T_2.53 ;
    %load/vec4 v0x14fec58b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
T_2.61 ;
    %jmp T_2.55;
T_2.54 ;
    %load/vec4 v0x14fec58b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
T_2.63 ;
    %jmp T_2.55;
T_2.55 ;
    %pop/vec4 1;
    %jmp T_2.24;
T_2.2 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5970_0;
    %cmp/e;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
T_2.65 ;
    %jmp T_2.24;
T_2.3 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5530_0;
    %cmp/ne;
    %jmp/0xz  T_2.66, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
T_2.67 ;
    %jmp T_2.24;
T_2.4 ;
    %load/vec4 v0x14fec58b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
T_2.69 ;
    %jmp T_2.24;
T_2.5 ;
    %load/vec4 v0x14fec58b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.70, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
    %jmp T_2.71;
T_2.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fec4f60_0, 0, 1;
T_2.71 ;
    %jmp T_2.24;
T_2.6 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5a00_0;
    %add;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.24;
T_2.7 ;
    %load/vec4 v0x14fec5bb0_0;
    %load/vec4 v0x14fec5a00_0;
    %add;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.24;
T_2.8 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5a00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.24;
T_2.9 ;
    %load/vec4 v0x14fec5bb0_0;
    %load/vec4 v0x14fec5a90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.74, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.75, 8;
T_2.74 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.75, 8;
 ; End of false expr.
    %blend;
T_2.75;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.24;
T_2.10 ;
    %load/vec4 v0x14fec5bb0_0;
    %load/vec4 v0x14fec5b20_0;
    %and;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.24;
T_2.11 ;
    %load/vec4 v0x14fec5bb0_0;
    %load/vec4 v0x14fec5b20_0;
    %or;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.24;
T_2.12 ;
    %load/vec4 v0x14fec5bb0_0;
    %load/vec4 v0x14fec5b20_0;
    %xor;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.24;
T_2.13 ;
    %load/vec4 v0x14fec5b20_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14fec5d60_0, 0, 32;
    %jmp T_2.24;
T_2.14 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5a00_0;
    %add;
    %store/vec4 v0x14fec5320_0, 0, 32;
    %jmp T_2.24;
T_2.15 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5a00_0;
    %add;
    %store/vec4 v0x14fec5320_0, 0, 32;
    %jmp T_2.24;
T_2.16 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5a00_0;
    %add;
    %store/vec4 v0x14fec5320_0, 0, 32;
    %jmp T_2.24;
T_2.17 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5a00_0;
    %add;
    %store/vec4 v0x14fec5320_0, 0, 32;
    %jmp T_2.24;
T_2.18 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5a00_0;
    %add;
    %store/vec4 v0x14fec5320_0, 0, 32;
    %jmp T_2.24;
T_2.19 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5a00_0;
    %add;
    %store/vec4 v0x14fec5320_0, 0, 32;
    %jmp T_2.24;
T_2.20 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5a00_0;
    %add;
    %store/vec4 v0x14fec5320_0, 0, 32;
    %jmp T_2.24;
T_2.21 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5a00_0;
    %add;
    %store/vec4 v0x14fec5320_0, 0, 32;
    %jmp T_2.24;
T_2.22 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5a00_0;
    %add;
    %store/vec4 v0x14fec5320_0, 0, 32;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v0x14fec58b0_0;
    %load/vec4 v0x14fec5a00_0;
    %add;
    %store/vec4 v0x14fec5320_0, 0, 32;
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
    %load/vec4 v0x14fec5d60_0;
    %store/vec4 v0x14fec5770_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14fec5eb0;
T_3 ;
    %wait E_0x14fec60f0;
    %load/vec4 v0x14fec6370_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x14fec65b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x14fec6200_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x14fec6200_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x14fec6200_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x14fec6200_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x14fec65b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x14fec65b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x14fec6200_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14fec6200_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x14fec6200_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14fec6200_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x14fec65b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14fec6200_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14fec6200_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x14fec62a0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x14fec65b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x14fec6500_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x14fec6500_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x14fec6500_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x14fec65b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec6500_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec6500_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x14fec6200_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14fec6500_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec6410_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14fec7880;
T_4 ;
    %wait E_0x14fe93440;
    %load/vec4 v0x14fec7e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14fec7b90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14fec7d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14fec7c20_0;
    %assign/vec4 v0x14fec7b90_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14fec7170;
T_5 ;
    %wait E_0x14fe93440;
    %load/vec4 v0x14fec7760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14fec7460_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14fec7680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x14fec7510_0;
    %assign/vec4 v0x14fec7460_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14fec66e0;
T_6 ;
    %wait E_0x14fec6920;
    %load/vec4 v0x14fec6d80_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x14fec6f70_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14fec70a0_0, 4, 8;
    %load/vec4 v0x14fec6f70_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14fec70a0_0, 4, 8;
    %load/vec4 v0x14fec6f70_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14fec70a0_0, 4, 8;
    %load/vec4 v0x14fec6f70_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14fec70a0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14fec6d80_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x14fec6af0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x14fec6e10_0;
    %load/vec4 v0x14fec6bb0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec70a0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x14fec6bb0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14fec6e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec6bb0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x14fec70a0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x14fec6bb0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14fec6e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec6bb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec70a0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x14fec6bb0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14fec6e10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec70a0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x14fec6d80_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x14fec6af0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x14fec6ec0_0;
    %load/vec4 v0x14fec6bb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec70a0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x14fec6bb0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14fec6ec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec70a0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14fec4310;
T_7 ;
    %wait E_0x14fec46a0;
    %load/vec4 v0x14fecea10_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x14fece690_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14fece290_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14fec4310;
T_8 ;
    %wait E_0x14fec3cd0;
    %load/vec4 v0x14fecde80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14fece5f0_0;
    %load/vec4 v0x14fecdfc0_0;
    %add;
    %store/vec4 v0x14fecf300_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14feceb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x14fece5f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x14feceab0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14fecf300_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x14fecec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x14fecf4f0_0;
    %store/vec4 v0x14fecf300_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x14fece5f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x14fecf300_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14fec4310;
T_9 ;
    %wait E_0x14fe93440;
    %load/vec4 v0x14fece0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14fecfbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14fece200_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x14fece5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14fece170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14fecffb0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x14fece170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x14fecffb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14fecffb0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x14fecffb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14fecffb0_0, 0;
    %load/vec4 v0x14fece5f0_0;
    %assign/vec4 v0x14fece200_0, 0;
    %load/vec4 v0x14fecf300_0;
    %assign/vec4 v0x14fece5f0_0, 0;
    %load/vec4 v0x14fece200_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14fece170_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14feac5b0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fed0360_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14fed0360_0;
    %inv;
    %store/vec4 v0x14fed0360_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x14feac5b0;
T_11 ;
    %fork t_1, S_0x14fec3790;
    %jmp t_0;
    .scope S_0x14fec3790;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fed0a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fed0470_0, 0, 1;
    %wait E_0x14fe93440;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fed0a80_0, 0, 1;
    %wait E_0x14fe93440;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x14fec3b90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x14fed0620_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x14fec3de0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14fec4050_0, 0, 5;
    %load/vec4 v0x14fec3b90_0;
    %store/vec4 v0x14fec4100_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14fec3c40_0, 0, 16;
    %load/vec4 v0x14fec3de0_0;
    %load/vec4 v0x14fec4050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec4100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec3c40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec3d30_0, 0, 32;
    %load/vec4 v0x14fec3d30_0;
    %store/vec4 v0x14fed0920_0, 0, 32;
    %wait E_0x14fe93440;
    %delay 2, 0;
    %load/vec4 v0x14fed06b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 6 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.3 ;
    %load/vec4 v0x14fed0590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 6 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.5 ;
    %load/vec4 v0x14fed0620_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x14fed0620_0, 0, 32;
    %load/vec4 v0x14fec3b90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14fec3b90_0, 0, 5;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x14fec3b90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x14fec4260_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x14fec3de0_0, 0, 6;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x14fec3ad0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14fec41b0_0, 0, 5;
    %load/vec4 v0x14fec3b90_0;
    %store/vec4 v0x14fec4050_0, 0, 5;
    %load/vec4 v0x14fec3b90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14fec4100_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14fec3f40_0, 0, 5;
    %load/vec4 v0x14fec3de0_0;
    %load/vec4 v0x14fec4050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec4100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec3f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec41b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec3ad0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec3e90_0, 0, 32;
    %load/vec4 v0x14fec3e90_0;
    %store/vec4 v0x14fed0920_0, 0, 32;
    %load/vec4 v0x14fec4260_0;
    %load/vec4 v0x14fec4260_0;
    %addi 3703181876, 0, 32;
    %div;
    %store/vec4 v0x14fec3960_0, 0, 32;
    %load/vec4 v0x14fec4260_0;
    %load/vec4 v0x14fec4260_0;
    %addi 3703181876, 0, 32;
    %mod;
    %store/vec4 v0x14fec3a20_0, 0, 32;
    %wait E_0x14fe93440;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x14fec3de0_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x14fec3ad0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14fec41b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14fec4050_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14fec4100_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14fec3f40_0, 0, 5;
    %load/vec4 v0x14fec3de0_0;
    %load/vec4 v0x14fec4050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec4100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec3f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec41b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec3ad0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec3e90_0, 0, 32;
    %load/vec4 v0x14fec3e90_0;
    %store/vec4 v0x14fed0920_0, 0, 32;
    %wait E_0x14fe93440;
    %delay 2, 0;
    %load/vec4 v0x14fed09b0_0;
    %load/vec4 v0x14fec3960_0;
    %cmp/e;
    %jmp/0xz  T_11.8, 4;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 6 116 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x14fec3960_0, v0x14fed09b0_0 {0 0 0};
T_11.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x14fec3de0_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x14fec3ad0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14fec41b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14fec4050_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14fec4100_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14fec3f40_0, 0, 5;
    %load/vec4 v0x14fec3de0_0;
    %load/vec4 v0x14fec4050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec4100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec3f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec41b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14fec3ad0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14fec3e90_0, 0, 32;
    %load/vec4 v0x14fec3e90_0;
    %store/vec4 v0x14fed0920_0, 0, 32;
    %wait E_0x14fe93440;
    %delay 2, 0;
    %load/vec4 v0x14fed09b0_0;
    %load/vec4 v0x14fec3a20_0;
    %cmp/e;
    %jmp/0xz  T_11.10, 4;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 6 130 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x14fec3a20_0, v0x14fed09b0_0 {0 0 0};
T_11.11 ;
    %load/vec4 v0x14fec4260_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x14fec4260_0, 0, 32;
    %load/vec4 v0x14fec3b90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14fec3b90_0, 0, 5;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14feac5b0;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x14fe98f90;
T_12 ;
    %wait E_0x14fec44f0;
    %load/vec4 v0x14fed0e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14fed0c40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x14fed0ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x14fed0d70_0;
    %assign/vec4 v0x14fed0c40_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/divu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
