Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 20 23:19:00 2023
| Host         : MG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.583        0.000                      0                   37        0.221        0.000                      0                   37        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.583        0.000                      0                   37        0.221        0.000                      0                   37        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 nolabel_line33/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.923ns (79.709%)  route 0.490ns (20.291%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.633     5.154    nolabel_line33/CLK
    SLICE_X1Y14          FDRE                                         r  nolabel_line33/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line33/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.490     6.100    nolabel_line33/clk_count_reg[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.774 r  nolabel_line33/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.774    nolabel_line33/clk_count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  nolabel_line33/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.888    nolabel_line33/clk_count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  nolabel_line33/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    nolabel_line33/clk_count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  nolabel_line33/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.116    nolabel_line33/clk_count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  nolabel_line33/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    nolabel_line33/clk_count_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  nolabel_line33/clk_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    nolabel_line33/clk_count_reg[20]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.567 r  nolabel_line33/clk_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.567    nolabel_line33/clk_count_reg[24]_i_1_n_7
    SLICE_X1Y20          FDRE                                         r  nolabel_line33/clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508    14.849    nolabel_line33/CLK
    SLICE_X1Y20          FDRE                                         r  nolabel_line33/clk_count_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    nolabel_line33/clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 nolabel_line33/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 1.920ns (79.684%)  route 0.490ns (20.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.633     5.154    nolabel_line33/CLK
    SLICE_X1Y14          FDRE                                         r  nolabel_line33/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line33/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.490     6.100    nolabel_line33/clk_count_reg[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.774 r  nolabel_line33/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.774    nolabel_line33/clk_count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  nolabel_line33/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.888    nolabel_line33/clk_count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  nolabel_line33/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    nolabel_line33/clk_count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  nolabel_line33/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.116    nolabel_line33/clk_count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  nolabel_line33/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    nolabel_line33/clk_count_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.564 r  nolabel_line33/clk_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.564    nolabel_line33/clk_count_reg[20]_i_1_n_6
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508    14.849    nolabel_line33/CLK
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    nolabel_line33/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.607ns  (required time - arrival time)
  Source:                 nolabel_line33/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 1.899ns (79.505%)  route 0.490ns (20.495%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.633     5.154    nolabel_line33/CLK
    SLICE_X1Y14          FDRE                                         r  nolabel_line33/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line33/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.490     6.100    nolabel_line33/clk_count_reg[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.774 r  nolabel_line33/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.774    nolabel_line33/clk_count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  nolabel_line33/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.888    nolabel_line33/clk_count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  nolabel_line33/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    nolabel_line33/clk_count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  nolabel_line33/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.116    nolabel_line33/clk_count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  nolabel_line33/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    nolabel_line33/clk_count_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.543 r  nolabel_line33/clk_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.543    nolabel_line33/clk_count_reg[20]_i_1_n_4
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508    14.849    nolabel_line33/CLK
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    nolabel_line33/clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  7.607    

Slack (MET) :             7.681ns  (required time - arrival time)
  Source:                 nolabel_line33/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.825ns (78.850%)  route 0.490ns (21.150%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.633     5.154    nolabel_line33/CLK
    SLICE_X1Y14          FDRE                                         r  nolabel_line33/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line33/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.490     6.100    nolabel_line33/clk_count_reg[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.774 r  nolabel_line33/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.774    nolabel_line33/clk_count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  nolabel_line33/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.888    nolabel_line33/clk_count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  nolabel_line33/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    nolabel_line33/clk_count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  nolabel_line33/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.116    nolabel_line33/clk_count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  nolabel_line33/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    nolabel_line33/clk_count_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.469 r  nolabel_line33/clk_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.469    nolabel_line33/clk_count_reg[20]_i_1_n_5
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508    14.849    nolabel_line33/CLK
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    nolabel_line33/clk_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  7.681    

Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 nolabel_line33/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 1.809ns (78.703%)  route 0.490ns (21.297%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.633     5.154    nolabel_line33/CLK
    SLICE_X1Y14          FDRE                                         r  nolabel_line33/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line33/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.490     6.100    nolabel_line33/clk_count_reg[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.774 r  nolabel_line33/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.774    nolabel_line33/clk_count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  nolabel_line33/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.888    nolabel_line33/clk_count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  nolabel_line33/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    nolabel_line33/clk_count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  nolabel_line33/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.116    nolabel_line33/clk_count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  nolabel_line33/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    nolabel_line33/clk_count_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.453 r  nolabel_line33/clk_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.453    nolabel_line33/clk_count_reg[20]_i_1_n_7
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508    14.849    nolabel_line33/CLK
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    nolabel_line33/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  7.697    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 nolabel_line33/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 1.806ns (78.675%)  route 0.490ns (21.325%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.633     5.154    nolabel_line33/CLK
    SLICE_X1Y14          FDRE                                         r  nolabel_line33/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line33/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.490     6.100    nolabel_line33/clk_count_reg[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.774 r  nolabel_line33/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.774    nolabel_line33/clk_count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  nolabel_line33/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.888    nolabel_line33/clk_count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  nolabel_line33/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    nolabel_line33/clk_count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  nolabel_line33/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.116    nolabel_line33/clk_count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.450 r  nolabel_line33/clk_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.450    nolabel_line33/clk_count_reg[16]_i_1_n_6
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509    14.850    nolabel_line33/CLK
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[17]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    nolabel_line33/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.722ns  (required time - arrival time)
  Source:                 nolabel_line33/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 1.785ns (78.478%)  route 0.490ns (21.522%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.633     5.154    nolabel_line33/CLK
    SLICE_X1Y14          FDRE                                         r  nolabel_line33/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line33/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.490     6.100    nolabel_line33/clk_count_reg[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.774 r  nolabel_line33/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.774    nolabel_line33/clk_count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  nolabel_line33/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.888    nolabel_line33/clk_count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  nolabel_line33/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    nolabel_line33/clk_count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  nolabel_line33/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.116    nolabel_line33/clk_count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.429 r  nolabel_line33/clk_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.429    nolabel_line33/clk_count_reg[16]_i_1_n_4
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509    14.850    nolabel_line33/CLK
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[19]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    nolabel_line33/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.722    

Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 nolabel_line33/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 1.711ns (77.754%)  route 0.490ns (22.246%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.633     5.154    nolabel_line33/CLK
    SLICE_X1Y14          FDRE                                         r  nolabel_line33/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line33/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.490     6.100    nolabel_line33/clk_count_reg[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.774 r  nolabel_line33/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.774    nolabel_line33/clk_count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  nolabel_line33/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.888    nolabel_line33/clk_count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  nolabel_line33/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    nolabel_line33/clk_count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  nolabel_line33/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.116    nolabel_line33/clk_count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.355 r  nolabel_line33/clk_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.355    nolabel_line33/clk_count_reg[16]_i_1_n_5
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509    14.850    nolabel_line33/CLK
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[18]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    nolabel_line33/clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 nolabel_line33/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 1.695ns (77.591%)  route 0.490ns (22.409%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.633     5.154    nolabel_line33/CLK
    SLICE_X1Y14          FDRE                                         r  nolabel_line33/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line33/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.490     6.100    nolabel_line33/clk_count_reg[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.774 r  nolabel_line33/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.774    nolabel_line33/clk_count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  nolabel_line33/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.888    nolabel_line33/clk_count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  nolabel_line33/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    nolabel_line33/clk_count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  nolabel_line33/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.116    nolabel_line33/clk_count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.339 r  nolabel_line33/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.339    nolabel_line33/clk_count_reg[16]_i_1_n_7
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509    14.850    nolabel_line33/CLK
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[16]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    nolabel_line33/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  7.812    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 nolabel_line33/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 1.692ns (77.560%)  route 0.490ns (22.440%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.633     5.154    nolabel_line33/CLK
    SLICE_X1Y14          FDRE                                         r  nolabel_line33/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line33/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.490     6.100    nolabel_line33/clk_count_reg[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.774 r  nolabel_line33/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.774    nolabel_line33/clk_count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  nolabel_line33/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.888    nolabel_line33/clk_count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  nolabel_line33/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    nolabel_line33/clk_count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 r  nolabel_line33/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.336    nolabel_line33/clk_count_reg[12]_i_1_n_6
    SLICE_X1Y17          FDRE                                         r  nolabel_line33/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    nolabel_line33/CLK
    SLICE_X1Y17          FDRE                                         r  nolabel_line33/clk_count_reg[13]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)        0.062    15.153    nolabel_line33/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  7.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.229ns (69.730%)  route 0.099ns (30.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.128     1.601 r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[2]/Q
                         net (fo=3, routed)           0.099     1.701    nolabel_line34/nolabel_line27/nolabel_line34/PWM[2]
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.101     1.802 r  nolabel_line34/nolabel_line27/nolabel_line34/PWM[4]_i_1/O
                         net (fo=1, routed)           0.000     1.802    nolabel_line34/nolabel_line27/nolabel_line34/p_0_in[4]
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.107     1.580    nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.226ns (69.451%)  route 0.099ns (30.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.128     1.601 r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[2]/Q
                         net (fo=3, routed)           0.099     1.701    nolabel_line34/nolabel_line27/nolabel_line34/PWM[2]
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.098     1.799 r  nolabel_line34/nolabel_line27/nolabel_line34/PWM[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    nolabel_line34/nolabel_line27/nolabel_line34/p_0_in[3]
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.091     1.564    nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line33/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    nolabel_line33/CLK
    SLICE_X1Y16          FDRE                                         r  nolabel_line33/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nolabel_line33/clk_count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.731    nolabel_line33/clk_count_reg[11]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  nolabel_line33/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    nolabel_line33/clk_count_reg[8]_i_1_n_4
    SLICE_X1Y16          FDRE                                         r  nolabel_line33/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    nolabel_line33/CLK
    SLICE_X1Y16          FDRE                                         r  nolabel_line33/clk_count_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    nolabel_line33/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line33/clk_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.470    nolabel_line33/CLK
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line33/clk_count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.728    nolabel_line33/clk_count_reg[23]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  nolabel_line33/clk_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line33/clk_count_reg[20]_i_1_n_4
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.856     1.983    nolabel_line33/CLK
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[23]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    nolabel_line33/clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line33/clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    nolabel_line33/CLK
    SLICE_X1Y17          FDRE                                         r  nolabel_line33/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line33/clk_count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.730    nolabel_line33/clk_count_reg[15]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  nolabel_line33/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    nolabel_line33/clk_count_reg[12]_i_1_n_4
    SLICE_X1Y17          FDRE                                         r  nolabel_line33/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    nolabel_line33/CLK
    SLICE_X1Y17          FDRE                                         r  nolabel_line33/clk_count_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    nolabel_line33/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[2]_0
    SLICE_X2Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[2]/Q
                         net (fo=3, routed)           0.175     1.813    nolabel_line34/nolabel_line28/nolabel_line33/PWM__2[2]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.858 r  nolabel_line34/nolabel_line28/nolabel_line33/PWM[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    nolabel_line34/nolabel_line28/nolabel_line33/PWM[2]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[2]_0
    SLICE_X2Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.120     1.594    nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line33/clk_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    nolabel_line33/CLK
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nolabel_line33/clk_count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.732    nolabel_line33/clk_count_reg[19]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  nolabel_line33/clk_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    nolabel_line33/clk_count_reg[16]_i_1_n_4
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    nolabel_line33/CLK
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[19]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    nolabel_line33/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line33/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    nolabel_line33/CLK
    SLICE_X1Y14          FDRE                                         r  nolabel_line33/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line33/clk_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.735    nolabel_line33/clk_count_reg[3]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  nolabel_line33/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    nolabel_line33/clk_count_reg[0]_i_1_n_4
    SLICE_X1Y14          FDRE                                         r  nolabel_line33/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     1.988    nolabel_line33/CLK
    SLICE_X1Y14          FDRE                                         r  nolabel_line33/clk_count_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    nolabel_line33/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line33/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    nolabel_line33/CLK
    SLICE_X1Y15          FDRE                                         r  nolabel_line33/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line33/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.735    nolabel_line33/clk_count_reg[7]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  nolabel_line33/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    nolabel_line33/clk_count_reg[4]_i_1_n_4
    SLICE_X1Y15          FDRE                                         r  nolabel_line33/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    nolabel_line33/CLK
    SLICE_X1Y15          FDRE                                         r  nolabel_line33/clk_count_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    nolabel_line33/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line33/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    nolabel_line33/CLK
    SLICE_X1Y15          FDRE                                         r  nolabel_line33/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line33/clk_count_reg[4]/Q
                         net (fo=2, routed)           0.114     1.729    nolabel_line33/clk_count_reg[4]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  nolabel_line33/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    nolabel_line33/clk_count_reg[4]_i_1_n_7
    SLICE_X1Y15          FDRE                                         r  nolabel_line33/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    nolabel_line33/CLK
    SLICE_X1Y15          FDRE                                         r  nolabel_line33/clk_count_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    nolabel_line33/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    nolabel_line33/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    nolabel_line33/clk_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    nolabel_line33/clk_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    nolabel_line33/clk_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    nolabel_line33/clk_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    nolabel_line33/clk_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    nolabel_line33/clk_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    nolabel_line33/clk_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    nolabel_line33/clk_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    nolabel_line33/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    nolabel_line33/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    nolabel_line33/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    nolabel_line33/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    nolabel_line33/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    nolabel_line33/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    nolabel_line33/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    nolabel_line33/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    nolabel_line33/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    nolabel_line33/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    nolabel_line33/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    nolabel_line33/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    nolabel_line33/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    nolabel_line33/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    nolabel_line33/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    nolabel_line33/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    nolabel_line33/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    nolabel_line33/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    nolabel_line33/clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    nolabel_line33/clk_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.098ns  (logic 4.148ns (58.439%)  route 2.950ns (41.561%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.692     1.210    nolabel_line34/nolabel_line28/FSM_sequential_state_reg_n_0_[1]
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.124     1.334 r  nolabel_line34/nolabel_line28/LC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.258     3.592    LC_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.098 r  LC_OBUF_inst/O
                         net (fo=0)                   0.000     7.098    LC
    U14                                                               r  LC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 4.147ns (58.485%)  route 2.944ns (41.515%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.717     1.235    nolabel_line34/nolabel_line27/FSM_sequential_state_reg_n_0_[1]
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  nolabel_line34/nolabel_line27/RC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.227     3.586    RC_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.090 r  RC_OBUF_inst/O
                         net (fo=0)                   0.000     7.090    RC
    U16                                                               r  RC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.202ns  (logic 1.601ns (50.015%)  route 1.600ns (49.985%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left (IN)
                         net (fo=0)                   0.000     0.000    left
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  left_IBUF_inst/O
                         net (fo=1, routed)           1.218     2.669    nolabel_line34/nolabel_line28/left_IBUF
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.150     2.819 r  nolabel_line34/nolabel_line28/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.382     3.202    nolabel_line34/nolabel_line28/state[0]
    SLICE_X2Y16          FDCE                                         r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.786ns  (logic 1.441ns (51.730%)  route 1.345ns (48.270%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=29, routed)          1.345     2.786    nolabel_line34/nolabel_line27/AR[0]
    SLICE_X2Y16          FDCE                                         f  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.786ns  (logic 1.441ns (51.730%)  route 1.345ns (48.270%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=29, routed)          1.345     2.786    nolabel_line34/nolabel_line27/AR[0]
    SLICE_X2Y16          FDCE                                         f  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.786ns  (logic 1.441ns (51.730%)  route 1.345ns (48.270%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=29, routed)          1.345     2.786    nolabel_line34/nolabel_line28/AR[0]
    SLICE_X2Y16          FDCE                                         f  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.786ns  (logic 1.441ns (51.730%)  route 1.345ns (48.270%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=29, routed)          1.345     2.786    nolabel_line34/nolabel_line28/AR[0]
    SLICE_X2Y16          FDCE                                         f  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right
                            (input port)
  Destination:            nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.722ns  (logic 1.575ns (57.860%)  route 1.147ns (42.140%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  right (IN)
                         net (fo=0)                   0.000     0.000    right
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  right_IBUF_inst/O
                         net (fo=1, routed)           1.147     2.598    nolabel_line34/nolabel_line27/nolabel_line34/right_IBUF
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     2.722 r  nolabel_line34/nolabel_line27/nolabel_line34/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.722    nolabel_line34/nolabel_line27/state[0]
    SLICE_X2Y16          FDCE                                         r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.336ns  (logic 0.642ns (48.039%)  route 0.694ns (51.961%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.694     1.212    nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[2]_0[0]
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.124     1.336 r  nolabel_line34/nolabel_line27/nolabel_line34/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.336    nolabel_line34/nolabel_line27/state[1]
    SLICE_X2Y16          FDCE                                         r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.320ns  (logic 0.642ns (48.624%)  route 0.678ns (51.376%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.678     1.196    nolabel_line34/nolabel_line28/FSM_sequential_state_reg_n_0_[1]
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.124     1.320 r  nolabel_line34/nolabel_line28/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.320    nolabel_line34/nolabel_line28/state[1]
    SLICE_X2Y16          FDCE                                         r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.246ns (58.980%)  route 0.171ns (41.020%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.171     0.319    nolabel_line34/nolabel_line28/left_w
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.098     0.417 r  nolabel_line34/nolabel_line28/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.417    nolabel_line34/nolabel_line28/state[1]
    SLICE_X2Y16          FDCE                                         r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.209ns (50.054%)  route 0.209ns (49.946%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.209     0.373    nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[2]_0[1]
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.418 r  nolabel_line34/nolabel_line27/nolabel_line34/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.418    nolabel_line34/nolabel_line27/state[1]
    SLICE_X2Y16          FDCE                                         r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.209ns (45.100%)  route 0.254ns (54.900%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.254     0.418    nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[2]_0[0]
    SLICE_X2Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.463 r  nolabel_line34/nolabel_line27/nolabel_line34/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.463    nolabel_line34/nolabel_line27/state[0]
    SLICE_X2Y16          FDCE                                         r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.249ns (47.560%)  route 0.275ns (52.440%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.155     0.303    nolabel_line34/nolabel_line28/left_w
    SLICE_X2Y16          LUT3 (Prop_lut3_I0_O)        0.101     0.404 r  nolabel_line34/nolabel_line28/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.119     0.524    nolabel_line34/nolabel_line28/state[0]
    SLICE_X2Y16          FDCE                                         r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.210ns (28.724%)  route 0.520ns (71.276%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=29, routed)          0.520     0.729    nolabel_line34/nolabel_line27/AR[0]
    SLICE_X2Y16          FDCE                                         f  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.210ns (28.724%)  route 0.520ns (71.276%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=29, routed)          0.520     0.729    nolabel_line34/nolabel_line27/AR[0]
    SLICE_X2Y16          FDCE                                         f  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.210ns (28.724%)  route 0.520ns (71.276%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=29, routed)          0.520     0.729    nolabel_line34/nolabel_line28/AR[0]
    SLICE_X2Y16          FDCE                                         f  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.210ns (28.724%)  route 0.520ns (71.276%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=29, routed)          0.520     0.729    nolabel_line34/nolabel_line28/AR[0]
    SLICE_X2Y16          FDCE                                         f  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.415ns (68.842%)  route 0.640ns (31.158%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.085     0.249    nolabel_line34/nolabel_line27/right_w
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  nolabel_line34/nolabel_line27/RC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.555     0.849    RC_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.055 r  RC_OBUF_inst/O
                         net (fo=0)                   0.000     2.055    RC
    U16                                                               r  RC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.453ns (66.659%)  route 0.727ns (33.341%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.155     0.303    nolabel_line34/nolabel_line28/left_w
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.098     0.401 r  nolabel_line34/nolabel_line28/LC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.572     0.973    LC_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.180 r  LC_OBUF_inst/O
                         net (fo=0)                   0.000     2.180    LC
    U14                                                               r  LC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 4.121ns (60.447%)  route 2.696ns (39.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[2]_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[4]/Q
                         net (fo=1, routed)           2.696     8.267    RB_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.702    11.968 r  RB_OBUF_inst/O
                         net (fo=0)                   0.000    11.968    RB
    E19                                                               r  RB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.244ns  (logic 4.169ns (66.776%)  route 2.074ns (33.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.631     5.152    nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[2]_0
    SLICE_X2Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[4]/Q
                         net (fo=1, routed)           2.074     7.705    LB_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.691    11.396 r  LB_OBUF_inst/O
                         net (fo=0)                   0.000    11.396    LB
    U15                                                               r  LB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 4.095ns (70.218%)  route 1.737ns (29.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]/Q
                         net (fo=1, routed)           1.737     7.307    RA_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.676    10.983 r  RA_OBUF_inst/O
                         net (fo=0)                   0.000    10.983    RA
    U19                                                               r  RA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.823ns  (logic 4.103ns (70.458%)  route 1.720ns (29.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.631     5.152    nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[4]_1
    SLICE_X3Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[4]/Q
                         net (fo=1, routed)           1.720     7.291    LA_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.684    10.975 r  LA_OBUF_inst/O
                         net (fo=0)                   0.000    10.975    LA
    W18                                                               r  LA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.392ns (79.851%)  route 0.351ns (20.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[4]_1
    SLICE_X3Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[4]/Q
                         net (fo=1, routed)           0.351     1.953    LA_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.264     3.217 r  LA_OBUF_inst/O
                         net (fo=0)                   0.000     3.217    LA
    W18                                                               r  LA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.384ns (78.647%)  route 0.376ns (21.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.128     1.601 r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]/Q
                         net (fo=1, routed)           0.376     1.977    RA_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.256     3.233 r  RA_OBUF_inst/O
                         net (fo=0)                   0.000     3.233    RA
    U19                                                               r  RA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.418ns (74.100%)  route 0.495ns (25.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[2]_0
    SLICE_X2Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.148     1.622 r  nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[4]/Q
                         net (fo=1, routed)           0.495     2.118    LB_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.270     3.387 r  LB_OBUF_inst/O
                         net (fo=0)                   0.000     3.387    LB
    U15                                                               r  LB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.412ns (64.726%)  route 0.769ns (35.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[2]_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.128     1.601 r  nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[4]/Q
                         net (fo=1, routed)           0.769     2.370    RB_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.284     3.654 r  RB_OBUF_inst/O
                         net (fo=0)                   0.000     3.654    RB
    E19                                                               r  RB (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line33/clk_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.379ns  (logic 1.441ns (42.660%)  route 1.937ns (57.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.937     3.379    nolabel_line33/AR[0]
    SLICE_X1Y20          FDRE                                         r  nolabel_line33/clk_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508     4.849    nolabel_line33/CLK
    SLICE_X1Y20          FDRE                                         r  nolabel_line33/clk_count_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line33/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.240ns  (logic 1.441ns (44.482%)  route 1.799ns (55.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.799     3.240    nolabel_line33/AR[0]
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508     4.849    nolabel_line33/CLK
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line33/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.240ns  (logic 1.441ns (44.482%)  route 1.799ns (55.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.799     3.240    nolabel_line33/AR[0]
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508     4.849    nolabel_line33/CLK
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line33/clk_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.240ns  (logic 1.441ns (44.482%)  route 1.799ns (55.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.799     3.240    nolabel_line33/AR[0]
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508     4.849    nolabel_line33/CLK
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line33/clk_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.240ns  (logic 1.441ns (44.482%)  route 1.799ns (55.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.799     3.240    nolabel_line33/AR[0]
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508     4.849    nolabel_line33/CLK
    SLICE_X1Y19          FDRE                                         r  nolabel_line33/clk_count_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line33/clk_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.092ns  (logic 1.441ns (46.615%)  route 1.651ns (53.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.651     3.092    nolabel_line33/AR[0]
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509     4.850    nolabel_line33/CLK
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line33/clk_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.092ns  (logic 1.441ns (46.615%)  route 1.651ns (53.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.651     3.092    nolabel_line33/AR[0]
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509     4.850    nolabel_line33/CLK
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line33/clk_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.092ns  (logic 1.441ns (46.615%)  route 1.651ns (53.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.651     3.092    nolabel_line33/AR[0]
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509     4.850    nolabel_line33/CLK
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line33/clk_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.092ns  (logic 1.441ns (46.615%)  route 1.651ns (53.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.651     3.092    nolabel_line33/AR[0]
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509     4.850    nolabel_line33/CLK
    SLICE_X1Y18          FDRE                                         r  nolabel_line33/clk_count_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line33/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.944ns  (logic 1.441ns (48.964%)  route 1.502ns (51.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.502     2.944    nolabel_line33/AR[0]
    SLICE_X1Y17          FDRE                                         r  nolabel_line33/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511     4.852    nolabel_line33/CLK
    SLICE_X1Y17          FDRE                                         r  nolabel_line33/clk_count_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.129     0.293    nolabel_line34/nolabel_line27/nolabel_line35/Q[0]
    SLICE_X3Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.338 r  nolabel_line34/nolabel_line27/nolabel_line35/PWM[3]_i_1/O
                         net (fo=1, routed)           0.000     0.338    nolabel_line34/nolabel_line27/nolabel_line35/PWM[3]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[2]_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[3]/C

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.213ns (62.363%)  route 0.129ns (37.637%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.129     0.293    nolabel_line34/nolabel_line27/nolabel_line35/Q[0]
    SLICE_X3Y16          LUT3 (Prop_lut3_I1_O)        0.049     0.342 r  nolabel_line34/nolabel_line27/nolabel_line35/PWM[4]_i_1/O
                         net (fo=1, routed)           0.000     0.342    nolabel_line34/nolabel_line27/nolabel_line35/PWM[4]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[2]_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[4]/C

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.377%)  route 0.168ns (44.623%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.168     0.332    nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[2]_0[0]
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.045     0.377 r  nolabel_line34/nolabel_line27/nolabel_line34/PWM[3]_i_1/O
                         net (fo=1, routed)           0.000     0.377    nolabel_line34/nolabel_line27/nolabel_line34/p_0_in[3]
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[3]/C

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.210ns (55.495%)  route 0.168ns (44.505%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.168     0.332    nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[2]_0[0]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.046     0.378 r  nolabel_line34/nolabel_line27/nolabel_line34/PWM[4]_i_1/O
                         net (fo=1, routed)           0.000     0.378    nolabel_line34/nolabel_line27/nolabel_line34/p_0_in[4]
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line34/PWM_reg[4]/C

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.246ns (62.916%)  route 0.145ns (37.084%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.145     0.293    nolabel_line34/nolabel_line28/nolabel_line32/Q[0]
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.098     0.391 r  nolabel_line34/nolabel_line28/nolabel_line32/PWM[2]_i_1/O
                         net (fo=1, routed)           0.000     0.391    nolabel_line34/nolabel_line28/nolabel_line32/PWM[2]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[4]_1
    SLICE_X3Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.857%)  route 0.268ns (56.143%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line34/nolabel_line27/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.268     0.432    nolabel_line34/nolabel_line27/nolabel_line35/Q[0]
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.477 r  nolabel_line34/nolabel_line27/nolabel_line35/PWM[2]_i_1/O
                         net (fo=1, routed)           0.000     0.477    nolabel_line34/nolabel_line27/nolabel_line35/PWM[2]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[2]_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line34/nolabel_line27/nolabel_line35/PWM_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.274%)  route 0.297ns (58.726%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.297     0.461    nolabel_line34/nolabel_line28/nolabel_line32/Q[1]
    SLICE_X3Y15          LUT4 (Prop_lut4_I2_O)        0.045     0.506 r  nolabel_line34/nolabel_line28/nolabel_line32/PWM[3]_i_1/O
                         net (fo=1, routed)           0.000     0.506    nolabel_line34/nolabel_line28/nolabel_line32/PWM[3]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[4]_1
    SLICE_X3Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[3]/C

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.210ns (41.390%)  route 0.297ns (58.610%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.297     0.461    nolabel_line34/nolabel_line28/nolabel_line32/Q[1]
    SLICE_X3Y15          LUT4 (Prop_lut4_I3_O)        0.046     0.507 r  nolabel_line34/nolabel_line28/nolabel_line32/PWM[4]_i_1/O
                         net (fo=1, routed)           0.000     0.507    nolabel_line34/nolabel_line28/nolabel_line32/PWM[4]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[4]_1
    SLICE_X3Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line32/PWM_reg[4]/C

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.207ns (38.883%)  route 0.325ns (61.117%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.325     0.489    nolabel_line34/nolabel_line28/nolabel_line33/Q[0]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.043     0.532 r  nolabel_line34/nolabel_line28/nolabel_line33/PWM[4]_i_1/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line34/nolabel_line28/nolabel_line33/PWM[4]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[2]_0
    SLICE_X2Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[4]/C

Slack:                    inf
  Source:                 nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.209ns (39.112%)  route 0.325ns (60.888%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line34/nolabel_line28/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.325     0.489    nolabel_line34/nolabel_line28/nolabel_line33/Q[0]
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.045     0.534 r  nolabel_line34/nolabel_line28/nolabel_line33/PWM[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.534    nolabel_line34/nolabel_line28/nolabel_line33/PWM[3]_i_1__0_n_0
    SLICE_X2Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[2]_0
    SLICE_X2Y15          FDRE                                         r  nolabel_line34/nolabel_line28/nolabel_line33/PWM_reg[3]/C





