OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/register_file/runs/RUN_2025.05.25_19.14.43/tmp/routing/22-global.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Propagating all clocks
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _497_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][7] (net)
                  0.06    0.00    0.60 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.10 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net51 (net)
                  0.04    0.00    1.10 ^ _375_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _175_ (net)
                  0.04    0.00    1.21 ^ _376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.27 ^ _376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.03    0.00    1.27 ^ _497_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.34 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.31 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _494_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][4] (net)
                  0.06    0.00    0.60 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.10 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net71 (net)
                  0.04    0.00    1.10 ^ _369_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _172_ (net)
                  0.04    0.00    1.21 ^ _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.27 ^ _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.03    0.00    1.27 ^ _494_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.34 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.31 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _495_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][5] (net)
                  0.06    0.00    0.60 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.10 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net45 (net)
                  0.04    0.00    1.10 ^ _371_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _173_ (net)
                  0.04    0.00    1.21 ^ _372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.27 ^ _372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _013_ (net)
                  0.03    0.00    1.27 ^ _495_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.34 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _496_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][6] (net)
                  0.06    0.00    0.60 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.10 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net74 (net)
                  0.04    0.00    1.10 ^ _373_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _174_ (net)
                  0.04    0.00    1.21 ^ _374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.27 ^ _374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _014_ (net)
                  0.03    0.00    1.27 ^ _496_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.15    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.34 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _493_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][3] (net)
                  0.06    0.00    0.60 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net62 (net)
                  0.04    0.00    1.11 ^ _367_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _171_ (net)
                  0.04    0.00    1.21 ^ _368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.27 ^ _368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.03    0.00    1.27 ^ _493_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.34 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.31 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _490_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][0] (net)
                  0.06    0.00    0.60 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net50 (net)
                  0.04    0.00    1.11 ^ _361_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _168_ (net)
                  0.04    0.00    1.21 ^ _362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _008_ (net)
                  0.03    0.00    1.28 ^ _490_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.34 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _491_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][1] (net)
                  0.06    0.00    0.60 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net35 (net)
                  0.04    0.00    1.11 ^ _363_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _169_ (net)
                  0.04    0.00    1.21 ^ _364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.03    0.00    1.28 ^ _491_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _492_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][2] (net)
                  0.06    0.00    0.60 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net46 (net)
                  0.04    0.00    1.11 ^ _365_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.04    0.00    1.21 ^ _366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.03    0.00    1.28 ^ _492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _489_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][7] (net)
                  0.06    0.00    0.60 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.10 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net44 (net)
                  0.04    0.00    1.10 ^ _357_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _165_ (net)
                  0.04    0.00    1.21 ^ _358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.27 ^ _358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _007_ (net)
                  0.03    0.00    1.27 ^ _489_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.34 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.31 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _486_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][4] (net)
                  0.06    0.00    0.60 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net69 (net)
                  0.04    0.00    1.11 ^ _351_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _351_/X (sky130_fd_sc_hd__mux2_1)
                                         _162_ (net)
                  0.04    0.00    1.21 ^ _352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.27 ^ _352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _004_ (net)
                  0.03    0.00    1.27 ^ _486_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.34 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.31 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _487_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][5] (net)
                  0.06    0.00    0.60 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net42 (net)
                  0.04    0.00    1.11 ^ _353_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _163_ (net)
                  0.04    0.00    1.21 ^ _354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.27 ^ _354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _005_ (net)
                  0.03    0.00    1.27 ^ _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.34 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _488_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][6] (net)
                  0.06    0.00    0.60 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net48 (net)
                  0.04    0.00    1.11 ^ _355_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.04    0.00    1.21 ^ _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.27 ^ _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.03    0.00    1.27 ^ _488_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.15    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.34 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _545_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][7] (net)
                  0.06    0.00    0.60 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net54 (net)
                  0.04    0.00    1.11 ^ _480_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _480_/X (sky130_fd_sc_hd__mux2_1)
                                         _232_ (net)
                  0.04    0.00    1.21 ^ _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.27 ^ _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.03    0.00    1.27 ^ _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.34 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _485_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][3] (net)
                  0.06    0.00    0.60 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net37 (net)
                  0.04    0.00    1.11 ^ _349_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _349_/X (sky130_fd_sc_hd__mux2_1)
                                         _161_ (net)
                  0.04    0.00    1.21 ^ _350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.03    0.00    1.28 ^ _485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.34 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.31 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _542_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][4] (net)
                  0.06    0.00    0.60 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net81 (net)
                  0.04    0.00    1.11 ^ _474_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _474_/X (sky130_fd_sc_hd__mux2_1)
                                         _229_ (net)
                  0.04    0.00    1.21 ^ _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.27 ^ _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _060_ (net)
                  0.03    0.00    1.27 ^ _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.34 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.31 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _543_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][5] (net)
                  0.06    0.00    0.60 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net49 (net)
                  0.04    0.00    1.11 ^ _476_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _476_/X (sky130_fd_sc_hd__mux2_1)
                                         _230_ (net)
                  0.04    0.00    1.21 ^ _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.27 ^ _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.03    0.00    1.27 ^ _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.34 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _544_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][6] (net)
                  0.06    0.00    0.60 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net38 (net)
                  0.04    0.00    1.11 ^ _478_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _478_/X (sky130_fd_sc_hd__mux2_1)
                                         _231_ (net)
                  0.04    0.00    1.21 ^ _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.27 ^ _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.03    0.00    1.27 ^ _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.15    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.34 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.31 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _482_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][0] (net)
                  0.06    0.00    0.60 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net36 (net)
                  0.04    0.00    1.11 ^ _343_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _343_/X (sky130_fd_sc_hd__mux2_1)
                                         _158_ (net)
                  0.04    0.00    1.21 ^ _344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.03    0.00    1.28 ^ _482_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.34 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _483_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][1] (net)
                  0.06    0.00    0.60 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net73 (net)
                  0.04    0.00    1.11 ^ _345_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _345_/X (sky130_fd_sc_hd__mux2_1)
                                         _159_ (net)
                  0.04    0.00    1.21 ^ _346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.03    0.00    1.28 ^ _483_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _484_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][2] (net)
                  0.06    0.00    0.60 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net65 (net)
                  0.04    0.00    1.11 ^ _347_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _347_/X (sky130_fd_sc_hd__mux2_1)
                                         _160_ (net)
                  0.04    0.00    1.21 ^ _348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _002_ (net)
                  0.03    0.00    1.28 ^ _484_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _541_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][3] (net)
                  0.06    0.00    0.60 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net78 (net)
                  0.04    0.00    1.11 ^ _472_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _472_/X (sky130_fd_sc_hd__mux2_1)
                                         _228_ (net)
                  0.04    0.00    1.21 ^ _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _059_ (net)
                  0.03    0.00    1.28 ^ _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.34 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.31 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _538_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][0] (net)
                  0.06    0.00    0.60 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net60 (net)
                  0.04    0.00    1.11 ^ _466_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _466_/X (sky130_fd_sc_hd__mux2_1)
                                         _225_ (net)
                  0.04    0.00    1.21 ^ _467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _056_ (net)
                  0.03    0.00    1.28 ^ _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.34 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _539_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][1] (net)
                  0.06    0.00    0.60 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net53 (net)
                  0.04    0.00    1.11 ^ _468_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _468_/X (sky130_fd_sc_hd__mux2_1)
                                         _226_ (net)
                  0.04    0.00    1.21 ^ _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _057_ (net)
                  0.03    0.00    1.28 ^ _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _540_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][2] (net)
                  0.06    0.00    0.60 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net59 (net)
                  0.04    0.00    1.11 ^ _470_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _470_/X (sky130_fd_sc_hd__mux2_1)
                                         _227_ (net)
                  0.04    0.00    1.21 ^ _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _058_ (net)
                  0.03    0.00    1.28 ^ _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _499_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][1] (net)
                  0.06    0.00    0.60 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net64 (net)
                  0.04    0.00    1.11 ^ _380_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _380_/X (sky130_fd_sc_hd__mux2_1)
                                         _178_ (net)
                  0.04    0.00    1.21 ^ _381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.03    0.00    1.28 ^ _499_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.34 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _500_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][2] (net)
                  0.06    0.00    0.60 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net67 (net)
                  0.04    0.00    1.11 ^ _382_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _382_/X (sky130_fd_sc_hd__mux2_1)
                                         _179_ (net)
                  0.04    0.00    1.21 ^ _383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.03    0.00    1.28 ^ _500_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.34 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00    0.31 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _504_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][6] (net)
                  0.06    0.00    0.60 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net72 (net)
                  0.04    0.00    1.11 ^ _390_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _183_ (net)
                  0.04    0.00    1.21 ^ _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _022_ (net)
                  0.03    0.00    1.28 ^ _504_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00    0.34 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.31 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _502_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][4] (net)
                  0.06    0.00    0.60 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net39 (net)
                  0.04    0.00    1.11 ^ _386_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _386_/X (sky130_fd_sc_hd__mux2_1)
                                         _181_ (net)
                  0.04    0.00    1.21 ^ _387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.03    0.00    1.28 ^ _502_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.34 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.31 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _503_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][5] (net)
                  0.06    0.00    0.60 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net80 (net)
                  0.04    0.00    1.11 ^ _388_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _388_/X (sky130_fd_sc_hd__mux2_1)
                                         _182_ (net)
                  0.04    0.00    1.21 ^ _389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.03    0.00    1.28 ^ _503_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.34 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _505_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][7] (net)
                  0.06    0.00    0.60 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net75 (net)
                  0.04    0.00    1.11 ^ _392_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _392_/X (sky130_fd_sc_hd__mux2_1)
                                         _184_ (net)
                  0.04    0.00    1.21 ^ _393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _023_ (net)
                  0.03    0.00    1.28 ^ _505_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.15    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.34 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.61 ^ _498_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][0] (net)
                  0.06    0.00    0.61 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net84 (net)
                  0.04    0.00    1.11 ^ _378_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _378_/X (sky130_fd_sc_hd__mux2_1)
                                         _177_ (net)
                  0.04    0.00    1.21 ^ _379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.03    0.00    1.28 ^ _498_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.34 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.61 ^ _501_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][3] (net)
                  0.06    0.00    0.61 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net68 (net)
                  0.04    0.00    1.11 ^ _384_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.04    0.00    1.21 ^ _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _019_ (net)
                  0.03    0.00    1.28 ^ _501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.34 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00    0.31 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _520_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][6] (net)
                  0.06    0.00    0.60 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net76 (net)
                  0.04    0.00    1.11 ^ _425_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _425_/X (sky130_fd_sc_hd__mux2_1)
                                         _202_ (net)
                  0.04    0.00    1.21 ^ _426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _038_ (net)
                  0.03    0.00    1.28 ^ _520_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00    0.34 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00    0.31 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _521_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][7] (net)
                  0.06    0.00    0.60 ^ hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net87 (net)
                  0.04    0.00    1.11 ^ _427_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _427_/X (sky130_fd_sc_hd__mux2_1)
                                         _203_ (net)
                  0.04    0.00    1.21 ^ _428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _039_ (net)
                  0.03    0.00    1.28 ^ _521_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00    0.34 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.31 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _518_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][4] (net)
                  0.06    0.00    0.60 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net55 (net)
                  0.04    0.00    1.11 ^ _421_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _421_/X (sky130_fd_sc_hd__mux2_1)
                                         _200_ (net)
                  0.04    0.00    1.21 ^ _422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _036_ (net)
                  0.03    0.00    1.28 ^ _518_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.34 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.31 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _519_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][5] (net)
                  0.06    0.00    0.60 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net52 (net)
                  0.04    0.00    1.11 ^ _423_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _423_/X (sky130_fd_sc_hd__mux2_1)
                                         _201_ (net)
                  0.04    0.00    1.21 ^ _424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _037_ (net)
                  0.03    0.00    1.28 ^ _519_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.34 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.61 ^ _517_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][3] (net)
                  0.06    0.00    0.61 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net77 (net)
                  0.04    0.00    1.11 ^ _419_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _419_/X (sky130_fd_sc_hd__mux2_1)
                                         _199_ (net)
                  0.04    0.00    1.21 ^ _420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _035_ (net)
                  0.03    0.00    1.28 ^ _517_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.34 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.31 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.61 ^ _514_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][0] (net)
                  0.06    0.00    0.61 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net41 (net)
                  0.04    0.00    1.11 ^ _413_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _413_/X (sky130_fd_sc_hd__mux2_1)
                                         _196_ (net)
                  0.04    0.00    1.21 ^ _414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _032_ (net)
                  0.03    0.00    1.28 ^ _514_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.34 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.31 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.61 ^ _515_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][1] (net)
                  0.06    0.00    0.61 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net43 (net)
                  0.04    0.00    1.11 ^ _415_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _415_/X (sky130_fd_sc_hd__mux2_1)
                                         _197_ (net)
                  0.04    0.00    1.21 ^ _416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _033_ (net)
                  0.03    0.00    1.28 ^ _515_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.34 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.61 ^ _516_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][2] (net)
                  0.06    0.00    0.61 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net47 (net)
                  0.04    0.00    1.11 ^ _417_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _417_/X (sky130_fd_sc_hd__mux2_1)
                                         _198_ (net)
                  0.04    0.00    1.21 ^ _418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _034_ (net)
                  0.03    0.00    1.28 ^ _516_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.30    0.61 ^ _537_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][7] (net)
                  0.06    0.00    0.61 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net61 (net)
                  0.04    0.00    1.11 ^ _462_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _462_/X (sky130_fd_sc_hd__mux2_1)
                                         _222_ (net)
                  0.04    0.00    1.21 ^ _463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _055_ (net)
                  0.03    0.00    1.28 ^ _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.34 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.31 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.30    0.61 ^ _534_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][4] (net)
                  0.06    0.00    0.61 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net63 (net)
                  0.04    0.00    1.11 ^ _456_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _456_/X (sky130_fd_sc_hd__mux2_1)
                                         _219_ (net)
                  0.04    0.00    1.21 ^ _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _052_ (net)
                  0.03    0.00    1.28 ^ _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.34 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.31 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.30    0.61 ^ _535_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][5] (net)
                  0.06    0.00    0.61 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net57 (net)
                  0.04    0.00    1.11 ^ _458_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _458_/X (sky130_fd_sc_hd__mux2_1)
                                         _220_ (net)
                  0.04    0.00    1.21 ^ _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _053_ (net)
                  0.03    0.00    1.28 ^ _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.34 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.30    0.61 ^ _536_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][6] (net)
                  0.06    0.00    0.61 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net66 (net)
                  0.04    0.00    1.11 ^ _460_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _460_/X (sky130_fd_sc_hd__mux2_1)
                                         _221_ (net)
                  0.04    0.00    1.21 ^ _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _054_ (net)
                  0.03    0.00    1.28 ^ _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.15    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.34 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.30    0.61 ^ _533_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][3] (net)
                  0.06    0.00    0.61 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net58 (net)
                  0.04    0.00    1.11 ^ _454_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.21 ^ _454_/X (sky130_fd_sc_hd__mux2_1)
                                         _218_ (net)
                  0.04    0.00    1.21 ^ _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _051_ (net)
                  0.03    0.00    1.28 ^ _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.34 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.31 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.30    0.61 ^ _530_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][0] (net)
                  0.06    0.00    0.61 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net56 (net)
                  0.04    0.00    1.11 ^ _448_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.22 ^ _448_/X (sky130_fd_sc_hd__mux2_1)
                                         _215_ (net)
                  0.04    0.00    1.22 ^ _449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _048_ (net)
                  0.03    0.00    1.28 ^ _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.34 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.31 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.30    0.61 ^ _531_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][1] (net)
                  0.06    0.00    0.61 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net40 (net)
                  0.04    0.00    1.11 ^ _450_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.22 ^ _450_/X (sky130_fd_sc_hd__mux2_1)
                                         _216_ (net)
                  0.04    0.00    1.22 ^ _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _049_ (net)
                  0.03    0.00    1.28 ^ _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.34 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.30    0.61 ^ _532_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][2] (net)
                  0.06    0.00    0.61 ^ hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net89 (net)
                  0.04    0.00    1.11 ^ _452_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.22 ^ _452_/X (sky130_fd_sc_hd__mux2_1)
                                         _217_ (net)
                  0.04    0.00    1.22 ^ _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _050_ (net)
                  0.03    0.00    1.28 ^ _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00    0.31 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.30    0.61 ^ _512_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][6] (net)
                  0.07    0.00    0.61 ^ hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net86 (net)
                  0.04    0.00    1.11 ^ _408_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.22 ^ _408_/X (sky130_fd_sc_hd__mux2_1)
                                         _193_ (net)
                  0.04    0.00    1.22 ^ _409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _030_ (net)
                  0.03    0.00    1.28 ^ _512_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00    0.34 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00    0.31 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.30    0.61 ^ _513_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][7] (net)
                  0.07    0.00    0.61 ^ hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net90 (net)
                  0.04    0.00    1.11 ^ _410_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.22 ^ _410_/X (sky130_fd_sc_hd__mux2_1)
                                         _194_ (net)
                  0.04    0.00    1.22 ^ _411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _031_ (net)
                  0.03    0.00    1.28 ^ _513_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00    0.34 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.31 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.30    0.61 ^ _510_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][4] (net)
                  0.07    0.00    0.61 ^ hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net88 (net)
                  0.04    0.00    1.11 ^ _404_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.22 ^ _404_/X (sky130_fd_sc_hd__mux2_1)
                                         _191_ (net)
                  0.04    0.00    1.22 ^ _405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _028_ (net)
                  0.03    0.00    1.28 ^ _510_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.34 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.31 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.30    0.61 ^ _511_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][5] (net)
                  0.07    0.00    0.61 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net83 (net)
                  0.04    0.00    1.11 ^ _406_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.22 ^ _406_/X (sky130_fd_sc_hd__mux2_1)
                                         _192_ (net)
                  0.04    0.00    1.22 ^ _407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _029_ (net)
                  0.03    0.00    1.28 ^ _511_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.34 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.30    0.61 ^ _509_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][3] (net)
                  0.07    0.00    0.61 ^ hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net85 (net)
                  0.04    0.00    1.11 ^ _402_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.22 ^ _402_/X (sky130_fd_sc_hd__mux2_1)
                                         _190_ (net)
                  0.04    0.00    1.22 ^ _403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _027_ (net)
                  0.03    0.00    1.28 ^ _509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.34 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.31 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.30    0.61 ^ _506_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][0] (net)
                  0.07    0.00    0.61 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net70 (net)
                  0.04    0.00    1.11 ^ _396_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.22 ^ _396_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.04    0.00    1.22 ^ _397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _024_ (net)
                  0.03    0.00    1.28 ^ _506_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.34 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.31 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.30    0.61 ^ _507_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][1] (net)
                  0.07    0.00    0.61 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net79 (net)
                  0.04    0.00    1.11 ^ _398_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.22 ^ _398_/X (sky130_fd_sc_hd__mux2_1)
                                         _188_ (net)
                  0.04    0.00    1.22 ^ _399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.03    0.00    1.28 ^ _507_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.34 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.30    0.61 ^ _508_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][2] (net)
                  0.07    0.00    0.61 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.11 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net82 (net)
                  0.04    0.00    1.11 ^ _400_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    1.22 ^ _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _189_ (net)
                  0.04    0.00    1.22 ^ _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.28 ^ _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _026_ (net)
                  0.03    0.00    1.28 ^ _508_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _522_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][0] (net)
                  0.08    0.00    0.62 ^ hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.13 ^ hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net92 (net)
                  0.05    0.00    1.13 ^ _431_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.23 ^ _431_/X (sky130_fd_sc_hd__mux2_1)
                                         _206_ (net)
                  0.04    0.00    1.23 ^ _432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.30 ^ _432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _040_ (net)
                  0.03    0.00    1.30 ^ _522_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.34 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _524_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][2] (net)
                  0.08    0.00    0.62 ^ hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.13 ^ hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net95 (net)
                  0.05    0.00    1.13 ^ _435_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.23 ^ _435_/X (sky130_fd_sc_hd__mux2_1)
                                         _208_ (net)
                  0.04    0.00    1.23 ^ _436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.30 ^ _436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _042_ (net)
                  0.03    0.00    1.30 ^ _524_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.34 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00    0.31 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _527_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][5] (net)
                  0.08    0.00    0.62 ^ hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.13 ^ hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net91 (net)
                  0.05    0.00    1.13 ^ _441_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.23 ^ _441_/X (sky130_fd_sc_hd__mux2_1)
                                         _211_ (net)
                  0.04    0.00    1.23 ^ _442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.30 ^ _442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _045_ (net)
                  0.03    0.00    1.30 ^ _527_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00    0.34 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00    0.31 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _528_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][6] (net)
                  0.08    0.00    0.62 ^ hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.13 ^ hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net96 (net)
                  0.05    0.00    1.13 ^ _443_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.23 ^ _443_/X (sky130_fd_sc_hd__mux2_1)
                                         _212_ (net)
                  0.04    0.00    1.23 ^ _444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.30 ^ _444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _046_ (net)
                  0.03    0.00    1.30 ^ _528_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00    0.34 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.31 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][3] (net)
                  0.08    0.00    0.62 ^ hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.13 ^ hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net97 (net)
                  0.05    0.00    1.13 ^ _437_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.23 ^ _437_/X (sky130_fd_sc_hd__mux2_1)
                                         _209_ (net)
                  0.04    0.00    1.23 ^ _438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.30 ^ _438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _043_ (net)
                  0.03    0.00    1.30 ^ _525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.34 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.31 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _526_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][4] (net)
                  0.08    0.00    0.62 ^ hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.13 ^ hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net93 (net)
                  0.05    0.00    1.13 ^ _439_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.23 ^ _439_/X (sky130_fd_sc_hd__mux2_1)
                                         _210_ (net)
                  0.04    0.00    1.23 ^ _440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.30 ^ _440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _044_ (net)
                  0.03    0.00    1.30 ^ _526_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.14    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.34 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _529_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][7] (net)
                  0.08    0.00    0.62 ^ hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.13 ^ hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net98 (net)
                  0.05    0.00    1.13 ^ _445_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.23 ^ _445_/X (sky130_fd_sc_hd__mux2_1)
                                         _213_ (net)
                  0.04    0.00    1.23 ^ _446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.30 ^ _446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _047_ (net)
                  0.03    0.00    1.30 ^ _529_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.15    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.34 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _523_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][1] (net)
                  0.08    0.00    0.62 ^ hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.13 ^ hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net94 (net)
                  0.05    0.00    1.13 ^ _433_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.23 ^ _433_/X (sky130_fd_sc_hd__mux2_1)
                                         _207_ (net)
                  0.04    0.00    1.23 ^ _434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.30 ^ _434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _041_ (net)
                  0.03    0.00    1.30 ^ _523_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.34 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.31 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _543_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][5] (net)
                  0.06    0.00    0.60 ^ _323_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _323_/X (sky130_fd_sc_hd__mux4_1)
                                         _141_ (net)
                  0.05    0.00    0.80 ^ _328_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.09    0.89 ^ _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.04    0.00    0.89 ^ output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    1.07 ^ output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.11    0.00    1.07 ^ readData1[5] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)


Startpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _541_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][3] (net)
                  0.06    0.00    0.60 ^ _311_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _311_/X (sky130_fd_sc_hd__mux4_1)
                                         _131_ (net)
                  0.05    0.00    0.80 ^ _316_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.09    0.89 ^ _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.04    0.00    0.89 ^ output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    1.07 ^ output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.11    0.00    1.07 ^ readData1[3] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)


Startpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _541_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][3] (net)
                  0.06    0.00    0.60 ^ _257_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _257_/X (sky130_fd_sc_hd__mux4_1)
                                         _085_ (net)
                  0.05    0.00    0.80 ^ _262_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.09    0.89 ^ _262_/X (sky130_fd_sc_hd__o21a_1)
                                         net30 (net)
                  0.04    0.00    0.89 ^ output30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    1.07 ^ output30/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData2[3] (net)
                  0.11    0.00    1.07 ^ readData2[3] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)


Startpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _545_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][7] (net)
                  0.06    0.00    0.60 ^ _335_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _335_/X (sky130_fd_sc_hd__mux4_1)
                                         _151_ (net)
                  0.05    0.00    0.80 ^ _340_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.89 ^ _340_/X (sky130_fd_sc_hd__o21a_1)
                                         net26 (net)
                  0.03    0.00    0.89 ^ output26/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    1.07 ^ output26/X (sky130_fd_sc_hd__buf_2)
                                         readData1[7] (net)
                  0.17    0.00    1.07 ^ readData1[7] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)


Startpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _545_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][7] (net)
                  0.06    0.00    0.60 ^ _281_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _281_/X (sky130_fd_sc_hd__mux4_1)
                                         _105_ (net)
                  0.05    0.00    0.80 ^ _286_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.89 ^ _286_/X (sky130_fd_sc_hd__o21a_1)
                                         net34 (net)
                  0.03    0.00    0.89 ^ output34/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    1.07 ^ output34/X (sky130_fd_sc_hd__buf_2)
                                         readData2[7] (net)
                  0.17    0.00    1.07 ^ readData2[7] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)


Startpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.31 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _542_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][4] (net)
                  0.06    0.00    0.60 ^ _317_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _317_/X (sky130_fd_sc_hd__mux4_1)
                                         _136_ (net)
                  0.05    0.00    0.80 ^ _322_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.89 ^ _322_/X (sky130_fd_sc_hd__o21a_1)
                                         net23 (net)
                  0.03    0.00    0.89 ^ output23/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    1.07 ^ output23/X (sky130_fd_sc_hd__buf_2)
                                         readData1[4] (net)
                  0.17    0.00    1.07 ^ readData1[4] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)


Startpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.31 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _542_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][4] (net)
                  0.06    0.00    0.60 ^ _263_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _263_/X (sky130_fd_sc_hd__mux4_1)
                                         _090_ (net)
                  0.05    0.00    0.80 ^ _268_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.89 ^ _268_/X (sky130_fd_sc_hd__o21a_1)
                                         net31 (net)
                  0.03    0.00    0.89 ^ output31/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    1.07 ^ output31/X (sky130_fd_sc_hd__buf_2)
                                         readData2[4] (net)
                  0.17    0.00    1.07 ^ readData2[4] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)


Startpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00    0.31 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _543_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][5] (net)
                  0.06    0.00    0.60 ^ _269_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _269_/X (sky130_fd_sc_hd__mux4_1)
                                         _095_ (net)
                  0.05    0.00    0.80 ^ _274_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.89 ^ _274_/X (sky130_fd_sc_hd__o21a_1)
                                         net32 (net)
                  0.03    0.00    0.89 ^ output32/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    1.07 ^ output32/X (sky130_fd_sc_hd__buf_2)
                                         readData2[5] (net)
                  0.17    0.00    1.07 ^ readData2[5] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)


Startpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _544_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][6] (net)
                  0.06    0.00    0.60 ^ _329_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _329_/X (sky130_fd_sc_hd__mux4_1)
                                         _146_ (net)
                  0.05    0.00    0.80 ^ _334_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.89 ^ _334_/X (sky130_fd_sc_hd__o21a_1)
                                         net25 (net)
                  0.03    0.00    0.89 ^ output25/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    1.07 ^ output25/X (sky130_fd_sc_hd__buf_2)
                                         readData1[6] (net)
                  0.17    0.00    1.07 ^ readData1[6] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)


Startpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _544_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][6] (net)
                  0.06    0.00    0.60 ^ _275_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _275_/X (sky130_fd_sc_hd__mux4_1)
                                         _100_ (net)
                  0.05    0.00    0.80 ^ _280_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.89 ^ _280_/X (sky130_fd_sc_hd__o21a_1)
                                         net33 (net)
                  0.03    0.00    0.89 ^ output33/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    1.07 ^ output33/X (sky130_fd_sc_hd__buf_2)
                                         readData2[6] (net)
                  0.17    0.00    1.07 ^ readData2[6] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)


Startpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.31 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _538_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][0] (net)
                  0.06    0.00    0.60 ^ _291_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _291_/X (sky130_fd_sc_hd__mux4_1)
                                         _114_ (net)
                  0.05    0.00    0.80 ^ _298_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.89 ^ _298_/X (sky130_fd_sc_hd__o21a_1)
                                         net19 (net)
                  0.03    0.00    0.89 ^ output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    1.07 ^ output19/X (sky130_fd_sc_hd__buf_2)
                                         readData1[0] (net)
                  0.17    0.00    1.07 ^ readData1[0] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)


Startpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _539_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][1] (net)
                  0.06    0.00    0.60 ^ _299_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _299_/X (sky130_fd_sc_hd__mux4_1)
                                         _121_ (net)
                  0.05    0.00    0.80 ^ _304_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.89 ^ _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.03    0.00    0.89 ^ output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    1.07 ^ output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.17    0.00    1.07 ^ readData1[1] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)


Startpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _540_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][2] (net)
                  0.06    0.00    0.60 ^ _305_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _305_/X (sky130_fd_sc_hd__mux4_1)
                                         _126_ (net)
                  0.05    0.00    0.80 ^ _310_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.89 ^ _310_/X (sky130_fd_sc_hd__o21a_1)
                                         net21 (net)
                  0.03    0.00    0.89 ^ output21/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    1.07 ^ output21/X (sky130_fd_sc_hd__buf_2)
                                         readData1[2] (net)
                  0.17    0.00    1.07 ^ readData1[2] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)


Startpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00    0.31 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _538_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][0] (net)
                  0.06    0.00    0.60 ^ _237_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _237_/X (sky130_fd_sc_hd__mux4_1)
                                         _068_ (net)
                  0.05    0.00    0.80 ^ _244_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.89 ^ _244_/X (sky130_fd_sc_hd__o21a_1)
                                         net27 (net)
                  0.03    0.00    0.89 ^ output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    1.07 ^ output27/X (sky130_fd_sc_hd__buf_2)
                                         readData2[0] (net)
                  0.17    0.00    1.07 ^ readData2[0] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)


Startpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _539_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][1] (net)
                  0.06    0.00    0.60 ^ _245_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _245_/X (sky130_fd_sc_hd__mux4_1)
                                         _075_ (net)
                  0.05    0.00    0.80 ^ _250_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.89 ^ _250_/X (sky130_fd_sc_hd__o21a_1)
                                         net28 (net)
                  0.03    0.00    0.89 ^ output28/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    1.07 ^ output28/X (sky130_fd_sc_hd__buf_2)
                                         readData2[1] (net)
                  0.17    0.00    1.07 ^ readData2[1] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)


Startpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.60 ^ _540_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][2] (net)
                  0.06    0.00    0.60 ^ _251_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.80 ^ _251_/X (sky130_fd_sc_hd__mux4_1)
                                         _080_ (net)
                  0.05    0.00    0.80 ^ _256_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.89 ^ _256_/X (sky130_fd_sc_hd__o21a_1)
                                         net29 (net)
                  0.03    0.00    0.89 ^ output29/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    1.07 ^ output29/X (sky130_fd_sc_hd__buf_2)
                                         readData2[2] (net)
                  0.17    0.00    1.07 ^ readData2[2] (out)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  2.82   slack (MET)



worst slack corner Typical: 0.7454
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.16    0.00    2.17 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.23    2.40 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.11    0.00    2.40 ^ _314_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.74 v _314_/X (sky130_fd_sc_hd__mux2_1)
                                         _134_ (net)
                  0.05    0.00    2.74 v _315_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.04 v _315_/X (sky130_fd_sc_hd__a221o_1)
                                         _135_ (net)
                  0.05    0.00    3.04 v _316_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.10    3.14 v _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.03    0.00    3.14 v output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18    3.32 v output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.08    0.00    3.32 v readData1[3] (out)
                                  3.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  4.43   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.16    0.00    2.17 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.23    2.40 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.11    0.00    2.40 ^ _326_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.74 v _326_/X (sky130_fd_sc_hd__mux2_1)
                                         _144_ (net)
                  0.05    0.00    2.74 v _327_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.04 v _327_/X (sky130_fd_sc_hd__a221o_1)
                                         _145_ (net)
                  0.05    0.00    3.04 v _328_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.10    3.14 v _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.03    0.00    3.14 v output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18    3.32 v output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.08    0.00    3.32 v readData1[5] (out)
                                  3.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  4.43   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.16    0.00    2.17 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.23    2.40 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.11    0.00    2.40 ^ _260_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.74 v _260_/X (sky130_fd_sc_hd__mux2_1)
                                         _088_ (net)
                  0.05    0.00    2.74 v _261_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.04 v _261_/X (sky130_fd_sc_hd__a221o_1)
                                         _089_ (net)
                  0.05    0.00    3.04 v _262_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.10    3.14 v _262_/X (sky130_fd_sc_hd__o21a_1)
                                         net30 (net)
                  0.03    0.00    3.14 v output30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18    3.32 v output30/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData2[3] (net)
                  0.08    0.00    3.32 v readData2[3] (out)
                                  3.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  4.43   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.16    0.00    2.17 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.23    2.40 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.11    0.00    2.40 ^ _296_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.74 v _296_/X (sky130_fd_sc_hd__mux2_1)
                                         _119_ (net)
                  0.05    0.00    2.74 v _297_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.04 v _297_/X (sky130_fd_sc_hd__a221o_1)
                                         _120_ (net)
                  0.05    0.00    3.04 v _298_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.10    3.14 v _298_/X (sky130_fd_sc_hd__o21a_1)
                                         net19 (net)
                  0.03    0.00    3.14 v output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.32 v output19/X (sky130_fd_sc_hd__buf_2)
                                         readData1[0] (net)
                  0.09    0.00    3.32 v readData1[0] (out)
                                  3.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  4.43   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.16    0.00    2.17 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.23    2.40 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.11    0.00    2.40 ^ _302_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.74 v _302_/X (sky130_fd_sc_hd__mux2_1)
                                         _124_ (net)
                  0.05    0.00    2.74 v _303_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.04 v _303_/X (sky130_fd_sc_hd__a221o_1)
                                         _125_ (net)
                  0.05    0.00    3.04 v _304_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.10    3.14 v _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.03    0.00    3.14 v output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.32 v output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.09    0.00    3.32 v readData1[1] (out)
                                  3.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  4.43   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.16    0.00    2.17 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.23    2.40 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.11    0.00    2.40 ^ _308_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.74 v _308_/X (sky130_fd_sc_hd__mux2_1)
                                         _129_ (net)
                  0.05    0.00    2.74 v _309_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.04 v _309_/X (sky130_fd_sc_hd__a221o_1)
                                         _130_ (net)
                  0.05    0.00    3.04 v _310_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.10    3.14 v _310_/X (sky130_fd_sc_hd__o21a_1)
                                         net21 (net)
                  0.03    0.00    3.14 v output21/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.32 v output21/X (sky130_fd_sc_hd__buf_2)
                                         readData1[2] (net)
                  0.09    0.00    3.32 v readData1[2] (out)
                                  3.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  4.43   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.16    0.00    2.17 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.23    2.40 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.11    0.00    2.40 ^ _320_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.74 v _320_/X (sky130_fd_sc_hd__mux2_1)
                                         _139_ (net)
                  0.05    0.00    2.74 v _321_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.04 v _321_/X (sky130_fd_sc_hd__a221o_1)
                                         _140_ (net)
                  0.05    0.00    3.04 v _322_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.10    3.14 v _322_/X (sky130_fd_sc_hd__o21a_1)
                                         net23 (net)
                  0.03    0.00    3.14 v output23/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.32 v output23/X (sky130_fd_sc_hd__buf_2)
                                         readData1[4] (net)
                  0.09    0.00    3.32 v readData1[4] (out)
                                  3.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  4.43   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.16    0.00    2.17 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.23    2.40 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.11    0.00    2.40 ^ _242_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.74 v _242_/X (sky130_fd_sc_hd__mux2_1)
                                         _073_ (net)
                  0.05    0.00    2.74 v _243_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.04 v _243_/X (sky130_fd_sc_hd__a221o_1)
                                         _074_ (net)
                  0.05    0.00    3.04 v _244_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.10    3.14 v _244_/X (sky130_fd_sc_hd__o21a_1)
                                         net27 (net)
                  0.03    0.00    3.14 v output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.32 v output27/X (sky130_fd_sc_hd__buf_2)
                                         readData2[0] (net)
                  0.09    0.00    3.32 v readData2[0] (out)
                                  3.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  4.43   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.16    0.00    2.17 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.23    2.40 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.11    0.00    2.40 ^ _248_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.74 v _248_/X (sky130_fd_sc_hd__mux2_1)
                                         _078_ (net)
                  0.05    0.00    2.74 v _249_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.04 v _249_/X (sky130_fd_sc_hd__a221o_1)
                                         _079_ (net)
                  0.05    0.00    3.04 v _250_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.10    3.14 v _250_/X (sky130_fd_sc_hd__o21a_1)
                                         net28 (net)
                  0.03    0.00    3.14 v output28/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.32 v output28/X (sky130_fd_sc_hd__buf_2)
                                         readData2[1] (net)
                  0.09    0.00    3.32 v readData2[1] (out)
                                  3.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  4.43   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.16    0.00    2.17 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.23    2.40 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.11    0.00    2.40 ^ _254_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.74 v _254_/X (sky130_fd_sc_hd__mux2_1)
                                         _083_ (net)
                  0.05    0.00    2.74 v _255_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.04 v _255_/X (sky130_fd_sc_hd__a221o_1)
                                         _084_ (net)
                  0.05    0.00    3.04 v _256_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.10    3.14 v _256_/X (sky130_fd_sc_hd__o21a_1)
                                         net29 (net)
                  0.03    0.00    3.14 v output29/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.32 v output29/X (sky130_fd_sc_hd__buf_2)
                                         readData2[2] (net)
                  0.09    0.00    3.32 v readData2[2] (out)
                                  3.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  4.43   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.16    0.00    2.17 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.23    2.40 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.11    0.00    2.40 ^ _266_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.74 v _266_/X (sky130_fd_sc_hd__mux2_1)
                                         _093_ (net)
                  0.05    0.00    2.74 v _267_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.04 v _267_/X (sky130_fd_sc_hd__a221o_1)
                                         _094_ (net)
                  0.05    0.00    3.04 v _268_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.10    3.14 v _268_/X (sky130_fd_sc_hd__o21a_1)
                                         net31 (net)
                  0.03    0.00    3.14 v output31/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.32 v output31/X (sky130_fd_sc_hd__buf_2)
                                         readData2[4] (net)
                  0.09    0.00    3.32 v readData2[4] (out)
                                  3.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  4.43   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.16    0.00    2.17 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.23    2.40 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.11    0.00    2.40 ^ _272_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.74 v _272_/X (sky130_fd_sc_hd__mux2_1)
                                         _098_ (net)
                  0.05    0.00    2.74 v _273_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.04 v _273_/X (sky130_fd_sc_hd__a221o_1)
                                         _099_ (net)
                  0.05    0.00    3.04 v _274_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.10    3.14 v _274_/X (sky130_fd_sc_hd__o21a_1)
                                         net32 (net)
                  0.03    0.00    3.14 v output32/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.32 v output32/X (sky130_fd_sc_hd__buf_2)
                                         readData2[5] (net)
                  0.09    0.00    3.32 v readData2[5] (out)
                                  3.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  4.43   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.16    0.00    2.17 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.21    2.38 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.11    0.00    2.38 ^ _329_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.08    0.57    2.95 v _329_/X (sky130_fd_sc_hd__mux4_1)
                                         _146_ (net)
                  0.08    0.00    2.95 v _334_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.18    3.13 v _334_/X (sky130_fd_sc_hd__o21a_1)
                                         net25 (net)
                  0.03    0.00    3.13 v output25/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.31 v output25/X (sky130_fd_sc_hd__buf_2)
                                         readData1[6] (net)
                  0.09    0.00    3.31 v readData1[6] (out)
                                  3.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                  4.44   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.16    0.00    2.17 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.21    2.38 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.11    0.00    2.38 ^ _335_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.08    0.57    2.95 v _335_/X (sky130_fd_sc_hd__mux4_1)
                                         _151_ (net)
                  0.08    0.00    2.95 v _340_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.18    3.13 v _340_/X (sky130_fd_sc_hd__o21a_1)
                                         net26 (net)
                  0.03    0.00    3.13 v output26/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.31 v output26/X (sky130_fd_sc_hd__buf_2)
                                         readData1[7] (net)
                  0.09    0.00    3.31 v readData1[7] (out)
                                  3.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                  4.44   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.16    0.00    2.17 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.21    2.38 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.11    0.00    2.38 ^ _275_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.08    0.57    2.95 v _275_/X (sky130_fd_sc_hd__mux4_1)
                                         _100_ (net)
                  0.08    0.00    2.95 v _280_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.18    3.13 v _280_/X (sky130_fd_sc_hd__o21a_1)
                                         net33 (net)
                  0.03    0.00    3.13 v output33/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.31 v output33/X (sky130_fd_sc_hd__buf_2)
                                         readData2[6] (net)
                  0.09    0.00    3.31 v readData2[6] (out)
                                  3.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                  4.44   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.16    0.00    2.17 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.21    2.38 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.11    0.00    2.38 ^ _281_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.08    0.57    2.95 v _281_/X (sky130_fd_sc_hd__mux4_1)
                                         _105_ (net)
                  0.08    0.00    2.95 v _286_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.18    3.13 v _286_/X (sky130_fd_sc_hd__o21a_1)
                                         net34 (net)
                  0.03    0.00    3.13 v output34/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.31 v output34/X (sky130_fd_sc_hd__buf_2)
                                         readData2[7] (net)
                  0.09    0.00    3.31 v readData2[7] (out)
                                  3.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                  4.44   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.70 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.70 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.19    2.90 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.90 v _435_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    3.22 v _435_/X (sky130_fd_sc_hd__mux2_1)
                                         _208_ (net)
                  0.05    0.00    3.22 v _436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.31 v _436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _042_ (net)
                  0.02    0.00    3.31 v _524_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.31 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                  6.65   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.70 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.70 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.19    2.90 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.90 v _441_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    3.22 v _441_/X (sky130_fd_sc_hd__mux2_1)
                                         _211_ (net)
                  0.05    0.00    3.22 v _442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.31 v _442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _045_ (net)
                  0.02    0.00    3.31 v _527_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.31 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                  6.65   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.70 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.70 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.19    2.90 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.90 v _443_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    3.22 v _443_/X (sky130_fd_sc_hd__mux2_1)
                                         _212_ (net)
                  0.05    0.00    3.22 v _444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.31 v _444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _046_ (net)
                  0.02    0.00    3.31 v _528_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.31 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                  6.65   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.70 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.70 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.19    2.90 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.90 v _437_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    3.22 v _437_/X (sky130_fd_sc_hd__mux2_1)
                                         _209_ (net)
                  0.05    0.00    3.22 v _438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.31 v _438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _043_ (net)
                  0.02    0.00    3.31 v _525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.31 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                  6.65   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.70 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.70 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.19    2.90 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.90 v _439_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    3.22 v _439_/X (sky130_fd_sc_hd__mux2_1)
                                         _210_ (net)
                  0.05    0.00    3.22 v _440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.31 v _440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _044_ (net)
                  0.02    0.00    3.31 v _526_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.31 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                  6.65   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.70 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.70 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.19    2.90 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.90 v _445_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    3.22 v _445_/X (sky130_fd_sc_hd__mux2_1)
                                         _213_ (net)
                  0.05    0.00    3.22 v _446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.31 v _446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _047_ (net)
                  0.02    0.00    3.31 v _529_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13   10.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.31 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                  6.65   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.70 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.70 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.19    2.90 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.90 v _431_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    3.22 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                         _206_ (net)
                  0.05    0.00    3.22 v _432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.31 v _432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _040_ (net)
                  0.02    0.00    3.31 v _522_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                  6.65   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.70 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.70 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.19    2.90 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.90 v _433_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    3.22 v _433_/X (sky130_fd_sc_hd__mux2_1)
                                         _207_ (net)
                  0.05    0.00    3.22 v _434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.31 v _434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _041_ (net)
                  0.02    0.00    3.31 v _523_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                  6.65   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.43 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.43 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.10    0.00    2.61 ^ _375_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _175_ (net)
                  0.05    0.00    2.94 v _376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.02    0.00    3.03 v _497_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.31 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.43 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.43 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.10    0.00    2.61 ^ _369_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _172_ (net)
                  0.05    0.00    2.94 v _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.02    0.00    3.03 v _494_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.31 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.43 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.43 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.10    0.00    2.61 ^ _371_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _173_ (net)
                  0.05    0.00    2.94 v _372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _013_ (net)
                  0.02    0.00    3.03 v _495_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.31 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.43 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.43 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.10    0.00    2.61 ^ _373_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _174_ (net)
                  0.05    0.00    2.94 v _374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _014_ (net)
                  0.02    0.00    3.03 v _496_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13   10.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.31 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.43 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.43 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.10    0.00    2.61 ^ _367_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _171_ (net)
                  0.05    0.00    2.94 v _368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.02    0.00    3.03 v _493_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.43 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.43 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.10    0.00    2.61 ^ _361_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _168_ (net)
                  0.05    0.00    2.94 v _362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _008_ (net)
                  0.02    0.00    3.03 v _490_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.31 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.43 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.43 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.10    0.00    2.61 ^ _363_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _169_ (net)
                  0.05    0.00    2.94 v _364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.02    0.00    3.03 v _491_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.43 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.43 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.10    0.00    2.61 ^ _365_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.05    0.00    2.94 v _366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.02    0.00    3.03 v _492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.42 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.61 ^ _357_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _165_ (net)
                  0.05    0.00    2.94 v _358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _007_ (net)
                  0.02    0.00    3.03 v _489_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.31 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.42 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.61 ^ _351_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _351_/X (sky130_fd_sc_hd__mux2_1)
                                         _162_ (net)
                  0.05    0.00    2.94 v _352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _004_ (net)
                  0.02    0.00    3.03 v _486_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.31 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.42 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.61 ^ _353_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _163_ (net)
                  0.05    0.00    2.94 v _354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _005_ (net)
                  0.02    0.00    3.03 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.31 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.42 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.61 ^ _355_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.05    0.00    2.94 v _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.02    0.00    3.03 v _488_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13   10.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.31 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.42 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.10    0.00    2.61 ^ _408_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _408_/X (sky130_fd_sc_hd__mux2_1)
                                         _193_ (net)
                  0.05    0.00    2.94 v _409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _030_ (net)
                  0.02    0.00    3.03 v _512_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.31 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.42 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.10    0.00    2.61 ^ _410_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _410_/X (sky130_fd_sc_hd__mux2_1)
                                         _194_ (net)
                  0.05    0.00    2.94 v _411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _031_ (net)
                  0.02    0.00    3.03 v _513_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.31 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.42 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.61 ^ _349_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _349_/X (sky130_fd_sc_hd__mux2_1)
                                         _161_ (net)
                  0.05    0.00    2.94 v _350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.02    0.00    3.03 v _485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.60 ^ _462_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _462_/X (sky130_fd_sc_hd__mux2_1)
                                         _222_ (net)
                  0.05    0.00    2.94 v _463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _055_ (net)
                  0.02    0.00    3.03 v _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.31 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.42 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.10    0.00    2.61 ^ _404_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _404_/X (sky130_fd_sc_hd__mux2_1)
                                         _191_ (net)
                  0.05    0.00    2.94 v _405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _028_ (net)
                  0.02    0.00    3.03 v _510_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.31 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.42 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.10    0.00    2.61 ^ _406_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _406_/X (sky130_fd_sc_hd__mux2_1)
                                         _192_ (net)
                  0.05    0.00    2.94 v _407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _029_ (net)
                  0.02    0.00    3.03 v _511_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.31 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.60 ^ _456_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _456_/X (sky130_fd_sc_hd__mux2_1)
                                         _219_ (net)
                  0.05    0.00    2.94 v _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _052_ (net)
                  0.02    0.00    3.03 v _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.31 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.60 ^ _458_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _458_/X (sky130_fd_sc_hd__mux2_1)
                                         _220_ (net)
                  0.05    0.00    2.94 v _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _053_ (net)
                  0.02    0.00    3.03 v _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.31 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.42 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.61 ^ _343_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _343_/X (sky130_fd_sc_hd__mux2_1)
                                         _158_ (net)
                  0.05    0.00    2.94 v _344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.02    0.00    3.03 v _482_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.31 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.42 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.61 ^ _345_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _345_/X (sky130_fd_sc_hd__mux2_1)
                                         _159_ (net)
                  0.05    0.00    2.94 v _346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.02    0.00    3.03 v _483_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.42 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.61 ^ _347_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _347_/X (sky130_fd_sc_hd__mux2_1)
                                         _160_ (net)
                  0.05    0.00    2.94 v _348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _002_ (net)
                  0.02    0.00    3.03 v _484_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.60 ^ _460_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _460_/X (sky130_fd_sc_hd__mux2_1)
                                         _221_ (net)
                  0.05    0.00    2.94 v _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _054_ (net)
                  0.02    0.00    3.03 v _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13   10.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.31 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.42 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.10    0.00    2.61 ^ _402_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _402_/X (sky130_fd_sc_hd__mux2_1)
                                         _190_ (net)
                  0.05    0.00    2.94 v _403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _027_ (net)
                  0.02    0.00    3.03 v _509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.60 ^ _454_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _454_/X (sky130_fd_sc_hd__mux2_1)
                                         _218_ (net)
                  0.05    0.00    2.94 v _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _051_ (net)
                  0.02    0.00    3.03 v _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.42 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.10    0.00    2.61 ^ _396_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _396_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.05    0.00    2.94 v _397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _024_ (net)
                  0.02    0.00    3.03 v _506_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.31 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.42 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.10    0.00    2.61 ^ _398_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _398_/X (sky130_fd_sc_hd__mux2_1)
                                         _188_ (net)
                  0.05    0.00    2.94 v _399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.02    0.00    3.03 v _507_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.31 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.17 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.25    2.42 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.42 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.61 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.10    0.00    2.61 ^ _400_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.94 v _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _189_ (net)
                  0.05    0.00    2.94 v _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _026_ (net)
                  0.02    0.00    3.03 v _508_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.60 ^ _448_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _448_/X (sky130_fd_sc_hd__mux2_1)
                                         _215_ (net)
                  0.05    0.00    2.94 v _449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _048_ (net)
                  0.02    0.00    3.03 v _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.31 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.60 ^ _450_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _450_/X (sky130_fd_sc_hd__mux2_1)
                                         _216_ (net)
                  0.05    0.00    2.94 v _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _049_ (net)
                  0.02    0.00    3.03 v _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.31 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.08    0.00    2.17 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.60 ^ _452_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _452_/X (sky130_fd_sc_hd__mux2_1)
                                         _217_ (net)
                  0.05    0.00    2.94 v _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.03 v _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _050_ (net)
                  0.02    0.00    3.03 v _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.60 ^ _380_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _380_/X (sky130_fd_sc_hd__mux2_1)
                                         _178_ (net)
                  0.05    0.00    2.94 v _381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.02    0.00    3.02 v _499_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.31 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.60 ^ _382_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _382_/X (sky130_fd_sc_hd__mux2_1)
                                         _179_ (net)
                  0.05    0.00    2.94 v _383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.02    0.00    3.02 v _500_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.31 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.60 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _183_ (net)
                  0.05    0.00    2.94 v _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _022_ (net)
                  0.02    0.00    3.02 v _504_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.31 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.60 ^ _425_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _425_/X (sky130_fd_sc_hd__mux2_1)
                                         _202_ (net)
                  0.05    0.00    2.94 v _426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _038_ (net)
                  0.02    0.00    3.02 v _520_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.31 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.60 ^ _427_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _427_/X (sky130_fd_sc_hd__mux2_1)
                                         _203_ (net)
                  0.05    0.00    2.94 v _428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _039_ (net)
                  0.02    0.00    3.02 v _521_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.31 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.60 ^ _386_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _386_/X (sky130_fd_sc_hd__mux2_1)
                                         _181_ (net)
                  0.05    0.00    2.94 v _387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.02    0.00    3.02 v _502_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.31 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.60 ^ _388_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _388_/X (sky130_fd_sc_hd__mux2_1)
                                         _182_ (net)
                  0.05    0.00    2.94 v _389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.02    0.00    3.02 v _503_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.31 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.60 ^ _421_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _421_/X (sky130_fd_sc_hd__mux2_1)
                                         _200_ (net)
                  0.05    0.00    2.94 v _422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _036_ (net)
                  0.02    0.00    3.02 v _518_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.31 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.60 ^ _423_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _423_/X (sky130_fd_sc_hd__mux2_1)
                                         _201_ (net)
                  0.05    0.00    2.94 v _424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _037_ (net)
                  0.02    0.00    3.02 v _519_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.31 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.60 ^ _392_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _392_/X (sky130_fd_sc_hd__mux2_1)
                                         _184_ (net)
                  0.05    0.00    2.94 v _393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _023_ (net)
                  0.02    0.00    3.02 v _505_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13   10.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.31 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.60 ^ _378_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _378_/X (sky130_fd_sc_hd__mux2_1)
                                         _177_ (net)
                  0.05    0.00    2.94 v _379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.02    0.00    3.02 v _498_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.60 ^ _384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.05    0.00    2.94 v _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _019_ (net)
                  0.02    0.00    3.02 v _501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.60 ^ _419_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _419_/X (sky130_fd_sc_hd__mux2_1)
                                         _199_ (net)
                  0.05    0.00    2.94 v _420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _035_ (net)
                  0.02    0.00    3.02 v _517_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.60 ^ _413_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _413_/X (sky130_fd_sc_hd__mux2_1)
                                         _196_ (net)
                  0.05    0.00    2.94 v _414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _032_ (net)
                  0.02    0.00    3.02 v _514_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.31 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.60 ^ _415_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _415_/X (sky130_fd_sc_hd__mux2_1)
                                         _197_ (net)
                  0.05    0.00    2.94 v _416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _033_ (net)
                  0.02    0.00    3.02 v _515_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.31 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.08    0.17    2.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.08    0.00    2.17 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.43    2.60 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.60 ^ _417_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.94 v _417_/X (sky130_fd_sc_hd__mux2_1)
                                         _198_ (net)
                  0.05    0.00    2.94 v _418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.02 v _418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _034_ (net)
                  0.02    0.00    3.02 v _516_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.17    0.17    2.17 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.17    0.00    2.17 ^ _464_/B (sky130_fd_sc_hd__and4_1)
     1    0.00    0.05    0.21    2.38 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.05    0.00    2.38 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.56 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.56 ^ _480_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.90 v _480_/X (sky130_fd_sc_hd__mux2_1)
                                         _232_ (net)
                  0.05    0.00    2.90 v _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.98 v _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.02    0.00    2.98 v _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.98   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.31 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.17    0.17    2.17 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.17    0.00    2.17 ^ _464_/B (sky130_fd_sc_hd__and4_1)
     1    0.00    0.05    0.21    2.38 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.05    0.00    2.38 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.56 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.56 ^ _474_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.90 v _474_/X (sky130_fd_sc_hd__mux2_1)
                                         _229_ (net)
                  0.05    0.00    2.90 v _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.98 v _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _060_ (net)
                  0.02    0.00    2.98 v _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.98   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.31 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.17    0.17    2.17 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.17    0.00    2.17 ^ _464_/B (sky130_fd_sc_hd__and4_1)
     1    0.00    0.05    0.21    2.38 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.05    0.00    2.38 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.56 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.56 ^ _476_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.90 v _476_/X (sky130_fd_sc_hd__mux2_1)
                                         _230_ (net)
                  0.05    0.00    2.90 v _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.98 v _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.02    0.00    2.98 v _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.98   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.31 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.31 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.17    0.17    2.17 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.17    0.00    2.17 ^ _464_/B (sky130_fd_sc_hd__and4_1)
     1    0.00    0.05    0.21    2.38 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.05    0.00    2.38 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.56 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.56 ^ _478_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.90 v _478_/X (sky130_fd_sc_hd__mux2_1)
                                         _231_ (net)
                  0.05    0.00    2.90 v _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.98 v _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.02    0.00    2.98 v _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.98   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13   10.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.31 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.17    0.17    2.17 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.17    0.00    2.17 ^ _464_/B (sky130_fd_sc_hd__and4_1)
     1    0.00    0.05    0.21    2.38 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.05    0.00    2.38 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.56 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.56 ^ _472_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.90 v _472_/X (sky130_fd_sc_hd__mux2_1)
                                         _228_ (net)
                  0.05    0.00    2.90 v _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.98 v _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _059_ (net)
                  0.02    0.00    2.98 v _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.98   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.17    0.17    2.17 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.17    0.00    2.17 ^ _464_/B (sky130_fd_sc_hd__and4_1)
     1    0.00    0.05    0.21    2.38 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.05    0.00    2.38 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.56 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.56 ^ _466_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.90 v _466_/X (sky130_fd_sc_hd__mux2_1)
                                         _225_ (net)
                  0.05    0.00    2.90 v _467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.98 v _467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _056_ (net)
                  0.02    0.00    2.98 v _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.98   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.31 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.17    0.17    2.17 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.17    0.00    2.17 ^ _464_/B (sky130_fd_sc_hd__and4_1)
     1    0.00    0.05    0.21    2.38 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.05    0.00    2.38 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.56 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.56 ^ _468_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.90 v _468_/X (sky130_fd_sc_hd__mux2_1)
                                         _226_ (net)
                  0.05    0.00    2.90 v _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.98 v _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _057_ (net)
                  0.02    0.00    2.98 v _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.98   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.01    0.17    0.17    2.17 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.17    0.00    2.17 ^ _464_/B (sky130_fd_sc_hd__and4_1)
     1    0.00    0.05    0.21    2.38 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.05    0.00    2.38 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.56 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.56 ^ _470_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.90 v _470_/X (sky130_fd_sc_hd__mux2_1)
                                         _227_ (net)
                  0.05    0.00    2.90 v _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.98 v _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _058_ (net)
                  0.02    0.00    2.98 v _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.98   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)



worst slack corner Typical: 4.4269
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.01    0.16    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.16    0.00    2.17 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.23    2.40 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.11    0.00    2.40 ^ _314_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.74 v _314_/X (sky130_fd_sc_hd__mux2_1)
                                         _134_ (net)
                  0.05    0.00    2.74 v _315_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.04 v _315_/X (sky130_fd_sc_hd__a221o_1)
                                         _135_ (net)
                  0.05    0.00    3.04 v _316_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.10    3.14 v _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.03    0.00    3.14 v output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18    3.32 v output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.08    0.00    3.32 v readData1[3] (out)
                                  3.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  4.43   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 446 unannotated drivers.
 clk
 readReg1[0]
 readReg1[1]
 readReg1[2]
 readReg2[0]
 readReg2[1]
 readReg2[2]
 regWrite
 writeData[0]
 writeData[1]
 writeData[2]
 writeData[3]
 writeData[4]
 writeData[5]
 writeData[6]
 writeData[7]
 writeReg[0]
 writeReg[1]
 writeReg[2]
 _233_/Y
 _234_/X
 _235_/X
 _236_/X
 _237_/X
 _238_/X
 _239_/X
 _240_/X
 _241_/X
 _242_/X
 _243_/X
 _244_/X
 _245_/X
 _246_/X
 _247_/X
 _248_/X
 _249_/X
 _250_/X
 _251_/X
 _252_/X
 _253_/X
 _254_/X
 _255_/X
 _256_/X
 _257_/X
 _258_/X
 _259_/X
 _260_/X
 _261_/X
 _262_/X
 _263_/X
 _264_/X
 _265_/X
 _266_/X
 _267_/X
 _268_/X
 _269_/X
 _270_/X
 _271_/X
 _272_/X
 _273_/X
 _274_/X
 _275_/X
 _276_/X
 _277_/X
 _278_/X
 _279_/X
 _280_/X
 _281_/X
 _282_/X
 _283_/X
 _284_/X
 _285_/X
 _286_/X
 _287_/Y
 _288_/X
 _289_/X
 _290_/X
 _291_/X
 _292_/X
 _293_/X
 _294_/X
 _295_/X
 _296_/X
 _297_/X
 _298_/X
 _299_/X
 _300_/X
 _301_/X
 _302_/X
 _303_/X
 _304_/X
 _305_/X
 _306_/X
 _307_/X
 _308_/X
 _309_/X
 _310_/X
 _311_/X
 _312_/X
 _313_/X
 _314_/X
 _315_/X
 _316_/X
 _317_/X
 _318_/X
 _319_/X
 _320_/X
 _321_/X
 _322_/X
 _323_/X
 _324_/X
 _325_/X
 _326_/X
 _327_/X
 _328_/X
 _329_/X
 _330_/X
 _331_/X
 _332_/X
 _333_/X
 _334_/X
 _335_/X
 _336_/X
 _337_/X
 _338_/X
 _339_/X
 _340_/X
 _341_/X
 _342_/X
 _343_/X
 _344_/X
 _345_/X
 _346_/X
 _347_/X
 _348_/X
 _349_/X
 _350_/X
 _351_/X
 _352_/X
 _353_/X
 _354_/X
 _355_/X
 _356_/X
 _357_/X
 _358_/X
 _359_/X
 _360_/X
 _361_/X
 _362_/X
 _363_/X
 _364_/X
 _365_/X
 _366_/X
 _367_/X
 _368_/X
 _369_/X
 _370_/X
 _371_/X
 _372_/X
 _373_/X
 _374_/X
 _375_/X
 _376_/X
 _377_/X
 _378_/X
 _379_/X
 _380_/X
 _381_/X
 _382_/X
 _383_/X
 _384_/X
 _385_/X
 _386_/X
 _387_/X
 _388_/X
 _389_/X
 _390_/X
 _391_/X
 _392_/X
 _393_/X
 _394_/X
 _395_/X
 _396_/X
 _397_/X
 _398_/X
 _399_/X
 _400_/X
 _401_/X
 _402_/X
 _403_/X
 _404_/X
 _405_/X
 _406_/X
 _407_/X
 _408_/X
 _409_/X
 _410_/X
 _411_/X
 _412_/X
 _413_/X
 _414_/X
 _415_/X
 _416_/X
 _417_/X
 _418_/X
 _419_/X
 _420_/X
 _421_/X
 _422_/X
 _423_/X
 _424_/X
 _425_/X
 _426_/X
 _427_/X
 _428_/X
 _429_/X
 _430_/X
 _431_/X
 _432_/X
 _433_/X
 _434_/X
 _435_/X
 _436_/X
 _437_/X
 _438_/X
 _439_/X
 _440_/X
 _441_/X
 _442_/X
 _443_/X
 _444_/X
 _445_/X
 _446_/X
 _447_/X
 _448_/X
 _449_/X
 _450_/X
 _451_/X
 _452_/X
 _453_/X
 _454_/X
 _455_/X
 _456_/X
 _457_/X
 _458_/X
 _459_/X
 _460_/X
 _461_/X
 _462_/X
 _463_/X
 _464_/X
 _465_/X
 _466_/X
 _467_/X
 _468_/X
 _469_/X
 _470_/X
 _471_/X
 _472_/X
 _473_/X
 _474_/X
 _475_/X
 _476_/X
 _477_/X
 _478_/X
 _479_/X
 _480_/X
 _481_/X
 _482_/Q
 _483_/Q
 _484_/Q
 _485_/Q
 _486_/Q
 _487_/Q
 _488_/Q
 _489_/Q
 _490_/Q
 _491_/Q
 _492_/Q
 _493_/Q
 _494_/Q
 _495_/Q
 _496_/Q
 _497_/Q
 _498_/Q
 _499_/Q
 _500_/Q
 _501_/Q
 _502_/Q
 _503_/Q
 _504_/Q
 _505_/Q
 _506_/Q
 _507_/Q
 _508_/Q
 _509_/Q
 _510_/Q
 _511_/Q
 _512_/Q
 _513_/Q
 _514_/Q
 _515_/Q
 _516_/Q
 _517_/Q
 _518_/Q
 _519_/Q
 _520_/Q
 _521_/Q
 _522_/Q
 _523_/Q
 _524_/Q
 _525_/Q
 _526_/Q
 _527_/Q
 _528_/Q
 _529_/Q
 _530_/Q
 _531_/Q
 _532_/Q
 _533_/Q
 _534_/Q
 _535_/Q
 _536_/Q
 _537_/Q
 _538_/Q
 _539_/Q
 _540_/Q
 _541_/Q
 _542_/Q
 _543_/Q
 _544_/Q
 _545_/Q
 clkbuf_0_clk/X
 clkbuf_3_0__f_clk/X
 clkbuf_3_1__f_clk/X
 clkbuf_3_2__f_clk/X
 clkbuf_3_3__f_clk/X
 clkbuf_3_4__f_clk/X
 clkbuf_3_5__f_clk/X
 clkbuf_3_6__f_clk/X
 clkbuf_3_7__f_clk/X
 clkload0/X
 clkload1/Y
 clkload2/X
 clkload3/Y
 clkload4/Y
 clkload5/Y
 clkload6/Y
 hold1/X
 hold10/X
 hold11/X
 hold12/X
 hold13/X
 hold14/X
 hold15/X
 hold16/X
 hold17/X
 hold18/X
 hold19/X
 hold2/X
 hold20/X
 hold21/X
 hold22/X
 hold23/X
 hold24/X
 hold25/X
 hold26/X
 hold27/X
 hold28/X
 hold29/X
 hold3/X
 hold30/X
 hold31/X
 hold32/X
 hold33/X
 hold34/X
 hold35/X
 hold36/X
 hold37/X
 hold38/X
 hold39/X
 hold4/X
 hold40/X
 hold41/X
 hold42/X
 hold43/X
 hold44/X
 hold45/X
 hold46/X
 hold47/X
 hold48/X
 hold49/X
 hold5/X
 hold50/X
 hold51/X
 hold52/X
 hold53/X
 hold54/X
 hold55/X
 hold56/X
 hold57/X
 hold58/X
 hold59/X
 hold6/X
 hold60/X
 hold61/X
 hold62/X
 hold63/X
 hold64/X
 hold7/X
 hold8/X
 hold9/X
 input1/X
 input10/X
 input11/X
 input12/X
 input13/X
 input14/X
 input15/X
 input16/X
 input17/X
 input18/X
 input2/X
 input3/X
 input4/X
 input5/X
 input6/X
 input7/X
 input8/X
 input9/X
 output19/X
 output20/X
 output21/X
 output22/X
 output23/X
 output24/X
 output25/X
 output26/X
 output27/X
 output28/X
 output29/X
 output30/X
 output31/X
 output32/X
 output33/X
 output34/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.12e-04   2.16e-05   5.37e-10   3.34e-04  38.9%
Combinational          1.82e-04   8.05e-05   1.57e-09   2.63e-04  30.6%
Clock                  1.93e-04   6.84e-05   3.38e-10   2.61e-04  30.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.87e-04   1.71e-04   2.45e-09   8.58e-04 100.0%
                          80.1%      19.9%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
   0.34 source latency _482_/CLK ^
  -0.31 target latency _482_/CLK ^
   0.25 clock uncertainty
  -0.03 CRPR
--------------
   0.25 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 4.43

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.75
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 4906 u^2 68% utilization.
area_report_end
check_nonpropagated_clocks
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
