PPA Report for mipi_mphy_clock_gen_pipelined.v (Module: mipi_mphy_clock_gen_pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 19
FF Count: 18
IO Count: 11
Cell Count: 69

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 584.80 MHz
Reg-to-Reg Critical Path Delay: 1.580 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
