#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: hz
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Sat Jul 26 21:11:49 2025
License checkout: fabric_ads from D:\FPGA\new_pds_b025aa8008d1.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 1)] Analyzing module mask_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 1)] Analyzing module cmos_data_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v(line number: 1)] Analyzing module rgb2gray (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 1)] Analyzing module dvp_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v(line number: 2)] Analyzing module cmos_tailor (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v(line number: 2)] Analyzing module cmos_capture_data (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 2)] Analyzing module ov7725_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v(line number: 2)] Analyzing module i2c_ov7725_rgb565_cfg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v(line number: 2)] Analyzing module i2c_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v successfully.
I: Module "mask_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.691s wall, 0.016s user + 0.000s system = 0.016s CPU (0.6%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 1)] Elaborating module mask_top
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 32)] Elaborating instance u_ov7725_dri
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 2)] Elaborating module ov7725_dri
I: Module instance {mask_top/u_ov7725_dri} parameter value:
    SLAVE_ADDR = 7'b0100001
    BIT_CTRL = 1'b0
    CLK_FREQ = 26'b10111110101111000010000000
    I2C_FREQ = 18'b111101000010010000
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 29)] Elaborating instance u_i2c_cfg
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v(line number: 2)] Elaborating module i2c_ov7725_rgb565_cfg
I: Module instance {mask_top/u_ov7725_dri/u_i2c_cfg} parameter value:
    REG_NUM = 7'b1000110
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 45)] Elaborating instance u_i2c_dri
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v(line number: 2)] Elaborating module i2c_dri
I: Module instance {mask_top/u_ov7725_dri/u_i2c_dri} parameter value:
    SLAVE_ADDR = 7'b0100001
    CLK_FREQ = 26'b10111110101111000010000000
    I2C_FREQ = 18'b111101000010010000
W: Verilog-2019: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 39)] Width mismatch between port i2c_addr and signal bound to it for instantiated module i2c_dri
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 41)] Elaborating instance u_cmos_data_top
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 1)] Elaborating module cmos_data_top
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 35)] Elaborating instance u_cmos_tailor
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v(line number: 2)] Elaborating module cmos_tailor
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 53)] Elaborating instance u_cmos_capture_data
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v(line number: 2)] Elaborating module cmos_capture_data
I: Module instance {mask_top/u_cmos_data_top/u_cmos_capture_data} parameter value:
    WAIT_FRAME = 4'b1010
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 66)] Elaborating instance u_rgb2gray
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v(line number: 1)] Elaborating module rgb2gray
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 60)] Elaborating instance u_dvp_tx
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 1)] Elaborating module dvp_tx
Executing : rtl-elaborate successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (85.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.049s wall, 0.016s user + 0.031s system = 0.047s CPU (95.4%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.345s wall, 0.203s user + 0.141s system = 0.344s CPU (99.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (291.4%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (75.9%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
I: FSM cur_state_fsm[7:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.032s wall, 0.031s user + 0.000s system = 0.031s CPU (96.3%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N2 (bmsWIDEMUX).
I: Constant propagation done on N3 (bmsWIDEMUX).
I: Constant propagation done on N51 (bmsWIDEMUX).
I: Constant propagation done on N4 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N139 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N148_1 (bmsWIDEMUX).
I: Constant propagation done on N216_1 (bmsWIDEMUX).
I: Constant propagation done on N284_1 (bmsWIDEMUX).
I: Constant propagation done on N352_1 (bmsWIDEMUX).
I: Constant propagation done on N428_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.032s wall, 0.016s user + 0.016s system = 0.031s CPU (97.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:7s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Jul 26 21:11:54 2025
Action compile: Peak memory pool usage is 144 MB
