{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542928995247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542928995259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 18:23:14 2018 " "Processing started: Thu Nov 22 18:23:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542928995259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928995259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AudioV5 -c AudioV5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AudioV5 -c AudioV5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542928995259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542928996850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542928996851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542929022470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542929022470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542929022490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542929022490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542929022510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542929022510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Altera_UP_Clock_Edge.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542929022528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542929022528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542929022544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542929022544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "Audio_Clock.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542929022567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542929022567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542929022577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542929022577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "avconf.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542929022590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542929022590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_audio_example.v 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_audio_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Audio_Example " "Found entity 1: DE1_SoC_Audio_Example" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/DE1_SoC_Audio_Example.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542929022603 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_decoder " "Found entity 2: hex_decoder" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/DE1_SoC_Audio_Example.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542929022603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542929022603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542929022625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542929022625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testram.v 1 1 " "Found 1 design units, including 1 entities, in source file testram.v" { { "Info" "ISGN_ENTITY_NAME" "1 testram " "Found entity 1: testram" {  } { { "testram.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/testram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542929022641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542929022641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Audio_Example " "Elaborating entity \"DE1_SoC_Audio_Example\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542929023494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 DE1_SoC_Audio_Example.v(115) " "Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(115): truncated value with size 32 to match size of target (19)" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/DE1_SoC_Audio_Example.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542929023504 "|DE1_SoC_Audio_Example"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SoC_Audio_Example.v(124) " "Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(124): truncated value with size 32 to match size of target (10)" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/DE1_SoC_Audio_Example.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542929023504 "|DE1_SoC_Audio_Example"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 DE1_SoC_Audio_Example.v(127) " "Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(127): truncated value with size 32 to match size of target (27)" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/DE1_SoC_Audio_Example.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542929023505 "|DE1_SoC_Audio_Example"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 DE1_SoC_Audio_Example.v(135) " "Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(135): truncated value with size 20 to match size of target (19)" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/DE1_SoC_Audio_Example.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542929023505 "|DE1_SoC_Audio_Example"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE1_SoC_Audio_Example.v(51) " "Output port \"HEX3\" at DE1_SoC_Audio_Example.v(51) has no driver" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/DE1_SoC_Audio_Example.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542929023508 "|DE1_SoC_Audio_Example"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SoC_Audio_Example.v(51) " "Output port \"HEX4\" at DE1_SoC_Audio_Example.v(51) has no driver" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/DE1_SoC_Audio_Example.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542929023508 "|DE1_SoC_Audio_Example"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SoC_Audio_Example.v(51) " "Output port \"HEX5\" at DE1_SoC_Audio_Example.v(51) has no driver" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/DE1_SoC_Audio_Example.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542929023508 "|DE1_SoC_Audio_Example"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testram testram:test " "Elaborating entity \"testram\" for hierarchy \"testram:test\"" {  } { { "DE1_SoC_Audio_Example.v" "test" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/DE1_SoC_Audio_Example.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542929023600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram testram:test\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"testram:test\|altsyncram:altsyncram_component\"" {  } { { "testram.v" "altsyncram_component" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/testram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542929023785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "testram:test\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"testram:test\|altsyncram:altsyncram_component\"" {  } { { "testram.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/testram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542929023801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "testram:test\|altsyncram:altsyncram_component " "Instantiated megafunction \"testram:test\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542929023802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542929023802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Tokyo_Ghoul.mif " "Parameter \"init_file\" = \"Tokyo_Ghoul.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542929023802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542929023802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542929023802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542929023802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 99 " "Parameter \"numwords_a\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542929023802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542929023802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542929023802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542929023802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542929023802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542929023802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542929023802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542929023802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542929023802 ""}  } { { "testram.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/testram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542929023802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vo1 " "Found entity 1: altsyncram_8vo1" {  } { { "db/altsyncram_8vo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/db/altsyncram_8vo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542929023937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542929023937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vo1 testram:test\|altsyncram:altsyncram_component\|altsyncram_8vo1:auto_generated " "Elaborating entity \"altsyncram_8vo1\" for hierarchy \"testram:test\|altsyncram:altsyncram_component\|altsyncram_8vo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542929023941 ""}
{ "Error" "EMIO_MIO_MIF_INVALID_DEPTH" "119 111 Tokyo_Ghoul.mif " "Address at line 119 exceeds the specified depth (111) in the Memory Initialization File \"Tokyo_Ghoul.mif\"" {  } { { "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/Tokyo_Ghoul.mif" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/Tokyo_Ghoul.mif" 119 -1 0 } }  } 0 113012 "Address at line %1!d! exceeds the specified depth (%2!d!) in the Memory Initialization File \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542929023957 ""}
{ "Error" "EMIO_MIO_INVALID_LINE" "Tokyo_Ghoul.mif 119 " "Memory Initialization File or Hexadecimal (Intel-Format) File \"Tokyo_Ghoul.mif\" contains illegal syntax at line 119" {  } { { "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/Tokyo_Ghoul.mif" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/Tokyo_Ghoul.mif" 119 -1 0 } }  } 0 113000 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1542929023957 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "Tokyo_Ghoul.mif " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File Tokyo_Ghoul.mif -- setting all initial values to 0" {  } { { "testram.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioV5/testram.v" 85 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1542929023957 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "testram:test\|altsyncram:altsyncram_component\|altsyncram_8vo1:auto_generated " "Can't elaborate user hierarchy \"testram:test\|altsyncram:altsyncram_component\|altsyncram_8vo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542929024020 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542929024358 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 22 18:23:44 2018 " "Processing ended: Thu Nov 22 18:23:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542929024358 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542929024358 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542929024358 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542929024358 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542929025186 ""}
