$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module ufifo $end
$var wire 8 n0 bypass_data $end
$var wire 1 n1 cvr_filled $end
$var wire 2 n2 f_const_addr $end
$var wire 8 n3 f_const_data $end
$var wire 8 n4 f_const_second $end
$var wire 2 n5 f_distance_to_first $end
$var wire 2 n6 f_distance_to_second $end
$var wire 2 n7 f_fill $end
$var wire 1 n8 f_first_in_fifo $end
$var wire 2 n9 f_next_addr $end
$var wire 1 n10 f_past_valid $end
$var wire 2 n11 f_raddr_plus_one $end
$var wire 1 n12 f_second_in_fifo $end
$var wire 2 n13 f_state $end
$var wire 8 n38 fifo<0> $end
$var wire 8 n40 fifo<1> $end
$var wire 8 n39 fifo<2> $end
$var wire 8 n14 fifo_data $end
$var wire 1 n15 i_clk $end
$var wire 8 n16 i_data $end
$var wire 1 n17 i_rd $end
$var wire 1 n18 i_reset $end
$var wire 1 n19 i_wr $end
$var wire 1 n20 need_bypass $end
$var wire 8 n21 o_data $end
$var wire 2 n22 o_empty $end
$var wire 1 n23 o_err $end
$var wire 1 n24 o_half_empty $end
$var wire 1 n25 o_half_full $end
$var wire 2 n26 o_used $end
$var wire 2 n27 rd_addr $end
$var wire 2 n28 rd_addr_next $end
$var wire 1 n29 underflow $end
$var wire 1 n30 use_bypass $end
$var wire 1 n31 w_read $end
$var wire 1 n32 w_write $end
$var wire 1 n33 will_overflow $end
$var wire 1 n34 will_underflow $end
$var wire 2 n35 wr_addr $end
$var wire 2 n36 wr_addr_next $end
$var wire 2 n37 wr_addr_next_next $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b1 n15
b00000000 n0
b0 n1
b00 n2
b00000000 n3
b00000000 n4
b00 n5
b01 n6
b00 n7
b0 n8
b01 n9
b0 n10
b01 n11
b0 n12
b00 n13
b00000000 n14
b00000000 n16
b0 n17
b0 n18
b1 n19
b1 n20
b00000000 n21
b11 n22
b0 n23
b1 n24
b0 n25
b00 n26
b00 n27
b01 n28
b1 n29
b0 n30
b0 n31
b1 n32
b0 n33
b1 n34
b00 n35
b01 n36
b10 n37
b00000000 n38
bxxxxxxxx n39
b00000000 n40
#5
b0 n15
#10
1!
b00000000000000000000000000000001 t
b1 n15
b00000000 n0
b0 n1
b00 n2
b00000000 n3
b00000000 n4
b00 n5
b01 n6
b01 n7
b1 n8
b01 n9
b0 n10
b01 n11
b0 n12
b01 n13
b00000000 n14
b00000000 n16
b0 n17
b0 n18
b1 n19
b0 n20
b00000000 n21
b10 n22
b0 n23
b1 n24
b0 n25
b01 n26
b00 n27
b01 n28
b0 n29
b1 n30
b0 n31
b1 n32
b0 n33
b0 n34
b01 n35
b10 n36
b11 n37
b00000000 n38
bxxxxxxxx n39
b00000000 n40
#15
b0 n15
#20
1!
b00000000000000000000000000000010 t
b1 n15
b00000000 n0
b0 n1
b00 n2
b00000000 n3
b00000000 n4
b00 n5
b01 n6
b10 n7
b1 n8
b01 n9
b0 n10
b01 n11
b1 n12
b10 n13
b00000000 n14
b00000000 n16
b0 n17
b0 n18
b1 n19
b0 n20
b00000000 n21
b01 n22
b0 n23
b0 n24
b1 n25
b10 n26
b00 n27
b01 n28
b0 n29
b1 n30
b0 n31
b1 n32
b0 n33
b0 n34
b10 n35
b11 n36
b00 n37
b00000000 n38
bxxxxxxxx n39
b00000000 n40
#25
b0 n15
#30
1!
b00000000000000000000000000000011 t
b1 n15
b00000000 n0
b0 n1
b00 n2
b00000000 n3
b00000000 n4
b00 n5
b01 n6
b11 n7
b1 n8
b01 n9
b0 n10
b01 n11
b1 n12
b10 n13
b00000000 n14
b00000000 n16
b0 n17
b0 n18
b1 n19
b0 n20
b00000000 n21
b00 n22
b1 n23
b0 n24
b1 n25
b11 n26
b00 n27
b01 n28
b0 n29
b1 n30
b0 n31
b0 n32
b1 n33
b0 n34
b11 n35
b00 n36
b01 n37
b00000000 n38
b00000000 n39
b00000000 n40
#35
b0 n15
#40
1!
b00000000000000000000000000000100 t
b1 n15
