// Seed: 1518765170
module module_0;
  tri0 id_1 = -1;
  wire id_2;
  wire id_4;
  id_5(
      -1
  );
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0#(
        .id_5(-1 & -1),
        .id_6(1'b0)
    ),
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3
);
  wire id_7;
  wire id_8, id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    input wire  id_2,
    input uwire id_3
);
  module_0 modCall_1 ();
  initial id_5 = 1;
  wire id_6;
endmodule
