Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Apr 30 00:35:04 2019
| Host             : N-5CD6281M34 running 64-bit major release  (build 9200)
| Command          : report_power -file mainBlockDesign_wrapper_power_routed.rpt -pb mainBlockDesign_wrapper_power_summary_routed.pb -rpx mainBlockDesign_wrapper_power_routed.rpx
| Design           : mainBlockDesign_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.753        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.636        |
| Device Static (W)        | 0.117        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 76.3         |
| Junction Temperature (C) | 33.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |        9 |       --- |             --- |
| Slice Logic              |     0.054 |    15246 |       --- |             --- |
|   LUT as Logic           |     0.034 |     3844 |     53200 |            7.23 |
|   Register               |     0.009 |     8137 |    106400 |            7.65 |
|   LUT as Shift Register  |     0.008 |      575 |     17400 |            3.30 |
|   CARRY4                 |     0.003 |      340 |     13300 |            2.56 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   F7/F8 Muxes            |    <0.001 |       53 |     53200 |            0.10 |
|   LUT as Distributed RAM |    <0.001 |       48 |     17400 |            0.28 |
|   Others                 |    <0.001 |     1156 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |        88 |            1.14 |
| Signals                  |     0.105 |    13270 |       --- |             --- |
| Block RAM                |     0.002 |      6.5 |       140 |            4.64 |
| MMCM                     |     0.055 |        1 |         4 |           25.00 |
| PLL                      |     0.164 |        2 |         4 |           50.00 |
| DSPs                     |     0.087 |       61 |       220 |           27.73 |
| I/O                      |     0.163 |       20 |       125 |           16.00 |
| Static Power             |     0.117 |          |           |                 |
| Total                    |     0.753 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.279 |       0.269 |      0.010 |
| Vccaux    |       1.800 |     0.144 |       0.132 |      0.012 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.021 |       0.000 |      0.021 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
| clk_out1_mainBlockDesign_clk_wiz_0_0                                                       | mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0 |             5.0 |
| clk_out1_mainBlockDesign_clk_wiz_0_0_1                                                     | mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0 |             5.0 |
| clkfbout_mainBlockDesign_clk_wiz_0_0                                                       | mainBlockDesign_i/clk_wiz_0/inst/clkfbout_mainBlockDesign_clk_wiz_0_0 |             8.0 |
| clkfbout_mainBlockDesign_clk_wiz_0_0_1                                                     | mainBlockDesign_i/clk_wiz_0/inst/clkfbout_mainBlockDesign_clk_wiz_0_0 |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs  |            33.0 |
| sys_clk_pin                                                                                | sys_clock                                                             |             8.0 |
| sys_clock                                                                                  | sys_clock                                                             |             8.0 |
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                          | Power (W) |
+-----------------------------------------------------------------------------------------------+-----------+
| mainBlockDesign_wrapper                                                                       |     0.636 |
|   dbg_hub                                                                                     |     0.002 |
|     inst                                                                                      |     0.002 |
|       BSCANID.u_xsdbm_id                                                                      |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                                  |     0.002 |
|           U_ICON_INTERFACE                                                                    |    <0.001 |
|             U_CMD1                                                                            |    <0.001 |
|             U_CMD2                                                                            |    <0.001 |
|             U_CMD3                                                                            |    <0.001 |
|             U_CMD4                                                                            |    <0.001 |
|             U_CMD5                                                                            |    <0.001 |
|             U_CMD6_RD                                                                         |    <0.001 |
|               U_RD_FIFO                                                                       |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                         |    <0.001 |
|                   inst_fifo_gen                                                               |    <0.001 |
|                     gconvfifo.rf                                                              |    <0.001 |
|                       grf.rf                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                           gr1.gr1_int.rfwft                                                   |    <0.001 |
|                           gras.rsts                                                           |    <0.001 |
|                           grhf.rhf                                                            |    <0.001 |
|                           rpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                           gwas.wsts                                                           |    <0.001 |
|                           gwhf.whf                                                            |    <0.001 |
|                           wpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                           gdm.dm_gen.dm                                                       |    <0.001 |
|                             RAM_reg_0_15_0_5                                                  |    <0.001 |
|                             RAM_reg_0_15_12_15                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                                 |    <0.001 |
|                         rstblk                                                                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst            |    <0.001 |
|             U_CMD6_WR                                                                         |    <0.001 |
|               U_WR_FIFO                                                                       |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                         |    <0.001 |
|                   inst_fifo_gen                                                               |    <0.001 |
|                     gconvfifo.rf                                                              |    <0.001 |
|                       grf.rf                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                |     0.000 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                |     0.000 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                           gras.rsts                                                           |    <0.001 |
|                           grhf.rhf                                                            |    <0.001 |
|                           rpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                           gwas.wsts                                                           |    <0.001 |
|                           gwhf.whf                                                            |    <0.001 |
|                           wpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                           gdm.dm_gen.dm                                                       |    <0.001 |
|                             RAM_reg_0_15_0_5                                                  |    <0.001 |
|                             RAM_reg_0_15_12_15                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                                 |    <0.001 |
|                         rstblk                                                                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst            |    <0.001 |
|             U_CMD7_CTL                                                                        |    <0.001 |
|             U_CMD7_STAT                                                                       |    <0.001 |
|             U_STATIC_STATUS                                                                   |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                           |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                      |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                               |    <0.001 |
|             U_RD_ABORT_FLAG                                                                   |    <0.001 |
|             U_RD_REQ_FLAG                                                                     |    <0.001 |
|             U_TIMER                                                                           |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                       |    <0.001 |
|         CORE_XSDB.U_ICON                                                                      |    <0.001 |
|           U_CMD                                                                               |    <0.001 |
|           U_STAT                                                                              |    <0.001 |
|           U_SYNC                                                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                         |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                       |    <0.001 |
|   hdmi_rx_ddc_scl_iobuf                                                                       |     0.000 |
|   hdmi_rx_ddc_sda_iobuf                                                                       |     0.000 |
|   mainBlockDesign_i                                                                           |     0.634 |
|     KLT_van_0                                                                                 |     0.235 |
|       inst                                                                                    |     0.235 |
|         context                                                                               |     0.009 |
|           line1                                                                               |    <0.001 |
|             BRAM                                                                              |    <0.001 |
|               U0                                                                              |    <0.001 |
|                 inst_blk_mem_gen                                                              |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                     valid.cstr                                                                |    <0.001 |
|                       ramloop[0].ram.r                                                        |    <0.001 |
|                         prim_noinit.ram                                                       |    <0.001 |
|           line2                                                                               |    <0.001 |
|             BRAM                                                                              |    <0.001 |
|               U0                                                                              |    <0.001 |
|                 inst_blk_mem_gen                                                              |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                     valid.cstr                                                                |    <0.001 |
|                       ramloop[0].ram.r                                                        |    <0.001 |
|                         prim_noinit.ram                                                       |    <0.001 |
|         context_pos                                                                           |     0.001 |
|         disposition                                                                           |     0.209 |
|           ad_mult                                                                             |     0.008 |
|             U0                                                                                |     0.008 |
|               i_mult                                                                          |     0.008 |
|                 gDSP.gDSP_only.iDSP                                                           |     0.008 |
|                   use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay             |    <0.001 |
|                   use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay             |    <0.001 |
|                   use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay                         |    <0.001 |
|                   use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay                         |    <0.001 |
|           af_mult                                                                             |     0.008 |
|             U0                                                                                |     0.008 |
|               i_mult                                                                          |     0.008 |
|                 gDSP.gDSP_only.iDSP                                                           |     0.008 |
|                   use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay             |    <0.001 |
|                   use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay             |    <0.001 |
|                   use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay                         |    <0.001 |
|                   use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay                         |    <0.001 |
|           bc_mult                                                                             |     0.009 |
|             U0                                                                                |     0.009 |
|               i_mult                                                                          |     0.009 |
|                 gDSP.gDSP_only.iDSP                                                           |     0.009 |
|                   use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay             |    <0.001 |
|                   use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay             |    <0.001 |
|                   use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay                         |    <0.001 |
|                   use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay                         |    <0.001 |
|           bf_mult                                                                             |     0.009 |
|             U0                                                                                |     0.009 |
|               i_mult                                                                          |     0.009 |
|                 gDSP.gDSP_only.iDSP                                                           |     0.009 |
|                   use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay             |    <0.001 |
|                   use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay             |    <0.001 |
|                   use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay                         |    <0.001 |
|                   use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay                         |    <0.001 |
|           denom_sub                                                                           |     0.004 |
|             U0                                                                                |     0.004 |
|               xst_addsub                                                                      |     0.004 |
|                 i_baseblox.i_baseblox_addsub                                                  |     0.004 |
|                   pipelining.stages[1].slices[1].first.first_stage_adder                      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |    <0.001 |
|                   pipelining.stages[1].slices[2].first.first_stage_adder                      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |    <0.001 |
|                   pipelining.stages[1].slices[3].first.first_stage_adder                      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |    <0.001 |
|                   pipelining.stages[1].slices[4].first.first_stage_adder                      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |    <0.001 |
|                   pipelining.stages[1].slices[5].first.first_stage_adder                      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                   pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder         |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                   pipelining.stages[2].slices[2].middlestages.diagonal.i_sub.subcarryregister |    <0.001 |
|                   pipelining.stages[2].slices[3].middlestages.abovediagonal.carryregister     |    <0.001 |
|                   pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[2].slices[4].middlestages.abovediagonal.carryregister     |    <0.001 |
|                   pipelining.stages[2].slices[4].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[2].slices[5].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[3].slices[1].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                   pipelining.stages[3].slices[2].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                   pipelining.stages[3].slices[3].middlestages.diagonal.diagonal_adder         |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|                   pipelining.stages[3].slices[3].middlestages.diagonal.i_sub.subcarryregister |    <0.001 |
|                   pipelining.stages[3].slices[4].middlestages.abovediagonal.carryregister     |    <0.001 |
|                   pipelining.stages[3].slices[4].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[3].slices[5].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[4].slices[1].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                   pipelining.stages[4].slices[2].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                   pipelining.stages[4].slices[3].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                   pipelining.stages[4].slices[4].middlestages.diagonal.diagonal_adder         |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|                   pipelining.stages[4].slices[4].middlestages.diagonal.i_sub.subcarryregister |    <0.001 |
|                   pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[5].slices[1].laststage.belowdiagonal.piperegister         |    <0.001 |
|                   pipelining.stages[5].slices[2].laststage.belowdiagonal.piperegister         |    <0.001 |
|                   pipelining.stages[5].slices[3].laststage.belowdiagonal.piperegister         |    <0.001 |
|                   pipelining.stages[5].slices[4].laststage.belowdiagonal.piperegister         |    <0.001 |
|                   pipelining.stages[5].slices[5].laststage.diagonal.diagonal_adder            |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|           division_ready                                                                      |    <0.001 |
|             genblk1[10].puz_i                                                                 |    <0.001 |
|             genblk1[11].puz_i                                                                 |    <0.001 |
|           ec_mult                                                                             |     0.008 |
|             U0                                                                                |     0.008 |
|               i_mult                                                                          |     0.008 |
|                 gDSP.gDSP_only.iDSP                                                           |     0.008 |
|                   use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay             |    <0.001 |
|                   use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay             |    <0.001 |
|                   use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay                         |    <0.001 |
|                   use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay                         |    <0.001 |
|           ed_mult                                                                             |     0.009 |
|             U0                                                                                |     0.009 |
|               i_mult                                                                          |     0.009 |
|                 gDSP.gDSP_only.iDSP                                                           |     0.009 |
|                   use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay             |    <0.001 |
|                   use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay             |    <0.001 |
|                   use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay                         |    <0.001 |
|                   use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay                         |    <0.001 |
|           x_divider                                                                           |     0.070 |
|             U0                                                                                |     0.070 |
|               i_synth                                                                         |     0.070 |
|                 i_nd_to_rdy                                                                   |    <0.001 |
|                 i_nonzero_fract.i_synth                                                       |     0.070 |
|                   opt_high_radix.i_nonzero_fract.i_high_radix                                 |     0.070 |
|                     i_denom_est_bypass                                                        |     0.002 |
|                     i_est_prescale_balance                                                    |     0.001 |
|                     i_estimator                                                               |     0.004 |
|                       i_coarse_est                                                            |    <0.001 |
|                       i_lut                                                                   |    <0.001 |
|                         i_synth_opt.i_synth                                                   |    <0.001 |
|                       i_multadd                                                               |     0.003 |
|                         i_synth_option.i_synth_model                                          |     0.003 |
|                           opt_vx7.i_uniwrap                                                   |     0.003 |
|                       i_x_bypass                                                              |    <0.001 |
|                     i_fix_prenorm.i_prenormalizer                                             |     0.009 |
|                       i_layer[2].i_shift_ctrl                                                 |    <0.001 |
|                       i_layer[2].i_shift_data                                                 |    <0.001 |
|                       i_layer[4].i_shift_ctrl                                                 |    <0.001 |
|                       i_layer[4].i_shift_data                                                 |     0.001 |
|                       i_layer[6].i_shift_ctrl                                                 |    <0.001 |
|                       i_layer[6].i_shift_data                                                 |    <0.001 |
|                       i_layer[7].i_shift_data                                                 |     0.002 |
|                     i_fix_prenorm.i_shift_del                                                 |    <0.001 |
|                     i_fixed.i_fix_to_flt                                                      |     0.013 |
|                       i_fpo                                                                   |     0.013 |
|                         FIX_TO_FLT_OP.SPD.OP                                                  |     0.013 |
|                           EXP                                                                 |    <0.001 |
|                             EXP_MOD_DEL                                                       |    <0.001 |
|                               i_pipe                                                          |    <0.001 |
|                             IP_SIGN_DELAY                                                     |    <0.001 |
|                               i_pipe                                                          |    <0.001 |
|                             ZERO_DELAY                                                        |    <0.001 |
|                               i_pipe                                                          |    <0.001 |
|                           LZE                                                                 |    <0.001 |
|                             ENCODE[0].DIST_DEL                                                |    <0.001 |
|                               i_pipe                                                          |    <0.001 |
|                             ENCODE[0].MUX_0                                                   |    <0.001 |
|                               OP_DEL                                                          |    <0.001 |
|                                 i_pipe                                                        |    <0.001 |
|                             ENCODE[0].MUX_Z                                                   |    <0.001 |
|                               OP_DEL                                                          |    <0.001 |
|                                 i_pipe                                                        |    <0.001 |
|                             ENCODE[1].DIST_DEL                                                |    <0.001 |
|                               i_pipe                                                          |    <0.001 |
|                             ENCODE[1].MUX_0                                                   |    <0.001 |
|                               OP_DEL                                                          |    <0.001 |
|                                 i_pipe                                                        |    <0.001 |
|                             TWO.DIST_DEL                                                      |    <0.001 |
|                               i_pipe                                                          |    <0.001 |
|                             ZERO_DET_CC_1                                                     |    <0.001 |
|                             ZERO_DET_CC_2.CC                                                  |    <0.001 |
|                           M_ABS                                                               |     0.001 |
|                             Q_DEL                                                             |     0.001 |
|                               i_pipe                                                          |     0.001 |
|                           NORM_SHIFT                                                          |     0.005 |
|                             MUX_LOOP[0].DEL_SHIFT                                             |     0.002 |
|                               i_pipe                                                          |     0.002 |
|                             MUX_LOOP[1].DEL_SHIFT                                             |     0.001 |
|                               i_pipe                                                          |     0.001 |
|                             MUX_LOOP[2].DEL_SHIFT                                             |    <0.001 |
|                               i_pipe                                                          |    <0.001 |
|                           OP                                                                  |     0.001 |
|                           ROUND                                                               |    <0.001 |
|                             LOGIC.RND1                                                        |    <0.001 |
|                               Q_DEL                                                           |    <0.001 |
|                                 i_pipe                                                        |    <0.001 |
|                             LOGIC.RND2                                                        |    <0.001 |
|                               Q_DEL                                                           |    <0.001 |
|                                 i_pipe                                                        |    <0.001 |
|                             RND_BIT_GEN                                                       |    <0.001 |
|                               NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                             |    <0.001 |
|                           Z_C_DEL                                                             |     0.002 |
|                             i_pipe                                                            |     0.002 |
|                     i_fixed.i_negate_del                                                      |    <0.001 |
|                     i_flow_ctrl                                                               |    <0.001 |
|                     i_iterative_unit                                                          |     0.026 |
|                       i_est_reg                                                               |     0.002 |
|                       i_extra_digits.i_add                                                    |    <0.001 |
|                         i_synth_option.i_synth_model                                          |    <0.001 |
|                           opt_vx7.i_uniwrap                                                   |    <0.001 |
|                       i_extra_digits.i_est_carousel                                           |    <0.001 |
|                       i_extra_digits.i_est_reg                                                |    <0.001 |
|                       i_extra_digits.i_extra_digit_carrysave_carousel                         |    <0.001 |
|                       i_extra_digits.i_extra_digit_subtract_del                               |    <0.001 |
|                       i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel    |    <0.001 |
|                       i_extra_digits.i_extra_digits[2].top_digit.i_extra_digit_reg            |    <0.001 |
|                       i_extra_digits.i_extra_pp_digit.i_extra_pp_digit_reg                    |    <0.001 |
|                       i_extra_digits.i_multadd                                                |     0.002 |
|                         i_synth_option.i_synth_model                                          |     0.002 |
|                           opt_vx7.i_uniwrap                                                   |     0.002 |
|                       i_nd_del                                                                |    <0.001 |
|                       i_nd_pipe                                                               |    <0.001 |
|                       i_nd_pipe2                                                              |    <0.001 |
|                       i_splice[1].i_add                                                       |    <0.001 |
|                         i_synth_option.i_synth_model                                          |    <0.001 |
|                           opt_vx7.i_uniwrap                                                   |    <0.001 |
|                       i_splice[1].i_carrysave_del                                             |    <0.001 |
|                       i_splice[1].i_denom_pipe                                                |    <0.001 |
|                       i_splice[1].i_denom_reg                                                 |    <0.001 |
|                       i_splice[1].i_denommux_reg                                              |    <0.001 |
|                       i_splice[1].i_mult                                                      |     0.002 |
|                         i_synth_option.i_synth_model                                          |     0.002 |
|                           opt_vx7.i_uniwrap                                                   |     0.002 |
|                       i_splice[1].i_residue_reg                                               |    <0.001 |
|                       i_splice[2].i_add                                                       |     0.001 |
|                         i_synth_option.i_synth_model                                          |     0.001 |
|                           opt_vx7.i_uniwrap                                                   |     0.001 |
|                       i_splice[2].i_carrysave_del                                             |    <0.001 |
|                       i_splice[2].i_denom_pipe                                                |    <0.001 |
|                       i_splice[2].i_denom_reg                                                 |    <0.001 |
|                       i_splice[2].i_denommux_reg                                              |    <0.001 |
|                       i_splice[2].i_mult                                                      |     0.002 |
|                         i_synth_option.i_synth_model                                          |     0.002 |
|                           opt_vx7.i_uniwrap                                                   |     0.002 |
|                       i_splice[2].i_residue_reg                                               |    <0.001 |
|                       i_splice[3].i_add                                                       |     0.001 |
|                         i_synth_option.i_synth_model                                          |     0.001 |
|                           opt_vx7.i_uniwrap                                                   |     0.001 |
|                       i_splice[3].i_carrysave_del                                             |    <0.001 |
|                       i_splice[3].i_denom_pipe                                                |    <0.001 |
|                       i_splice[3].i_denom_reg                                                 |    <0.001 |
|                       i_splice[3].i_denommux_reg                                              |    <0.001 |
|                       i_splice[3].i_mult                                                      |     0.003 |
|                         i_synth_option.i_synth_model                                          |     0.003 |
|                           opt_vx7.i_uniwrap                                                   |     0.003 |
|                       i_splice[3].i_residue_reg                                               |    <0.001 |
|                       i_splice[4].i_add                                                       |     0.001 |
|                         i_synth_option.i_synth_model                                          |     0.001 |
|                           opt_vx7.i_uniwrap                                                   |     0.001 |
|                       i_splice[4].i_carrysave_del                                             |    <0.001 |
|                       i_splice[4].i_denom_pipe                                                |    <0.001 |
|                       i_splice[4].i_denom_reg                                                 |    <0.001 |
|                       i_splice[4].i_denommux_reg                                              |    <0.001 |
|                       i_splice[4].i_mult                                                      |     0.003 |
|                         i_synth_option.i_synth_model                                          |     0.003 |
|                           opt_vx7.i_uniwrap                                                   |     0.003 |
|                       i_splice[4].i_residue_reg                                               |    <0.001 |
|                       i_subtract_reg                                                          |    <0.001 |
|                     i_numer_del                                                               |     0.001 |
|                     i_prescaler                                                               |     0.009 |
|                       gDSP.gDSP_only.iDSP                                                     |     0.009 |
|                         use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay       |    <0.001 |
|                         use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay       |    <0.001 |
|                         use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay       |    <0.001 |
|                         use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay       |    <0.001 |
|                         use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay                   |    <0.001 |
|                         use_prim.iBdelx[0].iBdely[3].need_delay_line.Bdelay                   |     0.000 |
|                     i_quotient_collector                                                      |     0.003 |
|                       i_typical_case.i_addsub                                                 |     0.003 |
|                         i_vx5_sp3.i_casc_dsp48.i_lower_addsub                                 |     0.002 |
|                           i_synth_option.i_synth_model                                        |     0.002 |
|                             opt_vx7.i_uniwrap                                                 |     0.002 |
|                         i_vx5_sp3.i_casc_dsp48.i_lower_p_balance                              |    <0.001 |
|                       i_typical_case.i_negate_carousel                                        |    <0.001 |
|                       i_typical_case.i_quot_carousel_balance                                  |    <0.001 |
|           x_sub                                                                               |     0.004 |
|             U0                                                                                |     0.004 |
|               xst_addsub                                                                      |     0.004 |
|                 i_baseblox.i_baseblox_addsub                                                  |     0.004 |
|                   pipelining.stages[1].slices[1].first.first_stage_adder                      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |    <0.001 |
|                   pipelining.stages[1].slices[2].first.first_stage_adder                      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |    <0.001 |
|                   pipelining.stages[1].slices[3].first.first_stage_adder                      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |    <0.001 |
|                   pipelining.stages[1].slices[4].first.first_stage_adder                      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |    <0.001 |
|                   pipelining.stages[1].slices[5].first.first_stage_adder                      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                   pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder         |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                   pipelining.stages[2].slices[2].middlestages.diagonal.i_sub.subcarryregister |    <0.001 |
|                   pipelining.stages[2].slices[3].middlestages.abovediagonal.carryregister     |    <0.001 |
|                   pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[2].slices[4].middlestages.abovediagonal.carryregister     |    <0.001 |
|                   pipelining.stages[2].slices[4].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[2].slices[5].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[3].slices[1].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                   pipelining.stages[3].slices[2].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                   pipelining.stages[3].slices[3].middlestages.diagonal.diagonal_adder         |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|                   pipelining.stages[3].slices[3].middlestages.diagonal.i_sub.subcarryregister |    <0.001 |
|                   pipelining.stages[3].slices[4].middlestages.abovediagonal.carryregister     |    <0.001 |
|                   pipelining.stages[3].slices[4].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[3].slices[5].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[4].slices[1].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                   pipelining.stages[4].slices[2].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                   pipelining.stages[4].slices[3].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                   pipelining.stages[4].slices[4].middlestages.diagonal.diagonal_adder         |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|                   pipelining.stages[4].slices[4].middlestages.diagonal.i_sub.subcarryregister |    <0.001 |
|                   pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[5].slices[1].laststage.belowdiagonal.piperegister         |    <0.001 |
|                   pipelining.stages[5].slices[2].laststage.belowdiagonal.piperegister         |    <0.001 |
|                   pipelining.stages[5].slices[3].laststage.belowdiagonal.piperegister         |    <0.001 |
|                   pipelining.stages[5].slices[4].laststage.belowdiagonal.piperegister         |    <0.001 |
|                   pipelining.stages[5].slices[5].laststage.diagonal.diagonal_adder            |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|           y_divider                                                                           |     0.073 |
|             U0                                                                                |     0.073 |
|               i_synth                                                                         |     0.073 |
|                 i_nonzero_fract.i_synth                                                       |     0.073 |
|                   opt_high_radix.i_nonzero_fract.i_high_radix                                 |     0.073 |
|                     i_denom_est_bypass                                                        |     0.002 |
|                     i_est_prescale_balance                                                    |     0.001 |
|                     i_estimator                                                               |     0.005 |
|                       i_coarse_est                                                            |    <0.001 |
|                       i_lut                                                                   |    <0.001 |
|                         i_synth_opt.i_synth                                                   |    <0.001 |
|                       i_multadd                                                               |     0.003 |
|                         i_synth_option.i_synth_model                                          |     0.003 |
|                           opt_vx7.i_uniwrap                                                   |     0.003 |
|                       i_x_bypass                                                              |    <0.001 |
|                     i_fix_prenorm.i_prenormalizer                                             |     0.010 |
|                       i_layer[2].i_shift_ctrl                                                 |    <0.001 |
|                       i_layer[2].i_shift_data                                                 |    <0.001 |
|                       i_layer[4].i_shift_ctrl                                                 |    <0.001 |
|                       i_layer[4].i_shift_data                                                 |     0.001 |
|                       i_layer[6].i_shift_ctrl                                                 |    <0.001 |
|                       i_layer[6].i_shift_data                                                 |    <0.001 |
|                       i_layer[7].i_shift_data                                                 |     0.002 |
|                     i_fix_prenorm.i_shift_del                                                 |    <0.001 |
|                     i_fixed.i_fix_to_flt                                                      |     0.012 |
|                       i_fpo                                                                   |     0.012 |
|                         FIX_TO_FLT_OP.SPD.OP                                                  |     0.012 |
|                           EXP                                                                 |    <0.001 |
|                             EXP_MOD_DEL                                                       |    <0.001 |
|                               i_pipe                                                          |    <0.001 |
|                             IP_SIGN_DELAY                                                     |    <0.001 |
|                               i_pipe                                                          |    <0.001 |
|                             ZERO_DELAY                                                        |    <0.001 |
|                               i_pipe                                                          |    <0.001 |
|                           LZE                                                                 |    <0.001 |
|                             ENCODE[0].DIST_DEL                                                |    <0.001 |
|                               i_pipe                                                          |    <0.001 |
|                             ENCODE[0].MUX_0                                                   |    <0.001 |
|                               OP_DEL                                                          |    <0.001 |
|                                 i_pipe                                                        |    <0.001 |
|                             ENCODE[0].MUX_Z                                                   |    <0.001 |
|                               OP_DEL                                                          |    <0.001 |
|                                 i_pipe                                                        |    <0.001 |
|                             ENCODE[1].DIST_DEL                                                |    <0.001 |
|                               i_pipe                                                          |    <0.001 |
|                             ENCODE[1].MUX_0                                                   |    <0.001 |
|                               OP_DEL                                                          |    <0.001 |
|                                 i_pipe                                                        |    <0.001 |
|                             TWO.DIST_DEL                                                      |    <0.001 |
|                               i_pipe                                                          |    <0.001 |
|                             ZERO_DET_CC_1                                                     |    <0.001 |
|                             ZERO_DET_CC_2.CC                                                  |    <0.001 |
|                           M_ABS                                                               |     0.001 |
|                             Q_DEL                                                             |     0.001 |
|                               i_pipe                                                          |     0.001 |
|                           NORM_SHIFT                                                          |     0.005 |
|                             MUX_LOOP[0].DEL_SHIFT                                             |     0.002 |
|                               i_pipe                                                          |     0.002 |
|                             MUX_LOOP[1].DEL_SHIFT                                             |    <0.001 |
|                               i_pipe                                                          |    <0.001 |
|                             MUX_LOOP[2].DEL_SHIFT                                             |    <0.001 |
|                               i_pipe                                                          |    <0.001 |
|                           OP                                                                  |     0.001 |
|                           ROUND                                                               |    <0.001 |
|                             LOGIC.RND1                                                        |    <0.001 |
|                               Q_DEL                                                           |    <0.001 |
|                                 i_pipe                                                        |    <0.001 |
|                             LOGIC.RND2                                                        |    <0.001 |
|                               Q_DEL                                                           |    <0.001 |
|                                 i_pipe                                                        |    <0.001 |
|                             RND_BIT_GEN                                                       |    <0.001 |
|                               NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                             |    <0.001 |
|                           Z_C_DEL                                                             |     0.002 |
|                             i_pipe                                                            |     0.002 |
|                     i_fixed.i_negate_del                                                      |    <0.001 |
|                     i_flow_ctrl                                                               |    <0.001 |
|                     i_iterative_unit                                                          |     0.029 |
|                       i_est_reg                                                               |     0.003 |
|                       i_extra_digits.i_add                                                    |    <0.001 |
|                         i_synth_option.i_synth_model                                          |    <0.001 |
|                           opt_vx7.i_uniwrap                                                   |    <0.001 |
|                       i_extra_digits.i_est_carousel                                           |    <0.001 |
|                       i_extra_digits.i_est_reg                                                |    <0.001 |
|                       i_extra_digits.i_extra_digit_carrysave_carousel                         |    <0.001 |
|                       i_extra_digits.i_extra_digit_subtract_del                               |    <0.001 |
|                       i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel    |    <0.001 |
|                       i_extra_digits.i_extra_digits[2].top_digit.i_extra_digit_reg            |    <0.001 |
|                       i_extra_digits.i_extra_pp_digit.i_extra_pp_digit_reg                    |    <0.001 |
|                       i_extra_digits.i_multadd                                                |     0.002 |
|                         i_synth_option.i_synth_model                                          |     0.002 |
|                           opt_vx7.i_uniwrap                                                   |     0.002 |
|                       i_nd_del                                                                |    <0.001 |
|                       i_nd_pipe                                                               |    <0.001 |
|                       i_nd_pipe2                                                              |    <0.001 |
|                       i_splice[1].i_add                                                       |    <0.001 |
|                         i_synth_option.i_synth_model                                          |    <0.001 |
|                           opt_vx7.i_uniwrap                                                   |    <0.001 |
|                       i_splice[1].i_carrysave_del                                             |    <0.001 |
|                       i_splice[1].i_denom_pipe                                                |    <0.001 |
|                       i_splice[1].i_denom_reg                                                 |    <0.001 |
|                       i_splice[1].i_denommux_reg                                              |    <0.001 |
|                       i_splice[1].i_mult                                                      |     0.003 |
|                         i_synth_option.i_synth_model                                          |     0.003 |
|                           opt_vx7.i_uniwrap                                                   |     0.003 |
|                       i_splice[1].i_residue_reg                                               |    <0.001 |
|                       i_splice[2].i_add                                                       |     0.001 |
|                         i_synth_option.i_synth_model                                          |     0.001 |
|                           opt_vx7.i_uniwrap                                                   |     0.001 |
|                       i_splice[2].i_carrysave_del                                             |    <0.001 |
|                       i_splice[2].i_denom_pipe                                                |    <0.001 |
|                       i_splice[2].i_denom_reg                                                 |    <0.001 |
|                       i_splice[2].i_denommux_reg                                              |    <0.001 |
|                       i_splice[2].i_mult                                                      |     0.002 |
|                         i_synth_option.i_synth_model                                          |     0.002 |
|                           opt_vx7.i_uniwrap                                                   |     0.002 |
|                       i_splice[2].i_residue_reg                                               |    <0.001 |
|                       i_splice[3].i_add                                                       |     0.001 |
|                         i_synth_option.i_synth_model                                          |     0.001 |
|                           opt_vx7.i_uniwrap                                                   |     0.001 |
|                       i_splice[3].i_carrysave_del                                             |    <0.001 |
|                       i_splice[3].i_denom_pipe                                                |    <0.001 |
|                       i_splice[3].i_denom_reg                                                 |    <0.001 |
|                       i_splice[3].i_denommux_reg                                              |    <0.001 |
|                       i_splice[3].i_mult                                                      |     0.003 |
|                         i_synth_option.i_synth_model                                          |     0.003 |
|                           opt_vx7.i_uniwrap                                                   |     0.003 |
|                       i_splice[3].i_residue_reg                                               |    <0.001 |
|                       i_splice[4].i_add                                                       |     0.001 |
|                         i_synth_option.i_synth_model                                          |     0.001 |
|                           opt_vx7.i_uniwrap                                                   |     0.001 |
|                       i_splice[4].i_carrysave_del                                             |    <0.001 |
|                       i_splice[4].i_denom_pipe                                                |    <0.001 |
|                       i_splice[4].i_denom_reg                                                 |    <0.001 |
|                       i_splice[4].i_denommux_reg                                              |    <0.001 |
|                       i_splice[4].i_mult                                                      |     0.003 |
|                         i_synth_option.i_synth_model                                          |     0.003 |
|                           opt_vx7.i_uniwrap                                                   |     0.003 |
|                       i_splice[4].i_residue_reg                                               |    <0.001 |
|                       i_subtract_reg                                                          |    <0.001 |
|                     i_numer_del                                                               |     0.001 |
|                     i_prescaler                                                               |     0.009 |
|                       gDSP.gDSP_only.iDSP                                                     |     0.009 |
|                         use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay       |    <0.001 |
|                         use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay       |    <0.001 |
|                         use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay       |    <0.001 |
|                         use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay       |    <0.001 |
|                         use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay                   |    <0.001 |
|                         use_prim.iBdelx[0].iBdely[3].need_delay_line.Bdelay                   |     0.000 |
|                     i_quotient_collector                                                      |     0.003 |
|                       i_typical_case.i_addsub                                                 |     0.003 |
|                         i_vx5_sp3.i_casc_dsp48.i_lower_addsub                                 |     0.002 |
|                           i_synth_option.i_synth_model                                        |     0.002 |
|                             opt_vx7.i_uniwrap                                                 |     0.002 |
|                         i_vx5_sp3.i_casc_dsp48.i_lower_p_balance                              |    <0.001 |
|                       i_typical_case.i_negate_carousel                                        |    <0.001 |
|                       i_typical_case.i_quot_carousel_balance                                  |    <0.001 |
|           y_sub                                                                               |     0.005 |
|             U0                                                                                |     0.005 |
|               xst_addsub                                                                      |     0.005 |
|                 i_baseblox.i_baseblox_addsub                                                  |     0.005 |
|                   pipelining.stages[1].slices[1].first.first_stage_adder                      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |    <0.001 |
|                   pipelining.stages[1].slices[2].first.first_stage_adder                      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |    <0.001 |
|                   pipelining.stages[1].slices[3].first.first_stage_adder                      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |    <0.001 |
|                   pipelining.stages[1].slices[4].first.first_stage_adder                      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |    <0.001 |
|                   pipelining.stages[1].slices[5].first.first_stage_adder                      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                   pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder         |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                   pipelining.stages[2].slices[2].middlestages.diagonal.i_sub.subcarryregister |    <0.001 |
|                   pipelining.stages[2].slices[3].middlestages.abovediagonal.carryregister     |    <0.001 |
|                   pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[2].slices[4].middlestages.abovediagonal.carryregister     |    <0.001 |
|                   pipelining.stages[2].slices[4].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[2].slices[5].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[3].slices[1].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                   pipelining.stages[3].slices[2].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                   pipelining.stages[3].slices[3].middlestages.diagonal.diagonal_adder         |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|                   pipelining.stages[3].slices[3].middlestages.diagonal.i_sub.subcarryregister |    <0.001 |
|                   pipelining.stages[3].slices[4].middlestages.abovediagonal.carryregister     |    <0.001 |
|                   pipelining.stages[3].slices[4].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[3].slices[5].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[4].slices[1].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                   pipelining.stages[4].slices[2].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                   pipelining.stages[4].slices[3].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                   pipelining.stages[4].slices[4].middlestages.diagonal.diagonal_adder         |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|                   pipelining.stages[4].slices[4].middlestages.diagonal.i_sub.subcarryregister |    <0.001 |
|                   pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister      |    <0.001 |
|                   pipelining.stages[5].slices[1].laststage.belowdiagonal.piperegister         |    <0.001 |
|                   pipelining.stages[5].slices[2].laststage.belowdiagonal.piperegister         |    <0.001 |
|                   pipelining.stages[5].slices[3].laststage.belowdiagonal.piperegister         |    <0.001 |
|                   pipelining.stages[5].slices[4].laststage.belowdiagonal.piperegister         |    <0.001 |
|                   pipelining.stages[5].slices[5].laststage.diagonal.diagonal_adder            |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|         inroi                                                                                 |     0.005 |
|           d_ready_delay                                                                       |    <0.001 |
|             genblk1[0].puz_i                                                                  |    <0.001 |
|           x_acc                                                                               |     0.001 |
|             U0                                                                                |     0.001 |
|               xst_addsub                                                                      |     0.001 |
|                 i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                   no_pipelining.the_addsub                                                    |     0.001 |
|                     i_lut6.i_lut6_addsub                                                      |     0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|           y_acc                                                                               |     0.001 |
|             U0                                                                                |     0.001 |
|               xst_addsub                                                                      |     0.001 |
|                 i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                   no_pipelining.the_addsub                                                    |     0.001 |
|                     i_lut6.i_lut6_addsub                                                      |     0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|         kltboy                                                                                |     0.010 |
|           G11_acc                                                                             |    <0.001 |
|             U0                                                                                |    <0.001 |
|               xst_addsub                                                                      |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                   no_pipelining.the_addsub                                                    |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|           G12_acc                                                                             |    <0.001 |
|             U0                                                                                |    <0.001 |
|               xst_addsub                                                                      |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                   no_pipelining.the_addsub                                                    |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|           G22_acc                                                                             |    <0.001 |
|             U0                                                                                |    <0.001 |
|               xst_addsub                                                                      |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                   no_pipelining.the_addsub                                                    |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|           Ix_Iy                                                                               |     0.000 |
|             U0                                                                                |     0.000 |
|               i_mult                                                                          |     0.000 |
|                 gDSP.gDSP_only.iDSP                                                           |     0.000 |
|           Ix_sq                                                                               |     0.000 |
|             U0                                                                                |     0.000 |
|               i_mult                                                                          |     0.000 |
|                 gDSP.gDSP_only.iDSP                                                           |     0.000 |
|           Ix_sub                                                                              |    <0.001 |
|             U0                                                                                |    <0.001 |
|               xst_addsub                                                                      |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                   no_pipelining.the_addsub                                                    |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|           Iy_sq                                                                               |     0.000 |
|             U0                                                                                |     0.000 |
|               i_mult                                                                          |     0.000 |
|                 gDSP.gDSP_only.iDSP                                                           |     0.000 |
|           Iy_sub                                                                              |    <0.001 |
|             U0                                                                                |    <0.001 |
|               xst_addsub                                                                      |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                   no_pipelining.the_addsub                                                    |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|           b1_acc                                                                              |    <0.001 |
|             U0                                                                                |    <0.001 |
|               xst_addsub                                                                      |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                   no_pipelining.the_addsub                                                    |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|           b2_acc                                                                              |    <0.001 |
|             U0                                                                                |    <0.001 |
|               xst_addsub                                                                      |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                   no_pipelining.the_addsub                                                    |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|           dI_sub                                                                              |    <0.001 |
|             U0                                                                                |    <0.001 |
|               xst_addsub                                                                      |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                   no_pipelining.the_addsub                                                    |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                       i_q.i_simple.qreg                                                       |    <0.001 |
|           db1_mult                                                                            |     0.000 |
|             U0                                                                                |     0.000 |
|               i_mult                                                                          |     0.000 |
|                 gDSP.gDSP_only.iDSP                                                           |     0.000 |
|           db2_mult                                                                            |     0.000 |
|             U0                                                                                |     0.000 |
|               i_mult                                                                          |     0.000 |
|                 gDSP.gDSP_only.iDSP                                                           |     0.000 |
|           int_delay                                                                           |    <0.001 |
|             genblk1[0].puz_i                                                                  |    <0.001 |
|             genblk1[1].puz_i                                                                  |    <0.001 |
|           synch_comp                                                                          |    <0.001 |
|             genblk1[0].puz_i                                                                  |    <0.001 |
|         previous_frame_pixel                                                                  |    <0.001 |
|           memA                                                                                |    <0.001 |
|             U0                                                                                |    <0.001 |
|               inst_blk_mem_gen                                                                |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|                   valid.cstr                                                                  |    <0.001 |
|                     ramloop[0].ram.r                                                          |    <0.001 |
|                       prim_noinit.ram                                                         |    <0.001 |
|           memB                                                                                |    <0.001 |
|             U0                                                                                |    <0.001 |
|               inst_blk_mem_gen                                                                |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|                   valid.cstr                                                                  |    <0.001 |
|                     ramloop[0].ram.r                                                          |    <0.001 |
|                       prim_noinit.ram                                                         |    <0.001 |
|     bbox21_0                                                                                  |    <0.001 |
|       inst                                                                                    |    <0.001 |
|     clk_wiz_0                                                                                 |     0.111 |
|       inst                                                                                    |     0.111 |
|     dvi2rgb_0                                                                                 |     0.095 |
|       U0                                                                                      |     0.095 |
|         DataDecoders[0].DecoderX                                                              |     0.011 |
|           ChannelBondX                                                                        |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                                |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                                |    <0.001 |
|           InputSERDES_X                                                                       |     0.010 |
|           PhaseAlignX                                                                         |    <0.001 |
|           SyncBaseOvf                                                                         |    <0.001 |
|             SyncAsyncx                                                                        |    <0.001 |
|           SyncBaseRst                                                                         |    <0.001 |
|             SyncAsyncx                                                                        |    <0.001 |
|         DataDecoders[1].DecoderX                                                              |     0.011 |
|           ChannelBondX                                                                        |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                                |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                                |    <0.001 |
|           InputSERDES_X                                                                       |     0.010 |
|           PhaseAlignX                                                                         |    <0.001 |
|           SyncBaseOvf                                                                         |    <0.001 |
|             SyncAsyncx                                                                        |    <0.001 |
|           SyncBaseRst                                                                         |    <0.001 |
|             SyncAsyncx                                                                        |    <0.001 |
|         DataDecoders[2].DecoderX                                                              |     0.011 |
|           ChannelBondX                                                                        |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                                |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                                |    <0.001 |
|           InputSERDES_X                                                                       |     0.010 |
|           PhaseAlignX                                                                         |    <0.001 |
|           SyncBaseOvf                                                                         |    <0.001 |
|             SyncAsyncx                                                                        |    <0.001 |
|           SyncBaseRst                                                                         |    <0.001 |
|             SyncAsyncx                                                                        |    <0.001 |
|         GenerateBUFG.ResyncToBUFG_X                                                           |    <0.001 |
|         GenerateDDC.DDC_EEPROM                                                                |     0.002 |
|           I2C_SlaveController                                                                 |     0.002 |
|             GlitchF_SCL                                                                       |    <0.001 |
|             GlitchF_SDA                                                                       |    <0.001 |
|             SyncSCL                                                                           |    <0.001 |
|             SyncSDA                                                                           |    <0.001 |
|         LockLostReset                                                                         |     0.000 |
|           SyncAsyncx                                                                          |     0.000 |
|         TMDS_ClockingX                                                                        |     0.058 |
|           LockLostReset                                                                       |    <0.001 |
|             SyncAsyncx                                                                        |    <0.001 |
|           MMCM_LockSync                                                                       |    <0.001 |
|           RdyLostReset                                                                        |    <0.001 |
|             SyncAsyncx                                                                        |    <0.001 |
|     rgb2dvi_0                                                                                 |     0.186 |
|       U0                                                                                      |     0.186 |
|         ClockGenInternal.ClockGenX                                                            |     0.054 |
|           LockLostReset                                                                       |     0.000 |
|             SyncAsyncx                                                                        |     0.000 |
|           PLL_LockSyncAsync                                                                   |     0.000 |
|         ClockSerializer                                                                       |     0.033 |
|         DataEncoders[0].DataEncoder                                                           |    <0.001 |
|         DataEncoders[0].DataSerializer                                                        |     0.033 |
|         DataEncoders[1].DataEncoder                                                           |    <0.001 |
|         DataEncoders[1].DataSerializer                                                        |     0.033 |
|         DataEncoders[2].DataEncoder                                                           |    <0.001 |
|         DataEncoders[2].DataSerializer                                                        |     0.033 |
|         LockLostReset                                                                         |     0.000 |
|           SyncAsyncx                                                                          |     0.000 |
|     split_rgb_0                                                                               |     0.000 |
|     system_ila_0                                                                              |     0.005 |
|       inst                                                                                    |     0.005 |
|         ila_lib                                                                               |     0.005 |
|           inst                                                                                |     0.005 |
|             ila_core_inst                                                                     |     0.005 |
|               ila_trace_memory_inst                                                           |    <0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                      |    <0.001 |
|                   inst_blk_mem_gen                                                            |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                      |    <0.001 |
|                       valid.cstr                                                              |    <0.001 |
|                         ramloop[0].ram.r                                                      |    <0.001 |
|                           prim_noinit.ram                                                     |    <0.001 |
|                         ramloop[1].ram.r                                                      |    <0.001 |
|                           prim_noinit.ram                                                     |    <0.001 |
|                         ramloop[2].ram.r                                                      |    <0.001 |
|                           prim_noinit.ram                                                     |    <0.001 |
|               u_ila_cap_ctrl                                                                  |    <0.001 |
|                 U_CDONE                                                                       |    <0.001 |
|                 U_NS0                                                                         |    <0.001 |
|                 U_NS1                                                                         |    <0.001 |
|                 u_cap_addrgen                                                                 |    <0.001 |
|                   U_CMPRESET                                                                  |    <0.001 |
|                   u_cap_sample_counter                                                        |    <0.001 |
|                     U_SCE                                                                     |     0.000 |
|                     U_SCMPCE                                                                  |     0.000 |
|                     U_SCRST                                                                   |    <0.001 |
|                     u_scnt_cmp                                                                |     0.000 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |     0.000 |
|                         DUT                                                                   |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |     0.000 |
|                             u_srlA                                                            |     0.000 |
|                             u_srlB                                                            |     0.000 |
|                             u_srlC                                                            |     0.000 |
|                             u_srlD                                                            |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |     0.000 |
|                             u_srlA                                                            |     0.000 |
|                             u_srlB                                                            |     0.000 |
|                             u_srlC                                                            |     0.000 |
|                             u_srlD                                                            |     0.000 |
|                   u_cap_window_counter                                                        |    <0.001 |
|                     U_WCE                                                                     |     0.000 |
|                     U_WHCMPCE                                                                 |     0.000 |
|                     U_WLCMPCE                                                                 |     0.000 |
|                     u_wcnt_hcmp                                                               |     0.000 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |     0.000 |
|                         DUT                                                                   |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |     0.000 |
|                             u_srlA                                                            |     0.000 |
|                             u_srlB                                                            |     0.000 |
|                             u_srlC                                                            |     0.000 |
|                             u_srlD                                                            |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |     0.000 |
|                             u_srlA                                                            |     0.000 |
|                             u_srlB                                                            |     0.000 |
|                             u_srlC                                                            |     0.000 |
|                             u_srlD                                                            |     0.000 |
|                     u_wcnt_lcmp                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                         DUT                                                                   |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |     0.000 |
|                             u_srlA                                                            |     0.000 |
|                             u_srlB                                                            |     0.000 |
|                             u_srlC                                                            |     0.000 |
|                             u_srlD                                                            |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |     0.000 |
|                             u_srlA                                                            |     0.000 |
|                             u_srlB                                                            |     0.000 |
|                             u_srlC                                                            |     0.000 |
|                             u_srlD                                                            |     0.000 |
|               u_ila_regs                                                                      |     0.001 |
|                 MU_SRL[0].mu_srl_reg                                                          |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                          |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                          |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                          |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                          |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                          |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                                          |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                          |    <0.001 |
|                 U_XSDB_SLAVE                                                                  |    <0.001 |
|                 reg_15                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|                 reg_16                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|                 reg_17                                                                        |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                          |     0.000 |
|                 reg_18                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|                 reg_19                                                                        |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                          |     0.000 |
|                 reg_1a                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|                 reg_6                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|                 reg_7                                                                         |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                          |     0.000 |
|                 reg_8                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|                 reg_80                                                                        |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                          |     0.000 |
|                 reg_81                                                                        |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                          |     0.000 |
|                 reg_82                                                                        |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                          |     0.000 |
|                 reg_83                                                                        |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                          |     0.000 |
|                 reg_84                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|                 reg_85                                                                        |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                          |     0.000 |
|                 reg_887                                                                       |     0.000 |
|                   I_EN_STAT_EQ1.U_STAT                                                        |     0.000 |
|                 reg_88d                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|                 reg_890                                                                       |     0.000 |
|                   I_EN_STAT_EQ1.U_STAT                                                        |     0.000 |
|                 reg_9                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|                 reg_srl_fff                                                                   |    <0.001 |
|                 reg_stream_ffd                                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|                 reg_stream_ffe                                                                |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|               u_ila_reset_ctrl                                                                |    <0.001 |
|                 arm_detection_inst                                                            |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                    |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                   |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                   |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                  |    <0.001 |
|                 halt_detection_inst                                                           |    <0.001 |
|               u_trig                                                                          |     0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |     0.000 |
|                     DUT                                                                       |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |     0.000 |
|                         u_srlA                                                                |     0.000 |
|                         u_srlB                                                                |     0.000 |
|                         u_srlC                                                                |     0.000 |
|                         u_srlD                                                                |     0.000 |
|                 U_TM                                                                          |     0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                       DUT                                                                     |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |     0.000 |
|                           u_srlA                                                              |     0.000 |
|                           u_srlB                                                              |     0.000 |
|                           u_srlC                                                              |     0.000 |
|                           u_srlD                                                              |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |     0.000 |
|                           u_srlA                                                              |     0.000 |
|                           u_srlB                                                              |     0.000 |
|                           u_srlC                                                              |     0.000 |
|                           u_srlD                                                              |     0.000 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                       DUT                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |     0.000 |
|                           u_srlA                                                              |     0.000 |
|                           u_srlB                                                              |     0.000 |
|                           u_srlC                                                              |     0.000 |
|                           u_srlD                                                              |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                           u_srlA                                                              |     0.000 |
|                           u_srlB                                                              |     0.000 |
|                           u_srlC                                                              |     0.000 |
|                           u_srlD                                                              |     0.000 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                       DUT                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |     0.000 |
|                           u_srlA                                                              |     0.000 |
|                           u_srlB                                                              |     0.000 |
|                           u_srlC                                                              |     0.000 |
|                           u_srlD                                                              |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                           u_srlA                                                              |     0.000 |
|                           u_srlB                                                              |     0.000 |
|                           u_srlC                                                              |     0.000 |
|                           u_srlD                                                              |     0.000 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                       DUT                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |     0.000 |
|                           u_srlA                                                              |     0.000 |
|                           u_srlB                                                              |     0.000 |
|                           u_srlC                                                              |     0.000 |
|                           u_srlD                                                              |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                           u_srlA                                                              |     0.000 |
|                           u_srlB                                                              |     0.000 |
|                           u_srlC                                                              |     0.000 |
|                           u_srlD                                                              |     0.000 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                       DUT                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |     0.000 |
|                           u_srlA                                                              |     0.000 |
|                           u_srlB                                                              |     0.000 |
|                           u_srlC                                                              |     0.000 |
|                           u_srlD                                                              |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                           u_srlA                                                              |     0.000 |
|                           u_srlB                                                              |     0.000 |
|                           u_srlC                                                              |     0.000 |
|                           u_srlD                                                              |     0.000 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                       DUT                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |     0.000 |
|                           u_srlA                                                              |     0.000 |
|                           u_srlB                                                              |     0.000 |
|                           u_srlC                                                              |     0.000 |
|                           u_srlD                                                              |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                           u_srlA                                                              |     0.000 |
|                           u_srlB                                                              |     0.000 |
|                           u_srlC                                                              |     0.000 |
|                           u_srlD                                                              |     0.000 |
|                   N_DDR_MODE.G_NMU[6].U_M                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                       DUT                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |     0.000 |
|                           u_srlA                                                              |     0.000 |
|                           u_srlB                                                              |     0.000 |
|                           u_srlC                                                              |     0.000 |
|                           u_srlD                                                              |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                           u_srlA                                                              |     0.000 |
|                           u_srlB                                                              |     0.000 |
|                           u_srlC                                                              |     0.000 |
|                           u_srlD                                                              |     0.000 |
|               xsdb_memory_read_inst                                                           |    <0.001 |
|     xlconstant_0                                                                              |     0.000 |
|     xlconstant_1                                                                              |     0.000 |
+-----------------------------------------------------------------------------------------------+-----------+


