// Seed: 505976812
program module_0 (
    input uwire id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    id_27,
    output wire id_5,
    input tri1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input supply0 id_11,
    input uwire id_12,
    input tri id_13,
    input wor id_14,
    input tri1 id_15,
    output wand id_16,
    output uwire id_17,
    output wor id_18,
    output tri0 id_19,
    output tri1 id_20,
    output wand id_21,
    output tri0 id_22,
    input tri0 id_23,
    input tri0 id_24,
    input wor id_25
);
  reg id_28, id_29;
  always
    if (-1'b0);
    else id_28 <= 1;
  assign id_7  = id_10;
  assign id_22 = id_14;
  assign id_18 = -1;
  assign id_28 = id_27;
  tri0 id_30, id_31, id_32;
  wire id_33;
  assign {-1'b0} = 1'h0;
  assign id_5 = id_3;
  assign module_1.id_2 = 0;
  parameter id_34 = 1;
  assign id_21 = id_32;
endmodule
module module_1 (
    output uwire void id_0,
    input wire id_1,
    output tri1 id_2,
    output wand id_3,
    input supply1 id_4,
    output uwire id_5,
    input supply1 id_6,
    input uwire id_7,
    input wand id_8,
    input wor id_9
);
  final id_3 = id_7;
  assign id_2 = -1;
  always id_2 = -1;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_5,
      id_9,
      id_9,
      id_0,
      id_7,
      id_2,
      id_2,
      id_1,
      id_1,
      id_4,
      id_6,
      id_1,
      id_9,
      id_4,
      id_3,
      id_3,
      id_2,
      id_2,
      id_0,
      id_2,
      id_3,
      id_4,
      id_9,
      id_9
  );
endmodule
