OpenROAD 0a6d0fd469bc674417036342994520ee2e0a2727 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/stdp/runs/run1/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/bar/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   stdp
Die area:                 ( 0 0 ) ( 63315 74035 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     392
Number of terminals:      29
Number of snets:          2
Number of nets:           193

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 79.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 5949.
[INFO DRT-0033] mcon shape region query size = 4450.
[INFO DRT-0033] met1 shape region query size = 1248.
[INFO DRT-0033] via shape region query size = 400.
[INFO DRT-0033] met2 shape region query size = 253.
[INFO DRT-0033] via2 shape region query size = 320.
[INFO DRT-0033] met3 shape region query size = 254.
[INFO DRT-0033] via3 shape region query size = 320.
[INFO DRT-0033] met4 shape region query size = 128.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 194 pins.
[INFO DRT-0081]   Complete 61 unique inst patterns.
[INFO DRT-0084]   Complete 97 groups.
#scanned instances     = 392
#unique  instances     = 79
#stdCellGenAp          = 1518
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1161
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 494
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 114.87 (MB), peak = 114.87 (MB)

Number of guides:     1062

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 9 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 10 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 382.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 281.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 140.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 14.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 522 vertical wires in 1 frboxes and 295 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 57 vertical wires in 1 frboxes and 86 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 115.41 (MB), peak = 116.45 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 115.41 (MB), peak = 116.45 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 139.22 (MB).
    Completing 20% with 22 violations.
    elapsed time = 00:00:01, memory = 128.79 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:01, memory = 136.17 (MB).
    Completing 40% with 36 violations.
    elapsed time = 00:00:01, memory = 136.17 (MB).
[INFO DRT-0199]   Number of violations = 43.
Viol/Layer        met1   met2   met3
Metal Spacing       14      1      3
Recheck              3      3      0
Short               19      0      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 474.55 (MB), peak = 486.54 (MB)
Total wire length = 2814 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1474 um.
Total wire length on LAYER met2 = 1269 um.
Total wire length on LAYER met3 = 69 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 957.
Up-via summary (total 957):.

----------------------
 FR_MASTERSLICE      0
            li1    496
           met1    447
           met2     14
           met3      0
           met4      0
----------------------
                   957


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 43 violations.
    elapsed time = 00:00:00, memory = 474.55 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 483.92 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:00, memory = 478.38 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:01, memory = 481.63 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1   met2
Metal Spacing        5      1
Short               11      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 467.15 (MB), peak = 486.54 (MB)
Total wire length = 2814 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1479 um.
Total wire length on LAYER met2 = 1264 um.
Total wire length on LAYER met3 = 70 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 958.
Up-via summary (total 958):.

----------------------
 FR_MASTERSLICE      0
            li1    494
           met1    450
           met2     14
           met3      0
           met4      0
----------------------
                   958


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 467.15 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 467.15 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 476.52 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 476.52 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:00, memory = 476.52 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:01, memory = 511.65 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1   met2
Metal Spacing        4      2
Short                2      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 467.50 (MB), peak = 511.65 (MB)
Total wire length = 2793 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1434 um.
Total wire length on LAYER met2 = 1288 um.
Total wire length on LAYER met3 = 70 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 951.
Up-via summary (total 951):.

----------------------
 FR_MASTERSLICE      0
            li1    494
           met1    443
           met2     14
           met3      0
           met4      0
----------------------
                   951


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 467.50 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 480.12 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 467.13 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 467.13 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 467.12 (MB), peak = 511.65 (MB)
Total wire length = 2789 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1429 um.
Total wire length on LAYER met2 = 1290 um.
Total wire length on LAYER met3 = 70 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 953.
Up-via summary (total 953):.

----------------------
 FR_MASTERSLICE      0
            li1    494
           met1    445
           met2     14
           met3      0
           met4      0
----------------------
                   953


[INFO DRT-0198] Complete detail routing.
Total wire length = 2789 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1429 um.
Total wire length on LAYER met2 = 1290 um.
Total wire length on LAYER met3 = 70 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 953.
Up-via summary (total 953):.

----------------------
 FR_MASTERSLICE      0
            li1    494
           met1    445
           met2     14
           met3      0
           met4      0
----------------------
                   953


[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 467.12 (MB), peak = 511.65 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/stdp/runs/run1/results/routing/stdp.odb'…
Writing netlist to '/openlane/designs/stdp/runs/run1/results/routing/stdp.nl.v'…
Writing powered netlist to '/openlane/designs/stdp/runs/run1/results/routing/stdp.pnl.v'…
Writing layout to '/openlane/designs/stdp/runs/run1/results/routing/stdp.def'…
