/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  reg [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [25:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire [22:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [2:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_76z;
  wire celloutsig_0_79z;
  reg [3:0] celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_93z;
  wire [6:0] celloutsig_0_94z;
  wire celloutsig_0_95z;
  wire [5:0] celloutsig_0_9z;
  reg [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  reg [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [24:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_3z[24] ? celloutsig_1_0z[10] : celloutsig_1_10z;
  assign celloutsig_1_8z = ~(in_data[158] | celloutsig_1_2z);
  assign celloutsig_0_12z = ~(celloutsig_0_6z | celloutsig_0_7z[2]);
  assign celloutsig_0_33z = ~(celloutsig_0_19z[1] | celloutsig_0_9z[2]);
  assign celloutsig_0_71z = ~celloutsig_0_27z[1];
  assign celloutsig_0_37z = ~((celloutsig_0_25z[2] | celloutsig_0_18z) & celloutsig_0_18z);
  assign celloutsig_1_10z = ~((celloutsig_1_7z | celloutsig_1_4z) & celloutsig_1_1z);
  assign celloutsig_0_35z = celloutsig_0_22z | ~(celloutsig_0_4z);
  assign celloutsig_0_41z = celloutsig_0_23z | ~(celloutsig_0_1z[16]);
  assign celloutsig_0_52z = celloutsig_0_7z[1] | ~(celloutsig_0_22z);
  assign celloutsig_0_86z = celloutsig_0_43z[18] | ~(celloutsig_0_52z);
  assign celloutsig_0_90z = celloutsig_0_71z | ~(celloutsig_0_86z);
  assign celloutsig_0_11z = in_data[37] | ~(celloutsig_0_10z);
  assign celloutsig_0_16z = celloutsig_0_0z[1] | ~(celloutsig_0_8z[4]);
  assign celloutsig_0_15z = celloutsig_0_6z | celloutsig_0_0z[1];
  assign celloutsig_0_31z = celloutsig_0_27z[4] | celloutsig_0_5z;
  assign celloutsig_0_36z = celloutsig_0_7z[0] ^ celloutsig_0_12z;
  assign celloutsig_0_4z = in_data[25] ^ celloutsig_0_0z[2];
  assign celloutsig_0_63z = celloutsig_0_25z[2] ^ celloutsig_0_49z;
  assign celloutsig_0_32z = celloutsig_0_26z[8] ^ celloutsig_0_10z;
  assign celloutsig_0_40z = ~(celloutsig_0_3z[0] ^ celloutsig_0_8z[3]);
  assign celloutsig_0_95z = ~(celloutsig_0_22z ^ celloutsig_0_38z);
  assign celloutsig_0_14z = ~(celloutsig_0_5z ^ in_data[60]);
  assign celloutsig_0_59z = { celloutsig_0_1z[5], celloutsig_0_13z, celloutsig_0_15z } & { celloutsig_0_27z[4], celloutsig_0_32z, celloutsig_0_11z };
  assign celloutsig_0_8z = celloutsig_0_1z[7:3] & { celloutsig_0_7z[2:0], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z } & { celloutsig_0_7z[2:1], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_25z = { celloutsig_0_0z[3:2], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_6z } & { celloutsig_0_24z[6:3], celloutsig_0_11z };
  assign celloutsig_0_30z = { celloutsig_0_21z[3:0], celloutsig_0_22z } & { celloutsig_0_3z[5:2], celloutsig_0_11z };
  assign celloutsig_0_34z = { celloutsig_0_19z[3:1], celloutsig_0_8z } / { 1'h1, celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_21z };
  assign celloutsig_0_26z = in_data[34:25] / { 1'h1, celloutsig_0_25z[1:0], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_15z };
  assign celloutsig_0_43z = { celloutsig_0_24z, celloutsig_0_37z, celloutsig_0_33z, celloutsig_0_39z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_40z, celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_37z } / { 1'h1, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_33z, celloutsig_0_36z, celloutsig_0_36z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_36z, celloutsig_0_15z, celloutsig_0_37z, celloutsig_0_41z, celloutsig_0_20z, celloutsig_0_29z, celloutsig_0_41z };
  assign celloutsig_1_6z = { celloutsig_1_3z[13:8], celloutsig_1_2z, celloutsig_1_4z } / { 1'h1, in_data[136:132], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_53z = { celloutsig_0_32z, celloutsig_0_38z, celloutsig_0_23z } == celloutsig_0_0z[3:1];
  assign celloutsig_1_4z = celloutsig_1_0z[4:2] == celloutsig_1_0z[2:0];
  assign celloutsig_1_5z = { in_data[127:125], celloutsig_1_4z, celloutsig_1_1z } > in_data[133:129];
  assign celloutsig_0_49z = { celloutsig_0_34z[7:4], celloutsig_0_35z } && { celloutsig_0_43z[15:12], celloutsig_0_18z };
  assign celloutsig_0_2z = { in_data[5:3], celloutsig_0_0z } && in_data[56:48];
  assign celloutsig_1_12z = { celloutsig_1_3z[21:15], celloutsig_1_7z, celloutsig_1_5z } % { 1'h1, celloutsig_1_11z[6:0], celloutsig_1_9z };
  assign celloutsig_0_39z = celloutsig_0_30z[4:2] % { 1'h1, celloutsig_0_19z[1:0] };
  assign celloutsig_0_0z = in_data[60:55] * in_data[30:25];
  assign celloutsig_0_3z = { celloutsig_0_0z[5], celloutsig_0_0z, celloutsig_0_2z } * { celloutsig_0_1z[6:0], celloutsig_0_2z };
  assign celloutsig_0_94z = { celloutsig_0_59z[0], celloutsig_0_93z, celloutsig_0_79z, celloutsig_0_53z, celloutsig_0_44z } * { celloutsig_0_0z[5:3], celloutsig_0_16z, celloutsig_0_37z, celloutsig_0_50z, celloutsig_0_41z };
  assign celloutsig_0_38z = celloutsig_0_1z[15:13] != { celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_21z = - { in_data[4:1], celloutsig_0_6z };
  assign celloutsig_0_24z = - { celloutsig_0_21z[0], celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_0_27z = - { celloutsig_0_3z[6:1], celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_0_44z = ~ { celloutsig_0_3z[3:2], celloutsig_0_5z };
  assign celloutsig_0_48z = ~ { celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_15z };
  assign celloutsig_0_9z = ~ celloutsig_0_0z;
  assign celloutsig_0_79z = celloutsig_0_16z & celloutsig_0_48z[22];
  assign celloutsig_0_13z = in_data[64] & celloutsig_0_5z;
  assign celloutsig_0_76z = ~^ { celloutsig_0_5z, celloutsig_0_37z, celloutsig_0_31z, celloutsig_0_63z };
  assign celloutsig_0_18z = ~^ celloutsig_0_1z[15:0];
  assign celloutsig_0_20z = ~^ in_data[77:66];
  assign celloutsig_0_5z = ^ celloutsig_0_1z[4:1];
  assign celloutsig_0_93z = ^ { celloutsig_0_76z, celloutsig_0_90z, celloutsig_0_33z };
  assign celloutsig_1_1z = ^ { in_data[170:169], celloutsig_1_0z };
  assign celloutsig_1_7z = ^ { celloutsig_1_0z[9:4], celloutsig_1_5z };
  assign celloutsig_1_9z = ^ { celloutsig_1_6z[6:4], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_22z = ^ { celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_1_11z = { celloutsig_1_3z[21:15], celloutsig_1_2z, celloutsig_1_8z } << { celloutsig_1_0z[8:4], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_29z = { celloutsig_0_4z, celloutsig_0_9z } << { celloutsig_0_7z[3], celloutsig_0_9z };
  assign celloutsig_0_50z = ~((celloutsig_0_41z & celloutsig_0_15z) | celloutsig_0_41z);
  assign celloutsig_0_6z = ~((celloutsig_0_2z & celloutsig_0_3z[5]) | celloutsig_0_3z[3]);
  assign celloutsig_1_2z = ~((in_data[110] & in_data[181]) | celloutsig_1_0z[4]);
  assign celloutsig_0_10z = ~((celloutsig_0_1z[6] & celloutsig_0_0z[1]) | celloutsig_0_1z[11]);
  assign celloutsig_0_23z = ~((celloutsig_0_2z & celloutsig_0_6z) | in_data[17]);
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_7z = { celloutsig_0_0z[3:1], celloutsig_0_6z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_0z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[149:137];
  always_latch
    if (clkin_data[128]) celloutsig_1_3z = 25'h0000000;
    else if (!clkin_data[32]) celloutsig_1_3z = { in_data[136:113], celloutsig_1_2z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_19z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_19z = celloutsig_1_12z;
  always_latch
    if (!clkin_data[96]) celloutsig_0_1z = 17'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_1z = { celloutsig_0_0z[5:1], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[128], out_data[104:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
