// Seed: 2117295340
module module_0 ();
  always @(posedge 1'd0) id_1 = #1 id_1;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    output supply0 id_2,
    input logic id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    output wire id_7,
    input supply1 id_8,
    output tri id_9,
    output wor id_10,
    input tri1 id_11,
    input tri id_12,
    output logic id_13,
    input wand id_14,
    input supply1 id_15,
    input wand id_16,
    output logic id_17
);
  initial begin
    id_17 <= id_3;
    id_13 <= 1;
  end
  module_0();
endmodule
