{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@101:111@HdlIdDef", "  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;\n\n  // internal wires\n\n  wire                                dma_wren;\n  wire    [(DATA_WIDTH-1):0]          dac_data_s;\n\n  // write interface\n\n  always @(posedge dma_clk) begin\n    if(dma_rst == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/util_dacfifo/util_dacfifo.v@100:110", "  reg                                 dma_xfer_out = 1'b0;\n  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;\n\n  // internal wires\n\n  wire                                dma_wren;\n  wire    [(DATA_WIDTH-1):0]          dac_data_s;\n\n  // write interface\n\n  always @(posedge dma_clk) begin\n"]], "Diff Content": {"Delete": [], "Add": [[106, "  wire    [(ADDRESS_WIDTH):0]         dma_addr_diff_s;\n"], [106, "  wire    [(ADDRESS_WIDTH):0]         dac_addr_diff_s;\n"], [106, "  function [9:0] b2g;\n"], [106, "    input [9:0] b;\n"], [106, "    reg   [9:0] g;\n"], [106, "    begin\n"], [106, "      g[9] = b[9];\n"], [106, "      g[8] = b[9] ^ b[8];\n"], [106, "      g[7] = b[8] ^ b[7];\n"], [106, "      g[6] = b[7] ^ b[6];\n"], [106, "      g[5] = b[6] ^ b[5];\n"], [106, "      g[4] = b[5] ^ b[4];\n"], [106, "      g[3] = b[4] ^ b[3];\n"], [106, "      g[2] = b[3] ^ b[2];\n"], [106, "      g[1] = b[2] ^ b[1];\n"], [106, "      g[0] = b[1] ^ b[0];\n"], [106, "      b2g = g;\n"], [106, "    end\n"], [106, "  endfunction\n"], [106, "  function [9:0] g2b;\n"], [106, "    input [9:0] g;\n"], [106, "    reg   [9:0] b;\n"], [106, "    begin\n"], [106, "      b[9] = g[9];\n"], [106, "      b[8] = b[9] ^ g[8];\n"], [106, "      b[7] = b[8] ^ g[7];\n"], [106, "      b[6] = b[7] ^ g[6];\n"], [106, "      b[5] = b[6] ^ g[5];\n"], [106, "      b[4] = b[5] ^ g[4];\n"], [106, "      b[3] = b[4] ^ g[3];\n"], [106, "      b[2] = b[3] ^ g[2];\n"], [106, "      b[1] = b[2] ^ g[1];\n"], [106, "      b[0] = b[1] ^ g[0];\n"], [106, "      g2b = b;\n"], [106, "    end\n"], [106, "  endfunction\n"]]}}