Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Oct 23 20:15:54 2022
| Host         : 603-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_upcounter_timing_summary_routed.rpt -pb top_upcounter_timing_summary_routed.pb -rpx top_upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : top_upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clockDivider10hz/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDivider1k/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.985        0.000                      0                   66        0.263        0.000                      0                   66        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.985        0.000                      0                   66        0.263        0.000                      0                   66        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 clockDivider10hz/r_counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider10hz/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.828ns (20.751%)  route 3.162ns (79.249%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.627     5.148    clockDivider10hz/CLK
    SLICE_X62Y18         FDCE                                         r  clockDivider10hz/r_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  clockDivider10hz/r_counter_reg[31]/Q
                         net (fo=2, routed)           0.828     6.432    clockDivider10hz/r_counter_reg_n_0_[31]
    SLICE_X61Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  clockDivider10hz/r_counter[31]_i_9__0/O
                         net (fo=1, routed)           0.509     7.065    clockDivider10hz/r_counter[31]_i_9__0_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.189 r  clockDivider10hz/r_counter[31]_i_4__0/O
                         net (fo=32, routed)          1.825     9.014    clockDivider10hz/r_counter[31]_i_4__0_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.138 r  clockDivider10hz/r_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.138    clockDivider10hz/r_counter[5]
    SLICE_X62Y13         FDCE                                         r  clockDivider10hz/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.514    14.855    clockDivider10hz/CLK
    SLICE_X62Y13         FDCE                                         r  clockDivider10hz/r_counter_reg[5]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y13         FDCE (Setup_fdce_C_D)        0.029    15.123    clockDivider10hz/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 clockDivider1k/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider1k/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.828ns (21.085%)  route 3.099ns (78.915%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    clockDivider1k/r_clk_reg_0
    SLICE_X51Y19         FDCE                                         r  clockDivider1k/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  clockDivider1k/r_counter_reg[29]/Q
                         net (fo=2, routed)           0.859     6.395    clockDivider1k/r_counter[29]
    SLICE_X51Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.519 r  clockDivider1k/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.922    clockDivider1k/r_counter[31]_i_9_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  clockDivider1k/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.837     8.883    clockDivider1k/r_counter[31]_i_4_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.007 r  clockDivider1k/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.007    clockDivider1k/r_counter_0[7]
    SLICE_X49Y13         FDCE                                         r  clockDivider1k/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    clockDivider1k/r_clk_reg_0
    SLICE_X49Y13         FDCE                                         r  clockDivider1k/r_counter_reg[7]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X49Y13         FDCE (Setup_fdce_C_D)        0.029    15.041    clockDivider1k/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 clockDivider1k/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider1k/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.090%)  route 3.098ns (78.910%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    clockDivider1k/r_clk_reg_0
    SLICE_X51Y19         FDCE                                         r  clockDivider1k/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  clockDivider1k/r_counter_reg[29]/Q
                         net (fo=2, routed)           0.859     6.395    clockDivider1k/r_counter[29]
    SLICE_X51Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.519 r  clockDivider1k/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.922    clockDivider1k/r_counter[31]_i_9_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  clockDivider1k/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.836     8.882    clockDivider1k/r_counter[31]_i_4_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.006 r  clockDivider1k/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.006    clockDivider1k/r_counter_0[8]
    SLICE_X49Y13         FDCE                                         r  clockDivider1k/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    clockDivider1k/r_clk_reg_0
    SLICE_X49Y13         FDCE                                         r  clockDivider1k/r_counter_reg[8]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X49Y13         FDCE (Setup_fdce_C_D)        0.031    15.043    clockDivider1k/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 clockDivider10hz/r_counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider10hz/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.828ns (21.505%)  route 3.022ns (78.495%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.627     5.148    clockDivider10hz/CLK
    SLICE_X62Y18         FDCE                                         r  clockDivider10hz/r_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  clockDivider10hz/r_counter_reg[31]/Q
                         net (fo=2, routed)           0.828     6.432    clockDivider10hz/r_counter_reg_n_0_[31]
    SLICE_X61Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  clockDivider10hz/r_counter[31]_i_9__0/O
                         net (fo=1, routed)           0.509     7.065    clockDivider10hz/r_counter[31]_i_9__0_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.189 r  clockDivider10hz/r_counter[31]_i_4__0/O
                         net (fo=32, routed)          1.685     8.874    clockDivider10hz/r_counter[31]_i_4__0_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.998 r  clockDivider10hz/r_counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.998    clockDivider10hz/r_counter[6]
    SLICE_X62Y13         FDCE                                         r  clockDivider10hz/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.514    14.855    clockDivider10hz/CLK
    SLICE_X62Y13         FDCE                                         r  clockDivider10hz/r_counter_reg[6]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y13         FDCE (Setup_fdce_C_D)        0.031    15.125    clockDivider10hz/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 clockDivider10hz/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider10hz/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.828ns (21.957%)  route 2.943ns (78.043%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.155    clockDivider10hz/CLK
    SLICE_X62Y12         FDCE                                         r  clockDivider10hz/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.456     5.611 f  clockDivider10hz/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.824     6.435    clockDivider10hz/r_counter_reg_n_0_[4]
    SLICE_X62Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.559 r  clockDivider10hz/r_counter[31]_i_8__0/O
                         net (fo=1, routed)           0.421     6.980    clockDivider10hz/r_counter[31]_i_8__0_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.104 r  clockDivider10hz/r_counter[31]_i_3__0/O
                         net (fo=32, routed)          1.698     8.802    clockDivider10hz/r_counter[31]_i_3__0_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I1_O)        0.124     8.926 r  clockDivider10hz/r_counter[31]_i_1__0/O
                         net (fo=1, routed)           0.000     8.926    clockDivider10hz/r_counter[31]
    SLICE_X62Y18         FDCE                                         r  clockDivider10hz/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.509    14.850    clockDivider10hz/CLK
    SLICE_X62Y18         FDCE                                         r  clockDivider10hz/r_counter_reg[31]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDCE (Setup_fdce_C_D)        0.032    15.121    clockDivider10hz/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 clockDivider10hz/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider10hz/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.828ns (21.964%)  route 2.942ns (78.036%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.155    clockDivider10hz/CLK
    SLICE_X62Y12         FDCE                                         r  clockDivider10hz/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.456     5.611 f  clockDivider10hz/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.824     6.435    clockDivider10hz/r_counter_reg_n_0_[4]
    SLICE_X62Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.559 r  clockDivider10hz/r_counter[31]_i_8__0/O
                         net (fo=1, routed)           0.421     6.980    clockDivider10hz/r_counter[31]_i_8__0_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.104 r  clockDivider10hz/r_counter[31]_i_3__0/O
                         net (fo=32, routed)          1.697     8.801    clockDivider10hz/r_counter[31]_i_3__0_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I1_O)        0.124     8.925 r  clockDivider10hz/r_counter[30]_i_1__0/O
                         net (fo=1, routed)           0.000     8.925    clockDivider10hz/r_counter[30]
    SLICE_X62Y18         FDCE                                         r  clockDivider10hz/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.509    14.850    clockDivider10hz/CLK
    SLICE_X62Y18         FDCE                                         r  clockDivider10hz/r_counter_reg[30]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDCE (Setup_fdce_C_D)        0.031    15.120    clockDivider10hz/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 clockDivider1k/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider1k/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 2.444ns (64.956%)  route 1.319ns (35.044%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.567     5.088    clockDivider1k/r_clk_reg_0
    SLICE_X51Y12         FDCE                                         r  clockDivider1k/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  clockDivider1k/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.741     6.286    clockDivider1k/r_counter[2]
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.943 r  clockDivider1k/r_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.943    clockDivider1k/r_counter_reg[4]_i_2_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.060 r  clockDivider1k/r_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.060    clockDivider1k/r_counter_reg[8]_i_2_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.177 r  clockDivider1k/r_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.177    clockDivider1k/r_counter_reg[12]_i_2_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.294 r  clockDivider1k/r_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.294    clockDivider1k/r_counter_reg[16]_i_2_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.411 r  clockDivider1k/r_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.411    clockDivider1k/r_counter_reg[20]_i_2_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.528 r  clockDivider1k/r_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.528    clockDivider1k/r_counter_reg[24]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  clockDivider1k/r_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.645    clockDivider1k/r_counter_reg[28]_i_2_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.968 r  clockDivider1k/r_counter_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.577     8.545    clockDivider1k/data0[30]
    SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.306     8.851 r  clockDivider1k/r_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     8.851    clockDivider1k/r_counter_0[30]
    SLICE_X51Y19         FDCE                                         r  clockDivider1k/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.441    14.782    clockDivider1k/r_clk_reg_0
    SLICE_X51Y19         FDCE                                         r  clockDivider1k/r_counter_reg[30]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y19         FDCE (Setup_fdce_C_D)        0.031    15.052    clockDivider1k/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 clockDivider1k/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider1k/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 2.329ns (62.010%)  route 1.427ns (37.990%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.567     5.088    clockDivider1k/r_clk_reg_0
    SLICE_X51Y12         FDCE                                         r  clockDivider1k/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  clockDivider1k/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.741     6.286    clockDivider1k/r_counter[2]
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.943 r  clockDivider1k/r_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.943    clockDivider1k/r_counter_reg[4]_i_2_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.060 r  clockDivider1k/r_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.060    clockDivider1k/r_counter_reg[8]_i_2_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.177 r  clockDivider1k/r_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.177    clockDivider1k/r_counter_reg[12]_i_2_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.294 r  clockDivider1k/r_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.294    clockDivider1k/r_counter_reg[16]_i_2_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.411 r  clockDivider1k/r_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.411    clockDivider1k/r_counter_reg[20]_i_2_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.528 r  clockDivider1k/r_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.528    clockDivider1k/r_counter_reg[24]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  clockDivider1k/r_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.645    clockDivider1k/r_counter_reg[28]_i_2_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.864 r  clockDivider1k/r_counter_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.685     8.549    clockDivider1k/data0[29]
    SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.295     8.844 r  clockDivider1k/r_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     8.844    clockDivider1k/r_counter_0[29]
    SLICE_X51Y19         FDCE                                         r  clockDivider1k/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.441    14.782    clockDivider1k/r_clk_reg_0
    SLICE_X51Y19         FDCE                                         r  clockDivider1k/r_counter_reg[29]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y19         FDCE (Setup_fdce_C_D)        0.029    15.050    clockDivider1k/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 clockDivider1k/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider1k/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.828ns (22.022%)  route 2.932ns (77.978%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    clockDivider1k/r_clk_reg_0
    SLICE_X51Y19         FDCE                                         r  clockDivider1k/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  clockDivider1k/r_counter_reg[29]/Q
                         net (fo=2, routed)           0.859     6.395    clockDivider1k/r_counter[29]
    SLICE_X51Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.519 r  clockDivider1k/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.922    clockDivider1k/r_counter[31]_i_9_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  clockDivider1k/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.670     8.716    clockDivider1k/r_counter[31]_i_4_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.840 r  clockDivider1k/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.840    clockDivider1k/r_counter_0[4]
    SLICE_X51Y13         FDCE                                         r  clockDivider1k/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.447    14.788    clockDivider1k/r_clk_reg_0
    SLICE_X51Y13         FDCE                                         r  clockDivider1k/r_counter_reg[4]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X51Y13         FDCE (Setup_fdce_C_D)        0.029    15.056    clockDivider1k/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 clockDivider1k/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider1k/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.828ns (22.101%)  route 2.918ns (77.899%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    clockDivider1k/r_clk_reg_0
    SLICE_X51Y13         FDCE                                         r  clockDivider1k/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  clockDivider1k/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.696     6.239    clockDivider1k/r_counter[5]
    SLICE_X51Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.363 r  clockDivider1k/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.544     6.907    clockDivider1k/r_counter[31]_i_8_n_0
    SLICE_X51Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.031 r  clockDivider1k/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.679     8.710    clockDivider1k/r_counter[31]_i_3_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.124     8.834 r  clockDivider1k/r_counter[31]_i_1/O
                         net (fo=1, routed)           0.000     8.834    clockDivider1k/r_counter_0[31]
    SLICE_X51Y19         FDCE                                         r  clockDivider1k/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.441    14.782    clockDivider1k/r_clk_reg_0
    SLICE_X51Y19         FDCE                                         r  clockDivider1k/r_counter_reg[31]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y19         FDCE (Setup_fdce_C_D)        0.031    15.052    clockDivider1k/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  6.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clockDivider1k/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider1k/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    clockDivider1k/r_clk_reg_0
    SLICE_X49Y14         FDCE                                         r  clockDivider1k/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clockDivider1k/r_clk_reg/Q
                         net (fo=3, routed)           0.168     1.754    clockDivider1k/CLK
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  clockDivider1k/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.799    clockDivider1k/r_clk_i_1_n_0
    SLICE_X49Y14         FDCE                                         r  clockDivider1k/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    clockDivider1k/r_clk_reg_0
    SLICE_X49Y14         FDCE                                         r  clockDivider1k/r_clk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X49Y14         FDCE (Hold_fdce_C_D)         0.091     1.536    clockDivider1k/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockDivider1k/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider1k/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    clockDivider1k/r_clk_reg_0
    SLICE_X52Y12         FDCE                                         r  clockDivider1k/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  clockDivider1k/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.785    clockDivider1k/r_counter[0]
    SLICE_X52Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  clockDivider1k/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    clockDivider1k/r_counter_0[0]
    SLICE_X52Y12         FDCE                                         r  clockDivider1k/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    clockDivider1k/r_clk_reg_0
    SLICE_X52Y12         FDCE                                         r  clockDivider1k/r_counter_reg[0]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X52Y12         FDCE (Hold_fdce_C_D)         0.120     1.566    clockDivider1k/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clockDivider10hz/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider10hz/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.663%)  route 0.212ns (50.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.474    clockDivider10hz/CLK
    SLICE_X64Y14         FDCE                                         r  clockDivider10hz/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  clockDivider10hz/r_clk_reg/Q
                         net (fo=15, routed)          0.212     1.850    clockDivider10hz/clk
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.895 r  clockDivider10hz/r_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.895    clockDivider10hz/r_clk_i_1__0_n_0
    SLICE_X64Y14         FDCE                                         r  clockDivider10hz/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.861     1.988    clockDivider10hz/CLK
    SLICE_X64Y14         FDCE                                         r  clockDivider10hz/r_clk_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y14         FDCE (Hold_fdce_C_D)         0.120     1.594    clockDivider10hz/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 clockDivider10hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider10hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.592     1.475    clockDivider10hz/CLK
    SLICE_X64Y12         FDCE                                         r  clockDivider10hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDCE (Prop_fdce_C_Q)         0.164     1.639 f  clockDivider10hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.233     1.872    clockDivider10hz/r_counter_reg_n_0_[0]
    SLICE_X64Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.917 r  clockDivider10hz/r_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.917    clockDivider10hz/r_counter[0]
    SLICE_X64Y12         FDCE                                         r  clockDivider10hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.862     1.989    clockDivider10hz/CLK
    SLICE_X64Y12         FDCE                                         r  clockDivider10hz/r_counter_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y12         FDCE (Hold_fdce_C_D)         0.121     1.596    clockDivider10hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 clockDivider10hz/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider10hz/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.254ns (48.805%)  route 0.266ns (51.195%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.592     1.475    clockDivider10hz/CLK
    SLICE_X64Y12         FDCE                                         r  clockDivider10hz/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDCE (Prop_fdce_C_Q)         0.164     1.639 f  clockDivider10hz/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.173     1.812    clockDivider10hz/r_counter_reg_n_0_[1]
    SLICE_X62Y12         LUT5 (Prop_lut5_I3_O)        0.045     1.857 r  clockDivider10hz/r_counter[31]_i_3__0/O
                         net (fo=32, routed)          0.094     1.951    clockDivider10hz/r_counter[31]_i_3__0_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I1_O)        0.045     1.996 r  clockDivider10hz/r_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.996    clockDivider10hz/r_counter[4]
    SLICE_X62Y12         FDCE                                         r  clockDivider10hz/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.862     1.989    clockDivider10hz/CLK
    SLICE_X62Y12         FDCE                                         r  clockDivider10hz/r_counter_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)         0.092     1.582    clockDivider10hz/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 clockDivider10hz/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider10hz/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.254ns (48.712%)  route 0.267ns (51.288%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.592     1.475    clockDivider10hz/CLK
    SLICE_X64Y12         FDCE                                         r  clockDivider10hz/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDCE (Prop_fdce_C_Q)         0.164     1.639 f  clockDivider10hz/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.173     1.812    clockDivider10hz/r_counter_reg_n_0_[1]
    SLICE_X62Y12         LUT5 (Prop_lut5_I3_O)        0.045     1.857 r  clockDivider10hz/r_counter[31]_i_3__0/O
                         net (fo=32, routed)          0.095     1.952    clockDivider10hz/r_counter[31]_i_3__0_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I1_O)        0.045     1.997 r  clockDivider10hz/r_counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.997    clockDivider10hz/r_counter[2]
    SLICE_X62Y12         FDCE                                         r  clockDivider10hz/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.862     1.989    clockDivider10hz/CLK
    SLICE_X62Y12         FDCE                                         r  clockDivider10hz/r_counter_reg[2]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)         0.091     1.581    clockDivider10hz/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 clockDivider10hz/r_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider10hz/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (42.018%)  route 0.319ns (57.982%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.589     1.472    clockDivider10hz/CLK
    SLICE_X62Y17         FDCE                                         r  clockDivider10hz/r_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  clockDivider10hz/r_counter_reg[24]/Q
                         net (fo=2, routed)           0.179     1.792    clockDivider10hz/r_counter_reg_n_0_[24]
    SLICE_X64Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.837 r  clockDivider10hz/r_counter[31]_i_4__0/O
                         net (fo=32, routed)          0.139     1.977    clockDivider10hz/r_counter[31]_i_4__0_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I2_O)        0.045     2.022 r  clockDivider10hz/r_counter[27]_i_1__0/O
                         net (fo=1, routed)           0.000     2.022    clockDivider10hz/r_counter[27]
    SLICE_X64Y18         FDCE                                         r  clockDivider10hz/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.857     1.984    clockDivider10hz/CLK
    SLICE_X64Y18         FDCE                                         r  clockDivider10hz/r_counter_reg[27]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.121     1.606    clockDivider10hz/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 clockDivider10hz/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider10hz/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.231ns (40.562%)  route 0.338ns (59.438%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.590     1.473    clockDivider10hz/CLK
    SLICE_X62Y16         FDCE                                         r  clockDivider10hz/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  clockDivider10hz/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.135     1.749    clockDivider10hz/r_counter_reg_n_0_[17]
    SLICE_X62Y16         LUT5 (Prop_lut5_I3_O)        0.045     1.794 r  clockDivider10hz/r_counter[31]_i_5__0/O
                         net (fo=32, routed)          0.204     1.998    clockDivider10hz/r_counter[31]_i_5__0_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I3_O)        0.045     2.043 r  clockDivider10hz/r_counter[20]_i_1__0/O
                         net (fo=1, routed)           0.000     2.043    clockDivider10hz/r_counter[20]
    SLICE_X64Y16         FDCE                                         r  clockDivider10hz/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.859     1.986    clockDivider10hz/CLK
    SLICE_X64Y16         FDCE                                         r  clockDivider10hz/r_counter_reg[20]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y16         FDCE (Hold_fdce_C_D)         0.120     1.607    clockDivider10hz/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 clockDivider10hz/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider10hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.231ns (41.384%)  route 0.327ns (58.616%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.590     1.473    clockDivider10hz/CLK
    SLICE_X62Y16         FDCE                                         r  clockDivider10hz/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  clockDivider10hz/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.135     1.749    clockDivider10hz/r_counter_reg_n_0_[17]
    SLICE_X62Y16         LUT5 (Prop_lut5_I3_O)        0.045     1.794 r  clockDivider10hz/r_counter[31]_i_5__0/O
                         net (fo=32, routed)          0.192     1.986    clockDivider10hz/r_counter[31]_i_5__0_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I3_O)        0.045     2.031 r  clockDivider10hz/r_counter[19]_i_1__0/O
                         net (fo=1, routed)           0.000     2.031    clockDivider10hz/r_counter[19]
    SLICE_X62Y16         FDCE                                         r  clockDivider10hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.859     1.986    clockDivider10hz/CLK
    SLICE_X62Y16         FDCE                                         r  clockDivider10hz/r_counter_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.092     1.565    clockDivider10hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 clockDivider1k/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider1k/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.231ns (41.188%)  route 0.330ns (58.812%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    clockDivider1k/r_clk_reg_0
    SLICE_X51Y14         FDCE                                         r  clockDivider1k/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clockDivider1k/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.202     1.788    clockDivider1k/r_counter[10]
    SLICE_X51Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.833 r  clockDivider1k/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.128     1.961    clockDivider1k/r_counter[31]_i_2_n_0
    SLICE_X51Y14         LUT5 (Prop_lut5_I0_O)        0.045     2.006 r  clockDivider1k/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.006    clockDivider1k/r_counter_0[12]
    SLICE_X51Y14         FDCE                                         r  clockDivider1k/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    clockDivider1k/r_clk_reg_0
    SLICE_X51Y14         FDCE                                         r  clockDivider1k/r_counter_reg[12]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X51Y14         FDCE (Hold_fdce_C_D)         0.092     1.537    clockDivider1k/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.469    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y14   clockDivider10hz/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y15   clockDivider10hz/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   clockDivider10hz/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   clockDivider10hz/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   clockDivider10hz/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   clockDivider10hz/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   clockDivider10hz/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   clockDivider10hz/r_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y12   clockDivider10hz/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   clockDivider1k/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   clockDivider1k/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   clockDivider1k/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   clockDivider1k/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   clockDivider1k/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   clockDivider1k/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   clockDivider1k/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   clockDivider1k/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   clockDivider1k/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   clockDivider1k/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   clockDivider10hz/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   clockDivider10hz/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   clockDivider10hz/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   clockDivider10hz/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   clockDivider10hz/r_counter_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   clockDivider10hz/r_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   clockDivider10hz/r_counter_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   clockDivider10hz/r_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   clockDivider10hz/r_counter_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   clockDivider10hz/r_counter_reg[19]/C



