
Cable Undefined V3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004030  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000984  08004214  08004214  00005214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b98  08004b98  00006d28  2**0
                  CONTENTS
  4 .ARM          00000008  08004b98  08004b98  00005b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ba0  08004ba0  00006d28  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ba0  08004ba0  00005ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ba4  08004ba4  00005ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000d28  20000000  08004ba8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000478  20000d28  080058d0  00006d28  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200011a0  080058d0  000071a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006d28  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009837  00000000  00000000  00006d51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bb1  00000000  00000000  00010588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000858  00000000  00000000  00012140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000653  00000000  00000000  00012998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002064e  00000000  00000000  00012feb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ae5f  00000000  00000000  00033639  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b9589  00000000  00000000  0003e498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f7a21  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a68  00000000  00000000  000f7a64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000fa4cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000d28 	.word	0x20000d28
 8000200:	00000000 	.word	0x00000000
 8000204:	080041fc 	.word	0x080041fc

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000d2c 	.word	0x20000d2c
 8000220:	080041fc 	.word	0x080041fc

08000224 <strcmp>:
 8000224:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000228:	f811 3b01 	ldrb.w	r3, [r1], #1
 800022c:	2a01      	cmp	r2, #1
 800022e:	bf28      	it	cs
 8000230:	429a      	cmpcs	r2, r3
 8000232:	d0f7      	beq.n	8000224 <strcmp>
 8000234:	1ad0      	subs	r0, r2, r3
 8000236:	4770      	bx	lr

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295
 8000248:	f04f 30ff 	movne.w	r0, #4294967295
 800024c:	f000 b968 	b.w	8000520 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9d08      	ldr	r5, [sp, #32]
 800026e:	460c      	mov	r4, r1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d14e      	bne.n	8000312 <__udivmoddi4+0xaa>
 8000274:	4694      	mov	ip, r2
 8000276:	458c      	cmp	ip, r1
 8000278:	4686      	mov	lr, r0
 800027a:	fab2 f282 	clz	r2, r2
 800027e:	d962      	bls.n	8000346 <__udivmoddi4+0xde>
 8000280:	b14a      	cbz	r2, 8000296 <__udivmoddi4+0x2e>
 8000282:	f1c2 0320 	rsb	r3, r2, #32
 8000286:	4091      	lsls	r1, r2
 8000288:	fa20 f303 	lsr.w	r3, r0, r3
 800028c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000290:	4319      	orrs	r1, r3
 8000292:	fa00 fe02 	lsl.w	lr, r0, r2
 8000296:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800029a:	fbb1 f4f7 	udiv	r4, r1, r7
 800029e:	fb07 1114 	mls	r1, r7, r4, r1
 80002a2:	fa1f f68c 	uxth.w	r6, ip
 80002a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ae:	fb04 f106 	mul.w	r1, r4, r6
 80002b2:	4299      	cmp	r1, r3
 80002b4:	d90a      	bls.n	80002cc <__udivmoddi4+0x64>
 80002b6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ba:	f104 30ff 	add.w	r0, r4, #4294967295
 80002be:	f080 8110 	bcs.w	80004e2 <__udivmoddi4+0x27a>
 80002c2:	4299      	cmp	r1, r3
 80002c4:	f240 810d 	bls.w	80004e2 <__udivmoddi4+0x27a>
 80002c8:	3c02      	subs	r4, #2
 80002ca:	4463      	add	r3, ip
 80002cc:	1a59      	subs	r1, r3, r1
 80002ce:	fbb1 f0f7 	udiv	r0, r1, r7
 80002d2:	fb07 1110 	mls	r1, r7, r0, r1
 80002d6:	fb00 f606 	mul.w	r6, r0, r6
 80002da:	fa1f f38e 	uxth.w	r3, lr
 80002de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e2:	429e      	cmp	r6, r3
 80002e4:	d90a      	bls.n	80002fc <__udivmoddi4+0x94>
 80002e6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ea:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ee:	f080 80fa 	bcs.w	80004e6 <__udivmoddi4+0x27e>
 80002f2:	429e      	cmp	r6, r3
 80002f4:	f240 80f7 	bls.w	80004e6 <__udivmoddi4+0x27e>
 80002f8:	4463      	add	r3, ip
 80002fa:	3802      	subs	r0, #2
 80002fc:	2100      	movs	r1, #0
 80002fe:	1b9b      	subs	r3, r3, r6
 8000300:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000304:	b11d      	cbz	r5, 800030e <__udivmoddi4+0xa6>
 8000306:	40d3      	lsrs	r3, r2
 8000308:	2200      	movs	r2, #0
 800030a:	e9c5 3200 	strd	r3, r2, [r5]
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	428b      	cmp	r3, r1
 8000314:	d905      	bls.n	8000322 <__udivmoddi4+0xba>
 8000316:	b10d      	cbz	r5, 800031c <__udivmoddi4+0xb4>
 8000318:	e9c5 0100 	strd	r0, r1, [r5]
 800031c:	2100      	movs	r1, #0
 800031e:	4608      	mov	r0, r1
 8000320:	e7f5      	b.n	800030e <__udivmoddi4+0xa6>
 8000322:	fab3 f183 	clz	r1, r3
 8000326:	2900      	cmp	r1, #0
 8000328:	d146      	bne.n	80003b8 <__udivmoddi4+0x150>
 800032a:	42a3      	cmp	r3, r4
 800032c:	d302      	bcc.n	8000334 <__udivmoddi4+0xcc>
 800032e:	4290      	cmp	r0, r2
 8000330:	f0c0 80ee 	bcc.w	8000510 <__udivmoddi4+0x2a8>
 8000334:	1a86      	subs	r6, r0, r2
 8000336:	eb64 0303 	sbc.w	r3, r4, r3
 800033a:	2001      	movs	r0, #1
 800033c:	2d00      	cmp	r5, #0
 800033e:	d0e6      	beq.n	800030e <__udivmoddi4+0xa6>
 8000340:	e9c5 6300 	strd	r6, r3, [r5]
 8000344:	e7e3      	b.n	800030e <__udivmoddi4+0xa6>
 8000346:	2a00      	cmp	r2, #0
 8000348:	f040 808f 	bne.w	800046a <__udivmoddi4+0x202>
 800034c:	eba1 040c 	sub.w	r4, r1, ip
 8000350:	2101      	movs	r1, #1
 8000352:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000356:	fa1f f78c 	uxth.w	r7, ip
 800035a:	fbb4 f6f8 	udiv	r6, r4, r8
 800035e:	fb08 4416 	mls	r4, r8, r6, r4
 8000362:	fb07 f006 	mul.w	r0, r7, r6
 8000366:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800036a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800036e:	4298      	cmp	r0, r3
 8000370:	d908      	bls.n	8000384 <__udivmoddi4+0x11c>
 8000372:	eb1c 0303 	adds.w	r3, ip, r3
 8000376:	f106 34ff 	add.w	r4, r6, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x11a>
 800037c:	4298      	cmp	r0, r3
 800037e:	f200 80cb 	bhi.w	8000518 <__udivmoddi4+0x2b0>
 8000382:	4626      	mov	r6, r4
 8000384:	1a1c      	subs	r4, r3, r0
 8000386:	fbb4 f0f8 	udiv	r0, r4, r8
 800038a:	fb08 4410 	mls	r4, r8, r0, r4
 800038e:	fb00 f707 	mul.w	r7, r0, r7
 8000392:	fa1f f38e 	uxth.w	r3, lr
 8000396:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800039a:	429f      	cmp	r7, r3
 800039c:	d908      	bls.n	80003b0 <__udivmoddi4+0x148>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 34ff 	add.w	r4, r0, #4294967295
 80003a6:	d202      	bcs.n	80003ae <__udivmoddi4+0x146>
 80003a8:	429f      	cmp	r7, r3
 80003aa:	f200 80ae 	bhi.w	800050a <__udivmoddi4+0x2a2>
 80003ae:	4620      	mov	r0, r4
 80003b0:	1bdb      	subs	r3, r3, r7
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	e7a5      	b.n	8000304 <__udivmoddi4+0x9c>
 80003b8:	f1c1 0720 	rsb	r7, r1, #32
 80003bc:	408b      	lsls	r3, r1
 80003be:	fa22 fc07 	lsr.w	ip, r2, r7
 80003c2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003c6:	fa24 f607 	lsr.w	r6, r4, r7
 80003ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003ce:	fbb6 f8f9 	udiv	r8, r6, r9
 80003d2:	fa1f fe8c 	uxth.w	lr, ip
 80003d6:	fb09 6618 	mls	r6, r9, r8, r6
 80003da:	fa20 f307 	lsr.w	r3, r0, r7
 80003de:	408c      	lsls	r4, r1
 80003e0:	fa00 fa01 	lsl.w	sl, r0, r1
 80003e4:	fb08 f00e 	mul.w	r0, r8, lr
 80003e8:	431c      	orrs	r4, r3
 80003ea:	0c23      	lsrs	r3, r4, #16
 80003ec:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80003f0:	4298      	cmp	r0, r3
 80003f2:	fa02 f201 	lsl.w	r2, r2, r1
 80003f6:	d90a      	bls.n	800040e <__udivmoddi4+0x1a6>
 80003f8:	eb1c 0303 	adds.w	r3, ip, r3
 80003fc:	f108 36ff 	add.w	r6, r8, #4294967295
 8000400:	f080 8081 	bcs.w	8000506 <__udivmoddi4+0x29e>
 8000404:	4298      	cmp	r0, r3
 8000406:	d97e      	bls.n	8000506 <__udivmoddi4+0x29e>
 8000408:	f1a8 0802 	sub.w	r8, r8, #2
 800040c:	4463      	add	r3, ip
 800040e:	1a1e      	subs	r6, r3, r0
 8000410:	fbb6 f3f9 	udiv	r3, r6, r9
 8000414:	fb09 6613 	mls	r6, r9, r3, r6
 8000418:	fb03 fe0e 	mul.w	lr, r3, lr
 800041c:	b2a4      	uxth	r4, r4
 800041e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000422:	45a6      	cmp	lr, r4
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x1d0>
 8000426:	eb1c 0404 	adds.w	r4, ip, r4
 800042a:	f103 30ff 	add.w	r0, r3, #4294967295
 800042e:	d266      	bcs.n	80004fe <__udivmoddi4+0x296>
 8000430:	45a6      	cmp	lr, r4
 8000432:	d964      	bls.n	80004fe <__udivmoddi4+0x296>
 8000434:	3b02      	subs	r3, #2
 8000436:	4464      	add	r4, ip
 8000438:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800043c:	fba0 8302 	umull	r8, r3, r0, r2
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	429c      	cmp	r4, r3
 8000446:	46c6      	mov	lr, r8
 8000448:	461e      	mov	r6, r3
 800044a:	d350      	bcc.n	80004ee <__udivmoddi4+0x286>
 800044c:	d04d      	beq.n	80004ea <__udivmoddi4+0x282>
 800044e:	b155      	cbz	r5, 8000466 <__udivmoddi4+0x1fe>
 8000450:	ebba 030e 	subs.w	r3, sl, lr
 8000454:	eb64 0406 	sbc.w	r4, r4, r6
 8000458:	fa04 f707 	lsl.w	r7, r4, r7
 800045c:	40cb      	lsrs	r3, r1
 800045e:	431f      	orrs	r7, r3
 8000460:	40cc      	lsrs	r4, r1
 8000462:	e9c5 7400 	strd	r7, r4, [r5]
 8000466:	2100      	movs	r1, #0
 8000468:	e751      	b.n	800030e <__udivmoddi4+0xa6>
 800046a:	fa0c fc02 	lsl.w	ip, ip, r2
 800046e:	f1c2 0320 	rsb	r3, r2, #32
 8000472:	40d9      	lsrs	r1, r3
 8000474:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000478:	fa20 f303 	lsr.w	r3, r0, r3
 800047c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000480:	fbb1 f0f8 	udiv	r0, r1, r8
 8000484:	fb08 1110 	mls	r1, r8, r0, r1
 8000488:	4094      	lsls	r4, r2
 800048a:	431c      	orrs	r4, r3
 800048c:	fa1f f78c 	uxth.w	r7, ip
 8000490:	0c23      	lsrs	r3, r4, #16
 8000492:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000496:	fb00 f107 	mul.w	r1, r0, r7
 800049a:	4299      	cmp	r1, r3
 800049c:	d908      	bls.n	80004b0 <__udivmoddi4+0x248>
 800049e:	eb1c 0303 	adds.w	r3, ip, r3
 80004a2:	f100 36ff 	add.w	r6, r0, #4294967295
 80004a6:	d22c      	bcs.n	8000502 <__udivmoddi4+0x29a>
 80004a8:	4299      	cmp	r1, r3
 80004aa:	d92a      	bls.n	8000502 <__udivmoddi4+0x29a>
 80004ac:	3802      	subs	r0, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	1a5b      	subs	r3, r3, r1
 80004b2:	fbb3 f1f8 	udiv	r1, r3, r8
 80004b6:	fb08 3311 	mls	r3, r8, r1, r3
 80004ba:	b2a4      	uxth	r4, r4
 80004bc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004c0:	fb01 f307 	mul.w	r3, r1, r7
 80004c4:	42a3      	cmp	r3, r4
 80004c6:	d908      	bls.n	80004da <__udivmoddi4+0x272>
 80004c8:	eb1c 0404 	adds.w	r4, ip, r4
 80004cc:	f101 36ff 	add.w	r6, r1, #4294967295
 80004d0:	d213      	bcs.n	80004fa <__udivmoddi4+0x292>
 80004d2:	42a3      	cmp	r3, r4
 80004d4:	d911      	bls.n	80004fa <__udivmoddi4+0x292>
 80004d6:	3902      	subs	r1, #2
 80004d8:	4464      	add	r4, ip
 80004da:	1ae4      	subs	r4, r4, r3
 80004dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004e0:	e73b      	b.n	800035a <__udivmoddi4+0xf2>
 80004e2:	4604      	mov	r4, r0
 80004e4:	e6f2      	b.n	80002cc <__udivmoddi4+0x64>
 80004e6:	4608      	mov	r0, r1
 80004e8:	e708      	b.n	80002fc <__udivmoddi4+0x94>
 80004ea:	45c2      	cmp	sl, r8
 80004ec:	d2af      	bcs.n	800044e <__udivmoddi4+0x1e6>
 80004ee:	ebb8 0e02 	subs.w	lr, r8, r2
 80004f2:	eb63 060c 	sbc.w	r6, r3, ip
 80004f6:	3801      	subs	r0, #1
 80004f8:	e7a9      	b.n	800044e <__udivmoddi4+0x1e6>
 80004fa:	4631      	mov	r1, r6
 80004fc:	e7ed      	b.n	80004da <__udivmoddi4+0x272>
 80004fe:	4603      	mov	r3, r0
 8000500:	e79a      	b.n	8000438 <__udivmoddi4+0x1d0>
 8000502:	4630      	mov	r0, r6
 8000504:	e7d4      	b.n	80004b0 <__udivmoddi4+0x248>
 8000506:	46b0      	mov	r8, r6
 8000508:	e781      	b.n	800040e <__udivmoddi4+0x1a6>
 800050a:	4463      	add	r3, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e74f      	b.n	80003b0 <__udivmoddi4+0x148>
 8000510:	4606      	mov	r6, r0
 8000512:	4623      	mov	r3, r4
 8000514:	4608      	mov	r0, r1
 8000516:	e711      	b.n	800033c <__udivmoddi4+0xd4>
 8000518:	3e02      	subs	r6, #2
 800051a:	4463      	add	r3, ip
 800051c:	e732      	b.n	8000384 <__udivmoddi4+0x11c>
 800051e:	bf00      	nop

08000520 <__aeabi_idiv0>:
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop

08000524 <_write>:
static void MX_ADC1_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_USART3_UART_Init(void);

int _write(int file, char *ptr, int len) {
 8000524:	b580      	push	{r7, lr}
 8000526:	b084      	sub	sp, #16
 8000528:	af00      	add	r7, sp, #0
 800052a:	60f8      	str	r0, [r7, #12]
 800052c:	60b9      	str	r1, [r7, #8]
 800052e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	b29a      	uxth	r2, r3
 8000534:	f04f 33ff 	mov.w	r3, #4294967295
 8000538:	68b9      	ldr	r1, [r7, #8]
 800053a:	4804      	ldr	r0, [pc, #16]	@ (800054c <_write+0x28>)
 800053c:	f002 faf4 	bl	8002b28 <HAL_UART_Transmit>
    return len;
 8000540:	687b      	ldr	r3, [r7, #4]
}
 8000542:	4618      	mov	r0, r3
 8000544:	3710      	adds	r7, #16
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop
 800054c:	20000dbc 	.word	0x20000dbc

08000550 <main>:

int main(void)
{
 8000550:	b590      	push	{r4, r7, lr}
 8000552:	b085      	sub	sp, #20
 8000554:	af04      	add	r7, sp, #16


  HAL_Init();
 8000556:	f000 ff09 	bl	800136c <HAL_Init>

  SystemClock_Config();
 800055a:	f000 f87d 	bl	8000658 <SystemClock_Config>

  MX_GPIO_Init();
 800055e:	f000 f99b 	bl	8000898 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000562:	f000 f8dd 	bl	8000720 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000566:	f000 f919 	bl	800079c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800056a:	f000 f941 	bl	80007f0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800056e:	f000 f969 	bl	8000844 <MX_USART3_UART_Init>

  // Reset all MUXES (clear all latches to 0)
  HAL_GPIO_WritePin(RST_GPIO, RST_PIN, GPIO_PIN_SET);
 8000572:	2201      	movs	r2, #1
 8000574:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000578:	4835      	ldr	r0, [pc, #212]	@ (8000650 <main+0x100>)
 800057a:	f001 fbf7 	bl	8001d6c <HAL_GPIO_WritePin>
  HAL_Delay(20);
 800057e:	2014      	movs	r0, #20
 8000580:	f000 ff56 	bl	8001430 <HAL_Delay>
  HAL_GPIO_WritePin(RST_GPIO, RST_PIN, GPIO_PIN_RESET);
 8000584:	2200      	movs	r2, #0
 8000586:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800058a:	4831      	ldr	r0, [pc, #196]	@ (8000650 <main+0x100>)
 800058c:	f001 fbee 	bl	8001d6c <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8000590:	2014      	movs	r0, #20
 8000592:	f000 ff4d 	bl	8001430 <HAL_Delay>


  setConnection(0, 0, muxes[0], 1);  // CS_1 (PC0)
 8000596:	4b2f      	ldr	r3, [pc, #188]	@ (8000654 <main+0x104>)
 8000598:	2201      	movs	r2, #1
 800059a:	9202      	str	r2, [sp, #8]
 800059c:	466c      	mov	r4, sp
 800059e:	f103 0208 	add.w	r2, r3, #8
 80005a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005a6:	e884 0003 	stmia.w	r4, {r0, r1}
 80005aa:	cb0c      	ldmia	r3, {r2, r3}
 80005ac:	2100      	movs	r1, #0
 80005ae:	2000      	movs	r0, #0
 80005b0:	f000 fa76 	bl	8000aa0 <setConnection>
  setConnection(0, 1, muxes[2], 1);  // CS_3 (PC2)
 80005b4:	4b27      	ldr	r3, [pc, #156]	@ (8000654 <main+0x104>)
 80005b6:	2201      	movs	r2, #1
 80005b8:	9202      	str	r2, [sp, #8]
 80005ba:	466c      	mov	r4, sp
 80005bc:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 80005c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005c4:	e884 0003 	stmia.w	r4, {r0, r1}
 80005c8:	3320      	adds	r3, #32
 80005ca:	cb0c      	ldmia	r3, {r2, r3}
 80005cc:	2101      	movs	r1, #1
 80005ce:	2000      	movs	r0, #0
 80005d0:	f000 fa66 	bl	8000aa0 <setConnection>

  route(1, 2, 1, muxes, sizeof(muxes) / sizeof(muxes[0]), 1);   // Ex GND
 80005d4:	2301      	movs	r3, #1
 80005d6:	9301      	str	r3, [sp, #4]
 80005d8:	2322      	movs	r3, #34	@ 0x22
 80005da:	9300      	str	r3, [sp, #0]
 80005dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000654 <main+0x104>)
 80005de:	2201      	movs	r2, #1
 80005e0:	2102      	movs	r1, #2
 80005e2:	2001      	movs	r0, #1
 80005e4:	f000 fb00 	bl	8000be8 <route>
  route(10, 17, 2, muxes, sizeof(muxes) / sizeof(muxes[0]), 1); // Ex 5V
 80005e8:	2301      	movs	r3, #1
 80005ea:	9301      	str	r3, [sp, #4]
 80005ec:	2322      	movs	r3, #34	@ 0x22
 80005ee:	9300      	str	r3, [sp, #0]
 80005f0:	4b18      	ldr	r3, [pc, #96]	@ (8000654 <main+0x104>)
 80005f2:	2202      	movs	r2, #2
 80005f4:	2111      	movs	r1, #17
 80005f6:	200a      	movs	r0, #10
 80005f8:	f000 faf6 	bl	8000be8 <route>
  route(2, 120, 1, muxes, sizeof(muxes) / sizeof(muxes[0]), 1); // Ex GND
 80005fc:	2301      	movs	r3, #1
 80005fe:	9301      	str	r3, [sp, #4]
 8000600:	2322      	movs	r3, #34	@ 0x22
 8000602:	9300      	str	r3, [sp, #0]
 8000604:	4b13      	ldr	r3, [pc, #76]	@ (8000654 <main+0x104>)
 8000606:	2201      	movs	r2, #1
 8000608:	2178      	movs	r1, #120	@ 0x78
 800060a:	2002      	movs	r0, #2
 800060c:	f000 faec 	bl	8000be8 <route>

  route(1, 2, 1, muxes, sizeof(muxes) / sizeof(muxes[0]), 0);   // Ex GND
 8000610:	2300      	movs	r3, #0
 8000612:	9301      	str	r3, [sp, #4]
 8000614:	2322      	movs	r3, #34	@ 0x22
 8000616:	9300      	str	r3, [sp, #0]
 8000618:	4b0e      	ldr	r3, [pc, #56]	@ (8000654 <main+0x104>)
 800061a:	2201      	movs	r2, #1
 800061c:	2102      	movs	r1, #2
 800061e:	2001      	movs	r0, #1
 8000620:	f000 fae2 	bl	8000be8 <route>
  route(2, 120, 1, muxes, sizeof(muxes) / sizeof(muxes[0]), 0); // Ex GND
 8000624:	2300      	movs	r3, #0
 8000626:	9301      	str	r3, [sp, #4]
 8000628:	2322      	movs	r3, #34	@ 0x22
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <main+0x104>)
 800062e:	2201      	movs	r2, #1
 8000630:	2178      	movs	r1, #120	@ 0x78
 8000632:	2002      	movs	r0, #2
 8000634:	f000 fad8 	bl	8000be8 <route>
  route(11, 18, 3, muxes, sizeof(muxes) / sizeof(muxes[0]), 1); // Ex SDA
 8000638:	2301      	movs	r3, #1
 800063a:	9301      	str	r3, [sp, #4]
 800063c:	2322      	movs	r3, #34	@ 0x22
 800063e:	9300      	str	r3, [sp, #0]
 8000640:	4b04      	ldr	r3, [pc, #16]	@ (8000654 <main+0x104>)
 8000642:	2203      	movs	r2, #3
 8000644:	2112      	movs	r1, #18
 8000646:	200b      	movs	r0, #11
 8000648:	f000 face 	bl	8000be8 <route>




  while (1)
 800064c:	bf00      	nop
 800064e:	e7fd      	b.n	800064c <main+0xfc>
 8000650:	40010c00 	.word	0x40010c00
 8000654:	0800490c 	.word	0x0800490c

08000658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b09c      	sub	sp, #112	@ 0x70
 800065c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000662:	2238      	movs	r2, #56	@ 0x38
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f002 ff2c 	bl	80034c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800066c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]
 800067a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800067c:	1d3b      	adds	r3, r7, #4
 800067e:	2220      	movs	r2, #32
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f002 ff1e 	bl	80034c4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000688:	2301      	movs	r3, #1
 800068a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800068c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000690:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000692:	2300      	movs	r3, #0
 8000694:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000696:	2301      	movs	r3, #1
 8000698:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 800069a:	2300      	movs	r3, #0
 800069c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800069e:	2302      	movs	r3, #2
 80006a0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80006a8:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80006ac:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 80006ae:	2300      	movs	r3, #0
 80006b0:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80006b6:	4618      	mov	r0, r3
 80006b8:	f001 fb70 	bl	8001d9c <HAL_RCC_OscConfig>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80006c2:	f000 f9a9 	bl	8000a18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c6:	230f      	movs	r3, #15
 80006c8:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ca:	2302      	movs	r3, #2
 80006cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ce:	2300      	movs	r3, #0
 80006d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006d6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d8:	2300      	movs	r3, #0
 80006da:	637b      	str	r3, [r7, #52]	@ 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006e0:	2102      	movs	r1, #2
 80006e2:	4618      	mov	r0, r3
 80006e4:	f001 fe70 	bl	80023c8 <HAL_RCC_ClockConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006ee:	f000 f993 	bl	8000a18 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80006f2:	2302      	movs	r3, #2
 80006f4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80006f6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80006fa:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006fc:	1d3b      	adds	r3, r7, #4
 80006fe:	4618      	mov	r0, r3
 8000700:	f002 f890 	bl	8002824 <HAL_RCCEx_PeriphCLKConfig>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800070a:	f000 f985 	bl	8000a18 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 800070e:	4b03      	ldr	r3, [pc, #12]	@ (800071c <SystemClock_Config+0xc4>)
 8000710:	2201      	movs	r2, #1
 8000712:	601a      	str	r2, [r3, #0]
}
 8000714:	bf00      	nop
 8000716:	3770      	adds	r7, #112	@ 0x70
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	42420070 	.word	0x42420070

08000720 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000730:	4b18      	ldr	r3, [pc, #96]	@ (8000794 <MX_ADC1_Init+0x74>)
 8000732:	4a19      	ldr	r2, [pc, #100]	@ (8000798 <MX_ADC1_Init+0x78>)
 8000734:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000736:	4b17      	ldr	r3, [pc, #92]	@ (8000794 <MX_ADC1_Init+0x74>)
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <MX_ADC1_Init+0x74>)
 800073e:	2201      	movs	r2, #1
 8000740:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000742:	4b14      	ldr	r3, [pc, #80]	@ (8000794 <MX_ADC1_Init+0x74>)
 8000744:	2200      	movs	r2, #0
 8000746:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000748:	4b12      	ldr	r3, [pc, #72]	@ (8000794 <MX_ADC1_Init+0x74>)
 800074a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800074e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000750:	4b10      	ldr	r3, [pc, #64]	@ (8000794 <MX_ADC1_Init+0x74>)
 8000752:	2200      	movs	r2, #0
 8000754:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000756:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <MX_ADC1_Init+0x74>)
 8000758:	2201      	movs	r2, #1
 800075a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800075c:	480d      	ldr	r0, [pc, #52]	@ (8000794 <MX_ADC1_Init+0x74>)
 800075e:	f000 fe8b 	bl	8001478 <HAL_ADC_Init>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000768:	f000 f956 	bl	8000a18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800076c:	2301      	movs	r3, #1
 800076e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000770:	2301      	movs	r3, #1
 8000772:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000774:	2300      	movs	r3, #0
 8000776:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000778:	1d3b      	adds	r3, r7, #4
 800077a:	4619      	mov	r1, r3
 800077c:	4805      	ldr	r0, [pc, #20]	@ (8000794 <MX_ADC1_Init+0x74>)
 800077e:	f000 ff53 	bl	8001628 <HAL_ADC_ConfigChannel>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000788:	f000 f946 	bl	8000a18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800078c:	bf00      	nop
 800078e:	3710      	adds	r7, #16
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000d44 	.word	0x20000d44
 8000798:	40012400 	.word	0x40012400

0800079c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007a0:	4b11      	ldr	r3, [pc, #68]	@ (80007e8 <MX_USART1_UART_Init+0x4c>)
 80007a2:	4a12      	ldr	r2, [pc, #72]	@ (80007ec <MX_USART1_UART_Init+0x50>)
 80007a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007a6:	4b10      	ldr	r3, [pc, #64]	@ (80007e8 <MX_USART1_UART_Init+0x4c>)
 80007a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007ae:	4b0e      	ldr	r3, [pc, #56]	@ (80007e8 <MX_USART1_UART_Init+0x4c>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007b4:	4b0c      	ldr	r3, [pc, #48]	@ (80007e8 <MX_USART1_UART_Init+0x4c>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007ba:	4b0b      	ldr	r3, [pc, #44]	@ (80007e8 <MX_USART1_UART_Init+0x4c>)
 80007bc:	2200      	movs	r2, #0
 80007be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007c0:	4b09      	ldr	r3, [pc, #36]	@ (80007e8 <MX_USART1_UART_Init+0x4c>)
 80007c2:	220c      	movs	r2, #12
 80007c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007c6:	4b08      	ldr	r3, [pc, #32]	@ (80007e8 <MX_USART1_UART_Init+0x4c>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007cc:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <MX_USART1_UART_Init+0x4c>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007d2:	4805      	ldr	r0, [pc, #20]	@ (80007e8 <MX_USART1_UART_Init+0x4c>)
 80007d4:	f002 f958 	bl	8002a88 <HAL_UART_Init>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80007de:	f000 f91b 	bl	8000a18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007e2:	bf00      	nop
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	20000d74 	.word	0x20000d74
 80007ec:	40013800 	.word	0x40013800

080007f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007f4:	4b11      	ldr	r3, [pc, #68]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 80007f6:	4a12      	ldr	r2, [pc, #72]	@ (8000840 <MX_USART2_UART_Init+0x50>)
 80007f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007fa:	4b10      	ldr	r3, [pc, #64]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 80007fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000800:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000802:	4b0e      	ldr	r3, [pc, #56]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 8000804:	2200      	movs	r2, #0
 8000806:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000808:	4b0c      	ldr	r3, [pc, #48]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 800080a:	2200      	movs	r2, #0
 800080c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800080e:	4b0b      	ldr	r3, [pc, #44]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 8000810:	2200      	movs	r2, #0
 8000812:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000814:	4b09      	ldr	r3, [pc, #36]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 8000816:	220c      	movs	r2, #12
 8000818:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800081a:	4b08      	ldr	r3, [pc, #32]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 800081c:	2200      	movs	r2, #0
 800081e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000820:	4b06      	ldr	r3, [pc, #24]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 8000822:	2200      	movs	r2, #0
 8000824:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000826:	4805      	ldr	r0, [pc, #20]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 8000828:	f002 f92e 	bl	8002a88 <HAL_UART_Init>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000832:	f000 f8f1 	bl	8000a18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	20000dbc 	.word	0x20000dbc
 8000840:	40004400 	.word	0x40004400

08000844 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000848:	4b11      	ldr	r3, [pc, #68]	@ (8000890 <MX_USART3_UART_Init+0x4c>)
 800084a:	4a12      	ldr	r2, [pc, #72]	@ (8000894 <MX_USART3_UART_Init+0x50>)
 800084c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800084e:	4b10      	ldr	r3, [pc, #64]	@ (8000890 <MX_USART3_UART_Init+0x4c>)
 8000850:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000854:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000856:	4b0e      	ldr	r3, [pc, #56]	@ (8000890 <MX_USART3_UART_Init+0x4c>)
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800085c:	4b0c      	ldr	r3, [pc, #48]	@ (8000890 <MX_USART3_UART_Init+0x4c>)
 800085e:	2200      	movs	r2, #0
 8000860:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000862:	4b0b      	ldr	r3, [pc, #44]	@ (8000890 <MX_USART3_UART_Init+0x4c>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000868:	4b09      	ldr	r3, [pc, #36]	@ (8000890 <MX_USART3_UART_Init+0x4c>)
 800086a:	220c      	movs	r2, #12
 800086c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086e:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <MX_USART3_UART_Init+0x4c>)
 8000870:	2200      	movs	r2, #0
 8000872:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000874:	4b06      	ldr	r3, [pc, #24]	@ (8000890 <MX_USART3_UART_Init+0x4c>)
 8000876:	2200      	movs	r2, #0
 8000878:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800087a:	4805      	ldr	r0, [pc, #20]	@ (8000890 <MX_USART3_UART_Init+0x4c>)
 800087c:	f002 f904 	bl	8002a88 <HAL_UART_Init>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000886:	f000 f8c7 	bl	8000a18 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800088a:	bf00      	nop
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	20000e04 	.word	0x20000e04
 8000894:	40004800 	.word	0x40004800

08000898 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b08a      	sub	sp, #40	@ 0x28
 800089c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089e:	f107 0318 	add.w	r3, r7, #24
 80008a2:	2200      	movs	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]
 80008a6:	605a      	str	r2, [r3, #4]
 80008a8:	609a      	str	r2, [r3, #8]
 80008aa:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008ac:	4b55      	ldr	r3, [pc, #340]	@ (8000a04 <MX_GPIO_Init+0x16c>)
 80008ae:	699b      	ldr	r3, [r3, #24]
 80008b0:	4a54      	ldr	r2, [pc, #336]	@ (8000a04 <MX_GPIO_Init+0x16c>)
 80008b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008b6:	6193      	str	r3, [r2, #24]
 80008b8:	4b52      	ldr	r3, [pc, #328]	@ (8000a04 <MX_GPIO_Init+0x16c>)
 80008ba:	699b      	ldr	r3, [r3, #24]
 80008bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008c0:	617b      	str	r3, [r7, #20]
 80008c2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c4:	4b4f      	ldr	r3, [pc, #316]	@ (8000a04 <MX_GPIO_Init+0x16c>)
 80008c6:	699b      	ldr	r3, [r3, #24]
 80008c8:	4a4e      	ldr	r2, [pc, #312]	@ (8000a04 <MX_GPIO_Init+0x16c>)
 80008ca:	f043 0310 	orr.w	r3, r3, #16
 80008ce:	6193      	str	r3, [r2, #24]
 80008d0:	4b4c      	ldr	r3, [pc, #304]	@ (8000a04 <MX_GPIO_Init+0x16c>)
 80008d2:	699b      	ldr	r3, [r3, #24]
 80008d4:	f003 0310 	and.w	r3, r3, #16
 80008d8:	613b      	str	r3, [r7, #16]
 80008da:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008dc:	4b49      	ldr	r3, [pc, #292]	@ (8000a04 <MX_GPIO_Init+0x16c>)
 80008de:	699b      	ldr	r3, [r3, #24]
 80008e0:	4a48      	ldr	r2, [pc, #288]	@ (8000a04 <MX_GPIO_Init+0x16c>)
 80008e2:	f043 0304 	orr.w	r3, r3, #4
 80008e6:	6193      	str	r3, [r2, #24]
 80008e8:	4b46      	ldr	r3, [pc, #280]	@ (8000a04 <MX_GPIO_Init+0x16c>)
 80008ea:	699b      	ldr	r3, [r3, #24]
 80008ec:	f003 0304 	and.w	r3, r3, #4
 80008f0:	60fb      	str	r3, [r7, #12]
 80008f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008f4:	4b43      	ldr	r3, [pc, #268]	@ (8000a04 <MX_GPIO_Init+0x16c>)
 80008f6:	699b      	ldr	r3, [r3, #24]
 80008f8:	4a42      	ldr	r2, [pc, #264]	@ (8000a04 <MX_GPIO_Init+0x16c>)
 80008fa:	f043 0308 	orr.w	r3, r3, #8
 80008fe:	6193      	str	r3, [r2, #24]
 8000900:	4b40      	ldr	r3, [pc, #256]	@ (8000a04 <MX_GPIO_Init+0x16c>)
 8000902:	699b      	ldr	r3, [r3, #24]
 8000904:	f003 0308 	and.w	r3, r3, #8
 8000908:	60bb      	str	r3, [r7, #8]
 800090a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800090c:	4b3d      	ldr	r3, [pc, #244]	@ (8000a04 <MX_GPIO_Init+0x16c>)
 800090e:	699b      	ldr	r3, [r3, #24]
 8000910:	4a3c      	ldr	r2, [pc, #240]	@ (8000a04 <MX_GPIO_Init+0x16c>)
 8000912:	f043 0320 	orr.w	r3, r3, #32
 8000916:	6193      	str	r3, [r2, #24]
 8000918:	4b3a      	ldr	r3, [pc, #232]	@ (8000a04 <MX_GPIO_Init+0x16c>)
 800091a:	699b      	ldr	r3, [r3, #24]
 800091c:	f003 0320 	and.w	r3, r3, #32
 8000920:	607b      	str	r3, [r7, #4]
 8000922:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000924:	2200      	movs	r2, #0
 8000926:	f240 31fd 	movw	r1, #1021	@ 0x3fd
 800092a:	4837      	ldr	r0, [pc, #220]	@ (8000a08 <MX_GPIO_Init+0x170>)
 800092c:	f001 fa1e 	bl	8001d6c <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_0, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8000930:	2200      	movs	r2, #0
 8000932:	f242 31ff 	movw	r1, #9215	@ 0x23ff
 8000936:	4835      	ldr	r0, [pc, #212]	@ (8000a0c <MX_GPIO_Init+0x174>)
 8000938:	f001 fa18 	bl	8001d6c <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 800093c:	2200      	movs	r2, #0
 800093e:	f24f 31ff 	movw	r1, #62463	@ 0xf3ff
 8000942:	4833      	ldr	r0, [pc, #204]	@ (8000a10 <MX_GPIO_Init+0x178>)
 8000944:	f001 fa12 	bl	8001d6c <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000948:	2200      	movs	r2, #0
 800094a:	f64f 719b 	movw	r1, #65435	@ 0xff9b
 800094e:	4831      	ldr	r0, [pc, #196]	@ (8000a14 <MX_GPIO_Init+0x17c>)
 8000950:	f001 fa0c 	bl	8001d6c <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000954:	f240 33fd 	movw	r3, #1021	@ 0x3fd
 8000958:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095a:	2301      	movs	r3, #1
 800095c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000962:	2302      	movs	r3, #2
 8000964:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000966:	f107 0318 	add.w	r3, r7, #24
 800096a:	4619      	mov	r1, r3
 800096c:	4826      	ldr	r0, [pc, #152]	@ (8000a08 <MX_GPIO_Init+0x170>)
 800096e:	f001 f879 	bl	8001a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8000972:	f242 33ff 	movw	r3, #9215	@ 0x23ff
 8000976:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000978:	2301      	movs	r3, #1
 800097a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000980:	2302      	movs	r3, #2
 8000982:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000984:	f107 0318 	add.w	r3, r7, #24
 8000988:	4619      	mov	r1, r3
 800098a:	4820      	ldr	r0, [pc, #128]	@ (8000a0c <MX_GPIO_Init+0x174>)
 800098c:	f001 f86a 	bl	8001a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           PB13 PB14 PB15 PB3
                           PB4 PB5 PB6 PB7
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8000990:	f24f 33ff 	movw	r3, #62463	@ 0xf3ff
 8000994:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000996:	2301      	movs	r3, #1
 8000998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	2300      	movs	r3, #0
 800099c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099e:	2302      	movs	r3, #2
 80009a0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a2:	f107 0318 	add.w	r3, r7, #24
 80009a6:	4619      	mov	r1, r3
 80009a8:	4819      	ldr	r0, [pc, #100]	@ (8000a10 <MX_GPIO_Init+0x178>)
 80009aa:	f001 f85b 	bl	8001a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE11 PE12 PE13 PE14
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 80009ae:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80009b2:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009b4:	2300      	movs	r3, #0
 80009b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b8:	2300      	movs	r3, #0
 80009ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009bc:	f107 0318 	add.w	r3, r7, #24
 80009c0:	4619      	mov	r1, r3
 80009c2:	4811      	ldr	r0, [pc, #68]	@ (8000a08 <MX_GPIO_Init+0x170>)
 80009c4:	f001 f84e 	bl	8001a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80009c8:	f64f 739b 	movw	r3, #65435	@ 0xff9b
 80009cc:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ce:	2301      	movs	r3, #1
 80009d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d2:	2300      	movs	r3, #0
 80009d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d6:	2302      	movs	r3, #2
 80009d8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009da:	f107 0318 	add.w	r3, r7, #24
 80009de:	4619      	mov	r1, r3
 80009e0:	480c      	ldr	r0, [pc, #48]	@ (8000a14 <MX_GPIO_Init+0x17c>)
 80009e2:	f001 f83f 	bl	8001a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80009e6:	2302      	movs	r3, #2
 80009e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009ea:	2303      	movs	r3, #3
 80009ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009ee:	f107 0318 	add.w	r3, r7, #24
 80009f2:	4619      	mov	r1, r3
 80009f4:	4804      	ldr	r0, [pc, #16]	@ (8000a08 <MX_GPIO_Init+0x170>)
 80009f6:	f001 f835 	bl	8001a64 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009fa:	bf00      	nop
 80009fc:	3728      	adds	r7, #40	@ 0x28
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40021000 	.word	0x40021000
 8000a08:	40011800 	.word	0x40011800
 8000a0c:	40011000 	.word	0x40011000
 8000a10:	40010c00 	.word	0x40010c00
 8000a14:	40011400 	.word	0x40011400

08000a18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a1c:	b672      	cpsid	i
}
 8000a1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a20:	bf00      	nop
 8000a22:	e7fd      	b.n	8000a20 <Error_Handler+0x8>

08000a24 <getPortName>:
    {GPIOE, GPIO_PIN_7, &xPins32, &yPins32},  // CS_32 (PE7)
    {GPIOE, GPIO_PIN_8, &xPins33, &yPins33},  // CS_33 (PE8)
    {GPIOE, GPIO_PIN_9, &xPins34, &yPins34}   // CS_34 (PE9)
};

const char* getPortName(GPIO_TypeDef* port) {
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
    if (port == GPIOA) return "GPIOA";
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	4a11      	ldr	r2, [pc, #68]	@ (8000a74 <getPortName+0x50>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d101      	bne.n	8000a38 <getPortName+0x14>
 8000a34:	4b10      	ldr	r3, [pc, #64]	@ (8000a78 <getPortName+0x54>)
 8000a36:	e018      	b.n	8000a6a <getPortName+0x46>
    if (port == GPIOB) return "GPIOB";
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	4a10      	ldr	r2, [pc, #64]	@ (8000a7c <getPortName+0x58>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d101      	bne.n	8000a44 <getPortName+0x20>
 8000a40:	4b0f      	ldr	r3, [pc, #60]	@ (8000a80 <getPortName+0x5c>)
 8000a42:	e012      	b.n	8000a6a <getPortName+0x46>
    if (port == GPIOC) return "GPIOC";
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	4a0f      	ldr	r2, [pc, #60]	@ (8000a84 <getPortName+0x60>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d101      	bne.n	8000a50 <getPortName+0x2c>
 8000a4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a88 <getPortName+0x64>)
 8000a4e:	e00c      	b.n	8000a6a <getPortName+0x46>
    if (port == GPIOD) return "GPIOD";
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	4a0e      	ldr	r2, [pc, #56]	@ (8000a8c <getPortName+0x68>)
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d101      	bne.n	8000a5c <getPortName+0x38>
 8000a58:	4b0d      	ldr	r3, [pc, #52]	@ (8000a90 <getPortName+0x6c>)
 8000a5a:	e006      	b.n	8000a6a <getPortName+0x46>
    if (port == GPIOE) return "GPIOE";
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	4a0d      	ldr	r2, [pc, #52]	@ (8000a94 <getPortName+0x70>)
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d101      	bne.n	8000a68 <getPortName+0x44>
 8000a64:	4b0c      	ldr	r3, [pc, #48]	@ (8000a98 <getPortName+0x74>)
 8000a66:	e000      	b.n	8000a6a <getPortName+0x46>
    return "UNKNOWN";
 8000a68:	4b0c      	ldr	r3, [pc, #48]	@ (8000a9c <getPortName+0x78>)
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	370c      	adds	r7, #12
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bc80      	pop	{r7}
 8000a72:	4770      	bx	lr
 8000a74:	40010800 	.word	0x40010800
 8000a78:	08004704 	.word	0x08004704
 8000a7c:	40010c00 	.word	0x40010c00
 8000a80:	0800470c 	.word	0x0800470c
 8000a84:	40011000 	.word	0x40011000
 8000a88:	08004714 	.word	0x08004714
 8000a8c:	40011400 	.word	0x40011400
 8000a90:	0800471c 	.word	0x0800471c
 8000a94:	40011800 	.word	0x40011800
 8000a98:	08004724 	.word	0x08004724
 8000a9c:	0800472c 	.word	0x0800472c

08000aa0 <setConnection>:



// Set connection function with dynamic CS handling
void setConnection(int x, int y, MUX mux, uint8_t mode) {
 8000aa0:	b082      	sub	sp, #8
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b082      	sub	sp, #8
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	6078      	str	r0, [r7, #4]
 8000aaa:	6039      	str	r1, [r7, #0]
 8000aac:	f107 0110 	add.w	r1, r7, #16
 8000ab0:	e881 000c 	stmia.w	r1, {r2, r3}
    if (x < 0 || x > 15 || y < 0 || y > 7) {
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	f2c0 808d 	blt.w	8000bd6 <setConnection+0x136>
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2b0f      	cmp	r3, #15
 8000ac0:	f300 8089 	bgt.w	8000bd6 <setConnection+0x136>
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	f2c0 8085 	blt.w	8000bd6 <setConnection+0x136>
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	2b07      	cmp	r3, #7
 8000ad0:	f300 8081 	bgt.w	8000bd6 <setConnection+0x136>
    }

//    HAL_Delay(5000);

    // Activate multiplexer using the struct for CS
    HAL_GPIO_WritePin(mux.port, mux.pin, GPIO_PIN_RESET);
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	8ab9      	ldrh	r1, [r7, #20]
 8000ad8:	2200      	movs	r2, #0
 8000ada:	4618      	mov	r0, r3
 8000adc:	f001 f946 	bl	8001d6c <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8000ae0:	2014      	movs	r0, #20
 8000ae2:	f000 fca5 	bl	8001430 <HAL_Delay>
    HAL_GPIO_WritePin(mux.port, mux.pin, GPIO_PIN_SET);
 8000ae6:	693b      	ldr	r3, [r7, #16]
 8000ae8:	8ab9      	ldrh	r1, [r7, #20]
 8000aea:	2201      	movs	r2, #1
 8000aec:	4618      	mov	r0, r3
 8000aee:	f001 f93d 	bl	8001d6c <HAL_GPIO_WritePin>

    // Set X address
    HAL_GPIO_WritePin(AX_GPIO, AX0_PIN, (x & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	b2db      	uxtb	r3, r3
 8000af6:	f003 0301 	and.w	r3, r3, #1
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	461a      	mov	r2, r3
 8000afe:	2140      	movs	r1, #64	@ 0x40
 8000b00:	4838      	ldr	r0, [pc, #224]	@ (8000be4 <setConnection+0x144>)
 8000b02:	f001 f933 	bl	8001d6c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AX_GPIO, AX1_PIN, (x & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	105b      	asrs	r3, r3, #1
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	f003 0301 	and.w	r3, r3, #1
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	461a      	mov	r2, r3
 8000b14:	2110      	movs	r1, #16
 8000b16:	4833      	ldr	r0, [pc, #204]	@ (8000be4 <setConnection+0x144>)
 8000b18:	f001 f928 	bl	8001d6c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AX_GPIO, AX2_PIN, (x & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	109b      	asrs	r3, r3, #2
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	f003 0301 	and.w	r3, r3, #1
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	461a      	mov	r2, r3
 8000b2a:	2108      	movs	r1, #8
 8000b2c:	482d      	ldr	r0, [pc, #180]	@ (8000be4 <setConnection+0x144>)
 8000b2e:	f001 f91d 	bl	8001d6c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AX_GPIO, AX3_PIN, (x & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	10db      	asrs	r3, r3, #3
 8000b36:	b2db      	uxtb	r3, r3
 8000b38:	f003 0301 	and.w	r3, r3, #1
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	461a      	mov	r2, r3
 8000b40:	2120      	movs	r1, #32
 8000b42:	4828      	ldr	r0, [pc, #160]	@ (8000be4 <setConnection+0x144>)
 8000b44:	f001 f912 	bl	8001d6c <HAL_GPIO_WritePin>

    // Set Y address
    HAL_GPIO_WritePin(AY_GPIO, AY0_PIN, (y & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	f003 0301 	and.w	r3, r3, #1
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	461a      	mov	r2, r3
 8000b54:	2101      	movs	r1, #1
 8000b56:	4823      	ldr	r0, [pc, #140]	@ (8000be4 <setConnection+0x144>)
 8000b58:	f001 f908 	bl	8001d6c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AY_GPIO, AY1_PIN, (y & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	105b      	asrs	r3, r3, #1
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	f003 0301 	and.w	r3, r3, #1
 8000b66:	b2db      	uxtb	r3, r3
 8000b68:	461a      	mov	r2, r3
 8000b6a:	2102      	movs	r1, #2
 8000b6c:	481d      	ldr	r0, [pc, #116]	@ (8000be4 <setConnection+0x144>)
 8000b6e:	f001 f8fd 	bl	8001d6c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AY_GPIO, AY2_PIN, (y & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	109b      	asrs	r3, r3, #2
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	f003 0301 	and.w	r3, r3, #1
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	461a      	mov	r2, r3
 8000b80:	2104      	movs	r1, #4
 8000b82:	4818      	ldr	r0, [pc, #96]	@ (8000be4 <setConnection+0x144>)
 8000b84:	f001 f8f2 	bl	8001d6c <HAL_GPIO_WritePin>

    // Set data pin
    HAL_GPIO_WritePin(DAT_GPIO, DAT_PIN, mode ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b88:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	bf14      	ite	ne
 8000b90:	2301      	movne	r3, #1
 8000b92:	2300      	moveq	r3, #0
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	461a      	mov	r2, r3
 8000b98:	2180      	movs	r1, #128	@ 0x80
 8000b9a:	4812      	ldr	r0, [pc, #72]	@ (8000be4 <setConnection+0x144>)
 8000b9c:	f001 f8e6 	bl	8001d6c <HAL_GPIO_WritePin>

    // Strobe signal
    HAL_Delay(20);
 8000ba0:	2014      	movs	r0, #20
 8000ba2:	f000 fc45 	bl	8001430 <HAL_Delay>
    HAL_GPIO_WritePin(STB_GPIO, STB_PIN, GPIO_PIN_SET);
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bac:	480d      	ldr	r0, [pc, #52]	@ (8000be4 <setConnection+0x144>)
 8000bae:	f001 f8dd 	bl	8001d6c <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8000bb2:	2014      	movs	r0, #20
 8000bb4:	f000 fc3c 	bl	8001430 <HAL_Delay>
    HAL_GPIO_WritePin(STB_GPIO, STB_PIN, GPIO_PIN_RESET);
 8000bb8:	2200      	movs	r2, #0
 8000bba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bbe:	4809      	ldr	r0, [pc, #36]	@ (8000be4 <setConnection+0x144>)
 8000bc0:	f001 f8d4 	bl	8001d6c <HAL_GPIO_WritePin>

    HAL_Delay(200);
 8000bc4:	20c8      	movs	r0, #200	@ 0xc8
 8000bc6:	f000 fc33 	bl	8001430 <HAL_Delay>

    HAL_GPIO_WritePin(DAT_GPIO, DAT_PIN, GPIO_PIN_RESET);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2180      	movs	r1, #128	@ 0x80
 8000bce:	4805      	ldr	r0, [pc, #20]	@ (8000be4 <setConnection+0x144>)
 8000bd0:	f001 f8cc 	bl	8001d6c <HAL_GPIO_WritePin>
 8000bd4:	e000      	b.n	8000bd8 <setConnection+0x138>
        return;
 8000bd6:	bf00      	nop
}
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000be0:	b002      	add	sp, #8
 8000be2:	4770      	bx	lr
 8000be4:	40010c00 	.word	0x40010c00

08000be8 <route>:

MainTrack mainTracks[32] = {0};

void route(int breadboardPin1, int breadboardPin2, int net_id, MUX *muxes, size_t muxCount, uint8_t mode) {
 8000be8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bea:	b0a5      	sub	sp, #148	@ 0x94
 8000bec:	af0c      	add	r7, sp, #48	@ 0x30
 8000bee:	61f8      	str	r0, [r7, #28]
 8000bf0:	61b9      	str	r1, [r7, #24]
 8000bf2:	617a      	str	r2, [r7, #20]
 8000bf4:	613b      	str	r3, [r7, #16]

    char pin1Name[6], pin2Name[6];
    snprintf(pin1Name, sizeof(pin1Name), "B_%d", breadboardPin1);
 8000bf6:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8000bfa:	69fb      	ldr	r3, [r7, #28]
 8000bfc:	4a9b      	ldr	r2, [pc, #620]	@ (8000e6c <route+0x284>)
 8000bfe:	2106      	movs	r1, #6
 8000c00:	f002 fb54 	bl	80032ac <sniprintf>
    snprintf(pin2Name, sizeof(pin2Name), "B_%d", breadboardPin2);
 8000c04:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8000c08:	69bb      	ldr	r3, [r7, #24]
 8000c0a:	4a98      	ldr	r2, [pc, #608]	@ (8000e6c <route+0x284>)
 8000c0c:	2106      	movs	r1, #6
 8000c0e:	f002 fb4d 	bl	80032ac <sniprintf>


    printf("Routing %s to %s with net ID: %d\n", pin1Name, pin2Name, net_id);
 8000c12:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000c16:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	4894      	ldr	r0, [pc, #592]	@ (8000e70 <route+0x288>)
 8000c1e:	f002 fad5 	bl	80031cc <iprintf>
    fflush(stdout);
 8000c22:	4b94      	ldr	r3, [pc, #592]	@ (8000e74 <route+0x28c>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	689b      	ldr	r3, [r3, #8]
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f002 f9f9 	bl	8003020 <fflush>

    int xIndex1 = -1, yIndex1 = -1;
 8000c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c32:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000c34:	f04f 33ff 	mov.w	r3, #4294967295
 8000c38:	65bb      	str	r3, [r7, #88]	@ 0x58
    int xIndex2 = -1, yIndex2 = -1;
 8000c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c3e:	657b      	str	r3, [r7, #84]	@ 0x54
 8000c40:	f04f 33ff 	mov.w	r3, #4294967295
 8000c44:	653b      	str	r3, [r7, #80]	@ 0x50
    MUX *mux1 = NULL;
 8000c46:	2300      	movs	r3, #0
 8000c48:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MUX *mux2 = NULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	64bb      	str	r3, [r7, #72]	@ 0x48
    MainTrack *selectedTrack = NULL;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	647b      	str	r3, [r7, #68]	@ 0x44
    int muxIndex = -1;
 8000c52:	f04f 33ff 	mov.w	r3, #4294967295
 8000c56:	637b      	str	r3, [r7, #52]	@ 0x34

    // Find an available or existing main track for the given net ID
    for (int x = 0; x < 32; ++x) {
 8000c58:	2300      	movs	r3, #0
 8000c5a:	643b      	str	r3, [r7, #64]	@ 0x40
 8000c5c:	e02c      	b.n	8000cb8 <route+0xd0>
        if (mainTracks[x].net_id == net_id) {
 8000c5e:	4a86      	ldr	r2, [pc, #536]	@ (8000e78 <route+0x290>)
 8000c60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000c62:	011b      	lsls	r3, r3, #4
 8000c64:	4413      	add	r3, r2
 8000c66:	3304      	adds	r3, #4
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	697a      	ldr	r2, [r7, #20]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d105      	bne.n	8000c7c <route+0x94>
            selectedTrack = &mainTracks[x];  // Reuse existing track if net ID matches
 8000c70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000c72:	011b      	lsls	r3, r3, #4
 8000c74:	4a80      	ldr	r2, [pc, #512]	@ (8000e78 <route+0x290>)
 8000c76:	4413      	add	r3, r2
 8000c78:	647b      	str	r3, [r7, #68]	@ 0x44
            break;
 8000c7a:	e020      	b.n	8000cbe <route+0xd6>
        } else if (!mainTracks[x].is_used) {
 8000c7c:	4a7e      	ldr	r2, [pc, #504]	@ (8000e78 <route+0x290>)
 8000c7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000c80:	011b      	lsls	r3, r3, #4
 8000c82:	4413      	add	r3, r2
 8000c84:	3308      	adds	r3, #8
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d112      	bne.n	8000cb2 <route+0xca>
            selectedTrack = &mainTracks[x];  // Assign new track if available
 8000c8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000c8e:	011b      	lsls	r3, r3, #4
 8000c90:	4a79      	ldr	r2, [pc, #484]	@ (8000e78 <route+0x290>)
 8000c92:	4413      	add	r3, r2
 8000c94:	647b      	str	r3, [r7, #68]	@ 0x44
            selectedTrack->is_used = 1;
 8000c96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000c98:	2201      	movs	r2, #1
 8000c9a:	609a      	str	r2, [r3, #8]
            selectedTrack->net_id = net_id;
 8000c9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000c9e:	697a      	ldr	r2, [r7, #20]
 8000ca0:	605a      	str	r2, [r3, #4]
            selectedTrack->track_id = x; // Assign track ID here
 8000ca2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000ca4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000ca6:	601a      	str	r2, [r3, #0]
            printf("Selected Track id: %d\n", x);
 8000ca8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8000caa:	4874      	ldr	r0, [pc, #464]	@ (8000e7c <route+0x294>)
 8000cac:	f002 fa8e 	bl	80031cc <iprintf>
            break;
 8000cb0:	e005      	b.n	8000cbe <route+0xd6>
    for (int x = 0; x < 32; ++x) {
 8000cb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	643b      	str	r3, [r7, #64]	@ 0x40
 8000cb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000cba:	2b1f      	cmp	r3, #31
 8000cbc:	ddcf      	ble.n	8000c5e <route+0x76>
        }
    }

    if (!selectedTrack) {
 8000cbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d104      	bne.n	8000cce <route+0xe6>
        printf("Error: No available main track for net ID %d\n", net_id);
 8000cc4:	6979      	ldr	r1, [r7, #20]
 8000cc6:	486e      	ldr	r0, [pc, #440]	@ (8000e80 <route+0x298>)
 8000cc8:	f002 fa80 	bl	80031cc <iprintf>
 8000ccc:	e126      	b.n	8000f1c <route+0x334>
        return;
    }

    // Update connection counter based on mode
	if (mode == 1) {
 8000cce:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8000cd2:	2b01      	cmp	r3, #1
 8000cd4:	d10d      	bne.n	8000cf2 <route+0x10a>
		selectedTrack->current_connections++; // Increment current connections
 8000cd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000cd8:	68db      	ldr	r3, [r3, #12]
 8000cda:	1c5a      	adds	r2, r3, #1
 8000cdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000cde:	60da      	str	r2, [r3, #12]
		printf("Main Track %d incremented. Current connections: %d\n", selectedTrack->track_id, selectedTrack->current_connections);
 8000ce0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000ce2:	6819      	ldr	r1, [r3, #0]
 8000ce4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000ce6:	68db      	ldr	r3, [r3, #12]
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4866      	ldr	r0, [pc, #408]	@ (8000e84 <route+0x29c>)
 8000cec:	f002 fa6e 	bl	80031cc <iprintf>
 8000cf0:	e025      	b.n	8000d3e <route+0x156>
	} else if (mode == 0) {
 8000cf2:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d121      	bne.n	8000d3e <route+0x156>
		selectedTrack->current_connections--; // Decrement current connections
 8000cfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000cfc:	68db      	ldr	r3, [r3, #12]
 8000cfe:	1e5a      	subs	r2, r3, #1
 8000d00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d02:	60da      	str	r2, [r3, #12]
		if (selectedTrack->current_connections <= 0) { // If counter is 0, free track
 8000d04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d06:	68db      	ldr	r3, [r3, #12]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	dc10      	bgt.n	8000d2e <route+0x146>
			printf("Main Track %d is now free\n", selectedTrack->track_id);
 8000d0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4619      	mov	r1, r3
 8000d12:	485d      	ldr	r0, [pc, #372]	@ (8000e88 <route+0x2a0>)
 8000d14:	f002 fa5a 	bl	80031cc <iprintf>
			selectedTrack->is_used = 0;
 8000d18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
			selectedTrack->net_id = -1;
 8000d1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d20:	f04f 32ff 	mov.w	r2, #4294967295
 8000d24:	605a      	str	r2, [r3, #4]
			selectedTrack->current_connections = 0;
 8000d26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d28:	2200      	movs	r2, #0
 8000d2a:	60da      	str	r2, [r3, #12]
 8000d2c:	e007      	b.n	8000d3e <route+0x156>
		}else{
			printf("Main Track %d decremented, but still occupied. Current connections: %d\n", selectedTrack->track_id, selectedTrack->current_connections);
 8000d2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d30:	6819      	ldr	r1, [r3, #0]
 8000d32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d34:	68db      	ldr	r3, [r3, #12]
 8000d36:	461a      	mov	r2, r3
 8000d38:	4854      	ldr	r0, [pc, #336]	@ (8000e8c <route+0x2a4>)
 8000d3a:	f002 fa47 	bl	80031cc <iprintf>

		}
	}

    muxIndex = (selectedTrack->track_id < 16) ? 0 : 1;
 8000d3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	2b0f      	cmp	r3, #15
 8000d44:	bfcc      	ite	gt
 8000d46:	2301      	movgt	r3, #1
 8000d48:	2300      	movle	r3, #0
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	637b      	str	r3, [r7, #52]	@ 0x34

        for (size_t i = muxIndex; i < muxCount; i += 2) {
 8000d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d52:	e05b      	b.n	8000e0c <route+0x224>
            for (int y = 0; y < 8; ++y) {
 8000d54:	2300      	movs	r3, #0
 8000d56:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d58:	e04c      	b.n	8000df4 <route+0x20c>
                if (strcmp((*muxes[i].yPins)[y], pin1Name) == 0 && mux1 == NULL) {
 8000d5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d5c:	011b      	lsls	r3, r3, #4
 8000d5e:	693a      	ldr	r2, [r7, #16]
 8000d60:	4413      	add	r3, r2
 8000d62:	68db      	ldr	r3, [r3, #12]
 8000d64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000d66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d6a:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8000d6e:	4611      	mov	r1, r2
 8000d70:	4618      	mov	r0, r3
 8000d72:	f7ff fa57 	bl	8000224 <strcmp>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d113      	bne.n	8000da4 <route+0x1bc>
 8000d7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d110      	bne.n	8000da4 <route+0x1bc>
                    xIndex1 = selectedTrack->track_id % 16;
 8000d82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	425a      	negs	r2, r3
 8000d88:	f003 030f 	and.w	r3, r3, #15
 8000d8c:	f002 020f 	and.w	r2, r2, #15
 8000d90:	bf58      	it	pl
 8000d92:	4253      	negpl	r3, r2
 8000d94:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    yIndex1 = y;
 8000d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d98:	65bb      	str	r3, [r7, #88]	@ 0x58
                    mux1 = &muxes[i];
 8000d9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d9c:	011b      	lsls	r3, r3, #4
 8000d9e:	693a      	ldr	r2, [r7, #16]
 8000da0:	4413      	add	r3, r2
 8000da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }
                if (strcmp((*muxes[i].yPins)[y], pin2Name) == 0 && mux2 == NULL) {
 8000da4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000da6:	011b      	lsls	r3, r3, #4
 8000da8:	693a      	ldr	r2, [r7, #16]
 8000daa:	4413      	add	r3, r2
 8000dac:	68db      	ldr	r3, [r3, #12]
 8000dae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000db0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000db4:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000db8:	4611      	mov	r1, r2
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff fa32 	bl	8000224 <strcmp>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d113      	bne.n	8000dee <route+0x206>
 8000dc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d110      	bne.n	8000dee <route+0x206>
                    xIndex2 = selectedTrack->track_id % 16;
 8000dcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	425a      	negs	r2, r3
 8000dd2:	f003 030f 	and.w	r3, r3, #15
 8000dd6:	f002 020f 	and.w	r2, r2, #15
 8000dda:	bf58      	it	pl
 8000ddc:	4253      	negpl	r3, r2
 8000dde:	657b      	str	r3, [r7, #84]	@ 0x54
                    yIndex2 = y;
 8000de0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000de2:	653b      	str	r3, [r7, #80]	@ 0x50
                    mux2 = &muxes[i];
 8000de4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000de6:	011b      	lsls	r3, r3, #4
 8000de8:	693a      	ldr	r2, [r7, #16]
 8000dea:	4413      	add	r3, r2
 8000dec:	64bb      	str	r3, [r7, #72]	@ 0x48
            for (int y = 0; y < 8; ++y) {
 8000dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000df0:	3301      	adds	r3, #1
 8000df2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000df6:	2b07      	cmp	r3, #7
 8000df8:	ddaf      	ble.n	8000d5a <route+0x172>
                }
            }
            if (mux1 && mux2) break;
 8000dfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d002      	beq.n	8000e06 <route+0x21e>
 8000e00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d107      	bne.n	8000e16 <route+0x22e>
        for (size_t i = muxIndex; i < muxCount; i += 2) {
 8000e06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e08:	3302      	adds	r3, #2
 8000e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000e0c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000e0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000e10:	429a      	cmp	r2, r3
 8000e12:	d39f      	bcc.n	8000d54 <route+0x16c>
 8000e14:	e000      	b.n	8000e18 <route+0x230>
            if (mux1 && mux2) break;
 8000e16:	bf00      	nop
        }

        if (mux1 && mux2) {
 8000e18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d075      	beq.n	8000f0a <route+0x322>
 8000e1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d072      	beq.n	8000f0a <route+0x322>
        	printf("%s (X:%d, Y:%d) at MUX[%d] CS: %s, Pin: %d, Main Track: %d\n"
 8000e24:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d002      	beq.n	8000e32 <route+0x24a>
 8000e2c:	4b18      	ldr	r3, [pc, #96]	@ (8000e90 <route+0x2a8>)
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	e001      	b.n	8000e36 <route+0x24e>
 8000e32:	4b18      	ldr	r3, [pc, #96]	@ (8000e94 <route+0x2ac>)
 8000e34:	60fb      	str	r3, [r7, #12]
        			"%s (X:%d, Y:%d) at MUX[%d] CS: %s, Pin: %d, Main Track: %d\n\n",
        	                mode ? "Connecting" : "Disconnecting",
        	                xIndex1, yIndex1, mux1 - muxes + 1, getPortName(mux1->port), __builtin_ctz(mux1->pin), selectedTrack->track_id,
 8000e36:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	1ad3      	subs	r3, r2, r3
 8000e3c:	111b      	asrs	r3, r3, #4
        	printf("%s (X:%d, Y:%d) at MUX[%d] CS: %s, Pin: %d, Main Track: %d\n"
 8000e3e:	1c5c      	adds	r4, r3, #1
 8000e40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4618      	mov	r0, r3
 8000e46:	f7ff fded 	bl	8000a24 <getPortName>
 8000e4a:	6078      	str	r0, [r7, #4]
        	                xIndex1, yIndex1, mux1 - muxes + 1, getPortName(mux1->port), __builtin_ctz(mux1->pin), selectedTrack->track_id,
 8000e4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e4e:	889b      	ldrh	r3, [r3, #4]
        	printf("%s (X:%d, Y:%d) at MUX[%d] CS: %s, Pin: %d, Main Track: %d\n"
 8000e50:	fa93 f5a3 	rbit	r5, r3
 8000e54:	fab5 f585 	clz	r5, r5
 8000e58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e5a:	681e      	ldr	r6, [r3, #0]
 8000e5c:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d019      	beq.n	8000e98 <route+0x2b0>
 8000e64:	4b0a      	ldr	r3, [pc, #40]	@ (8000e90 <route+0x2a8>)
 8000e66:	60bb      	str	r3, [r7, #8]
 8000e68:	e018      	b.n	8000e9c <route+0x2b4>
 8000e6a:	bf00      	nop
 8000e6c:	08004734 	.word	0x08004734
 8000e70:	0800473c 	.word	0x0800473c
 8000e74:	20000cd8 	.word	0x20000cd8
 8000e78:	20000e4c 	.word	0x20000e4c
 8000e7c:	08004760 	.word	0x08004760
 8000e80:	08004778 	.word	0x08004778
 8000e84:	080047a8 	.word	0x080047a8
 8000e88:	080047dc 	.word	0x080047dc
 8000e8c:	080047f8 	.word	0x080047f8
 8000e90:	08004840 	.word	0x08004840
 8000e94:	0800484c 	.word	0x0800484c
 8000e98:	4b22      	ldr	r3, [pc, #136]	@ (8000f24 <route+0x33c>)
 8000e9a:	60bb      	str	r3, [r7, #8]
							mode ? "Connecting" : "Disconnecting",
        	                xIndex2, yIndex2, mux2 - muxes + 1, getPortName(mux2->port), __builtin_ctz(mux2->pin), selectedTrack->track_id);
 8000e9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	111b      	asrs	r3, r3, #4
        	printf("%s (X:%d, Y:%d) at MUX[%d] CS: %s, Pin: %d, Main Track: %d\n"
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	603b      	str	r3, [r7, #0]
 8000ea8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff fdb9 	bl	8000a24 <getPortName>
 8000eb2:	4601      	mov	r1, r0
        	                xIndex2, yIndex2, mux2 - muxes + 1, getPortName(mux2->port), __builtin_ctz(mux2->pin), selectedTrack->track_id);
 8000eb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000eb6:	889b      	ldrh	r3, [r3, #4]
        	printf("%s (X:%d, Y:%d) at MUX[%d] CS: %s, Pin: %d, Main Track: %d\n"
 8000eb8:	fa93 f3a3 	rbit	r3, r3
 8000ebc:	fab3 f383 	clz	r3, r3
 8000ec0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000ec2:	6812      	ldr	r2, [r2, #0]
 8000ec4:	920a      	str	r2, [sp, #40]	@ 0x28
 8000ec6:	9309      	str	r3, [sp, #36]	@ 0x24
 8000ec8:	9108      	str	r1, [sp, #32]
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	9307      	str	r3, [sp, #28]
 8000ece:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ed0:	9306      	str	r3, [sp, #24]
 8000ed2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ed4:	9305      	str	r3, [sp, #20]
 8000ed6:	68bb      	ldr	r3, [r7, #8]
 8000ed8:	9304      	str	r3, [sp, #16]
 8000eda:	9603      	str	r6, [sp, #12]
 8000edc:	9502      	str	r5, [sp, #8]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	9301      	str	r3, [sp, #4]
 8000ee2:	9400      	str	r4, [sp, #0]
 8000ee4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000ee6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000ee8:	68f9      	ldr	r1, [r7, #12]
 8000eea:	480f      	ldr	r0, [pc, #60]	@ (8000f28 <route+0x340>)
 8000eec:	f002 f96e 	bl	80031cc <iprintf>
        	        fflush(stdout);
 8000ef0:	4b0e      	ldr	r3, [pc, #56]	@ (8000f2c <route+0x344>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	689b      	ldr	r3, [r3, #8]
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f002 f892 	bl	8003020 <fflush>
			fflush(stdout);
 8000efc:	4b0b      	ldr	r3, [pc, #44]	@ (8000f2c <route+0x344>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	4618      	mov	r0, r3
 8000f04:	f002 f88c 	bl	8003020 <fflush>
 8000f08:	e008      	b.n	8000f1c <route+0x334>

//            setConnection(xIndex1, yIndex1, *mux1, mode);
//            setConnection(xIndex2, yIndex2, *mux2, mode);

        } else {
            printf("Error: Unable to route pins - No available MUX found!\n");
 8000f0a:	4809      	ldr	r0, [pc, #36]	@ (8000f30 <route+0x348>)
 8000f0c:	f002 f9c6 	bl	800329c <puts>
            fflush(stdout);
 8000f10:	4b06      	ldr	r3, [pc, #24]	@ (8000f2c <route+0x344>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	689b      	ldr	r3, [r3, #8]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f002 f882 	bl	8003020 <fflush>
        }
    }
 8000f1c:	3764      	adds	r7, #100	@ 0x64
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f22:	bf00      	nop
 8000f24:	0800484c 	.word	0x0800484c
 8000f28:	0800485c 	.word	0x0800485c
 8000f2c:	20000cd8 	.word	0x20000cd8
 8000f30:	080048d4 	.word	0x080048d4

08000f34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f3a:	4b15      	ldr	r3, [pc, #84]	@ (8000f90 <HAL_MspInit+0x5c>)
 8000f3c:	699b      	ldr	r3, [r3, #24]
 8000f3e:	4a14      	ldr	r2, [pc, #80]	@ (8000f90 <HAL_MspInit+0x5c>)
 8000f40:	f043 0301 	orr.w	r3, r3, #1
 8000f44:	6193      	str	r3, [r2, #24]
 8000f46:	4b12      	ldr	r3, [pc, #72]	@ (8000f90 <HAL_MspInit+0x5c>)
 8000f48:	699b      	ldr	r3, [r3, #24]
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	60bb      	str	r3, [r7, #8]
 8000f50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f52:	4b0f      	ldr	r3, [pc, #60]	@ (8000f90 <HAL_MspInit+0x5c>)
 8000f54:	69db      	ldr	r3, [r3, #28]
 8000f56:	4a0e      	ldr	r2, [pc, #56]	@ (8000f90 <HAL_MspInit+0x5c>)
 8000f58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f5c:	61d3      	str	r3, [r2, #28]
 8000f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f90 <HAL_MspInit+0x5c>)
 8000f60:	69db      	ldr	r3, [r3, #28]
 8000f62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f94 <HAL_MspInit+0x60>)
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000f76:	60fb      	str	r3, [r7, #12]
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	4a04      	ldr	r2, [pc, #16]	@ (8000f94 <HAL_MspInit+0x60>)
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f86:	bf00      	nop
 8000f88:	3714      	adds	r7, #20
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bc80      	pop	{r7}
 8000f8e:	4770      	bx	lr
 8000f90:	40021000 	.word	0x40021000
 8000f94:	40010000 	.word	0x40010000

08000f98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b088      	sub	sp, #32
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa0:	f107 0310 	add.w	r3, r7, #16
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a14      	ldr	r2, [pc, #80]	@ (8001004 <HAL_ADC_MspInit+0x6c>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d121      	bne.n	8000ffc <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fb8:	4b13      	ldr	r3, [pc, #76]	@ (8001008 <HAL_ADC_MspInit+0x70>)
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	4a12      	ldr	r2, [pc, #72]	@ (8001008 <HAL_ADC_MspInit+0x70>)
 8000fbe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fc2:	6193      	str	r3, [r2, #24]
 8000fc4:	4b10      	ldr	r3, [pc, #64]	@ (8001008 <HAL_ADC_MspInit+0x70>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd0:	4b0d      	ldr	r3, [pc, #52]	@ (8001008 <HAL_ADC_MspInit+0x70>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	4a0c      	ldr	r2, [pc, #48]	@ (8001008 <HAL_ADC_MspInit+0x70>)
 8000fd6:	f043 0304 	orr.w	r3, r3, #4
 8000fda:	6193      	str	r3, [r2, #24]
 8000fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8001008 <HAL_ADC_MspInit+0x70>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	f003 0304 	and.w	r3, r3, #4
 8000fe4:	60bb      	str	r3, [r7, #8]
 8000fe6:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000fe8:	23ff      	movs	r3, #255	@ 0xff
 8000fea:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fec:	2303      	movs	r3, #3
 8000fee:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff0:	f107 0310 	add.w	r3, r7, #16
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4805      	ldr	r0, [pc, #20]	@ (800100c <HAL_ADC_MspInit+0x74>)
 8000ff8:	f000 fd34 	bl	8001a64 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000ffc:	bf00      	nop
 8000ffe:	3720      	adds	r7, #32
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	40012400 	.word	0x40012400
 8001008:	40021000 	.word	0x40021000
 800100c:	40010800 	.word	0x40010800

08001010 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b08e      	sub	sp, #56	@ 0x38
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001018:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a5a      	ldr	r2, [pc, #360]	@ (8001194 <HAL_UART_MspInit+0x184>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d132      	bne.n	8001096 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001030:	4b59      	ldr	r3, [pc, #356]	@ (8001198 <HAL_UART_MspInit+0x188>)
 8001032:	699b      	ldr	r3, [r3, #24]
 8001034:	4a58      	ldr	r2, [pc, #352]	@ (8001198 <HAL_UART_MspInit+0x188>)
 8001036:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800103a:	6193      	str	r3, [r2, #24]
 800103c:	4b56      	ldr	r3, [pc, #344]	@ (8001198 <HAL_UART_MspInit+0x188>)
 800103e:	699b      	ldr	r3, [r3, #24]
 8001040:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001044:	623b      	str	r3, [r7, #32]
 8001046:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001048:	4b53      	ldr	r3, [pc, #332]	@ (8001198 <HAL_UART_MspInit+0x188>)
 800104a:	699b      	ldr	r3, [r3, #24]
 800104c:	4a52      	ldr	r2, [pc, #328]	@ (8001198 <HAL_UART_MspInit+0x188>)
 800104e:	f043 0304 	orr.w	r3, r3, #4
 8001052:	6193      	str	r3, [r2, #24]
 8001054:	4b50      	ldr	r3, [pc, #320]	@ (8001198 <HAL_UART_MspInit+0x188>)
 8001056:	699b      	ldr	r3, [r3, #24]
 8001058:	f003 0304 	and.w	r3, r3, #4
 800105c:	61fb      	str	r3, [r7, #28]
 800105e:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001060:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001066:	2302      	movs	r3, #2
 8001068:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800106a:	2303      	movs	r3, #3
 800106c:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001072:	4619      	mov	r1, r3
 8001074:	4849      	ldr	r0, [pc, #292]	@ (800119c <HAL_UART_MspInit+0x18c>)
 8001076:	f000 fcf5 	bl	8001a64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800107a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800107e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001080:	2300      	movs	r3, #0
 8001082:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001088:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800108c:	4619      	mov	r1, r3
 800108e:	4843      	ldr	r0, [pc, #268]	@ (800119c <HAL_UART_MspInit+0x18c>)
 8001090:	f000 fce8 	bl	8001a64 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001094:	e07a      	b.n	800118c <HAL_UART_MspInit+0x17c>
  else if(huart->Instance==USART2)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a41      	ldr	r2, [pc, #260]	@ (80011a0 <HAL_UART_MspInit+0x190>)
 800109c:	4293      	cmp	r3, r2
 800109e:	d13e      	bne.n	800111e <HAL_UART_MspInit+0x10e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80010a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001198 <HAL_UART_MspInit+0x188>)
 80010a2:	69db      	ldr	r3, [r3, #28]
 80010a4:	4a3c      	ldr	r2, [pc, #240]	@ (8001198 <HAL_UART_MspInit+0x188>)
 80010a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010aa:	61d3      	str	r3, [r2, #28]
 80010ac:	4b3a      	ldr	r3, [pc, #232]	@ (8001198 <HAL_UART_MspInit+0x188>)
 80010ae:	69db      	ldr	r3, [r3, #28]
 80010b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010b4:	61bb      	str	r3, [r7, #24]
 80010b6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010b8:	4b37      	ldr	r3, [pc, #220]	@ (8001198 <HAL_UART_MspInit+0x188>)
 80010ba:	699b      	ldr	r3, [r3, #24]
 80010bc:	4a36      	ldr	r2, [pc, #216]	@ (8001198 <HAL_UART_MspInit+0x188>)
 80010be:	f043 0320 	orr.w	r3, r3, #32
 80010c2:	6193      	str	r3, [r2, #24]
 80010c4:	4b34      	ldr	r3, [pc, #208]	@ (8001198 <HAL_UART_MspInit+0x188>)
 80010c6:	699b      	ldr	r3, [r3, #24]
 80010c8:	f003 0320 	and.w	r3, r3, #32
 80010cc:	617b      	str	r3, [r7, #20]
 80010ce:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80010d0:	2320      	movs	r3, #32
 80010d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d4:	2302      	movs	r3, #2
 80010d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010d8:	2303      	movs	r3, #3
 80010da:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010e0:	4619      	mov	r1, r3
 80010e2:	4830      	ldr	r0, [pc, #192]	@ (80011a4 <HAL_UART_MspInit+0x194>)
 80010e4:	f000 fcbe 	bl	8001a64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80010e8:	2340      	movs	r3, #64	@ 0x40
 80010ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ec:	2300      	movs	r3, #0
 80010ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010f8:	4619      	mov	r1, r3
 80010fa:	482a      	ldr	r0, [pc, #168]	@ (80011a4 <HAL_UART_MspInit+0x194>)
 80010fc:	f000 fcb2 	bl	8001a64 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART2_ENABLE();
 8001100:	4b29      	ldr	r3, [pc, #164]	@ (80011a8 <HAL_UART_MspInit+0x198>)
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	637b      	str	r3, [r7, #52]	@ 0x34
 8001106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001108:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800110c:	637b      	str	r3, [r7, #52]	@ 0x34
 800110e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001110:	f043 0308 	orr.w	r3, r3, #8
 8001114:	637b      	str	r3, [r7, #52]	@ 0x34
 8001116:	4a24      	ldr	r2, [pc, #144]	@ (80011a8 <HAL_UART_MspInit+0x198>)
 8001118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800111a:	6053      	str	r3, [r2, #4]
}
 800111c:	e036      	b.n	800118c <HAL_UART_MspInit+0x17c>
  else if(huart->Instance==USART3)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a22      	ldr	r2, [pc, #136]	@ (80011ac <HAL_UART_MspInit+0x19c>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d131      	bne.n	800118c <HAL_UART_MspInit+0x17c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001128:	4b1b      	ldr	r3, [pc, #108]	@ (8001198 <HAL_UART_MspInit+0x188>)
 800112a:	69db      	ldr	r3, [r3, #28]
 800112c:	4a1a      	ldr	r2, [pc, #104]	@ (8001198 <HAL_UART_MspInit+0x188>)
 800112e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001132:	61d3      	str	r3, [r2, #28]
 8001134:	4b18      	ldr	r3, [pc, #96]	@ (8001198 <HAL_UART_MspInit+0x188>)
 8001136:	69db      	ldr	r3, [r3, #28]
 8001138:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800113c:	613b      	str	r3, [r7, #16]
 800113e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001140:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <HAL_UART_MspInit+0x188>)
 8001142:	699b      	ldr	r3, [r3, #24]
 8001144:	4a14      	ldr	r2, [pc, #80]	@ (8001198 <HAL_UART_MspInit+0x188>)
 8001146:	f043 0308 	orr.w	r3, r3, #8
 800114a:	6193      	str	r3, [r2, #24]
 800114c:	4b12      	ldr	r3, [pc, #72]	@ (8001198 <HAL_UART_MspInit+0x188>)
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	f003 0308 	and.w	r3, r3, #8
 8001154:	60fb      	str	r3, [r7, #12]
 8001156:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001158:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800115c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115e:	2302      	movs	r3, #2
 8001160:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001162:	2303      	movs	r3, #3
 8001164:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001166:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800116a:	4619      	mov	r1, r3
 800116c:	4810      	ldr	r0, [pc, #64]	@ (80011b0 <HAL_UART_MspInit+0x1a0>)
 800116e:	f000 fc79 	bl	8001a64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001172:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001176:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001178:	2300      	movs	r3, #0
 800117a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001180:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001184:	4619      	mov	r1, r3
 8001186:	480a      	ldr	r0, [pc, #40]	@ (80011b0 <HAL_UART_MspInit+0x1a0>)
 8001188:	f000 fc6c 	bl	8001a64 <HAL_GPIO_Init>
}
 800118c:	bf00      	nop
 800118e:	3738      	adds	r7, #56	@ 0x38
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40013800 	.word	0x40013800
 8001198:	40021000 	.word	0x40021000
 800119c:	40010800 	.word	0x40010800
 80011a0:	40004400 	.word	0x40004400
 80011a4:	40011400 	.word	0x40011400
 80011a8:	40010000 	.word	0x40010000
 80011ac:	40004800 	.word	0x40004800
 80011b0:	40010c00 	.word	0x40010c00

080011b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011b8:	bf00      	nop
 80011ba:	e7fd      	b.n	80011b8 <NMI_Handler+0x4>

080011bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011c0:	bf00      	nop
 80011c2:	e7fd      	b.n	80011c0 <HardFault_Handler+0x4>

080011c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011c8:	bf00      	nop
 80011ca:	e7fd      	b.n	80011c8 <MemManage_Handler+0x4>

080011cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011d0:	bf00      	nop
 80011d2:	e7fd      	b.n	80011d0 <BusFault_Handler+0x4>

080011d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011d8:	bf00      	nop
 80011da:	e7fd      	b.n	80011d8 <UsageFault_Handler+0x4>

080011dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr

080011e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011ec:	bf00      	nop
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bc80      	pop	{r7}
 80011f2:	4770      	bx	lr

080011f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr

08001200 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001204:	f000 f8f8 	bl	80013f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}

0800120c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0
 8001212:	60f8      	str	r0, [r7, #12]
 8001214:	60b9      	str	r1, [r7, #8]
 8001216:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]
 800121c:	e00a      	b.n	8001234 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800121e:	f3af 8000 	nop.w
 8001222:	4601      	mov	r1, r0
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	1c5a      	adds	r2, r3, #1
 8001228:	60ba      	str	r2, [r7, #8]
 800122a:	b2ca      	uxtb	r2, r1
 800122c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	3301      	adds	r3, #1
 8001232:	617b      	str	r3, [r7, #20]
 8001234:	697a      	ldr	r2, [r7, #20]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	429a      	cmp	r2, r3
 800123a:	dbf0      	blt.n	800121e <_read+0x12>
  }

  return len;
 800123c:	687b      	ldr	r3, [r7, #4]
}
 800123e:	4618      	mov	r0, r3
 8001240:	3718      	adds	r7, #24
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001246:	b480      	push	{r7}
 8001248:	b083      	sub	sp, #12
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800124e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001252:	4618      	mov	r0, r3
 8001254:	370c      	adds	r7, #12
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr

0800125c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800126c:	605a      	str	r2, [r3, #4]
  return 0;
 800126e:	2300      	movs	r3, #0
}
 8001270:	4618      	mov	r0, r3
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	bc80      	pop	{r7}
 8001278:	4770      	bx	lr

0800127a <_isatty>:

int _isatty(int file)
{
 800127a:	b480      	push	{r7}
 800127c:	b083      	sub	sp, #12
 800127e:	af00      	add	r7, sp, #0
 8001280:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001282:	2301      	movs	r3, #1
}
 8001284:	4618      	mov	r0, r3
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	bc80      	pop	{r7}
 800128c:	4770      	bx	lr

0800128e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800128e:	b480      	push	{r7}
 8001290:	b085      	sub	sp, #20
 8001292:	af00      	add	r7, sp, #0
 8001294:	60f8      	str	r0, [r7, #12]
 8001296:	60b9      	str	r1, [r7, #8]
 8001298:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800129a:	2300      	movs	r3, #0
}
 800129c:	4618      	mov	r0, r3
 800129e:	3714      	adds	r7, #20
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bc80      	pop	{r7}
 80012a4:	4770      	bx	lr
	...

080012a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012b0:	4a14      	ldr	r2, [pc, #80]	@ (8001304 <_sbrk+0x5c>)
 80012b2:	4b15      	ldr	r3, [pc, #84]	@ (8001308 <_sbrk+0x60>)
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012bc:	4b13      	ldr	r3, [pc, #76]	@ (800130c <_sbrk+0x64>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d102      	bne.n	80012ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012c4:	4b11      	ldr	r3, [pc, #68]	@ (800130c <_sbrk+0x64>)
 80012c6:	4a12      	ldr	r2, [pc, #72]	@ (8001310 <_sbrk+0x68>)
 80012c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012ca:	4b10      	ldr	r3, [pc, #64]	@ (800130c <_sbrk+0x64>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4413      	add	r3, r2
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d207      	bcs.n	80012e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012d8:	f002 f942 	bl	8003560 <__errno>
 80012dc:	4603      	mov	r3, r0
 80012de:	220c      	movs	r2, #12
 80012e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012e2:	f04f 33ff 	mov.w	r3, #4294967295
 80012e6:	e009      	b.n	80012fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012e8:	4b08      	ldr	r3, [pc, #32]	@ (800130c <_sbrk+0x64>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012ee:	4b07      	ldr	r3, [pc, #28]	@ (800130c <_sbrk+0x64>)
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4413      	add	r3, r2
 80012f6:	4a05      	ldr	r2, [pc, #20]	@ (800130c <_sbrk+0x64>)
 80012f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012fa:	68fb      	ldr	r3, [r7, #12]
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3718      	adds	r7, #24
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20010000 	.word	0x20010000
 8001308:	00000400 	.word	0x00000400
 800130c:	2000104c 	.word	0x2000104c
 8001310:	200011a0 	.word	0x200011a0

08001314 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001318:	bf00      	nop
 800131a:	46bd      	mov	sp, r7
 800131c:	bc80      	pop	{r7}
 800131e:	4770      	bx	lr

08001320 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001320:	f7ff fff8 	bl	8001314 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001324:	480b      	ldr	r0, [pc, #44]	@ (8001354 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001326:	490c      	ldr	r1, [pc, #48]	@ (8001358 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001328:	4a0c      	ldr	r2, [pc, #48]	@ (800135c <LoopFillZerobss+0x16>)
  movs r3, #0
 800132a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800132c:	e002      	b.n	8001334 <LoopCopyDataInit>

0800132e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800132e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001330:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001332:	3304      	adds	r3, #4

08001334 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001334:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001336:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001338:	d3f9      	bcc.n	800132e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800133a:	4a09      	ldr	r2, [pc, #36]	@ (8001360 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800133c:	4c09      	ldr	r4, [pc, #36]	@ (8001364 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800133e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001340:	e001      	b.n	8001346 <LoopFillZerobss>

08001342 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001342:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001344:	3204      	adds	r2, #4

08001346 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001346:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001348:	d3fb      	bcc.n	8001342 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800134a:	f002 f90f 	bl	800356c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800134e:	f7ff f8ff 	bl	8000550 <main>
  bx lr
 8001352:	4770      	bx	lr
  ldr r0, =_sdata
 8001354:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001358:	20000d28 	.word	0x20000d28
  ldr r2, =_sidata
 800135c:	08004ba8 	.word	0x08004ba8
  ldr r2, =_sbss
 8001360:	20000d28 	.word	0x20000d28
  ldr r4, =_ebss
 8001364:	200011a0 	.word	0x200011a0

08001368 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001368:	e7fe      	b.n	8001368 <ADC1_2_IRQHandler>
	...

0800136c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001370:	4b08      	ldr	r3, [pc, #32]	@ (8001394 <HAL_Init+0x28>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a07      	ldr	r2, [pc, #28]	@ (8001394 <HAL_Init+0x28>)
 8001376:	f043 0310 	orr.w	r3, r3, #16
 800137a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800137c:	2003      	movs	r0, #3
 800137e:	f000 fb3d 	bl	80019fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001382:	200f      	movs	r0, #15
 8001384:	f000 f808 	bl	8001398 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001388:	f7ff fdd4 	bl	8000f34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40022000 	.word	0x40022000

08001398 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013a0:	4b12      	ldr	r3, [pc, #72]	@ (80013ec <HAL_InitTick+0x54>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	4b12      	ldr	r3, [pc, #72]	@ (80013f0 <HAL_InitTick+0x58>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	4619      	mov	r1, r3
 80013aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80013b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b6:	4618      	mov	r0, r3
 80013b8:	f000 fb47 	bl	8001a4a <HAL_SYSTICK_Config>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e00e      	b.n	80013e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2b0f      	cmp	r3, #15
 80013ca:	d80a      	bhi.n	80013e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013cc:	2200      	movs	r2, #0
 80013ce:	6879      	ldr	r1, [r7, #4]
 80013d0:	f04f 30ff 	mov.w	r0, #4294967295
 80013d4:	f000 fb1d 	bl	8001a12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013d8:	4a06      	ldr	r2, [pc, #24]	@ (80013f4 <HAL_InitTick+0x5c>)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013de:	2300      	movs	r3, #0
 80013e0:	e000      	b.n	80013e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3708      	adds	r7, #8
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	20000cc0 	.word	0x20000cc0
 80013f0:	20000cc8 	.word	0x20000cc8
 80013f4:	20000cc4 	.word	0x20000cc4

080013f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013fc:	4b05      	ldr	r3, [pc, #20]	@ (8001414 <HAL_IncTick+0x1c>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	461a      	mov	r2, r3
 8001402:	4b05      	ldr	r3, [pc, #20]	@ (8001418 <HAL_IncTick+0x20>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4413      	add	r3, r2
 8001408:	4a03      	ldr	r2, [pc, #12]	@ (8001418 <HAL_IncTick+0x20>)
 800140a:	6013      	str	r3, [r2, #0]
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr
 8001414:	20000cc8 	.word	0x20000cc8
 8001418:	20001050 	.word	0x20001050

0800141c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  return uwTick;
 8001420:	4b02      	ldr	r3, [pc, #8]	@ (800142c <HAL_GetTick+0x10>)
 8001422:	681b      	ldr	r3, [r3, #0]
}
 8001424:	4618      	mov	r0, r3
 8001426:	46bd      	mov	sp, r7
 8001428:	bc80      	pop	{r7}
 800142a:	4770      	bx	lr
 800142c:	20001050 	.word	0x20001050

08001430 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001438:	f7ff fff0 	bl	800141c <HAL_GetTick>
 800143c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001448:	d005      	beq.n	8001456 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800144a:	4b0a      	ldr	r3, [pc, #40]	@ (8001474 <HAL_Delay+0x44>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	461a      	mov	r2, r3
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	4413      	add	r3, r2
 8001454:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001456:	bf00      	nop
 8001458:	f7ff ffe0 	bl	800141c <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	68fa      	ldr	r2, [r7, #12]
 8001464:	429a      	cmp	r2, r3
 8001466:	d8f7      	bhi.n	8001458 <HAL_Delay+0x28>
  {
  }
}
 8001468:	bf00      	nop
 800146a:	bf00      	nop
 800146c:	3710      	adds	r7, #16
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	20000cc8 	.word	0x20000cc8

08001478 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001480:	2300      	movs	r3, #0
 8001482:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001484:	2300      	movs	r3, #0
 8001486:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001488:	2300      	movs	r3, #0
 800148a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800148c:	2300      	movs	r3, #0
 800148e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d101      	bne.n	800149a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e0be      	b.n	8001618 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d109      	bne.n	80014bc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2200      	movs	r2, #0
 80014b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f7ff fd6e 	bl	8000f98 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f000 f9ab 	bl	8001818 <ADC_ConversionStop_Disable>
 80014c2:	4603      	mov	r3, r0
 80014c4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ca:	f003 0310 	and.w	r3, r3, #16
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f040 8099 	bne.w	8001606 <HAL_ADC_Init+0x18e>
 80014d4:	7dfb      	ldrb	r3, [r7, #23]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	f040 8095 	bne.w	8001606 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014e0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80014e4:	f023 0302 	bic.w	r3, r3, #2
 80014e8:	f043 0202 	orr.w	r2, r3, #2
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80014f8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	7b1b      	ldrb	r3, [r3, #12]
 80014fe:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001500:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	4313      	orrs	r3, r2
 8001506:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001510:	d003      	beq.n	800151a <HAL_ADC_Init+0xa2>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d102      	bne.n	8001520 <HAL_ADC_Init+0xa8>
 800151a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800151e:	e000      	b.n	8001522 <HAL_ADC_Init+0xaa>
 8001520:	2300      	movs	r3, #0
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	4313      	orrs	r3, r2
 8001526:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	7d1b      	ldrb	r3, [r3, #20]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d119      	bne.n	8001564 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	7b1b      	ldrb	r3, [r3, #12]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d109      	bne.n	800154c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	3b01      	subs	r3, #1
 800153e:	035a      	lsls	r2, r3, #13
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	4313      	orrs	r3, r2
 8001544:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001548:	613b      	str	r3, [r7, #16]
 800154a:	e00b      	b.n	8001564 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001550:	f043 0220 	orr.w	r2, r3, #32
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800155c:	f043 0201 	orr.w	r2, r3, #1
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	693a      	ldr	r2, [r7, #16]
 8001574:	430a      	orrs	r2, r1
 8001576:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	689a      	ldr	r2, [r3, #8]
 800157e:	4b28      	ldr	r3, [pc, #160]	@ (8001620 <HAL_ADC_Init+0x1a8>)
 8001580:	4013      	ands	r3, r2
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	6812      	ldr	r2, [r2, #0]
 8001586:	68b9      	ldr	r1, [r7, #8]
 8001588:	430b      	orrs	r3, r1
 800158a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001594:	d003      	beq.n	800159e <HAL_ADC_Init+0x126>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	2b01      	cmp	r3, #1
 800159c:	d104      	bne.n	80015a8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	691b      	ldr	r3, [r3, #16]
 80015a2:	3b01      	subs	r3, #1
 80015a4:	051b      	lsls	r3, r3, #20
 80015a6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ae:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	430a      	orrs	r2, r1
 80015ba:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	689a      	ldr	r2, [r3, #8]
 80015c2:	4b18      	ldr	r3, [pc, #96]	@ (8001624 <HAL_ADC_Init+0x1ac>)
 80015c4:	4013      	ands	r3, r2
 80015c6:	68ba      	ldr	r2, [r7, #8]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d10b      	bne.n	80015e4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2200      	movs	r2, #0
 80015d0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015d6:	f023 0303 	bic.w	r3, r3, #3
 80015da:	f043 0201 	orr.w	r2, r3, #1
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80015e2:	e018      	b.n	8001616 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015e8:	f023 0312 	bic.w	r3, r3, #18
 80015ec:	f043 0210 	orr.w	r2, r3, #16
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015f8:	f043 0201 	orr.w	r2, r3, #1
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001604:	e007      	b.n	8001616 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800160a:	f043 0210 	orr.w	r2, r3, #16
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001616:	7dfb      	ldrb	r3, [r7, #23]
}
 8001618:	4618      	mov	r0, r3
 800161a:	3718      	adds	r7, #24
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	ffe1f7fd 	.word	0xffe1f7fd
 8001624:	ff1f0efe 	.word	0xff1f0efe

08001628 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001628:	b480      	push	{r7}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001632:	2300      	movs	r3, #0
 8001634:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001636:	2300      	movs	r3, #0
 8001638:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001640:	2b01      	cmp	r3, #1
 8001642:	d101      	bne.n	8001648 <HAL_ADC_ConfigChannel+0x20>
 8001644:	2302      	movs	r3, #2
 8001646:	e0dc      	b.n	8001802 <HAL_ADC_ConfigChannel+0x1da>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2201      	movs	r2, #1
 800164c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	2b06      	cmp	r3, #6
 8001656:	d81c      	bhi.n	8001692 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685a      	ldr	r2, [r3, #4]
 8001662:	4613      	mov	r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	4413      	add	r3, r2
 8001668:	3b05      	subs	r3, #5
 800166a:	221f      	movs	r2, #31
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	43db      	mvns	r3, r3
 8001672:	4019      	ands	r1, r3
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	6818      	ldr	r0, [r3, #0]
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685a      	ldr	r2, [r3, #4]
 800167c:	4613      	mov	r3, r2
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	4413      	add	r3, r2
 8001682:	3b05      	subs	r3, #5
 8001684:	fa00 f203 	lsl.w	r2, r0, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	430a      	orrs	r2, r1
 800168e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001690:	e03c      	b.n	800170c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	2b0c      	cmp	r3, #12
 8001698:	d81c      	bhi.n	80016d4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685a      	ldr	r2, [r3, #4]
 80016a4:	4613      	mov	r3, r2
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	4413      	add	r3, r2
 80016aa:	3b23      	subs	r3, #35	@ 0x23
 80016ac:	221f      	movs	r2, #31
 80016ae:	fa02 f303 	lsl.w	r3, r2, r3
 80016b2:	43db      	mvns	r3, r3
 80016b4:	4019      	ands	r1, r3
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	6818      	ldr	r0, [r3, #0]
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685a      	ldr	r2, [r3, #4]
 80016be:	4613      	mov	r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	4413      	add	r3, r2
 80016c4:	3b23      	subs	r3, #35	@ 0x23
 80016c6:	fa00 f203 	lsl.w	r2, r0, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	430a      	orrs	r2, r1
 80016d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80016d2:	e01b      	b.n	800170c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	685a      	ldr	r2, [r3, #4]
 80016de:	4613      	mov	r3, r2
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	4413      	add	r3, r2
 80016e4:	3b41      	subs	r3, #65	@ 0x41
 80016e6:	221f      	movs	r2, #31
 80016e8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ec:	43db      	mvns	r3, r3
 80016ee:	4019      	ands	r1, r3
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	6818      	ldr	r0, [r3, #0]
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	685a      	ldr	r2, [r3, #4]
 80016f8:	4613      	mov	r3, r2
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	4413      	add	r3, r2
 80016fe:	3b41      	subs	r3, #65	@ 0x41
 8001700:	fa00 f203 	lsl.w	r2, r0, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	430a      	orrs	r2, r1
 800170a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2b09      	cmp	r3, #9
 8001712:	d91c      	bls.n	800174e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	68d9      	ldr	r1, [r3, #12]
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	4613      	mov	r3, r2
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	4413      	add	r3, r2
 8001724:	3b1e      	subs	r3, #30
 8001726:	2207      	movs	r2, #7
 8001728:	fa02 f303 	lsl.w	r3, r2, r3
 800172c:	43db      	mvns	r3, r3
 800172e:	4019      	ands	r1, r3
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	6898      	ldr	r0, [r3, #8]
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	4613      	mov	r3, r2
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	4413      	add	r3, r2
 800173e:	3b1e      	subs	r3, #30
 8001740:	fa00 f203 	lsl.w	r2, r0, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	430a      	orrs	r2, r1
 800174a:	60da      	str	r2, [r3, #12]
 800174c:	e019      	b.n	8001782 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	6919      	ldr	r1, [r3, #16]
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	4613      	mov	r3, r2
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	4413      	add	r3, r2
 800175e:	2207      	movs	r2, #7
 8001760:	fa02 f303 	lsl.w	r3, r2, r3
 8001764:	43db      	mvns	r3, r3
 8001766:	4019      	ands	r1, r3
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	6898      	ldr	r0, [r3, #8]
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	4613      	mov	r3, r2
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	4413      	add	r3, r2
 8001776:	fa00 f203 	lsl.w	r2, r0, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	430a      	orrs	r2, r1
 8001780:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2b10      	cmp	r3, #16
 8001788:	d003      	beq.n	8001792 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800178e:	2b11      	cmp	r3, #17
 8001790:	d132      	bne.n	80017f8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a1d      	ldr	r2, [pc, #116]	@ (800180c <HAL_ADC_ConfigChannel+0x1e4>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d125      	bne.n	80017e8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d126      	bne.n	80017f8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	689a      	ldr	r2, [r3, #8]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80017b8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	2b10      	cmp	r3, #16
 80017c0:	d11a      	bne.n	80017f8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80017c2:	4b13      	ldr	r3, [pc, #76]	@ (8001810 <HAL_ADC_ConfigChannel+0x1e8>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a13      	ldr	r2, [pc, #76]	@ (8001814 <HAL_ADC_ConfigChannel+0x1ec>)
 80017c8:	fba2 2303 	umull	r2, r3, r2, r3
 80017cc:	0c9a      	lsrs	r2, r3, #18
 80017ce:	4613      	mov	r3, r2
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	4413      	add	r3, r2
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017d8:	e002      	b.n	80017e0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	3b01      	subs	r3, #1
 80017de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d1f9      	bne.n	80017da <HAL_ADC_ConfigChannel+0x1b2>
 80017e6:	e007      	b.n	80017f8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ec:	f043 0220 	orr.w	r2, r3, #32
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2200      	movs	r2, #0
 80017fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001800:	7bfb      	ldrb	r3, [r7, #15]
}
 8001802:	4618      	mov	r0, r3
 8001804:	3714      	adds	r7, #20
 8001806:	46bd      	mov	sp, r7
 8001808:	bc80      	pop	{r7}
 800180a:	4770      	bx	lr
 800180c:	40012400 	.word	0x40012400
 8001810:	20000cc0 	.word	0x20000cc0
 8001814:	431bde83 	.word	0x431bde83

08001818 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001820:	2300      	movs	r3, #0
 8001822:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f003 0301 	and.w	r3, r3, #1
 800182e:	2b01      	cmp	r3, #1
 8001830:	d12e      	bne.n	8001890 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	689a      	ldr	r2, [r3, #8]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f022 0201 	bic.w	r2, r2, #1
 8001840:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001842:	f7ff fdeb 	bl	800141c <HAL_GetTick>
 8001846:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001848:	e01b      	b.n	8001882 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800184a:	f7ff fde7 	bl	800141c <HAL_GetTick>
 800184e:	4602      	mov	r2, r0
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	2b02      	cmp	r3, #2
 8001856:	d914      	bls.n	8001882 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	2b01      	cmp	r3, #1
 8001864:	d10d      	bne.n	8001882 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800186a:	f043 0210 	orr.w	r2, r3, #16
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001876:	f043 0201 	orr.w	r2, r3, #1
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e007      	b.n	8001892 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	f003 0301 	and.w	r3, r3, #1
 800188c:	2b01      	cmp	r3, #1
 800188e:	d0dc      	beq.n	800184a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
	...

0800189c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800189c:	b480      	push	{r7}
 800189e:	b085      	sub	sp, #20
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f003 0307 	and.w	r3, r3, #7
 80018aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018ac:	4b0c      	ldr	r3, [pc, #48]	@ (80018e0 <__NVIC_SetPriorityGrouping+0x44>)
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018b2:	68ba      	ldr	r2, [r7, #8]
 80018b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018b8:	4013      	ands	r3, r2
 80018ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ce:	4a04      	ldr	r2, [pc, #16]	@ (80018e0 <__NVIC_SetPriorityGrouping+0x44>)
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	60d3      	str	r3, [r2, #12]
}
 80018d4:	bf00      	nop
 80018d6:	3714      	adds	r7, #20
 80018d8:	46bd      	mov	sp, r7
 80018da:	bc80      	pop	{r7}
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	e000ed00 	.word	0xe000ed00

080018e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018e8:	4b04      	ldr	r3, [pc, #16]	@ (80018fc <__NVIC_GetPriorityGrouping+0x18>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	0a1b      	lsrs	r3, r3, #8
 80018ee:	f003 0307 	and.w	r3, r3, #7
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bc80      	pop	{r7}
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	e000ed00 	.word	0xe000ed00

08001900 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	6039      	str	r1, [r7, #0]
 800190a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800190c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001910:	2b00      	cmp	r3, #0
 8001912:	db0a      	blt.n	800192a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	b2da      	uxtb	r2, r3
 8001918:	490c      	ldr	r1, [pc, #48]	@ (800194c <__NVIC_SetPriority+0x4c>)
 800191a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191e:	0112      	lsls	r2, r2, #4
 8001920:	b2d2      	uxtb	r2, r2
 8001922:	440b      	add	r3, r1
 8001924:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001928:	e00a      	b.n	8001940 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	b2da      	uxtb	r2, r3
 800192e:	4908      	ldr	r1, [pc, #32]	@ (8001950 <__NVIC_SetPriority+0x50>)
 8001930:	79fb      	ldrb	r3, [r7, #7]
 8001932:	f003 030f 	and.w	r3, r3, #15
 8001936:	3b04      	subs	r3, #4
 8001938:	0112      	lsls	r2, r2, #4
 800193a:	b2d2      	uxtb	r2, r2
 800193c:	440b      	add	r3, r1
 800193e:	761a      	strb	r2, [r3, #24]
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	e000e100 	.word	0xe000e100
 8001950:	e000ed00 	.word	0xe000ed00

08001954 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001954:	b480      	push	{r7}
 8001956:	b089      	sub	sp, #36	@ 0x24
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f003 0307 	and.w	r3, r3, #7
 8001966:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	f1c3 0307 	rsb	r3, r3, #7
 800196e:	2b04      	cmp	r3, #4
 8001970:	bf28      	it	cs
 8001972:	2304      	movcs	r3, #4
 8001974:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	3304      	adds	r3, #4
 800197a:	2b06      	cmp	r3, #6
 800197c:	d902      	bls.n	8001984 <NVIC_EncodePriority+0x30>
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	3b03      	subs	r3, #3
 8001982:	e000      	b.n	8001986 <NVIC_EncodePriority+0x32>
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001988:	f04f 32ff 	mov.w	r2, #4294967295
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	fa02 f303 	lsl.w	r3, r2, r3
 8001992:	43da      	mvns	r2, r3
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	401a      	ands	r2, r3
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800199c:	f04f 31ff 	mov.w	r1, #4294967295
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	fa01 f303 	lsl.w	r3, r1, r3
 80019a6:	43d9      	mvns	r1, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019ac:	4313      	orrs	r3, r2
         );
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3724      	adds	r7, #36	@ 0x24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bc80      	pop	{r7}
 80019b6:	4770      	bx	lr

080019b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	3b01      	subs	r3, #1
 80019c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019c8:	d301      	bcc.n	80019ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019ca:	2301      	movs	r3, #1
 80019cc:	e00f      	b.n	80019ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ce:	4a0a      	ldr	r2, [pc, #40]	@ (80019f8 <SysTick_Config+0x40>)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	3b01      	subs	r3, #1
 80019d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019d6:	210f      	movs	r1, #15
 80019d8:	f04f 30ff 	mov.w	r0, #4294967295
 80019dc:	f7ff ff90 	bl	8001900 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019e0:	4b05      	ldr	r3, [pc, #20]	@ (80019f8 <SysTick_Config+0x40>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019e6:	4b04      	ldr	r3, [pc, #16]	@ (80019f8 <SysTick_Config+0x40>)
 80019e8:	2207      	movs	r2, #7
 80019ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019ec:	2300      	movs	r3, #0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	e000e010 	.word	0xe000e010

080019fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f7ff ff49 	bl	800189c <__NVIC_SetPriorityGrouping>
}
 8001a0a:	bf00      	nop
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b086      	sub	sp, #24
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	4603      	mov	r3, r0
 8001a1a:	60b9      	str	r1, [r7, #8]
 8001a1c:	607a      	str	r2, [r7, #4]
 8001a1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a24:	f7ff ff5e 	bl	80018e4 <__NVIC_GetPriorityGrouping>
 8001a28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	68b9      	ldr	r1, [r7, #8]
 8001a2e:	6978      	ldr	r0, [r7, #20]
 8001a30:	f7ff ff90 	bl	8001954 <NVIC_EncodePriority>
 8001a34:	4602      	mov	r2, r0
 8001a36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a3a:	4611      	mov	r1, r2
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff ff5f 	bl	8001900 <__NVIC_SetPriority>
}
 8001a42:	bf00      	nop
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b082      	sub	sp, #8
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f7ff ffb0 	bl	80019b8 <SysTick_Config>
 8001a58:	4603      	mov	r3, r0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
	...

08001a64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b08b      	sub	sp, #44	@ 0x2c
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a72:	2300      	movs	r3, #0
 8001a74:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a76:	e169      	b.n	8001d4c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a78:	2201      	movs	r2, #1
 8001a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	69fa      	ldr	r2, [r7, #28]
 8001a88:	4013      	ands	r3, r2
 8001a8a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a8c:	69ba      	ldr	r2, [r7, #24]
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	f040 8158 	bne.w	8001d46 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	4a9a      	ldr	r2, [pc, #616]	@ (8001d04 <HAL_GPIO_Init+0x2a0>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d05e      	beq.n	8001b5e <HAL_GPIO_Init+0xfa>
 8001aa0:	4a98      	ldr	r2, [pc, #608]	@ (8001d04 <HAL_GPIO_Init+0x2a0>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d875      	bhi.n	8001b92 <HAL_GPIO_Init+0x12e>
 8001aa6:	4a98      	ldr	r2, [pc, #608]	@ (8001d08 <HAL_GPIO_Init+0x2a4>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d058      	beq.n	8001b5e <HAL_GPIO_Init+0xfa>
 8001aac:	4a96      	ldr	r2, [pc, #600]	@ (8001d08 <HAL_GPIO_Init+0x2a4>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d86f      	bhi.n	8001b92 <HAL_GPIO_Init+0x12e>
 8001ab2:	4a96      	ldr	r2, [pc, #600]	@ (8001d0c <HAL_GPIO_Init+0x2a8>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d052      	beq.n	8001b5e <HAL_GPIO_Init+0xfa>
 8001ab8:	4a94      	ldr	r2, [pc, #592]	@ (8001d0c <HAL_GPIO_Init+0x2a8>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d869      	bhi.n	8001b92 <HAL_GPIO_Init+0x12e>
 8001abe:	4a94      	ldr	r2, [pc, #592]	@ (8001d10 <HAL_GPIO_Init+0x2ac>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d04c      	beq.n	8001b5e <HAL_GPIO_Init+0xfa>
 8001ac4:	4a92      	ldr	r2, [pc, #584]	@ (8001d10 <HAL_GPIO_Init+0x2ac>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d863      	bhi.n	8001b92 <HAL_GPIO_Init+0x12e>
 8001aca:	4a92      	ldr	r2, [pc, #584]	@ (8001d14 <HAL_GPIO_Init+0x2b0>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d046      	beq.n	8001b5e <HAL_GPIO_Init+0xfa>
 8001ad0:	4a90      	ldr	r2, [pc, #576]	@ (8001d14 <HAL_GPIO_Init+0x2b0>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d85d      	bhi.n	8001b92 <HAL_GPIO_Init+0x12e>
 8001ad6:	2b12      	cmp	r3, #18
 8001ad8:	d82a      	bhi.n	8001b30 <HAL_GPIO_Init+0xcc>
 8001ada:	2b12      	cmp	r3, #18
 8001adc:	d859      	bhi.n	8001b92 <HAL_GPIO_Init+0x12e>
 8001ade:	a201      	add	r2, pc, #4	@ (adr r2, 8001ae4 <HAL_GPIO_Init+0x80>)
 8001ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ae4:	08001b5f 	.word	0x08001b5f
 8001ae8:	08001b39 	.word	0x08001b39
 8001aec:	08001b4b 	.word	0x08001b4b
 8001af0:	08001b8d 	.word	0x08001b8d
 8001af4:	08001b93 	.word	0x08001b93
 8001af8:	08001b93 	.word	0x08001b93
 8001afc:	08001b93 	.word	0x08001b93
 8001b00:	08001b93 	.word	0x08001b93
 8001b04:	08001b93 	.word	0x08001b93
 8001b08:	08001b93 	.word	0x08001b93
 8001b0c:	08001b93 	.word	0x08001b93
 8001b10:	08001b93 	.word	0x08001b93
 8001b14:	08001b93 	.word	0x08001b93
 8001b18:	08001b93 	.word	0x08001b93
 8001b1c:	08001b93 	.word	0x08001b93
 8001b20:	08001b93 	.word	0x08001b93
 8001b24:	08001b93 	.word	0x08001b93
 8001b28:	08001b41 	.word	0x08001b41
 8001b2c:	08001b55 	.word	0x08001b55
 8001b30:	4a79      	ldr	r2, [pc, #484]	@ (8001d18 <HAL_GPIO_Init+0x2b4>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d013      	beq.n	8001b5e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b36:	e02c      	b.n	8001b92 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	623b      	str	r3, [r7, #32]
          break;
 8001b3e:	e029      	b.n	8001b94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	3304      	adds	r3, #4
 8001b46:	623b      	str	r3, [r7, #32]
          break;
 8001b48:	e024      	b.n	8001b94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	68db      	ldr	r3, [r3, #12]
 8001b4e:	3308      	adds	r3, #8
 8001b50:	623b      	str	r3, [r7, #32]
          break;
 8001b52:	e01f      	b.n	8001b94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	330c      	adds	r3, #12
 8001b5a:	623b      	str	r3, [r7, #32]
          break;
 8001b5c:	e01a      	b.n	8001b94 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d102      	bne.n	8001b6c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b66:	2304      	movs	r3, #4
 8001b68:	623b      	str	r3, [r7, #32]
          break;
 8001b6a:	e013      	b.n	8001b94 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d105      	bne.n	8001b80 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b74:	2308      	movs	r3, #8
 8001b76:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	69fa      	ldr	r2, [r7, #28]
 8001b7c:	611a      	str	r2, [r3, #16]
          break;
 8001b7e:	e009      	b.n	8001b94 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b80:	2308      	movs	r3, #8
 8001b82:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	69fa      	ldr	r2, [r7, #28]
 8001b88:	615a      	str	r2, [r3, #20]
          break;
 8001b8a:	e003      	b.n	8001b94 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	623b      	str	r3, [r7, #32]
          break;
 8001b90:	e000      	b.n	8001b94 <HAL_GPIO_Init+0x130>
          break;
 8001b92:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	2bff      	cmp	r3, #255	@ 0xff
 8001b98:	d801      	bhi.n	8001b9e <HAL_GPIO_Init+0x13a>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	e001      	b.n	8001ba2 <HAL_GPIO_Init+0x13e>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	3304      	adds	r3, #4
 8001ba2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	2bff      	cmp	r3, #255	@ 0xff
 8001ba8:	d802      	bhi.n	8001bb0 <HAL_GPIO_Init+0x14c>
 8001baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	e002      	b.n	8001bb6 <HAL_GPIO_Init+0x152>
 8001bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb2:	3b08      	subs	r3, #8
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	210f      	movs	r1, #15
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	401a      	ands	r2, r3
 8001bc8:	6a39      	ldr	r1, [r7, #32]
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd0:	431a      	orrs	r2, r3
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	f000 80b1 	beq.w	8001d46 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001be4:	4b4d      	ldr	r3, [pc, #308]	@ (8001d1c <HAL_GPIO_Init+0x2b8>)
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	4a4c      	ldr	r2, [pc, #304]	@ (8001d1c <HAL_GPIO_Init+0x2b8>)
 8001bea:	f043 0301 	orr.w	r3, r3, #1
 8001bee:	6193      	str	r3, [r2, #24]
 8001bf0:	4b4a      	ldr	r3, [pc, #296]	@ (8001d1c <HAL_GPIO_Init+0x2b8>)
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	f003 0301 	and.w	r3, r3, #1
 8001bf8:	60bb      	str	r3, [r7, #8]
 8001bfa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001bfc:	4a48      	ldr	r2, [pc, #288]	@ (8001d20 <HAL_GPIO_Init+0x2bc>)
 8001bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c00:	089b      	lsrs	r3, r3, #2
 8001c02:	3302      	adds	r3, #2
 8001c04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c08:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0c:	f003 0303 	and.w	r3, r3, #3
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	220f      	movs	r2, #15
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	43db      	mvns	r3, r3
 8001c1a:	68fa      	ldr	r2, [r7, #12]
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	4a40      	ldr	r2, [pc, #256]	@ (8001d24 <HAL_GPIO_Init+0x2c0>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d013      	beq.n	8001c50 <HAL_GPIO_Init+0x1ec>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	4a3f      	ldr	r2, [pc, #252]	@ (8001d28 <HAL_GPIO_Init+0x2c4>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d00d      	beq.n	8001c4c <HAL_GPIO_Init+0x1e8>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	4a3e      	ldr	r2, [pc, #248]	@ (8001d2c <HAL_GPIO_Init+0x2c8>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d007      	beq.n	8001c48 <HAL_GPIO_Init+0x1e4>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	4a3d      	ldr	r2, [pc, #244]	@ (8001d30 <HAL_GPIO_Init+0x2cc>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d101      	bne.n	8001c44 <HAL_GPIO_Init+0x1e0>
 8001c40:	2303      	movs	r3, #3
 8001c42:	e006      	b.n	8001c52 <HAL_GPIO_Init+0x1ee>
 8001c44:	2304      	movs	r3, #4
 8001c46:	e004      	b.n	8001c52 <HAL_GPIO_Init+0x1ee>
 8001c48:	2302      	movs	r3, #2
 8001c4a:	e002      	b.n	8001c52 <HAL_GPIO_Init+0x1ee>
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e000      	b.n	8001c52 <HAL_GPIO_Init+0x1ee>
 8001c50:	2300      	movs	r3, #0
 8001c52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c54:	f002 0203 	and.w	r2, r2, #3
 8001c58:	0092      	lsls	r2, r2, #2
 8001c5a:	4093      	lsls	r3, r2
 8001c5c:	68fa      	ldr	r2, [r7, #12]
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c62:	492f      	ldr	r1, [pc, #188]	@ (8001d20 <HAL_GPIO_Init+0x2bc>)
 8001c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c66:	089b      	lsrs	r3, r3, #2
 8001c68:	3302      	adds	r3, #2
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d006      	beq.n	8001c8a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c7c:	4b2d      	ldr	r3, [pc, #180]	@ (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001c7e:	689a      	ldr	r2, [r3, #8]
 8001c80:	492c      	ldr	r1, [pc, #176]	@ (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001c82:	69bb      	ldr	r3, [r7, #24]
 8001c84:	4313      	orrs	r3, r2
 8001c86:	608b      	str	r3, [r1, #8]
 8001c88:	e006      	b.n	8001c98 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c8a:	4b2a      	ldr	r3, [pc, #168]	@ (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001c8c:	689a      	ldr	r2, [r3, #8]
 8001c8e:	69bb      	ldr	r3, [r7, #24]
 8001c90:	43db      	mvns	r3, r3
 8001c92:	4928      	ldr	r1, [pc, #160]	@ (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001c94:	4013      	ands	r3, r2
 8001c96:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d006      	beq.n	8001cb2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ca4:	4b23      	ldr	r3, [pc, #140]	@ (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001ca6:	68da      	ldr	r2, [r3, #12]
 8001ca8:	4922      	ldr	r1, [pc, #136]	@ (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001caa:	69bb      	ldr	r3, [r7, #24]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	60cb      	str	r3, [r1, #12]
 8001cb0:	e006      	b.n	8001cc0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cb2:	4b20      	ldr	r3, [pc, #128]	@ (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001cb4:	68da      	ldr	r2, [r3, #12]
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	491e      	ldr	r1, [pc, #120]	@ (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d006      	beq.n	8001cda <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ccc:	4b19      	ldr	r3, [pc, #100]	@ (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001cce:	685a      	ldr	r2, [r3, #4]
 8001cd0:	4918      	ldr	r1, [pc, #96]	@ (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	604b      	str	r3, [r1, #4]
 8001cd8:	e006      	b.n	8001ce8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cda:	4b16      	ldr	r3, [pc, #88]	@ (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001cdc:	685a      	ldr	r2, [r3, #4]
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	43db      	mvns	r3, r3
 8001ce2:	4914      	ldr	r1, [pc, #80]	@ (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d021      	beq.n	8001d38 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	490e      	ldr	r1, [pc, #56]	@ (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	600b      	str	r3, [r1, #0]
 8001d00:	e021      	b.n	8001d46 <HAL_GPIO_Init+0x2e2>
 8001d02:	bf00      	nop
 8001d04:	10320000 	.word	0x10320000
 8001d08:	10310000 	.word	0x10310000
 8001d0c:	10220000 	.word	0x10220000
 8001d10:	10210000 	.word	0x10210000
 8001d14:	10120000 	.word	0x10120000
 8001d18:	10110000 	.word	0x10110000
 8001d1c:	40021000 	.word	0x40021000
 8001d20:	40010000 	.word	0x40010000
 8001d24:	40010800 	.word	0x40010800
 8001d28:	40010c00 	.word	0x40010c00
 8001d2c:	40011000 	.word	0x40011000
 8001d30:	40011400 	.word	0x40011400
 8001d34:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d38:	4b0b      	ldr	r3, [pc, #44]	@ (8001d68 <HAL_GPIO_Init+0x304>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	43db      	mvns	r3, r3
 8001d40:	4909      	ldr	r1, [pc, #36]	@ (8001d68 <HAL_GPIO_Init+0x304>)
 8001d42:	4013      	ands	r3, r2
 8001d44:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d48:	3301      	adds	r3, #1
 8001d4a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d52:	fa22 f303 	lsr.w	r3, r2, r3
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	f47f ae8e 	bne.w	8001a78 <HAL_GPIO_Init+0x14>
  }
}
 8001d5c:	bf00      	nop
 8001d5e:	bf00      	nop
 8001d60:	372c      	adds	r7, #44	@ 0x2c
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bc80      	pop	{r7}
 8001d66:	4770      	bx	lr
 8001d68:	40010400 	.word	0x40010400

08001d6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	460b      	mov	r3, r1
 8001d76:	807b      	strh	r3, [r7, #2]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d7c:	787b      	ldrb	r3, [r7, #1]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d003      	beq.n	8001d8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d82:	887a      	ldrh	r2, [r7, #2]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d88:	e003      	b.n	8001d92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d8a:	887b      	ldrh	r3, [r7, #2]
 8001d8c:	041a      	lsls	r2, r3, #16
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	611a      	str	r2, [r3, #16]
}
 8001d92:	bf00      	nop
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bc80      	pop	{r7}
 8001d9a:	4770      	bx	lr

08001d9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b086      	sub	sp, #24
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e304      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f000 8087 	beq.w	8001eca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001dbc:	4b92      	ldr	r3, [pc, #584]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f003 030c 	and.w	r3, r3, #12
 8001dc4:	2b04      	cmp	r3, #4
 8001dc6:	d00c      	beq.n	8001de2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001dc8:	4b8f      	ldr	r3, [pc, #572]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f003 030c 	and.w	r3, r3, #12
 8001dd0:	2b08      	cmp	r3, #8
 8001dd2:	d112      	bne.n	8001dfa <HAL_RCC_OscConfig+0x5e>
 8001dd4:	4b8c      	ldr	r3, [pc, #560]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ddc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001de0:	d10b      	bne.n	8001dfa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001de2:	4b89      	ldr	r3, [pc, #548]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d06c      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x12c>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d168      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e2de      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e02:	d106      	bne.n	8001e12 <HAL_RCC_OscConfig+0x76>
 8001e04:	4b80      	ldr	r3, [pc, #512]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a7f      	ldr	r2, [pc, #508]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001e0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e0e:	6013      	str	r3, [r2, #0]
 8001e10:	e02e      	b.n	8001e70 <HAL_RCC_OscConfig+0xd4>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d10c      	bne.n	8001e34 <HAL_RCC_OscConfig+0x98>
 8001e1a:	4b7b      	ldr	r3, [pc, #492]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a7a      	ldr	r2, [pc, #488]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001e20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e24:	6013      	str	r3, [r2, #0]
 8001e26:	4b78      	ldr	r3, [pc, #480]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a77      	ldr	r2, [pc, #476]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001e2c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e30:	6013      	str	r3, [r2, #0]
 8001e32:	e01d      	b.n	8001e70 <HAL_RCC_OscConfig+0xd4>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e3c:	d10c      	bne.n	8001e58 <HAL_RCC_OscConfig+0xbc>
 8001e3e:	4b72      	ldr	r3, [pc, #456]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a71      	ldr	r2, [pc, #452]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001e44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e48:	6013      	str	r3, [r2, #0]
 8001e4a:	4b6f      	ldr	r3, [pc, #444]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a6e      	ldr	r2, [pc, #440]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001e50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e54:	6013      	str	r3, [r2, #0]
 8001e56:	e00b      	b.n	8001e70 <HAL_RCC_OscConfig+0xd4>
 8001e58:	4b6b      	ldr	r3, [pc, #428]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a6a      	ldr	r2, [pc, #424]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001e5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e62:	6013      	str	r3, [r2, #0]
 8001e64:	4b68      	ldr	r3, [pc, #416]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a67      	ldr	r2, [pc, #412]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001e6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e6e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d013      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e78:	f7ff fad0 	bl	800141c <HAL_GetTick>
 8001e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e7e:	e008      	b.n	8001e92 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e80:	f7ff facc 	bl	800141c <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	2b64      	cmp	r3, #100	@ 0x64
 8001e8c:	d901      	bls.n	8001e92 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e292      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e92:	4b5d      	ldr	r3, [pc, #372]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d0f0      	beq.n	8001e80 <HAL_RCC_OscConfig+0xe4>
 8001e9e:	e014      	b.n	8001eca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea0:	f7ff fabc 	bl	800141c <HAL_GetTick>
 8001ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ea6:	e008      	b.n	8001eba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ea8:	f7ff fab8 	bl	800141c <HAL_GetTick>
 8001eac:	4602      	mov	r2, r0
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	2b64      	cmp	r3, #100	@ 0x64
 8001eb4:	d901      	bls.n	8001eba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e27e      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eba:	4b53      	ldr	r3, [pc, #332]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d1f0      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x10c>
 8001ec6:	e000      	b.n	8001eca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ec8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 0302 	and.w	r3, r3, #2
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d063      	beq.n	8001f9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ed6:	4b4c      	ldr	r3, [pc, #304]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f003 030c 	and.w	r3, r3, #12
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d00b      	beq.n	8001efa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ee2:	4b49      	ldr	r3, [pc, #292]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f003 030c 	and.w	r3, r3, #12
 8001eea:	2b08      	cmp	r3, #8
 8001eec:	d11c      	bne.n	8001f28 <HAL_RCC_OscConfig+0x18c>
 8001eee:	4b46      	ldr	r3, [pc, #280]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d116      	bne.n	8001f28 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001efa:	4b43      	ldr	r3, [pc, #268]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d005      	beq.n	8001f12 <HAL_RCC_OscConfig+0x176>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	695b      	ldr	r3, [r3, #20]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d001      	beq.n	8001f12 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e252      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f12:	4b3d      	ldr	r3, [pc, #244]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	699b      	ldr	r3, [r3, #24]
 8001f1e:	00db      	lsls	r3, r3, #3
 8001f20:	4939      	ldr	r1, [pc, #228]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001f22:	4313      	orrs	r3, r2
 8001f24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f26:	e03a      	b.n	8001f9e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	695b      	ldr	r3, [r3, #20]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d020      	beq.n	8001f72 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f30:	4b36      	ldr	r3, [pc, #216]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f32:	2201      	movs	r2, #1
 8001f34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f36:	f7ff fa71 	bl	800141c <HAL_GetTick>
 8001f3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f3c:	e008      	b.n	8001f50 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f3e:	f7ff fa6d 	bl	800141c <HAL_GetTick>
 8001f42:	4602      	mov	r2, r0
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d901      	bls.n	8001f50 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e233      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f50:	4b2d      	ldr	r3, [pc, #180]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0302 	and.w	r3, r3, #2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d0f0      	beq.n	8001f3e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f5c:	4b2a      	ldr	r3, [pc, #168]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	699b      	ldr	r3, [r3, #24]
 8001f68:	00db      	lsls	r3, r3, #3
 8001f6a:	4927      	ldr	r1, [pc, #156]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	600b      	str	r3, [r1, #0]
 8001f70:	e015      	b.n	8001f9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f72:	4b26      	ldr	r3, [pc, #152]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f78:	f7ff fa50 	bl	800141c <HAL_GetTick>
 8001f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f7e:	e008      	b.n	8001f92 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f80:	f7ff fa4c 	bl	800141c <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d901      	bls.n	8001f92 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	e212      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f92:	4b1d      	ldr	r3, [pc, #116]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d1f0      	bne.n	8001f80 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 0308 	and.w	r3, r3, #8
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d03a      	beq.n	8002020 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	69db      	ldr	r3, [r3, #28]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d019      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fb2:	4b17      	ldr	r3, [pc, #92]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fb8:	f7ff fa30 	bl	800141c <HAL_GetTick>
 8001fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fbe:	e008      	b.n	8001fd2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fc0:	f7ff fa2c 	bl	800141c <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e1f2      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8002008 <HAL_RCC_OscConfig+0x26c>)
 8001fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d0f0      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001fde:	2001      	movs	r0, #1
 8001fe0:	f000 fc02 	bl	80027e8 <RCC_Delay>
 8001fe4:	e01c      	b.n	8002020 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fec:	f7ff fa16 	bl	800141c <HAL_GetTick>
 8001ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ff2:	e00f      	b.n	8002014 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ff4:	f7ff fa12 	bl	800141c <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d908      	bls.n	8002014 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e1d8      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
 8002006:	bf00      	nop
 8002008:	40021000 	.word	0x40021000
 800200c:	42420000 	.word	0x42420000
 8002010:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002014:	4b9b      	ldr	r3, [pc, #620]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002018:	f003 0302 	and.w	r3, r3, #2
 800201c:	2b00      	cmp	r3, #0
 800201e:	d1e9      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0304 	and.w	r3, r3, #4
 8002028:	2b00      	cmp	r3, #0
 800202a:	f000 80a6 	beq.w	800217a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800202e:	2300      	movs	r3, #0
 8002030:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002032:	4b94      	ldr	r3, [pc, #592]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002034:	69db      	ldr	r3, [r3, #28]
 8002036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d10d      	bne.n	800205a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800203e:	4b91      	ldr	r3, [pc, #580]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002040:	69db      	ldr	r3, [r3, #28]
 8002042:	4a90      	ldr	r2, [pc, #576]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002044:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002048:	61d3      	str	r3, [r2, #28]
 800204a:	4b8e      	ldr	r3, [pc, #568]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 800204c:	69db      	ldr	r3, [r3, #28]
 800204e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002052:	60bb      	str	r3, [r7, #8]
 8002054:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002056:	2301      	movs	r3, #1
 8002058:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800205a:	4b8b      	ldr	r3, [pc, #556]	@ (8002288 <HAL_RCC_OscConfig+0x4ec>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002062:	2b00      	cmp	r3, #0
 8002064:	d118      	bne.n	8002098 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002066:	4b88      	ldr	r3, [pc, #544]	@ (8002288 <HAL_RCC_OscConfig+0x4ec>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a87      	ldr	r2, [pc, #540]	@ (8002288 <HAL_RCC_OscConfig+0x4ec>)
 800206c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002070:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002072:	f7ff f9d3 	bl	800141c <HAL_GetTick>
 8002076:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002078:	e008      	b.n	800208c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800207a:	f7ff f9cf 	bl	800141c <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	2b64      	cmp	r3, #100	@ 0x64
 8002086:	d901      	bls.n	800208c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e195      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800208c:	4b7e      	ldr	r3, [pc, #504]	@ (8002288 <HAL_RCC_OscConfig+0x4ec>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002094:	2b00      	cmp	r3, #0
 8002096:	d0f0      	beq.n	800207a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	691b      	ldr	r3, [r3, #16]
 800209c:	2b01      	cmp	r3, #1
 800209e:	d106      	bne.n	80020ae <HAL_RCC_OscConfig+0x312>
 80020a0:	4b78      	ldr	r3, [pc, #480]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80020a2:	6a1b      	ldr	r3, [r3, #32]
 80020a4:	4a77      	ldr	r2, [pc, #476]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80020a6:	f043 0301 	orr.w	r3, r3, #1
 80020aa:	6213      	str	r3, [r2, #32]
 80020ac:	e02d      	b.n	800210a <HAL_RCC_OscConfig+0x36e>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d10c      	bne.n	80020d0 <HAL_RCC_OscConfig+0x334>
 80020b6:	4b73      	ldr	r3, [pc, #460]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80020b8:	6a1b      	ldr	r3, [r3, #32]
 80020ba:	4a72      	ldr	r2, [pc, #456]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80020bc:	f023 0301 	bic.w	r3, r3, #1
 80020c0:	6213      	str	r3, [r2, #32]
 80020c2:	4b70      	ldr	r3, [pc, #448]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80020c4:	6a1b      	ldr	r3, [r3, #32]
 80020c6:	4a6f      	ldr	r2, [pc, #444]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80020c8:	f023 0304 	bic.w	r3, r3, #4
 80020cc:	6213      	str	r3, [r2, #32]
 80020ce:	e01c      	b.n	800210a <HAL_RCC_OscConfig+0x36e>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	691b      	ldr	r3, [r3, #16]
 80020d4:	2b05      	cmp	r3, #5
 80020d6:	d10c      	bne.n	80020f2 <HAL_RCC_OscConfig+0x356>
 80020d8:	4b6a      	ldr	r3, [pc, #424]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80020da:	6a1b      	ldr	r3, [r3, #32]
 80020dc:	4a69      	ldr	r2, [pc, #420]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80020de:	f043 0304 	orr.w	r3, r3, #4
 80020e2:	6213      	str	r3, [r2, #32]
 80020e4:	4b67      	ldr	r3, [pc, #412]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80020e6:	6a1b      	ldr	r3, [r3, #32]
 80020e8:	4a66      	ldr	r2, [pc, #408]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80020ea:	f043 0301 	orr.w	r3, r3, #1
 80020ee:	6213      	str	r3, [r2, #32]
 80020f0:	e00b      	b.n	800210a <HAL_RCC_OscConfig+0x36e>
 80020f2:	4b64      	ldr	r3, [pc, #400]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80020f4:	6a1b      	ldr	r3, [r3, #32]
 80020f6:	4a63      	ldr	r2, [pc, #396]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80020f8:	f023 0301 	bic.w	r3, r3, #1
 80020fc:	6213      	str	r3, [r2, #32]
 80020fe:	4b61      	ldr	r3, [pc, #388]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002100:	6a1b      	ldr	r3, [r3, #32]
 8002102:	4a60      	ldr	r2, [pc, #384]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002104:	f023 0304 	bic.w	r3, r3, #4
 8002108:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	691b      	ldr	r3, [r3, #16]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d015      	beq.n	800213e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002112:	f7ff f983 	bl	800141c <HAL_GetTick>
 8002116:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002118:	e00a      	b.n	8002130 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800211a:	f7ff f97f 	bl	800141c <HAL_GetTick>
 800211e:	4602      	mov	r2, r0
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002128:	4293      	cmp	r3, r2
 800212a:	d901      	bls.n	8002130 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e143      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002130:	4b54      	ldr	r3, [pc, #336]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	f003 0302 	and.w	r3, r3, #2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d0ee      	beq.n	800211a <HAL_RCC_OscConfig+0x37e>
 800213c:	e014      	b.n	8002168 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800213e:	f7ff f96d 	bl	800141c <HAL_GetTick>
 8002142:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002144:	e00a      	b.n	800215c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002146:	f7ff f969 	bl	800141c <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002154:	4293      	cmp	r3, r2
 8002156:	d901      	bls.n	800215c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e12d      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800215c:	4b49      	ldr	r3, [pc, #292]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 800215e:	6a1b      	ldr	r3, [r3, #32]
 8002160:	f003 0302 	and.w	r3, r3, #2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d1ee      	bne.n	8002146 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002168:	7dfb      	ldrb	r3, [r7, #23]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d105      	bne.n	800217a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800216e:	4b45      	ldr	r3, [pc, #276]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002170:	69db      	ldr	r3, [r3, #28]
 8002172:	4a44      	ldr	r2, [pc, #272]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002174:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002178:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800217e:	2b00      	cmp	r3, #0
 8002180:	f000 808c 	beq.w	800229c <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8002184:	4b3f      	ldr	r3, [pc, #252]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800218c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002190:	d10e      	bne.n	80021b0 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8002192:	4b3c      	ldr	r3, [pc, #240]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800219a:	2b08      	cmp	r3, #8
 800219c:	d108      	bne.n	80021b0 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 800219e:	4b39      	ldr	r3, [pc, #228]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80021a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80021a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021aa:	d101      	bne.n	80021b0 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e103      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021b4:	2b02      	cmp	r3, #2
 80021b6:	d14e      	bne.n	8002256 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 80021b8:	4b32      	ldr	r3, [pc, #200]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d009      	beq.n	80021d8 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 80021c4:	4b2f      	ldr	r3, [pc, #188]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80021c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d001      	beq.n	80021d8 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e0ef      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 80021d8:	4b2c      	ldr	r3, [pc, #176]	@ (800228c <HAL_RCC_OscConfig+0x4f0>)
 80021da:	2200      	movs	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021de:	f7ff f91d 	bl	800141c <HAL_GetTick>
 80021e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80021e4:	e008      	b.n	80021f8 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80021e6:	f7ff f919 	bl	800141c <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b64      	cmp	r3, #100	@ 0x64
 80021f2:	d901      	bls.n	80021f8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e0df      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80021f8:	4b22      	ldr	r3, [pc, #136]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d1f0      	bne.n	80021e6 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8002204:	4b1f      	ldr	r3, [pc, #124]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002208:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002210:	491c      	ldr	r1, [pc, #112]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002212:	4313      	orrs	r3, r2
 8002214:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8002216:	4b1b      	ldr	r3, [pc, #108]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800221a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002222:	4918      	ldr	r1, [pc, #96]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002224:	4313      	orrs	r3, r2
 8002226:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8002228:	4b18      	ldr	r3, [pc, #96]	@ (800228c <HAL_RCC_OscConfig+0x4f0>)
 800222a:	2201      	movs	r2, #1
 800222c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222e:	f7ff f8f5 	bl	800141c <HAL_GetTick>
 8002232:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8002234:	e008      	b.n	8002248 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002236:	f7ff f8f1 	bl	800141c <HAL_GetTick>
 800223a:	4602      	mov	r2, r0
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	2b64      	cmp	r3, #100	@ 0x64
 8002242:	d901      	bls.n	8002248 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e0b7      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8002248:	4b0e      	ldr	r3, [pc, #56]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0f0      	beq.n	8002236 <HAL_RCC_OscConfig+0x49a>
 8002254:	e022      	b.n	800229c <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8002256:	4b0b      	ldr	r3, [pc, #44]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 8002258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800225a:	4a0a      	ldr	r2, [pc, #40]	@ (8002284 <HAL_RCC_OscConfig+0x4e8>)
 800225c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002260:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8002262:	4b0a      	ldr	r3, [pc, #40]	@ (800228c <HAL_RCC_OscConfig+0x4f0>)
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002268:	f7ff f8d8 	bl	800141c <HAL_GetTick>
 800226c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 800226e:	e00f      	b.n	8002290 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002270:	f7ff f8d4 	bl	800141c <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b64      	cmp	r3, #100	@ 0x64
 800227c:	d908      	bls.n	8002290 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e09a      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
 8002282:	bf00      	nop
 8002284:	40021000 	.word	0x40021000
 8002288:	40007000 	.word	0x40007000
 800228c:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8002290:	4b4b      	ldr	r3, [pc, #300]	@ (80023c0 <HAL_RCC_OscConfig+0x624>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002298:	2b00      	cmp	r3, #0
 800229a:	d1e9      	bne.n	8002270 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	f000 8088 	beq.w	80023b6 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022a6:	4b46      	ldr	r3, [pc, #280]	@ (80023c0 <HAL_RCC_OscConfig+0x624>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f003 030c 	and.w	r3, r3, #12
 80022ae:	2b08      	cmp	r3, #8
 80022b0:	d068      	beq.n	8002384 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6a1b      	ldr	r3, [r3, #32]
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d14d      	bne.n	8002356 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ba:	4b42      	ldr	r3, [pc, #264]	@ (80023c4 <HAL_RCC_OscConfig+0x628>)
 80022bc:	2200      	movs	r2, #0
 80022be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c0:	f7ff f8ac 	bl	800141c <HAL_GetTick>
 80022c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022c6:	e008      	b.n	80022da <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022c8:	f7ff f8a8 	bl	800141c <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d901      	bls.n	80022da <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e06e      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022da:	4b39      	ldr	r3, [pc, #228]	@ (80023c0 <HAL_RCC_OscConfig+0x624>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d1f0      	bne.n	80022c8 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022ee:	d10f      	bne.n	8002310 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 80022f0:	4b33      	ldr	r3, [pc, #204]	@ (80023c0 <HAL_RCC_OscConfig+0x624>)
 80022f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	4931      	ldr	r1, [pc, #196]	@ (80023c0 <HAL_RCC_OscConfig+0x624>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022fe:	4b30      	ldr	r3, [pc, #192]	@ (80023c0 <HAL_RCC_OscConfig+0x624>)
 8002300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002302:	f023 020f 	bic.w	r2, r3, #15
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	68db      	ldr	r3, [r3, #12]
 800230a:	492d      	ldr	r1, [pc, #180]	@ (80023c0 <HAL_RCC_OscConfig+0x624>)
 800230c:	4313      	orrs	r3, r2
 800230e:	62cb      	str	r3, [r1, #44]	@ 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002310:	4b2b      	ldr	r3, [pc, #172]	@ (80023c0 <HAL_RCC_OscConfig+0x624>)
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002320:	430b      	orrs	r3, r1
 8002322:	4927      	ldr	r1, [pc, #156]	@ (80023c0 <HAL_RCC_OscConfig+0x624>)
 8002324:	4313      	orrs	r3, r2
 8002326:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002328:	4b26      	ldr	r3, [pc, #152]	@ (80023c4 <HAL_RCC_OscConfig+0x628>)
 800232a:	2201      	movs	r2, #1
 800232c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800232e:	f7ff f875 	bl	800141c <HAL_GetTick>
 8002332:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002334:	e008      	b.n	8002348 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002336:	f7ff f871 	bl	800141c <HAL_GetTick>
 800233a:	4602      	mov	r2, r0
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d901      	bls.n	8002348 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e037      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002348:	4b1d      	ldr	r3, [pc, #116]	@ (80023c0 <HAL_RCC_OscConfig+0x624>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002350:	2b00      	cmp	r3, #0
 8002352:	d0f0      	beq.n	8002336 <HAL_RCC_OscConfig+0x59a>
 8002354:	e02f      	b.n	80023b6 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002356:	4b1b      	ldr	r3, [pc, #108]	@ (80023c4 <HAL_RCC_OscConfig+0x628>)
 8002358:	2200      	movs	r2, #0
 800235a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800235c:	f7ff f85e 	bl	800141c <HAL_GetTick>
 8002360:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002364:	f7ff f85a 	bl	800141c <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e020      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002376:	4b12      	ldr	r3, [pc, #72]	@ (80023c0 <HAL_RCC_OscConfig+0x624>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1f0      	bne.n	8002364 <HAL_RCC_OscConfig+0x5c8>
 8002382:	e018      	b.n	80023b6 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a1b      	ldr	r3, [r3, #32]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d101      	bne.n	8002390 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e013      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002390:	4b0b      	ldr	r3, [pc, #44]	@ (80023c0 <HAL_RCC_OscConfig+0x624>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d106      	bne.n	80023b2 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d001      	beq.n	80023b6 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e000      	b.n	80023b8 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3718      	adds	r7, #24
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	40021000 	.word	0x40021000
 80023c4:	42420060 	.word	0x42420060

080023c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d101      	bne.n	80023dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e0d0      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023dc:	4b6a      	ldr	r3, [pc, #424]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0307 	and.w	r3, r3, #7
 80023e4:	683a      	ldr	r2, [r7, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d910      	bls.n	800240c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ea:	4b67      	ldr	r3, [pc, #412]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f023 0207 	bic.w	r2, r3, #7
 80023f2:	4965      	ldr	r1, [pc, #404]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023fa:	4b63      	ldr	r3, [pc, #396]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0307 	and.w	r3, r3, #7
 8002402:	683a      	ldr	r2, [r7, #0]
 8002404:	429a      	cmp	r2, r3
 8002406:	d001      	beq.n	800240c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e0b8      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0302 	and.w	r3, r3, #2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d020      	beq.n	800245a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	2b00      	cmp	r3, #0
 8002422:	d005      	beq.n	8002430 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002424:	4b59      	ldr	r3, [pc, #356]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	4a58      	ldr	r2, [pc, #352]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 800242a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800242e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0308 	and.w	r3, r3, #8
 8002438:	2b00      	cmp	r3, #0
 800243a:	d005      	beq.n	8002448 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800243c:	4b53      	ldr	r3, [pc, #332]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	4a52      	ldr	r2, [pc, #328]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002442:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002446:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002448:	4b50      	ldr	r3, [pc, #320]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	494d      	ldr	r1, [pc, #308]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002456:	4313      	orrs	r3, r2
 8002458:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b00      	cmp	r3, #0
 8002464:	d040      	beq.n	80024e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d107      	bne.n	800247e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246e:	4b47      	ldr	r3, [pc, #284]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d115      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e07f      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	2b02      	cmp	r3, #2
 8002484:	d107      	bne.n	8002496 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002486:	4b41      	ldr	r3, [pc, #260]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d109      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e073      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002496:	4b3d      	ldr	r3, [pc, #244]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e06b      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024a6:	4b39      	ldr	r3, [pc, #228]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f023 0203 	bic.w	r2, r3, #3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	4936      	ldr	r1, [pc, #216]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 80024b4:	4313      	orrs	r3, r2
 80024b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024b8:	f7fe ffb0 	bl	800141c <HAL_GetTick>
 80024bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024be:	e00a      	b.n	80024d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024c0:	f7fe ffac 	bl	800141c <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e053      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024d6:	4b2d      	ldr	r3, [pc, #180]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f003 020c 	and.w	r2, r3, #12
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d1eb      	bne.n	80024c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024e8:	4b27      	ldr	r3, [pc, #156]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0307 	and.w	r3, r3, #7
 80024f0:	683a      	ldr	r2, [r7, #0]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d210      	bcs.n	8002518 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024f6:	4b24      	ldr	r3, [pc, #144]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f023 0207 	bic.w	r2, r3, #7
 80024fe:	4922      	ldr	r1, [pc, #136]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	4313      	orrs	r3, r2
 8002504:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002506:	4b20      	ldr	r3, [pc, #128]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0307 	and.w	r3, r3, #7
 800250e:	683a      	ldr	r2, [r7, #0]
 8002510:	429a      	cmp	r2, r3
 8002512:	d001      	beq.n	8002518 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e032      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	2b00      	cmp	r3, #0
 8002522:	d008      	beq.n	8002536 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002524:	4b19      	ldr	r3, [pc, #100]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	4916      	ldr	r1, [pc, #88]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002532:	4313      	orrs	r3, r2
 8002534:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0308 	and.w	r3, r3, #8
 800253e:	2b00      	cmp	r3, #0
 8002540:	d009      	beq.n	8002556 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002542:	4b12      	ldr	r3, [pc, #72]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	691b      	ldr	r3, [r3, #16]
 800254e:	00db      	lsls	r3, r3, #3
 8002550:	490e      	ldr	r1, [pc, #56]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002552:	4313      	orrs	r3, r2
 8002554:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002556:	f000 f821 	bl	800259c <HAL_RCC_GetSysClockFreq>
 800255a:	4602      	mov	r2, r0
 800255c:	4b0b      	ldr	r3, [pc, #44]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	091b      	lsrs	r3, r3, #4
 8002562:	f003 030f 	and.w	r3, r3, #15
 8002566:	490a      	ldr	r1, [pc, #40]	@ (8002590 <HAL_RCC_ClockConfig+0x1c8>)
 8002568:	5ccb      	ldrb	r3, [r1, r3]
 800256a:	fa22 f303 	lsr.w	r3, r2, r3
 800256e:	4a09      	ldr	r2, [pc, #36]	@ (8002594 <HAL_RCC_ClockConfig+0x1cc>)
 8002570:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002572:	4b09      	ldr	r3, [pc, #36]	@ (8002598 <HAL_RCC_ClockConfig+0x1d0>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4618      	mov	r0, r3
 8002578:	f7fe ff0e 	bl	8001398 <HAL_InitTick>

  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	40022000 	.word	0x40022000
 800258c:	40021000 	.word	0x40021000
 8002590:	08004b2c 	.word	0x08004b2c
 8002594:	20000cc0 	.word	0x20000cc0
 8002598:	20000cc4 	.word	0x20000cc4

0800259c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800259c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025a0:	b092      	sub	sp, #72	@ 0x48
 80025a2:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025a4:	2300      	movs	r3, #0
 80025a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80025a8:	2300      	movs	r3, #0
 80025aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80025ac:	2300      	movs	r3, #0
 80025ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80025b0:	2300      	movs	r3, #0
 80025b2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t sysclockfreq = 0U;
 80025b4:	2300      	movs	r3, #0
 80025b6:	643b      	str	r3, [r7, #64]	@ 0x40
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 80025b8:	2300      	movs	r3, #0
 80025ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80025bc:	2300      	movs	r3, #0
 80025be:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025c0:	4b6b      	ldr	r3, [pc, #428]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025c8:	f003 030c 	and.w	r3, r3, #12
 80025cc:	2b04      	cmp	r3, #4
 80025ce:	d002      	beq.n	80025d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80025d0:	2b08      	cmp	r3, #8
 80025d2:	d003      	beq.n	80025dc <HAL_RCC_GetSysClockFreq+0x40>
 80025d4:	e0c3      	b.n	800275e <HAL_RCC_GetSysClockFreq+0x1c2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025d6:	4b67      	ldr	r3, [pc, #412]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80025d8:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 80025da:	e0c3      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x1c8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025de:	0c9b      	lsrs	r3, r3, #18
 80025e0:	f003 020f 	and.w	r2, r3, #15
 80025e4:	4b64      	ldr	r3, [pc, #400]	@ (8002778 <HAL_RCC_GetSysClockFreq+0x1dc>)
 80025e6:	5c9b      	ldrb	r3, [r3, r2]
 80025e8:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	f000 80ac 	beq.w	800274e <HAL_RCC_GetSysClockFreq+0x1b2>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 80025f6:	4b5e      	ldr	r3, [pc, #376]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80025f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025fa:	f003 020f 	and.w	r2, r3, #15
 80025fe:	4b5f      	ldr	r3, [pc, #380]	@ (800277c <HAL_RCC_GetSysClockFreq+0x1e0>)
 8002600:	5c9b      	ldrb	r3, [r3, r2]
 8002602:	63bb      	str	r3, [r7, #56]	@ 0x38
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8002604:	4b5a      	ldr	r3, [pc, #360]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8002606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002608:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800260c:	2b00      	cmp	r3, #0
 800260e:	f000 808c 	beq.w	800272a <HAL_RCC_GetSysClockFreq+0x18e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8002612:	4b57      	ldr	r3, [pc, #348]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8002614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002616:	091b      	lsrs	r3, r3, #4
 8002618:	f003 030f 	and.w	r3, r3, #15
 800261c:	3301      	adds	r3, #1
 800261e:	633b      	str	r3, [r7, #48]	@ 0x30
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8002620:	4b53      	ldr	r3, [pc, #332]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8002622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002624:	0a1b      	lsrs	r3, r3, #8
 8002626:	f003 030f 	and.w	r3, r3, #15
 800262a:	3302      	adds	r3, #2
 800262c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 800262e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002630:	2200      	movs	r2, #0
 8002632:	623b      	str	r3, [r7, #32]
 8002634:	627a      	str	r2, [r7, #36]	@ 0x24
 8002636:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002638:	2200      	movs	r2, #0
 800263a:	4618      	mov	r0, r3
 800263c:	4611      	mov	r1, r2
 800263e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002640:	fb00 f203 	mul.w	r2, r0, r3
 8002644:	6a3b      	ldr	r3, [r7, #32]
 8002646:	fb03 f301 	mul.w	r3, r3, r1
 800264a:	4413      	add	r3, r2
 800264c:	6a3a      	ldr	r2, [r7, #32]
 800264e:	fba2 4500 	umull	r4, r5, r2, r0
 8002652:	442b      	add	r3, r5
 8002654:	461d      	mov	r5, r3
 8002656:	4622      	mov	r2, r4
 8002658:	462b      	mov	r3, r5
 800265a:	f04f 0000 	mov.w	r0, #0
 800265e:	f04f 0100 	mov.w	r1, #0
 8002662:	0159      	lsls	r1, r3, #5
 8002664:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002668:	0150      	lsls	r0, r2, #5
 800266a:	4602      	mov	r2, r0
 800266c:	460b      	mov	r3, r1
 800266e:	ebb2 0a04 	subs.w	sl, r2, r4
 8002672:	eb63 0b05 	sbc.w	fp, r3, r5
 8002676:	f04f 0200 	mov.w	r2, #0
 800267a:	f04f 0300 	mov.w	r3, #0
 800267e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002682:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002686:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800268a:	ebb2 080a 	subs.w	r8, r2, sl
 800268e:	eb63 090b 	sbc.w	r9, r3, fp
 8002692:	f04f 0200 	mov.w	r2, #0
 8002696:	f04f 0300 	mov.w	r3, #0
 800269a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800269e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80026a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80026a6:	4690      	mov	r8, r2
 80026a8:	4699      	mov	r9, r3
 80026aa:	eb18 0304 	adds.w	r3, r8, r4
 80026ae:	603b      	str	r3, [r7, #0]
 80026b0:	eb49 0305 	adc.w	r3, r9, r5
 80026b4:	607b      	str	r3, [r7, #4]
 80026b6:	f04f 0200 	mov.w	r2, #0
 80026ba:	f04f 0300 	mov.w	r3, #0
 80026be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80026c2:	4629      	mov	r1, r5
 80026c4:	024b      	lsls	r3, r1, #9
 80026c6:	4620      	mov	r0, r4
 80026c8:	4629      	mov	r1, r5
 80026ca:	4604      	mov	r4, r0
 80026cc:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80026d0:	4601      	mov	r1, r0
 80026d2:	024a      	lsls	r2, r1, #9
 80026d4:	4610      	mov	r0, r2
 80026d6:	4619      	mov	r1, r3
 80026d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026da:	2200      	movs	r2, #0
 80026dc:	613b      	str	r3, [r7, #16]
 80026de:	617a      	str	r2, [r7, #20]
 80026e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026e2:	2200      	movs	r2, #0
 80026e4:	60bb      	str	r3, [r7, #8]
 80026e6:	60fa      	str	r2, [r7, #12]
 80026e8:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80026ec:	4622      	mov	r2, r4
 80026ee:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80026f2:	4645      	mov	r5, r8
 80026f4:	fb05 f202 	mul.w	r2, r5, r2
 80026f8:	46cc      	mov	ip, r9
 80026fa:	4625      	mov	r5, r4
 80026fc:	461c      	mov	r4, r3
 80026fe:	4623      	mov	r3, r4
 8002700:	fb03 f30c 	mul.w	r3, r3, ip
 8002704:	4413      	add	r3, r2
 8002706:	4622      	mov	r2, r4
 8002708:	4644      	mov	r4, r8
 800270a:	fba2 2404 	umull	r2, r4, r2, r4
 800270e:	61fc      	str	r4, [r7, #28]
 8002710:	61ba      	str	r2, [r7, #24]
 8002712:	69fa      	ldr	r2, [r7, #28]
 8002714:	4413      	add	r3, r2
 8002716:	61fb      	str	r3, [r7, #28]
 8002718:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800271c:	f7fd fd8c 	bl	8000238 <__aeabi_uldivmod>
 8002720:	4602      	mov	r2, r0
 8002722:	460b      	mov	r3, r1
 8002724:	4613      	mov	r3, r2
 8002726:	647b      	str	r3, [r7, #68]	@ 0x44
 8002728:	e007      	b.n	800273a <HAL_RCC_GetSysClockFreq+0x19e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 800272a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800272c:	4a11      	ldr	r2, [pc, #68]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800272e:	fb03 f202 	mul.w	r2, r3, r2
 8002732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002734:	fbb2 f3f3 	udiv	r3, r2, r3
 8002738:	647b      	str	r3, [r7, #68]	@ 0x44
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 800273a:	4b0f      	ldr	r3, [pc, #60]	@ (8002778 <HAL_RCC_GetSysClockFreq+0x1dc>)
 800273c:	7b5b      	ldrb	r3, [r3, #13]
 800273e:	461a      	mov	r2, r3
 8002740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002742:	4293      	cmp	r3, r2
 8002744:	d108      	bne.n	8002758 <HAL_RCC_GetSysClockFreq+0x1bc>
        {
          pllclk = pllclk / 2;
 8002746:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002748:	085b      	lsrs	r3, r3, #1
 800274a:	647b      	str	r3, [r7, #68]	@ 0x44
 800274c:	e004      	b.n	8002758 <HAL_RCC_GetSysClockFreq+0x1bc>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800274e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002750:	4a0b      	ldr	r2, [pc, #44]	@ (8002780 <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002752:	fb02 f303 	mul.w	r3, r2, r3
 8002756:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllclk;
 8002758:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800275a:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 800275c:	e002      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x1c8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800275e:	4b05      	ldr	r3, [pc, #20]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002760:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8002762:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002764:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8002766:	4618      	mov	r0, r3
 8002768:	3748      	adds	r7, #72	@ 0x48
 800276a:	46bd      	mov	sp, r7
 800276c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002770:	40021000 	.word	0x40021000
 8002774:	007a1200 	.word	0x007a1200
 8002778:	08004b44 	.word	0x08004b44
 800277c:	08004b54 	.word	0x08004b54
 8002780:	003d0900 	.word	0x003d0900

08002784 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002788:	4b02      	ldr	r3, [pc, #8]	@ (8002794 <HAL_RCC_GetHCLKFreq+0x10>)
 800278a:	681b      	ldr	r3, [r3, #0]
}
 800278c:	4618      	mov	r0, r3
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr
 8002794:	20000cc0 	.word	0x20000cc0

08002798 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800279c:	f7ff fff2 	bl	8002784 <HAL_RCC_GetHCLKFreq>
 80027a0:	4602      	mov	r2, r0
 80027a2:	4b05      	ldr	r3, [pc, #20]	@ (80027b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	0a1b      	lsrs	r3, r3, #8
 80027a8:	f003 0307 	and.w	r3, r3, #7
 80027ac:	4903      	ldr	r1, [pc, #12]	@ (80027bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80027ae:	5ccb      	ldrb	r3, [r1, r3]
 80027b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	40021000 	.word	0x40021000
 80027bc:	08004b3c 	.word	0x08004b3c

080027c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027c4:	f7ff ffde 	bl	8002784 <HAL_RCC_GetHCLKFreq>
 80027c8:	4602      	mov	r2, r0
 80027ca:	4b05      	ldr	r3, [pc, #20]	@ (80027e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	0adb      	lsrs	r3, r3, #11
 80027d0:	f003 0307 	and.w	r3, r3, #7
 80027d4:	4903      	ldr	r1, [pc, #12]	@ (80027e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027d6:	5ccb      	ldrb	r3, [r1, r3]
 80027d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027dc:	4618      	mov	r0, r3
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	40021000 	.word	0x40021000
 80027e4:	08004b3c 	.word	0x08004b3c

080027e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027f0:	4b0a      	ldr	r3, [pc, #40]	@ (800281c <RCC_Delay+0x34>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002820 <RCC_Delay+0x38>)
 80027f6:	fba2 2303 	umull	r2, r3, r2, r3
 80027fa:	0a5b      	lsrs	r3, r3, #9
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	fb02 f303 	mul.w	r3, r2, r3
 8002802:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002804:	bf00      	nop
  }
  while (Delay --);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	1e5a      	subs	r2, r3, #1
 800280a:	60fa      	str	r2, [r7, #12]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d1f9      	bne.n	8002804 <RCC_Delay+0x1c>
}
 8002810:	bf00      	nop
 8002812:	bf00      	nop
 8002814:	3714      	adds	r7, #20
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr
 800281c:	20000cc0 	.word	0x20000cc0
 8002820:	10624dd3 	.word	0x10624dd3

08002824 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b088      	sub	sp, #32
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800282c:	2300      	movs	r3, #0
 800282e:	617b      	str	r3, [r7, #20]
 8002830:	2300      	movs	r3, #0
 8002832:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8002834:	2300      	movs	r3, #0
 8002836:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0301 	and.w	r3, r3, #1
 8002840:	2b00      	cmp	r3, #0
 8002842:	d07d      	beq.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 8002844:	2300      	movs	r3, #0
 8002846:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002848:	4b8b      	ldr	r3, [pc, #556]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800284a:	69db      	ldr	r3, [r3, #28]
 800284c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d10d      	bne.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002854:	4b88      	ldr	r3, [pc, #544]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002856:	69db      	ldr	r3, [r3, #28]
 8002858:	4a87      	ldr	r2, [pc, #540]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800285a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800285e:	61d3      	str	r3, [r2, #28]
 8002860:	4b85      	ldr	r3, [pc, #532]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002862:	69db      	ldr	r3, [r3, #28]
 8002864:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002868:	60fb      	str	r3, [r7, #12]
 800286a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800286c:	2301      	movs	r3, #1
 800286e:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002870:	4b82      	ldr	r3, [pc, #520]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002878:	2b00      	cmp	r3, #0
 800287a:	d118      	bne.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800287c:	4b7f      	ldr	r3, [pc, #508]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a7e      	ldr	r2, [pc, #504]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002882:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002886:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002888:	f7fe fdc8 	bl	800141c <HAL_GetTick>
 800288c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800288e:	e008      	b.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002890:	f7fe fdc4 	bl	800141c <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b64      	cmp	r3, #100	@ 0x64
 800289c:	d901      	bls.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e0e5      	b.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a2:	4b76      	ldr	r3, [pc, #472]	@ (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d0f0      	beq.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80028ae:	4b72      	ldr	r3, [pc, #456]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80028b0:	6a1b      	ldr	r3, [r3, #32]
 80028b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028b6:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d02e      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0xf8>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d027      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80028cc:	4b6a      	ldr	r3, [pc, #424]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80028ce:	6a1b      	ldr	r3, [r3, #32]
 80028d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028d4:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80028d6:	4b6a      	ldr	r3, [pc, #424]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80028d8:	2201      	movs	r2, #1
 80028da:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80028dc:	4b68      	ldr	r3, [pc, #416]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80028de:	2200      	movs	r2, #0
 80028e0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80028e2:	4a65      	ldr	r2, [pc, #404]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d014      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f2:	f7fe fd93 	bl	800141c <HAL_GetTick>
 80028f6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028f8:	e00a      	b.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028fa:	f7fe fd8f 	bl	800141c <HAL_GetTick>
 80028fe:	4602      	mov	r2, r0
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002908:	4293      	cmp	r3, r2
 800290a:	d901      	bls.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e0ae      	b.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002910:	4b59      	ldr	r3, [pc, #356]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002912:	6a1b      	ldr	r3, [r3, #32]
 8002914:	f003 0302 	and.w	r3, r3, #2
 8002918:	2b00      	cmp	r3, #0
 800291a:	d0ee      	beq.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800291c:	4b56      	ldr	r3, [pc, #344]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800291e:	6a1b      	ldr	r3, [r3, #32]
 8002920:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	4953      	ldr	r1, [pc, #332]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800292a:	4313      	orrs	r3, r2
 800292c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800292e:	7efb      	ldrb	r3, [r7, #27]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d105      	bne.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002934:	4b50      	ldr	r3, [pc, #320]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002936:	69db      	ldr	r3, [r3, #28]
 8002938:	4a4f      	ldr	r2, [pc, #316]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800293a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800293e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0302 	and.w	r3, r3, #2
 8002948:	2b00      	cmp	r3, #0
 800294a:	d008      	beq.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800294c:	4b4a      	ldr	r3, [pc, #296]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	4947      	ldr	r1, [pc, #284]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800295a:	4313      	orrs	r3, r2
 800295c:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0304 	and.w	r3, r3, #4
 8002966:	2b00      	cmp	r3, #0
 8002968:	d008      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800296a:	4b43      	ldr	r3, [pc, #268]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800296c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800296e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	4940      	ldr	r1, [pc, #256]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002978:	4313      	orrs	r3, r2
 800297a:	62cb      	str	r3, [r1, #44]	@ 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0308 	and.w	r3, r3, #8
 8002984:	2b00      	cmp	r3, #0
 8002986:	d008      	beq.n	800299a <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8002988:	4b3b      	ldr	r3, [pc, #236]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800298a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800298c:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	691b      	ldr	r3, [r3, #16]
 8002994:	4938      	ldr	r1, [pc, #224]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002996:	4313      	orrs	r3, r2
 8002998:	62cb      	str	r3, [r1, #44]	@ 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 800299a:	4b37      	ldr	r3, [pc, #220]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800299c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800299e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d105      	bne.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 80029a6:	4b34      	ldr	r3, [pc, #208]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80029a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 80029b2:	2301      	movs	r3, #1
 80029b4:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d148      	bne.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 80029bc:	4b2e      	ldr	r3, [pc, #184]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d138      	bne.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 80029c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d009      	beq.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 80029d4:	4b28      	ldr	r3, [pc, #160]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80029d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d001      	beq.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e042      	b.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 80029e8:	4b23      	ldr	r3, [pc, #140]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80029ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	4920      	ldr	r1, [pc, #128]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80029f6:	4313      	orrs	r3, r2
 80029f8:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 80029fa:	4b1f      	ldr	r3, [pc, #124]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80029fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029fe:	f423 4270 	bic.w	r2, r3, #61440	@ 0xf000
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	695b      	ldr	r3, [r3, #20]
 8002a06:	491c      	ldr	r1, [pc, #112]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8002a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a0e:	2201      	movs	r2, #1
 8002a10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a12:	f7fe fd03 	bl	800141c <HAL_GetTick>
 8002a16:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002a18:	e008      	b.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002a1a:	f7fe fcff 	bl	800141c <HAL_GetTick>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	2b64      	cmp	r3, #100	@ 0x64
 8002a26:	d901      	bls.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e020      	b.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002a2c:	4b12      	ldr	r3, [pc, #72]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d0f0      	beq.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8002a38:	e009      	b.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8002a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a3e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	695b      	ldr	r3, [r3, #20]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d001      	beq.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e00f      	b.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 0310 	and.w	r3, r3, #16
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d008      	beq.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a5a:	4b07      	ldr	r3, [pc, #28]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	69db      	ldr	r3, [r3, #28]
 8002a66:	4904      	ldr	r1, [pc, #16]	@ (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3720      	adds	r7, #32
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	40007000 	.word	0x40007000
 8002a80:	42420440 	.word	0x42420440
 8002a84:	42420070 	.word	0x42420070

08002a88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e042      	b.n	8002b20 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d106      	bne.n	8002ab4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f7fe faae 	bl	8001010 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2224      	movs	r2, #36	@ 0x24
 8002ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	68da      	ldr	r2, [r3, #12]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002aca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f000 f971 	bl	8002db4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	691a      	ldr	r2, [r3, #16]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ae0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	695a      	ldr	r2, [r3, #20]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002af0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68da      	ldr	r2, [r3, #12]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2200      	movs	r2, #0
 8002b06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2220      	movs	r2, #32
 8002b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2220      	movs	r2, #32
 8002b14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3708      	adds	r7, #8
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b08a      	sub	sp, #40	@ 0x28
 8002b2c:	af02      	add	r7, sp, #8
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	603b      	str	r3, [r7, #0]
 8002b34:	4613      	mov	r3, r2
 8002b36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	2b20      	cmp	r3, #32
 8002b46:	d175      	bne.n	8002c34 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d002      	beq.n	8002b54 <HAL_UART_Transmit+0x2c>
 8002b4e:	88fb      	ldrh	r3, [r7, #6]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d101      	bne.n	8002b58 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e06e      	b.n	8002c36 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2221      	movs	r2, #33	@ 0x21
 8002b62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b66:	f7fe fc59 	bl	800141c <HAL_GetTick>
 8002b6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	88fa      	ldrh	r2, [r7, #6]
 8002b70:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	88fa      	ldrh	r2, [r7, #6]
 8002b76:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b80:	d108      	bne.n	8002b94 <HAL_UART_Transmit+0x6c>
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	691b      	ldr	r3, [r3, #16]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d104      	bne.n	8002b94 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	61bb      	str	r3, [r7, #24]
 8002b92:	e003      	b.n	8002b9c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002b9c:	e02e      	b.n	8002bfc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	9300      	str	r3, [sp, #0]
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	2180      	movs	r1, #128	@ 0x80
 8002ba8:	68f8      	ldr	r0, [r7, #12]
 8002baa:	f000 f848 	bl	8002c3e <UART_WaitOnFlagUntilTimeout>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d005      	beq.n	8002bc0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e03a      	b.n	8002c36 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d10b      	bne.n	8002bde <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bc6:	69bb      	ldr	r3, [r7, #24]
 8002bc8:	881b      	ldrh	r3, [r3, #0]
 8002bca:	461a      	mov	r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bd4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002bd6:	69bb      	ldr	r3, [r7, #24]
 8002bd8:	3302      	adds	r3, #2
 8002bda:	61bb      	str	r3, [r7, #24]
 8002bdc:	e007      	b.n	8002bee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	781a      	ldrb	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	3301      	adds	r3, #1
 8002bec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	3b01      	subs	r3, #1
 8002bf6:	b29a      	uxth	r2, r3
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1cb      	bne.n	8002b9e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	9300      	str	r3, [sp, #0]
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	2140      	movs	r1, #64	@ 0x40
 8002c10:	68f8      	ldr	r0, [r7, #12]
 8002c12:	f000 f814 	bl	8002c3e <UART_WaitOnFlagUntilTimeout>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d005      	beq.n	8002c28 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2220      	movs	r2, #32
 8002c20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e006      	b.n	8002c36 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002c30:	2300      	movs	r3, #0
 8002c32:	e000      	b.n	8002c36 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002c34:	2302      	movs	r3, #2
  }
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3720      	adds	r7, #32
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b086      	sub	sp, #24
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	60f8      	str	r0, [r7, #12]
 8002c46:	60b9      	str	r1, [r7, #8]
 8002c48:	603b      	str	r3, [r7, #0]
 8002c4a:	4613      	mov	r3, r2
 8002c4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c4e:	e03b      	b.n	8002cc8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c50:	6a3b      	ldr	r3, [r7, #32]
 8002c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c56:	d037      	beq.n	8002cc8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c58:	f7fe fbe0 	bl	800141c <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	6a3a      	ldr	r2, [r7, #32]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d302      	bcc.n	8002c6e <UART_WaitOnFlagUntilTimeout+0x30>
 8002c68:	6a3b      	ldr	r3, [r7, #32]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d101      	bne.n	8002c72 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e03a      	b.n	8002ce8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	f003 0304 	and.w	r3, r3, #4
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d023      	beq.n	8002cc8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	2b80      	cmp	r3, #128	@ 0x80
 8002c84:	d020      	beq.n	8002cc8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	2b40      	cmp	r3, #64	@ 0x40
 8002c8a:	d01d      	beq.n	8002cc8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0308 	and.w	r3, r3, #8
 8002c96:	2b08      	cmp	r3, #8
 8002c98:	d116      	bne.n	8002cc8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	617b      	str	r3, [r7, #20]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	617b      	str	r3, [r7, #20]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	617b      	str	r3, [r7, #20]
 8002cae:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002cb0:	68f8      	ldr	r0, [r7, #12]
 8002cb2:	f000 f81d 	bl	8002cf0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2208      	movs	r2, #8
 8002cba:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e00f      	b.n	8002ce8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	68ba      	ldr	r2, [r7, #8]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	bf0c      	ite	eq
 8002cd8:	2301      	moveq	r3, #1
 8002cda:	2300      	movne	r3, #0
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	461a      	mov	r2, r3
 8002ce0:	79fb      	ldrb	r3, [r7, #7]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d0b4      	beq.n	8002c50 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3718      	adds	r7, #24
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b095      	sub	sp, #84	@ 0x54
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	330c      	adds	r3, #12
 8002cfe:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d02:	e853 3f00 	ldrex	r3, [r3]
 8002d06:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	330c      	adds	r3, #12
 8002d16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d18:	643a      	str	r2, [r7, #64]	@ 0x40
 8002d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d1c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002d1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d20:	e841 2300 	strex	r3, r2, [r1]
 8002d24:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1e5      	bne.n	8002cf8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	3314      	adds	r3, #20
 8002d32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d34:	6a3b      	ldr	r3, [r7, #32]
 8002d36:	e853 3f00 	ldrex	r3, [r3]
 8002d3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	f023 0301 	bic.w	r3, r3, #1
 8002d42:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	3314      	adds	r3, #20
 8002d4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d54:	e841 2300 	strex	r3, r2, [r1]
 8002d58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1e5      	bne.n	8002d2c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d119      	bne.n	8002d9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	330c      	adds	r3, #12
 8002d6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	e853 3f00 	ldrex	r3, [r3]
 8002d76:	60bb      	str	r3, [r7, #8]
   return(result);
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	f023 0310 	bic.w	r3, r3, #16
 8002d7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	330c      	adds	r3, #12
 8002d86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d88:	61ba      	str	r2, [r7, #24]
 8002d8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d8c:	6979      	ldr	r1, [r7, #20]
 8002d8e:	69ba      	ldr	r2, [r7, #24]
 8002d90:	e841 2300 	strex	r3, r2, [r1]
 8002d94:	613b      	str	r3, [r7, #16]
   return(result);
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d1e5      	bne.n	8002d68 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2220      	movs	r2, #32
 8002da0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002daa:	bf00      	nop
 8002dac:	3754      	adds	r7, #84	@ 0x54
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bc80      	pop	{r7}
 8002db2:	4770      	bx	lr

08002db4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	68da      	ldr	r2, [r3, #12]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	689a      	ldr	r2, [r3, #8]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	431a      	orrs	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	695b      	ldr	r3, [r3, #20]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002dee:	f023 030c 	bic.w	r3, r3, #12
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	6812      	ldr	r2, [r2, #0]
 8002df6:	68b9      	ldr	r1, [r7, #8]
 8002df8:	430b      	orrs	r3, r1
 8002dfa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	699a      	ldr	r2, [r3, #24]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a2c      	ldr	r2, [pc, #176]	@ (8002ec8 <UART_SetConfig+0x114>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d103      	bne.n	8002e24 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002e1c:	f7ff fcd0 	bl	80027c0 <HAL_RCC_GetPCLK2Freq>
 8002e20:	60f8      	str	r0, [r7, #12]
 8002e22:	e002      	b.n	8002e2a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002e24:	f7ff fcb8 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 8002e28:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	4413      	add	r3, r2
 8002e32:	009a      	lsls	r2, r3, #2
 8002e34:	441a      	add	r2, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e40:	4a22      	ldr	r2, [pc, #136]	@ (8002ecc <UART_SetConfig+0x118>)
 8002e42:	fba2 2303 	umull	r2, r3, r2, r3
 8002e46:	095b      	lsrs	r3, r3, #5
 8002e48:	0119      	lsls	r1, r3, #4
 8002e4a:	68fa      	ldr	r2, [r7, #12]
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	4413      	add	r3, r2
 8002e52:	009a      	lsls	r2, r3, #2
 8002e54:	441a      	add	r2, r3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e60:	4b1a      	ldr	r3, [pc, #104]	@ (8002ecc <UART_SetConfig+0x118>)
 8002e62:	fba3 0302 	umull	r0, r3, r3, r2
 8002e66:	095b      	lsrs	r3, r3, #5
 8002e68:	2064      	movs	r0, #100	@ 0x64
 8002e6a:	fb00 f303 	mul.w	r3, r0, r3
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	011b      	lsls	r3, r3, #4
 8002e72:	3332      	adds	r3, #50	@ 0x32
 8002e74:	4a15      	ldr	r2, [pc, #84]	@ (8002ecc <UART_SetConfig+0x118>)
 8002e76:	fba2 2303 	umull	r2, r3, r2, r3
 8002e7a:	095b      	lsrs	r3, r3, #5
 8002e7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e80:	4419      	add	r1, r3
 8002e82:	68fa      	ldr	r2, [r7, #12]
 8002e84:	4613      	mov	r3, r2
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	4413      	add	r3, r2
 8002e8a:	009a      	lsls	r2, r3, #2
 8002e8c:	441a      	add	r2, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e98:	4b0c      	ldr	r3, [pc, #48]	@ (8002ecc <UART_SetConfig+0x118>)
 8002e9a:	fba3 0302 	umull	r0, r3, r3, r2
 8002e9e:	095b      	lsrs	r3, r3, #5
 8002ea0:	2064      	movs	r0, #100	@ 0x64
 8002ea2:	fb00 f303 	mul.w	r3, r0, r3
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	011b      	lsls	r3, r3, #4
 8002eaa:	3332      	adds	r3, #50	@ 0x32
 8002eac:	4a07      	ldr	r2, [pc, #28]	@ (8002ecc <UART_SetConfig+0x118>)
 8002eae:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb2:	095b      	lsrs	r3, r3, #5
 8002eb4:	f003 020f 	and.w	r2, r3, #15
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	440a      	add	r2, r1
 8002ebe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002ec0:	bf00      	nop
 8002ec2:	3710      	adds	r7, #16
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	40013800 	.word	0x40013800
 8002ecc:	51eb851f 	.word	0x51eb851f

08002ed0 <__sflush_r>:
 8002ed0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ed6:	0716      	lsls	r6, r2, #28
 8002ed8:	4605      	mov	r5, r0
 8002eda:	460c      	mov	r4, r1
 8002edc:	d454      	bmi.n	8002f88 <__sflush_r+0xb8>
 8002ede:	684b      	ldr	r3, [r1, #4]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	dc02      	bgt.n	8002eea <__sflush_r+0x1a>
 8002ee4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	dd48      	ble.n	8002f7c <__sflush_r+0xac>
 8002eea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002eec:	2e00      	cmp	r6, #0
 8002eee:	d045      	beq.n	8002f7c <__sflush_r+0xac>
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002ef6:	682f      	ldr	r7, [r5, #0]
 8002ef8:	6a21      	ldr	r1, [r4, #32]
 8002efa:	602b      	str	r3, [r5, #0]
 8002efc:	d030      	beq.n	8002f60 <__sflush_r+0x90>
 8002efe:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002f00:	89a3      	ldrh	r3, [r4, #12]
 8002f02:	0759      	lsls	r1, r3, #29
 8002f04:	d505      	bpl.n	8002f12 <__sflush_r+0x42>
 8002f06:	6863      	ldr	r3, [r4, #4]
 8002f08:	1ad2      	subs	r2, r2, r3
 8002f0a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002f0c:	b10b      	cbz	r3, 8002f12 <__sflush_r+0x42>
 8002f0e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002f10:	1ad2      	subs	r2, r2, r3
 8002f12:	2300      	movs	r3, #0
 8002f14:	4628      	mov	r0, r5
 8002f16:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002f18:	6a21      	ldr	r1, [r4, #32]
 8002f1a:	47b0      	blx	r6
 8002f1c:	1c43      	adds	r3, r0, #1
 8002f1e:	89a3      	ldrh	r3, [r4, #12]
 8002f20:	d106      	bne.n	8002f30 <__sflush_r+0x60>
 8002f22:	6829      	ldr	r1, [r5, #0]
 8002f24:	291d      	cmp	r1, #29
 8002f26:	d82b      	bhi.n	8002f80 <__sflush_r+0xb0>
 8002f28:	4a28      	ldr	r2, [pc, #160]	@ (8002fcc <__sflush_r+0xfc>)
 8002f2a:	410a      	asrs	r2, r1
 8002f2c:	07d6      	lsls	r6, r2, #31
 8002f2e:	d427      	bmi.n	8002f80 <__sflush_r+0xb0>
 8002f30:	2200      	movs	r2, #0
 8002f32:	6062      	str	r2, [r4, #4]
 8002f34:	6922      	ldr	r2, [r4, #16]
 8002f36:	04d9      	lsls	r1, r3, #19
 8002f38:	6022      	str	r2, [r4, #0]
 8002f3a:	d504      	bpl.n	8002f46 <__sflush_r+0x76>
 8002f3c:	1c42      	adds	r2, r0, #1
 8002f3e:	d101      	bne.n	8002f44 <__sflush_r+0x74>
 8002f40:	682b      	ldr	r3, [r5, #0]
 8002f42:	b903      	cbnz	r3, 8002f46 <__sflush_r+0x76>
 8002f44:	6560      	str	r0, [r4, #84]	@ 0x54
 8002f46:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002f48:	602f      	str	r7, [r5, #0]
 8002f4a:	b1b9      	cbz	r1, 8002f7c <__sflush_r+0xac>
 8002f4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002f50:	4299      	cmp	r1, r3
 8002f52:	d002      	beq.n	8002f5a <__sflush_r+0x8a>
 8002f54:	4628      	mov	r0, r5
 8002f56:	f000 fb31 	bl	80035bc <_free_r>
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8002f5e:	e00d      	b.n	8002f7c <__sflush_r+0xac>
 8002f60:	2301      	movs	r3, #1
 8002f62:	4628      	mov	r0, r5
 8002f64:	47b0      	blx	r6
 8002f66:	4602      	mov	r2, r0
 8002f68:	1c50      	adds	r0, r2, #1
 8002f6a:	d1c9      	bne.n	8002f00 <__sflush_r+0x30>
 8002f6c:	682b      	ldr	r3, [r5, #0]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d0c6      	beq.n	8002f00 <__sflush_r+0x30>
 8002f72:	2b1d      	cmp	r3, #29
 8002f74:	d001      	beq.n	8002f7a <__sflush_r+0xaa>
 8002f76:	2b16      	cmp	r3, #22
 8002f78:	d11d      	bne.n	8002fb6 <__sflush_r+0xe6>
 8002f7a:	602f      	str	r7, [r5, #0]
 8002f7c:	2000      	movs	r0, #0
 8002f7e:	e021      	b.n	8002fc4 <__sflush_r+0xf4>
 8002f80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f84:	b21b      	sxth	r3, r3
 8002f86:	e01a      	b.n	8002fbe <__sflush_r+0xee>
 8002f88:	690f      	ldr	r7, [r1, #16]
 8002f8a:	2f00      	cmp	r7, #0
 8002f8c:	d0f6      	beq.n	8002f7c <__sflush_r+0xac>
 8002f8e:	0793      	lsls	r3, r2, #30
 8002f90:	bf18      	it	ne
 8002f92:	2300      	movne	r3, #0
 8002f94:	680e      	ldr	r6, [r1, #0]
 8002f96:	bf08      	it	eq
 8002f98:	694b      	ldreq	r3, [r1, #20]
 8002f9a:	1bf6      	subs	r6, r6, r7
 8002f9c:	600f      	str	r7, [r1, #0]
 8002f9e:	608b      	str	r3, [r1, #8]
 8002fa0:	2e00      	cmp	r6, #0
 8002fa2:	ddeb      	ble.n	8002f7c <__sflush_r+0xac>
 8002fa4:	4633      	mov	r3, r6
 8002fa6:	463a      	mov	r2, r7
 8002fa8:	4628      	mov	r0, r5
 8002faa:	6a21      	ldr	r1, [r4, #32]
 8002fac:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8002fb0:	47e0      	blx	ip
 8002fb2:	2800      	cmp	r0, #0
 8002fb4:	dc07      	bgt.n	8002fc6 <__sflush_r+0xf6>
 8002fb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002fba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8002fc2:	81a3      	strh	r3, [r4, #12]
 8002fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002fc6:	4407      	add	r7, r0
 8002fc8:	1a36      	subs	r6, r6, r0
 8002fca:	e7e9      	b.n	8002fa0 <__sflush_r+0xd0>
 8002fcc:	dfbffffe 	.word	0xdfbffffe

08002fd0 <_fflush_r>:
 8002fd0:	b538      	push	{r3, r4, r5, lr}
 8002fd2:	690b      	ldr	r3, [r1, #16]
 8002fd4:	4605      	mov	r5, r0
 8002fd6:	460c      	mov	r4, r1
 8002fd8:	b913      	cbnz	r3, 8002fe0 <_fflush_r+0x10>
 8002fda:	2500      	movs	r5, #0
 8002fdc:	4628      	mov	r0, r5
 8002fde:	bd38      	pop	{r3, r4, r5, pc}
 8002fe0:	b118      	cbz	r0, 8002fea <_fflush_r+0x1a>
 8002fe2:	6a03      	ldr	r3, [r0, #32]
 8002fe4:	b90b      	cbnz	r3, 8002fea <_fflush_r+0x1a>
 8002fe6:	f000 f8bb 	bl	8003160 <__sinit>
 8002fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d0f3      	beq.n	8002fda <_fflush_r+0xa>
 8002ff2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002ff4:	07d0      	lsls	r0, r2, #31
 8002ff6:	d404      	bmi.n	8003002 <_fflush_r+0x32>
 8002ff8:	0599      	lsls	r1, r3, #22
 8002ffa:	d402      	bmi.n	8003002 <_fflush_r+0x32>
 8002ffc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002ffe:	f000 fada 	bl	80035b6 <__retarget_lock_acquire_recursive>
 8003002:	4628      	mov	r0, r5
 8003004:	4621      	mov	r1, r4
 8003006:	f7ff ff63 	bl	8002ed0 <__sflush_r>
 800300a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800300c:	4605      	mov	r5, r0
 800300e:	07da      	lsls	r2, r3, #31
 8003010:	d4e4      	bmi.n	8002fdc <_fflush_r+0xc>
 8003012:	89a3      	ldrh	r3, [r4, #12]
 8003014:	059b      	lsls	r3, r3, #22
 8003016:	d4e1      	bmi.n	8002fdc <_fflush_r+0xc>
 8003018:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800301a:	f000 facd 	bl	80035b8 <__retarget_lock_release_recursive>
 800301e:	e7dd      	b.n	8002fdc <_fflush_r+0xc>

08003020 <fflush>:
 8003020:	4601      	mov	r1, r0
 8003022:	b920      	cbnz	r0, 800302e <fflush+0xe>
 8003024:	4a04      	ldr	r2, [pc, #16]	@ (8003038 <fflush+0x18>)
 8003026:	4905      	ldr	r1, [pc, #20]	@ (800303c <fflush+0x1c>)
 8003028:	4805      	ldr	r0, [pc, #20]	@ (8003040 <fflush+0x20>)
 800302a:	f000 b8b1 	b.w	8003190 <_fwalk_sglue>
 800302e:	4b05      	ldr	r3, [pc, #20]	@ (8003044 <fflush+0x24>)
 8003030:	6818      	ldr	r0, [r3, #0]
 8003032:	f7ff bfcd 	b.w	8002fd0 <_fflush_r>
 8003036:	bf00      	nop
 8003038:	20000ccc 	.word	0x20000ccc
 800303c:	08002fd1 	.word	0x08002fd1
 8003040:	20000cdc 	.word	0x20000cdc
 8003044:	20000cd8 	.word	0x20000cd8

08003048 <std>:
 8003048:	2300      	movs	r3, #0
 800304a:	b510      	push	{r4, lr}
 800304c:	4604      	mov	r4, r0
 800304e:	e9c0 3300 	strd	r3, r3, [r0]
 8003052:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003056:	6083      	str	r3, [r0, #8]
 8003058:	8181      	strh	r1, [r0, #12]
 800305a:	6643      	str	r3, [r0, #100]	@ 0x64
 800305c:	81c2      	strh	r2, [r0, #14]
 800305e:	6183      	str	r3, [r0, #24]
 8003060:	4619      	mov	r1, r3
 8003062:	2208      	movs	r2, #8
 8003064:	305c      	adds	r0, #92	@ 0x5c
 8003066:	f000 fa2d 	bl	80034c4 <memset>
 800306a:	4b0d      	ldr	r3, [pc, #52]	@ (80030a0 <std+0x58>)
 800306c:	6224      	str	r4, [r4, #32]
 800306e:	6263      	str	r3, [r4, #36]	@ 0x24
 8003070:	4b0c      	ldr	r3, [pc, #48]	@ (80030a4 <std+0x5c>)
 8003072:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003074:	4b0c      	ldr	r3, [pc, #48]	@ (80030a8 <std+0x60>)
 8003076:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003078:	4b0c      	ldr	r3, [pc, #48]	@ (80030ac <std+0x64>)
 800307a:	6323      	str	r3, [r4, #48]	@ 0x30
 800307c:	4b0c      	ldr	r3, [pc, #48]	@ (80030b0 <std+0x68>)
 800307e:	429c      	cmp	r4, r3
 8003080:	d006      	beq.n	8003090 <std+0x48>
 8003082:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003086:	4294      	cmp	r4, r2
 8003088:	d002      	beq.n	8003090 <std+0x48>
 800308a:	33d0      	adds	r3, #208	@ 0xd0
 800308c:	429c      	cmp	r4, r3
 800308e:	d105      	bne.n	800309c <std+0x54>
 8003090:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003094:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003098:	f000 ba8c 	b.w	80035b4 <__retarget_lock_init_recursive>
 800309c:	bd10      	pop	{r4, pc}
 800309e:	bf00      	nop
 80030a0:	08003315 	.word	0x08003315
 80030a4:	08003337 	.word	0x08003337
 80030a8:	0800336f 	.word	0x0800336f
 80030ac:	08003393 	.word	0x08003393
 80030b0:	20001054 	.word	0x20001054

080030b4 <stdio_exit_handler>:
 80030b4:	4a02      	ldr	r2, [pc, #8]	@ (80030c0 <stdio_exit_handler+0xc>)
 80030b6:	4903      	ldr	r1, [pc, #12]	@ (80030c4 <stdio_exit_handler+0x10>)
 80030b8:	4803      	ldr	r0, [pc, #12]	@ (80030c8 <stdio_exit_handler+0x14>)
 80030ba:	f000 b869 	b.w	8003190 <_fwalk_sglue>
 80030be:	bf00      	nop
 80030c0:	20000ccc 	.word	0x20000ccc
 80030c4:	08002fd1 	.word	0x08002fd1
 80030c8:	20000cdc 	.word	0x20000cdc

080030cc <cleanup_stdio>:
 80030cc:	6841      	ldr	r1, [r0, #4]
 80030ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003100 <cleanup_stdio+0x34>)
 80030d0:	b510      	push	{r4, lr}
 80030d2:	4299      	cmp	r1, r3
 80030d4:	4604      	mov	r4, r0
 80030d6:	d001      	beq.n	80030dc <cleanup_stdio+0x10>
 80030d8:	f7ff ff7a 	bl	8002fd0 <_fflush_r>
 80030dc:	68a1      	ldr	r1, [r4, #8]
 80030de:	4b09      	ldr	r3, [pc, #36]	@ (8003104 <cleanup_stdio+0x38>)
 80030e0:	4299      	cmp	r1, r3
 80030e2:	d002      	beq.n	80030ea <cleanup_stdio+0x1e>
 80030e4:	4620      	mov	r0, r4
 80030e6:	f7ff ff73 	bl	8002fd0 <_fflush_r>
 80030ea:	68e1      	ldr	r1, [r4, #12]
 80030ec:	4b06      	ldr	r3, [pc, #24]	@ (8003108 <cleanup_stdio+0x3c>)
 80030ee:	4299      	cmp	r1, r3
 80030f0:	d004      	beq.n	80030fc <cleanup_stdio+0x30>
 80030f2:	4620      	mov	r0, r4
 80030f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030f8:	f7ff bf6a 	b.w	8002fd0 <_fflush_r>
 80030fc:	bd10      	pop	{r4, pc}
 80030fe:	bf00      	nop
 8003100:	20001054 	.word	0x20001054
 8003104:	200010bc 	.word	0x200010bc
 8003108:	20001124 	.word	0x20001124

0800310c <global_stdio_init.part.0>:
 800310c:	b510      	push	{r4, lr}
 800310e:	4b0b      	ldr	r3, [pc, #44]	@ (800313c <global_stdio_init.part.0+0x30>)
 8003110:	4c0b      	ldr	r4, [pc, #44]	@ (8003140 <global_stdio_init.part.0+0x34>)
 8003112:	4a0c      	ldr	r2, [pc, #48]	@ (8003144 <global_stdio_init.part.0+0x38>)
 8003114:	4620      	mov	r0, r4
 8003116:	601a      	str	r2, [r3, #0]
 8003118:	2104      	movs	r1, #4
 800311a:	2200      	movs	r2, #0
 800311c:	f7ff ff94 	bl	8003048 <std>
 8003120:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003124:	2201      	movs	r2, #1
 8003126:	2109      	movs	r1, #9
 8003128:	f7ff ff8e 	bl	8003048 <std>
 800312c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003130:	2202      	movs	r2, #2
 8003132:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003136:	2112      	movs	r1, #18
 8003138:	f7ff bf86 	b.w	8003048 <std>
 800313c:	2000118c 	.word	0x2000118c
 8003140:	20001054 	.word	0x20001054
 8003144:	080030b5 	.word	0x080030b5

08003148 <__sfp_lock_acquire>:
 8003148:	4801      	ldr	r0, [pc, #4]	@ (8003150 <__sfp_lock_acquire+0x8>)
 800314a:	f000 ba34 	b.w	80035b6 <__retarget_lock_acquire_recursive>
 800314e:	bf00      	nop
 8003150:	20001195 	.word	0x20001195

08003154 <__sfp_lock_release>:
 8003154:	4801      	ldr	r0, [pc, #4]	@ (800315c <__sfp_lock_release+0x8>)
 8003156:	f000 ba2f 	b.w	80035b8 <__retarget_lock_release_recursive>
 800315a:	bf00      	nop
 800315c:	20001195 	.word	0x20001195

08003160 <__sinit>:
 8003160:	b510      	push	{r4, lr}
 8003162:	4604      	mov	r4, r0
 8003164:	f7ff fff0 	bl	8003148 <__sfp_lock_acquire>
 8003168:	6a23      	ldr	r3, [r4, #32]
 800316a:	b11b      	cbz	r3, 8003174 <__sinit+0x14>
 800316c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003170:	f7ff bff0 	b.w	8003154 <__sfp_lock_release>
 8003174:	4b04      	ldr	r3, [pc, #16]	@ (8003188 <__sinit+0x28>)
 8003176:	6223      	str	r3, [r4, #32]
 8003178:	4b04      	ldr	r3, [pc, #16]	@ (800318c <__sinit+0x2c>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d1f5      	bne.n	800316c <__sinit+0xc>
 8003180:	f7ff ffc4 	bl	800310c <global_stdio_init.part.0>
 8003184:	e7f2      	b.n	800316c <__sinit+0xc>
 8003186:	bf00      	nop
 8003188:	080030cd 	.word	0x080030cd
 800318c:	2000118c 	.word	0x2000118c

08003190 <_fwalk_sglue>:
 8003190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003194:	4607      	mov	r7, r0
 8003196:	4688      	mov	r8, r1
 8003198:	4614      	mov	r4, r2
 800319a:	2600      	movs	r6, #0
 800319c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80031a0:	f1b9 0901 	subs.w	r9, r9, #1
 80031a4:	d505      	bpl.n	80031b2 <_fwalk_sglue+0x22>
 80031a6:	6824      	ldr	r4, [r4, #0]
 80031a8:	2c00      	cmp	r4, #0
 80031aa:	d1f7      	bne.n	800319c <_fwalk_sglue+0xc>
 80031ac:	4630      	mov	r0, r6
 80031ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031b2:	89ab      	ldrh	r3, [r5, #12]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d907      	bls.n	80031c8 <_fwalk_sglue+0x38>
 80031b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80031bc:	3301      	adds	r3, #1
 80031be:	d003      	beq.n	80031c8 <_fwalk_sglue+0x38>
 80031c0:	4629      	mov	r1, r5
 80031c2:	4638      	mov	r0, r7
 80031c4:	47c0      	blx	r8
 80031c6:	4306      	orrs	r6, r0
 80031c8:	3568      	adds	r5, #104	@ 0x68
 80031ca:	e7e9      	b.n	80031a0 <_fwalk_sglue+0x10>

080031cc <iprintf>:
 80031cc:	b40f      	push	{r0, r1, r2, r3}
 80031ce:	b507      	push	{r0, r1, r2, lr}
 80031d0:	4906      	ldr	r1, [pc, #24]	@ (80031ec <iprintf+0x20>)
 80031d2:	ab04      	add	r3, sp, #16
 80031d4:	6808      	ldr	r0, [r1, #0]
 80031d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80031da:	6881      	ldr	r1, [r0, #8]
 80031dc:	9301      	str	r3, [sp, #4]
 80031de:	f000 fc63 	bl	8003aa8 <_vfiprintf_r>
 80031e2:	b003      	add	sp, #12
 80031e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80031e8:	b004      	add	sp, #16
 80031ea:	4770      	bx	lr
 80031ec:	20000cd8 	.word	0x20000cd8

080031f0 <_puts_r>:
 80031f0:	6a03      	ldr	r3, [r0, #32]
 80031f2:	b570      	push	{r4, r5, r6, lr}
 80031f4:	4605      	mov	r5, r0
 80031f6:	460e      	mov	r6, r1
 80031f8:	6884      	ldr	r4, [r0, #8]
 80031fa:	b90b      	cbnz	r3, 8003200 <_puts_r+0x10>
 80031fc:	f7ff ffb0 	bl	8003160 <__sinit>
 8003200:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003202:	07db      	lsls	r3, r3, #31
 8003204:	d405      	bmi.n	8003212 <_puts_r+0x22>
 8003206:	89a3      	ldrh	r3, [r4, #12]
 8003208:	0598      	lsls	r0, r3, #22
 800320a:	d402      	bmi.n	8003212 <_puts_r+0x22>
 800320c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800320e:	f000 f9d2 	bl	80035b6 <__retarget_lock_acquire_recursive>
 8003212:	89a3      	ldrh	r3, [r4, #12]
 8003214:	0719      	lsls	r1, r3, #28
 8003216:	d502      	bpl.n	800321e <_puts_r+0x2e>
 8003218:	6923      	ldr	r3, [r4, #16]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d135      	bne.n	800328a <_puts_r+0x9a>
 800321e:	4621      	mov	r1, r4
 8003220:	4628      	mov	r0, r5
 8003222:	f000 f8f9 	bl	8003418 <__swsetup_r>
 8003226:	b380      	cbz	r0, 800328a <_puts_r+0x9a>
 8003228:	f04f 35ff 	mov.w	r5, #4294967295
 800322c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800322e:	07da      	lsls	r2, r3, #31
 8003230:	d405      	bmi.n	800323e <_puts_r+0x4e>
 8003232:	89a3      	ldrh	r3, [r4, #12]
 8003234:	059b      	lsls	r3, r3, #22
 8003236:	d402      	bmi.n	800323e <_puts_r+0x4e>
 8003238:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800323a:	f000 f9bd 	bl	80035b8 <__retarget_lock_release_recursive>
 800323e:	4628      	mov	r0, r5
 8003240:	bd70      	pop	{r4, r5, r6, pc}
 8003242:	2b00      	cmp	r3, #0
 8003244:	da04      	bge.n	8003250 <_puts_r+0x60>
 8003246:	69a2      	ldr	r2, [r4, #24]
 8003248:	429a      	cmp	r2, r3
 800324a:	dc17      	bgt.n	800327c <_puts_r+0x8c>
 800324c:	290a      	cmp	r1, #10
 800324e:	d015      	beq.n	800327c <_puts_r+0x8c>
 8003250:	6823      	ldr	r3, [r4, #0]
 8003252:	1c5a      	adds	r2, r3, #1
 8003254:	6022      	str	r2, [r4, #0]
 8003256:	7019      	strb	r1, [r3, #0]
 8003258:	68a3      	ldr	r3, [r4, #8]
 800325a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800325e:	3b01      	subs	r3, #1
 8003260:	60a3      	str	r3, [r4, #8]
 8003262:	2900      	cmp	r1, #0
 8003264:	d1ed      	bne.n	8003242 <_puts_r+0x52>
 8003266:	2b00      	cmp	r3, #0
 8003268:	da11      	bge.n	800328e <_puts_r+0x9e>
 800326a:	4622      	mov	r2, r4
 800326c:	210a      	movs	r1, #10
 800326e:	4628      	mov	r0, r5
 8003270:	f000 f893 	bl	800339a <__swbuf_r>
 8003274:	3001      	adds	r0, #1
 8003276:	d0d7      	beq.n	8003228 <_puts_r+0x38>
 8003278:	250a      	movs	r5, #10
 800327a:	e7d7      	b.n	800322c <_puts_r+0x3c>
 800327c:	4622      	mov	r2, r4
 800327e:	4628      	mov	r0, r5
 8003280:	f000 f88b 	bl	800339a <__swbuf_r>
 8003284:	3001      	adds	r0, #1
 8003286:	d1e7      	bne.n	8003258 <_puts_r+0x68>
 8003288:	e7ce      	b.n	8003228 <_puts_r+0x38>
 800328a:	3e01      	subs	r6, #1
 800328c:	e7e4      	b.n	8003258 <_puts_r+0x68>
 800328e:	6823      	ldr	r3, [r4, #0]
 8003290:	1c5a      	adds	r2, r3, #1
 8003292:	6022      	str	r2, [r4, #0]
 8003294:	220a      	movs	r2, #10
 8003296:	701a      	strb	r2, [r3, #0]
 8003298:	e7ee      	b.n	8003278 <_puts_r+0x88>
	...

0800329c <puts>:
 800329c:	4b02      	ldr	r3, [pc, #8]	@ (80032a8 <puts+0xc>)
 800329e:	4601      	mov	r1, r0
 80032a0:	6818      	ldr	r0, [r3, #0]
 80032a2:	f7ff bfa5 	b.w	80031f0 <_puts_r>
 80032a6:	bf00      	nop
 80032a8:	20000cd8 	.word	0x20000cd8

080032ac <sniprintf>:
 80032ac:	b40c      	push	{r2, r3}
 80032ae:	b530      	push	{r4, r5, lr}
 80032b0:	4b17      	ldr	r3, [pc, #92]	@ (8003310 <sniprintf+0x64>)
 80032b2:	1e0c      	subs	r4, r1, #0
 80032b4:	681d      	ldr	r5, [r3, #0]
 80032b6:	b09d      	sub	sp, #116	@ 0x74
 80032b8:	da08      	bge.n	80032cc <sniprintf+0x20>
 80032ba:	238b      	movs	r3, #139	@ 0x8b
 80032bc:	f04f 30ff 	mov.w	r0, #4294967295
 80032c0:	602b      	str	r3, [r5, #0]
 80032c2:	b01d      	add	sp, #116	@ 0x74
 80032c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80032c8:	b002      	add	sp, #8
 80032ca:	4770      	bx	lr
 80032cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80032d0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80032d4:	bf0c      	ite	eq
 80032d6:	4623      	moveq	r3, r4
 80032d8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80032dc:	9304      	str	r3, [sp, #16]
 80032de:	9307      	str	r3, [sp, #28]
 80032e0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80032e4:	9002      	str	r0, [sp, #8]
 80032e6:	9006      	str	r0, [sp, #24]
 80032e8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80032ec:	4628      	mov	r0, r5
 80032ee:	ab21      	add	r3, sp, #132	@ 0x84
 80032f0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80032f2:	a902      	add	r1, sp, #8
 80032f4:	9301      	str	r3, [sp, #4]
 80032f6:	f000 fab3 	bl	8003860 <_svfiprintf_r>
 80032fa:	1c43      	adds	r3, r0, #1
 80032fc:	bfbc      	itt	lt
 80032fe:	238b      	movlt	r3, #139	@ 0x8b
 8003300:	602b      	strlt	r3, [r5, #0]
 8003302:	2c00      	cmp	r4, #0
 8003304:	d0dd      	beq.n	80032c2 <sniprintf+0x16>
 8003306:	2200      	movs	r2, #0
 8003308:	9b02      	ldr	r3, [sp, #8]
 800330a:	701a      	strb	r2, [r3, #0]
 800330c:	e7d9      	b.n	80032c2 <sniprintf+0x16>
 800330e:	bf00      	nop
 8003310:	20000cd8 	.word	0x20000cd8

08003314 <__sread>:
 8003314:	b510      	push	{r4, lr}
 8003316:	460c      	mov	r4, r1
 8003318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800331c:	f000 f8fc 	bl	8003518 <_read_r>
 8003320:	2800      	cmp	r0, #0
 8003322:	bfab      	itete	ge
 8003324:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003326:	89a3      	ldrhlt	r3, [r4, #12]
 8003328:	181b      	addge	r3, r3, r0
 800332a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800332e:	bfac      	ite	ge
 8003330:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003332:	81a3      	strhlt	r3, [r4, #12]
 8003334:	bd10      	pop	{r4, pc}

08003336 <__swrite>:
 8003336:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800333a:	461f      	mov	r7, r3
 800333c:	898b      	ldrh	r3, [r1, #12]
 800333e:	4605      	mov	r5, r0
 8003340:	05db      	lsls	r3, r3, #23
 8003342:	460c      	mov	r4, r1
 8003344:	4616      	mov	r6, r2
 8003346:	d505      	bpl.n	8003354 <__swrite+0x1e>
 8003348:	2302      	movs	r3, #2
 800334a:	2200      	movs	r2, #0
 800334c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003350:	f000 f8d0 	bl	80034f4 <_lseek_r>
 8003354:	89a3      	ldrh	r3, [r4, #12]
 8003356:	4632      	mov	r2, r6
 8003358:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800335c:	81a3      	strh	r3, [r4, #12]
 800335e:	4628      	mov	r0, r5
 8003360:	463b      	mov	r3, r7
 8003362:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003366:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800336a:	f000 b8e7 	b.w	800353c <_write_r>

0800336e <__sseek>:
 800336e:	b510      	push	{r4, lr}
 8003370:	460c      	mov	r4, r1
 8003372:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003376:	f000 f8bd 	bl	80034f4 <_lseek_r>
 800337a:	1c43      	adds	r3, r0, #1
 800337c:	89a3      	ldrh	r3, [r4, #12]
 800337e:	bf15      	itete	ne
 8003380:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003382:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003386:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800338a:	81a3      	strheq	r3, [r4, #12]
 800338c:	bf18      	it	ne
 800338e:	81a3      	strhne	r3, [r4, #12]
 8003390:	bd10      	pop	{r4, pc}

08003392 <__sclose>:
 8003392:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003396:	f000 b89d 	b.w	80034d4 <_close_r>

0800339a <__swbuf_r>:
 800339a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800339c:	460e      	mov	r6, r1
 800339e:	4614      	mov	r4, r2
 80033a0:	4605      	mov	r5, r0
 80033a2:	b118      	cbz	r0, 80033ac <__swbuf_r+0x12>
 80033a4:	6a03      	ldr	r3, [r0, #32]
 80033a6:	b90b      	cbnz	r3, 80033ac <__swbuf_r+0x12>
 80033a8:	f7ff feda 	bl	8003160 <__sinit>
 80033ac:	69a3      	ldr	r3, [r4, #24]
 80033ae:	60a3      	str	r3, [r4, #8]
 80033b0:	89a3      	ldrh	r3, [r4, #12]
 80033b2:	071a      	lsls	r2, r3, #28
 80033b4:	d501      	bpl.n	80033ba <__swbuf_r+0x20>
 80033b6:	6923      	ldr	r3, [r4, #16]
 80033b8:	b943      	cbnz	r3, 80033cc <__swbuf_r+0x32>
 80033ba:	4621      	mov	r1, r4
 80033bc:	4628      	mov	r0, r5
 80033be:	f000 f82b 	bl	8003418 <__swsetup_r>
 80033c2:	b118      	cbz	r0, 80033cc <__swbuf_r+0x32>
 80033c4:	f04f 37ff 	mov.w	r7, #4294967295
 80033c8:	4638      	mov	r0, r7
 80033ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033cc:	6823      	ldr	r3, [r4, #0]
 80033ce:	6922      	ldr	r2, [r4, #16]
 80033d0:	b2f6      	uxtb	r6, r6
 80033d2:	1a98      	subs	r0, r3, r2
 80033d4:	6963      	ldr	r3, [r4, #20]
 80033d6:	4637      	mov	r7, r6
 80033d8:	4283      	cmp	r3, r0
 80033da:	dc05      	bgt.n	80033e8 <__swbuf_r+0x4e>
 80033dc:	4621      	mov	r1, r4
 80033de:	4628      	mov	r0, r5
 80033e0:	f7ff fdf6 	bl	8002fd0 <_fflush_r>
 80033e4:	2800      	cmp	r0, #0
 80033e6:	d1ed      	bne.n	80033c4 <__swbuf_r+0x2a>
 80033e8:	68a3      	ldr	r3, [r4, #8]
 80033ea:	3b01      	subs	r3, #1
 80033ec:	60a3      	str	r3, [r4, #8]
 80033ee:	6823      	ldr	r3, [r4, #0]
 80033f0:	1c5a      	adds	r2, r3, #1
 80033f2:	6022      	str	r2, [r4, #0]
 80033f4:	701e      	strb	r6, [r3, #0]
 80033f6:	6962      	ldr	r2, [r4, #20]
 80033f8:	1c43      	adds	r3, r0, #1
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d004      	beq.n	8003408 <__swbuf_r+0x6e>
 80033fe:	89a3      	ldrh	r3, [r4, #12]
 8003400:	07db      	lsls	r3, r3, #31
 8003402:	d5e1      	bpl.n	80033c8 <__swbuf_r+0x2e>
 8003404:	2e0a      	cmp	r6, #10
 8003406:	d1df      	bne.n	80033c8 <__swbuf_r+0x2e>
 8003408:	4621      	mov	r1, r4
 800340a:	4628      	mov	r0, r5
 800340c:	f7ff fde0 	bl	8002fd0 <_fflush_r>
 8003410:	2800      	cmp	r0, #0
 8003412:	d0d9      	beq.n	80033c8 <__swbuf_r+0x2e>
 8003414:	e7d6      	b.n	80033c4 <__swbuf_r+0x2a>
	...

08003418 <__swsetup_r>:
 8003418:	b538      	push	{r3, r4, r5, lr}
 800341a:	4b29      	ldr	r3, [pc, #164]	@ (80034c0 <__swsetup_r+0xa8>)
 800341c:	4605      	mov	r5, r0
 800341e:	6818      	ldr	r0, [r3, #0]
 8003420:	460c      	mov	r4, r1
 8003422:	b118      	cbz	r0, 800342c <__swsetup_r+0x14>
 8003424:	6a03      	ldr	r3, [r0, #32]
 8003426:	b90b      	cbnz	r3, 800342c <__swsetup_r+0x14>
 8003428:	f7ff fe9a 	bl	8003160 <__sinit>
 800342c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003430:	0719      	lsls	r1, r3, #28
 8003432:	d422      	bmi.n	800347a <__swsetup_r+0x62>
 8003434:	06da      	lsls	r2, r3, #27
 8003436:	d407      	bmi.n	8003448 <__swsetup_r+0x30>
 8003438:	2209      	movs	r2, #9
 800343a:	602a      	str	r2, [r5, #0]
 800343c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003440:	f04f 30ff 	mov.w	r0, #4294967295
 8003444:	81a3      	strh	r3, [r4, #12]
 8003446:	e033      	b.n	80034b0 <__swsetup_r+0x98>
 8003448:	0758      	lsls	r0, r3, #29
 800344a:	d512      	bpl.n	8003472 <__swsetup_r+0x5a>
 800344c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800344e:	b141      	cbz	r1, 8003462 <__swsetup_r+0x4a>
 8003450:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003454:	4299      	cmp	r1, r3
 8003456:	d002      	beq.n	800345e <__swsetup_r+0x46>
 8003458:	4628      	mov	r0, r5
 800345a:	f000 f8af 	bl	80035bc <_free_r>
 800345e:	2300      	movs	r3, #0
 8003460:	6363      	str	r3, [r4, #52]	@ 0x34
 8003462:	89a3      	ldrh	r3, [r4, #12]
 8003464:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003468:	81a3      	strh	r3, [r4, #12]
 800346a:	2300      	movs	r3, #0
 800346c:	6063      	str	r3, [r4, #4]
 800346e:	6923      	ldr	r3, [r4, #16]
 8003470:	6023      	str	r3, [r4, #0]
 8003472:	89a3      	ldrh	r3, [r4, #12]
 8003474:	f043 0308 	orr.w	r3, r3, #8
 8003478:	81a3      	strh	r3, [r4, #12]
 800347a:	6923      	ldr	r3, [r4, #16]
 800347c:	b94b      	cbnz	r3, 8003492 <__swsetup_r+0x7a>
 800347e:	89a3      	ldrh	r3, [r4, #12]
 8003480:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003488:	d003      	beq.n	8003492 <__swsetup_r+0x7a>
 800348a:	4621      	mov	r1, r4
 800348c:	4628      	mov	r0, r5
 800348e:	f000 fdda 	bl	8004046 <__smakebuf_r>
 8003492:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003496:	f013 0201 	ands.w	r2, r3, #1
 800349a:	d00a      	beq.n	80034b2 <__swsetup_r+0x9a>
 800349c:	2200      	movs	r2, #0
 800349e:	60a2      	str	r2, [r4, #8]
 80034a0:	6962      	ldr	r2, [r4, #20]
 80034a2:	4252      	negs	r2, r2
 80034a4:	61a2      	str	r2, [r4, #24]
 80034a6:	6922      	ldr	r2, [r4, #16]
 80034a8:	b942      	cbnz	r2, 80034bc <__swsetup_r+0xa4>
 80034aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80034ae:	d1c5      	bne.n	800343c <__swsetup_r+0x24>
 80034b0:	bd38      	pop	{r3, r4, r5, pc}
 80034b2:	0799      	lsls	r1, r3, #30
 80034b4:	bf58      	it	pl
 80034b6:	6962      	ldrpl	r2, [r4, #20]
 80034b8:	60a2      	str	r2, [r4, #8]
 80034ba:	e7f4      	b.n	80034a6 <__swsetup_r+0x8e>
 80034bc:	2000      	movs	r0, #0
 80034be:	e7f7      	b.n	80034b0 <__swsetup_r+0x98>
 80034c0:	20000cd8 	.word	0x20000cd8

080034c4 <memset>:
 80034c4:	4603      	mov	r3, r0
 80034c6:	4402      	add	r2, r0
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d100      	bne.n	80034ce <memset+0xa>
 80034cc:	4770      	bx	lr
 80034ce:	f803 1b01 	strb.w	r1, [r3], #1
 80034d2:	e7f9      	b.n	80034c8 <memset+0x4>

080034d4 <_close_r>:
 80034d4:	b538      	push	{r3, r4, r5, lr}
 80034d6:	2300      	movs	r3, #0
 80034d8:	4d05      	ldr	r5, [pc, #20]	@ (80034f0 <_close_r+0x1c>)
 80034da:	4604      	mov	r4, r0
 80034dc:	4608      	mov	r0, r1
 80034de:	602b      	str	r3, [r5, #0]
 80034e0:	f7fd feb1 	bl	8001246 <_close>
 80034e4:	1c43      	adds	r3, r0, #1
 80034e6:	d102      	bne.n	80034ee <_close_r+0x1a>
 80034e8:	682b      	ldr	r3, [r5, #0]
 80034ea:	b103      	cbz	r3, 80034ee <_close_r+0x1a>
 80034ec:	6023      	str	r3, [r4, #0]
 80034ee:	bd38      	pop	{r3, r4, r5, pc}
 80034f0:	20001190 	.word	0x20001190

080034f4 <_lseek_r>:
 80034f4:	b538      	push	{r3, r4, r5, lr}
 80034f6:	4604      	mov	r4, r0
 80034f8:	4608      	mov	r0, r1
 80034fa:	4611      	mov	r1, r2
 80034fc:	2200      	movs	r2, #0
 80034fe:	4d05      	ldr	r5, [pc, #20]	@ (8003514 <_lseek_r+0x20>)
 8003500:	602a      	str	r2, [r5, #0]
 8003502:	461a      	mov	r2, r3
 8003504:	f7fd fec3 	bl	800128e <_lseek>
 8003508:	1c43      	adds	r3, r0, #1
 800350a:	d102      	bne.n	8003512 <_lseek_r+0x1e>
 800350c:	682b      	ldr	r3, [r5, #0]
 800350e:	b103      	cbz	r3, 8003512 <_lseek_r+0x1e>
 8003510:	6023      	str	r3, [r4, #0]
 8003512:	bd38      	pop	{r3, r4, r5, pc}
 8003514:	20001190 	.word	0x20001190

08003518 <_read_r>:
 8003518:	b538      	push	{r3, r4, r5, lr}
 800351a:	4604      	mov	r4, r0
 800351c:	4608      	mov	r0, r1
 800351e:	4611      	mov	r1, r2
 8003520:	2200      	movs	r2, #0
 8003522:	4d05      	ldr	r5, [pc, #20]	@ (8003538 <_read_r+0x20>)
 8003524:	602a      	str	r2, [r5, #0]
 8003526:	461a      	mov	r2, r3
 8003528:	f7fd fe70 	bl	800120c <_read>
 800352c:	1c43      	adds	r3, r0, #1
 800352e:	d102      	bne.n	8003536 <_read_r+0x1e>
 8003530:	682b      	ldr	r3, [r5, #0]
 8003532:	b103      	cbz	r3, 8003536 <_read_r+0x1e>
 8003534:	6023      	str	r3, [r4, #0]
 8003536:	bd38      	pop	{r3, r4, r5, pc}
 8003538:	20001190 	.word	0x20001190

0800353c <_write_r>:
 800353c:	b538      	push	{r3, r4, r5, lr}
 800353e:	4604      	mov	r4, r0
 8003540:	4608      	mov	r0, r1
 8003542:	4611      	mov	r1, r2
 8003544:	2200      	movs	r2, #0
 8003546:	4d05      	ldr	r5, [pc, #20]	@ (800355c <_write_r+0x20>)
 8003548:	602a      	str	r2, [r5, #0]
 800354a:	461a      	mov	r2, r3
 800354c:	f7fc ffea 	bl	8000524 <_write>
 8003550:	1c43      	adds	r3, r0, #1
 8003552:	d102      	bne.n	800355a <_write_r+0x1e>
 8003554:	682b      	ldr	r3, [r5, #0]
 8003556:	b103      	cbz	r3, 800355a <_write_r+0x1e>
 8003558:	6023      	str	r3, [r4, #0]
 800355a:	bd38      	pop	{r3, r4, r5, pc}
 800355c:	20001190 	.word	0x20001190

08003560 <__errno>:
 8003560:	4b01      	ldr	r3, [pc, #4]	@ (8003568 <__errno+0x8>)
 8003562:	6818      	ldr	r0, [r3, #0]
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	20000cd8 	.word	0x20000cd8

0800356c <__libc_init_array>:
 800356c:	b570      	push	{r4, r5, r6, lr}
 800356e:	2600      	movs	r6, #0
 8003570:	4d0c      	ldr	r5, [pc, #48]	@ (80035a4 <__libc_init_array+0x38>)
 8003572:	4c0d      	ldr	r4, [pc, #52]	@ (80035a8 <__libc_init_array+0x3c>)
 8003574:	1b64      	subs	r4, r4, r5
 8003576:	10a4      	asrs	r4, r4, #2
 8003578:	42a6      	cmp	r6, r4
 800357a:	d109      	bne.n	8003590 <__libc_init_array+0x24>
 800357c:	f000 fe3e 	bl	80041fc <_init>
 8003580:	2600      	movs	r6, #0
 8003582:	4d0a      	ldr	r5, [pc, #40]	@ (80035ac <__libc_init_array+0x40>)
 8003584:	4c0a      	ldr	r4, [pc, #40]	@ (80035b0 <__libc_init_array+0x44>)
 8003586:	1b64      	subs	r4, r4, r5
 8003588:	10a4      	asrs	r4, r4, #2
 800358a:	42a6      	cmp	r6, r4
 800358c:	d105      	bne.n	800359a <__libc_init_array+0x2e>
 800358e:	bd70      	pop	{r4, r5, r6, pc}
 8003590:	f855 3b04 	ldr.w	r3, [r5], #4
 8003594:	4798      	blx	r3
 8003596:	3601      	adds	r6, #1
 8003598:	e7ee      	b.n	8003578 <__libc_init_array+0xc>
 800359a:	f855 3b04 	ldr.w	r3, [r5], #4
 800359e:	4798      	blx	r3
 80035a0:	3601      	adds	r6, #1
 80035a2:	e7f2      	b.n	800358a <__libc_init_array+0x1e>
 80035a4:	08004ba0 	.word	0x08004ba0
 80035a8:	08004ba0 	.word	0x08004ba0
 80035ac:	08004ba0 	.word	0x08004ba0
 80035b0:	08004ba4 	.word	0x08004ba4

080035b4 <__retarget_lock_init_recursive>:
 80035b4:	4770      	bx	lr

080035b6 <__retarget_lock_acquire_recursive>:
 80035b6:	4770      	bx	lr

080035b8 <__retarget_lock_release_recursive>:
 80035b8:	4770      	bx	lr
	...

080035bc <_free_r>:
 80035bc:	b538      	push	{r3, r4, r5, lr}
 80035be:	4605      	mov	r5, r0
 80035c0:	2900      	cmp	r1, #0
 80035c2:	d040      	beq.n	8003646 <_free_r+0x8a>
 80035c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035c8:	1f0c      	subs	r4, r1, #4
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	bfb8      	it	lt
 80035ce:	18e4      	addlt	r4, r4, r3
 80035d0:	f000 f8de 	bl	8003790 <__malloc_lock>
 80035d4:	4a1c      	ldr	r2, [pc, #112]	@ (8003648 <_free_r+0x8c>)
 80035d6:	6813      	ldr	r3, [r2, #0]
 80035d8:	b933      	cbnz	r3, 80035e8 <_free_r+0x2c>
 80035da:	6063      	str	r3, [r4, #4]
 80035dc:	6014      	str	r4, [r2, #0]
 80035de:	4628      	mov	r0, r5
 80035e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80035e4:	f000 b8da 	b.w	800379c <__malloc_unlock>
 80035e8:	42a3      	cmp	r3, r4
 80035ea:	d908      	bls.n	80035fe <_free_r+0x42>
 80035ec:	6820      	ldr	r0, [r4, #0]
 80035ee:	1821      	adds	r1, r4, r0
 80035f0:	428b      	cmp	r3, r1
 80035f2:	bf01      	itttt	eq
 80035f4:	6819      	ldreq	r1, [r3, #0]
 80035f6:	685b      	ldreq	r3, [r3, #4]
 80035f8:	1809      	addeq	r1, r1, r0
 80035fa:	6021      	streq	r1, [r4, #0]
 80035fc:	e7ed      	b.n	80035da <_free_r+0x1e>
 80035fe:	461a      	mov	r2, r3
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	b10b      	cbz	r3, 8003608 <_free_r+0x4c>
 8003604:	42a3      	cmp	r3, r4
 8003606:	d9fa      	bls.n	80035fe <_free_r+0x42>
 8003608:	6811      	ldr	r1, [r2, #0]
 800360a:	1850      	adds	r0, r2, r1
 800360c:	42a0      	cmp	r0, r4
 800360e:	d10b      	bne.n	8003628 <_free_r+0x6c>
 8003610:	6820      	ldr	r0, [r4, #0]
 8003612:	4401      	add	r1, r0
 8003614:	1850      	adds	r0, r2, r1
 8003616:	4283      	cmp	r3, r0
 8003618:	6011      	str	r1, [r2, #0]
 800361a:	d1e0      	bne.n	80035de <_free_r+0x22>
 800361c:	6818      	ldr	r0, [r3, #0]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	4408      	add	r0, r1
 8003622:	6010      	str	r0, [r2, #0]
 8003624:	6053      	str	r3, [r2, #4]
 8003626:	e7da      	b.n	80035de <_free_r+0x22>
 8003628:	d902      	bls.n	8003630 <_free_r+0x74>
 800362a:	230c      	movs	r3, #12
 800362c:	602b      	str	r3, [r5, #0]
 800362e:	e7d6      	b.n	80035de <_free_r+0x22>
 8003630:	6820      	ldr	r0, [r4, #0]
 8003632:	1821      	adds	r1, r4, r0
 8003634:	428b      	cmp	r3, r1
 8003636:	bf01      	itttt	eq
 8003638:	6819      	ldreq	r1, [r3, #0]
 800363a:	685b      	ldreq	r3, [r3, #4]
 800363c:	1809      	addeq	r1, r1, r0
 800363e:	6021      	streq	r1, [r4, #0]
 8003640:	6063      	str	r3, [r4, #4]
 8003642:	6054      	str	r4, [r2, #4]
 8003644:	e7cb      	b.n	80035de <_free_r+0x22>
 8003646:	bd38      	pop	{r3, r4, r5, pc}
 8003648:	2000119c 	.word	0x2000119c

0800364c <sbrk_aligned>:
 800364c:	b570      	push	{r4, r5, r6, lr}
 800364e:	4e0f      	ldr	r6, [pc, #60]	@ (800368c <sbrk_aligned+0x40>)
 8003650:	460c      	mov	r4, r1
 8003652:	6831      	ldr	r1, [r6, #0]
 8003654:	4605      	mov	r5, r0
 8003656:	b911      	cbnz	r1, 800365e <sbrk_aligned+0x12>
 8003658:	f000 fd6e 	bl	8004138 <_sbrk_r>
 800365c:	6030      	str	r0, [r6, #0]
 800365e:	4621      	mov	r1, r4
 8003660:	4628      	mov	r0, r5
 8003662:	f000 fd69 	bl	8004138 <_sbrk_r>
 8003666:	1c43      	adds	r3, r0, #1
 8003668:	d103      	bne.n	8003672 <sbrk_aligned+0x26>
 800366a:	f04f 34ff 	mov.w	r4, #4294967295
 800366e:	4620      	mov	r0, r4
 8003670:	bd70      	pop	{r4, r5, r6, pc}
 8003672:	1cc4      	adds	r4, r0, #3
 8003674:	f024 0403 	bic.w	r4, r4, #3
 8003678:	42a0      	cmp	r0, r4
 800367a:	d0f8      	beq.n	800366e <sbrk_aligned+0x22>
 800367c:	1a21      	subs	r1, r4, r0
 800367e:	4628      	mov	r0, r5
 8003680:	f000 fd5a 	bl	8004138 <_sbrk_r>
 8003684:	3001      	adds	r0, #1
 8003686:	d1f2      	bne.n	800366e <sbrk_aligned+0x22>
 8003688:	e7ef      	b.n	800366a <sbrk_aligned+0x1e>
 800368a:	bf00      	nop
 800368c:	20001198 	.word	0x20001198

08003690 <_malloc_r>:
 8003690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003694:	1ccd      	adds	r5, r1, #3
 8003696:	f025 0503 	bic.w	r5, r5, #3
 800369a:	3508      	adds	r5, #8
 800369c:	2d0c      	cmp	r5, #12
 800369e:	bf38      	it	cc
 80036a0:	250c      	movcc	r5, #12
 80036a2:	2d00      	cmp	r5, #0
 80036a4:	4606      	mov	r6, r0
 80036a6:	db01      	blt.n	80036ac <_malloc_r+0x1c>
 80036a8:	42a9      	cmp	r1, r5
 80036aa:	d904      	bls.n	80036b6 <_malloc_r+0x26>
 80036ac:	230c      	movs	r3, #12
 80036ae:	6033      	str	r3, [r6, #0]
 80036b0:	2000      	movs	r0, #0
 80036b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80036b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800378c <_malloc_r+0xfc>
 80036ba:	f000 f869 	bl	8003790 <__malloc_lock>
 80036be:	f8d8 3000 	ldr.w	r3, [r8]
 80036c2:	461c      	mov	r4, r3
 80036c4:	bb44      	cbnz	r4, 8003718 <_malloc_r+0x88>
 80036c6:	4629      	mov	r1, r5
 80036c8:	4630      	mov	r0, r6
 80036ca:	f7ff ffbf 	bl	800364c <sbrk_aligned>
 80036ce:	1c43      	adds	r3, r0, #1
 80036d0:	4604      	mov	r4, r0
 80036d2:	d158      	bne.n	8003786 <_malloc_r+0xf6>
 80036d4:	f8d8 4000 	ldr.w	r4, [r8]
 80036d8:	4627      	mov	r7, r4
 80036da:	2f00      	cmp	r7, #0
 80036dc:	d143      	bne.n	8003766 <_malloc_r+0xd6>
 80036de:	2c00      	cmp	r4, #0
 80036e0:	d04b      	beq.n	800377a <_malloc_r+0xea>
 80036e2:	6823      	ldr	r3, [r4, #0]
 80036e4:	4639      	mov	r1, r7
 80036e6:	4630      	mov	r0, r6
 80036e8:	eb04 0903 	add.w	r9, r4, r3
 80036ec:	f000 fd24 	bl	8004138 <_sbrk_r>
 80036f0:	4581      	cmp	r9, r0
 80036f2:	d142      	bne.n	800377a <_malloc_r+0xea>
 80036f4:	6821      	ldr	r1, [r4, #0]
 80036f6:	4630      	mov	r0, r6
 80036f8:	1a6d      	subs	r5, r5, r1
 80036fa:	4629      	mov	r1, r5
 80036fc:	f7ff ffa6 	bl	800364c <sbrk_aligned>
 8003700:	3001      	adds	r0, #1
 8003702:	d03a      	beq.n	800377a <_malloc_r+0xea>
 8003704:	6823      	ldr	r3, [r4, #0]
 8003706:	442b      	add	r3, r5
 8003708:	6023      	str	r3, [r4, #0]
 800370a:	f8d8 3000 	ldr.w	r3, [r8]
 800370e:	685a      	ldr	r2, [r3, #4]
 8003710:	bb62      	cbnz	r2, 800376c <_malloc_r+0xdc>
 8003712:	f8c8 7000 	str.w	r7, [r8]
 8003716:	e00f      	b.n	8003738 <_malloc_r+0xa8>
 8003718:	6822      	ldr	r2, [r4, #0]
 800371a:	1b52      	subs	r2, r2, r5
 800371c:	d420      	bmi.n	8003760 <_malloc_r+0xd0>
 800371e:	2a0b      	cmp	r2, #11
 8003720:	d917      	bls.n	8003752 <_malloc_r+0xc2>
 8003722:	1961      	adds	r1, r4, r5
 8003724:	42a3      	cmp	r3, r4
 8003726:	6025      	str	r5, [r4, #0]
 8003728:	bf18      	it	ne
 800372a:	6059      	strne	r1, [r3, #4]
 800372c:	6863      	ldr	r3, [r4, #4]
 800372e:	bf08      	it	eq
 8003730:	f8c8 1000 	streq.w	r1, [r8]
 8003734:	5162      	str	r2, [r4, r5]
 8003736:	604b      	str	r3, [r1, #4]
 8003738:	4630      	mov	r0, r6
 800373a:	f000 f82f 	bl	800379c <__malloc_unlock>
 800373e:	f104 000b 	add.w	r0, r4, #11
 8003742:	1d23      	adds	r3, r4, #4
 8003744:	f020 0007 	bic.w	r0, r0, #7
 8003748:	1ac2      	subs	r2, r0, r3
 800374a:	bf1c      	itt	ne
 800374c:	1a1b      	subne	r3, r3, r0
 800374e:	50a3      	strne	r3, [r4, r2]
 8003750:	e7af      	b.n	80036b2 <_malloc_r+0x22>
 8003752:	6862      	ldr	r2, [r4, #4]
 8003754:	42a3      	cmp	r3, r4
 8003756:	bf0c      	ite	eq
 8003758:	f8c8 2000 	streq.w	r2, [r8]
 800375c:	605a      	strne	r2, [r3, #4]
 800375e:	e7eb      	b.n	8003738 <_malloc_r+0xa8>
 8003760:	4623      	mov	r3, r4
 8003762:	6864      	ldr	r4, [r4, #4]
 8003764:	e7ae      	b.n	80036c4 <_malloc_r+0x34>
 8003766:	463c      	mov	r4, r7
 8003768:	687f      	ldr	r7, [r7, #4]
 800376a:	e7b6      	b.n	80036da <_malloc_r+0x4a>
 800376c:	461a      	mov	r2, r3
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	42a3      	cmp	r3, r4
 8003772:	d1fb      	bne.n	800376c <_malloc_r+0xdc>
 8003774:	2300      	movs	r3, #0
 8003776:	6053      	str	r3, [r2, #4]
 8003778:	e7de      	b.n	8003738 <_malloc_r+0xa8>
 800377a:	230c      	movs	r3, #12
 800377c:	4630      	mov	r0, r6
 800377e:	6033      	str	r3, [r6, #0]
 8003780:	f000 f80c 	bl	800379c <__malloc_unlock>
 8003784:	e794      	b.n	80036b0 <_malloc_r+0x20>
 8003786:	6005      	str	r5, [r0, #0]
 8003788:	e7d6      	b.n	8003738 <_malloc_r+0xa8>
 800378a:	bf00      	nop
 800378c:	2000119c 	.word	0x2000119c

08003790 <__malloc_lock>:
 8003790:	4801      	ldr	r0, [pc, #4]	@ (8003798 <__malloc_lock+0x8>)
 8003792:	f7ff bf10 	b.w	80035b6 <__retarget_lock_acquire_recursive>
 8003796:	bf00      	nop
 8003798:	20001194 	.word	0x20001194

0800379c <__malloc_unlock>:
 800379c:	4801      	ldr	r0, [pc, #4]	@ (80037a4 <__malloc_unlock+0x8>)
 800379e:	f7ff bf0b 	b.w	80035b8 <__retarget_lock_release_recursive>
 80037a2:	bf00      	nop
 80037a4:	20001194 	.word	0x20001194

080037a8 <__ssputs_r>:
 80037a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037ac:	461f      	mov	r7, r3
 80037ae:	688e      	ldr	r6, [r1, #8]
 80037b0:	4682      	mov	sl, r0
 80037b2:	42be      	cmp	r6, r7
 80037b4:	460c      	mov	r4, r1
 80037b6:	4690      	mov	r8, r2
 80037b8:	680b      	ldr	r3, [r1, #0]
 80037ba:	d82d      	bhi.n	8003818 <__ssputs_r+0x70>
 80037bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80037c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80037c4:	d026      	beq.n	8003814 <__ssputs_r+0x6c>
 80037c6:	6965      	ldr	r5, [r4, #20]
 80037c8:	6909      	ldr	r1, [r1, #16]
 80037ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80037ce:	eba3 0901 	sub.w	r9, r3, r1
 80037d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80037d6:	1c7b      	adds	r3, r7, #1
 80037d8:	444b      	add	r3, r9
 80037da:	106d      	asrs	r5, r5, #1
 80037dc:	429d      	cmp	r5, r3
 80037de:	bf38      	it	cc
 80037e0:	461d      	movcc	r5, r3
 80037e2:	0553      	lsls	r3, r2, #21
 80037e4:	d527      	bpl.n	8003836 <__ssputs_r+0x8e>
 80037e6:	4629      	mov	r1, r5
 80037e8:	f7ff ff52 	bl	8003690 <_malloc_r>
 80037ec:	4606      	mov	r6, r0
 80037ee:	b360      	cbz	r0, 800384a <__ssputs_r+0xa2>
 80037f0:	464a      	mov	r2, r9
 80037f2:	6921      	ldr	r1, [r4, #16]
 80037f4:	f000 fcbe 	bl	8004174 <memcpy>
 80037f8:	89a3      	ldrh	r3, [r4, #12]
 80037fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80037fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003802:	81a3      	strh	r3, [r4, #12]
 8003804:	6126      	str	r6, [r4, #16]
 8003806:	444e      	add	r6, r9
 8003808:	6026      	str	r6, [r4, #0]
 800380a:	463e      	mov	r6, r7
 800380c:	6165      	str	r5, [r4, #20]
 800380e:	eba5 0509 	sub.w	r5, r5, r9
 8003812:	60a5      	str	r5, [r4, #8]
 8003814:	42be      	cmp	r6, r7
 8003816:	d900      	bls.n	800381a <__ssputs_r+0x72>
 8003818:	463e      	mov	r6, r7
 800381a:	4632      	mov	r2, r6
 800381c:	4641      	mov	r1, r8
 800381e:	6820      	ldr	r0, [r4, #0]
 8003820:	f000 fc4d 	bl	80040be <memmove>
 8003824:	2000      	movs	r0, #0
 8003826:	68a3      	ldr	r3, [r4, #8]
 8003828:	1b9b      	subs	r3, r3, r6
 800382a:	60a3      	str	r3, [r4, #8]
 800382c:	6823      	ldr	r3, [r4, #0]
 800382e:	4433      	add	r3, r6
 8003830:	6023      	str	r3, [r4, #0]
 8003832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003836:	462a      	mov	r2, r5
 8003838:	f000 fcaa 	bl	8004190 <_realloc_r>
 800383c:	4606      	mov	r6, r0
 800383e:	2800      	cmp	r0, #0
 8003840:	d1e0      	bne.n	8003804 <__ssputs_r+0x5c>
 8003842:	4650      	mov	r0, sl
 8003844:	6921      	ldr	r1, [r4, #16]
 8003846:	f7ff feb9 	bl	80035bc <_free_r>
 800384a:	230c      	movs	r3, #12
 800384c:	f8ca 3000 	str.w	r3, [sl]
 8003850:	89a3      	ldrh	r3, [r4, #12]
 8003852:	f04f 30ff 	mov.w	r0, #4294967295
 8003856:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800385a:	81a3      	strh	r3, [r4, #12]
 800385c:	e7e9      	b.n	8003832 <__ssputs_r+0x8a>
	...

08003860 <_svfiprintf_r>:
 8003860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003864:	4698      	mov	r8, r3
 8003866:	898b      	ldrh	r3, [r1, #12]
 8003868:	4607      	mov	r7, r0
 800386a:	061b      	lsls	r3, r3, #24
 800386c:	460d      	mov	r5, r1
 800386e:	4614      	mov	r4, r2
 8003870:	b09d      	sub	sp, #116	@ 0x74
 8003872:	d510      	bpl.n	8003896 <_svfiprintf_r+0x36>
 8003874:	690b      	ldr	r3, [r1, #16]
 8003876:	b973      	cbnz	r3, 8003896 <_svfiprintf_r+0x36>
 8003878:	2140      	movs	r1, #64	@ 0x40
 800387a:	f7ff ff09 	bl	8003690 <_malloc_r>
 800387e:	6028      	str	r0, [r5, #0]
 8003880:	6128      	str	r0, [r5, #16]
 8003882:	b930      	cbnz	r0, 8003892 <_svfiprintf_r+0x32>
 8003884:	230c      	movs	r3, #12
 8003886:	603b      	str	r3, [r7, #0]
 8003888:	f04f 30ff 	mov.w	r0, #4294967295
 800388c:	b01d      	add	sp, #116	@ 0x74
 800388e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003892:	2340      	movs	r3, #64	@ 0x40
 8003894:	616b      	str	r3, [r5, #20]
 8003896:	2300      	movs	r3, #0
 8003898:	9309      	str	r3, [sp, #36]	@ 0x24
 800389a:	2320      	movs	r3, #32
 800389c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80038a0:	2330      	movs	r3, #48	@ 0x30
 80038a2:	f04f 0901 	mov.w	r9, #1
 80038a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80038aa:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003a44 <_svfiprintf_r+0x1e4>
 80038ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80038b2:	4623      	mov	r3, r4
 80038b4:	469a      	mov	sl, r3
 80038b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80038ba:	b10a      	cbz	r2, 80038c0 <_svfiprintf_r+0x60>
 80038bc:	2a25      	cmp	r2, #37	@ 0x25
 80038be:	d1f9      	bne.n	80038b4 <_svfiprintf_r+0x54>
 80038c0:	ebba 0b04 	subs.w	fp, sl, r4
 80038c4:	d00b      	beq.n	80038de <_svfiprintf_r+0x7e>
 80038c6:	465b      	mov	r3, fp
 80038c8:	4622      	mov	r2, r4
 80038ca:	4629      	mov	r1, r5
 80038cc:	4638      	mov	r0, r7
 80038ce:	f7ff ff6b 	bl	80037a8 <__ssputs_r>
 80038d2:	3001      	adds	r0, #1
 80038d4:	f000 80a7 	beq.w	8003a26 <_svfiprintf_r+0x1c6>
 80038d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80038da:	445a      	add	r2, fp
 80038dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80038de:	f89a 3000 	ldrb.w	r3, [sl]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	f000 809f 	beq.w	8003a26 <_svfiprintf_r+0x1c6>
 80038e8:	2300      	movs	r3, #0
 80038ea:	f04f 32ff 	mov.w	r2, #4294967295
 80038ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80038f2:	f10a 0a01 	add.w	sl, sl, #1
 80038f6:	9304      	str	r3, [sp, #16]
 80038f8:	9307      	str	r3, [sp, #28]
 80038fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80038fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8003900:	4654      	mov	r4, sl
 8003902:	2205      	movs	r2, #5
 8003904:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003908:	484e      	ldr	r0, [pc, #312]	@ (8003a44 <_svfiprintf_r+0x1e4>)
 800390a:	f000 fc25 	bl	8004158 <memchr>
 800390e:	9a04      	ldr	r2, [sp, #16]
 8003910:	b9d8      	cbnz	r0, 800394a <_svfiprintf_r+0xea>
 8003912:	06d0      	lsls	r0, r2, #27
 8003914:	bf44      	itt	mi
 8003916:	2320      	movmi	r3, #32
 8003918:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800391c:	0711      	lsls	r1, r2, #28
 800391e:	bf44      	itt	mi
 8003920:	232b      	movmi	r3, #43	@ 0x2b
 8003922:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003926:	f89a 3000 	ldrb.w	r3, [sl]
 800392a:	2b2a      	cmp	r3, #42	@ 0x2a
 800392c:	d015      	beq.n	800395a <_svfiprintf_r+0xfa>
 800392e:	4654      	mov	r4, sl
 8003930:	2000      	movs	r0, #0
 8003932:	f04f 0c0a 	mov.w	ip, #10
 8003936:	9a07      	ldr	r2, [sp, #28]
 8003938:	4621      	mov	r1, r4
 800393a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800393e:	3b30      	subs	r3, #48	@ 0x30
 8003940:	2b09      	cmp	r3, #9
 8003942:	d94b      	bls.n	80039dc <_svfiprintf_r+0x17c>
 8003944:	b1b0      	cbz	r0, 8003974 <_svfiprintf_r+0x114>
 8003946:	9207      	str	r2, [sp, #28]
 8003948:	e014      	b.n	8003974 <_svfiprintf_r+0x114>
 800394a:	eba0 0308 	sub.w	r3, r0, r8
 800394e:	fa09 f303 	lsl.w	r3, r9, r3
 8003952:	4313      	orrs	r3, r2
 8003954:	46a2      	mov	sl, r4
 8003956:	9304      	str	r3, [sp, #16]
 8003958:	e7d2      	b.n	8003900 <_svfiprintf_r+0xa0>
 800395a:	9b03      	ldr	r3, [sp, #12]
 800395c:	1d19      	adds	r1, r3, #4
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	9103      	str	r1, [sp, #12]
 8003962:	2b00      	cmp	r3, #0
 8003964:	bfbb      	ittet	lt
 8003966:	425b      	neglt	r3, r3
 8003968:	f042 0202 	orrlt.w	r2, r2, #2
 800396c:	9307      	strge	r3, [sp, #28]
 800396e:	9307      	strlt	r3, [sp, #28]
 8003970:	bfb8      	it	lt
 8003972:	9204      	strlt	r2, [sp, #16]
 8003974:	7823      	ldrb	r3, [r4, #0]
 8003976:	2b2e      	cmp	r3, #46	@ 0x2e
 8003978:	d10a      	bne.n	8003990 <_svfiprintf_r+0x130>
 800397a:	7863      	ldrb	r3, [r4, #1]
 800397c:	2b2a      	cmp	r3, #42	@ 0x2a
 800397e:	d132      	bne.n	80039e6 <_svfiprintf_r+0x186>
 8003980:	9b03      	ldr	r3, [sp, #12]
 8003982:	3402      	adds	r4, #2
 8003984:	1d1a      	adds	r2, r3, #4
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	9203      	str	r2, [sp, #12]
 800398a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800398e:	9305      	str	r3, [sp, #20]
 8003990:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003a48 <_svfiprintf_r+0x1e8>
 8003994:	2203      	movs	r2, #3
 8003996:	4650      	mov	r0, sl
 8003998:	7821      	ldrb	r1, [r4, #0]
 800399a:	f000 fbdd 	bl	8004158 <memchr>
 800399e:	b138      	cbz	r0, 80039b0 <_svfiprintf_r+0x150>
 80039a0:	2240      	movs	r2, #64	@ 0x40
 80039a2:	9b04      	ldr	r3, [sp, #16]
 80039a4:	eba0 000a 	sub.w	r0, r0, sl
 80039a8:	4082      	lsls	r2, r0
 80039aa:	4313      	orrs	r3, r2
 80039ac:	3401      	adds	r4, #1
 80039ae:	9304      	str	r3, [sp, #16]
 80039b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039b4:	2206      	movs	r2, #6
 80039b6:	4825      	ldr	r0, [pc, #148]	@ (8003a4c <_svfiprintf_r+0x1ec>)
 80039b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80039bc:	f000 fbcc 	bl	8004158 <memchr>
 80039c0:	2800      	cmp	r0, #0
 80039c2:	d036      	beq.n	8003a32 <_svfiprintf_r+0x1d2>
 80039c4:	4b22      	ldr	r3, [pc, #136]	@ (8003a50 <_svfiprintf_r+0x1f0>)
 80039c6:	bb1b      	cbnz	r3, 8003a10 <_svfiprintf_r+0x1b0>
 80039c8:	9b03      	ldr	r3, [sp, #12]
 80039ca:	3307      	adds	r3, #7
 80039cc:	f023 0307 	bic.w	r3, r3, #7
 80039d0:	3308      	adds	r3, #8
 80039d2:	9303      	str	r3, [sp, #12]
 80039d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80039d6:	4433      	add	r3, r6
 80039d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80039da:	e76a      	b.n	80038b2 <_svfiprintf_r+0x52>
 80039dc:	460c      	mov	r4, r1
 80039de:	2001      	movs	r0, #1
 80039e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80039e4:	e7a8      	b.n	8003938 <_svfiprintf_r+0xd8>
 80039e6:	2300      	movs	r3, #0
 80039e8:	f04f 0c0a 	mov.w	ip, #10
 80039ec:	4619      	mov	r1, r3
 80039ee:	3401      	adds	r4, #1
 80039f0:	9305      	str	r3, [sp, #20]
 80039f2:	4620      	mov	r0, r4
 80039f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80039f8:	3a30      	subs	r2, #48	@ 0x30
 80039fa:	2a09      	cmp	r2, #9
 80039fc:	d903      	bls.n	8003a06 <_svfiprintf_r+0x1a6>
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d0c6      	beq.n	8003990 <_svfiprintf_r+0x130>
 8003a02:	9105      	str	r1, [sp, #20]
 8003a04:	e7c4      	b.n	8003990 <_svfiprintf_r+0x130>
 8003a06:	4604      	mov	r4, r0
 8003a08:	2301      	movs	r3, #1
 8003a0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8003a0e:	e7f0      	b.n	80039f2 <_svfiprintf_r+0x192>
 8003a10:	ab03      	add	r3, sp, #12
 8003a12:	9300      	str	r3, [sp, #0]
 8003a14:	462a      	mov	r2, r5
 8003a16:	4638      	mov	r0, r7
 8003a18:	4b0e      	ldr	r3, [pc, #56]	@ (8003a54 <_svfiprintf_r+0x1f4>)
 8003a1a:	a904      	add	r1, sp, #16
 8003a1c:	f3af 8000 	nop.w
 8003a20:	1c42      	adds	r2, r0, #1
 8003a22:	4606      	mov	r6, r0
 8003a24:	d1d6      	bne.n	80039d4 <_svfiprintf_r+0x174>
 8003a26:	89ab      	ldrh	r3, [r5, #12]
 8003a28:	065b      	lsls	r3, r3, #25
 8003a2a:	f53f af2d 	bmi.w	8003888 <_svfiprintf_r+0x28>
 8003a2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003a30:	e72c      	b.n	800388c <_svfiprintf_r+0x2c>
 8003a32:	ab03      	add	r3, sp, #12
 8003a34:	9300      	str	r3, [sp, #0]
 8003a36:	462a      	mov	r2, r5
 8003a38:	4638      	mov	r0, r7
 8003a3a:	4b06      	ldr	r3, [pc, #24]	@ (8003a54 <_svfiprintf_r+0x1f4>)
 8003a3c:	a904      	add	r1, sp, #16
 8003a3e:	f000 f9bd 	bl	8003dbc <_printf_i>
 8003a42:	e7ed      	b.n	8003a20 <_svfiprintf_r+0x1c0>
 8003a44:	08004b64 	.word	0x08004b64
 8003a48:	08004b6a 	.word	0x08004b6a
 8003a4c:	08004b6e 	.word	0x08004b6e
 8003a50:	00000000 	.word	0x00000000
 8003a54:	080037a9 	.word	0x080037a9

08003a58 <__sfputc_r>:
 8003a58:	6893      	ldr	r3, [r2, #8]
 8003a5a:	b410      	push	{r4}
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	6093      	str	r3, [r2, #8]
 8003a62:	da07      	bge.n	8003a74 <__sfputc_r+0x1c>
 8003a64:	6994      	ldr	r4, [r2, #24]
 8003a66:	42a3      	cmp	r3, r4
 8003a68:	db01      	blt.n	8003a6e <__sfputc_r+0x16>
 8003a6a:	290a      	cmp	r1, #10
 8003a6c:	d102      	bne.n	8003a74 <__sfputc_r+0x1c>
 8003a6e:	bc10      	pop	{r4}
 8003a70:	f7ff bc93 	b.w	800339a <__swbuf_r>
 8003a74:	6813      	ldr	r3, [r2, #0]
 8003a76:	1c58      	adds	r0, r3, #1
 8003a78:	6010      	str	r0, [r2, #0]
 8003a7a:	7019      	strb	r1, [r3, #0]
 8003a7c:	4608      	mov	r0, r1
 8003a7e:	bc10      	pop	{r4}
 8003a80:	4770      	bx	lr

08003a82 <__sfputs_r>:
 8003a82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a84:	4606      	mov	r6, r0
 8003a86:	460f      	mov	r7, r1
 8003a88:	4614      	mov	r4, r2
 8003a8a:	18d5      	adds	r5, r2, r3
 8003a8c:	42ac      	cmp	r4, r5
 8003a8e:	d101      	bne.n	8003a94 <__sfputs_r+0x12>
 8003a90:	2000      	movs	r0, #0
 8003a92:	e007      	b.n	8003aa4 <__sfputs_r+0x22>
 8003a94:	463a      	mov	r2, r7
 8003a96:	4630      	mov	r0, r6
 8003a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a9c:	f7ff ffdc 	bl	8003a58 <__sfputc_r>
 8003aa0:	1c43      	adds	r3, r0, #1
 8003aa2:	d1f3      	bne.n	8003a8c <__sfputs_r+0xa>
 8003aa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003aa8 <_vfiprintf_r>:
 8003aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003aac:	460d      	mov	r5, r1
 8003aae:	4614      	mov	r4, r2
 8003ab0:	4698      	mov	r8, r3
 8003ab2:	4606      	mov	r6, r0
 8003ab4:	b09d      	sub	sp, #116	@ 0x74
 8003ab6:	b118      	cbz	r0, 8003ac0 <_vfiprintf_r+0x18>
 8003ab8:	6a03      	ldr	r3, [r0, #32]
 8003aba:	b90b      	cbnz	r3, 8003ac0 <_vfiprintf_r+0x18>
 8003abc:	f7ff fb50 	bl	8003160 <__sinit>
 8003ac0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003ac2:	07d9      	lsls	r1, r3, #31
 8003ac4:	d405      	bmi.n	8003ad2 <_vfiprintf_r+0x2a>
 8003ac6:	89ab      	ldrh	r3, [r5, #12]
 8003ac8:	059a      	lsls	r2, r3, #22
 8003aca:	d402      	bmi.n	8003ad2 <_vfiprintf_r+0x2a>
 8003acc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003ace:	f7ff fd72 	bl	80035b6 <__retarget_lock_acquire_recursive>
 8003ad2:	89ab      	ldrh	r3, [r5, #12]
 8003ad4:	071b      	lsls	r3, r3, #28
 8003ad6:	d501      	bpl.n	8003adc <_vfiprintf_r+0x34>
 8003ad8:	692b      	ldr	r3, [r5, #16]
 8003ada:	b99b      	cbnz	r3, 8003b04 <_vfiprintf_r+0x5c>
 8003adc:	4629      	mov	r1, r5
 8003ade:	4630      	mov	r0, r6
 8003ae0:	f7ff fc9a 	bl	8003418 <__swsetup_r>
 8003ae4:	b170      	cbz	r0, 8003b04 <_vfiprintf_r+0x5c>
 8003ae6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003ae8:	07dc      	lsls	r4, r3, #31
 8003aea:	d504      	bpl.n	8003af6 <_vfiprintf_r+0x4e>
 8003aec:	f04f 30ff 	mov.w	r0, #4294967295
 8003af0:	b01d      	add	sp, #116	@ 0x74
 8003af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003af6:	89ab      	ldrh	r3, [r5, #12]
 8003af8:	0598      	lsls	r0, r3, #22
 8003afa:	d4f7      	bmi.n	8003aec <_vfiprintf_r+0x44>
 8003afc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003afe:	f7ff fd5b 	bl	80035b8 <__retarget_lock_release_recursive>
 8003b02:	e7f3      	b.n	8003aec <_vfiprintf_r+0x44>
 8003b04:	2300      	movs	r3, #0
 8003b06:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b08:	2320      	movs	r3, #32
 8003b0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003b0e:	2330      	movs	r3, #48	@ 0x30
 8003b10:	f04f 0901 	mov.w	r9, #1
 8003b14:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b18:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8003cc4 <_vfiprintf_r+0x21c>
 8003b1c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003b20:	4623      	mov	r3, r4
 8003b22:	469a      	mov	sl, r3
 8003b24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b28:	b10a      	cbz	r2, 8003b2e <_vfiprintf_r+0x86>
 8003b2a:	2a25      	cmp	r2, #37	@ 0x25
 8003b2c:	d1f9      	bne.n	8003b22 <_vfiprintf_r+0x7a>
 8003b2e:	ebba 0b04 	subs.w	fp, sl, r4
 8003b32:	d00b      	beq.n	8003b4c <_vfiprintf_r+0xa4>
 8003b34:	465b      	mov	r3, fp
 8003b36:	4622      	mov	r2, r4
 8003b38:	4629      	mov	r1, r5
 8003b3a:	4630      	mov	r0, r6
 8003b3c:	f7ff ffa1 	bl	8003a82 <__sfputs_r>
 8003b40:	3001      	adds	r0, #1
 8003b42:	f000 80a7 	beq.w	8003c94 <_vfiprintf_r+0x1ec>
 8003b46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b48:	445a      	add	r2, fp
 8003b4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8003b4c:	f89a 3000 	ldrb.w	r3, [sl]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	f000 809f 	beq.w	8003c94 <_vfiprintf_r+0x1ec>
 8003b56:	2300      	movs	r3, #0
 8003b58:	f04f 32ff 	mov.w	r2, #4294967295
 8003b5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b60:	f10a 0a01 	add.w	sl, sl, #1
 8003b64:	9304      	str	r3, [sp, #16]
 8003b66:	9307      	str	r3, [sp, #28]
 8003b68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003b6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8003b6e:	4654      	mov	r4, sl
 8003b70:	2205      	movs	r2, #5
 8003b72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b76:	4853      	ldr	r0, [pc, #332]	@ (8003cc4 <_vfiprintf_r+0x21c>)
 8003b78:	f000 faee 	bl	8004158 <memchr>
 8003b7c:	9a04      	ldr	r2, [sp, #16]
 8003b7e:	b9d8      	cbnz	r0, 8003bb8 <_vfiprintf_r+0x110>
 8003b80:	06d1      	lsls	r1, r2, #27
 8003b82:	bf44      	itt	mi
 8003b84:	2320      	movmi	r3, #32
 8003b86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b8a:	0713      	lsls	r3, r2, #28
 8003b8c:	bf44      	itt	mi
 8003b8e:	232b      	movmi	r3, #43	@ 0x2b
 8003b90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b94:	f89a 3000 	ldrb.w	r3, [sl]
 8003b98:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b9a:	d015      	beq.n	8003bc8 <_vfiprintf_r+0x120>
 8003b9c:	4654      	mov	r4, sl
 8003b9e:	2000      	movs	r0, #0
 8003ba0:	f04f 0c0a 	mov.w	ip, #10
 8003ba4:	9a07      	ldr	r2, [sp, #28]
 8003ba6:	4621      	mov	r1, r4
 8003ba8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003bac:	3b30      	subs	r3, #48	@ 0x30
 8003bae:	2b09      	cmp	r3, #9
 8003bb0:	d94b      	bls.n	8003c4a <_vfiprintf_r+0x1a2>
 8003bb2:	b1b0      	cbz	r0, 8003be2 <_vfiprintf_r+0x13a>
 8003bb4:	9207      	str	r2, [sp, #28]
 8003bb6:	e014      	b.n	8003be2 <_vfiprintf_r+0x13a>
 8003bb8:	eba0 0308 	sub.w	r3, r0, r8
 8003bbc:	fa09 f303 	lsl.w	r3, r9, r3
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	46a2      	mov	sl, r4
 8003bc4:	9304      	str	r3, [sp, #16]
 8003bc6:	e7d2      	b.n	8003b6e <_vfiprintf_r+0xc6>
 8003bc8:	9b03      	ldr	r3, [sp, #12]
 8003bca:	1d19      	adds	r1, r3, #4
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	9103      	str	r1, [sp, #12]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	bfbb      	ittet	lt
 8003bd4:	425b      	neglt	r3, r3
 8003bd6:	f042 0202 	orrlt.w	r2, r2, #2
 8003bda:	9307      	strge	r3, [sp, #28]
 8003bdc:	9307      	strlt	r3, [sp, #28]
 8003bde:	bfb8      	it	lt
 8003be0:	9204      	strlt	r2, [sp, #16]
 8003be2:	7823      	ldrb	r3, [r4, #0]
 8003be4:	2b2e      	cmp	r3, #46	@ 0x2e
 8003be6:	d10a      	bne.n	8003bfe <_vfiprintf_r+0x156>
 8003be8:	7863      	ldrb	r3, [r4, #1]
 8003bea:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bec:	d132      	bne.n	8003c54 <_vfiprintf_r+0x1ac>
 8003bee:	9b03      	ldr	r3, [sp, #12]
 8003bf0:	3402      	adds	r4, #2
 8003bf2:	1d1a      	adds	r2, r3, #4
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	9203      	str	r2, [sp, #12]
 8003bf8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003bfc:	9305      	str	r3, [sp, #20]
 8003bfe:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003cc8 <_vfiprintf_r+0x220>
 8003c02:	2203      	movs	r2, #3
 8003c04:	4650      	mov	r0, sl
 8003c06:	7821      	ldrb	r1, [r4, #0]
 8003c08:	f000 faa6 	bl	8004158 <memchr>
 8003c0c:	b138      	cbz	r0, 8003c1e <_vfiprintf_r+0x176>
 8003c0e:	2240      	movs	r2, #64	@ 0x40
 8003c10:	9b04      	ldr	r3, [sp, #16]
 8003c12:	eba0 000a 	sub.w	r0, r0, sl
 8003c16:	4082      	lsls	r2, r0
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	3401      	adds	r4, #1
 8003c1c:	9304      	str	r3, [sp, #16]
 8003c1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c22:	2206      	movs	r2, #6
 8003c24:	4829      	ldr	r0, [pc, #164]	@ (8003ccc <_vfiprintf_r+0x224>)
 8003c26:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003c2a:	f000 fa95 	bl	8004158 <memchr>
 8003c2e:	2800      	cmp	r0, #0
 8003c30:	d03f      	beq.n	8003cb2 <_vfiprintf_r+0x20a>
 8003c32:	4b27      	ldr	r3, [pc, #156]	@ (8003cd0 <_vfiprintf_r+0x228>)
 8003c34:	bb1b      	cbnz	r3, 8003c7e <_vfiprintf_r+0x1d6>
 8003c36:	9b03      	ldr	r3, [sp, #12]
 8003c38:	3307      	adds	r3, #7
 8003c3a:	f023 0307 	bic.w	r3, r3, #7
 8003c3e:	3308      	adds	r3, #8
 8003c40:	9303      	str	r3, [sp, #12]
 8003c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c44:	443b      	add	r3, r7
 8003c46:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c48:	e76a      	b.n	8003b20 <_vfiprintf_r+0x78>
 8003c4a:	460c      	mov	r4, r1
 8003c4c:	2001      	movs	r0, #1
 8003c4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c52:	e7a8      	b.n	8003ba6 <_vfiprintf_r+0xfe>
 8003c54:	2300      	movs	r3, #0
 8003c56:	f04f 0c0a 	mov.w	ip, #10
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	3401      	adds	r4, #1
 8003c5e:	9305      	str	r3, [sp, #20]
 8003c60:	4620      	mov	r0, r4
 8003c62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c66:	3a30      	subs	r2, #48	@ 0x30
 8003c68:	2a09      	cmp	r2, #9
 8003c6a:	d903      	bls.n	8003c74 <_vfiprintf_r+0x1cc>
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d0c6      	beq.n	8003bfe <_vfiprintf_r+0x156>
 8003c70:	9105      	str	r1, [sp, #20]
 8003c72:	e7c4      	b.n	8003bfe <_vfiprintf_r+0x156>
 8003c74:	4604      	mov	r4, r0
 8003c76:	2301      	movs	r3, #1
 8003c78:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c7c:	e7f0      	b.n	8003c60 <_vfiprintf_r+0x1b8>
 8003c7e:	ab03      	add	r3, sp, #12
 8003c80:	9300      	str	r3, [sp, #0]
 8003c82:	462a      	mov	r2, r5
 8003c84:	4630      	mov	r0, r6
 8003c86:	4b13      	ldr	r3, [pc, #76]	@ (8003cd4 <_vfiprintf_r+0x22c>)
 8003c88:	a904      	add	r1, sp, #16
 8003c8a:	f3af 8000 	nop.w
 8003c8e:	4607      	mov	r7, r0
 8003c90:	1c78      	adds	r0, r7, #1
 8003c92:	d1d6      	bne.n	8003c42 <_vfiprintf_r+0x19a>
 8003c94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003c96:	07d9      	lsls	r1, r3, #31
 8003c98:	d405      	bmi.n	8003ca6 <_vfiprintf_r+0x1fe>
 8003c9a:	89ab      	ldrh	r3, [r5, #12]
 8003c9c:	059a      	lsls	r2, r3, #22
 8003c9e:	d402      	bmi.n	8003ca6 <_vfiprintf_r+0x1fe>
 8003ca0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003ca2:	f7ff fc89 	bl	80035b8 <__retarget_lock_release_recursive>
 8003ca6:	89ab      	ldrh	r3, [r5, #12]
 8003ca8:	065b      	lsls	r3, r3, #25
 8003caa:	f53f af1f 	bmi.w	8003aec <_vfiprintf_r+0x44>
 8003cae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003cb0:	e71e      	b.n	8003af0 <_vfiprintf_r+0x48>
 8003cb2:	ab03      	add	r3, sp, #12
 8003cb4:	9300      	str	r3, [sp, #0]
 8003cb6:	462a      	mov	r2, r5
 8003cb8:	4630      	mov	r0, r6
 8003cba:	4b06      	ldr	r3, [pc, #24]	@ (8003cd4 <_vfiprintf_r+0x22c>)
 8003cbc:	a904      	add	r1, sp, #16
 8003cbe:	f000 f87d 	bl	8003dbc <_printf_i>
 8003cc2:	e7e4      	b.n	8003c8e <_vfiprintf_r+0x1e6>
 8003cc4:	08004b64 	.word	0x08004b64
 8003cc8:	08004b6a 	.word	0x08004b6a
 8003ccc:	08004b6e 	.word	0x08004b6e
 8003cd0:	00000000 	.word	0x00000000
 8003cd4:	08003a83 	.word	0x08003a83

08003cd8 <_printf_common>:
 8003cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cdc:	4616      	mov	r6, r2
 8003cde:	4698      	mov	r8, r3
 8003ce0:	688a      	ldr	r2, [r1, #8]
 8003ce2:	690b      	ldr	r3, [r1, #16]
 8003ce4:	4607      	mov	r7, r0
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	bfb8      	it	lt
 8003cea:	4613      	movlt	r3, r2
 8003cec:	6033      	str	r3, [r6, #0]
 8003cee:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003cf2:	460c      	mov	r4, r1
 8003cf4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003cf8:	b10a      	cbz	r2, 8003cfe <_printf_common+0x26>
 8003cfa:	3301      	adds	r3, #1
 8003cfc:	6033      	str	r3, [r6, #0]
 8003cfe:	6823      	ldr	r3, [r4, #0]
 8003d00:	0699      	lsls	r1, r3, #26
 8003d02:	bf42      	ittt	mi
 8003d04:	6833      	ldrmi	r3, [r6, #0]
 8003d06:	3302      	addmi	r3, #2
 8003d08:	6033      	strmi	r3, [r6, #0]
 8003d0a:	6825      	ldr	r5, [r4, #0]
 8003d0c:	f015 0506 	ands.w	r5, r5, #6
 8003d10:	d106      	bne.n	8003d20 <_printf_common+0x48>
 8003d12:	f104 0a19 	add.w	sl, r4, #25
 8003d16:	68e3      	ldr	r3, [r4, #12]
 8003d18:	6832      	ldr	r2, [r6, #0]
 8003d1a:	1a9b      	subs	r3, r3, r2
 8003d1c:	42ab      	cmp	r3, r5
 8003d1e:	dc2b      	bgt.n	8003d78 <_printf_common+0xa0>
 8003d20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003d24:	6822      	ldr	r2, [r4, #0]
 8003d26:	3b00      	subs	r3, #0
 8003d28:	bf18      	it	ne
 8003d2a:	2301      	movne	r3, #1
 8003d2c:	0692      	lsls	r2, r2, #26
 8003d2e:	d430      	bmi.n	8003d92 <_printf_common+0xba>
 8003d30:	4641      	mov	r1, r8
 8003d32:	4638      	mov	r0, r7
 8003d34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003d38:	47c8      	blx	r9
 8003d3a:	3001      	adds	r0, #1
 8003d3c:	d023      	beq.n	8003d86 <_printf_common+0xae>
 8003d3e:	6823      	ldr	r3, [r4, #0]
 8003d40:	6922      	ldr	r2, [r4, #16]
 8003d42:	f003 0306 	and.w	r3, r3, #6
 8003d46:	2b04      	cmp	r3, #4
 8003d48:	bf14      	ite	ne
 8003d4a:	2500      	movne	r5, #0
 8003d4c:	6833      	ldreq	r3, [r6, #0]
 8003d4e:	f04f 0600 	mov.w	r6, #0
 8003d52:	bf08      	it	eq
 8003d54:	68e5      	ldreq	r5, [r4, #12]
 8003d56:	f104 041a 	add.w	r4, r4, #26
 8003d5a:	bf08      	it	eq
 8003d5c:	1aed      	subeq	r5, r5, r3
 8003d5e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003d62:	bf08      	it	eq
 8003d64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	bfc4      	itt	gt
 8003d6c:	1a9b      	subgt	r3, r3, r2
 8003d6e:	18ed      	addgt	r5, r5, r3
 8003d70:	42b5      	cmp	r5, r6
 8003d72:	d11a      	bne.n	8003daa <_printf_common+0xd2>
 8003d74:	2000      	movs	r0, #0
 8003d76:	e008      	b.n	8003d8a <_printf_common+0xb2>
 8003d78:	2301      	movs	r3, #1
 8003d7a:	4652      	mov	r2, sl
 8003d7c:	4641      	mov	r1, r8
 8003d7e:	4638      	mov	r0, r7
 8003d80:	47c8      	blx	r9
 8003d82:	3001      	adds	r0, #1
 8003d84:	d103      	bne.n	8003d8e <_printf_common+0xb6>
 8003d86:	f04f 30ff 	mov.w	r0, #4294967295
 8003d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d8e:	3501      	adds	r5, #1
 8003d90:	e7c1      	b.n	8003d16 <_printf_common+0x3e>
 8003d92:	2030      	movs	r0, #48	@ 0x30
 8003d94:	18e1      	adds	r1, r4, r3
 8003d96:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003d9a:	1c5a      	adds	r2, r3, #1
 8003d9c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003da0:	4422      	add	r2, r4
 8003da2:	3302      	adds	r3, #2
 8003da4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003da8:	e7c2      	b.n	8003d30 <_printf_common+0x58>
 8003daa:	2301      	movs	r3, #1
 8003dac:	4622      	mov	r2, r4
 8003dae:	4641      	mov	r1, r8
 8003db0:	4638      	mov	r0, r7
 8003db2:	47c8      	blx	r9
 8003db4:	3001      	adds	r0, #1
 8003db6:	d0e6      	beq.n	8003d86 <_printf_common+0xae>
 8003db8:	3601      	adds	r6, #1
 8003dba:	e7d9      	b.n	8003d70 <_printf_common+0x98>

08003dbc <_printf_i>:
 8003dbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003dc0:	7e0f      	ldrb	r7, [r1, #24]
 8003dc2:	4691      	mov	r9, r2
 8003dc4:	2f78      	cmp	r7, #120	@ 0x78
 8003dc6:	4680      	mov	r8, r0
 8003dc8:	460c      	mov	r4, r1
 8003dca:	469a      	mov	sl, r3
 8003dcc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003dce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003dd2:	d807      	bhi.n	8003de4 <_printf_i+0x28>
 8003dd4:	2f62      	cmp	r7, #98	@ 0x62
 8003dd6:	d80a      	bhi.n	8003dee <_printf_i+0x32>
 8003dd8:	2f00      	cmp	r7, #0
 8003dda:	f000 80d3 	beq.w	8003f84 <_printf_i+0x1c8>
 8003dde:	2f58      	cmp	r7, #88	@ 0x58
 8003de0:	f000 80ba 	beq.w	8003f58 <_printf_i+0x19c>
 8003de4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003de8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003dec:	e03a      	b.n	8003e64 <_printf_i+0xa8>
 8003dee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003df2:	2b15      	cmp	r3, #21
 8003df4:	d8f6      	bhi.n	8003de4 <_printf_i+0x28>
 8003df6:	a101      	add	r1, pc, #4	@ (adr r1, 8003dfc <_printf_i+0x40>)
 8003df8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003dfc:	08003e55 	.word	0x08003e55
 8003e00:	08003e69 	.word	0x08003e69
 8003e04:	08003de5 	.word	0x08003de5
 8003e08:	08003de5 	.word	0x08003de5
 8003e0c:	08003de5 	.word	0x08003de5
 8003e10:	08003de5 	.word	0x08003de5
 8003e14:	08003e69 	.word	0x08003e69
 8003e18:	08003de5 	.word	0x08003de5
 8003e1c:	08003de5 	.word	0x08003de5
 8003e20:	08003de5 	.word	0x08003de5
 8003e24:	08003de5 	.word	0x08003de5
 8003e28:	08003f6b 	.word	0x08003f6b
 8003e2c:	08003e93 	.word	0x08003e93
 8003e30:	08003f25 	.word	0x08003f25
 8003e34:	08003de5 	.word	0x08003de5
 8003e38:	08003de5 	.word	0x08003de5
 8003e3c:	08003f8d 	.word	0x08003f8d
 8003e40:	08003de5 	.word	0x08003de5
 8003e44:	08003e93 	.word	0x08003e93
 8003e48:	08003de5 	.word	0x08003de5
 8003e4c:	08003de5 	.word	0x08003de5
 8003e50:	08003f2d 	.word	0x08003f2d
 8003e54:	6833      	ldr	r3, [r6, #0]
 8003e56:	1d1a      	adds	r2, r3, #4
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	6032      	str	r2, [r6, #0]
 8003e5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e60:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003e64:	2301      	movs	r3, #1
 8003e66:	e09e      	b.n	8003fa6 <_printf_i+0x1ea>
 8003e68:	6833      	ldr	r3, [r6, #0]
 8003e6a:	6820      	ldr	r0, [r4, #0]
 8003e6c:	1d19      	adds	r1, r3, #4
 8003e6e:	6031      	str	r1, [r6, #0]
 8003e70:	0606      	lsls	r6, r0, #24
 8003e72:	d501      	bpl.n	8003e78 <_printf_i+0xbc>
 8003e74:	681d      	ldr	r5, [r3, #0]
 8003e76:	e003      	b.n	8003e80 <_printf_i+0xc4>
 8003e78:	0645      	lsls	r5, r0, #25
 8003e7a:	d5fb      	bpl.n	8003e74 <_printf_i+0xb8>
 8003e7c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003e80:	2d00      	cmp	r5, #0
 8003e82:	da03      	bge.n	8003e8c <_printf_i+0xd0>
 8003e84:	232d      	movs	r3, #45	@ 0x2d
 8003e86:	426d      	negs	r5, r5
 8003e88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e8c:	230a      	movs	r3, #10
 8003e8e:	4859      	ldr	r0, [pc, #356]	@ (8003ff4 <_printf_i+0x238>)
 8003e90:	e011      	b.n	8003eb6 <_printf_i+0xfa>
 8003e92:	6821      	ldr	r1, [r4, #0]
 8003e94:	6833      	ldr	r3, [r6, #0]
 8003e96:	0608      	lsls	r0, r1, #24
 8003e98:	f853 5b04 	ldr.w	r5, [r3], #4
 8003e9c:	d402      	bmi.n	8003ea4 <_printf_i+0xe8>
 8003e9e:	0649      	lsls	r1, r1, #25
 8003ea0:	bf48      	it	mi
 8003ea2:	b2ad      	uxthmi	r5, r5
 8003ea4:	2f6f      	cmp	r7, #111	@ 0x6f
 8003ea6:	6033      	str	r3, [r6, #0]
 8003ea8:	bf14      	ite	ne
 8003eaa:	230a      	movne	r3, #10
 8003eac:	2308      	moveq	r3, #8
 8003eae:	4851      	ldr	r0, [pc, #324]	@ (8003ff4 <_printf_i+0x238>)
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003eb6:	6866      	ldr	r6, [r4, #4]
 8003eb8:	2e00      	cmp	r6, #0
 8003eba:	bfa8      	it	ge
 8003ebc:	6821      	ldrge	r1, [r4, #0]
 8003ebe:	60a6      	str	r6, [r4, #8]
 8003ec0:	bfa4      	itt	ge
 8003ec2:	f021 0104 	bicge.w	r1, r1, #4
 8003ec6:	6021      	strge	r1, [r4, #0]
 8003ec8:	b90d      	cbnz	r5, 8003ece <_printf_i+0x112>
 8003eca:	2e00      	cmp	r6, #0
 8003ecc:	d04b      	beq.n	8003f66 <_printf_i+0x1aa>
 8003ece:	4616      	mov	r6, r2
 8003ed0:	fbb5 f1f3 	udiv	r1, r5, r3
 8003ed4:	fb03 5711 	mls	r7, r3, r1, r5
 8003ed8:	5dc7      	ldrb	r7, [r0, r7]
 8003eda:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ede:	462f      	mov	r7, r5
 8003ee0:	42bb      	cmp	r3, r7
 8003ee2:	460d      	mov	r5, r1
 8003ee4:	d9f4      	bls.n	8003ed0 <_printf_i+0x114>
 8003ee6:	2b08      	cmp	r3, #8
 8003ee8:	d10b      	bne.n	8003f02 <_printf_i+0x146>
 8003eea:	6823      	ldr	r3, [r4, #0]
 8003eec:	07df      	lsls	r7, r3, #31
 8003eee:	d508      	bpl.n	8003f02 <_printf_i+0x146>
 8003ef0:	6923      	ldr	r3, [r4, #16]
 8003ef2:	6861      	ldr	r1, [r4, #4]
 8003ef4:	4299      	cmp	r1, r3
 8003ef6:	bfde      	ittt	le
 8003ef8:	2330      	movle	r3, #48	@ 0x30
 8003efa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003efe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003f02:	1b92      	subs	r2, r2, r6
 8003f04:	6122      	str	r2, [r4, #16]
 8003f06:	464b      	mov	r3, r9
 8003f08:	4621      	mov	r1, r4
 8003f0a:	4640      	mov	r0, r8
 8003f0c:	f8cd a000 	str.w	sl, [sp]
 8003f10:	aa03      	add	r2, sp, #12
 8003f12:	f7ff fee1 	bl	8003cd8 <_printf_common>
 8003f16:	3001      	adds	r0, #1
 8003f18:	d14a      	bne.n	8003fb0 <_printf_i+0x1f4>
 8003f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f1e:	b004      	add	sp, #16
 8003f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f24:	6823      	ldr	r3, [r4, #0]
 8003f26:	f043 0320 	orr.w	r3, r3, #32
 8003f2a:	6023      	str	r3, [r4, #0]
 8003f2c:	2778      	movs	r7, #120	@ 0x78
 8003f2e:	4832      	ldr	r0, [pc, #200]	@ (8003ff8 <_printf_i+0x23c>)
 8003f30:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003f34:	6823      	ldr	r3, [r4, #0]
 8003f36:	6831      	ldr	r1, [r6, #0]
 8003f38:	061f      	lsls	r7, r3, #24
 8003f3a:	f851 5b04 	ldr.w	r5, [r1], #4
 8003f3e:	d402      	bmi.n	8003f46 <_printf_i+0x18a>
 8003f40:	065f      	lsls	r7, r3, #25
 8003f42:	bf48      	it	mi
 8003f44:	b2ad      	uxthmi	r5, r5
 8003f46:	6031      	str	r1, [r6, #0]
 8003f48:	07d9      	lsls	r1, r3, #31
 8003f4a:	bf44      	itt	mi
 8003f4c:	f043 0320 	orrmi.w	r3, r3, #32
 8003f50:	6023      	strmi	r3, [r4, #0]
 8003f52:	b11d      	cbz	r5, 8003f5c <_printf_i+0x1a0>
 8003f54:	2310      	movs	r3, #16
 8003f56:	e7ab      	b.n	8003eb0 <_printf_i+0xf4>
 8003f58:	4826      	ldr	r0, [pc, #152]	@ (8003ff4 <_printf_i+0x238>)
 8003f5a:	e7e9      	b.n	8003f30 <_printf_i+0x174>
 8003f5c:	6823      	ldr	r3, [r4, #0]
 8003f5e:	f023 0320 	bic.w	r3, r3, #32
 8003f62:	6023      	str	r3, [r4, #0]
 8003f64:	e7f6      	b.n	8003f54 <_printf_i+0x198>
 8003f66:	4616      	mov	r6, r2
 8003f68:	e7bd      	b.n	8003ee6 <_printf_i+0x12a>
 8003f6a:	6833      	ldr	r3, [r6, #0]
 8003f6c:	6825      	ldr	r5, [r4, #0]
 8003f6e:	1d18      	adds	r0, r3, #4
 8003f70:	6961      	ldr	r1, [r4, #20]
 8003f72:	6030      	str	r0, [r6, #0]
 8003f74:	062e      	lsls	r6, r5, #24
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	d501      	bpl.n	8003f7e <_printf_i+0x1c2>
 8003f7a:	6019      	str	r1, [r3, #0]
 8003f7c:	e002      	b.n	8003f84 <_printf_i+0x1c8>
 8003f7e:	0668      	lsls	r0, r5, #25
 8003f80:	d5fb      	bpl.n	8003f7a <_printf_i+0x1be>
 8003f82:	8019      	strh	r1, [r3, #0]
 8003f84:	2300      	movs	r3, #0
 8003f86:	4616      	mov	r6, r2
 8003f88:	6123      	str	r3, [r4, #16]
 8003f8a:	e7bc      	b.n	8003f06 <_printf_i+0x14a>
 8003f8c:	6833      	ldr	r3, [r6, #0]
 8003f8e:	2100      	movs	r1, #0
 8003f90:	1d1a      	adds	r2, r3, #4
 8003f92:	6032      	str	r2, [r6, #0]
 8003f94:	681e      	ldr	r6, [r3, #0]
 8003f96:	6862      	ldr	r2, [r4, #4]
 8003f98:	4630      	mov	r0, r6
 8003f9a:	f000 f8dd 	bl	8004158 <memchr>
 8003f9e:	b108      	cbz	r0, 8003fa4 <_printf_i+0x1e8>
 8003fa0:	1b80      	subs	r0, r0, r6
 8003fa2:	6060      	str	r0, [r4, #4]
 8003fa4:	6863      	ldr	r3, [r4, #4]
 8003fa6:	6123      	str	r3, [r4, #16]
 8003fa8:	2300      	movs	r3, #0
 8003faa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003fae:	e7aa      	b.n	8003f06 <_printf_i+0x14a>
 8003fb0:	4632      	mov	r2, r6
 8003fb2:	4649      	mov	r1, r9
 8003fb4:	4640      	mov	r0, r8
 8003fb6:	6923      	ldr	r3, [r4, #16]
 8003fb8:	47d0      	blx	sl
 8003fba:	3001      	adds	r0, #1
 8003fbc:	d0ad      	beq.n	8003f1a <_printf_i+0x15e>
 8003fbe:	6823      	ldr	r3, [r4, #0]
 8003fc0:	079b      	lsls	r3, r3, #30
 8003fc2:	d413      	bmi.n	8003fec <_printf_i+0x230>
 8003fc4:	68e0      	ldr	r0, [r4, #12]
 8003fc6:	9b03      	ldr	r3, [sp, #12]
 8003fc8:	4298      	cmp	r0, r3
 8003fca:	bfb8      	it	lt
 8003fcc:	4618      	movlt	r0, r3
 8003fce:	e7a6      	b.n	8003f1e <_printf_i+0x162>
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	4632      	mov	r2, r6
 8003fd4:	4649      	mov	r1, r9
 8003fd6:	4640      	mov	r0, r8
 8003fd8:	47d0      	blx	sl
 8003fda:	3001      	adds	r0, #1
 8003fdc:	d09d      	beq.n	8003f1a <_printf_i+0x15e>
 8003fde:	3501      	adds	r5, #1
 8003fe0:	68e3      	ldr	r3, [r4, #12]
 8003fe2:	9903      	ldr	r1, [sp, #12]
 8003fe4:	1a5b      	subs	r3, r3, r1
 8003fe6:	42ab      	cmp	r3, r5
 8003fe8:	dcf2      	bgt.n	8003fd0 <_printf_i+0x214>
 8003fea:	e7eb      	b.n	8003fc4 <_printf_i+0x208>
 8003fec:	2500      	movs	r5, #0
 8003fee:	f104 0619 	add.w	r6, r4, #25
 8003ff2:	e7f5      	b.n	8003fe0 <_printf_i+0x224>
 8003ff4:	08004b75 	.word	0x08004b75
 8003ff8:	08004b86 	.word	0x08004b86

08003ffc <__swhatbuf_r>:
 8003ffc:	b570      	push	{r4, r5, r6, lr}
 8003ffe:	460c      	mov	r4, r1
 8004000:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004004:	4615      	mov	r5, r2
 8004006:	2900      	cmp	r1, #0
 8004008:	461e      	mov	r6, r3
 800400a:	b096      	sub	sp, #88	@ 0x58
 800400c:	da0c      	bge.n	8004028 <__swhatbuf_r+0x2c>
 800400e:	89a3      	ldrh	r3, [r4, #12]
 8004010:	2100      	movs	r1, #0
 8004012:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004016:	bf14      	ite	ne
 8004018:	2340      	movne	r3, #64	@ 0x40
 800401a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800401e:	2000      	movs	r0, #0
 8004020:	6031      	str	r1, [r6, #0]
 8004022:	602b      	str	r3, [r5, #0]
 8004024:	b016      	add	sp, #88	@ 0x58
 8004026:	bd70      	pop	{r4, r5, r6, pc}
 8004028:	466a      	mov	r2, sp
 800402a:	f000 f863 	bl	80040f4 <_fstat_r>
 800402e:	2800      	cmp	r0, #0
 8004030:	dbed      	blt.n	800400e <__swhatbuf_r+0x12>
 8004032:	9901      	ldr	r1, [sp, #4]
 8004034:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004038:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800403c:	4259      	negs	r1, r3
 800403e:	4159      	adcs	r1, r3
 8004040:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004044:	e7eb      	b.n	800401e <__swhatbuf_r+0x22>

08004046 <__smakebuf_r>:
 8004046:	898b      	ldrh	r3, [r1, #12]
 8004048:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800404a:	079d      	lsls	r5, r3, #30
 800404c:	4606      	mov	r6, r0
 800404e:	460c      	mov	r4, r1
 8004050:	d507      	bpl.n	8004062 <__smakebuf_r+0x1c>
 8004052:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004056:	6023      	str	r3, [r4, #0]
 8004058:	6123      	str	r3, [r4, #16]
 800405a:	2301      	movs	r3, #1
 800405c:	6163      	str	r3, [r4, #20]
 800405e:	b003      	add	sp, #12
 8004060:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004062:	466a      	mov	r2, sp
 8004064:	ab01      	add	r3, sp, #4
 8004066:	f7ff ffc9 	bl	8003ffc <__swhatbuf_r>
 800406a:	9f00      	ldr	r7, [sp, #0]
 800406c:	4605      	mov	r5, r0
 800406e:	4639      	mov	r1, r7
 8004070:	4630      	mov	r0, r6
 8004072:	f7ff fb0d 	bl	8003690 <_malloc_r>
 8004076:	b948      	cbnz	r0, 800408c <__smakebuf_r+0x46>
 8004078:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800407c:	059a      	lsls	r2, r3, #22
 800407e:	d4ee      	bmi.n	800405e <__smakebuf_r+0x18>
 8004080:	f023 0303 	bic.w	r3, r3, #3
 8004084:	f043 0302 	orr.w	r3, r3, #2
 8004088:	81a3      	strh	r3, [r4, #12]
 800408a:	e7e2      	b.n	8004052 <__smakebuf_r+0xc>
 800408c:	89a3      	ldrh	r3, [r4, #12]
 800408e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004092:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004096:	81a3      	strh	r3, [r4, #12]
 8004098:	9b01      	ldr	r3, [sp, #4]
 800409a:	6020      	str	r0, [r4, #0]
 800409c:	b15b      	cbz	r3, 80040b6 <__smakebuf_r+0x70>
 800409e:	4630      	mov	r0, r6
 80040a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040a4:	f000 f838 	bl	8004118 <_isatty_r>
 80040a8:	b128      	cbz	r0, 80040b6 <__smakebuf_r+0x70>
 80040aa:	89a3      	ldrh	r3, [r4, #12]
 80040ac:	f023 0303 	bic.w	r3, r3, #3
 80040b0:	f043 0301 	orr.w	r3, r3, #1
 80040b4:	81a3      	strh	r3, [r4, #12]
 80040b6:	89a3      	ldrh	r3, [r4, #12]
 80040b8:	431d      	orrs	r5, r3
 80040ba:	81a5      	strh	r5, [r4, #12]
 80040bc:	e7cf      	b.n	800405e <__smakebuf_r+0x18>

080040be <memmove>:
 80040be:	4288      	cmp	r0, r1
 80040c0:	b510      	push	{r4, lr}
 80040c2:	eb01 0402 	add.w	r4, r1, r2
 80040c6:	d902      	bls.n	80040ce <memmove+0x10>
 80040c8:	4284      	cmp	r4, r0
 80040ca:	4623      	mov	r3, r4
 80040cc:	d807      	bhi.n	80040de <memmove+0x20>
 80040ce:	1e43      	subs	r3, r0, #1
 80040d0:	42a1      	cmp	r1, r4
 80040d2:	d008      	beq.n	80040e6 <memmove+0x28>
 80040d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80040d8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80040dc:	e7f8      	b.n	80040d0 <memmove+0x12>
 80040de:	4601      	mov	r1, r0
 80040e0:	4402      	add	r2, r0
 80040e2:	428a      	cmp	r2, r1
 80040e4:	d100      	bne.n	80040e8 <memmove+0x2a>
 80040e6:	bd10      	pop	{r4, pc}
 80040e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80040ec:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80040f0:	e7f7      	b.n	80040e2 <memmove+0x24>
	...

080040f4 <_fstat_r>:
 80040f4:	b538      	push	{r3, r4, r5, lr}
 80040f6:	2300      	movs	r3, #0
 80040f8:	4d06      	ldr	r5, [pc, #24]	@ (8004114 <_fstat_r+0x20>)
 80040fa:	4604      	mov	r4, r0
 80040fc:	4608      	mov	r0, r1
 80040fe:	4611      	mov	r1, r2
 8004100:	602b      	str	r3, [r5, #0]
 8004102:	f7fd f8ab 	bl	800125c <_fstat>
 8004106:	1c43      	adds	r3, r0, #1
 8004108:	d102      	bne.n	8004110 <_fstat_r+0x1c>
 800410a:	682b      	ldr	r3, [r5, #0]
 800410c:	b103      	cbz	r3, 8004110 <_fstat_r+0x1c>
 800410e:	6023      	str	r3, [r4, #0]
 8004110:	bd38      	pop	{r3, r4, r5, pc}
 8004112:	bf00      	nop
 8004114:	20001190 	.word	0x20001190

08004118 <_isatty_r>:
 8004118:	b538      	push	{r3, r4, r5, lr}
 800411a:	2300      	movs	r3, #0
 800411c:	4d05      	ldr	r5, [pc, #20]	@ (8004134 <_isatty_r+0x1c>)
 800411e:	4604      	mov	r4, r0
 8004120:	4608      	mov	r0, r1
 8004122:	602b      	str	r3, [r5, #0]
 8004124:	f7fd f8a9 	bl	800127a <_isatty>
 8004128:	1c43      	adds	r3, r0, #1
 800412a:	d102      	bne.n	8004132 <_isatty_r+0x1a>
 800412c:	682b      	ldr	r3, [r5, #0]
 800412e:	b103      	cbz	r3, 8004132 <_isatty_r+0x1a>
 8004130:	6023      	str	r3, [r4, #0]
 8004132:	bd38      	pop	{r3, r4, r5, pc}
 8004134:	20001190 	.word	0x20001190

08004138 <_sbrk_r>:
 8004138:	b538      	push	{r3, r4, r5, lr}
 800413a:	2300      	movs	r3, #0
 800413c:	4d05      	ldr	r5, [pc, #20]	@ (8004154 <_sbrk_r+0x1c>)
 800413e:	4604      	mov	r4, r0
 8004140:	4608      	mov	r0, r1
 8004142:	602b      	str	r3, [r5, #0]
 8004144:	f7fd f8b0 	bl	80012a8 <_sbrk>
 8004148:	1c43      	adds	r3, r0, #1
 800414a:	d102      	bne.n	8004152 <_sbrk_r+0x1a>
 800414c:	682b      	ldr	r3, [r5, #0]
 800414e:	b103      	cbz	r3, 8004152 <_sbrk_r+0x1a>
 8004150:	6023      	str	r3, [r4, #0]
 8004152:	bd38      	pop	{r3, r4, r5, pc}
 8004154:	20001190 	.word	0x20001190

08004158 <memchr>:
 8004158:	4603      	mov	r3, r0
 800415a:	b510      	push	{r4, lr}
 800415c:	b2c9      	uxtb	r1, r1
 800415e:	4402      	add	r2, r0
 8004160:	4293      	cmp	r3, r2
 8004162:	4618      	mov	r0, r3
 8004164:	d101      	bne.n	800416a <memchr+0x12>
 8004166:	2000      	movs	r0, #0
 8004168:	e003      	b.n	8004172 <memchr+0x1a>
 800416a:	7804      	ldrb	r4, [r0, #0]
 800416c:	3301      	adds	r3, #1
 800416e:	428c      	cmp	r4, r1
 8004170:	d1f6      	bne.n	8004160 <memchr+0x8>
 8004172:	bd10      	pop	{r4, pc}

08004174 <memcpy>:
 8004174:	440a      	add	r2, r1
 8004176:	4291      	cmp	r1, r2
 8004178:	f100 33ff 	add.w	r3, r0, #4294967295
 800417c:	d100      	bne.n	8004180 <memcpy+0xc>
 800417e:	4770      	bx	lr
 8004180:	b510      	push	{r4, lr}
 8004182:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004186:	4291      	cmp	r1, r2
 8004188:	f803 4f01 	strb.w	r4, [r3, #1]!
 800418c:	d1f9      	bne.n	8004182 <memcpy+0xe>
 800418e:	bd10      	pop	{r4, pc}

08004190 <_realloc_r>:
 8004190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004194:	4680      	mov	r8, r0
 8004196:	4615      	mov	r5, r2
 8004198:	460c      	mov	r4, r1
 800419a:	b921      	cbnz	r1, 80041a6 <_realloc_r+0x16>
 800419c:	4611      	mov	r1, r2
 800419e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80041a2:	f7ff ba75 	b.w	8003690 <_malloc_r>
 80041a6:	b92a      	cbnz	r2, 80041b4 <_realloc_r+0x24>
 80041a8:	f7ff fa08 	bl	80035bc <_free_r>
 80041ac:	2400      	movs	r4, #0
 80041ae:	4620      	mov	r0, r4
 80041b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041b4:	f000 f81a 	bl	80041ec <_malloc_usable_size_r>
 80041b8:	4285      	cmp	r5, r0
 80041ba:	4606      	mov	r6, r0
 80041bc:	d802      	bhi.n	80041c4 <_realloc_r+0x34>
 80041be:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80041c2:	d8f4      	bhi.n	80041ae <_realloc_r+0x1e>
 80041c4:	4629      	mov	r1, r5
 80041c6:	4640      	mov	r0, r8
 80041c8:	f7ff fa62 	bl	8003690 <_malloc_r>
 80041cc:	4607      	mov	r7, r0
 80041ce:	2800      	cmp	r0, #0
 80041d0:	d0ec      	beq.n	80041ac <_realloc_r+0x1c>
 80041d2:	42b5      	cmp	r5, r6
 80041d4:	462a      	mov	r2, r5
 80041d6:	4621      	mov	r1, r4
 80041d8:	bf28      	it	cs
 80041da:	4632      	movcs	r2, r6
 80041dc:	f7ff ffca 	bl	8004174 <memcpy>
 80041e0:	4621      	mov	r1, r4
 80041e2:	4640      	mov	r0, r8
 80041e4:	f7ff f9ea 	bl	80035bc <_free_r>
 80041e8:	463c      	mov	r4, r7
 80041ea:	e7e0      	b.n	80041ae <_realloc_r+0x1e>

080041ec <_malloc_usable_size_r>:
 80041ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041f0:	1f18      	subs	r0, r3, #4
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	bfbc      	itt	lt
 80041f6:	580b      	ldrlt	r3, [r1, r0]
 80041f8:	18c0      	addlt	r0, r0, r3
 80041fa:	4770      	bx	lr

080041fc <_init>:
 80041fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041fe:	bf00      	nop
 8004200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004202:	bc08      	pop	{r3}
 8004204:	469e      	mov	lr, r3
 8004206:	4770      	bx	lr

08004208 <_fini>:
 8004208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800420a:	bf00      	nop
 800420c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800420e:	bc08      	pop	{r3}
 8004210:	469e      	mov	lr, r3
 8004212:	4770      	bx	lr
