INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab10/lab10_2_1/lab10_2_1.srcs/sources_1/imports/new/ASM10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASM10_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab10/lab10_2_1/lab10_2_1.srcs/sources_1/imports/new/testbench10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench10_1_1
WARNING: [VRFC 10-3248] data object 'i' is already declared [C:/Users/lucas/Documents/fpga/lab10/lab10_2_1/lab10_2_1.srcs/sources_1/imports/new/testbench10_1_1.v:34]
WARNING: [VRFC 10-3703] second declaration of 'i' ignored [C:/Users/lucas/Documents/fpga/lab10/lab10_2_1/lab10_2_1.srcs/sources_1/imports/new/testbench10_1_1.v:34]
