Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/NTUST_FPGA/RegisterFile/register_file_tb_isim_par.exe -prj /home/ise/NTUST_FPGA/RegisterFile/register_file_tb_par.prj work.register_file_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/NTUST_FPGA/RegisterFile/register_file_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "/home/ise/NTUST_FPGA/RegisterFile/netgen/par/register_file_timesim.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 147908 KB
Fuse CPU Usage: 1870 ms
Compiling module register_file_tb
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package vital_timing
Compiling package vcomponents
Compiling package vital_primitives
Compiling package vpackage
Compiling architecture x_ckbuf_v of entity X_CKBUF [\X_CKBUF(true,true,"UNPLACED",(0...]
Compiling architecture x_obuf_v of entity X_OBUF [\X_OBUF(true,true,"DONT_CARE",12...]
Compiling architecture x_zero_v of entity X_ZERO [\X_ZERO("UNPLACED")(1,8)\]
Compiling architecture x_ibuf_intermdisable_tpwrgt_v of entity X_IBUF_INTERMDISABLE_TPWRGT [\X_IBUF_INTERMDISABLE_TPWRGT("TR...]
Compiling architecture x_buf_v of entity X_BUF [\X_BUF(true,true,"UNPLACED",(0,0...]
Compiling architecture x_lut6_v of entity X_LUT6 [\X_LUT6(true,true,"UNPLACED",(0,...]
Compiling architecture x_lut5_v of entity X_LUT5 [\X_LUT5(true,true,"UNPLACED",(0,...]
Compiling architecture x_sff_v of entity X_SFF [\X_SFF(true,true,true,"UNPLACED"...]
Compiling architecture x_mux2_v of entity X_MUX2 [\X_MUX2(true,true,"UNPLACED",(0,...]
Compiling architecture x_one_v of entity X_ONE [\X_ONE("UNPLACED")(1,8)\]
Compiling architecture x_roc_v of entity X_ROC [\X_ROC("UNPLACED",100000,"*")(1,...]
Compiling architecture x_toc_v of entity X_TOC [\X_TOC("UNPLACED",0,"*")(1,8,1,1...]
Compiling architecture structure of entity register_file [register_file_default]
Time Resolution for simulation is 1ps.
Compiled 557 VHDL Units
Compiled 2 Verilog Units
Built simulation executable /home/ise/NTUST_FPGA/RegisterFile/register_file_tb_isim_par.exe
Fuse Memory Usage: 176616 KB
Fuse CPU Usage: 3820 ms
GCC CPU Usage: 1260 ms
