
*** Running vivado
    with args -log zynq_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynq_top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zynq_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
Command: link_design -top zynq_top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/ip/fp_accumulator/fp_accumulator.dcp' for cell 'u2_calc/alu/fp_accumulator'
INFO: [Project 1-454] Reading design checkpoint 'e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/ip/fp_divide/fp_divide.dcp' for cell 'u2_calc/alu/fp_divide'
INFO: [Project 1-454] Reading design checkpoint 'e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/ip/fp_multiply/fp_multiply.dcp' for cell 'u2_calc/alu/fp_multiply'
INFO: [Project 1-454] Reading design checkpoint 'e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/ip/mpram_axi_warpper_0/mpram_axi_warpper_0.dcp' for cell 'u2_calc/ram/axi_warpper'
INFO: [Project 1-454] Reading design checkpoint 'e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/ip/mpram_block_ram_0/mpram_block_ram_0.dcp' for cell 'u2_calc/ram/block_ram'
INFO: [Project 1-454] Reading design checkpoint 'e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/ip/mpram_xbar_0/mpram_xbar_0.dcp' for cell 'u2_calc/ram/axi_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/ip/mpram_s00_data_fifo_0/mpram_s00_data_fifo_0.dcp' for cell 'u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/mpram/ip/mpram_s01_data_fifo_0/mpram_s01_data_fifo_0.dcp' for cell 'u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo'
INFO: [Netlist 29-17] Analyzing 844 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'u1_zynq_process/design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'u1_zynq_process/design_1_i/processing_system7_0/inst'
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'u1_zynq_process/design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'u1_zynq_process/design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'u1_zynq_process/design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'u1_zynq_process/design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:16]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1337.711 ; gain = 533.508
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[0]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[1]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[2]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[3]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[4]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[5]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[6]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[7]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[8]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[9]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[10]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[11]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[12]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[13]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[14]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[15]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[16]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[17]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[18]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[19]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[20]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[21]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[22]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[23]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[24]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[25]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[26]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[27]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[28]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[29]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[30]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_addr[31]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[0]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[1]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[2]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[3]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[4]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[5]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[6]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[7]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[8]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[9]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[10]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[11]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[12]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[13]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[14]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[15]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[16]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[17]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[18]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[19]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[20]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[21]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[22]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[23]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[24]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[25]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[26]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[27]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[28]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[29]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[30]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_din[31]'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_data_rdy'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:23]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:23]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_bram_en'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:24]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'u_bram_zynq_calc/de_flow_cnt'. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:25]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc:25]
Finished Parsing XDC File [E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.srcs/constrs_1/new/emio_xdc.xdc]
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/loader/inst_fifo/xpm_fifo_sync'
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/loader/inst_fifo/xpm_fifo_sync'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/alu/fifo_3/xpm_fifo_sync'
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/alu/fifo_3/xpm_fifo_sync'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/alu/fifo_2/xpm_fifo_sync'
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/alu/fifo_2/xpm_fifo_sync'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/alu/fifo_1/xpm_fifo_sync'
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u2_calc/alu/fifo_1/xpm_fifo_sync'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'zynq_top'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1339.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 310 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 118 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

20 Infos, 68 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1339.488 ; gain = 957.848
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.538 . Memory (MB): peak = 1339.488 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10300631c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.545 . Memory (MB): peak = 1339.488 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "4e0cba286e51229f".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "b096a23d5c5a6eaa".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1460.719 ; gain = 0.926
Phase 1 Generate And Synthesize Debug Cores | Checksum: 176844923

Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1460.719 ; gain = 53.605

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 14 inverter(s) to 81 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 209b93531

Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1468.352 ; gain = 61.238
INFO: [Opt 31-389] Phase Retarget created 120 cells and removed 212 cells
INFO: [Opt 31-1021] In phase Retarget, 226 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
Phase 3 Constant propagation | Checksum: 1e87090b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1468.352 ; gain = 61.238
INFO: [Opt 31-389] Phase Constant propagation created 21 cells and removed 265 cells
INFO: [Opt 31-1021] In phase Constant propagation, 218 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 19baa95da

Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.352 ; gain = 61.238
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1488 cells
INFO: [Opt 31-1021] In phase Sweep, 1160 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 19baa95da

Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.352 ; gain = 61.238
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 12575ca18

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1468.352 ; gain = 61.238
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 16c93987b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1468.352 ; gain = 61.238
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             120  |             212  |                                            226  |
|  Constant propagation         |              21  |             265  |                                            218  |
|  Sweep                        |               0  |            1488  |                                           1160  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             97  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1468.352 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11f17406e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1468.352 ; gain = 61.238

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.857 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 1 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 1a3d9bee4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1782.363 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a3d9bee4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.363 ; gain = 314.012

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a3d9bee4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1782.363 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1782.363 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19c7beb22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1782.363 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 68 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1782.363 ; gain = 442.875
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1782.363 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1782.363 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1782.363 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/impl_1/zynq_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zynq_top_drc_opted.rpt -pb zynq_top_drc_opted.pb -rpx zynq_top_drc_opted.rpx
Command: report_drc -file zynq_top_drc_opted.rpt -pb zynq_top_drc_opted.pb -rpx zynq_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Coretcl 2-168] The results of DRC are in file E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/impl_1/zynq_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1782.363 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 122328edb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1782.363 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1223ba4b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21b5dffaf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21b5dffaf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.363 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 21b5dffaf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 170693b3a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1782.363 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1556f92fe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.363 ; gain = 0.000
Phase 2 Global Placement | Checksum: 19f5be6fa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19f5be6fa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11deffecd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16927ac41

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18e8d17c1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23f799c9c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21078c6ae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1884c02be

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.363 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1884c02be

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c58175ce

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net u2_calc/alu/fp_divide/U0/i_synth/i_nd_to_rdy/ce_internal_core, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c58175ce

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1782.363 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.003. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f9d91a1d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1782.363 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: f9d91a1d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f9d91a1d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f9d91a1d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1782.363 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: b85617a6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1782.363 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b85617a6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1782.363 ; gain = 0.000
Ending Placer Task | Checksum: a986caa4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1782.363 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 168 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1782.363 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1782.363 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1782.363 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1782.363 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/impl_1/zynq_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zynq_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1782.363 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zynq_top_utilization_placed.rpt -pb zynq_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zynq_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1782.363 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 52a2d503 ConstDB: 0 ShapeSum: 56e3f5a1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15317b10e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1782.363 ; gain = 0.000
Post Restoration Checksum: NetGraph: 886545b4 NumContArr: cab26b5a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15317b10e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15317b10e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15317b10e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1782.363 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10944210f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1782.363 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.933  | TNS=0.000  | WHS=-0.354 | THS=-479.874|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 15d003946

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1782.363 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.933  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1c5ede3a9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1782.363 ; gain = 0.000
Phase 2 Router Initialization | Checksum: f5b60224

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: adac562c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 945
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.408  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 28ea94cef

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.408  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 125907826

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.363 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 125907826

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 121a960a8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.363 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.561  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b3f7937d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b3f7937d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.363 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1b3f7937d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f4f1a239

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.363 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.561  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 112d3b387

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.363 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 112d3b387

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.58221 %
  Global Horizontal Routing Utilization  = 7.96921 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 110e621c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 110e621c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c7f5ed24

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1782.363 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.561  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c7f5ed24

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1782.363 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1782.363 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 268 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1782.363 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1782.363 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1782.363 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1782.363 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/impl_1/zynq_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zynq_top_drc_routed.rpt -pb zynq_top_drc_routed.pb -rpx zynq_top_drc_routed.rpx
Command: report_drc -file zynq_top_drc_routed.rpt -pb zynq_top_drc_routed.pb -rpx zynq_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/impl_1/zynq_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zynq_top_methodology_drc_routed.rpt -pb zynq_top_methodology_drc_routed.pb -rpx zynq_top_methodology_drc_routed.rpx
Command: report_methodology -file zynq_top_methodology_drc_routed.rpt -pb zynq_top_methodology_drc_routed.pb -rpx zynq_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Debug_V2.3/ZYNQ_CALC/project_2/project_2.runs/impl_1/zynq_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zynq_top_power_routed.rpt -pb zynq_top_power_summary_routed.pb -rpx zynq_top_power_routed.rpx
Command: report_power -file zynq_top_power_routed.rpt -pb zynq_top_power_summary_routed.pb -rpx zynq_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 268 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zynq_top_route_status.rpt -pb zynq_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zynq_top_timing_summary_routed.rpt -pb zynq_top_timing_summary_routed.pb -rpx zynq_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zynq_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zynq_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zynq_top_bus_skew_routed.rpt -pb zynq_top_bus_skew_routed.pb -rpx zynq_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Aug 23 23:52:17 2022...
