

================================================================
== Synthesis Summary Report of 'dut'
================================================================
+ General Information: 
    * Date:           Fri Dec  2 23:54:27 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        input_bypass
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |       Modules       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |    |           |           |     |
    |       & Loops       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |    LUT    | URAM|
    +---------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |+ dut*               |     -|  0.79|      393|  3.930e+03|         -|      132|     -|  dataflow|  3 (1%)|   -|  103 (~0%)|  303 (~0%)|    -|
    | + pass              |     -|  0.79|      130|  1.300e+03|         -|      130|     -|        no|       -|   -|   19 (~0%)|   68 (~0%)|    -|
    |  o VITIS_LOOP_29_1  |     -|  7.30|      128|  1.280e+03|         2|        1|   128|       yes|       -|   -|          -|          -|    -|
    | + double_pass       |     -|  0.79|      130|  1.300e+03|         -|      130|     -|        no|       -|   -|   19 (~0%)|   68 (~0%)|    -|
    |  o VITIS_LOOP_19_1  |     -|  7.30|      128|  1.280e+03|         2|        1|   128|       yes|       -|   -|          -|          -|    -|
    | + add_kernel        |     -|  1.49|      131|  1.310e+03|         -|      131|     -|        no|       -|   -|   61 (~0%)|  107 (~0%)|    -|
    |  o VITIS_LOOP_7_1   |     -|  7.30|      129|  1.290e+03|         3|        1|   128|       yes|       -|   -|          -|          -|    -|
    +---------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| a_address0    | 7        |
| a_address1    | 7        |
| a_d0          | 32       |
| a_d1          | 32       |
| a_q0          | 32       |
| a_q1          | 32       |
| b_address0    | 7        |
| b_address1    | 7        |
| b_d0          | 32       |
| b_d1          | 32       |
| b_q0          | 32       |
| b_q1          | 32       |
| tmp3_address0 | 7        |
| tmp3_address1 | 7        |
| tmp3_d0       | 32       |
| tmp3_d1       | 32       |
| tmp3_q0       | 32       |
| tmp3_q1       | 32       |
+---------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int*     |
| b        | in        | int*     |
| tmp3     | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| a        | a_address0    | port    | offset   |
| a        | a_ce0         | port    |          |
| a        | a_d0          | port    |          |
| a        | a_q0          | port    |          |
| a        | a_we0         | port    |          |
| a        | a_address1    | port    | offset   |
| a        | a_ce1         | port    |          |
| a        | a_d1          | port    |          |
| a        | a_q1          | port    |          |
| a        | a_we1         | port    |          |
| b        | b_address0    | port    | offset   |
| b        | b_ce0         | port    |          |
| b        | b_d0          | port    |          |
| b        | b_q0          | port    |          |
| b        | b_we0         | port    |          |
| b        | b_address1    | port    | offset   |
| b        | b_ce1         | port    |          |
| b        | b_d1          | port    |          |
| b        | b_q1          | port    |          |
| b        | b_we1         | port    |          |
| tmp3     | tmp3_address0 | port    | offset   |
| tmp3     | tmp3_ce0      | port    |          |
| tmp3     | tmp3_d0       | port    |          |
| tmp3     | tmp3_q0       | port    |          |
| tmp3     | tmp3_we0      | port    |          |
| tmp3     | tmp3_address1 | port    | offset   |
| tmp3     | tmp3_ce1      | port    |          |
| tmp3     | tmp3_d1       | port    |          |
| tmp3     | tmp3_q1       | port    |          |
| tmp3     | tmp3_we1      | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+----------+-----+--------+---------+
| Name                  | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-----------------------+-----+--------+----------+-----+--------+---------+
| + dut                 | 0   |        |          |     |        |         |
|  + pass               | 0   |        |          |     |        |         |
|    add_ln29_fu_81_p2  | -   |        | add_ln29 | add | fabric | 0       |
|  + double_pass        | 0   |        |          |     |        |         |
|    add_ln19_fu_112_p2 | -   |        | add_ln19 | add | fabric | 0       |
|  + add_kernel         | 0   |        |          |     |        |         |
|    add_ln7_fu_95_p2   | -   |        | add_ln7  | add | fabric | 0       |
|    add_ln9_fu_112_p2  | -   |        | add_ln9  | add | fabric | 0       |
+-----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------+------+------+--------+----------+---------+------+---------+
| Name     | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+----------+------+------+--------+----------+---------+------+---------+
| + dut    | 3    | 0    |        |          |         |      |         |
|   tmp1_U | 2    | -    |        | tmp1     | ram_1p  | auto | 1       |
|   tmp2_U | 2    | -    |        | tmp2     | ram_1p  | auto | 1       |
|   tmp4_U | 2    | -    |        | tmp4     | ram_1p  | auto | 1       |
+----------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-------------------+
| Type     | Options | Location          |
+----------+---------+-------------------+
| dataflow |         | dut.cpp:38 in dut |
+----------+---------+-------------------+


