//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Jul 18 02:37:37 2013 (1374107857)
// Cuda compilation tools, release 5.5, V5.5.0
//

.version 3.2
.target sm_20
.address_size 64

	.file	1 "/home/zzzmpp02/PW/C/cuMin.cu", 1383428216, 1028
// kernelMain$__cuda_local_var_33830_33_non_const_mem has been demoted

.visible .entry kernelMain(
	.param .u64 kernelMain_param_0,
	.param .u64 kernelMain_param_1
)
{
	.reg .pred 	%p<22>;
	.reg .s32 	%r<88>;
	.reg .s64 	%rd<72>;
	// demoted variable
	.shared .align 4 .b8 kernelMain$__cuda_local_var_33830_33_non_const_mem[4096];

	ld.param.u64 	%rd4, [kernelMain_param_0];
	ld.param.u64 	%rd3, [kernelMain_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	.loc 1 7 1
	mov.u32 	%r23, %ntid.x;
	mov.u32 	%r24, %ctaid.x;
	mov.u32 	%r1, %tid.x;
	mad.lo.s32 	%r25, %r23, %r24, %r1;
	.loc 1 9 1
	mul.wide.s32 	%rd6, %r25, 4;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r1, 4;
	mov.u64 	%rd9, kernelMain$__cuda_local_var_33830_33_non_const_mem;
	add.s64 	%rd1, %rd9, %rd8;
	ld.global.u32 	%r26, [%rd7];
	st.shared.u32 	[%rd1], %r26;
	.loc 1 10 1
	bar.sync 	0;
	.loc 1 14 1
	ld.shared.u32 	%r2, [%rd1];
	.loc 1 15 1
	setp.eq.s32	%p1, %r1, 0;
	mov.u32 	%r87, %r2;
	@%p1 bra 	BB0_3;

	.loc 1 17 1
	add.s32 	%r28, %r1, -1;
	mul.wide.u32 	%rd10, %r28, 4;
	add.s64 	%rd12, %rd9, %rd10;
	ld.shared.u32 	%r3, [%rd12];
	setp.le.s32	%p2, %r2, %r3;
	mov.u32 	%r59, %r2;
	mov.u32 	%r87, %r59;
	@%p2 bra 	BB0_3;

	mov.u32 	%r87, %r3;

BB0_3:
	.loc 1 20 1
	mov.u32 	%r4, %r87;
	bar.sync 	0;
	.loc 1 9 1
	mul.wide.u32 	%rd13, %r1, 4;
	add.s64 	%rd15, %rd9, %rd13;
	.loc 1 21 1
	st.shared.u32 	[%rd15], %r4;
	.loc 1 15 1
	setp.lt.u32	%p3, %r1, 2;
	mov.u32 	%r86, %r4;
	@%p3 bra 	BB0_6;

	.loc 1 17 1
	add.s32 	%r31, %r1, -2;
	mul.wide.u32 	%rd16, %r31, 4;
	add.s64 	%rd18, %rd9, %rd16;
	ld.shared.u32 	%r5, [%rd18];
	setp.le.s32	%p4, %r4, %r5;
	mov.u32 	%r61, %r4;
	mov.u32 	%r86, %r61;
	@%p4 bra 	BB0_6;

	mov.u32 	%r86, %r5;

BB0_6:
	.loc 1 20 1
	mov.u32 	%r6, %r86;
	bar.sync 	0;
	.loc 1 9 1
	mul.wide.u32 	%rd19, %r1, 4;
	add.s64 	%rd21, %rd9, %rd19;
	.loc 1 21 1
	st.shared.u32 	[%rd21], %r6;
	.loc 1 15 1
	setp.lt.u32	%p5, %r1, 4;
	mov.u32 	%r85, %r6;
	@%p5 bra 	BB0_9;

	.loc 1 17 1
	add.s32 	%r34, %r1, -4;
	mul.wide.u32 	%rd22, %r34, 4;
	add.s64 	%rd24, %rd9, %rd22;
	ld.shared.u32 	%r7, [%rd24];
	setp.le.s32	%p6, %r6, %r7;
	mov.u32 	%r63, %r6;
	mov.u32 	%r85, %r63;
	@%p6 bra 	BB0_9;

	mov.u32 	%r85, %r7;

BB0_9:
	.loc 1 20 1
	mov.u32 	%r8, %r85;
	bar.sync 	0;
	.loc 1 9 1
	mul.wide.u32 	%rd25, %r1, 4;
	add.s64 	%rd27, %rd9, %rd25;
	.loc 1 21 1
	st.shared.u32 	[%rd27], %r8;
	.loc 1 15 1
	setp.lt.u32	%p7, %r1, 8;
	mov.u32 	%r84, %r8;
	@%p7 bra 	BB0_12;

	.loc 1 17 1
	add.s32 	%r37, %r1, -8;
	mul.wide.u32 	%rd28, %r37, 4;
	add.s64 	%rd30, %rd9, %rd28;
	ld.shared.u32 	%r9, [%rd30];
	setp.le.s32	%p8, %r8, %r9;
	mov.u32 	%r65, %r8;
	mov.u32 	%r84, %r65;
	@%p8 bra 	BB0_12;

	mov.u32 	%r84, %r9;

BB0_12:
	.loc 1 20 1
	mov.u32 	%r10, %r84;
	bar.sync 	0;
	.loc 1 9 1
	mul.wide.u32 	%rd31, %r1, 4;
	add.s64 	%rd33, %rd9, %rd31;
	.loc 1 21 1
	st.shared.u32 	[%rd33], %r10;
	.loc 1 15 1
	setp.lt.u32	%p9, %r1, 16;
	mov.u32 	%r83, %r10;
	@%p9 bra 	BB0_15;

	.loc 1 17 1
	add.s32 	%r40, %r1, -16;
	mul.wide.u32 	%rd34, %r40, 4;
	add.s64 	%rd36, %rd9, %rd34;
	ld.shared.u32 	%r11, [%rd36];
	setp.le.s32	%p10, %r10, %r11;
	mov.u32 	%r67, %r10;
	mov.u32 	%r83, %r67;
	@%p10 bra 	BB0_15;

	mov.u32 	%r83, %r11;

BB0_15:
	.loc 1 20 1
	mov.u32 	%r12, %r83;
	bar.sync 	0;
	.loc 1 9 1
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd39, %rd9, %rd37;
	.loc 1 21 1
	st.shared.u32 	[%rd39], %r12;
	.loc 1 15 1
	setp.lt.u32	%p11, %r1, 32;
	mov.u32 	%r82, %r12;
	@%p11 bra 	BB0_18;

	.loc 1 17 1
	add.s32 	%r43, %r1, -32;
	mul.wide.u32 	%rd40, %r43, 4;
	add.s64 	%rd42, %rd9, %rd40;
	ld.shared.u32 	%r13, [%rd42];
	setp.le.s32	%p12, %r12, %r13;
	mov.u32 	%r69, %r12;
	mov.u32 	%r82, %r69;
	@%p12 bra 	BB0_18;

	mov.u32 	%r82, %r13;

BB0_18:
	.loc 1 20 1
	mov.u32 	%r14, %r82;
	bar.sync 	0;
	.loc 1 9 1
	mul.wide.u32 	%rd43, %r1, 4;
	add.s64 	%rd45, %rd9, %rd43;
	.loc 1 21 1
	st.shared.u32 	[%rd45], %r14;
	.loc 1 15 1
	setp.lt.u32	%p13, %r1, 64;
	mov.u32 	%r81, %r14;
	@%p13 bra 	BB0_21;

	.loc 1 17 1
	add.s32 	%r46, %r1, -64;
	mul.wide.u32 	%rd46, %r46, 4;
	add.s64 	%rd48, %rd9, %rd46;
	ld.shared.u32 	%r15, [%rd48];
	setp.le.s32	%p14, %r14, %r15;
	mov.u32 	%r71, %r14;
	mov.u32 	%r81, %r71;
	@%p14 bra 	BB0_21;

	mov.u32 	%r81, %r15;

BB0_21:
	.loc 1 20 1
	mov.u32 	%r16, %r81;
	bar.sync 	0;
	.loc 1 9 1
	mul.wide.u32 	%rd49, %r1, 4;
	add.s64 	%rd51, %rd9, %rd49;
	.loc 1 21 1
	st.shared.u32 	[%rd51], %r16;
	.loc 1 15 1
	setp.lt.u32	%p15, %r1, 128;
	mov.u32 	%r80, %r16;
	@%p15 bra 	BB0_24;

	.loc 1 17 1
	add.s32 	%r49, %r1, -128;
	mul.wide.u32 	%rd52, %r49, 4;
	add.s64 	%rd54, %rd9, %rd52;
	ld.shared.u32 	%r17, [%rd54];
	setp.le.s32	%p16, %r16, %r17;
	mov.u32 	%r73, %r16;
	mov.u32 	%r80, %r73;
	@%p16 bra 	BB0_24;

	mov.u32 	%r80, %r17;

BB0_24:
	.loc 1 20 1
	mov.u32 	%r18, %r80;
	bar.sync 	0;
	.loc 1 9 1
	mul.wide.u32 	%rd55, %r1, 4;
	add.s64 	%rd57, %rd9, %rd55;
	.loc 1 21 1
	st.shared.u32 	[%rd57], %r18;
	.loc 1 15 1
	setp.lt.u32	%p17, %r1, 256;
	mov.u32 	%r79, %r18;
	@%p17 bra 	BB0_27;

	.loc 1 17 1
	add.s32 	%r52, %r1, -256;
	mul.wide.u32 	%rd58, %r52, 4;
	add.s64 	%rd60, %rd9, %rd58;
	ld.shared.u32 	%r19, [%rd60];
	setp.le.s32	%p18, %r18, %r19;
	mov.u32 	%r75, %r18;
	mov.u32 	%r79, %r75;
	@%p18 bra 	BB0_27;

	mov.u32 	%r79, %r19;

BB0_27:
	.loc 1 20 1
	mov.u32 	%r20, %r79;
	bar.sync 	0;
	.loc 1 9 1
	mul.wide.u32 	%rd61, %r1, 4;
	add.s64 	%rd63, %rd9, %rd61;
	.loc 1 21 1
	st.shared.u32 	[%rd63], %r20;
	.loc 1 15 1
	setp.lt.u32	%p19, %r1, 512;
	mov.u32 	%r78, %r20;
	@%p19 bra 	BB0_30;

	.loc 1 17 1
	add.s32 	%r55, %r1, -512;
	mul.wide.u32 	%rd64, %r55, 4;
	add.s64 	%rd66, %rd9, %rd64;
	ld.shared.u32 	%r21, [%rd66];
	setp.le.s32	%p20, %r20, %r21;
	mov.u32 	%r77, %r20;
	mov.u32 	%r78, %r77;
	@%p20 bra 	BB0_30;

	mov.u32 	%r78, %r21;

BB0_30:
	.loc 1 20 1
	bar.sync 	0;
	.loc 1 9 1
	mul.wide.u32 	%rd67, %r1, 4;
	add.s64 	%rd69, %rd9, %rd67;
	.loc 1 21 1
	st.shared.u32 	[%rd69], %r78;
	cvta.to.global.u64 	%rd2, %rd3;
	.loc 1 23 1
	setp.ne.s32	%p21, %r1, 1023;
	@%p21 bra 	BB0_32;

	.loc 1 24 1
	ld.shared.u32 	%r57, [kernelMain$__cuda_local_var_33830_33_non_const_mem+4092];
	mul.wide.u32 	%rd70, %r24, 4;
	add.s64 	%rd71, %rd2, %rd70;
	st.global.u32 	[%rd71], %r57;

BB0_32:
	.loc 1 25 2
	ret;
}

.visible .entry kernelPrepare(
	.param .u64 kernelPrepare_param_0,
	.param .u64 kernelPrepare_param_1,
	.param .u64 kernelPrepare_param_2
)
{
	.reg .pred 	%p<8>;
	.reg .s32 	%r<26>;
	.reg .s64 	%rd<16>;


	ld.param.u64 	%rd6, [kernelPrepare_param_0];
	ld.param.u64 	%rd7, [kernelPrepare_param_1];
	ld.param.u64 	%rd8, [kernelPrepare_param_2];
	cvta.to.global.u64 	%rd1, %rd7;
	cvta.to.global.u64 	%rd2, %rd6;
	cvta.to.global.u64 	%rd9, %rd8;
	.loc 1 31 1
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	.loc 1 29 1
	ldu.global.u32 	%r5, [%rd9];
	.loc 1 32 1
	mul.lo.s32 	%r6, %r4, %r5;
	.loc 1 30 1
	ldu.global.u32 	%r7, [%rd9+4];
	.loc 1 32 1
	setp.ge.u32	%p1, %r6, %r7;
	@%p1 bra 	BB1_5;

	.loc 1 34 1
	mul.wide.u32 	%rd10, %r6, 4;
	add.s64 	%rd11, %rd2, %rd10;
	ld.global.u32 	%r25, [%rd11];
	.loc 1 35 1
	add.s32 	%r17, %r6, 1;
	setp.lt.u32	%p2, %r17, %r7;
	setp.gt.u32	%p3, %r5, 1;
	and.pred  	%p4, %p3, %p2;
	@!%p4 bra 	BB1_4;
	bra.uni 	BB1_2;

BB1_2:
	.loc 1 37 1
	mul.lo.s32 	%r20, %r5, %r4;
	add.s32 	%r21, %r20, 1;
	mul.wide.u32 	%rd12, %r21, 4;
	add.s64 	%rd15, %rd2, %rd12;
	.loc 1 37 1
	add.s32 	%r23, %r20, 2;
	mov.u32 	%r24, 2;

BB1_3:
	.loc 1 37 1
	ld.global.u32 	%r22, [%rd15];
	min.s32 	%r25, %r22, %r25;
	.loc 1 35 1
	setp.lt.u32	%p5, %r23, %r7;
	setp.lt.u32	%p6, %r24, %r5;
	and.pred  	%p7, %p6, %p5;
	add.s64 	%rd15, %rd15, 4;
	add.s32 	%r24, %r24, 1;
	add.s32 	%r23, %r23, 1;
	@%p7 bra 	BB1_3;

BB1_4:
	.loc 1 40 1
	mul.wide.s32 	%rd13, %r4, 4;
	add.s64 	%rd14, %rd1, %rd13;
	st.global.u32 	[%rd14], %r25;

BB1_5:
	.loc 1 41 2
	ret;
}


