FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ASM_ARCH_RESET_H
#define __ASM_ARCH_RESET_H

/* bench 19920.1.0 85b2a2b1bfbe */
/* bench 19920.1.1 87722d32468a */
/* bench 19920.1.2 dd6a6d206b19 */
/* bench 19920.1.3 ccacbef6c87c */
/* bench 19920.1.4 312ad3521698 */
/* bench 19920.1.5 a9fde40d75b5 */
/* bench 19920.1.6 4f3f9d1958c0 */
/* bench 19920.1.7 fbd3902c910c */
/* bench 19920.1.8 74318bfe8f16 */
/* bench 19920.1.9 ae3882f8b899 */
/* bench 19920.1.10 51eb58ef2610 */
#define RESET_STATUS_HARDWARE	(1 << 0)	/* Hardware Reset */
/* bench 7493.0.0 6bfcc001ebf2 */
/* bench 7493.0.1 c0d9ed2950c4 */
/* bench 7493.0.2 8e70b043e63b */
#define RESET_STATUS_GPIO	(1 << 3)	/* GPIO Reset */
#define RESET_STATUS_ALL	(0xf)

extern unsigned int reset_status;
static inline void clear_reset_status(unsigned int mask)
{
	RCSR = mask;
}

#endif /* __ASM_ARCH_RESET_H */
