_svd: ../svd/stm32f413.svd

_rebase:
  # Make I2C1 the base type
  I2C1: I2C2
  SPI1: SPI5
  USART1: USART3

_derive:
  TIM9: TIM12
  TIM13: TIM10
  TIM14: TIM10
  UART5: UART4
  UART7: UART4
  UART8: UART4
  UART9: UART4
  UART10: UART4

_modify:
  FMPI2C:
    # Rename FMPI2C to FMPI2C1
    name: FMPI2C1

  FSMC:
     # ST got the base address of the FSMC peripheral wrong
     baseAddress: "0xA0000000"

SPI?:
  _include:
    - common_patches/16bit.yaml
    - common_patches/spi/dr8.yaml
  SR:
    _modify:
      # This field has the wrong name in the SVD compared to RM0430
      TIFRFE:
        name: "FRE"

_add:
    # I2S*ext are missing
    I2S2ext:
        derivedFrom: SPI1
        baseAddress: "0x40003400"
    I2S3ext:
        derivedFrom: SPI1
        baseAddress: "0x40004000"

ADC1:
  _include:
    - common_patches/adc/smpx_18.yaml

FLASH:
  ACR:
    _modify:
      LATENCY:
        bitWidth: 4

CRC:
  # The SVD calls the RESET field "CR", fix per RM0430
  CR:
    _modify:
      CR:
        name: RESET

# Add missing RCC reset/enable bits
RCC:
  APB1RSTR:
    _modify:
      USART4RST:
        name: UART4RST
        description: UART4 reset
      USART5RST:
        name: UART5RST
        description: UART5 reset
  APB2RSTR:
    _modify:
      USART9RST:
        name: UART9RST
        description: UART9 reset
      SART10RST:
        name: UART10RST
        description: UART10 reset
  APB1ENR:
    _modify:
      RTCAPB:
        name: RTCAPBEN
  APB2ENR:
    _add:
      UART9EN:
        description: UART9 clock enable
        bitOffset: 6
        bitWidth: 1
      UART10EN:
        description: UART10 clock enable
        bitOffset: 7
        bitWidth: 1
  APB1LPENR:
    _modify:
      RTCAPBEN:
        name: RTCAPBLPEN
      USART4LPEN:
        name: UART4LPEN
        description: UART4 clock enable during Sleep mode
      USART5LPEN:
        name: UART5LPEN
        description: UART5 clock enable during Sleep mode
  APB2LPENR:
    _modify:
      EXTITEN:
        name: EXTITLPEN
      USART9LPEN:
        name: UART9LPEN
        description: UART9 clock enable during Sleep mode
      USART10LPEN:
        name: UART10LPEN
        description: UART10 clock enable during Sleep mode
  DCKCFGR:
    _delete:
      - LPTIMER1SEL
    _add:
      PLLI2SDIVR:
        description: PLLI2S division factor for SAI1 A/B clock
        bitOffset: 0
        bitWidth: 5
      PLLDIVR:
        description: PLL division factor for SAI1 A/B clock
        bitOffset: 8
        bitWidth: 5
      CKDFSDM2ASEL:
        description: DFSDM2 audio clock selection
        bitOffset: 14
        bitWidth: 1
      SAI1ASRC:
        description: SAI1-A clock source selection
        bitOffset: 20
        bitWidth: 2
      SAI1BSRC:
        description: SAI1-B clock source selection
        bitOffset: 22
        bitWidth: 2
      CKDFSDM1SEL:
        description: DFSDM1 Kernel clock selection
        bitOffset: 31
        bitWidth: 1
  DCKCFGR2:
    _add:
      LPTIM1SEL:
        description: LPTIM1 kernel clock source selection
        bitOffset: 30
        bitWidth: 2
    _modify:
      I2CFMP1SEL:
        name: FMPI2C1SEL
        bitWidth: 2
      CKSDIOSEL:
        name: SDIOSEL

# Fix invalid formatting on this alternateRegister field
"OTG_FS_GLOBAL*":
  _modify:
    FS_GNPTXFSIZ_Host:
      alternateRegister: GNPTXFSIZ_Device
  _add:
    _interrupts:
      OTG_FS:
        description: USB OTG FS Interrupt
        value: 67

MPU:
  _strip:
    - "MPU_"

TIM7:
  CR1:
    _delete: [UIFREMAP]
  CNT:
    _delete: [UIFCPY]
# The USART peripheral definitions in the svd have a random array of unrelated
# incorrect interrupt definitions.
USART1:
  _add:
    _interrupts:
      USART1:
        description: USART 1 global interrupt
        value: 37
  _delete:
    _interrupts:
      - USART7

USART2:
  _add:
    _interrupts:
      USART2:
        description: USART 2 global interrupt
        value: 38
  _delete:
    _interrupts:
      - USART3

USART3:
  _add:
    _interrupts:
      USART3:
        description: USART 3 global interrupt
        value: 39

USART6:
  _add:
    _interrupts:
      USART6:
        description: USART 6 global interrupt
        value: 71

# The UART peripherals are erroneously derived from a fully-featured USART
# (with extra features, and register fields which UARTs lack).  They also have
# incorrect interrupt definitions.
_delete:
  - UART4
  - UART5
  - UART7
  - UART8

_copy:
  UART4:
    from: ../svd/stm32f469.svd:UART4
  UART5:
    from: ../svd/stm32f469.svd:UART5
  UART7:
    from: ../svd/stm32f469.svd:UART7
  UART8:
    from: ../svd/stm32f469.svd:UART8
  UART9:
    from: UART8
  UART10:
    from: UART8

UART9:
  _add:
    _interrupts:
      UART9:
        description: UART 9 global interrupt
        value: 88
  _delete:
    _interrupts:
      - USART8

UART10:
  _add:
    _interrupts:
      UART10:
        description: UART 10 global interrupt
        value: 89
  _delete:
    _interrupts:
      - UART5

"OTG_FS_PWRCLK*":
  _delete:
    _interrupts:
      - USART9

"OTG_FS_DEVICE*":
  _delete:
    _interrupts:
      - USART10

FMPI2C1:
  OAR1:
    _delete: ["OA1", "OA11_7", "OA18_9"]
    _add:
      OA1:
        description: Interface own slave address
        bitOffset: 0
        bitWidth: 10

QUADSPI:
  _include:
    - common_patches/quadspi/dr_multi_access.yaml
    - ../peripherals/quadspi/quadspi_v1_dual_flash.yaml

PWR:
  CR:
    _add:
      FISSR:
        description: Flash Interface Stop while System Run
        bitOffset: 21
        bitWidth: 1
      FMSSR:
        description: Flash Memory Sleep System Run
        bitOffset: 20
        bitWidth: 1
      MRLVDS:
        description: Main regulator Low Voltage in Deep Sleep
        bitOffset: 11
        bitWidth: 1
      LPLVDS:
        description: Main regulator Low Voltage in Deep Sleep
        bitOffset: 10
        bitWidth: 1
  CSR:
    _modify:
      EWUP:
        name: EWUP1
        description: Enable WKUP1 pin (PA0)
    _add:
      EWUP2:
        description: Enable WKUP1 pin (PC0)
        bitOffset: 7
        bitWidth: 1
      EWUP3:
        description: Enable WKUP1 pin (PC1)
        bitOffset: 6
        bitWidth: 1

IWDG:
  _include:
    - common_patches/16bit.yaml
    - ../peripherals/iwdg/iwdg.yaml

WWDG:
  _include:
    - common_patches/16bit.yaml
    - ../peripherals/wwdg/wwdg.yaml

_include:
 - common_patches/nvic/4_prio_bits.yaml
 - common_patches/i2c/merge_OAR1_ADDx_fields.yaml
 - ../peripherals/can/can.yaml
 - collect/can/can.yaml
 - collect/can/filter_bank.yaml
 - common_patches/sai/sai_v1.yaml
 - ../peripherals/sai/sai.yaml
 - collect/sai/ch.yaml
 - common_patches/dfsdm/dfsdm_v1.yaml
 - collect/dfsdm/v1.yaml
 - common_patches/i2c/f4_fmpi2c.yaml
 - common_patches/adc/f4_single_csr.yaml
 - common_patches/adc/f4_single_ccr.yaml
 - ../peripherals/fsmc/fsmc_sram.yaml
 - collect/fsmc/sram.yaml
 - ../peripherals/dac/dac_wavegen.yaml
 - ../peripherals/dac/dac_f4_2ch.yaml
 - ../peripherals/dac/dac_dmaudr.yaml
 - common_patches/rcc/f4_fmpi2c.yaml
 - common_patches/rcc/rcc_merge_sw_sws.yaml
 - common_patches/rcc/rcc_merge_rtcsel.yaml
 - ../peripherals/rcc/rcc_v2.yaml
 - ../peripherals/rcc/rcc_v2_pllcfgr_pllr.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pll.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pllsrc.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pllq.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pllm.yaml
 - ../peripherals/rcc/rcc_v2_bdcr_lsemod.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_timpre.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_i2s_sai_f4.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_i2s12src.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_dfsdm_f4.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr2_48m_sd.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr2_lptimsel.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr2_i2csel.yaml
 - ../peripherals/rcc/rcc_v2_ckgatenr.yaml
 - ../peripherals/gpio/v2/common.yaml
 - collect/gpio/v2.yaml
 - ../peripherals/crc/crc_basic.yaml
 - ../peripherals/crc/crc_idr_8bit.yaml
 - common_patches/adc/adc_common_group_name.yaml
 - ../peripherals/adc/adc_v2_single.yaml
 - ../peripherals/adc/adc_v2/adc_v2_extsel_c.yaml
 - collect/adc/jofr_jdr.yaml
 - common_patches/dma/dma_v21.yaml
 - ../peripherals/dma/dma_v21.yaml
 - collect/dma/st.yaml
 - ../peripherals/spi/spi_v1.yaml
 - common_patches/tim/tim_o24ce.yaml
 - common_patches/tim/common.yaml
 - common_patches/tim/tim2345_mixed_l.yaml
 - ../peripherals/tim/tim_basic_no_opm.yaml
 - ../peripherals/tim/tim6.yaml
 - ../peripherals/tim/tim2345_mixed.yaml
 - ../peripherals/tim/tim_advanced.yaml
 - ../peripherals/tim/v1/ccm.yaml
 - collect/tim/ccr.yaml
 - ../peripherals/usart/uart_common.yaml
 - ../peripherals/usart/uart_sample.yaml
 - ../peripherals/usart/uart_uart.yaml
 - ../peripherals/usart/uart_usart.yaml
 - common_patches/usart/f4_add_UART_GTPR.yaml
 - ../peripherals/i2c/i2c_v1.yaml
 - ../peripherals/i2c/i2c_v2_fmp.yaml
 - ../peripherals/exti/exti.yaml
 - ../peripherals/flash/flash_v1.yaml
 - ../peripherals/flash/flash_latency16.yaml
 - common_patches/rtc/alarm.yaml
 - common_patches/rtc/rtc_cr.yaml
 - ../peripherals/rtc/rtc_common.yaml
 - collect/rtc/alarm.yaml
 - collect/rtc/bkpr.yaml
 - common_patches/usb_otg/fs_remove_prefix.yaml
 - common_patches/usb_otg/fs_v1ext.yaml
 - common_patches/usb_otg/fs_v1.yaml
 - collect/usb_otg/fs.yaml
 - common_patches/dbgmcu/dbgmcu.yaml
 - common_patches/fpu_interrupt.yaml
 - ../peripherals/sdio/sdio_f4.yaml
 - collect/sdio/resp.yaml
 - ../peripherals/i2c/i2c_v1_fltr.yaml
 - common_patches/pwr/f4.yaml
 - ../peripherals/pwr/pwr_f410_f412_f413_f423.yaml
