// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _HLS_accel_HH_
#define _HLS_accel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mmult_hw_float_32_s.h"
#include "HLS_accel_a_0.h"
#include "HLS_accel_out.h"
#include "HLS_accel_CONTROL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32>
struct HLS_accel : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > INPUT_STREAM_TDATA;
    sc_in< sc_logic > INPUT_STREAM_TVALID;
    sc_out< sc_logic > INPUT_STREAM_TREADY;
    sc_in< sc_lv<4> > INPUT_STREAM_TKEEP;
    sc_in< sc_lv<4> > INPUT_STREAM_TSTRB;
    sc_in< sc_lv<4> > INPUT_STREAM_TUSER;
    sc_in< sc_lv<1> > INPUT_STREAM_TLAST;
    sc_in< sc_lv<5> > INPUT_STREAM_TID;
    sc_in< sc_lv<5> > INPUT_STREAM_TDEST;
    sc_out< sc_lv<32> > OUTPUT_STREAM_TDATA;
    sc_out< sc_logic > OUTPUT_STREAM_TVALID;
    sc_in< sc_logic > OUTPUT_STREAM_TREADY;
    sc_out< sc_lv<4> > OUTPUT_STREAM_TKEEP;
    sc_out< sc_lv<4> > OUTPUT_STREAM_TSTRB;
    sc_out< sc_lv<4> > OUTPUT_STREAM_TUSER;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TLAST;
    sc_out< sc_lv<5> > OUTPUT_STREAM_TID;
    sc_out< sc_lv<5> > OUTPUT_STREAM_TDEST;
    sc_in< sc_logic > s_axi_CONTROL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CONTROL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH/8> > s_axi_CONTROL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CONTROL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CONTROL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CONTROL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    HLS_accel(sc_module_name name);
    SC_HAS_PROCESS(HLS_accel);

    ~HLS_accel();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    HLS_accel_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>* HLS_accel_CONTROL_BUS_s_axi_U;
    HLS_accel_a_0* a_0_U;
    HLS_accel_a_0* a_1_U;
    HLS_accel_a_0* a_2_U;
    HLS_accel_a_0* a_3_U;
    HLS_accel_a_0* a_4_U;
    HLS_accel_a_0* a_5_U;
    HLS_accel_a_0* a_6_U;
    HLS_accel_a_0* a_7_U;
    HLS_accel_a_0* a_8_U;
    HLS_accel_a_0* a_9_U;
    HLS_accel_a_0* a_10_U;
    HLS_accel_a_0* a_11_U;
    HLS_accel_a_0* a_12_U;
    HLS_accel_a_0* a_13_U;
    HLS_accel_a_0* a_14_U;
    HLS_accel_a_0* a_15_U;
    HLS_accel_a_0* a_16_U;
    HLS_accel_a_0* a_17_U;
    HLS_accel_a_0* a_18_U;
    HLS_accel_a_0* a_19_U;
    HLS_accel_a_0* a_20_U;
    HLS_accel_a_0* a_21_U;
    HLS_accel_a_0* a_22_U;
    HLS_accel_a_0* a_23_U;
    HLS_accel_a_0* a_24_U;
    HLS_accel_a_0* a_25_U;
    HLS_accel_a_0* a_26_U;
    HLS_accel_a_0* a_27_U;
    HLS_accel_a_0* a_28_U;
    HLS_accel_a_0* a_29_U;
    HLS_accel_a_0* a_30_U;
    HLS_accel_a_0* a_31_U;
    HLS_accel_a_0* b_0_U;
    HLS_accel_a_0* b_1_U;
    HLS_accel_a_0* b_2_U;
    HLS_accel_a_0* b_3_U;
    HLS_accel_a_0* b_4_U;
    HLS_accel_a_0* b_5_U;
    HLS_accel_a_0* b_6_U;
    HLS_accel_a_0* b_7_U;
    HLS_accel_a_0* b_8_U;
    HLS_accel_a_0* b_9_U;
    HLS_accel_a_0* b_10_U;
    HLS_accel_a_0* b_11_U;
    HLS_accel_a_0* b_12_U;
    HLS_accel_a_0* b_13_U;
    HLS_accel_a_0* b_14_U;
    HLS_accel_a_0* b_15_U;
    HLS_accel_a_0* b_16_U;
    HLS_accel_a_0* b_17_U;
    HLS_accel_a_0* b_18_U;
    HLS_accel_a_0* b_19_U;
    HLS_accel_a_0* b_20_U;
    HLS_accel_a_0* b_21_U;
    HLS_accel_a_0* b_22_U;
    HLS_accel_a_0* b_23_U;
    HLS_accel_a_0* b_24_U;
    HLS_accel_a_0* b_25_U;
    HLS_accel_a_0* b_26_U;
    HLS_accel_a_0* b_27_U;
    HLS_accel_a_0* b_28_U;
    HLS_accel_a_0* b_29_U;
    HLS_accel_a_0* b_30_U;
    HLS_accel_a_0* b_31_U;
    HLS_accel_out* out_U;
    mmult_hw_float_32_s* grp_mmult_hw_float_32_s_fu_1278;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > INPUT_STREAM_data_V_0_data_out;
    sc_signal< sc_logic > INPUT_STREAM_data_V_0_vld_in;
    sc_signal< sc_logic > INPUT_STREAM_data_V_0_vld_out;
    sc_signal< sc_logic > INPUT_STREAM_data_V_0_ack_in;
    sc_signal< sc_logic > INPUT_STREAM_data_V_0_ack_out;
    sc_signal< sc_lv<32> > INPUT_STREAM_data_V_0_payload_A;
    sc_signal< sc_lv<32> > INPUT_STREAM_data_V_0_payload_B;
    sc_signal< sc_logic > INPUT_STREAM_data_V_0_sel_rd;
    sc_signal< sc_logic > INPUT_STREAM_data_V_0_sel_wr;
    sc_signal< sc_logic > INPUT_STREAM_data_V_0_sel;
    sc_signal< sc_logic > INPUT_STREAM_data_V_0_load_A;
    sc_signal< sc_logic > INPUT_STREAM_data_V_0_load_B;
    sc_signal< sc_lv<2> > INPUT_STREAM_data_V_0_state;
    sc_signal< sc_logic > INPUT_STREAM_data_V_0_state_cmp_full;
    sc_signal< sc_logic > INPUT_STREAM_dest_V_0_vld_in;
    sc_signal< sc_logic > INPUT_STREAM_dest_V_0_ack_out;
    sc_signal< sc_lv<2> > INPUT_STREAM_dest_V_0_state;
    sc_signal< sc_lv<32> > OUTPUT_STREAM_data_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_data_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_data_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_data_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_data_V_1_ack_out;
    sc_signal< sc_lv<32> > OUTPUT_STREAM_data_V_1_payload_A;
    sc_signal< sc_lv<32> > OUTPUT_STREAM_data_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_data_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_data_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_data_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_data_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_data_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_data_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_data_V_1_state_cmp_full;
    sc_signal< sc_lv<4> > OUTPUT_STREAM_keep_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_keep_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_keep_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_keep_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_keep_V_1_ack_out;
    sc_signal< sc_logic > OUTPUT_STREAM_keep_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_keep_V_1_sel;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_keep_V_1_state;
    sc_signal< sc_lv<4> > OUTPUT_STREAM_strb_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_strb_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_strb_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_strb_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_strb_V_1_ack_out;
    sc_signal< sc_logic > OUTPUT_STREAM_strb_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_strb_V_1_sel;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_strb_V_1_state;
    sc_signal< sc_lv<4> > OUTPUT_STREAM_user_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_user_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_user_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_user_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_user_V_1_ack_out;
    sc_signal< sc_logic > OUTPUT_STREAM_user_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_user_V_1_sel;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_user_V_1_state;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_last_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_last_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_last_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_last_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_last_V_1_ack_out;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_last_V_1_payload_A;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_last_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_last_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_last_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_last_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_last_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_last_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_last_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_last_V_1_state_cmp_full;
    sc_signal< sc_lv<5> > OUTPUT_STREAM_id_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_id_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_id_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_id_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_id_V_1_ack_out;
    sc_signal< sc_logic > OUTPUT_STREAM_id_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_id_V_1_sel;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_id_V_1_state;
    sc_signal< sc_lv<5> > OUTPUT_STREAM_dest_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_dest_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_dest_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_dest_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_dest_V_1_ack_out;
    sc_signal< sc_logic > OUTPUT_STREAM_dest_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_dest_V_1_sel;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_dest_V_1_state;
    sc_signal< sc_logic > INPUT_STREAM_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1699;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1723;
    sc_signal< sc_logic > OUTPUT_STREAM_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<1> > exitcond_flatten2_reg_1751;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751;
    sc_signal< sc_lv<11> > indvar_flatten_reg_1179;
    sc_signal< sc_lv<6> > i_0_i_reg_1190;
    sc_signal< sc_lv<6> > j_0_i_reg_1201;
    sc_signal< sc_lv<11> > indvar_flatten1_reg_1212;
    sc_signal< sc_lv<6> > i1_0_i_reg_1223;
    sc_signal< sc_lv<6> > j2_0_i_reg_1234;
    sc_signal< sc_lv<11> > indvar_flatten2_reg_1245;
    sc_signal< sc_lv<6> > i4_0_i_reg_1256;
    sc_signal< sc_lv<6> > j5_0_i_reg_1267;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1351_p2;
    sc_signal< sc_lv<11> > indvar_flatten_next_fu_1357_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<6> > i_0_i_cast8_mid2_v_fu_1383_p3;
    sc_signal< sc_lv<6> > i_0_i_cast8_mid2_v_reg_1708;
    sc_signal< sc_lv<5> > tmp_1_fu_1391_p1;
    sc_signal< sc_lv<5> > tmp_1_reg_1714;
    sc_signal< sc_lv<6> > j_fu_1395_p2;
    sc_signal< sc_lv<1> > exitcond_flatten1_fu_1472_p2;
    sc_signal< sc_lv<11> > indvar_flatten_next2_fu_1478_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<6> > j2_0_i_mid2_fu_1496_p3;
    sc_signal< sc_lv<6> > j2_0_i_mid2_reg_1732;
    sc_signal< sc_lv<6> > i1_0_i_t_mid2_v_fu_1504_p3;
    sc_signal< sc_lv<6> > i1_0_i_t_mid2_v_reg_1737;
    sc_signal< sc_lv<5> > tmp_2_fu_1512_p1;
    sc_signal< sc_lv<5> > tmp_2_reg_1742;
    sc_signal< sc_lv<6> > j_1_fu_1516_p2;
    sc_signal< sc_lv<1> > exitcond_flatten2_fu_1593_p2;
    sc_signal< sc_lv<11> > indvar_flatten_next1_fu_1599_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<6> > i4_0_i_cast4_mid2_v_fu_1625_p3;
    sc_signal< sc_lv<6> > i4_0_i_cast4_mid2_v_reg_1760;
    sc_signal< sc_lv<1> > last_assign_fu_1682_p2;
    sc_signal< sc_lv<1> > last_assign_reg_1770;
    sc_signal< sc_lv<6> > j_2_fu_1688_p2;
    sc_signal< sc_lv<32> > val_assign_fu_1694_p1;
    sc_signal< sc_lv<1> > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_ap_done;
    sc_signal< sc_lv<5> > a_0_address0;
    sc_signal< sc_logic > a_0_ce0;
    sc_signal< sc_logic > a_0_we0;
    sc_signal< sc_lv<32> > a_0_q0;
    sc_signal< sc_lv<5> > a_1_address0;
    sc_signal< sc_logic > a_1_ce0;
    sc_signal< sc_logic > a_1_we0;
    sc_signal< sc_lv<32> > a_1_q0;
    sc_signal< sc_lv<5> > a_2_address0;
    sc_signal< sc_logic > a_2_ce0;
    sc_signal< sc_logic > a_2_we0;
    sc_signal< sc_lv<32> > a_2_q0;
    sc_signal< sc_lv<5> > a_3_address0;
    sc_signal< sc_logic > a_3_ce0;
    sc_signal< sc_logic > a_3_we0;
    sc_signal< sc_lv<32> > a_3_q0;
    sc_signal< sc_lv<5> > a_4_address0;
    sc_signal< sc_logic > a_4_ce0;
    sc_signal< sc_logic > a_4_we0;
    sc_signal< sc_lv<32> > a_4_q0;
    sc_signal< sc_lv<5> > a_5_address0;
    sc_signal< sc_logic > a_5_ce0;
    sc_signal< sc_logic > a_5_we0;
    sc_signal< sc_lv<32> > a_5_q0;
    sc_signal< sc_lv<5> > a_6_address0;
    sc_signal< sc_logic > a_6_ce0;
    sc_signal< sc_logic > a_6_we0;
    sc_signal< sc_lv<32> > a_6_q0;
    sc_signal< sc_lv<5> > a_7_address0;
    sc_signal< sc_logic > a_7_ce0;
    sc_signal< sc_logic > a_7_we0;
    sc_signal< sc_lv<32> > a_7_q0;
    sc_signal< sc_lv<5> > a_8_address0;
    sc_signal< sc_logic > a_8_ce0;
    sc_signal< sc_logic > a_8_we0;
    sc_signal< sc_lv<32> > a_8_q0;
    sc_signal< sc_lv<5> > a_9_address0;
    sc_signal< sc_logic > a_9_ce0;
    sc_signal< sc_logic > a_9_we0;
    sc_signal< sc_lv<32> > a_9_q0;
    sc_signal< sc_lv<5> > a_10_address0;
    sc_signal< sc_logic > a_10_ce0;
    sc_signal< sc_logic > a_10_we0;
    sc_signal< sc_lv<32> > a_10_q0;
    sc_signal< sc_lv<5> > a_11_address0;
    sc_signal< sc_logic > a_11_ce0;
    sc_signal< sc_logic > a_11_we0;
    sc_signal< sc_lv<32> > a_11_q0;
    sc_signal< sc_lv<5> > a_12_address0;
    sc_signal< sc_logic > a_12_ce0;
    sc_signal< sc_logic > a_12_we0;
    sc_signal< sc_lv<32> > a_12_q0;
    sc_signal< sc_lv<5> > a_13_address0;
    sc_signal< sc_logic > a_13_ce0;
    sc_signal< sc_logic > a_13_we0;
    sc_signal< sc_lv<32> > a_13_q0;
    sc_signal< sc_lv<5> > a_14_address0;
    sc_signal< sc_logic > a_14_ce0;
    sc_signal< sc_logic > a_14_we0;
    sc_signal< sc_lv<32> > a_14_q0;
    sc_signal< sc_lv<5> > a_15_address0;
    sc_signal< sc_logic > a_15_ce0;
    sc_signal< sc_logic > a_15_we0;
    sc_signal< sc_lv<32> > a_15_q0;
    sc_signal< sc_lv<5> > a_16_address0;
    sc_signal< sc_logic > a_16_ce0;
    sc_signal< sc_logic > a_16_we0;
    sc_signal< sc_lv<32> > a_16_q0;
    sc_signal< sc_lv<5> > a_17_address0;
    sc_signal< sc_logic > a_17_ce0;
    sc_signal< sc_logic > a_17_we0;
    sc_signal< sc_lv<32> > a_17_q0;
    sc_signal< sc_lv<5> > a_18_address0;
    sc_signal< sc_logic > a_18_ce0;
    sc_signal< sc_logic > a_18_we0;
    sc_signal< sc_lv<32> > a_18_q0;
    sc_signal< sc_lv<5> > a_19_address0;
    sc_signal< sc_logic > a_19_ce0;
    sc_signal< sc_logic > a_19_we0;
    sc_signal< sc_lv<32> > a_19_q0;
    sc_signal< sc_lv<5> > a_20_address0;
    sc_signal< sc_logic > a_20_ce0;
    sc_signal< sc_logic > a_20_we0;
    sc_signal< sc_lv<32> > a_20_q0;
    sc_signal< sc_lv<5> > a_21_address0;
    sc_signal< sc_logic > a_21_ce0;
    sc_signal< sc_logic > a_21_we0;
    sc_signal< sc_lv<32> > a_21_q0;
    sc_signal< sc_lv<5> > a_22_address0;
    sc_signal< sc_logic > a_22_ce0;
    sc_signal< sc_logic > a_22_we0;
    sc_signal< sc_lv<32> > a_22_q0;
    sc_signal< sc_lv<5> > a_23_address0;
    sc_signal< sc_logic > a_23_ce0;
    sc_signal< sc_logic > a_23_we0;
    sc_signal< sc_lv<32> > a_23_q0;
    sc_signal< sc_lv<5> > a_24_address0;
    sc_signal< sc_logic > a_24_ce0;
    sc_signal< sc_logic > a_24_we0;
    sc_signal< sc_lv<32> > a_24_q0;
    sc_signal< sc_lv<5> > a_25_address0;
    sc_signal< sc_logic > a_25_ce0;
    sc_signal< sc_logic > a_25_we0;
    sc_signal< sc_lv<32> > a_25_q0;
    sc_signal< sc_lv<5> > a_26_address0;
    sc_signal< sc_logic > a_26_ce0;
    sc_signal< sc_logic > a_26_we0;
    sc_signal< sc_lv<32> > a_26_q0;
    sc_signal< sc_lv<5> > a_27_address0;
    sc_signal< sc_logic > a_27_ce0;
    sc_signal< sc_logic > a_27_we0;
    sc_signal< sc_lv<32> > a_27_q0;
    sc_signal< sc_lv<5> > a_28_address0;
    sc_signal< sc_logic > a_28_ce0;
    sc_signal< sc_logic > a_28_we0;
    sc_signal< sc_lv<32> > a_28_q0;
    sc_signal< sc_lv<5> > a_29_address0;
    sc_signal< sc_logic > a_29_ce0;
    sc_signal< sc_logic > a_29_we0;
    sc_signal< sc_lv<32> > a_29_q0;
    sc_signal< sc_lv<5> > a_30_address0;
    sc_signal< sc_logic > a_30_ce0;
    sc_signal< sc_logic > a_30_we0;
    sc_signal< sc_lv<32> > a_30_q0;
    sc_signal< sc_lv<5> > a_31_address0;
    sc_signal< sc_logic > a_31_ce0;
    sc_signal< sc_logic > a_31_we0;
    sc_signal< sc_lv<32> > a_31_q0;
    sc_signal< sc_lv<5> > b_0_address0;
    sc_signal< sc_logic > b_0_ce0;
    sc_signal< sc_logic > b_0_we0;
    sc_signal< sc_lv<32> > b_0_q0;
    sc_signal< sc_lv<5> > b_1_address0;
    sc_signal< sc_logic > b_1_ce0;
    sc_signal< sc_logic > b_1_we0;
    sc_signal< sc_lv<32> > b_1_q0;
    sc_signal< sc_lv<5> > b_2_address0;
    sc_signal< sc_logic > b_2_ce0;
    sc_signal< sc_logic > b_2_we0;
    sc_signal< sc_lv<32> > b_2_q0;
    sc_signal< sc_lv<5> > b_3_address0;
    sc_signal< sc_logic > b_3_ce0;
    sc_signal< sc_logic > b_3_we0;
    sc_signal< sc_lv<32> > b_3_q0;
    sc_signal< sc_lv<5> > b_4_address0;
    sc_signal< sc_logic > b_4_ce0;
    sc_signal< sc_logic > b_4_we0;
    sc_signal< sc_lv<32> > b_4_q0;
    sc_signal< sc_lv<5> > b_5_address0;
    sc_signal< sc_logic > b_5_ce0;
    sc_signal< sc_logic > b_5_we0;
    sc_signal< sc_lv<32> > b_5_q0;
    sc_signal< sc_lv<5> > b_6_address0;
    sc_signal< sc_logic > b_6_ce0;
    sc_signal< sc_logic > b_6_we0;
    sc_signal< sc_lv<32> > b_6_q0;
    sc_signal< sc_lv<5> > b_7_address0;
    sc_signal< sc_logic > b_7_ce0;
    sc_signal< sc_logic > b_7_we0;
    sc_signal< sc_lv<32> > b_7_q0;
    sc_signal< sc_lv<5> > b_8_address0;
    sc_signal< sc_logic > b_8_ce0;
    sc_signal< sc_logic > b_8_we0;
    sc_signal< sc_lv<32> > b_8_q0;
    sc_signal< sc_lv<5> > b_9_address0;
    sc_signal< sc_logic > b_9_ce0;
    sc_signal< sc_logic > b_9_we0;
    sc_signal< sc_lv<32> > b_9_q0;
    sc_signal< sc_lv<5> > b_10_address0;
    sc_signal< sc_logic > b_10_ce0;
    sc_signal< sc_logic > b_10_we0;
    sc_signal< sc_lv<32> > b_10_q0;
    sc_signal< sc_lv<5> > b_11_address0;
    sc_signal< sc_logic > b_11_ce0;
    sc_signal< sc_logic > b_11_we0;
    sc_signal< sc_lv<32> > b_11_q0;
    sc_signal< sc_lv<5> > b_12_address0;
    sc_signal< sc_logic > b_12_ce0;
    sc_signal< sc_logic > b_12_we0;
    sc_signal< sc_lv<32> > b_12_q0;
    sc_signal< sc_lv<5> > b_13_address0;
    sc_signal< sc_logic > b_13_ce0;
    sc_signal< sc_logic > b_13_we0;
    sc_signal< sc_lv<32> > b_13_q0;
    sc_signal< sc_lv<5> > b_14_address0;
    sc_signal< sc_logic > b_14_ce0;
    sc_signal< sc_logic > b_14_we0;
    sc_signal< sc_lv<32> > b_14_q0;
    sc_signal< sc_lv<5> > b_15_address0;
    sc_signal< sc_logic > b_15_ce0;
    sc_signal< sc_logic > b_15_we0;
    sc_signal< sc_lv<32> > b_15_q0;
    sc_signal< sc_lv<5> > b_16_address0;
    sc_signal< sc_logic > b_16_ce0;
    sc_signal< sc_logic > b_16_we0;
    sc_signal< sc_lv<32> > b_16_q0;
    sc_signal< sc_lv<5> > b_17_address0;
    sc_signal< sc_logic > b_17_ce0;
    sc_signal< sc_logic > b_17_we0;
    sc_signal< sc_lv<32> > b_17_q0;
    sc_signal< sc_lv<5> > b_18_address0;
    sc_signal< sc_logic > b_18_ce0;
    sc_signal< sc_logic > b_18_we0;
    sc_signal< sc_lv<32> > b_18_q0;
    sc_signal< sc_lv<5> > b_19_address0;
    sc_signal< sc_logic > b_19_ce0;
    sc_signal< sc_logic > b_19_we0;
    sc_signal< sc_lv<32> > b_19_q0;
    sc_signal< sc_lv<5> > b_20_address0;
    sc_signal< sc_logic > b_20_ce0;
    sc_signal< sc_logic > b_20_we0;
    sc_signal< sc_lv<32> > b_20_q0;
    sc_signal< sc_lv<5> > b_21_address0;
    sc_signal< sc_logic > b_21_ce0;
    sc_signal< sc_logic > b_21_we0;
    sc_signal< sc_lv<32> > b_21_q0;
    sc_signal< sc_lv<5> > b_22_address0;
    sc_signal< sc_logic > b_22_ce0;
    sc_signal< sc_logic > b_22_we0;
    sc_signal< sc_lv<32> > b_22_q0;
    sc_signal< sc_lv<5> > b_23_address0;
    sc_signal< sc_logic > b_23_ce0;
    sc_signal< sc_logic > b_23_we0;
    sc_signal< sc_lv<32> > b_23_q0;
    sc_signal< sc_lv<5> > b_24_address0;
    sc_signal< sc_logic > b_24_ce0;
    sc_signal< sc_logic > b_24_we0;
    sc_signal< sc_lv<32> > b_24_q0;
    sc_signal< sc_lv<5> > b_25_address0;
    sc_signal< sc_logic > b_25_ce0;
    sc_signal< sc_logic > b_25_we0;
    sc_signal< sc_lv<32> > b_25_q0;
    sc_signal< sc_lv<5> > b_26_address0;
    sc_signal< sc_logic > b_26_ce0;
    sc_signal< sc_logic > b_26_we0;
    sc_signal< sc_lv<32> > b_26_q0;
    sc_signal< sc_lv<5> > b_27_address0;
    sc_signal< sc_logic > b_27_ce0;
    sc_signal< sc_logic > b_27_we0;
    sc_signal< sc_lv<32> > b_27_q0;
    sc_signal< sc_lv<5> > b_28_address0;
    sc_signal< sc_logic > b_28_ce0;
    sc_signal< sc_logic > b_28_we0;
    sc_signal< sc_lv<32> > b_28_q0;
    sc_signal< sc_lv<5> > b_29_address0;
    sc_signal< sc_logic > b_29_ce0;
    sc_signal< sc_logic > b_29_we0;
    sc_signal< sc_lv<32> > b_29_q0;
    sc_signal< sc_lv<5> > b_30_address0;
    sc_signal< sc_logic > b_30_ce0;
    sc_signal< sc_logic > b_30_we0;
    sc_signal< sc_lv<32> > b_30_q0;
    sc_signal< sc_lv<5> > b_31_address0;
    sc_signal< sc_logic > b_31_ce0;
    sc_signal< sc_logic > b_31_we0;
    sc_signal< sc_lv<32> > b_31_q0;
    sc_signal< sc_lv<10> > out_address0;
    sc_signal< sc_logic > out_ce0;
    sc_signal< sc_logic > out_we0;
    sc_signal< sc_lv<32> > out_q0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_ap_start;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_ap_idle;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_ap_ready;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_0_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_0_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_1_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_1_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_2_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_2_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_3_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_3_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_4_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_4_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_5_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_5_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_6_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_6_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_7_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_7_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_8_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_8_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_9_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_9_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_10_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_10_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_11_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_11_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_12_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_12_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_13_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_13_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_14_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_14_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_15_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_15_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_16_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_16_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_17_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_17_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_18_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_18_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_19_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_19_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_20_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_20_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_21_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_21_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_22_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_22_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_23_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_23_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_24_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_24_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_25_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_25_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_26_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_26_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_27_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_27_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_28_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_28_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_29_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_29_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_30_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_30_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_a_31_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_a_31_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_0_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_0_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_1_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_1_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_2_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_2_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_3_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_3_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_4_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_4_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_5_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_5_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_6_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_6_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_7_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_7_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_8_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_8_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_9_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_9_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_10_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_10_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_11_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_11_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_12_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_12_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_13_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_13_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_14_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_14_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_15_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_15_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_16_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_16_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_17_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_17_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_18_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_18_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_19_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_19_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_20_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_20_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_21_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_21_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_22_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_22_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_23_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_23_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_24_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_24_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_25_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_25_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_26_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_26_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_27_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_27_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_28_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_28_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_29_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_29_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_30_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_30_ce0;
    sc_signal< sc_lv<5> > grp_mmult_hw_float_32_s_fu_1278_b_31_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_b_31_ce0;
    sc_signal< sc_lv<10> > grp_mmult_hw_float_32_s_fu_1278_out_r_address0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_out_r_ce0;
    sc_signal< sc_logic > grp_mmult_hw_float_32_s_fu_1278_out_r_we0;
    sc_signal< sc_lv<32> > grp_mmult_hw_float_32_s_fu_1278_out_r_d0;
    sc_signal< sc_lv<6> > i_0_i_phi_fu_1194_p4;
    sc_signal< sc_lv<6> > i1_0_i_phi_fu_1227_p4;
    sc_signal< sc_lv<6> > i4_0_i_phi_fu_1260_p4;
    sc_signal< sc_logic > ap_reg_grp_mmult_hw_float_32_s_fu_1278_ap_start;
    sc_signal< sc_lv<1> > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > i_0_i_cast8_mid2_fu_1401_p1;
    sc_signal< sc_lv<32> > j2_0_i_cast5_fu_1522_p1;
    sc_signal< sc_lv<32> > tmp_36_cast_fu_1671_p1;
    sc_signal< sc_lv<32> > ret_fu_1436_p1;
    sc_signal< sc_lv<32> > ret_1_fu_1557_p1;
    sc_signal< sc_lv<1> > exitcond4_i_fu_1369_p2;
    sc_signal< sc_lv<6> > i_fu_1363_p2;
    sc_signal< sc_lv<6> > j_0_i_mid2_fu_1375_p3;
    sc_signal< sc_lv<1> > exitcond2_i_fu_1490_p2;
    sc_signal< sc_lv<6> > i_1_fu_1484_p2;
    sc_signal< sc_lv<1> > exitcond_i_fu_1611_p2;
    sc_signal< sc_lv<6> > i_2_fu_1605_p2;
    sc_signal< sc_lv<11> > tmp_fu_1633_p3;
    sc_signal< sc_lv<5> > tmp_3_fu_1645_p1;
    sc_signal< sc_lv<6> > j5_0_i_mid2_fu_1617_p3;
    sc_signal< sc_lv<12> > tmp_34_cast_fu_1641_p1;
    sc_signal< sc_lv<12> > j5_0_i_cast1_cast_fu_1661_p1;
    sc_signal< sc_lv<12> > tmp_34_fu_1665_p2;
    sc_signal< sc_lv<10> > tmp_7_mid2_fu_1649_p3;
    sc_signal< sc_lv<10> > j5_0_i_cast2_fu_1657_p1;
    sc_signal< sc_lv<10> > k_fu_1676_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state12;
    sc_signal< bool > ap_condition_2362;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_pp1_stage0;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<8> ap_ST_fsm_pp2_stage0;
    static const sc_lv<8> ap_ST_fsm_state12;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_17;
    static const sc_lv<5> ap_const_lv5_16;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<10> ap_const_lv10_3FF;
    static const sc_lv<32> ap_const_lv32_7;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_INPUT_STREAM_TDATA_blk_n();
    void thread_INPUT_STREAM_TREADY();
    void thread_INPUT_STREAM_data_V_0_ack_in();
    void thread_INPUT_STREAM_data_V_0_ack_out();
    void thread_INPUT_STREAM_data_V_0_data_out();
    void thread_INPUT_STREAM_data_V_0_load_A();
    void thread_INPUT_STREAM_data_V_0_load_B();
    void thread_INPUT_STREAM_data_V_0_sel();
    void thread_INPUT_STREAM_data_V_0_state_cmp_full();
    void thread_INPUT_STREAM_data_V_0_vld_in();
    void thread_INPUT_STREAM_data_V_0_vld_out();
    void thread_INPUT_STREAM_dest_V_0_ack_out();
    void thread_INPUT_STREAM_dest_V_0_vld_in();
    void thread_OUTPUT_STREAM_TDATA();
    void thread_OUTPUT_STREAM_TDATA_blk_n();
    void thread_OUTPUT_STREAM_TDEST();
    void thread_OUTPUT_STREAM_TID();
    void thread_OUTPUT_STREAM_TKEEP();
    void thread_OUTPUT_STREAM_TLAST();
    void thread_OUTPUT_STREAM_TSTRB();
    void thread_OUTPUT_STREAM_TUSER();
    void thread_OUTPUT_STREAM_TVALID();
    void thread_OUTPUT_STREAM_data_V_1_ack_in();
    void thread_OUTPUT_STREAM_data_V_1_ack_out();
    void thread_OUTPUT_STREAM_data_V_1_data_out();
    void thread_OUTPUT_STREAM_data_V_1_load_A();
    void thread_OUTPUT_STREAM_data_V_1_load_B();
    void thread_OUTPUT_STREAM_data_V_1_sel();
    void thread_OUTPUT_STREAM_data_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_data_V_1_vld_in();
    void thread_OUTPUT_STREAM_data_V_1_vld_out();
    void thread_OUTPUT_STREAM_dest_V_1_ack_in();
    void thread_OUTPUT_STREAM_dest_V_1_ack_out();
    void thread_OUTPUT_STREAM_dest_V_1_data_out();
    void thread_OUTPUT_STREAM_dest_V_1_sel();
    void thread_OUTPUT_STREAM_dest_V_1_vld_in();
    void thread_OUTPUT_STREAM_dest_V_1_vld_out();
    void thread_OUTPUT_STREAM_id_V_1_ack_in();
    void thread_OUTPUT_STREAM_id_V_1_ack_out();
    void thread_OUTPUT_STREAM_id_V_1_data_out();
    void thread_OUTPUT_STREAM_id_V_1_sel();
    void thread_OUTPUT_STREAM_id_V_1_vld_in();
    void thread_OUTPUT_STREAM_id_V_1_vld_out();
    void thread_OUTPUT_STREAM_keep_V_1_ack_in();
    void thread_OUTPUT_STREAM_keep_V_1_ack_out();
    void thread_OUTPUT_STREAM_keep_V_1_data_out();
    void thread_OUTPUT_STREAM_keep_V_1_sel();
    void thread_OUTPUT_STREAM_keep_V_1_vld_in();
    void thread_OUTPUT_STREAM_keep_V_1_vld_out();
    void thread_OUTPUT_STREAM_last_V_1_ack_in();
    void thread_OUTPUT_STREAM_last_V_1_ack_out();
    void thread_OUTPUT_STREAM_last_V_1_data_out();
    void thread_OUTPUT_STREAM_last_V_1_load_A();
    void thread_OUTPUT_STREAM_last_V_1_load_B();
    void thread_OUTPUT_STREAM_last_V_1_sel();
    void thread_OUTPUT_STREAM_last_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_last_V_1_vld_in();
    void thread_OUTPUT_STREAM_last_V_1_vld_out();
    void thread_OUTPUT_STREAM_strb_V_1_ack_in();
    void thread_OUTPUT_STREAM_strb_V_1_ack_out();
    void thread_OUTPUT_STREAM_strb_V_1_data_out();
    void thread_OUTPUT_STREAM_strb_V_1_sel();
    void thread_OUTPUT_STREAM_strb_V_1_vld_in();
    void thread_OUTPUT_STREAM_strb_V_1_vld_out();
    void thread_OUTPUT_STREAM_user_V_1_ack_in();
    void thread_OUTPUT_STREAM_user_V_1_ack_out();
    void thread_OUTPUT_STREAM_user_V_1_data_out();
    void thread_OUTPUT_STREAM_user_V_1_sel();
    void thread_OUTPUT_STREAM_user_V_1_vld_in();
    void thread_OUTPUT_STREAM_user_V_1_vld_out();
    void thread_a_0_address0();
    void thread_a_0_ce0();
    void thread_a_0_we0();
    void thread_a_10_address0();
    void thread_a_10_ce0();
    void thread_a_10_we0();
    void thread_a_11_address0();
    void thread_a_11_ce0();
    void thread_a_11_we0();
    void thread_a_12_address0();
    void thread_a_12_ce0();
    void thread_a_12_we0();
    void thread_a_13_address0();
    void thread_a_13_ce0();
    void thread_a_13_we0();
    void thread_a_14_address0();
    void thread_a_14_ce0();
    void thread_a_14_we0();
    void thread_a_15_address0();
    void thread_a_15_ce0();
    void thread_a_15_we0();
    void thread_a_16_address0();
    void thread_a_16_ce0();
    void thread_a_16_we0();
    void thread_a_17_address0();
    void thread_a_17_ce0();
    void thread_a_17_we0();
    void thread_a_18_address0();
    void thread_a_18_ce0();
    void thread_a_18_we0();
    void thread_a_19_address0();
    void thread_a_19_ce0();
    void thread_a_19_we0();
    void thread_a_1_address0();
    void thread_a_1_ce0();
    void thread_a_1_we0();
    void thread_a_20_address0();
    void thread_a_20_ce0();
    void thread_a_20_we0();
    void thread_a_21_address0();
    void thread_a_21_ce0();
    void thread_a_21_we0();
    void thread_a_22_address0();
    void thread_a_22_ce0();
    void thread_a_22_we0();
    void thread_a_23_address0();
    void thread_a_23_ce0();
    void thread_a_23_we0();
    void thread_a_24_address0();
    void thread_a_24_ce0();
    void thread_a_24_we0();
    void thread_a_25_address0();
    void thread_a_25_ce0();
    void thread_a_25_we0();
    void thread_a_26_address0();
    void thread_a_26_ce0();
    void thread_a_26_we0();
    void thread_a_27_address0();
    void thread_a_27_ce0();
    void thread_a_27_we0();
    void thread_a_28_address0();
    void thread_a_28_ce0();
    void thread_a_28_we0();
    void thread_a_29_address0();
    void thread_a_29_ce0();
    void thread_a_29_we0();
    void thread_a_2_address0();
    void thread_a_2_ce0();
    void thread_a_2_we0();
    void thread_a_30_address0();
    void thread_a_30_ce0();
    void thread_a_30_we0();
    void thread_a_31_address0();
    void thread_a_31_ce0();
    void thread_a_31_we0();
    void thread_a_3_address0();
    void thread_a_3_ce0();
    void thread_a_3_we0();
    void thread_a_4_address0();
    void thread_a_4_ce0();
    void thread_a_4_we0();
    void thread_a_5_address0();
    void thread_a_5_ce0();
    void thread_a_5_we0();
    void thread_a_6_address0();
    void thread_a_6_ce0();
    void thread_a_6_we0();
    void thread_a_7_address0();
    void thread_a_7_ce0();
    void thread_a_7_we0();
    void thread_a_8_address0();
    void thread_a_8_ce0();
    void thread_a_8_we0();
    void thread_a_9_address0();
    void thread_a_9_ce0();
    void thread_a_9_we0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_condition_2362();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_b_0_address0();
    void thread_b_0_ce0();
    void thread_b_0_we0();
    void thread_b_10_address0();
    void thread_b_10_ce0();
    void thread_b_10_we0();
    void thread_b_11_address0();
    void thread_b_11_ce0();
    void thread_b_11_we0();
    void thread_b_12_address0();
    void thread_b_12_ce0();
    void thread_b_12_we0();
    void thread_b_13_address0();
    void thread_b_13_ce0();
    void thread_b_13_we0();
    void thread_b_14_address0();
    void thread_b_14_ce0();
    void thread_b_14_we0();
    void thread_b_15_address0();
    void thread_b_15_ce0();
    void thread_b_15_we0();
    void thread_b_16_address0();
    void thread_b_16_ce0();
    void thread_b_16_we0();
    void thread_b_17_address0();
    void thread_b_17_ce0();
    void thread_b_17_we0();
    void thread_b_18_address0();
    void thread_b_18_ce0();
    void thread_b_18_we0();
    void thread_b_19_address0();
    void thread_b_19_ce0();
    void thread_b_19_we0();
    void thread_b_1_address0();
    void thread_b_1_ce0();
    void thread_b_1_we0();
    void thread_b_20_address0();
    void thread_b_20_ce0();
    void thread_b_20_we0();
    void thread_b_21_address0();
    void thread_b_21_ce0();
    void thread_b_21_we0();
    void thread_b_22_address0();
    void thread_b_22_ce0();
    void thread_b_22_we0();
    void thread_b_23_address0();
    void thread_b_23_ce0();
    void thread_b_23_we0();
    void thread_b_24_address0();
    void thread_b_24_ce0();
    void thread_b_24_we0();
    void thread_b_25_address0();
    void thread_b_25_ce0();
    void thread_b_25_we0();
    void thread_b_26_address0();
    void thread_b_26_ce0();
    void thread_b_26_we0();
    void thread_b_27_address0();
    void thread_b_27_ce0();
    void thread_b_27_we0();
    void thread_b_28_address0();
    void thread_b_28_ce0();
    void thread_b_28_we0();
    void thread_b_29_address0();
    void thread_b_29_ce0();
    void thread_b_29_we0();
    void thread_b_2_address0();
    void thread_b_2_ce0();
    void thread_b_2_we0();
    void thread_b_30_address0();
    void thread_b_30_ce0();
    void thread_b_30_we0();
    void thread_b_31_address0();
    void thread_b_31_ce0();
    void thread_b_31_we0();
    void thread_b_3_address0();
    void thread_b_3_ce0();
    void thread_b_3_we0();
    void thread_b_4_address0();
    void thread_b_4_ce0();
    void thread_b_4_we0();
    void thread_b_5_address0();
    void thread_b_5_ce0();
    void thread_b_5_we0();
    void thread_b_6_address0();
    void thread_b_6_ce0();
    void thread_b_6_we0();
    void thread_b_7_address0();
    void thread_b_7_ce0();
    void thread_b_7_we0();
    void thread_b_8_address0();
    void thread_b_8_ce0();
    void thread_b_8_we0();
    void thread_b_9_address0();
    void thread_b_9_ce0();
    void thread_b_9_we0();
    void thread_exitcond2_i_fu_1490_p2();
    void thread_exitcond4_i_fu_1369_p2();
    void thread_exitcond_flatten1_fu_1472_p2();
    void thread_exitcond_flatten2_fu_1593_p2();
    void thread_exitcond_flatten_fu_1351_p2();
    void thread_exitcond_i_fu_1611_p2();
    void thread_grp_mmult_hw_float_32_s_fu_1278_ap_start();
    void thread_i1_0_i_phi_fu_1227_p4();
    void thread_i1_0_i_t_mid2_v_fu_1504_p3();
    void thread_i4_0_i_cast4_mid2_v_fu_1625_p3();
    void thread_i4_0_i_phi_fu_1260_p4();
    void thread_i_0_i_cast8_mid2_fu_1401_p1();
    void thread_i_0_i_cast8_mid2_v_fu_1383_p3();
    void thread_i_0_i_phi_fu_1194_p4();
    void thread_i_1_fu_1484_p2();
    void thread_i_2_fu_1605_p2();
    void thread_i_fu_1363_p2();
    void thread_indvar_flatten_next1_fu_1599_p2();
    void thread_indvar_flatten_next2_fu_1478_p2();
    void thread_indvar_flatten_next_fu_1357_p2();
    void thread_j2_0_i_cast5_fu_1522_p1();
    void thread_j2_0_i_mid2_fu_1496_p3();
    void thread_j5_0_i_cast1_cast_fu_1661_p1();
    void thread_j5_0_i_cast2_fu_1657_p1();
    void thread_j5_0_i_mid2_fu_1617_p3();
    void thread_j_0_i_mid2_fu_1375_p3();
    void thread_j_1_fu_1516_p2();
    void thread_j_2_fu_1688_p2();
    void thread_j_fu_1395_p2();
    void thread_k_fu_1676_p2();
    void thread_last_assign_fu_1682_p2();
    void thread_out_address0();
    void thread_out_ce0();
    void thread_out_we0();
    void thread_ret_1_fu_1557_p1();
    void thread_ret_fu_1436_p1();
    void thread_tmp_1_fu_1391_p1();
    void thread_tmp_2_fu_1512_p1();
    void thread_tmp_34_cast_fu_1641_p1();
    void thread_tmp_34_fu_1665_p2();
    void thread_tmp_36_cast_fu_1671_p1();
    void thread_tmp_3_fu_1645_p1();
    void thread_tmp_7_mid2_fu_1649_p3();
    void thread_tmp_fu_1633_p3();
    void thread_val_assign_fu_1694_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
