// Seed: 436166909
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    output wor  id_2
);
  wire id_4;
  wire id_5;
  assign id_2 = id_4;
  logic [1 : 1] id_6;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3,
    input uwire id_4,
    output wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input tri0 id_9
);
  wire id_11;
  assign id_5 = id_4;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_0
  );
endmodule
