
__2022_F.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000102cc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001352c  08010460  08010460  00020460  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802398c  0802398c  000401e0  2**0
                  CONTENTS
  4 .ARM          00000008  0802398c  0802398c  0003398c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08023994  08023994  000401e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08023994  08023994  00033994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08023998  08023998  00033998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0802399c  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000401e0  2**0
                  CONTENTS
 10 .bss          000046f4  200001e0  200001e0  000401e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  200048d4  200048d4  000401e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000401e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025e13  00000000  00000000  00040210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000055f4  00000000  00000000  00066023  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a68  00000000  00000000  0006b618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000018f8  00000000  00000000  0006d080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027880  00000000  00000000  0006e978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023b9d  00000000  00000000  000961f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6e03  00000000  00000000  000b9d95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000c5  00000000  00000000  00190b98  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008234  00000000  00000000  00190c60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00003c03  00000000  00000000  00198e94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010444 	.word	0x08010444

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08010444 	.word	0x08010444

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <calc_FFT>:
static float FFT_Buffer[FFT_SIZE];
/*
 * @brief FFT
 */
void calc_FFT(float*Input,float*Output)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b088      	sub	sp, #32
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
    //FIR_calc(Input);
    arm_rfft_fast_instance_f32 S;//
    arm_rfft_fast_init_f32(&S,FFT_SIZE);//
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800100a:	4618      	mov	r0, r3
 800100c:	f009 fc16 	bl	800a83c <arm_rfft_fast_init_f32>
    arm_rfft_fast_f32(&S, Input, FFT_Buffer, 0);//ifft_flag=0 1
 8001010:	f107 0008 	add.w	r0, r7, #8
 8001014:	2300      	movs	r3, #0
 8001016:	4a10      	ldr	r2, [pc, #64]	; (8001058 <calc_FFT+0x60>)
 8001018:	6879      	ldr	r1, [r7, #4]
 800101a:	f009 fcf3 	bl	800aa04 <arm_rfft_fast_f32>
    arm_cmplx_mag_f32(FFT_Buffer, Output, FFT_SIZE);
 800101e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001022:	6839      	ldr	r1, [r7, #0]
 8001024:	480c      	ldr	r0, [pc, #48]	; (8001058 <calc_FFT+0x60>)
 8001026:	f00a f8cb 	bl	800b1c0 <arm_cmplx_mag_f32>
    arm_scale_f32(Output,2.0f/FFT_SIZE,Output,FFT_SIZE);    //V
 800102a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800102e:	6839      	ldr	r1, [r7, #0]
 8001030:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800105c <calc_FFT+0x64>
 8001034:	6838      	ldr	r0, [r7, #0]
 8001036:	f00a f9e7 	bl	800b408 <arm_scale_f32>
    Output[0] *= 0.5f;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	edd3 7a00 	vldr	s15, [r3]
 8001040:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001044:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	edc3 7a00 	vstr	s15, [r3]
}
 800104e:	bf00      	nop
 8001050:	3720      	adds	r7, #32
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	200001fc 	.word	0x200001fc
 800105c:	3b000000 	.word	0x3b000000

08001060 <ADarr_Init>:
TFT_arr[AD_Size] = {0,},
*pTFT_arr, *pTFT_arr_end
;

void ADarr_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
    pAD_arr = AD_arr;
 8001064:	4b07      	ldr	r3, [pc, #28]	; (8001084 <ADarr_Init+0x24>)
 8001066:	4a08      	ldr	r2, [pc, #32]	; (8001088 <ADarr_Init+0x28>)
 8001068:	601a      	str	r2, [r3, #0]
    pAD_arr_end = AD_arr + AD_Size;
 800106a:	4a08      	ldr	r2, [pc, #32]	; (800108c <ADarr_Init+0x2c>)
 800106c:	4b08      	ldr	r3, [pc, #32]	; (8001090 <ADarr_Init+0x30>)
 800106e:	601a      	str	r2, [r3, #0]
    arm_fill_f32(0,AD_arr,AD_Size);
 8001070:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001074:	4804      	ldr	r0, [pc, #16]	; (8001088 <ADarr_Init+0x28>)
 8001076:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8001094 <ADarr_Init+0x34>
 800107a:	f009 faf3 	bl	800a664 <arm_fill_f32>
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	200021fc 	.word	0x200021fc
 8001088:	200011fc 	.word	0x200011fc
 800108c:	200021fc 	.word	0x200021fc
 8001090:	20002200 	.word	0x20002200
 8001094:	00000000 	.word	0x00000000

08001098 <get_AD_Results>:

void get_AD_Results(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
    pAD_arr=AD_arr;pAD_arr_end=AD_arr+AD_Size;
 800109c:	4b0a      	ldr	r3, [pc, #40]	; (80010c8 <get_AD_Results+0x30>)
 800109e:	4a0b      	ldr	r2, [pc, #44]	; (80010cc <get_AD_Results+0x34>)
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	4a0b      	ldr	r2, [pc, #44]	; (80010d0 <get_AD_Results+0x38>)
 80010a4:	4b0b      	ldr	r3, [pc, #44]	; (80010d4 <get_AD_Results+0x3c>)
 80010a6:	601a      	str	r2, [r3, #0]
    HAL_TIM_Base_Start_IT(&htim3);
 80010a8:	480b      	ldr	r0, [pc, #44]	; (80010d8 <get_AD_Results+0x40>)
 80010aa:	f006 fb4d 	bl	8007748 <HAL_TIM_Base_Start_IT>
    while(pAD_arr!=pAD_arr_end){};
 80010ae:	bf00      	nop
 80010b0:	4b05      	ldr	r3, [pc, #20]	; (80010c8 <get_AD_Results+0x30>)
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	4b07      	ldr	r3, [pc, #28]	; (80010d4 <get_AD_Results+0x3c>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d1f9      	bne.n	80010b0 <get_AD_Results+0x18>
    HAL_TIM_Base_Stop(&htim3);
 80010bc:	4806      	ldr	r0, [pc, #24]	; (80010d8 <get_AD_Results+0x40>)
 80010be:	f006 fb1c 	bl	80076fa <HAL_TIM_Base_Stop>
}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	200021fc 	.word	0x200021fc
 80010cc:	200011fc 	.word	0x200011fc
 80010d0:	200021fc 	.word	0x200021fc
 80010d4:	20002200 	.word	0x20002200
 80010d8:	20003444 	.word	0x20003444

080010dc <get_IC>:
void get_IC(void){
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
	tSys.fmFlag = 0;
 80010e0:	4b0f      	ldr	r3, [pc, #60]	; (8001120 <get_IC+0x44>)
 80010e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010e6:	461a      	mov	r2, r3
 80010e8:	2300      	movs	r3, #0
 80010ea:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
	tSys.mfNum = 0;
 80010ee:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <get_IC+0x44>)
 80010f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010f4:	461a      	mov	r2, r3
 80010f6:	f04f 0300 	mov.w	r3, #0
 80010fa:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
	HAL_TIM_Base_Start_IT(&htim7);
 80010fe:	4809      	ldr	r0, [pc, #36]	; (8001124 <get_IC+0x48>)
 8001100:	f006 fb22 	bl	8007748 <HAL_TIM_Base_Start_IT>
	while(tSys.fmFlag != 1){};
 8001104:	bf00      	nop
 8001106:	4b06      	ldr	r3, [pc, #24]	; (8001120 <get_IC+0x44>)
 8001108:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800110c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8001110:	2b01      	cmp	r3, #1
 8001112:	d1f8      	bne.n	8001106 <get_IC+0x2a>
	HAL_TIM_Base_Stop_IT(&htim7);
 8001114:	4803      	ldr	r0, [pc, #12]	; (8001124 <get_IC+0x48>)
 8001116:	f006 fb87 	bl	8007828 <HAL_TIM_Base_Stop_IT>
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20002208 	.word	0x20002208
 8001124:	200034d4 	.word	0x200034d4

08001128 <delay_init>:
//
//ucos,ucos
//SYSTICKHCLK1/8
//SYSCLK:
void delay_init(u8 SYSCLK)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);//SysTickHCLK
 8001132:	2004      	movs	r0, #4
 8001134:	f004 fbec 	bl	8005910 <HAL_SYSTICK_CLKSourceConfig>
	fac_us=SYSCLK;		
 8001138:	4a03      	ldr	r2, [pc, #12]	; (8001148 <delay_init+0x20>)
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	7013      	strb	r3, [r2, #0]
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20002204 	.word	0x20002204

0800114c <delay_us>:
			;
	} while (--t); 
}

void delay_us(u32 nus)
{		
 800114c:	b480      	push	{r7}
 800114e:	b089      	sub	sp, #36	; 0x24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
	u32 ticks;
	u32 told,tnow,tcnt=0;
 8001154:	2300      	movs	r3, #0
 8001156:	61bb      	str	r3, [r7, #24]
	u32 reload=SysTick->LOAD;				//LOAD	    	 
 8001158:	4b1a      	ldr	r3, [pc, #104]	; (80011c4 <delay_us+0x78>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						// 
 800115e:	4b1a      	ldr	r3, [pc, #104]	; (80011c8 <delay_us+0x7c>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	461a      	mov	r2, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	fb02 f303 	mul.w	r3, r2, r3
 800116a:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//
 800116c:	4b15      	ldr	r3, [pc, #84]	; (80011c4 <delay_us+0x78>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 8001172:	4b14      	ldr	r3, [pc, #80]	; (80011c4 <delay_us+0x78>)
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 8001178:	68fa      	ldr	r2, [r7, #12]
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	429a      	cmp	r2, r3
 800117e:	d0f8      	beq.n	8001172 <delay_us+0x26>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//SYSTICK.
 8001180:	68fa      	ldr	r2, [r7, #12]
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	429a      	cmp	r2, r3
 8001186:	d206      	bcs.n	8001196 <delay_us+0x4a>
 8001188:	69fa      	ldr	r2, [r7, #28]
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4413      	add	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
 8001194:	e007      	b.n	80011a6 <delay_us+0x5a>
			else tcnt+=reload-tnow+told;	    
 8001196:	697a      	ldr	r2, [r7, #20]
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	1ad2      	subs	r2, r2, r3
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	4413      	add	r3, r2
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	4413      	add	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
			told=tnow;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			///,.
 80011aa:	69ba      	ldr	r2, [r7, #24]
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d200      	bcs.n	80011b4 <delay_us+0x68>
		tnow=SysTick->VAL;	
 80011b2:	e7de      	b.n	8001172 <delay_us+0x26>
			if(tcnt>=ticks)break;			///,.
 80011b4:	bf00      	nop
		}  
	};
}
 80011b6:	bf00      	nop
 80011b8:	3724      	adds	r7, #36	; 0x24
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	e000e010 	.word	0xe000e010
 80011c8:	20002204 	.word	0x20002204

080011cc <delay_ms>:

//nms
//nms:ms
void delay_ms(u16 nms)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	80fb      	strh	r3, [r7, #6]
	u32 i;
	for(i=0;i<nms;i++) delay_us(1000);
 80011d6:	2300      	movs	r3, #0
 80011d8:	60fb      	str	r3, [r7, #12]
 80011da:	e006      	b.n	80011ea <delay_ms+0x1e>
 80011dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011e0:	f7ff ffb4 	bl	800114c <delay_us>
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	3301      	adds	r3, #1
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	68fa      	ldr	r2, [r7, #12]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d3f4      	bcc.n	80011dc <delay_ms+0x10>
}
 80011f2:	bf00      	nop
 80011f4:	bf00      	nop
 80011f6:	3710      	adds	r7, #16
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <sysInit>:
//		0.233,	0.2,	0.19,	0.16,	0.17,	0.199,	0.211,
//};

/*  */
Sys_T tSys;
void sysInit(void){
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0

	tSys.mode = waitMeasure;
 8001200:	4b35      	ldr	r3, [pc, #212]	; (80012d8 <sysInit+0xdc>)
 8001202:	2200      	movs	r2, #0
 8001204:	801a      	strh	r2, [r3, #0]

	tSys.carrierFre = 10000000;
 8001206:	4b34      	ldr	r3, [pc, #208]	; (80012d8 <sysInit+0xdc>)
 8001208:	4a34      	ldr	r2, [pc, #208]	; (80012dc <sysInit+0xe0>)
 800120a:	605a      	str	r2, [r3, #4]
	tSys.freStep = 500000;
 800120c:	4b32      	ldr	r3, [pc, #200]	; (80012d8 <sysInit+0xdc>)
 800120e:	4a34      	ldr	r2, [pc, #208]	; (80012e0 <sysInit+0xe4>)
 8001210:	609a      	str	r2, [r3, #8]
	tSys.frePointNum = 41;
 8001212:	4b31      	ldr	r3, [pc, #196]	; (80012d8 <sysInit+0xdc>)
 8001214:	2229      	movs	r2, #41	; 0x29
 8001216:	60da      	str	r2, [r3, #12]

	tSys.judegMax = 0;		//
 8001218:	4b2f      	ldr	r3, [pc, #188]	; (80012d8 <sysInit+0xdc>)
 800121a:	f04f 0200 	mov.w	r2, #0
 800121e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	tSys.maxIndex = 0;
 8001222:	4b2d      	ldr	r3, [pc, #180]	; (80012d8 <sysInit+0xdc>)
 8001224:	2200      	movs	r2, #0
 8001226:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

	tSys.Fs = 40960;		//Hz
 800122a:	4b2b      	ldr	r3, [pc, #172]	; (80012d8 <sysInit+0xdc>)
 800122c:	4a2d      	ldr	r2, [pc, #180]	; (80012e4 <sysInit+0xe8>)
 800122e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	tSys.fftNum = 0;
 8001232:	4b29      	ldr	r3, [pc, #164]	; (80012d8 <sysInit+0xdc>)
 8001234:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001238:	461a      	mov	r2, r3
 800123a:	2300      	movs	r3, #0
 800123c:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

	tSys.ma = 0;
 8001240:	4b25      	ldr	r3, [pc, #148]	; (80012d8 <sysInit+0xdc>)
 8001242:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001246:	461a      	mov	r2, r3
 8001248:	f04f 0300 	mov.w	r3, #0
 800124c:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	tSys.AMfre = 0;
 8001250:	4b21      	ldr	r3, [pc, #132]	; (80012d8 <sysInit+0xdc>)
 8001252:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001256:	461a      	mov	r2, r3
 8001258:	f04f 0300 	mov.w	r3, #0
 800125c:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
	tSys.AMoffset = 0;
 8001260:	4b1d      	ldr	r3, [pc, #116]	; (80012d8 <sysInit+0xdc>)
 8001262:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001266:	461a      	mov	r2, r3
 8001268:	f04f 0300 	mov.w	r3, #0
 800126c:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0

	tSys.fmFlag = 0;
 8001270:	4b19      	ldr	r3, [pc, #100]	; (80012d8 <sysInit+0xdc>)
 8001272:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001276:	461a      	mov	r2, r3
 8001278:	2300      	movs	r3, #0
 800127a:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
	tSys.mfNum = 0;
 800127e:	4b16      	ldr	r3, [pc, #88]	; (80012d8 <sysInit+0xdc>)
 8001280:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001284:	461a      	mov	r2, r3
 8001286:	f04f 0300 	mov.w	r3, #0
 800128a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
	tSys.mf = 0;
 800128e:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <sysInit+0xdc>)
 8001290:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001294:	461a      	mov	r2, r3
 8001296:	f04f 0300 	mov.w	r3, #0
 800129a:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
	tSys.FMfre = 0;
 800129e:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <sysInit+0xdc>)
 80012a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012a4:	461a      	mov	r2, r3
 80012a6:	f04f 0300 	mov.w	r3, #0
 80012aa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	tSys.FMfre = 0;
 80012ae:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <sysInit+0xdc>)
 80012b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012b4:	461a      	mov	r2, r3
 80012b6:	f04f 0300 	mov.w	r3, #0
 80012ba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	tSys.maxFreDev = 0;
 80012be:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <sysInit+0xdc>)
 80012c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012c4:	461a      	mov	r2, r3
 80012c6:	f04f 0300 	mov.w	r3, #0
 80012ca:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
}
 80012ce:	bf00      	nop
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	20002208 	.word	0x20002208
 80012dc:	00989680 	.word	0x00989680
 80012e0:	0007a120 	.word	0x0007a120
 80012e4:	47200000 	.word	0x47200000

080012e8 <__measureAM>:


void __measureAM(void){
 80012e8:	b580      	push	{r7, lr}
 80012ea:	f5ad 5d81 	sub.w	sp, sp, #4128	; 0x1020
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0

	float fftTemp[1024] = {0,};
 80012f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012f6:	3b04      	subs	r3, #4
 80012f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012fc:	2100      	movs	r1, #0
 80012fe:	4618      	mov	r0, r3
 8001300:	f00a fbb0 	bl	800ba64 <memset>
	volatile float directVol_A,positiveVol_A,negativeVol_A,abnormal_A;
	volatile int dirIndex,posIndex,negIndex,abnormalIndex;
	volatile int recordFlag = 0;
 8001304:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001308:	461a      	mov	r2, r3
 800130a:	2300      	movs	r3, #0
 800130c:	f842 3c28 	str.w	r3, [r2, #-40]

	ad9959_write_frequency(AD9959_CHANNEL_0,10000000);
 8001310:	496e      	ldr	r1, [pc, #440]	; (80014cc <__measureAM+0x1e4>)
 8001312:	2010      	movs	r0, #16
 8001314:	f003 ff08 	bl	8005128 <ad9959_write_frequency>
	delay_ms(25);
 8001318:	2019      	movs	r0, #25
 800131a:	f7ff ff57 	bl	80011cc <delay_ms>
	get_AD_Results();
 800131e:	f7ff febb 	bl	8001098 <get_AD_Results>
	calc_FFT(AD_arr,tSys.fftAmp);
 8001322:	496b      	ldr	r1, [pc, #428]	; (80014d0 <__measureAM+0x1e8>)
 8001324:	486b      	ldr	r0, [pc, #428]	; (80014d4 <__measureAM+0x1ec>)
 8001326:	f7ff fe67 	bl	8000ff8 <calc_FFT>

	for(int i = 0; i < AD_Size / 2;i++){
 800132a:	2300      	movs	r3, #0
 800132c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8001330:	f102 0204 	add.w	r2, r2, #4
 8001334:	6013      	str	r3, [r2, #0]
 8001336:	e119      	b.n	800156c <__measureAM+0x284>
		if(tSys.fftAmp[i] > 20 && recordFlag == 0){
 8001338:	4a67      	ldr	r2, [pc, #412]	; (80014d8 <__measureAM+0x1f0>)
 800133a:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800133e:	f103 0304 	add.w	r3, r3, #4
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	3330      	adds	r3, #48	; 0x30
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	4413      	add	r3, r2
 800134a:	3304      	adds	r3, #4
 800134c:	edd3 7a00 	vldr	s15, [r3]
 8001350:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001354:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135c:	dd28      	ble.n	80013b0 <__measureAM+0xc8>
 800135e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001362:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d122      	bne.n	80013b0 <__measureAM+0xc8>
			directVol_A = tSys.fftAmp[i];
 800136a:	4a5b      	ldr	r2, [pc, #364]	; (80014d8 <__measureAM+0x1f0>)
 800136c:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001370:	f103 0304 	add.w	r3, r3, #4
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	3330      	adds	r3, #48	; 0x30
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4413      	add	r3, r2
 800137c:	3304      	adds	r3, #4
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001384:	f842 3c08 	str.w	r3, [r2, #-8]
			dirIndex = i;
 8001388:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800138c:	461a      	mov	r2, r3
 800138e:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001392:	f103 0304 	add.w	r3, r3, #4
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f842 3c18 	str.w	r3, [r2, #-24]
			recordFlag++;
 800139c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013a0:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80013a4:	3301      	adds	r3, #1
 80013a6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80013aa:	f842 3c28 	str.w	r3, [r2, #-40]
 80013ae:	e0d2      	b.n	8001556 <__measureAM+0x26e>
		}
		else if(tSys.fftAmp[i] > 60 && recordFlag == 1){
 80013b0:	4a49      	ldr	r2, [pc, #292]	; (80014d8 <__measureAM+0x1f0>)
 80013b2:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80013b6:	f103 0304 	add.w	r3, r3, #4
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	3330      	adds	r3, #48	; 0x30
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	4413      	add	r3, r2
 80013c2:	3304      	adds	r3, #4
 80013c4:	edd3 7a00 	vldr	s15, [r3]
 80013c8:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80014dc <__measureAM+0x1f4>
 80013cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d4:	dd33      	ble.n	800143e <__measureAM+0x156>
 80013d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013da:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d12d      	bne.n	800143e <__measureAM+0x156>
			abnormal_A = tSys.fftAmp[i];
 80013e2:	4a3d      	ldr	r2, [pc, #244]	; (80014d8 <__measureAM+0x1f0>)
 80013e4:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80013e8:	f103 0304 	add.w	r3, r3, #4
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	3330      	adds	r3, #48	; 0x30
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	4413      	add	r3, r2
 80013f4:	3304      	adds	r3, #4
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80013fc:	f842 3c14 	str.w	r3, [r2, #-20]
			abnormalIndex = i;
 8001400:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001404:	461a      	mov	r2, r3
 8001406:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800140a:	f103 0304 	add.w	r3, r3, #4
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f842 3c24 	str.w	r3, [r2, #-36]
			i += 8;
 8001414:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001418:	f103 0304 	add.w	r3, r3, #4
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	3308      	adds	r3, #8
 8001420:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8001424:	f102 0204 	add.w	r2, r2, #4
 8001428:	6013      	str	r3, [r2, #0]
			recordFlag++;
 800142a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800142e:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001432:	3301      	adds	r3, #1
 8001434:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001438:	f842 3c28 	str.w	r3, [r2, #-40]
 800143c:	e08b      	b.n	8001556 <__measureAM+0x26e>
		}
		else if(tSys.fftAmp[i] > 18 &&recordFlag == 2){
 800143e:	4a26      	ldr	r2, [pc, #152]	; (80014d8 <__measureAM+0x1f0>)
 8001440:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001444:	f103 0304 	add.w	r3, r3, #4
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	3330      	adds	r3, #48	; 0x30
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4413      	add	r3, r2
 8001450:	3304      	adds	r3, #4
 8001452:	edd3 7a00 	vldr	s15, [r3]
 8001456:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 800145a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800145e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001462:	dd3d      	ble.n	80014e0 <__measureAM+0x1f8>
 8001464:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001468:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800146c:	2b02      	cmp	r3, #2
 800146e:	d137      	bne.n	80014e0 <__measureAM+0x1f8>
			positiveVol_A = tSys.fftAmp[i];
 8001470:	4a19      	ldr	r2, [pc, #100]	; (80014d8 <__measureAM+0x1f0>)
 8001472:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001476:	f103 0304 	add.w	r3, r3, #4
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	3330      	adds	r3, #48	; 0x30
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	4413      	add	r3, r2
 8001482:	3304      	adds	r3, #4
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800148a:	f842 3c0c 	str.w	r3, [r2, #-12]
			posIndex = i;
 800148e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001492:	461a      	mov	r2, r3
 8001494:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001498:	f103 0304 	add.w	r3, r3, #4
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f842 3c1c 	str.w	r3, [r2, #-28]
			i += 5;
 80014a2:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80014a6:	f103 0304 	add.w	r3, r3, #4
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	3305      	adds	r3, #5
 80014ae:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80014b2:	f102 0204 	add.w	r2, r2, #4
 80014b6:	6013      	str	r3, [r2, #0]
			recordFlag++;
 80014b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014bc:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80014c0:	3301      	adds	r3, #1
 80014c2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80014c6:	f842 3c28 	str.w	r3, [r2, #-40]
 80014ca:	e044      	b.n	8001556 <__measureAM+0x26e>
 80014cc:	00989680 	.word	0x00989680
 80014d0:	200022cc 	.word	0x200022cc
 80014d4:	200011fc 	.word	0x200011fc
 80014d8:	20002208 	.word	0x20002208
 80014dc:	42700000 	.word	0x42700000
		}
		else if(tSys.fftAmp[i] > 18 &&recordFlag == 3){
 80014e0:	4ae2      	ldr	r2, [pc, #904]	; (800186c <__measureAM+0x584>)
 80014e2:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80014e6:	f103 0304 	add.w	r3, r3, #4
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	3330      	adds	r3, #48	; 0x30
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	4413      	add	r3, r2
 80014f2:	3304      	adds	r3, #4
 80014f4:	edd3 7a00 	vldr	s15, [r3]
 80014f8:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 80014fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001504:	dd27      	ble.n	8001556 <__measureAM+0x26e>
 8001506:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800150a:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800150e:	2b03      	cmp	r3, #3
 8001510:	d121      	bne.n	8001556 <__measureAM+0x26e>
			negativeVol_A = tSys.fftAmp[i];
 8001512:	4ad6      	ldr	r2, [pc, #856]	; (800186c <__measureAM+0x584>)
 8001514:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001518:	f103 0304 	add.w	r3, r3, #4
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	3330      	adds	r3, #48	; 0x30
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	4413      	add	r3, r2
 8001524:	3304      	adds	r3, #4
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800152c:	f842 3c10 	str.w	r3, [r2, #-16]
			negIndex = i;
 8001530:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001534:	461a      	mov	r2, r3
 8001536:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800153a:	f103 0304 	add.w	r3, r3, #4
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f842 3c20 	str.w	r3, [r2, #-32]
			recordFlag++;
 8001544:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001548:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800154c:	3301      	adds	r3, #1
 800154e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001552:	f842 3c28 	str.w	r3, [r2, #-40]
	for(int i = 0; i < AD_Size / 2;i++){
 8001556:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800155a:	f103 0304 	add.w	r3, r3, #4
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	3301      	adds	r3, #1
 8001562:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8001566:	f102 0204 	add.w	r2, r2, #4
 800156a:	6013      	str	r3, [r2, #0]
 800156c:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001570:	f103 0304 	add.w	r3, r3, #4
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800157a:	f6ff aedd 	blt.w	8001338 <__measureAM+0x50>
		}
	}
	if(abnormal_A < tSys.fftAmp[abnormalIndex+1]){
 800157e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001582:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8001586:	3301      	adds	r3, #1
 8001588:	4ab8      	ldr	r2, [pc, #736]	; (800186c <__measureAM+0x584>)
 800158a:	3330      	adds	r3, #48	; 0x30
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	4413      	add	r3, r2
 8001590:	3304      	adds	r3, #4
 8001592:	ed93 7a00 	vldr	s14, [r3]
 8001596:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800159a:	ed53 7a05 	vldr	s15, [r3, #-20]	; 0xffffffec
 800159e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a6:	dd0e      	ble.n	80015c6 <__measureAM+0x2de>
		abnormal_A = tSys.fftAmp[abnormalIndex+1];
 80015a8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ac:	f853 3c24 	ldr.w	r3, [r3, #-36]
 80015b0:	3301      	adds	r3, #1
 80015b2:	4aae      	ldr	r2, [pc, #696]	; (800186c <__measureAM+0x584>)
 80015b4:	3330      	adds	r3, #48	; 0x30
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	4413      	add	r3, r2
 80015ba:	3304      	adds	r3, #4
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80015c2:	f842 3c14 	str.w	r3, [r2, #-20]
	}
	if(positiveVol_A < tSys.fftAmp[posIndex+1]){
 80015c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ca:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80015ce:	3301      	adds	r3, #1
 80015d0:	4aa6      	ldr	r2, [pc, #664]	; (800186c <__measureAM+0x584>)
 80015d2:	3330      	adds	r3, #48	; 0x30
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	4413      	add	r3, r2
 80015d8:	3304      	adds	r3, #4
 80015da:	ed93 7a00 	vldr	s14, [r3]
 80015de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015e2:	ed53 7a03 	vldr	s15, [r3, #-12]
 80015e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ee:	f340 809f 	ble.w	8001730 <__measureAM+0x448>
		positiveVol_A = tSys.fftAmp[posIndex+1];
 80015f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015f6:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80015fa:	3301      	adds	r3, #1
 80015fc:	4a9b      	ldr	r2, [pc, #620]	; (800186c <__measureAM+0x584>)
 80015fe:	3330      	adds	r3, #48	; 0x30
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	4413      	add	r3, r2
 8001604:	3304      	adds	r3, #4
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800160c:	f842 3c0c 	str.w	r3, [r2, #-12]
		posIndex += 1;
 8001610:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001614:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8001618:	3301      	adds	r3, #1
 800161a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800161e:	f842 3c1c 	str.w	r3, [r2, #-28]
		if(positiveVol_A < tSys.fftAmp[posIndex+1]){
 8001622:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001626:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 800162a:	3301      	adds	r3, #1
 800162c:	4a8f      	ldr	r2, [pc, #572]	; (800186c <__measureAM+0x584>)
 800162e:	3330      	adds	r3, #48	; 0x30
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	4413      	add	r3, r2
 8001634:	3304      	adds	r3, #4
 8001636:	ed93 7a00 	vldr	s14, [r3]
 800163a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800163e:	ed53 7a03 	vldr	s15, [r3, #-12]
 8001642:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164a:	dd71      	ble.n	8001730 <__measureAM+0x448>
			positiveVol_A = tSys.fftAmp[posIndex+1];
 800164c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001650:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8001654:	3301      	adds	r3, #1
 8001656:	4a85      	ldr	r2, [pc, #532]	; (800186c <__measureAM+0x584>)
 8001658:	3330      	adds	r3, #48	; 0x30
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	4413      	add	r3, r2
 800165e:	3304      	adds	r3, #4
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001666:	f842 3c0c 	str.w	r3, [r2, #-12]
			posIndex += 1;
 800166a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800166e:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8001672:	3301      	adds	r3, #1
 8001674:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001678:	f842 3c1c 	str.w	r3, [r2, #-28]
			if(positiveVol_A < tSys.fftAmp[posIndex+1]){
 800167c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001680:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8001684:	3301      	adds	r3, #1
 8001686:	4a79      	ldr	r2, [pc, #484]	; (800186c <__measureAM+0x584>)
 8001688:	3330      	adds	r3, #48	; 0x30
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4413      	add	r3, r2
 800168e:	3304      	adds	r3, #4
 8001690:	ed93 7a00 	vldr	s14, [r3]
 8001694:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001698:	ed53 7a03 	vldr	s15, [r3, #-12]
 800169c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a4:	dd44      	ble.n	8001730 <__measureAM+0x448>
				positiveVol_A = tSys.fftAmp[posIndex+1];
 80016a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016aa:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80016ae:	3301      	adds	r3, #1
 80016b0:	4a6e      	ldr	r2, [pc, #440]	; (800186c <__measureAM+0x584>)
 80016b2:	3330      	adds	r3, #48	; 0x30
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	4413      	add	r3, r2
 80016b8:	3304      	adds	r3, #4
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016c0:	f842 3c0c 	str.w	r3, [r2, #-12]
				posIndex += 1;
 80016c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016c8:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80016cc:	3301      	adds	r3, #1
 80016ce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016d2:	f842 3c1c 	str.w	r3, [r2, #-28]
				if(positiveVol_A < tSys.fftAmp[posIndex+1]){
 80016d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016da:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80016de:	3301      	adds	r3, #1
 80016e0:	4a62      	ldr	r2, [pc, #392]	; (800186c <__measureAM+0x584>)
 80016e2:	3330      	adds	r3, #48	; 0x30
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	4413      	add	r3, r2
 80016e8:	3304      	adds	r3, #4
 80016ea:	ed93 7a00 	vldr	s14, [r3]
 80016ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016f2:	ed53 7a03 	vldr	s15, [r3, #-12]
 80016f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016fe:	dd17      	ble.n	8001730 <__measureAM+0x448>
					positiveVol_A = tSys.fftAmp[posIndex+1];
 8001700:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001704:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8001708:	3301      	adds	r3, #1
 800170a:	4a58      	ldr	r2, [pc, #352]	; (800186c <__measureAM+0x584>)
 800170c:	3330      	adds	r3, #48	; 0x30
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	4413      	add	r3, r2
 8001712:	3304      	adds	r3, #4
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800171a:	f842 3c0c 	str.w	r3, [r2, #-12]
					posIndex += 1;
 800171e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001722:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8001726:	3301      	adds	r3, #1
 8001728:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800172c:	f842 3c1c 	str.w	r3, [r2, #-28]
				}
			}
		}
	}
	if(negativeVol_A < tSys.fftAmp[negIndex+1]){
 8001730:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001734:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001738:	3301      	adds	r3, #1
 800173a:	4a4c      	ldr	r2, [pc, #304]	; (800186c <__measureAM+0x584>)
 800173c:	3330      	adds	r3, #48	; 0x30
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	4413      	add	r3, r2
 8001742:	3304      	adds	r3, #4
 8001744:	ed93 7a00 	vldr	s14, [r3]
 8001748:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800174c:	ed53 7a04 	vldr	s15, [r3, #-16]
 8001750:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001758:	f340 80d0 	ble.w	80018fc <__measureAM+0x614>
		negativeVol_A = tSys.fftAmp[negIndex+1];
 800175c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001760:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001764:	3301      	adds	r3, #1
 8001766:	4a41      	ldr	r2, [pc, #260]	; (800186c <__measureAM+0x584>)
 8001768:	3330      	adds	r3, #48	; 0x30
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	4413      	add	r3, r2
 800176e:	3304      	adds	r3, #4
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001776:	f842 3c10 	str.w	r3, [r2, #-16]
		negIndex+=1;
 800177a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800177e:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001782:	3301      	adds	r3, #1
 8001784:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001788:	f842 3c20 	str.w	r3, [r2, #-32]
		if(negativeVol_A < tSys.fftAmp[negIndex+1]){
 800178c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001790:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001794:	3301      	adds	r3, #1
 8001796:	4a35      	ldr	r2, [pc, #212]	; (800186c <__measureAM+0x584>)
 8001798:	3330      	adds	r3, #48	; 0x30
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	4413      	add	r3, r2
 800179e:	3304      	adds	r3, #4
 80017a0:	ed93 7a00 	vldr	s14, [r3]
 80017a4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017a8:	ed53 7a04 	vldr	s15, [r3, #-16]
 80017ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b4:	f340 80a2 	ble.w	80018fc <__measureAM+0x614>
			negativeVol_A = tSys.fftAmp[negIndex+1];
 80017b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017bc:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80017c0:	3301      	adds	r3, #1
 80017c2:	4a2a      	ldr	r2, [pc, #168]	; (800186c <__measureAM+0x584>)
 80017c4:	3330      	adds	r3, #48	; 0x30
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	4413      	add	r3, r2
 80017ca:	3304      	adds	r3, #4
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80017d2:	f842 3c10 	str.w	r3, [r2, #-16]
			negIndex+=1;
 80017d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017da:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80017de:	3301      	adds	r3, #1
 80017e0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80017e4:	f842 3c20 	str.w	r3, [r2, #-32]
			if(negativeVol_A < tSys.fftAmp[negIndex+1]){
 80017e8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017ec:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80017f0:	3301      	adds	r3, #1
 80017f2:	4a1e      	ldr	r2, [pc, #120]	; (800186c <__measureAM+0x584>)
 80017f4:	3330      	adds	r3, #48	; 0x30
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	4413      	add	r3, r2
 80017fa:	3304      	adds	r3, #4
 80017fc:	ed93 7a00 	vldr	s14, [r3]
 8001800:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001804:	ed53 7a04 	vldr	s15, [r3, #-16]
 8001808:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800180c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001810:	dd74      	ble.n	80018fc <__measureAM+0x614>
				negativeVol_A = tSys.fftAmp[negIndex+1];
 8001812:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001816:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800181a:	3301      	adds	r3, #1
 800181c:	4a13      	ldr	r2, [pc, #76]	; (800186c <__measureAM+0x584>)
 800181e:	3330      	adds	r3, #48	; 0x30
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	4413      	add	r3, r2
 8001824:	3304      	adds	r3, #4
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800182c:	f842 3c10 	str.w	r3, [r2, #-16]
				negIndex+=1;
 8001830:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001834:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001838:	3301      	adds	r3, #1
 800183a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800183e:	f842 3c20 	str.w	r3, [r2, #-32]
				if(negativeVol_A < tSys.fftAmp[negIndex+1]){
 8001842:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001846:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800184a:	3301      	adds	r3, #1
 800184c:	4a07      	ldr	r2, [pc, #28]	; (800186c <__measureAM+0x584>)
 800184e:	3330      	adds	r3, #48	; 0x30
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	4413      	add	r3, r2
 8001854:	3304      	adds	r3, #4
 8001856:	ed93 7a00 	vldr	s14, [r3]
 800185a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800185e:	ed53 7a04 	vldr	s15, [r3, #-16]
 8001862:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186a:	e001      	b.n	8001870 <__measureAM+0x588>
 800186c:	20002208 	.word	0x20002208
 8001870:	dd44      	ble.n	80018fc <__measureAM+0x614>
					negativeVol_A = tSys.fftAmp[negIndex+1];
 8001872:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001876:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800187a:	3301      	adds	r3, #1
 800187c:	4a78      	ldr	r2, [pc, #480]	; (8001a60 <__measureAM+0x778>)
 800187e:	3330      	adds	r3, #48	; 0x30
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	4413      	add	r3, r2
 8001884:	3304      	adds	r3, #4
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800188c:	f842 3c10 	str.w	r3, [r2, #-16]
					negIndex+=1;
 8001890:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001894:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001898:	3301      	adds	r3, #1
 800189a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800189e:	f842 3c20 	str.w	r3, [r2, #-32]
					if(negativeVol_A < tSys.fftAmp[negIndex+1]){
 80018a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018a6:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80018aa:	3301      	adds	r3, #1
 80018ac:	4a6c      	ldr	r2, [pc, #432]	; (8001a60 <__measureAM+0x778>)
 80018ae:	3330      	adds	r3, #48	; 0x30
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	4413      	add	r3, r2
 80018b4:	3304      	adds	r3, #4
 80018b6:	ed93 7a00 	vldr	s14, [r3]
 80018ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018be:	ed53 7a04 	vldr	s15, [r3, #-16]
 80018c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ca:	dd17      	ble.n	80018fc <__measureAM+0x614>
						negativeVol_A = tSys.fftAmp[negIndex+1];
 80018cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018d0:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80018d4:	3301      	adds	r3, #1
 80018d6:	4a62      	ldr	r2, [pc, #392]	; (8001a60 <__measureAM+0x778>)
 80018d8:	3330      	adds	r3, #48	; 0x30
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	4413      	add	r3, r2
 80018de:	3304      	adds	r3, #4
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80018e6:	f842 3c10 	str.w	r3, [r2, #-16]
						negIndex+=1;
 80018ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018ee:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80018f2:	3301      	adds	r3, #1
 80018f4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80018f8:	f842 3c20 	str.w	r3, [r2, #-32]
				}
			}
		}
	}

	delay_ms(400);
 80018fc:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001900:	f7ff fc64 	bl	80011cc <delay_ms>

	tSys.ma = (positiveVol_A + negativeVol_A) / 59 /4;					//AMma
 8001904:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001908:	ed13 7a03 	vldr	s14, [r3, #-12]
 800190c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001910:	ed53 7a04 	vldr	s15, [r3, #-16]
 8001914:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001918:	eddf 6a52 	vldr	s13, [pc, #328]	; 8001a64 <__measureAM+0x77c>
 800191c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001920:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001924:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001928:	4b4d      	ldr	r3, [pc, #308]	; (8001a60 <__measureAM+0x778>)
 800192a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800192e:	edc3 7a32 	vstr	s15, [r3, #200]	; 0xc8
	if(tSys.ma > 1.0){tSys.ma = 1.0;}
 8001932:	4b4b      	ldr	r3, [pc, #300]	; (8001a60 <__measureAM+0x778>)
 8001934:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001938:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 800193c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001940:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001948:	dd07      	ble.n	800195a <__measureAM+0x672>
 800194a:	4b45      	ldr	r3, [pc, #276]	; (8001a60 <__measureAM+0x778>)
 800194c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001950:	461a      	mov	r2, r3
 8001952:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001956:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	tSys.AMfre = (posIndex + negIndex) / 2 * tSys.Fs / AD_Size;				//AM
 800195a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800195e:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 8001962:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001966:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800196a:	4413      	add	r3, r2
 800196c:	0fda      	lsrs	r2, r3, #31
 800196e:	4413      	add	r3, r2
 8001970:	105b      	asrs	r3, r3, #1
 8001972:	ee07 3a90 	vmov	s15, r3
 8001976:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800197a:	4b39      	ldr	r3, [pc, #228]	; (8001a60 <__measureAM+0x778>)
 800197c:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 8001980:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001984:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001a68 <__measureAM+0x780>
 8001988:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800198c:	4b34      	ldr	r3, [pc, #208]	; (8001a60 <__measureAM+0x778>)
 800198e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001992:	edc3 7a33 	vstr	s15, [r3, #204]	; 0xcc
	tSys.AMoffset = directVol_A;											//AM
 8001996:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800199a:	f853 3c08 	ldr.w	r3, [r3, #-8]
 800199e:	4a30      	ldr	r2, [pc, #192]	; (8001a60 <__measureAM+0x778>)
 80019a0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80019a4:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0

	//AMma
    SetTFTText(0,7,"AM");
 80019a8:	4a30      	ldr	r2, [pc, #192]	; (8001a6c <__measureAM+0x784>)
 80019aa:	2107      	movs	r1, #7
 80019ac:	2000      	movs	r0, #0
 80019ae:	f008 fb05 	bl	8009fbc <SetTFTText>
    SetTextValueFloat(0,8,tSys.ma);
 80019b2:	4b2b      	ldr	r3, [pc, #172]	; (8001a60 <__measureAM+0x778>)
 80019b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019b8:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 80019bc:	eeb0 0a67 	vmov.f32	s0, s15
 80019c0:	2108      	movs	r1, #8
 80019c2:	2000      	movs	r0, #0
 80019c4:	f008 fb1c 	bl	800a000 <SetTextValueFloat>
    SetTextValueFloat(0,9,tSys.AMfre/1000.f + 0.04);
 80019c8:	4b25      	ldr	r3, [pc, #148]	; (8001a60 <__measureAM+0x778>)
 80019ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019ce:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 80019d2:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001a70 <__measureAM+0x788>
 80019d6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80019da:	ee16 0a90 	vmov	r0, s13
 80019de:	f7fe fdb3 	bl	8000548 <__aeabi_f2d>
 80019e2:	a31d      	add	r3, pc, #116	; (adr r3, 8001a58 <__measureAM+0x770>)
 80019e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e8:	f7fe fc50 	bl	800028c <__adddf3>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4610      	mov	r0, r2
 80019f2:	4619      	mov	r1, r3
 80019f4:	f7ff f8f8 	bl	8000be8 <__aeabi_d2f>
 80019f8:	4603      	mov	r3, r0
 80019fa:	ee00 3a10 	vmov	s0, r3
 80019fe:	2109      	movs	r1, #9
 8001a00:	2000      	movs	r0, #0
 8001a02:	f008 fafd 	bl	800a000 <SetTextValueFloat>
    SetTextValueFloat(0,10,10);
 8001a06:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8001a0a:	210a      	movs	r1, #10
 8001a0c:	2000      	movs	r0, #0
 8001a0e:	f008 faf7 	bl	800a000 <SetTextValueFloat>
    SetTFTText(0,13," ");
 8001a12:	4a18      	ldr	r2, [pc, #96]	; (8001a74 <__measureAM+0x78c>)
 8001a14:	210d      	movs	r1, #13
 8001a16:	2000      	movs	r0, #0
 8001a18:	f008 fad0 	bl	8009fbc <SetTFTText>

    ad9959_write_frequency(AD9959_CHANNEL_3, tSys.AMfre + 40);
 8001a1c:	4b10      	ldr	r3, [pc, #64]	; (8001a60 <__measureAM+0x778>)
 8001a1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a22:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 8001a26:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001a78 <__measureAM+0x790>
 8001a2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a32:	ee17 1a90 	vmov	r1, s15
 8001a36:	2080      	movs	r0, #128	; 0x80
 8001a38:	f003 fb76 	bl	8005128 <ad9959_write_frequency>
    ad9959_write_phase(AD9959_CHANNEL_3, 0);
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	2080      	movs	r0, #128	; 0x80
 8001a40:	f003 fb4a 	bl	80050d8 <ad9959_write_phase>
    ad9959_write_amplitude(AD9959_CHANNEL_3, 184);
 8001a44:	21b8      	movs	r1, #184	; 0xb8
 8001a46:	2080      	movs	r0, #128	; 0x80
 8001a48:	f003 fbae 	bl	80051a8 <ad9959_write_amplitude>

}
 8001a4c:	bf00      	nop
 8001a4e:	f507 5781 	add.w	r7, r7, #4128	; 0x1020
 8001a52:	3708      	adds	r7, #8
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	47ae147b 	.word	0x47ae147b
 8001a5c:	3fa47ae1 	.word	0x3fa47ae1
 8001a60:	20002208 	.word	0x20002208
 8001a64:	426c0000 	.word	0x426c0000
 8001a68:	44800000 	.word	0x44800000
 8001a6c:	08010460 	.word	0x08010460
 8001a70:	447a0000 	.word	0x447a0000
 8001a74:	08010464 	.word	0x08010464
 8001a78:	42200000 	.word	0x42200000

08001a7c <__measureFM>:
      )
    return 1;
    else return 0;
}

void __measureFM(void){
 8001a7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a80:	f5ad 7d2e 	sub.w	sp, sp, #696	; 0x2b8
 8001a84:	af00      	add	r7, sp, #0

	float FMamp[40] = {0,};
 8001a86:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8001a8a:	22a0      	movs	r2, #160	; 0xa0
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f009 ffe8 	bl	800ba64 <memset>
	int FMampIndex[40] = {0,};
 8001a94:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001a98:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	23a0      	movs	r3, #160	; 0xa0
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	f009 ffde 	bl	800ba64 <memset>
	int index = 0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4
	float modAmp1 = 0,modAmp2 = 0,exAmp = 0;
 8001aae:	f04f 0300 	mov.w	r3, #0
 8001ab2:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
 8001ab6:	f04f 0300 	mov.w	r3, #0
 8001aba:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
 8001abe:	f04f 0300 	mov.w	r3, #0
 8001ac2:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
	int modIndex1 = 0,modIndex2 = 0,exIndex = 0;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
 8001acc:	2300      	movs	r3, #0
 8001ace:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298

	double __Jx0,__Jx1,__Jx2;	//J(x)
	float Jx0Amp[2]={0,};
 8001ad8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001adc:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	6013      	str	r3, [r2, #0]
 8001ae6:	6053      	str	r3, [r2, #4]
	int Jx0Index[2]={0,};
 8001ae8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001aec:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001af0:	461a      	mov	r2, r3
 8001af2:	2300      	movs	r3, #0
 8001af4:	6013      	str	r3, [r2, #0]
 8001af6:	6053      	str	r3, [r2, #4]
	float Jx1Amp[2]={0,};
 8001af8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001afc:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001b00:	461a      	mov	r2, r3
 8001b02:	2300      	movs	r3, #0
 8001b04:	6013      	str	r3, [r2, #0]
 8001b06:	6053      	str	r3, [r2, #4]
	int Jx1Index[2]={0,};
 8001b08:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b0c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001b10:	461a      	mov	r2, r3
 8001b12:	2300      	movs	r3, #0
 8001b14:	6013      	str	r3, [r2, #0]
 8001b16:	6053      	str	r3, [r2, #4]
	float Jx2Amp[2]={0,};
 8001b18:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b1c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001b20:	461a      	mov	r2, r3
 8001b22:	2300      	movs	r3, #0
 8001b24:	6013      	str	r3, [r2, #0]
 8001b26:	6053      	str	r3, [r2, #4]
	int Jx2Index[2]={0,};
 8001b28:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b2c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001b30:	461a      	mov	r2, r3
 8001b32:	2300      	movs	r3, #0
 8001b34:	6013      	str	r3, [r2, #0]
 8001b36:	6053      	str	r3, [r2, #4]
	volatile int Jx0Flag = 0,Jx1Flag = 0,Jx2Flag = 0;
 8001b38:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b3c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b48:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b54:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
	int bessi0I = 0,bessi1I = 0,bessi2I = 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
 8001b62:	2300      	movs	r3, #0
 8001b64:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
 8001b68:	2300      	movs	r3, #0
 8001b6a:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
	int bessi0Index[10]={0,},bessi1Index[10]={0,},bessi2Index[10]={0,},__bessi = 0;;
 8001b6e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b72:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8001b76:	4618      	mov	r0, r3
 8001b78:	2328      	movs	r3, #40	; 0x28
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	f009 ff71 	bl	800ba64 <memset>
 8001b82:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b86:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	2328      	movs	r3, #40	; 0x28
 8001b8e:	461a      	mov	r2, r3
 8001b90:	2100      	movs	r1, #0
 8001b92:	f009 ff67 	bl	800ba64 <memset>
 8001b96:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b9a:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	2328      	movs	r3, #40	; 0x28
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	f009 ff5d 	bl	800ba64 <memset>
 8001baa:	2300      	movs	r3, #0
 8001bac:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
	float bessi0X[10] = {0,},bessi1X[10] = {0,},bessi2X[10] = {0,};
 8001bb0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001bb4:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 8001bb8:	4618      	mov	r0, r3
 8001bba:	2328      	movs	r3, #40	; 0x28
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	f009 ff50 	bl	800ba64 <memset>
 8001bc4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001bc8:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8001bcc:	4618      	mov	r0, r3
 8001bce:	2328      	movs	r3, #40	; 0x28
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	f009 ff46 	bl	800ba64 <memset>
 8001bd8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001bdc:	f5a3 732e 	sub.w	r3, r3, #696	; 0x2b8
 8001be0:	4618      	mov	r0, r3
 8001be2:	2328      	movs	r3, #40	; 0x28
 8001be4:	461a      	mov	r2, r3
 8001be6:	2100      	movs	r1, #0
 8001be8:	f009 ff3c 	bl	800ba64 <memset>

	ad9959_write_frequency(AD9959_CHANNEL_0,10000000);
 8001bec:	4988      	ldr	r1, [pc, #544]	; (8001e10 <__measureFM+0x394>)
 8001bee:	2010      	movs	r0, #16
 8001bf0:	f003 fa9a 	bl	8005128 <ad9959_write_frequency>
	delay_ms(25);
 8001bf4:	2019      	movs	r0, #25
 8001bf6:	f7ff fae9 	bl	80011cc <delay_ms>
	ADarr_Init();
 8001bfa:	f7ff fa31 	bl	8001060 <ADarr_Init>
	get_AD_Results();
 8001bfe:	f7ff fa4b 	bl	8001098 <get_AD_Results>
	calc_FFT(AD_arr,tSys.fftAmp);
 8001c02:	4984      	ldr	r1, [pc, #528]	; (8001e14 <__measureFM+0x398>)
 8001c04:	4884      	ldr	r0, [pc, #528]	; (8001e18 <__measureFM+0x39c>)
 8001c06:	f7ff f9f7 	bl	8000ff8 <calc_FFT>

	for(int i = 1;i < AD_Size/2;i++){		//
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
 8001c10:	e133      	b.n	8001e7a <__measureFM+0x3fe>
		if(tSys.fftAmp[i] > 38){
 8001c12:	4a82      	ldr	r2, [pc, #520]	; (8001e1c <__measureFM+0x3a0>)
 8001c14:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001c18:	3330      	adds	r3, #48	; 0x30
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	4413      	add	r3, r2
 8001c1e:	3304      	adds	r3, #4
 8001c20:	edd3 7a00 	vldr	s15, [r3]
 8001c24:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8001e20 <__measureFM+0x3a4>
 8001c28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c30:	f340 811e 	ble.w	8001e70 <__measureFM+0x3f4>
			FMampIndex[index] = i;
 8001c34:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001c38:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001c3c:	f8d7 22b4 	ldr.w	r2, [r7, #692]	; 0x2b4
 8001c40:	f8d7 12b0 	ldr.w	r1, [r7, #688]	; 0x2b0
 8001c44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			FMamp[index] = tSys.fftAmp[i];
 8001c48:	4a74      	ldr	r2, [pc, #464]	; (8001e1c <__measureFM+0x3a0>)
 8001c4a:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001c4e:	3330      	adds	r3, #48	; 0x30
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	4413      	add	r3, r2
 8001c54:	3304      	adds	r3, #4
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	f503 732e 	add.w	r3, r3, #696	; 0x2b8
 8001c62:	443b      	add	r3, r7
 8001c64:	3bec      	subs	r3, #236	; 0xec
 8001c66:	601a      	str	r2, [r3, #0]
			index++;
 8001c68:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4

			if(Jx0Flag == 0){
 8001c72:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001c76:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d11f      	bne.n	8001cc0 <__measureFM+0x244>
				Jx0Amp[0] = tSys.fftAmp[i];
 8001c80:	4a66      	ldr	r2, [pc, #408]	; (8001e1c <__measureFM+0x3a0>)
 8001c82:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001c86:	3330      	adds	r3, #48	; 0x30
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	4413      	add	r3, r2
 8001c8c:	3304      	adds	r3, #4
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001c94:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001c98:	601a      	str	r2, [r3, #0]
				Jx0Index[0] = i;
 8001c9a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001c9e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001ca2:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8001ca6:	601a      	str	r2, [r3, #0]
				i += 5;
 8001ca8:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001cac:	3305      	adds	r3, #5
 8001cae:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
				Jx0Flag = 1;
 8001cb2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001cb6:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001cba:	2201      	movs	r2, #1
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	e0d7      	b.n	8001e70 <__measureFM+0x3f4>
			}
			else if(Jx0Flag == 1){
 8001cc0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001cc4:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d125      	bne.n	8001d1a <__measureFM+0x29e>
				Jx0Amp[1] = tSys.fftAmp[i];
 8001cce:	4a53      	ldr	r2, [pc, #332]	; (8001e1c <__measureFM+0x3a0>)
 8001cd0:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001cd4:	3330      	adds	r3, #48	; 0x30
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	4413      	add	r3, r2
 8001cda:	3304      	adds	r3, #4
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ce2:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001ce6:	605a      	str	r2, [r3, #4]
				Jx0Index[1] = i;
 8001ce8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001cec:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001cf0:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8001cf4:	605a      	str	r2, [r3, #4]
				i += 5;
 8001cf6:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001cfa:	3305      	adds	r3, #5
 8001cfc:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
				Jx0Flag = 2;
 8001d00:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d04:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001d08:	2202      	movs	r2, #2
 8001d0a:	601a      	str	r2, [r3, #0]
				Jx1Flag = 1;
 8001d0c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d10:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001d14:	2201      	movs	r2, #1
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	e0aa      	b.n	8001e70 <__measureFM+0x3f4>
			}
			else if(Jx1Flag == 1){
 8001d1a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d1e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d11f      	bne.n	8001d68 <__measureFM+0x2ec>
				Jx1Amp[0] = tSys.fftAmp[i];
 8001d28:	4a3c      	ldr	r2, [pc, #240]	; (8001e1c <__measureFM+0x3a0>)
 8001d2a:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001d2e:	3330      	adds	r3, #48	; 0x30
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	4413      	add	r3, r2
 8001d34:	3304      	adds	r3, #4
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d3c:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001d40:	601a      	str	r2, [r3, #0]
				Jx1Index[0] = i;
 8001d42:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d46:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001d4a:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8001d4e:	601a      	str	r2, [r3, #0]
				i += 5;
 8001d50:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001d54:	3305      	adds	r3, #5
 8001d56:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
				Jx1Flag = 2;
 8001d5a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d5e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001d62:	2202      	movs	r2, #2
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	e083      	b.n	8001e70 <__measureFM+0x3f4>
			}
			else if(Jx1Flag == 2){
 8001d68:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d6c:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d125      	bne.n	8001dc2 <__measureFM+0x346>
				Jx1Amp[1] = tSys.fftAmp[i];
 8001d76:	4a29      	ldr	r2, [pc, #164]	; (8001e1c <__measureFM+0x3a0>)
 8001d78:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001d7c:	3330      	adds	r3, #48	; 0x30
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	4413      	add	r3, r2
 8001d82:	3304      	adds	r3, #4
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d8a:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001d8e:	605a      	str	r2, [r3, #4]
				Jx1Index[1] = i;
 8001d90:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d94:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001d98:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8001d9c:	605a      	str	r2, [r3, #4]
				i+=5;
 8001d9e:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001da2:	3305      	adds	r3, #5
 8001da4:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
				Jx1Flag = 3;
 8001da8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001dac:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001db0:	2203      	movs	r2, #3
 8001db2:	601a      	str	r2, [r3, #0]
				Jx2Flag = 1;
 8001db4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001db8:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	601a      	str	r2, [r3, #0]
 8001dc0:	e056      	b.n	8001e70 <__measureFM+0x3f4>
			}
			else if(Jx2Flag == 1){
 8001dc2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001dc6:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d129      	bne.n	8001e24 <__measureFM+0x3a8>
				Jx2Amp[0] = tSys.fftAmp[i];
 8001dd0:	4a12      	ldr	r2, [pc, #72]	; (8001e1c <__measureFM+0x3a0>)
 8001dd2:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001dd6:	3330      	adds	r3, #48	; 0x30
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	4413      	add	r3, r2
 8001ddc:	3304      	adds	r3, #4
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001de4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001de8:	601a      	str	r2, [r3, #0]
				Jx2Index[0] = i;
 8001dea:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001dee:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001df2:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8001df6:	601a      	str	r2, [r3, #0]
				i += 5;
 8001df8:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001dfc:	3305      	adds	r3, #5
 8001dfe:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
				Jx2Flag = 2;
 8001e02:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001e06:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001e0a:	2202      	movs	r2, #2
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	e02f      	b.n	8001e70 <__measureFM+0x3f4>
 8001e10:	00989680 	.word	0x00989680
 8001e14:	200022cc 	.word	0x200022cc
 8001e18:	200011fc 	.word	0x200011fc
 8001e1c:	20002208 	.word	0x20002208
 8001e20:	42180000 	.word	0x42180000
			}
			else if(Jx2Flag == 2){
 8001e24:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001e28:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d11e      	bne.n	8001e70 <__measureFM+0x3f4>
				Jx2Amp[1] = tSys.fftAmp[i];
 8001e32:	4ad8      	ldr	r2, [pc, #864]	; (8002194 <__measureFM+0x718>)
 8001e34:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001e38:	3330      	adds	r3, #48	; 0x30
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	4413      	add	r3, r2
 8001e3e:	3304      	adds	r3, #4
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001e46:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001e4a:	605a      	str	r2, [r3, #4]
				Jx2Index[1] = i;
 8001e4c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001e50:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001e54:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8001e58:	605a      	str	r2, [r3, #4]
				i+=5;
 8001e5a:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001e5e:	3305      	adds	r3, #5
 8001e60:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
				Jx2Flag = 3;
 8001e64:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001e68:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001e6c:	2203      	movs	r2, #3
 8001e6e:	601a      	str	r2, [r3, #0]
	for(int i = 1;i < AD_Size/2;i++){		//
 8001e70:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001e74:	3301      	adds	r3, #1
 8001e76:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
 8001e7a:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001e7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e82:	f6ff aec6 	blt.w	8001c12 <__measureFM+0x196>
			}

		}
	}
	if(Jx0Amp[0] < tSys.fftAmp[Jx0Index[0] + 1]){
 8001e86:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001e8a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001e8e:	ed93 7a00 	vldr	s14, [r3]
 8001e92:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001e96:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	4abd      	ldr	r2, [pc, #756]	; (8002194 <__measureFM+0x718>)
 8001ea0:	3330      	adds	r3, #48	; 0x30
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	4413      	add	r3, r2
 8001ea6:	3304      	adds	r3, #4
 8001ea8:	edd3 7a00 	vldr	s15, [r3]
 8001eac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb4:	f140 8084 	bpl.w	8001fc0 <__measureFM+0x544>
		Jx0Amp[0] = tSys.fftAmp[Jx0Index[0] + 1];
 8001eb8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ebc:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	4ab3      	ldr	r2, [pc, #716]	; (8002194 <__measureFM+0x718>)
 8001ec6:	3330      	adds	r3, #48	; 0x30
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	4413      	add	r3, r2
 8001ecc:	3304      	adds	r3, #4
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ed4:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001ed8:	601a      	str	r2, [r3, #0]
		Jx0Index[0] +=1;
 8001eda:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ede:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	1c5a      	adds	r2, r3, #1
 8001ee6:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001eea:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001eee:	601a      	str	r2, [r3, #0]
		if(Jx0Amp[0] < tSys.fftAmp[Jx0Index[0] + 1]){
 8001ef0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ef4:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001ef8:	ed93 7a00 	vldr	s14, [r3]
 8001efc:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f00:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	3301      	adds	r3, #1
 8001f08:	4aa2      	ldr	r2, [pc, #648]	; (8002194 <__measureFM+0x718>)
 8001f0a:	3330      	adds	r3, #48	; 0x30
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4413      	add	r3, r2
 8001f10:	3304      	adds	r3, #4
 8001f12:	edd3 7a00 	vldr	s15, [r3]
 8001f16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f1e:	d54f      	bpl.n	8001fc0 <__measureFM+0x544>
			Jx0Amp[0] = tSys.fftAmp[Jx0Index[0] + 1];
 8001f20:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f24:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	4a99      	ldr	r2, [pc, #612]	; (8002194 <__measureFM+0x718>)
 8001f2e:	3330      	adds	r3, #48	; 0x30
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	4413      	add	r3, r2
 8001f34:	3304      	adds	r3, #4
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f3c:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001f40:	601a      	str	r2, [r3, #0]
			Jx0Index[0]+=1;
 8001f42:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f46:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	1c5a      	adds	r2, r3, #1
 8001f4e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f52:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001f56:	601a      	str	r2, [r3, #0]
			if(Jx0Amp[0] < tSys.fftAmp[Jx0Index[0] + 1]){
 8001f58:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f5c:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001f60:	ed93 7a00 	vldr	s14, [r3]
 8001f64:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f68:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	4a88      	ldr	r2, [pc, #544]	; (8002194 <__measureFM+0x718>)
 8001f72:	3330      	adds	r3, #48	; 0x30
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	4413      	add	r3, r2
 8001f78:	3304      	adds	r3, #4
 8001f7a:	edd3 7a00 	vldr	s15, [r3]
 8001f7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f86:	d51b      	bpl.n	8001fc0 <__measureFM+0x544>
					Jx0Amp[0] = tSys.fftAmp[Jx0Index[0] + 1];
 8001f88:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f8c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	3301      	adds	r3, #1
 8001f94:	4a7f      	ldr	r2, [pc, #508]	; (8002194 <__measureFM+0x718>)
 8001f96:	3330      	adds	r3, #48	; 0x30
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	4413      	add	r3, r2
 8001f9c:	3304      	adds	r3, #4
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001fa4:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001fa8:	601a      	str	r2, [r3, #0]
					Jx0Index[0]+=1;
 8001faa:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001fae:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	1c5a      	adds	r2, r3, #1
 8001fb6:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001fba:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001fbe:	601a      	str	r2, [r3, #0]
			}
		}
	}
	if(Jx0Amp[1] < tSys.fftAmp[Jx0Index[1] + 1]){
 8001fc0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001fc4:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001fc8:	ed93 7a01 	vldr	s14, [r3, #4]
 8001fcc:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001fd0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	4a6e      	ldr	r2, [pc, #440]	; (8002194 <__measureFM+0x718>)
 8001fda:	3330      	adds	r3, #48	; 0x30
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	4413      	add	r3, r2
 8001fe0:	3304      	adds	r3, #4
 8001fe2:	edd3 7a00 	vldr	s15, [r3]
 8001fe6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fee:	f140 8084 	bpl.w	80020fa <__measureFM+0x67e>
		Jx0Amp[1] = tSys.fftAmp[Jx0Index[1] + 1];
 8001ff2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ff6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	4a65      	ldr	r2, [pc, #404]	; (8002194 <__measureFM+0x718>)
 8002000:	3330      	adds	r3, #48	; 0x30
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	4413      	add	r3, r2
 8002006:	3304      	adds	r3, #4
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800200e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002012:	605a      	str	r2, [r3, #4]
		Jx0Index[1]+=1;
 8002014:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002018:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	1c5a      	adds	r2, r3, #1
 8002020:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002024:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002028:	605a      	str	r2, [r3, #4]
		if(Jx0Amp[1] < tSys.fftAmp[Jx0Index[1] + 1]){
 800202a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800202e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002032:	ed93 7a01 	vldr	s14, [r3, #4]
 8002036:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800203a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	3301      	adds	r3, #1
 8002042:	4a54      	ldr	r2, [pc, #336]	; (8002194 <__measureFM+0x718>)
 8002044:	3330      	adds	r3, #48	; 0x30
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4413      	add	r3, r2
 800204a:	3304      	adds	r3, #4
 800204c:	edd3 7a00 	vldr	s15, [r3]
 8002050:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002058:	d54f      	bpl.n	80020fa <__measureFM+0x67e>
			Jx0Amp[1] = tSys.fftAmp[Jx0Index[1] + 1];
 800205a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800205e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	3301      	adds	r3, #1
 8002066:	4a4b      	ldr	r2, [pc, #300]	; (8002194 <__measureFM+0x718>)
 8002068:	3330      	adds	r3, #48	; 0x30
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	4413      	add	r3, r2
 800206e:	3304      	adds	r3, #4
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002076:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800207a:	605a      	str	r2, [r3, #4]
			Jx0Index[1]+=1;
 800207c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002080:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	1c5a      	adds	r2, r3, #1
 8002088:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800208c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002090:	605a      	str	r2, [r3, #4]
			if(Jx0Amp[1] < tSys.fftAmp[Jx0Index[1] + 1]){
 8002092:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002096:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800209a:	ed93 7a01 	vldr	s14, [r3, #4]
 800209e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80020a2:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	3301      	adds	r3, #1
 80020aa:	4a3a      	ldr	r2, [pc, #232]	; (8002194 <__measureFM+0x718>)
 80020ac:	3330      	adds	r3, #48	; 0x30
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	4413      	add	r3, r2
 80020b2:	3304      	adds	r3, #4
 80020b4:	edd3 7a00 	vldr	s15, [r3]
 80020b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020c0:	d51b      	bpl.n	80020fa <__measureFM+0x67e>
				Jx0Amp[1] = tSys.fftAmp[Jx0Index[1] + 1];
 80020c2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80020c6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	3301      	adds	r3, #1
 80020ce:	4a31      	ldr	r2, [pc, #196]	; (8002194 <__measureFM+0x718>)
 80020d0:	3330      	adds	r3, #48	; 0x30
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4413      	add	r3, r2
 80020d6:	3304      	adds	r3, #4
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80020de:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80020e2:	605a      	str	r2, [r3, #4]
				Jx0Index[1]+=1;
 80020e4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80020e8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	1c5a      	adds	r2, r3, #1
 80020f0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80020f4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80020f8:	605a      	str	r2, [r3, #4]
			}
		}
	}
	if(Jx1Amp[0] < tSys.fftAmp[Jx1Index[0] + 1]){
 80020fa:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80020fe:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8002102:	ed93 7a00 	vldr	s14, [r3]
 8002106:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800210a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	3301      	adds	r3, #1
 8002112:	4a20      	ldr	r2, [pc, #128]	; (8002194 <__measureFM+0x718>)
 8002114:	3330      	adds	r3, #48	; 0x30
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	4413      	add	r3, r2
 800211a:	3304      	adds	r3, #4
 800211c:	edd3 7a00 	vldr	s15, [r3]
 8002120:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002128:	f140 8087 	bpl.w	800223a <__measureFM+0x7be>
		Jx1Amp[0] = tSys.fftAmp[Jx1Index[0] + 1];
 800212c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002130:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	3301      	adds	r3, #1
 8002138:	4a16      	ldr	r2, [pc, #88]	; (8002194 <__measureFM+0x718>)
 800213a:	3330      	adds	r3, #48	; 0x30
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4413      	add	r3, r2
 8002140:	3304      	adds	r3, #4
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002148:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800214c:	601a      	str	r2, [r3, #0]
		Jx1Index[0]+=1;
 800214e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002152:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	1c5a      	adds	r2, r3, #1
 800215a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800215e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002162:	601a      	str	r2, [r3, #0]
		if(Jx1Amp[0] < tSys.fftAmp[Jx1Index[0] + 1]){
 8002164:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002168:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800216c:	ed93 7a00 	vldr	s14, [r3]
 8002170:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002174:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	3301      	adds	r3, #1
 800217c:	4a05      	ldr	r2, [pc, #20]	; (8002194 <__measureFM+0x718>)
 800217e:	3330      	adds	r3, #48	; 0x30
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	4413      	add	r3, r2
 8002184:	3304      	adds	r3, #4
 8002186:	edd3 7a00 	vldr	s15, [r3]
 800218a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800218e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002192:	e001      	b.n	8002198 <__measureFM+0x71c>
 8002194:	20002208 	.word	0x20002208
 8002198:	d54f      	bpl.n	800223a <__measureFM+0x7be>
			Jx1Amp[0] = tSys.fftAmp[Jx1Index[0] + 1];
 800219a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800219e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	3301      	adds	r3, #1
 80021a6:	4ad7      	ldr	r2, [pc, #860]	; (8002504 <__measureFM+0xa88>)
 80021a8:	3330      	adds	r3, #48	; 0x30
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	4413      	add	r3, r2
 80021ae:	3304      	adds	r3, #4
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80021b6:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80021ba:	601a      	str	r2, [r3, #0]
			Jx1Index[0]+=1;if(Jx1Amp[0] < tSys.fftAmp[Jx1Index[0] + 1]){
 80021bc:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80021c0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	1c5a      	adds	r2, r3, #1
 80021c8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80021cc:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80021d0:	601a      	str	r2, [r3, #0]
 80021d2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80021d6:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80021da:	ed93 7a00 	vldr	s14, [r3]
 80021de:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80021e2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	3301      	adds	r3, #1
 80021ea:	4ac6      	ldr	r2, [pc, #792]	; (8002504 <__measureFM+0xa88>)
 80021ec:	3330      	adds	r3, #48	; 0x30
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	4413      	add	r3, r2
 80021f2:	3304      	adds	r3, #4
 80021f4:	edd3 7a00 	vldr	s15, [r3]
 80021f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002200:	d51b      	bpl.n	800223a <__measureFM+0x7be>
				Jx1Amp[0] = tSys.fftAmp[Jx1Index[0] + 1];
 8002202:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002206:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	3301      	adds	r3, #1
 800220e:	4abd      	ldr	r2, [pc, #756]	; (8002504 <__measureFM+0xa88>)
 8002210:	3330      	adds	r3, #48	; 0x30
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4413      	add	r3, r2
 8002216:	3304      	adds	r3, #4
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800221e:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8002222:	601a      	str	r2, [r3, #0]
				Jx1Index[0]+=1;
 8002224:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002228:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	1c5a      	adds	r2, r3, #1
 8002230:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002234:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002238:	601a      	str	r2, [r3, #0]
			}

		}
	}
	if(Jx1Amp[1] < tSys.fftAmp[Jx1Index[1] + 1]){
 800223a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800223e:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8002242:	ed93 7a01 	vldr	s14, [r3, #4]
 8002246:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800224a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	3301      	adds	r3, #1
 8002252:	4aac      	ldr	r2, [pc, #688]	; (8002504 <__measureFM+0xa88>)
 8002254:	3330      	adds	r3, #48	; 0x30
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	4413      	add	r3, r2
 800225a:	3304      	adds	r3, #4
 800225c:	edd3 7a00 	vldr	s15, [r3]
 8002260:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002268:	f140 8084 	bpl.w	8002374 <__measureFM+0x8f8>
		Jx1Amp[1] = tSys.fftAmp[Jx1Index[1] + 1];
 800226c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002270:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	3301      	adds	r3, #1
 8002278:	4aa2      	ldr	r2, [pc, #648]	; (8002504 <__measureFM+0xa88>)
 800227a:	3330      	adds	r3, #48	; 0x30
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	4413      	add	r3, r2
 8002280:	3304      	adds	r3, #4
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002288:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800228c:	605a      	str	r2, [r3, #4]
		Jx1Index[1]+=1;
 800228e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002292:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	1c5a      	adds	r2, r3, #1
 800229a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800229e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80022a2:	605a      	str	r2, [r3, #4]
		if(Jx1Amp[1] < tSys.fftAmp[Jx1Index[1] + 1]){
 80022a4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80022a8:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80022ac:	ed93 7a01 	vldr	s14, [r3, #4]
 80022b0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80022b4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	3301      	adds	r3, #1
 80022bc:	4a91      	ldr	r2, [pc, #580]	; (8002504 <__measureFM+0xa88>)
 80022be:	3330      	adds	r3, #48	; 0x30
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	4413      	add	r3, r2
 80022c4:	3304      	adds	r3, #4
 80022c6:	edd3 7a00 	vldr	s15, [r3]
 80022ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d2:	d54f      	bpl.n	8002374 <__measureFM+0x8f8>
			Jx1Amp[1] = tSys.fftAmp[Jx1Index[1] + 1];
 80022d4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80022d8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	3301      	adds	r3, #1
 80022e0:	4a88      	ldr	r2, [pc, #544]	; (8002504 <__measureFM+0xa88>)
 80022e2:	3330      	adds	r3, #48	; 0x30
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	4413      	add	r3, r2
 80022e8:	3304      	adds	r3, #4
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80022f0:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80022f4:	605a      	str	r2, [r3, #4]
			Jx1Index[1]+=1;
 80022f6:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80022fa:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	1c5a      	adds	r2, r3, #1
 8002302:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002306:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800230a:	605a      	str	r2, [r3, #4]
			if(Jx1Amp[1] < tSys.fftAmp[Jx1Index[1] + 1]){
 800230c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002310:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8002314:	ed93 7a01 	vldr	s14, [r3, #4]
 8002318:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800231c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	3301      	adds	r3, #1
 8002324:	4a77      	ldr	r2, [pc, #476]	; (8002504 <__measureFM+0xa88>)
 8002326:	3330      	adds	r3, #48	; 0x30
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	4413      	add	r3, r2
 800232c:	3304      	adds	r3, #4
 800232e:	edd3 7a00 	vldr	s15, [r3]
 8002332:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800233a:	d51b      	bpl.n	8002374 <__measureFM+0x8f8>
				Jx1Amp[1] = tSys.fftAmp[Jx1Index[1] + 1];
 800233c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002340:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	3301      	adds	r3, #1
 8002348:	4a6e      	ldr	r2, [pc, #440]	; (8002504 <__measureFM+0xa88>)
 800234a:	3330      	adds	r3, #48	; 0x30
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	4413      	add	r3, r2
 8002350:	3304      	adds	r3, #4
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002358:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800235c:	605a      	str	r2, [r3, #4]
				Jx1Index[1]+=1;
 800235e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002362:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	1c5a      	adds	r2, r3, #1
 800236a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800236e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002372:	605a      	str	r2, [r3, #4]
			}
		}
	}
	if(Jx2Amp[0] < tSys.fftAmp[Jx2Index[0] + 1]){
 8002374:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002378:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800237c:	ed93 7a00 	vldr	s14, [r3]
 8002380:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002384:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	3301      	adds	r3, #1
 800238c:	4a5d      	ldr	r2, [pc, #372]	; (8002504 <__measureFM+0xa88>)
 800238e:	3330      	adds	r3, #48	; 0x30
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	4413      	add	r3, r2
 8002394:	3304      	adds	r3, #4
 8002396:	edd3 7a00 	vldr	s15, [r3]
 800239a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800239e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023a2:	f140 8084 	bpl.w	80024ae <__measureFM+0xa32>
		Jx2Amp[0] = tSys.fftAmp[Jx2Index[0] + 1];
 80023a6:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80023aa:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	3301      	adds	r3, #1
 80023b2:	4a54      	ldr	r2, [pc, #336]	; (8002504 <__measureFM+0xa88>)
 80023b4:	3330      	adds	r3, #48	; 0x30
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	4413      	add	r3, r2
 80023ba:	3304      	adds	r3, #4
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80023c2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80023c6:	601a      	str	r2, [r3, #0]
		Jx2Index[0]+=1;
 80023c8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80023cc:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	1c5a      	adds	r2, r3, #1
 80023d4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80023d8:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80023dc:	601a      	str	r2, [r3, #0]
		if(Jx2Amp[0] < tSys.fftAmp[Jx2Index[0] + 1]){
 80023de:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80023e2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80023e6:	ed93 7a00 	vldr	s14, [r3]
 80023ea:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80023ee:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	3301      	adds	r3, #1
 80023f6:	4a43      	ldr	r2, [pc, #268]	; (8002504 <__measureFM+0xa88>)
 80023f8:	3330      	adds	r3, #48	; 0x30
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	4413      	add	r3, r2
 80023fe:	3304      	adds	r3, #4
 8002400:	edd3 7a00 	vldr	s15, [r3]
 8002404:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800240c:	d54f      	bpl.n	80024ae <__measureFM+0xa32>
			Jx2Amp[0] = tSys.fftAmp[Jx2Index[0] + 1];
 800240e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002412:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	3301      	adds	r3, #1
 800241a:	4a3a      	ldr	r2, [pc, #232]	; (8002504 <__measureFM+0xa88>)
 800241c:	3330      	adds	r3, #48	; 0x30
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	4413      	add	r3, r2
 8002422:	3304      	adds	r3, #4
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800242a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800242e:	601a      	str	r2, [r3, #0]
			Jx2Index[0]+=1;if(Jx2Amp[0] < tSys.fftAmp[Jx2Index[0] + 1]){
 8002430:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002434:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	1c5a      	adds	r2, r3, #1
 800243c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002440:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800244a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800244e:	ed93 7a00 	vldr	s14, [r3]
 8002452:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002456:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	3301      	adds	r3, #1
 800245e:	4a29      	ldr	r2, [pc, #164]	; (8002504 <__measureFM+0xa88>)
 8002460:	3330      	adds	r3, #48	; 0x30
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	4413      	add	r3, r2
 8002466:	3304      	adds	r3, #4
 8002468:	edd3 7a00 	vldr	s15, [r3]
 800246c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002474:	d51b      	bpl.n	80024ae <__measureFM+0xa32>
				Jx2Amp[0] = tSys.fftAmp[Jx2Index[0] + 1];
 8002476:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800247a:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	3301      	adds	r3, #1
 8002482:	4a20      	ldr	r2, [pc, #128]	; (8002504 <__measureFM+0xa88>)
 8002484:	3330      	adds	r3, #48	; 0x30
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	4413      	add	r3, r2
 800248a:	3304      	adds	r3, #4
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002492:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002496:	601a      	str	r2, [r3, #0]
				Jx2Index[0]+=1;
 8002498:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800249c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	1c5a      	adds	r2, r3, #1
 80024a4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80024a8:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80024ac:	601a      	str	r2, [r3, #0]
			}
		}
	}
	if(Jx2Amp[1] < tSys.fftAmp[Jx2Index[1] + 1]){
 80024ae:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80024b2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80024b6:	ed93 7a01 	vldr	s14, [r3, #4]
 80024ba:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80024be:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	3301      	adds	r3, #1
 80024c6:	4a0f      	ldr	r2, [pc, #60]	; (8002504 <__measureFM+0xa88>)
 80024c8:	3330      	adds	r3, #48	; 0x30
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	4413      	add	r3, r2
 80024ce:	3304      	adds	r3, #4
 80024d0:	edd3 7a00 	vldr	s15, [r3]
 80024d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024dc:	f140 8088 	bpl.w	80025f0 <__measureFM+0xb74>
		Jx2Amp[1] = tSys.fftAmp[Jx2Index[1] + 1];
 80024e0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80024e4:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	3301      	adds	r3, #1
 80024ec:	4a05      	ldr	r2, [pc, #20]	; (8002504 <__measureFM+0xa88>)
 80024ee:	3330      	adds	r3, #48	; 0x30
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	4413      	add	r3, r2
 80024f4:	3304      	adds	r3, #4
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80024fc:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002500:	e002      	b.n	8002508 <__measureFM+0xa8c>
 8002502:	bf00      	nop
 8002504:	20002208 	.word	0x20002208
 8002508:	605a      	str	r2, [r3, #4]
		Jx2Index[1]+=1;
 800250a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800250e:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	1c5a      	adds	r2, r3, #1
 8002516:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800251a:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800251e:	605a      	str	r2, [r3, #4]
		if(Jx2Amp[1] < tSys.fftAmp[Jx2Index[1] + 1]){
 8002520:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002524:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002528:	ed93 7a01 	vldr	s14, [r3, #4]
 800252c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002530:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	3301      	adds	r3, #1
 8002538:	4aba      	ldr	r2, [pc, #744]	; (8002824 <__measureFM+0xda8>)
 800253a:	3330      	adds	r3, #48	; 0x30
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	4413      	add	r3, r2
 8002540:	3304      	adds	r3, #4
 8002542:	edd3 7a00 	vldr	s15, [r3]
 8002546:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800254a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254e:	d54f      	bpl.n	80025f0 <__measureFM+0xb74>
			Jx2Amp[1] = tSys.fftAmp[Jx2Index[1] + 1];
 8002550:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002554:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	3301      	adds	r3, #1
 800255c:	4ab1      	ldr	r2, [pc, #708]	; (8002824 <__measureFM+0xda8>)
 800255e:	3330      	adds	r3, #48	; 0x30
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	3304      	adds	r3, #4
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800256c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002570:	605a      	str	r2, [r3, #4]
			Jx2Index[1]+=1;
 8002572:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002576:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	1c5a      	adds	r2, r3, #1
 800257e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002582:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002586:	605a      	str	r2, [r3, #4]
			if(Jx2Amp[1] < tSys.fftAmp[Jx2Index[1] + 1]){
 8002588:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800258c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002590:	ed93 7a01 	vldr	s14, [r3, #4]
 8002594:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002598:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	3301      	adds	r3, #1
 80025a0:	4aa0      	ldr	r2, [pc, #640]	; (8002824 <__measureFM+0xda8>)
 80025a2:	3330      	adds	r3, #48	; 0x30
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	4413      	add	r3, r2
 80025a8:	3304      	adds	r3, #4
 80025aa:	edd3 7a00 	vldr	s15, [r3]
 80025ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b6:	d51b      	bpl.n	80025f0 <__measureFM+0xb74>
				Jx2Amp[1] = tSys.fftAmp[Jx2Index[1] + 1];
 80025b8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80025bc:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	3301      	adds	r3, #1
 80025c4:	4a97      	ldr	r2, [pc, #604]	; (8002824 <__measureFM+0xda8>)
 80025c6:	3330      	adds	r3, #48	; 0x30
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	4413      	add	r3, r2
 80025cc:	3304      	adds	r3, #4
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80025d4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80025d8:	605a      	str	r2, [r3, #4]
				Jx2Index[1]+=1;
 80025da:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80025de:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	1c5a      	adds	r2, r3, #1
 80025e6:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80025ea:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80025ee:	605a      	str	r2, [r3, #4]
			}
		}
	}

	if(fabs(Jx0Amp[0] - Jx0Amp[1])<=30){
 80025f0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80025f4:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80025f8:	ed93 7a00 	vldr	s14, [r3]
 80025fc:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002600:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002604:	edd3 7a01 	vldr	s15, [r3, #4]
 8002608:	ee77 7a67 	vsub.f32	s15, s14, s15
 800260c:	eef0 7ae7 	vabs.f32	s15, s15
 8002610:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002614:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800261c:	f200 810a 	bhi.w	8002834 <__measureFM+0xdb8>
		if(fabs(Jx0Index[0] - Jx0Index[1]) < 20){
 8002620:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002624:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800262e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	4618      	mov	r0, r3
 8002638:	f7fd ff74 	bl	8000524 <__aeabi_i2d>
 800263c:	4602      	mov	r2, r0
 800263e:	460b      	mov	r3, r1
 8002640:	4692      	mov	sl, r2
 8002642:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8002646:	f04f 0200 	mov.w	r2, #0
 800264a:	4b77      	ldr	r3, [pc, #476]	; (8002828 <__measureFM+0xdac>)
 800264c:	4650      	mov	r0, sl
 800264e:	4659      	mov	r1, fp
 8002650:	f7fe fa44 	bl	8000adc <__aeabi_dcmplt>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	f000 81c5 	beq.w	80029e6 <__measureFM+0xf6a>
			tSys.FMfre = (Jx0Index[0] + Jx0Index[1]) / 2 * tSys.Fs / AD_Size;		//FM
 800265c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002660:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800266a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	4413      	add	r3, r2
 8002672:	0fda      	lsrs	r2, r3, #31
 8002674:	4413      	add	r3, r2
 8002676:	105b      	asrs	r3, r3, #1
 8002678:	ee07 3a90 	vmov	s15, r3
 800267c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002680:	4b68      	ldr	r3, [pc, #416]	; (8002824 <__measureFM+0xda8>)
 8002682:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 8002686:	ee27 7a27 	vmul.f32	s14, s14, s15
 800268a:	eddf 6a68 	vldr	s13, [pc, #416]	; 800282c <__measureFM+0xdb0>
 800268e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002692:	4b64      	ldr	r3, [pc, #400]	; (8002824 <__measureFM+0xda8>)
 8002694:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002698:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
			__Jx0 = (Jx0Amp[0] + Jx0Amp[1]) / 2 / 5 /100;
 800269c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80026a0:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80026a4:	ed93 7a00 	vldr	s14, [r3]
 80026a8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80026ac:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80026b0:	edd3 7a01 	vldr	s15, [r3, #4]
 80026b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026b8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80026bc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80026c0:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80026c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026c8:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8002830 <__measureFM+0xdb4>
 80026cc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80026d0:	ee16 0a90 	vmov	r0, s13
 80026d4:	f7fd ff38 	bl	8000548 <__aeabi_f2d>
 80026d8:	4602      	mov	r2, r0
 80026da:	460b      	mov	r3, r1
 80026dc:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
			if(fabs(Jx1Amp[1] - Jx1Amp[0])<=20){
 80026e0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80026e4:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80026e8:	ed93 7a01 	vldr	s14, [r3, #4]
 80026ec:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80026f0:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80026f4:	edd3 7a00 	vldr	s15, [r3]
 80026f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026fc:	eef0 7ae7 	vabs.f32	s15, s15
 8002700:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002704:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800270c:	d85c      	bhi.n	80027c8 <__measureFM+0xd4c>
				__Jx1 = (Jx1Amp[0] + Jx1Amp[1]) / 2 / 5 /100;
 800270e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002712:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8002716:	ed93 7a00 	vldr	s14, [r3]
 800271a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800271e:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8002722:	edd3 7a01 	vldr	s15, [r3, #4]
 8002726:	ee77 7a27 	vadd.f32	s15, s14, s15
 800272a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800272e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002732:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002736:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800273a:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8002830 <__measureFM+0xdb4>
 800273e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002742:	ee16 0a90 	vmov	r0, s13
 8002746:	f7fd feff 	bl	8000548 <__aeabi_f2d>
 800274a:	4602      	mov	r2, r0
 800274c:	460b      	mov	r3, r1
 800274e:	e9c7 239e 	strd	r2, r3, [r7, #632]	; 0x278
				if(fabs(Jx2Amp[1]-  Jx2Amp[0])<=20){
 8002752:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002756:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800275a:	ed93 7a01 	vldr	s14, [r3, #4]
 800275e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002762:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002766:	edd3 7a00 	vldr	s15, [r3]
 800276a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800276e:	eef0 7ae7 	vabs.f32	s15, s15
 8002772:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002776:	eef4 7ac7 	vcmpe.f32	s15, s14
 800277a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800277e:	f200 8132 	bhi.w	80029e6 <__measureFM+0xf6a>
					__Jx2 = (Jx2Amp[0] + Jx2Amp[1]) / 2 / 5 /100;
 8002782:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002786:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800278a:	ed93 7a00 	vldr	s14, [r3]
 800278e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002792:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002796:	edd3 7a01 	vldr	s15, [r3, #4]
 800279a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800279e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80027a2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80027a6:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80027aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027ae:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002830 <__measureFM+0xdb4>
 80027b2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80027b6:	ee16 0a90 	vmov	r0, s13
 80027ba:	f7fd fec5 	bl	8000548 <__aeabi_f2d>
 80027be:	4602      	mov	r2, r0
 80027c0:	460b      	mov	r3, r1
 80027c2:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
 80027c6:	e10e      	b.n	80029e6 <__measureFM+0xf6a>
				}
			}
			else{
				__Jx1 = Jx1Amp[0] / 5 / 100;
 80027c8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80027cc:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80027d0:	ed93 7a00 	vldr	s14, [r3]
 80027d4:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80027d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027dc:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002830 <__measureFM+0xdb4>
 80027e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80027e4:	ee16 0a90 	vmov	r0, s13
 80027e8:	f7fd feae 	bl	8000548 <__aeabi_f2d>
 80027ec:	4602      	mov	r2, r0
 80027ee:	460b      	mov	r3, r1
 80027f0:	e9c7 239e 	strd	r2, r3, [r7, #632]	; 0x278
				__Jx2 = Jx2Amp[0] / 5 / 100;
 80027f4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80027f8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80027fc:	ed93 7a00 	vldr	s14, [r3]
 8002800:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002804:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002808:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8002830 <__measureFM+0xdb4>
 800280c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002810:	ee16 0a90 	vmov	r0, s13
 8002814:	f7fd fe98 	bl	8000548 <__aeabi_f2d>
 8002818:	4602      	mov	r2, r0
 800281a:	460b      	mov	r3, r1
 800281c:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
 8002820:	e0e1      	b.n	80029e6 <__measureFM+0xf6a>
 8002822:	bf00      	nop
 8002824:	20002208 	.word	0x20002208
 8002828:	40340000 	.word	0x40340000
 800282c:	44800000 	.word	0x44800000
 8002830:	42c80000 	.word	0x42c80000

			}
		}
	}
	else if(fabs(Jx0Amp[0] - Jx0Amp[1])>30&&fabs(Jx0Amp[1] - Jx1Amp[0])<=30){
 8002834:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002838:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800283c:	ed93 7a00 	vldr	s14, [r3]
 8002840:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002844:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002848:	edd3 7a01 	vldr	s15, [r3, #4]
 800284c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002850:	eef0 7ae7 	vabs.f32	s15, s15
 8002854:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002858:	eef4 7ac7 	vcmpe.f32	s15, s14
 800285c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002860:	f340 80c1 	ble.w	80029e6 <__measureFM+0xf6a>
 8002864:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002868:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800286c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002870:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002874:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8002878:	edd3 7a00 	vldr	s15, [r3]
 800287c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002880:	eef0 7ae7 	vabs.f32	s15, s15
 8002884:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002888:	eef4 7ac7 	vcmpe.f32	s15, s14
 800288c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002890:	f200 80a9 	bhi.w	80029e6 <__measureFM+0xf6a>
		if(fabs(Jx0Index[0] - Jx0Index[1]) > fabs(Jx0Index[1] - Jx1Index[0])){
 8002894:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002898:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80028a2:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7fd fe3a 	bl	8000524 <__aeabi_i2d>
 80028b0:	4602      	mov	r2, r0
 80028b2:	460b      	mov	r3, r1
 80028b4:	4614      	mov	r4, r2
 80028b6:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80028ba:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80028be:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80028c8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7fd fe27 	bl	8000524 <__aeabi_i2d>
 80028d6:	4602      	mov	r2, r0
 80028d8:	460b      	mov	r3, r1
 80028da:	4690      	mov	r8, r2
 80028dc:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 80028e0:	4642      	mov	r2, r8
 80028e2:	464b      	mov	r3, r9
 80028e4:	4620      	mov	r0, r4
 80028e6:	4629      	mov	r1, r5
 80028e8:	f7fe f916 	bl	8000b18 <__aeabi_dcmpgt>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d079      	beq.n	80029e6 <__measureFM+0xf6a>
			tSys.FMfre = (Jx0Index[1] + Jx1Index[0]) / 2 * tSys.Fs / AD_Size;		//FM
 80028f2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80028f6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80028fa:	685a      	ldr	r2, [r3, #4]
 80028fc:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002900:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4413      	add	r3, r2
 8002908:	0fda      	lsrs	r2, r3, #31
 800290a:	4413      	add	r3, r2
 800290c:	105b      	asrs	r3, r3, #1
 800290e:	ee07 3a90 	vmov	s15, r3
 8002912:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002916:	4b78      	ldr	r3, [pc, #480]	; (8002af8 <__measureFM+0x107c>)
 8002918:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 800291c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002920:	eddf 6a76 	vldr	s13, [pc, #472]	; 8002afc <__measureFM+0x1080>
 8002924:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002928:	4b73      	ldr	r3, [pc, #460]	; (8002af8 <__measureFM+0x107c>)
 800292a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800292e:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
			__Jx0 = Jx0Amp[0] / 5 / 100;
 8002932:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002936:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800293a:	ed93 7a00 	vldr	s14, [r3]
 800293e:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002942:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002946:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8002b00 <__measureFM+0x1084>
 800294a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800294e:	ee16 0a90 	vmov	r0, s13
 8002952:	f7fd fdf9 	bl	8000548 <__aeabi_f2d>
 8002956:	4602      	mov	r2, r0
 8002958:	460b      	mov	r3, r1
 800295a:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
			__Jx1 = (Jx0Amp[1]+Jx1Amp[0]) / 2 / 5 / 100;
 800295e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002962:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002966:	ed93 7a01 	vldr	s14, [r3, #4]
 800296a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800296e:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8002972:	edd3 7a00 	vldr	s15, [r3]
 8002976:	ee77 7a27 	vadd.f32	s15, s14, s15
 800297a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800297e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002982:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002986:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800298a:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8002b00 <__measureFM+0x1084>
 800298e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002992:	ee16 0a90 	vmov	r0, s13
 8002996:	f7fd fdd7 	bl	8000548 <__aeabi_f2d>
 800299a:	4602      	mov	r2, r0
 800299c:	460b      	mov	r3, r1
 800299e:	e9c7 239e 	strd	r2, r3, [r7, #632]	; 0x278
			__Jx2 = (Jx1Amp[1]+Jx2Amp[0]) / 2 / 5 / 100;
 80029a2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80029a6:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80029aa:	ed93 7a01 	vldr	s14, [r3, #4]
 80029ae:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80029b2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80029b6:	edd3 7a00 	vldr	s15, [r3]
 80029ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029be:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80029c2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80029c6:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80029ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029ce:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8002b00 <__measureFM+0x1084>
 80029d2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80029d6:	ee16 0a90 	vmov	r0, s13
 80029da:	f7fd fdb5 	bl	8000548 <__aeabi_f2d>
 80029de:	4602      	mov	r2, r0
 80029e0:	460b      	mov	r3, r1
 80029e2:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
//
//		if(tick0 == 6) {flag0 = 0;tick0 = 0;}
//		if(tick1 == 6) {flag1 = 0;tick1 = 0;}
//		if(tick2 == 6) {flag2 = 0;tick2 = 0;}
//	}
	get_IC();
 80029e6:	f7fe fb79 	bl	80010dc <get_IC>
	float tempK = (tSys.FMfre/1000.f - 3.0f)*53;
 80029ea:	4b43      	ldr	r3, [pc, #268]	; (8002af8 <__measureFM+0x107c>)
 80029ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029f0:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 80029f4:	eddf 6a43 	vldr	s13, [pc, #268]	; 8002b04 <__measureFM+0x1088>
 80029f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029fc:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8002a00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002a04:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8002b08 <__measureFM+0x108c>
 8002a08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a0c:	edc7 7a9b 	vstr	s15, [r7, #620]	; 0x26c
	tSys.mf = tSys.mfNum / (200 + tempK);
 8002a10:	4b39      	ldr	r3, [pc, #228]	; (8002af8 <__measureFM+0x107c>)
 8002a12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a16:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 8002a1a:	edd7 7a9b 	vldr	s15, [r7, #620]	; 0x26c
 8002a1e:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002b0c <__measureFM+0x1090>
 8002a22:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002a26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a2a:	4b33      	ldr	r3, [pc, #204]	; (8002af8 <__measureFM+0x107c>)
 8002a2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a30:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
	tSys.maxFreDev = tSys.mf * tSys.FMfre/1000.f;
 8002a34:	4b30      	ldr	r3, [pc, #192]	; (8002af8 <__measureFM+0x107c>)
 8002a36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a3a:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002a3e:	4b2e      	ldr	r3, [pc, #184]	; (8002af8 <__measureFM+0x107c>)
 8002a40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a44:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8002a48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a4c:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8002b04 <__measureFM+0x1088>
 8002a50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a54:	4b28      	ldr	r3, [pc, #160]	; (8002af8 <__measureFM+0x107c>)
 8002a56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a5a:	edc3 7a3a 	vstr	s15, [r3, #232]	; 0xe8

	delay_ms(200);
 8002a5e:	20c8      	movs	r0, #200	; 0xc8
 8002a60:	f7fe fbb4 	bl	80011cc <delay_ms>
	//mf
    SetTFTText(0,7,"FM");
 8002a64:	4a2a      	ldr	r2, [pc, #168]	; (8002b10 <__measureFM+0x1094>)
 8002a66:	2107      	movs	r1, #7
 8002a68:	2000      	movs	r0, #0
 8002a6a:	f007 faa7 	bl	8009fbc <SetTFTText>
    SetTextValueFloat(0,8,tSys.mf);
 8002a6e:	4b22      	ldr	r3, [pc, #136]	; (8002af8 <__measureFM+0x107c>)
 8002a70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a74:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002a78:	eeb0 0a67 	vmov.f32	s0, s15
 8002a7c:	2108      	movs	r1, #8
 8002a7e:	2000      	movs	r0, #0
 8002a80:	f007 fabe 	bl	800a000 <SetTextValueFloat>
    SetTextValueFloat(0,9,tSys.FMfre/1000.f);
 8002a84:	4b1c      	ldr	r3, [pc, #112]	; (8002af8 <__measureFM+0x107c>)
 8002a86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a8a:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8002a8e:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8002b04 <__measureFM+0x1088>
 8002a92:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002a96:	eeb0 0a47 	vmov.f32	s0, s14
 8002a9a:	2109      	movs	r1, #9
 8002a9c:	2000      	movs	r0, #0
 8002a9e:	f007 faaf 	bl	800a000 <SetTextValueFloat>
    SetTextValueFloat(0,10,10);
 8002aa2:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8002aa6:	210a      	movs	r1, #10
 8002aa8:	2000      	movs	r0, #0
 8002aaa:	f007 faa9 	bl	800a000 <SetTextValueFloat>
    SetTextValueFloat(0,13,tSys.maxFreDev);
 8002aae:	4b12      	ldr	r3, [pc, #72]	; (8002af8 <__measureFM+0x107c>)
 8002ab0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ab4:	edd3 7a3a 	vldr	s15, [r3, #232]	; 0xe8
 8002ab8:	eeb0 0a67 	vmov.f32	s0, s15
 8002abc:	210d      	movs	r1, #13
 8002abe:	2000      	movs	r0, #0
 8002ac0:	f007 fa9e 	bl	800a000 <SetTextValueFloat>

    ad9959_write_frequency(AD9959_CHANNEL_3, tSys.FMfre);
 8002ac4:	4b0c      	ldr	r3, [pc, #48]	; (8002af8 <__measureFM+0x107c>)
 8002ac6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002aca:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8002ace:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ad2:	ee17 1a90 	vmov	r1, s15
 8002ad6:	2080      	movs	r0, #128	; 0x80
 8002ad8:	f002 fb26 	bl	8005128 <ad9959_write_frequency>
    ad9959_write_phase(AD9959_CHANNEL_3, 0);
 8002adc:	2100      	movs	r1, #0
 8002ade:	2080      	movs	r0, #128	; 0x80
 8002ae0:	f002 fafa 	bl	80050d8 <ad9959_write_phase>
    ad9959_write_amplitude(AD9959_CHANNEL_3, 184);
 8002ae4:	21b8      	movs	r1, #184	; 0xb8
 8002ae6:	2080      	movs	r0, #128	; 0x80
 8002ae8:	f002 fb5e 	bl	80051a8 <ad9959_write_amplitude>
}
 8002aec:	bf00      	nop
 8002aee:	f507 772e 	add.w	r7, r7, #696	; 0x2b8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002af8:	20002208 	.word	0x20002208
 8002afc:	44800000 	.word	0x44800000
 8002b00:	42c80000 	.word	0x42c80000
 8002b04:	447a0000 	.word	0x447a0000
 8002b08:	42540000 	.word	0x42540000
 8002b0c:	43480000 	.word	0x43480000
 8002b10:	08010468 	.word	0x08010468

08002b14 <detectForFre>:


/*  */
uint32_t detectForFre(void){
 8002b14:	b580      	push	{r7, lr}
 8002b16:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0

	float fftTemp[AD_Size] = {0,};
 8002b1e:	f107 0310 	add.w	r3, r7, #16
 8002b22:	3b0c      	subs	r3, #12
 8002b24:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b28:	2100      	movs	r1, #0
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f008 ff9a 	bl	800ba64 <memset>

	for(int i = 0;i < tSys.frePointNum;i++){
 8002b30:	2300      	movs	r3, #0
 8002b32:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002b36:	f102 020c 	add.w	r2, r2, #12
 8002b3a:	6013      	str	r3, [r2, #0]
 8002b3c:	e082      	b.n	8002c44 <detectForFre+0x130>

		float totalAmp = 0;
 8002b3e:	f04f 0300 	mov.w	r3, #0
 8002b42:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002b46:	f102 0208 	add.w	r2, r2, #8
 8002b4a:	6013      	str	r3, [r2, #0]

		ad9959_write_frequency(AD9959_CHANNEL_0,tSys.carrierFre + i * tSys.freStep);
 8002b4c:	4b46      	ldr	r3, [pc, #280]	; (8002c68 <detectForFre+0x154>)
 8002b4e:	685a      	ldr	r2, [r3, #4]
 8002b50:	4b45      	ldr	r3, [pc, #276]	; (8002c68 <detectForFre+0x154>)
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8002b58:	f101 010c 	add.w	r1, r1, #12
 8002b5c:	6809      	ldr	r1, [r1, #0]
 8002b5e:	fb01 f303 	mul.w	r3, r1, r3
 8002b62:	4413      	add	r3, r2
 8002b64:	4619      	mov	r1, r3
 8002b66:	2010      	movs	r0, #16
 8002b68:	f002 fade 	bl	8005128 <ad9959_write_frequency>
		HAL_Delay(50);
 8002b6c:	2032      	movs	r0, #50	; 0x32
 8002b6e:	f002 fd99 	bl	80056a4 <HAL_Delay>
		get_AD_Results();		//
 8002b72:	f7fe fa91 	bl	8001098 <get_AD_Results>
		calc_FFT(AD_arr,fftTemp);
 8002b76:	f107 0310 	add.w	r3, r7, #16
 8002b7a:	3b0c      	subs	r3, #12
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	483b      	ldr	r0, [pc, #236]	; (8002c6c <detectForFre+0x158>)
 8002b80:	f7fe fa3a 	bl	8000ff8 <calc_FFT>

		for(int j = 1;j <= 10;j++){
 8002b84:	2301      	movs	r3, #1
 8002b86:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002b8a:	f102 0204 	add.w	r2, r2, #4
 8002b8e:	6013      	str	r3, [r2, #0]
 8002b90:	e025      	b.n	8002bde <detectForFre+0xca>
			totalAmp += fftTemp[j];
 8002b92:	f107 0310 	add.w	r3, r7, #16
 8002b96:	461a      	mov	r2, r3
 8002b98:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002b9c:	f103 0304 	add.w	r3, r3, #4
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	4413      	add	r3, r2
 8002ba6:	3b0c      	subs	r3, #12
 8002ba8:	edd3 7a00 	vldr	s15, [r3]
 8002bac:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002bb0:	f103 0308 	add.w	r3, r3, #8
 8002bb4:	ed93 7a00 	vldr	s14, [r3]
 8002bb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bbc:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002bc0:	f103 0308 	add.w	r3, r3, #8
 8002bc4:	edc3 7a00 	vstr	s15, [r3]
		for(int j = 1;j <= 10;j++){
 8002bc8:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002bcc:	f103 0304 	add.w	r3, r3, #4
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002bd8:	f102 0204 	add.w	r2, r2, #4
 8002bdc:	6013      	str	r3, [r2, #0]
 8002bde:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002be2:	f103 0304 	add.w	r3, r3, #4
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2b0a      	cmp	r3, #10
 8002bea:	ddd2      	ble.n	8002b92 <detectForFre+0x7e>
//			{
//				tSys.curCarrFre = tSys.carrierFre + i * tSys.freStep;
//				return tSys.curCarrFre;		//
//			}
//		}
		if(totalAmp < 10){		//
 8002bec:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002bf0:	f103 0308 	add.w	r3, r3, #8
 8002bf4:	edd3 7a00 	vldr	s15, [r3]
 8002bf8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002bfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c04:	d50b      	bpl.n	8002c1e <detectForFre+0x10a>
	for(int i = 0;i < tSys.frePointNum;i++){
 8002c06:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002c0a:	f103 030c 	add.w	r3, r3, #12
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	3301      	adds	r3, #1
 8002c12:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002c16:	f102 020c 	add.w	r2, r2, #12
 8002c1a:	6013      	str	r3, [r2, #0]
 8002c1c:	e012      	b.n	8002c44 <detectForFre+0x130>
			continue;
		}
		else{
			tSys.curCarrFre = tSys.carrierFre + i * tSys.freStep;
 8002c1e:	4b12      	ldr	r3, [pc, #72]	; (8002c68 <detectForFre+0x154>)
 8002c20:	685a      	ldr	r2, [r3, #4]
 8002c22:	4b11      	ldr	r3, [pc, #68]	; (8002c68 <detectForFre+0x154>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8002c2a:	f101 010c 	add.w	r1, r1, #12
 8002c2e:	6809      	ldr	r1, [r1, #0]
 8002c30:	fb01 f303 	mul.w	r3, r1, r3
 8002c34:	4413      	add	r3, r2
 8002c36:	4a0c      	ldr	r2, [pc, #48]	; (8002c68 <detectForFre+0x154>)
 8002c38:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
			return tSys.curCarrFre;		//
 8002c3c:	4b0a      	ldr	r3, [pc, #40]	; (8002c68 <detectForFre+0x154>)
 8002c3e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002c42:	e00a      	b.n	8002c5a <detectForFre+0x146>
	for(int i = 0;i < tSys.frePointNum;i++){
 8002c44:	4b08      	ldr	r3, [pc, #32]	; (8002c68 <detectForFre+0x154>)
 8002c46:	68da      	ldr	r2, [r3, #12]
 8002c48:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002c4c:	f103 030c 	add.w	r3, r3, #12
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	f63f af73 	bhi.w	8002b3e <detectForFre+0x2a>
		}
	}
	return 0;
 8002c58:	2300      	movs	r3, #0

}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f507 5780 	add.w	r7, r7, #4096	; 0x1000
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	20002208 	.word	0x20002208
 8002c6c:	200011fc 	.word	0x200011fc

08002c70 <idenModuType>:

/*  */
moduType_E idenModuType(void){
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b094      	sub	sp, #80	; 0x50
 8002c74:	af00      	add	r7, sp, #0

	volatile int recordFlag = 0;
 8002c76:	2300      	movs	r3, #0
 8002c78:	63fb      	str	r3, [r7, #60]	; 0x3c
	volatile float _1Vol = 0,_2Vol=0,_3Vol=0,_4Vol=0,_5Vol=0,_6Vol=0,_7Vol=0;
 8002c7a:	f04f 0300 	mov.w	r3, #0
 8002c7e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c80:	f04f 0300 	mov.w	r3, #0
 8002c84:	637b      	str	r3, [r7, #52]	; 0x34
 8002c86:	f04f 0300 	mov.w	r3, #0
 8002c8a:	633b      	str	r3, [r7, #48]	; 0x30
 8002c8c:	f04f 0300 	mov.w	r3, #0
 8002c90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c92:	f04f 0300 	mov.w	r3, #0
 8002c96:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c98:	f04f 0300 	mov.w	r3, #0
 8002c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c9e:	f04f 0300 	mov.w	r3, #0
 8002ca2:	623b      	str	r3, [r7, #32]
	volatile int _1F=0,_2F=0,_3F=0,_4F=0,_5F=0,_6F=0,_7F=0;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	61fb      	str	r3, [r7, #28]
 8002ca8:	2300      	movs	r3, #0
 8002caa:	61bb      	str	r3, [r7, #24]
 8002cac:	2300      	movs	r3, #0
 8002cae:	617b      	str	r3, [r7, #20]
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	613b      	str	r3, [r7, #16]
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	60fb      	str	r3, [r7, #12]
 8002cb8:	2300      	movs	r3, #0
 8002cba:	60bb      	str	r3, [r7, #8]
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	607b      	str	r3, [r7, #4]

	if(detectForFre() == 0){	//
 8002cc0:	f7ff ff28 	bl	8002b14 <detectForFre>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d11b      	bne.n	8002d02 <idenModuType+0x92>
	    SetTFTText(0,7,"");
 8002cca:	4a7f      	ldr	r2, [pc, #508]	; (8002ec8 <idenModuType+0x258>)
 8002ccc:	2107      	movs	r1, #7
 8002cce:	2000      	movs	r0, #0
 8002cd0:	f007 f974 	bl	8009fbc <SetTFTText>
	    SetTFTText(0,8," ");
 8002cd4:	4a7d      	ldr	r2, [pc, #500]	; (8002ecc <idenModuType+0x25c>)
 8002cd6:	2108      	movs	r1, #8
 8002cd8:	2000      	movs	r0, #0
 8002cda:	f007 f96f 	bl	8009fbc <SetTFTText>
	    SetTFTText(0,9," ");
 8002cde:	4a7b      	ldr	r2, [pc, #492]	; (8002ecc <idenModuType+0x25c>)
 8002ce0:	2109      	movs	r1, #9
 8002ce2:	2000      	movs	r0, #0
 8002ce4:	f007 f96a 	bl	8009fbc <SetTFTText>
	    SetTFTText(0,10," ");
 8002ce8:	4a78      	ldr	r2, [pc, #480]	; (8002ecc <idenModuType+0x25c>)
 8002cea:	210a      	movs	r1, #10
 8002cec:	2000      	movs	r0, #0
 8002cee:	f007 f965 	bl	8009fbc <SetTFTText>
	    SetTFTText(0,13," ");
 8002cf2:	4a76      	ldr	r2, [pc, #472]	; (8002ecc <idenModuType+0x25c>)
 8002cf4:	210d      	movs	r1, #13
 8002cf6:	2000      	movs	r0, #0
 8002cf8:	f007 f960 	bl	8009fbc <SetTFTText>
		return No;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	f000 bfab 	b.w	8003c58 <idenModuType+0xfe8>
	}
	else{		//AMFM
		ad9959_write_frequency(AD9959_CHANNEL_0,tSys.curCarrFre);
 8002d02:	4b73      	ldr	r3, [pc, #460]	; (8002ed0 <idenModuType+0x260>)
 8002d04:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002d08:	4619      	mov	r1, r3
 8002d0a:	2010      	movs	r0, #16
 8002d0c:	f002 fa0c 	bl	8005128 <ad9959_write_frequency>
		HAL_Delay(50);
 8002d10:	2032      	movs	r0, #50	; 0x32
 8002d12:	f002 fcc7 	bl	80056a4 <HAL_Delay>
		get_AD_Results();
 8002d16:	f7fe f9bf 	bl	8001098 <get_AD_Results>
		calc_FFT(AD_arr,tSys.fftAmp);
 8002d1a:	496e      	ldr	r1, [pc, #440]	; (8002ed4 <idenModuType+0x264>)
 8002d1c:	486e      	ldr	r0, [pc, #440]	; (8002ed8 <idenModuType+0x268>)
 8002d1e:	f7fe f96b 	bl	8000ff8 <calc_FFT>

		for(int i = 1;i < AD_Size/2;i++){
 8002d22:	2301      	movs	r3, #1
 8002d24:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d26:	e0fb      	b.n	8002f20 <idenModuType+0x2b0>
			if(tSys.fftAmp[i] > 20){			//
 8002d28:	4a69      	ldr	r2, [pc, #420]	; (8002ed0 <idenModuType+0x260>)
 8002d2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d2c:	3330      	adds	r3, #48	; 0x30
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	4413      	add	r3, r2
 8002d32:	3304      	adds	r3, #4
 8002d34:	edd3 7a00 	vldr	s15, [r3]
 8002d38:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002d3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d44:	f340 80e9 	ble.w	8002f1a <idenModuType+0x2aa>
				if(tSys.fftNum == 0){
 8002d48:	4b61      	ldr	r3, [pc, #388]	; (8002ed0 <idenModuType+0x260>)
 8002d4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d4e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d118      	bne.n	8002d88 <idenModuType+0x118>
					_1Vol = tSys.fftAmp[i];
 8002d56:	4a5e      	ldr	r2, [pc, #376]	; (8002ed0 <idenModuType+0x260>)
 8002d58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d5a:	3330      	adds	r3, #48	; 0x30
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	4413      	add	r3, r2
 8002d60:	3304      	adds	r3, #4
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	63bb      	str	r3, [r7, #56]	; 0x38
					_1F = i;
 8002d66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d68:	61fb      	str	r3, [r7, #28]
					i+=7;
 8002d6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d6c:	3307      	adds	r3, #7
 8002d6e:	64fb      	str	r3, [r7, #76]	; 0x4c
					tSys.fftNum++;
 8002d70:	4b57      	ldr	r3, [pc, #348]	; (8002ed0 <idenModuType+0x260>)
 8002d72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d76:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	4a54      	ldr	r2, [pc, #336]	; (8002ed0 <idenModuType+0x260>)
 8002d7e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002d82:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002d86:	e0c8      	b.n	8002f1a <idenModuType+0x2aa>
				}
				else if(tSys.fftNum == 1){
 8002d88:	4b51      	ldr	r3, [pc, #324]	; (8002ed0 <idenModuType+0x260>)
 8002d8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d8e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d118      	bne.n	8002dc8 <idenModuType+0x158>
					_2Vol = tSys.fftAmp[i];
 8002d96:	4a4e      	ldr	r2, [pc, #312]	; (8002ed0 <idenModuType+0x260>)
 8002d98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d9a:	3330      	adds	r3, #48	; 0x30
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4413      	add	r3, r2
 8002da0:	3304      	adds	r3, #4
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	637b      	str	r3, [r7, #52]	; 0x34
					_2F = i;
 8002da6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002da8:	61bb      	str	r3, [r7, #24]
					i+=7;
 8002daa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002dac:	3307      	adds	r3, #7
 8002dae:	64fb      	str	r3, [r7, #76]	; 0x4c
					tSys.fftNum++;
 8002db0:	4b47      	ldr	r3, [pc, #284]	; (8002ed0 <idenModuType+0x260>)
 8002db2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002db6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002dba:	3301      	adds	r3, #1
 8002dbc:	4a44      	ldr	r2, [pc, #272]	; (8002ed0 <idenModuType+0x260>)
 8002dbe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002dc2:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002dc6:	e0a8      	b.n	8002f1a <idenModuType+0x2aa>
				}
				else if(tSys.fftNum == 2){
 8002dc8:	4b41      	ldr	r3, [pc, #260]	; (8002ed0 <idenModuType+0x260>)
 8002dca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002dce:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d118      	bne.n	8002e08 <idenModuType+0x198>
					_3Vol = tSys.fftAmp[i];
 8002dd6:	4a3e      	ldr	r2, [pc, #248]	; (8002ed0 <idenModuType+0x260>)
 8002dd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002dda:	3330      	adds	r3, #48	; 0x30
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	4413      	add	r3, r2
 8002de0:	3304      	adds	r3, #4
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	633b      	str	r3, [r7, #48]	; 0x30
					_3F = i;
 8002de6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002de8:	617b      	str	r3, [r7, #20]
					i+=7;
 8002dea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002dec:	3307      	adds	r3, #7
 8002dee:	64fb      	str	r3, [r7, #76]	; 0x4c
					tSys.fftNum++;
 8002df0:	4b37      	ldr	r3, [pc, #220]	; (8002ed0 <idenModuType+0x260>)
 8002df2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002df6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002dfa:	3301      	adds	r3, #1
 8002dfc:	4a34      	ldr	r2, [pc, #208]	; (8002ed0 <idenModuType+0x260>)
 8002dfe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002e02:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002e06:	e088      	b.n	8002f1a <idenModuType+0x2aa>
				}
				else if(tSys.fftNum == 3){
 8002e08:	4b31      	ldr	r3, [pc, #196]	; (8002ed0 <idenModuType+0x260>)
 8002e0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e0e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002e12:	2b03      	cmp	r3, #3
 8002e14:	d118      	bne.n	8002e48 <idenModuType+0x1d8>
					_4Vol = tSys.fftAmp[i];
 8002e16:	4a2e      	ldr	r2, [pc, #184]	; (8002ed0 <idenModuType+0x260>)
 8002e18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e1a:	3330      	adds	r3, #48	; 0x30
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	4413      	add	r3, r2
 8002e20:	3304      	adds	r3, #4
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	62fb      	str	r3, [r7, #44]	; 0x2c
					_4F = i;
 8002e26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e28:	613b      	str	r3, [r7, #16]
					i+=7;
 8002e2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e2c:	3307      	adds	r3, #7
 8002e2e:	64fb      	str	r3, [r7, #76]	; 0x4c
					tSys.fftNum++;
 8002e30:	4b27      	ldr	r3, [pc, #156]	; (8002ed0 <idenModuType+0x260>)
 8002e32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e36:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	4a24      	ldr	r2, [pc, #144]	; (8002ed0 <idenModuType+0x260>)
 8002e3e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002e42:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002e46:	e068      	b.n	8002f1a <idenModuType+0x2aa>
				}
				else if(tSys.fftNum == 4){
 8002e48:	4b21      	ldr	r3, [pc, #132]	; (8002ed0 <idenModuType+0x260>)
 8002e4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e4e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	d118      	bne.n	8002e88 <idenModuType+0x218>
					_5Vol = tSys.fftAmp[i];
 8002e56:	4a1e      	ldr	r2, [pc, #120]	; (8002ed0 <idenModuType+0x260>)
 8002e58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e5a:	3330      	adds	r3, #48	; 0x30
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	4413      	add	r3, r2
 8002e60:	3304      	adds	r3, #4
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	62bb      	str	r3, [r7, #40]	; 0x28
					_5F = i;
 8002e66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e68:	60fb      	str	r3, [r7, #12]
					i+=7;
 8002e6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e6c:	3307      	adds	r3, #7
 8002e6e:	64fb      	str	r3, [r7, #76]	; 0x4c
					tSys.fftNum++;
 8002e70:	4b17      	ldr	r3, [pc, #92]	; (8002ed0 <idenModuType+0x260>)
 8002e72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e76:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	4a14      	ldr	r2, [pc, #80]	; (8002ed0 <idenModuType+0x260>)
 8002e7e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002e82:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002e86:	e048      	b.n	8002f1a <idenModuType+0x2aa>
				}
				else if(tSys.fftNum == 5){
 8002e88:	4b11      	ldr	r3, [pc, #68]	; (8002ed0 <idenModuType+0x260>)
 8002e8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e8e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002e92:	2b05      	cmp	r3, #5
 8002e94:	d122      	bne.n	8002edc <idenModuType+0x26c>
					_6Vol = tSys.fftAmp[i];
 8002e96:	4a0e      	ldr	r2, [pc, #56]	; (8002ed0 <idenModuType+0x260>)
 8002e98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e9a:	3330      	adds	r3, #48	; 0x30
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	4413      	add	r3, r2
 8002ea0:	3304      	adds	r3, #4
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	627b      	str	r3, [r7, #36]	; 0x24
					_6F = i;
 8002ea6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ea8:	60bb      	str	r3, [r7, #8]
					i+=7;
 8002eaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002eac:	3307      	adds	r3, #7
 8002eae:	64fb      	str	r3, [r7, #76]	; 0x4c
					tSys.fftNum++;
 8002eb0:	4b07      	ldr	r3, [pc, #28]	; (8002ed0 <idenModuType+0x260>)
 8002eb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002eb6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002eba:	3301      	adds	r3, #1
 8002ebc:	4a04      	ldr	r2, [pc, #16]	; (8002ed0 <idenModuType+0x260>)
 8002ebe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002ec2:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002ec6:	e028      	b.n	8002f1a <idenModuType+0x2aa>
 8002ec8:	0801046c 	.word	0x0801046c
 8002ecc:	08010464 	.word	0x08010464
 8002ed0:	20002208 	.word	0x20002208
 8002ed4:	200022cc 	.word	0x200022cc
 8002ed8:	200011fc 	.word	0x200011fc
				}
				else if(tSys.fftNum == 6){
 8002edc:	4bbb      	ldr	r3, [pc, #748]	; (80031cc <idenModuType+0x55c>)
 8002ede:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ee2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002ee6:	2b06      	cmp	r3, #6
 8002ee8:	d117      	bne.n	8002f1a <idenModuType+0x2aa>
					_7Vol = tSys.fftAmp[i];
 8002eea:	4ab8      	ldr	r2, [pc, #736]	; (80031cc <idenModuType+0x55c>)
 8002eec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002eee:	3330      	adds	r3, #48	; 0x30
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	4413      	add	r3, r2
 8002ef4:	3304      	adds	r3, #4
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	623b      	str	r3, [r7, #32]
					_7F = i;
 8002efa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002efc:	607b      	str	r3, [r7, #4]
					i+=7;
 8002efe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f00:	3307      	adds	r3, #7
 8002f02:	64fb      	str	r3, [r7, #76]	; 0x4c
					tSys.fftNum++;
 8002f04:	4bb1      	ldr	r3, [pc, #708]	; (80031cc <idenModuType+0x55c>)
 8002f06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002f0a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002f0e:	3301      	adds	r3, #1
 8002f10:	4aae      	ldr	r2, [pc, #696]	; (80031cc <idenModuType+0x55c>)
 8002f12:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002f16:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		for(int i = 1;i < AD_Size/2;i++){
 8002f1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f26:	f6ff aeff 	blt.w	8002d28 <idenModuType+0xb8>
				}
			}
		}
		if(_1Vol < tSys.fftAmp[_1F+1]){
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	4aa7      	ldr	r2, [pc, #668]	; (80031cc <idenModuType+0x55c>)
 8002f30:	3330      	adds	r3, #48	; 0x30
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	4413      	add	r3, r2
 8002f36:	3304      	adds	r3, #4
 8002f38:	ed93 7a00 	vldr	s14, [r3]
 8002f3c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f40:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f48:	f340 8098 	ble.w	800307c <idenModuType+0x40c>
			_1Vol = tSys.fftAmp[_1F+1];
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	4a9e      	ldr	r2, [pc, #632]	; (80031cc <idenModuType+0x55c>)
 8002f52:	3330      	adds	r3, #48	; 0x30
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	4413      	add	r3, r2
 8002f58:	3304      	adds	r3, #4
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	63bb      	str	r3, [r7, #56]	; 0x38
			_1F+=1;
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	3301      	adds	r3, #1
 8002f62:	61fb      	str	r3, [r7, #28]
			if(_1Vol < tSys.fftAmp[_1F+1]){
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	3301      	adds	r3, #1
 8002f68:	4a98      	ldr	r2, [pc, #608]	; (80031cc <idenModuType+0x55c>)
 8002f6a:	3330      	adds	r3, #48	; 0x30
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	4413      	add	r3, r2
 8002f70:	3304      	adds	r3, #4
 8002f72:	ed93 7a00 	vldr	s14, [r3]
 8002f76:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f82:	dd7b      	ble.n	800307c <idenModuType+0x40c>
				_1Vol = tSys.fftAmp[_1F+1];
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	3301      	adds	r3, #1
 8002f88:	4a90      	ldr	r2, [pc, #576]	; (80031cc <idenModuType+0x55c>)
 8002f8a:	3330      	adds	r3, #48	; 0x30
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	4413      	add	r3, r2
 8002f90:	3304      	adds	r3, #4
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	63bb      	str	r3, [r7, #56]	; 0x38
				_1F+=1;
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	3301      	adds	r3, #1
 8002f9a:	61fb      	str	r3, [r7, #28]
				if(_1Vol < tSys.fftAmp[_1F+1]){
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	4a8a      	ldr	r2, [pc, #552]	; (80031cc <idenModuType+0x55c>)
 8002fa2:	3330      	adds	r3, #48	; 0x30
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4413      	add	r3, r2
 8002fa8:	3304      	adds	r3, #4
 8002faa:	ed93 7a00 	vldr	s14, [r3]
 8002fae:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002fb2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fba:	dd5f      	ble.n	800307c <idenModuType+0x40c>
					_1Vol = tSys.fftAmp[_1F+1];
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	4a82      	ldr	r2, [pc, #520]	; (80031cc <idenModuType+0x55c>)
 8002fc2:	3330      	adds	r3, #48	; 0x30
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	4413      	add	r3, r2
 8002fc8:	3304      	adds	r3, #4
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	63bb      	str	r3, [r7, #56]	; 0x38
					_1F+=1;
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	3301      	adds	r3, #1
 8002fd2:	61fb      	str	r3, [r7, #28]
					if(_1Vol < tSys.fftAmp[_1F+1]){
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	4a7c      	ldr	r2, [pc, #496]	; (80031cc <idenModuType+0x55c>)
 8002fda:	3330      	adds	r3, #48	; 0x30
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	4413      	add	r3, r2
 8002fe0:	3304      	adds	r3, #4
 8002fe2:	ed93 7a00 	vldr	s14, [r3]
 8002fe6:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002fea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff2:	dd43      	ble.n	800307c <idenModuType+0x40c>
						_1Vol = tSys.fftAmp[_1F+1];
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	4a74      	ldr	r2, [pc, #464]	; (80031cc <idenModuType+0x55c>)
 8002ffa:	3330      	adds	r3, #48	; 0x30
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4413      	add	r3, r2
 8003000:	3304      	adds	r3, #4
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	63bb      	str	r3, [r7, #56]	; 0x38
						_1F+=1;
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	3301      	adds	r3, #1
 800300a:	61fb      	str	r3, [r7, #28]
						if(_1Vol < tSys.fftAmp[_1F+1]){
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	3301      	adds	r3, #1
 8003010:	4a6e      	ldr	r2, [pc, #440]	; (80031cc <idenModuType+0x55c>)
 8003012:	3330      	adds	r3, #48	; 0x30
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4413      	add	r3, r2
 8003018:	3304      	adds	r3, #4
 800301a:	ed93 7a00 	vldr	s14, [r3]
 800301e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003022:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800302a:	dd27      	ble.n	800307c <idenModuType+0x40c>
							_1Vol = tSys.fftAmp[_1F+1];
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	3301      	adds	r3, #1
 8003030:	4a66      	ldr	r2, [pc, #408]	; (80031cc <idenModuType+0x55c>)
 8003032:	3330      	adds	r3, #48	; 0x30
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	4413      	add	r3, r2
 8003038:	3304      	adds	r3, #4
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	63bb      	str	r3, [r7, #56]	; 0x38
							_1F+=1;
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	3301      	adds	r3, #1
 8003042:	61fb      	str	r3, [r7, #28]
							if(_1Vol < tSys.fftAmp[_1F+1]){
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	3301      	adds	r3, #1
 8003048:	4a60      	ldr	r2, [pc, #384]	; (80031cc <idenModuType+0x55c>)
 800304a:	3330      	adds	r3, #48	; 0x30
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	4413      	add	r3, r2
 8003050:	3304      	adds	r3, #4
 8003052:	ed93 7a00 	vldr	s14, [r3]
 8003056:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800305a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800305e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003062:	dd0b      	ble.n	800307c <idenModuType+0x40c>
								_1Vol = tSys.fftAmp[_1F+1];
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	3301      	adds	r3, #1
 8003068:	4a58      	ldr	r2, [pc, #352]	; (80031cc <idenModuType+0x55c>)
 800306a:	3330      	adds	r3, #48	; 0x30
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	4413      	add	r3, r2
 8003070:	3304      	adds	r3, #4
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	63bb      	str	r3, [r7, #56]	; 0x38
								_1F+=1;
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	3301      	adds	r3, #1
 800307a:	61fb      	str	r3, [r7, #28]
						}
					}
				}
			}
		}
		if(_2Vol < tSys.fftAmp[_2F+1]){
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	3301      	adds	r3, #1
 8003080:	4a52      	ldr	r2, [pc, #328]	; (80031cc <idenModuType+0x55c>)
 8003082:	3330      	adds	r3, #48	; 0x30
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	4413      	add	r3, r2
 8003088:	3304      	adds	r3, #4
 800308a:	ed93 7a00 	vldr	s14, [r3]
 800308e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003092:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800309a:	f340 809c 	ble.w	80031d6 <idenModuType+0x566>
			_2Vol = tSys.fftAmp[_2F+1];
 800309e:	69bb      	ldr	r3, [r7, #24]
 80030a0:	3301      	adds	r3, #1
 80030a2:	4a4a      	ldr	r2, [pc, #296]	; (80031cc <idenModuType+0x55c>)
 80030a4:	3330      	adds	r3, #48	; 0x30
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	4413      	add	r3, r2
 80030aa:	3304      	adds	r3, #4
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	637b      	str	r3, [r7, #52]	; 0x34
			_2F+=1;
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	3301      	adds	r3, #1
 80030b4:	61bb      	str	r3, [r7, #24]
			if(_2Vol < tSys.fftAmp[_2F+1]){
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	3301      	adds	r3, #1
 80030ba:	4a44      	ldr	r2, [pc, #272]	; (80031cc <idenModuType+0x55c>)
 80030bc:	3330      	adds	r3, #48	; 0x30
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	4413      	add	r3, r2
 80030c2:	3304      	adds	r3, #4
 80030c4:	ed93 7a00 	vldr	s14, [r3]
 80030c8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80030cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030d4:	dd7f      	ble.n	80031d6 <idenModuType+0x566>
				_2Vol = tSys.fftAmp[_2F+1];
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	3301      	adds	r3, #1
 80030da:	4a3c      	ldr	r2, [pc, #240]	; (80031cc <idenModuType+0x55c>)
 80030dc:	3330      	adds	r3, #48	; 0x30
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	4413      	add	r3, r2
 80030e2:	3304      	adds	r3, #4
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	637b      	str	r3, [r7, #52]	; 0x34
				_2F+=1;
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	3301      	adds	r3, #1
 80030ec:	61bb      	str	r3, [r7, #24]
				if(_2Vol < tSys.fftAmp[_2F+1]){
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	3301      	adds	r3, #1
 80030f2:	4a36      	ldr	r2, [pc, #216]	; (80031cc <idenModuType+0x55c>)
 80030f4:	3330      	adds	r3, #48	; 0x30
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	4413      	add	r3, r2
 80030fa:	3304      	adds	r3, #4
 80030fc:	ed93 7a00 	vldr	s14, [r3]
 8003100:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003104:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800310c:	dd63      	ble.n	80031d6 <idenModuType+0x566>
					_2Vol = tSys.fftAmp[_2F+1];
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	3301      	adds	r3, #1
 8003112:	4a2e      	ldr	r2, [pc, #184]	; (80031cc <idenModuType+0x55c>)
 8003114:	3330      	adds	r3, #48	; 0x30
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	4413      	add	r3, r2
 800311a:	3304      	adds	r3, #4
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	637b      	str	r3, [r7, #52]	; 0x34
					_2F+=1;
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	3301      	adds	r3, #1
 8003124:	61bb      	str	r3, [r7, #24]
					if(_2Vol < tSys.fftAmp[_2F+1]){
 8003126:	69bb      	ldr	r3, [r7, #24]
 8003128:	3301      	adds	r3, #1
 800312a:	4a28      	ldr	r2, [pc, #160]	; (80031cc <idenModuType+0x55c>)
 800312c:	3330      	adds	r3, #48	; 0x30
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	4413      	add	r3, r2
 8003132:	3304      	adds	r3, #4
 8003134:	ed93 7a00 	vldr	s14, [r3]
 8003138:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800313c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003144:	dd47      	ble.n	80031d6 <idenModuType+0x566>
						_2Vol = tSys.fftAmp[_2F+1];
 8003146:	69bb      	ldr	r3, [r7, #24]
 8003148:	3301      	adds	r3, #1
 800314a:	4a20      	ldr	r2, [pc, #128]	; (80031cc <idenModuType+0x55c>)
 800314c:	3330      	adds	r3, #48	; 0x30
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	4413      	add	r3, r2
 8003152:	3304      	adds	r3, #4
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	637b      	str	r3, [r7, #52]	; 0x34
						_2F+=1;
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	3301      	adds	r3, #1
 800315c:	61bb      	str	r3, [r7, #24]
						if(_2Vol < tSys.fftAmp[_2F+1]){
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	3301      	adds	r3, #1
 8003162:	4a1a      	ldr	r2, [pc, #104]	; (80031cc <idenModuType+0x55c>)
 8003164:	3330      	adds	r3, #48	; 0x30
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	4413      	add	r3, r2
 800316a:	3304      	adds	r3, #4
 800316c:	ed93 7a00 	vldr	s14, [r3]
 8003170:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003174:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800317c:	dd2b      	ble.n	80031d6 <idenModuType+0x566>
							_2Vol = tSys.fftAmp[_2F+1];
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	3301      	adds	r3, #1
 8003182:	4a12      	ldr	r2, [pc, #72]	; (80031cc <idenModuType+0x55c>)
 8003184:	3330      	adds	r3, #48	; 0x30
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	4413      	add	r3, r2
 800318a:	3304      	adds	r3, #4
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	637b      	str	r3, [r7, #52]	; 0x34
							_2F+=1;
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	3301      	adds	r3, #1
 8003194:	61bb      	str	r3, [r7, #24]
							if(_2Vol < tSys.fftAmp[_2F+1]){
 8003196:	69bb      	ldr	r3, [r7, #24]
 8003198:	3301      	adds	r3, #1
 800319a:	4a0c      	ldr	r2, [pc, #48]	; (80031cc <idenModuType+0x55c>)
 800319c:	3330      	adds	r3, #48	; 0x30
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	4413      	add	r3, r2
 80031a2:	3304      	adds	r3, #4
 80031a4:	ed93 7a00 	vldr	s14, [r3]
 80031a8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80031ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b4:	dd0f      	ble.n	80031d6 <idenModuType+0x566>
								_2Vol = tSys.fftAmp[_2F+1];
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	3301      	adds	r3, #1
 80031ba:	4a04      	ldr	r2, [pc, #16]	; (80031cc <idenModuType+0x55c>)
 80031bc:	3330      	adds	r3, #48	; 0x30
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	4413      	add	r3, r2
 80031c2:	3304      	adds	r3, #4
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	637b      	str	r3, [r7, #52]	; 0x34
 80031c8:	e002      	b.n	80031d0 <idenModuType+0x560>
 80031ca:	bf00      	nop
 80031cc:	20002208 	.word	0x20002208
								_2F+=1;
 80031d0:	69bb      	ldr	r3, [r7, #24]
 80031d2:	3301      	adds	r3, #1
 80031d4:	61bb      	str	r3, [r7, #24]
						}
					}
				}
			}
		}
		if(_3Vol < tSys.fftAmp[_3F+1]){
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	3301      	adds	r3, #1
 80031da:	4abe      	ldr	r2, [pc, #760]	; (80034d4 <idenModuType+0x864>)
 80031dc:	3330      	adds	r3, #48	; 0x30
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	4413      	add	r3, r2
 80031e2:	3304      	adds	r3, #4
 80031e4:	ed93 7a00 	vldr	s14, [r3]
 80031e8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80031ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031f4:	f340 8098 	ble.w	8003328 <idenModuType+0x6b8>
			_3Vol = tSys.fftAmp[_3F+1];
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	3301      	adds	r3, #1
 80031fc:	4ab5      	ldr	r2, [pc, #724]	; (80034d4 <idenModuType+0x864>)
 80031fe:	3330      	adds	r3, #48	; 0x30
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	4413      	add	r3, r2
 8003204:	3304      	adds	r3, #4
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	633b      	str	r3, [r7, #48]	; 0x30
			_3F+=1;
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	3301      	adds	r3, #1
 800320e:	617b      	str	r3, [r7, #20]
			if(_3Vol < tSys.fftAmp[_3F+1]){
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	3301      	adds	r3, #1
 8003214:	4aaf      	ldr	r2, [pc, #700]	; (80034d4 <idenModuType+0x864>)
 8003216:	3330      	adds	r3, #48	; 0x30
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	4413      	add	r3, r2
 800321c:	3304      	adds	r3, #4
 800321e:	ed93 7a00 	vldr	s14, [r3]
 8003222:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003226:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800322a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800322e:	dd7b      	ble.n	8003328 <idenModuType+0x6b8>
				_3Vol = tSys.fftAmp[_3F+1];
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	3301      	adds	r3, #1
 8003234:	4aa7      	ldr	r2, [pc, #668]	; (80034d4 <idenModuType+0x864>)
 8003236:	3330      	adds	r3, #48	; 0x30
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	4413      	add	r3, r2
 800323c:	3304      	adds	r3, #4
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	633b      	str	r3, [r7, #48]	; 0x30
				_3F+=1;
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	3301      	adds	r3, #1
 8003246:	617b      	str	r3, [r7, #20]
				if(_3Vol < tSys.fftAmp[_3F+1]){
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	3301      	adds	r3, #1
 800324c:	4aa1      	ldr	r2, [pc, #644]	; (80034d4 <idenModuType+0x864>)
 800324e:	3330      	adds	r3, #48	; 0x30
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	4413      	add	r3, r2
 8003254:	3304      	adds	r3, #4
 8003256:	ed93 7a00 	vldr	s14, [r3]
 800325a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800325e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003266:	dd5f      	ble.n	8003328 <idenModuType+0x6b8>
					_3Vol = tSys.fftAmp[_3F+1];
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	3301      	adds	r3, #1
 800326c:	4a99      	ldr	r2, [pc, #612]	; (80034d4 <idenModuType+0x864>)
 800326e:	3330      	adds	r3, #48	; 0x30
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	4413      	add	r3, r2
 8003274:	3304      	adds	r3, #4
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	633b      	str	r3, [r7, #48]	; 0x30
					_3F+=1;
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	3301      	adds	r3, #1
 800327e:	617b      	str	r3, [r7, #20]
					if(_3Vol < tSys.fftAmp[_3F+1]){
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	3301      	adds	r3, #1
 8003284:	4a93      	ldr	r2, [pc, #588]	; (80034d4 <idenModuType+0x864>)
 8003286:	3330      	adds	r3, #48	; 0x30
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	4413      	add	r3, r2
 800328c:	3304      	adds	r3, #4
 800328e:	ed93 7a00 	vldr	s14, [r3]
 8003292:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003296:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800329a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800329e:	dd43      	ble.n	8003328 <idenModuType+0x6b8>
						_3Vol = tSys.fftAmp[_3F+1];
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	3301      	adds	r3, #1
 80032a4:	4a8b      	ldr	r2, [pc, #556]	; (80034d4 <idenModuType+0x864>)
 80032a6:	3330      	adds	r3, #48	; 0x30
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	4413      	add	r3, r2
 80032ac:	3304      	adds	r3, #4
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	633b      	str	r3, [r7, #48]	; 0x30
						_3F+=1;
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	3301      	adds	r3, #1
 80032b6:	617b      	str	r3, [r7, #20]
						if(_3Vol < tSys.fftAmp[_3F+1]){
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	3301      	adds	r3, #1
 80032bc:	4a85      	ldr	r2, [pc, #532]	; (80034d4 <idenModuType+0x864>)
 80032be:	3330      	adds	r3, #48	; 0x30
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	4413      	add	r3, r2
 80032c4:	3304      	adds	r3, #4
 80032c6:	ed93 7a00 	vldr	s14, [r3]
 80032ca:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80032ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032d6:	dd27      	ble.n	8003328 <idenModuType+0x6b8>
							_3Vol = tSys.fftAmp[_3F+1];
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	3301      	adds	r3, #1
 80032dc:	4a7d      	ldr	r2, [pc, #500]	; (80034d4 <idenModuType+0x864>)
 80032de:	3330      	adds	r3, #48	; 0x30
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	4413      	add	r3, r2
 80032e4:	3304      	adds	r3, #4
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	633b      	str	r3, [r7, #48]	; 0x30
							_3F+=1;
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	3301      	adds	r3, #1
 80032ee:	617b      	str	r3, [r7, #20]
							if(_3Vol < tSys.fftAmp[_3F+1]){
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	3301      	adds	r3, #1
 80032f4:	4a77      	ldr	r2, [pc, #476]	; (80034d4 <idenModuType+0x864>)
 80032f6:	3330      	adds	r3, #48	; 0x30
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	4413      	add	r3, r2
 80032fc:	3304      	adds	r3, #4
 80032fe:	ed93 7a00 	vldr	s14, [r3]
 8003302:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003306:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800330a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800330e:	dd0b      	ble.n	8003328 <idenModuType+0x6b8>
								_3Vol = tSys.fftAmp[_3F+1];
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	3301      	adds	r3, #1
 8003314:	4a6f      	ldr	r2, [pc, #444]	; (80034d4 <idenModuType+0x864>)
 8003316:	3330      	adds	r3, #48	; 0x30
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	4413      	add	r3, r2
 800331c:	3304      	adds	r3, #4
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	633b      	str	r3, [r7, #48]	; 0x30
								_3F+=1;
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	3301      	adds	r3, #1
 8003326:	617b      	str	r3, [r7, #20]
						}
					}
				}
			}
		}
		if(_4Vol < tSys.fftAmp[_4F+1]){
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	3301      	adds	r3, #1
 800332c:	4a69      	ldr	r2, [pc, #420]	; (80034d4 <idenModuType+0x864>)
 800332e:	3330      	adds	r3, #48	; 0x30
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	4413      	add	r3, r2
 8003334:	3304      	adds	r3, #4
 8003336:	ed93 7a00 	vldr	s14, [r3]
 800333a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800333e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003346:	f340 8098 	ble.w	800347a <idenModuType+0x80a>
			_4Vol = tSys.fftAmp[_4F+1];
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	3301      	adds	r3, #1
 800334e:	4a61      	ldr	r2, [pc, #388]	; (80034d4 <idenModuType+0x864>)
 8003350:	3330      	adds	r3, #48	; 0x30
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	4413      	add	r3, r2
 8003356:	3304      	adds	r3, #4
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	62fb      	str	r3, [r7, #44]	; 0x2c
			_4F+=1;
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	3301      	adds	r3, #1
 8003360:	613b      	str	r3, [r7, #16]
			if(_4Vol < tSys.fftAmp[_4F+1]){
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	3301      	adds	r3, #1
 8003366:	4a5b      	ldr	r2, [pc, #364]	; (80034d4 <idenModuType+0x864>)
 8003368:	3330      	adds	r3, #48	; 0x30
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	4413      	add	r3, r2
 800336e:	3304      	adds	r3, #4
 8003370:	ed93 7a00 	vldr	s14, [r3]
 8003374:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003378:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800337c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003380:	dd7b      	ble.n	800347a <idenModuType+0x80a>
				_4Vol = tSys.fftAmp[_4F+1];
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	3301      	adds	r3, #1
 8003386:	4a53      	ldr	r2, [pc, #332]	; (80034d4 <idenModuType+0x864>)
 8003388:	3330      	adds	r3, #48	; 0x30
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	4413      	add	r3, r2
 800338e:	3304      	adds	r3, #4
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	62fb      	str	r3, [r7, #44]	; 0x2c
				_4F+=1;
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	3301      	adds	r3, #1
 8003398:	613b      	str	r3, [r7, #16]
				if(_4Vol < tSys.fftAmp[_4F+1]){
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	3301      	adds	r3, #1
 800339e:	4a4d      	ldr	r2, [pc, #308]	; (80034d4 <idenModuType+0x864>)
 80033a0:	3330      	adds	r3, #48	; 0x30
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	4413      	add	r3, r2
 80033a6:	3304      	adds	r3, #4
 80033a8:	ed93 7a00 	vldr	s14, [r3]
 80033ac:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80033b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b8:	dd5f      	ble.n	800347a <idenModuType+0x80a>
					_4Vol = tSys.fftAmp[_4F+1];
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	3301      	adds	r3, #1
 80033be:	4a45      	ldr	r2, [pc, #276]	; (80034d4 <idenModuType+0x864>)
 80033c0:	3330      	adds	r3, #48	; 0x30
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	4413      	add	r3, r2
 80033c6:	3304      	adds	r3, #4
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	62fb      	str	r3, [r7, #44]	; 0x2c
					_4F+=1;
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	3301      	adds	r3, #1
 80033d0:	613b      	str	r3, [r7, #16]
					if(_4Vol < tSys.fftAmp[_4F+1]){
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	3301      	adds	r3, #1
 80033d6:	4a3f      	ldr	r2, [pc, #252]	; (80034d4 <idenModuType+0x864>)
 80033d8:	3330      	adds	r3, #48	; 0x30
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	4413      	add	r3, r2
 80033de:	3304      	adds	r3, #4
 80033e0:	ed93 7a00 	vldr	s14, [r3]
 80033e4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80033e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033f0:	dd43      	ble.n	800347a <idenModuType+0x80a>
						_4Vol = tSys.fftAmp[_4F+1];
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	3301      	adds	r3, #1
 80033f6:	4a37      	ldr	r2, [pc, #220]	; (80034d4 <idenModuType+0x864>)
 80033f8:	3330      	adds	r3, #48	; 0x30
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	4413      	add	r3, r2
 80033fe:	3304      	adds	r3, #4
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	62fb      	str	r3, [r7, #44]	; 0x2c
						_4F+=1;
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	3301      	adds	r3, #1
 8003408:	613b      	str	r3, [r7, #16]
						if(_4Vol < tSys.fftAmp[_4F+1]){
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	3301      	adds	r3, #1
 800340e:	4a31      	ldr	r2, [pc, #196]	; (80034d4 <idenModuType+0x864>)
 8003410:	3330      	adds	r3, #48	; 0x30
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	4413      	add	r3, r2
 8003416:	3304      	adds	r3, #4
 8003418:	ed93 7a00 	vldr	s14, [r3]
 800341c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003420:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003428:	dd27      	ble.n	800347a <idenModuType+0x80a>
							_4Vol = tSys.fftAmp[_4F+1];
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	3301      	adds	r3, #1
 800342e:	4a29      	ldr	r2, [pc, #164]	; (80034d4 <idenModuType+0x864>)
 8003430:	3330      	adds	r3, #48	; 0x30
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	4413      	add	r3, r2
 8003436:	3304      	adds	r3, #4
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	62fb      	str	r3, [r7, #44]	; 0x2c
							_4F+=1;
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	3301      	adds	r3, #1
 8003440:	613b      	str	r3, [r7, #16]
							if(_4Vol < tSys.fftAmp[_4F+1]){
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	3301      	adds	r3, #1
 8003446:	4a23      	ldr	r2, [pc, #140]	; (80034d4 <idenModuType+0x864>)
 8003448:	3330      	adds	r3, #48	; 0x30
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	4413      	add	r3, r2
 800344e:	3304      	adds	r3, #4
 8003450:	ed93 7a00 	vldr	s14, [r3]
 8003454:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003458:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800345c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003460:	dd0b      	ble.n	800347a <idenModuType+0x80a>
								_4Vol = tSys.fftAmp[_4F+1];
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	3301      	adds	r3, #1
 8003466:	4a1b      	ldr	r2, [pc, #108]	; (80034d4 <idenModuType+0x864>)
 8003468:	3330      	adds	r3, #48	; 0x30
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	4413      	add	r3, r2
 800346e:	3304      	adds	r3, #4
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	62fb      	str	r3, [r7, #44]	; 0x2c
								_4F+=1;
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	3301      	adds	r3, #1
 8003478:	613b      	str	r3, [r7, #16]
						}
					}
				}
			}
		}
		if(_5Vol < tSys.fftAmp[_5F+1]){
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	3301      	adds	r3, #1
 800347e:	4a15      	ldr	r2, [pc, #84]	; (80034d4 <idenModuType+0x864>)
 8003480:	3330      	adds	r3, #48	; 0x30
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	4413      	add	r3, r2
 8003486:	3304      	adds	r3, #4
 8003488:	ed93 7a00 	vldr	s14, [r3]
 800348c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003490:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003498:	f340 809b 	ble.w	80035d2 <idenModuType+0x962>
			_5Vol = tSys.fftAmp[_5F+1];
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	3301      	adds	r3, #1
 80034a0:	4a0c      	ldr	r2, [pc, #48]	; (80034d4 <idenModuType+0x864>)
 80034a2:	3330      	adds	r3, #48	; 0x30
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	4413      	add	r3, r2
 80034a8:	3304      	adds	r3, #4
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	62bb      	str	r3, [r7, #40]	; 0x28
			_5F+=1;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	3301      	adds	r3, #1
 80034b2:	60fb      	str	r3, [r7, #12]
			if(_5Vol < tSys.fftAmp[_5F+1]){
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	3301      	adds	r3, #1
 80034b8:	4a06      	ldr	r2, [pc, #24]	; (80034d4 <idenModuType+0x864>)
 80034ba:	3330      	adds	r3, #48	; 0x30
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	4413      	add	r3, r2
 80034c0:	3304      	adds	r3, #4
 80034c2:	ed93 7a00 	vldr	s14, [r3]
 80034c6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80034ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034d2:	e001      	b.n	80034d8 <idenModuType+0x868>
 80034d4:	20002208 	.word	0x20002208
 80034d8:	dd7b      	ble.n	80035d2 <idenModuType+0x962>
				_5Vol = tSys.fftAmp[_5F+1];
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	3301      	adds	r3, #1
 80034de:	4abc      	ldr	r2, [pc, #752]	; (80037d0 <idenModuType+0xb60>)
 80034e0:	3330      	adds	r3, #48	; 0x30
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	4413      	add	r3, r2
 80034e6:	3304      	adds	r3, #4
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	62bb      	str	r3, [r7, #40]	; 0x28
				_5F+=1;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	3301      	adds	r3, #1
 80034f0:	60fb      	str	r3, [r7, #12]
				if(_5Vol < tSys.fftAmp[_5F+1]){
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	3301      	adds	r3, #1
 80034f6:	4ab6      	ldr	r2, [pc, #728]	; (80037d0 <idenModuType+0xb60>)
 80034f8:	3330      	adds	r3, #48	; 0x30
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	4413      	add	r3, r2
 80034fe:	3304      	adds	r3, #4
 8003500:	ed93 7a00 	vldr	s14, [r3]
 8003504:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003508:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800350c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003510:	dd5f      	ble.n	80035d2 <idenModuType+0x962>
					_5Vol = tSys.fftAmp[_5F+1];
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	3301      	adds	r3, #1
 8003516:	4aae      	ldr	r2, [pc, #696]	; (80037d0 <idenModuType+0xb60>)
 8003518:	3330      	adds	r3, #48	; 0x30
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	4413      	add	r3, r2
 800351e:	3304      	adds	r3, #4
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	62bb      	str	r3, [r7, #40]	; 0x28
					_5F+=1;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	3301      	adds	r3, #1
 8003528:	60fb      	str	r3, [r7, #12]
					if(_5Vol < tSys.fftAmp[_5F+1]){
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	3301      	adds	r3, #1
 800352e:	4aa8      	ldr	r2, [pc, #672]	; (80037d0 <idenModuType+0xb60>)
 8003530:	3330      	adds	r3, #48	; 0x30
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4413      	add	r3, r2
 8003536:	3304      	adds	r3, #4
 8003538:	ed93 7a00 	vldr	s14, [r3]
 800353c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003540:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003548:	dd43      	ble.n	80035d2 <idenModuType+0x962>
						_5Vol = tSys.fftAmp[_5F+1];
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	3301      	adds	r3, #1
 800354e:	4aa0      	ldr	r2, [pc, #640]	; (80037d0 <idenModuType+0xb60>)
 8003550:	3330      	adds	r3, #48	; 0x30
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	4413      	add	r3, r2
 8003556:	3304      	adds	r3, #4
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	62bb      	str	r3, [r7, #40]	; 0x28
						_5F+=1;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	3301      	adds	r3, #1
 8003560:	60fb      	str	r3, [r7, #12]
						if(_5Vol < tSys.fftAmp[_5F+1]){
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	3301      	adds	r3, #1
 8003566:	4a9a      	ldr	r2, [pc, #616]	; (80037d0 <idenModuType+0xb60>)
 8003568:	3330      	adds	r3, #48	; 0x30
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	4413      	add	r3, r2
 800356e:	3304      	adds	r3, #4
 8003570:	ed93 7a00 	vldr	s14, [r3]
 8003574:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003578:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800357c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003580:	dd27      	ble.n	80035d2 <idenModuType+0x962>
							_5Vol = tSys.fftAmp[_5F+1];
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	3301      	adds	r3, #1
 8003586:	4a92      	ldr	r2, [pc, #584]	; (80037d0 <idenModuType+0xb60>)
 8003588:	3330      	adds	r3, #48	; 0x30
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	4413      	add	r3, r2
 800358e:	3304      	adds	r3, #4
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	62bb      	str	r3, [r7, #40]	; 0x28
							_5F+=1;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	3301      	adds	r3, #1
 8003598:	60fb      	str	r3, [r7, #12]
							if(_5Vol < tSys.fftAmp[_5F+1]){
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	3301      	adds	r3, #1
 800359e:	4a8c      	ldr	r2, [pc, #560]	; (80037d0 <idenModuType+0xb60>)
 80035a0:	3330      	adds	r3, #48	; 0x30
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	4413      	add	r3, r2
 80035a6:	3304      	adds	r3, #4
 80035a8:	ed93 7a00 	vldr	s14, [r3]
 80035ac:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80035b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035b8:	dd0b      	ble.n	80035d2 <idenModuType+0x962>
								_5Vol = tSys.fftAmp[_5F+1];
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	3301      	adds	r3, #1
 80035be:	4a84      	ldr	r2, [pc, #528]	; (80037d0 <idenModuType+0xb60>)
 80035c0:	3330      	adds	r3, #48	; 0x30
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	4413      	add	r3, r2
 80035c6:	3304      	adds	r3, #4
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	62bb      	str	r3, [r7, #40]	; 0x28
								_5F+=1;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	3301      	adds	r3, #1
 80035d0:	60fb      	str	r3, [r7, #12]
						}
					}
				}
			}
		}
		if(_6Vol < tSys.fftAmp[_6F+1]){
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	3301      	adds	r3, #1
 80035d6:	4a7e      	ldr	r2, [pc, #504]	; (80037d0 <idenModuType+0xb60>)
 80035d8:	3330      	adds	r3, #48	; 0x30
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	4413      	add	r3, r2
 80035de:	3304      	adds	r3, #4
 80035e0:	ed93 7a00 	vldr	s14, [r3]
 80035e4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80035e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035f0:	f340 8098 	ble.w	8003724 <idenModuType+0xab4>
			_6Vol = tSys.fftAmp[_6F+1];
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	3301      	adds	r3, #1
 80035f8:	4a75      	ldr	r2, [pc, #468]	; (80037d0 <idenModuType+0xb60>)
 80035fa:	3330      	adds	r3, #48	; 0x30
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	4413      	add	r3, r2
 8003600:	3304      	adds	r3, #4
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	627b      	str	r3, [r7, #36]	; 0x24
			_6F+=1;
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	3301      	adds	r3, #1
 800360a:	60bb      	str	r3, [r7, #8]
			if(_6Vol < tSys.fftAmp[_6F+1]){
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	3301      	adds	r3, #1
 8003610:	4a6f      	ldr	r2, [pc, #444]	; (80037d0 <idenModuType+0xb60>)
 8003612:	3330      	adds	r3, #48	; 0x30
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	4413      	add	r3, r2
 8003618:	3304      	adds	r3, #4
 800361a:	ed93 7a00 	vldr	s14, [r3]
 800361e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003622:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800362a:	dd7b      	ble.n	8003724 <idenModuType+0xab4>
				_6Vol = tSys.fftAmp[_6F+1];
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	3301      	adds	r3, #1
 8003630:	4a67      	ldr	r2, [pc, #412]	; (80037d0 <idenModuType+0xb60>)
 8003632:	3330      	adds	r3, #48	; 0x30
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	4413      	add	r3, r2
 8003638:	3304      	adds	r3, #4
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	627b      	str	r3, [r7, #36]	; 0x24
				_6F+=1;
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	3301      	adds	r3, #1
 8003642:	60bb      	str	r3, [r7, #8]
				if(_6Vol < tSys.fftAmp[_6F+1]){
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	3301      	adds	r3, #1
 8003648:	4a61      	ldr	r2, [pc, #388]	; (80037d0 <idenModuType+0xb60>)
 800364a:	3330      	adds	r3, #48	; 0x30
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	4413      	add	r3, r2
 8003650:	3304      	adds	r3, #4
 8003652:	ed93 7a00 	vldr	s14, [r3]
 8003656:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800365a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800365e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003662:	dd5f      	ble.n	8003724 <idenModuType+0xab4>
					_6Vol = tSys.fftAmp[_6F+1];
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	3301      	adds	r3, #1
 8003668:	4a59      	ldr	r2, [pc, #356]	; (80037d0 <idenModuType+0xb60>)
 800366a:	3330      	adds	r3, #48	; 0x30
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	4413      	add	r3, r2
 8003670:	3304      	adds	r3, #4
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	627b      	str	r3, [r7, #36]	; 0x24
					_6F+=1;
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	3301      	adds	r3, #1
 800367a:	60bb      	str	r3, [r7, #8]
					if(_6Vol < tSys.fftAmp[_6F+1]){
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	3301      	adds	r3, #1
 8003680:	4a53      	ldr	r2, [pc, #332]	; (80037d0 <idenModuType+0xb60>)
 8003682:	3330      	adds	r3, #48	; 0x30
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	4413      	add	r3, r2
 8003688:	3304      	adds	r3, #4
 800368a:	ed93 7a00 	vldr	s14, [r3]
 800368e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003692:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800369a:	dd43      	ble.n	8003724 <idenModuType+0xab4>
						_6Vol = tSys.fftAmp[_6F+1];
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	3301      	adds	r3, #1
 80036a0:	4a4b      	ldr	r2, [pc, #300]	; (80037d0 <idenModuType+0xb60>)
 80036a2:	3330      	adds	r3, #48	; 0x30
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	4413      	add	r3, r2
 80036a8:	3304      	adds	r3, #4
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	627b      	str	r3, [r7, #36]	; 0x24
						_6F+=1;
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	3301      	adds	r3, #1
 80036b2:	60bb      	str	r3, [r7, #8]
						if(_6Vol < tSys.fftAmp[_6F+1]){
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	3301      	adds	r3, #1
 80036b8:	4a45      	ldr	r2, [pc, #276]	; (80037d0 <idenModuType+0xb60>)
 80036ba:	3330      	adds	r3, #48	; 0x30
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	4413      	add	r3, r2
 80036c0:	3304      	adds	r3, #4
 80036c2:	ed93 7a00 	vldr	s14, [r3]
 80036c6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80036ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036d2:	dd27      	ble.n	8003724 <idenModuType+0xab4>
							_6Vol = tSys.fftAmp[_6F+1];
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	3301      	adds	r3, #1
 80036d8:	4a3d      	ldr	r2, [pc, #244]	; (80037d0 <idenModuType+0xb60>)
 80036da:	3330      	adds	r3, #48	; 0x30
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4413      	add	r3, r2
 80036e0:	3304      	adds	r3, #4
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	627b      	str	r3, [r7, #36]	; 0x24
							_6F+=1;
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	3301      	adds	r3, #1
 80036ea:	60bb      	str	r3, [r7, #8]
							if(_6Vol < tSys.fftAmp[_6F+1]){
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	3301      	adds	r3, #1
 80036f0:	4a37      	ldr	r2, [pc, #220]	; (80037d0 <idenModuType+0xb60>)
 80036f2:	3330      	adds	r3, #48	; 0x30
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	4413      	add	r3, r2
 80036f8:	3304      	adds	r3, #4
 80036fa:	ed93 7a00 	vldr	s14, [r3]
 80036fe:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003702:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800370a:	dd0b      	ble.n	8003724 <idenModuType+0xab4>
								_6Vol = tSys.fftAmp[_6F+1];
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	3301      	adds	r3, #1
 8003710:	4a2f      	ldr	r2, [pc, #188]	; (80037d0 <idenModuType+0xb60>)
 8003712:	3330      	adds	r3, #48	; 0x30
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	4413      	add	r3, r2
 8003718:	3304      	adds	r3, #4
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	627b      	str	r3, [r7, #36]	; 0x24
								_6F+=1;
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	3301      	adds	r3, #1
 8003722:	60bb      	str	r3, [r7, #8]
						}
					}
				}
			}
		}
		if(_7Vol < tSys.fftAmp[_7F+1]){
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	3301      	adds	r3, #1
 8003728:	4a29      	ldr	r2, [pc, #164]	; (80037d0 <idenModuType+0xb60>)
 800372a:	3330      	adds	r3, #48	; 0x30
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	4413      	add	r3, r2
 8003730:	3304      	adds	r3, #4
 8003732:	ed93 7a00 	vldr	s14, [r3]
 8003736:	edd7 7a08 	vldr	s15, [r7, #32]
 800373a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800373e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003742:	f340 809c 	ble.w	800387e <idenModuType+0xc0e>
			_7Vol = tSys.fftAmp[_7F+1];
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	3301      	adds	r3, #1
 800374a:	4a21      	ldr	r2, [pc, #132]	; (80037d0 <idenModuType+0xb60>)
 800374c:	3330      	adds	r3, #48	; 0x30
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	4413      	add	r3, r2
 8003752:	3304      	adds	r3, #4
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	623b      	str	r3, [r7, #32]
			_7F+=1;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	3301      	adds	r3, #1
 800375c:	607b      	str	r3, [r7, #4]
			if(_7Vol < tSys.fftAmp[_7F+1]){
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	3301      	adds	r3, #1
 8003762:	4a1b      	ldr	r2, [pc, #108]	; (80037d0 <idenModuType+0xb60>)
 8003764:	3330      	adds	r3, #48	; 0x30
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	4413      	add	r3, r2
 800376a:	3304      	adds	r3, #4
 800376c:	ed93 7a00 	vldr	s14, [r3]
 8003770:	edd7 7a08 	vldr	s15, [r7, #32]
 8003774:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800377c:	dd7f      	ble.n	800387e <idenModuType+0xc0e>
				_7Vol = tSys.fftAmp[_7F+1];
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	3301      	adds	r3, #1
 8003782:	4a13      	ldr	r2, [pc, #76]	; (80037d0 <idenModuType+0xb60>)
 8003784:	3330      	adds	r3, #48	; 0x30
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	4413      	add	r3, r2
 800378a:	3304      	adds	r3, #4
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	623b      	str	r3, [r7, #32]
				_7F+=1;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	3301      	adds	r3, #1
 8003794:	607b      	str	r3, [r7, #4]
				if(_7Vol < tSys.fftAmp[_7F+1]){
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	3301      	adds	r3, #1
 800379a:	4a0d      	ldr	r2, [pc, #52]	; (80037d0 <idenModuType+0xb60>)
 800379c:	3330      	adds	r3, #48	; 0x30
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	4413      	add	r3, r2
 80037a2:	3304      	adds	r3, #4
 80037a4:	ed93 7a00 	vldr	s14, [r3]
 80037a8:	edd7 7a08 	vldr	s15, [r7, #32]
 80037ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037b4:	dd63      	ble.n	800387e <idenModuType+0xc0e>
					_7Vol = tSys.fftAmp[_7F+1];
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	3301      	adds	r3, #1
 80037ba:	4a05      	ldr	r2, [pc, #20]	; (80037d0 <idenModuType+0xb60>)
 80037bc:	3330      	adds	r3, #48	; 0x30
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	4413      	add	r3, r2
 80037c2:	3304      	adds	r3, #4
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	623b      	str	r3, [r7, #32]
					_7F+=1;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	3301      	adds	r3, #1
 80037cc:	e002      	b.n	80037d4 <idenModuType+0xb64>
 80037ce:	bf00      	nop
 80037d0:	20002208 	.word	0x20002208
 80037d4:	607b      	str	r3, [r7, #4]
					if(_7Vol < tSys.fftAmp[_7F+1]){
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	3301      	adds	r3, #1
 80037da:	4aae      	ldr	r2, [pc, #696]	; (8003a94 <idenModuType+0xe24>)
 80037dc:	3330      	adds	r3, #48	; 0x30
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	4413      	add	r3, r2
 80037e2:	3304      	adds	r3, #4
 80037e4:	ed93 7a00 	vldr	s14, [r3]
 80037e8:	edd7 7a08 	vldr	s15, [r7, #32]
 80037ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037f4:	dd43      	ble.n	800387e <idenModuType+0xc0e>
						_7Vol = tSys.fftAmp[_7F+1];
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	3301      	adds	r3, #1
 80037fa:	4aa6      	ldr	r2, [pc, #664]	; (8003a94 <idenModuType+0xe24>)
 80037fc:	3330      	adds	r3, #48	; 0x30
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	4413      	add	r3, r2
 8003802:	3304      	adds	r3, #4
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	623b      	str	r3, [r7, #32]
						_2F+=1;
 8003808:	69bb      	ldr	r3, [r7, #24]
 800380a:	3301      	adds	r3, #1
 800380c:	61bb      	str	r3, [r7, #24]
						if(_7Vol < tSys.fftAmp[_7F+1]){
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	3301      	adds	r3, #1
 8003812:	4aa0      	ldr	r2, [pc, #640]	; (8003a94 <idenModuType+0xe24>)
 8003814:	3330      	adds	r3, #48	; 0x30
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	4413      	add	r3, r2
 800381a:	3304      	adds	r3, #4
 800381c:	ed93 7a00 	vldr	s14, [r3]
 8003820:	edd7 7a08 	vldr	s15, [r7, #32]
 8003824:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800382c:	dd27      	ble.n	800387e <idenModuType+0xc0e>
							_7Vol = tSys.fftAmp[_7F+1];
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	3301      	adds	r3, #1
 8003832:	4a98      	ldr	r2, [pc, #608]	; (8003a94 <idenModuType+0xe24>)
 8003834:	3330      	adds	r3, #48	; 0x30
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	4413      	add	r3, r2
 800383a:	3304      	adds	r3, #4
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	623b      	str	r3, [r7, #32]
							_7F+=1;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	3301      	adds	r3, #1
 8003844:	607b      	str	r3, [r7, #4]
							if(_7Vol < tSys.fftAmp[_7F+1]){
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	3301      	adds	r3, #1
 800384a:	4a92      	ldr	r2, [pc, #584]	; (8003a94 <idenModuType+0xe24>)
 800384c:	3330      	adds	r3, #48	; 0x30
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	4413      	add	r3, r2
 8003852:	3304      	adds	r3, #4
 8003854:	ed93 7a00 	vldr	s14, [r3]
 8003858:	edd7 7a08 	vldr	s15, [r7, #32]
 800385c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003864:	dd0b      	ble.n	800387e <idenModuType+0xc0e>
								_7Vol = tSys.fftAmp[_7F+1];
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	3301      	adds	r3, #1
 800386a:	4a8a      	ldr	r2, [pc, #552]	; (8003a94 <idenModuType+0xe24>)
 800386c:	3330      	adds	r3, #48	; 0x30
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	4413      	add	r3, r2
 8003872:	3304      	adds	r3, #4
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	623b      	str	r3, [r7, #32]
								_7F+=1;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	3301      	adds	r3, #1
 800387c:	607b      	str	r3, [r7, #4]
			}
		}
//		if(_)

		//FFT
		if(tSys.fftNum < 3){
 800387e:	4b85      	ldr	r3, [pc, #532]	; (8003a94 <idenModuType+0xe24>)
 8003880:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003884:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003888:	2b02      	cmp	r3, #2
 800388a:	dc26      	bgt.n	80038da <idenModuType+0xc6a>
		    SetTFTText(0,7,"");
 800388c:	4a82      	ldr	r2, [pc, #520]	; (8003a98 <idenModuType+0xe28>)
 800388e:	2107      	movs	r1, #7
 8003890:	2000      	movs	r0, #0
 8003892:	f006 fb93 	bl	8009fbc <SetTFTText>
		    SetTFTText(0,8," ");
 8003896:	4a81      	ldr	r2, [pc, #516]	; (8003a9c <idenModuType+0xe2c>)
 8003898:	2108      	movs	r1, #8
 800389a:	2000      	movs	r0, #0
 800389c:	f006 fb8e 	bl	8009fbc <SetTFTText>
		    SetTFTText(0,9," ");
 80038a0:	4a7e      	ldr	r2, [pc, #504]	; (8003a9c <idenModuType+0xe2c>)
 80038a2:	2109      	movs	r1, #9
 80038a4:	2000      	movs	r0, #0
 80038a6:	f006 fb89 	bl	8009fbc <SetTFTText>
		    SetTFTText(0,10," ");
 80038aa:	4a7c      	ldr	r2, [pc, #496]	; (8003a9c <idenModuType+0xe2c>)
 80038ac:	210a      	movs	r1, #10
 80038ae:	2000      	movs	r0, #0
 80038b0:	f006 fb84 	bl	8009fbc <SetTFTText>
		    SetTFTText(0,13," ");
 80038b4:	4a79      	ldr	r2, [pc, #484]	; (8003a9c <idenModuType+0xe2c>)
 80038b6:	210d      	movs	r1, #13
 80038b8:	2000      	movs	r0, #0
 80038ba:	f006 fb7f 	bl	8009fbc <SetTFTText>
		    ad9959_write_frequency(AD9959_CHANNEL_3,0);
 80038be:	2100      	movs	r1, #0
 80038c0:	2080      	movs	r0, #128	; 0x80
 80038c2:	f001 fc31 	bl	8005128 <ad9959_write_frequency>
		    ad9959_write_phase(AD9959_CHANNEL_3, 0);
 80038c6:	2100      	movs	r1, #0
 80038c8:	2080      	movs	r0, #128	; 0x80
 80038ca:	f001 fc05 	bl	80050d8 <ad9959_write_phase>
		    ad9959_write_amplitude(AD9959_CHANNEL_3, 0);
 80038ce:	2100      	movs	r1, #0
 80038d0:	2080      	movs	r0, #128	; 0x80
 80038d2:	f001 fc69 	bl	80051a8 <ad9959_write_amplitude>

			return No;
 80038d6:	2300      	movs	r3, #0
 80038d8:	e1be      	b.n	8003c58 <idenModuType+0xfe8>
		}
		else if(tSys.fftNum == 3){
 80038da:	4b6e      	ldr	r3, [pc, #440]	; (8003a94 <idenModuType+0xe24>)
 80038dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038e0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80038e4:	2b03      	cmp	r3, #3
 80038e6:	d17f      	bne.n	80039e8 <idenModuType+0xd78>

			tSys.fftNum = 0;
 80038e8:	4b6a      	ldr	r3, [pc, #424]	; (8003a94 <idenModuType+0xe24>)
 80038ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038ee:	461a      	mov	r2, r3
 80038f0:	2300      	movs	r3, #0
 80038f2:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
			tSys.ma = (_2Vol + _3Vol) / 57.1f /4;					//AMma
 80038f6:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80038fa:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80038fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003902:	eddf 6a67 	vldr	s13, [pc, #412]	; 8003aa0 <idenModuType+0xe30>
 8003906:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800390a:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800390e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003912:	4b60      	ldr	r3, [pc, #384]	; (8003a94 <idenModuType+0xe24>)
 8003914:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003918:	edc3 7a32 	vstr	s15, [r3, #200]	; 0xc8
			tSys.AMfre = (_2F + _3F) / 2 * tSys.Fs / AD_Size;				//AM
 800391c:	69ba      	ldr	r2, [r7, #24]
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	4413      	add	r3, r2
 8003922:	0fda      	lsrs	r2, r3, #31
 8003924:	4413      	add	r3, r2
 8003926:	105b      	asrs	r3, r3, #1
 8003928:	ee07 3a90 	vmov	s15, r3
 800392c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003930:	4b58      	ldr	r3, [pc, #352]	; (8003a94 <idenModuType+0xe24>)
 8003932:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 8003936:	ee27 7a27 	vmul.f32	s14, s14, s15
 800393a:	eddf 6a5a 	vldr	s13, [pc, #360]	; 8003aa4 <idenModuType+0xe34>
 800393e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003942:	4b54      	ldr	r3, [pc, #336]	; (8003a94 <idenModuType+0xe24>)
 8003944:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003948:	edc3 7a33 	vstr	s15, [r3, #204]	; 0xcc

			//AMma
		    SetTFTText(0,7,"AM");
 800394c:	4a56      	ldr	r2, [pc, #344]	; (8003aa8 <idenModuType+0xe38>)
 800394e:	2107      	movs	r1, #7
 8003950:	2000      	movs	r0, #0
 8003952:	f006 fb33 	bl	8009fbc <SetTFTText>
		    SetTextValueFloat(0,8,tSys.ma);
 8003956:	4b4f      	ldr	r3, [pc, #316]	; (8003a94 <idenModuType+0xe24>)
 8003958:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800395c:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 8003960:	eeb0 0a67 	vmov.f32	s0, s15
 8003964:	2108      	movs	r1, #8
 8003966:	2000      	movs	r0, #0
 8003968:	f006 fb4a 	bl	800a000 <SetTextValueFloat>
		    SetTextValueFloat(0,9,tSys.AMfre/1000.f);
 800396c:	4b49      	ldr	r3, [pc, #292]	; (8003a94 <idenModuType+0xe24>)
 800396e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003972:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 8003976:	eddf 6a4d 	vldr	s13, [pc, #308]	; 8003aac <idenModuType+0xe3c>
 800397a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800397e:	eeb0 0a47 	vmov.f32	s0, s14
 8003982:	2109      	movs	r1, #9
 8003984:	2000      	movs	r0, #0
 8003986:	f006 fb3b 	bl	800a000 <SetTextValueFloat>
		    SetTextValueFloat(0,10,tSys.curCarrFre/1000000.f);
 800398a:	4b42      	ldr	r3, [pc, #264]	; (8003a94 <idenModuType+0xe24>)
 800398c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003990:	ee07 3a90 	vmov	s15, r3
 8003994:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003998:	eddf 6a45 	vldr	s13, [pc, #276]	; 8003ab0 <idenModuType+0xe40>
 800399c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80039a0:	eeb0 0a47 	vmov.f32	s0, s14
 80039a4:	210a      	movs	r1, #10
 80039a6:	2000      	movs	r0, #0
 80039a8:	f006 fb2a 	bl	800a000 <SetTextValueFloat>
		    SetTFTText(0,13," ");
 80039ac:	4a3b      	ldr	r2, [pc, #236]	; (8003a9c <idenModuType+0xe2c>)
 80039ae:	210d      	movs	r1, #13
 80039b0:	2000      	movs	r0, #0
 80039b2:	f006 fb03 	bl	8009fbc <SetTFTText>
		    HAL_Delay(200);
 80039b6:	20c8      	movs	r0, #200	; 0xc8
 80039b8:	f001 fe74 	bl	80056a4 <HAL_Delay>

		    ad9959_write_frequency(AD9959_CHANNEL_3, tSys.AMfre);
 80039bc:	4b35      	ldr	r3, [pc, #212]	; (8003a94 <idenModuType+0xe24>)
 80039be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039c2:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 80039c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039ca:	ee17 1a90 	vmov	r1, s15
 80039ce:	2080      	movs	r0, #128	; 0x80
 80039d0:	f001 fbaa 	bl	8005128 <ad9959_write_frequency>
		    ad9959_write_phase(AD9959_CHANNEL_3, 0);
 80039d4:	2100      	movs	r1, #0
 80039d6:	2080      	movs	r0, #128	; 0x80
 80039d8:	f001 fb7e 	bl	80050d8 <ad9959_write_phase>
		    ad9959_write_amplitude(AD9959_CHANNEL_3, 184);
 80039dc:	21b8      	movs	r1, #184	; 0xb8
 80039de:	2080      	movs	r0, #128	; 0x80
 80039e0:	f001 fbe2 	bl	80051a8 <ad9959_write_amplitude>

			return AM;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e137      	b.n	8003c58 <idenModuType+0xfe8>
		}
		else if(tSys.fftNum >=5){
 80039e8:	4b2a      	ldr	r3, [pc, #168]	; (8003a94 <idenModuType+0xe24>)
 80039ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039ee:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80039f2:	2b04      	cmp	r3, #4
 80039f4:	f340 812f 	ble.w	8003c56 <idenModuType+0xfe6>

			float __Jx0 = 0,__Jx1 = 0;
 80039f8:	f04f 0300 	mov.w	r3, #0
 80039fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80039fe:	f04f 0300 	mov.w	r3, #0
 8003a02:	647b      	str	r3, [r7, #68]	; 0x44
//			int bessi0I = 0,bessi1I = 0;
//			int bessi0Index[4]={0,},bessi1Index[4]={0,},__bessi = 0;;
//			float bessi0X[4] = {0,},bessi1X[4] = {0,};

			__Jx0 = _1Vol/5/100;
 8003a04:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003a08:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8003a0c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003a10:	eddf 6a28 	vldr	s13, [pc, #160]	; 8003ab4 <idenModuType+0xe44>
 8003a14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a18:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
			__Jx1 = (_2Vol+_3Vol)/2/5/100;
 8003a1c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003a20:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003a24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a28:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003a2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a30:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8003a34:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003a38:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8003ab4 <idenModuType+0xe44>
 8003a3c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a40:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
			if(fabs(_2Vol-_3Vol) < 40){
 8003a44:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003a48:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003a4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a50:	eef0 7ae7 	vabs.f32	s15, s15
 8003a54:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8003ab8 <idenModuType+0xe48>
 8003a58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a60:	d52c      	bpl.n	8003abc <idenModuType+0xe4c>
				tSys.FMfre = (_2F + _3F) / 2 * tSys.Fs / AD_Size;
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	4413      	add	r3, r2
 8003a68:	0fda      	lsrs	r2, r3, #31
 8003a6a:	4413      	add	r3, r2
 8003a6c:	105b      	asrs	r3, r3, #1
 8003a6e:	ee07 3a90 	vmov	s15, r3
 8003a72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a76:	4b07      	ldr	r3, [pc, #28]	; (8003a94 <idenModuType+0xe24>)
 8003a78:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 8003a7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a80:	eddf 6a08 	vldr	s13, [pc, #32]	; 8003aa4 <idenModuType+0xe34>
 8003a84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a88:	4b02      	ldr	r3, [pc, #8]	; (8003a94 <idenModuType+0xe24>)
 8003a8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a8e:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
 8003a92:	e049      	b.n	8003b28 <idenModuType+0xeb8>
 8003a94:	20002208 	.word	0x20002208
 8003a98:	0801046c 	.word	0x0801046c
 8003a9c:	08010464 	.word	0x08010464
 8003aa0:	42646666 	.word	0x42646666
 8003aa4:	44800000 	.word	0x44800000
 8003aa8:	08010460 	.word	0x08010460
 8003aac:	447a0000 	.word	0x447a0000
 8003ab0:	49742400 	.word	0x49742400
 8003ab4:	42c80000 	.word	0x42c80000
 8003ab8:	42200000 	.word	0x42200000
			}
			else if(fabs(_2Vol-_3Vol) >= 40 && fabs(_3Vol - _4Vol) < 40)
 8003abc:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003ac0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003ac4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ac8:	eef0 7ae7 	vabs.f32	s15, s15
 8003acc:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8003ab8 <idenModuType+0xe48>
 8003ad0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ad8:	db26      	blt.n	8003b28 <idenModuType+0xeb8>
 8003ada:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8003ade:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003ae2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ae6:	eef0 7ae7 	vabs.f32	s15, s15
 8003aea:	ed1f 7a0d 	vldr	s14, [pc, #-52]	; 8003ab8 <idenModuType+0xe48>
 8003aee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003af6:	d517      	bpl.n	8003b28 <idenModuType+0xeb8>
			{
				tSys.FMfre = (_3F + _4F) / 2 * tSys.Fs / AD_Size;
 8003af8:	697a      	ldr	r2, [r7, #20]
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	4413      	add	r3, r2
 8003afe:	0fda      	lsrs	r2, r3, #31
 8003b00:	4413      	add	r3, r2
 8003b02:	105b      	asrs	r3, r3, #1
 8003b04:	ee07 3a90 	vmov	s15, r3
 8003b08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b0c:	4b54      	ldr	r3, [pc, #336]	; (8003c60 <idenModuType+0xff0>)
 8003b0e:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 8003b12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b16:	eddf 6a53 	vldr	s13, [pc, #332]	; 8003c64 <idenModuType+0xff4>
 8003b1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b1e:	4b50      	ldr	r3, [pc, #320]	; (8003c60 <idenModuType+0xff0>)
 8003b20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b24:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
//			else if(fabs(_2Vol-_3Vol) > 35 && fabs(_3Vol - _4Vol) > 35 && fabs()){
//				tSys.FMfre = (_2F + _4F) / 2 * tSys.Fs / AD_Size;
//			}
//			tSys.FMfre = (_2F + _3F) / 2 * tSys.Fs / AD_Size;

			get_IC();
 8003b28:	f7fd fad8 	bl	80010dc <get_IC>
			float tempK = (tSys.FMfre/1000.f - 5.0f)*50;
 8003b2c:	4b4c      	ldr	r3, [pc, #304]	; (8003c60 <idenModuType+0xff0>)
 8003b2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b32:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 8003b36:	eddf 6a4c 	vldr	s13, [pc, #304]	; 8003c68 <idenModuType+0xff8>
 8003b3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b3e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8003b42:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003b46:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8003c6c <idenModuType+0xffc>
 8003b4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b4e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
			tSys.mf = tSys.mfNum / (316 + tempK);
 8003b52:	4b43      	ldr	r3, [pc, #268]	; (8003c60 <idenModuType+0xff0>)
 8003b54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b58:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 8003b5c:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003b60:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8003c70 <idenModuType+0x1000>
 8003b64:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003b68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b6c:	4b3c      	ldr	r3, [pc, #240]	; (8003c60 <idenModuType+0xff0>)
 8003b6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b72:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
			tSys.maxFreDev = tSys.mf * tSys.FMfre/1000.f;
 8003b76:	4b3a      	ldr	r3, [pc, #232]	; (8003c60 <idenModuType+0xff0>)
 8003b78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b7c:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8003b80:	4b37      	ldr	r3, [pc, #220]	; (8003c60 <idenModuType+0xff0>)
 8003b82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b86:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003b8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b8e:	eddf 6a36 	vldr	s13, [pc, #216]	; 8003c68 <idenModuType+0xff8>
 8003b92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b96:	4b32      	ldr	r3, [pc, #200]	; (8003c60 <idenModuType+0xff0>)
 8003b98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b9c:	edc3 7a3a 	vstr	s15, [r3, #232]	; 0xe8
			tSys.fftNum = 0;
 8003ba0:	4b2f      	ldr	r3, [pc, #188]	; (8003c60 <idenModuType+0xff0>)
 8003ba2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	2300      	movs	r3, #0
 8003baa:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		    SetTFTText(0,7,"FM");
 8003bae:	4a31      	ldr	r2, [pc, #196]	; (8003c74 <idenModuType+0x1004>)
 8003bb0:	2107      	movs	r1, #7
 8003bb2:	2000      	movs	r0, #0
 8003bb4:	f006 fa02 	bl	8009fbc <SetTFTText>
		    SetTextValueFloat(0,8,tSys.mf);
 8003bb8:	4b29      	ldr	r3, [pc, #164]	; (8003c60 <idenModuType+0xff0>)
 8003bba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bbe:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003bc2:	eeb0 0a67 	vmov.f32	s0, s15
 8003bc6:	2108      	movs	r1, #8
 8003bc8:	2000      	movs	r0, #0
 8003bca:	f006 fa19 	bl	800a000 <SetTextValueFloat>
		    SetTextValueFloat(0,9,tSys.FMfre/1000.f);
 8003bce:	4b24      	ldr	r3, [pc, #144]	; (8003c60 <idenModuType+0xff0>)
 8003bd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bd4:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003bd8:	eddf 6a23 	vldr	s13, [pc, #140]	; 8003c68 <idenModuType+0xff8>
 8003bdc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003be0:	eeb0 0a47 	vmov.f32	s0, s14
 8003be4:	2109      	movs	r1, #9
 8003be6:	2000      	movs	r0, #0
 8003be8:	f006 fa0a 	bl	800a000 <SetTextValueFloat>
		    SetTextValueFloat(0,10,tSys.curCarrFre/1000000.f);
 8003bec:	4b1c      	ldr	r3, [pc, #112]	; (8003c60 <idenModuType+0xff0>)
 8003bee:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003bf2:	ee07 3a90 	vmov	s15, r3
 8003bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bfa:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8003c78 <idenModuType+0x1008>
 8003bfe:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003c02:	eeb0 0a47 	vmov.f32	s0, s14
 8003c06:	210a      	movs	r1, #10
 8003c08:	2000      	movs	r0, #0
 8003c0a:	f006 f9f9 	bl	800a000 <SetTextValueFloat>
		    SetTextValueFloat(0,13,tSys.maxFreDev);
 8003c0e:	4b14      	ldr	r3, [pc, #80]	; (8003c60 <idenModuType+0xff0>)
 8003c10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c14:	edd3 7a3a 	vldr	s15, [r3, #232]	; 0xe8
 8003c18:	eeb0 0a67 	vmov.f32	s0, s15
 8003c1c:	210d      	movs	r1, #13
 8003c1e:	2000      	movs	r0, #0
 8003c20:	f006 f9ee 	bl	800a000 <SetTextValueFloat>
		    HAL_Delay(200);
 8003c24:	20c8      	movs	r0, #200	; 0xc8
 8003c26:	f001 fd3d 	bl	80056a4 <HAL_Delay>

		    ad9959_write_frequency(AD9959_CHANNEL_3, tSys.FMfre);
 8003c2a:	4b0d      	ldr	r3, [pc, #52]	; (8003c60 <idenModuType+0xff0>)
 8003c2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c30:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003c34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c38:	ee17 1a90 	vmov	r1, s15
 8003c3c:	2080      	movs	r0, #128	; 0x80
 8003c3e:	f001 fa73 	bl	8005128 <ad9959_write_frequency>
		    ad9959_write_phase(AD9959_CHANNEL_3, 0);
 8003c42:	2100      	movs	r1, #0
 8003c44:	2080      	movs	r0, #128	; 0x80
 8003c46:	f001 fa47 	bl	80050d8 <ad9959_write_phase>
		    ad9959_write_amplitude(AD9959_CHANNEL_3, 184);
 8003c4a:	21b8      	movs	r1, #184	; 0xb8
 8003c4c:	2080      	movs	r0, #128	; 0x80
 8003c4e:	f001 faab 	bl	80051a8 <ad9959_write_amplitude>

			return FM;
 8003c52:	2302      	movs	r3, #2
 8003c54:	e000      	b.n	8003c58 <idenModuType+0xfe8>
		}
	}
	return  No;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3750      	adds	r7, #80	; 0x50
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	20002208 	.word	0x20002208
 8003c64:	44800000 	.word	0x44800000
 8003c68:	447a0000 	.word	0x447a0000
 8003c6c:	42480000 	.word	0x42480000
 8003c70:	439e0000 	.word	0x439e0000
 8003c74:	08010468 	.word	0x08010468
 8003c78:	49742400 	.word	0x49742400

08003c7c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003c82:	2300      	movs	r3, #0
 8003c84:	607b      	str	r3, [r7, #4]
 8003c86:	4b0c      	ldr	r3, [pc, #48]	; (8003cb8 <MX_DMA_Init+0x3c>)
 8003c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8a:	4a0b      	ldr	r2, [pc, #44]	; (8003cb8 <MX_DMA_Init+0x3c>)
 8003c8c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003c90:	6313      	str	r3, [r2, #48]	; 0x30
 8003c92:	4b09      	ldr	r3, [pc, #36]	; (8003cb8 <MX_DMA_Init+0x3c>)
 8003c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c9a:	607b      	str	r3, [r7, #4]
 8003c9c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 0);
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	2101      	movs	r1, #1
 8003ca2:	2039      	movs	r0, #57	; 0x39
 8003ca4:	f001 fdfd 	bl	80058a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8003ca8:	2039      	movs	r0, #57	; 0x39
 8003caa:	f001 fe16 	bl	80058da <HAL_NVIC_EnableIRQ>

}
 8003cae:	bf00      	nop
 8003cb0:	3708      	adds	r7, #8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	40023800 	.word	0x40023800

08003cbc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b08e      	sub	sp, #56	; 0x38
 8003cc0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	601a      	str	r2, [r3, #0]
 8003cca:	605a      	str	r2, [r3, #4]
 8003ccc:	609a      	str	r2, [r3, #8]
 8003cce:	60da      	str	r2, [r3, #12]
 8003cd0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	623b      	str	r3, [r7, #32]
 8003cd6:	4b91      	ldr	r3, [pc, #580]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cda:	4a90      	ldr	r2, [pc, #576]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003cdc:	f043 0310 	orr.w	r3, r3, #16
 8003ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ce2:	4b8e      	ldr	r3, [pc, #568]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce6:	f003 0310 	and.w	r3, r3, #16
 8003cea:	623b      	str	r3, [r7, #32]
 8003cec:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cee:	2300      	movs	r3, #0
 8003cf0:	61fb      	str	r3, [r7, #28]
 8003cf2:	4b8a      	ldr	r3, [pc, #552]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf6:	4a89      	ldr	r2, [pc, #548]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003cf8:	f043 0304 	orr.w	r3, r3, #4
 8003cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8003cfe:	4b87      	ldr	r3, [pc, #540]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d02:	f003 0304 	and.w	r3, r3, #4
 8003d06:	61fb      	str	r3, [r7, #28]
 8003d08:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	61bb      	str	r3, [r7, #24]
 8003d0e:	4b83      	ldr	r3, [pc, #524]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d12:	4a82      	ldr	r2, [pc, #520]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d14:	f043 0320 	orr.w	r3, r3, #32
 8003d18:	6313      	str	r3, [r2, #48]	; 0x30
 8003d1a:	4b80      	ldr	r3, [pc, #512]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1e:	f003 0320 	and.w	r3, r3, #32
 8003d22:	61bb      	str	r3, [r7, #24]
 8003d24:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003d26:	2300      	movs	r3, #0
 8003d28:	617b      	str	r3, [r7, #20]
 8003d2a:	4b7c      	ldr	r3, [pc, #496]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2e:	4a7b      	ldr	r2, [pc, #492]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d34:	6313      	str	r3, [r2, #48]	; 0x30
 8003d36:	4b79      	ldr	r3, [pc, #484]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d3e:	617b      	str	r3, [r7, #20]
 8003d40:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d42:	2300      	movs	r3, #0
 8003d44:	613b      	str	r3, [r7, #16]
 8003d46:	4b75      	ldr	r3, [pc, #468]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d4a:	4a74      	ldr	r2, [pc, #464]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d4c:	f043 0301 	orr.w	r3, r3, #1
 8003d50:	6313      	str	r3, [r2, #48]	; 0x30
 8003d52:	4b72      	ldr	r3, [pc, #456]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d56:	f003 0301 	and.w	r3, r3, #1
 8003d5a:	613b      	str	r3, [r7, #16]
 8003d5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d5e:	2300      	movs	r3, #0
 8003d60:	60fb      	str	r3, [r7, #12]
 8003d62:	4b6e      	ldr	r3, [pc, #440]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d66:	4a6d      	ldr	r2, [pc, #436]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d68:	f043 0302 	orr.w	r3, r3, #2
 8003d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8003d6e:	4b6b      	ldr	r3, [pc, #428]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	60fb      	str	r3, [r7, #12]
 8003d78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	60bb      	str	r3, [r7, #8]
 8003d7e:	4b67      	ldr	r3, [pc, #412]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d82:	4a66      	ldr	r2, [pc, #408]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d84:	f043 0308 	orr.w	r3, r3, #8
 8003d88:	6313      	str	r3, [r2, #48]	; 0x30
 8003d8a:	4b64      	ldr	r3, [pc, #400]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d8e:	f003 0308 	and.w	r3, r3, #8
 8003d92:	60bb      	str	r3, [r7, #8]
 8003d94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003d96:	2300      	movs	r3, #0
 8003d98:	607b      	str	r3, [r7, #4]
 8003d9a:	4b60      	ldr	r3, [pc, #384]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9e:	4a5f      	ldr	r2, [pc, #380]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003da0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003da4:	6313      	str	r3, [r2, #48]	; 0x30
 8003da6:	4b5d      	ldr	r3, [pc, #372]	; (8003f1c <MX_GPIO_Init+0x260>)
 8003da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dae:	607b      	str	r3, [r7, #4]
 8003db0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AD9959_SDIO2_Pin|AD9959_SDIO1_Pin|AD9959_SDIO3_Pin|DAC8563_SCK_Pin
 8003db2:	2200      	movs	r2, #0
 8003db4:	f24c 0170 	movw	r1, #49264	; 0xc070
 8003db8:	4859      	ldr	r0, [pc, #356]	; (8003f20 <MX_GPIO_Init+0x264>)
 8003dba:	f002 fb63 	bl	8006484 <HAL_GPIO_WritePin>
                          |DAC8563_LD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, AD9959_SDIO0_Pin|AD9959_SCLK_Pin|AD9959_PS3_Pin|AD9959_CS_Pin
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003dc4:	4857      	ldr	r0, [pc, #348]	; (8003f24 <MX_GPIO_Init+0x268>)
 8003dc6:	f002 fb5d 	bl	8006484 <HAL_GPIO_WritePin>
                          |AD9959_PS2_Pin|AD9959_UPDATE_Pin|AD9959_PS1_Pin|AD9959_RESET_Pin
                          |AD9959_PS0_Pin|AD9959_PDC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W25QXX_CS_GPIO_Port, W25QXX_CS_Pin, GPIO_PIN_SET);
 8003dca:	2201      	movs	r2, #1
 8003dcc:	2110      	movs	r1, #16
 8003dce:	4856      	ldr	r0, [pc, #344]	; (8003f28 <MX_GPIO_Init+0x26c>)
 8003dd0:	f002 fb58 	bl	8006484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DAC8563_SYN_Pin|DAC8563_DIN_Pin|DAC8563_CLR_Pin, GPIO_PIN_RESET);
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8003dda:	4854      	ldr	r0, [pc, #336]	; (8003f2c <MX_GPIO_Init+0x270>)
 8003ddc:	f002 fb52 	bl	8006484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADS8688_DAISY_GPIO_Port, ADS8688_DAISY_Pin, GPIO_PIN_RESET);
 8003de0:	2200      	movs	r2, #0
 8003de2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003de6:	4852      	ldr	r0, [pc, #328]	; (8003f30 <MX_GPIO_Init+0x274>)
 8003de8:	f002 fb4c 	bl	8006484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ADS8688_RST_Pin|ADS8688_CS_Pin, GPIO_PIN_SET);
 8003dec:	2201      	movs	r2, #1
 8003dee:	210c      	movs	r1, #12
 8003df0:	4850      	ldr	r0, [pc, #320]	; (8003f34 <MX_GPIO_Init+0x278>)
 8003df2:	f002 fb47 	bl	8006484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ADS8688_GND_Pin|ADS8688_GNDD5_Pin, GPIO_PIN_RESET);
 8003df6:	2200      	movs	r2, #0
 8003df8:	2130      	movs	r1, #48	; 0x30
 8003dfa:	484e      	ldr	r0, [pc, #312]	; (8003f34 <MX_GPIO_Init+0x278>)
 8003dfc:	f002 fb42 	bl	8006484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8003e00:	2200      	movs	r2, #0
 8003e02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003e06:	484c      	ldr	r0, [pc, #304]	; (8003f38 <MX_GPIO_Init+0x27c>)
 8003e08:	f002 fb3c 	bl	8006484 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = AD9959_SDIO2_Pin|AD9959_SDIO1_Pin|AD9959_SDIO3_Pin;
 8003e0c:	2370      	movs	r3, #112	; 0x70
 8003e0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e10:	2301      	movs	r3, #1
 8003e12:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e14:	2300      	movs	r3, #0
 8003e16:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e18:	2302      	movs	r3, #2
 8003e1a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003e1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e20:	4619      	mov	r1, r3
 8003e22:	483f      	ldr	r0, [pc, #252]	; (8003f20 <MX_GPIO_Init+0x264>)
 8003e24:	f002 f992 	bl	800614c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin
                           PFPin PFPin */
  GPIO_InitStruct.Pin = AD9959_SDIO0_Pin|AD9959_SCLK_Pin|AD9959_PS3_Pin|AD9959_CS_Pin
 8003e28:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003e2c:	627b      	str	r3, [r7, #36]	; 0x24
                          |AD9959_PS2_Pin|AD9959_UPDATE_Pin|AD9959_PS1_Pin|AD9959_RESET_Pin
                          |AD9959_PS0_Pin|AD9959_PDC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e32:	2300      	movs	r3, #0
 8003e34:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e36:	2302      	movs	r3, #2
 8003e38:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003e3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e3e:	4619      	mov	r1, r3
 8003e40:	4838      	ldr	r0, [pc, #224]	; (8003f24 <MX_GPIO_Init+0x268>)
 8003e42:	f002 f983 	bl	800614c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = W25QXX_CS_Pin;
 8003e46:	2310      	movs	r3, #16
 8003e48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e52:	2303      	movs	r3, #3
 8003e54:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(W25QXX_CS_GPIO_Port, &GPIO_InitStruct);
 8003e56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	4832      	ldr	r0, [pc, #200]	; (8003f28 <MX_GPIO_Init+0x26c>)
 8003e5e:	f002 f975 	bl	800614c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = DAC8563_SCK_Pin|DAC8563_LD_Pin;
 8003e62:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003e66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e70:	2303      	movs	r3, #3
 8003e72:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003e74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e78:	4619      	mov	r1, r3
 8003e7a:	4829      	ldr	r0, [pc, #164]	; (8003f20 <MX_GPIO_Init+0x264>)
 8003e7c:	f002 f966 	bl	800614c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DAC8563_SYN_Pin|DAC8563_DIN_Pin|DAC8563_CLR_Pin;
 8003e80:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003e84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e86:	2301      	movs	r3, #1
 8003e88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e96:	4619      	mov	r1, r3
 8003e98:	4824      	ldr	r0, [pc, #144]	; (8003f2c <MX_GPIO_Init+0x270>)
 8003e9a:	f002 f957 	bl	800614c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADS8688_DAISY_Pin;
 8003e9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ea2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eac:	2300      	movs	r3, #0
 8003eae:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ADS8688_DAISY_GPIO_Port, &GPIO_InitStruct);
 8003eb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	481e      	ldr	r0, [pc, #120]	; (8003f30 <MX_GPIO_Init+0x274>)
 8003eb8:	f002 f948 	bl	800614c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = ADS8688_RST_Pin|ADS8688_GND_Pin|ADS8688_GNDD5_Pin;
 8003ebc:	2334      	movs	r3, #52	; 0x34
 8003ebe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ecc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	4818      	ldr	r0, [pc, #96]	; (8003f34 <MX_GPIO_Init+0x278>)
 8003ed4:	f002 f93a 	bl	800614c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADS8688_CS_Pin;
 8003ed8:	2308      	movs	r3, #8
 8003eda:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003edc:	2301      	movs	r3, #1
 8003ede:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ADS8688_CS_GPIO_Port, &GPIO_InitStruct);
 8003ee8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003eec:	4619      	mov	r1, r3
 8003eee:	4811      	ldr	r0, [pc, #68]	; (8003f34 <MX_GPIO_Init+0x278>)
 8003ef0:	f002 f92c 	bl	800614c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8003ef4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ef8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003efa:	2301      	movs	r3, #1
 8003efc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003efe:	2300      	movs	r3, #0
 8003f00:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f02:	2300      	movs	r3, #0
 8003f04:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8003f06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	480a      	ldr	r0, [pc, #40]	; (8003f38 <MX_GPIO_Init+0x27c>)
 8003f0e:	f002 f91d 	bl	800614c <HAL_GPIO_Init>

}
 8003f12:	bf00      	nop
 8003f14:	3738      	adds	r7, #56	; 0x38
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	40023800 	.word	0x40023800
 8003f20:	40021000 	.word	0x40021000
 8003f24:	40021400 	.word	0x40021400
 8003f28:	40020800 	.word	0x40020800
 8003f2c:	40020400 	.word	0x40020400
 8003f30:	40020000 	.word	0x40020000
 8003f34:	40020c00 	.word	0x40020c00
 8003f38:	40021800 	.word	0x40021800

08003f3c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003f40:	4b12      	ldr	r3, [pc, #72]	; (8003f8c <MX_I2C1_Init+0x50>)
 8003f42:	4a13      	ldr	r2, [pc, #76]	; (8003f90 <MX_I2C1_Init+0x54>)
 8003f44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003f46:	4b11      	ldr	r3, [pc, #68]	; (8003f8c <MX_I2C1_Init+0x50>)
 8003f48:	4a12      	ldr	r2, [pc, #72]	; (8003f94 <MX_I2C1_Init+0x58>)
 8003f4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003f4c:	4b0f      	ldr	r3, [pc, #60]	; (8003f8c <MX_I2C1_Init+0x50>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003f52:	4b0e      	ldr	r3, [pc, #56]	; (8003f8c <MX_I2C1_Init+0x50>)
 8003f54:	2200      	movs	r2, #0
 8003f56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003f58:	4b0c      	ldr	r3, [pc, #48]	; (8003f8c <MX_I2C1_Init+0x50>)
 8003f5a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003f5e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003f60:	4b0a      	ldr	r3, [pc, #40]	; (8003f8c <MX_I2C1_Init+0x50>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003f66:	4b09      	ldr	r3, [pc, #36]	; (8003f8c <MX_I2C1_Init+0x50>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003f6c:	4b07      	ldr	r3, [pc, #28]	; (8003f8c <MX_I2C1_Init+0x50>)
 8003f6e:	2200      	movs	r2, #0
 8003f70:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003f72:	4b06      	ldr	r3, [pc, #24]	; (8003f8c <MX_I2C1_Init+0x50>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003f78:	4804      	ldr	r0, [pc, #16]	; (8003f8c <MX_I2C1_Init+0x50>)
 8003f7a:	f002 fa9d 	bl	80064b8 <HAL_I2C_Init>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d001      	beq.n	8003f88 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003f84:	f000 f9a4 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003f88:	bf00      	nop
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	200032f4 	.word	0x200032f4
 8003f90:	40005400 	.word	0x40005400
 8003f94:	000186a0 	.word	0x000186a0

08003f98 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b08a      	sub	sp, #40	; 0x28
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fa0:	f107 0314 	add.w	r3, r7, #20
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	601a      	str	r2, [r3, #0]
 8003fa8:	605a      	str	r2, [r3, #4]
 8003faa:	609a      	str	r2, [r3, #8]
 8003fac:	60da      	str	r2, [r3, #12]
 8003fae:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a19      	ldr	r2, [pc, #100]	; (800401c <HAL_I2C_MspInit+0x84>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d12b      	bne.n	8004012 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fba:	2300      	movs	r3, #0
 8003fbc:	613b      	str	r3, [r7, #16]
 8003fbe:	4b18      	ldr	r3, [pc, #96]	; (8004020 <HAL_I2C_MspInit+0x88>)
 8003fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc2:	4a17      	ldr	r2, [pc, #92]	; (8004020 <HAL_I2C_MspInit+0x88>)
 8003fc4:	f043 0302 	orr.w	r3, r3, #2
 8003fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8003fca:	4b15      	ldr	r3, [pc, #84]	; (8004020 <HAL_I2C_MspInit+0x88>)
 8003fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fce:	f003 0302 	and.w	r3, r3, #2
 8003fd2:	613b      	str	r3, [r7, #16]
 8003fd4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = AT24CXX_SCL_Pin|AT24CXX_SDA_Pin;
 8003fd6:	23c0      	movs	r3, #192	; 0xc0
 8003fd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003fda:	2312      	movs	r3, #18
 8003fdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003fe6:	2304      	movs	r3, #4
 8003fe8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fea:	f107 0314 	add.w	r3, r7, #20
 8003fee:	4619      	mov	r1, r3
 8003ff0:	480c      	ldr	r0, [pc, #48]	; (8004024 <HAL_I2C_MspInit+0x8c>)
 8003ff2:	f002 f8ab 	bl	800614c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	60fb      	str	r3, [r7, #12]
 8003ffa:	4b09      	ldr	r3, [pc, #36]	; (8004020 <HAL_I2C_MspInit+0x88>)
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffe:	4a08      	ldr	r2, [pc, #32]	; (8004020 <HAL_I2C_MspInit+0x88>)
 8004000:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004004:	6413      	str	r3, [r2, #64]	; 0x40
 8004006:	4b06      	ldr	r3, [pc, #24]	; (8004020 <HAL_I2C_MspInit+0x88>)
 8004008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800400e:	60fb      	str	r3, [r7, #12]
 8004010:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004012:	bf00      	nop
 8004014:	3728      	adds	r7, #40	; 0x28
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	40005400 	.word	0x40005400
 8004020:	40023800 	.word	0x40023800
 8004024:	40020400 	.word	0x40020400

08004028 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800402c:	f001 fac8 	bl	80055c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004030:	f000 f84c 	bl	80040cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004034:	f7ff fe42 	bl	8003cbc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8004038:	f000 fd5e 	bl	8004af8 <MX_USART2_UART_Init>
  MX_DMA_Init();
 800403c:	f7ff fe1e 	bl	8003c7c <MX_DMA_Init>
  MX_USART6_UART_Init();
 8004040:	f000 fdae 	bl	8004ba0 <MX_USART6_UART_Init>
  MX_USART3_UART_Init();
 8004044:	f000 fd82 	bl	8004b4c <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8004048:	f000 fc42 	bl	80048d0 <MX_TIM6_Init>
  MX_I2C1_Init();
 800404c:	f7ff ff76 	bl	8003f3c <MX_I2C1_Init>
  MX_SPI1_Init();
 8004050:	f000 f944 	bl	80042dc <MX_SPI1_Init>
  MX_SPI3_Init();
 8004054:	f000 f978 	bl	8004348 <MX_SPI3_Init>
  MX_TIM3_Init();
 8004058:	f000 fbee 	bl	8004838 <MX_TIM3_Init>
  MX_TIM2_Init();
 800405c:	f000 fb7c 	bl	8004758 <MX_TIM2_Init>
  MX_TIM7_Init();
 8004060:	f000 fc74 	bl	800494c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  delay_init(168);
 8004064:	20a8      	movs	r0, #168	; 0xa8
 8004066:	f7fd f85f 	bl	8001128 <delay_init>
  sysInit();
 800406a:	f7fd f8c7 	bl	80011fc <sysInit>
  TFT_Init();
 800406e:	f006 fa95 	bl	800a59c <TFT_Init>
  ADS8688_Init(&ads8688, &hspi3, ADS8688_CS_GPIO_Port, ADS8688_CS_Pin);
 8004072:	2308      	movs	r3, #8
 8004074:	4a10      	ldr	r2, [pc, #64]	; (80040b8 <main+0x90>)
 8004076:	4911      	ldr	r1, [pc, #68]	; (80040bc <main+0x94>)
 8004078:	4811      	ldr	r0, [pc, #68]	; (80040c0 <main+0x98>)
 800407a:	f001 f8c9 	bl	8005210 <ADS8688_Init>
  ad9959_init();
 800407e:	f000 fef1 	bl	8004e64 <ad9959_init>
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
 8004082:	2100      	movs	r1, #0
 8004084:	480f      	ldr	r0, [pc, #60]	; (80040c4 <main+0x9c>)
 8004086:	f003 fc57 	bl	8007938 <HAL_TIM_IC_Start_IT>

    /* USER CODE BEGIN 3 */
	if(tSys.mode == waitMeasure){

	}
	if(tSys.mode == measureAM){
 800408a:	4b0f      	ldr	r3, [pc, #60]	; (80040c8 <main+0xa0>)
 800408c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004090:	2b01      	cmp	r3, #1
 8004092:	d101      	bne.n	8004098 <main+0x70>
		__measureAM();
 8004094:	f7fd f928 	bl	80012e8 <__measureAM>
	}
	if(tSys.mode == measureFM){
 8004098:	4b0b      	ldr	r3, [pc, #44]	; (80040c8 <main+0xa0>)
 800409a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d101      	bne.n	80040a6 <main+0x7e>
		__measureFM();
 80040a2:	f7fd fceb 	bl	8001a7c <__measureFM>
	}
	if(tSys.mode == measureAuto){
 80040a6:	4b08      	ldr	r3, [pc, #32]	; (80040c8 <main+0xa0>)
 80040a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80040ac:	2b03      	cmp	r3, #3
 80040ae:	d1ec      	bne.n	800408a <main+0x62>
		idenModuType();
 80040b0:	f7fe fdde 	bl	8002c70 <idenModuType>
	if(tSys.mode == waitMeasure){
 80040b4:	e7e9      	b.n	800408a <main+0x62>
 80040b6:	bf00      	nop
 80040b8:	40020c00 	.word	0x40020c00
 80040bc:	200033a0 	.word	0x200033a0
 80040c0:	2000364c 	.word	0x2000364c
 80040c4:	200033fc 	.word	0x200033fc
 80040c8:	20002208 	.word	0x20002208

080040cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b094      	sub	sp, #80	; 0x50
 80040d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80040d2:	f107 0320 	add.w	r3, r7, #32
 80040d6:	2230      	movs	r2, #48	; 0x30
 80040d8:	2100      	movs	r1, #0
 80040da:	4618      	mov	r0, r3
 80040dc:	f007 fcc2 	bl	800ba64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80040e0:	f107 030c 	add.w	r3, r7, #12
 80040e4:	2200      	movs	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]
 80040e8:	605a      	str	r2, [r3, #4]
 80040ea:	609a      	str	r2, [r3, #8]
 80040ec:	60da      	str	r2, [r3, #12]
 80040ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80040f0:	2300      	movs	r3, #0
 80040f2:	60bb      	str	r3, [r7, #8]
 80040f4:	4b28      	ldr	r3, [pc, #160]	; (8004198 <SystemClock_Config+0xcc>)
 80040f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f8:	4a27      	ldr	r2, [pc, #156]	; (8004198 <SystemClock_Config+0xcc>)
 80040fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040fe:	6413      	str	r3, [r2, #64]	; 0x40
 8004100:	4b25      	ldr	r3, [pc, #148]	; (8004198 <SystemClock_Config+0xcc>)
 8004102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004108:	60bb      	str	r3, [r7, #8]
 800410a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800410c:	2300      	movs	r3, #0
 800410e:	607b      	str	r3, [r7, #4]
 8004110:	4b22      	ldr	r3, [pc, #136]	; (800419c <SystemClock_Config+0xd0>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a21      	ldr	r2, [pc, #132]	; (800419c <SystemClock_Config+0xd0>)
 8004116:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800411a:	6013      	str	r3, [r2, #0]
 800411c:	4b1f      	ldr	r3, [pc, #124]	; (800419c <SystemClock_Config+0xd0>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004124:	607b      	str	r3, [r7, #4]
 8004126:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004128:	2301      	movs	r3, #1
 800412a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800412c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004130:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004132:	2302      	movs	r3, #2
 8004134:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004136:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800413a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800413c:	2304      	movs	r3, #4
 800413e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004140:	23a8      	movs	r3, #168	; 0xa8
 8004142:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004144:	2302      	movs	r3, #2
 8004146:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004148:	2304      	movs	r3, #4
 800414a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800414c:	f107 0320 	add.w	r3, r7, #32
 8004150:	4618      	mov	r0, r3
 8004152:	f002 faf5 	bl	8006740 <HAL_RCC_OscConfig>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d001      	beq.n	8004160 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800415c:	f000 f8b8 	bl	80042d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004160:	230f      	movs	r3, #15
 8004162:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004164:	2302      	movs	r3, #2
 8004166:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004168:	2300      	movs	r3, #0
 800416a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800416c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004170:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004172:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004176:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004178:	f107 030c 	add.w	r3, r7, #12
 800417c:	2105      	movs	r1, #5
 800417e:	4618      	mov	r0, r3
 8004180:	f002 fd56 	bl	8006c30 <HAL_RCC_ClockConfig>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d001      	beq.n	800418e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800418a:	f000 f8a1 	bl	80042d0 <Error_Handler>
  }
}
 800418e:	bf00      	nop
 8004190:	3750      	adds	r7, #80	; 0x50
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	40023800 	.word	0x40023800
 800419c:	40007000 	.word	0x40007000

080041a0 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041b0:	d126      	bne.n	8004200 <HAL_TIM_IC_CaptureCallback+0x60>
		if(htim->Channel==HAL_TIM_ACTIVE_CHANNEL_1){
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	7f1b      	ldrb	r3, [r3, #28]
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d122      	bne.n	8004200 <HAL_TIM_IC_CaptureCallback+0x60>
			tSys.mfNum ++;
 80041ba:	4b14      	ldr	r3, [pc, #80]	; (800420c <HAL_TIM_IC_CaptureCallback+0x6c>)
 80041bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041c0:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 80041c4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80041c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80041cc:	4b0f      	ldr	r3, [pc, #60]	; (800420c <HAL_TIM_IC_CaptureCallback+0x6c>)
 80041ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041d2:	edc3 7a36 	vstr	s15, [r3, #216]	; 0xd8
			if(tSys.mfNum > 10000000){
 80041d6:	4b0d      	ldr	r3, [pc, #52]	; (800420c <HAL_TIM_IC_CaptureCallback+0x6c>)
 80041d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041dc:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 80041e0:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8004210 <HAL_TIM_IC_CaptureCallback+0x70>
 80041e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041ec:	dc00      	bgt.n	80041f0 <HAL_TIM_IC_CaptureCallback+0x50>
				tSys.mfNum = 0;
			}
		}
	}
}
 80041ee:	e007      	b.n	8004200 <HAL_TIM_IC_CaptureCallback+0x60>
				tSys.mfNum = 0;
 80041f0:	4b06      	ldr	r3, [pc, #24]	; (800420c <HAL_TIM_IC_CaptureCallback+0x6c>)
 80041f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041f6:	461a      	mov	r2, r3
 80041f8:	f04f 0300 	mov.w	r3, #0
 80041fc:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr
 800420c:	20002208 	.word	0x20002208
 8004210:	4b189680 	.word	0x4b189680

08004214 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af02      	add	r7, sp, #8
 800421a:	6078      	str	r0, [r7, #4]
    if(htim == &htim3){
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4a25      	ldr	r2, [pc, #148]	; (80042b4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d133      	bne.n	800428c <HAL_TIM_PeriodElapsedCallback+0x78>
    	uint8_t rxbuf[4] = {0};
 8004224:	2300      	movs	r3, #0
 8004226:	60fb      	str	r3, [r7, #12]
    	uint8_t txbuf=0;
 8004228:	2300      	movs	r3, #0
 800422a:	72fb      	strb	r3, [r7, #11]
        if(pAD_arr < pAD_arr_end)
 800422c:	4b22      	ldr	r3, [pc, #136]	; (80042b8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	4b22      	ldr	r3, [pc, #136]	; (80042bc <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	429a      	cmp	r2, r3
 8004236:	d229      	bcs.n	800428c <HAL_TIM_PeriodElapsedCallback+0x78>
        {
        	SAMPLE_END;
 8004238:	2201      	movs	r2, #1
 800423a:	2108      	movs	r1, #8
 800423c:	4820      	ldr	r0, [pc, #128]	; (80042c0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800423e:	f002 f921 	bl	8006484 <HAL_GPIO_WritePin>
			SAMPLE_BEGIN;
 8004242:	2200      	movs	r2, #0
 8004244:	2108      	movs	r1, #8
 8004246:	481e      	ldr	r0, [pc, #120]	; (80042c0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8004248:	f002 f91c 	bl	8006484 <HAL_GPIO_WritePin>
        	HAL_SPI_TransmitReceive(&hspi3, &txbuf, rxbuf, 2,2);
 800424c:	f107 020c 	add.w	r2, r7, #12
 8004250:	f107 010b 	add.w	r1, r7, #11
 8004254:	2302      	movs	r3, #2
 8004256:	9300      	str	r3, [sp, #0]
 8004258:	2302      	movs	r3, #2
 800425a:	481a      	ldr	r0, [pc, #104]	; (80042c4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800425c:	f002 ff91 	bl	8007182 <HAL_SPI_TransmitReceive>
        	*pAD_arr++ = (*(u16*)(&rxbuf[2])-ADS8688_ZERO)*AD_mV_Scale;
 8004260:	f107 030c 	add.w	r3, r7, #12
 8004264:	3302      	adds	r3, #2
 8004266:	881b      	ldrh	r3, [r3, #0]
 8004268:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 800426c:	3b7f      	subs	r3, #127	; 0x7f
 800426e:	ee07 3a90 	vmov	s15, r3
 8004272:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004276:	4b10      	ldr	r3, [pc, #64]	; (80042b8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	1d1a      	adds	r2, r3, #4
 800427c:	490e      	ldr	r1, [pc, #56]	; (80042b8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800427e:	600a      	str	r2, [r1, #0]
 8004280:	eeb5 7a04 	vmov.f32	s14, #84	; 0x3ea00000  0.3125000
 8004284:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004288:	edc3 7a00 	vstr	s15, [r3]
        }
    }
    if(htim == &htim7){
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	4a0e      	ldr	r2, [pc, #56]	; (80042c8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d10a      	bne.n	80042aa <HAL_TIM_PeriodElapsedCallback+0x96>
    	tSys.fmFlag++;
 8004294:	4b0d      	ldr	r3, [pc, #52]	; (80042cc <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8004296:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800429a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800429e:	3301      	adds	r3, #1
 80042a0:	4a0a      	ldr	r2, [pc, #40]	; (80042cc <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80042a2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80042a6:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
//    	if(tSys.fmFlag > 2){
////    		HAL_TIM_Base_Stop_IT(&htim7);
//    	}
    }
}
 80042aa:	bf00      	nop
 80042ac:	3710      	adds	r7, #16
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	20003444 	.word	0x20003444
 80042b8:	200021fc 	.word	0x200021fc
 80042bc:	20002200 	.word	0x20002200
 80042c0:	40020c00 	.word	0x40020c00
 80042c4:	200033a0 	.word	0x200033a0
 80042c8:	200034d4 	.word	0x200034d4
 80042cc:	20002208 	.word	0x20002208

080042d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80042d0:	b480      	push	{r7}
 80042d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80042d4:	b672      	cpsid	i
}
 80042d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80042d8:	e7fe      	b.n	80042d8 <Error_Handler+0x8>
	...

080042dc <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80042e0:	4b17      	ldr	r3, [pc, #92]	; (8004340 <MX_SPI1_Init+0x64>)
 80042e2:	4a18      	ldr	r2, [pc, #96]	; (8004344 <MX_SPI1_Init+0x68>)
 80042e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80042e6:	4b16      	ldr	r3, [pc, #88]	; (8004340 <MX_SPI1_Init+0x64>)
 80042e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80042ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80042ee:	4b14      	ldr	r3, [pc, #80]	; (8004340 <MX_SPI1_Init+0x64>)
 80042f0:	2200      	movs	r2, #0
 80042f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80042f4:	4b12      	ldr	r3, [pc, #72]	; (8004340 <MX_SPI1_Init+0x64>)
 80042f6:	2200      	movs	r2, #0
 80042f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80042fa:	4b11      	ldr	r3, [pc, #68]	; (8004340 <MX_SPI1_Init+0x64>)
 80042fc:	2202      	movs	r2, #2
 80042fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004300:	4b0f      	ldr	r3, [pc, #60]	; (8004340 <MX_SPI1_Init+0x64>)
 8004302:	2201      	movs	r2, #1
 8004304:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004306:	4b0e      	ldr	r3, [pc, #56]	; (8004340 <MX_SPI1_Init+0x64>)
 8004308:	f44f 7200 	mov.w	r2, #512	; 0x200
 800430c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800430e:	4b0c      	ldr	r3, [pc, #48]	; (8004340 <MX_SPI1_Init+0x64>)
 8004310:	2238      	movs	r2, #56	; 0x38
 8004312:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004314:	4b0a      	ldr	r3, [pc, #40]	; (8004340 <MX_SPI1_Init+0x64>)
 8004316:	2200      	movs	r2, #0
 8004318:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800431a:	4b09      	ldr	r3, [pc, #36]	; (8004340 <MX_SPI1_Init+0x64>)
 800431c:	2200      	movs	r2, #0
 800431e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004320:	4b07      	ldr	r3, [pc, #28]	; (8004340 <MX_SPI1_Init+0x64>)
 8004322:	2200      	movs	r2, #0
 8004324:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004326:	4b06      	ldr	r3, [pc, #24]	; (8004340 <MX_SPI1_Init+0x64>)
 8004328:	220a      	movs	r2, #10
 800432a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800432c:	4804      	ldr	r0, [pc, #16]	; (8004340 <MX_SPI1_Init+0x64>)
 800432e:	f002 fe9f 	bl	8007070 <HAL_SPI_Init>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d001      	beq.n	800433c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004338:	f7ff ffca 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800433c:	bf00      	nop
 800433e:	bd80      	pop	{r7, pc}
 8004340:	20003348 	.word	0x20003348
 8004344:	40013000 	.word	0x40013000

08004348 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800434c:	4b18      	ldr	r3, [pc, #96]	; (80043b0 <MX_SPI3_Init+0x68>)
 800434e:	4a19      	ldr	r2, [pc, #100]	; (80043b4 <MX_SPI3_Init+0x6c>)
 8004350:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004352:	4b17      	ldr	r3, [pc, #92]	; (80043b0 <MX_SPI3_Init+0x68>)
 8004354:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004358:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800435a:	4b15      	ldr	r3, [pc, #84]	; (80043b0 <MX_SPI3_Init+0x68>)
 800435c:	2200      	movs	r2, #0
 800435e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8004360:	4b13      	ldr	r3, [pc, #76]	; (80043b0 <MX_SPI3_Init+0x68>)
 8004362:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004366:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004368:	4b11      	ldr	r3, [pc, #68]	; (80043b0 <MX_SPI3_Init+0x68>)
 800436a:	2200      	movs	r2, #0
 800436c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800436e:	4b10      	ldr	r3, [pc, #64]	; (80043b0 <MX_SPI3_Init+0x68>)
 8004370:	2201      	movs	r2, #1
 8004372:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004374:	4b0e      	ldr	r3, [pc, #56]	; (80043b0 <MX_SPI3_Init+0x68>)
 8004376:	f44f 7200 	mov.w	r2, #512	; 0x200
 800437a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800437c:	4b0c      	ldr	r3, [pc, #48]	; (80043b0 <MX_SPI3_Init+0x68>)
 800437e:	2200      	movs	r2, #0
 8004380:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004382:	4b0b      	ldr	r3, [pc, #44]	; (80043b0 <MX_SPI3_Init+0x68>)
 8004384:	2200      	movs	r2, #0
 8004386:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004388:	4b09      	ldr	r3, [pc, #36]	; (80043b0 <MX_SPI3_Init+0x68>)
 800438a:	2200      	movs	r2, #0
 800438c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800438e:	4b08      	ldr	r3, [pc, #32]	; (80043b0 <MX_SPI3_Init+0x68>)
 8004390:	2200      	movs	r2, #0
 8004392:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8004394:	4b06      	ldr	r3, [pc, #24]	; (80043b0 <MX_SPI3_Init+0x68>)
 8004396:	220a      	movs	r2, #10
 8004398:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800439a:	4805      	ldr	r0, [pc, #20]	; (80043b0 <MX_SPI3_Init+0x68>)
 800439c:	f002 fe68 	bl	8007070 <HAL_SPI_Init>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d001      	beq.n	80043aa <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 80043a6:	f7ff ff93 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80043aa:	bf00      	nop
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	200033a0 	.word	0x200033a0
 80043b4:	40003c00 	.word	0x40003c00

080043b8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b08c      	sub	sp, #48	; 0x30
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043c0:	f107 031c 	add.w	r3, r7, #28
 80043c4:	2200      	movs	r2, #0
 80043c6:	601a      	str	r2, [r3, #0]
 80043c8:	605a      	str	r2, [r3, #4]
 80043ca:	609a      	str	r2, [r3, #8]
 80043cc:	60da      	str	r2, [r3, #12]
 80043ce:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a32      	ldr	r2, [pc, #200]	; (80044a0 <HAL_SPI_MspInit+0xe8>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d12c      	bne.n	8004434 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80043da:	2300      	movs	r3, #0
 80043dc:	61bb      	str	r3, [r7, #24]
 80043de:	4b31      	ldr	r3, [pc, #196]	; (80044a4 <HAL_SPI_MspInit+0xec>)
 80043e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043e2:	4a30      	ldr	r2, [pc, #192]	; (80044a4 <HAL_SPI_MspInit+0xec>)
 80043e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80043e8:	6453      	str	r3, [r2, #68]	; 0x44
 80043ea:	4b2e      	ldr	r3, [pc, #184]	; (80044a4 <HAL_SPI_MspInit+0xec>)
 80043ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043f2:	61bb      	str	r3, [r7, #24]
 80043f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043f6:	2300      	movs	r3, #0
 80043f8:	617b      	str	r3, [r7, #20]
 80043fa:	4b2a      	ldr	r3, [pc, #168]	; (80044a4 <HAL_SPI_MspInit+0xec>)
 80043fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fe:	4a29      	ldr	r2, [pc, #164]	; (80044a4 <HAL_SPI_MspInit+0xec>)
 8004400:	f043 0302 	orr.w	r3, r3, #2
 8004404:	6313      	str	r3, [r2, #48]	; 0x30
 8004406:	4b27      	ldr	r3, [pc, #156]	; (80044a4 <HAL_SPI_MspInit+0xec>)
 8004408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800440a:	f003 0302 	and.w	r3, r3, #2
 800440e:	617b      	str	r3, [r7, #20]
 8004410:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = W25QXX_SCK_Pin|W25QXX_MISO_Pin|W25QXX_MOSI_Pin;
 8004412:	2338      	movs	r3, #56	; 0x38
 8004414:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004416:	2302      	movs	r3, #2
 8004418:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800441a:	2300      	movs	r3, #0
 800441c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800441e:	2303      	movs	r3, #3
 8004420:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004422:	2305      	movs	r3, #5
 8004424:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004426:	f107 031c 	add.w	r3, r7, #28
 800442a:	4619      	mov	r1, r3
 800442c:	481e      	ldr	r0, [pc, #120]	; (80044a8 <HAL_SPI_MspInit+0xf0>)
 800442e:	f001 fe8d 	bl	800614c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8004432:	e031      	b.n	8004498 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI3)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a1c      	ldr	r2, [pc, #112]	; (80044ac <HAL_SPI_MspInit+0xf4>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d12c      	bne.n	8004498 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800443e:	2300      	movs	r3, #0
 8004440:	613b      	str	r3, [r7, #16]
 8004442:	4b18      	ldr	r3, [pc, #96]	; (80044a4 <HAL_SPI_MspInit+0xec>)
 8004444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004446:	4a17      	ldr	r2, [pc, #92]	; (80044a4 <HAL_SPI_MspInit+0xec>)
 8004448:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800444c:	6413      	str	r3, [r2, #64]	; 0x40
 800444e:	4b15      	ldr	r3, [pc, #84]	; (80044a4 <HAL_SPI_MspInit+0xec>)
 8004450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004452:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004456:	613b      	str	r3, [r7, #16]
 8004458:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800445a:	2300      	movs	r3, #0
 800445c:	60fb      	str	r3, [r7, #12]
 800445e:	4b11      	ldr	r3, [pc, #68]	; (80044a4 <HAL_SPI_MspInit+0xec>)
 8004460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004462:	4a10      	ldr	r2, [pc, #64]	; (80044a4 <HAL_SPI_MspInit+0xec>)
 8004464:	f043 0304 	orr.w	r3, r3, #4
 8004468:	6313      	str	r3, [r2, #48]	; 0x30
 800446a:	4b0e      	ldr	r3, [pc, #56]	; (80044a4 <HAL_SPI_MspInit+0xec>)
 800446c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446e:	f003 0304 	and.w	r3, r3, #4
 8004472:	60fb      	str	r3, [r7, #12]
 8004474:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = AD8688_SCK_Pin|ADS8688_MISO_Pin|ADS8688_MOSI_Pin;
 8004476:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800447a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800447c:	2302      	movs	r3, #2
 800447e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004480:	2300      	movs	r3, #0
 8004482:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004484:	2303      	movs	r3, #3
 8004486:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004488:	2306      	movs	r3, #6
 800448a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800448c:	f107 031c 	add.w	r3, r7, #28
 8004490:	4619      	mov	r1, r3
 8004492:	4807      	ldr	r0, [pc, #28]	; (80044b0 <HAL_SPI_MspInit+0xf8>)
 8004494:	f001 fe5a 	bl	800614c <HAL_GPIO_Init>
}
 8004498:	bf00      	nop
 800449a:	3730      	adds	r7, #48	; 0x30
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	40013000 	.word	0x40013000
 80044a4:	40023800 	.word	0x40023800
 80044a8:	40020400 	.word	0x40020400
 80044ac:	40003c00 	.word	0x40003c00
 80044b0:	40020800 	.word	0x40020800

080044b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b083      	sub	sp, #12
 80044b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044ba:	2300      	movs	r3, #0
 80044bc:	607b      	str	r3, [r7, #4]
 80044be:	4b10      	ldr	r3, [pc, #64]	; (8004500 <HAL_MspInit+0x4c>)
 80044c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044c2:	4a0f      	ldr	r2, [pc, #60]	; (8004500 <HAL_MspInit+0x4c>)
 80044c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044c8:	6453      	str	r3, [r2, #68]	; 0x44
 80044ca:	4b0d      	ldr	r3, [pc, #52]	; (8004500 <HAL_MspInit+0x4c>)
 80044cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044d2:	607b      	str	r3, [r7, #4]
 80044d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80044d6:	2300      	movs	r3, #0
 80044d8:	603b      	str	r3, [r7, #0]
 80044da:	4b09      	ldr	r3, [pc, #36]	; (8004500 <HAL_MspInit+0x4c>)
 80044dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044de:	4a08      	ldr	r2, [pc, #32]	; (8004500 <HAL_MspInit+0x4c>)
 80044e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044e4:	6413      	str	r3, [r2, #64]	; 0x40
 80044e6:	4b06      	ldr	r3, [pc, #24]	; (8004500 <HAL_MspInit+0x4c>)
 80044e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ee:	603b      	str	r3, [r7, #0]
 80044f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80044f2:	bf00      	nop
 80044f4:	370c      	adds	r7, #12
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	40023800 	.word	0x40023800

08004504 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004504:	b480      	push	{r7}
 8004506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004508:	e7fe      	b.n	8004508 <NMI_Handler+0x4>

0800450a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800450a:	b480      	push	{r7}
 800450c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800450e:	e7fe      	b.n	800450e <HardFault_Handler+0x4>

08004510 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004510:	b480      	push	{r7}
 8004512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004514:	e7fe      	b.n	8004514 <MemManage_Handler+0x4>

08004516 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004516:	b480      	push	{r7}
 8004518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800451a:	e7fe      	b.n	800451a <BusFault_Handler+0x4>

0800451c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004520:	e7fe      	b.n	8004520 <UsageFault_Handler+0x4>

08004522 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004522:	b480      	push	{r7}
 8004524:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004526:	bf00      	nop
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr

08004530 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004530:	b480      	push	{r7}
 8004532:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004534:	bf00      	nop
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800453e:	b480      	push	{r7}
 8004540:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004542:	bf00      	nop
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004550:	f001 f888 	bl	8005664 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004554:	bf00      	nop
 8004556:	bd80      	pop	{r7, pc}

08004558 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800455c:	4802      	ldr	r0, [pc, #8]	; (8004568 <TIM2_IRQHandler+0x10>)
 800455e:	f003 fb6d 	bl	8007c3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004562:	bf00      	nop
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	200033fc 	.word	0x200033fc

0800456c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004570:	4802      	ldr	r0, [pc, #8]	; (800457c <TIM3_IRQHandler+0x10>)
 8004572:	f003 fb63 	bl	8007c3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004576:	bf00      	nop
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	20003444 	.word	0x20003444

08004580 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004584:	4802      	ldr	r0, [pc, #8]	; (8004590 <TIM7_IRQHandler+0x10>)
 8004586:	f003 fb59 	bl	8007c3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800458a:	bf00      	nop
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	200034d4 	.word	0x200034d4

08004594 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8004598:	4802      	ldr	r0, [pc, #8]	; (80045a4 <DMA2_Stream1_IRQHandler+0x10>)
 800459a:	f001 fb6d 	bl	8005c78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800459e:	bf00      	nop
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	200035e8 	.word	0x200035e8

080045a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80045a8:	b480      	push	{r7}
 80045aa:	af00      	add	r7, sp, #0
	return 1;
 80045ac:	2301      	movs	r3, #1
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <_kill>:

int _kill(int pid, int sig)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80045c2:	f007 fa25 	bl	800ba10 <__errno>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2216      	movs	r2, #22
 80045ca:	601a      	str	r2, [r3, #0]
	return -1;
 80045cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3708      	adds	r7, #8
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <_exit>:

void _exit (int status)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80045e0:	f04f 31ff 	mov.w	r1, #4294967295
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f7ff ffe7 	bl	80045b8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80045ea:	e7fe      	b.n	80045ea <_exit+0x12>

080045ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b086      	sub	sp, #24
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045f8:	2300      	movs	r3, #0
 80045fa:	617b      	str	r3, [r7, #20]
 80045fc:	e00a      	b.n	8004614 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80045fe:	f3af 8000 	nop.w
 8004602:	4601      	mov	r1, r0
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	1c5a      	adds	r2, r3, #1
 8004608:	60ba      	str	r2, [r7, #8]
 800460a:	b2ca      	uxtb	r2, r1
 800460c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	3301      	adds	r3, #1
 8004612:	617b      	str	r3, [r7, #20]
 8004614:	697a      	ldr	r2, [r7, #20]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	429a      	cmp	r2, r3
 800461a:	dbf0      	blt.n	80045fe <_read+0x12>
	}

return len;
 800461c:	687b      	ldr	r3, [r7, #4]
}
 800461e:	4618      	mov	r0, r3
 8004620:	3718      	adds	r7, #24
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}

08004626 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004626:	b580      	push	{r7, lr}
 8004628:	b086      	sub	sp, #24
 800462a:	af00      	add	r7, sp, #0
 800462c:	60f8      	str	r0, [r7, #12]
 800462e:	60b9      	str	r1, [r7, #8]
 8004630:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004632:	2300      	movs	r3, #0
 8004634:	617b      	str	r3, [r7, #20]
 8004636:	e009      	b.n	800464c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	1c5a      	adds	r2, r3, #1
 800463c:	60ba      	str	r2, [r7, #8]
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	4618      	mov	r0, r3
 8004642:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	3301      	adds	r3, #1
 800464a:	617b      	str	r3, [r7, #20]
 800464c:	697a      	ldr	r2, [r7, #20]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	429a      	cmp	r2, r3
 8004652:	dbf1      	blt.n	8004638 <_write+0x12>
	}
	return len;
 8004654:	687b      	ldr	r3, [r7, #4]
}
 8004656:	4618      	mov	r0, r3
 8004658:	3718      	adds	r7, #24
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}

0800465e <_close>:

int _close(int file)
{
 800465e:	b480      	push	{r7}
 8004660:	b083      	sub	sp, #12
 8004662:	af00      	add	r7, sp, #0
 8004664:	6078      	str	r0, [r7, #4]
	return -1;
 8004666:	f04f 33ff 	mov.w	r3, #4294967295
}
 800466a:	4618      	mov	r0, r3
 800466c:	370c      	adds	r7, #12
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr

08004676 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004676:	b480      	push	{r7}
 8004678:	b083      	sub	sp, #12
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
 800467e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004686:	605a      	str	r2, [r3, #4]
	return 0;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	370c      	adds	r7, #12
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr

08004696 <_isatty>:

int _isatty(int file)
{
 8004696:	b480      	push	{r7}
 8004698:	b083      	sub	sp, #12
 800469a:	af00      	add	r7, sp, #0
 800469c:	6078      	str	r0, [r7, #4]
	return 1;
 800469e:	2301      	movs	r3, #1
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	370c      	adds	r7, #12
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr

080046ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b085      	sub	sp, #20
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
	return 0;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3714      	adds	r7, #20
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr
	...

080046c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b086      	sub	sp, #24
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80046d0:	4a14      	ldr	r2, [pc, #80]	; (8004724 <_sbrk+0x5c>)
 80046d2:	4b15      	ldr	r3, [pc, #84]	; (8004728 <_sbrk+0x60>)
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80046dc:	4b13      	ldr	r3, [pc, #76]	; (800472c <_sbrk+0x64>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d102      	bne.n	80046ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80046e4:	4b11      	ldr	r3, [pc, #68]	; (800472c <_sbrk+0x64>)
 80046e6:	4a12      	ldr	r2, [pc, #72]	; (8004730 <_sbrk+0x68>)
 80046e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80046ea:	4b10      	ldr	r3, [pc, #64]	; (800472c <_sbrk+0x64>)
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4413      	add	r3, r2
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d207      	bcs.n	8004708 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80046f8:	f007 f98a 	bl	800ba10 <__errno>
 80046fc:	4603      	mov	r3, r0
 80046fe:	220c      	movs	r2, #12
 8004700:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004702:	f04f 33ff 	mov.w	r3, #4294967295
 8004706:	e009      	b.n	800471c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004708:	4b08      	ldr	r3, [pc, #32]	; (800472c <_sbrk+0x64>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800470e:	4b07      	ldr	r3, [pc, #28]	; (800472c <_sbrk+0x64>)
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4413      	add	r3, r2
 8004716:	4a05      	ldr	r2, [pc, #20]	; (800472c <_sbrk+0x64>)
 8004718:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800471a:	68fb      	ldr	r3, [r7, #12]
}
 800471c:	4618      	mov	r0, r3
 800471e:	3718      	adds	r7, #24
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}
 8004724:	20020000 	.word	0x20020000
 8004728:	00000800 	.word	0x00000800
 800472c:	200033f8 	.word	0x200033f8
 8004730:	200048d8 	.word	0x200048d8

08004734 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004734:	b480      	push	{r7}
 8004736:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004738:	4b06      	ldr	r3, [pc, #24]	; (8004754 <SystemInit+0x20>)
 800473a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800473e:	4a05      	ldr	r2, [pc, #20]	; (8004754 <SystemInit+0x20>)
 8004740:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004744:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004748:	bf00      	nop
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop
 8004754:	e000ed00 	.word	0xe000ed00

08004758 <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b08a      	sub	sp, #40	; 0x28
 800475c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800475e:	f107 0318 	add.w	r3, r7, #24
 8004762:	2200      	movs	r2, #0
 8004764:	601a      	str	r2, [r3, #0]
 8004766:	605a      	str	r2, [r3, #4]
 8004768:	609a      	str	r2, [r3, #8]
 800476a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800476c:	f107 0310 	add.w	r3, r7, #16
 8004770:	2200      	movs	r2, #0
 8004772:	601a      	str	r2, [r3, #0]
 8004774:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004776:	463b      	mov	r3, r7
 8004778:	2200      	movs	r2, #0
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	605a      	str	r2, [r3, #4]
 800477e:	609a      	str	r2, [r3, #8]
 8004780:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004782:	4b2c      	ldr	r3, [pc, #176]	; (8004834 <MX_TIM2_Init+0xdc>)
 8004784:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004788:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800478a:	4b2a      	ldr	r3, [pc, #168]	; (8004834 <MX_TIM2_Init+0xdc>)
 800478c:	2200      	movs	r2, #0
 800478e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004790:	4b28      	ldr	r3, [pc, #160]	; (8004834 <MX_TIM2_Init+0xdc>)
 8004792:	2200      	movs	r2, #0
 8004794:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8004796:	4b27      	ldr	r3, [pc, #156]	; (8004834 <MX_TIM2_Init+0xdc>)
 8004798:	f04f 32ff 	mov.w	r2, #4294967295
 800479c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800479e:	4b25      	ldr	r3, [pc, #148]	; (8004834 <MX_TIM2_Init+0xdc>)
 80047a0:	2200      	movs	r2, #0
 80047a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80047a4:	4b23      	ldr	r3, [pc, #140]	; (8004834 <MX_TIM2_Init+0xdc>)
 80047a6:	2200      	movs	r2, #0
 80047a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80047aa:	4822      	ldr	r0, [pc, #136]	; (8004834 <MX_TIM2_Init+0xdc>)
 80047ac:	f002 ff56 	bl	800765c <HAL_TIM_Base_Init>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d001      	beq.n	80047ba <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80047b6:	f7ff fd8b 	bl	80042d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80047ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80047be:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80047c0:	f107 0318 	add.w	r3, r7, #24
 80047c4:	4619      	mov	r1, r3
 80047c6:	481b      	ldr	r0, [pc, #108]	; (8004834 <MX_TIM2_Init+0xdc>)
 80047c8:	f003 fbdc 	bl	8007f84 <HAL_TIM_ConfigClockSource>
 80047cc:	4603      	mov	r3, r0
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d001      	beq.n	80047d6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80047d2:	f7ff fd7d 	bl	80042d0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80047d6:	4817      	ldr	r0, [pc, #92]	; (8004834 <MX_TIM2_Init+0xdc>)
 80047d8:	f003 f855 	bl	8007886 <HAL_TIM_IC_Init>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d001      	beq.n	80047e6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80047e2:	f7ff fd75 	bl	80042d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047e6:	2300      	movs	r3, #0
 80047e8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047ea:	2300      	movs	r3, #0
 80047ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80047ee:	f107 0310 	add.w	r3, r7, #16
 80047f2:	4619      	mov	r1, r3
 80047f4:	480f      	ldr	r0, [pc, #60]	; (8004834 <MX_TIM2_Init+0xdc>)
 80047f6:	f003 ff35 	bl	8008664 <HAL_TIMEx_MasterConfigSynchronization>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d001      	beq.n	8004804 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8004800:	f7ff fd66 	bl	80042d0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004804:	2300      	movs	r3, #0
 8004806:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004808:	2301      	movs	r3, #1
 800480a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800480c:	2300      	movs	r3, #0
 800480e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8004810:	2300      	movs	r3, #0
 8004812:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8004814:	463b      	mov	r3, r7
 8004816:	2200      	movs	r2, #0
 8004818:	4619      	mov	r1, r3
 800481a:	4806      	ldr	r0, [pc, #24]	; (8004834 <MX_TIM2_Init+0xdc>)
 800481c:	f003 fb16 	bl	8007e4c <HAL_TIM_IC_ConfigChannel>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d001      	beq.n	800482a <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8004826:	f7ff fd53 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800482a:	bf00      	nop
 800482c:	3728      	adds	r7, #40	; 0x28
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	200033fc 	.word	0x200033fc

08004838 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800483e:	f107 0308 	add.w	r3, r7, #8
 8004842:	2200      	movs	r2, #0
 8004844:	601a      	str	r2, [r3, #0]
 8004846:	605a      	str	r2, [r3, #4]
 8004848:	609a      	str	r2, [r3, #8]
 800484a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800484c:	463b      	mov	r3, r7
 800484e:	2200      	movs	r2, #0
 8004850:	601a      	str	r2, [r3, #0]
 8004852:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004854:	4b1c      	ldr	r3, [pc, #112]	; (80048c8 <MX_TIM3_Init+0x90>)
 8004856:	4a1d      	ldr	r2, [pc, #116]	; (80048cc <MX_TIM3_Init+0x94>)
 8004858:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 41-1;
 800485a:	4b1b      	ldr	r3, [pc, #108]	; (80048c8 <MX_TIM3_Init+0x90>)
 800485c:	2228      	movs	r2, #40	; 0x28
 800485e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004860:	4b19      	ldr	r3, [pc, #100]	; (80048c8 <MX_TIM3_Init+0x90>)
 8004862:	2200      	movs	r2, #0
 8004864:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50-1;
 8004866:	4b18      	ldr	r3, [pc, #96]	; (80048c8 <MX_TIM3_Init+0x90>)
 8004868:	2231      	movs	r2, #49	; 0x31
 800486a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800486c:	4b16      	ldr	r3, [pc, #88]	; (80048c8 <MX_TIM3_Init+0x90>)
 800486e:	2200      	movs	r2, #0
 8004870:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004872:	4b15      	ldr	r3, [pc, #84]	; (80048c8 <MX_TIM3_Init+0x90>)
 8004874:	2200      	movs	r2, #0
 8004876:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004878:	4813      	ldr	r0, [pc, #76]	; (80048c8 <MX_TIM3_Init+0x90>)
 800487a:	f002 feef 	bl	800765c <HAL_TIM_Base_Init>
 800487e:	4603      	mov	r3, r0
 8004880:	2b00      	cmp	r3, #0
 8004882:	d001      	beq.n	8004888 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8004884:	f7ff fd24 	bl	80042d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004888:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800488c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800488e:	f107 0308 	add.w	r3, r7, #8
 8004892:	4619      	mov	r1, r3
 8004894:	480c      	ldr	r0, [pc, #48]	; (80048c8 <MX_TIM3_Init+0x90>)
 8004896:	f003 fb75 	bl	8007f84 <HAL_TIM_ConfigClockSource>
 800489a:	4603      	mov	r3, r0
 800489c:	2b00      	cmp	r3, #0
 800489e:	d001      	beq.n	80048a4 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80048a0:	f7ff fd16 	bl	80042d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80048a4:	2300      	movs	r3, #0
 80048a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80048a8:	2300      	movs	r3, #0
 80048aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80048ac:	463b      	mov	r3, r7
 80048ae:	4619      	mov	r1, r3
 80048b0:	4805      	ldr	r0, [pc, #20]	; (80048c8 <MX_TIM3_Init+0x90>)
 80048b2:	f003 fed7 	bl	8008664 <HAL_TIMEx_MasterConfigSynchronization>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d001      	beq.n	80048c0 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80048bc:	f7ff fd08 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80048c0:	bf00      	nop
 80048c2:	3718      	adds	r7, #24
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	20003444 	.word	0x20003444
 80048cc:	40000400 	.word	0x40000400

080048d0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048d6:	463b      	mov	r3, r7
 80048d8:	2200      	movs	r2, #0
 80048da:	601a      	str	r2, [r3, #0]
 80048dc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80048de:	4b19      	ldr	r3, [pc, #100]	; (8004944 <MX_TIM6_Init+0x74>)
 80048e0:	4a19      	ldr	r2, [pc, #100]	; (8004948 <MX_TIM6_Init+0x78>)
 80048e2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80048e4:	4b17      	ldr	r3, [pc, #92]	; (8004944 <MX_TIM6_Init+0x74>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048ea:	4b16      	ldr	r3, [pc, #88]	; (8004944 <MX_TIM6_Init+0x74>)
 80048ec:	2200      	movs	r2, #0
 80048ee:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80048f0:	4b14      	ldr	r3, [pc, #80]	; (8004944 <MX_TIM6_Init+0x74>)
 80048f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048f6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048f8:	4b12      	ldr	r3, [pc, #72]	; (8004944 <MX_TIM6_Init+0x74>)
 80048fa:	2200      	movs	r2, #0
 80048fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80048fe:	4811      	ldr	r0, [pc, #68]	; (8004944 <MX_TIM6_Init+0x74>)
 8004900:	f002 feac 	bl	800765c <HAL_TIM_Base_Init>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	d001      	beq.n	800490e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800490a:	f7ff fce1 	bl	80042d0 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim6, TIM_OPMODE_SINGLE) != HAL_OK)
 800490e:	2108      	movs	r1, #8
 8004910:	480c      	ldr	r0, [pc, #48]	; (8004944 <MX_TIM6_Init+0x74>)
 8004912:	f003 f939 	bl	8007b88 <HAL_TIM_OnePulse_Init>
 8004916:	4603      	mov	r3, r0
 8004918:	2b00      	cmp	r3, #0
 800491a:	d001      	beq.n	8004920 <MX_TIM6_Init+0x50>
  {
    Error_Handler();
 800491c:	f7ff fcd8 	bl	80042d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004920:	2300      	movs	r3, #0
 8004922:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004924:	2300      	movs	r3, #0
 8004926:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004928:	463b      	mov	r3, r7
 800492a:	4619      	mov	r1, r3
 800492c:	4805      	ldr	r0, [pc, #20]	; (8004944 <MX_TIM6_Init+0x74>)
 800492e:	f003 fe99 	bl	8008664 <HAL_TIMEx_MasterConfigSynchronization>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d001      	beq.n	800493c <MX_TIM6_Init+0x6c>
  {
    Error_Handler();
 8004938:	f7ff fcca 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800493c:	bf00      	nop
 800493e:	3708      	adds	r7, #8
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}
 8004944:	2000348c 	.word	0x2000348c
 8004948:	40001000 	.word	0x40001000

0800494c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b082      	sub	sp, #8
 8004950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004952:	463b      	mov	r3, r7
 8004954:	2200      	movs	r2, #0
 8004956:	601a      	str	r2, [r3, #0]
 8004958:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800495a:	4b15      	ldr	r3, [pc, #84]	; (80049b0 <MX_TIM7_Init+0x64>)
 800495c:	4a15      	ldr	r2, [pc, #84]	; (80049b4 <MX_TIM7_Init+0x68>)
 800495e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 840-1;
 8004960:	4b13      	ldr	r3, [pc, #76]	; (80049b0 <MX_TIM7_Init+0x64>)
 8004962:	f240 3247 	movw	r2, #839	; 0x347
 8004966:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004968:	4b11      	ldr	r3, [pc, #68]	; (80049b0 <MX_TIM7_Init+0x64>)
 800496a:	2200      	movs	r2, #0
 800496c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000-1;
 800496e:	4b10      	ldr	r3, [pc, #64]	; (80049b0 <MX_TIM7_Init+0x64>)
 8004970:	f242 720f 	movw	r2, #9999	; 0x270f
 8004974:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004976:	4b0e      	ldr	r3, [pc, #56]	; (80049b0 <MX_TIM7_Init+0x64>)
 8004978:	2200      	movs	r2, #0
 800497a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800497c:	480c      	ldr	r0, [pc, #48]	; (80049b0 <MX_TIM7_Init+0x64>)
 800497e:	f002 fe6d 	bl	800765c <HAL_TIM_Base_Init>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d001      	beq.n	800498c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8004988:	f7ff fca2 	bl	80042d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800498c:	2300      	movs	r3, #0
 800498e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004990:	2300      	movs	r3, #0
 8004992:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004994:	463b      	mov	r3, r7
 8004996:	4619      	mov	r1, r3
 8004998:	4805      	ldr	r0, [pc, #20]	; (80049b0 <MX_TIM7_Init+0x64>)
 800499a:	f003 fe63 	bl	8008664 <HAL_TIMEx_MasterConfigSynchronization>
 800499e:	4603      	mov	r3, r0
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d001      	beq.n	80049a8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80049a4:	f7ff fc94 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80049a8:	bf00      	nop
 80049aa:	3708      	adds	r7, #8
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	200034d4 	.word	0x200034d4
 80049b4:	40001400 	.word	0x40001400

080049b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b08c      	sub	sp, #48	; 0x30
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049c0:	f107 031c 	add.w	r3, r7, #28
 80049c4:	2200      	movs	r2, #0
 80049c6:	601a      	str	r2, [r3, #0]
 80049c8:	605a      	str	r2, [r3, #4]
 80049ca:	609a      	str	r2, [r3, #8]
 80049cc:	60da      	str	r2, [r3, #12]
 80049ce:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049d8:	d134      	bne.n	8004a44 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80049da:	2300      	movs	r3, #0
 80049dc:	61bb      	str	r3, [r7, #24]
 80049de:	4b41      	ldr	r3, [pc, #260]	; (8004ae4 <HAL_TIM_Base_MspInit+0x12c>)
 80049e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e2:	4a40      	ldr	r2, [pc, #256]	; (8004ae4 <HAL_TIM_Base_MspInit+0x12c>)
 80049e4:	f043 0301 	orr.w	r3, r3, #1
 80049e8:	6413      	str	r3, [r2, #64]	; 0x40
 80049ea:	4b3e      	ldr	r3, [pc, #248]	; (8004ae4 <HAL_TIM_Base_MspInit+0x12c>)
 80049ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ee:	f003 0301 	and.w	r3, r3, #1
 80049f2:	61bb      	str	r3, [r7, #24]
 80049f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049f6:	2300      	movs	r3, #0
 80049f8:	617b      	str	r3, [r7, #20]
 80049fa:	4b3a      	ldr	r3, [pc, #232]	; (8004ae4 <HAL_TIM_Base_MspInit+0x12c>)
 80049fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049fe:	4a39      	ldr	r2, [pc, #228]	; (8004ae4 <HAL_TIM_Base_MspInit+0x12c>)
 8004a00:	f043 0301 	orr.w	r3, r3, #1
 8004a04:	6313      	str	r3, [r2, #48]	; 0x30
 8004a06:	4b37      	ldr	r3, [pc, #220]	; (8004ae4 <HAL_TIM_Base_MspInit+0x12c>)
 8004a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a0a:	f003 0301 	and.w	r3, r3, #1
 8004a0e:	617b      	str	r3, [r7, #20]
 8004a10:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004a12:	2301      	movs	r3, #1
 8004a14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a16:	2302      	movs	r3, #2
 8004a18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004a22:	2301      	movs	r3, #1
 8004a24:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a26:	f107 031c 	add.w	r3, r7, #28
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	482e      	ldr	r0, [pc, #184]	; (8004ae8 <HAL_TIM_Base_MspInit+0x130>)
 8004a2e:	f001 fb8d 	bl	800614c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8004a32:	2200      	movs	r2, #0
 8004a34:	2101      	movs	r1, #1
 8004a36:	201c      	movs	r0, #28
 8004a38:	f000 ff33 	bl	80058a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004a3c:	201c      	movs	r0, #28
 8004a3e:	f000 ff4c 	bl	80058da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8004a42:	e04a      	b.n	8004ada <HAL_TIM_Base_MspInit+0x122>
  else if(tim_baseHandle->Instance==TIM3)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a28      	ldr	r2, [pc, #160]	; (8004aec <HAL_TIM_Base_MspInit+0x134>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d116      	bne.n	8004a7c <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004a4e:	2300      	movs	r3, #0
 8004a50:	613b      	str	r3, [r7, #16]
 8004a52:	4b24      	ldr	r3, [pc, #144]	; (8004ae4 <HAL_TIM_Base_MspInit+0x12c>)
 8004a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a56:	4a23      	ldr	r2, [pc, #140]	; (8004ae4 <HAL_TIM_Base_MspInit+0x12c>)
 8004a58:	f043 0302 	orr.w	r3, r3, #2
 8004a5c:	6413      	str	r3, [r2, #64]	; 0x40
 8004a5e:	4b21      	ldr	r3, [pc, #132]	; (8004ae4 <HAL_TIM_Base_MspInit+0x12c>)
 8004a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a62:	f003 0302 	and.w	r3, r3, #2
 8004a66:	613b      	str	r3, [r7, #16]
 8004a68:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	2100      	movs	r1, #0
 8004a6e:	201d      	movs	r0, #29
 8004a70:	f000 ff17 	bl	80058a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004a74:	201d      	movs	r0, #29
 8004a76:	f000 ff30 	bl	80058da <HAL_NVIC_EnableIRQ>
}
 8004a7a:	e02e      	b.n	8004ada <HAL_TIM_Base_MspInit+0x122>
  else if(tim_baseHandle->Instance==TIM6)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a1b      	ldr	r2, [pc, #108]	; (8004af0 <HAL_TIM_Base_MspInit+0x138>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d10e      	bne.n	8004aa4 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004a86:	2300      	movs	r3, #0
 8004a88:	60fb      	str	r3, [r7, #12]
 8004a8a:	4b16      	ldr	r3, [pc, #88]	; (8004ae4 <HAL_TIM_Base_MspInit+0x12c>)
 8004a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a8e:	4a15      	ldr	r2, [pc, #84]	; (8004ae4 <HAL_TIM_Base_MspInit+0x12c>)
 8004a90:	f043 0310 	orr.w	r3, r3, #16
 8004a94:	6413      	str	r3, [r2, #64]	; 0x40
 8004a96:	4b13      	ldr	r3, [pc, #76]	; (8004ae4 <HAL_TIM_Base_MspInit+0x12c>)
 8004a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9a:	f003 0310 	and.w	r3, r3, #16
 8004a9e:	60fb      	str	r3, [r7, #12]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
}
 8004aa2:	e01a      	b.n	8004ada <HAL_TIM_Base_MspInit+0x122>
  else if(tim_baseHandle->Instance==TIM7)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a12      	ldr	r2, [pc, #72]	; (8004af4 <HAL_TIM_Base_MspInit+0x13c>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d115      	bne.n	8004ada <HAL_TIM_Base_MspInit+0x122>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004aae:	2300      	movs	r3, #0
 8004ab0:	60bb      	str	r3, [r7, #8]
 8004ab2:	4b0c      	ldr	r3, [pc, #48]	; (8004ae4 <HAL_TIM_Base_MspInit+0x12c>)
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab6:	4a0b      	ldr	r2, [pc, #44]	; (8004ae4 <HAL_TIM_Base_MspInit+0x12c>)
 8004ab8:	f043 0320 	orr.w	r3, r3, #32
 8004abc:	6413      	str	r3, [r2, #64]	; 0x40
 8004abe:	4b09      	ldr	r3, [pc, #36]	; (8004ae4 <HAL_TIM_Base_MspInit+0x12c>)
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac2:	f003 0320 	and.w	r3, r3, #32
 8004ac6:	60bb      	str	r3, [r7, #8]
 8004ac8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004aca:	2200      	movs	r2, #0
 8004acc:	2100      	movs	r1, #0
 8004ace:	2037      	movs	r0, #55	; 0x37
 8004ad0:	f000 fee7 	bl	80058a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004ad4:	2037      	movs	r0, #55	; 0x37
 8004ad6:	f000 ff00 	bl	80058da <HAL_NVIC_EnableIRQ>
}
 8004ada:	bf00      	nop
 8004adc:	3730      	adds	r7, #48	; 0x30
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	40023800 	.word	0x40023800
 8004ae8:	40020000 	.word	0x40020000
 8004aec:	40000400 	.word	0x40000400
 8004af0:	40001000 	.word	0x40001000
 8004af4:	40001400 	.word	0x40001400

08004af8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004afc:	4b11      	ldr	r3, [pc, #68]	; (8004b44 <MX_USART2_UART_Init+0x4c>)
 8004afe:	4a12      	ldr	r2, [pc, #72]	; (8004b48 <MX_USART2_UART_Init+0x50>)
 8004b00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004b02:	4b10      	ldr	r3, [pc, #64]	; (8004b44 <MX_USART2_UART_Init+0x4c>)
 8004b04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004b08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004b0a:	4b0e      	ldr	r3, [pc, #56]	; (8004b44 <MX_USART2_UART_Init+0x4c>)
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004b10:	4b0c      	ldr	r3, [pc, #48]	; (8004b44 <MX_USART2_UART_Init+0x4c>)
 8004b12:	2200      	movs	r2, #0
 8004b14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004b16:	4b0b      	ldr	r3, [pc, #44]	; (8004b44 <MX_USART2_UART_Init+0x4c>)
 8004b18:	2200      	movs	r2, #0
 8004b1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004b1c:	4b09      	ldr	r3, [pc, #36]	; (8004b44 <MX_USART2_UART_Init+0x4c>)
 8004b1e:	220c      	movs	r2, #12
 8004b20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b22:	4b08      	ldr	r3, [pc, #32]	; (8004b44 <MX_USART2_UART_Init+0x4c>)
 8004b24:	2200      	movs	r2, #0
 8004b26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b28:	4b06      	ldr	r3, [pc, #24]	; (8004b44 <MX_USART2_UART_Init+0x4c>)
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004b2e:	4805      	ldr	r0, [pc, #20]	; (8004b44 <MX_USART2_UART_Init+0x4c>)
 8004b30:	f003 fe28 	bl	8008784 <HAL_UART_Init>
 8004b34:	4603      	mov	r3, r0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d001      	beq.n	8004b3e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004b3a:	f7ff fbc9 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004b3e:	bf00      	nop
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	2000351c 	.word	0x2000351c
 8004b48:	40004400 	.word	0x40004400

08004b4c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004b50:	4b11      	ldr	r3, [pc, #68]	; (8004b98 <MX_USART3_UART_Init+0x4c>)
 8004b52:	4a12      	ldr	r2, [pc, #72]	; (8004b9c <MX_USART3_UART_Init+0x50>)
 8004b54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 8004b56:	4b10      	ldr	r3, [pc, #64]	; (8004b98 <MX_USART3_UART_Init+0x4c>)
 8004b58:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8004b5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004b5e:	4b0e      	ldr	r3, [pc, #56]	; (8004b98 <MX_USART3_UART_Init+0x4c>)
 8004b60:	2200      	movs	r2, #0
 8004b62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004b64:	4b0c      	ldr	r3, [pc, #48]	; (8004b98 <MX_USART3_UART_Init+0x4c>)
 8004b66:	2200      	movs	r2, #0
 8004b68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004b6a:	4b0b      	ldr	r3, [pc, #44]	; (8004b98 <MX_USART3_UART_Init+0x4c>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004b70:	4b09      	ldr	r3, [pc, #36]	; (8004b98 <MX_USART3_UART_Init+0x4c>)
 8004b72:	220c      	movs	r2, #12
 8004b74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b76:	4b08      	ldr	r3, [pc, #32]	; (8004b98 <MX_USART3_UART_Init+0x4c>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b7c:	4b06      	ldr	r3, [pc, #24]	; (8004b98 <MX_USART3_UART_Init+0x4c>)
 8004b7e:	2200      	movs	r2, #0
 8004b80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004b82:	4805      	ldr	r0, [pc, #20]	; (8004b98 <MX_USART3_UART_Init+0x4c>)
 8004b84:	f003 fdfe 	bl	8008784 <HAL_UART_Init>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d001      	beq.n	8004b92 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8004b8e:	f7ff fb9f 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004b92:	bf00      	nop
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	20003560 	.word	0x20003560
 8004b9c:	40004800 	.word	0x40004800

08004ba0 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8004ba4:	4b11      	ldr	r3, [pc, #68]	; (8004bec <MX_USART6_UART_Init+0x4c>)
 8004ba6:	4a12      	ldr	r2, [pc, #72]	; (8004bf0 <MX_USART6_UART_Init+0x50>)
 8004ba8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8004baa:	4b10      	ldr	r3, [pc, #64]	; (8004bec <MX_USART6_UART_Init+0x4c>)
 8004bac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004bb0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004bb2:	4b0e      	ldr	r3, [pc, #56]	; (8004bec <MX_USART6_UART_Init+0x4c>)
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004bb8:	4b0c      	ldr	r3, [pc, #48]	; (8004bec <MX_USART6_UART_Init+0x4c>)
 8004bba:	2200      	movs	r2, #0
 8004bbc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004bbe:	4b0b      	ldr	r3, [pc, #44]	; (8004bec <MX_USART6_UART_Init+0x4c>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004bc4:	4b09      	ldr	r3, [pc, #36]	; (8004bec <MX_USART6_UART_Init+0x4c>)
 8004bc6:	220c      	movs	r2, #12
 8004bc8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004bca:	4b08      	ldr	r3, [pc, #32]	; (8004bec <MX_USART6_UART_Init+0x4c>)
 8004bcc:	2200      	movs	r2, #0
 8004bce:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004bd0:	4b06      	ldr	r3, [pc, #24]	; (8004bec <MX_USART6_UART_Init+0x4c>)
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004bd6:	4805      	ldr	r0, [pc, #20]	; (8004bec <MX_USART6_UART_Init+0x4c>)
 8004bd8:	f003 fdd4 	bl	8008784 <HAL_UART_Init>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d001      	beq.n	8004be6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8004be2:	f7ff fb75 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8004be6:	bf00      	nop
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	200035a4 	.word	0x200035a4
 8004bf0:	40011400 	.word	0x40011400

08004bf4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b08e      	sub	sp, #56	; 0x38
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c00:	2200      	movs	r2, #0
 8004c02:	601a      	str	r2, [r3, #0]
 8004c04:	605a      	str	r2, [r3, #4]
 8004c06:	609a      	str	r2, [r3, #8]
 8004c08:	60da      	str	r2, [r3, #12]
 8004c0a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a6b      	ldr	r2, [pc, #428]	; (8004dc0 <HAL_UART_MspInit+0x1cc>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d134      	bne.n	8004c80 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004c16:	2300      	movs	r3, #0
 8004c18:	623b      	str	r3, [r7, #32]
 8004c1a:	4b6a      	ldr	r3, [pc, #424]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1e:	4a69      	ldr	r2, [pc, #420]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c24:	6413      	str	r3, [r2, #64]	; 0x40
 8004c26:	4b67      	ldr	r3, [pc, #412]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c2e:	623b      	str	r3, [r7, #32]
 8004c30:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c32:	2300      	movs	r3, #0
 8004c34:	61fb      	str	r3, [r7, #28]
 8004c36:	4b63      	ldr	r3, [pc, #396]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c3a:	4a62      	ldr	r2, [pc, #392]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004c3c:	f043 0301 	orr.w	r3, r3, #1
 8004c40:	6313      	str	r3, [r2, #48]	; 0x30
 8004c42:	4b60      	ldr	r3, [pc, #384]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	61fb      	str	r3, [r7, #28]
 8004c4c:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004c4e:	230c      	movs	r3, #12
 8004c50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c52:	2302      	movs	r3, #2
 8004c54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c56:	2300      	movs	r3, #0
 8004c58:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004c5e:	2307      	movs	r3, #7
 8004c60:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c66:	4619      	mov	r1, r3
 8004c68:	4857      	ldr	r0, [pc, #348]	; (8004dc8 <HAL_UART_MspInit+0x1d4>)
 8004c6a:	f001 fa6f 	bl	800614c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004c6e:	2200      	movs	r2, #0
 8004c70:	2100      	movs	r1, #0
 8004c72:	2026      	movs	r0, #38	; 0x26
 8004c74:	f000 fe15 	bl	80058a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004c78:	2026      	movs	r0, #38	; 0x26
 8004c7a:	f000 fe2e 	bl	80058da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004c7e:	e09a      	b.n	8004db6 <HAL_UART_MspInit+0x1c2>
  else if(uartHandle->Instance==USART3)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a51      	ldr	r2, [pc, #324]	; (8004dcc <HAL_UART_MspInit+0x1d8>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d12d      	bne.n	8004ce6 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	61bb      	str	r3, [r7, #24]
 8004c8e:	4b4d      	ldr	r3, [pc, #308]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c92:	4a4c      	ldr	r2, [pc, #304]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004c94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c98:	6413      	str	r3, [r2, #64]	; 0x40
 8004c9a:	4b4a      	ldr	r3, [pc, #296]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ca2:	61bb      	str	r3, [r7, #24]
 8004ca4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	617b      	str	r3, [r7, #20]
 8004caa:	4b46      	ldr	r3, [pc, #280]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cae:	4a45      	ldr	r2, [pc, #276]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004cb0:	f043 0308 	orr.w	r3, r3, #8
 8004cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8004cb6:	4b43      	ldr	r3, [pc, #268]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cba:	f003 0308 	and.w	r3, r3, #8
 8004cbe:	617b      	str	r3, [r7, #20]
 8004cc0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004cc2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004cc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cc8:	2302      	movs	r3, #2
 8004cca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004cd4:	2307      	movs	r3, #7
 8004cd6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004cd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004cdc:	4619      	mov	r1, r3
 8004cde:	483c      	ldr	r0, [pc, #240]	; (8004dd0 <HAL_UART_MspInit+0x1dc>)
 8004ce0:	f001 fa34 	bl	800614c <HAL_GPIO_Init>
}
 8004ce4:	e067      	b.n	8004db6 <HAL_UART_MspInit+0x1c2>
  else if(uartHandle->Instance==USART6)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a3a      	ldr	r2, [pc, #232]	; (8004dd4 <HAL_UART_MspInit+0x1e0>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d162      	bne.n	8004db6 <HAL_UART_MspInit+0x1c2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	613b      	str	r3, [r7, #16]
 8004cf4:	4b33      	ldr	r3, [pc, #204]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004cf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cf8:	4a32      	ldr	r2, [pc, #200]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004cfa:	f043 0320 	orr.w	r3, r3, #32
 8004cfe:	6453      	str	r3, [r2, #68]	; 0x44
 8004d00:	4b30      	ldr	r3, [pc, #192]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d04:	f003 0320 	and.w	r3, r3, #32
 8004d08:	613b      	str	r3, [r7, #16]
 8004d0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	60fb      	str	r3, [r7, #12]
 8004d10:	4b2c      	ldr	r3, [pc, #176]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d14:	4a2b      	ldr	r2, [pc, #172]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004d16:	f043 0304 	orr.w	r3, r3, #4
 8004d1a:	6313      	str	r3, [r2, #48]	; 0x30
 8004d1c:	4b29      	ldr	r3, [pc, #164]	; (8004dc4 <HAL_UART_MspInit+0x1d0>)
 8004d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d20:	f003 0304 	and.w	r3, r3, #4
 8004d24:	60fb      	str	r3, [r7, #12]
 8004d26:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004d28:	23c0      	movs	r3, #192	; 0xc0
 8004d2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d30:	2300      	movs	r3, #0
 8004d32:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d34:	2303      	movs	r3, #3
 8004d36:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004d38:	2308      	movs	r3, #8
 8004d3a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d40:	4619      	mov	r1, r3
 8004d42:	4825      	ldr	r0, [pc, #148]	; (8004dd8 <HAL_UART_MspInit+0x1e4>)
 8004d44:	f001 fa02 	bl	800614c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8004d48:	4b24      	ldr	r3, [pc, #144]	; (8004ddc <HAL_UART_MspInit+0x1e8>)
 8004d4a:	4a25      	ldr	r2, [pc, #148]	; (8004de0 <HAL_UART_MspInit+0x1ec>)
 8004d4c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8004d4e:	4b23      	ldr	r3, [pc, #140]	; (8004ddc <HAL_UART_MspInit+0x1e8>)
 8004d50:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8004d54:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d56:	4b21      	ldr	r3, [pc, #132]	; (8004ddc <HAL_UART_MspInit+0x1e8>)
 8004d58:	2200      	movs	r2, #0
 8004d5a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d5c:	4b1f      	ldr	r3, [pc, #124]	; (8004ddc <HAL_UART_MspInit+0x1e8>)
 8004d5e:	2200      	movs	r2, #0
 8004d60:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004d62:	4b1e      	ldr	r3, [pc, #120]	; (8004ddc <HAL_UART_MspInit+0x1e8>)
 8004d64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d68:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d6a:	4b1c      	ldr	r3, [pc, #112]	; (8004ddc <HAL_UART_MspInit+0x1e8>)
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d70:	4b1a      	ldr	r3, [pc, #104]	; (8004ddc <HAL_UART_MspInit+0x1e8>)
 8004d72:	2200      	movs	r2, #0
 8004d74:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8004d76:	4b19      	ldr	r3, [pc, #100]	; (8004ddc <HAL_UART_MspInit+0x1e8>)
 8004d78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004d7c:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004d7e:	4b17      	ldr	r3, [pc, #92]	; (8004ddc <HAL_UART_MspInit+0x1e8>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004d84:	4b15      	ldr	r3, [pc, #84]	; (8004ddc <HAL_UART_MspInit+0x1e8>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8004d8a:	4814      	ldr	r0, [pc, #80]	; (8004ddc <HAL_UART_MspInit+0x1e8>)
 8004d8c:	f000 fddc 	bl	8005948 <HAL_DMA_Init>
 8004d90:	4603      	mov	r3, r0
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d001      	beq.n	8004d9a <HAL_UART_MspInit+0x1a6>
      Error_Handler();
 8004d96:	f7ff fa9b 	bl	80042d0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a0f      	ldr	r2, [pc, #60]	; (8004ddc <HAL_UART_MspInit+0x1e8>)
 8004d9e:	639a      	str	r2, [r3, #56]	; 0x38
 8004da0:	4a0e      	ldr	r2, [pc, #56]	; (8004ddc <HAL_UART_MspInit+0x1e8>)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 1, 0);
 8004da6:	2200      	movs	r2, #0
 8004da8:	2101      	movs	r1, #1
 8004daa:	2047      	movs	r0, #71	; 0x47
 8004dac:	f000 fd79 	bl	80058a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004db0:	2047      	movs	r0, #71	; 0x47
 8004db2:	f000 fd92 	bl	80058da <HAL_NVIC_EnableIRQ>
}
 8004db6:	bf00      	nop
 8004db8:	3738      	adds	r7, #56	; 0x38
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	40004400 	.word	0x40004400
 8004dc4:	40023800 	.word	0x40023800
 8004dc8:	40020000 	.word	0x40020000
 8004dcc:	40004800 	.word	0x40004800
 8004dd0:	40020c00 	.word	0x40020c00
 8004dd4:	40011400 	.word	0x40011400
 8004dd8:	40020800 	.word	0x40020800
 8004ddc:	200035e8 	.word	0x200035e8
 8004de0:	40026428 	.word	0x40026428

08004de4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004de4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004e1c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004de8:	480d      	ldr	r0, [pc, #52]	; (8004e20 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004dea:	490e      	ldr	r1, [pc, #56]	; (8004e24 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004dec:	4a0e      	ldr	r2, [pc, #56]	; (8004e28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004dee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004df0:	e002      	b.n	8004df8 <LoopCopyDataInit>

08004df2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004df2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004df4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004df6:	3304      	adds	r3, #4

08004df8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004df8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004dfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004dfc:	d3f9      	bcc.n	8004df2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004dfe:	4a0b      	ldr	r2, [pc, #44]	; (8004e2c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004e00:	4c0b      	ldr	r4, [pc, #44]	; (8004e30 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004e02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e04:	e001      	b.n	8004e0a <LoopFillZerobss>

08004e06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e08:	3204      	adds	r2, #4

08004e0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e0c:	d3fb      	bcc.n	8004e06 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004e0e:	f7ff fc91 	bl	8004734 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e12:	f006 fe03 	bl	800ba1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e16:	f7ff f907 	bl	8004028 <main>
  bx  lr    
 8004e1a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004e1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004e20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e24:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8004e28:	0802399c 	.word	0x0802399c
  ldr r2, =_sbss
 8004e2c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8004e30:	200048d4 	.word	0x200048d4

08004e34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004e34:	e7fe      	b.n	8004e34 <ADC_IRQHandler>

08004e36 <ad9959_delay>:

/**
* @brief AD9959
* */
static void ad9959_delay(uint32_t length)
 {
 8004e36:	b480      	push	{r7}
 8004e38:	b083      	sub	sp, #12
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	6078      	str	r0, [r7, #4]
    length = length * 12;
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	4613      	mov	r3, r2
 8004e42:	005b      	lsls	r3, r3, #1
 8004e44:	4413      	add	r3, r2
 8004e46:	009b      	lsls	r3, r3, #2
 8004e48:	607b      	str	r3, [r7, #4]
    while (length--);
 8004e4a:	bf00      	nop
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	1e5a      	subs	r2, r3, #1
 8004e50:	607a      	str	r2, [r7, #4]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d1fa      	bne.n	8004e4c <ad9959_delay+0x16>
 }
 8004e56:	bf00      	nop
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <ad9959_init>:
//}

/**
* @brief AD9959
* */
void ad9959_init(void) {
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b082      	sub	sp, #8
 8004e68:	af00      	add	r7, sp, #0
    uint8_t FR1_DATA[3] = {0xD0, 0x00,0x00};//20 Charge pump control = 75uA FR1<23> -- VCO gain control =0 system clock below 160 MHz;
 8004e6a:	4a11      	ldr	r2, [pc, #68]	; (8004eb0 <ad9959_init+0x4c>)
 8004e6c:	1d3b      	adds	r3, r7, #4
 8004e6e:	6812      	ldr	r2, [r2, #0]
 8004e70:	4611      	mov	r1, r2
 8004e72:	8019      	strh	r1, [r3, #0]
 8004e74:	3302      	adds	r3, #2
 8004e76:	0c12      	lsrs	r2, r2, #16
 8004e78:	701a      	strb	r2, [r3, #0]

//  ad9959_GPIO_Init(); //GPIO
    ad9959_io_init();//IO
 8004e7a:	f000 f839 	bl	8004ef0 <ad9959_io_init>
    ad9959_reset();//9959
 8004e7e:	f000 f81b 	bl	8004eb8 <ad9959_reset>

    ad9959_write_data(AD9959_REG_FR1, 3, FR1_DATA, 1);//1
 8004e82:	1d3a      	adds	r2, r7, #4
 8004e84:	2301      	movs	r3, #1
 8004e86:	2103      	movs	r1, #3
 8004e88:	2001      	movs	r0, #1
 8004e8a:	f000 f893 	bl	8004fb4 <ad9959_write_data>
    //ad9959_write_data(AD9959_REG_FR2, 2, FR2_DATA, 0);//2

    //ad9959_write_data(0x00,1,CSR_DATA0,1);//1
    //
    ad9959_write_frequency(AD9959_CHANNEL_0, 10000000);
 8004e8e:	4909      	ldr	r1, [pc, #36]	; (8004eb4 <ad9959_init+0x50>)
 8004e90:	2010      	movs	r0, #16
 8004e92:	f000 f949 	bl	8005128 <ad9959_write_frequency>
    ad9959_write_phase(AD9959_CHANNEL_0, 0);
 8004e96:	2100      	movs	r1, #0
 8004e98:	2010      	movs	r0, #16
 8004e9a:	f000 f91d 	bl	80050d8 <ad9959_write_phase>
    ad9959_write_amplitude(AD9959_CHANNEL_0, 500);
 8004e9e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004ea2:	2010      	movs	r0, #16
 8004ea4:	f000 f980 	bl	80051a8 <ad9959_write_amplitude>

}
 8004ea8:	bf00      	nop
 8004eaa:	3708      	adds	r7, #8
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	08010474 	.word	0x08010474
 8004eb4:	00989680 	.word	0x00989680

08004eb8 <ad9959_reset>:

/**
* @brief AD9959
* */
void ad9959_reset(void) {
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
    AD9959_RESET_0;
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	2180      	movs	r1, #128	; 0x80
 8004ec0:	480a      	ldr	r0, [pc, #40]	; (8004eec <ad9959_reset+0x34>)
 8004ec2:	f001 fadf 	bl	8006484 <HAL_GPIO_WritePin>
    ad9959_delay(1);
 8004ec6:	2001      	movs	r0, #1
 8004ec8:	f7ff ffb5 	bl	8004e36 <ad9959_delay>
    AD9959_RESET_1;
 8004ecc:	2201      	movs	r2, #1
 8004ece:	2180      	movs	r1, #128	; 0x80
 8004ed0:	4806      	ldr	r0, [pc, #24]	; (8004eec <ad9959_reset+0x34>)
 8004ed2:	f001 fad7 	bl	8006484 <HAL_GPIO_WritePin>
    ad9959_delay(30);
 8004ed6:	201e      	movs	r0, #30
 8004ed8:	f7ff ffad 	bl	8004e36 <ad9959_delay>
    AD9959_RESET_0;
 8004edc:	2200      	movs	r2, #0
 8004ede:	2180      	movs	r1, #128	; 0x80
 8004ee0:	4802      	ldr	r0, [pc, #8]	; (8004eec <ad9959_reset+0x34>)
 8004ee2:	f001 facf 	bl	8006484 <HAL_GPIO_WritePin>
}
 8004ee6:	bf00      	nop
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	40021400 	.word	0x40021400

08004ef0 <ad9959_io_init>:

/**
* @brief AD9959IO
* */
void ad9959_io_init(void) {
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	af00      	add	r7, sp, #0

    AD9959_PDC_0;
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004efa:	481e      	ldr	r0, [pc, #120]	; (8004f74 <ad9959_io_init+0x84>)
 8004efc:	f001 fac2 	bl	8006484 <HAL_GPIO_WritePin>
    AD9959_CS_1;
 8004f00:	2201      	movs	r2, #1
 8004f02:	2108      	movs	r1, #8
 8004f04:	481b      	ldr	r0, [pc, #108]	; (8004f74 <ad9959_io_init+0x84>)
 8004f06:	f001 fabd 	bl	8006484 <HAL_GPIO_WritePin>
    AD9959_SCLK_0;
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	2102      	movs	r1, #2
 8004f0e:	4819      	ldr	r0, [pc, #100]	; (8004f74 <ad9959_io_init+0x84>)
 8004f10:	f001 fab8 	bl	8006484 <HAL_GPIO_WritePin>
    AD9959_UPDATE_0;
 8004f14:	2200      	movs	r2, #0
 8004f16:	2120      	movs	r1, #32
 8004f18:	4816      	ldr	r0, [pc, #88]	; (8004f74 <ad9959_io_init+0x84>)
 8004f1a:	f001 fab3 	bl	8006484 <HAL_GPIO_WritePin>
    AD9959_PS0_0;
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f24:	4813      	ldr	r0, [pc, #76]	; (8004f74 <ad9959_io_init+0x84>)
 8004f26:	f001 faad 	bl	8006484 <HAL_GPIO_WritePin>
    AD9959_PS1_0;
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	2140      	movs	r1, #64	; 0x40
 8004f2e:	4811      	ldr	r0, [pc, #68]	; (8004f74 <ad9959_io_init+0x84>)
 8004f30:	f001 faa8 	bl	8006484 <HAL_GPIO_WritePin>
    AD9959_PS2_0;
 8004f34:	2200      	movs	r2, #0
 8004f36:	2110      	movs	r1, #16
 8004f38:	480e      	ldr	r0, [pc, #56]	; (8004f74 <ad9959_io_init+0x84>)
 8004f3a:	f001 faa3 	bl	8006484 <HAL_GPIO_WritePin>
    AD9959_PS3_0;
 8004f3e:	2200      	movs	r2, #0
 8004f40:	2104      	movs	r1, #4
 8004f42:	480c      	ldr	r0, [pc, #48]	; (8004f74 <ad9959_io_init+0x84>)
 8004f44:	f001 fa9e 	bl	8006484 <HAL_GPIO_WritePin>
    AD9959_SDIO0_0;
 8004f48:	2200      	movs	r2, #0
 8004f4a:	2101      	movs	r1, #1
 8004f4c:	4809      	ldr	r0, [pc, #36]	; (8004f74 <ad9959_io_init+0x84>)
 8004f4e:	f001 fa99 	bl	8006484 <HAL_GPIO_WritePin>
    AD9959_SDIO1_0;
 8004f52:	2200      	movs	r2, #0
 8004f54:	2120      	movs	r1, #32
 8004f56:	4808      	ldr	r0, [pc, #32]	; (8004f78 <ad9959_io_init+0x88>)
 8004f58:	f001 fa94 	bl	8006484 <HAL_GPIO_WritePin>
    AD9959_SDIO2_0;
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	2110      	movs	r1, #16
 8004f60:	4805      	ldr	r0, [pc, #20]	; (8004f78 <ad9959_io_init+0x88>)
 8004f62:	f001 fa8f 	bl	8006484 <HAL_GPIO_WritePin>
    AD9959_SDIO3_0;
 8004f66:	2200      	movs	r2, #0
 8004f68:	2140      	movs	r1, #64	; 0x40
 8004f6a:	4803      	ldr	r0, [pc, #12]	; (8004f78 <ad9959_io_init+0x88>)
 8004f6c:	f001 fa8a 	bl	8006484 <HAL_GPIO_WritePin>
}
 8004f70:	bf00      	nop
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	40021400 	.word	0x40021400
 8004f78:	40021000 	.word	0x40021000

08004f7c <ad9959_io_update>:

/**
 * @brief AD9959IO
 * */
void ad9959_io_update(void) {
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	af00      	add	r7, sp, #0
    AD9959_UPDATE_0;
 8004f80:	2200      	movs	r2, #0
 8004f82:	2120      	movs	r1, #32
 8004f84:	480a      	ldr	r0, [pc, #40]	; (8004fb0 <ad9959_io_update+0x34>)
 8004f86:	f001 fa7d 	bl	8006484 <HAL_GPIO_WritePin>
    ad9959_delay(2);
 8004f8a:	2002      	movs	r0, #2
 8004f8c:	f7ff ff53 	bl	8004e36 <ad9959_delay>
    AD9959_UPDATE_1;
 8004f90:	2201      	movs	r2, #1
 8004f92:	2120      	movs	r1, #32
 8004f94:	4806      	ldr	r0, [pc, #24]	; (8004fb0 <ad9959_io_update+0x34>)
 8004f96:	f001 fa75 	bl	8006484 <HAL_GPIO_WritePin>
    ad9959_delay(4);
 8004f9a:	2004      	movs	r0, #4
 8004f9c:	f7ff ff4b 	bl	8004e36 <ad9959_delay>
    AD9959_UPDATE_0;
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	2120      	movs	r1, #32
 8004fa4:	4802      	ldr	r0, [pc, #8]	; (8004fb0 <ad9959_io_update+0x34>)
 8004fa6:	f001 fa6d 	bl	8006484 <HAL_GPIO_WritePin>
}
 8004faa:	bf00      	nop
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	40021400 	.word	0x40021400

08004fb4 <ad9959_write_data>:
 * @param number_of_registers 
 * @param register_data 
 * @param update IO
 * */
void ad9959_write_data(AD9959_REG_ADDR register_address, uint8_t number_of_registers, const uint8_t *register_data,bool update)
    {
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b084      	sub	sp, #16
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	603a      	str	r2, [r7, #0]
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	71fb      	strb	r3, [r7, #7]
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	71bb      	strb	r3, [r7, #6]
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	717b      	strb	r3, [r7, #5]
    uint8_t ControlValue = 0;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	73fb      	strb	r3, [r7, #15]
    uint8_t ValueToWrite = 0;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	73bb      	strb	r3, [r7, #14]
    uint8_t RegisterIndex = 0;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	737b      	strb	r3, [r7, #13]
    uint8_t i = 0;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	733b      	strb	r3, [r7, #12]

    assert_param(IS_AD9959_REG_ADDR(register_address));//


    ControlValue = register_address;
 8004fda:	79fb      	ldrb	r3, [r7, #7]
 8004fdc:	73fb      	strb	r3, [r7, #15]
//
    AD9959_SCLK_0;
 8004fde:	2200      	movs	r2, #0
 8004fe0:	2102      	movs	r1, #2
 8004fe2:	483c      	ldr	r0, [pc, #240]	; (80050d4 <ad9959_write_data+0x120>)
 8004fe4:	f001 fa4e 	bl	8006484 <HAL_GPIO_WritePin>
    AD9959_CS_0;
 8004fe8:	2200      	movs	r2, #0
 8004fea:	2108      	movs	r1, #8
 8004fec:	4839      	ldr	r0, [pc, #228]	; (80050d4 <ad9959_write_data+0x120>)
 8004fee:	f001 fa49 	bl	8006484 <HAL_GPIO_WritePin>
    for (i = 0; i < 8; i++) {
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	733b      	strb	r3, [r7, #12]
 8004ff6:	e01e      	b.n	8005036 <ad9959_write_data+0x82>
        AD9959_SCLK_0;
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	2102      	movs	r1, #2
 8004ffc:	4835      	ldr	r0, [pc, #212]	; (80050d4 <ad9959_write_data+0x120>)
 8004ffe:	f001 fa41 	bl	8006484 <HAL_GPIO_WritePin>
        if (0x80 == (ControlValue & 0x80))
 8005002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005006:	2b00      	cmp	r3, #0
 8005008:	da05      	bge.n	8005016 <ad9959_write_data+0x62>
            AD9959_SDIO0_1;
 800500a:	2201      	movs	r2, #1
 800500c:	2101      	movs	r1, #1
 800500e:	4831      	ldr	r0, [pc, #196]	; (80050d4 <ad9959_write_data+0x120>)
 8005010:	f001 fa38 	bl	8006484 <HAL_GPIO_WritePin>
 8005014:	e004      	b.n	8005020 <ad9959_write_data+0x6c>
        else
            AD9959_SDIO0_0;
 8005016:	2200      	movs	r2, #0
 8005018:	2101      	movs	r1, #1
 800501a:	482e      	ldr	r0, [pc, #184]	; (80050d4 <ad9959_write_data+0x120>)
 800501c:	f001 fa32 	bl	8006484 <HAL_GPIO_WritePin>
            AD9959_SCLK_1;
 8005020:	2201      	movs	r2, #1
 8005022:	2102      	movs	r1, #2
 8005024:	482b      	ldr	r0, [pc, #172]	; (80050d4 <ad9959_write_data+0x120>)
 8005026:	f001 fa2d 	bl	8006484 <HAL_GPIO_WritePin>
        ControlValue <<= 1;
 800502a:	7bfb      	ldrb	r3, [r7, #15]
 800502c:	005b      	lsls	r3, r3, #1
 800502e:	73fb      	strb	r3, [r7, #15]
    for (i = 0; i < 8; i++) {
 8005030:	7b3b      	ldrb	r3, [r7, #12]
 8005032:	3301      	adds	r3, #1
 8005034:	733b      	strb	r3, [r7, #12]
 8005036:	7b3b      	ldrb	r3, [r7, #12]
 8005038:	2b07      	cmp	r3, #7
 800503a:	d9dd      	bls.n	8004ff8 <ad9959_write_data+0x44>
    }
    AD9959_SCLK_0;
 800503c:	2200      	movs	r2, #0
 800503e:	2102      	movs	r1, #2
 8005040:	4824      	ldr	r0, [pc, #144]	; (80050d4 <ad9959_write_data+0x120>)
 8005042:	f001 fa1f 	bl	8006484 <HAL_GPIO_WritePin>
//
    for (RegisterIndex = 0; RegisterIndex < number_of_registers; RegisterIndex++)
 8005046:	2300      	movs	r3, #0
 8005048:	737b      	strb	r3, [r7, #13]
 800504a:	e031      	b.n	80050b0 <ad9959_write_data+0xfc>
    {
        ValueToWrite = register_data[RegisterIndex];
 800504c:	7b7b      	ldrb	r3, [r7, #13]
 800504e:	683a      	ldr	r2, [r7, #0]
 8005050:	4413      	add	r3, r2
 8005052:	781b      	ldrb	r3, [r3, #0]
 8005054:	73bb      	strb	r3, [r7, #14]
        for (i = 0; i < 8; i++) {
 8005056:	2300      	movs	r3, #0
 8005058:	733b      	strb	r3, [r7, #12]
 800505a:	e01e      	b.n	800509a <ad9959_write_data+0xe6>
            AD9959_SCLK_0;
 800505c:	2200      	movs	r2, #0
 800505e:	2102      	movs	r1, #2
 8005060:	481c      	ldr	r0, [pc, #112]	; (80050d4 <ad9959_write_data+0x120>)
 8005062:	f001 fa0f 	bl	8006484 <HAL_GPIO_WritePin>
            if (0x80 == (ValueToWrite & 0x80))
 8005066:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800506a:	2b00      	cmp	r3, #0
 800506c:	da05      	bge.n	800507a <ad9959_write_data+0xc6>
                AD9959_SDIO0_1;
 800506e:	2201      	movs	r2, #1
 8005070:	2101      	movs	r1, #1
 8005072:	4818      	ldr	r0, [pc, #96]	; (80050d4 <ad9959_write_data+0x120>)
 8005074:	f001 fa06 	bl	8006484 <HAL_GPIO_WritePin>
 8005078:	e004      	b.n	8005084 <ad9959_write_data+0xd0>
            else
                AD9959_SDIO0_0;
 800507a:	2200      	movs	r2, #0
 800507c:	2101      	movs	r1, #1
 800507e:	4815      	ldr	r0, [pc, #84]	; (80050d4 <ad9959_write_data+0x120>)
 8005080:	f001 fa00 	bl	8006484 <HAL_GPIO_WritePin>
            AD9959_SCLK_1;
 8005084:	2201      	movs	r2, #1
 8005086:	2102      	movs	r1, #2
 8005088:	4812      	ldr	r0, [pc, #72]	; (80050d4 <ad9959_write_data+0x120>)
 800508a:	f001 f9fb 	bl	8006484 <HAL_GPIO_WritePin>
            ValueToWrite <<= 1;
 800508e:	7bbb      	ldrb	r3, [r7, #14]
 8005090:	005b      	lsls	r3, r3, #1
 8005092:	73bb      	strb	r3, [r7, #14]
        for (i = 0; i < 8; i++) {
 8005094:	7b3b      	ldrb	r3, [r7, #12]
 8005096:	3301      	adds	r3, #1
 8005098:	733b      	strb	r3, [r7, #12]
 800509a:	7b3b      	ldrb	r3, [r7, #12]
 800509c:	2b07      	cmp	r3, #7
 800509e:	d9dd      	bls.n	800505c <ad9959_write_data+0xa8>
        }
        AD9959_SCLK_0;
 80050a0:	2200      	movs	r2, #0
 80050a2:	2102      	movs	r1, #2
 80050a4:	480b      	ldr	r0, [pc, #44]	; (80050d4 <ad9959_write_data+0x120>)
 80050a6:	f001 f9ed 	bl	8006484 <HAL_GPIO_WritePin>
    for (RegisterIndex = 0; RegisterIndex < number_of_registers; RegisterIndex++)
 80050aa:	7b7b      	ldrb	r3, [r7, #13]
 80050ac:	3301      	adds	r3, #1
 80050ae:	737b      	strb	r3, [r7, #13]
 80050b0:	7b7a      	ldrb	r2, [r7, #13]
 80050b2:	79bb      	ldrb	r3, [r7, #6]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d3c9      	bcc.n	800504c <ad9959_write_data+0x98>
    }
    if (update) ad9959_io_update();
 80050b8:	797b      	ldrb	r3, [r7, #5]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d001      	beq.n	80050c2 <ad9959_write_data+0x10e>
 80050be:	f7ff ff5d 	bl	8004f7c <ad9959_io_update>
    AD9959_CS_1;
 80050c2:	2201      	movs	r2, #1
 80050c4:	2108      	movs	r1, #8
 80050c6:	4803      	ldr	r0, [pc, #12]	; (80050d4 <ad9959_write_data+0x120>)
 80050c8:	f001 f9dc 	bl	8006484 <HAL_GPIO_WritePin>
}
 80050cc:	bf00      	nop
 80050ce:	3710      	adds	r7, #16
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	40021400 	.word	0x40021400

080050d8 <ad9959_write_phase>:
/**
 * @brief 
 * @param channel 
 * @param phase  14bit 0~16383(0~360)
 * */
void ad9959_write_phase(AD9959_CHANNEL channel, uint16_t phase) {
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	4603      	mov	r3, r0
 80050e0:	460a      	mov	r2, r1
 80050e2:	71fb      	strb	r3, [r7, #7]
 80050e4:	4613      	mov	r3, r2
 80050e6:	80bb      	strh	r3, [r7, #4]
    uint8_t cs_data = channel;
 80050e8:	79fb      	ldrb	r3, [r7, #7]
 80050ea:	73fb      	strb	r3, [r7, #15]
    assert_param(IS_AD9959_CHANNEL(channel));//

    CPOW0_DATA[1] = (uint8_t) phase;
 80050ec:	88bb      	ldrh	r3, [r7, #4]
 80050ee:	b2da      	uxtb	r2, r3
 80050f0:	4b0c      	ldr	r3, [pc, #48]	; (8005124 <ad9959_write_phase+0x4c>)
 80050f2:	705a      	strb	r2, [r3, #1]
    CPOW0_DATA[0] = (uint8_t) (phase >> 8);
 80050f4:	88bb      	ldrh	r3, [r7, #4]
 80050f6:	0a1b      	lsrs	r3, r3, #8
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	b2da      	uxtb	r2, r3
 80050fc:	4b09      	ldr	r3, [pc, #36]	; (8005124 <ad9959_write_phase+0x4c>)
 80050fe:	701a      	strb	r2, [r3, #0]
    ad9959_write_data(AD9959_REG_CSR, 1, &cs_data, 1);
 8005100:	f107 020f 	add.w	r2, r7, #15
 8005104:	2301      	movs	r3, #1
 8005106:	2101      	movs	r1, #1
 8005108:	2000      	movs	r0, #0
 800510a:	f7ff ff53 	bl	8004fb4 <ad9959_write_data>
    ad9959_write_data(AD9959_REG_CPOW0, 2, CPOW0_DATA, 1);
 800510e:	2301      	movs	r3, #1
 8005110:	4a04      	ldr	r2, [pc, #16]	; (8005124 <ad9959_write_phase+0x4c>)
 8005112:	2102      	movs	r1, #2
 8005114:	2005      	movs	r0, #5
 8005116:	f7ff ff4d 	bl	8004fb4 <ad9959_write_data>

}
 800511a:	bf00      	nop
 800511c:	3710      	adds	r7, #16
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	20003648 	.word	0x20003648

08005128 <ad9959_write_frequency>:
/**
 * @brief 
 * @param channel 
 * @param amplitude  ( 1 ~ 200000000Hz)
 * */
void ad9959_write_frequency(AD9959_CHANNEL channel, uint32_t Freq) {
 8005128:	b580      	push	{r7, lr}
 800512a:	b086      	sub	sp, #24
 800512c:	af00      	add	r7, sp, #0
 800512e:	4603      	mov	r3, r0
 8005130:	6039      	str	r1, [r7, #0]
 8005132:	71fb      	strb	r3, [r7, #7]
    uint8_t CFTW0_DATA[4] = {0x00, 0x00, 0x00, 0x00};    //
 8005134:	2300      	movs	r3, #0
 8005136:	613b      	str	r3, [r7, #16]
    uint32_t frequency;
    uint8_t cs_data = channel;
 8005138:	79fb      	ldrb	r3, [r7, #7]
 800513a:	73fb      	strb	r3, [r7, #15]

    assert_param(IS_AD9959_CHANNEL(channel));//


    frequency = (uint32_t) Freq * 8.589934592;       //  8.589934592=(2^32)/500000000 500M=25M*20()
 800513c:	6838      	ldr	r0, [r7, #0]
 800513e:	f7fb f9e1 	bl	8000504 <__aeabi_ui2d>
 8005142:	a317      	add	r3, pc, #92	; (adr r3, 80051a0 <ad9959_write_frequency+0x78>)
 8005144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005148:	f7fb fa56 	bl	80005f8 <__aeabi_dmul>
 800514c:	4602      	mov	r2, r0
 800514e:	460b      	mov	r3, r1
 8005150:	4610      	mov	r0, r2
 8005152:	4619      	mov	r1, r3
 8005154:	f7fb fd28 	bl	8000ba8 <__aeabi_d2uiz>
 8005158:	4603      	mov	r3, r0
 800515a:	617b      	str	r3, [r7, #20]
    CFTW0_DATA[3] = (uint8_t) frequency;
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	b2db      	uxtb	r3, r3
 8005160:	74fb      	strb	r3, [r7, #19]
    CFTW0_DATA[2] = (uint8_t) (frequency >> 8);
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	0a1b      	lsrs	r3, r3, #8
 8005166:	b2db      	uxtb	r3, r3
 8005168:	74bb      	strb	r3, [r7, #18]
    CFTW0_DATA[1] = (uint8_t) (frequency >> 16);
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	0c1b      	lsrs	r3, r3, #16
 800516e:	b2db      	uxtb	r3, r3
 8005170:	747b      	strb	r3, [r7, #17]
    CFTW0_DATA[0] = (uint8_t) (frequency >> 24);
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	0e1b      	lsrs	r3, r3, #24
 8005176:	b2db      	uxtb	r3, r3
 8005178:	743b      	strb	r3, [r7, #16]

    ad9959_write_data(AD9959_REG_CSR, 1, &cs_data, 1);
 800517a:	f107 020f 	add.w	r2, r7, #15
 800517e:	2301      	movs	r3, #1
 8005180:	2101      	movs	r1, #1
 8005182:	2000      	movs	r0, #0
 8005184:	f7ff ff16 	bl	8004fb4 <ad9959_write_data>
    ad9959_write_data(AD9959_REG_CFTW0, 4, CFTW0_DATA, 1);
 8005188:	f107 0210 	add.w	r2, r7, #16
 800518c:	2301      	movs	r3, #1
 800518e:	2104      	movs	r1, #4
 8005190:	2004      	movs	r0, #4
 8005192:	f7ff ff0f 	bl	8004fb4 <ad9959_write_data>


}
 8005196:	bf00      	nop
 8005198:	3718      	adds	r7, #24
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	e826d695 	.word	0xe826d695
 80051a4:	40212e0b 	.word	0x40212e0b

080051a8 <ad9959_write_amplitude>:
/**
 * @brief 
 * @param channel 
 * @param amplitude  10bit 0~1023(0 ~ 530mV)
 * */
void ad9959_write_amplitude(AD9959_CHANNEL channel, uint16_t amplitude) {
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	4603      	mov	r3, r0
 80051b0:	460a      	mov	r2, r1
 80051b2:	71fb      	strb	r3, [r7, #7]
 80051b4:	4613      	mov	r3, r2
 80051b6:	80bb      	strh	r3, [r7, #4]
    uint8_t ACR_DATA[3] = {0x00, 0x00, 0x00};//default Value = 0x--0000 Rest = 18.91/Iout
 80051b8:	4a14      	ldr	r2, [pc, #80]	; (800520c <ad9959_write_amplitude+0x64>)
 80051ba:	f107 030c 	add.w	r3, r7, #12
 80051be:	6812      	ldr	r2, [r2, #0]
 80051c0:	4611      	mov	r1, r2
 80051c2:	8019      	strh	r1, [r3, #0]
 80051c4:	3302      	adds	r3, #2
 80051c6:	0c12      	lsrs	r2, r2, #16
 80051c8:	701a      	strb	r2, [r3, #0]
    uint8_t cs_data = channel;
 80051ca:	79fb      	ldrb	r3, [r7, #7]
 80051cc:	72fb      	strb	r3, [r7, #11]

    assert_param(IS_AD9959_CHANNEL(channel));//

    amplitude = amplitude | 0x1000;
 80051ce:	88bb      	ldrh	r3, [r7, #4]
 80051d0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80051d4:	80bb      	strh	r3, [r7, #4]
    ACR_DATA[2] = (uint8_t) amplitude;
 80051d6:	88bb      	ldrh	r3, [r7, #4]
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	73bb      	strb	r3, [r7, #14]
    ACR_DATA[1] = (uint8_t) (amplitude >> 8);
 80051dc:	88bb      	ldrh	r3, [r7, #4]
 80051de:	0a1b      	lsrs	r3, r3, #8
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	737b      	strb	r3, [r7, #13]

    ad9959_write_data(AD9959_REG_CSR, 1, &cs_data, 1);
 80051e6:	f107 020b 	add.w	r2, r7, #11
 80051ea:	2301      	movs	r3, #1
 80051ec:	2101      	movs	r1, #1
 80051ee:	2000      	movs	r0, #0
 80051f0:	f7ff fee0 	bl	8004fb4 <ad9959_write_data>
    ad9959_write_data(AD9959_REG_ACR, 3, ACR_DATA, 1);
 80051f4:	f107 020c 	add.w	r2, r7, #12
 80051f8:	2301      	movs	r3, #1
 80051fa:	2103      	movs	r1, #3
 80051fc:	2006      	movs	r0, #6
 80051fe:	f7ff fed9 	bl	8004fb4 <ad9959_write_data>

}
 8005202:	bf00      	nop
 8005204:	3710      	adds	r7, #16
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	08010478 	.word	0x08010478

08005210 <ADS8688_Init>:

ADS8688 ads8688;
/*
 * INITIALISATION
 */
uint8_t ADS8688_Init(ADS8688 *ads, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *csPinBank, uint16_t csPin) {
 8005210:	b580      	push	{r7, lr}
 8005212:	b086      	sub	sp, #24
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
 800521c:	807b      	strh	r3, [r7, #2]
/* Store interface parameters in struct */
	ads->spiHandle 		= spiHandle;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	68ba      	ldr	r2, [r7, #8]
 8005222:	601a      	str	r2, [r3, #0]
	ads->csPinBank 	= csPinBank;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	605a      	str	r2, [r3, #4]
	ads->csPin 		= csPin;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	887a      	ldrh	r2, [r7, #2]
 800522e:	811a      	strh	r2, [r3, #8]

	uint8_t ads_data[2] = {0};
 8005230:	2300      	movs	r3, #0
 8005232:	82bb      	strh	r3, [r7, #20]
	uint8_t state = 0;
 8005234:	2300      	movs	r3, #0
 8005236:	75fb      	strb	r3, [r7, #23]
	// reset all registers to default
	state += ADS_Cmd_Write(ads, RST, ads_data);
 8005238:	f107 0314 	add.w	r3, r7, #20
 800523c:	461a      	mov	r2, r3
 800523e:	2185      	movs	r1, #133	; 0x85
 8005240:	68f8      	ldr	r0, [r7, #12]
 8005242:	f000 f8a7 	bl	8005394 <ADS_Cmd_Write>
 8005246:	4603      	mov	r3, r0
 8005248:	461a      	mov	r2, r3
 800524a:	7dfb      	ldrb	r3, [r7, #23]
 800524c:	4413      	add	r3, r2
 800524e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 8005250:	2064      	movs	r0, #100	; 0x64
 8005252:	f000 fa27 	bl	80056a4 <HAL_Delay>
	// send a no_op message to the ADS to enter IDLE mode
	state += ADS_Cmd_Write(ads, CONT, ads_data);
 8005256:	f107 0314 	add.w	r3, r7, #20
 800525a:	461a      	mov	r2, r3
 800525c:	2100      	movs	r1, #0
 800525e:	68f8      	ldr	r0, [r7, #12]
 8005260:	f000 f898 	bl	8005394 <ADS_Cmd_Write>
 8005264:	4603      	mov	r3, r0
 8005266:	461a      	mov	r2, r3
 8005268:	7dfb      	ldrb	r3, [r7, #23]
 800526a:	4413      	add	r3, r2
 800526c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800526e:	200a      	movs	r0, #10
 8005270:	f000 fa18 	bl	80056a4 <HAL_Delay>
	// enable auto transmit for all inputs(datasheet page 54) or as many as you want
	// if you want only some of the inputs enabled, make sure to power down the unused ones
	ads_data[0] = 0x01;
 8005274:	2301      	movs	r3, #1
 8005276:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, AUTO_SEQ_EN, ads_data);
 8005278:	f107 0314 	add.w	r3, r7, #20
 800527c:	461a      	mov	r2, r3
 800527e:	2101      	movs	r1, #1
 8005280:	68f8      	ldr	r0, [r7, #12]
 8005282:	f000 f84c 	bl	800531e <ADS_Prog_Write>
 8005286:	4603      	mov	r3, r0
 8005288:	461a      	mov	r2, r3
 800528a:	7dfb      	ldrb	r3, [r7, #23]
 800528c:	4413      	add	r3, r2
 800528e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8005290:	200a      	movs	r0, #10
 8005292:	f000 fa07 	bl	80056a4 <HAL_Delay>
	ads_data[0] = 0xfe;
 8005296:	23fe      	movs	r3, #254	; 0xfe
 8005298:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHN_PWRDN, ads_data);
 800529a:	f107 0314 	add.w	r3, r7, #20
 800529e:	461a      	mov	r2, r3
 80052a0:	2102      	movs	r1, #2
 80052a2:	68f8      	ldr	r0, [r7, #12]
 80052a4:	f000 f83b 	bl	800531e <ADS_Prog_Write>
 80052a8:	4603      	mov	r3, r0
 80052aa:	461a      	mov	r2, r3
 80052ac:	7dfb      	ldrb	r3, [r7, #23]
 80052ae:	4413      	add	r3, r2
 80052b0:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80052b2:	200a      	movs	r0, #10
 80052b4:	f000 f9f6 	bl	80056a4 <HAL_Delay>
	// set the desired features such as device id (if multiple devices are used), alarm enable/disable and output format
	ads_data[0] = 0x03; // here i chose id = 0, alarm = disabled and SDO_format = 3 (datasheet page 56)
 80052b8:	2303      	movs	r3, #3
 80052ba:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, FEATURE_SELECT, ads_data);
 80052bc:	f107 0314 	add.w	r3, r7, #20
 80052c0:	461a      	mov	r2, r3
 80052c2:	2103      	movs	r1, #3
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f000 f82a 	bl	800531e <ADS_Prog_Write>
 80052ca:	4603      	mov	r3, r0
 80052cc:	461a      	mov	r2, r3
 80052ce:	7dfb      	ldrb	r3, [r7, #23]
 80052d0:	4413      	add	r3, r2
 80052d2:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80052d4:	200a      	movs	r0, #10
 80052d6:	f000 f9e5 	bl	80056a4 <HAL_Delay>
	// set all channels ranges(page 57)
	// 0x05 -> Input range is set to 0 to 2.5 x VREF (for VREF=5 volts, this means 0-10 volts range)
	// 0x06 -> Input range is set to 0 to 1.25 x VREF (for VREF=5 volts, this means 0-5 volts range)
	ads_data[0] = 0x00;
 80052da:	2300      	movs	r3, #0
 80052dc:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHN_0_RANGE, ads_data);
 80052de:	f107 0314 	add.w	r3, r7, #20
 80052e2:	461a      	mov	r2, r3
 80052e4:	2105      	movs	r1, #5
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f000 f819 	bl	800531e <ADS_Prog_Write>
 80052ec:	4603      	mov	r3, r0
 80052ee:	461a      	mov	r2, r3
 80052f0:	7dfb      	ldrb	r3, [r7, #23]
 80052f2:	4413      	add	r3, r2
 80052f4:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80052f6:	200a      	movs	r0, #10
 80052f8:	f000 f9d4 	bl	80056a4 <HAL_Delay>
//	ads_data[0] = 0x00;
//	state += ADS_Prog_Write(ads, CHN_1_RANGE, ads_data);
//	HAL_Delay(10);
	// start the auto transmission by entering the appropriate state
	state += ADS_Cmd_Write(ads, AUTO_RST, ads_data);
 80052fc:	f107 0314 	add.w	r3, r7, #20
 8005300:	461a      	mov	r2, r3
 8005302:	21a0      	movs	r1, #160	; 0xa0
 8005304:	68f8      	ldr	r0, [r7, #12]
 8005306:	f000 f845 	bl	8005394 <ADS_Cmd_Write>
 800530a:	4603      	mov	r3, r0
 800530c:	461a      	mov	r2, r3
 800530e:	7dfb      	ldrb	r3, [r7, #23]
 8005310:	4413      	add	r3, r2
 8005312:	75fb      	strb	r3, [r7, #23]

	return state;
 8005314:	7dfb      	ldrb	r3, [r7, #23]
}
 8005316:	4618      	mov	r0, r3
 8005318:	3718      	adds	r7, #24
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <ADS_Prog_Write>:
	data[1] = rxbuf[3];
	return ret;
}

// after the write, data should contain the data (byte) written to the addressed register (check equality for evaluation)
HAL_StatusTypeDef ADS_Prog_Write(ADS8688 *ads, uint8_t addr, uint8_t *data) {
 800531e:	b580      	push	{r7, lr}
 8005320:	b088      	sub	sp, #32
 8005322:	af02      	add	r7, sp, #8
 8005324:	60f8      	str	r0, [r7, #12]
 8005326:	460b      	mov	r3, r1
 8005328:	607a      	str	r2, [r7, #4]
 800532a:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {data[0], (addr << 1 | 0x01)}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	753b      	strb	r3, [r7, #20]
 8005332:	7afb      	ldrb	r3, [r7, #11]
 8005334:	005b      	lsls	r3, r3, #1
 8005336:	b25b      	sxtb	r3, r3
 8005338:	f043 0301 	orr.w	r3, r3, #1
 800533c:	b25b      	sxtb	r3, r3
 800533e:	b2db      	uxtb	r3, r3
 8005340:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6858      	ldr	r0, [r3, #4]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	891b      	ldrh	r3, [r3, #8]
 800534a:	2200      	movs	r2, #0
 800534c:	4619      	mov	r1, r3
 800534e:	f001 f899 	bl	8006484 <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6818      	ldr	r0, [r3, #0]
 8005356:	f107 0210 	add.w	r2, r7, #16
 800535a:	f107 0114 	add.w	r1, r7, #20
 800535e:	230a      	movs	r3, #10
 8005360:	9300      	str	r3, [sp, #0]
 8005362:	2302      	movs	r3, #2
 8005364:	f001 ff0d 	bl	8007182 <HAL_SPI_TransmitReceive>
 8005368:	4603      	mov	r3, r0
 800536a:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6858      	ldr	r0, [r3, #4]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	891b      	ldrh	r3, [r3, #8]
 8005374:	2201      	movs	r2, #1
 8005376:	4619      	mov	r1, r3
 8005378:	f001 f884 	bl	8006484 <HAL_GPIO_WritePin>

	data[0] = rxbuf[3];
 800537c:	7cfa      	ldrb	r2, [r7, #19]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	3301      	adds	r3, #1
 8005386:	2200      	movs	r2, #0
 8005388:	701a      	strb	r2, [r3, #0]
	return ret;
 800538a:	7dfb      	ldrb	r3, [r7, #23]
}
 800538c:	4618      	mov	r0, r3
 800538e:	3718      	adds	r7, #24
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}

08005394 <ADS_Cmd_Write>:

HAL_StatusTypeDef ADS_Cmd_Write(ADS8688 *ads, uint8_t cmd, uint8_t *data) {
 8005394:	b580      	push	{r7, lr}
 8005396:	b088      	sub	sp, #32
 8005398:	af02      	add	r7, sp, #8
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	460b      	mov	r3, r1
 800539e:	607a      	str	r2, [r7, #4]
 80053a0:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {0x00,cmd}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 80053a2:	2300      	movs	r3, #0
 80053a4:	753b      	strb	r3, [r7, #20]
 80053a6:	7afb      	ldrb	r3, [r7, #11]
 80053a8:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	6858      	ldr	r0, [r3, #4]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	891b      	ldrh	r3, [r3, #8]
 80053b2:	2200      	movs	r2, #0
 80053b4:	4619      	mov	r1, r3
 80053b6:	f001 f865 	bl	8006484 <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6818      	ldr	r0, [r3, #0]
 80053be:	f107 0210 	add.w	r2, r7, #16
 80053c2:	f107 0114 	add.w	r1, r7, #20
 80053c6:	230a      	movs	r3, #10
 80053c8:	9300      	str	r3, [sp, #0]
 80053ca:	2302      	movs	r3, #2
 80053cc:	f001 fed9 	bl	8007182 <HAL_SPI_TransmitReceive>
 80053d0:	4603      	mov	r3, r0
 80053d2:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6858      	ldr	r0, [r3, #4]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	891b      	ldrh	r3, [r3, #8]
 80053dc:	2201      	movs	r2, #1
 80053de:	4619      	mov	r1, r3
 80053e0:	f001 f850 	bl	8006484 <HAL_GPIO_WritePin>

	data[0] = rxbuf[2];
 80053e4:	7cba      	ldrb	r2, [r7, #18]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	701a      	strb	r2, [r3, #0]
	data[1] = rxbuf[3];
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	3301      	adds	r3, #1
 80053ee:	7cfa      	ldrb	r2, [r7, #19]
 80053f0:	701a      	strb	r2, [r3, #0]
	return ret;
 80053f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3718      	adds	r7, #24
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}

080053fc <print>:
/**
 * @brief  
 * @retval None
 **/
void print(UART_HandleTypeDef* huart, const char* buf, ...)
{
 80053fc:	b40e      	push	{r1, r2, r3}
 80053fe:	b580      	push	{r7, lr}
 8005400:	f6ad 0d14 	subw	sp, sp, #2068	; 0x814
 8005404:	af00      	add	r7, sp, #0
 8005406:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800540a:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 800540e:	6018      	str	r0, [r3, #0]
  char str[RxBufferSize] = {0};
 8005410:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8005414:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005418:	2200      	movs	r2, #0
 800541a:	601a      	str	r2, [r3, #0]
 800541c:	3304      	adds	r3, #4
 800541e:	f240 72fc 	movw	r2, #2044	; 0x7fc
 8005422:	2100      	movs	r1, #0
 8005424:	4618      	mov	r0, r3
 8005426:	f006 fb1d 	bl	800ba64 <memset>
  va_list v;
  va_start(v, buf);
 800542a:	f507 6202 	add.w	r2, r7, #2080	; 0x820
 800542e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8005432:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8005436:	601a      	str	r2, [r3, #0]
  vsprintf(str, buf, v); 	//sprintf
 8005438:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800543c:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8005440:	f107 0010 	add.w	r0, r7, #16
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	f8d7 181c 	ldr.w	r1, [r7, #2076]	; 0x81c
 800544a:	f008 f8ab 	bl	800d5a4 <vsiprintf>
  HAL_UART_Transmit(huart,(uint8_t*)str,strlen(str),0xffffffff);
 800544e:	f107 0310 	add.w	r3, r7, #16
 8005452:	4618      	mov	r0, r3
 8005454:	f7fa febc 	bl	80001d0 <strlen>
 8005458:	4603      	mov	r3, r0
 800545a:	b29a      	uxth	r2, r3
 800545c:	f107 0110 	add.w	r1, r7, #16
 8005460:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8005464:	f6a3 000c 	subw	r0, r3, #2060	; 0x80c
 8005468:	f04f 33ff 	mov.w	r3, #4294967295
 800546c:	6800      	ldr	r0, [r0, #0]
 800546e:	f003 f9d6 	bl	800881e <HAL_UART_Transmit>
  va_end(v);
}
 8005472:	bf00      	nop
 8005474:	f607 0714 	addw	r7, r7, #2068	; 0x814
 8005478:	46bd      	mov	sp, r7
 800547a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800547e:	b003      	add	sp, #12
 8005480:	4770      	bx	lr
	...

08005484 <RxCallback>:

/**
 * @brief  ESP8266 
 * @retval None
 **/
void RxCallback(){
 8005484:	b580      	push	{r7, lr}
 8005486:	b086      	sub	sp, #24
 8005488:	af00      	add	r7, sp, #0
	UART_HandleTypeDef*  huart = wifi.huart; //ESP8266
 800548a:	4b44      	ldr	r3, [pc, #272]	; (800559c <RxCallback+0x118>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	60bb      	str	r3, [r7, #8]

	/*  */
	if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) != RESET) {
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f003 0310 	and.w	r3, r3, #16
 800549a:	2b10      	cmp	r3, #16
 800549c:	d179      	bne.n	8005592 <RxCallback+0x10e>
		__HAL_UART_CLEAR_IDLEFLAG(huart); //IDLE
 800549e:	2300      	movs	r3, #0
 80054a0:	603b      	str	r3, [r7, #0]
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	603b      	str	r3, [r7, #0]
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	603b      	str	r3, [r7, #0]
 80054b2:	683b      	ldr	r3, [r7, #0]
		HAL_UART_DMAStop(huart);          // DMA
 80054b4:	68b8      	ldr	r0, [r7, #8]
 80054b6:	f003 faa4 	bl	8008a02 <HAL_UART_DMAStop>

		// AckBuffer 
		int recv_end    = RxBufferSize - __HAL_DMA_GET_COUNTER(wifi.dma_rx); // 
 80054ba:	4b38      	ldr	r3, [pc, #224]	; (800559c <RxCallback+0x118>)
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80054c6:	607b      	str	r3, [r7, #4]
		int recv_start  = recv_end % RxBufferSize;                      // 
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	425a      	negs	r2, r3
 80054cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054d0:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80054d4:	bf58      	it	pl
 80054d6:	4253      	negpl	r3, r2
 80054d8:	617b      	str	r3, [r7, #20]
		while(wifi.RxBuffer[recv_start] == 0) { //
 80054da:	e009      	b.n	80054f0 <RxCallback+0x6c>
			recv_start = (recv_start + 1) % RxBufferSize;
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	3301      	adds	r3, #1
 80054e0:	425a      	negs	r2, r3
 80054e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054e6:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80054ea:	bf58      	it	pl
 80054ec:	4253      	negpl	r3, r2
 80054ee:	617b      	str	r3, [r7, #20]
		while(wifi.RxBuffer[recv_start] == 0) { //
 80054f0:	4a2a      	ldr	r2, [pc, #168]	; (800559c <RxCallback+0x118>)
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	4413      	add	r3, r2
 80054f6:	330e      	adds	r3, #14
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d0ee      	beq.n	80054dc <RxCallback+0x58>
		}
		int index = recv_start;
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	613b      	str	r3, [r7, #16]
		int i;
		for(i=0; index != recv_end; i++)
 8005502:	2300      	movs	r3, #0
 8005504:	60fb      	str	r3, [r7, #12]
 8005506:	e01e      	b.n	8005546 <RxCallback+0xc2>
		{
			wifi.AckBuffer[i] = wifi.RxBuffer[index];
 8005508:	4a24      	ldr	r2, [pc, #144]	; (800559c <RxCallback+0x118>)
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	4413      	add	r3, r2
 800550e:	330e      	adds	r3, #14
 8005510:	7819      	ldrb	r1, [r3, #0]
 8005512:	4a22      	ldr	r2, [pc, #136]	; (800559c <RxCallback+0x118>)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	4413      	add	r3, r2
 8005518:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 800551c:	460a      	mov	r2, r1
 800551e:	701a      	strb	r2, [r3, #0]
			wifi.RxBuffer[index] = 0;
 8005520:	4a1e      	ldr	r2, [pc, #120]	; (800559c <RxCallback+0x118>)
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	4413      	add	r3, r2
 8005526:	330e      	adds	r3, #14
 8005528:	2200      	movs	r2, #0
 800552a:	701a      	strb	r2, [r3, #0]
			index = (index+1)%RxBufferSize;
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	3301      	adds	r3, #1
 8005530:	425a      	negs	r2, r3
 8005532:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005536:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800553a:	bf58      	it	pl
 800553c:	4253      	negpl	r3, r2
 800553e:	613b      	str	r3, [r7, #16]
		for(i=0; index != recv_end; i++)
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	3301      	adds	r3, #1
 8005544:	60fb      	str	r3, [r7, #12]
 8005546:	693a      	ldr	r2, [r7, #16]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	429a      	cmp	r2, r3
 800554c:	d1dc      	bne.n	8005508 <RxCallback+0x84>
		}
		wifi.AckBuffer[i] = 0; //
 800554e:	4a13      	ldr	r2, [pc, #76]	; (800559c <RxCallback+0x118>)
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	4413      	add	r3, r2
 8005554:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 8005558:	2200      	movs	r2, #0
 800555a:	701a      	strb	r2, [r3, #0]

		//
		print(&huart3,"\r\n:\r\n");
 800555c:	4910      	ldr	r1, [pc, #64]	; (80055a0 <RxCallback+0x11c>)
 800555e:	4811      	ldr	r0, [pc, #68]	; (80055a4 <RxCallback+0x120>)
 8005560:	f7ff ff4c 	bl	80053fc <print>
		print(&huart3,"%s",wifi.AckBuffer);
 8005564:	4a10      	ldr	r2, [pc, #64]	; (80055a8 <RxCallback+0x124>)
 8005566:	4911      	ldr	r1, [pc, #68]	; (80055ac <RxCallback+0x128>)
 8005568:	480e      	ldr	r0, [pc, #56]	; (80055a4 <RxCallback+0x120>)
 800556a:	f7ff ff47 	bl	80053fc <print>
		//
		if(wifi.uart_state == Sent) {	//
 800556e:	4b0b      	ldr	r3, [pc, #44]	; (800559c <RxCallback+0x118>)
 8005570:	7b5b      	ldrb	r3, [r3, #13]
 8005572:	2b02      	cmp	r3, #2
 8005574:	d102      	bne.n	800557c <RxCallback+0xf8>
			wifi.uart_state = Idle; 	//
 8005576:	4b09      	ldr	r3, [pc, #36]	; (800559c <RxCallback+0x118>)
 8005578:	2200      	movs	r2, #0
 800557a:	735a      	strb	r2, [r3, #13]
		//for(;;); //TODO:

		}

		/* DMA */
		__HAL_DMA_SET_COUNTER(wifi.dma_rx, 0);
 800557c:	4b07      	ldr	r3, [pc, #28]	; (800559c <RxCallback+0x118>)
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2200      	movs	r2, #0
 8005584:	605a      	str	r2, [r3, #4]
		HAL_UART_Receive_DMA(huart, (uint8_t*)wifi.RxBuffer, RxBufferSize);
 8005586:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800558a:	4909      	ldr	r1, [pc, #36]	; (80055b0 <RxCallback+0x12c>)
 800558c:	68b8      	ldr	r0, [r7, #8]
 800558e:	f003 fa08 	bl	80089a2 <HAL_UART_Receive_DMA>
	}
}
 8005592:	bf00      	nop
 8005594:	3718      	adds	r7, #24
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
 800559a:	bf00      	nop
 800559c:	20003658 	.word	0x20003658
 80055a0:	0801047c 	.word	0x0801047c
 80055a4:	20003560 	.word	0x20003560
 80055a8:	20003e66 	.word	0x20003e66
 80055ac:	08010488 	.word	0x08010488
 80055b0:	20003666 	.word	0x20003666

080055b4 <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	af00      	add	r7, sp, #0
	RxCallback();
 80055b8:	f7ff ff64 	bl	8005484 <RxCallback>
}
 80055bc:	bf00      	nop
 80055be:	bd80      	pop	{r7, pc}

080055c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80055c4:	4b0e      	ldr	r3, [pc, #56]	; (8005600 <HAL_Init+0x40>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a0d      	ldr	r2, [pc, #52]	; (8005600 <HAL_Init+0x40>)
 80055ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80055ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80055d0:	4b0b      	ldr	r3, [pc, #44]	; (8005600 <HAL_Init+0x40>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a0a      	ldr	r2, [pc, #40]	; (8005600 <HAL_Init+0x40>)
 80055d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80055da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80055dc:	4b08      	ldr	r3, [pc, #32]	; (8005600 <HAL_Init+0x40>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a07      	ldr	r2, [pc, #28]	; (8005600 <HAL_Init+0x40>)
 80055e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80055e8:	2003      	movs	r0, #3
 80055ea:	f000 f94f 	bl	800588c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80055ee:	200f      	movs	r0, #15
 80055f0:	f000 f808 	bl	8005604 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80055f4:	f7fe ff5e 	bl	80044b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80055f8:	2300      	movs	r3, #0
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	40023c00 	.word	0x40023c00

08005604 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800560c:	4b12      	ldr	r3, [pc, #72]	; (8005658 <HAL_InitTick+0x54>)
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	4b12      	ldr	r3, [pc, #72]	; (800565c <HAL_InitTick+0x58>)
 8005612:	781b      	ldrb	r3, [r3, #0]
 8005614:	4619      	mov	r1, r3
 8005616:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800561a:	fbb3 f3f1 	udiv	r3, r3, r1
 800561e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005622:	4618      	mov	r0, r3
 8005624:	f000 f967 	bl	80058f6 <HAL_SYSTICK_Config>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d001      	beq.n	8005632 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e00e      	b.n	8005650 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2b0f      	cmp	r3, #15
 8005636:	d80a      	bhi.n	800564e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005638:	2200      	movs	r2, #0
 800563a:	6879      	ldr	r1, [r7, #4]
 800563c:	f04f 30ff 	mov.w	r0, #4294967295
 8005640:	f000 f92f 	bl	80058a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005644:	4a06      	ldr	r2, [pc, #24]	; (8005660 <HAL_InitTick+0x5c>)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800564a:	2300      	movs	r3, #0
 800564c:	e000      	b.n	8005650 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
}
 8005650:	4618      	mov	r0, r3
 8005652:	3708      	adds	r7, #8
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}
 8005658:	20000000 	.word	0x20000000
 800565c:	20000008 	.word	0x20000008
 8005660:	20000004 	.word	0x20000004

08005664 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005664:	b480      	push	{r7}
 8005666:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005668:	4b06      	ldr	r3, [pc, #24]	; (8005684 <HAL_IncTick+0x20>)
 800566a:	781b      	ldrb	r3, [r3, #0]
 800566c:	461a      	mov	r2, r3
 800566e:	4b06      	ldr	r3, [pc, #24]	; (8005688 <HAL_IncTick+0x24>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4413      	add	r3, r2
 8005674:	4a04      	ldr	r2, [pc, #16]	; (8005688 <HAL_IncTick+0x24>)
 8005676:	6013      	str	r3, [r2, #0]
}
 8005678:	bf00      	nop
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	20000008 	.word	0x20000008
 8005688:	20004690 	.word	0x20004690

0800568c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800568c:	b480      	push	{r7}
 800568e:	af00      	add	r7, sp, #0
  return uwTick;
 8005690:	4b03      	ldr	r3, [pc, #12]	; (80056a0 <HAL_GetTick+0x14>)
 8005692:	681b      	ldr	r3, [r3, #0]
}
 8005694:	4618      	mov	r0, r3
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	20004690 	.word	0x20004690

080056a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b084      	sub	sp, #16
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80056ac:	f7ff ffee 	bl	800568c <HAL_GetTick>
 80056b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056bc:	d005      	beq.n	80056ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80056be:	4b0a      	ldr	r3, [pc, #40]	; (80056e8 <HAL_Delay+0x44>)
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	461a      	mov	r2, r3
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	4413      	add	r3, r2
 80056c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80056ca:	bf00      	nop
 80056cc:	f7ff ffde 	bl	800568c <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	68fa      	ldr	r2, [r7, #12]
 80056d8:	429a      	cmp	r2, r3
 80056da:	d8f7      	bhi.n	80056cc <HAL_Delay+0x28>
  {
  }
}
 80056dc:	bf00      	nop
 80056de:	bf00      	nop
 80056e0:	3710      	adds	r7, #16
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	20000008 	.word	0x20000008

080056ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b085      	sub	sp, #20
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f003 0307 	and.w	r3, r3, #7
 80056fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80056fc:	4b0c      	ldr	r3, [pc, #48]	; (8005730 <__NVIC_SetPriorityGrouping+0x44>)
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005708:	4013      	ands	r3, r2
 800570a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005714:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005718:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800571c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800571e:	4a04      	ldr	r2, [pc, #16]	; (8005730 <__NVIC_SetPriorityGrouping+0x44>)
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	60d3      	str	r3, [r2, #12]
}
 8005724:	bf00      	nop
 8005726:	3714      	adds	r7, #20
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr
 8005730:	e000ed00 	.word	0xe000ed00

08005734 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005734:	b480      	push	{r7}
 8005736:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005738:	4b04      	ldr	r3, [pc, #16]	; (800574c <__NVIC_GetPriorityGrouping+0x18>)
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	0a1b      	lsrs	r3, r3, #8
 800573e:	f003 0307 	and.w	r3, r3, #7
}
 8005742:	4618      	mov	r0, r3
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr
 800574c:	e000ed00 	.word	0xe000ed00

08005750 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005750:	b480      	push	{r7}
 8005752:	b083      	sub	sp, #12
 8005754:	af00      	add	r7, sp, #0
 8005756:	4603      	mov	r3, r0
 8005758:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800575a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800575e:	2b00      	cmp	r3, #0
 8005760:	db0b      	blt.n	800577a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005762:	79fb      	ldrb	r3, [r7, #7]
 8005764:	f003 021f 	and.w	r2, r3, #31
 8005768:	4907      	ldr	r1, [pc, #28]	; (8005788 <__NVIC_EnableIRQ+0x38>)
 800576a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800576e:	095b      	lsrs	r3, r3, #5
 8005770:	2001      	movs	r0, #1
 8005772:	fa00 f202 	lsl.w	r2, r0, r2
 8005776:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800577a:	bf00      	nop
 800577c:	370c      	adds	r7, #12
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	e000e100 	.word	0xe000e100

0800578c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	4603      	mov	r3, r0
 8005794:	6039      	str	r1, [r7, #0]
 8005796:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800579c:	2b00      	cmp	r3, #0
 800579e:	db0a      	blt.n	80057b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	b2da      	uxtb	r2, r3
 80057a4:	490c      	ldr	r1, [pc, #48]	; (80057d8 <__NVIC_SetPriority+0x4c>)
 80057a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057aa:	0112      	lsls	r2, r2, #4
 80057ac:	b2d2      	uxtb	r2, r2
 80057ae:	440b      	add	r3, r1
 80057b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80057b4:	e00a      	b.n	80057cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	b2da      	uxtb	r2, r3
 80057ba:	4908      	ldr	r1, [pc, #32]	; (80057dc <__NVIC_SetPriority+0x50>)
 80057bc:	79fb      	ldrb	r3, [r7, #7]
 80057be:	f003 030f 	and.w	r3, r3, #15
 80057c2:	3b04      	subs	r3, #4
 80057c4:	0112      	lsls	r2, r2, #4
 80057c6:	b2d2      	uxtb	r2, r2
 80057c8:	440b      	add	r3, r1
 80057ca:	761a      	strb	r2, [r3, #24]
}
 80057cc:	bf00      	nop
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr
 80057d8:	e000e100 	.word	0xe000e100
 80057dc:	e000ed00 	.word	0xe000ed00

080057e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b089      	sub	sp, #36	; 0x24
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f003 0307 	and.w	r3, r3, #7
 80057f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80057f4:	69fb      	ldr	r3, [r7, #28]
 80057f6:	f1c3 0307 	rsb	r3, r3, #7
 80057fa:	2b04      	cmp	r3, #4
 80057fc:	bf28      	it	cs
 80057fe:	2304      	movcs	r3, #4
 8005800:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	3304      	adds	r3, #4
 8005806:	2b06      	cmp	r3, #6
 8005808:	d902      	bls.n	8005810 <NVIC_EncodePriority+0x30>
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	3b03      	subs	r3, #3
 800580e:	e000      	b.n	8005812 <NVIC_EncodePriority+0x32>
 8005810:	2300      	movs	r3, #0
 8005812:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005814:	f04f 32ff 	mov.w	r2, #4294967295
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	fa02 f303 	lsl.w	r3, r2, r3
 800581e:	43da      	mvns	r2, r3
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	401a      	ands	r2, r3
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005828:	f04f 31ff 	mov.w	r1, #4294967295
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	fa01 f303 	lsl.w	r3, r1, r3
 8005832:	43d9      	mvns	r1, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005838:	4313      	orrs	r3, r2
         );
}
 800583a:	4618      	mov	r0, r3
 800583c:	3724      	adds	r7, #36	; 0x24
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr
	...

08005848 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b082      	sub	sp, #8
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	3b01      	subs	r3, #1
 8005854:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005858:	d301      	bcc.n	800585e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800585a:	2301      	movs	r3, #1
 800585c:	e00f      	b.n	800587e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800585e:	4a0a      	ldr	r2, [pc, #40]	; (8005888 <SysTick_Config+0x40>)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	3b01      	subs	r3, #1
 8005864:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005866:	210f      	movs	r1, #15
 8005868:	f04f 30ff 	mov.w	r0, #4294967295
 800586c:	f7ff ff8e 	bl	800578c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005870:	4b05      	ldr	r3, [pc, #20]	; (8005888 <SysTick_Config+0x40>)
 8005872:	2200      	movs	r2, #0
 8005874:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005876:	4b04      	ldr	r3, [pc, #16]	; (8005888 <SysTick_Config+0x40>)
 8005878:	2207      	movs	r2, #7
 800587a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	3708      	adds	r7, #8
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	e000e010 	.word	0xe000e010

0800588c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f7ff ff29 	bl	80056ec <__NVIC_SetPriorityGrouping>
}
 800589a:	bf00      	nop
 800589c:	3708      	adds	r7, #8
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b086      	sub	sp, #24
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	4603      	mov	r3, r0
 80058aa:	60b9      	str	r1, [r7, #8]
 80058ac:	607a      	str	r2, [r7, #4]
 80058ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80058b0:	2300      	movs	r3, #0
 80058b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80058b4:	f7ff ff3e 	bl	8005734 <__NVIC_GetPriorityGrouping>
 80058b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80058ba:	687a      	ldr	r2, [r7, #4]
 80058bc:	68b9      	ldr	r1, [r7, #8]
 80058be:	6978      	ldr	r0, [r7, #20]
 80058c0:	f7ff ff8e 	bl	80057e0 <NVIC_EncodePriority>
 80058c4:	4602      	mov	r2, r0
 80058c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058ca:	4611      	mov	r1, r2
 80058cc:	4618      	mov	r0, r3
 80058ce:	f7ff ff5d 	bl	800578c <__NVIC_SetPriority>
}
 80058d2:	bf00      	nop
 80058d4:	3718      	adds	r7, #24
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}

080058da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058da:	b580      	push	{r7, lr}
 80058dc:	b082      	sub	sp, #8
 80058de:	af00      	add	r7, sp, #0
 80058e0:	4603      	mov	r3, r0
 80058e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80058e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058e8:	4618      	mov	r0, r3
 80058ea:	f7ff ff31 	bl	8005750 <__NVIC_EnableIRQ>
}
 80058ee:	bf00      	nop
 80058f0:	3708      	adds	r7, #8
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b082      	sub	sp, #8
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f7ff ffa2 	bl	8005848 <SysTick_Config>
 8005904:	4603      	mov	r3, r0
}
 8005906:	4618      	mov	r0, r3
 8005908:	3708      	adds	r7, #8
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
	...

08005910 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2b04      	cmp	r3, #4
 800591c:	d106      	bne.n	800592c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800591e:	4b09      	ldr	r3, [pc, #36]	; (8005944 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a08      	ldr	r2, [pc, #32]	; (8005944 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005924:	f043 0304 	orr.w	r3, r3, #4
 8005928:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800592a:	e005      	b.n	8005938 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800592c:	4b05      	ldr	r3, [pc, #20]	; (8005944 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a04      	ldr	r2, [pc, #16]	; (8005944 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005932:	f023 0304 	bic.w	r3, r3, #4
 8005936:	6013      	str	r3, [r2, #0]
}
 8005938:	bf00      	nop
 800593a:	370c      	adds	r7, #12
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr
 8005944:	e000e010 	.word	0xe000e010

08005948 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b086      	sub	sp, #24
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005950:	2300      	movs	r3, #0
 8005952:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005954:	f7ff fe9a 	bl	800568c <HAL_GetTick>
 8005958:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d101      	bne.n	8005964 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	e099      	b.n	8005a98 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2202      	movs	r2, #2
 8005968:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f022 0201 	bic.w	r2, r2, #1
 8005982:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005984:	e00f      	b.n	80059a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005986:	f7ff fe81 	bl	800568c <HAL_GetTick>
 800598a:	4602      	mov	r2, r0
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	2b05      	cmp	r3, #5
 8005992:	d908      	bls.n	80059a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2220      	movs	r2, #32
 8005998:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2203      	movs	r2, #3
 800599e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80059a2:	2303      	movs	r3, #3
 80059a4:	e078      	b.n	8005a98 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d1e8      	bne.n	8005986 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80059bc:	697a      	ldr	r2, [r7, #20]
 80059be:	4b38      	ldr	r3, [pc, #224]	; (8005aa0 <HAL_DMA_Init+0x158>)
 80059c0:	4013      	ands	r3, r2
 80059c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80059d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	699b      	ldr	r3, [r3, #24]
 80059e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a1b      	ldr	r3, [r3, #32]
 80059f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80059f2:	697a      	ldr	r2, [r7, #20]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059fc:	2b04      	cmp	r3, #4
 80059fe:	d107      	bne.n	8005a10 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	697a      	ldr	r2, [r7, #20]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	697a      	ldr	r2, [r7, #20]
 8005a16:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	695b      	ldr	r3, [r3, #20]
 8005a1e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	f023 0307 	bic.w	r3, r3, #7
 8005a26:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a2c:	697a      	ldr	r2, [r7, #20]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a36:	2b04      	cmp	r3, #4
 8005a38:	d117      	bne.n	8005a6a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a3e:	697a      	ldr	r2, [r7, #20]
 8005a40:	4313      	orrs	r3, r2
 8005a42:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00e      	beq.n	8005a6a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f000 fb01 	bl	8006054 <DMA_CheckFifoParam>
 8005a52:	4603      	mov	r3, r0
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d008      	beq.n	8005a6a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2240      	movs	r2, #64	; 0x40
 8005a5c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2201      	movs	r2, #1
 8005a62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005a66:	2301      	movs	r3, #1
 8005a68:	e016      	b.n	8005a98 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	697a      	ldr	r2, [r7, #20]
 8005a70:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 fab8 	bl	8005fe8 <DMA_CalcBaseAndBitshift>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a80:	223f      	movs	r2, #63	; 0x3f
 8005a82:	409a      	lsls	r2, r3
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2201      	movs	r2, #1
 8005a92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005a96:	2300      	movs	r3, #0
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	3718      	adds	r7, #24
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}
 8005aa0:	f010803f 	.word	0xf010803f

08005aa4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b086      	sub	sp, #24
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	60f8      	str	r0, [r7, #12]
 8005aac:	60b9      	str	r1, [r7, #8]
 8005aae:	607a      	str	r2, [r7, #4]
 8005ab0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aba:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d101      	bne.n	8005aca <HAL_DMA_Start_IT+0x26>
 8005ac6:	2302      	movs	r3, #2
 8005ac8:	e040      	b.n	8005b4c <HAL_DMA_Start_IT+0xa8>
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2201      	movs	r2, #1
 8005ace:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ad8:	b2db      	uxtb	r3, r3
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d12f      	bne.n	8005b3e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2202      	movs	r2, #2
 8005ae2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	68b9      	ldr	r1, [r7, #8]
 8005af2:	68f8      	ldr	r0, [r7, #12]
 8005af4:	f000 fa4a 	bl	8005f8c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005afc:	223f      	movs	r2, #63	; 0x3f
 8005afe:	409a      	lsls	r2, r3
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f042 0216 	orr.w	r2, r2, #22
 8005b12:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d007      	beq.n	8005b2c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f042 0208 	orr.w	r2, r2, #8
 8005b2a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f042 0201 	orr.w	r2, r2, #1
 8005b3a:	601a      	str	r2, [r3, #0]
 8005b3c:	e005      	b.n	8005b4a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005b46:	2302      	movs	r3, #2
 8005b48:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005b4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3718      	adds	r7, #24
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b084      	sub	sp, #16
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b60:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005b62:	f7ff fd93 	bl	800568c <HAL_GetTick>
 8005b66:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b6e:	b2db      	uxtb	r3, r3
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d008      	beq.n	8005b86 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2280      	movs	r2, #128	; 0x80
 8005b78:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e052      	b.n	8005c2c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f022 0216 	bic.w	r2, r2, #22
 8005b94:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	695a      	ldr	r2, [r3, #20]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ba4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d103      	bne.n	8005bb6 <HAL_DMA_Abort+0x62>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d007      	beq.n	8005bc6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f022 0208 	bic.w	r2, r2, #8
 8005bc4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f022 0201 	bic.w	r2, r2, #1
 8005bd4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005bd6:	e013      	b.n	8005c00 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005bd8:	f7ff fd58 	bl	800568c <HAL_GetTick>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	2b05      	cmp	r3, #5
 8005be4:	d90c      	bls.n	8005c00 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2220      	movs	r2, #32
 8005bea:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2203      	movs	r2, #3
 8005bf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005bfc:	2303      	movs	r3, #3
 8005bfe:	e015      	b.n	8005c2c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f003 0301 	and.w	r3, r3, #1
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d1e4      	bne.n	8005bd8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c12:	223f      	movs	r2, #63	; 0x3f
 8005c14:	409a      	lsls	r2, r3
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3710      	adds	r7, #16
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}

08005c34 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d004      	beq.n	8005c52 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2280      	movs	r2, #128	; 0x80
 8005c4c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e00c      	b.n	8005c6c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2205      	movs	r2, #5
 8005c56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f022 0201 	bic.w	r2, r2, #1
 8005c68:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b086      	sub	sp, #24
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005c80:	2300      	movs	r3, #0
 8005c82:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005c84:	4b8e      	ldr	r3, [pc, #568]	; (8005ec0 <HAL_DMA_IRQHandler+0x248>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a8e      	ldr	r2, [pc, #568]	; (8005ec4 <HAL_DMA_IRQHandler+0x24c>)
 8005c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c8e:	0a9b      	lsrs	r3, r3, #10
 8005c90:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c96:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ca2:	2208      	movs	r2, #8
 8005ca4:	409a      	lsls	r2, r3
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	4013      	ands	r3, r2
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d01a      	beq.n	8005ce4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f003 0304 	and.w	r3, r3, #4
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d013      	beq.n	8005ce4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f022 0204 	bic.w	r2, r2, #4
 8005cca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cd0:	2208      	movs	r2, #8
 8005cd2:	409a      	lsls	r2, r3
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cdc:	f043 0201 	orr.w	r2, r3, #1
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ce8:	2201      	movs	r2, #1
 8005cea:	409a      	lsls	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	4013      	ands	r3, r2
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d012      	beq.n	8005d1a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	695b      	ldr	r3, [r3, #20]
 8005cfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d00b      	beq.n	8005d1a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d06:	2201      	movs	r2, #1
 8005d08:	409a      	lsls	r2, r3
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d12:	f043 0202 	orr.w	r2, r3, #2
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d1e:	2204      	movs	r2, #4
 8005d20:	409a      	lsls	r2, r3
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	4013      	ands	r3, r2
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d012      	beq.n	8005d50 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0302 	and.w	r3, r3, #2
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d00b      	beq.n	8005d50 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d3c:	2204      	movs	r2, #4
 8005d3e:	409a      	lsls	r2, r3
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d48:	f043 0204 	orr.w	r2, r3, #4
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d54:	2210      	movs	r2, #16
 8005d56:	409a      	lsls	r2, r3
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d043      	beq.n	8005de8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f003 0308 	and.w	r3, r3, #8
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d03c      	beq.n	8005de8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d72:	2210      	movs	r2, #16
 8005d74:	409a      	lsls	r2, r3
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d018      	beq.n	8005dba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d108      	bne.n	8005da8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d024      	beq.n	8005de8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	4798      	blx	r3
 8005da6:	e01f      	b.n	8005de8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d01b      	beq.n	8005de8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	4798      	blx	r3
 8005db8:	e016      	b.n	8005de8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d107      	bne.n	8005dd8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f022 0208 	bic.w	r2, r2, #8
 8005dd6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d003      	beq.n	8005de8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dec:	2220      	movs	r2, #32
 8005dee:	409a      	lsls	r2, r3
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	4013      	ands	r3, r2
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	f000 808f 	beq.w	8005f18 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0310 	and.w	r3, r3, #16
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	f000 8087 	beq.w	8005f18 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e0e:	2220      	movs	r2, #32
 8005e10:	409a      	lsls	r2, r3
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	2b05      	cmp	r3, #5
 8005e20:	d136      	bne.n	8005e90 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f022 0216 	bic.w	r2, r2, #22
 8005e30:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	695a      	ldr	r2, [r3, #20]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e40:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d103      	bne.n	8005e52 <HAL_DMA_IRQHandler+0x1da>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d007      	beq.n	8005e62 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f022 0208 	bic.w	r2, r2, #8
 8005e60:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e66:	223f      	movs	r2, #63	; 0x3f
 8005e68:	409a      	lsls	r2, r3
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2201      	movs	r2, #1
 8005e72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d07e      	beq.n	8005f84 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	4798      	blx	r3
        }
        return;
 8005e8e:	e079      	b.n	8005f84 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d01d      	beq.n	8005eda <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d10d      	bne.n	8005ec8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d031      	beq.n	8005f18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	4798      	blx	r3
 8005ebc:	e02c      	b.n	8005f18 <HAL_DMA_IRQHandler+0x2a0>
 8005ebe:	bf00      	nop
 8005ec0:	20000000 	.word	0x20000000
 8005ec4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d023      	beq.n	8005f18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	4798      	blx	r3
 8005ed8:	e01e      	b.n	8005f18 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d10f      	bne.n	8005f08 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f022 0210 	bic.w	r2, r2, #16
 8005ef6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d003      	beq.n	8005f18 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d032      	beq.n	8005f86 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f24:	f003 0301 	and.w	r3, r3, #1
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d022      	beq.n	8005f72 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2205      	movs	r2, #5
 8005f30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f022 0201 	bic.w	r2, r2, #1
 8005f42:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	3301      	adds	r3, #1
 8005f48:	60bb      	str	r3, [r7, #8]
 8005f4a:	697a      	ldr	r2, [r7, #20]
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d307      	bcc.n	8005f60 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 0301 	and.w	r3, r3, #1
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d1f2      	bne.n	8005f44 <HAL_DMA_IRQHandler+0x2cc>
 8005f5e:	e000      	b.n	8005f62 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005f60:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2201      	movs	r2, #1
 8005f66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d005      	beq.n	8005f86 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	4798      	blx	r3
 8005f82:	e000      	b.n	8005f86 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005f84:	bf00      	nop
    }
  }
}
 8005f86:	3718      	adds	r7, #24
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}

08005f8c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b085      	sub	sp, #20
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]
 8005f98:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005fa8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	683a      	ldr	r2, [r7, #0]
 8005fb0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	2b40      	cmp	r3, #64	; 0x40
 8005fb8:	d108      	bne.n	8005fcc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	687a      	ldr	r2, [r7, #4]
 8005fc0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	68ba      	ldr	r2, [r7, #8]
 8005fc8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005fca:	e007      	b.n	8005fdc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	68ba      	ldr	r2, [r7, #8]
 8005fd2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	60da      	str	r2, [r3, #12]
}
 8005fdc:	bf00      	nop
 8005fde:	3714      	adds	r7, #20
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b085      	sub	sp, #20
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	3b10      	subs	r3, #16
 8005ff8:	4a14      	ldr	r2, [pc, #80]	; (800604c <DMA_CalcBaseAndBitshift+0x64>)
 8005ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8005ffe:	091b      	lsrs	r3, r3, #4
 8006000:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006002:	4a13      	ldr	r2, [pc, #76]	; (8006050 <DMA_CalcBaseAndBitshift+0x68>)
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	4413      	add	r3, r2
 8006008:	781b      	ldrb	r3, [r3, #0]
 800600a:	461a      	mov	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2b03      	cmp	r3, #3
 8006014:	d909      	bls.n	800602a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800601e:	f023 0303 	bic.w	r3, r3, #3
 8006022:	1d1a      	adds	r2, r3, #4
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	659a      	str	r2, [r3, #88]	; 0x58
 8006028:	e007      	b.n	800603a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006032:	f023 0303 	bic.w	r3, r3, #3
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800603e:	4618      	mov	r0, r3
 8006040:	3714      	adds	r7, #20
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop
 800604c:	aaaaaaab 	.word	0xaaaaaaab
 8006050:	080104f8 	.word	0x080104f8

08006054 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006054:	b480      	push	{r7}
 8006056:	b085      	sub	sp, #20
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800605c:	2300      	movs	r3, #0
 800605e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006064:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	699b      	ldr	r3, [r3, #24]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d11f      	bne.n	80060ae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	2b03      	cmp	r3, #3
 8006072:	d856      	bhi.n	8006122 <DMA_CheckFifoParam+0xce>
 8006074:	a201      	add	r2, pc, #4	; (adr r2, 800607c <DMA_CheckFifoParam+0x28>)
 8006076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800607a:	bf00      	nop
 800607c:	0800608d 	.word	0x0800608d
 8006080:	0800609f 	.word	0x0800609f
 8006084:	0800608d 	.word	0x0800608d
 8006088:	08006123 	.word	0x08006123
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006090:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006094:	2b00      	cmp	r3, #0
 8006096:	d046      	beq.n	8006126 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800609c:	e043      	b.n	8006126 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060a2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80060a6:	d140      	bne.n	800612a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060ac:	e03d      	b.n	800612a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	699b      	ldr	r3, [r3, #24]
 80060b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060b6:	d121      	bne.n	80060fc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	2b03      	cmp	r3, #3
 80060bc:	d837      	bhi.n	800612e <DMA_CheckFifoParam+0xda>
 80060be:	a201      	add	r2, pc, #4	; (adr r2, 80060c4 <DMA_CheckFifoParam+0x70>)
 80060c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060c4:	080060d5 	.word	0x080060d5
 80060c8:	080060db 	.word	0x080060db
 80060cc:	080060d5 	.word	0x080060d5
 80060d0:	080060ed 	.word	0x080060ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	73fb      	strb	r3, [r7, #15]
      break;
 80060d8:	e030      	b.n	800613c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d025      	beq.n	8006132 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060ea:	e022      	b.n	8006132 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80060f4:	d11f      	bne.n	8006136 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80060fa:	e01c      	b.n	8006136 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d903      	bls.n	800610a <DMA_CheckFifoParam+0xb6>
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	2b03      	cmp	r3, #3
 8006106:	d003      	beq.n	8006110 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006108:	e018      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	73fb      	strb	r3, [r7, #15]
      break;
 800610e:	e015      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006114:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006118:	2b00      	cmp	r3, #0
 800611a:	d00e      	beq.n	800613a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	73fb      	strb	r3, [r7, #15]
      break;
 8006120:	e00b      	b.n	800613a <DMA_CheckFifoParam+0xe6>
      break;
 8006122:	bf00      	nop
 8006124:	e00a      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      break;
 8006126:	bf00      	nop
 8006128:	e008      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      break;
 800612a:	bf00      	nop
 800612c:	e006      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      break;
 800612e:	bf00      	nop
 8006130:	e004      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      break;
 8006132:	bf00      	nop
 8006134:	e002      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      break;   
 8006136:	bf00      	nop
 8006138:	e000      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      break;
 800613a:	bf00      	nop
    }
  } 
  
  return status; 
 800613c:	7bfb      	ldrb	r3, [r7, #15]
}
 800613e:	4618      	mov	r0, r3
 8006140:	3714      	adds	r7, #20
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop

0800614c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800614c:	b480      	push	{r7}
 800614e:	b089      	sub	sp, #36	; 0x24
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006156:	2300      	movs	r3, #0
 8006158:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800615a:	2300      	movs	r3, #0
 800615c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800615e:	2300      	movs	r3, #0
 8006160:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006162:	2300      	movs	r3, #0
 8006164:	61fb      	str	r3, [r7, #28]
 8006166:	e16b      	b.n	8006440 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006168:	2201      	movs	r2, #1
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	fa02 f303 	lsl.w	r3, r2, r3
 8006170:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	697a      	ldr	r2, [r7, #20]
 8006178:	4013      	ands	r3, r2
 800617a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800617c:	693a      	ldr	r2, [r7, #16]
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	429a      	cmp	r2, r3
 8006182:	f040 815a 	bne.w	800643a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	f003 0303 	and.w	r3, r3, #3
 800618e:	2b01      	cmp	r3, #1
 8006190:	d005      	beq.n	800619e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800619a:	2b02      	cmp	r3, #2
 800619c:	d130      	bne.n	8006200 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	005b      	lsls	r3, r3, #1
 80061a8:	2203      	movs	r2, #3
 80061aa:	fa02 f303 	lsl.w	r3, r2, r3
 80061ae:	43db      	mvns	r3, r3
 80061b0:	69ba      	ldr	r2, [r7, #24]
 80061b2:	4013      	ands	r3, r2
 80061b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	68da      	ldr	r2, [r3, #12]
 80061ba:	69fb      	ldr	r3, [r7, #28]
 80061bc:	005b      	lsls	r3, r3, #1
 80061be:	fa02 f303 	lsl.w	r3, r2, r3
 80061c2:	69ba      	ldr	r2, [r7, #24]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	69ba      	ldr	r2, [r7, #24]
 80061cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80061d4:	2201      	movs	r2, #1
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	fa02 f303 	lsl.w	r3, r2, r3
 80061dc:	43db      	mvns	r3, r3
 80061de:	69ba      	ldr	r2, [r7, #24]
 80061e0:	4013      	ands	r3, r2
 80061e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	091b      	lsrs	r3, r3, #4
 80061ea:	f003 0201 	and.w	r2, r3, #1
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	fa02 f303 	lsl.w	r3, r2, r3
 80061f4:	69ba      	ldr	r2, [r7, #24]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	69ba      	ldr	r2, [r7, #24]
 80061fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	f003 0303 	and.w	r3, r3, #3
 8006208:	2b03      	cmp	r3, #3
 800620a:	d017      	beq.n	800623c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	005b      	lsls	r3, r3, #1
 8006216:	2203      	movs	r2, #3
 8006218:	fa02 f303 	lsl.w	r3, r2, r3
 800621c:	43db      	mvns	r3, r3
 800621e:	69ba      	ldr	r2, [r7, #24]
 8006220:	4013      	ands	r3, r2
 8006222:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	689a      	ldr	r2, [r3, #8]
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	005b      	lsls	r3, r3, #1
 800622c:	fa02 f303 	lsl.w	r3, r2, r3
 8006230:	69ba      	ldr	r2, [r7, #24]
 8006232:	4313      	orrs	r3, r2
 8006234:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	69ba      	ldr	r2, [r7, #24]
 800623a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	f003 0303 	and.w	r3, r3, #3
 8006244:	2b02      	cmp	r3, #2
 8006246:	d123      	bne.n	8006290 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006248:	69fb      	ldr	r3, [r7, #28]
 800624a:	08da      	lsrs	r2, r3, #3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	3208      	adds	r2, #8
 8006250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006254:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	f003 0307 	and.w	r3, r3, #7
 800625c:	009b      	lsls	r3, r3, #2
 800625e:	220f      	movs	r2, #15
 8006260:	fa02 f303 	lsl.w	r3, r2, r3
 8006264:	43db      	mvns	r3, r3
 8006266:	69ba      	ldr	r2, [r7, #24]
 8006268:	4013      	ands	r3, r2
 800626a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	691a      	ldr	r2, [r3, #16]
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	f003 0307 	and.w	r3, r3, #7
 8006276:	009b      	lsls	r3, r3, #2
 8006278:	fa02 f303 	lsl.w	r3, r2, r3
 800627c:	69ba      	ldr	r2, [r7, #24]
 800627e:	4313      	orrs	r3, r2
 8006280:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006282:	69fb      	ldr	r3, [r7, #28]
 8006284:	08da      	lsrs	r2, r3, #3
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	3208      	adds	r2, #8
 800628a:	69b9      	ldr	r1, [r7, #24]
 800628c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	005b      	lsls	r3, r3, #1
 800629a:	2203      	movs	r2, #3
 800629c:	fa02 f303 	lsl.w	r3, r2, r3
 80062a0:	43db      	mvns	r3, r3
 80062a2:	69ba      	ldr	r2, [r7, #24]
 80062a4:	4013      	ands	r3, r2
 80062a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	f003 0203 	and.w	r2, r3, #3
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	005b      	lsls	r3, r3, #1
 80062b4:	fa02 f303 	lsl.w	r3, r2, r3
 80062b8:	69ba      	ldr	r2, [r7, #24]
 80062ba:	4313      	orrs	r3, r2
 80062bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	69ba      	ldr	r2, [r7, #24]
 80062c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f000 80b4 	beq.w	800643a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062d2:	2300      	movs	r3, #0
 80062d4:	60fb      	str	r3, [r7, #12]
 80062d6:	4b60      	ldr	r3, [pc, #384]	; (8006458 <HAL_GPIO_Init+0x30c>)
 80062d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062da:	4a5f      	ldr	r2, [pc, #380]	; (8006458 <HAL_GPIO_Init+0x30c>)
 80062dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80062e0:	6453      	str	r3, [r2, #68]	; 0x44
 80062e2:	4b5d      	ldr	r3, [pc, #372]	; (8006458 <HAL_GPIO_Init+0x30c>)
 80062e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062ea:	60fb      	str	r3, [r7, #12]
 80062ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80062ee:	4a5b      	ldr	r2, [pc, #364]	; (800645c <HAL_GPIO_Init+0x310>)
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	089b      	lsrs	r3, r3, #2
 80062f4:	3302      	adds	r3, #2
 80062f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	f003 0303 	and.w	r3, r3, #3
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	220f      	movs	r2, #15
 8006306:	fa02 f303 	lsl.w	r3, r2, r3
 800630a:	43db      	mvns	r3, r3
 800630c:	69ba      	ldr	r2, [r7, #24]
 800630e:	4013      	ands	r3, r2
 8006310:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4a52      	ldr	r2, [pc, #328]	; (8006460 <HAL_GPIO_Init+0x314>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d02b      	beq.n	8006372 <HAL_GPIO_Init+0x226>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	4a51      	ldr	r2, [pc, #324]	; (8006464 <HAL_GPIO_Init+0x318>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d025      	beq.n	800636e <HAL_GPIO_Init+0x222>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a50      	ldr	r2, [pc, #320]	; (8006468 <HAL_GPIO_Init+0x31c>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d01f      	beq.n	800636a <HAL_GPIO_Init+0x21e>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4a4f      	ldr	r2, [pc, #316]	; (800646c <HAL_GPIO_Init+0x320>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d019      	beq.n	8006366 <HAL_GPIO_Init+0x21a>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	4a4e      	ldr	r2, [pc, #312]	; (8006470 <HAL_GPIO_Init+0x324>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d013      	beq.n	8006362 <HAL_GPIO_Init+0x216>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	4a4d      	ldr	r2, [pc, #308]	; (8006474 <HAL_GPIO_Init+0x328>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d00d      	beq.n	800635e <HAL_GPIO_Init+0x212>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a4c      	ldr	r2, [pc, #304]	; (8006478 <HAL_GPIO_Init+0x32c>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d007      	beq.n	800635a <HAL_GPIO_Init+0x20e>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	4a4b      	ldr	r2, [pc, #300]	; (800647c <HAL_GPIO_Init+0x330>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d101      	bne.n	8006356 <HAL_GPIO_Init+0x20a>
 8006352:	2307      	movs	r3, #7
 8006354:	e00e      	b.n	8006374 <HAL_GPIO_Init+0x228>
 8006356:	2308      	movs	r3, #8
 8006358:	e00c      	b.n	8006374 <HAL_GPIO_Init+0x228>
 800635a:	2306      	movs	r3, #6
 800635c:	e00a      	b.n	8006374 <HAL_GPIO_Init+0x228>
 800635e:	2305      	movs	r3, #5
 8006360:	e008      	b.n	8006374 <HAL_GPIO_Init+0x228>
 8006362:	2304      	movs	r3, #4
 8006364:	e006      	b.n	8006374 <HAL_GPIO_Init+0x228>
 8006366:	2303      	movs	r3, #3
 8006368:	e004      	b.n	8006374 <HAL_GPIO_Init+0x228>
 800636a:	2302      	movs	r3, #2
 800636c:	e002      	b.n	8006374 <HAL_GPIO_Init+0x228>
 800636e:	2301      	movs	r3, #1
 8006370:	e000      	b.n	8006374 <HAL_GPIO_Init+0x228>
 8006372:	2300      	movs	r3, #0
 8006374:	69fa      	ldr	r2, [r7, #28]
 8006376:	f002 0203 	and.w	r2, r2, #3
 800637a:	0092      	lsls	r2, r2, #2
 800637c:	4093      	lsls	r3, r2
 800637e:	69ba      	ldr	r2, [r7, #24]
 8006380:	4313      	orrs	r3, r2
 8006382:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006384:	4935      	ldr	r1, [pc, #212]	; (800645c <HAL_GPIO_Init+0x310>)
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	089b      	lsrs	r3, r3, #2
 800638a:	3302      	adds	r3, #2
 800638c:	69ba      	ldr	r2, [r7, #24]
 800638e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006392:	4b3b      	ldr	r3, [pc, #236]	; (8006480 <HAL_GPIO_Init+0x334>)
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	43db      	mvns	r3, r3
 800639c:	69ba      	ldr	r2, [r7, #24]
 800639e:	4013      	ands	r3, r2
 80063a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d003      	beq.n	80063b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80063ae:	69ba      	ldr	r2, [r7, #24]
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80063b6:	4a32      	ldr	r2, [pc, #200]	; (8006480 <HAL_GPIO_Init+0x334>)
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80063bc:	4b30      	ldr	r3, [pc, #192]	; (8006480 <HAL_GPIO_Init+0x334>)
 80063be:	68db      	ldr	r3, [r3, #12]
 80063c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	43db      	mvns	r3, r3
 80063c6:	69ba      	ldr	r2, [r7, #24]
 80063c8:	4013      	ands	r3, r2
 80063ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d003      	beq.n	80063e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80063d8:	69ba      	ldr	r2, [r7, #24]
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	4313      	orrs	r3, r2
 80063de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80063e0:	4a27      	ldr	r2, [pc, #156]	; (8006480 <HAL_GPIO_Init+0x334>)
 80063e2:	69bb      	ldr	r3, [r7, #24]
 80063e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80063e6:	4b26      	ldr	r3, [pc, #152]	; (8006480 <HAL_GPIO_Init+0x334>)
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	43db      	mvns	r3, r3
 80063f0:	69ba      	ldr	r2, [r7, #24]
 80063f2:	4013      	ands	r3, r2
 80063f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d003      	beq.n	800640a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006402:	69ba      	ldr	r2, [r7, #24]
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	4313      	orrs	r3, r2
 8006408:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800640a:	4a1d      	ldr	r2, [pc, #116]	; (8006480 <HAL_GPIO_Init+0x334>)
 800640c:	69bb      	ldr	r3, [r7, #24]
 800640e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006410:	4b1b      	ldr	r3, [pc, #108]	; (8006480 <HAL_GPIO_Init+0x334>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	43db      	mvns	r3, r3
 800641a:	69ba      	ldr	r2, [r7, #24]
 800641c:	4013      	ands	r3, r2
 800641e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006428:	2b00      	cmp	r3, #0
 800642a:	d003      	beq.n	8006434 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800642c:	69ba      	ldr	r2, [r7, #24]
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	4313      	orrs	r3, r2
 8006432:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006434:	4a12      	ldr	r2, [pc, #72]	; (8006480 <HAL_GPIO_Init+0x334>)
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	3301      	adds	r3, #1
 800643e:	61fb      	str	r3, [r7, #28]
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	2b0f      	cmp	r3, #15
 8006444:	f67f ae90 	bls.w	8006168 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006448:	bf00      	nop
 800644a:	bf00      	nop
 800644c:	3724      	adds	r7, #36	; 0x24
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr
 8006456:	bf00      	nop
 8006458:	40023800 	.word	0x40023800
 800645c:	40013800 	.word	0x40013800
 8006460:	40020000 	.word	0x40020000
 8006464:	40020400 	.word	0x40020400
 8006468:	40020800 	.word	0x40020800
 800646c:	40020c00 	.word	0x40020c00
 8006470:	40021000 	.word	0x40021000
 8006474:	40021400 	.word	0x40021400
 8006478:	40021800 	.word	0x40021800
 800647c:	40021c00 	.word	0x40021c00
 8006480:	40013c00 	.word	0x40013c00

08006484 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	460b      	mov	r3, r1
 800648e:	807b      	strh	r3, [r7, #2]
 8006490:	4613      	mov	r3, r2
 8006492:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006494:	787b      	ldrb	r3, [r7, #1]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d003      	beq.n	80064a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800649a:	887a      	ldrh	r2, [r7, #2]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80064a0:	e003      	b.n	80064aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80064a2:	887b      	ldrh	r3, [r7, #2]
 80064a4:	041a      	lsls	r2, r3, #16
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	619a      	str	r2, [r3, #24]
}
 80064aa:	bf00      	nop
 80064ac:	370c      	adds	r7, #12
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr
	...

080064b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d101      	bne.n	80064ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e12b      	b.n	8006722 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d106      	bne.n	80064e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f7fd fd5a 	bl	8003f98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2224      	movs	r2, #36	; 0x24
 80064e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f022 0201 	bic.w	r2, r2, #1
 80064fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800650a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800651a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800651c:	f000 fd80 	bl	8007020 <HAL_RCC_GetPCLK1Freq>
 8006520:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	4a81      	ldr	r2, [pc, #516]	; (800672c <HAL_I2C_Init+0x274>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d807      	bhi.n	800653c <HAL_I2C_Init+0x84>
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	4a80      	ldr	r2, [pc, #512]	; (8006730 <HAL_I2C_Init+0x278>)
 8006530:	4293      	cmp	r3, r2
 8006532:	bf94      	ite	ls
 8006534:	2301      	movls	r3, #1
 8006536:	2300      	movhi	r3, #0
 8006538:	b2db      	uxtb	r3, r3
 800653a:	e006      	b.n	800654a <HAL_I2C_Init+0x92>
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	4a7d      	ldr	r2, [pc, #500]	; (8006734 <HAL_I2C_Init+0x27c>)
 8006540:	4293      	cmp	r3, r2
 8006542:	bf94      	ite	ls
 8006544:	2301      	movls	r3, #1
 8006546:	2300      	movhi	r3, #0
 8006548:	b2db      	uxtb	r3, r3
 800654a:	2b00      	cmp	r3, #0
 800654c:	d001      	beq.n	8006552 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	e0e7      	b.n	8006722 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	4a78      	ldr	r2, [pc, #480]	; (8006738 <HAL_I2C_Init+0x280>)
 8006556:	fba2 2303 	umull	r2, r3, r2, r3
 800655a:	0c9b      	lsrs	r3, r3, #18
 800655c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68ba      	ldr	r2, [r7, #8]
 800656e:	430a      	orrs	r2, r1
 8006570:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	6a1b      	ldr	r3, [r3, #32]
 8006578:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	4a6a      	ldr	r2, [pc, #424]	; (800672c <HAL_I2C_Init+0x274>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d802      	bhi.n	800658c <HAL_I2C_Init+0xd4>
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	3301      	adds	r3, #1
 800658a:	e009      	b.n	80065a0 <HAL_I2C_Init+0xe8>
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006592:	fb02 f303 	mul.w	r3, r2, r3
 8006596:	4a69      	ldr	r2, [pc, #420]	; (800673c <HAL_I2C_Init+0x284>)
 8006598:	fba2 2303 	umull	r2, r3, r2, r3
 800659c:	099b      	lsrs	r3, r3, #6
 800659e:	3301      	adds	r3, #1
 80065a0:	687a      	ldr	r2, [r7, #4]
 80065a2:	6812      	ldr	r2, [r2, #0]
 80065a4:	430b      	orrs	r3, r1
 80065a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	69db      	ldr	r3, [r3, #28]
 80065ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80065b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	495c      	ldr	r1, [pc, #368]	; (800672c <HAL_I2C_Init+0x274>)
 80065bc:	428b      	cmp	r3, r1
 80065be:	d819      	bhi.n	80065f4 <HAL_I2C_Init+0x13c>
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	1e59      	subs	r1, r3, #1
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	005b      	lsls	r3, r3, #1
 80065ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80065ce:	1c59      	adds	r1, r3, #1
 80065d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80065d4:	400b      	ands	r3, r1
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d00a      	beq.n	80065f0 <HAL_I2C_Init+0x138>
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	1e59      	subs	r1, r3, #1
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	005b      	lsls	r3, r3, #1
 80065e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80065e8:	3301      	adds	r3, #1
 80065ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065ee:	e051      	b.n	8006694 <HAL_I2C_Init+0x1dc>
 80065f0:	2304      	movs	r3, #4
 80065f2:	e04f      	b.n	8006694 <HAL_I2C_Init+0x1dc>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d111      	bne.n	8006620 <HAL_I2C_Init+0x168>
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	1e58      	subs	r0, r3, #1
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6859      	ldr	r1, [r3, #4]
 8006604:	460b      	mov	r3, r1
 8006606:	005b      	lsls	r3, r3, #1
 8006608:	440b      	add	r3, r1
 800660a:	fbb0 f3f3 	udiv	r3, r0, r3
 800660e:	3301      	adds	r3, #1
 8006610:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006614:	2b00      	cmp	r3, #0
 8006616:	bf0c      	ite	eq
 8006618:	2301      	moveq	r3, #1
 800661a:	2300      	movne	r3, #0
 800661c:	b2db      	uxtb	r3, r3
 800661e:	e012      	b.n	8006646 <HAL_I2C_Init+0x18e>
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	1e58      	subs	r0, r3, #1
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6859      	ldr	r1, [r3, #4]
 8006628:	460b      	mov	r3, r1
 800662a:	009b      	lsls	r3, r3, #2
 800662c:	440b      	add	r3, r1
 800662e:	0099      	lsls	r1, r3, #2
 8006630:	440b      	add	r3, r1
 8006632:	fbb0 f3f3 	udiv	r3, r0, r3
 8006636:	3301      	adds	r3, #1
 8006638:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800663c:	2b00      	cmp	r3, #0
 800663e:	bf0c      	ite	eq
 8006640:	2301      	moveq	r3, #1
 8006642:	2300      	movne	r3, #0
 8006644:	b2db      	uxtb	r3, r3
 8006646:	2b00      	cmp	r3, #0
 8006648:	d001      	beq.n	800664e <HAL_I2C_Init+0x196>
 800664a:	2301      	movs	r3, #1
 800664c:	e022      	b.n	8006694 <HAL_I2C_Init+0x1dc>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d10e      	bne.n	8006674 <HAL_I2C_Init+0x1bc>
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	1e58      	subs	r0, r3, #1
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6859      	ldr	r1, [r3, #4]
 800665e:	460b      	mov	r3, r1
 8006660:	005b      	lsls	r3, r3, #1
 8006662:	440b      	add	r3, r1
 8006664:	fbb0 f3f3 	udiv	r3, r0, r3
 8006668:	3301      	adds	r3, #1
 800666a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800666e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006672:	e00f      	b.n	8006694 <HAL_I2C_Init+0x1dc>
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	1e58      	subs	r0, r3, #1
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6859      	ldr	r1, [r3, #4]
 800667c:	460b      	mov	r3, r1
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	440b      	add	r3, r1
 8006682:	0099      	lsls	r1, r3, #2
 8006684:	440b      	add	r3, r1
 8006686:	fbb0 f3f3 	udiv	r3, r0, r3
 800668a:	3301      	adds	r3, #1
 800668c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006690:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006694:	6879      	ldr	r1, [r7, #4]
 8006696:	6809      	ldr	r1, [r1, #0]
 8006698:	4313      	orrs	r3, r2
 800669a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	69da      	ldr	r2, [r3, #28]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	431a      	orrs	r2, r3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	430a      	orrs	r2, r1
 80066b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80066c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80066c6:	687a      	ldr	r2, [r7, #4]
 80066c8:	6911      	ldr	r1, [r2, #16]
 80066ca:	687a      	ldr	r2, [r7, #4]
 80066cc:	68d2      	ldr	r2, [r2, #12]
 80066ce:	4311      	orrs	r1, r2
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	6812      	ldr	r2, [r2, #0]
 80066d4:	430b      	orrs	r3, r1
 80066d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	695a      	ldr	r2, [r3, #20]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	699b      	ldr	r3, [r3, #24]
 80066ea:	431a      	orrs	r2, r3
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	430a      	orrs	r2, r1
 80066f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f042 0201 	orr.w	r2, r2, #1
 8006702:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2220      	movs	r2, #32
 800670e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006720:	2300      	movs	r3, #0
}
 8006722:	4618      	mov	r0, r3
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	000186a0 	.word	0x000186a0
 8006730:	001e847f 	.word	0x001e847f
 8006734:	003d08ff 	.word	0x003d08ff
 8006738:	431bde83 	.word	0x431bde83
 800673c:	10624dd3 	.word	0x10624dd3

08006740 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b086      	sub	sp, #24
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d101      	bne.n	8006752 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	e267      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f003 0301 	and.w	r3, r3, #1
 800675a:	2b00      	cmp	r3, #0
 800675c:	d075      	beq.n	800684a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800675e:	4b88      	ldr	r3, [pc, #544]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	f003 030c 	and.w	r3, r3, #12
 8006766:	2b04      	cmp	r3, #4
 8006768:	d00c      	beq.n	8006784 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800676a:	4b85      	ldr	r3, [pc, #532]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006772:	2b08      	cmp	r3, #8
 8006774:	d112      	bne.n	800679c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006776:	4b82      	ldr	r3, [pc, #520]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800677e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006782:	d10b      	bne.n	800679c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006784:	4b7e      	ldr	r3, [pc, #504]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800678c:	2b00      	cmp	r3, #0
 800678e:	d05b      	beq.n	8006848 <HAL_RCC_OscConfig+0x108>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d157      	bne.n	8006848 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006798:	2301      	movs	r3, #1
 800679a:	e242      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067a4:	d106      	bne.n	80067b4 <HAL_RCC_OscConfig+0x74>
 80067a6:	4b76      	ldr	r3, [pc, #472]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a75      	ldr	r2, [pc, #468]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 80067ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067b0:	6013      	str	r3, [r2, #0]
 80067b2:	e01d      	b.n	80067f0 <HAL_RCC_OscConfig+0xb0>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80067bc:	d10c      	bne.n	80067d8 <HAL_RCC_OscConfig+0x98>
 80067be:	4b70      	ldr	r3, [pc, #448]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a6f      	ldr	r2, [pc, #444]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 80067c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80067c8:	6013      	str	r3, [r2, #0]
 80067ca:	4b6d      	ldr	r3, [pc, #436]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a6c      	ldr	r2, [pc, #432]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 80067d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067d4:	6013      	str	r3, [r2, #0]
 80067d6:	e00b      	b.n	80067f0 <HAL_RCC_OscConfig+0xb0>
 80067d8:	4b69      	ldr	r3, [pc, #420]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a68      	ldr	r2, [pc, #416]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 80067de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067e2:	6013      	str	r3, [r2, #0]
 80067e4:	4b66      	ldr	r3, [pc, #408]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a65      	ldr	r2, [pc, #404]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 80067ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80067ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d013      	beq.n	8006820 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067f8:	f7fe ff48 	bl	800568c <HAL_GetTick>
 80067fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067fe:	e008      	b.n	8006812 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006800:	f7fe ff44 	bl	800568c <HAL_GetTick>
 8006804:	4602      	mov	r2, r0
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	1ad3      	subs	r3, r2, r3
 800680a:	2b64      	cmp	r3, #100	; 0x64
 800680c:	d901      	bls.n	8006812 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800680e:	2303      	movs	r3, #3
 8006810:	e207      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006812:	4b5b      	ldr	r3, [pc, #364]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800681a:	2b00      	cmp	r3, #0
 800681c:	d0f0      	beq.n	8006800 <HAL_RCC_OscConfig+0xc0>
 800681e:	e014      	b.n	800684a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006820:	f7fe ff34 	bl	800568c <HAL_GetTick>
 8006824:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006826:	e008      	b.n	800683a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006828:	f7fe ff30 	bl	800568c <HAL_GetTick>
 800682c:	4602      	mov	r2, r0
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	2b64      	cmp	r3, #100	; 0x64
 8006834:	d901      	bls.n	800683a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006836:	2303      	movs	r3, #3
 8006838:	e1f3      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800683a:	4b51      	ldr	r3, [pc, #324]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006842:	2b00      	cmp	r3, #0
 8006844:	d1f0      	bne.n	8006828 <HAL_RCC_OscConfig+0xe8>
 8006846:	e000      	b.n	800684a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006848:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f003 0302 	and.w	r3, r3, #2
 8006852:	2b00      	cmp	r3, #0
 8006854:	d063      	beq.n	800691e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006856:	4b4a      	ldr	r3, [pc, #296]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	f003 030c 	and.w	r3, r3, #12
 800685e:	2b00      	cmp	r3, #0
 8006860:	d00b      	beq.n	800687a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006862:	4b47      	ldr	r3, [pc, #284]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800686a:	2b08      	cmp	r3, #8
 800686c:	d11c      	bne.n	80068a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800686e:	4b44      	ldr	r3, [pc, #272]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006876:	2b00      	cmp	r3, #0
 8006878:	d116      	bne.n	80068a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800687a:	4b41      	ldr	r3, [pc, #260]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 0302 	and.w	r3, r3, #2
 8006882:	2b00      	cmp	r3, #0
 8006884:	d005      	beq.n	8006892 <HAL_RCC_OscConfig+0x152>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	68db      	ldr	r3, [r3, #12]
 800688a:	2b01      	cmp	r3, #1
 800688c:	d001      	beq.n	8006892 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800688e:	2301      	movs	r3, #1
 8006890:	e1c7      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006892:	4b3b      	ldr	r3, [pc, #236]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	691b      	ldr	r3, [r3, #16]
 800689e:	00db      	lsls	r3, r3, #3
 80068a0:	4937      	ldr	r1, [pc, #220]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 80068a2:	4313      	orrs	r3, r2
 80068a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068a6:	e03a      	b.n	800691e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	68db      	ldr	r3, [r3, #12]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d020      	beq.n	80068f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068b0:	4b34      	ldr	r3, [pc, #208]	; (8006984 <HAL_RCC_OscConfig+0x244>)
 80068b2:	2201      	movs	r2, #1
 80068b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068b6:	f7fe fee9 	bl	800568c <HAL_GetTick>
 80068ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068bc:	e008      	b.n	80068d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068be:	f7fe fee5 	bl	800568c <HAL_GetTick>
 80068c2:	4602      	mov	r2, r0
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	1ad3      	subs	r3, r2, r3
 80068c8:	2b02      	cmp	r3, #2
 80068ca:	d901      	bls.n	80068d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80068cc:	2303      	movs	r3, #3
 80068ce:	e1a8      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068d0:	4b2b      	ldr	r3, [pc, #172]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0302 	and.w	r3, r3, #2
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d0f0      	beq.n	80068be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068dc:	4b28      	ldr	r3, [pc, #160]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	691b      	ldr	r3, [r3, #16]
 80068e8:	00db      	lsls	r3, r3, #3
 80068ea:	4925      	ldr	r1, [pc, #148]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 80068ec:	4313      	orrs	r3, r2
 80068ee:	600b      	str	r3, [r1, #0]
 80068f0:	e015      	b.n	800691e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068f2:	4b24      	ldr	r3, [pc, #144]	; (8006984 <HAL_RCC_OscConfig+0x244>)
 80068f4:	2200      	movs	r2, #0
 80068f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068f8:	f7fe fec8 	bl	800568c <HAL_GetTick>
 80068fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068fe:	e008      	b.n	8006912 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006900:	f7fe fec4 	bl	800568c <HAL_GetTick>
 8006904:	4602      	mov	r2, r0
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	1ad3      	subs	r3, r2, r3
 800690a:	2b02      	cmp	r3, #2
 800690c:	d901      	bls.n	8006912 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800690e:	2303      	movs	r3, #3
 8006910:	e187      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006912:	4b1b      	ldr	r3, [pc, #108]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 0302 	and.w	r3, r3, #2
 800691a:	2b00      	cmp	r3, #0
 800691c:	d1f0      	bne.n	8006900 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f003 0308 	and.w	r3, r3, #8
 8006926:	2b00      	cmp	r3, #0
 8006928:	d036      	beq.n	8006998 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	695b      	ldr	r3, [r3, #20]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d016      	beq.n	8006960 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006932:	4b15      	ldr	r3, [pc, #84]	; (8006988 <HAL_RCC_OscConfig+0x248>)
 8006934:	2201      	movs	r2, #1
 8006936:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006938:	f7fe fea8 	bl	800568c <HAL_GetTick>
 800693c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800693e:	e008      	b.n	8006952 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006940:	f7fe fea4 	bl	800568c <HAL_GetTick>
 8006944:	4602      	mov	r2, r0
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	2b02      	cmp	r3, #2
 800694c:	d901      	bls.n	8006952 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800694e:	2303      	movs	r3, #3
 8006950:	e167      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006952:	4b0b      	ldr	r3, [pc, #44]	; (8006980 <HAL_RCC_OscConfig+0x240>)
 8006954:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006956:	f003 0302 	and.w	r3, r3, #2
 800695a:	2b00      	cmp	r3, #0
 800695c:	d0f0      	beq.n	8006940 <HAL_RCC_OscConfig+0x200>
 800695e:	e01b      	b.n	8006998 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006960:	4b09      	ldr	r3, [pc, #36]	; (8006988 <HAL_RCC_OscConfig+0x248>)
 8006962:	2200      	movs	r2, #0
 8006964:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006966:	f7fe fe91 	bl	800568c <HAL_GetTick>
 800696a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800696c:	e00e      	b.n	800698c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800696e:	f7fe fe8d 	bl	800568c <HAL_GetTick>
 8006972:	4602      	mov	r2, r0
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	1ad3      	subs	r3, r2, r3
 8006978:	2b02      	cmp	r3, #2
 800697a:	d907      	bls.n	800698c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800697c:	2303      	movs	r3, #3
 800697e:	e150      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
 8006980:	40023800 	.word	0x40023800
 8006984:	42470000 	.word	0x42470000
 8006988:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800698c:	4b88      	ldr	r3, [pc, #544]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 800698e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006990:	f003 0302 	and.w	r3, r3, #2
 8006994:	2b00      	cmp	r3, #0
 8006996:	d1ea      	bne.n	800696e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f003 0304 	and.w	r3, r3, #4
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	f000 8097 	beq.w	8006ad4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069a6:	2300      	movs	r3, #0
 80069a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069aa:	4b81      	ldr	r3, [pc, #516]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 80069ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d10f      	bne.n	80069d6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069b6:	2300      	movs	r3, #0
 80069b8:	60bb      	str	r3, [r7, #8]
 80069ba:	4b7d      	ldr	r3, [pc, #500]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 80069bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069be:	4a7c      	ldr	r2, [pc, #496]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 80069c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069c4:	6413      	str	r3, [r2, #64]	; 0x40
 80069c6:	4b7a      	ldr	r3, [pc, #488]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 80069c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069ce:	60bb      	str	r3, [r7, #8]
 80069d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069d2:	2301      	movs	r3, #1
 80069d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069d6:	4b77      	ldr	r3, [pc, #476]	; (8006bb4 <HAL_RCC_OscConfig+0x474>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d118      	bne.n	8006a14 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069e2:	4b74      	ldr	r3, [pc, #464]	; (8006bb4 <HAL_RCC_OscConfig+0x474>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a73      	ldr	r2, [pc, #460]	; (8006bb4 <HAL_RCC_OscConfig+0x474>)
 80069e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069ee:	f7fe fe4d 	bl	800568c <HAL_GetTick>
 80069f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069f4:	e008      	b.n	8006a08 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069f6:	f7fe fe49 	bl	800568c <HAL_GetTick>
 80069fa:	4602      	mov	r2, r0
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	1ad3      	subs	r3, r2, r3
 8006a00:	2b02      	cmp	r3, #2
 8006a02:	d901      	bls.n	8006a08 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006a04:	2303      	movs	r3, #3
 8006a06:	e10c      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a08:	4b6a      	ldr	r3, [pc, #424]	; (8006bb4 <HAL_RCC_OscConfig+0x474>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d0f0      	beq.n	80069f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	2b01      	cmp	r3, #1
 8006a1a:	d106      	bne.n	8006a2a <HAL_RCC_OscConfig+0x2ea>
 8006a1c:	4b64      	ldr	r3, [pc, #400]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006a1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a20:	4a63      	ldr	r2, [pc, #396]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006a22:	f043 0301 	orr.w	r3, r3, #1
 8006a26:	6713      	str	r3, [r2, #112]	; 0x70
 8006a28:	e01c      	b.n	8006a64 <HAL_RCC_OscConfig+0x324>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	2b05      	cmp	r3, #5
 8006a30:	d10c      	bne.n	8006a4c <HAL_RCC_OscConfig+0x30c>
 8006a32:	4b5f      	ldr	r3, [pc, #380]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a36:	4a5e      	ldr	r2, [pc, #376]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006a38:	f043 0304 	orr.w	r3, r3, #4
 8006a3c:	6713      	str	r3, [r2, #112]	; 0x70
 8006a3e:	4b5c      	ldr	r3, [pc, #368]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a42:	4a5b      	ldr	r2, [pc, #364]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006a44:	f043 0301 	orr.w	r3, r3, #1
 8006a48:	6713      	str	r3, [r2, #112]	; 0x70
 8006a4a:	e00b      	b.n	8006a64 <HAL_RCC_OscConfig+0x324>
 8006a4c:	4b58      	ldr	r3, [pc, #352]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a50:	4a57      	ldr	r2, [pc, #348]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006a52:	f023 0301 	bic.w	r3, r3, #1
 8006a56:	6713      	str	r3, [r2, #112]	; 0x70
 8006a58:	4b55      	ldr	r3, [pc, #340]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a5c:	4a54      	ldr	r2, [pc, #336]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006a5e:	f023 0304 	bic.w	r3, r3, #4
 8006a62:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d015      	beq.n	8006a98 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a6c:	f7fe fe0e 	bl	800568c <HAL_GetTick>
 8006a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a72:	e00a      	b.n	8006a8a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a74:	f7fe fe0a 	bl	800568c <HAL_GetTick>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	1ad3      	subs	r3, r2, r3
 8006a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d901      	bls.n	8006a8a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006a86:	2303      	movs	r3, #3
 8006a88:	e0cb      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a8a:	4b49      	ldr	r3, [pc, #292]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006a8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a8e:	f003 0302 	and.w	r3, r3, #2
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d0ee      	beq.n	8006a74 <HAL_RCC_OscConfig+0x334>
 8006a96:	e014      	b.n	8006ac2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a98:	f7fe fdf8 	bl	800568c <HAL_GetTick>
 8006a9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a9e:	e00a      	b.n	8006ab6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006aa0:	f7fe fdf4 	bl	800568c <HAL_GetTick>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	1ad3      	subs	r3, r2, r3
 8006aaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d901      	bls.n	8006ab6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006ab2:	2303      	movs	r3, #3
 8006ab4:	e0b5      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ab6:	4b3e      	ldr	r3, [pc, #248]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006ab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aba:	f003 0302 	and.w	r3, r3, #2
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d1ee      	bne.n	8006aa0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006ac2:	7dfb      	ldrb	r3, [r7, #23]
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d105      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ac8:	4b39      	ldr	r3, [pc, #228]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006acc:	4a38      	ldr	r2, [pc, #224]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006ace:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ad2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	699b      	ldr	r3, [r3, #24]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	f000 80a1 	beq.w	8006c20 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006ade:	4b34      	ldr	r3, [pc, #208]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	f003 030c 	and.w	r3, r3, #12
 8006ae6:	2b08      	cmp	r3, #8
 8006ae8:	d05c      	beq.n	8006ba4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	699b      	ldr	r3, [r3, #24]
 8006aee:	2b02      	cmp	r3, #2
 8006af0:	d141      	bne.n	8006b76 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006af2:	4b31      	ldr	r3, [pc, #196]	; (8006bb8 <HAL_RCC_OscConfig+0x478>)
 8006af4:	2200      	movs	r2, #0
 8006af6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006af8:	f7fe fdc8 	bl	800568c <HAL_GetTick>
 8006afc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006afe:	e008      	b.n	8006b12 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b00:	f7fe fdc4 	bl	800568c <HAL_GetTick>
 8006b04:	4602      	mov	r2, r0
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	1ad3      	subs	r3, r2, r3
 8006b0a:	2b02      	cmp	r3, #2
 8006b0c:	d901      	bls.n	8006b12 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006b0e:	2303      	movs	r3, #3
 8006b10:	e087      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b12:	4b27      	ldr	r3, [pc, #156]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d1f0      	bne.n	8006b00 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	69da      	ldr	r2, [r3, #28]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6a1b      	ldr	r3, [r3, #32]
 8006b26:	431a      	orrs	r2, r3
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b2c:	019b      	lsls	r3, r3, #6
 8006b2e:	431a      	orrs	r2, r3
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b34:	085b      	lsrs	r3, r3, #1
 8006b36:	3b01      	subs	r3, #1
 8006b38:	041b      	lsls	r3, r3, #16
 8006b3a:	431a      	orrs	r2, r3
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b40:	061b      	lsls	r3, r3, #24
 8006b42:	491b      	ldr	r1, [pc, #108]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006b44:	4313      	orrs	r3, r2
 8006b46:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b48:	4b1b      	ldr	r3, [pc, #108]	; (8006bb8 <HAL_RCC_OscConfig+0x478>)
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b4e:	f7fe fd9d 	bl	800568c <HAL_GetTick>
 8006b52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b54:	e008      	b.n	8006b68 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b56:	f7fe fd99 	bl	800568c <HAL_GetTick>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d901      	bls.n	8006b68 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006b64:	2303      	movs	r3, #3
 8006b66:	e05c      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b68:	4b11      	ldr	r3, [pc, #68]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d0f0      	beq.n	8006b56 <HAL_RCC_OscConfig+0x416>
 8006b74:	e054      	b.n	8006c20 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b76:	4b10      	ldr	r3, [pc, #64]	; (8006bb8 <HAL_RCC_OscConfig+0x478>)
 8006b78:	2200      	movs	r2, #0
 8006b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b7c:	f7fe fd86 	bl	800568c <HAL_GetTick>
 8006b80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b82:	e008      	b.n	8006b96 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b84:	f7fe fd82 	bl	800568c <HAL_GetTick>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	1ad3      	subs	r3, r2, r3
 8006b8e:	2b02      	cmp	r3, #2
 8006b90:	d901      	bls.n	8006b96 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006b92:	2303      	movs	r3, #3
 8006b94:	e045      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b96:	4b06      	ldr	r3, [pc, #24]	; (8006bb0 <HAL_RCC_OscConfig+0x470>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d1f0      	bne.n	8006b84 <HAL_RCC_OscConfig+0x444>
 8006ba2:	e03d      	b.n	8006c20 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	699b      	ldr	r3, [r3, #24]
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d107      	bne.n	8006bbc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	e038      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
 8006bb0:	40023800 	.word	0x40023800
 8006bb4:	40007000 	.word	0x40007000
 8006bb8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006bbc:	4b1b      	ldr	r3, [pc, #108]	; (8006c2c <HAL_RCC_OscConfig+0x4ec>)
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	699b      	ldr	r3, [r3, #24]
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d028      	beq.n	8006c1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d121      	bne.n	8006c1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d11a      	bne.n	8006c1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006bec:	4013      	ands	r3, r2
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006bf2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d111      	bne.n	8006c1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c02:	085b      	lsrs	r3, r3, #1
 8006c04:	3b01      	subs	r3, #1
 8006c06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	d107      	bne.n	8006c1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d001      	beq.n	8006c20 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	e000      	b.n	8006c22 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006c20:	2300      	movs	r3, #0
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3718      	adds	r7, #24
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
 8006c2a:	bf00      	nop
 8006c2c:	40023800 	.word	0x40023800

08006c30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b084      	sub	sp, #16
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
 8006c38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d101      	bne.n	8006c44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c40:	2301      	movs	r3, #1
 8006c42:	e0cc      	b.n	8006dde <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006c44:	4b68      	ldr	r3, [pc, #416]	; (8006de8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 0307 	and.w	r3, r3, #7
 8006c4c:	683a      	ldr	r2, [r7, #0]
 8006c4e:	429a      	cmp	r2, r3
 8006c50:	d90c      	bls.n	8006c6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c52:	4b65      	ldr	r3, [pc, #404]	; (8006de8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c54:	683a      	ldr	r2, [r7, #0]
 8006c56:	b2d2      	uxtb	r2, r2
 8006c58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c5a:	4b63      	ldr	r3, [pc, #396]	; (8006de8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f003 0307 	and.w	r3, r3, #7
 8006c62:	683a      	ldr	r2, [r7, #0]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d001      	beq.n	8006c6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e0b8      	b.n	8006dde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f003 0302 	and.w	r3, r3, #2
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d020      	beq.n	8006cba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f003 0304 	and.w	r3, r3, #4
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d005      	beq.n	8006c90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c84:	4b59      	ldr	r3, [pc, #356]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	4a58      	ldr	r2, [pc, #352]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006c8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006c8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f003 0308 	and.w	r3, r3, #8
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d005      	beq.n	8006ca8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c9c:	4b53      	ldr	r3, [pc, #332]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	4a52      	ldr	r2, [pc, #328]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006ca2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006ca6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ca8:	4b50      	ldr	r3, [pc, #320]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	494d      	ldr	r1, [pc, #308]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 0301 	and.w	r3, r3, #1
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d044      	beq.n	8006d50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d107      	bne.n	8006cde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cce:	4b47      	ldr	r3, [pc, #284]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d119      	bne.n	8006d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e07f      	b.n	8006dde <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	2b02      	cmp	r3, #2
 8006ce4:	d003      	beq.n	8006cee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cea:	2b03      	cmp	r3, #3
 8006cec:	d107      	bne.n	8006cfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cee:	4b3f      	ldr	r3, [pc, #252]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d109      	bne.n	8006d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e06f      	b.n	8006dde <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cfe:	4b3b      	ldr	r3, [pc, #236]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f003 0302 	and.w	r3, r3, #2
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d101      	bne.n	8006d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	e067      	b.n	8006dde <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d0e:	4b37      	ldr	r3, [pc, #220]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006d10:	689b      	ldr	r3, [r3, #8]
 8006d12:	f023 0203 	bic.w	r2, r3, #3
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	4934      	ldr	r1, [pc, #208]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d20:	f7fe fcb4 	bl	800568c <HAL_GetTick>
 8006d24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d26:	e00a      	b.n	8006d3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d28:	f7fe fcb0 	bl	800568c <HAL_GetTick>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	1ad3      	subs	r3, r2, r3
 8006d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d901      	bls.n	8006d3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e04f      	b.n	8006dde <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d3e:	4b2b      	ldr	r3, [pc, #172]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	f003 020c 	and.w	r2, r3, #12
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	009b      	lsls	r3, r3, #2
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	d1eb      	bne.n	8006d28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006d50:	4b25      	ldr	r3, [pc, #148]	; (8006de8 <HAL_RCC_ClockConfig+0x1b8>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f003 0307 	and.w	r3, r3, #7
 8006d58:	683a      	ldr	r2, [r7, #0]
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d20c      	bcs.n	8006d78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d5e:	4b22      	ldr	r3, [pc, #136]	; (8006de8 <HAL_RCC_ClockConfig+0x1b8>)
 8006d60:	683a      	ldr	r2, [r7, #0]
 8006d62:	b2d2      	uxtb	r2, r2
 8006d64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d66:	4b20      	ldr	r3, [pc, #128]	; (8006de8 <HAL_RCC_ClockConfig+0x1b8>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f003 0307 	and.w	r3, r3, #7
 8006d6e:	683a      	ldr	r2, [r7, #0]
 8006d70:	429a      	cmp	r2, r3
 8006d72:	d001      	beq.n	8006d78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e032      	b.n	8006dde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f003 0304 	and.w	r3, r3, #4
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d008      	beq.n	8006d96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d84:	4b19      	ldr	r3, [pc, #100]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	4916      	ldr	r1, [pc, #88]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006d92:	4313      	orrs	r3, r2
 8006d94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f003 0308 	and.w	r3, r3, #8
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d009      	beq.n	8006db6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006da2:	4b12      	ldr	r3, [pc, #72]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006da4:	689b      	ldr	r3, [r3, #8]
 8006da6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	691b      	ldr	r3, [r3, #16]
 8006dae:	00db      	lsls	r3, r3, #3
 8006db0:	490e      	ldr	r1, [pc, #56]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006db2:	4313      	orrs	r3, r2
 8006db4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006db6:	f000 f821 	bl	8006dfc <HAL_RCC_GetSysClockFreq>
 8006dba:	4602      	mov	r2, r0
 8006dbc:	4b0b      	ldr	r3, [pc, #44]	; (8006dec <HAL_RCC_ClockConfig+0x1bc>)
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	091b      	lsrs	r3, r3, #4
 8006dc2:	f003 030f 	and.w	r3, r3, #15
 8006dc6:	490a      	ldr	r1, [pc, #40]	; (8006df0 <HAL_RCC_ClockConfig+0x1c0>)
 8006dc8:	5ccb      	ldrb	r3, [r1, r3]
 8006dca:	fa22 f303 	lsr.w	r3, r2, r3
 8006dce:	4a09      	ldr	r2, [pc, #36]	; (8006df4 <HAL_RCC_ClockConfig+0x1c4>)
 8006dd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006dd2:	4b09      	ldr	r3, [pc, #36]	; (8006df8 <HAL_RCC_ClockConfig+0x1c8>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f7fe fc14 	bl	8005604 <HAL_InitTick>

  return HAL_OK;
 8006ddc:	2300      	movs	r3, #0
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3710      	adds	r7, #16
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
 8006de6:	bf00      	nop
 8006de8:	40023c00 	.word	0x40023c00
 8006dec:	40023800 	.word	0x40023800
 8006df0:	080104e0 	.word	0x080104e0
 8006df4:	20000000 	.word	0x20000000
 8006df8:	20000004 	.word	0x20000004

08006dfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006dfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e00:	b094      	sub	sp, #80	; 0x50
 8006e02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006e04:	2300      	movs	r3, #0
 8006e06:	647b      	str	r3, [r7, #68]	; 0x44
 8006e08:	2300      	movs	r3, #0
 8006e0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006e10:	2300      	movs	r3, #0
 8006e12:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e14:	4b79      	ldr	r3, [pc, #484]	; (8006ffc <HAL_RCC_GetSysClockFreq+0x200>)
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	f003 030c 	and.w	r3, r3, #12
 8006e1c:	2b08      	cmp	r3, #8
 8006e1e:	d00d      	beq.n	8006e3c <HAL_RCC_GetSysClockFreq+0x40>
 8006e20:	2b08      	cmp	r3, #8
 8006e22:	f200 80e1 	bhi.w	8006fe8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d002      	beq.n	8006e30 <HAL_RCC_GetSysClockFreq+0x34>
 8006e2a:	2b04      	cmp	r3, #4
 8006e2c:	d003      	beq.n	8006e36 <HAL_RCC_GetSysClockFreq+0x3a>
 8006e2e:	e0db      	b.n	8006fe8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006e30:	4b73      	ldr	r3, [pc, #460]	; (8007000 <HAL_RCC_GetSysClockFreq+0x204>)
 8006e32:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006e34:	e0db      	b.n	8006fee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006e36:	4b73      	ldr	r3, [pc, #460]	; (8007004 <HAL_RCC_GetSysClockFreq+0x208>)
 8006e38:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006e3a:	e0d8      	b.n	8006fee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e3c:	4b6f      	ldr	r3, [pc, #444]	; (8006ffc <HAL_RCC_GetSysClockFreq+0x200>)
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e44:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e46:	4b6d      	ldr	r3, [pc, #436]	; (8006ffc <HAL_RCC_GetSysClockFreq+0x200>)
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d063      	beq.n	8006f1a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e52:	4b6a      	ldr	r3, [pc, #424]	; (8006ffc <HAL_RCC_GetSysClockFreq+0x200>)
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	099b      	lsrs	r3, r3, #6
 8006e58:	2200      	movs	r2, #0
 8006e5a:	63bb      	str	r3, [r7, #56]	; 0x38
 8006e5c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e64:	633b      	str	r3, [r7, #48]	; 0x30
 8006e66:	2300      	movs	r3, #0
 8006e68:	637b      	str	r3, [r7, #52]	; 0x34
 8006e6a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006e6e:	4622      	mov	r2, r4
 8006e70:	462b      	mov	r3, r5
 8006e72:	f04f 0000 	mov.w	r0, #0
 8006e76:	f04f 0100 	mov.w	r1, #0
 8006e7a:	0159      	lsls	r1, r3, #5
 8006e7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e80:	0150      	lsls	r0, r2, #5
 8006e82:	4602      	mov	r2, r0
 8006e84:	460b      	mov	r3, r1
 8006e86:	4621      	mov	r1, r4
 8006e88:	1a51      	subs	r1, r2, r1
 8006e8a:	6139      	str	r1, [r7, #16]
 8006e8c:	4629      	mov	r1, r5
 8006e8e:	eb63 0301 	sbc.w	r3, r3, r1
 8006e92:	617b      	str	r3, [r7, #20]
 8006e94:	f04f 0200 	mov.w	r2, #0
 8006e98:	f04f 0300 	mov.w	r3, #0
 8006e9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006ea0:	4659      	mov	r1, fp
 8006ea2:	018b      	lsls	r3, r1, #6
 8006ea4:	4651      	mov	r1, sl
 8006ea6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006eaa:	4651      	mov	r1, sl
 8006eac:	018a      	lsls	r2, r1, #6
 8006eae:	4651      	mov	r1, sl
 8006eb0:	ebb2 0801 	subs.w	r8, r2, r1
 8006eb4:	4659      	mov	r1, fp
 8006eb6:	eb63 0901 	sbc.w	r9, r3, r1
 8006eba:	f04f 0200 	mov.w	r2, #0
 8006ebe:	f04f 0300 	mov.w	r3, #0
 8006ec2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006ec6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006eca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006ece:	4690      	mov	r8, r2
 8006ed0:	4699      	mov	r9, r3
 8006ed2:	4623      	mov	r3, r4
 8006ed4:	eb18 0303 	adds.w	r3, r8, r3
 8006ed8:	60bb      	str	r3, [r7, #8]
 8006eda:	462b      	mov	r3, r5
 8006edc:	eb49 0303 	adc.w	r3, r9, r3
 8006ee0:	60fb      	str	r3, [r7, #12]
 8006ee2:	f04f 0200 	mov.w	r2, #0
 8006ee6:	f04f 0300 	mov.w	r3, #0
 8006eea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006eee:	4629      	mov	r1, r5
 8006ef0:	024b      	lsls	r3, r1, #9
 8006ef2:	4621      	mov	r1, r4
 8006ef4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006ef8:	4621      	mov	r1, r4
 8006efa:	024a      	lsls	r2, r1, #9
 8006efc:	4610      	mov	r0, r2
 8006efe:	4619      	mov	r1, r3
 8006f00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f02:	2200      	movs	r2, #0
 8006f04:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f06:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f08:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f0c:	f7f9 febc 	bl	8000c88 <__aeabi_uldivmod>
 8006f10:	4602      	mov	r2, r0
 8006f12:	460b      	mov	r3, r1
 8006f14:	4613      	mov	r3, r2
 8006f16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f18:	e058      	b.n	8006fcc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f1a:	4b38      	ldr	r3, [pc, #224]	; (8006ffc <HAL_RCC_GetSysClockFreq+0x200>)
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	099b      	lsrs	r3, r3, #6
 8006f20:	2200      	movs	r2, #0
 8006f22:	4618      	mov	r0, r3
 8006f24:	4611      	mov	r1, r2
 8006f26:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006f2a:	623b      	str	r3, [r7, #32]
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	627b      	str	r3, [r7, #36]	; 0x24
 8006f30:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006f34:	4642      	mov	r2, r8
 8006f36:	464b      	mov	r3, r9
 8006f38:	f04f 0000 	mov.w	r0, #0
 8006f3c:	f04f 0100 	mov.w	r1, #0
 8006f40:	0159      	lsls	r1, r3, #5
 8006f42:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f46:	0150      	lsls	r0, r2, #5
 8006f48:	4602      	mov	r2, r0
 8006f4a:	460b      	mov	r3, r1
 8006f4c:	4641      	mov	r1, r8
 8006f4e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006f52:	4649      	mov	r1, r9
 8006f54:	eb63 0b01 	sbc.w	fp, r3, r1
 8006f58:	f04f 0200 	mov.w	r2, #0
 8006f5c:	f04f 0300 	mov.w	r3, #0
 8006f60:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006f64:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006f68:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006f6c:	ebb2 040a 	subs.w	r4, r2, sl
 8006f70:	eb63 050b 	sbc.w	r5, r3, fp
 8006f74:	f04f 0200 	mov.w	r2, #0
 8006f78:	f04f 0300 	mov.w	r3, #0
 8006f7c:	00eb      	lsls	r3, r5, #3
 8006f7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f82:	00e2      	lsls	r2, r4, #3
 8006f84:	4614      	mov	r4, r2
 8006f86:	461d      	mov	r5, r3
 8006f88:	4643      	mov	r3, r8
 8006f8a:	18e3      	adds	r3, r4, r3
 8006f8c:	603b      	str	r3, [r7, #0]
 8006f8e:	464b      	mov	r3, r9
 8006f90:	eb45 0303 	adc.w	r3, r5, r3
 8006f94:	607b      	str	r3, [r7, #4]
 8006f96:	f04f 0200 	mov.w	r2, #0
 8006f9a:	f04f 0300 	mov.w	r3, #0
 8006f9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006fa2:	4629      	mov	r1, r5
 8006fa4:	028b      	lsls	r3, r1, #10
 8006fa6:	4621      	mov	r1, r4
 8006fa8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006fac:	4621      	mov	r1, r4
 8006fae:	028a      	lsls	r2, r1, #10
 8006fb0:	4610      	mov	r0, r2
 8006fb2:	4619      	mov	r1, r3
 8006fb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	61bb      	str	r3, [r7, #24]
 8006fba:	61fa      	str	r2, [r7, #28]
 8006fbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fc0:	f7f9 fe62 	bl	8000c88 <__aeabi_uldivmod>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	460b      	mov	r3, r1
 8006fc8:	4613      	mov	r3, r2
 8006fca:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006fcc:	4b0b      	ldr	r3, [pc, #44]	; (8006ffc <HAL_RCC_GetSysClockFreq+0x200>)
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	0c1b      	lsrs	r3, r3, #16
 8006fd2:	f003 0303 	and.w	r3, r3, #3
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	005b      	lsls	r3, r3, #1
 8006fda:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006fdc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006fde:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fe4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006fe6:	e002      	b.n	8006fee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006fe8:	4b05      	ldr	r3, [pc, #20]	; (8007000 <HAL_RCC_GetSysClockFreq+0x204>)
 8006fea:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006fec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006fee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3750      	adds	r7, #80	; 0x50
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ffa:	bf00      	nop
 8006ffc:	40023800 	.word	0x40023800
 8007000:	00f42400 	.word	0x00f42400
 8007004:	007a1200 	.word	0x007a1200

08007008 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007008:	b480      	push	{r7}
 800700a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800700c:	4b03      	ldr	r3, [pc, #12]	; (800701c <HAL_RCC_GetHCLKFreq+0x14>)
 800700e:	681b      	ldr	r3, [r3, #0]
}
 8007010:	4618      	mov	r0, r3
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr
 800701a:	bf00      	nop
 800701c:	20000000 	.word	0x20000000

08007020 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007024:	f7ff fff0 	bl	8007008 <HAL_RCC_GetHCLKFreq>
 8007028:	4602      	mov	r2, r0
 800702a:	4b05      	ldr	r3, [pc, #20]	; (8007040 <HAL_RCC_GetPCLK1Freq+0x20>)
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	0a9b      	lsrs	r3, r3, #10
 8007030:	f003 0307 	and.w	r3, r3, #7
 8007034:	4903      	ldr	r1, [pc, #12]	; (8007044 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007036:	5ccb      	ldrb	r3, [r1, r3]
 8007038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800703c:	4618      	mov	r0, r3
 800703e:	bd80      	pop	{r7, pc}
 8007040:	40023800 	.word	0x40023800
 8007044:	080104f0 	.word	0x080104f0

08007048 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800704c:	f7ff ffdc 	bl	8007008 <HAL_RCC_GetHCLKFreq>
 8007050:	4602      	mov	r2, r0
 8007052:	4b05      	ldr	r3, [pc, #20]	; (8007068 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	0b5b      	lsrs	r3, r3, #13
 8007058:	f003 0307 	and.w	r3, r3, #7
 800705c:	4903      	ldr	r1, [pc, #12]	; (800706c <HAL_RCC_GetPCLK2Freq+0x24>)
 800705e:	5ccb      	ldrb	r3, [r1, r3]
 8007060:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007064:	4618      	mov	r0, r3
 8007066:	bd80      	pop	{r7, pc}
 8007068:	40023800 	.word	0x40023800
 800706c:	080104f0 	.word	0x080104f0

08007070 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b082      	sub	sp, #8
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d101      	bne.n	8007082 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800707e:	2301      	movs	r3, #1
 8007080:	e07b      	b.n	800717a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007086:	2b00      	cmp	r3, #0
 8007088:	d108      	bne.n	800709c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007092:	d009      	beq.n	80070a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	61da      	str	r2, [r3, #28]
 800709a:	e005      	b.n	80070a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2200      	movs	r2, #0
 80070a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2200      	movs	r2, #0
 80070a6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2200      	movs	r2, #0
 80070ac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070b4:	b2db      	uxtb	r3, r3
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d106      	bne.n	80070c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2200      	movs	r2, #0
 80070be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f7fd f978 	bl	80043b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2202      	movs	r2, #2
 80070cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	681a      	ldr	r2, [r3, #0]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070de:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	689b      	ldr	r3, [r3, #8]
 80070ec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80070f0:	431a      	orrs	r2, r3
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80070fa:	431a      	orrs	r2, r3
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	691b      	ldr	r3, [r3, #16]
 8007100:	f003 0302 	and.w	r3, r3, #2
 8007104:	431a      	orrs	r2, r3
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	695b      	ldr	r3, [r3, #20]
 800710a:	f003 0301 	and.w	r3, r3, #1
 800710e:	431a      	orrs	r2, r3
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	699b      	ldr	r3, [r3, #24]
 8007114:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007118:	431a      	orrs	r2, r3
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	69db      	ldr	r3, [r3, #28]
 800711e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007122:	431a      	orrs	r2, r3
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a1b      	ldr	r3, [r3, #32]
 8007128:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800712c:	ea42 0103 	orr.w	r1, r2, r3
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007134:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	430a      	orrs	r2, r1
 800713e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	699b      	ldr	r3, [r3, #24]
 8007144:	0c1b      	lsrs	r3, r3, #16
 8007146:	f003 0104 	and.w	r1, r3, #4
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800714e:	f003 0210 	and.w	r2, r3, #16
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	430a      	orrs	r2, r1
 8007158:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	69da      	ldr	r2, [r3, #28]
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007168:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007178:	2300      	movs	r3, #0
}
 800717a:	4618      	mov	r0, r3
 800717c:	3708      	adds	r7, #8
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}

08007182 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007182:	b580      	push	{r7, lr}
 8007184:	b08c      	sub	sp, #48	; 0x30
 8007186:	af00      	add	r7, sp, #0
 8007188:	60f8      	str	r0, [r7, #12]
 800718a:	60b9      	str	r1, [r7, #8]
 800718c:	607a      	str	r2, [r7, #4]
 800718e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007190:	2301      	movs	r3, #1
 8007192:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007194:	2300      	movs	r3, #0
 8007196:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d101      	bne.n	80071a8 <HAL_SPI_TransmitReceive+0x26>
 80071a4:	2302      	movs	r3, #2
 80071a6:	e18a      	b.n	80074be <HAL_SPI_TransmitReceive+0x33c>
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80071b0:	f7fe fa6c 	bl	800568c <HAL_GetTick>
 80071b4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80071bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80071c6:	887b      	ldrh	r3, [r7, #2]
 80071c8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80071ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d00f      	beq.n	80071f2 <HAL_SPI_TransmitReceive+0x70>
 80071d2:	69fb      	ldr	r3, [r7, #28]
 80071d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071d8:	d107      	bne.n	80071ea <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d103      	bne.n	80071ea <HAL_SPI_TransmitReceive+0x68>
 80071e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80071e6:	2b04      	cmp	r3, #4
 80071e8:	d003      	beq.n	80071f2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80071ea:	2302      	movs	r3, #2
 80071ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80071f0:	e15b      	b.n	80074aa <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d005      	beq.n	8007204 <HAL_SPI_TransmitReceive+0x82>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d002      	beq.n	8007204 <HAL_SPI_TransmitReceive+0x82>
 80071fe:	887b      	ldrh	r3, [r7, #2]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d103      	bne.n	800720c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007204:	2301      	movs	r3, #1
 8007206:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800720a:	e14e      	b.n	80074aa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007212:	b2db      	uxtb	r3, r3
 8007214:	2b04      	cmp	r3, #4
 8007216:	d003      	beq.n	8007220 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2205      	movs	r2, #5
 800721c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2200      	movs	r2, #0
 8007224:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	887a      	ldrh	r2, [r7, #2]
 8007230:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	887a      	ldrh	r2, [r7, #2]
 8007236:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	68ba      	ldr	r2, [r7, #8]
 800723c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	887a      	ldrh	r2, [r7, #2]
 8007242:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	887a      	ldrh	r2, [r7, #2]
 8007248:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2200      	movs	r2, #0
 800724e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	2200      	movs	r2, #0
 8007254:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007260:	2b40      	cmp	r3, #64	; 0x40
 8007262:	d007      	beq.n	8007274 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007272:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800727c:	d178      	bne.n	8007370 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d002      	beq.n	800728c <HAL_SPI_TransmitReceive+0x10a>
 8007286:	8b7b      	ldrh	r3, [r7, #26]
 8007288:	2b01      	cmp	r3, #1
 800728a:	d166      	bne.n	800735a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007290:	881a      	ldrh	r2, [r3, #0]
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800729c:	1c9a      	adds	r2, r3, #2
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	3b01      	subs	r3, #1
 80072aa:	b29a      	uxth	r2, r3
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072b0:	e053      	b.n	800735a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	689b      	ldr	r3, [r3, #8]
 80072b8:	f003 0302 	and.w	r3, r3, #2
 80072bc:	2b02      	cmp	r3, #2
 80072be:	d11b      	bne.n	80072f8 <HAL_SPI_TransmitReceive+0x176>
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d016      	beq.n	80072f8 <HAL_SPI_TransmitReceive+0x176>
 80072ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	d113      	bne.n	80072f8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072d4:	881a      	ldrh	r2, [r3, #0]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072e0:	1c9a      	adds	r2, r3, #2
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	3b01      	subs	r3, #1
 80072ee:	b29a      	uxth	r2, r3
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80072f4:	2300      	movs	r3, #0
 80072f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	f003 0301 	and.w	r3, r3, #1
 8007302:	2b01      	cmp	r3, #1
 8007304:	d119      	bne.n	800733a <HAL_SPI_TransmitReceive+0x1b8>
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800730a:	b29b      	uxth	r3, r3
 800730c:	2b00      	cmp	r3, #0
 800730e:	d014      	beq.n	800733a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	68da      	ldr	r2, [r3, #12]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800731a:	b292      	uxth	r2, r2
 800731c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007322:	1c9a      	adds	r2, r3, #2
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800732c:	b29b      	uxth	r3, r3
 800732e:	3b01      	subs	r3, #1
 8007330:	b29a      	uxth	r2, r3
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007336:	2301      	movs	r3, #1
 8007338:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800733a:	f7fe f9a7 	bl	800568c <HAL_GetTick>
 800733e:	4602      	mov	r2, r0
 8007340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007342:	1ad3      	subs	r3, r2, r3
 8007344:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007346:	429a      	cmp	r2, r3
 8007348:	d807      	bhi.n	800735a <HAL_SPI_TransmitReceive+0x1d8>
 800734a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800734c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007350:	d003      	beq.n	800735a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007352:	2303      	movs	r3, #3
 8007354:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007358:	e0a7      	b.n	80074aa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800735e:	b29b      	uxth	r3, r3
 8007360:	2b00      	cmp	r3, #0
 8007362:	d1a6      	bne.n	80072b2 <HAL_SPI_TransmitReceive+0x130>
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007368:	b29b      	uxth	r3, r3
 800736a:	2b00      	cmp	r3, #0
 800736c:	d1a1      	bne.n	80072b2 <HAL_SPI_TransmitReceive+0x130>
 800736e:	e07c      	b.n	800746a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d002      	beq.n	800737e <HAL_SPI_TransmitReceive+0x1fc>
 8007378:	8b7b      	ldrh	r3, [r7, #26]
 800737a:	2b01      	cmp	r3, #1
 800737c:	d16b      	bne.n	8007456 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	330c      	adds	r3, #12
 8007388:	7812      	ldrb	r2, [r2, #0]
 800738a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007390:	1c5a      	adds	r2, r3, #1
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800739a:	b29b      	uxth	r3, r3
 800739c:	3b01      	subs	r3, #1
 800739e:	b29a      	uxth	r2, r3
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073a4:	e057      	b.n	8007456 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	f003 0302 	and.w	r3, r3, #2
 80073b0:	2b02      	cmp	r3, #2
 80073b2:	d11c      	bne.n	80073ee <HAL_SPI_TransmitReceive+0x26c>
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073b8:	b29b      	uxth	r3, r3
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d017      	beq.n	80073ee <HAL_SPI_TransmitReceive+0x26c>
 80073be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d114      	bne.n	80073ee <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	330c      	adds	r3, #12
 80073ce:	7812      	ldrb	r2, [r2, #0]
 80073d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073d6:	1c5a      	adds	r2, r3, #1
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073e0:	b29b      	uxth	r3, r3
 80073e2:	3b01      	subs	r3, #1
 80073e4:	b29a      	uxth	r2, r3
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80073ea:	2300      	movs	r3, #0
 80073ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	689b      	ldr	r3, [r3, #8]
 80073f4:	f003 0301 	and.w	r3, r3, #1
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d119      	bne.n	8007430 <HAL_SPI_TransmitReceive+0x2ae>
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007400:	b29b      	uxth	r3, r3
 8007402:	2b00      	cmp	r3, #0
 8007404:	d014      	beq.n	8007430 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	68da      	ldr	r2, [r3, #12]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007410:	b2d2      	uxtb	r2, r2
 8007412:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007418:	1c5a      	adds	r2, r3, #1
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007422:	b29b      	uxth	r3, r3
 8007424:	3b01      	subs	r3, #1
 8007426:	b29a      	uxth	r2, r3
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800742c:	2301      	movs	r3, #1
 800742e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007430:	f7fe f92c 	bl	800568c <HAL_GetTick>
 8007434:	4602      	mov	r2, r0
 8007436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007438:	1ad3      	subs	r3, r2, r3
 800743a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800743c:	429a      	cmp	r2, r3
 800743e:	d803      	bhi.n	8007448 <HAL_SPI_TransmitReceive+0x2c6>
 8007440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007446:	d102      	bne.n	800744e <HAL_SPI_TransmitReceive+0x2cc>
 8007448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800744a:	2b00      	cmp	r3, #0
 800744c:	d103      	bne.n	8007456 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800744e:	2303      	movs	r3, #3
 8007450:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007454:	e029      	b.n	80074aa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800745a:	b29b      	uxth	r3, r3
 800745c:	2b00      	cmp	r3, #0
 800745e:	d1a2      	bne.n	80073a6 <HAL_SPI_TransmitReceive+0x224>
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007464:	b29b      	uxth	r3, r3
 8007466:	2b00      	cmp	r3, #0
 8007468:	d19d      	bne.n	80073a6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800746a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800746c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800746e:	68f8      	ldr	r0, [r7, #12]
 8007470:	f000 f8b2 	bl	80075d8 <SPI_EndRxTxTransaction>
 8007474:	4603      	mov	r3, r0
 8007476:	2b00      	cmp	r3, #0
 8007478:	d006      	beq.n	8007488 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800747a:	2301      	movs	r3, #1
 800747c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2220      	movs	r2, #32
 8007484:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007486:	e010      	b.n	80074aa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d10b      	bne.n	80074a8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007490:	2300      	movs	r3, #0
 8007492:	617b      	str	r3, [r7, #20]
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	68db      	ldr	r3, [r3, #12]
 800749a:	617b      	str	r3, [r7, #20]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	617b      	str	r3, [r7, #20]
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	e000      	b.n	80074aa <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80074a8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2201      	movs	r2, #1
 80074ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80074ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3730      	adds	r7, #48	; 0x30
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}
	...

080074c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b088      	sub	sp, #32
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	60f8      	str	r0, [r7, #12]
 80074d0:	60b9      	str	r1, [r7, #8]
 80074d2:	603b      	str	r3, [r7, #0]
 80074d4:	4613      	mov	r3, r2
 80074d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80074d8:	f7fe f8d8 	bl	800568c <HAL_GetTick>
 80074dc:	4602      	mov	r2, r0
 80074de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074e0:	1a9b      	subs	r3, r3, r2
 80074e2:	683a      	ldr	r2, [r7, #0]
 80074e4:	4413      	add	r3, r2
 80074e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80074e8:	f7fe f8d0 	bl	800568c <HAL_GetTick>
 80074ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80074ee:	4b39      	ldr	r3, [pc, #228]	; (80075d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	015b      	lsls	r3, r3, #5
 80074f4:	0d1b      	lsrs	r3, r3, #20
 80074f6:	69fa      	ldr	r2, [r7, #28]
 80074f8:	fb02 f303 	mul.w	r3, r2, r3
 80074fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80074fe:	e054      	b.n	80075aa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007506:	d050      	beq.n	80075aa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007508:	f7fe f8c0 	bl	800568c <HAL_GetTick>
 800750c:	4602      	mov	r2, r0
 800750e:	69bb      	ldr	r3, [r7, #24]
 8007510:	1ad3      	subs	r3, r2, r3
 8007512:	69fa      	ldr	r2, [r7, #28]
 8007514:	429a      	cmp	r2, r3
 8007516:	d902      	bls.n	800751e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007518:	69fb      	ldr	r3, [r7, #28]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d13d      	bne.n	800759a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	685a      	ldr	r2, [r3, #4]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800752c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007536:	d111      	bne.n	800755c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007540:	d004      	beq.n	800754c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	689b      	ldr	r3, [r3, #8]
 8007546:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800754a:	d107      	bne.n	800755c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800755a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007560:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007564:	d10f      	bne.n	8007586 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007574:	601a      	str	r2, [r3, #0]
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007584:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2201      	movs	r2, #1
 800758a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2200      	movs	r2, #0
 8007592:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e017      	b.n	80075ca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d101      	bne.n	80075a4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80075a0:	2300      	movs	r3, #0
 80075a2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	3b01      	subs	r3, #1
 80075a8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	689a      	ldr	r2, [r3, #8]
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	4013      	ands	r3, r2
 80075b4:	68ba      	ldr	r2, [r7, #8]
 80075b6:	429a      	cmp	r2, r3
 80075b8:	bf0c      	ite	eq
 80075ba:	2301      	moveq	r3, #1
 80075bc:	2300      	movne	r3, #0
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	461a      	mov	r2, r3
 80075c2:	79fb      	ldrb	r3, [r7, #7]
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d19b      	bne.n	8007500 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80075c8:	2300      	movs	r3, #0
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	3720      	adds	r7, #32
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}
 80075d2:	bf00      	nop
 80075d4:	20000000 	.word	0x20000000

080075d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b088      	sub	sp, #32
 80075dc:	af02      	add	r7, sp, #8
 80075de:	60f8      	str	r0, [r7, #12]
 80075e0:	60b9      	str	r1, [r7, #8]
 80075e2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80075e4:	4b1b      	ldr	r3, [pc, #108]	; (8007654 <SPI_EndRxTxTransaction+0x7c>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a1b      	ldr	r2, [pc, #108]	; (8007658 <SPI_EndRxTxTransaction+0x80>)
 80075ea:	fba2 2303 	umull	r2, r3, r2, r3
 80075ee:	0d5b      	lsrs	r3, r3, #21
 80075f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80075f4:	fb02 f303 	mul.w	r3, r2, r3
 80075f8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007602:	d112      	bne.n	800762a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	9300      	str	r3, [sp, #0]
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	2200      	movs	r2, #0
 800760c:	2180      	movs	r1, #128	; 0x80
 800760e:	68f8      	ldr	r0, [r7, #12]
 8007610:	f7ff ff5a 	bl	80074c8 <SPI_WaitFlagStateUntilTimeout>
 8007614:	4603      	mov	r3, r0
 8007616:	2b00      	cmp	r3, #0
 8007618:	d016      	beq.n	8007648 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800761e:	f043 0220 	orr.w	r2, r3, #32
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007626:	2303      	movs	r3, #3
 8007628:	e00f      	b.n	800764a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d00a      	beq.n	8007646 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	3b01      	subs	r3, #1
 8007634:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	689b      	ldr	r3, [r3, #8]
 800763c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007640:	2b80      	cmp	r3, #128	; 0x80
 8007642:	d0f2      	beq.n	800762a <SPI_EndRxTxTransaction+0x52>
 8007644:	e000      	b.n	8007648 <SPI_EndRxTxTransaction+0x70>
        break;
 8007646:	bf00      	nop
  }

  return HAL_OK;
 8007648:	2300      	movs	r3, #0
}
 800764a:	4618      	mov	r0, r3
 800764c:	3718      	adds	r7, #24
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}
 8007652:	bf00      	nop
 8007654:	20000000 	.word	0x20000000
 8007658:	165e9f81 	.word	0x165e9f81

0800765c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b082      	sub	sp, #8
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d101      	bne.n	800766e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	e041      	b.n	80076f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007674:	b2db      	uxtb	r3, r3
 8007676:	2b00      	cmp	r3, #0
 8007678:	d106      	bne.n	8007688 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f7fd f998 	bl	80049b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2202      	movs	r2, #2
 800768c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681a      	ldr	r2, [r3, #0]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	3304      	adds	r3, #4
 8007698:	4619      	mov	r1, r3
 800769a:	4610      	mov	r0, r2
 800769c:	f000 fd58 	bl	8008150 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2201      	movs	r2, #1
 80076a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2201      	movs	r2, #1
 80076ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2201      	movs	r2, #1
 80076b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2201      	movs	r2, #1
 80076c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2201      	movs	r2, #1
 80076dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80076f0:	2300      	movs	r3, #0
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3708      	adds	r7, #8
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}

080076fa <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80076fa:	b480      	push	{r7}
 80076fc:	b083      	sub	sp, #12
 80076fe:	af00      	add	r7, sp, #0
 8007700:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	6a1a      	ldr	r2, [r3, #32]
 8007708:	f241 1311 	movw	r3, #4369	; 0x1111
 800770c:	4013      	ands	r3, r2
 800770e:	2b00      	cmp	r3, #0
 8007710:	d10f      	bne.n	8007732 <HAL_TIM_Base_Stop+0x38>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	6a1a      	ldr	r2, [r3, #32]
 8007718:	f240 4344 	movw	r3, #1092	; 0x444
 800771c:	4013      	ands	r3, r2
 800771e:	2b00      	cmp	r3, #0
 8007720:	d107      	bne.n	8007732 <HAL_TIM_Base_Stop+0x38>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f022 0201 	bic.w	r2, r2, #1
 8007730:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2201      	movs	r2, #1
 8007736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800773a:	2300      	movs	r3, #0
}
 800773c:	4618      	mov	r0, r3
 800773e:	370c      	adds	r7, #12
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr

08007748 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007748:	b480      	push	{r7}
 800774a:	b085      	sub	sp, #20
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007756:	b2db      	uxtb	r3, r3
 8007758:	2b01      	cmp	r3, #1
 800775a:	d001      	beq.n	8007760 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800775c:	2301      	movs	r3, #1
 800775e:	e04e      	b.n	80077fe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2202      	movs	r2, #2
 8007764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	68da      	ldr	r2, [r3, #12]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f042 0201 	orr.w	r2, r2, #1
 8007776:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a23      	ldr	r2, [pc, #140]	; (800780c <HAL_TIM_Base_Start_IT+0xc4>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d022      	beq.n	80077c8 <HAL_TIM_Base_Start_IT+0x80>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800778a:	d01d      	beq.n	80077c8 <HAL_TIM_Base_Start_IT+0x80>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a1f      	ldr	r2, [pc, #124]	; (8007810 <HAL_TIM_Base_Start_IT+0xc8>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d018      	beq.n	80077c8 <HAL_TIM_Base_Start_IT+0x80>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a1e      	ldr	r2, [pc, #120]	; (8007814 <HAL_TIM_Base_Start_IT+0xcc>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d013      	beq.n	80077c8 <HAL_TIM_Base_Start_IT+0x80>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a1c      	ldr	r2, [pc, #112]	; (8007818 <HAL_TIM_Base_Start_IT+0xd0>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d00e      	beq.n	80077c8 <HAL_TIM_Base_Start_IT+0x80>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a1b      	ldr	r2, [pc, #108]	; (800781c <HAL_TIM_Base_Start_IT+0xd4>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d009      	beq.n	80077c8 <HAL_TIM_Base_Start_IT+0x80>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4a19      	ldr	r2, [pc, #100]	; (8007820 <HAL_TIM_Base_Start_IT+0xd8>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d004      	beq.n	80077c8 <HAL_TIM_Base_Start_IT+0x80>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a18      	ldr	r2, [pc, #96]	; (8007824 <HAL_TIM_Base_Start_IT+0xdc>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d111      	bne.n	80077ec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	f003 0307 	and.w	r3, r3, #7
 80077d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2b06      	cmp	r3, #6
 80077d8:	d010      	beq.n	80077fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f042 0201 	orr.w	r2, r2, #1
 80077e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ea:	e007      	b.n	80077fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	681a      	ldr	r2, [r3, #0]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f042 0201 	orr.w	r2, r2, #1
 80077fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80077fc:	2300      	movs	r3, #0
}
 80077fe:	4618      	mov	r0, r3
 8007800:	3714      	adds	r7, #20
 8007802:	46bd      	mov	sp, r7
 8007804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007808:	4770      	bx	lr
 800780a:	bf00      	nop
 800780c:	40010000 	.word	0x40010000
 8007810:	40000400 	.word	0x40000400
 8007814:	40000800 	.word	0x40000800
 8007818:	40000c00 	.word	0x40000c00
 800781c:	40010400 	.word	0x40010400
 8007820:	40014000 	.word	0x40014000
 8007824:	40001800 	.word	0x40001800

08007828 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007828:	b480      	push	{r7}
 800782a:	b083      	sub	sp, #12
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	68da      	ldr	r2, [r3, #12]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f022 0201 	bic.w	r2, r2, #1
 800783e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	6a1a      	ldr	r2, [r3, #32]
 8007846:	f241 1311 	movw	r3, #4369	; 0x1111
 800784a:	4013      	ands	r3, r2
 800784c:	2b00      	cmp	r3, #0
 800784e:	d10f      	bne.n	8007870 <HAL_TIM_Base_Stop_IT+0x48>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	6a1a      	ldr	r2, [r3, #32]
 8007856:	f240 4344 	movw	r3, #1092	; 0x444
 800785a:	4013      	ands	r3, r2
 800785c:	2b00      	cmp	r3, #0
 800785e:	d107      	bne.n	8007870 <HAL_TIM_Base_Stop_IT+0x48>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	681a      	ldr	r2, [r3, #0]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f022 0201 	bic.w	r2, r2, #1
 800786e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2201      	movs	r2, #1
 8007874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007878:	2300      	movs	r3, #0
}
 800787a:	4618      	mov	r0, r3
 800787c:	370c      	adds	r7, #12
 800787e:	46bd      	mov	sp, r7
 8007880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007884:	4770      	bx	lr

08007886 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007886:	b580      	push	{r7, lr}
 8007888:	b082      	sub	sp, #8
 800788a:	af00      	add	r7, sp, #0
 800788c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d101      	bne.n	8007898 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007894:	2301      	movs	r3, #1
 8007896:	e041      	b.n	800791c <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d106      	bne.n	80078b2 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2200      	movs	r2, #0
 80078a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f000 f839 	bl	8007924 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2202      	movs	r2, #2
 80078b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681a      	ldr	r2, [r3, #0]
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	3304      	adds	r3, #4
 80078c2:	4619      	mov	r1, r3
 80078c4:	4610      	mov	r0, r2
 80078c6:	f000 fc43 	bl	8008150 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2201      	movs	r2, #1
 80078ce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2201      	movs	r2, #1
 80078d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2201      	movs	r2, #1
 80078de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2201      	movs	r2, #1
 80078e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2201      	movs	r2, #1
 80078ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2201      	movs	r2, #1
 80078f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2201      	movs	r2, #1
 80078fe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2201      	movs	r2, #1
 8007906:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2201      	movs	r2, #1
 800790e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2201      	movs	r2, #1
 8007916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800791a:	2300      	movs	r3, #0
}
 800791c:	4618      	mov	r0, r3
 800791e:	3708      	adds	r7, #8
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}

08007924 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007924:	b480      	push	{r7}
 8007926:	b083      	sub	sp, #12
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800792c:	bf00      	nop
 800792e:	370c      	adds	r7, #12
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr

08007938 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b084      	sub	sp, #16
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007942:	2300      	movs	r3, #0
 8007944:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d104      	bne.n	8007956 <HAL_TIM_IC_Start_IT+0x1e>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007952:	b2db      	uxtb	r3, r3
 8007954:	e013      	b.n	800797e <HAL_TIM_IC_Start_IT+0x46>
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	2b04      	cmp	r3, #4
 800795a:	d104      	bne.n	8007966 <HAL_TIM_IC_Start_IT+0x2e>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007962:	b2db      	uxtb	r3, r3
 8007964:	e00b      	b.n	800797e <HAL_TIM_IC_Start_IT+0x46>
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	2b08      	cmp	r3, #8
 800796a:	d104      	bne.n	8007976 <HAL_TIM_IC_Start_IT+0x3e>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007972:	b2db      	uxtb	r3, r3
 8007974:	e003      	b.n	800797e <HAL_TIM_IC_Start_IT+0x46>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800797c:	b2db      	uxtb	r3, r3
 800797e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d104      	bne.n	8007990 <HAL_TIM_IC_Start_IT+0x58>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800798c:	b2db      	uxtb	r3, r3
 800798e:	e013      	b.n	80079b8 <HAL_TIM_IC_Start_IT+0x80>
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	2b04      	cmp	r3, #4
 8007994:	d104      	bne.n	80079a0 <HAL_TIM_IC_Start_IT+0x68>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800799c:	b2db      	uxtb	r3, r3
 800799e:	e00b      	b.n	80079b8 <HAL_TIM_IC_Start_IT+0x80>
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	2b08      	cmp	r3, #8
 80079a4:	d104      	bne.n	80079b0 <HAL_TIM_IC_Start_IT+0x78>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	e003      	b.n	80079b8 <HAL_TIM_IC_Start_IT+0x80>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80079ba:	7bbb      	ldrb	r3, [r7, #14]
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d102      	bne.n	80079c6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80079c0:	7b7b      	ldrb	r3, [r7, #13]
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d001      	beq.n	80079ca <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	e0cc      	b.n	8007b64 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d104      	bne.n	80079da <HAL_TIM_IC_Start_IT+0xa2>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2202      	movs	r2, #2
 80079d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80079d8:	e013      	b.n	8007a02 <HAL_TIM_IC_Start_IT+0xca>
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	2b04      	cmp	r3, #4
 80079de:	d104      	bne.n	80079ea <HAL_TIM_IC_Start_IT+0xb2>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2202      	movs	r2, #2
 80079e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80079e8:	e00b      	b.n	8007a02 <HAL_TIM_IC_Start_IT+0xca>
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	2b08      	cmp	r3, #8
 80079ee:	d104      	bne.n	80079fa <HAL_TIM_IC_Start_IT+0xc2>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2202      	movs	r2, #2
 80079f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80079f8:	e003      	b.n	8007a02 <HAL_TIM_IC_Start_IT+0xca>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2202      	movs	r2, #2
 80079fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d104      	bne.n	8007a12 <HAL_TIM_IC_Start_IT+0xda>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2202      	movs	r2, #2
 8007a0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007a10:	e013      	b.n	8007a3a <HAL_TIM_IC_Start_IT+0x102>
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	2b04      	cmp	r3, #4
 8007a16:	d104      	bne.n	8007a22 <HAL_TIM_IC_Start_IT+0xea>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2202      	movs	r2, #2
 8007a1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007a20:	e00b      	b.n	8007a3a <HAL_TIM_IC_Start_IT+0x102>
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	2b08      	cmp	r3, #8
 8007a26:	d104      	bne.n	8007a32 <HAL_TIM_IC_Start_IT+0xfa>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2202      	movs	r2, #2
 8007a2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a30:	e003      	b.n	8007a3a <HAL_TIM_IC_Start_IT+0x102>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2202      	movs	r2, #2
 8007a36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	2b0c      	cmp	r3, #12
 8007a3e:	d841      	bhi.n	8007ac4 <HAL_TIM_IC_Start_IT+0x18c>
 8007a40:	a201      	add	r2, pc, #4	; (adr r2, 8007a48 <HAL_TIM_IC_Start_IT+0x110>)
 8007a42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a46:	bf00      	nop
 8007a48:	08007a7d 	.word	0x08007a7d
 8007a4c:	08007ac5 	.word	0x08007ac5
 8007a50:	08007ac5 	.word	0x08007ac5
 8007a54:	08007ac5 	.word	0x08007ac5
 8007a58:	08007a8f 	.word	0x08007a8f
 8007a5c:	08007ac5 	.word	0x08007ac5
 8007a60:	08007ac5 	.word	0x08007ac5
 8007a64:	08007ac5 	.word	0x08007ac5
 8007a68:	08007aa1 	.word	0x08007aa1
 8007a6c:	08007ac5 	.word	0x08007ac5
 8007a70:	08007ac5 	.word	0x08007ac5
 8007a74:	08007ac5 	.word	0x08007ac5
 8007a78:	08007ab3 	.word	0x08007ab3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	68da      	ldr	r2, [r3, #12]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f042 0202 	orr.w	r2, r2, #2
 8007a8a:	60da      	str	r2, [r3, #12]
      break;
 8007a8c:	e01d      	b.n	8007aca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	68da      	ldr	r2, [r3, #12]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f042 0204 	orr.w	r2, r2, #4
 8007a9c:	60da      	str	r2, [r3, #12]
      break;
 8007a9e:	e014      	b.n	8007aca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	68da      	ldr	r2, [r3, #12]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f042 0208 	orr.w	r2, r2, #8
 8007aae:	60da      	str	r2, [r3, #12]
      break;
 8007ab0:	e00b      	b.n	8007aca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	68da      	ldr	r2, [r3, #12]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f042 0210 	orr.w	r2, r2, #16
 8007ac0:	60da      	str	r2, [r3, #12]
      break;
 8007ac2:	e002      	b.n	8007aca <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	73fb      	strb	r3, [r7, #15]
      break;
 8007ac8:	bf00      	nop
  }

  if (status == HAL_OK)
 8007aca:	7bfb      	ldrb	r3, [r7, #15]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d148      	bne.n	8007b62 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	2201      	movs	r2, #1
 8007ad6:	6839      	ldr	r1, [r7, #0]
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f000 fd9d 	bl	8008618 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4a22      	ldr	r2, [pc, #136]	; (8007b6c <HAL_TIM_IC_Start_IT+0x234>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d022      	beq.n	8007b2e <HAL_TIM_IC_Start_IT+0x1f6>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007af0:	d01d      	beq.n	8007b2e <HAL_TIM_IC_Start_IT+0x1f6>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a1e      	ldr	r2, [pc, #120]	; (8007b70 <HAL_TIM_IC_Start_IT+0x238>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d018      	beq.n	8007b2e <HAL_TIM_IC_Start_IT+0x1f6>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a1c      	ldr	r2, [pc, #112]	; (8007b74 <HAL_TIM_IC_Start_IT+0x23c>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d013      	beq.n	8007b2e <HAL_TIM_IC_Start_IT+0x1f6>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4a1b      	ldr	r2, [pc, #108]	; (8007b78 <HAL_TIM_IC_Start_IT+0x240>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d00e      	beq.n	8007b2e <HAL_TIM_IC_Start_IT+0x1f6>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a19      	ldr	r2, [pc, #100]	; (8007b7c <HAL_TIM_IC_Start_IT+0x244>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d009      	beq.n	8007b2e <HAL_TIM_IC_Start_IT+0x1f6>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	4a18      	ldr	r2, [pc, #96]	; (8007b80 <HAL_TIM_IC_Start_IT+0x248>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d004      	beq.n	8007b2e <HAL_TIM_IC_Start_IT+0x1f6>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a16      	ldr	r2, [pc, #88]	; (8007b84 <HAL_TIM_IC_Start_IT+0x24c>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d111      	bne.n	8007b52 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	f003 0307 	and.w	r3, r3, #7
 8007b38:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	2b06      	cmp	r3, #6
 8007b3e:	d010      	beq.n	8007b62 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	681a      	ldr	r2, [r3, #0]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f042 0201 	orr.w	r2, r2, #1
 8007b4e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b50:	e007      	b.n	8007b62 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	681a      	ldr	r2, [r3, #0]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f042 0201 	orr.w	r2, r2, #1
 8007b60:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3710      	adds	r7, #16
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bd80      	pop	{r7, pc}
 8007b6c:	40010000 	.word	0x40010000
 8007b70:	40000400 	.word	0x40000400
 8007b74:	40000800 	.word	0x40000800
 8007b78:	40000c00 	.word	0x40000c00
 8007b7c:	40010400 	.word	0x40010400
 8007b80:	40014000 	.word	0x40014000
 8007b84:	40001800 	.word	0x40001800

08007b88 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b082      	sub	sp, #8
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
 8007b90:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d101      	bne.n	8007b9c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	e041      	b.n	8007c20 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d106      	bne.n	8007bb6 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2200      	movs	r2, #0
 8007bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f000 f839 	bl	8007c28 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2202      	movs	r2, #2
 8007bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681a      	ldr	r2, [r3, #0]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	3304      	adds	r3, #4
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	4610      	mov	r0, r2
 8007bca:	f000 fac1 	bl	8008150 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f022 0208 	bic.w	r2, r2, #8
 8007bdc:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	6819      	ldr	r1, [r3, #0]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	683a      	ldr	r2, [r7, #0]
 8007bea:	430a      	orrs	r2, r1
 8007bec:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2201      	movs	r2, #1
 8007c02:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2201      	movs	r2, #1
 8007c0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2201      	movs	r2, #1
 8007c12:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2201      	movs	r2, #1
 8007c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c1e:	2300      	movs	r3, #0
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	3708      	adds	r7, #8
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}

08007c28 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b083      	sub	sp, #12
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8007c30:	bf00      	nop
 8007c32:	370c      	adds	r7, #12
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr

08007c3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b082      	sub	sp, #8
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	691b      	ldr	r3, [r3, #16]
 8007c4a:	f003 0302 	and.w	r3, r3, #2
 8007c4e:	2b02      	cmp	r3, #2
 8007c50:	d122      	bne.n	8007c98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	68db      	ldr	r3, [r3, #12]
 8007c58:	f003 0302 	and.w	r3, r3, #2
 8007c5c:	2b02      	cmp	r3, #2
 8007c5e:	d11b      	bne.n	8007c98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f06f 0202 	mvn.w	r2, #2
 8007c68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	699b      	ldr	r3, [r3, #24]
 8007c76:	f003 0303 	and.w	r3, r3, #3
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d003      	beq.n	8007c86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f7fc fa8e 	bl	80041a0 <HAL_TIM_IC_CaptureCallback>
 8007c84:	e005      	b.n	8007c92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 fa43 	bl	8008112 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f000 fa4a 	bl	8008126 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2200      	movs	r2, #0
 8007c96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	691b      	ldr	r3, [r3, #16]
 8007c9e:	f003 0304 	and.w	r3, r3, #4
 8007ca2:	2b04      	cmp	r3, #4
 8007ca4:	d122      	bne.n	8007cec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	68db      	ldr	r3, [r3, #12]
 8007cac:	f003 0304 	and.w	r3, r3, #4
 8007cb0:	2b04      	cmp	r3, #4
 8007cb2:	d11b      	bne.n	8007cec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f06f 0204 	mvn.w	r2, #4
 8007cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2202      	movs	r2, #2
 8007cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	699b      	ldr	r3, [r3, #24]
 8007cca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d003      	beq.n	8007cda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f7fc fa64 	bl	80041a0 <HAL_TIM_IC_CaptureCallback>
 8007cd8:	e005      	b.n	8007ce6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fa19 	bl	8008112 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f000 fa20 	bl	8008126 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	691b      	ldr	r3, [r3, #16]
 8007cf2:	f003 0308 	and.w	r3, r3, #8
 8007cf6:	2b08      	cmp	r3, #8
 8007cf8:	d122      	bne.n	8007d40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	68db      	ldr	r3, [r3, #12]
 8007d00:	f003 0308 	and.w	r3, r3, #8
 8007d04:	2b08      	cmp	r3, #8
 8007d06:	d11b      	bne.n	8007d40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f06f 0208 	mvn.w	r2, #8
 8007d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2204      	movs	r2, #4
 8007d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	69db      	ldr	r3, [r3, #28]
 8007d1e:	f003 0303 	and.w	r3, r3, #3
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d003      	beq.n	8007d2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f7fc fa3a 	bl	80041a0 <HAL_TIM_IC_CaptureCallback>
 8007d2c:	e005      	b.n	8007d3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f000 f9ef 	bl	8008112 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 f9f6 	bl	8008126 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	691b      	ldr	r3, [r3, #16]
 8007d46:	f003 0310 	and.w	r3, r3, #16
 8007d4a:	2b10      	cmp	r3, #16
 8007d4c:	d122      	bne.n	8007d94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	68db      	ldr	r3, [r3, #12]
 8007d54:	f003 0310 	and.w	r3, r3, #16
 8007d58:	2b10      	cmp	r3, #16
 8007d5a:	d11b      	bne.n	8007d94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f06f 0210 	mvn.w	r2, #16
 8007d64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2208      	movs	r2, #8
 8007d6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	69db      	ldr	r3, [r3, #28]
 8007d72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d003      	beq.n	8007d82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	f7fc fa10 	bl	80041a0 <HAL_TIM_IC_CaptureCallback>
 8007d80:	e005      	b.n	8007d8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f000 f9c5 	bl	8008112 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f000 f9cc 	bl	8008126 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2200      	movs	r2, #0
 8007d92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	691b      	ldr	r3, [r3, #16]
 8007d9a:	f003 0301 	and.w	r3, r3, #1
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	d10e      	bne.n	8007dc0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	68db      	ldr	r3, [r3, #12]
 8007da8:	f003 0301 	and.w	r3, r3, #1
 8007dac:	2b01      	cmp	r3, #1
 8007dae:	d107      	bne.n	8007dc0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f06f 0201 	mvn.w	r2, #1
 8007db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f7fc fa2a 	bl	8004214 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	691b      	ldr	r3, [r3, #16]
 8007dc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007dca:	2b80      	cmp	r3, #128	; 0x80
 8007dcc:	d10e      	bne.n	8007dec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	68db      	ldr	r3, [r3, #12]
 8007dd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007dd8:	2b80      	cmp	r3, #128	; 0x80
 8007dda:	d107      	bne.n	8007dec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007de4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f000 fcc2 	bl	8008770 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	691b      	ldr	r3, [r3, #16]
 8007df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007df6:	2b40      	cmp	r3, #64	; 0x40
 8007df8:	d10e      	bne.n	8007e18 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	68db      	ldr	r3, [r3, #12]
 8007e00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e04:	2b40      	cmp	r3, #64	; 0x40
 8007e06:	d107      	bne.n	8007e18 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007e10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f000 f991 	bl	800813a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	691b      	ldr	r3, [r3, #16]
 8007e1e:	f003 0320 	and.w	r3, r3, #32
 8007e22:	2b20      	cmp	r3, #32
 8007e24:	d10e      	bne.n	8007e44 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	68db      	ldr	r3, [r3, #12]
 8007e2c:	f003 0320 	and.w	r3, r3, #32
 8007e30:	2b20      	cmp	r3, #32
 8007e32:	d107      	bne.n	8007e44 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f06f 0220 	mvn.w	r2, #32
 8007e3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 fc8c 	bl	800875c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007e44:	bf00      	nop
 8007e46:	3708      	adds	r7, #8
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b086      	sub	sp, #24
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	60f8      	str	r0, [r7, #12]
 8007e54:	60b9      	str	r1, [r7, #8]
 8007e56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d101      	bne.n	8007e6a <HAL_TIM_IC_ConfigChannel+0x1e>
 8007e66:	2302      	movs	r3, #2
 8007e68:	e088      	b.n	8007f7c <HAL_TIM_IC_ConfigChannel+0x130>
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d11b      	bne.n	8007eb0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	6818      	ldr	r0, [r3, #0]
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	6819      	ldr	r1, [r3, #0]
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	685a      	ldr	r2, [r3, #4]
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	f000 fa02 	bl	8008290 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	699a      	ldr	r2, [r3, #24]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f022 020c 	bic.w	r2, r2, #12
 8007e9a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	6999      	ldr	r1, [r3, #24]
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	689a      	ldr	r2, [r3, #8]
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	430a      	orrs	r2, r1
 8007eac:	619a      	str	r2, [r3, #24]
 8007eae:	e060      	b.n	8007f72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2b04      	cmp	r3, #4
 8007eb4:	d11c      	bne.n	8007ef0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	6818      	ldr	r0, [r3, #0]
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	6819      	ldr	r1, [r3, #0]
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	685a      	ldr	r2, [r3, #4]
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	68db      	ldr	r3, [r3, #12]
 8007ec6:	f000 fa86 	bl	80083d6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	699a      	ldr	r2, [r3, #24]
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007ed8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	6999      	ldr	r1, [r3, #24]
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	689b      	ldr	r3, [r3, #8]
 8007ee4:	021a      	lsls	r2, r3, #8
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	430a      	orrs	r2, r1
 8007eec:	619a      	str	r2, [r3, #24]
 8007eee:	e040      	b.n	8007f72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2b08      	cmp	r3, #8
 8007ef4:	d11b      	bne.n	8007f2e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	6818      	ldr	r0, [r3, #0]
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	6819      	ldr	r1, [r3, #0]
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	685a      	ldr	r2, [r3, #4]
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	68db      	ldr	r3, [r3, #12]
 8007f06:	f000 fad3 	bl	80084b0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	69da      	ldr	r2, [r3, #28]
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f022 020c 	bic.w	r2, r2, #12
 8007f18:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	69d9      	ldr	r1, [r3, #28]
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	689a      	ldr	r2, [r3, #8]
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	430a      	orrs	r2, r1
 8007f2a:	61da      	str	r2, [r3, #28]
 8007f2c:	e021      	b.n	8007f72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2b0c      	cmp	r3, #12
 8007f32:	d11c      	bne.n	8007f6e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	6818      	ldr	r0, [r3, #0]
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	6819      	ldr	r1, [r3, #0]
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	685a      	ldr	r2, [r3, #4]
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	f000 faf0 	bl	8008528 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	69da      	ldr	r2, [r3, #28]
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007f56:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	69d9      	ldr	r1, [r3, #28]
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	021a      	lsls	r2, r3, #8
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	430a      	orrs	r2, r1
 8007f6a:	61da      	str	r2, [r3, #28]
 8007f6c:	e001      	b.n	8007f72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2200      	movs	r2, #0
 8007f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007f7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	3718      	adds	r7, #24
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}

08007f84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b084      	sub	sp, #16
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
 8007f8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007f8e:	2300      	movs	r3, #0
 8007f90:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d101      	bne.n	8007fa0 <HAL_TIM_ConfigClockSource+0x1c>
 8007f9c:	2302      	movs	r3, #2
 8007f9e:	e0b4      	b.n	800810a <HAL_TIM_ConfigClockSource+0x186>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2202      	movs	r2, #2
 8007fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007fbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007fc6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	68ba      	ldr	r2, [r7, #8]
 8007fce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fd8:	d03e      	beq.n	8008058 <HAL_TIM_ConfigClockSource+0xd4>
 8007fda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fde:	f200 8087 	bhi.w	80080f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007fe2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fe6:	f000 8086 	beq.w	80080f6 <HAL_TIM_ConfigClockSource+0x172>
 8007fea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fee:	d87f      	bhi.n	80080f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007ff0:	2b70      	cmp	r3, #112	; 0x70
 8007ff2:	d01a      	beq.n	800802a <HAL_TIM_ConfigClockSource+0xa6>
 8007ff4:	2b70      	cmp	r3, #112	; 0x70
 8007ff6:	d87b      	bhi.n	80080f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007ff8:	2b60      	cmp	r3, #96	; 0x60
 8007ffa:	d050      	beq.n	800809e <HAL_TIM_ConfigClockSource+0x11a>
 8007ffc:	2b60      	cmp	r3, #96	; 0x60
 8007ffe:	d877      	bhi.n	80080f0 <HAL_TIM_ConfigClockSource+0x16c>
 8008000:	2b50      	cmp	r3, #80	; 0x50
 8008002:	d03c      	beq.n	800807e <HAL_TIM_ConfigClockSource+0xfa>
 8008004:	2b50      	cmp	r3, #80	; 0x50
 8008006:	d873      	bhi.n	80080f0 <HAL_TIM_ConfigClockSource+0x16c>
 8008008:	2b40      	cmp	r3, #64	; 0x40
 800800a:	d058      	beq.n	80080be <HAL_TIM_ConfigClockSource+0x13a>
 800800c:	2b40      	cmp	r3, #64	; 0x40
 800800e:	d86f      	bhi.n	80080f0 <HAL_TIM_ConfigClockSource+0x16c>
 8008010:	2b30      	cmp	r3, #48	; 0x30
 8008012:	d064      	beq.n	80080de <HAL_TIM_ConfigClockSource+0x15a>
 8008014:	2b30      	cmp	r3, #48	; 0x30
 8008016:	d86b      	bhi.n	80080f0 <HAL_TIM_ConfigClockSource+0x16c>
 8008018:	2b20      	cmp	r3, #32
 800801a:	d060      	beq.n	80080de <HAL_TIM_ConfigClockSource+0x15a>
 800801c:	2b20      	cmp	r3, #32
 800801e:	d867      	bhi.n	80080f0 <HAL_TIM_ConfigClockSource+0x16c>
 8008020:	2b00      	cmp	r3, #0
 8008022:	d05c      	beq.n	80080de <HAL_TIM_ConfigClockSource+0x15a>
 8008024:	2b10      	cmp	r3, #16
 8008026:	d05a      	beq.n	80080de <HAL_TIM_ConfigClockSource+0x15a>
 8008028:	e062      	b.n	80080f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6818      	ldr	r0, [r3, #0]
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	6899      	ldr	r1, [r3, #8]
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	685a      	ldr	r2, [r3, #4]
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	68db      	ldr	r3, [r3, #12]
 800803a:	f000 facd 	bl	80085d8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800804c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	68ba      	ldr	r2, [r7, #8]
 8008054:	609a      	str	r2, [r3, #8]
      break;
 8008056:	e04f      	b.n	80080f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6818      	ldr	r0, [r3, #0]
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	6899      	ldr	r1, [r3, #8]
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	685a      	ldr	r2, [r3, #4]
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	68db      	ldr	r3, [r3, #12]
 8008068:	f000 fab6 	bl	80085d8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	689a      	ldr	r2, [r3, #8]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800807a:	609a      	str	r2, [r3, #8]
      break;
 800807c:	e03c      	b.n	80080f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6818      	ldr	r0, [r3, #0]
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	6859      	ldr	r1, [r3, #4]
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	68db      	ldr	r3, [r3, #12]
 800808a:	461a      	mov	r2, r3
 800808c:	f000 f974 	bl	8008378 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	2150      	movs	r1, #80	; 0x50
 8008096:	4618      	mov	r0, r3
 8008098:	f000 fa83 	bl	80085a2 <TIM_ITRx_SetConfig>
      break;
 800809c:	e02c      	b.n	80080f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6818      	ldr	r0, [r3, #0]
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	6859      	ldr	r1, [r3, #4]
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	68db      	ldr	r3, [r3, #12]
 80080aa:	461a      	mov	r2, r3
 80080ac:	f000 f9d0 	bl	8008450 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	2160      	movs	r1, #96	; 0x60
 80080b6:	4618      	mov	r0, r3
 80080b8:	f000 fa73 	bl	80085a2 <TIM_ITRx_SetConfig>
      break;
 80080bc:	e01c      	b.n	80080f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6818      	ldr	r0, [r3, #0]
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	6859      	ldr	r1, [r3, #4]
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	68db      	ldr	r3, [r3, #12]
 80080ca:	461a      	mov	r2, r3
 80080cc:	f000 f954 	bl	8008378 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	2140      	movs	r1, #64	; 0x40
 80080d6:	4618      	mov	r0, r3
 80080d8:	f000 fa63 	bl	80085a2 <TIM_ITRx_SetConfig>
      break;
 80080dc:	e00c      	b.n	80080f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681a      	ldr	r2, [r3, #0]
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4619      	mov	r1, r3
 80080e8:	4610      	mov	r0, r2
 80080ea:	f000 fa5a 	bl	80085a2 <TIM_ITRx_SetConfig>
      break;
 80080ee:	e003      	b.n	80080f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80080f0:	2301      	movs	r3, #1
 80080f2:	73fb      	strb	r3, [r7, #15]
      break;
 80080f4:	e000      	b.n	80080f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80080f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2201      	movs	r2, #1
 80080fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2200      	movs	r2, #0
 8008104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008108:	7bfb      	ldrb	r3, [r7, #15]
}
 800810a:	4618      	mov	r0, r3
 800810c:	3710      	adds	r7, #16
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}

08008112 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008112:	b480      	push	{r7}
 8008114:	b083      	sub	sp, #12
 8008116:	af00      	add	r7, sp, #0
 8008118:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800811a:	bf00      	nop
 800811c:	370c      	adds	r7, #12
 800811e:	46bd      	mov	sp, r7
 8008120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008124:	4770      	bx	lr

08008126 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008126:	b480      	push	{r7}
 8008128:	b083      	sub	sp, #12
 800812a:	af00      	add	r7, sp, #0
 800812c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800812e:	bf00      	nop
 8008130:	370c      	adds	r7, #12
 8008132:	46bd      	mov	sp, r7
 8008134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008138:	4770      	bx	lr

0800813a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800813a:	b480      	push	{r7}
 800813c:	b083      	sub	sp, #12
 800813e:	af00      	add	r7, sp, #0
 8008140:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008142:	bf00      	nop
 8008144:	370c      	adds	r7, #12
 8008146:	46bd      	mov	sp, r7
 8008148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814c:	4770      	bx	lr
	...

08008150 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008150:	b480      	push	{r7}
 8008152:	b085      	sub	sp, #20
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	4a40      	ldr	r2, [pc, #256]	; (8008264 <TIM_Base_SetConfig+0x114>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d013      	beq.n	8008190 <TIM_Base_SetConfig+0x40>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800816e:	d00f      	beq.n	8008190 <TIM_Base_SetConfig+0x40>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	4a3d      	ldr	r2, [pc, #244]	; (8008268 <TIM_Base_SetConfig+0x118>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d00b      	beq.n	8008190 <TIM_Base_SetConfig+0x40>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	4a3c      	ldr	r2, [pc, #240]	; (800826c <TIM_Base_SetConfig+0x11c>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d007      	beq.n	8008190 <TIM_Base_SetConfig+0x40>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	4a3b      	ldr	r2, [pc, #236]	; (8008270 <TIM_Base_SetConfig+0x120>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d003      	beq.n	8008190 <TIM_Base_SetConfig+0x40>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	4a3a      	ldr	r2, [pc, #232]	; (8008274 <TIM_Base_SetConfig+0x124>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d108      	bne.n	80081a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008196:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	68fa      	ldr	r2, [r7, #12]
 800819e:	4313      	orrs	r3, r2
 80081a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	4a2f      	ldr	r2, [pc, #188]	; (8008264 <TIM_Base_SetConfig+0x114>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d02b      	beq.n	8008202 <TIM_Base_SetConfig+0xb2>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081b0:	d027      	beq.n	8008202 <TIM_Base_SetConfig+0xb2>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	4a2c      	ldr	r2, [pc, #176]	; (8008268 <TIM_Base_SetConfig+0x118>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d023      	beq.n	8008202 <TIM_Base_SetConfig+0xb2>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	4a2b      	ldr	r2, [pc, #172]	; (800826c <TIM_Base_SetConfig+0x11c>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d01f      	beq.n	8008202 <TIM_Base_SetConfig+0xb2>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	4a2a      	ldr	r2, [pc, #168]	; (8008270 <TIM_Base_SetConfig+0x120>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d01b      	beq.n	8008202 <TIM_Base_SetConfig+0xb2>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	4a29      	ldr	r2, [pc, #164]	; (8008274 <TIM_Base_SetConfig+0x124>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d017      	beq.n	8008202 <TIM_Base_SetConfig+0xb2>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	4a28      	ldr	r2, [pc, #160]	; (8008278 <TIM_Base_SetConfig+0x128>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d013      	beq.n	8008202 <TIM_Base_SetConfig+0xb2>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	4a27      	ldr	r2, [pc, #156]	; (800827c <TIM_Base_SetConfig+0x12c>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d00f      	beq.n	8008202 <TIM_Base_SetConfig+0xb2>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	4a26      	ldr	r2, [pc, #152]	; (8008280 <TIM_Base_SetConfig+0x130>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d00b      	beq.n	8008202 <TIM_Base_SetConfig+0xb2>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	4a25      	ldr	r2, [pc, #148]	; (8008284 <TIM_Base_SetConfig+0x134>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d007      	beq.n	8008202 <TIM_Base_SetConfig+0xb2>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	4a24      	ldr	r2, [pc, #144]	; (8008288 <TIM_Base_SetConfig+0x138>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d003      	beq.n	8008202 <TIM_Base_SetConfig+0xb2>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	4a23      	ldr	r2, [pc, #140]	; (800828c <TIM_Base_SetConfig+0x13c>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d108      	bne.n	8008214 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008208:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	68fa      	ldr	r2, [r7, #12]
 8008210:	4313      	orrs	r3, r2
 8008212:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	695b      	ldr	r3, [r3, #20]
 800821e:	4313      	orrs	r3, r2
 8008220:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	68fa      	ldr	r2, [r7, #12]
 8008226:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	689a      	ldr	r2, [r3, #8]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	681a      	ldr	r2, [r3, #0]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	4a0a      	ldr	r2, [pc, #40]	; (8008264 <TIM_Base_SetConfig+0x114>)
 800823c:	4293      	cmp	r3, r2
 800823e:	d003      	beq.n	8008248 <TIM_Base_SetConfig+0xf8>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	4a0c      	ldr	r2, [pc, #48]	; (8008274 <TIM_Base_SetConfig+0x124>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d103      	bne.n	8008250 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	691a      	ldr	r2, [r3, #16]
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2201      	movs	r2, #1
 8008254:	615a      	str	r2, [r3, #20]
}
 8008256:	bf00      	nop
 8008258:	3714      	adds	r7, #20
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr
 8008262:	bf00      	nop
 8008264:	40010000 	.word	0x40010000
 8008268:	40000400 	.word	0x40000400
 800826c:	40000800 	.word	0x40000800
 8008270:	40000c00 	.word	0x40000c00
 8008274:	40010400 	.word	0x40010400
 8008278:	40014000 	.word	0x40014000
 800827c:	40014400 	.word	0x40014400
 8008280:	40014800 	.word	0x40014800
 8008284:	40001800 	.word	0x40001800
 8008288:	40001c00 	.word	0x40001c00
 800828c:	40002000 	.word	0x40002000

08008290 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008290:	b480      	push	{r7}
 8008292:	b087      	sub	sp, #28
 8008294:	af00      	add	r7, sp, #0
 8008296:	60f8      	str	r0, [r7, #12]
 8008298:	60b9      	str	r1, [r7, #8]
 800829a:	607a      	str	r2, [r7, #4]
 800829c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	6a1b      	ldr	r3, [r3, #32]
 80082a2:	f023 0201 	bic.w	r2, r3, #1
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	699b      	ldr	r3, [r3, #24]
 80082ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	6a1b      	ldr	r3, [r3, #32]
 80082b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	4a28      	ldr	r2, [pc, #160]	; (800835c <TIM_TI1_SetConfig+0xcc>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d01b      	beq.n	80082f6 <TIM_TI1_SetConfig+0x66>
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082c4:	d017      	beq.n	80082f6 <TIM_TI1_SetConfig+0x66>
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	4a25      	ldr	r2, [pc, #148]	; (8008360 <TIM_TI1_SetConfig+0xd0>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d013      	beq.n	80082f6 <TIM_TI1_SetConfig+0x66>
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	4a24      	ldr	r2, [pc, #144]	; (8008364 <TIM_TI1_SetConfig+0xd4>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d00f      	beq.n	80082f6 <TIM_TI1_SetConfig+0x66>
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	4a23      	ldr	r2, [pc, #140]	; (8008368 <TIM_TI1_SetConfig+0xd8>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d00b      	beq.n	80082f6 <TIM_TI1_SetConfig+0x66>
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	4a22      	ldr	r2, [pc, #136]	; (800836c <TIM_TI1_SetConfig+0xdc>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d007      	beq.n	80082f6 <TIM_TI1_SetConfig+0x66>
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	4a21      	ldr	r2, [pc, #132]	; (8008370 <TIM_TI1_SetConfig+0xe0>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d003      	beq.n	80082f6 <TIM_TI1_SetConfig+0x66>
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	4a20      	ldr	r2, [pc, #128]	; (8008374 <TIM_TI1_SetConfig+0xe4>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d101      	bne.n	80082fa <TIM_TI1_SetConfig+0x6a>
 80082f6:	2301      	movs	r3, #1
 80082f8:	e000      	b.n	80082fc <TIM_TI1_SetConfig+0x6c>
 80082fa:	2300      	movs	r3, #0
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d008      	beq.n	8008312 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	f023 0303 	bic.w	r3, r3, #3
 8008306:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008308:	697a      	ldr	r2, [r7, #20]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	4313      	orrs	r3, r2
 800830e:	617b      	str	r3, [r7, #20]
 8008310:	e003      	b.n	800831a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	f043 0301 	orr.w	r3, r3, #1
 8008318:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008320:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	011b      	lsls	r3, r3, #4
 8008326:	b2db      	uxtb	r3, r3
 8008328:	697a      	ldr	r2, [r7, #20]
 800832a:	4313      	orrs	r3, r2
 800832c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	f023 030a 	bic.w	r3, r3, #10
 8008334:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	f003 030a 	and.w	r3, r3, #10
 800833c:	693a      	ldr	r2, [r7, #16]
 800833e:	4313      	orrs	r3, r2
 8008340:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	697a      	ldr	r2, [r7, #20]
 8008346:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	693a      	ldr	r2, [r7, #16]
 800834c:	621a      	str	r2, [r3, #32]
}
 800834e:	bf00      	nop
 8008350:	371c      	adds	r7, #28
 8008352:	46bd      	mov	sp, r7
 8008354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008358:	4770      	bx	lr
 800835a:	bf00      	nop
 800835c:	40010000 	.word	0x40010000
 8008360:	40000400 	.word	0x40000400
 8008364:	40000800 	.word	0x40000800
 8008368:	40000c00 	.word	0x40000c00
 800836c:	40010400 	.word	0x40010400
 8008370:	40014000 	.word	0x40014000
 8008374:	40001800 	.word	0x40001800

08008378 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008378:	b480      	push	{r7}
 800837a:	b087      	sub	sp, #28
 800837c:	af00      	add	r7, sp, #0
 800837e:	60f8      	str	r0, [r7, #12]
 8008380:	60b9      	str	r1, [r7, #8]
 8008382:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	6a1b      	ldr	r3, [r3, #32]
 8008388:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	6a1b      	ldr	r3, [r3, #32]
 800838e:	f023 0201 	bic.w	r2, r3, #1
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	699b      	ldr	r3, [r3, #24]
 800839a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80083a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	011b      	lsls	r3, r3, #4
 80083a8:	693a      	ldr	r2, [r7, #16]
 80083aa:	4313      	orrs	r3, r2
 80083ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	f023 030a 	bic.w	r3, r3, #10
 80083b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80083b6:	697a      	ldr	r2, [r7, #20]
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	4313      	orrs	r3, r2
 80083bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	693a      	ldr	r2, [r7, #16]
 80083c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	697a      	ldr	r2, [r7, #20]
 80083c8:	621a      	str	r2, [r3, #32]
}
 80083ca:	bf00      	nop
 80083cc:	371c      	adds	r7, #28
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr

080083d6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80083d6:	b480      	push	{r7}
 80083d8:	b087      	sub	sp, #28
 80083da:	af00      	add	r7, sp, #0
 80083dc:	60f8      	str	r0, [r7, #12]
 80083de:	60b9      	str	r1, [r7, #8]
 80083e0:	607a      	str	r2, [r7, #4]
 80083e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	6a1b      	ldr	r3, [r3, #32]
 80083e8:	f023 0210 	bic.w	r2, r3, #16
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	699b      	ldr	r3, [r3, #24]
 80083f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	6a1b      	ldr	r3, [r3, #32]
 80083fa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008402:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	021b      	lsls	r3, r3, #8
 8008408:	697a      	ldr	r2, [r7, #20]
 800840a:	4313      	orrs	r3, r2
 800840c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008414:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	031b      	lsls	r3, r3, #12
 800841a:	b29b      	uxth	r3, r3
 800841c:	697a      	ldr	r2, [r7, #20]
 800841e:	4313      	orrs	r3, r2
 8008420:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008422:	693b      	ldr	r3, [r7, #16]
 8008424:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008428:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	011b      	lsls	r3, r3, #4
 800842e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008432:	693a      	ldr	r2, [r7, #16]
 8008434:	4313      	orrs	r3, r2
 8008436:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	697a      	ldr	r2, [r7, #20]
 800843c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	693a      	ldr	r2, [r7, #16]
 8008442:	621a      	str	r2, [r3, #32]
}
 8008444:	bf00      	nop
 8008446:	371c      	adds	r7, #28
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008450:	b480      	push	{r7}
 8008452:	b087      	sub	sp, #28
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	6a1b      	ldr	r3, [r3, #32]
 8008460:	f023 0210 	bic.w	r2, r3, #16
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	699b      	ldr	r3, [r3, #24]
 800846c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	6a1b      	ldr	r3, [r3, #32]
 8008472:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008474:	697b      	ldr	r3, [r7, #20]
 8008476:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800847a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	031b      	lsls	r3, r3, #12
 8008480:	697a      	ldr	r2, [r7, #20]
 8008482:	4313      	orrs	r3, r2
 8008484:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800848c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	011b      	lsls	r3, r3, #4
 8008492:	693a      	ldr	r2, [r7, #16]
 8008494:	4313      	orrs	r3, r2
 8008496:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	697a      	ldr	r2, [r7, #20]
 800849c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	693a      	ldr	r2, [r7, #16]
 80084a2:	621a      	str	r2, [r3, #32]
}
 80084a4:	bf00      	nop
 80084a6:	371c      	adds	r7, #28
 80084a8:	46bd      	mov	sp, r7
 80084aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ae:	4770      	bx	lr

080084b0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b087      	sub	sp, #28
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	60b9      	str	r1, [r7, #8]
 80084ba:	607a      	str	r2, [r7, #4]
 80084bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	6a1b      	ldr	r3, [r3, #32]
 80084c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	69db      	ldr	r3, [r3, #28]
 80084ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	6a1b      	ldr	r3, [r3, #32]
 80084d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	f023 0303 	bic.w	r3, r3, #3
 80084dc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80084de:	697a      	ldr	r2, [r7, #20]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	4313      	orrs	r3, r2
 80084e4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80084ec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	011b      	lsls	r3, r3, #4
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	697a      	ldr	r2, [r7, #20]
 80084f6:	4313      	orrs	r3, r2
 80084f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008500:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	021b      	lsls	r3, r3, #8
 8008506:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800850a:	693a      	ldr	r2, [r7, #16]
 800850c:	4313      	orrs	r3, r2
 800850e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	697a      	ldr	r2, [r7, #20]
 8008514:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	693a      	ldr	r2, [r7, #16]
 800851a:	621a      	str	r2, [r3, #32]
}
 800851c:	bf00      	nop
 800851e:	371c      	adds	r7, #28
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008528:	b480      	push	{r7}
 800852a:	b087      	sub	sp, #28
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	607a      	str	r2, [r7, #4]
 8008534:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	6a1b      	ldr	r3, [r3, #32]
 800853a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	69db      	ldr	r3, [r3, #28]
 8008546:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	6a1b      	ldr	r3, [r3, #32]
 800854c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800854e:	697b      	ldr	r3, [r7, #20]
 8008550:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008554:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	021b      	lsls	r3, r3, #8
 800855a:	697a      	ldr	r2, [r7, #20]
 800855c:	4313      	orrs	r3, r2
 800855e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008566:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	031b      	lsls	r3, r3, #12
 800856c:	b29b      	uxth	r3, r3
 800856e:	697a      	ldr	r2, [r7, #20]
 8008570:	4313      	orrs	r3, r2
 8008572:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008574:	693b      	ldr	r3, [r7, #16]
 8008576:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800857a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	031b      	lsls	r3, r3, #12
 8008580:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008584:	693a      	ldr	r2, [r7, #16]
 8008586:	4313      	orrs	r3, r2
 8008588:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	697a      	ldr	r2, [r7, #20]
 800858e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	693a      	ldr	r2, [r7, #16]
 8008594:	621a      	str	r2, [r3, #32]
}
 8008596:	bf00      	nop
 8008598:	371c      	adds	r7, #28
 800859a:	46bd      	mov	sp, r7
 800859c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a0:	4770      	bx	lr

080085a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80085a2:	b480      	push	{r7}
 80085a4:	b085      	sub	sp, #20
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6078      	str	r0, [r7, #4]
 80085aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	689b      	ldr	r3, [r3, #8]
 80085b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80085ba:	683a      	ldr	r2, [r7, #0]
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	4313      	orrs	r3, r2
 80085c0:	f043 0307 	orr.w	r3, r3, #7
 80085c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	68fa      	ldr	r2, [r7, #12]
 80085ca:	609a      	str	r2, [r3, #8]
}
 80085cc:	bf00      	nop
 80085ce:	3714      	adds	r7, #20
 80085d0:	46bd      	mov	sp, r7
 80085d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d6:	4770      	bx	lr

080085d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80085d8:	b480      	push	{r7}
 80085da:	b087      	sub	sp, #28
 80085dc:	af00      	add	r7, sp, #0
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	60b9      	str	r1, [r7, #8]
 80085e2:	607a      	str	r2, [r7, #4]
 80085e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	689b      	ldr	r3, [r3, #8]
 80085ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085ec:	697b      	ldr	r3, [r7, #20]
 80085ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80085f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	021a      	lsls	r2, r3, #8
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	431a      	orrs	r2, r3
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	4313      	orrs	r3, r2
 8008600:	697a      	ldr	r2, [r7, #20]
 8008602:	4313      	orrs	r3, r2
 8008604:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	697a      	ldr	r2, [r7, #20]
 800860a:	609a      	str	r2, [r3, #8]
}
 800860c:	bf00      	nop
 800860e:	371c      	adds	r7, #28
 8008610:	46bd      	mov	sp, r7
 8008612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008616:	4770      	bx	lr

08008618 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008618:	b480      	push	{r7}
 800861a:	b087      	sub	sp, #28
 800861c:	af00      	add	r7, sp, #0
 800861e:	60f8      	str	r0, [r7, #12]
 8008620:	60b9      	str	r1, [r7, #8]
 8008622:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	f003 031f 	and.w	r3, r3, #31
 800862a:	2201      	movs	r2, #1
 800862c:	fa02 f303 	lsl.w	r3, r2, r3
 8008630:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	6a1a      	ldr	r2, [r3, #32]
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	43db      	mvns	r3, r3
 800863a:	401a      	ands	r2, r3
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	6a1a      	ldr	r2, [r3, #32]
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	f003 031f 	and.w	r3, r3, #31
 800864a:	6879      	ldr	r1, [r7, #4]
 800864c:	fa01 f303 	lsl.w	r3, r1, r3
 8008650:	431a      	orrs	r2, r3
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	621a      	str	r2, [r3, #32]
}
 8008656:	bf00      	nop
 8008658:	371c      	adds	r7, #28
 800865a:	46bd      	mov	sp, r7
 800865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008660:	4770      	bx	lr
	...

08008664 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008664:	b480      	push	{r7}
 8008666:	b085      	sub	sp, #20
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
 800866c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008674:	2b01      	cmp	r3, #1
 8008676:	d101      	bne.n	800867c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008678:	2302      	movs	r3, #2
 800867a:	e05a      	b.n	8008732 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2201      	movs	r2, #1
 8008680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2202      	movs	r2, #2
 8008688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	685b      	ldr	r3, [r3, #4]
 8008692:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	689b      	ldr	r3, [r3, #8]
 800869a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	68fa      	ldr	r2, [r7, #12]
 80086aa:	4313      	orrs	r3, r2
 80086ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	68fa      	ldr	r2, [r7, #12]
 80086b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4a21      	ldr	r2, [pc, #132]	; (8008740 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d022      	beq.n	8008706 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086c8:	d01d      	beq.n	8008706 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a1d      	ldr	r2, [pc, #116]	; (8008744 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d018      	beq.n	8008706 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4a1b      	ldr	r2, [pc, #108]	; (8008748 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	d013      	beq.n	8008706 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	4a1a      	ldr	r2, [pc, #104]	; (800874c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d00e      	beq.n	8008706 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	4a18      	ldr	r2, [pc, #96]	; (8008750 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d009      	beq.n	8008706 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4a17      	ldr	r2, [pc, #92]	; (8008754 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d004      	beq.n	8008706 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a15      	ldr	r2, [pc, #84]	; (8008758 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008702:	4293      	cmp	r3, r2
 8008704:	d10c      	bne.n	8008720 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800870c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	685b      	ldr	r3, [r3, #4]
 8008712:	68ba      	ldr	r2, [r7, #8]
 8008714:	4313      	orrs	r3, r2
 8008716:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	68ba      	ldr	r2, [r7, #8]
 800871e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2201      	movs	r2, #1
 8008724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2200      	movs	r2, #0
 800872c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008730:	2300      	movs	r3, #0
}
 8008732:	4618      	mov	r0, r3
 8008734:	3714      	adds	r7, #20
 8008736:	46bd      	mov	sp, r7
 8008738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873c:	4770      	bx	lr
 800873e:	bf00      	nop
 8008740:	40010000 	.word	0x40010000
 8008744:	40000400 	.word	0x40000400
 8008748:	40000800 	.word	0x40000800
 800874c:	40000c00 	.word	0x40000c00
 8008750:	40010400 	.word	0x40010400
 8008754:	40014000 	.word	0x40014000
 8008758:	40001800 	.word	0x40001800

0800875c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800875c:	b480      	push	{r7}
 800875e:	b083      	sub	sp, #12
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008764:	bf00      	nop
 8008766:	370c      	adds	r7, #12
 8008768:	46bd      	mov	sp, r7
 800876a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876e:	4770      	bx	lr

08008770 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008770:	b480      	push	{r7}
 8008772:	b083      	sub	sp, #12
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008778:	bf00      	nop
 800877a:	370c      	adds	r7, #12
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr

08008784 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b082      	sub	sp, #8
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d101      	bne.n	8008796 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008792:	2301      	movs	r3, #1
 8008794:	e03f      	b.n	8008816 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800879c:	b2db      	uxtb	r3, r3
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d106      	bne.n	80087b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2200      	movs	r2, #0
 80087a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f7fc fa22 	bl	8004bf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2224      	movs	r2, #36	; 0x24
 80087b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	68da      	ldr	r2, [r3, #12]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80087c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f001 f855 	bl	8009878 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	691a      	ldr	r2, [r3, #16]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80087dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	695a      	ldr	r2, [r3, #20]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80087ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	68da      	ldr	r2, [r3, #12]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80087fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2200      	movs	r2, #0
 8008802:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2220      	movs	r2, #32
 8008808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2220      	movs	r2, #32
 8008810:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008814:	2300      	movs	r3, #0
}
 8008816:	4618      	mov	r0, r3
 8008818:	3708      	adds	r7, #8
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}

0800881e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800881e:	b580      	push	{r7, lr}
 8008820:	b08a      	sub	sp, #40	; 0x28
 8008822:	af02      	add	r7, sp, #8
 8008824:	60f8      	str	r0, [r7, #12]
 8008826:	60b9      	str	r1, [r7, #8]
 8008828:	603b      	str	r3, [r7, #0]
 800882a:	4613      	mov	r3, r2
 800882c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800882e:	2300      	movs	r3, #0
 8008830:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008838:	b2db      	uxtb	r3, r3
 800883a:	2b20      	cmp	r3, #32
 800883c:	d17c      	bne.n	8008938 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d002      	beq.n	800884a <HAL_UART_Transmit+0x2c>
 8008844:	88fb      	ldrh	r3, [r7, #6]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d101      	bne.n	800884e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800884a:	2301      	movs	r3, #1
 800884c:	e075      	b.n	800893a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008854:	2b01      	cmp	r3, #1
 8008856:	d101      	bne.n	800885c <HAL_UART_Transmit+0x3e>
 8008858:	2302      	movs	r3, #2
 800885a:	e06e      	b.n	800893a <HAL_UART_Transmit+0x11c>
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	2201      	movs	r2, #1
 8008860:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	2200      	movs	r2, #0
 8008868:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	2221      	movs	r2, #33	; 0x21
 800886e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008872:	f7fc ff0b 	bl	800568c <HAL_GetTick>
 8008876:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	88fa      	ldrh	r2, [r7, #6]
 800887c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	88fa      	ldrh	r2, [r7, #6]
 8008882:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800888c:	d108      	bne.n	80088a0 <HAL_UART_Transmit+0x82>
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	691b      	ldr	r3, [r3, #16]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d104      	bne.n	80088a0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008896:	2300      	movs	r3, #0
 8008898:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	61bb      	str	r3, [r7, #24]
 800889e:	e003      	b.n	80088a8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80088a4:	2300      	movs	r3, #0
 80088a6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2200      	movs	r2, #0
 80088ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80088b0:	e02a      	b.n	8008908 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	9300      	str	r3, [sp, #0]
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	2200      	movs	r2, #0
 80088ba:	2180      	movs	r1, #128	; 0x80
 80088bc:	68f8      	ldr	r0, [r7, #12]
 80088be:	f000 fccf 	bl	8009260 <UART_WaitOnFlagUntilTimeout>
 80088c2:	4603      	mov	r3, r0
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d001      	beq.n	80088cc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80088c8:	2303      	movs	r3, #3
 80088ca:	e036      	b.n	800893a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d10b      	bne.n	80088ea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80088d2:	69bb      	ldr	r3, [r7, #24]
 80088d4:	881b      	ldrh	r3, [r3, #0]
 80088d6:	461a      	mov	r2, r3
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80088e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80088e2:	69bb      	ldr	r3, [r7, #24]
 80088e4:	3302      	adds	r3, #2
 80088e6:	61bb      	str	r3, [r7, #24]
 80088e8:	e007      	b.n	80088fa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80088ea:	69fb      	ldr	r3, [r7, #28]
 80088ec:	781a      	ldrb	r2, [r3, #0]
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80088f4:	69fb      	ldr	r3, [r7, #28]
 80088f6:	3301      	adds	r3, #1
 80088f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80088fe:	b29b      	uxth	r3, r3
 8008900:	3b01      	subs	r3, #1
 8008902:	b29a      	uxth	r2, r3
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800890c:	b29b      	uxth	r3, r3
 800890e:	2b00      	cmp	r3, #0
 8008910:	d1cf      	bne.n	80088b2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	9300      	str	r3, [sp, #0]
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	2200      	movs	r2, #0
 800891a:	2140      	movs	r1, #64	; 0x40
 800891c:	68f8      	ldr	r0, [r7, #12]
 800891e:	f000 fc9f 	bl	8009260 <UART_WaitOnFlagUntilTimeout>
 8008922:	4603      	mov	r3, r0
 8008924:	2b00      	cmp	r3, #0
 8008926:	d001      	beq.n	800892c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008928:	2303      	movs	r3, #3
 800892a:	e006      	b.n	800893a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2220      	movs	r2, #32
 8008930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008934:	2300      	movs	r3, #0
 8008936:	e000      	b.n	800893a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008938:	2302      	movs	r3, #2
  }
}
 800893a:	4618      	mov	r0, r3
 800893c:	3720      	adds	r7, #32
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}

08008942 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008942:	b580      	push	{r7, lr}
 8008944:	b084      	sub	sp, #16
 8008946:	af00      	add	r7, sp, #0
 8008948:	60f8      	str	r0, [r7, #12]
 800894a:	60b9      	str	r1, [r7, #8]
 800894c:	4613      	mov	r3, r2
 800894e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008956:	b2db      	uxtb	r3, r3
 8008958:	2b20      	cmp	r3, #32
 800895a:	d11d      	bne.n	8008998 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d002      	beq.n	8008968 <HAL_UART_Receive_IT+0x26>
 8008962:	88fb      	ldrh	r3, [r7, #6]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d101      	bne.n	800896c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008968:	2301      	movs	r3, #1
 800896a:	e016      	b.n	800899a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008972:	2b01      	cmp	r3, #1
 8008974:	d101      	bne.n	800897a <HAL_UART_Receive_IT+0x38>
 8008976:	2302      	movs	r3, #2
 8008978:	e00f      	b.n	800899a <HAL_UART_Receive_IT+0x58>
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	2201      	movs	r2, #1
 800897e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2200      	movs	r2, #0
 8008986:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008988:	88fb      	ldrh	r3, [r7, #6]
 800898a:	461a      	mov	r2, r3
 800898c:	68b9      	ldr	r1, [r7, #8]
 800898e:	68f8      	ldr	r0, [r7, #12]
 8008990:	f000 fcd4 	bl	800933c <UART_Start_Receive_IT>
 8008994:	4603      	mov	r3, r0
 8008996:	e000      	b.n	800899a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008998:	2302      	movs	r3, #2
  }
}
 800899a:	4618      	mov	r0, r3
 800899c:	3710      	adds	r7, #16
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}

080089a2 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089a2:	b580      	push	{r7, lr}
 80089a4:	b084      	sub	sp, #16
 80089a6:	af00      	add	r7, sp, #0
 80089a8:	60f8      	str	r0, [r7, #12]
 80089aa:	60b9      	str	r1, [r7, #8]
 80089ac:	4613      	mov	r3, r2
 80089ae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80089b6:	b2db      	uxtb	r3, r3
 80089b8:	2b20      	cmp	r3, #32
 80089ba:	d11d      	bne.n	80089f8 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d002      	beq.n	80089c8 <HAL_UART_Receive_DMA+0x26>
 80089c2:	88fb      	ldrh	r3, [r7, #6]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d101      	bne.n	80089cc <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80089c8:	2301      	movs	r3, #1
 80089ca:	e016      	b.n	80089fa <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	d101      	bne.n	80089da <HAL_UART_Receive_DMA+0x38>
 80089d6:	2302      	movs	r3, #2
 80089d8:	e00f      	b.n	80089fa <HAL_UART_Receive_DMA+0x58>
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2201      	movs	r2, #1
 80089de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2200      	movs	r2, #0
 80089e6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80089e8:	88fb      	ldrh	r3, [r7, #6]
 80089ea:	461a      	mov	r2, r3
 80089ec:	68b9      	ldr	r1, [r7, #8]
 80089ee:	68f8      	ldr	r0, [r7, #12]
 80089f0:	f000 fce2 	bl	80093b8 <UART_Start_Receive_DMA>
 80089f4:	4603      	mov	r3, r0
 80089f6:	e000      	b.n	80089fa <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80089f8:	2302      	movs	r3, #2
  }
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3710      	adds	r7, #16
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}

08008a02 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8008a02:	b580      	push	{r7, lr}
 8008a04:	b090      	sub	sp, #64	; 0x40
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	695b      	ldr	r3, [r3, #20]
 8008a14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a18:	2b80      	cmp	r3, #128	; 0x80
 8008a1a:	bf0c      	ite	eq
 8008a1c:	2301      	moveq	r3, #1
 8008a1e:	2300      	movne	r3, #0
 8008a20:	b2db      	uxtb	r3, r3
 8008a22:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a2a:	b2db      	uxtb	r3, r3
 8008a2c:	2b21      	cmp	r3, #33	; 0x21
 8008a2e:	d128      	bne.n	8008a82 <HAL_UART_DMAStop+0x80>
 8008a30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d025      	beq.n	8008a82 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	3314      	adds	r3, #20
 8008a3c:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a40:	e853 3f00 	ldrex	r3, [r3]
 8008a44:	623b      	str	r3, [r7, #32]
   return(result);
 8008a46:	6a3b      	ldr	r3, [r7, #32]
 8008a48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a4c:	63bb      	str	r3, [r7, #56]	; 0x38
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	3314      	adds	r3, #20
 8008a54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008a56:	633a      	str	r2, [r7, #48]	; 0x30
 8008a58:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a5a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a5e:	e841 2300 	strex	r3, r2, [r1]
 8008a62:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d1e5      	bne.n	8008a36 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d004      	beq.n	8008a7c <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a76:	4618      	mov	r0, r3
 8008a78:	f7fd f86c 	bl	8005b54 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f000 fd39 	bl	80094f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	695b      	ldr	r3, [r3, #20]
 8008a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a8c:	2b40      	cmp	r3, #64	; 0x40
 8008a8e:	bf0c      	ite	eq
 8008a90:	2301      	moveq	r3, #1
 8008a92:	2300      	movne	r3, #0
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a9e:	b2db      	uxtb	r3, r3
 8008aa0:	2b22      	cmp	r3, #34	; 0x22
 8008aa2:	d128      	bne.n	8008af6 <HAL_UART_DMAStop+0xf4>
 8008aa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d025      	beq.n	8008af6 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	3314      	adds	r3, #20
 8008ab0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	e853 3f00 	ldrex	r3, [r3]
 8008ab8:	60fb      	str	r3, [r7, #12]
   return(result);
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ac0:	637b      	str	r3, [r7, #52]	; 0x34
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	3314      	adds	r3, #20
 8008ac8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008aca:	61fa      	str	r2, [r7, #28]
 8008acc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ace:	69b9      	ldr	r1, [r7, #24]
 8008ad0:	69fa      	ldr	r2, [r7, #28]
 8008ad2:	e841 2300 	strex	r3, r2, [r1]
 8008ad6:	617b      	str	r3, [r7, #20]
   return(result);
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d1e5      	bne.n	8008aaa <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d004      	beq.n	8008af0 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aea:	4618      	mov	r0, r3
 8008aec:	f7fd f832 	bl	8005b54 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f000 fd27 	bl	8009544 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008af6:	2300      	movs	r3, #0
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	3740      	adds	r7, #64	; 0x40
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bd80      	pop	{r7, pc}

08008b00 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b0ba      	sub	sp, #232	; 0xe8
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	68db      	ldr	r3, [r3, #12]
 8008b18:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	695b      	ldr	r3, [r3, #20]
 8008b22:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008b26:	2300      	movs	r3, #0
 8008b28:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008b32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b36:	f003 030f 	and.w	r3, r3, #15
 8008b3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008b3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d10f      	bne.n	8008b66 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b4a:	f003 0320 	and.w	r3, r3, #32
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d009      	beq.n	8008b66 <HAL_UART_IRQHandler+0x66>
 8008b52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b56:	f003 0320 	and.w	r3, r3, #32
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d003      	beq.n	8008b66 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f000 fdcf 	bl	8009702 <UART_Receive_IT>
      return;
 8008b64:	e256      	b.n	8009014 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008b66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	f000 80de 	beq.w	8008d2c <HAL_UART_IRQHandler+0x22c>
 8008b70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b74:	f003 0301 	and.w	r3, r3, #1
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d106      	bne.n	8008b8a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b80:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	f000 80d1 	beq.w	8008d2c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008b8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b8e:	f003 0301 	and.w	r3, r3, #1
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d00b      	beq.n	8008bae <HAL_UART_IRQHandler+0xae>
 8008b96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d005      	beq.n	8008bae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ba6:	f043 0201 	orr.w	r2, r3, #1
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008bae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bb2:	f003 0304 	and.w	r3, r3, #4
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d00b      	beq.n	8008bd2 <HAL_UART_IRQHandler+0xd2>
 8008bba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008bbe:	f003 0301 	and.w	r3, r3, #1
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d005      	beq.n	8008bd2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bca:	f043 0202 	orr.w	r2, r3, #2
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bd6:	f003 0302 	and.w	r3, r3, #2
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d00b      	beq.n	8008bf6 <HAL_UART_IRQHandler+0xf6>
 8008bde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008be2:	f003 0301 	and.w	r3, r3, #1
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d005      	beq.n	8008bf6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bee:	f043 0204 	orr.w	r2, r3, #4
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bfa:	f003 0308 	and.w	r3, r3, #8
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d011      	beq.n	8008c26 <HAL_UART_IRQHandler+0x126>
 8008c02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c06:	f003 0320 	and.w	r3, r3, #32
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d105      	bne.n	8008c1a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008c0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008c12:	f003 0301 	and.w	r3, r3, #1
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d005      	beq.n	8008c26 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c1e:	f043 0208 	orr.w	r2, r3, #8
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	f000 81ed 	beq.w	800900a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008c30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c34:	f003 0320 	and.w	r3, r3, #32
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d008      	beq.n	8008c4e <HAL_UART_IRQHandler+0x14e>
 8008c3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c40:	f003 0320 	and.w	r3, r3, #32
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d002      	beq.n	8008c4e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f000 fd5a 	bl	8009702 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	695b      	ldr	r3, [r3, #20]
 8008c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c58:	2b40      	cmp	r3, #64	; 0x40
 8008c5a:	bf0c      	ite	eq
 8008c5c:	2301      	moveq	r3, #1
 8008c5e:	2300      	movne	r3, #0
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c6a:	f003 0308 	and.w	r3, r3, #8
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d103      	bne.n	8008c7a <HAL_UART_IRQHandler+0x17a>
 8008c72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d04f      	beq.n	8008d1a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f000 fc62 	bl	8009544 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	695b      	ldr	r3, [r3, #20]
 8008c86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c8a:	2b40      	cmp	r3, #64	; 0x40
 8008c8c:	d141      	bne.n	8008d12 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	3314      	adds	r3, #20
 8008c94:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c98:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008c9c:	e853 3f00 	ldrex	r3, [r3]
 8008ca0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008ca4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008ca8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008cac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	3314      	adds	r3, #20
 8008cb6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008cba:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008cbe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008cc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008cca:	e841 2300 	strex	r3, r2, [r1]
 8008cce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008cd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d1d9      	bne.n	8008c8e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d013      	beq.n	8008d0a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ce6:	4a7d      	ldr	r2, [pc, #500]	; (8008edc <HAL_UART_IRQHandler+0x3dc>)
 8008ce8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f7fc ffa0 	bl	8005c34 <HAL_DMA_Abort_IT>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d016      	beq.n	8008d28 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d00:	687a      	ldr	r2, [r7, #4]
 8008d02:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008d04:	4610      	mov	r0, r2
 8008d06:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d08:	e00e      	b.n	8008d28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f000 f99a 	bl	8009044 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d10:	e00a      	b.n	8008d28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f000 f996 	bl	8009044 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d18:	e006      	b.n	8008d28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f000 f992 	bl	8009044 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2200      	movs	r2, #0
 8008d24:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008d26:	e170      	b.n	800900a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d28:	bf00      	nop
    return;
 8008d2a:	e16e      	b.n	800900a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d30:	2b01      	cmp	r3, #1
 8008d32:	f040 814a 	bne.w	8008fca <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008d36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d3a:	f003 0310 	and.w	r3, r3, #16
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	f000 8143 	beq.w	8008fca <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008d44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d48:	f003 0310 	and.w	r3, r3, #16
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	f000 813c 	beq.w	8008fca <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008d52:	2300      	movs	r3, #0
 8008d54:	60bb      	str	r3, [r7, #8]
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	60bb      	str	r3, [r7, #8]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	685b      	ldr	r3, [r3, #4]
 8008d64:	60bb      	str	r3, [r7, #8]
 8008d66:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	695b      	ldr	r3, [r3, #20]
 8008d6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d72:	2b40      	cmp	r3, #64	; 0x40
 8008d74:	f040 80b4 	bne.w	8008ee0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008d84:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	f000 8140 	beq.w	800900e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008d92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008d96:	429a      	cmp	r2, r3
 8008d98:	f080 8139 	bcs.w	800900e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008da2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008da8:	69db      	ldr	r3, [r3, #28]
 8008daa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008dae:	f000 8088 	beq.w	8008ec2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	330c      	adds	r3, #12
 8008db8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008dc0:	e853 3f00 	ldrex	r3, [r3]
 8008dc4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008dc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008dcc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008dd0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	330c      	adds	r3, #12
 8008dda:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008dde:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008de2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008dea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008dee:	e841 2300 	strex	r3, r2, [r1]
 8008df2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008df6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d1d9      	bne.n	8008db2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	3314      	adds	r3, #20
 8008e04:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008e08:	e853 3f00 	ldrex	r3, [r3]
 8008e0c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008e0e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008e10:	f023 0301 	bic.w	r3, r3, #1
 8008e14:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	3314      	adds	r3, #20
 8008e1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008e22:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008e26:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e28:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008e2a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008e2e:	e841 2300 	strex	r3, r2, [r1]
 8008e32:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008e34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d1e1      	bne.n	8008dfe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	3314      	adds	r3, #20
 8008e40:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008e44:	e853 3f00 	ldrex	r3, [r3]
 8008e48:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008e4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008e4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008e50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	3314      	adds	r3, #20
 8008e5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008e5e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008e60:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e62:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008e64:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008e66:	e841 2300 	strex	r3, r2, [r1]
 8008e6a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008e6c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d1e3      	bne.n	8008e3a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2220      	movs	r2, #32
 8008e76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	330c      	adds	r3, #12
 8008e86:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e8a:	e853 3f00 	ldrex	r3, [r3]
 8008e8e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008e90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e92:	f023 0310 	bic.w	r3, r3, #16
 8008e96:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	330c      	adds	r3, #12
 8008ea0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008ea4:	65ba      	str	r2, [r7, #88]	; 0x58
 8008ea6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008eaa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008eac:	e841 2300 	strex	r3, r2, [r1]
 8008eb0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008eb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d1e3      	bne.n	8008e80 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	f7fc fe49 	bl	8005b54 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008eca:	b29b      	uxth	r3, r3
 8008ecc:	1ad3      	subs	r3, r2, r3
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	4619      	mov	r1, r3
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f000 f8c0 	bl	8009058 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008ed8:	e099      	b.n	800900e <HAL_UART_IRQHandler+0x50e>
 8008eda:	bf00      	nop
 8008edc:	0800960b 	.word	0x0800960b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008ee8:	b29b      	uxth	r3, r3
 8008eea:	1ad3      	subs	r3, r2, r3
 8008eec:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	f000 808b 	beq.w	8009012 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008efc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	f000 8086 	beq.w	8009012 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	330c      	adds	r3, #12
 8008f0c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f10:	e853 3f00 	ldrex	r3, [r3]
 8008f14:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008f16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f18:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008f1c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	330c      	adds	r3, #12
 8008f26:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008f2a:	647a      	str	r2, [r7, #68]	; 0x44
 8008f2c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f2e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008f30:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008f32:	e841 2300 	strex	r3, r2, [r1]
 8008f36:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008f38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d1e3      	bne.n	8008f06 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	3314      	adds	r3, #20
 8008f44:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f48:	e853 3f00 	ldrex	r3, [r3]
 8008f4c:	623b      	str	r3, [r7, #32]
   return(result);
 8008f4e:	6a3b      	ldr	r3, [r7, #32]
 8008f50:	f023 0301 	bic.w	r3, r3, #1
 8008f54:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	3314      	adds	r3, #20
 8008f5e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008f62:	633a      	str	r2, [r7, #48]	; 0x30
 8008f64:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f66:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008f68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f6a:	e841 2300 	strex	r3, r2, [r1]
 8008f6e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d1e3      	bne.n	8008f3e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2220      	movs	r2, #32
 8008f7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	330c      	adds	r3, #12
 8008f8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	e853 3f00 	ldrex	r3, [r3]
 8008f92:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f023 0310 	bic.w	r3, r3, #16
 8008f9a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	330c      	adds	r3, #12
 8008fa4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008fa8:	61fa      	str	r2, [r7, #28]
 8008faa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fac:	69b9      	ldr	r1, [r7, #24]
 8008fae:	69fa      	ldr	r2, [r7, #28]
 8008fb0:	e841 2300 	strex	r3, r2, [r1]
 8008fb4:	617b      	str	r3, [r7, #20]
   return(result);
 8008fb6:	697b      	ldr	r3, [r7, #20]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d1e3      	bne.n	8008f84 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008fbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008fc0:	4619      	mov	r1, r3
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f000 f848 	bl	8009058 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008fc8:	e023      	b.n	8009012 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008fca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008fce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d009      	beq.n	8008fea <HAL_UART_IRQHandler+0x4ea>
 8008fd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008fda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d003      	beq.n	8008fea <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f000 fb25 	bl	8009632 <UART_Transmit_IT>
    return;
 8008fe8:	e014      	b.n	8009014 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008fee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d00e      	beq.n	8009014 <HAL_UART_IRQHandler+0x514>
 8008ff6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d008      	beq.n	8009014 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f000 fb65 	bl	80096d2 <UART_EndTransmit_IT>
    return;
 8009008:	e004      	b.n	8009014 <HAL_UART_IRQHandler+0x514>
    return;
 800900a:	bf00      	nop
 800900c:	e002      	b.n	8009014 <HAL_UART_IRQHandler+0x514>
      return;
 800900e:	bf00      	nop
 8009010:	e000      	b.n	8009014 <HAL_UART_IRQHandler+0x514>
      return;
 8009012:	bf00      	nop
  }
}
 8009014:	37e8      	adds	r7, #232	; 0xe8
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}
 800901a:	bf00      	nop

0800901c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800901c:	b480      	push	{r7}
 800901e:	b083      	sub	sp, #12
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009024:	bf00      	nop
 8009026:	370c      	adds	r7, #12
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr

08009030 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009030:	b480      	push	{r7}
 8009032:	b083      	sub	sp, #12
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009038:	bf00      	nop
 800903a:	370c      	adds	r7, #12
 800903c:	46bd      	mov	sp, r7
 800903e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009042:	4770      	bx	lr

08009044 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009044:	b480      	push	{r7}
 8009046:	b083      	sub	sp, #12
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800904c:	bf00      	nop
 800904e:	370c      	adds	r7, #12
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr

08009058 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009058:	b480      	push	{r7}
 800905a:	b083      	sub	sp, #12
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
 8009060:	460b      	mov	r3, r1
 8009062:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009064:	bf00      	nop
 8009066:	370c      	adds	r7, #12
 8009068:	46bd      	mov	sp, r7
 800906a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906e:	4770      	bx	lr

08009070 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b09c      	sub	sp, #112	; 0x70
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800907c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009088:	2b00      	cmp	r3, #0
 800908a:	d172      	bne.n	8009172 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800908c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800908e:	2200      	movs	r2, #0
 8009090:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009092:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	330c      	adds	r3, #12
 8009098:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800909c:	e853 3f00 	ldrex	r3, [r3]
 80090a0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80090a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80090a8:	66bb      	str	r3, [r7, #104]	; 0x68
 80090aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	330c      	adds	r3, #12
 80090b0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80090b2:	65ba      	str	r2, [r7, #88]	; 0x58
 80090b4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80090b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80090ba:	e841 2300 	strex	r3, r2, [r1]
 80090be:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80090c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d1e5      	bne.n	8009092 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	3314      	adds	r3, #20
 80090cc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090d0:	e853 3f00 	ldrex	r3, [r3]
 80090d4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80090d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090d8:	f023 0301 	bic.w	r3, r3, #1
 80090dc:	667b      	str	r3, [r7, #100]	; 0x64
 80090de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	3314      	adds	r3, #20
 80090e4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80090e6:	647a      	str	r2, [r7, #68]	; 0x44
 80090e8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80090ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80090ee:	e841 2300 	strex	r3, r2, [r1]
 80090f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80090f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d1e5      	bne.n	80090c6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80090fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	3314      	adds	r3, #20
 8009100:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009104:	e853 3f00 	ldrex	r3, [r3]
 8009108:	623b      	str	r3, [r7, #32]
   return(result);
 800910a:	6a3b      	ldr	r3, [r7, #32]
 800910c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009110:	663b      	str	r3, [r7, #96]	; 0x60
 8009112:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	3314      	adds	r3, #20
 8009118:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800911a:	633a      	str	r2, [r7, #48]	; 0x30
 800911c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800911e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009120:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009122:	e841 2300 	strex	r3, r2, [r1]
 8009126:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800912a:	2b00      	cmp	r3, #0
 800912c:	d1e5      	bne.n	80090fa <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800912e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009130:	2220      	movs	r2, #32
 8009132:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009136:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800913a:	2b01      	cmp	r3, #1
 800913c:	d119      	bne.n	8009172 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800913e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	330c      	adds	r3, #12
 8009144:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009146:	693b      	ldr	r3, [r7, #16]
 8009148:	e853 3f00 	ldrex	r3, [r3]
 800914c:	60fb      	str	r3, [r7, #12]
   return(result);
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f023 0310 	bic.w	r3, r3, #16
 8009154:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009156:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	330c      	adds	r3, #12
 800915c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800915e:	61fa      	str	r2, [r7, #28]
 8009160:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009162:	69b9      	ldr	r1, [r7, #24]
 8009164:	69fa      	ldr	r2, [r7, #28]
 8009166:	e841 2300 	strex	r3, r2, [r1]
 800916a:	617b      	str	r3, [r7, #20]
   return(result);
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d1e5      	bne.n	800913e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009172:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009176:	2b01      	cmp	r3, #1
 8009178:	d106      	bne.n	8009188 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800917a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800917c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800917e:	4619      	mov	r1, r3
 8009180:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009182:	f7ff ff69 	bl	8009058 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009186:	e002      	b.n	800918e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8009188:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800918a:	f001 fa3f 	bl	800a60c <HAL_UART_RxCpltCallback>
}
 800918e:	bf00      	nop
 8009190:	3770      	adds	r7, #112	; 0x70
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}

08009196 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009196:	b580      	push	{r7, lr}
 8009198:	b084      	sub	sp, #16
 800919a:	af00      	add	r7, sp, #0
 800919c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091a2:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d108      	bne.n	80091be <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80091b0:	085b      	lsrs	r3, r3, #1
 80091b2:	b29b      	uxth	r3, r3
 80091b4:	4619      	mov	r1, r3
 80091b6:	68f8      	ldr	r0, [r7, #12]
 80091b8:	f7ff ff4e 	bl	8009058 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80091bc:	e002      	b.n	80091c4 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80091be:	68f8      	ldr	r0, [r7, #12]
 80091c0:	f7ff ff36 	bl	8009030 <HAL_UART_RxHalfCpltCallback>
}
 80091c4:	bf00      	nop
 80091c6:	3710      	adds	r7, #16
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}

080091cc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b084      	sub	sp, #16
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80091d4:	2300      	movs	r3, #0
 80091d6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091dc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	695b      	ldr	r3, [r3, #20]
 80091e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091e8:	2b80      	cmp	r3, #128	; 0x80
 80091ea:	bf0c      	ite	eq
 80091ec:	2301      	moveq	r3, #1
 80091ee:	2300      	movne	r3, #0
 80091f0:	b2db      	uxtb	r3, r3
 80091f2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091fa:	b2db      	uxtb	r3, r3
 80091fc:	2b21      	cmp	r3, #33	; 0x21
 80091fe:	d108      	bne.n	8009212 <UART_DMAError+0x46>
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d005      	beq.n	8009212 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	2200      	movs	r2, #0
 800920a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800920c:	68b8      	ldr	r0, [r7, #8]
 800920e:	f000 f971 	bl	80094f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	695b      	ldr	r3, [r3, #20]
 8009218:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800921c:	2b40      	cmp	r3, #64	; 0x40
 800921e:	bf0c      	ite	eq
 8009220:	2301      	moveq	r3, #1
 8009222:	2300      	movne	r3, #0
 8009224:	b2db      	uxtb	r3, r3
 8009226:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800922e:	b2db      	uxtb	r3, r3
 8009230:	2b22      	cmp	r3, #34	; 0x22
 8009232:	d108      	bne.n	8009246 <UART_DMAError+0x7a>
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d005      	beq.n	8009246 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	2200      	movs	r2, #0
 800923e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009240:	68b8      	ldr	r0, [r7, #8]
 8009242:	f000 f97f 	bl	8009544 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800924a:	f043 0210 	orr.w	r2, r3, #16
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009252:	68b8      	ldr	r0, [r7, #8]
 8009254:	f7ff fef6 	bl	8009044 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009258:	bf00      	nop
 800925a:	3710      	adds	r7, #16
 800925c:	46bd      	mov	sp, r7
 800925e:	bd80      	pop	{r7, pc}

08009260 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b090      	sub	sp, #64	; 0x40
 8009264:	af00      	add	r7, sp, #0
 8009266:	60f8      	str	r0, [r7, #12]
 8009268:	60b9      	str	r1, [r7, #8]
 800926a:	603b      	str	r3, [r7, #0]
 800926c:	4613      	mov	r3, r2
 800926e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009270:	e050      	b.n	8009314 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009272:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009278:	d04c      	beq.n	8009314 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800927a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800927c:	2b00      	cmp	r3, #0
 800927e:	d007      	beq.n	8009290 <UART_WaitOnFlagUntilTimeout+0x30>
 8009280:	f7fc fa04 	bl	800568c <HAL_GetTick>
 8009284:	4602      	mov	r2, r0
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	1ad3      	subs	r3, r2, r3
 800928a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800928c:	429a      	cmp	r2, r3
 800928e:	d241      	bcs.n	8009314 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	330c      	adds	r3, #12
 8009296:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800929a:	e853 3f00 	ldrex	r3, [r3]
 800929e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80092a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092a2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80092a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	330c      	adds	r3, #12
 80092ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80092b0:	637a      	str	r2, [r7, #52]	; 0x34
 80092b2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80092b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80092b8:	e841 2300 	strex	r3, r2, [r1]
 80092bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80092be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d1e5      	bne.n	8009290 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	3314      	adds	r3, #20
 80092ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	e853 3f00 	ldrex	r3, [r3]
 80092d2:	613b      	str	r3, [r7, #16]
   return(result);
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	f023 0301 	bic.w	r3, r3, #1
 80092da:	63bb      	str	r3, [r7, #56]	; 0x38
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	3314      	adds	r3, #20
 80092e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80092e4:	623a      	str	r2, [r7, #32]
 80092e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092e8:	69f9      	ldr	r1, [r7, #28]
 80092ea:	6a3a      	ldr	r2, [r7, #32]
 80092ec:	e841 2300 	strex	r3, r2, [r1]
 80092f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80092f2:	69bb      	ldr	r3, [r7, #24]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d1e5      	bne.n	80092c4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	2220      	movs	r2, #32
 80092fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2220      	movs	r2, #32
 8009304:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	2200      	movs	r2, #0
 800930c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009310:	2303      	movs	r3, #3
 8009312:	e00f      	b.n	8009334 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	681a      	ldr	r2, [r3, #0]
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	4013      	ands	r3, r2
 800931e:	68ba      	ldr	r2, [r7, #8]
 8009320:	429a      	cmp	r2, r3
 8009322:	bf0c      	ite	eq
 8009324:	2301      	moveq	r3, #1
 8009326:	2300      	movne	r3, #0
 8009328:	b2db      	uxtb	r3, r3
 800932a:	461a      	mov	r2, r3
 800932c:	79fb      	ldrb	r3, [r7, #7]
 800932e:	429a      	cmp	r2, r3
 8009330:	d09f      	beq.n	8009272 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009332:	2300      	movs	r3, #0
}
 8009334:	4618      	mov	r0, r3
 8009336:	3740      	adds	r7, #64	; 0x40
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}

0800933c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800933c:	b480      	push	{r7}
 800933e:	b085      	sub	sp, #20
 8009340:	af00      	add	r7, sp, #0
 8009342:	60f8      	str	r0, [r7, #12]
 8009344:	60b9      	str	r1, [r7, #8]
 8009346:	4613      	mov	r3, r2
 8009348:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	68ba      	ldr	r2, [r7, #8]
 800934e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	88fa      	ldrh	r2, [r7, #6]
 8009354:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	88fa      	ldrh	r2, [r7, #6]
 800935a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	2200      	movs	r2, #0
 8009360:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	2222      	movs	r2, #34	; 0x22
 8009366:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	2200      	movs	r2, #0
 800936e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	691b      	ldr	r3, [r3, #16]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d007      	beq.n	800938a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	68da      	ldr	r2, [r3, #12]
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009388:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	695a      	ldr	r2, [r3, #20]
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f042 0201 	orr.w	r2, r2, #1
 8009398:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	68da      	ldr	r2, [r3, #12]
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f042 0220 	orr.w	r2, r2, #32
 80093a8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80093aa:	2300      	movs	r3, #0
}
 80093ac:	4618      	mov	r0, r3
 80093ae:	3714      	adds	r7, #20
 80093b0:	46bd      	mov	sp, r7
 80093b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b6:	4770      	bx	lr

080093b8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b098      	sub	sp, #96	; 0x60
 80093bc:	af00      	add	r7, sp, #0
 80093be:	60f8      	str	r0, [r7, #12]
 80093c0:	60b9      	str	r1, [r7, #8]
 80093c2:	4613      	mov	r3, r2
 80093c4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80093c6:	68ba      	ldr	r2, [r7, #8]
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	88fa      	ldrh	r2, [r7, #6]
 80093d0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	2200      	movs	r2, #0
 80093d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2222      	movs	r2, #34	; 0x22
 80093dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093e4:	4a40      	ldr	r2, [pc, #256]	; (80094e8 <UART_Start_Receive_DMA+0x130>)
 80093e6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ec:	4a3f      	ldr	r2, [pc, #252]	; (80094ec <UART_Start_Receive_DMA+0x134>)
 80093ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f4:	4a3e      	ldr	r2, [pc, #248]	; (80094f0 <UART_Start_Receive_DMA+0x138>)
 80093f6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093fc:	2200      	movs	r2, #0
 80093fe:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009400:	f107 0308 	add.w	r3, r7, #8
 8009404:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	3304      	adds	r3, #4
 8009410:	4619      	mov	r1, r3
 8009412:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009414:	681a      	ldr	r2, [r3, #0]
 8009416:	88fb      	ldrh	r3, [r7, #6]
 8009418:	f7fc fb44 	bl	8005aa4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800941c:	2300      	movs	r3, #0
 800941e:	613b      	str	r3, [r7, #16]
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	613b      	str	r3, [r7, #16]
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	685b      	ldr	r3, [r3, #4]
 800942e:	613b      	str	r3, [r7, #16]
 8009430:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2200      	movs	r2, #0
 8009436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	691b      	ldr	r3, [r3, #16]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d019      	beq.n	8009476 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	330c      	adds	r3, #12
 8009448:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800944a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800944c:	e853 3f00 	ldrex	r3, [r3]
 8009450:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009452:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009454:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009458:	65bb      	str	r3, [r7, #88]	; 0x58
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	330c      	adds	r3, #12
 8009460:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009462:	64fa      	str	r2, [r7, #76]	; 0x4c
 8009464:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009466:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009468:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800946a:	e841 2300 	strex	r3, r2, [r1]
 800946e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009470:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009472:	2b00      	cmp	r3, #0
 8009474:	d1e5      	bne.n	8009442 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	3314      	adds	r3, #20
 800947c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800947e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009480:	e853 3f00 	ldrex	r3, [r3]
 8009484:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009488:	f043 0301 	orr.w	r3, r3, #1
 800948c:	657b      	str	r3, [r7, #84]	; 0x54
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	3314      	adds	r3, #20
 8009494:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009496:	63ba      	str	r2, [r7, #56]	; 0x38
 8009498:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800949a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800949c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800949e:	e841 2300 	strex	r3, r2, [r1]
 80094a2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80094a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d1e5      	bne.n	8009476 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	3314      	adds	r3, #20
 80094b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094b2:	69bb      	ldr	r3, [r7, #24]
 80094b4:	e853 3f00 	ldrex	r3, [r3]
 80094b8:	617b      	str	r3, [r7, #20]
   return(result);
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094c0:	653b      	str	r3, [r7, #80]	; 0x50
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	3314      	adds	r3, #20
 80094c8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80094ca:	627a      	str	r2, [r7, #36]	; 0x24
 80094cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ce:	6a39      	ldr	r1, [r7, #32]
 80094d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094d2:	e841 2300 	strex	r3, r2, [r1]
 80094d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80094d8:	69fb      	ldr	r3, [r7, #28]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d1e5      	bne.n	80094aa <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80094de:	2300      	movs	r3, #0
}
 80094e0:	4618      	mov	r0, r3
 80094e2:	3760      	adds	r7, #96	; 0x60
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bd80      	pop	{r7, pc}
 80094e8:	08009071 	.word	0x08009071
 80094ec:	08009197 	.word	0x08009197
 80094f0:	080091cd 	.word	0x080091cd

080094f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80094f4:	b480      	push	{r7}
 80094f6:	b089      	sub	sp, #36	; 0x24
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	330c      	adds	r3, #12
 8009502:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	e853 3f00 	ldrex	r3, [r3]
 800950a:	60bb      	str	r3, [r7, #8]
   return(result);
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009512:	61fb      	str	r3, [r7, #28]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	330c      	adds	r3, #12
 800951a:	69fa      	ldr	r2, [r7, #28]
 800951c:	61ba      	str	r2, [r7, #24]
 800951e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009520:	6979      	ldr	r1, [r7, #20]
 8009522:	69ba      	ldr	r2, [r7, #24]
 8009524:	e841 2300 	strex	r3, r2, [r1]
 8009528:	613b      	str	r3, [r7, #16]
   return(result);
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d1e5      	bne.n	80094fc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2220      	movs	r2, #32
 8009534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8009538:	bf00      	nop
 800953a:	3724      	adds	r7, #36	; 0x24
 800953c:	46bd      	mov	sp, r7
 800953e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009542:	4770      	bx	lr

08009544 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009544:	b480      	push	{r7}
 8009546:	b095      	sub	sp, #84	; 0x54
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	330c      	adds	r3, #12
 8009552:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009554:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009556:	e853 3f00 	ldrex	r3, [r3]
 800955a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800955c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800955e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009562:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	330c      	adds	r3, #12
 800956a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800956c:	643a      	str	r2, [r7, #64]	; 0x40
 800956e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009570:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009572:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009574:	e841 2300 	strex	r3, r2, [r1]
 8009578:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800957a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800957c:	2b00      	cmp	r3, #0
 800957e:	d1e5      	bne.n	800954c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	3314      	adds	r3, #20
 8009586:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009588:	6a3b      	ldr	r3, [r7, #32]
 800958a:	e853 3f00 	ldrex	r3, [r3]
 800958e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009590:	69fb      	ldr	r3, [r7, #28]
 8009592:	f023 0301 	bic.w	r3, r3, #1
 8009596:	64bb      	str	r3, [r7, #72]	; 0x48
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	3314      	adds	r3, #20
 800959e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80095a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80095a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80095a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80095a8:	e841 2300 	strex	r3, r2, [r1]
 80095ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80095ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d1e5      	bne.n	8009580 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095b8:	2b01      	cmp	r3, #1
 80095ba:	d119      	bne.n	80095f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	330c      	adds	r3, #12
 80095c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	e853 3f00 	ldrex	r3, [r3]
 80095ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	f023 0310 	bic.w	r3, r3, #16
 80095d2:	647b      	str	r3, [r7, #68]	; 0x44
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	330c      	adds	r3, #12
 80095da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80095dc:	61ba      	str	r2, [r7, #24]
 80095de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095e0:	6979      	ldr	r1, [r7, #20]
 80095e2:	69ba      	ldr	r2, [r7, #24]
 80095e4:	e841 2300 	strex	r3, r2, [r1]
 80095e8:	613b      	str	r3, [r7, #16]
   return(result);
 80095ea:	693b      	ldr	r3, [r7, #16]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d1e5      	bne.n	80095bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2220      	movs	r2, #32
 80095f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2200      	movs	r2, #0
 80095fc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80095fe:	bf00      	nop
 8009600:	3754      	adds	r7, #84	; 0x54
 8009602:	46bd      	mov	sp, r7
 8009604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009608:	4770      	bx	lr

0800960a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800960a:	b580      	push	{r7, lr}
 800960c:	b084      	sub	sp, #16
 800960e:	af00      	add	r7, sp, #0
 8009610:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009616:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	2200      	movs	r2, #0
 800961c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	2200      	movs	r2, #0
 8009622:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009624:	68f8      	ldr	r0, [r7, #12]
 8009626:	f7ff fd0d 	bl	8009044 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800962a:	bf00      	nop
 800962c:	3710      	adds	r7, #16
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}

08009632 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009632:	b480      	push	{r7}
 8009634:	b085      	sub	sp, #20
 8009636:	af00      	add	r7, sp, #0
 8009638:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009640:	b2db      	uxtb	r3, r3
 8009642:	2b21      	cmp	r3, #33	; 0x21
 8009644:	d13e      	bne.n	80096c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	689b      	ldr	r3, [r3, #8]
 800964a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800964e:	d114      	bne.n	800967a <UART_Transmit_IT+0x48>
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	691b      	ldr	r3, [r3, #16]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d110      	bne.n	800967a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	6a1b      	ldr	r3, [r3, #32]
 800965c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	881b      	ldrh	r3, [r3, #0]
 8009662:	461a      	mov	r2, r3
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800966c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6a1b      	ldr	r3, [r3, #32]
 8009672:	1c9a      	adds	r2, r3, #2
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	621a      	str	r2, [r3, #32]
 8009678:	e008      	b.n	800968c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6a1b      	ldr	r3, [r3, #32]
 800967e:	1c59      	adds	r1, r3, #1
 8009680:	687a      	ldr	r2, [r7, #4]
 8009682:	6211      	str	r1, [r2, #32]
 8009684:	781a      	ldrb	r2, [r3, #0]
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009690:	b29b      	uxth	r3, r3
 8009692:	3b01      	subs	r3, #1
 8009694:	b29b      	uxth	r3, r3
 8009696:	687a      	ldr	r2, [r7, #4]
 8009698:	4619      	mov	r1, r3
 800969a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800969c:	2b00      	cmp	r3, #0
 800969e:	d10f      	bne.n	80096c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	68da      	ldr	r2, [r3, #12]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80096ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	68da      	ldr	r2, [r3, #12]
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80096be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80096c0:	2300      	movs	r3, #0
 80096c2:	e000      	b.n	80096c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80096c4:	2302      	movs	r3, #2
  }
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3714      	adds	r7, #20
 80096ca:	46bd      	mov	sp, r7
 80096cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d0:	4770      	bx	lr

080096d2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80096d2:	b580      	push	{r7, lr}
 80096d4:	b082      	sub	sp, #8
 80096d6:	af00      	add	r7, sp, #0
 80096d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	68da      	ldr	r2, [r3, #12]
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80096e8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2220      	movs	r2, #32
 80096ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f7ff fc92 	bl	800901c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80096f8:	2300      	movs	r3, #0
}
 80096fa:	4618      	mov	r0, r3
 80096fc:	3708      	adds	r7, #8
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}

08009702 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009702:	b580      	push	{r7, lr}
 8009704:	b08c      	sub	sp, #48	; 0x30
 8009706:	af00      	add	r7, sp, #0
 8009708:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009710:	b2db      	uxtb	r3, r3
 8009712:	2b22      	cmp	r3, #34	; 0x22
 8009714:	f040 80ab 	bne.w	800986e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	689b      	ldr	r3, [r3, #8]
 800971c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009720:	d117      	bne.n	8009752 <UART_Receive_IT+0x50>
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	691b      	ldr	r3, [r3, #16]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d113      	bne.n	8009752 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800972a:	2300      	movs	r3, #0
 800972c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009732:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	b29b      	uxth	r3, r3
 800973c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009740:	b29a      	uxth	r2, r3
 8009742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009744:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800974a:	1c9a      	adds	r2, r3, #2
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	629a      	str	r2, [r3, #40]	; 0x28
 8009750:	e026      	b.n	80097a0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009756:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009758:	2300      	movs	r3, #0
 800975a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	689b      	ldr	r3, [r3, #8]
 8009760:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009764:	d007      	beq.n	8009776 <UART_Receive_IT+0x74>
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d10a      	bne.n	8009784 <UART_Receive_IT+0x82>
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	691b      	ldr	r3, [r3, #16]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d106      	bne.n	8009784 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	685b      	ldr	r3, [r3, #4]
 800977c:	b2da      	uxtb	r2, r3
 800977e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009780:	701a      	strb	r2, [r3, #0]
 8009782:	e008      	b.n	8009796 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	685b      	ldr	r3, [r3, #4]
 800978a:	b2db      	uxtb	r3, r3
 800978c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009790:	b2da      	uxtb	r2, r3
 8009792:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009794:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800979a:	1c5a      	adds	r2, r3, #1
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80097a4:	b29b      	uxth	r3, r3
 80097a6:	3b01      	subs	r3, #1
 80097a8:	b29b      	uxth	r3, r3
 80097aa:	687a      	ldr	r2, [r7, #4]
 80097ac:	4619      	mov	r1, r3
 80097ae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d15a      	bne.n	800986a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	68da      	ldr	r2, [r3, #12]
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f022 0220 	bic.w	r2, r2, #32
 80097c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	68da      	ldr	r2, [r3, #12]
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80097d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	695a      	ldr	r2, [r3, #20]
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f022 0201 	bic.w	r2, r2, #1
 80097e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2220      	movs	r2, #32
 80097e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097f0:	2b01      	cmp	r3, #1
 80097f2:	d135      	bne.n	8009860 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2200      	movs	r2, #0
 80097f8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	330c      	adds	r3, #12
 8009800:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	e853 3f00 	ldrex	r3, [r3]
 8009808:	613b      	str	r3, [r7, #16]
   return(result);
 800980a:	693b      	ldr	r3, [r7, #16]
 800980c:	f023 0310 	bic.w	r3, r3, #16
 8009810:	627b      	str	r3, [r7, #36]	; 0x24
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	330c      	adds	r3, #12
 8009818:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800981a:	623a      	str	r2, [r7, #32]
 800981c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800981e:	69f9      	ldr	r1, [r7, #28]
 8009820:	6a3a      	ldr	r2, [r7, #32]
 8009822:	e841 2300 	strex	r3, r2, [r1]
 8009826:	61bb      	str	r3, [r7, #24]
   return(result);
 8009828:	69bb      	ldr	r3, [r7, #24]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d1e5      	bne.n	80097fa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f003 0310 	and.w	r3, r3, #16
 8009838:	2b10      	cmp	r3, #16
 800983a:	d10a      	bne.n	8009852 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800983c:	2300      	movs	r3, #0
 800983e:	60fb      	str	r3, [r7, #12]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	60fb      	str	r3, [r7, #12]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	685b      	ldr	r3, [r3, #4]
 800984e:	60fb      	str	r3, [r7, #12]
 8009850:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009856:	4619      	mov	r1, r3
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f7ff fbfd 	bl	8009058 <HAL_UARTEx_RxEventCallback>
 800985e:	e002      	b.n	8009866 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f000 fed3 	bl	800a60c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009866:	2300      	movs	r3, #0
 8009868:	e002      	b.n	8009870 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800986a:	2300      	movs	r3, #0
 800986c:	e000      	b.n	8009870 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800986e:	2302      	movs	r3, #2
  }
}
 8009870:	4618      	mov	r0, r3
 8009872:	3730      	adds	r7, #48	; 0x30
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}

08009878 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009878:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800987c:	b0c0      	sub	sp, #256	; 0x100
 800987e:	af00      	add	r7, sp, #0
 8009880:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	691b      	ldr	r3, [r3, #16]
 800988c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009894:	68d9      	ldr	r1, [r3, #12]
 8009896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800989a:	681a      	ldr	r2, [r3, #0]
 800989c:	ea40 0301 	orr.w	r3, r0, r1
 80098a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80098a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098a6:	689a      	ldr	r2, [r3, #8]
 80098a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098ac:	691b      	ldr	r3, [r3, #16]
 80098ae:	431a      	orrs	r2, r3
 80098b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098b4:	695b      	ldr	r3, [r3, #20]
 80098b6:	431a      	orrs	r2, r3
 80098b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098bc:	69db      	ldr	r3, [r3, #28]
 80098be:	4313      	orrs	r3, r2
 80098c0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80098c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	68db      	ldr	r3, [r3, #12]
 80098cc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80098d0:	f021 010c 	bic.w	r1, r1, #12
 80098d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098d8:	681a      	ldr	r2, [r3, #0]
 80098da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80098de:	430b      	orrs	r3, r1
 80098e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80098e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	695b      	ldr	r3, [r3, #20]
 80098ea:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80098ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098f2:	6999      	ldr	r1, [r3, #24]
 80098f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098f8:	681a      	ldr	r2, [r3, #0]
 80098fa:	ea40 0301 	orr.w	r3, r0, r1
 80098fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009904:	681a      	ldr	r2, [r3, #0]
 8009906:	4b8f      	ldr	r3, [pc, #572]	; (8009b44 <UART_SetConfig+0x2cc>)
 8009908:	429a      	cmp	r2, r3
 800990a:	d005      	beq.n	8009918 <UART_SetConfig+0xa0>
 800990c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009910:	681a      	ldr	r2, [r3, #0]
 8009912:	4b8d      	ldr	r3, [pc, #564]	; (8009b48 <UART_SetConfig+0x2d0>)
 8009914:	429a      	cmp	r2, r3
 8009916:	d104      	bne.n	8009922 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009918:	f7fd fb96 	bl	8007048 <HAL_RCC_GetPCLK2Freq>
 800991c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009920:	e003      	b.n	800992a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009922:	f7fd fb7d 	bl	8007020 <HAL_RCC_GetPCLK1Freq>
 8009926:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800992a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800992e:	69db      	ldr	r3, [r3, #28]
 8009930:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009934:	f040 810c 	bne.w	8009b50 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009938:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800993c:	2200      	movs	r2, #0
 800993e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009942:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009946:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800994a:	4622      	mov	r2, r4
 800994c:	462b      	mov	r3, r5
 800994e:	1891      	adds	r1, r2, r2
 8009950:	65b9      	str	r1, [r7, #88]	; 0x58
 8009952:	415b      	adcs	r3, r3
 8009954:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009956:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800995a:	4621      	mov	r1, r4
 800995c:	eb12 0801 	adds.w	r8, r2, r1
 8009960:	4629      	mov	r1, r5
 8009962:	eb43 0901 	adc.w	r9, r3, r1
 8009966:	f04f 0200 	mov.w	r2, #0
 800996a:	f04f 0300 	mov.w	r3, #0
 800996e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009972:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009976:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800997a:	4690      	mov	r8, r2
 800997c:	4699      	mov	r9, r3
 800997e:	4623      	mov	r3, r4
 8009980:	eb18 0303 	adds.w	r3, r8, r3
 8009984:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009988:	462b      	mov	r3, r5
 800998a:	eb49 0303 	adc.w	r3, r9, r3
 800998e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009992:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009996:	685b      	ldr	r3, [r3, #4]
 8009998:	2200      	movs	r2, #0
 800999a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800999e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80099a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80099a6:	460b      	mov	r3, r1
 80099a8:	18db      	adds	r3, r3, r3
 80099aa:	653b      	str	r3, [r7, #80]	; 0x50
 80099ac:	4613      	mov	r3, r2
 80099ae:	eb42 0303 	adc.w	r3, r2, r3
 80099b2:	657b      	str	r3, [r7, #84]	; 0x54
 80099b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80099b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80099bc:	f7f7 f964 	bl	8000c88 <__aeabi_uldivmod>
 80099c0:	4602      	mov	r2, r0
 80099c2:	460b      	mov	r3, r1
 80099c4:	4b61      	ldr	r3, [pc, #388]	; (8009b4c <UART_SetConfig+0x2d4>)
 80099c6:	fba3 2302 	umull	r2, r3, r3, r2
 80099ca:	095b      	lsrs	r3, r3, #5
 80099cc:	011c      	lsls	r4, r3, #4
 80099ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80099d2:	2200      	movs	r2, #0
 80099d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80099d8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80099dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80099e0:	4642      	mov	r2, r8
 80099e2:	464b      	mov	r3, r9
 80099e4:	1891      	adds	r1, r2, r2
 80099e6:	64b9      	str	r1, [r7, #72]	; 0x48
 80099e8:	415b      	adcs	r3, r3
 80099ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80099ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80099f0:	4641      	mov	r1, r8
 80099f2:	eb12 0a01 	adds.w	sl, r2, r1
 80099f6:	4649      	mov	r1, r9
 80099f8:	eb43 0b01 	adc.w	fp, r3, r1
 80099fc:	f04f 0200 	mov.w	r2, #0
 8009a00:	f04f 0300 	mov.w	r3, #0
 8009a04:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009a08:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009a0c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009a10:	4692      	mov	sl, r2
 8009a12:	469b      	mov	fp, r3
 8009a14:	4643      	mov	r3, r8
 8009a16:	eb1a 0303 	adds.w	r3, sl, r3
 8009a1a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009a1e:	464b      	mov	r3, r9
 8009a20:	eb4b 0303 	adc.w	r3, fp, r3
 8009a24:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a2c:	685b      	ldr	r3, [r3, #4]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009a34:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009a38:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009a3c:	460b      	mov	r3, r1
 8009a3e:	18db      	adds	r3, r3, r3
 8009a40:	643b      	str	r3, [r7, #64]	; 0x40
 8009a42:	4613      	mov	r3, r2
 8009a44:	eb42 0303 	adc.w	r3, r2, r3
 8009a48:	647b      	str	r3, [r7, #68]	; 0x44
 8009a4a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009a4e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009a52:	f7f7 f919 	bl	8000c88 <__aeabi_uldivmod>
 8009a56:	4602      	mov	r2, r0
 8009a58:	460b      	mov	r3, r1
 8009a5a:	4611      	mov	r1, r2
 8009a5c:	4b3b      	ldr	r3, [pc, #236]	; (8009b4c <UART_SetConfig+0x2d4>)
 8009a5e:	fba3 2301 	umull	r2, r3, r3, r1
 8009a62:	095b      	lsrs	r3, r3, #5
 8009a64:	2264      	movs	r2, #100	; 0x64
 8009a66:	fb02 f303 	mul.w	r3, r2, r3
 8009a6a:	1acb      	subs	r3, r1, r3
 8009a6c:	00db      	lsls	r3, r3, #3
 8009a6e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009a72:	4b36      	ldr	r3, [pc, #216]	; (8009b4c <UART_SetConfig+0x2d4>)
 8009a74:	fba3 2302 	umull	r2, r3, r3, r2
 8009a78:	095b      	lsrs	r3, r3, #5
 8009a7a:	005b      	lsls	r3, r3, #1
 8009a7c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009a80:	441c      	add	r4, r3
 8009a82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009a86:	2200      	movs	r2, #0
 8009a88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009a8c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009a90:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009a94:	4642      	mov	r2, r8
 8009a96:	464b      	mov	r3, r9
 8009a98:	1891      	adds	r1, r2, r2
 8009a9a:	63b9      	str	r1, [r7, #56]	; 0x38
 8009a9c:	415b      	adcs	r3, r3
 8009a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009aa0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009aa4:	4641      	mov	r1, r8
 8009aa6:	1851      	adds	r1, r2, r1
 8009aa8:	6339      	str	r1, [r7, #48]	; 0x30
 8009aaa:	4649      	mov	r1, r9
 8009aac:	414b      	adcs	r3, r1
 8009aae:	637b      	str	r3, [r7, #52]	; 0x34
 8009ab0:	f04f 0200 	mov.w	r2, #0
 8009ab4:	f04f 0300 	mov.w	r3, #0
 8009ab8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009abc:	4659      	mov	r1, fp
 8009abe:	00cb      	lsls	r3, r1, #3
 8009ac0:	4651      	mov	r1, sl
 8009ac2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009ac6:	4651      	mov	r1, sl
 8009ac8:	00ca      	lsls	r2, r1, #3
 8009aca:	4610      	mov	r0, r2
 8009acc:	4619      	mov	r1, r3
 8009ace:	4603      	mov	r3, r0
 8009ad0:	4642      	mov	r2, r8
 8009ad2:	189b      	adds	r3, r3, r2
 8009ad4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009ad8:	464b      	mov	r3, r9
 8009ada:	460a      	mov	r2, r1
 8009adc:	eb42 0303 	adc.w	r3, r2, r3
 8009ae0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ae8:	685b      	ldr	r3, [r3, #4]
 8009aea:	2200      	movs	r2, #0
 8009aec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009af0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009af4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009af8:	460b      	mov	r3, r1
 8009afa:	18db      	adds	r3, r3, r3
 8009afc:	62bb      	str	r3, [r7, #40]	; 0x28
 8009afe:	4613      	mov	r3, r2
 8009b00:	eb42 0303 	adc.w	r3, r2, r3
 8009b04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009b06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009b0a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009b0e:	f7f7 f8bb 	bl	8000c88 <__aeabi_uldivmod>
 8009b12:	4602      	mov	r2, r0
 8009b14:	460b      	mov	r3, r1
 8009b16:	4b0d      	ldr	r3, [pc, #52]	; (8009b4c <UART_SetConfig+0x2d4>)
 8009b18:	fba3 1302 	umull	r1, r3, r3, r2
 8009b1c:	095b      	lsrs	r3, r3, #5
 8009b1e:	2164      	movs	r1, #100	; 0x64
 8009b20:	fb01 f303 	mul.w	r3, r1, r3
 8009b24:	1ad3      	subs	r3, r2, r3
 8009b26:	00db      	lsls	r3, r3, #3
 8009b28:	3332      	adds	r3, #50	; 0x32
 8009b2a:	4a08      	ldr	r2, [pc, #32]	; (8009b4c <UART_SetConfig+0x2d4>)
 8009b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8009b30:	095b      	lsrs	r3, r3, #5
 8009b32:	f003 0207 	and.w	r2, r3, #7
 8009b36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	4422      	add	r2, r4
 8009b3e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009b40:	e105      	b.n	8009d4e <UART_SetConfig+0x4d6>
 8009b42:	bf00      	nop
 8009b44:	40011000 	.word	0x40011000
 8009b48:	40011400 	.word	0x40011400
 8009b4c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009b50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009b54:	2200      	movs	r2, #0
 8009b56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009b5a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009b5e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009b62:	4642      	mov	r2, r8
 8009b64:	464b      	mov	r3, r9
 8009b66:	1891      	adds	r1, r2, r2
 8009b68:	6239      	str	r1, [r7, #32]
 8009b6a:	415b      	adcs	r3, r3
 8009b6c:	627b      	str	r3, [r7, #36]	; 0x24
 8009b6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009b72:	4641      	mov	r1, r8
 8009b74:	1854      	adds	r4, r2, r1
 8009b76:	4649      	mov	r1, r9
 8009b78:	eb43 0501 	adc.w	r5, r3, r1
 8009b7c:	f04f 0200 	mov.w	r2, #0
 8009b80:	f04f 0300 	mov.w	r3, #0
 8009b84:	00eb      	lsls	r3, r5, #3
 8009b86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009b8a:	00e2      	lsls	r2, r4, #3
 8009b8c:	4614      	mov	r4, r2
 8009b8e:	461d      	mov	r5, r3
 8009b90:	4643      	mov	r3, r8
 8009b92:	18e3      	adds	r3, r4, r3
 8009b94:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009b98:	464b      	mov	r3, r9
 8009b9a:	eb45 0303 	adc.w	r3, r5, r3
 8009b9e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ba6:	685b      	ldr	r3, [r3, #4]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009bae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009bb2:	f04f 0200 	mov.w	r2, #0
 8009bb6:	f04f 0300 	mov.w	r3, #0
 8009bba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009bbe:	4629      	mov	r1, r5
 8009bc0:	008b      	lsls	r3, r1, #2
 8009bc2:	4621      	mov	r1, r4
 8009bc4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009bc8:	4621      	mov	r1, r4
 8009bca:	008a      	lsls	r2, r1, #2
 8009bcc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009bd0:	f7f7 f85a 	bl	8000c88 <__aeabi_uldivmod>
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	4b60      	ldr	r3, [pc, #384]	; (8009d5c <UART_SetConfig+0x4e4>)
 8009bda:	fba3 2302 	umull	r2, r3, r3, r2
 8009bde:	095b      	lsrs	r3, r3, #5
 8009be0:	011c      	lsls	r4, r3, #4
 8009be2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009be6:	2200      	movs	r2, #0
 8009be8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009bec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009bf0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009bf4:	4642      	mov	r2, r8
 8009bf6:	464b      	mov	r3, r9
 8009bf8:	1891      	adds	r1, r2, r2
 8009bfa:	61b9      	str	r1, [r7, #24]
 8009bfc:	415b      	adcs	r3, r3
 8009bfe:	61fb      	str	r3, [r7, #28]
 8009c00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009c04:	4641      	mov	r1, r8
 8009c06:	1851      	adds	r1, r2, r1
 8009c08:	6139      	str	r1, [r7, #16]
 8009c0a:	4649      	mov	r1, r9
 8009c0c:	414b      	adcs	r3, r1
 8009c0e:	617b      	str	r3, [r7, #20]
 8009c10:	f04f 0200 	mov.w	r2, #0
 8009c14:	f04f 0300 	mov.w	r3, #0
 8009c18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009c1c:	4659      	mov	r1, fp
 8009c1e:	00cb      	lsls	r3, r1, #3
 8009c20:	4651      	mov	r1, sl
 8009c22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009c26:	4651      	mov	r1, sl
 8009c28:	00ca      	lsls	r2, r1, #3
 8009c2a:	4610      	mov	r0, r2
 8009c2c:	4619      	mov	r1, r3
 8009c2e:	4603      	mov	r3, r0
 8009c30:	4642      	mov	r2, r8
 8009c32:	189b      	adds	r3, r3, r2
 8009c34:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009c38:	464b      	mov	r3, r9
 8009c3a:	460a      	mov	r2, r1
 8009c3c:	eb42 0303 	adc.w	r3, r2, r3
 8009c40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c48:	685b      	ldr	r3, [r3, #4]
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	67bb      	str	r3, [r7, #120]	; 0x78
 8009c4e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009c50:	f04f 0200 	mov.w	r2, #0
 8009c54:	f04f 0300 	mov.w	r3, #0
 8009c58:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009c5c:	4649      	mov	r1, r9
 8009c5e:	008b      	lsls	r3, r1, #2
 8009c60:	4641      	mov	r1, r8
 8009c62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c66:	4641      	mov	r1, r8
 8009c68:	008a      	lsls	r2, r1, #2
 8009c6a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009c6e:	f7f7 f80b 	bl	8000c88 <__aeabi_uldivmod>
 8009c72:	4602      	mov	r2, r0
 8009c74:	460b      	mov	r3, r1
 8009c76:	4b39      	ldr	r3, [pc, #228]	; (8009d5c <UART_SetConfig+0x4e4>)
 8009c78:	fba3 1302 	umull	r1, r3, r3, r2
 8009c7c:	095b      	lsrs	r3, r3, #5
 8009c7e:	2164      	movs	r1, #100	; 0x64
 8009c80:	fb01 f303 	mul.w	r3, r1, r3
 8009c84:	1ad3      	subs	r3, r2, r3
 8009c86:	011b      	lsls	r3, r3, #4
 8009c88:	3332      	adds	r3, #50	; 0x32
 8009c8a:	4a34      	ldr	r2, [pc, #208]	; (8009d5c <UART_SetConfig+0x4e4>)
 8009c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8009c90:	095b      	lsrs	r3, r3, #5
 8009c92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009c96:	441c      	add	r4, r3
 8009c98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	673b      	str	r3, [r7, #112]	; 0x70
 8009ca0:	677a      	str	r2, [r7, #116]	; 0x74
 8009ca2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009ca6:	4642      	mov	r2, r8
 8009ca8:	464b      	mov	r3, r9
 8009caa:	1891      	adds	r1, r2, r2
 8009cac:	60b9      	str	r1, [r7, #8]
 8009cae:	415b      	adcs	r3, r3
 8009cb0:	60fb      	str	r3, [r7, #12]
 8009cb2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009cb6:	4641      	mov	r1, r8
 8009cb8:	1851      	adds	r1, r2, r1
 8009cba:	6039      	str	r1, [r7, #0]
 8009cbc:	4649      	mov	r1, r9
 8009cbe:	414b      	adcs	r3, r1
 8009cc0:	607b      	str	r3, [r7, #4]
 8009cc2:	f04f 0200 	mov.w	r2, #0
 8009cc6:	f04f 0300 	mov.w	r3, #0
 8009cca:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009cce:	4659      	mov	r1, fp
 8009cd0:	00cb      	lsls	r3, r1, #3
 8009cd2:	4651      	mov	r1, sl
 8009cd4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009cd8:	4651      	mov	r1, sl
 8009cda:	00ca      	lsls	r2, r1, #3
 8009cdc:	4610      	mov	r0, r2
 8009cde:	4619      	mov	r1, r3
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	4642      	mov	r2, r8
 8009ce4:	189b      	adds	r3, r3, r2
 8009ce6:	66bb      	str	r3, [r7, #104]	; 0x68
 8009ce8:	464b      	mov	r3, r9
 8009cea:	460a      	mov	r2, r1
 8009cec:	eb42 0303 	adc.w	r3, r2, r3
 8009cf0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009cf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cf6:	685b      	ldr	r3, [r3, #4]
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	663b      	str	r3, [r7, #96]	; 0x60
 8009cfc:	667a      	str	r2, [r7, #100]	; 0x64
 8009cfe:	f04f 0200 	mov.w	r2, #0
 8009d02:	f04f 0300 	mov.w	r3, #0
 8009d06:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009d0a:	4649      	mov	r1, r9
 8009d0c:	008b      	lsls	r3, r1, #2
 8009d0e:	4641      	mov	r1, r8
 8009d10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009d14:	4641      	mov	r1, r8
 8009d16:	008a      	lsls	r2, r1, #2
 8009d18:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009d1c:	f7f6 ffb4 	bl	8000c88 <__aeabi_uldivmod>
 8009d20:	4602      	mov	r2, r0
 8009d22:	460b      	mov	r3, r1
 8009d24:	4b0d      	ldr	r3, [pc, #52]	; (8009d5c <UART_SetConfig+0x4e4>)
 8009d26:	fba3 1302 	umull	r1, r3, r3, r2
 8009d2a:	095b      	lsrs	r3, r3, #5
 8009d2c:	2164      	movs	r1, #100	; 0x64
 8009d2e:	fb01 f303 	mul.w	r3, r1, r3
 8009d32:	1ad3      	subs	r3, r2, r3
 8009d34:	011b      	lsls	r3, r3, #4
 8009d36:	3332      	adds	r3, #50	; 0x32
 8009d38:	4a08      	ldr	r2, [pc, #32]	; (8009d5c <UART_SetConfig+0x4e4>)
 8009d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8009d3e:	095b      	lsrs	r3, r3, #5
 8009d40:	f003 020f 	and.w	r2, r3, #15
 8009d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	4422      	add	r2, r4
 8009d4c:	609a      	str	r2, [r3, #8]
}
 8009d4e:	bf00      	nop
 8009d50:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009d54:	46bd      	mov	sp, r7
 8009d56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009d5a:	bf00      	nop
 8009d5c:	51eb851f 	.word	0x51eb851f

08009d60 <ProcessMessage>:
uint8 convertFlag2 = 0;
uint8 convertFlag3 = 0;
uint8 cmd_buffer[CMD_MAX_SIZE];//
 
void ProcessMessage( PCTRL_MSG msg, uint16 size)
{
 8009d60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d62:	b08d      	sub	sp, #52	; 0x34
 8009d64:	af04      	add	r7, sp, #16
 8009d66:	60f8      	str	r0, [r7, #12]
 8009d68:	460b      	mov	r3, r1
 8009d6a:	817b      	strh	r3, [r7, #10]
	uint8 cmd_type = msg->cmd_type;//
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	785b      	ldrb	r3, [r3, #1]
 8009d70:	77fb      	strb	r3, [r7, #31]
	uint8 ctrl_msg = msg->ctrl_msg;   //
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	789b      	ldrb	r3, [r3, #2]
 8009d76:	77bb      	strb	r3, [r7, #30]
	uint8 control_type = msg->control_type;//
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	79db      	ldrb	r3, [r3, #7]
 8009d7c:	777b      	strb	r3, [r7, #29]
	uint16 screen_id = PTR2U16(&msg->screen_id);//ID
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	3303      	adds	r3, #3
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	021b      	lsls	r3, r3, #8
 8009d86:	b21a      	sxth	r2, r3
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	3303      	adds	r3, #3
 8009d8c:	3301      	adds	r3, #1
 8009d8e:	781b      	ldrb	r3, [r3, #0]
 8009d90:	b21b      	sxth	r3, r3
 8009d92:	4313      	orrs	r3, r2
 8009d94:	b21b      	sxth	r3, r3
 8009d96:	837b      	strh	r3, [r7, #26]
	uint16 control_id = PTR2U16(&msg->control_id);//ID
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	3305      	adds	r3, #5
 8009d9c:	781b      	ldrb	r3, [r3, #0]
 8009d9e:	021b      	lsls	r3, r3, #8
 8009da0:	b21a      	sxth	r2, r3
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	3305      	adds	r3, #5
 8009da6:	3301      	adds	r3, #1
 8009da8:	781b      	ldrb	r3, [r3, #0]
 8009daa:	b21b      	sxth	r3, r3
 8009dac:	4313      	orrs	r3, r2
 8009dae:	b21b      	sxth	r3, r3
 8009db0:	833b      	strh	r3, [r7, #24]
	uint32 value = PTR2U32(msg->param);//
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	7a1b      	ldrb	r3, [r3, #8]
 8009db6:	061a      	lsls	r2, r3, #24
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	7a5b      	ldrb	r3, [r3, #9]
 8009dbc:	041b      	lsls	r3, r3, #16
 8009dbe:	431a      	orrs	r2, r3
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	7a9b      	ldrb	r3, [r3, #10]
 8009dc4:	021b      	lsls	r3, r3, #8
 8009dc6:	4313      	orrs	r3, r2
 8009dc8:	68fa      	ldr	r2, [r7, #12]
 8009dca:	7ad2      	ldrb	r2, [r2, #11]
 8009dcc:	4313      	orrs	r3, r2
 8009dce:	617b      	str	r3, [r7, #20]

	switch(cmd_type)
 8009dd0:	7ffb      	ldrb	r3, [r7, #31]
 8009dd2:	2bf7      	cmp	r3, #247	; 0xf7
 8009dd4:	d063      	beq.n	8009e9e <ProcessMessage+0x13e>
 8009dd6:	2bf7      	cmp	r3, #247	; 0xf7
 8009dd8:	f300 80e6 	bgt.w	8009fa8 <ProcessMessage+0x248>
 8009ddc:	2b0f      	cmp	r3, #15
 8009dde:	dc27      	bgt.n	8009e30 <ProcessMessage+0xd0>
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	f340 80e1 	ble.w	8009fa8 <ProcessMessage+0x248>
 8009de6:	3b01      	subs	r3, #1
 8009de8:	2b0e      	cmp	r3, #14
 8009dea:	f200 80dd 	bhi.w	8009fa8 <ProcessMessage+0x248>
 8009dee:	a201      	add	r2, pc, #4	; (adr r2, 8009df4 <ProcessMessage+0x94>)
 8009df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009df4:	08009e37 	.word	0x08009e37
 8009df8:	08009fa9 	.word	0x08009fa9
 8009dfc:	08009e37 	.word	0x08009e37
 8009e00:	08009fa9 	.word	0x08009fa9
 8009e04:	08009fa9 	.word	0x08009fa9
 8009e08:	08009fa9 	.word	0x08009fa9
 8009e0c:	08009fa9 	.word	0x08009fa9
 8009e10:	08009fa9 	.word	0x08009fa9
 8009e14:	08009fa9 	.word	0x08009fa9
 8009e18:	08009fa9 	.word	0x08009fa9
 8009e1c:	08009e7f 	.word	0x08009e7f
 8009e20:	08009e6b 	.word	0x08009e6b
 8009e24:	08009e75 	.word	0x08009e75
 8009e28:	08009fa9 	.word	0x08009fa9
 8009e2c:	08009e91 	.word	0x08009e91
 8009e30:	2bb1      	cmp	r3, #177	; 0xb1
 8009e32:	d04f      	beq.n	8009ed4 <ProcessMessage+0x174>
				}
			}			
		}
		break;
	default:
		break;
 8009e34:	e0b8      	b.n	8009fa8 <ProcessMessage+0x248>
		NotifyTouchXY(cmd_buffer[1],PTR2U16(cmd_buffer+2),PTR2U16(cmd_buffer+4),NULL);
 8009e36:	4b5f      	ldr	r3, [pc, #380]	; (8009fb4 <ProcessMessage+0x254>)
 8009e38:	7858      	ldrb	r0, [r3, #1]
 8009e3a:	4b5e      	ldr	r3, [pc, #376]	; (8009fb4 <ProcessMessage+0x254>)
 8009e3c:	789b      	ldrb	r3, [r3, #2]
 8009e3e:	021b      	lsls	r3, r3, #8
 8009e40:	b21a      	sxth	r2, r3
 8009e42:	4b5c      	ldr	r3, [pc, #368]	; (8009fb4 <ProcessMessage+0x254>)
 8009e44:	78db      	ldrb	r3, [r3, #3]
 8009e46:	b21b      	sxth	r3, r3
 8009e48:	4313      	orrs	r3, r2
 8009e4a:	b21b      	sxth	r3, r3
 8009e4c:	b299      	uxth	r1, r3
 8009e4e:	4b59      	ldr	r3, [pc, #356]	; (8009fb4 <ProcessMessage+0x254>)
 8009e50:	791b      	ldrb	r3, [r3, #4]
 8009e52:	021b      	lsls	r3, r3, #8
 8009e54:	b21a      	sxth	r2, r3
 8009e56:	4b57      	ldr	r3, [pc, #348]	; (8009fb4 <ProcessMessage+0x254>)
 8009e58:	795b      	ldrb	r3, [r3, #5]
 8009e5a:	b21b      	sxth	r3, r3
 8009e5c:	4313      	orrs	r3, r2
 8009e5e:	b21b      	sxth	r3, r3
 8009e60:	b29a      	uxth	r2, r3
 8009e62:	2300      	movs	r3, #0
 8009e64:	f000 f904 	bl	800a070 <NotifyTouchXY>
		break;	
 8009e68:	e09f      	b.n	8009faa <ProcessMessage+0x24a>
		NotifyWriteFlash(1,NULL);
 8009e6a:	2100      	movs	r1, #0
 8009e6c:	2001      	movs	r0, #1
 8009e6e:	f000 fa52 	bl	800a316 <NotifyWriteFlash>
		break;
 8009e72:	e09a      	b.n	8009faa <ProcessMessage+0x24a>
		NotifyWriteFlash(0,NULL);
 8009e74:	2100      	movs	r1, #0
 8009e76:	2000      	movs	r0, #0
 8009e78:	f000 fa4d 	bl	800a316 <NotifyWriteFlash>
		break;
 8009e7c:	e095      	b.n	8009faa <ProcessMessage+0x24a>
		NotifyReadFlash(1,cmd_buffer+2,size-6,NULL);//
 8009e7e:	494e      	ldr	r1, [pc, #312]	; (8009fb8 <ProcessMessage+0x258>)
 8009e80:	897b      	ldrh	r3, [r7, #10]
 8009e82:	3b06      	subs	r3, #6
 8009e84:	b29a      	uxth	r2, r3
 8009e86:	2300      	movs	r3, #0
 8009e88:	2001      	movs	r0, #1
 8009e8a:	f000 fa35 	bl	800a2f8 <NotifyReadFlash>
		break;
 8009e8e:	e08c      	b.n	8009faa <ProcessMessage+0x24a>
		NotifyReadFlash(0,0,0,NULL);
 8009e90:	2300      	movs	r3, #0
 8009e92:	2200      	movs	r2, #0
 8009e94:	2100      	movs	r1, #0
 8009e96:	2000      	movs	r0, #0
 8009e98:	f000 fa2e 	bl	800a2f8 <NotifyReadFlash>
		break;
 8009e9c:	e085      	b.n	8009faa <ProcessMessage+0x24a>
		NotifyReadRTC(cmd_buffer[1],cmd_buffer[2],cmd_buffer[3],cmd_buffer[4],cmd_buffer[5],cmd_buffer[6],cmd_buffer[7],NULL);
 8009e9e:	4b45      	ldr	r3, [pc, #276]	; (8009fb4 <ProcessMessage+0x254>)
 8009ea0:	7858      	ldrb	r0, [r3, #1]
 8009ea2:	4b44      	ldr	r3, [pc, #272]	; (8009fb4 <ProcessMessage+0x254>)
 8009ea4:	789c      	ldrb	r4, [r3, #2]
 8009ea6:	4b43      	ldr	r3, [pc, #268]	; (8009fb4 <ProcessMessage+0x254>)
 8009ea8:	78dd      	ldrb	r5, [r3, #3]
 8009eaa:	4b42      	ldr	r3, [pc, #264]	; (8009fb4 <ProcessMessage+0x254>)
 8009eac:	791e      	ldrb	r6, [r3, #4]
 8009eae:	4b41      	ldr	r3, [pc, #260]	; (8009fb4 <ProcessMessage+0x254>)
 8009eb0:	795b      	ldrb	r3, [r3, #5]
 8009eb2:	607b      	str	r3, [r7, #4]
 8009eb4:	4a3f      	ldr	r2, [pc, #252]	; (8009fb4 <ProcessMessage+0x254>)
 8009eb6:	7992      	ldrb	r2, [r2, #6]
 8009eb8:	493e      	ldr	r1, [pc, #248]	; (8009fb4 <ProcessMessage+0x254>)
 8009eba:	79c9      	ldrb	r1, [r1, #7]
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	9303      	str	r3, [sp, #12]
 8009ec0:	9102      	str	r1, [sp, #8]
 8009ec2:	9201      	str	r2, [sp, #4]
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	9300      	str	r3, [sp, #0]
 8009ec8:	4633      	mov	r3, r6
 8009eca:	462a      	mov	r2, r5
 8009ecc:	4621      	mov	r1, r4
 8009ece:	f000 fa2e 	bl	800a32e <NotifyReadRTC>
		break;
 8009ed2:	e06a      	b.n	8009faa <ProcessMessage+0x24a>
			if(ctrl_msg==MSG_GET_CURRENT_SCREEN)//ID
 8009ed4:	7fbb      	ldrb	r3, [r7, #30]
 8009ed6:	2b01      	cmp	r3, #1
 8009ed8:	d105      	bne.n	8009ee6 <ProcessMessage+0x186>
				NotifyScreen(screen_id,NULL);
 8009eda:	8b7b      	ldrh	r3, [r7, #26]
 8009edc:	2100      	movs	r1, #0
 8009ede:	4618      	mov	r0, r3
 8009ee0:	f000 f8ba 	bl	800a058 <NotifyScreen>
		break;
 8009ee4:	e061      	b.n	8009faa <ProcessMessage+0x24a>
				switch(control_type)
 8009ee6:	7f7b      	ldrb	r3, [r7, #29]
 8009ee8:	3b10      	subs	r3, #16
 8009eea:	2b0b      	cmp	r3, #11
 8009eec:	d85a      	bhi.n	8009fa4 <ProcessMessage+0x244>
 8009eee:	a201      	add	r2, pc, #4	; (adr r2, 8009ef4 <ProcessMessage+0x194>)
 8009ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ef4:	08009f25 	.word	0x08009f25
 8009ef8:	08009f35 	.word	0x08009f35
 8009efc:	08009f47 	.word	0x08009f47
 8009f00:	08009f55 	.word	0x08009f55
 8009f04:	08009f63 	.word	0x08009f63
 8009f08:	08009fa5 	.word	0x08009fa5
 8009f0c:	08009fa5 	.word	0x08009fa5
 8009f10:	08009f97 	.word	0x08009f97
 8009f14:	08009fa5 	.word	0x08009fa5
 8009f18:	08009fa5 	.word	0x08009fa5
 8009f1c:	08009f71 	.word	0x08009f71
 8009f20:	08009f87 	.word	0x08009f87
					NotifyButton(screen_id,control_id,msg->param[0],NULL);
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	7a1a      	ldrb	r2, [r3, #8]
 8009f28:	8b39      	ldrh	r1, [r7, #24]
 8009f2a:	8b78      	ldrh	r0, [r7, #26]
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	f000 f8af 	bl	800a090 <NotifyButton>
					break;
 8009f32:	e038      	b.n	8009fa6 <ProcessMessage+0x246>
					NotifyText(screen_id,control_id,msg->param,NULL);
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	f103 0208 	add.w	r2, r3, #8
 8009f3a:	8b39      	ldrh	r1, [r7, #24]
 8009f3c:	8b78      	ldrh	r0, [r7, #26]
 8009f3e:	2300      	movs	r3, #0
 8009f40:	f000 f96c 	bl	800a21c <NotifyText>
					break;
 8009f44:	e02f      	b.n	8009fa6 <ProcessMessage+0x246>
					NotifyProgress(screen_id,control_id,value,NULL);
 8009f46:	8b39      	ldrh	r1, [r7, #24]
 8009f48:	8b78      	ldrh	r0, [r7, #26]
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	697a      	ldr	r2, [r7, #20]
 8009f4e:	f000 f974 	bl	800a23a <NotifyProgress>
					break;
 8009f52:	e028      	b.n	8009fa6 <ProcessMessage+0x246>
					NotifySlider(screen_id,control_id,value,NULL);
 8009f54:	8b39      	ldrh	r1, [r7, #24]
 8009f56:	8b78      	ldrh	r0, [r7, #26]
 8009f58:	2300      	movs	r3, #0
 8009f5a:	697a      	ldr	r2, [r7, #20]
 8009f5c:	f000 f97c 	bl	800a258 <NotifySlider>
					break;
 8009f60:	e021      	b.n	8009fa6 <ProcessMessage+0x246>
					NotifyMeter(screen_id,control_id,value,NULL);
 8009f62:	8b39      	ldrh	r1, [r7, #24]
 8009f64:	8b78      	ldrh	r0, [r7, #26]
 8009f66:	2300      	movs	r3, #0
 8009f68:	697a      	ldr	r2, [r7, #20]
 8009f6a:	f000 f984 	bl	800a276 <NotifyMeter>
					break;
 8009f6e:	e01a      	b.n	8009fa6 <ProcessMessage+0x246>
					NotifyMenu(screen_id,control_id,msg->param[0],msg->param[1],NULL);
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	7a1a      	ldrb	r2, [r3, #8]
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	7a5b      	ldrb	r3, [r3, #9]
 8009f78:	8b39      	ldrh	r1, [r7, #24]
 8009f7a:	8b78      	ldrh	r0, [r7, #26]
 8009f7c:	2400      	movs	r4, #0
 8009f7e:	9400      	str	r4, [sp, #0]
 8009f80:	f000 f988 	bl	800a294 <NotifyMenu>
					break;
 8009f84:	e00f      	b.n	8009fa6 <ProcessMessage+0x246>
					NotifySelector(screen_id,control_id,msg->param[0],NULL);
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	7a1a      	ldrb	r2, [r3, #8]
 8009f8a:	8b39      	ldrh	r1, [r7, #24]
 8009f8c:	8b78      	ldrh	r0, [r7, #26]
 8009f8e:	2300      	movs	r3, #0
 8009f90:	f000 f994 	bl	800a2bc <NotifySelector>
					break;
 8009f94:	e007      	b.n	8009fa6 <ProcessMessage+0x246>
					NotifyTimer(screen_id,control_id,NULL);
 8009f96:	8b39      	ldrh	r1, [r7, #24]
 8009f98:	8b7b      	ldrh	r3, [r7, #26]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	f000 f99d 	bl	800a2dc <NotifyTimer>
					break;
 8009fa2:	e000      	b.n	8009fa6 <ProcessMessage+0x246>
					break;
 8009fa4:	bf00      	nop
		break;
 8009fa6:	e000      	b.n	8009faa <ProcessMessage+0x24a>
		break;
 8009fa8:	bf00      	nop
	}
}
 8009faa:	bf00      	nop
 8009fac:	3724      	adds	r7, #36	; 0x24
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fb2:	bf00      	nop
 8009fb4:	20004698 	.word	0x20004698
 8009fb8:	2000469a 	.word	0x2000469a

08009fbc <SetTFTText>:

void SetTFTText(uint16 screen_id,uint16 control_id,char* text,...)
{
 8009fbc:	b40c      	push	{r2, r3}
 8009fbe:	b580      	push	{r7, lr}
 8009fc0:	b088      	sub	sp, #32
 8009fc2:	af00      	add	r7, sp, #0
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	460a      	mov	r2, r1
 8009fc8:	80fb      	strh	r3, [r7, #6]
 8009fca:	4613      	mov	r3, r2
 8009fcc:	80bb      	strh	r3, [r7, #4]
    char buffer[20];
    va_list ap; 
	va_start(ap,text);
 8009fce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009fd2:	60bb      	str	r3, [r7, #8]
	vsprintf(buffer,text,ap);
 8009fd4:	f107 030c 	add.w	r3, r7, #12
 8009fd8:	68ba      	ldr	r2, [r7, #8]
 8009fda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009fdc:	4618      	mov	r0, r3
 8009fde:	f003 fae1 	bl	800d5a4 <vsiprintf>
	va_end(ap);
    SetTextValue(screen_id,control_id,(u8*)buffer);
 8009fe2:	f107 020c 	add.w	r2, r7, #12
 8009fe6:	88b9      	ldrh	r1, [r7, #4]
 8009fe8:	88fb      	ldrh	r3, [r7, #6]
 8009fea:	4618      	mov	r0, r3
 8009fec:	f000 fa9a 	bl	800a524 <SetTextValue>
}
 8009ff0:	bf00      	nop
 8009ff2:	3720      	adds	r7, #32
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009ffa:	b002      	add	sp, #8
 8009ffc:	4770      	bx	lr
	...

0800a000 <SetTextValueFloat>:
	snprintf((char *)buffer,sizeof(buffer),"%ld",value); //
	SetTextValue(screen_id,control_id,buffer);
}

void SetTextValueFloat(uint16 screen_id, uint16 control_id,float value)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b088      	sub	sp, #32
 800a004:	af02      	add	r7, sp, #8
 800a006:	4603      	mov	r3, r0
 800a008:	460a      	mov	r2, r1
 800a00a:	ed87 0a00 	vstr	s0, [r7]
 800a00e:	80fb      	strh	r3, [r7, #6]
 800a010:	4613      	mov	r3, r2
 800a012:	80bb      	strh	r3, [r7, #4]
	uchar buffer[12] = {0};
 800a014:	2300      	movs	r3, #0
 800a016:	60fb      	str	r3, [r7, #12]
 800a018:	f107 0310 	add.w	r3, r7, #16
 800a01c:	2200      	movs	r2, #0
 800a01e:	601a      	str	r2, [r3, #0]
 800a020:	605a      	str	r2, [r3, #4]
	snprintf((char *)buffer,sizeof(buffer),"%.2f",value);//()
 800a022:	6838      	ldr	r0, [r7, #0]
 800a024:	f7f6 fa90 	bl	8000548 <__aeabi_f2d>
 800a028:	4602      	mov	r2, r0
 800a02a:	460b      	mov	r3, r1
 800a02c:	f107 000c 	add.w	r0, r7, #12
 800a030:	e9cd 2300 	strd	r2, r3, [sp]
 800a034:	4a07      	ldr	r2, [pc, #28]	; (800a054 <SetTextValueFloat+0x54>)
 800a036:	210c      	movs	r1, #12
 800a038:	f002 fb9c 	bl	800c774 <sniprintf>
	SetTextValue(screen_id,control_id,buffer);
 800a03c:	f107 020c 	add.w	r2, r7, #12
 800a040:	88b9      	ldrh	r1, [r7, #4]
 800a042:	88fb      	ldrh	r3, [r7, #6]
 800a044:	4618      	mov	r0, r3
 800a046:	f000 fa6d 	bl	800a524 <SetTextValue>
}
 800a04a:	bf00      	nop
 800a04c:	3718      	adds	r7, #24
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}
 800a052:	bf00      	nop
 800a054:	080104d8 	.word	0x080104d8

0800a058 <NotifyScreen>:
 *  \brief  
 *  \details  (GetScreen)
 *  \param screen_id ID
 */
void NotifyScreen(uint16 screen_id,void* userdata)
{
 800a058:	b480      	push	{r7}
 800a05a:	b083      	sub	sp, #12
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	4603      	mov	r3, r0
 800a060:	6039      	str	r1, [r7, #0]
 800a062:	80fb      	strh	r3, [r7, #6]
   
}
 800a064:	bf00      	nop
 800a066:	370c      	adds	r7, #12
 800a068:	46bd      	mov	sp, r7
 800a06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06e:	4770      	bx	lr

0800a070 <NotifyTouchXY>:
 *  \param press 13
 *  \param x x
 *  \param y y
 */
void NotifyTouchXY(uint8 press,uint16 x,uint16 y,void* userdata)
{
 800a070:	b480      	push	{r7}
 800a072:	b085      	sub	sp, #20
 800a074:	af00      	add	r7, sp, #0
 800a076:	607b      	str	r3, [r7, #4]
 800a078:	4603      	mov	r3, r0
 800a07a:	73fb      	strb	r3, [r7, #15]
 800a07c:	460b      	mov	r3, r1
 800a07e:	81bb      	strh	r3, [r7, #12]
 800a080:	4613      	mov	r3, r2
 800a082:	817b      	strh	r3, [r7, #10]
	
}
 800a084:	bf00      	nop
 800a086:	3714      	adds	r7, #20
 800a088:	46bd      	mov	sp, r7
 800a08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08e:	4770      	bx	lr

0800a090 <NotifyButton>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param state 01
 */
void NotifyButton(uint16 screen_id, uint16 control_id, uint8  state,void* userdata)
{
 800a090:	b480      	push	{r7}
 800a092:	b085      	sub	sp, #20
 800a094:	af00      	add	r7, sp, #0
 800a096:	607b      	str	r3, [r7, #4]
 800a098:	4603      	mov	r3, r0
 800a09a:	81fb      	strh	r3, [r7, #14]
 800a09c:	460b      	mov	r3, r1
 800a09e:	81bb      	strh	r3, [r7, #12]
 800a0a0:	4613      	mov	r3, r2
 800a0a2:	72fb      	strb	r3, [r7, #11]
	if(screen_id == 0 && control_id == 32){
 800a0a4:	89fb      	ldrh	r3, [r7, #14]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d135      	bne.n	800a116 <NotifyButton+0x86>
 800a0aa:	89bb      	ldrh	r3, [r7, #12]
 800a0ac:	2b20      	cmp	r3, #32
 800a0ae:	d132      	bne.n	800a116 <NotifyButton+0x86>
		if(convertFlag1 == 0){
 800a0b0:	4b55      	ldr	r3, [pc, #340]	; (800a208 <NotifyButton+0x178>)
 800a0b2:	781b      	ldrb	r3, [r3, #0]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d115      	bne.n	800a0e4 <NotifyButton+0x54>
			tSys.mode = measureAM;
 800a0b8:	4b54      	ldr	r3, [pc, #336]	; (800a20c <NotifyButton+0x17c>)
 800a0ba:	2201      	movs	r2, #1
 800a0bc:	801a      	strh	r2, [r3, #0]
			convertFlag1 = 1;
 800a0be:	4b52      	ldr	r3, [pc, #328]	; (800a208 <NotifyButton+0x178>)
 800a0c0:	2201      	movs	r2, #1
 800a0c2:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 800a0c4:	4b52      	ldr	r3, [pc, #328]	; (800a210 <NotifyButton+0x180>)
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 800a0ca:	4b52      	ldr	r3, [pc, #328]	; (800a214 <NotifyButton+0x184>)
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 800a0d0:	4b51      	ldr	r3, [pc, #324]	; (800a218 <NotifyButton+0x188>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	bf0c      	ite	eq
 800a0d8:	2301      	moveq	r3, #1
 800a0da:	2300      	movne	r3, #0
 800a0dc:	b2da      	uxtb	r2, r3
 800a0de:	4b4e      	ldr	r3, [pc, #312]	; (800a218 <NotifyButton+0x188>)
 800a0e0:	601a      	str	r2, [r3, #0]
 800a0e2:	e018      	b.n	800a116 <NotifyButton+0x86>
		}
		else if(convertFlag1 == 1){
 800a0e4:	4b48      	ldr	r3, [pc, #288]	; (800a208 <NotifyButton+0x178>)
 800a0e6:	781b      	ldrb	r3, [r3, #0]
 800a0e8:	2b01      	cmp	r3, #1
 800a0ea:	d114      	bne.n	800a116 <NotifyButton+0x86>
			tSys.mode = waitMeasure;
 800a0ec:	4b47      	ldr	r3, [pc, #284]	; (800a20c <NotifyButton+0x17c>)
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	801a      	strh	r2, [r3, #0]
			convertFlag1 = 0;
 800a0f2:	4b45      	ldr	r3, [pc, #276]	; (800a208 <NotifyButton+0x178>)
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 800a0f8:	4b45      	ldr	r3, [pc, #276]	; (800a210 <NotifyButton+0x180>)
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 800a0fe:	4b45      	ldr	r3, [pc, #276]	; (800a214 <NotifyButton+0x184>)
 800a100:	2200      	movs	r2, #0
 800a102:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 800a104:	4b44      	ldr	r3, [pc, #272]	; (800a218 <NotifyButton+0x188>)
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	bf0c      	ite	eq
 800a10c:	2301      	moveq	r3, #1
 800a10e:	2300      	movne	r3, #0
 800a110:	b2da      	uxtb	r2, r3
 800a112:	4b41      	ldr	r3, [pc, #260]	; (800a218 <NotifyButton+0x188>)
 800a114:	601a      	str	r2, [r3, #0]
		}
	}
	if(screen_id == 0 && control_id == 33){
 800a116:	89fb      	ldrh	r3, [r7, #14]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d135      	bne.n	800a188 <NotifyButton+0xf8>
 800a11c:	89bb      	ldrh	r3, [r7, #12]
 800a11e:	2b21      	cmp	r3, #33	; 0x21
 800a120:	d132      	bne.n	800a188 <NotifyButton+0xf8>
		if(convertFlag2 == 0){
 800a122:	4b3b      	ldr	r3, [pc, #236]	; (800a210 <NotifyButton+0x180>)
 800a124:	781b      	ldrb	r3, [r3, #0]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d115      	bne.n	800a156 <NotifyButton+0xc6>
			tSys.mode = measureFM;
 800a12a:	4b38      	ldr	r3, [pc, #224]	; (800a20c <NotifyButton+0x17c>)
 800a12c:	2202      	movs	r2, #2
 800a12e:	801a      	strh	r2, [r3, #0]
			convertFlag2 = 1;
 800a130:	4b37      	ldr	r3, [pc, #220]	; (800a210 <NotifyButton+0x180>)
 800a132:	2201      	movs	r2, #1
 800a134:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 800a136:	4b34      	ldr	r3, [pc, #208]	; (800a208 <NotifyButton+0x178>)
 800a138:	2200      	movs	r2, #0
 800a13a:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 800a13c:	4b35      	ldr	r3, [pc, #212]	; (800a214 <NotifyButton+0x184>)
 800a13e:	2200      	movs	r2, #0
 800a140:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 800a142:	4b35      	ldr	r3, [pc, #212]	; (800a218 <NotifyButton+0x188>)
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	2b00      	cmp	r3, #0
 800a148:	bf0c      	ite	eq
 800a14a:	2301      	moveq	r3, #1
 800a14c:	2300      	movne	r3, #0
 800a14e:	b2da      	uxtb	r2, r3
 800a150:	4b31      	ldr	r3, [pc, #196]	; (800a218 <NotifyButton+0x188>)
 800a152:	601a      	str	r2, [r3, #0]
 800a154:	e018      	b.n	800a188 <NotifyButton+0xf8>
		}
		else if(convertFlag2 == 1){
 800a156:	4b2e      	ldr	r3, [pc, #184]	; (800a210 <NotifyButton+0x180>)
 800a158:	781b      	ldrb	r3, [r3, #0]
 800a15a:	2b01      	cmp	r3, #1
 800a15c:	d114      	bne.n	800a188 <NotifyButton+0xf8>
			tSys.mode = waitMeasure;
 800a15e:	4b2b      	ldr	r3, [pc, #172]	; (800a20c <NotifyButton+0x17c>)
 800a160:	2200      	movs	r2, #0
 800a162:	801a      	strh	r2, [r3, #0]
			convertFlag2 = 0;
 800a164:	4b2a      	ldr	r3, [pc, #168]	; (800a210 <NotifyButton+0x180>)
 800a166:	2200      	movs	r2, #0
 800a168:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 800a16a:	4b27      	ldr	r3, [pc, #156]	; (800a208 <NotifyButton+0x178>)
 800a16c:	2200      	movs	r2, #0
 800a16e:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 800a170:	4b28      	ldr	r3, [pc, #160]	; (800a214 <NotifyButton+0x184>)
 800a172:	2200      	movs	r2, #0
 800a174:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 800a176:	4b28      	ldr	r3, [pc, #160]	; (800a218 <NotifyButton+0x188>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	bf0c      	ite	eq
 800a17e:	2301      	moveq	r3, #1
 800a180:	2300      	movne	r3, #0
 800a182:	b2da      	uxtb	r2, r3
 800a184:	4b24      	ldr	r3, [pc, #144]	; (800a218 <NotifyButton+0x188>)
 800a186:	601a      	str	r2, [r3, #0]
		}
	}
	if(screen_id == 0 && control_id == 34){
 800a188:	89fb      	ldrh	r3, [r7, #14]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d135      	bne.n	800a1fa <NotifyButton+0x16a>
 800a18e:	89bb      	ldrh	r3, [r7, #12]
 800a190:	2b22      	cmp	r3, #34	; 0x22
 800a192:	d132      	bne.n	800a1fa <NotifyButton+0x16a>
		if(convertFlag3 == 0){
 800a194:	4b1f      	ldr	r3, [pc, #124]	; (800a214 <NotifyButton+0x184>)
 800a196:	781b      	ldrb	r3, [r3, #0]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d115      	bne.n	800a1c8 <NotifyButton+0x138>
			tSys.mode = measureAuto;
 800a19c:	4b1b      	ldr	r3, [pc, #108]	; (800a20c <NotifyButton+0x17c>)
 800a19e:	2203      	movs	r2, #3
 800a1a0:	801a      	strh	r2, [r3, #0]
			convertFlag3 = 1;
 800a1a2:	4b1c      	ldr	r3, [pc, #112]	; (800a214 <NotifyButton+0x184>)
 800a1a4:	2201      	movs	r2, #1
 800a1a6:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 800a1a8:	4b17      	ldr	r3, [pc, #92]	; (800a208 <NotifyButton+0x178>)
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 800a1ae:	4b18      	ldr	r3, [pc, #96]	; (800a210 <NotifyButton+0x180>)
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 800a1b4:	4b18      	ldr	r3, [pc, #96]	; (800a218 <NotifyButton+0x188>)
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	bf0c      	ite	eq
 800a1bc:	2301      	moveq	r3, #1
 800a1be:	2300      	movne	r3, #0
 800a1c0:	b2da      	uxtb	r2, r3
 800a1c2:	4b15      	ldr	r3, [pc, #84]	; (800a218 <NotifyButton+0x188>)
 800a1c4:	601a      	str	r2, [r3, #0]
			convertFlag1 = 0;
			convertFlag2 = 0;
			LED0 = !LED0;
		}
	}
}
 800a1c6:	e018      	b.n	800a1fa <NotifyButton+0x16a>
		else if(convertFlag3 == 1){
 800a1c8:	4b12      	ldr	r3, [pc, #72]	; (800a214 <NotifyButton+0x184>)
 800a1ca:	781b      	ldrb	r3, [r3, #0]
 800a1cc:	2b01      	cmp	r3, #1
 800a1ce:	d114      	bne.n	800a1fa <NotifyButton+0x16a>
			tSys.mode = waitMeasure;
 800a1d0:	4b0e      	ldr	r3, [pc, #56]	; (800a20c <NotifyButton+0x17c>)
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	801a      	strh	r2, [r3, #0]
			convertFlag3 = 0;
 800a1d6:	4b0f      	ldr	r3, [pc, #60]	; (800a214 <NotifyButton+0x184>)
 800a1d8:	2200      	movs	r2, #0
 800a1da:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 800a1dc:	4b0a      	ldr	r3, [pc, #40]	; (800a208 <NotifyButton+0x178>)
 800a1de:	2200      	movs	r2, #0
 800a1e0:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 800a1e2:	4b0b      	ldr	r3, [pc, #44]	; (800a210 <NotifyButton+0x180>)
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 800a1e8:	4b0b      	ldr	r3, [pc, #44]	; (800a218 <NotifyButton+0x188>)
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	bf0c      	ite	eq
 800a1f0:	2301      	moveq	r3, #1
 800a1f2:	2300      	movne	r3, #0
 800a1f4:	b2da      	uxtb	r2, r3
 800a1f6:	4b08      	ldr	r3, [pc, #32]	; (800a218 <NotifyButton+0x188>)
 800a1f8:	601a      	str	r2, [r3, #0]
}
 800a1fa:	bf00      	nop
 800a1fc:	3714      	adds	r7, #20
 800a1fe:	46bd      	mov	sp, r7
 800a200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a204:	4770      	bx	lr
 800a206:	bf00      	nop
 800a208:	20004694 	.word	0x20004694
 800a20c:	20002208 	.word	0x20002208
 800a210:	20004695 	.word	0x20004695
 800a214:	20004696 	.word	0x20004696
 800a218:	424302b4 	.word	0x424302b4

0800a21c <NotifyText>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param str 
 */
void NotifyText(uint16 screen_id, uint16 control_id, uint8 *str,void* userdata)
{ 
 800a21c:	b480      	push	{r7}
 800a21e:	b085      	sub	sp, #20
 800a220:	af00      	add	r7, sp, #0
 800a222:	60ba      	str	r2, [r7, #8]
 800a224:	607b      	str	r3, [r7, #4]
 800a226:	4603      	mov	r3, r0
 800a228:	81fb      	strh	r3, [r7, #14]
 800a22a:	460b      	mov	r3, r1
 800a22c:	81bb      	strh	r3, [r7, #12]

}
 800a22e:	bf00      	nop
 800a230:	3714      	adds	r7, #20
 800a232:	46bd      	mov	sp, r7
 800a234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a238:	4770      	bx	lr

0800a23a <NotifyProgress>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifyProgress(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 800a23a:	b480      	push	{r7}
 800a23c:	b085      	sub	sp, #20
 800a23e:	af00      	add	r7, sp, #0
 800a240:	60ba      	str	r2, [r7, #8]
 800a242:	607b      	str	r3, [r7, #4]
 800a244:	4603      	mov	r3, r0
 800a246:	81fb      	strh	r3, [r7, #14]
 800a248:	460b      	mov	r3, r1
 800a24a:	81bb      	strh	r3, [r7, #12]
	
}
 800a24c:	bf00      	nop
 800a24e:	3714      	adds	r7, #20
 800a250:	46bd      	mov	sp, r7
 800a252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a256:	4770      	bx	lr

0800a258 <NotifySlider>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifySlider(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 800a258:	b480      	push	{r7}
 800a25a:	b085      	sub	sp, #20
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	60ba      	str	r2, [r7, #8]
 800a260:	607b      	str	r3, [r7, #4]
 800a262:	4603      	mov	r3, r0
 800a264:	81fb      	strh	r3, [r7, #14]
 800a266:	460b      	mov	r3, r1
 800a268:	81bb      	strh	r3, [r7, #12]
	
}
 800a26a:	bf00      	nop
 800a26c:	3714      	adds	r7, #20
 800a26e:	46bd      	mov	sp, r7
 800a270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a274:	4770      	bx	lr

0800a276 <NotifyMeter>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifyMeter(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 800a276:	b480      	push	{r7}
 800a278:	b085      	sub	sp, #20
 800a27a:	af00      	add	r7, sp, #0
 800a27c:	60ba      	str	r2, [r7, #8]
 800a27e:	607b      	str	r3, [r7, #4]
 800a280:	4603      	mov	r3, r0
 800a282:	81fb      	strh	r3, [r7, #14]
 800a284:	460b      	mov	r3, r1
 800a286:	81bb      	strh	r3, [r7, #12]
	
}
 800a288:	bf00      	nop
 800a28a:	3714      	adds	r7, #20
 800a28c:	46bd      	mov	sp, r7
 800a28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a292:	4770      	bx	lr

0800a294 <NotifyMenu>:
 *  \param control_id ID
 *  \param item 
 *  \param state 01
 */
void NotifyMenu(uint16 screen_id, uint16 control_id, uint8  item, uint8  state,void* userdata)
{
 800a294:	b490      	push	{r4, r7}
 800a296:	b082      	sub	sp, #8
 800a298:	af00      	add	r7, sp, #0
 800a29a:	4604      	mov	r4, r0
 800a29c:	4608      	mov	r0, r1
 800a29e:	4611      	mov	r1, r2
 800a2a0:	461a      	mov	r2, r3
 800a2a2:	4623      	mov	r3, r4
 800a2a4:	80fb      	strh	r3, [r7, #6]
 800a2a6:	4603      	mov	r3, r0
 800a2a8:	80bb      	strh	r3, [r7, #4]
 800a2aa:	460b      	mov	r3, r1
 800a2ac:	70fb      	strb	r3, [r7, #3]
 800a2ae:	4613      	mov	r3, r2
 800a2b0:	70bb      	strb	r3, [r7, #2]
	
}
 800a2b2:	bf00      	nop
 800a2b4:	3708      	adds	r7, #8
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	bc90      	pop	{r4, r7}
 800a2ba:	4770      	bx	lr

0800a2bc <NotifySelector>:
 *  \param control_id ID
 *  \param item 
 */

void NotifySelector(uint16 screen_id, uint16 control_id, uint8  item,void* userdata)
{
 800a2bc:	b480      	push	{r7}
 800a2be:	b085      	sub	sp, #20
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	607b      	str	r3, [r7, #4]
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	81fb      	strh	r3, [r7, #14]
 800a2c8:	460b      	mov	r3, r1
 800a2ca:	81bb      	strh	r3, [r7, #12]
 800a2cc:	4613      	mov	r3, r2
 800a2ce:	72fb      	strb	r3, [r7, #11]

}
 800a2d0:	bf00      	nop
 800a2d2:	3714      	adds	r7, #20
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2da:	4770      	bx	lr

0800a2dc <NotifyTimer>:
 *  \brief  
 *  \param screen_id ID
 *  \param control_id ID
 */
void NotifyTimer(uint16 screen_id, uint16 control_id,void* userdata)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b083      	sub	sp, #12
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	603a      	str	r2, [r7, #0]
 800a2e6:	80fb      	strh	r3, [r7, #6]
 800a2e8:	460b      	mov	r3, r1
 800a2ea:	80bb      	strh	r3, [r7, #4]
	
}
 800a2ec:	bf00      	nop
 800a2ee:	370c      	adds	r7, #12
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f6:	4770      	bx	lr

0800a2f8 <NotifyReadFlash>:
 *  \param status 01
 *  \param _data 
 *  \param length 
 */
void NotifyReadFlash(uint8 status,uint8 *_data,uint16 length,void* userdata)
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b085      	sub	sp, #20
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	60b9      	str	r1, [r7, #8]
 800a300:	607b      	str	r3, [r7, #4]
 800a302:	4603      	mov	r3, r0
 800a304:	73fb      	strb	r3, [r7, #15]
 800a306:	4613      	mov	r3, r2
 800a308:	81bb      	strh	r3, [r7, #12]
	
}
 800a30a:	bf00      	nop
 800a30c:	3714      	adds	r7, #20
 800a30e:	46bd      	mov	sp, r7
 800a310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a314:	4770      	bx	lr

0800a316 <NotifyWriteFlash>:
/*! 
 *  \brief  FLASH
 *  \param status 01
 */
void NotifyWriteFlash(uint8 status,void* userdata)
{
 800a316:	b480      	push	{r7}
 800a318:	b083      	sub	sp, #12
 800a31a:	af00      	add	r7, sp, #0
 800a31c:	4603      	mov	r3, r0
 800a31e:	6039      	str	r1, [r7, #0]
 800a320:	71fb      	strb	r3, [r7, #7]
	
}
 800a322:	bf00      	nop
 800a324:	370c      	adds	r7, #12
 800a326:	46bd      	mov	sp, r7
 800a328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32c:	4770      	bx	lr

0800a32e <NotifyReadRTC>:
 *  \param hour BCD
 *  \param minute BCD
 *  \param second BCD
 */
void NotifyReadRTC(uint8 year,uint8 month,uint8 week,uint8 day,uint8 hour,uint8 minute,uint8 second,void* userdata)
{
 800a32e:	b490      	push	{r4, r7}
 800a330:	b082      	sub	sp, #8
 800a332:	af00      	add	r7, sp, #0
 800a334:	4604      	mov	r4, r0
 800a336:	4608      	mov	r0, r1
 800a338:	4611      	mov	r1, r2
 800a33a:	461a      	mov	r2, r3
 800a33c:	4623      	mov	r3, r4
 800a33e:	71fb      	strb	r3, [r7, #7]
 800a340:	4603      	mov	r3, r0
 800a342:	71bb      	strb	r3, [r7, #6]
 800a344:	460b      	mov	r3, r1
 800a346:	717b      	strb	r3, [r7, #5]
 800a348:	4613      	mov	r3, r2
 800a34a:	713b      	strb	r3, [r7, #4]
    
}
 800a34c:	bf00      	nop
 800a34e:	3708      	adds	r7, #8
 800a350:	46bd      	mov	sp, r7
 800a352:	bc90      	pop	{r4, r7}
 800a354:	4770      	bx	lr
	...

0800a358 <queue_reset>:
QUEUE que = {0,0,0};   //
static uint32 cmd_state = 0;  //
static qsize cmd_pos = 0;  //

void queue_reset()
{
 800a358:	b480      	push	{r7}
 800a35a:	af00      	add	r7, sp, #0
	que._head = que._tail = 0;
 800a35c:	4b08      	ldr	r3, [pc, #32]	; (800a380 <queue_reset+0x28>)
 800a35e:	2200      	movs	r2, #0
 800a360:	805a      	strh	r2, [r3, #2]
 800a362:	4b07      	ldr	r3, [pc, #28]	; (800a380 <queue_reset+0x28>)
 800a364:	885a      	ldrh	r2, [r3, #2]
 800a366:	4b06      	ldr	r3, [pc, #24]	; (800a380 <queue_reset+0x28>)
 800a368:	801a      	strh	r2, [r3, #0]
	cmd_pos = cmd_state = 0;
 800a36a:	4b06      	ldr	r3, [pc, #24]	; (800a384 <queue_reset+0x2c>)
 800a36c:	2200      	movs	r2, #0
 800a36e:	601a      	str	r2, [r3, #0]
 800a370:	4b05      	ldr	r3, [pc, #20]	; (800a388 <queue_reset+0x30>)
 800a372:	2200      	movs	r2, #0
 800a374:	801a      	strh	r2, [r3, #0]
}
 800a376:	bf00      	nop
 800a378:	46bd      	mov	sp, r7
 800a37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37e:	4770      	bx	lr
 800a380:	200046b4 	.word	0x200046b4
 800a384:	200048b8 	.word	0x200048b8
 800a388:	200048bc 	.word	0x200048bc

0800a38c <queue_push>:

void queue_push(qdata _data)
{
 800a38c:	b480      	push	{r7}
 800a38e:	b085      	sub	sp, #20
 800a390:	af00      	add	r7, sp, #0
 800a392:	4603      	mov	r3, r0
 800a394:	71fb      	strb	r3, [r7, #7]
	qsize pos = (que._head+1)%QUEUE_MAX_SIZE;
 800a396:	4b10      	ldr	r3, [pc, #64]	; (800a3d8 <queue_push+0x4c>)
 800a398:	881b      	ldrh	r3, [r3, #0]
 800a39a:	3301      	adds	r3, #1
 800a39c:	425a      	negs	r2, r3
 800a39e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a3a6:	bf58      	it	pl
 800a3a8:	4253      	negpl	r3, r2
 800a3aa:	81fb      	strh	r3, [r7, #14]
	if(pos!=que._tail)//
 800a3ac:	4b0a      	ldr	r3, [pc, #40]	; (800a3d8 <queue_push+0x4c>)
 800a3ae:	885b      	ldrh	r3, [r3, #2]
 800a3b0:	89fa      	ldrh	r2, [r7, #14]
 800a3b2:	429a      	cmp	r2, r3
 800a3b4:	d009      	beq.n	800a3ca <queue_push+0x3e>
	{
		que._data[que._head] = _data;
 800a3b6:	4b08      	ldr	r3, [pc, #32]	; (800a3d8 <queue_push+0x4c>)
 800a3b8:	881b      	ldrh	r3, [r3, #0]
 800a3ba:	461a      	mov	r2, r3
 800a3bc:	4b06      	ldr	r3, [pc, #24]	; (800a3d8 <queue_push+0x4c>)
 800a3be:	4413      	add	r3, r2
 800a3c0:	79fa      	ldrb	r2, [r7, #7]
 800a3c2:	711a      	strb	r2, [r3, #4]
		que._head = pos;
 800a3c4:	4a04      	ldr	r2, [pc, #16]	; (800a3d8 <queue_push+0x4c>)
 800a3c6:	89fb      	ldrh	r3, [r7, #14]
 800a3c8:	8013      	strh	r3, [r2, #0]
	}
}
 800a3ca:	bf00      	nop
 800a3cc:	3714      	adds	r7, #20
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d4:	4770      	bx	lr
 800a3d6:	bf00      	nop
 800a3d8:	200046b4 	.word	0x200046b4

0800a3dc <queue_pop>:

//
static void queue_pop(qdata* _data)
{
 800a3dc:	b480      	push	{r7}
 800a3de:	b083      	sub	sp, #12
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
	if(que._tail!=que._head)//
 800a3e4:	4b10      	ldr	r3, [pc, #64]	; (800a428 <queue_pop+0x4c>)
 800a3e6:	885a      	ldrh	r2, [r3, #2]
 800a3e8:	4b0f      	ldr	r3, [pc, #60]	; (800a428 <queue_pop+0x4c>)
 800a3ea:	881b      	ldrh	r3, [r3, #0]
 800a3ec:	429a      	cmp	r2, r3
 800a3ee:	d014      	beq.n	800a41a <queue_pop+0x3e>
	{
		*_data = que._data[que._tail];
 800a3f0:	4b0d      	ldr	r3, [pc, #52]	; (800a428 <queue_pop+0x4c>)
 800a3f2:	885b      	ldrh	r3, [r3, #2]
 800a3f4:	461a      	mov	r2, r3
 800a3f6:	4b0c      	ldr	r3, [pc, #48]	; (800a428 <queue_pop+0x4c>)
 800a3f8:	4413      	add	r3, r2
 800a3fa:	791a      	ldrb	r2, [r3, #4]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	701a      	strb	r2, [r3, #0]
		que._tail = (que._tail+1)%QUEUE_MAX_SIZE;
 800a400:	4b09      	ldr	r3, [pc, #36]	; (800a428 <queue_pop+0x4c>)
 800a402:	885b      	ldrh	r3, [r3, #2]
 800a404:	3301      	adds	r3, #1
 800a406:	425a      	negs	r2, r3
 800a408:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a40c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a410:	bf58      	it	pl
 800a412:	4253      	negpl	r3, r2
 800a414:	b29a      	uxth	r2, r3
 800a416:	4b04      	ldr	r3, [pc, #16]	; (800a428 <queue_pop+0x4c>)
 800a418:	805a      	strh	r2, [r3, #2]
	}
}
 800a41a:	bf00      	nop
 800a41c:	370c      	adds	r7, #12
 800a41e:	46bd      	mov	sp, r7
 800a420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a424:	4770      	bx	lr
 800a426:	bf00      	nop
 800a428:	200046b4 	.word	0x200046b4

0800a42c <queue_size>:

//,                    ,
static qsize queue_size()
{
 800a42c:	b480      	push	{r7}
 800a42e:	af00      	add	r7, sp, #0
	return ((que._head+QUEUE_MAX_SIZE-que._tail)%QUEUE_MAX_SIZE);
 800a430:	4b09      	ldr	r3, [pc, #36]	; (800a458 <queue_size+0x2c>)
 800a432:	881b      	ldrh	r3, [r3, #0]
 800a434:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800a438:	4a07      	ldr	r2, [pc, #28]	; (800a458 <queue_size+0x2c>)
 800a43a:	8852      	ldrh	r2, [r2, #2]
 800a43c:	1a9b      	subs	r3, r3, r2
 800a43e:	425a      	negs	r2, r3
 800a440:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a444:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a448:	bf58      	it	pl
 800a44a:	4253      	negpl	r3, r2
 800a44c:	b29b      	uxth	r3, r3
}
 800a44e:	4618      	mov	r0, r3
 800a450:	46bd      	mov	sp, r7
 800a452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a456:	4770      	bx	lr
 800a458:	200046b4 	.word	0x200046b4

0800a45c <queue_find_cmd>:

qsize queue_find_cmd(qdata *buffer,qsize buf_len)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b084      	sub	sp, #16
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
 800a464:	460b      	mov	r3, r1
 800a466:	807b      	strh	r3, [r7, #2]
	qsize cmd_size = 0;
 800a468:	2300      	movs	r3, #0
 800a46a:	81fb      	strh	r3, [r7, #14]
	qdata _data = 0;
 800a46c:	2300      	movs	r3, #0
 800a46e:	737b      	strb	r3, [r7, #13]
	while(queue_size()>0)
 800a470:	e034      	b.n	800a4dc <queue_find_cmd+0x80>
	{
		//
		queue_pop(&_data);
 800a472:	f107 030d 	add.w	r3, r7, #13
 800a476:	4618      	mov	r0, r3
 800a478:	f7ff ffb0 	bl	800a3dc <queue_pop>

		if(cmd_pos==0&&_data!=CMD_HEAD)//
 800a47c:	4b1c      	ldr	r3, [pc, #112]	; (800a4f0 <queue_find_cmd+0x94>)
 800a47e:	881b      	ldrh	r3, [r3, #0]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d103      	bne.n	800a48c <queue_find_cmd+0x30>
 800a484:	7b7b      	ldrb	r3, [r7, #13]
 800a486:	2bee      	cmp	r3, #238	; 0xee
 800a488:	d000      	beq.n	800a48c <queue_find_cmd+0x30>
		    continue;
 800a48a:	e027      	b.n	800a4dc <queue_find_cmd+0x80>

		if(cmd_pos<buf_len)//
 800a48c:	4b18      	ldr	r3, [pc, #96]	; (800a4f0 <queue_find_cmd+0x94>)
 800a48e:	881b      	ldrh	r3, [r3, #0]
 800a490:	887a      	ldrh	r2, [r7, #2]
 800a492:	429a      	cmp	r2, r3
 800a494:	d90a      	bls.n	800a4ac <queue_find_cmd+0x50>
			buffer[cmd_pos++] = _data;
 800a496:	4b16      	ldr	r3, [pc, #88]	; (800a4f0 <queue_find_cmd+0x94>)
 800a498:	881b      	ldrh	r3, [r3, #0]
 800a49a:	1c5a      	adds	r2, r3, #1
 800a49c:	b291      	uxth	r1, r2
 800a49e:	4a14      	ldr	r2, [pc, #80]	; (800a4f0 <queue_find_cmd+0x94>)
 800a4a0:	8011      	strh	r1, [r2, #0]
 800a4a2:	461a      	mov	r2, r3
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	4413      	add	r3, r2
 800a4a8:	7b7a      	ldrb	r2, [r7, #13]
 800a4aa:	701a      	strb	r2, [r3, #0]

		cmd_state = ((cmd_state<<8)|_data);//432
 800a4ac:	4b11      	ldr	r3, [pc, #68]	; (800a4f4 <queue_find_cmd+0x98>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	021b      	lsls	r3, r3, #8
 800a4b2:	7b7a      	ldrb	r2, [r7, #13]
 800a4b4:	4313      	orrs	r3, r2
 800a4b6:	4a0f      	ldr	r2, [pc, #60]	; (800a4f4 <queue_find_cmd+0x98>)
 800a4b8:	6013      	str	r3, [r2, #0]

		//4
		if(cmd_state==CMD_TAIL)
 800a4ba:	4b0e      	ldr	r3, [pc, #56]	; (800a4f4 <queue_find_cmd+0x98>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f46f 3240 	mvn.w	r2, #196608	; 0x30000
 800a4c2:	4293      	cmp	r3, r2
 800a4c4:	d10a      	bne.n	800a4dc <queue_find_cmd+0x80>
		{
			cmd_size = cmd_pos; //
 800a4c6:	4b0a      	ldr	r3, [pc, #40]	; (800a4f0 <queue_find_cmd+0x94>)
 800a4c8:	881b      	ldrh	r3, [r3, #0]
 800a4ca:	81fb      	strh	r3, [r7, #14]
			cmd_state = 0;  //
 800a4cc:	4b09      	ldr	r3, [pc, #36]	; (800a4f4 <queue_find_cmd+0x98>)
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	601a      	str	r2, [r3, #0]
			cmd_pos = 0; //
 800a4d2:	4b07      	ldr	r3, [pc, #28]	; (800a4f0 <queue_find_cmd+0x94>)
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	801a      	strh	r2, [r3, #0]
				return 0;

			cmd_size -= 2;//CRC162
#endif

			return cmd_size;
 800a4d8:	89fb      	ldrh	r3, [r7, #14]
 800a4da:	e005      	b.n	800a4e8 <queue_find_cmd+0x8c>
	while(queue_size()>0)
 800a4dc:	f7ff ffa6 	bl	800a42c <queue_size>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d1c5      	bne.n	800a472 <queue_find_cmd+0x16>
		}
	}

	return 0;//
 800a4e6:	2300      	movs	r3, #0
}
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	3710      	adds	r7, #16
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	bd80      	pop	{r7, pc}
 800a4f0:	200048bc 	.word	0x200048bc
 800a4f4:	200048b8 	.word	0x200048b8

0800a4f8 <SendStrings>:
	for(i = n;i>0;i--)
		for(j=1000;j>0;j--) ; 
}

void SendStrings(uchar *str)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b082      	sub	sp, #8
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
	while(*str)
 800a500:	e007      	b.n	800a512 <SendStrings+0x1a>
	{
		TX_8(*str);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	781b      	ldrb	r3, [r3, #0]
 800a506:	4618      	mov	r0, r3
 800a508:	f000 f89a 	bl	800a640 <SendChar>
		str++;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	3301      	adds	r3, #1
 800a510:	607b      	str	r3, [r7, #4]
	while(*str)
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	781b      	ldrb	r3, [r3, #0]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d1f3      	bne.n	800a502 <SendStrings+0xa>
	}
}
 800a51a:	bf00      	nop
 800a51c:	bf00      	nop
 800a51e:	3708      	adds	r7, #8
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}

0800a524 <SetTextValue>:
	TX_8(state);
	END_CMD();
}

void SetTextValue(uint16 screen_id,uint16 control_id,uchar *str)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b082      	sub	sp, #8
 800a528:	af00      	add	r7, sp, #0
 800a52a:	4603      	mov	r3, r0
 800a52c:	603a      	str	r2, [r7, #0]
 800a52e:	80fb      	strh	r3, [r7, #6]
 800a530:	460b      	mov	r3, r1
 800a532:	80bb      	strh	r3, [r7, #4]
	BEGIN_CMD();
 800a534:	20ee      	movs	r0, #238	; 0xee
 800a536:	f000 f883 	bl	800a640 <SendChar>
	TX_8(0xB1);
 800a53a:	20b1      	movs	r0, #177	; 0xb1
 800a53c:	f000 f880 	bl	800a640 <SendChar>
	TX_8(0x10);
 800a540:	2010      	movs	r0, #16
 800a542:	f000 f87d 	bl	800a640 <SendChar>
	TX_16(screen_id);
 800a546:	88fb      	ldrh	r3, [r7, #6]
 800a548:	0a1b      	lsrs	r3, r3, #8
 800a54a:	b29b      	uxth	r3, r3
 800a54c:	b2db      	uxtb	r3, r3
 800a54e:	4618      	mov	r0, r3
 800a550:	f000 f876 	bl	800a640 <SendChar>
 800a554:	88fb      	ldrh	r3, [r7, #6]
 800a556:	b2db      	uxtb	r3, r3
 800a558:	4618      	mov	r0, r3
 800a55a:	f000 f871 	bl	800a640 <SendChar>
	TX_16(control_id);
 800a55e:	88bb      	ldrh	r3, [r7, #4]
 800a560:	0a1b      	lsrs	r3, r3, #8
 800a562:	b29b      	uxth	r3, r3
 800a564:	b2db      	uxtb	r3, r3
 800a566:	4618      	mov	r0, r3
 800a568:	f000 f86a 	bl	800a640 <SendChar>
 800a56c:	88bb      	ldrh	r3, [r7, #4]
 800a56e:	b2db      	uxtb	r3, r3
 800a570:	4618      	mov	r0, r3
 800a572:	f000 f865 	bl	800a640 <SendChar>
	SendStrings(str);
 800a576:	6838      	ldr	r0, [r7, #0]
 800a578:	f7ff ffbe 	bl	800a4f8 <SendStrings>
	END_CMD();
 800a57c:	20ff      	movs	r0, #255	; 0xff
 800a57e:	f000 f85f 	bl	800a640 <SendChar>
 800a582:	20fc      	movs	r0, #252	; 0xfc
 800a584:	f000 f85c 	bl	800a640 <SendChar>
 800a588:	20ff      	movs	r0, #255	; 0xff
 800a58a:	f000 f859 	bl	800a640 <SendChar>
 800a58e:	20ff      	movs	r0, #255	; 0xff
 800a590:	f000 f856 	bl	800a640 <SendChar>
}
 800a594:	bf00      	nop
 800a596:	3708      	adds	r7, #8
 800a598:	46bd      	mov	sp, r7
 800a59a:	bd80      	pop	{r7, pc}

0800a59c <TFT_Init>:
#define R_UART_	USART2

unsigned char buffer[1];

void TFT_Init(void)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&R_UART, buffer,sizeof(buffer));//
 800a5a0:	2201      	movs	r2, #1
 800a5a2:	4904      	ldr	r1, [pc, #16]	; (800a5b4 <TFT_Init+0x18>)
 800a5a4:	4804      	ldr	r0, [pc, #16]	; (800a5b8 <TFT_Init+0x1c>)
 800a5a6:	f7fe f9cc 	bl	8008942 <HAL_UART_Receive_IT>
    queue_reset();
 800a5aa:	f7ff fed5 	bl	800a358 <queue_reset>
}
 800a5ae:	bf00      	nop
 800a5b0:	bd80      	pop	{r7, pc}
 800a5b2:	bf00      	nop
 800a5b4:	200048c0 	.word	0x200048c0
 800a5b8:	2000351c 	.word	0x2000351c

0800a5bc <Param_Update>:
void Param_Update(void) //
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b082      	sub	sp, #8
 800a5c0:	af00      	add	r7, sp, #0
	qsize size;
    size = queue_find_cmd(cmd_buffer,CMD_MAX_SIZE);
 800a5c2:	2119      	movs	r1, #25
 800a5c4:	4808      	ldr	r0, [pc, #32]	; (800a5e8 <Param_Update+0x2c>)
 800a5c6:	f7ff ff49 	bl	800a45c <queue_find_cmd>
 800a5ca:	4603      	mov	r3, r0
 800a5cc:	80fb      	strh	r3, [r7, #6]
    if(size)
 800a5ce:	88fb      	ldrh	r3, [r7, #6]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d004      	beq.n	800a5de <Param_Update+0x22>
    {
        ProcessMessage((PCTRL_MSG)cmd_buffer, size);//
 800a5d4:	88fb      	ldrh	r3, [r7, #6]
 800a5d6:	4619      	mov	r1, r3
 800a5d8:	4803      	ldr	r0, [pc, #12]	; (800a5e8 <Param_Update+0x2c>)
 800a5da:	f7ff fbc1 	bl	8009d60 <ProcessMessage>
    }
}
 800a5de:	bf00      	nop
 800a5e0:	3708      	adds	r7, #8
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bd80      	pop	{r7, pc}
 800a5e6:	bf00      	nop
 800a5e8:	20004698 	.word	0x20004698

0800a5ec <USART2_IRQHandler>:

void USART2_IRQHandler()
{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 800a5f0:	4804      	ldr	r0, [pc, #16]	; (800a604 <USART2_IRQHandler+0x18>)
 800a5f2:	f7fe fa85 	bl	8008b00 <HAL_UART_IRQHandler>
	HAL_UART_Receive_IT(&huart2, buffer,sizeof(buffer));  //
 800a5f6:	2201      	movs	r2, #1
 800a5f8:	4903      	ldr	r1, [pc, #12]	; (800a608 <USART2_IRQHandler+0x1c>)
 800a5fa:	4802      	ldr	r0, [pc, #8]	; (800a604 <USART2_IRQHandler+0x18>)
 800a5fc:	f7fe f9a1 	bl	8008942 <HAL_UART_Receive_IT>
}
 800a600:	bf00      	nop
 800a602:	bd80      	pop	{r7, pc}
 800a604:	2000351c 	.word	0x2000351c
 800a608:	200048c0 	.word	0x200048c0

0800a60c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)   //
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b084      	sub	sp, #16
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
	u8 rec;
	if(huart->Instance==USART2)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	4a08      	ldr	r2, [pc, #32]	; (800a63c <HAL_UART_RxCpltCallback+0x30>)
 800a61a:	4293      	cmp	r3, r2
 800a61c:	d10a      	bne.n	800a634 <HAL_UART_RxCpltCallback+0x28>
	{
		rec=*((huart->pRxBuffPtr)-1); //
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a622:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a626:	73fb      	strb	r3, [r7, #15]
		queue_push(rec);//
 800a628:	7bfb      	ldrb	r3, [r7, #15]
 800a62a:	4618      	mov	r0, r3
 800a62c:	f7ff feae 	bl	800a38c <queue_push>
        Param_Update();//
 800a630:	f7ff ffc4 	bl	800a5bc <Param_Update>
	}
}
 800a634:	bf00      	nop
 800a636:	3710      	adds	r7, #16
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd80      	pop	{r7, pc}
 800a63c:	40004400 	.word	0x40004400

0800a640 <SendChar>:
*      1
*  t  
*  
 *****************************************************************/
void  SendChar(uchar t)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b082      	sub	sp, #8
 800a644:	af00      	add	r7, sp, #0
 800a646:	4603      	mov	r3, r0
 800a648:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart2,&t,1,1000);
 800a64a:	1df9      	adds	r1, r7, #7
 800a64c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a650:	2201      	movs	r2, #1
 800a652:	4803      	ldr	r0, [pc, #12]	; (800a660 <SendChar+0x20>)
 800a654:	f7fe f8e3 	bl	800881e <HAL_UART_Transmit>
}
 800a658:	bf00      	nop
 800a65a:	3708      	adds	r7, #8
 800a65c:	46bd      	mov	sp, r7
 800a65e:	bd80      	pop	{r7, pc}
 800a660:	2000351c 	.word	0x2000351c

0800a664 <arm_fill_f32>:
 800a664:	b410      	push	{r4}
 800a666:	088c      	lsrs	r4, r1, #2
 800a668:	d010      	beq.n	800a68c <arm_fill_f32+0x28>
 800a66a:	f100 0310 	add.w	r3, r0, #16
 800a66e:	4622      	mov	r2, r4
 800a670:	3a01      	subs	r2, #1
 800a672:	ed03 0a04 	vstr	s0, [r3, #-16]
 800a676:	ed03 0a03 	vstr	s0, [r3, #-12]
 800a67a:	ed03 0a02 	vstr	s0, [r3, #-8]
 800a67e:	ed03 0a01 	vstr	s0, [r3, #-4]
 800a682:	f103 0310 	add.w	r3, r3, #16
 800a686:	d1f3      	bne.n	800a670 <arm_fill_f32+0xc>
 800a688:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 800a68c:	f011 0103 	ands.w	r1, r1, #3
 800a690:	d009      	beq.n	800a6a6 <arm_fill_f32+0x42>
 800a692:	3901      	subs	r1, #1
 800a694:	ed80 0a00 	vstr	s0, [r0]
 800a698:	d005      	beq.n	800a6a6 <arm_fill_f32+0x42>
 800a69a:	2901      	cmp	r1, #1
 800a69c:	ed80 0a01 	vstr	s0, [r0, #4]
 800a6a0:	bf18      	it	ne
 800a6a2:	ed80 0a02 	vstrne	s0, [r0, #8]
 800a6a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a6aa:	4770      	bx	lr

0800a6ac <arm_rfft_32_fast_init_f32>:
 800a6ac:	b178      	cbz	r0, 800a6ce <arm_rfft_32_fast_init_f32+0x22>
 800a6ae:	b430      	push	{r4, r5}
 800a6b0:	4908      	ldr	r1, [pc, #32]	; (800a6d4 <arm_rfft_32_fast_init_f32+0x28>)
 800a6b2:	4a09      	ldr	r2, [pc, #36]	; (800a6d8 <arm_rfft_32_fast_init_f32+0x2c>)
 800a6b4:	2310      	movs	r3, #16
 800a6b6:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a6ba:	8003      	strh	r3, [r0, #0]
 800a6bc:	2520      	movs	r5, #32
 800a6be:	2414      	movs	r4, #20
 800a6c0:	4b06      	ldr	r3, [pc, #24]	; (800a6dc <arm_rfft_32_fast_init_f32+0x30>)
 800a6c2:	8205      	strh	r5, [r0, #16]
 800a6c4:	8184      	strh	r4, [r0, #12]
 800a6c6:	6143      	str	r3, [r0, #20]
 800a6c8:	bc30      	pop	{r4, r5}
 800a6ca:	2000      	movs	r0, #0
 800a6cc:	4770      	bx	lr
 800a6ce:	f04f 30ff 	mov.w	r0, #4294967295
 800a6d2:	4770      	bx	lr
 800a6d4:	080114b0 	.word	0x080114b0
 800a6d8:	08015de8 	.word	0x08015de8
 800a6dc:	0801eb68 	.word	0x0801eb68

0800a6e0 <arm_rfft_64_fast_init_f32>:
 800a6e0:	b178      	cbz	r0, 800a702 <arm_rfft_64_fast_init_f32+0x22>
 800a6e2:	b430      	push	{r4, r5}
 800a6e4:	4908      	ldr	r1, [pc, #32]	; (800a708 <arm_rfft_64_fast_init_f32+0x28>)
 800a6e6:	4a09      	ldr	r2, [pc, #36]	; (800a70c <arm_rfft_64_fast_init_f32+0x2c>)
 800a6e8:	2320      	movs	r3, #32
 800a6ea:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a6ee:	8003      	strh	r3, [r0, #0]
 800a6f0:	2540      	movs	r5, #64	; 0x40
 800a6f2:	2430      	movs	r4, #48	; 0x30
 800a6f4:	4b06      	ldr	r3, [pc, #24]	; (800a710 <arm_rfft_64_fast_init_f32+0x30>)
 800a6f6:	8205      	strh	r5, [r0, #16]
 800a6f8:	8184      	strh	r4, [r0, #12]
 800a6fa:	6143      	str	r3, [r0, #20]
 800a6fc:	bc30      	pop	{r4, r5}
 800a6fe:	2000      	movs	r0, #0
 800a700:	4770      	bx	lr
 800a702:	f04f 30ff 	mov.w	r0, #4294967295
 800a706:	4770      	bx	lr
 800a708:	08013608 	.word	0x08013608
 800a70c:	0801a668 	.word	0x0801a668
 800a710:	080233e8 	.word	0x080233e8

0800a714 <arm_rfft_256_fast_init_f32>:
 800a714:	b180      	cbz	r0, 800a738 <arm_rfft_256_fast_init_f32+0x24>
 800a716:	b430      	push	{r4, r5}
 800a718:	4909      	ldr	r1, [pc, #36]	; (800a740 <arm_rfft_256_fast_init_f32+0x2c>)
 800a71a:	4a0a      	ldr	r2, [pc, #40]	; (800a744 <arm_rfft_256_fast_init_f32+0x30>)
 800a71c:	2380      	movs	r3, #128	; 0x80
 800a71e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a722:	8003      	strh	r3, [r0, #0]
 800a724:	f44f 7580 	mov.w	r5, #256	; 0x100
 800a728:	24d0      	movs	r4, #208	; 0xd0
 800a72a:	4b07      	ldr	r3, [pc, #28]	; (800a748 <arm_rfft_256_fast_init_f32+0x34>)
 800a72c:	8205      	strh	r5, [r0, #16]
 800a72e:	8184      	strh	r4, [r0, #12]
 800a730:	6143      	str	r3, [r0, #20]
 800a732:	bc30      	pop	{r4, r5}
 800a734:	2000      	movs	r0, #0
 800a736:	4770      	bx	lr
 800a738:	f04f 30ff 	mov.w	r0, #4294967295
 800a73c:	4770      	bx	lr
 800a73e:	bf00      	nop
 800a740:	08011310 	.word	0x08011310
 800a744:	080159e8 	.word	0x080159e8
 800a748:	0801e768 	.word	0x0801e768

0800a74c <arm_rfft_512_fast_init_f32>:
 800a74c:	b190      	cbz	r0, 800a774 <arm_rfft_512_fast_init_f32+0x28>
 800a74e:	b430      	push	{r4, r5}
 800a750:	490a      	ldr	r1, [pc, #40]	; (800a77c <arm_rfft_512_fast_init_f32+0x30>)
 800a752:	4a0b      	ldr	r2, [pc, #44]	; (800a780 <arm_rfft_512_fast_init_f32+0x34>)
 800a754:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a758:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a75c:	8003      	strh	r3, [r0, #0]
 800a75e:	f44f 7500 	mov.w	r5, #512	; 0x200
 800a762:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800a766:	4b07      	ldr	r3, [pc, #28]	; (800a784 <arm_rfft_512_fast_init_f32+0x38>)
 800a768:	8205      	strh	r5, [r0, #16]
 800a76a:	8184      	strh	r4, [r0, #12]
 800a76c:	6143      	str	r3, [r0, #20]
 800a76e:	bc30      	pop	{r4, r5}
 800a770:	2000      	movs	r0, #0
 800a772:	4770      	bx	lr
 800a774:	f04f 30ff 	mov.w	r0, #4294967295
 800a778:	4770      	bx	lr
 800a77a:	bf00      	nop
 800a77c:	08013298 	.word	0x08013298
 800a780:	08019e68 	.word	0x08019e68
 800a784:	08022be8 	.word	0x08022be8

0800a788 <arm_rfft_1024_fast_init_f32>:
 800a788:	b190      	cbz	r0, 800a7b0 <arm_rfft_1024_fast_init_f32+0x28>
 800a78a:	b430      	push	{r4, r5}
 800a78c:	490a      	ldr	r1, [pc, #40]	; (800a7b8 <arm_rfft_1024_fast_init_f32+0x30>)
 800a78e:	4a0b      	ldr	r2, [pc, #44]	; (800a7bc <arm_rfft_1024_fast_init_f32+0x34>)
 800a790:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a794:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a798:	8003      	strh	r3, [r0, #0]
 800a79a:	f44f 6580 	mov.w	r5, #1024	; 0x400
 800a79e:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800a7a2:	4b07      	ldr	r3, [pc, #28]	; (800a7c0 <arm_rfft_1024_fast_init_f32+0x38>)
 800a7a4:	8205      	strh	r5, [r0, #16]
 800a7a6:	8184      	strh	r4, [r0, #12]
 800a7a8:	6143      	str	r3, [r0, #20]
 800a7aa:	bc30      	pop	{r4, r5}
 800a7ac:	2000      	movs	r0, #0
 800a7ae:	4770      	bx	lr
 800a7b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a7b4:	4770      	bx	lr
 800a7b6:	bf00      	nop
 800a7b8:	08013668 	.word	0x08013668
 800a7bc:	0801a768 	.word	0x0801a768
 800a7c0:	0801b768 	.word	0x0801b768

0800a7c4 <arm_rfft_2048_fast_init_f32>:
 800a7c4:	b190      	cbz	r0, 800a7ec <arm_rfft_2048_fast_init_f32+0x28>
 800a7c6:	b430      	push	{r4, r5}
 800a7c8:	490a      	ldr	r1, [pc, #40]	; (800a7f4 <arm_rfft_2048_fast_init_f32+0x30>)
 800a7ca:	4a0b      	ldr	r2, [pc, #44]	; (800a7f8 <arm_rfft_2048_fast_init_f32+0x34>)
 800a7cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7d0:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a7d4:	8003      	strh	r3, [r0, #0]
 800a7d6:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800a7da:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 800a7de:	4b07      	ldr	r3, [pc, #28]	; (800a7fc <arm_rfft_2048_fast_init_f32+0x38>)
 800a7e0:	8205      	strh	r5, [r0, #16]
 800a7e2:	8184      	strh	r4, [r0, #12]
 800a7e4:	6143      	str	r3, [r0, #20]
 800a7e6:	bc30      	pop	{r4, r5}
 800a7e8:	2000      	movs	r0, #0
 800a7ea:	4770      	bx	lr
 800a7ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a7f0:	4770      	bx	lr
 800a7f2:	bf00      	nop
 800a7f4:	08010500 	.word	0x08010500
 800a7f8:	080139e8 	.word	0x080139e8
 800a7fc:	0801c768 	.word	0x0801c768

0800a800 <arm_rfft_4096_fast_init_f32>:
 800a800:	b190      	cbz	r0, 800a828 <arm_rfft_4096_fast_init_f32+0x28>
 800a802:	b430      	push	{r4, r5}
 800a804:	490a      	ldr	r1, [pc, #40]	; (800a830 <arm_rfft_4096_fast_init_f32+0x30>)
 800a806:	4a0b      	ldr	r2, [pc, #44]	; (800a834 <arm_rfft_4096_fast_init_f32+0x34>)
 800a808:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a80c:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a810:	8003      	strh	r3, [r0, #0]
 800a812:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 800a816:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 800a81a:	4b07      	ldr	r3, [pc, #28]	; (800a838 <arm_rfft_4096_fast_init_f32+0x38>)
 800a81c:	8205      	strh	r5, [r0, #16]
 800a81e:	8184      	strh	r4, [r0, #12]
 800a820:	6143      	str	r3, [r0, #20]
 800a822:	bc30      	pop	{r4, r5}
 800a824:	2000      	movs	r0, #0
 800a826:	4770      	bx	lr
 800a828:	f04f 30ff 	mov.w	r0, #4294967295
 800a82c:	4770      	bx	lr
 800a82e:	bf00      	nop
 800a830:	080114d8 	.word	0x080114d8
 800a834:	08015e68 	.word	0x08015e68
 800a838:	0801ebe8 	.word	0x0801ebe8

0800a83c <arm_rfft_fast_init_f32>:
 800a83c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a840:	d01f      	beq.n	800a882 <arm_rfft_fast_init_f32+0x46>
 800a842:	d90b      	bls.n	800a85c <arm_rfft_fast_init_f32+0x20>
 800a844:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800a848:	d019      	beq.n	800a87e <arm_rfft_fast_init_f32+0x42>
 800a84a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800a84e:	d012      	beq.n	800a876 <arm_rfft_fast_init_f32+0x3a>
 800a850:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a854:	d00d      	beq.n	800a872 <arm_rfft_fast_init_f32+0x36>
 800a856:	f04f 30ff 	mov.w	r0, #4294967295
 800a85a:	4770      	bx	lr
 800a85c:	2940      	cmp	r1, #64	; 0x40
 800a85e:	d00c      	beq.n	800a87a <arm_rfft_fast_init_f32+0x3e>
 800a860:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800a864:	d003      	beq.n	800a86e <arm_rfft_fast_init_f32+0x32>
 800a866:	2920      	cmp	r1, #32
 800a868:	d1f5      	bne.n	800a856 <arm_rfft_fast_init_f32+0x1a>
 800a86a:	4b07      	ldr	r3, [pc, #28]	; (800a888 <arm_rfft_fast_init_f32+0x4c>)
 800a86c:	4718      	bx	r3
 800a86e:	4b07      	ldr	r3, [pc, #28]	; (800a88c <arm_rfft_fast_init_f32+0x50>)
 800a870:	4718      	bx	r3
 800a872:	4b07      	ldr	r3, [pc, #28]	; (800a890 <arm_rfft_fast_init_f32+0x54>)
 800a874:	4718      	bx	r3
 800a876:	4b07      	ldr	r3, [pc, #28]	; (800a894 <arm_rfft_fast_init_f32+0x58>)
 800a878:	4718      	bx	r3
 800a87a:	4b07      	ldr	r3, [pc, #28]	; (800a898 <arm_rfft_fast_init_f32+0x5c>)
 800a87c:	e7f6      	b.n	800a86c <arm_rfft_fast_init_f32+0x30>
 800a87e:	4b07      	ldr	r3, [pc, #28]	; (800a89c <arm_rfft_fast_init_f32+0x60>)
 800a880:	e7f4      	b.n	800a86c <arm_rfft_fast_init_f32+0x30>
 800a882:	4b07      	ldr	r3, [pc, #28]	; (800a8a0 <arm_rfft_fast_init_f32+0x64>)
 800a884:	e7f2      	b.n	800a86c <arm_rfft_fast_init_f32+0x30>
 800a886:	bf00      	nop
 800a888:	0800a6ad 	.word	0x0800a6ad
 800a88c:	0800a715 	.word	0x0800a715
 800a890:	0800a789 	.word	0x0800a789
 800a894:	0800a801 	.word	0x0800a801
 800a898:	0800a6e1 	.word	0x0800a6e1
 800a89c:	0800a7c5 	.word	0x0800a7c5
 800a8a0:	0800a74d 	.word	0x0800a74d

0800a8a4 <stage_rfft_f32>:
 800a8a4:	b410      	push	{r4}
 800a8a6:	edd1 7a00 	vldr	s15, [r1]
 800a8aa:	ed91 7a01 	vldr	s14, [r1, #4]
 800a8ae:	8804      	ldrh	r4, [r0, #0]
 800a8b0:	6940      	ldr	r0, [r0, #20]
 800a8b2:	ee37 7a07 	vadd.f32	s14, s14, s14
 800a8b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a8ba:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 800a8be:	ee77 6a87 	vadd.f32	s13, s15, s14
 800a8c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a8c6:	3c01      	subs	r4, #1
 800a8c8:	ee26 7a84 	vmul.f32	s14, s13, s8
 800a8cc:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a8d0:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 800a8d4:	ed82 7a00 	vstr	s14, [r2]
 800a8d8:	edc2 7a01 	vstr	s15, [r2, #4]
 800a8dc:	3010      	adds	r0, #16
 800a8de:	3210      	adds	r2, #16
 800a8e0:	3b08      	subs	r3, #8
 800a8e2:	3110      	adds	r1, #16
 800a8e4:	ed11 5a02 	vldr	s10, [r1, #-8]
 800a8e8:	ed93 7a02 	vldr	s14, [r3, #8]
 800a8ec:	ed50 6a02 	vldr	s13, [r0, #-8]
 800a8f0:	edd3 4a03 	vldr	s9, [r3, #12]
 800a8f4:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a8f8:	ed10 6a01 	vldr	s12, [r0, #-4]
 800a8fc:	ee77 5a45 	vsub.f32	s11, s14, s10
 800a900:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a904:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800a908:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800a90c:	ee66 5a25 	vmul.f32	s11, s12, s11
 800a910:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800a914:	ee37 7a23 	vadd.f32	s14, s14, s7
 800a918:	ee66 6a85 	vmul.f32	s13, s13, s10
 800a91c:	ee26 6a05 	vmul.f32	s12, s12, s10
 800a920:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a924:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a928:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a92c:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a930:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a934:	3c01      	subs	r4, #1
 800a936:	ed02 7a02 	vstr	s14, [r2, #-8]
 800a93a:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a93e:	f1a3 0308 	sub.w	r3, r3, #8
 800a942:	f101 0108 	add.w	r1, r1, #8
 800a946:	f100 0008 	add.w	r0, r0, #8
 800a94a:	f102 0208 	add.w	r2, r2, #8
 800a94e:	d1c9      	bne.n	800a8e4 <stage_rfft_f32+0x40>
 800a950:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a954:	4770      	bx	lr
 800a956:	bf00      	nop

0800a958 <merge_rfft_f32>:
 800a958:	b410      	push	{r4}
 800a95a:	edd1 7a00 	vldr	s15, [r1]
 800a95e:	edd1 6a01 	vldr	s13, [r1, #4]
 800a962:	8804      	ldrh	r4, [r0, #0]
 800a964:	6940      	ldr	r0, [r0, #20]
 800a966:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a96a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a96e:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 800a972:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a976:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a97a:	3c01      	subs	r4, #1
 800a97c:	ed82 7a00 	vstr	s14, [r2]
 800a980:	edc2 7a01 	vstr	s15, [r2, #4]
 800a984:	b3dc      	cbz	r4, 800a9fe <merge_rfft_f32+0xa6>
 800a986:	00e3      	lsls	r3, r4, #3
 800a988:	3b08      	subs	r3, #8
 800a98a:	440b      	add	r3, r1
 800a98c:	3010      	adds	r0, #16
 800a98e:	3210      	adds	r2, #16
 800a990:	3110      	adds	r1, #16
 800a992:	ed11 5a02 	vldr	s10, [r1, #-8]
 800a996:	ed93 7a02 	vldr	s14, [r3, #8]
 800a99a:	ed50 6a02 	vldr	s13, [r0, #-8]
 800a99e:	edd3 4a03 	vldr	s9, [r3, #12]
 800a9a2:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a9a6:	ed10 6a01 	vldr	s12, [r0, #-4]
 800a9aa:	ee75 5a47 	vsub.f32	s11, s10, s14
 800a9ae:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a9b2:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800a9b6:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800a9ba:	ee66 5a25 	vmul.f32	s11, s12, s11
 800a9be:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800a9c2:	ee37 7a63 	vsub.f32	s14, s14, s7
 800a9c6:	ee66 6a85 	vmul.f32	s13, s13, s10
 800a9ca:	ee26 6a05 	vmul.f32	s12, s12, s10
 800a9ce:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a9d2:	ee37 7a46 	vsub.f32	s14, s14, s12
 800a9d6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a9da:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a9de:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a9e2:	3c01      	subs	r4, #1
 800a9e4:	ed02 7a02 	vstr	s14, [r2, #-8]
 800a9e8:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a9ec:	f1a3 0308 	sub.w	r3, r3, #8
 800a9f0:	f101 0108 	add.w	r1, r1, #8
 800a9f4:	f100 0008 	add.w	r0, r0, #8
 800a9f8:	f102 0208 	add.w	r2, r2, #8
 800a9fc:	d1c9      	bne.n	800a992 <merge_rfft_f32+0x3a>
 800a9fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa02:	4770      	bx	lr

0800aa04 <arm_rfft_fast_f32>:
 800aa04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa08:	8a05      	ldrh	r5, [r0, #16]
 800aa0a:	086d      	lsrs	r5, r5, #1
 800aa0c:	8005      	strh	r5, [r0, #0]
 800aa0e:	4604      	mov	r4, r0
 800aa10:	4616      	mov	r6, r2
 800aa12:	461d      	mov	r5, r3
 800aa14:	b14b      	cbz	r3, 800aa2a <arm_rfft_fast_f32+0x26>
 800aa16:	f7ff ff9f 	bl	800a958 <merge_rfft_f32>
 800aa1a:	462a      	mov	r2, r5
 800aa1c:	4631      	mov	r1, r6
 800aa1e:	4620      	mov	r0, r4
 800aa20:	2301      	movs	r3, #1
 800aa22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa26:	f000 bb33 	b.w	800b090 <arm_cfft_f32>
 800aa2a:	460f      	mov	r7, r1
 800aa2c:	461a      	mov	r2, r3
 800aa2e:	2301      	movs	r3, #1
 800aa30:	f000 fb2e 	bl	800b090 <arm_cfft_f32>
 800aa34:	4632      	mov	r2, r6
 800aa36:	4639      	mov	r1, r7
 800aa38:	4620      	mov	r0, r4
 800aa3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa3e:	f7ff bf31 	b.w	800a8a4 <stage_rfft_f32>
 800aa42:	bf00      	nop

0800aa44 <arm_cfft_radix8by2_f32>:
 800aa44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa48:	ed2d 8b08 	vpush	{d8-d11}
 800aa4c:	4607      	mov	r7, r0
 800aa4e:	4608      	mov	r0, r1
 800aa50:	f8b7 c000 	ldrh.w	ip, [r7]
 800aa54:	687a      	ldr	r2, [r7, #4]
 800aa56:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800aa5a:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800aa5e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800aa62:	f000 80b0 	beq.w	800abc6 <arm_cfft_radix8by2_f32+0x182>
 800aa66:	008c      	lsls	r4, r1, #2
 800aa68:	3410      	adds	r4, #16
 800aa6a:	f100 0310 	add.w	r3, r0, #16
 800aa6e:	1906      	adds	r6, r0, r4
 800aa70:	3210      	adds	r2, #16
 800aa72:	4444      	add	r4, r8
 800aa74:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800aa78:	f108 0510 	add.w	r5, r8, #16
 800aa7c:	ed15 2a04 	vldr	s4, [r5, #-16]
 800aa80:	ed55 2a03 	vldr	s5, [r5, #-12]
 800aa84:	ed54 4a04 	vldr	s9, [r4, #-16]
 800aa88:	ed14 4a03 	vldr	s8, [r4, #-12]
 800aa8c:	ed14 6a02 	vldr	s12, [r4, #-8]
 800aa90:	ed54 5a01 	vldr	s11, [r4, #-4]
 800aa94:	ed53 3a04 	vldr	s7, [r3, #-16]
 800aa98:	ed15 0a02 	vldr	s0, [r5, #-8]
 800aa9c:	ed55 0a01 	vldr	s1, [r5, #-4]
 800aaa0:	ed56 6a04 	vldr	s13, [r6, #-16]
 800aaa4:	ed16 3a03 	vldr	s6, [r6, #-12]
 800aaa8:	ed13 7a03 	vldr	s14, [r3, #-12]
 800aaac:	ed13 5a02 	vldr	s10, [r3, #-8]
 800aab0:	ed53 7a01 	vldr	s15, [r3, #-4]
 800aab4:	ed16 1a02 	vldr	s2, [r6, #-8]
 800aab8:	ed56 1a01 	vldr	s3, [r6, #-4]
 800aabc:	ee73 ba82 	vadd.f32	s23, s7, s4
 800aac0:	ee37 ba22 	vadd.f32	s22, s14, s5
 800aac4:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800aac8:	ee33 9a04 	vadd.f32	s18, s6, s8
 800aacc:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800aad0:	ee75 aa00 	vadd.f32	s21, s10, s0
 800aad4:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800aad8:	ee71 8a06 	vadd.f32	s17, s2, s12
 800aadc:	ed43 ba04 	vstr	s23, [r3, #-16]
 800aae0:	ed03 ba03 	vstr	s22, [r3, #-12]
 800aae4:	ed43 aa02 	vstr	s21, [r3, #-8]
 800aae8:	ed03 aa01 	vstr	s20, [r3, #-4]
 800aaec:	ed06 8a01 	vstr	s16, [r6, #-4]
 800aaf0:	ed46 9a04 	vstr	s19, [r6, #-16]
 800aaf4:	ed06 9a03 	vstr	s18, [r6, #-12]
 800aaf8:	ed46 8a02 	vstr	s17, [r6, #-8]
 800aafc:	ee37 7a62 	vsub.f32	s14, s14, s5
 800ab00:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800ab04:	ee34 4a43 	vsub.f32	s8, s8, s6
 800ab08:	ed52 6a03 	vldr	s13, [r2, #-12]
 800ab0c:	ed12 3a04 	vldr	s6, [r2, #-16]
 800ab10:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800ab14:	ee27 8a26 	vmul.f32	s16, s14, s13
 800ab18:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800ab1c:	ee23 2a83 	vmul.f32	s4, s7, s6
 800ab20:	ee64 4a83 	vmul.f32	s9, s9, s6
 800ab24:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800ab28:	ee27 7a03 	vmul.f32	s14, s14, s6
 800ab2c:	ee64 6a26 	vmul.f32	s13, s8, s13
 800ab30:	ee24 4a03 	vmul.f32	s8, s8, s6
 800ab34:	ee37 7a63 	vsub.f32	s14, s14, s7
 800ab38:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800ab3c:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800ab40:	ee32 3a08 	vadd.f32	s6, s4, s16
 800ab44:	ed05 7a03 	vstr	s14, [r5, #-12]
 800ab48:	ed05 3a04 	vstr	s6, [r5, #-16]
 800ab4c:	ed04 4a04 	vstr	s8, [r4, #-16]
 800ab50:	ed44 6a03 	vstr	s13, [r4, #-12]
 800ab54:	ed12 7a01 	vldr	s14, [r2, #-4]
 800ab58:	ee76 6a41 	vsub.f32	s13, s12, s2
 800ab5c:	ee35 5a40 	vsub.f32	s10, s10, s0
 800ab60:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800ab64:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ab68:	ed52 5a02 	vldr	s11, [r2, #-8]
 800ab6c:	ee67 3a87 	vmul.f32	s7, s15, s14
 800ab70:	ee66 4a87 	vmul.f32	s9, s13, s14
 800ab74:	ee25 4a25 	vmul.f32	s8, s10, s11
 800ab78:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800ab7c:	ee25 5a07 	vmul.f32	s10, s10, s14
 800ab80:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800ab84:	ee26 7a07 	vmul.f32	s14, s12, s14
 800ab88:	ee26 6a25 	vmul.f32	s12, s12, s11
 800ab8c:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800ab90:	ee74 5a23 	vadd.f32	s11, s8, s7
 800ab94:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800ab98:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ab9c:	3310      	adds	r3, #16
 800ab9e:	4563      	cmp	r3, ip
 800aba0:	ed45 5a02 	vstr	s11, [r5, #-8]
 800aba4:	f106 0610 	add.w	r6, r6, #16
 800aba8:	ed45 7a01 	vstr	s15, [r5, #-4]
 800abac:	f102 0210 	add.w	r2, r2, #16
 800abb0:	ed04 6a02 	vstr	s12, [r4, #-8]
 800abb4:	ed04 7a01 	vstr	s14, [r4, #-4]
 800abb8:	f105 0510 	add.w	r5, r5, #16
 800abbc:	f104 0410 	add.w	r4, r4, #16
 800abc0:	f47f af5c 	bne.w	800aa7c <arm_cfft_radix8by2_f32+0x38>
 800abc4:	687a      	ldr	r2, [r7, #4]
 800abc6:	b28c      	uxth	r4, r1
 800abc8:	4621      	mov	r1, r4
 800abca:	2302      	movs	r3, #2
 800abcc:	f000 fc60 	bl	800b490 <arm_radix8_butterfly_f32>
 800abd0:	ecbd 8b08 	vpop	{d8-d11}
 800abd4:	4621      	mov	r1, r4
 800abd6:	687a      	ldr	r2, [r7, #4]
 800abd8:	4640      	mov	r0, r8
 800abda:	2302      	movs	r3, #2
 800abdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abe0:	f000 bc56 	b.w	800b490 <arm_radix8_butterfly_f32>

0800abe4 <arm_cfft_radix8by4_f32>:
 800abe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abe8:	ed2d 8b0a 	vpush	{d8-d12}
 800abec:	b08d      	sub	sp, #52	; 0x34
 800abee:	460d      	mov	r5, r1
 800abf0:	910b      	str	r1, [sp, #44]	; 0x2c
 800abf2:	8801      	ldrh	r1, [r0, #0]
 800abf4:	6842      	ldr	r2, [r0, #4]
 800abf6:	900a      	str	r0, [sp, #40]	; 0x28
 800abf8:	0849      	lsrs	r1, r1, #1
 800abfa:	008b      	lsls	r3, r1, #2
 800abfc:	18ee      	adds	r6, r5, r3
 800abfe:	18f0      	adds	r0, r6, r3
 800ac00:	edd0 5a00 	vldr	s11, [r0]
 800ac04:	edd5 7a00 	vldr	s15, [r5]
 800ac08:	ed96 7a00 	vldr	s14, [r6]
 800ac0c:	edd0 3a01 	vldr	s7, [r0, #4]
 800ac10:	ed96 4a01 	vldr	s8, [r6, #4]
 800ac14:	ed95 5a01 	vldr	s10, [r5, #4]
 800ac18:	9008      	str	r0, [sp, #32]
 800ac1a:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800ac1e:	18c7      	adds	r7, r0, r3
 800ac20:	edd7 4a00 	vldr	s9, [r7]
 800ac24:	ed97 3a01 	vldr	s6, [r7, #4]
 800ac28:	9701      	str	r7, [sp, #4]
 800ac2a:	ee77 6a06 	vadd.f32	s13, s14, s12
 800ac2e:	462c      	mov	r4, r5
 800ac30:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800ac34:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800ac38:	ee16 ca90 	vmov	ip, s13
 800ac3c:	f844 cb08 	str.w	ip, [r4], #8
 800ac40:	ee75 6a23 	vadd.f32	s13, s10, s7
 800ac44:	edd6 5a01 	vldr	s11, [r6, #4]
 800ac48:	edd7 2a01 	vldr	s5, [r7, #4]
 800ac4c:	9404      	str	r4, [sp, #16]
 800ac4e:	ee35 5a63 	vsub.f32	s10, s10, s7
 800ac52:	ee74 3a27 	vadd.f32	s7, s8, s15
 800ac56:	ee36 6a47 	vsub.f32	s12, s12, s14
 800ac5a:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800ac5e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800ac62:	0849      	lsrs	r1, r1, #1
 800ac64:	f102 0e08 	add.w	lr, r2, #8
 800ac68:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800ac6c:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800ac70:	9109      	str	r1, [sp, #36]	; 0x24
 800ac72:	ee35 4a47 	vsub.f32	s8, s10, s14
 800ac76:	f1a1 0902 	sub.w	r9, r1, #2
 800ac7a:	f8cd e00c 	str.w	lr, [sp, #12]
 800ac7e:	4631      	mov	r1, r6
 800ac80:	ee13 ea90 	vmov	lr, s7
 800ac84:	ee36 6a64 	vsub.f32	s12, s12, s9
 800ac88:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800ac8c:	4604      	mov	r4, r0
 800ac8e:	edc5 5a01 	vstr	s11, [r5, #4]
 800ac92:	ee37 7a05 	vadd.f32	s14, s14, s10
 800ac96:	f841 eb08 	str.w	lr, [r1], #8
 800ac9a:	ee34 5a24 	vadd.f32	s10, s8, s9
 800ac9e:	ee16 ea10 	vmov	lr, s12
 800aca2:	ed86 5a01 	vstr	s10, [r6, #4]
 800aca6:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800acaa:	f844 eb08 	str.w	lr, [r4], #8
 800acae:	ee77 7a83 	vadd.f32	s15, s15, s6
 800acb2:	edc0 6a01 	vstr	s13, [r0, #4]
 800acb6:	9405      	str	r4, [sp, #20]
 800acb8:	4604      	mov	r4, r0
 800acba:	ee17 0a90 	vmov	r0, s15
 800acbe:	9106      	str	r1, [sp, #24]
 800acc0:	ee37 7a64 	vsub.f32	s14, s14, s9
 800acc4:	f102 0110 	add.w	r1, r2, #16
 800acc8:	46bc      	mov	ip, r7
 800acca:	9100      	str	r1, [sp, #0]
 800accc:	f847 0b08 	str.w	r0, [r7], #8
 800acd0:	f102 0118 	add.w	r1, r2, #24
 800acd4:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800acd8:	9102      	str	r1, [sp, #8]
 800acda:	ed8c 7a01 	vstr	s14, [ip, #4]
 800acde:	9007      	str	r0, [sp, #28]
 800ace0:	f000 8134 	beq.w	800af4c <arm_cfft_radix8by4_f32+0x368>
 800ace4:	f102 0920 	add.w	r9, r2, #32
 800ace8:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800acec:	9a01      	ldr	r2, [sp, #4]
 800acee:	f8dd a000 	ldr.w	sl, [sp]
 800acf2:	3b0c      	subs	r3, #12
 800acf4:	4683      	mov	fp, r0
 800acf6:	4463      	add	r3, ip
 800acf8:	f105 0e10 	add.w	lr, r5, #16
 800acfc:	f1a4 010c 	sub.w	r1, r4, #12
 800ad00:	f104 0510 	add.w	r5, r4, #16
 800ad04:	f1a6 0c0c 	sub.w	ip, r6, #12
 800ad08:	f1a2 040c 	sub.w	r4, r2, #12
 800ad0c:	f106 0010 	add.w	r0, r6, #16
 800ad10:	3210      	adds	r2, #16
 800ad12:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800ad16:	ed55 5a02 	vldr	s11, [r5, #-8]
 800ad1a:	ed50 7a02 	vldr	s15, [r0, #-8]
 800ad1e:	ed52 1a02 	vldr	s3, [r2, #-8]
 800ad22:	ed55 6a01 	vldr	s13, [r5, #-4]
 800ad26:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800ad2a:	ed12 1a01 	vldr	s2, [r2, #-4]
 800ad2e:	ed10 8a01 	vldr	s16, [r0, #-4]
 800ad32:	ee35 4a25 	vadd.f32	s8, s10, s11
 800ad36:	ee30 6a26 	vadd.f32	s12, s0, s13
 800ad3a:	ee37 7a84 	vadd.f32	s14, s15, s8
 800ad3e:	ee30 0a66 	vsub.f32	s0, s0, s13
 800ad42:	ee37 7a21 	vadd.f32	s14, s14, s3
 800ad46:	ee75 5a65 	vsub.f32	s11, s10, s11
 800ad4a:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800ad4e:	ed10 7a01 	vldr	s14, [r0, #-4]
 800ad52:	ed52 6a01 	vldr	s13, [r2, #-4]
 800ad56:	ee36 7a07 	vadd.f32	s14, s12, s14
 800ad5a:	ee78 aa25 	vadd.f32	s21, s16, s11
 800ad5e:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ad62:	ee70 3a67 	vsub.f32	s7, s0, s15
 800ad66:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800ad6a:	ed94 7a02 	vldr	s14, [r4, #8]
 800ad6e:	ed9c 2a02 	vldr	s4, [ip, #8]
 800ad72:	ed91 ba02 	vldr	s22, [r1, #8]
 800ad76:	edd3 9a02 	vldr	s19, [r3, #8]
 800ad7a:	edd4 2a01 	vldr	s5, [r4, #4]
 800ad7e:	ed9c 9a01 	vldr	s18, [ip, #4]
 800ad82:	ed93 5a01 	vldr	s10, [r3, #4]
 800ad86:	edd1 0a01 	vldr	s1, [r1, #4]
 800ad8a:	ee72 6a07 	vadd.f32	s13, s4, s14
 800ad8e:	ee32 2a47 	vsub.f32	s4, s4, s14
 800ad92:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800ad96:	ee79 4a22 	vadd.f32	s9, s18, s5
 800ad9a:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800ad9e:	ee79 2a62 	vsub.f32	s5, s18, s5
 800ada2:	ed8c 7a02 	vstr	s14, [ip, #8]
 800ada6:	ed91 7a01 	vldr	s14, [r1, #4]
 800adaa:	edd3 8a01 	vldr	s17, [r3, #4]
 800adae:	ee34 7a87 	vadd.f32	s14, s9, s14
 800adb2:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800adb6:	ee37 7a28 	vadd.f32	s14, s14, s17
 800adba:	ee32 9a60 	vsub.f32	s18, s4, s1
 800adbe:	ed8c 7a01 	vstr	s14, [ip, #4]
 800adc2:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800adc6:	ed1a aa02 	vldr	s20, [sl, #-8]
 800adca:	ee73 8a22 	vadd.f32	s17, s6, s5
 800adce:	ee39 9a05 	vadd.f32	s18, s18, s10
 800add2:	ee7a aac1 	vsub.f32	s21, s21, s2
 800add6:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800adda:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800adde:	ee69 ba07 	vmul.f32	s23, s18, s14
 800ade2:	ee6a aa87 	vmul.f32	s21, s21, s14
 800ade6:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800adea:	ee63 ca87 	vmul.f32	s25, s7, s14
 800adee:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800adf2:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800adf6:	ee68 8a87 	vmul.f32	s17, s17, s14
 800adfa:	ee73 3aea 	vsub.f32	s7, s7, s21
 800adfe:	ee78 8a89 	vadd.f32	s17, s17, s18
 800ae02:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800ae06:	ee3b aaca 	vsub.f32	s20, s23, s20
 800ae0a:	ee34 4a67 	vsub.f32	s8, s8, s15
 800ae0e:	ee76 6acb 	vsub.f32	s13, s13, s22
 800ae12:	ee36 6a48 	vsub.f32	s12, s12, s16
 800ae16:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800ae1a:	ed00 7a02 	vstr	s14, [r0, #-8]
 800ae1e:	ed40 3a01 	vstr	s7, [r0, #-4]
 800ae22:	edc1 8a01 	vstr	s17, [r1, #4]
 800ae26:	ed81 aa02 	vstr	s20, [r1, #8]
 800ae2a:	ed59 3a04 	vldr	s7, [r9, #-16]
 800ae2e:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800ae32:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800ae36:	ed59 6a03 	vldr	s13, [r9, #-12]
 800ae3a:	ee34 4a61 	vsub.f32	s8, s8, s3
 800ae3e:	ee36 6a41 	vsub.f32	s12, s12, s2
 800ae42:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800ae46:	ee66 9a26 	vmul.f32	s19, s12, s13
 800ae4a:	ee24 9a23 	vmul.f32	s18, s8, s7
 800ae4e:	ee26 6a23 	vmul.f32	s12, s12, s7
 800ae52:	ee24 4a26 	vmul.f32	s8, s8, s13
 800ae56:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ae5a:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800ae5e:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800ae62:	ee36 6a44 	vsub.f32	s12, s12, s8
 800ae66:	ee37 7a64 	vsub.f32	s14, s14, s9
 800ae6a:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800ae6e:	ee79 3a29 	vadd.f32	s7, s18, s19
 800ae72:	ee75 6a60 	vsub.f32	s13, s10, s1
 800ae76:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800ae7a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ae7e:	ed45 3a02 	vstr	s7, [r5, #-8]
 800ae82:	ed05 6a01 	vstr	s12, [r5, #-4]
 800ae86:	ed84 7a01 	vstr	s14, [r4, #4]
 800ae8a:	ed84 4a02 	vstr	s8, [r4, #8]
 800ae8e:	ee35 6a81 	vadd.f32	s12, s11, s2
 800ae92:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800ae96:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 800ae9a:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 800ae9e:	ee33 3a62 	vsub.f32	s6, s6, s5
 800aea2:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800aea6:	ee67 2a26 	vmul.f32	s5, s14, s13
 800aeaa:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800aeae:	ee26 5a25 	vmul.f32	s10, s12, s11
 800aeb2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800aeb6:	ee26 6a26 	vmul.f32	s12, s12, s13
 800aeba:	ee27 7a25 	vmul.f32	s14, s14, s11
 800aebe:	ee63 6a26 	vmul.f32	s13, s6, s13
 800aec2:	ee23 3a25 	vmul.f32	s6, s6, s11
 800aec6:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800aeca:	ee75 5a24 	vadd.f32	s11, s10, s9
 800aece:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800aed2:	ee36 7a87 	vadd.f32	s14, s13, s14
 800aed6:	f1bb 0b01 	subs.w	fp, fp, #1
 800aeda:	ed42 5a02 	vstr	s11, [r2, #-8]
 800aede:	ed42 7a01 	vstr	s15, [r2, #-4]
 800aee2:	f10e 0e08 	add.w	lr, lr, #8
 800aee6:	ed83 3a02 	vstr	s6, [r3, #8]
 800aeea:	ed83 7a01 	vstr	s14, [r3, #4]
 800aeee:	f1ac 0c08 	sub.w	ip, ip, #8
 800aef2:	f10a 0a08 	add.w	sl, sl, #8
 800aef6:	f100 0008 	add.w	r0, r0, #8
 800aefa:	f1a1 0108 	sub.w	r1, r1, #8
 800aefe:	f109 0910 	add.w	r9, r9, #16
 800af02:	f105 0508 	add.w	r5, r5, #8
 800af06:	f1a4 0408 	sub.w	r4, r4, #8
 800af0a:	f108 0818 	add.w	r8, r8, #24
 800af0e:	f102 0208 	add.w	r2, r2, #8
 800af12:	f1a3 0308 	sub.w	r3, r3, #8
 800af16:	f47f aefc 	bne.w	800ad12 <arm_cfft_radix8by4_f32+0x12e>
 800af1a:	9907      	ldr	r1, [sp, #28]
 800af1c:	9800      	ldr	r0, [sp, #0]
 800af1e:	00cb      	lsls	r3, r1, #3
 800af20:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800af24:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800af28:	9100      	str	r1, [sp, #0]
 800af2a:	9904      	ldr	r1, [sp, #16]
 800af2c:	4419      	add	r1, r3
 800af2e:	9104      	str	r1, [sp, #16]
 800af30:	9903      	ldr	r1, [sp, #12]
 800af32:	4419      	add	r1, r3
 800af34:	9103      	str	r1, [sp, #12]
 800af36:	9906      	ldr	r1, [sp, #24]
 800af38:	4419      	add	r1, r3
 800af3a:	9106      	str	r1, [sp, #24]
 800af3c:	9905      	ldr	r1, [sp, #20]
 800af3e:	441f      	add	r7, r3
 800af40:	4419      	add	r1, r3
 800af42:	9b02      	ldr	r3, [sp, #8]
 800af44:	9105      	str	r1, [sp, #20]
 800af46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af4a:	9302      	str	r3, [sp, #8]
 800af4c:	9904      	ldr	r1, [sp, #16]
 800af4e:	9805      	ldr	r0, [sp, #20]
 800af50:	ed91 4a00 	vldr	s8, [r1]
 800af54:	edd0 6a00 	vldr	s13, [r0]
 800af58:	9b06      	ldr	r3, [sp, #24]
 800af5a:	ed97 3a00 	vldr	s6, [r7]
 800af5e:	edd3 7a00 	vldr	s15, [r3]
 800af62:	edd0 4a01 	vldr	s9, [r0, #4]
 800af66:	edd1 3a01 	vldr	s7, [r1, #4]
 800af6a:	ed97 2a01 	vldr	s4, [r7, #4]
 800af6e:	ed93 7a01 	vldr	s14, [r3, #4]
 800af72:	9a03      	ldr	r2, [sp, #12]
 800af74:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800af78:	ee34 6a26 	vadd.f32	s12, s8, s13
 800af7c:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800af80:	ee37 5a86 	vadd.f32	s10, s15, s12
 800af84:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800af88:	ee35 5a03 	vadd.f32	s10, s10, s6
 800af8c:	ee74 6a66 	vsub.f32	s13, s8, s13
 800af90:	ed81 5a00 	vstr	s10, [r1]
 800af94:	ed93 5a01 	vldr	s10, [r3, #4]
 800af98:	edd7 4a01 	vldr	s9, [r7, #4]
 800af9c:	ee35 5a85 	vadd.f32	s10, s11, s10
 800afa0:	ee37 4a26 	vadd.f32	s8, s14, s13
 800afa4:	ee35 5a24 	vadd.f32	s10, s10, s9
 800afa8:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800afac:	ed81 5a01 	vstr	s10, [r1, #4]
 800afb0:	edd2 1a00 	vldr	s3, [r2]
 800afb4:	edd2 2a01 	vldr	s5, [r2, #4]
 800afb8:	ee34 5a83 	vadd.f32	s10, s9, s6
 800afbc:	ee34 4a42 	vsub.f32	s8, s8, s4
 800afc0:	ee36 6a67 	vsub.f32	s12, s12, s15
 800afc4:	ee64 4a21 	vmul.f32	s9, s8, s3
 800afc8:	ee24 4a22 	vmul.f32	s8, s8, s5
 800afcc:	ee65 2a22 	vmul.f32	s5, s10, s5
 800afd0:	ee25 5a21 	vmul.f32	s10, s10, s3
 800afd4:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800afd8:	ee35 5a44 	vsub.f32	s10, s10, s8
 800afdc:	edc3 2a00 	vstr	s5, [r3]
 800afe0:	ed83 5a01 	vstr	s10, [r3, #4]
 800afe4:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800afe8:	9b00      	ldr	r3, [sp, #0]
 800afea:	ee36 6a43 	vsub.f32	s12, s12, s6
 800afee:	ed93 4a01 	vldr	s8, [r3, #4]
 800aff2:	ed93 5a00 	vldr	s10, [r3]
 800aff6:	9b02      	ldr	r3, [sp, #8]
 800aff8:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800affc:	ee66 4a05 	vmul.f32	s9, s12, s10
 800b000:	ee25 5a85 	vmul.f32	s10, s11, s10
 800b004:	ee26 6a04 	vmul.f32	s12, s12, s8
 800b008:	ee65 5a84 	vmul.f32	s11, s11, s8
 800b00c:	ee35 6a46 	vsub.f32	s12, s10, s12
 800b010:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800b014:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800b018:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800b01c:	ed80 6a01 	vstr	s12, [r0, #4]
 800b020:	edc0 5a00 	vstr	s11, [r0]
 800b024:	edd3 5a01 	vldr	s11, [r3, #4]
 800b028:	edd3 6a00 	vldr	s13, [r3]
 800b02c:	ee37 7a02 	vadd.f32	s14, s14, s4
 800b030:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800b034:	ee27 6a26 	vmul.f32	s12, s14, s13
 800b038:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800b03c:	ee27 7a25 	vmul.f32	s14, s14, s11
 800b040:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b044:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800b048:	ee76 7a27 	vadd.f32	s15, s12, s15
 800b04c:	ed87 7a01 	vstr	s14, [r7, #4]
 800b050:	edc7 7a00 	vstr	s15, [r7]
 800b054:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 800b058:	4621      	mov	r1, r4
 800b05a:	686a      	ldr	r2, [r5, #4]
 800b05c:	2304      	movs	r3, #4
 800b05e:	f000 fa17 	bl	800b490 <arm_radix8_butterfly_f32>
 800b062:	4630      	mov	r0, r6
 800b064:	4621      	mov	r1, r4
 800b066:	686a      	ldr	r2, [r5, #4]
 800b068:	2304      	movs	r3, #4
 800b06a:	f000 fa11 	bl	800b490 <arm_radix8_butterfly_f32>
 800b06e:	9808      	ldr	r0, [sp, #32]
 800b070:	686a      	ldr	r2, [r5, #4]
 800b072:	4621      	mov	r1, r4
 800b074:	2304      	movs	r3, #4
 800b076:	f000 fa0b 	bl	800b490 <arm_radix8_butterfly_f32>
 800b07a:	686a      	ldr	r2, [r5, #4]
 800b07c:	9801      	ldr	r0, [sp, #4]
 800b07e:	4621      	mov	r1, r4
 800b080:	2304      	movs	r3, #4
 800b082:	b00d      	add	sp, #52	; 0x34
 800b084:	ecbd 8b0a 	vpop	{d8-d12}
 800b088:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b08c:	f000 ba00 	b.w	800b490 <arm_radix8_butterfly_f32>

0800b090 <arm_cfft_f32>:
 800b090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b094:	2a01      	cmp	r2, #1
 800b096:	4606      	mov	r6, r0
 800b098:	4617      	mov	r7, r2
 800b09a:	460c      	mov	r4, r1
 800b09c:	4698      	mov	r8, r3
 800b09e:	8805      	ldrh	r5, [r0, #0]
 800b0a0:	d056      	beq.n	800b150 <arm_cfft_f32+0xc0>
 800b0a2:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800b0a6:	d063      	beq.n	800b170 <arm_cfft_f32+0xe0>
 800b0a8:	d916      	bls.n	800b0d8 <arm_cfft_f32+0x48>
 800b0aa:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800b0ae:	d01a      	beq.n	800b0e6 <arm_cfft_f32+0x56>
 800b0b0:	d947      	bls.n	800b142 <arm_cfft_f32+0xb2>
 800b0b2:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800b0b6:	d05b      	beq.n	800b170 <arm_cfft_f32+0xe0>
 800b0b8:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800b0bc:	d105      	bne.n	800b0ca <arm_cfft_f32+0x3a>
 800b0be:	2301      	movs	r3, #1
 800b0c0:	6872      	ldr	r2, [r6, #4]
 800b0c2:	4629      	mov	r1, r5
 800b0c4:	4620      	mov	r0, r4
 800b0c6:	f000 f9e3 	bl	800b490 <arm_radix8_butterfly_f32>
 800b0ca:	f1b8 0f00 	cmp.w	r8, #0
 800b0ce:	d111      	bne.n	800b0f4 <arm_cfft_f32+0x64>
 800b0d0:	2f01      	cmp	r7, #1
 800b0d2:	d016      	beq.n	800b102 <arm_cfft_f32+0x72>
 800b0d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0d8:	2d20      	cmp	r5, #32
 800b0da:	d049      	beq.n	800b170 <arm_cfft_f32+0xe0>
 800b0dc:	d935      	bls.n	800b14a <arm_cfft_f32+0xba>
 800b0de:	2d40      	cmp	r5, #64	; 0x40
 800b0e0:	d0ed      	beq.n	800b0be <arm_cfft_f32+0x2e>
 800b0e2:	2d80      	cmp	r5, #128	; 0x80
 800b0e4:	d1f1      	bne.n	800b0ca <arm_cfft_f32+0x3a>
 800b0e6:	4621      	mov	r1, r4
 800b0e8:	4630      	mov	r0, r6
 800b0ea:	f7ff fcab 	bl	800aa44 <arm_cfft_radix8by2_f32>
 800b0ee:	f1b8 0f00 	cmp.w	r8, #0
 800b0f2:	d0ed      	beq.n	800b0d0 <arm_cfft_f32+0x40>
 800b0f4:	68b2      	ldr	r2, [r6, #8]
 800b0f6:	89b1      	ldrh	r1, [r6, #12]
 800b0f8:	4620      	mov	r0, r4
 800b0fa:	f000 f841 	bl	800b180 <arm_bitreversal_32>
 800b0fe:	2f01      	cmp	r7, #1
 800b100:	d1e8      	bne.n	800b0d4 <arm_cfft_f32+0x44>
 800b102:	ee07 5a90 	vmov	s15, r5
 800b106:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b10a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b10e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b112:	2d00      	cmp	r5, #0
 800b114:	d0de      	beq.n	800b0d4 <arm_cfft_f32+0x44>
 800b116:	f104 0108 	add.w	r1, r4, #8
 800b11a:	2300      	movs	r3, #0
 800b11c:	3301      	adds	r3, #1
 800b11e:	429d      	cmp	r5, r3
 800b120:	f101 0108 	add.w	r1, r1, #8
 800b124:	ed11 7a04 	vldr	s14, [r1, #-16]
 800b128:	ed51 7a03 	vldr	s15, [r1, #-12]
 800b12c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b130:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800b134:	ed01 7a04 	vstr	s14, [r1, #-16]
 800b138:	ed41 7a03 	vstr	s15, [r1, #-12]
 800b13c:	d1ee      	bne.n	800b11c <arm_cfft_f32+0x8c>
 800b13e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b142:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800b146:	d0ba      	beq.n	800b0be <arm_cfft_f32+0x2e>
 800b148:	e7bf      	b.n	800b0ca <arm_cfft_f32+0x3a>
 800b14a:	2d10      	cmp	r5, #16
 800b14c:	d0cb      	beq.n	800b0e6 <arm_cfft_f32+0x56>
 800b14e:	e7bc      	b.n	800b0ca <arm_cfft_f32+0x3a>
 800b150:	b19d      	cbz	r5, 800b17a <arm_cfft_f32+0xea>
 800b152:	f101 030c 	add.w	r3, r1, #12
 800b156:	2200      	movs	r2, #0
 800b158:	ed53 7a02 	vldr	s15, [r3, #-8]
 800b15c:	3201      	adds	r2, #1
 800b15e:	eef1 7a67 	vneg.f32	s15, s15
 800b162:	4295      	cmp	r5, r2
 800b164:	ed43 7a02 	vstr	s15, [r3, #-8]
 800b168:	f103 0308 	add.w	r3, r3, #8
 800b16c:	d1f4      	bne.n	800b158 <arm_cfft_f32+0xc8>
 800b16e:	e798      	b.n	800b0a2 <arm_cfft_f32+0x12>
 800b170:	4621      	mov	r1, r4
 800b172:	4630      	mov	r0, r6
 800b174:	f7ff fd36 	bl	800abe4 <arm_cfft_radix8by4_f32>
 800b178:	e7a7      	b.n	800b0ca <arm_cfft_f32+0x3a>
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d0aa      	beq.n	800b0d4 <arm_cfft_f32+0x44>
 800b17e:	e7b9      	b.n	800b0f4 <arm_cfft_f32+0x64>

0800b180 <arm_bitreversal_32>:
 800b180:	b1e9      	cbz	r1, 800b1be <arm_bitreversal_32+0x3e>
 800b182:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b184:	2500      	movs	r5, #0
 800b186:	f102 0e02 	add.w	lr, r2, #2
 800b18a:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800b18e:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800b192:	08a4      	lsrs	r4, r4, #2
 800b194:	089b      	lsrs	r3, r3, #2
 800b196:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800b19a:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800b19e:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800b1a2:	00a6      	lsls	r6, r4, #2
 800b1a4:	009b      	lsls	r3, r3, #2
 800b1a6:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800b1aa:	3304      	adds	r3, #4
 800b1ac:	1d34      	adds	r4, r6, #4
 800b1ae:	3502      	adds	r5, #2
 800b1b0:	58c6      	ldr	r6, [r0, r3]
 800b1b2:	5907      	ldr	r7, [r0, r4]
 800b1b4:	50c7      	str	r7, [r0, r3]
 800b1b6:	428d      	cmp	r5, r1
 800b1b8:	5106      	str	r6, [r0, r4]
 800b1ba:	d3e6      	bcc.n	800b18a <arm_bitreversal_32+0xa>
 800b1bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1be:	4770      	bx	lr

0800b1c0 <arm_cmplx_mag_f32>:
 800b1c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1c4:	ed2d 8b02 	vpush	{d8}
 800b1c8:	0897      	lsrs	r7, r2, #2
 800b1ca:	b084      	sub	sp, #16
 800b1cc:	d077      	beq.n	800b2be <arm_cmplx_mag_f32+0xfe>
 800b1ce:	f04f 0800 	mov.w	r8, #0
 800b1d2:	f100 0420 	add.w	r4, r0, #32
 800b1d6:	f101 0510 	add.w	r5, r1, #16
 800b1da:	463e      	mov	r6, r7
 800b1dc:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 800b1e0:	ed54 7a07 	vldr	s15, [r4, #-28]	; 0xffffffe4
 800b1e4:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b1e8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b1ec:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b1f0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b1f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1f8:	f2c0 80c5 	blt.w	800b386 <arm_cmplx_mag_f32+0x1c6>
 800b1fc:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b204:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b208:	f100 80cb 	bmi.w	800b3a2 <arm_cmplx_mag_f32+0x1e2>
 800b20c:	ed05 8a04 	vstr	s16, [r5, #-16]
 800b210:	ed14 0a06 	vldr	s0, [r4, #-24]	; 0xffffffe8
 800b214:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 800b218:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b21c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b220:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b224:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b22c:	f2c0 80a8 	blt.w	800b380 <arm_cmplx_mag_f32+0x1c0>
 800b230:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b238:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b23c:	f100 80a8 	bmi.w	800b390 <arm_cmplx_mag_f32+0x1d0>
 800b240:	ed05 8a03 	vstr	s16, [r5, #-12]
 800b244:	ed14 0a04 	vldr	s0, [r4, #-16]
 800b248:	ed54 7a03 	vldr	s15, [r4, #-12]
 800b24c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b250:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b254:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b258:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b25c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b260:	f2c0 808b 	blt.w	800b37a <arm_cmplx_mag_f32+0x1ba>
 800b264:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b26c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b270:	f100 80a9 	bmi.w	800b3c6 <arm_cmplx_mag_f32+0x206>
 800b274:	ed05 8a02 	vstr	s16, [r5, #-8]
 800b278:	ed14 0a02 	vldr	s0, [r4, #-8]
 800b27c:	ed54 7a01 	vldr	s15, [r4, #-4]
 800b280:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b284:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b288:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b28c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b294:	db6e      	blt.n	800b374 <arm_cmplx_mag_f32+0x1b4>
 800b296:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b29a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b29e:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b2a2:	f100 8087 	bmi.w	800b3b4 <arm_cmplx_mag_f32+0x1f4>
 800b2a6:	ed05 8a01 	vstr	s16, [r5, #-4]
 800b2aa:	3e01      	subs	r6, #1
 800b2ac:	f104 0420 	add.w	r4, r4, #32
 800b2b0:	f105 0510 	add.w	r5, r5, #16
 800b2b4:	d192      	bne.n	800b1dc <arm_cmplx_mag_f32+0x1c>
 800b2b6:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800b2ba:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800b2be:	f012 0203 	ands.w	r2, r2, #3
 800b2c2:	d052      	beq.n	800b36a <arm_cmplx_mag_f32+0x1aa>
 800b2c4:	ed90 0a00 	vldr	s0, [r0]
 800b2c8:	edd0 7a01 	vldr	s15, [r0, #4]
 800b2cc:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b2d0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b2da:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b2de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2e2:	bfb8      	it	lt
 800b2e4:	600b      	strlt	r3, [r1, #0]
 800b2e6:	db08      	blt.n	800b2fa <arm_cmplx_mag_f32+0x13a>
 800b2e8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b2ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2f0:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b2f4:	d479      	bmi.n	800b3ea <arm_cmplx_mag_f32+0x22a>
 800b2f6:	ed81 8a00 	vstr	s16, [r1]
 800b2fa:	3a01      	subs	r2, #1
 800b2fc:	d035      	beq.n	800b36a <arm_cmplx_mag_f32+0x1aa>
 800b2fe:	ed90 0a02 	vldr	s0, [r0, #8]
 800b302:	edd0 7a03 	vldr	s15, [r0, #12]
 800b306:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b30a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b30e:	2300      	movs	r3, #0
 800b310:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b314:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b31c:	bfb8      	it	lt
 800b31e:	604b      	strlt	r3, [r1, #4]
 800b320:	db08      	blt.n	800b334 <arm_cmplx_mag_f32+0x174>
 800b322:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b32a:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b32e:	d453      	bmi.n	800b3d8 <arm_cmplx_mag_f32+0x218>
 800b330:	ed81 8a01 	vstr	s16, [r1, #4]
 800b334:	2a01      	cmp	r2, #1
 800b336:	d018      	beq.n	800b36a <arm_cmplx_mag_f32+0x1aa>
 800b338:	ed90 0a04 	vldr	s0, [r0, #16]
 800b33c:	edd0 7a05 	vldr	s15, [r0, #20]
 800b340:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b344:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b348:	2300      	movs	r3, #0
 800b34a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b34e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b356:	db19      	blt.n	800b38c <arm_cmplx_mag_f32+0x1cc>
 800b358:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b35c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b360:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b364:	d44a      	bmi.n	800b3fc <arm_cmplx_mag_f32+0x23c>
 800b366:	ed81 8a02 	vstr	s16, [r1, #8]
 800b36a:	b004      	add	sp, #16
 800b36c:	ecbd 8b02 	vpop	{d8}
 800b370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b374:	f845 8c04 	str.w	r8, [r5, #-4]
 800b378:	e797      	b.n	800b2aa <arm_cmplx_mag_f32+0xea>
 800b37a:	f845 8c08 	str.w	r8, [r5, #-8]
 800b37e:	e77b      	b.n	800b278 <arm_cmplx_mag_f32+0xb8>
 800b380:	f845 8c0c 	str.w	r8, [r5, #-12]
 800b384:	e75e      	b.n	800b244 <arm_cmplx_mag_f32+0x84>
 800b386:	f845 8c10 	str.w	r8, [r5, #-16]
 800b38a:	e741      	b.n	800b210 <arm_cmplx_mag_f32+0x50>
 800b38c:	608b      	str	r3, [r1, #8]
 800b38e:	e7ec      	b.n	800b36a <arm_cmplx_mag_f32+0x1aa>
 800b390:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800b394:	9001      	str	r0, [sp, #4]
 800b396:	f005 f833 	bl	8010400 <sqrtf>
 800b39a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800b39e:	9801      	ldr	r0, [sp, #4]
 800b3a0:	e74e      	b.n	800b240 <arm_cmplx_mag_f32+0x80>
 800b3a2:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800b3a6:	9001      	str	r0, [sp, #4]
 800b3a8:	f005 f82a 	bl	8010400 <sqrtf>
 800b3ac:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800b3b0:	9801      	ldr	r0, [sp, #4]
 800b3b2:	e72b      	b.n	800b20c <arm_cmplx_mag_f32+0x4c>
 800b3b4:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800b3b8:	9001      	str	r0, [sp, #4]
 800b3ba:	f005 f821 	bl	8010400 <sqrtf>
 800b3be:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800b3c2:	9801      	ldr	r0, [sp, #4]
 800b3c4:	e76f      	b.n	800b2a6 <arm_cmplx_mag_f32+0xe6>
 800b3c6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800b3ca:	9001      	str	r0, [sp, #4]
 800b3cc:	f005 f818 	bl	8010400 <sqrtf>
 800b3d0:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800b3d4:	9801      	ldr	r0, [sp, #4]
 800b3d6:	e74d      	b.n	800b274 <arm_cmplx_mag_f32+0xb4>
 800b3d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b3dc:	9201      	str	r2, [sp, #4]
 800b3de:	f005 f80f 	bl	8010400 <sqrtf>
 800b3e2:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800b3e6:	9903      	ldr	r1, [sp, #12]
 800b3e8:	e7a2      	b.n	800b330 <arm_cmplx_mag_f32+0x170>
 800b3ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b3ee:	9201      	str	r2, [sp, #4]
 800b3f0:	f005 f806 	bl	8010400 <sqrtf>
 800b3f4:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800b3f8:	9903      	ldr	r1, [sp, #12]
 800b3fa:	e77c      	b.n	800b2f6 <arm_cmplx_mag_f32+0x136>
 800b3fc:	9101      	str	r1, [sp, #4]
 800b3fe:	f004 ffff 	bl	8010400 <sqrtf>
 800b402:	9901      	ldr	r1, [sp, #4]
 800b404:	e7af      	b.n	800b366 <arm_cmplx_mag_f32+0x1a6>
 800b406:	bf00      	nop

0800b408 <arm_scale_f32>:
 800b408:	b470      	push	{r4, r5, r6}
 800b40a:	0896      	lsrs	r6, r2, #2
 800b40c:	d025      	beq.n	800b45a <arm_scale_f32+0x52>
 800b40e:	f100 0410 	add.w	r4, r0, #16
 800b412:	f101 0310 	add.w	r3, r1, #16
 800b416:	4635      	mov	r5, r6
 800b418:	ed54 7a04 	vldr	s15, [r4, #-16]
 800b41c:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b420:	3d01      	subs	r5, #1
 800b422:	ed43 7a04 	vstr	s15, [r3, #-16]
 800b426:	ed54 7a03 	vldr	s15, [r4, #-12]
 800b42a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b42e:	f104 0410 	add.w	r4, r4, #16
 800b432:	ed43 7a03 	vstr	s15, [r3, #-12]
 800b436:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 800b43a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b43e:	f103 0310 	add.w	r3, r3, #16
 800b442:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 800b446:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 800b44a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b44e:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 800b452:	d1e1      	bne.n	800b418 <arm_scale_f32+0x10>
 800b454:	0136      	lsls	r6, r6, #4
 800b456:	4430      	add	r0, r6
 800b458:	4431      	add	r1, r6
 800b45a:	f012 0203 	ands.w	r2, r2, #3
 800b45e:	d015      	beq.n	800b48c <arm_scale_f32+0x84>
 800b460:	edd0 7a00 	vldr	s15, [r0]
 800b464:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b468:	3a01      	subs	r2, #1
 800b46a:	edc1 7a00 	vstr	s15, [r1]
 800b46e:	d00d      	beq.n	800b48c <arm_scale_f32+0x84>
 800b470:	edd0 7a01 	vldr	s15, [r0, #4]
 800b474:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b478:	2a01      	cmp	r2, #1
 800b47a:	edc1 7a01 	vstr	s15, [r1, #4]
 800b47e:	d005      	beq.n	800b48c <arm_scale_f32+0x84>
 800b480:	edd0 7a02 	vldr	s15, [r0, #8]
 800b484:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b488:	ed81 0a02 	vstr	s0, [r1, #8]
 800b48c:	bc70      	pop	{r4, r5, r6}
 800b48e:	4770      	bx	lr

0800b490 <arm_radix8_butterfly_f32>:
 800b490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b494:	ed2d 8b10 	vpush	{d8-d15}
 800b498:	b095      	sub	sp, #84	; 0x54
 800b49a:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800b49e:	4603      	mov	r3, r0
 800b4a0:	3304      	adds	r3, #4
 800b4a2:	ed9f bab9 	vldr	s22, [pc, #740]	; 800b788 <arm_radix8_butterfly_f32+0x2f8>
 800b4a6:	9012      	str	r0, [sp, #72]	; 0x48
 800b4a8:	468b      	mov	fp, r1
 800b4aa:	9313      	str	r3, [sp, #76]	; 0x4c
 800b4ac:	4689      	mov	r9, r1
 800b4ae:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800b4b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b4b4:	960f      	str	r6, [sp, #60]	; 0x3c
 800b4b6:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800b4ba:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800b4be:	eb03 0508 	add.w	r5, r3, r8
 800b4c2:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800b4c6:	eb05 040e 	add.w	r4, r5, lr
 800b4ca:	0137      	lsls	r7, r6, #4
 800b4cc:	eba6 030a 	sub.w	r3, r6, sl
 800b4d0:	eb04 000e 	add.w	r0, r4, lr
 800b4d4:	44b2      	add	sl, r6
 800b4d6:	1d3a      	adds	r2, r7, #4
 800b4d8:	9702      	str	r7, [sp, #8]
 800b4da:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800b4de:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800b4e2:	ebae 0c06 	sub.w	ip, lr, r6
 800b4e6:	9703      	str	r7, [sp, #12]
 800b4e8:	eb03 0708 	add.w	r7, r3, r8
 800b4ec:	9701      	str	r7, [sp, #4]
 800b4ee:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800b4f2:	9706      	str	r7, [sp, #24]
 800b4f4:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800b4f6:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800b4fa:	f10e 0104 	add.w	r1, lr, #4
 800b4fe:	4439      	add	r1, r7
 800b500:	443a      	add	r2, r7
 800b502:	0137      	lsls	r7, r6, #4
 800b504:	00f6      	lsls	r6, r6, #3
 800b506:	9704      	str	r7, [sp, #16]
 800b508:	9605      	str	r6, [sp, #20]
 800b50a:	9f01      	ldr	r7, [sp, #4]
 800b50c:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800b50e:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800b512:	f04f 0c00 	mov.w	ip, #0
 800b516:	edd4 6a00 	vldr	s13, [r4]
 800b51a:	edd7 1a00 	vldr	s3, [r7]
 800b51e:	ed16 aa01 	vldr	s20, [r6, #-4]
 800b522:	edd5 5a00 	vldr	s11, [r5]
 800b526:	ed52 9a01 	vldr	s19, [r2, #-4]
 800b52a:	ed90 6a00 	vldr	s12, [r0]
 800b52e:	ed51 7a01 	vldr	s15, [r1, #-4]
 800b532:	ed93 3a00 	vldr	s6, [r3]
 800b536:	ee39 0a86 	vadd.f32	s0, s19, s12
 800b53a:	ee33 2a21 	vadd.f32	s4, s6, s3
 800b53e:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800b542:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800b546:	ee35 7a02 	vadd.f32	s14, s10, s4
 800b54a:	ee34 4a80 	vadd.f32	s8, s9, s0
 800b54e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b552:	ee74 6a07 	vadd.f32	s13, s8, s14
 800b556:	ee34 4a47 	vsub.f32	s8, s8, s14
 800b55a:	ed46 6a01 	vstr	s13, [r6, #-4]
 800b55e:	ed85 4a00 	vstr	s8, [r5]
 800b562:	edd1 6a00 	vldr	s13, [r1]
 800b566:	ed94 9a01 	vldr	s18, [r4, #4]
 800b56a:	edd3 2a01 	vldr	s5, [r3, #4]
 800b56e:	edd7 8a01 	vldr	s17, [r7, #4]
 800b572:	edd6 0a00 	vldr	s1, [r6]
 800b576:	edd5 3a01 	vldr	s7, [r5, #4]
 800b57a:	ed90 8a01 	vldr	s16, [r0, #4]
 800b57e:	ed92 7a00 	vldr	s14, [r2]
 800b582:	ee33 3a61 	vsub.f32	s6, s6, s3
 800b586:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800b58a:	ee72 aae8 	vsub.f32	s21, s5, s17
 800b58e:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800b592:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800b596:	ee77 7a83 	vadd.f32	s15, s15, s6
 800b59a:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800b59e:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800b5a2:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800b5a6:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800b5aa:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800b5ae:	ee77 0a08 	vadd.f32	s1, s14, s16
 800b5b2:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800b5b6:	ee37 7a48 	vsub.f32	s14, s14, s16
 800b5ba:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800b5be:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800b5c2:	ee76 6a89 	vadd.f32	s13, s13, s18
 800b5c6:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800b5ca:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b5ce:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800b5d2:	ee35 5a42 	vsub.f32	s10, s10, s4
 800b5d6:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800b5da:	ee33 2a20 	vadd.f32	s4, s6, s1
 800b5de:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800b5e2:	ee33 3a60 	vsub.f32	s6, s6, s1
 800b5e6:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800b5ea:	ee77 0a01 	vadd.f32	s1, s14, s2
 800b5ee:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800b5f2:	ee37 7a41 	vsub.f32	s14, s14, s2
 800b5f6:	ee73 1a84 	vadd.f32	s3, s7, s8
 800b5fa:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800b5fe:	ee76 3a27 	vadd.f32	s7, s12, s15
 800b602:	ee76 7a67 	vsub.f32	s15, s12, s15
 800b606:	ee32 8a00 	vadd.f32	s16, s4, s0
 800b60a:	ee33 1a45 	vsub.f32	s2, s6, s10
 800b60e:	ee32 2a40 	vsub.f32	s4, s4, s0
 800b612:	ee35 5a03 	vadd.f32	s10, s10, s6
 800b616:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800b61a:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800b61e:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800b622:	ee34 6a67 	vsub.f32	s12, s8, s15
 800b626:	ee75 4a87 	vadd.f32	s9, s11, s14
 800b62a:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800b62e:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800b632:	ee77 7a84 	vadd.f32	s15, s15, s8
 800b636:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800b63a:	44dc      	add	ip, fp
 800b63c:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800b640:	45e1      	cmp	r9, ip
 800b642:	ed86 8a00 	vstr	s16, [r6]
 800b646:	ed85 2a01 	vstr	s4, [r5, #4]
 800b64a:	4456      	add	r6, sl
 800b64c:	ed02 0a01 	vstr	s0, [r2, #-4]
 800b650:	4455      	add	r5, sl
 800b652:	edc0 6a00 	vstr	s13, [r0]
 800b656:	ed82 1a00 	vstr	s2, [r2]
 800b65a:	ed80 5a01 	vstr	s10, [r0, #4]
 800b65e:	4452      	add	r2, sl
 800b660:	ed01 3a01 	vstr	s6, [r1, #-4]
 800b664:	4450      	add	r0, sl
 800b666:	edc7 2a00 	vstr	s5, [r7]
 800b66a:	edc4 4a00 	vstr	s9, [r4]
 800b66e:	ed83 7a00 	vstr	s14, [r3]
 800b672:	edc1 5a00 	vstr	s11, [r1]
 800b676:	edc7 3a01 	vstr	s7, [r7, #4]
 800b67a:	4451      	add	r1, sl
 800b67c:	ed84 6a01 	vstr	s12, [r4, #4]
 800b680:	4457      	add	r7, sl
 800b682:	edc3 7a01 	vstr	s15, [r3, #4]
 800b686:	4454      	add	r4, sl
 800b688:	4453      	add	r3, sl
 800b68a:	f63f af44 	bhi.w	800b516 <arm_radix8_butterfly_f32+0x86>
 800b68e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b690:	2b07      	cmp	r3, #7
 800b692:	f240 81b7 	bls.w	800ba04 <arm_radix8_butterfly_f32+0x574>
 800b696:	9b06      	ldr	r3, [sp, #24]
 800b698:	9903      	ldr	r1, [sp, #12]
 800b69a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b69c:	9e05      	ldr	r6, [sp, #20]
 800b69e:	9a04      	ldr	r2, [sp, #16]
 800b6a0:	f103 0c08 	add.w	ip, r3, #8
 800b6a4:	9b02      	ldr	r3, [sp, #8]
 800b6a6:	3108      	adds	r1, #8
 800b6a8:	f108 0808 	add.w	r8, r8, #8
 800b6ac:	1841      	adds	r1, r0, r1
 800b6ae:	3608      	adds	r6, #8
 800b6b0:	330c      	adds	r3, #12
 800b6b2:	4604      	mov	r4, r0
 800b6b4:	4444      	add	r4, r8
 800b6b6:	18c3      	adds	r3, r0, r3
 800b6b8:	9109      	str	r1, [sp, #36]	; 0x24
 800b6ba:	1981      	adds	r1, r0, r6
 800b6bc:	f10e 0e08 	add.w	lr, lr, #8
 800b6c0:	3208      	adds	r2, #8
 800b6c2:	940b      	str	r4, [sp, #44]	; 0x2c
 800b6c4:	9107      	str	r1, [sp, #28]
 800b6c6:	4604      	mov	r4, r0
 800b6c8:	4601      	mov	r1, r0
 800b6ca:	9304      	str	r3, [sp, #16]
 800b6cc:	f100 030c 	add.w	r3, r0, #12
 800b6d0:	4474      	add	r4, lr
 800b6d2:	f04f 0801 	mov.w	r8, #1
 800b6d6:	1882      	adds	r2, r0, r2
 800b6d8:	4461      	add	r1, ip
 800b6da:	9305      	str	r3, [sp, #20]
 800b6dc:	464b      	mov	r3, r9
 800b6de:	940a      	str	r4, [sp, #40]	; 0x28
 800b6e0:	46c1      	mov	r9, r8
 800b6e2:	9208      	str	r2, [sp, #32]
 800b6e4:	46d8      	mov	r8, fp
 800b6e6:	9106      	str	r1, [sp, #24]
 800b6e8:	f04f 0e00 	mov.w	lr, #0
 800b6ec:	469b      	mov	fp, r3
 800b6ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b6f0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b6f2:	449e      	add	lr, r3
 800b6f4:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800b6f8:	441a      	add	r2, r3
 800b6fa:	920e      	str	r2, [sp, #56]	; 0x38
 800b6fc:	441a      	add	r2, r3
 800b6fe:	18d4      	adds	r4, r2, r3
 800b700:	18e5      	adds	r5, r4, r3
 800b702:	18ee      	adds	r6, r5, r3
 800b704:	18f7      	adds	r7, r6, r3
 800b706:	eb07 0c03 	add.w	ip, r7, r3
 800b70a:	920d      	str	r2, [sp, #52]	; 0x34
 800b70c:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800b710:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800b714:	910c      	str	r1, [sp, #48]	; 0x30
 800b716:	4419      	add	r1, r3
 800b718:	9103      	str	r1, [sp, #12]
 800b71a:	4419      	add	r1, r3
 800b71c:	18ca      	adds	r2, r1, r3
 800b71e:	9202      	str	r2, [sp, #8]
 800b720:	441a      	add	r2, r3
 800b722:	18d0      	adds	r0, r2, r3
 800b724:	ed92 ea01 	vldr	s28, [r2, #4]
 800b728:	9a02      	ldr	r2, [sp, #8]
 800b72a:	edd4 7a00 	vldr	s15, [r4]
 800b72e:	edd2 da01 	vldr	s27, [r2, #4]
 800b732:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b734:	ed91 da01 	vldr	s26, [r1, #4]
 800b738:	ed92 ca01 	vldr	s24, [r2, #4]
 800b73c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b73e:	9903      	ldr	r1, [sp, #12]
 800b740:	edcd 7a03 	vstr	s15, [sp, #12]
 800b744:	edd2 7a00 	vldr	s15, [r2]
 800b748:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b74a:	edcd 7a02 	vstr	s15, [sp, #8]
 800b74e:	edd2 7a00 	vldr	s15, [r2]
 800b752:	edd0 ea01 	vldr	s29, [r0, #4]
 800b756:	edd1 ca01 	vldr	s25, [r1, #4]
 800b75a:	eddc ba00 	vldr	s23, [ip]
 800b75e:	edd7 aa00 	vldr	s21, [r7]
 800b762:	ed96 aa00 	vldr	s20, [r6]
 800b766:	edd5 9a00 	vldr	s19, [r5]
 800b76a:	edcd 7a01 	vstr	s15, [sp, #4]
 800b76e:	4403      	add	r3, r0
 800b770:	ed93 fa01 	vldr	s30, [r3, #4]
 800b774:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800b778:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800b77c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b780:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b784:	46cc      	mov	ip, r9
 800b786:	e001      	b.n	800b78c <arm_radix8_butterfly_f32+0x2fc>
 800b788:	3f3504f3 	.word	0x3f3504f3
 800b78c:	ed91 6a00 	vldr	s12, [r1]
 800b790:	ed93 5a00 	vldr	s10, [r3]
 800b794:	edd0 fa00 	vldr	s31, [r0]
 800b798:	edd4 7a00 	vldr	s15, [r4]
 800b79c:	ed95 7a00 	vldr	s14, [r5]
 800b7a0:	ed56 3a01 	vldr	s7, [r6, #-4]
 800b7a4:	ed17 3a01 	vldr	s6, [r7, #-4]
 800b7a8:	ed92 2a00 	vldr	s4, [r2]
 800b7ac:	ed96 0a00 	vldr	s0, [r6]
 800b7b0:	ee33 8a85 	vadd.f32	s16, s7, s10
 800b7b4:	ee32 1a06 	vadd.f32	s2, s4, s12
 800b7b8:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800b7bc:	ee77 4a87 	vadd.f32	s9, s15, s14
 800b7c0:	ee78 1a04 	vadd.f32	s3, s16, s8
 800b7c4:	ee71 6a24 	vadd.f32	s13, s2, s9
 800b7c8:	ee32 2a46 	vsub.f32	s4, s4, s12
 800b7cc:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800b7d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b7d4:	ed06 6a01 	vstr	s12, [r6, #-4]
 800b7d8:	edd4 8a01 	vldr	s17, [r4, #4]
 800b7dc:	ed92 9a01 	vldr	s18, [r2, #4]
 800b7e0:	edd7 0a00 	vldr	s1, [r7]
 800b7e4:	edd1 2a01 	vldr	s5, [r1, #4]
 800b7e8:	ed95 7a01 	vldr	s14, [r5, #4]
 800b7ec:	ed93 6a01 	vldr	s12, [r3, #4]
 800b7f0:	edd0 5a01 	vldr	s11, [r0, #4]
 800b7f4:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800b7f8:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800b7fc:	ee39 5a62 	vsub.f32	s10, s18, s5
 800b800:	ee78 fac7 	vsub.f32	s31, s17, s14
 800b804:	ee38 4a44 	vsub.f32	s8, s16, s8
 800b808:	ee38 7a87 	vadd.f32	s14, s17, s14
 800b80c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800b810:	ee79 2a22 	vadd.f32	s5, s18, s5
 800b814:	ee32 9a27 	vadd.f32	s18, s4, s15
 800b818:	ee72 7a67 	vsub.f32	s15, s4, s15
 800b81c:	ee30 2a06 	vadd.f32	s4, s0, s12
 800b820:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800b824:	ee71 4a64 	vsub.f32	s9, s2, s9
 800b828:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800b82c:	ee32 1a08 	vadd.f32	s2, s4, s16
 800b830:	ee72 fa87 	vadd.f32	s31, s5, s14
 800b834:	ee32 2a48 	vsub.f32	s4, s4, s16
 800b838:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800b83c:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800b840:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800b844:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800b848:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800b84c:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800b850:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800b854:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b858:	ee30 6a46 	vsub.f32	s12, s0, s12
 800b85c:	ee74 0a22 	vadd.f32	s1, s8, s5
 800b860:	ee36 0a28 	vadd.f32	s0, s12, s17
 800b864:	ee74 2a62 	vsub.f32	s5, s8, s5
 800b868:	ee36 6a68 	vsub.f32	s12, s12, s17
 800b86c:	ee32 4a64 	vsub.f32	s8, s4, s9
 800b870:	ee73 8a09 	vadd.f32	s17, s6, s18
 800b874:	ee74 4a82 	vadd.f32	s9, s9, s4
 800b878:	ee33 9a49 	vsub.f32	s18, s6, s18
 800b87c:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800b880:	ee35 3a85 	vadd.f32	s6, s11, s10
 800b884:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800b888:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800b88c:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800b890:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800b894:	ee30 7a68 	vsub.f32	s14, s0, s17
 800b898:	ee35 8a03 	vadd.f32	s16, s10, s6
 800b89c:	ee38 0a80 	vadd.f32	s0, s17, s0
 800b8a0:	ee73 3a82 	vadd.f32	s7, s7, s4
 800b8a4:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800b8a8:	ed9d 2a01 	vldr	s4, [sp, #4]
 800b8ac:	eddd 1a02 	vldr	s3, [sp, #8]
 800b8b0:	ee35 5a43 	vsub.f32	s10, s10, s6
 800b8b4:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800b8b8:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800b8bc:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800b8c0:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800b8c4:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800b8c8:	ee76 5a49 	vsub.f32	s11, s12, s18
 800b8cc:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800b8d0:	ee39 6a06 	vadd.f32	s12, s18, s12
 800b8d4:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800b8d8:	ee21 4a84 	vmul.f32	s8, s3, s8
 800b8dc:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800b8e0:	ee22 7a07 	vmul.f32	s14, s4, s14
 800b8e4:	ee22 2a08 	vmul.f32	s4, s4, s16
 800b8e8:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800b8ec:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800b8f0:	ee31 1a09 	vadd.f32	s2, s2, s18
 800b8f4:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800b8f8:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800b8fc:	ee74 0a60 	vsub.f32	s1, s8, s1
 800b900:	ee37 7a48 	vsub.f32	s14, s14, s16
 800b904:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800b908:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800b90c:	ee72 1a21 	vadd.f32	s3, s4, s3
 800b910:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800b914:	ee38 2a89 	vadd.f32	s4, s17, s18
 800b918:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800b91c:	ee38 8a04 	vadd.f32	s16, s16, s8
 800b920:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800b924:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800b928:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800b92c:	eddd 5a03 	vldr	s11, [sp, #12]
 800b930:	edc6 fa00 	vstr	s31, [r6]
 800b934:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800b938:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800b93c:	ee30 0a45 	vsub.f32	s0, s0, s10
 800b940:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800b944:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800b948:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800b94c:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800b950:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800b954:	ee25 6a86 	vmul.f32	s12, s11, s12
 800b958:	ee74 4a89 	vadd.f32	s9, s9, s18
 800b95c:	ee34 3a43 	vsub.f32	s6, s8, s6
 800b960:	ee78 8a85 	vadd.f32	s17, s17, s10
 800b964:	ee36 6a67 	vsub.f32	s12, s12, s15
 800b968:	44c4      	add	ip, r8
 800b96a:	45e3      	cmp	fp, ip
 800b96c:	edc3 3a00 	vstr	s7, [r3]
 800b970:	edc3 6a01 	vstr	s13, [r3, #4]
 800b974:	4456      	add	r6, sl
 800b976:	ed07 1a01 	vstr	s2, [r7, #-4]
 800b97a:	edc7 0a00 	vstr	s1, [r7]
 800b97e:	4453      	add	r3, sl
 800b980:	ed80 2a00 	vstr	s4, [r0]
 800b984:	edc0 2a01 	vstr	s5, [r0, #4]
 800b988:	4457      	add	r7, sl
 800b98a:	edc2 1a00 	vstr	s3, [r2]
 800b98e:	ed82 7a01 	vstr	s14, [r2, #4]
 800b992:	4450      	add	r0, sl
 800b994:	ed85 8a00 	vstr	s16, [r5]
 800b998:	ed85 0a01 	vstr	s0, [r5, #4]
 800b99c:	4452      	add	r2, sl
 800b99e:	edc1 4a00 	vstr	s9, [r1]
 800b9a2:	4455      	add	r5, sl
 800b9a4:	ed81 3a01 	vstr	s6, [r1, #4]
 800b9a8:	edc4 8a00 	vstr	s17, [r4]
 800b9ac:	ed84 6a01 	vstr	s12, [r4, #4]
 800b9b0:	4451      	add	r1, sl
 800b9b2:	4454      	add	r4, sl
 800b9b4:	f63f aeea 	bhi.w	800b78c <arm_radix8_butterfly_f32+0x2fc>
 800b9b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b9ba:	3308      	adds	r3, #8
 800b9bc:	930b      	str	r3, [sp, #44]	; 0x2c
 800b9be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b9c0:	3308      	adds	r3, #8
 800b9c2:	930a      	str	r3, [sp, #40]	; 0x28
 800b9c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9c6:	3308      	adds	r3, #8
 800b9c8:	9309      	str	r3, [sp, #36]	; 0x24
 800b9ca:	9b08      	ldr	r3, [sp, #32]
 800b9cc:	3308      	adds	r3, #8
 800b9ce:	9308      	str	r3, [sp, #32]
 800b9d0:	9b07      	ldr	r3, [sp, #28]
 800b9d2:	3308      	adds	r3, #8
 800b9d4:	9307      	str	r3, [sp, #28]
 800b9d6:	9b06      	ldr	r3, [sp, #24]
 800b9d8:	3308      	adds	r3, #8
 800b9da:	9306      	str	r3, [sp, #24]
 800b9dc:	9b05      	ldr	r3, [sp, #20]
 800b9de:	3308      	adds	r3, #8
 800b9e0:	9305      	str	r3, [sp, #20]
 800b9e2:	9b04      	ldr	r3, [sp, #16]
 800b9e4:	3308      	adds	r3, #8
 800b9e6:	9304      	str	r3, [sp, #16]
 800b9e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b9ea:	f109 0901 	add.w	r9, r9, #1
 800b9ee:	454b      	cmp	r3, r9
 800b9f0:	f47f ae7d 	bne.w	800b6ee <arm_radix8_butterfly_f32+0x25e>
 800b9f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b9f6:	00db      	lsls	r3, r3, #3
 800b9f8:	b29b      	uxth	r3, r3
 800b9fa:	46d9      	mov	r9, fp
 800b9fc:	9310      	str	r3, [sp, #64]	; 0x40
 800b9fe:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 800ba02:	e554      	b.n	800b4ae <arm_radix8_butterfly_f32+0x1e>
 800ba04:	b015      	add	sp, #84	; 0x54
 800ba06:	ecbd 8b10 	vpop	{d8-d15}
 800ba0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba0e:	bf00      	nop

0800ba10 <__errno>:
 800ba10:	4b01      	ldr	r3, [pc, #4]	; (800ba18 <__errno+0x8>)
 800ba12:	6818      	ldr	r0, [r3, #0]
 800ba14:	4770      	bx	lr
 800ba16:	bf00      	nop
 800ba18:	2000000c 	.word	0x2000000c

0800ba1c <__libc_init_array>:
 800ba1c:	b570      	push	{r4, r5, r6, lr}
 800ba1e:	4d0d      	ldr	r5, [pc, #52]	; (800ba54 <__libc_init_array+0x38>)
 800ba20:	4c0d      	ldr	r4, [pc, #52]	; (800ba58 <__libc_init_array+0x3c>)
 800ba22:	1b64      	subs	r4, r4, r5
 800ba24:	10a4      	asrs	r4, r4, #2
 800ba26:	2600      	movs	r6, #0
 800ba28:	42a6      	cmp	r6, r4
 800ba2a:	d109      	bne.n	800ba40 <__libc_init_array+0x24>
 800ba2c:	4d0b      	ldr	r5, [pc, #44]	; (800ba5c <__libc_init_array+0x40>)
 800ba2e:	4c0c      	ldr	r4, [pc, #48]	; (800ba60 <__libc_init_array+0x44>)
 800ba30:	f004 fd08 	bl	8010444 <_init>
 800ba34:	1b64      	subs	r4, r4, r5
 800ba36:	10a4      	asrs	r4, r4, #2
 800ba38:	2600      	movs	r6, #0
 800ba3a:	42a6      	cmp	r6, r4
 800ba3c:	d105      	bne.n	800ba4a <__libc_init_array+0x2e>
 800ba3e:	bd70      	pop	{r4, r5, r6, pc}
 800ba40:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba44:	4798      	blx	r3
 800ba46:	3601      	adds	r6, #1
 800ba48:	e7ee      	b.n	800ba28 <__libc_init_array+0xc>
 800ba4a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba4e:	4798      	blx	r3
 800ba50:	3601      	adds	r6, #1
 800ba52:	e7f2      	b.n	800ba3a <__libc_init_array+0x1e>
 800ba54:	08023994 	.word	0x08023994
 800ba58:	08023994 	.word	0x08023994
 800ba5c:	08023994 	.word	0x08023994
 800ba60:	08023998 	.word	0x08023998

0800ba64 <memset>:
 800ba64:	4402      	add	r2, r0
 800ba66:	4603      	mov	r3, r0
 800ba68:	4293      	cmp	r3, r2
 800ba6a:	d100      	bne.n	800ba6e <memset+0xa>
 800ba6c:	4770      	bx	lr
 800ba6e:	f803 1b01 	strb.w	r1, [r3], #1
 800ba72:	e7f9      	b.n	800ba68 <memset+0x4>

0800ba74 <__cvt>:
 800ba74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba78:	ec55 4b10 	vmov	r4, r5, d0
 800ba7c:	2d00      	cmp	r5, #0
 800ba7e:	460e      	mov	r6, r1
 800ba80:	4619      	mov	r1, r3
 800ba82:	462b      	mov	r3, r5
 800ba84:	bfbb      	ittet	lt
 800ba86:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ba8a:	461d      	movlt	r5, r3
 800ba8c:	2300      	movge	r3, #0
 800ba8e:	232d      	movlt	r3, #45	; 0x2d
 800ba90:	700b      	strb	r3, [r1, #0]
 800ba92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba94:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ba98:	4691      	mov	r9, r2
 800ba9a:	f023 0820 	bic.w	r8, r3, #32
 800ba9e:	bfbc      	itt	lt
 800baa0:	4622      	movlt	r2, r4
 800baa2:	4614      	movlt	r4, r2
 800baa4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800baa8:	d005      	beq.n	800bab6 <__cvt+0x42>
 800baaa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800baae:	d100      	bne.n	800bab2 <__cvt+0x3e>
 800bab0:	3601      	adds	r6, #1
 800bab2:	2102      	movs	r1, #2
 800bab4:	e000      	b.n	800bab8 <__cvt+0x44>
 800bab6:	2103      	movs	r1, #3
 800bab8:	ab03      	add	r3, sp, #12
 800baba:	9301      	str	r3, [sp, #4]
 800babc:	ab02      	add	r3, sp, #8
 800babe:	9300      	str	r3, [sp, #0]
 800bac0:	ec45 4b10 	vmov	d0, r4, r5
 800bac4:	4653      	mov	r3, sl
 800bac6:	4632      	mov	r2, r6
 800bac8:	f001 fe02 	bl	800d6d0 <_dtoa_r>
 800bacc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bad0:	4607      	mov	r7, r0
 800bad2:	d102      	bne.n	800bada <__cvt+0x66>
 800bad4:	f019 0f01 	tst.w	r9, #1
 800bad8:	d022      	beq.n	800bb20 <__cvt+0xac>
 800bada:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bade:	eb07 0906 	add.w	r9, r7, r6
 800bae2:	d110      	bne.n	800bb06 <__cvt+0x92>
 800bae4:	783b      	ldrb	r3, [r7, #0]
 800bae6:	2b30      	cmp	r3, #48	; 0x30
 800bae8:	d10a      	bne.n	800bb00 <__cvt+0x8c>
 800baea:	2200      	movs	r2, #0
 800baec:	2300      	movs	r3, #0
 800baee:	4620      	mov	r0, r4
 800baf0:	4629      	mov	r1, r5
 800baf2:	f7f4 ffe9 	bl	8000ac8 <__aeabi_dcmpeq>
 800baf6:	b918      	cbnz	r0, 800bb00 <__cvt+0x8c>
 800baf8:	f1c6 0601 	rsb	r6, r6, #1
 800bafc:	f8ca 6000 	str.w	r6, [sl]
 800bb00:	f8da 3000 	ldr.w	r3, [sl]
 800bb04:	4499      	add	r9, r3
 800bb06:	2200      	movs	r2, #0
 800bb08:	2300      	movs	r3, #0
 800bb0a:	4620      	mov	r0, r4
 800bb0c:	4629      	mov	r1, r5
 800bb0e:	f7f4 ffdb 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb12:	b108      	cbz	r0, 800bb18 <__cvt+0xa4>
 800bb14:	f8cd 900c 	str.w	r9, [sp, #12]
 800bb18:	2230      	movs	r2, #48	; 0x30
 800bb1a:	9b03      	ldr	r3, [sp, #12]
 800bb1c:	454b      	cmp	r3, r9
 800bb1e:	d307      	bcc.n	800bb30 <__cvt+0xbc>
 800bb20:	9b03      	ldr	r3, [sp, #12]
 800bb22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bb24:	1bdb      	subs	r3, r3, r7
 800bb26:	4638      	mov	r0, r7
 800bb28:	6013      	str	r3, [r2, #0]
 800bb2a:	b004      	add	sp, #16
 800bb2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb30:	1c59      	adds	r1, r3, #1
 800bb32:	9103      	str	r1, [sp, #12]
 800bb34:	701a      	strb	r2, [r3, #0]
 800bb36:	e7f0      	b.n	800bb1a <__cvt+0xa6>

0800bb38 <__exponent>:
 800bb38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	2900      	cmp	r1, #0
 800bb3e:	bfb8      	it	lt
 800bb40:	4249      	neglt	r1, r1
 800bb42:	f803 2b02 	strb.w	r2, [r3], #2
 800bb46:	bfb4      	ite	lt
 800bb48:	222d      	movlt	r2, #45	; 0x2d
 800bb4a:	222b      	movge	r2, #43	; 0x2b
 800bb4c:	2909      	cmp	r1, #9
 800bb4e:	7042      	strb	r2, [r0, #1]
 800bb50:	dd2a      	ble.n	800bba8 <__exponent+0x70>
 800bb52:	f10d 0407 	add.w	r4, sp, #7
 800bb56:	46a4      	mov	ip, r4
 800bb58:	270a      	movs	r7, #10
 800bb5a:	46a6      	mov	lr, r4
 800bb5c:	460a      	mov	r2, r1
 800bb5e:	fb91 f6f7 	sdiv	r6, r1, r7
 800bb62:	fb07 1516 	mls	r5, r7, r6, r1
 800bb66:	3530      	adds	r5, #48	; 0x30
 800bb68:	2a63      	cmp	r2, #99	; 0x63
 800bb6a:	f104 34ff 	add.w	r4, r4, #4294967295
 800bb6e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800bb72:	4631      	mov	r1, r6
 800bb74:	dcf1      	bgt.n	800bb5a <__exponent+0x22>
 800bb76:	3130      	adds	r1, #48	; 0x30
 800bb78:	f1ae 0502 	sub.w	r5, lr, #2
 800bb7c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800bb80:	1c44      	adds	r4, r0, #1
 800bb82:	4629      	mov	r1, r5
 800bb84:	4561      	cmp	r1, ip
 800bb86:	d30a      	bcc.n	800bb9e <__exponent+0x66>
 800bb88:	f10d 0209 	add.w	r2, sp, #9
 800bb8c:	eba2 020e 	sub.w	r2, r2, lr
 800bb90:	4565      	cmp	r5, ip
 800bb92:	bf88      	it	hi
 800bb94:	2200      	movhi	r2, #0
 800bb96:	4413      	add	r3, r2
 800bb98:	1a18      	subs	r0, r3, r0
 800bb9a:	b003      	add	sp, #12
 800bb9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bba2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800bba6:	e7ed      	b.n	800bb84 <__exponent+0x4c>
 800bba8:	2330      	movs	r3, #48	; 0x30
 800bbaa:	3130      	adds	r1, #48	; 0x30
 800bbac:	7083      	strb	r3, [r0, #2]
 800bbae:	70c1      	strb	r1, [r0, #3]
 800bbb0:	1d03      	adds	r3, r0, #4
 800bbb2:	e7f1      	b.n	800bb98 <__exponent+0x60>

0800bbb4 <_printf_float>:
 800bbb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbb8:	ed2d 8b02 	vpush	{d8}
 800bbbc:	b08d      	sub	sp, #52	; 0x34
 800bbbe:	460c      	mov	r4, r1
 800bbc0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800bbc4:	4616      	mov	r6, r2
 800bbc6:	461f      	mov	r7, r3
 800bbc8:	4605      	mov	r5, r0
 800bbca:	f002 fedf 	bl	800e98c <_localeconv_r>
 800bbce:	f8d0 a000 	ldr.w	sl, [r0]
 800bbd2:	4650      	mov	r0, sl
 800bbd4:	f7f4 fafc 	bl	80001d0 <strlen>
 800bbd8:	2300      	movs	r3, #0
 800bbda:	930a      	str	r3, [sp, #40]	; 0x28
 800bbdc:	6823      	ldr	r3, [r4, #0]
 800bbde:	9305      	str	r3, [sp, #20]
 800bbe0:	f8d8 3000 	ldr.w	r3, [r8]
 800bbe4:	f894 b018 	ldrb.w	fp, [r4, #24]
 800bbe8:	3307      	adds	r3, #7
 800bbea:	f023 0307 	bic.w	r3, r3, #7
 800bbee:	f103 0208 	add.w	r2, r3, #8
 800bbf2:	f8c8 2000 	str.w	r2, [r8]
 800bbf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbfa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800bbfe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800bc02:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bc06:	9307      	str	r3, [sp, #28]
 800bc08:	f8cd 8018 	str.w	r8, [sp, #24]
 800bc0c:	ee08 0a10 	vmov	s16, r0
 800bc10:	4b9f      	ldr	r3, [pc, #636]	; (800be90 <_printf_float+0x2dc>)
 800bc12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bc16:	f04f 32ff 	mov.w	r2, #4294967295
 800bc1a:	f7f4 ff87 	bl	8000b2c <__aeabi_dcmpun>
 800bc1e:	bb88      	cbnz	r0, 800bc84 <_printf_float+0xd0>
 800bc20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bc24:	4b9a      	ldr	r3, [pc, #616]	; (800be90 <_printf_float+0x2dc>)
 800bc26:	f04f 32ff 	mov.w	r2, #4294967295
 800bc2a:	f7f4 ff61 	bl	8000af0 <__aeabi_dcmple>
 800bc2e:	bb48      	cbnz	r0, 800bc84 <_printf_float+0xd0>
 800bc30:	2200      	movs	r2, #0
 800bc32:	2300      	movs	r3, #0
 800bc34:	4640      	mov	r0, r8
 800bc36:	4649      	mov	r1, r9
 800bc38:	f7f4 ff50 	bl	8000adc <__aeabi_dcmplt>
 800bc3c:	b110      	cbz	r0, 800bc44 <_printf_float+0x90>
 800bc3e:	232d      	movs	r3, #45	; 0x2d
 800bc40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc44:	4b93      	ldr	r3, [pc, #588]	; (800be94 <_printf_float+0x2e0>)
 800bc46:	4894      	ldr	r0, [pc, #592]	; (800be98 <_printf_float+0x2e4>)
 800bc48:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800bc4c:	bf94      	ite	ls
 800bc4e:	4698      	movls	r8, r3
 800bc50:	4680      	movhi	r8, r0
 800bc52:	2303      	movs	r3, #3
 800bc54:	6123      	str	r3, [r4, #16]
 800bc56:	9b05      	ldr	r3, [sp, #20]
 800bc58:	f023 0204 	bic.w	r2, r3, #4
 800bc5c:	6022      	str	r2, [r4, #0]
 800bc5e:	f04f 0900 	mov.w	r9, #0
 800bc62:	9700      	str	r7, [sp, #0]
 800bc64:	4633      	mov	r3, r6
 800bc66:	aa0b      	add	r2, sp, #44	; 0x2c
 800bc68:	4621      	mov	r1, r4
 800bc6a:	4628      	mov	r0, r5
 800bc6c:	f000 f9d8 	bl	800c020 <_printf_common>
 800bc70:	3001      	adds	r0, #1
 800bc72:	f040 8090 	bne.w	800bd96 <_printf_float+0x1e2>
 800bc76:	f04f 30ff 	mov.w	r0, #4294967295
 800bc7a:	b00d      	add	sp, #52	; 0x34
 800bc7c:	ecbd 8b02 	vpop	{d8}
 800bc80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc84:	4642      	mov	r2, r8
 800bc86:	464b      	mov	r3, r9
 800bc88:	4640      	mov	r0, r8
 800bc8a:	4649      	mov	r1, r9
 800bc8c:	f7f4 ff4e 	bl	8000b2c <__aeabi_dcmpun>
 800bc90:	b140      	cbz	r0, 800bca4 <_printf_float+0xf0>
 800bc92:	464b      	mov	r3, r9
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	bfbc      	itt	lt
 800bc98:	232d      	movlt	r3, #45	; 0x2d
 800bc9a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800bc9e:	487f      	ldr	r0, [pc, #508]	; (800be9c <_printf_float+0x2e8>)
 800bca0:	4b7f      	ldr	r3, [pc, #508]	; (800bea0 <_printf_float+0x2ec>)
 800bca2:	e7d1      	b.n	800bc48 <_printf_float+0x94>
 800bca4:	6863      	ldr	r3, [r4, #4]
 800bca6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800bcaa:	9206      	str	r2, [sp, #24]
 800bcac:	1c5a      	adds	r2, r3, #1
 800bcae:	d13f      	bne.n	800bd30 <_printf_float+0x17c>
 800bcb0:	2306      	movs	r3, #6
 800bcb2:	6063      	str	r3, [r4, #4]
 800bcb4:	9b05      	ldr	r3, [sp, #20]
 800bcb6:	6861      	ldr	r1, [r4, #4]
 800bcb8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	9303      	str	r3, [sp, #12]
 800bcc0:	ab0a      	add	r3, sp, #40	; 0x28
 800bcc2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800bcc6:	ab09      	add	r3, sp, #36	; 0x24
 800bcc8:	ec49 8b10 	vmov	d0, r8, r9
 800bccc:	9300      	str	r3, [sp, #0]
 800bcce:	6022      	str	r2, [r4, #0]
 800bcd0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800bcd4:	4628      	mov	r0, r5
 800bcd6:	f7ff fecd 	bl	800ba74 <__cvt>
 800bcda:	9b06      	ldr	r3, [sp, #24]
 800bcdc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bcde:	2b47      	cmp	r3, #71	; 0x47
 800bce0:	4680      	mov	r8, r0
 800bce2:	d108      	bne.n	800bcf6 <_printf_float+0x142>
 800bce4:	1cc8      	adds	r0, r1, #3
 800bce6:	db02      	blt.n	800bcee <_printf_float+0x13a>
 800bce8:	6863      	ldr	r3, [r4, #4]
 800bcea:	4299      	cmp	r1, r3
 800bcec:	dd41      	ble.n	800bd72 <_printf_float+0x1be>
 800bcee:	f1ab 0b02 	sub.w	fp, fp, #2
 800bcf2:	fa5f fb8b 	uxtb.w	fp, fp
 800bcf6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bcfa:	d820      	bhi.n	800bd3e <_printf_float+0x18a>
 800bcfc:	3901      	subs	r1, #1
 800bcfe:	465a      	mov	r2, fp
 800bd00:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bd04:	9109      	str	r1, [sp, #36]	; 0x24
 800bd06:	f7ff ff17 	bl	800bb38 <__exponent>
 800bd0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd0c:	1813      	adds	r3, r2, r0
 800bd0e:	2a01      	cmp	r2, #1
 800bd10:	4681      	mov	r9, r0
 800bd12:	6123      	str	r3, [r4, #16]
 800bd14:	dc02      	bgt.n	800bd1c <_printf_float+0x168>
 800bd16:	6822      	ldr	r2, [r4, #0]
 800bd18:	07d2      	lsls	r2, r2, #31
 800bd1a:	d501      	bpl.n	800bd20 <_printf_float+0x16c>
 800bd1c:	3301      	adds	r3, #1
 800bd1e:	6123      	str	r3, [r4, #16]
 800bd20:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d09c      	beq.n	800bc62 <_printf_float+0xae>
 800bd28:	232d      	movs	r3, #45	; 0x2d
 800bd2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bd2e:	e798      	b.n	800bc62 <_printf_float+0xae>
 800bd30:	9a06      	ldr	r2, [sp, #24]
 800bd32:	2a47      	cmp	r2, #71	; 0x47
 800bd34:	d1be      	bne.n	800bcb4 <_printf_float+0x100>
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d1bc      	bne.n	800bcb4 <_printf_float+0x100>
 800bd3a:	2301      	movs	r3, #1
 800bd3c:	e7b9      	b.n	800bcb2 <_printf_float+0xfe>
 800bd3e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800bd42:	d118      	bne.n	800bd76 <_printf_float+0x1c2>
 800bd44:	2900      	cmp	r1, #0
 800bd46:	6863      	ldr	r3, [r4, #4]
 800bd48:	dd0b      	ble.n	800bd62 <_printf_float+0x1ae>
 800bd4a:	6121      	str	r1, [r4, #16]
 800bd4c:	b913      	cbnz	r3, 800bd54 <_printf_float+0x1a0>
 800bd4e:	6822      	ldr	r2, [r4, #0]
 800bd50:	07d0      	lsls	r0, r2, #31
 800bd52:	d502      	bpl.n	800bd5a <_printf_float+0x1a6>
 800bd54:	3301      	adds	r3, #1
 800bd56:	440b      	add	r3, r1
 800bd58:	6123      	str	r3, [r4, #16]
 800bd5a:	65a1      	str	r1, [r4, #88]	; 0x58
 800bd5c:	f04f 0900 	mov.w	r9, #0
 800bd60:	e7de      	b.n	800bd20 <_printf_float+0x16c>
 800bd62:	b913      	cbnz	r3, 800bd6a <_printf_float+0x1b6>
 800bd64:	6822      	ldr	r2, [r4, #0]
 800bd66:	07d2      	lsls	r2, r2, #31
 800bd68:	d501      	bpl.n	800bd6e <_printf_float+0x1ba>
 800bd6a:	3302      	adds	r3, #2
 800bd6c:	e7f4      	b.n	800bd58 <_printf_float+0x1a4>
 800bd6e:	2301      	movs	r3, #1
 800bd70:	e7f2      	b.n	800bd58 <_printf_float+0x1a4>
 800bd72:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800bd76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd78:	4299      	cmp	r1, r3
 800bd7a:	db05      	blt.n	800bd88 <_printf_float+0x1d4>
 800bd7c:	6823      	ldr	r3, [r4, #0]
 800bd7e:	6121      	str	r1, [r4, #16]
 800bd80:	07d8      	lsls	r0, r3, #31
 800bd82:	d5ea      	bpl.n	800bd5a <_printf_float+0x1a6>
 800bd84:	1c4b      	adds	r3, r1, #1
 800bd86:	e7e7      	b.n	800bd58 <_printf_float+0x1a4>
 800bd88:	2900      	cmp	r1, #0
 800bd8a:	bfd4      	ite	le
 800bd8c:	f1c1 0202 	rsble	r2, r1, #2
 800bd90:	2201      	movgt	r2, #1
 800bd92:	4413      	add	r3, r2
 800bd94:	e7e0      	b.n	800bd58 <_printf_float+0x1a4>
 800bd96:	6823      	ldr	r3, [r4, #0]
 800bd98:	055a      	lsls	r2, r3, #21
 800bd9a:	d407      	bmi.n	800bdac <_printf_float+0x1f8>
 800bd9c:	6923      	ldr	r3, [r4, #16]
 800bd9e:	4642      	mov	r2, r8
 800bda0:	4631      	mov	r1, r6
 800bda2:	4628      	mov	r0, r5
 800bda4:	47b8      	blx	r7
 800bda6:	3001      	adds	r0, #1
 800bda8:	d12c      	bne.n	800be04 <_printf_float+0x250>
 800bdaa:	e764      	b.n	800bc76 <_printf_float+0xc2>
 800bdac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bdb0:	f240 80e0 	bls.w	800bf74 <_printf_float+0x3c0>
 800bdb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bdb8:	2200      	movs	r2, #0
 800bdba:	2300      	movs	r3, #0
 800bdbc:	f7f4 fe84 	bl	8000ac8 <__aeabi_dcmpeq>
 800bdc0:	2800      	cmp	r0, #0
 800bdc2:	d034      	beq.n	800be2e <_printf_float+0x27a>
 800bdc4:	4a37      	ldr	r2, [pc, #220]	; (800bea4 <_printf_float+0x2f0>)
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	4631      	mov	r1, r6
 800bdca:	4628      	mov	r0, r5
 800bdcc:	47b8      	blx	r7
 800bdce:	3001      	adds	r0, #1
 800bdd0:	f43f af51 	beq.w	800bc76 <_printf_float+0xc2>
 800bdd4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bdd8:	429a      	cmp	r2, r3
 800bdda:	db02      	blt.n	800bde2 <_printf_float+0x22e>
 800bddc:	6823      	ldr	r3, [r4, #0]
 800bdde:	07d8      	lsls	r0, r3, #31
 800bde0:	d510      	bpl.n	800be04 <_printf_float+0x250>
 800bde2:	ee18 3a10 	vmov	r3, s16
 800bde6:	4652      	mov	r2, sl
 800bde8:	4631      	mov	r1, r6
 800bdea:	4628      	mov	r0, r5
 800bdec:	47b8      	blx	r7
 800bdee:	3001      	adds	r0, #1
 800bdf0:	f43f af41 	beq.w	800bc76 <_printf_float+0xc2>
 800bdf4:	f04f 0800 	mov.w	r8, #0
 800bdf8:	f104 091a 	add.w	r9, r4, #26
 800bdfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdfe:	3b01      	subs	r3, #1
 800be00:	4543      	cmp	r3, r8
 800be02:	dc09      	bgt.n	800be18 <_printf_float+0x264>
 800be04:	6823      	ldr	r3, [r4, #0]
 800be06:	079b      	lsls	r3, r3, #30
 800be08:	f100 8105 	bmi.w	800c016 <_printf_float+0x462>
 800be0c:	68e0      	ldr	r0, [r4, #12]
 800be0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be10:	4298      	cmp	r0, r3
 800be12:	bfb8      	it	lt
 800be14:	4618      	movlt	r0, r3
 800be16:	e730      	b.n	800bc7a <_printf_float+0xc6>
 800be18:	2301      	movs	r3, #1
 800be1a:	464a      	mov	r2, r9
 800be1c:	4631      	mov	r1, r6
 800be1e:	4628      	mov	r0, r5
 800be20:	47b8      	blx	r7
 800be22:	3001      	adds	r0, #1
 800be24:	f43f af27 	beq.w	800bc76 <_printf_float+0xc2>
 800be28:	f108 0801 	add.w	r8, r8, #1
 800be2c:	e7e6      	b.n	800bdfc <_printf_float+0x248>
 800be2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be30:	2b00      	cmp	r3, #0
 800be32:	dc39      	bgt.n	800bea8 <_printf_float+0x2f4>
 800be34:	4a1b      	ldr	r2, [pc, #108]	; (800bea4 <_printf_float+0x2f0>)
 800be36:	2301      	movs	r3, #1
 800be38:	4631      	mov	r1, r6
 800be3a:	4628      	mov	r0, r5
 800be3c:	47b8      	blx	r7
 800be3e:	3001      	adds	r0, #1
 800be40:	f43f af19 	beq.w	800bc76 <_printf_float+0xc2>
 800be44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800be48:	4313      	orrs	r3, r2
 800be4a:	d102      	bne.n	800be52 <_printf_float+0x29e>
 800be4c:	6823      	ldr	r3, [r4, #0]
 800be4e:	07d9      	lsls	r1, r3, #31
 800be50:	d5d8      	bpl.n	800be04 <_printf_float+0x250>
 800be52:	ee18 3a10 	vmov	r3, s16
 800be56:	4652      	mov	r2, sl
 800be58:	4631      	mov	r1, r6
 800be5a:	4628      	mov	r0, r5
 800be5c:	47b8      	blx	r7
 800be5e:	3001      	adds	r0, #1
 800be60:	f43f af09 	beq.w	800bc76 <_printf_float+0xc2>
 800be64:	f04f 0900 	mov.w	r9, #0
 800be68:	f104 0a1a 	add.w	sl, r4, #26
 800be6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be6e:	425b      	negs	r3, r3
 800be70:	454b      	cmp	r3, r9
 800be72:	dc01      	bgt.n	800be78 <_printf_float+0x2c4>
 800be74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be76:	e792      	b.n	800bd9e <_printf_float+0x1ea>
 800be78:	2301      	movs	r3, #1
 800be7a:	4652      	mov	r2, sl
 800be7c:	4631      	mov	r1, r6
 800be7e:	4628      	mov	r0, r5
 800be80:	47b8      	blx	r7
 800be82:	3001      	adds	r0, #1
 800be84:	f43f aef7 	beq.w	800bc76 <_printf_float+0xc2>
 800be88:	f109 0901 	add.w	r9, r9, #1
 800be8c:	e7ee      	b.n	800be6c <_printf_float+0x2b8>
 800be8e:	bf00      	nop
 800be90:	7fefffff 	.word	0x7fefffff
 800be94:	080234ec 	.word	0x080234ec
 800be98:	080234f0 	.word	0x080234f0
 800be9c:	080234f8 	.word	0x080234f8
 800bea0:	080234f4 	.word	0x080234f4
 800bea4:	080234fc 	.word	0x080234fc
 800bea8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800beaa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800beac:	429a      	cmp	r2, r3
 800beae:	bfa8      	it	ge
 800beb0:	461a      	movge	r2, r3
 800beb2:	2a00      	cmp	r2, #0
 800beb4:	4691      	mov	r9, r2
 800beb6:	dc37      	bgt.n	800bf28 <_printf_float+0x374>
 800beb8:	f04f 0b00 	mov.w	fp, #0
 800bebc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bec0:	f104 021a 	add.w	r2, r4, #26
 800bec4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bec6:	9305      	str	r3, [sp, #20]
 800bec8:	eba3 0309 	sub.w	r3, r3, r9
 800becc:	455b      	cmp	r3, fp
 800bece:	dc33      	bgt.n	800bf38 <_printf_float+0x384>
 800bed0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bed4:	429a      	cmp	r2, r3
 800bed6:	db3b      	blt.n	800bf50 <_printf_float+0x39c>
 800bed8:	6823      	ldr	r3, [r4, #0]
 800beda:	07da      	lsls	r2, r3, #31
 800bedc:	d438      	bmi.n	800bf50 <_printf_float+0x39c>
 800bede:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bee0:	9a05      	ldr	r2, [sp, #20]
 800bee2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bee4:	1a9a      	subs	r2, r3, r2
 800bee6:	eba3 0901 	sub.w	r9, r3, r1
 800beea:	4591      	cmp	r9, r2
 800beec:	bfa8      	it	ge
 800beee:	4691      	movge	r9, r2
 800bef0:	f1b9 0f00 	cmp.w	r9, #0
 800bef4:	dc35      	bgt.n	800bf62 <_printf_float+0x3ae>
 800bef6:	f04f 0800 	mov.w	r8, #0
 800befa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800befe:	f104 0a1a 	add.w	sl, r4, #26
 800bf02:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bf06:	1a9b      	subs	r3, r3, r2
 800bf08:	eba3 0309 	sub.w	r3, r3, r9
 800bf0c:	4543      	cmp	r3, r8
 800bf0e:	f77f af79 	ble.w	800be04 <_printf_float+0x250>
 800bf12:	2301      	movs	r3, #1
 800bf14:	4652      	mov	r2, sl
 800bf16:	4631      	mov	r1, r6
 800bf18:	4628      	mov	r0, r5
 800bf1a:	47b8      	blx	r7
 800bf1c:	3001      	adds	r0, #1
 800bf1e:	f43f aeaa 	beq.w	800bc76 <_printf_float+0xc2>
 800bf22:	f108 0801 	add.w	r8, r8, #1
 800bf26:	e7ec      	b.n	800bf02 <_printf_float+0x34e>
 800bf28:	4613      	mov	r3, r2
 800bf2a:	4631      	mov	r1, r6
 800bf2c:	4642      	mov	r2, r8
 800bf2e:	4628      	mov	r0, r5
 800bf30:	47b8      	blx	r7
 800bf32:	3001      	adds	r0, #1
 800bf34:	d1c0      	bne.n	800beb8 <_printf_float+0x304>
 800bf36:	e69e      	b.n	800bc76 <_printf_float+0xc2>
 800bf38:	2301      	movs	r3, #1
 800bf3a:	4631      	mov	r1, r6
 800bf3c:	4628      	mov	r0, r5
 800bf3e:	9205      	str	r2, [sp, #20]
 800bf40:	47b8      	blx	r7
 800bf42:	3001      	adds	r0, #1
 800bf44:	f43f ae97 	beq.w	800bc76 <_printf_float+0xc2>
 800bf48:	9a05      	ldr	r2, [sp, #20]
 800bf4a:	f10b 0b01 	add.w	fp, fp, #1
 800bf4e:	e7b9      	b.n	800bec4 <_printf_float+0x310>
 800bf50:	ee18 3a10 	vmov	r3, s16
 800bf54:	4652      	mov	r2, sl
 800bf56:	4631      	mov	r1, r6
 800bf58:	4628      	mov	r0, r5
 800bf5a:	47b8      	blx	r7
 800bf5c:	3001      	adds	r0, #1
 800bf5e:	d1be      	bne.n	800bede <_printf_float+0x32a>
 800bf60:	e689      	b.n	800bc76 <_printf_float+0xc2>
 800bf62:	9a05      	ldr	r2, [sp, #20]
 800bf64:	464b      	mov	r3, r9
 800bf66:	4442      	add	r2, r8
 800bf68:	4631      	mov	r1, r6
 800bf6a:	4628      	mov	r0, r5
 800bf6c:	47b8      	blx	r7
 800bf6e:	3001      	adds	r0, #1
 800bf70:	d1c1      	bne.n	800bef6 <_printf_float+0x342>
 800bf72:	e680      	b.n	800bc76 <_printf_float+0xc2>
 800bf74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bf76:	2a01      	cmp	r2, #1
 800bf78:	dc01      	bgt.n	800bf7e <_printf_float+0x3ca>
 800bf7a:	07db      	lsls	r3, r3, #31
 800bf7c:	d538      	bpl.n	800bff0 <_printf_float+0x43c>
 800bf7e:	2301      	movs	r3, #1
 800bf80:	4642      	mov	r2, r8
 800bf82:	4631      	mov	r1, r6
 800bf84:	4628      	mov	r0, r5
 800bf86:	47b8      	blx	r7
 800bf88:	3001      	adds	r0, #1
 800bf8a:	f43f ae74 	beq.w	800bc76 <_printf_float+0xc2>
 800bf8e:	ee18 3a10 	vmov	r3, s16
 800bf92:	4652      	mov	r2, sl
 800bf94:	4631      	mov	r1, r6
 800bf96:	4628      	mov	r0, r5
 800bf98:	47b8      	blx	r7
 800bf9a:	3001      	adds	r0, #1
 800bf9c:	f43f ae6b 	beq.w	800bc76 <_printf_float+0xc2>
 800bfa0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	f7f4 fd8e 	bl	8000ac8 <__aeabi_dcmpeq>
 800bfac:	b9d8      	cbnz	r0, 800bfe6 <_printf_float+0x432>
 800bfae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bfb0:	f108 0201 	add.w	r2, r8, #1
 800bfb4:	3b01      	subs	r3, #1
 800bfb6:	4631      	mov	r1, r6
 800bfb8:	4628      	mov	r0, r5
 800bfba:	47b8      	blx	r7
 800bfbc:	3001      	adds	r0, #1
 800bfbe:	d10e      	bne.n	800bfde <_printf_float+0x42a>
 800bfc0:	e659      	b.n	800bc76 <_printf_float+0xc2>
 800bfc2:	2301      	movs	r3, #1
 800bfc4:	4652      	mov	r2, sl
 800bfc6:	4631      	mov	r1, r6
 800bfc8:	4628      	mov	r0, r5
 800bfca:	47b8      	blx	r7
 800bfcc:	3001      	adds	r0, #1
 800bfce:	f43f ae52 	beq.w	800bc76 <_printf_float+0xc2>
 800bfd2:	f108 0801 	add.w	r8, r8, #1
 800bfd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bfd8:	3b01      	subs	r3, #1
 800bfda:	4543      	cmp	r3, r8
 800bfdc:	dcf1      	bgt.n	800bfc2 <_printf_float+0x40e>
 800bfde:	464b      	mov	r3, r9
 800bfe0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800bfe4:	e6dc      	b.n	800bda0 <_printf_float+0x1ec>
 800bfe6:	f04f 0800 	mov.w	r8, #0
 800bfea:	f104 0a1a 	add.w	sl, r4, #26
 800bfee:	e7f2      	b.n	800bfd6 <_printf_float+0x422>
 800bff0:	2301      	movs	r3, #1
 800bff2:	4642      	mov	r2, r8
 800bff4:	e7df      	b.n	800bfb6 <_printf_float+0x402>
 800bff6:	2301      	movs	r3, #1
 800bff8:	464a      	mov	r2, r9
 800bffa:	4631      	mov	r1, r6
 800bffc:	4628      	mov	r0, r5
 800bffe:	47b8      	blx	r7
 800c000:	3001      	adds	r0, #1
 800c002:	f43f ae38 	beq.w	800bc76 <_printf_float+0xc2>
 800c006:	f108 0801 	add.w	r8, r8, #1
 800c00a:	68e3      	ldr	r3, [r4, #12]
 800c00c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c00e:	1a5b      	subs	r3, r3, r1
 800c010:	4543      	cmp	r3, r8
 800c012:	dcf0      	bgt.n	800bff6 <_printf_float+0x442>
 800c014:	e6fa      	b.n	800be0c <_printf_float+0x258>
 800c016:	f04f 0800 	mov.w	r8, #0
 800c01a:	f104 0919 	add.w	r9, r4, #25
 800c01e:	e7f4      	b.n	800c00a <_printf_float+0x456>

0800c020 <_printf_common>:
 800c020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c024:	4616      	mov	r6, r2
 800c026:	4699      	mov	r9, r3
 800c028:	688a      	ldr	r2, [r1, #8]
 800c02a:	690b      	ldr	r3, [r1, #16]
 800c02c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c030:	4293      	cmp	r3, r2
 800c032:	bfb8      	it	lt
 800c034:	4613      	movlt	r3, r2
 800c036:	6033      	str	r3, [r6, #0]
 800c038:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c03c:	4607      	mov	r7, r0
 800c03e:	460c      	mov	r4, r1
 800c040:	b10a      	cbz	r2, 800c046 <_printf_common+0x26>
 800c042:	3301      	adds	r3, #1
 800c044:	6033      	str	r3, [r6, #0]
 800c046:	6823      	ldr	r3, [r4, #0]
 800c048:	0699      	lsls	r1, r3, #26
 800c04a:	bf42      	ittt	mi
 800c04c:	6833      	ldrmi	r3, [r6, #0]
 800c04e:	3302      	addmi	r3, #2
 800c050:	6033      	strmi	r3, [r6, #0]
 800c052:	6825      	ldr	r5, [r4, #0]
 800c054:	f015 0506 	ands.w	r5, r5, #6
 800c058:	d106      	bne.n	800c068 <_printf_common+0x48>
 800c05a:	f104 0a19 	add.w	sl, r4, #25
 800c05e:	68e3      	ldr	r3, [r4, #12]
 800c060:	6832      	ldr	r2, [r6, #0]
 800c062:	1a9b      	subs	r3, r3, r2
 800c064:	42ab      	cmp	r3, r5
 800c066:	dc26      	bgt.n	800c0b6 <_printf_common+0x96>
 800c068:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c06c:	1e13      	subs	r3, r2, #0
 800c06e:	6822      	ldr	r2, [r4, #0]
 800c070:	bf18      	it	ne
 800c072:	2301      	movne	r3, #1
 800c074:	0692      	lsls	r2, r2, #26
 800c076:	d42b      	bmi.n	800c0d0 <_printf_common+0xb0>
 800c078:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c07c:	4649      	mov	r1, r9
 800c07e:	4638      	mov	r0, r7
 800c080:	47c0      	blx	r8
 800c082:	3001      	adds	r0, #1
 800c084:	d01e      	beq.n	800c0c4 <_printf_common+0xa4>
 800c086:	6823      	ldr	r3, [r4, #0]
 800c088:	68e5      	ldr	r5, [r4, #12]
 800c08a:	6832      	ldr	r2, [r6, #0]
 800c08c:	f003 0306 	and.w	r3, r3, #6
 800c090:	2b04      	cmp	r3, #4
 800c092:	bf08      	it	eq
 800c094:	1aad      	subeq	r5, r5, r2
 800c096:	68a3      	ldr	r3, [r4, #8]
 800c098:	6922      	ldr	r2, [r4, #16]
 800c09a:	bf0c      	ite	eq
 800c09c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c0a0:	2500      	movne	r5, #0
 800c0a2:	4293      	cmp	r3, r2
 800c0a4:	bfc4      	itt	gt
 800c0a6:	1a9b      	subgt	r3, r3, r2
 800c0a8:	18ed      	addgt	r5, r5, r3
 800c0aa:	2600      	movs	r6, #0
 800c0ac:	341a      	adds	r4, #26
 800c0ae:	42b5      	cmp	r5, r6
 800c0b0:	d11a      	bne.n	800c0e8 <_printf_common+0xc8>
 800c0b2:	2000      	movs	r0, #0
 800c0b4:	e008      	b.n	800c0c8 <_printf_common+0xa8>
 800c0b6:	2301      	movs	r3, #1
 800c0b8:	4652      	mov	r2, sl
 800c0ba:	4649      	mov	r1, r9
 800c0bc:	4638      	mov	r0, r7
 800c0be:	47c0      	blx	r8
 800c0c0:	3001      	adds	r0, #1
 800c0c2:	d103      	bne.n	800c0cc <_printf_common+0xac>
 800c0c4:	f04f 30ff 	mov.w	r0, #4294967295
 800c0c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0cc:	3501      	adds	r5, #1
 800c0ce:	e7c6      	b.n	800c05e <_printf_common+0x3e>
 800c0d0:	18e1      	adds	r1, r4, r3
 800c0d2:	1c5a      	adds	r2, r3, #1
 800c0d4:	2030      	movs	r0, #48	; 0x30
 800c0d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c0da:	4422      	add	r2, r4
 800c0dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c0e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c0e4:	3302      	adds	r3, #2
 800c0e6:	e7c7      	b.n	800c078 <_printf_common+0x58>
 800c0e8:	2301      	movs	r3, #1
 800c0ea:	4622      	mov	r2, r4
 800c0ec:	4649      	mov	r1, r9
 800c0ee:	4638      	mov	r0, r7
 800c0f0:	47c0      	blx	r8
 800c0f2:	3001      	adds	r0, #1
 800c0f4:	d0e6      	beq.n	800c0c4 <_printf_common+0xa4>
 800c0f6:	3601      	adds	r6, #1
 800c0f8:	e7d9      	b.n	800c0ae <_printf_common+0x8e>
	...

0800c0fc <_printf_i>:
 800c0fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c100:	7e0f      	ldrb	r7, [r1, #24]
 800c102:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c104:	2f78      	cmp	r7, #120	; 0x78
 800c106:	4691      	mov	r9, r2
 800c108:	4680      	mov	r8, r0
 800c10a:	460c      	mov	r4, r1
 800c10c:	469a      	mov	sl, r3
 800c10e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c112:	d807      	bhi.n	800c124 <_printf_i+0x28>
 800c114:	2f62      	cmp	r7, #98	; 0x62
 800c116:	d80a      	bhi.n	800c12e <_printf_i+0x32>
 800c118:	2f00      	cmp	r7, #0
 800c11a:	f000 80d8 	beq.w	800c2ce <_printf_i+0x1d2>
 800c11e:	2f58      	cmp	r7, #88	; 0x58
 800c120:	f000 80a3 	beq.w	800c26a <_printf_i+0x16e>
 800c124:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c128:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c12c:	e03a      	b.n	800c1a4 <_printf_i+0xa8>
 800c12e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c132:	2b15      	cmp	r3, #21
 800c134:	d8f6      	bhi.n	800c124 <_printf_i+0x28>
 800c136:	a101      	add	r1, pc, #4	; (adr r1, 800c13c <_printf_i+0x40>)
 800c138:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c13c:	0800c195 	.word	0x0800c195
 800c140:	0800c1a9 	.word	0x0800c1a9
 800c144:	0800c125 	.word	0x0800c125
 800c148:	0800c125 	.word	0x0800c125
 800c14c:	0800c125 	.word	0x0800c125
 800c150:	0800c125 	.word	0x0800c125
 800c154:	0800c1a9 	.word	0x0800c1a9
 800c158:	0800c125 	.word	0x0800c125
 800c15c:	0800c125 	.word	0x0800c125
 800c160:	0800c125 	.word	0x0800c125
 800c164:	0800c125 	.word	0x0800c125
 800c168:	0800c2b5 	.word	0x0800c2b5
 800c16c:	0800c1d9 	.word	0x0800c1d9
 800c170:	0800c297 	.word	0x0800c297
 800c174:	0800c125 	.word	0x0800c125
 800c178:	0800c125 	.word	0x0800c125
 800c17c:	0800c2d7 	.word	0x0800c2d7
 800c180:	0800c125 	.word	0x0800c125
 800c184:	0800c1d9 	.word	0x0800c1d9
 800c188:	0800c125 	.word	0x0800c125
 800c18c:	0800c125 	.word	0x0800c125
 800c190:	0800c29f 	.word	0x0800c29f
 800c194:	682b      	ldr	r3, [r5, #0]
 800c196:	1d1a      	adds	r2, r3, #4
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	602a      	str	r2, [r5, #0]
 800c19c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c1a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c1a4:	2301      	movs	r3, #1
 800c1a6:	e0a3      	b.n	800c2f0 <_printf_i+0x1f4>
 800c1a8:	6820      	ldr	r0, [r4, #0]
 800c1aa:	6829      	ldr	r1, [r5, #0]
 800c1ac:	0606      	lsls	r6, r0, #24
 800c1ae:	f101 0304 	add.w	r3, r1, #4
 800c1b2:	d50a      	bpl.n	800c1ca <_printf_i+0xce>
 800c1b4:	680e      	ldr	r6, [r1, #0]
 800c1b6:	602b      	str	r3, [r5, #0]
 800c1b8:	2e00      	cmp	r6, #0
 800c1ba:	da03      	bge.n	800c1c4 <_printf_i+0xc8>
 800c1bc:	232d      	movs	r3, #45	; 0x2d
 800c1be:	4276      	negs	r6, r6
 800c1c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c1c4:	485e      	ldr	r0, [pc, #376]	; (800c340 <_printf_i+0x244>)
 800c1c6:	230a      	movs	r3, #10
 800c1c8:	e019      	b.n	800c1fe <_printf_i+0x102>
 800c1ca:	680e      	ldr	r6, [r1, #0]
 800c1cc:	602b      	str	r3, [r5, #0]
 800c1ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c1d2:	bf18      	it	ne
 800c1d4:	b236      	sxthne	r6, r6
 800c1d6:	e7ef      	b.n	800c1b8 <_printf_i+0xbc>
 800c1d8:	682b      	ldr	r3, [r5, #0]
 800c1da:	6820      	ldr	r0, [r4, #0]
 800c1dc:	1d19      	adds	r1, r3, #4
 800c1de:	6029      	str	r1, [r5, #0]
 800c1e0:	0601      	lsls	r1, r0, #24
 800c1e2:	d501      	bpl.n	800c1e8 <_printf_i+0xec>
 800c1e4:	681e      	ldr	r6, [r3, #0]
 800c1e6:	e002      	b.n	800c1ee <_printf_i+0xf2>
 800c1e8:	0646      	lsls	r6, r0, #25
 800c1ea:	d5fb      	bpl.n	800c1e4 <_printf_i+0xe8>
 800c1ec:	881e      	ldrh	r6, [r3, #0]
 800c1ee:	4854      	ldr	r0, [pc, #336]	; (800c340 <_printf_i+0x244>)
 800c1f0:	2f6f      	cmp	r7, #111	; 0x6f
 800c1f2:	bf0c      	ite	eq
 800c1f4:	2308      	moveq	r3, #8
 800c1f6:	230a      	movne	r3, #10
 800c1f8:	2100      	movs	r1, #0
 800c1fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c1fe:	6865      	ldr	r5, [r4, #4]
 800c200:	60a5      	str	r5, [r4, #8]
 800c202:	2d00      	cmp	r5, #0
 800c204:	bfa2      	ittt	ge
 800c206:	6821      	ldrge	r1, [r4, #0]
 800c208:	f021 0104 	bicge.w	r1, r1, #4
 800c20c:	6021      	strge	r1, [r4, #0]
 800c20e:	b90e      	cbnz	r6, 800c214 <_printf_i+0x118>
 800c210:	2d00      	cmp	r5, #0
 800c212:	d04d      	beq.n	800c2b0 <_printf_i+0x1b4>
 800c214:	4615      	mov	r5, r2
 800c216:	fbb6 f1f3 	udiv	r1, r6, r3
 800c21a:	fb03 6711 	mls	r7, r3, r1, r6
 800c21e:	5dc7      	ldrb	r7, [r0, r7]
 800c220:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c224:	4637      	mov	r7, r6
 800c226:	42bb      	cmp	r3, r7
 800c228:	460e      	mov	r6, r1
 800c22a:	d9f4      	bls.n	800c216 <_printf_i+0x11a>
 800c22c:	2b08      	cmp	r3, #8
 800c22e:	d10b      	bne.n	800c248 <_printf_i+0x14c>
 800c230:	6823      	ldr	r3, [r4, #0]
 800c232:	07de      	lsls	r6, r3, #31
 800c234:	d508      	bpl.n	800c248 <_printf_i+0x14c>
 800c236:	6923      	ldr	r3, [r4, #16]
 800c238:	6861      	ldr	r1, [r4, #4]
 800c23a:	4299      	cmp	r1, r3
 800c23c:	bfde      	ittt	le
 800c23e:	2330      	movle	r3, #48	; 0x30
 800c240:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c244:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c248:	1b52      	subs	r2, r2, r5
 800c24a:	6122      	str	r2, [r4, #16]
 800c24c:	f8cd a000 	str.w	sl, [sp]
 800c250:	464b      	mov	r3, r9
 800c252:	aa03      	add	r2, sp, #12
 800c254:	4621      	mov	r1, r4
 800c256:	4640      	mov	r0, r8
 800c258:	f7ff fee2 	bl	800c020 <_printf_common>
 800c25c:	3001      	adds	r0, #1
 800c25e:	d14c      	bne.n	800c2fa <_printf_i+0x1fe>
 800c260:	f04f 30ff 	mov.w	r0, #4294967295
 800c264:	b004      	add	sp, #16
 800c266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c26a:	4835      	ldr	r0, [pc, #212]	; (800c340 <_printf_i+0x244>)
 800c26c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c270:	6829      	ldr	r1, [r5, #0]
 800c272:	6823      	ldr	r3, [r4, #0]
 800c274:	f851 6b04 	ldr.w	r6, [r1], #4
 800c278:	6029      	str	r1, [r5, #0]
 800c27a:	061d      	lsls	r5, r3, #24
 800c27c:	d514      	bpl.n	800c2a8 <_printf_i+0x1ac>
 800c27e:	07df      	lsls	r7, r3, #31
 800c280:	bf44      	itt	mi
 800c282:	f043 0320 	orrmi.w	r3, r3, #32
 800c286:	6023      	strmi	r3, [r4, #0]
 800c288:	b91e      	cbnz	r6, 800c292 <_printf_i+0x196>
 800c28a:	6823      	ldr	r3, [r4, #0]
 800c28c:	f023 0320 	bic.w	r3, r3, #32
 800c290:	6023      	str	r3, [r4, #0]
 800c292:	2310      	movs	r3, #16
 800c294:	e7b0      	b.n	800c1f8 <_printf_i+0xfc>
 800c296:	6823      	ldr	r3, [r4, #0]
 800c298:	f043 0320 	orr.w	r3, r3, #32
 800c29c:	6023      	str	r3, [r4, #0]
 800c29e:	2378      	movs	r3, #120	; 0x78
 800c2a0:	4828      	ldr	r0, [pc, #160]	; (800c344 <_printf_i+0x248>)
 800c2a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c2a6:	e7e3      	b.n	800c270 <_printf_i+0x174>
 800c2a8:	0659      	lsls	r1, r3, #25
 800c2aa:	bf48      	it	mi
 800c2ac:	b2b6      	uxthmi	r6, r6
 800c2ae:	e7e6      	b.n	800c27e <_printf_i+0x182>
 800c2b0:	4615      	mov	r5, r2
 800c2b2:	e7bb      	b.n	800c22c <_printf_i+0x130>
 800c2b4:	682b      	ldr	r3, [r5, #0]
 800c2b6:	6826      	ldr	r6, [r4, #0]
 800c2b8:	6961      	ldr	r1, [r4, #20]
 800c2ba:	1d18      	adds	r0, r3, #4
 800c2bc:	6028      	str	r0, [r5, #0]
 800c2be:	0635      	lsls	r5, r6, #24
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	d501      	bpl.n	800c2c8 <_printf_i+0x1cc>
 800c2c4:	6019      	str	r1, [r3, #0]
 800c2c6:	e002      	b.n	800c2ce <_printf_i+0x1d2>
 800c2c8:	0670      	lsls	r0, r6, #25
 800c2ca:	d5fb      	bpl.n	800c2c4 <_printf_i+0x1c8>
 800c2cc:	8019      	strh	r1, [r3, #0]
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	6123      	str	r3, [r4, #16]
 800c2d2:	4615      	mov	r5, r2
 800c2d4:	e7ba      	b.n	800c24c <_printf_i+0x150>
 800c2d6:	682b      	ldr	r3, [r5, #0]
 800c2d8:	1d1a      	adds	r2, r3, #4
 800c2da:	602a      	str	r2, [r5, #0]
 800c2dc:	681d      	ldr	r5, [r3, #0]
 800c2de:	6862      	ldr	r2, [r4, #4]
 800c2e0:	2100      	movs	r1, #0
 800c2e2:	4628      	mov	r0, r5
 800c2e4:	f7f3 ff7c 	bl	80001e0 <memchr>
 800c2e8:	b108      	cbz	r0, 800c2ee <_printf_i+0x1f2>
 800c2ea:	1b40      	subs	r0, r0, r5
 800c2ec:	6060      	str	r0, [r4, #4]
 800c2ee:	6863      	ldr	r3, [r4, #4]
 800c2f0:	6123      	str	r3, [r4, #16]
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c2f8:	e7a8      	b.n	800c24c <_printf_i+0x150>
 800c2fa:	6923      	ldr	r3, [r4, #16]
 800c2fc:	462a      	mov	r2, r5
 800c2fe:	4649      	mov	r1, r9
 800c300:	4640      	mov	r0, r8
 800c302:	47d0      	blx	sl
 800c304:	3001      	adds	r0, #1
 800c306:	d0ab      	beq.n	800c260 <_printf_i+0x164>
 800c308:	6823      	ldr	r3, [r4, #0]
 800c30a:	079b      	lsls	r3, r3, #30
 800c30c:	d413      	bmi.n	800c336 <_printf_i+0x23a>
 800c30e:	68e0      	ldr	r0, [r4, #12]
 800c310:	9b03      	ldr	r3, [sp, #12]
 800c312:	4298      	cmp	r0, r3
 800c314:	bfb8      	it	lt
 800c316:	4618      	movlt	r0, r3
 800c318:	e7a4      	b.n	800c264 <_printf_i+0x168>
 800c31a:	2301      	movs	r3, #1
 800c31c:	4632      	mov	r2, r6
 800c31e:	4649      	mov	r1, r9
 800c320:	4640      	mov	r0, r8
 800c322:	47d0      	blx	sl
 800c324:	3001      	adds	r0, #1
 800c326:	d09b      	beq.n	800c260 <_printf_i+0x164>
 800c328:	3501      	adds	r5, #1
 800c32a:	68e3      	ldr	r3, [r4, #12]
 800c32c:	9903      	ldr	r1, [sp, #12]
 800c32e:	1a5b      	subs	r3, r3, r1
 800c330:	42ab      	cmp	r3, r5
 800c332:	dcf2      	bgt.n	800c31a <_printf_i+0x21e>
 800c334:	e7eb      	b.n	800c30e <_printf_i+0x212>
 800c336:	2500      	movs	r5, #0
 800c338:	f104 0619 	add.w	r6, r4, #25
 800c33c:	e7f5      	b.n	800c32a <_printf_i+0x22e>
 800c33e:	bf00      	nop
 800c340:	080234fe 	.word	0x080234fe
 800c344:	0802350f 	.word	0x0802350f

0800c348 <_scanf_float>:
 800c348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c34c:	b087      	sub	sp, #28
 800c34e:	4617      	mov	r7, r2
 800c350:	9303      	str	r3, [sp, #12]
 800c352:	688b      	ldr	r3, [r1, #8]
 800c354:	1e5a      	subs	r2, r3, #1
 800c356:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c35a:	bf83      	ittte	hi
 800c35c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c360:	195b      	addhi	r3, r3, r5
 800c362:	9302      	strhi	r3, [sp, #8]
 800c364:	2300      	movls	r3, #0
 800c366:	bf86      	itte	hi
 800c368:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c36c:	608b      	strhi	r3, [r1, #8]
 800c36e:	9302      	strls	r3, [sp, #8]
 800c370:	680b      	ldr	r3, [r1, #0]
 800c372:	468b      	mov	fp, r1
 800c374:	2500      	movs	r5, #0
 800c376:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800c37a:	f84b 3b1c 	str.w	r3, [fp], #28
 800c37e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c382:	4680      	mov	r8, r0
 800c384:	460c      	mov	r4, r1
 800c386:	465e      	mov	r6, fp
 800c388:	46aa      	mov	sl, r5
 800c38a:	46a9      	mov	r9, r5
 800c38c:	9501      	str	r5, [sp, #4]
 800c38e:	68a2      	ldr	r2, [r4, #8]
 800c390:	b152      	cbz	r2, 800c3a8 <_scanf_float+0x60>
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	781b      	ldrb	r3, [r3, #0]
 800c396:	2b4e      	cmp	r3, #78	; 0x4e
 800c398:	d864      	bhi.n	800c464 <_scanf_float+0x11c>
 800c39a:	2b40      	cmp	r3, #64	; 0x40
 800c39c:	d83c      	bhi.n	800c418 <_scanf_float+0xd0>
 800c39e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800c3a2:	b2c8      	uxtb	r0, r1
 800c3a4:	280e      	cmp	r0, #14
 800c3a6:	d93a      	bls.n	800c41e <_scanf_float+0xd6>
 800c3a8:	f1b9 0f00 	cmp.w	r9, #0
 800c3ac:	d003      	beq.n	800c3b6 <_scanf_float+0x6e>
 800c3ae:	6823      	ldr	r3, [r4, #0]
 800c3b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c3b4:	6023      	str	r3, [r4, #0]
 800c3b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c3ba:	f1ba 0f01 	cmp.w	sl, #1
 800c3be:	f200 8113 	bhi.w	800c5e8 <_scanf_float+0x2a0>
 800c3c2:	455e      	cmp	r6, fp
 800c3c4:	f200 8105 	bhi.w	800c5d2 <_scanf_float+0x28a>
 800c3c8:	2501      	movs	r5, #1
 800c3ca:	4628      	mov	r0, r5
 800c3cc:	b007      	add	sp, #28
 800c3ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3d2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800c3d6:	2a0d      	cmp	r2, #13
 800c3d8:	d8e6      	bhi.n	800c3a8 <_scanf_float+0x60>
 800c3da:	a101      	add	r1, pc, #4	; (adr r1, 800c3e0 <_scanf_float+0x98>)
 800c3dc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c3e0:	0800c51f 	.word	0x0800c51f
 800c3e4:	0800c3a9 	.word	0x0800c3a9
 800c3e8:	0800c3a9 	.word	0x0800c3a9
 800c3ec:	0800c3a9 	.word	0x0800c3a9
 800c3f0:	0800c57f 	.word	0x0800c57f
 800c3f4:	0800c557 	.word	0x0800c557
 800c3f8:	0800c3a9 	.word	0x0800c3a9
 800c3fc:	0800c3a9 	.word	0x0800c3a9
 800c400:	0800c52d 	.word	0x0800c52d
 800c404:	0800c3a9 	.word	0x0800c3a9
 800c408:	0800c3a9 	.word	0x0800c3a9
 800c40c:	0800c3a9 	.word	0x0800c3a9
 800c410:	0800c3a9 	.word	0x0800c3a9
 800c414:	0800c4e5 	.word	0x0800c4e5
 800c418:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800c41c:	e7db      	b.n	800c3d6 <_scanf_float+0x8e>
 800c41e:	290e      	cmp	r1, #14
 800c420:	d8c2      	bhi.n	800c3a8 <_scanf_float+0x60>
 800c422:	a001      	add	r0, pc, #4	; (adr r0, 800c428 <_scanf_float+0xe0>)
 800c424:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c428:	0800c4d7 	.word	0x0800c4d7
 800c42c:	0800c3a9 	.word	0x0800c3a9
 800c430:	0800c4d7 	.word	0x0800c4d7
 800c434:	0800c56b 	.word	0x0800c56b
 800c438:	0800c3a9 	.word	0x0800c3a9
 800c43c:	0800c485 	.word	0x0800c485
 800c440:	0800c4c1 	.word	0x0800c4c1
 800c444:	0800c4c1 	.word	0x0800c4c1
 800c448:	0800c4c1 	.word	0x0800c4c1
 800c44c:	0800c4c1 	.word	0x0800c4c1
 800c450:	0800c4c1 	.word	0x0800c4c1
 800c454:	0800c4c1 	.word	0x0800c4c1
 800c458:	0800c4c1 	.word	0x0800c4c1
 800c45c:	0800c4c1 	.word	0x0800c4c1
 800c460:	0800c4c1 	.word	0x0800c4c1
 800c464:	2b6e      	cmp	r3, #110	; 0x6e
 800c466:	d809      	bhi.n	800c47c <_scanf_float+0x134>
 800c468:	2b60      	cmp	r3, #96	; 0x60
 800c46a:	d8b2      	bhi.n	800c3d2 <_scanf_float+0x8a>
 800c46c:	2b54      	cmp	r3, #84	; 0x54
 800c46e:	d077      	beq.n	800c560 <_scanf_float+0x218>
 800c470:	2b59      	cmp	r3, #89	; 0x59
 800c472:	d199      	bne.n	800c3a8 <_scanf_float+0x60>
 800c474:	2d07      	cmp	r5, #7
 800c476:	d197      	bne.n	800c3a8 <_scanf_float+0x60>
 800c478:	2508      	movs	r5, #8
 800c47a:	e029      	b.n	800c4d0 <_scanf_float+0x188>
 800c47c:	2b74      	cmp	r3, #116	; 0x74
 800c47e:	d06f      	beq.n	800c560 <_scanf_float+0x218>
 800c480:	2b79      	cmp	r3, #121	; 0x79
 800c482:	e7f6      	b.n	800c472 <_scanf_float+0x12a>
 800c484:	6821      	ldr	r1, [r4, #0]
 800c486:	05c8      	lsls	r0, r1, #23
 800c488:	d51a      	bpl.n	800c4c0 <_scanf_float+0x178>
 800c48a:	9b02      	ldr	r3, [sp, #8]
 800c48c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800c490:	6021      	str	r1, [r4, #0]
 800c492:	f109 0901 	add.w	r9, r9, #1
 800c496:	b11b      	cbz	r3, 800c4a0 <_scanf_float+0x158>
 800c498:	3b01      	subs	r3, #1
 800c49a:	3201      	adds	r2, #1
 800c49c:	9302      	str	r3, [sp, #8]
 800c49e:	60a2      	str	r2, [r4, #8]
 800c4a0:	68a3      	ldr	r3, [r4, #8]
 800c4a2:	3b01      	subs	r3, #1
 800c4a4:	60a3      	str	r3, [r4, #8]
 800c4a6:	6923      	ldr	r3, [r4, #16]
 800c4a8:	3301      	adds	r3, #1
 800c4aa:	6123      	str	r3, [r4, #16]
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	3b01      	subs	r3, #1
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	607b      	str	r3, [r7, #4]
 800c4b4:	f340 8084 	ble.w	800c5c0 <_scanf_float+0x278>
 800c4b8:	683b      	ldr	r3, [r7, #0]
 800c4ba:	3301      	adds	r3, #1
 800c4bc:	603b      	str	r3, [r7, #0]
 800c4be:	e766      	b.n	800c38e <_scanf_float+0x46>
 800c4c0:	eb1a 0f05 	cmn.w	sl, r5
 800c4c4:	f47f af70 	bne.w	800c3a8 <_scanf_float+0x60>
 800c4c8:	6822      	ldr	r2, [r4, #0]
 800c4ca:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800c4ce:	6022      	str	r2, [r4, #0]
 800c4d0:	f806 3b01 	strb.w	r3, [r6], #1
 800c4d4:	e7e4      	b.n	800c4a0 <_scanf_float+0x158>
 800c4d6:	6822      	ldr	r2, [r4, #0]
 800c4d8:	0610      	lsls	r0, r2, #24
 800c4da:	f57f af65 	bpl.w	800c3a8 <_scanf_float+0x60>
 800c4de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c4e2:	e7f4      	b.n	800c4ce <_scanf_float+0x186>
 800c4e4:	f1ba 0f00 	cmp.w	sl, #0
 800c4e8:	d10e      	bne.n	800c508 <_scanf_float+0x1c0>
 800c4ea:	f1b9 0f00 	cmp.w	r9, #0
 800c4ee:	d10e      	bne.n	800c50e <_scanf_float+0x1c6>
 800c4f0:	6822      	ldr	r2, [r4, #0]
 800c4f2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c4f6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c4fa:	d108      	bne.n	800c50e <_scanf_float+0x1c6>
 800c4fc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c500:	6022      	str	r2, [r4, #0]
 800c502:	f04f 0a01 	mov.w	sl, #1
 800c506:	e7e3      	b.n	800c4d0 <_scanf_float+0x188>
 800c508:	f1ba 0f02 	cmp.w	sl, #2
 800c50c:	d055      	beq.n	800c5ba <_scanf_float+0x272>
 800c50e:	2d01      	cmp	r5, #1
 800c510:	d002      	beq.n	800c518 <_scanf_float+0x1d0>
 800c512:	2d04      	cmp	r5, #4
 800c514:	f47f af48 	bne.w	800c3a8 <_scanf_float+0x60>
 800c518:	3501      	adds	r5, #1
 800c51a:	b2ed      	uxtb	r5, r5
 800c51c:	e7d8      	b.n	800c4d0 <_scanf_float+0x188>
 800c51e:	f1ba 0f01 	cmp.w	sl, #1
 800c522:	f47f af41 	bne.w	800c3a8 <_scanf_float+0x60>
 800c526:	f04f 0a02 	mov.w	sl, #2
 800c52a:	e7d1      	b.n	800c4d0 <_scanf_float+0x188>
 800c52c:	b97d      	cbnz	r5, 800c54e <_scanf_float+0x206>
 800c52e:	f1b9 0f00 	cmp.w	r9, #0
 800c532:	f47f af3c 	bne.w	800c3ae <_scanf_float+0x66>
 800c536:	6822      	ldr	r2, [r4, #0]
 800c538:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c53c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c540:	f47f af39 	bne.w	800c3b6 <_scanf_float+0x6e>
 800c544:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c548:	6022      	str	r2, [r4, #0]
 800c54a:	2501      	movs	r5, #1
 800c54c:	e7c0      	b.n	800c4d0 <_scanf_float+0x188>
 800c54e:	2d03      	cmp	r5, #3
 800c550:	d0e2      	beq.n	800c518 <_scanf_float+0x1d0>
 800c552:	2d05      	cmp	r5, #5
 800c554:	e7de      	b.n	800c514 <_scanf_float+0x1cc>
 800c556:	2d02      	cmp	r5, #2
 800c558:	f47f af26 	bne.w	800c3a8 <_scanf_float+0x60>
 800c55c:	2503      	movs	r5, #3
 800c55e:	e7b7      	b.n	800c4d0 <_scanf_float+0x188>
 800c560:	2d06      	cmp	r5, #6
 800c562:	f47f af21 	bne.w	800c3a8 <_scanf_float+0x60>
 800c566:	2507      	movs	r5, #7
 800c568:	e7b2      	b.n	800c4d0 <_scanf_float+0x188>
 800c56a:	6822      	ldr	r2, [r4, #0]
 800c56c:	0591      	lsls	r1, r2, #22
 800c56e:	f57f af1b 	bpl.w	800c3a8 <_scanf_float+0x60>
 800c572:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800c576:	6022      	str	r2, [r4, #0]
 800c578:	f8cd 9004 	str.w	r9, [sp, #4]
 800c57c:	e7a8      	b.n	800c4d0 <_scanf_float+0x188>
 800c57e:	6822      	ldr	r2, [r4, #0]
 800c580:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800c584:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c588:	d006      	beq.n	800c598 <_scanf_float+0x250>
 800c58a:	0550      	lsls	r0, r2, #21
 800c58c:	f57f af0c 	bpl.w	800c3a8 <_scanf_float+0x60>
 800c590:	f1b9 0f00 	cmp.w	r9, #0
 800c594:	f43f af0f 	beq.w	800c3b6 <_scanf_float+0x6e>
 800c598:	0591      	lsls	r1, r2, #22
 800c59a:	bf58      	it	pl
 800c59c:	9901      	ldrpl	r1, [sp, #4]
 800c59e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c5a2:	bf58      	it	pl
 800c5a4:	eba9 0101 	subpl.w	r1, r9, r1
 800c5a8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800c5ac:	bf58      	it	pl
 800c5ae:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c5b2:	6022      	str	r2, [r4, #0]
 800c5b4:	f04f 0900 	mov.w	r9, #0
 800c5b8:	e78a      	b.n	800c4d0 <_scanf_float+0x188>
 800c5ba:	f04f 0a03 	mov.w	sl, #3
 800c5be:	e787      	b.n	800c4d0 <_scanf_float+0x188>
 800c5c0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c5c4:	4639      	mov	r1, r7
 800c5c6:	4640      	mov	r0, r8
 800c5c8:	4798      	blx	r3
 800c5ca:	2800      	cmp	r0, #0
 800c5cc:	f43f aedf 	beq.w	800c38e <_scanf_float+0x46>
 800c5d0:	e6ea      	b.n	800c3a8 <_scanf_float+0x60>
 800c5d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c5d6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c5da:	463a      	mov	r2, r7
 800c5dc:	4640      	mov	r0, r8
 800c5de:	4798      	blx	r3
 800c5e0:	6923      	ldr	r3, [r4, #16]
 800c5e2:	3b01      	subs	r3, #1
 800c5e4:	6123      	str	r3, [r4, #16]
 800c5e6:	e6ec      	b.n	800c3c2 <_scanf_float+0x7a>
 800c5e8:	1e6b      	subs	r3, r5, #1
 800c5ea:	2b06      	cmp	r3, #6
 800c5ec:	d825      	bhi.n	800c63a <_scanf_float+0x2f2>
 800c5ee:	2d02      	cmp	r5, #2
 800c5f0:	d836      	bhi.n	800c660 <_scanf_float+0x318>
 800c5f2:	455e      	cmp	r6, fp
 800c5f4:	f67f aee8 	bls.w	800c3c8 <_scanf_float+0x80>
 800c5f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c5fc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c600:	463a      	mov	r2, r7
 800c602:	4640      	mov	r0, r8
 800c604:	4798      	blx	r3
 800c606:	6923      	ldr	r3, [r4, #16]
 800c608:	3b01      	subs	r3, #1
 800c60a:	6123      	str	r3, [r4, #16]
 800c60c:	e7f1      	b.n	800c5f2 <_scanf_float+0x2aa>
 800c60e:	9802      	ldr	r0, [sp, #8]
 800c610:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c614:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800c618:	9002      	str	r0, [sp, #8]
 800c61a:	463a      	mov	r2, r7
 800c61c:	4640      	mov	r0, r8
 800c61e:	4798      	blx	r3
 800c620:	6923      	ldr	r3, [r4, #16]
 800c622:	3b01      	subs	r3, #1
 800c624:	6123      	str	r3, [r4, #16]
 800c626:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c62a:	fa5f fa8a 	uxtb.w	sl, sl
 800c62e:	f1ba 0f02 	cmp.w	sl, #2
 800c632:	d1ec      	bne.n	800c60e <_scanf_float+0x2c6>
 800c634:	3d03      	subs	r5, #3
 800c636:	b2ed      	uxtb	r5, r5
 800c638:	1b76      	subs	r6, r6, r5
 800c63a:	6823      	ldr	r3, [r4, #0]
 800c63c:	05da      	lsls	r2, r3, #23
 800c63e:	d52f      	bpl.n	800c6a0 <_scanf_float+0x358>
 800c640:	055b      	lsls	r3, r3, #21
 800c642:	d510      	bpl.n	800c666 <_scanf_float+0x31e>
 800c644:	455e      	cmp	r6, fp
 800c646:	f67f aebf 	bls.w	800c3c8 <_scanf_float+0x80>
 800c64a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c64e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c652:	463a      	mov	r2, r7
 800c654:	4640      	mov	r0, r8
 800c656:	4798      	blx	r3
 800c658:	6923      	ldr	r3, [r4, #16]
 800c65a:	3b01      	subs	r3, #1
 800c65c:	6123      	str	r3, [r4, #16]
 800c65e:	e7f1      	b.n	800c644 <_scanf_float+0x2fc>
 800c660:	46aa      	mov	sl, r5
 800c662:	9602      	str	r6, [sp, #8]
 800c664:	e7df      	b.n	800c626 <_scanf_float+0x2de>
 800c666:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c66a:	6923      	ldr	r3, [r4, #16]
 800c66c:	2965      	cmp	r1, #101	; 0x65
 800c66e:	f103 33ff 	add.w	r3, r3, #4294967295
 800c672:	f106 35ff 	add.w	r5, r6, #4294967295
 800c676:	6123      	str	r3, [r4, #16]
 800c678:	d00c      	beq.n	800c694 <_scanf_float+0x34c>
 800c67a:	2945      	cmp	r1, #69	; 0x45
 800c67c:	d00a      	beq.n	800c694 <_scanf_float+0x34c>
 800c67e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c682:	463a      	mov	r2, r7
 800c684:	4640      	mov	r0, r8
 800c686:	4798      	blx	r3
 800c688:	6923      	ldr	r3, [r4, #16]
 800c68a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c68e:	3b01      	subs	r3, #1
 800c690:	1eb5      	subs	r5, r6, #2
 800c692:	6123      	str	r3, [r4, #16]
 800c694:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c698:	463a      	mov	r2, r7
 800c69a:	4640      	mov	r0, r8
 800c69c:	4798      	blx	r3
 800c69e:	462e      	mov	r6, r5
 800c6a0:	6825      	ldr	r5, [r4, #0]
 800c6a2:	f015 0510 	ands.w	r5, r5, #16
 800c6a6:	d159      	bne.n	800c75c <_scanf_float+0x414>
 800c6a8:	7035      	strb	r5, [r6, #0]
 800c6aa:	6823      	ldr	r3, [r4, #0]
 800c6ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c6b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c6b4:	d11b      	bne.n	800c6ee <_scanf_float+0x3a6>
 800c6b6:	9b01      	ldr	r3, [sp, #4]
 800c6b8:	454b      	cmp	r3, r9
 800c6ba:	eba3 0209 	sub.w	r2, r3, r9
 800c6be:	d123      	bne.n	800c708 <_scanf_float+0x3c0>
 800c6c0:	2200      	movs	r2, #0
 800c6c2:	4659      	mov	r1, fp
 800c6c4:	4640      	mov	r0, r8
 800c6c6:	f000 fecd 	bl	800d464 <_strtod_r>
 800c6ca:	6822      	ldr	r2, [r4, #0]
 800c6cc:	9b03      	ldr	r3, [sp, #12]
 800c6ce:	f012 0f02 	tst.w	r2, #2
 800c6d2:	ec57 6b10 	vmov	r6, r7, d0
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	d021      	beq.n	800c71e <_scanf_float+0x3d6>
 800c6da:	9903      	ldr	r1, [sp, #12]
 800c6dc:	1d1a      	adds	r2, r3, #4
 800c6de:	600a      	str	r2, [r1, #0]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	e9c3 6700 	strd	r6, r7, [r3]
 800c6e6:	68e3      	ldr	r3, [r4, #12]
 800c6e8:	3301      	adds	r3, #1
 800c6ea:	60e3      	str	r3, [r4, #12]
 800c6ec:	e66d      	b.n	800c3ca <_scanf_float+0x82>
 800c6ee:	9b04      	ldr	r3, [sp, #16]
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d0e5      	beq.n	800c6c0 <_scanf_float+0x378>
 800c6f4:	9905      	ldr	r1, [sp, #20]
 800c6f6:	230a      	movs	r3, #10
 800c6f8:	462a      	mov	r2, r5
 800c6fa:	3101      	adds	r1, #1
 800c6fc:	4640      	mov	r0, r8
 800c6fe:	f000 ff39 	bl	800d574 <_strtol_r>
 800c702:	9b04      	ldr	r3, [sp, #16]
 800c704:	9e05      	ldr	r6, [sp, #20]
 800c706:	1ac2      	subs	r2, r0, r3
 800c708:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800c70c:	429e      	cmp	r6, r3
 800c70e:	bf28      	it	cs
 800c710:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800c714:	4912      	ldr	r1, [pc, #72]	; (800c760 <_scanf_float+0x418>)
 800c716:	4630      	mov	r0, r6
 800c718:	f000 f860 	bl	800c7dc <siprintf>
 800c71c:	e7d0      	b.n	800c6c0 <_scanf_float+0x378>
 800c71e:	9903      	ldr	r1, [sp, #12]
 800c720:	f012 0f04 	tst.w	r2, #4
 800c724:	f103 0204 	add.w	r2, r3, #4
 800c728:	600a      	str	r2, [r1, #0]
 800c72a:	d1d9      	bne.n	800c6e0 <_scanf_float+0x398>
 800c72c:	f8d3 8000 	ldr.w	r8, [r3]
 800c730:	ee10 2a10 	vmov	r2, s0
 800c734:	ee10 0a10 	vmov	r0, s0
 800c738:	463b      	mov	r3, r7
 800c73a:	4639      	mov	r1, r7
 800c73c:	f7f4 f9f6 	bl	8000b2c <__aeabi_dcmpun>
 800c740:	b128      	cbz	r0, 800c74e <_scanf_float+0x406>
 800c742:	4808      	ldr	r0, [pc, #32]	; (800c764 <_scanf_float+0x41c>)
 800c744:	f000 f810 	bl	800c768 <nanf>
 800c748:	ed88 0a00 	vstr	s0, [r8]
 800c74c:	e7cb      	b.n	800c6e6 <_scanf_float+0x39e>
 800c74e:	4630      	mov	r0, r6
 800c750:	4639      	mov	r1, r7
 800c752:	f7f4 fa49 	bl	8000be8 <__aeabi_d2f>
 800c756:	f8c8 0000 	str.w	r0, [r8]
 800c75a:	e7c4      	b.n	800c6e6 <_scanf_float+0x39e>
 800c75c:	2500      	movs	r5, #0
 800c75e:	e634      	b.n	800c3ca <_scanf_float+0x82>
 800c760:	08023520 	.word	0x08023520
 800c764:	08023928 	.word	0x08023928

0800c768 <nanf>:
 800c768:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c770 <nanf+0x8>
 800c76c:	4770      	bx	lr
 800c76e:	bf00      	nop
 800c770:	7fc00000 	.word	0x7fc00000

0800c774 <sniprintf>:
 800c774:	b40c      	push	{r2, r3}
 800c776:	b530      	push	{r4, r5, lr}
 800c778:	4b17      	ldr	r3, [pc, #92]	; (800c7d8 <sniprintf+0x64>)
 800c77a:	1e0c      	subs	r4, r1, #0
 800c77c:	681d      	ldr	r5, [r3, #0]
 800c77e:	b09d      	sub	sp, #116	; 0x74
 800c780:	da08      	bge.n	800c794 <sniprintf+0x20>
 800c782:	238b      	movs	r3, #139	; 0x8b
 800c784:	602b      	str	r3, [r5, #0]
 800c786:	f04f 30ff 	mov.w	r0, #4294967295
 800c78a:	b01d      	add	sp, #116	; 0x74
 800c78c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c790:	b002      	add	sp, #8
 800c792:	4770      	bx	lr
 800c794:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c798:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c79c:	bf14      	ite	ne
 800c79e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c7a2:	4623      	moveq	r3, r4
 800c7a4:	9304      	str	r3, [sp, #16]
 800c7a6:	9307      	str	r3, [sp, #28]
 800c7a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c7ac:	9002      	str	r0, [sp, #8]
 800c7ae:	9006      	str	r0, [sp, #24]
 800c7b0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c7b4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c7b6:	ab21      	add	r3, sp, #132	; 0x84
 800c7b8:	a902      	add	r1, sp, #8
 800c7ba:	4628      	mov	r0, r5
 800c7bc:	9301      	str	r3, [sp, #4]
 800c7be:	f002 ff25 	bl	800f60c <_svfiprintf_r>
 800c7c2:	1c43      	adds	r3, r0, #1
 800c7c4:	bfbc      	itt	lt
 800c7c6:	238b      	movlt	r3, #139	; 0x8b
 800c7c8:	602b      	strlt	r3, [r5, #0]
 800c7ca:	2c00      	cmp	r4, #0
 800c7cc:	d0dd      	beq.n	800c78a <sniprintf+0x16>
 800c7ce:	9b02      	ldr	r3, [sp, #8]
 800c7d0:	2200      	movs	r2, #0
 800c7d2:	701a      	strb	r2, [r3, #0]
 800c7d4:	e7d9      	b.n	800c78a <sniprintf+0x16>
 800c7d6:	bf00      	nop
 800c7d8:	2000000c 	.word	0x2000000c

0800c7dc <siprintf>:
 800c7dc:	b40e      	push	{r1, r2, r3}
 800c7de:	b500      	push	{lr}
 800c7e0:	b09c      	sub	sp, #112	; 0x70
 800c7e2:	ab1d      	add	r3, sp, #116	; 0x74
 800c7e4:	9002      	str	r0, [sp, #8]
 800c7e6:	9006      	str	r0, [sp, #24]
 800c7e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c7ec:	4809      	ldr	r0, [pc, #36]	; (800c814 <siprintf+0x38>)
 800c7ee:	9107      	str	r1, [sp, #28]
 800c7f0:	9104      	str	r1, [sp, #16]
 800c7f2:	4909      	ldr	r1, [pc, #36]	; (800c818 <siprintf+0x3c>)
 800c7f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7f8:	9105      	str	r1, [sp, #20]
 800c7fa:	6800      	ldr	r0, [r0, #0]
 800c7fc:	9301      	str	r3, [sp, #4]
 800c7fe:	a902      	add	r1, sp, #8
 800c800:	f002 ff04 	bl	800f60c <_svfiprintf_r>
 800c804:	9b02      	ldr	r3, [sp, #8]
 800c806:	2200      	movs	r2, #0
 800c808:	701a      	strb	r2, [r3, #0]
 800c80a:	b01c      	add	sp, #112	; 0x70
 800c80c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c810:	b003      	add	sp, #12
 800c812:	4770      	bx	lr
 800c814:	2000000c 	.word	0x2000000c
 800c818:	ffff0208 	.word	0xffff0208

0800c81c <sulp>:
 800c81c:	b570      	push	{r4, r5, r6, lr}
 800c81e:	4604      	mov	r4, r0
 800c820:	460d      	mov	r5, r1
 800c822:	ec45 4b10 	vmov	d0, r4, r5
 800c826:	4616      	mov	r6, r2
 800c828:	f002 fc4e 	bl	800f0c8 <__ulp>
 800c82c:	ec51 0b10 	vmov	r0, r1, d0
 800c830:	b17e      	cbz	r6, 800c852 <sulp+0x36>
 800c832:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c836:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	dd09      	ble.n	800c852 <sulp+0x36>
 800c83e:	051b      	lsls	r3, r3, #20
 800c840:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c844:	2400      	movs	r4, #0
 800c846:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c84a:	4622      	mov	r2, r4
 800c84c:	462b      	mov	r3, r5
 800c84e:	f7f3 fed3 	bl	80005f8 <__aeabi_dmul>
 800c852:	bd70      	pop	{r4, r5, r6, pc}
 800c854:	0000      	movs	r0, r0
	...

0800c858 <_strtod_l>:
 800c858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c85c:	ed2d 8b02 	vpush	{d8}
 800c860:	b09d      	sub	sp, #116	; 0x74
 800c862:	461f      	mov	r7, r3
 800c864:	2300      	movs	r3, #0
 800c866:	9318      	str	r3, [sp, #96]	; 0x60
 800c868:	4ba2      	ldr	r3, [pc, #648]	; (800caf4 <_strtod_l+0x29c>)
 800c86a:	9213      	str	r2, [sp, #76]	; 0x4c
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	9305      	str	r3, [sp, #20]
 800c870:	4604      	mov	r4, r0
 800c872:	4618      	mov	r0, r3
 800c874:	4688      	mov	r8, r1
 800c876:	f7f3 fcab 	bl	80001d0 <strlen>
 800c87a:	f04f 0a00 	mov.w	sl, #0
 800c87e:	4605      	mov	r5, r0
 800c880:	f04f 0b00 	mov.w	fp, #0
 800c884:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c888:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c88a:	781a      	ldrb	r2, [r3, #0]
 800c88c:	2a2b      	cmp	r2, #43	; 0x2b
 800c88e:	d04e      	beq.n	800c92e <_strtod_l+0xd6>
 800c890:	d83b      	bhi.n	800c90a <_strtod_l+0xb2>
 800c892:	2a0d      	cmp	r2, #13
 800c894:	d834      	bhi.n	800c900 <_strtod_l+0xa8>
 800c896:	2a08      	cmp	r2, #8
 800c898:	d834      	bhi.n	800c904 <_strtod_l+0xac>
 800c89a:	2a00      	cmp	r2, #0
 800c89c:	d03e      	beq.n	800c91c <_strtod_l+0xc4>
 800c89e:	2300      	movs	r3, #0
 800c8a0:	930a      	str	r3, [sp, #40]	; 0x28
 800c8a2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c8a4:	7833      	ldrb	r3, [r6, #0]
 800c8a6:	2b30      	cmp	r3, #48	; 0x30
 800c8a8:	f040 80b0 	bne.w	800ca0c <_strtod_l+0x1b4>
 800c8ac:	7873      	ldrb	r3, [r6, #1]
 800c8ae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c8b2:	2b58      	cmp	r3, #88	; 0x58
 800c8b4:	d168      	bne.n	800c988 <_strtod_l+0x130>
 800c8b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8b8:	9301      	str	r3, [sp, #4]
 800c8ba:	ab18      	add	r3, sp, #96	; 0x60
 800c8bc:	9702      	str	r7, [sp, #8]
 800c8be:	9300      	str	r3, [sp, #0]
 800c8c0:	4a8d      	ldr	r2, [pc, #564]	; (800caf8 <_strtod_l+0x2a0>)
 800c8c2:	ab19      	add	r3, sp, #100	; 0x64
 800c8c4:	a917      	add	r1, sp, #92	; 0x5c
 800c8c6:	4620      	mov	r0, r4
 800c8c8:	f001 fd58 	bl	800e37c <__gethex>
 800c8cc:	f010 0707 	ands.w	r7, r0, #7
 800c8d0:	4605      	mov	r5, r0
 800c8d2:	d005      	beq.n	800c8e0 <_strtod_l+0x88>
 800c8d4:	2f06      	cmp	r7, #6
 800c8d6:	d12c      	bne.n	800c932 <_strtod_l+0xda>
 800c8d8:	3601      	adds	r6, #1
 800c8da:	2300      	movs	r3, #0
 800c8dc:	9617      	str	r6, [sp, #92]	; 0x5c
 800c8de:	930a      	str	r3, [sp, #40]	; 0x28
 800c8e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	f040 8590 	bne.w	800d408 <_strtod_l+0xbb0>
 800c8e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8ea:	b1eb      	cbz	r3, 800c928 <_strtod_l+0xd0>
 800c8ec:	4652      	mov	r2, sl
 800c8ee:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c8f2:	ec43 2b10 	vmov	d0, r2, r3
 800c8f6:	b01d      	add	sp, #116	; 0x74
 800c8f8:	ecbd 8b02 	vpop	{d8}
 800c8fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c900:	2a20      	cmp	r2, #32
 800c902:	d1cc      	bne.n	800c89e <_strtod_l+0x46>
 800c904:	3301      	adds	r3, #1
 800c906:	9317      	str	r3, [sp, #92]	; 0x5c
 800c908:	e7be      	b.n	800c888 <_strtod_l+0x30>
 800c90a:	2a2d      	cmp	r2, #45	; 0x2d
 800c90c:	d1c7      	bne.n	800c89e <_strtod_l+0x46>
 800c90e:	2201      	movs	r2, #1
 800c910:	920a      	str	r2, [sp, #40]	; 0x28
 800c912:	1c5a      	adds	r2, r3, #1
 800c914:	9217      	str	r2, [sp, #92]	; 0x5c
 800c916:	785b      	ldrb	r3, [r3, #1]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d1c2      	bne.n	800c8a2 <_strtod_l+0x4a>
 800c91c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c91e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c922:	2b00      	cmp	r3, #0
 800c924:	f040 856e 	bne.w	800d404 <_strtod_l+0xbac>
 800c928:	4652      	mov	r2, sl
 800c92a:	465b      	mov	r3, fp
 800c92c:	e7e1      	b.n	800c8f2 <_strtod_l+0x9a>
 800c92e:	2200      	movs	r2, #0
 800c930:	e7ee      	b.n	800c910 <_strtod_l+0xb8>
 800c932:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c934:	b13a      	cbz	r2, 800c946 <_strtod_l+0xee>
 800c936:	2135      	movs	r1, #53	; 0x35
 800c938:	a81a      	add	r0, sp, #104	; 0x68
 800c93a:	f002 fcd0 	bl	800f2de <__copybits>
 800c93e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c940:	4620      	mov	r0, r4
 800c942:	f002 f88f 	bl	800ea64 <_Bfree>
 800c946:	3f01      	subs	r7, #1
 800c948:	2f04      	cmp	r7, #4
 800c94a:	d806      	bhi.n	800c95a <_strtod_l+0x102>
 800c94c:	e8df f007 	tbb	[pc, r7]
 800c950:	1714030a 	.word	0x1714030a
 800c954:	0a          	.byte	0x0a
 800c955:	00          	.byte	0x00
 800c956:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800c95a:	0728      	lsls	r0, r5, #28
 800c95c:	d5c0      	bpl.n	800c8e0 <_strtod_l+0x88>
 800c95e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c962:	e7bd      	b.n	800c8e0 <_strtod_l+0x88>
 800c964:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800c968:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c96a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c96e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c972:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c976:	e7f0      	b.n	800c95a <_strtod_l+0x102>
 800c978:	f8df b180 	ldr.w	fp, [pc, #384]	; 800cafc <_strtod_l+0x2a4>
 800c97c:	e7ed      	b.n	800c95a <_strtod_l+0x102>
 800c97e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c982:	f04f 3aff 	mov.w	sl, #4294967295
 800c986:	e7e8      	b.n	800c95a <_strtod_l+0x102>
 800c988:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c98a:	1c5a      	adds	r2, r3, #1
 800c98c:	9217      	str	r2, [sp, #92]	; 0x5c
 800c98e:	785b      	ldrb	r3, [r3, #1]
 800c990:	2b30      	cmp	r3, #48	; 0x30
 800c992:	d0f9      	beq.n	800c988 <_strtod_l+0x130>
 800c994:	2b00      	cmp	r3, #0
 800c996:	d0a3      	beq.n	800c8e0 <_strtod_l+0x88>
 800c998:	2301      	movs	r3, #1
 800c99a:	f04f 0900 	mov.w	r9, #0
 800c99e:	9304      	str	r3, [sp, #16]
 800c9a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c9a2:	9308      	str	r3, [sp, #32]
 800c9a4:	f8cd 901c 	str.w	r9, [sp, #28]
 800c9a8:	464f      	mov	r7, r9
 800c9aa:	220a      	movs	r2, #10
 800c9ac:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c9ae:	7806      	ldrb	r6, [r0, #0]
 800c9b0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c9b4:	b2d9      	uxtb	r1, r3
 800c9b6:	2909      	cmp	r1, #9
 800c9b8:	d92a      	bls.n	800ca10 <_strtod_l+0x1b8>
 800c9ba:	9905      	ldr	r1, [sp, #20]
 800c9bc:	462a      	mov	r2, r5
 800c9be:	f002 ff3f 	bl	800f840 <strncmp>
 800c9c2:	b398      	cbz	r0, 800ca2c <_strtod_l+0x1d4>
 800c9c4:	2000      	movs	r0, #0
 800c9c6:	4632      	mov	r2, r6
 800c9c8:	463d      	mov	r5, r7
 800c9ca:	9005      	str	r0, [sp, #20]
 800c9cc:	4603      	mov	r3, r0
 800c9ce:	2a65      	cmp	r2, #101	; 0x65
 800c9d0:	d001      	beq.n	800c9d6 <_strtod_l+0x17e>
 800c9d2:	2a45      	cmp	r2, #69	; 0x45
 800c9d4:	d118      	bne.n	800ca08 <_strtod_l+0x1b0>
 800c9d6:	b91d      	cbnz	r5, 800c9e0 <_strtod_l+0x188>
 800c9d8:	9a04      	ldr	r2, [sp, #16]
 800c9da:	4302      	orrs	r2, r0
 800c9dc:	d09e      	beq.n	800c91c <_strtod_l+0xc4>
 800c9de:	2500      	movs	r5, #0
 800c9e0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800c9e4:	f108 0201 	add.w	r2, r8, #1
 800c9e8:	9217      	str	r2, [sp, #92]	; 0x5c
 800c9ea:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c9ee:	2a2b      	cmp	r2, #43	; 0x2b
 800c9f0:	d075      	beq.n	800cade <_strtod_l+0x286>
 800c9f2:	2a2d      	cmp	r2, #45	; 0x2d
 800c9f4:	d07b      	beq.n	800caee <_strtod_l+0x296>
 800c9f6:	f04f 0c00 	mov.w	ip, #0
 800c9fa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c9fe:	2909      	cmp	r1, #9
 800ca00:	f240 8082 	bls.w	800cb08 <_strtod_l+0x2b0>
 800ca04:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ca08:	2600      	movs	r6, #0
 800ca0a:	e09d      	b.n	800cb48 <_strtod_l+0x2f0>
 800ca0c:	2300      	movs	r3, #0
 800ca0e:	e7c4      	b.n	800c99a <_strtod_l+0x142>
 800ca10:	2f08      	cmp	r7, #8
 800ca12:	bfd8      	it	le
 800ca14:	9907      	ldrle	r1, [sp, #28]
 800ca16:	f100 0001 	add.w	r0, r0, #1
 800ca1a:	bfda      	itte	le
 800ca1c:	fb02 3301 	mlale	r3, r2, r1, r3
 800ca20:	9307      	strle	r3, [sp, #28]
 800ca22:	fb02 3909 	mlagt	r9, r2, r9, r3
 800ca26:	3701      	adds	r7, #1
 800ca28:	9017      	str	r0, [sp, #92]	; 0x5c
 800ca2a:	e7bf      	b.n	800c9ac <_strtod_l+0x154>
 800ca2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ca2e:	195a      	adds	r2, r3, r5
 800ca30:	9217      	str	r2, [sp, #92]	; 0x5c
 800ca32:	5d5a      	ldrb	r2, [r3, r5]
 800ca34:	2f00      	cmp	r7, #0
 800ca36:	d037      	beq.n	800caa8 <_strtod_l+0x250>
 800ca38:	9005      	str	r0, [sp, #20]
 800ca3a:	463d      	mov	r5, r7
 800ca3c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800ca40:	2b09      	cmp	r3, #9
 800ca42:	d912      	bls.n	800ca6a <_strtod_l+0x212>
 800ca44:	2301      	movs	r3, #1
 800ca46:	e7c2      	b.n	800c9ce <_strtod_l+0x176>
 800ca48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ca4a:	1c5a      	adds	r2, r3, #1
 800ca4c:	9217      	str	r2, [sp, #92]	; 0x5c
 800ca4e:	785a      	ldrb	r2, [r3, #1]
 800ca50:	3001      	adds	r0, #1
 800ca52:	2a30      	cmp	r2, #48	; 0x30
 800ca54:	d0f8      	beq.n	800ca48 <_strtod_l+0x1f0>
 800ca56:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800ca5a:	2b08      	cmp	r3, #8
 800ca5c:	f200 84d9 	bhi.w	800d412 <_strtod_l+0xbba>
 800ca60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ca62:	9005      	str	r0, [sp, #20]
 800ca64:	2000      	movs	r0, #0
 800ca66:	9308      	str	r3, [sp, #32]
 800ca68:	4605      	mov	r5, r0
 800ca6a:	3a30      	subs	r2, #48	; 0x30
 800ca6c:	f100 0301 	add.w	r3, r0, #1
 800ca70:	d014      	beq.n	800ca9c <_strtod_l+0x244>
 800ca72:	9905      	ldr	r1, [sp, #20]
 800ca74:	4419      	add	r1, r3
 800ca76:	9105      	str	r1, [sp, #20]
 800ca78:	462b      	mov	r3, r5
 800ca7a:	eb00 0e05 	add.w	lr, r0, r5
 800ca7e:	210a      	movs	r1, #10
 800ca80:	4573      	cmp	r3, lr
 800ca82:	d113      	bne.n	800caac <_strtod_l+0x254>
 800ca84:	182b      	adds	r3, r5, r0
 800ca86:	2b08      	cmp	r3, #8
 800ca88:	f105 0501 	add.w	r5, r5, #1
 800ca8c:	4405      	add	r5, r0
 800ca8e:	dc1c      	bgt.n	800caca <_strtod_l+0x272>
 800ca90:	9907      	ldr	r1, [sp, #28]
 800ca92:	230a      	movs	r3, #10
 800ca94:	fb03 2301 	mla	r3, r3, r1, r2
 800ca98:	9307      	str	r3, [sp, #28]
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ca9e:	1c51      	adds	r1, r2, #1
 800caa0:	9117      	str	r1, [sp, #92]	; 0x5c
 800caa2:	7852      	ldrb	r2, [r2, #1]
 800caa4:	4618      	mov	r0, r3
 800caa6:	e7c9      	b.n	800ca3c <_strtod_l+0x1e4>
 800caa8:	4638      	mov	r0, r7
 800caaa:	e7d2      	b.n	800ca52 <_strtod_l+0x1fa>
 800caac:	2b08      	cmp	r3, #8
 800caae:	dc04      	bgt.n	800caba <_strtod_l+0x262>
 800cab0:	9e07      	ldr	r6, [sp, #28]
 800cab2:	434e      	muls	r6, r1
 800cab4:	9607      	str	r6, [sp, #28]
 800cab6:	3301      	adds	r3, #1
 800cab8:	e7e2      	b.n	800ca80 <_strtod_l+0x228>
 800caba:	f103 0c01 	add.w	ip, r3, #1
 800cabe:	f1bc 0f10 	cmp.w	ip, #16
 800cac2:	bfd8      	it	le
 800cac4:	fb01 f909 	mulle.w	r9, r1, r9
 800cac8:	e7f5      	b.n	800cab6 <_strtod_l+0x25e>
 800caca:	2d10      	cmp	r5, #16
 800cacc:	bfdc      	itt	le
 800cace:	230a      	movle	r3, #10
 800cad0:	fb03 2909 	mlale	r9, r3, r9, r2
 800cad4:	e7e1      	b.n	800ca9a <_strtod_l+0x242>
 800cad6:	2300      	movs	r3, #0
 800cad8:	9305      	str	r3, [sp, #20]
 800cada:	2301      	movs	r3, #1
 800cadc:	e77c      	b.n	800c9d8 <_strtod_l+0x180>
 800cade:	f04f 0c00 	mov.w	ip, #0
 800cae2:	f108 0202 	add.w	r2, r8, #2
 800cae6:	9217      	str	r2, [sp, #92]	; 0x5c
 800cae8:	f898 2002 	ldrb.w	r2, [r8, #2]
 800caec:	e785      	b.n	800c9fa <_strtod_l+0x1a2>
 800caee:	f04f 0c01 	mov.w	ip, #1
 800caf2:	e7f6      	b.n	800cae2 <_strtod_l+0x28a>
 800caf4:	08023770 	.word	0x08023770
 800caf8:	08023528 	.word	0x08023528
 800cafc:	7ff00000 	.word	0x7ff00000
 800cb00:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cb02:	1c51      	adds	r1, r2, #1
 800cb04:	9117      	str	r1, [sp, #92]	; 0x5c
 800cb06:	7852      	ldrb	r2, [r2, #1]
 800cb08:	2a30      	cmp	r2, #48	; 0x30
 800cb0a:	d0f9      	beq.n	800cb00 <_strtod_l+0x2a8>
 800cb0c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800cb10:	2908      	cmp	r1, #8
 800cb12:	f63f af79 	bhi.w	800ca08 <_strtod_l+0x1b0>
 800cb16:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800cb1a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cb1c:	9206      	str	r2, [sp, #24]
 800cb1e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cb20:	1c51      	adds	r1, r2, #1
 800cb22:	9117      	str	r1, [sp, #92]	; 0x5c
 800cb24:	7852      	ldrb	r2, [r2, #1]
 800cb26:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800cb2a:	2e09      	cmp	r6, #9
 800cb2c:	d937      	bls.n	800cb9e <_strtod_l+0x346>
 800cb2e:	9e06      	ldr	r6, [sp, #24]
 800cb30:	1b89      	subs	r1, r1, r6
 800cb32:	2908      	cmp	r1, #8
 800cb34:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800cb38:	dc02      	bgt.n	800cb40 <_strtod_l+0x2e8>
 800cb3a:	4576      	cmp	r6, lr
 800cb3c:	bfa8      	it	ge
 800cb3e:	4676      	movge	r6, lr
 800cb40:	f1bc 0f00 	cmp.w	ip, #0
 800cb44:	d000      	beq.n	800cb48 <_strtod_l+0x2f0>
 800cb46:	4276      	negs	r6, r6
 800cb48:	2d00      	cmp	r5, #0
 800cb4a:	d14d      	bne.n	800cbe8 <_strtod_l+0x390>
 800cb4c:	9904      	ldr	r1, [sp, #16]
 800cb4e:	4301      	orrs	r1, r0
 800cb50:	f47f aec6 	bne.w	800c8e0 <_strtod_l+0x88>
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	f47f aee1 	bne.w	800c91c <_strtod_l+0xc4>
 800cb5a:	2a69      	cmp	r2, #105	; 0x69
 800cb5c:	d027      	beq.n	800cbae <_strtod_l+0x356>
 800cb5e:	dc24      	bgt.n	800cbaa <_strtod_l+0x352>
 800cb60:	2a49      	cmp	r2, #73	; 0x49
 800cb62:	d024      	beq.n	800cbae <_strtod_l+0x356>
 800cb64:	2a4e      	cmp	r2, #78	; 0x4e
 800cb66:	f47f aed9 	bne.w	800c91c <_strtod_l+0xc4>
 800cb6a:	499f      	ldr	r1, [pc, #636]	; (800cde8 <_strtod_l+0x590>)
 800cb6c:	a817      	add	r0, sp, #92	; 0x5c
 800cb6e:	f001 fe5d 	bl	800e82c <__match>
 800cb72:	2800      	cmp	r0, #0
 800cb74:	f43f aed2 	beq.w	800c91c <_strtod_l+0xc4>
 800cb78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cb7a:	781b      	ldrb	r3, [r3, #0]
 800cb7c:	2b28      	cmp	r3, #40	; 0x28
 800cb7e:	d12d      	bne.n	800cbdc <_strtod_l+0x384>
 800cb80:	499a      	ldr	r1, [pc, #616]	; (800cdec <_strtod_l+0x594>)
 800cb82:	aa1a      	add	r2, sp, #104	; 0x68
 800cb84:	a817      	add	r0, sp, #92	; 0x5c
 800cb86:	f001 fe65 	bl	800e854 <__hexnan>
 800cb8a:	2805      	cmp	r0, #5
 800cb8c:	d126      	bne.n	800cbdc <_strtod_l+0x384>
 800cb8e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cb90:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800cb94:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800cb98:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800cb9c:	e6a0      	b.n	800c8e0 <_strtod_l+0x88>
 800cb9e:	210a      	movs	r1, #10
 800cba0:	fb01 2e0e 	mla	lr, r1, lr, r2
 800cba4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800cba8:	e7b9      	b.n	800cb1e <_strtod_l+0x2c6>
 800cbaa:	2a6e      	cmp	r2, #110	; 0x6e
 800cbac:	e7db      	b.n	800cb66 <_strtod_l+0x30e>
 800cbae:	4990      	ldr	r1, [pc, #576]	; (800cdf0 <_strtod_l+0x598>)
 800cbb0:	a817      	add	r0, sp, #92	; 0x5c
 800cbb2:	f001 fe3b 	bl	800e82c <__match>
 800cbb6:	2800      	cmp	r0, #0
 800cbb8:	f43f aeb0 	beq.w	800c91c <_strtod_l+0xc4>
 800cbbc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cbbe:	498d      	ldr	r1, [pc, #564]	; (800cdf4 <_strtod_l+0x59c>)
 800cbc0:	3b01      	subs	r3, #1
 800cbc2:	a817      	add	r0, sp, #92	; 0x5c
 800cbc4:	9317      	str	r3, [sp, #92]	; 0x5c
 800cbc6:	f001 fe31 	bl	800e82c <__match>
 800cbca:	b910      	cbnz	r0, 800cbd2 <_strtod_l+0x37a>
 800cbcc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cbce:	3301      	adds	r3, #1
 800cbd0:	9317      	str	r3, [sp, #92]	; 0x5c
 800cbd2:	f8df b230 	ldr.w	fp, [pc, #560]	; 800ce04 <_strtod_l+0x5ac>
 800cbd6:	f04f 0a00 	mov.w	sl, #0
 800cbda:	e681      	b.n	800c8e0 <_strtod_l+0x88>
 800cbdc:	4886      	ldr	r0, [pc, #536]	; (800cdf8 <_strtod_l+0x5a0>)
 800cbde:	f002 fe17 	bl	800f810 <nan>
 800cbe2:	ec5b ab10 	vmov	sl, fp, d0
 800cbe6:	e67b      	b.n	800c8e0 <_strtod_l+0x88>
 800cbe8:	9b05      	ldr	r3, [sp, #20]
 800cbea:	9807      	ldr	r0, [sp, #28]
 800cbec:	1af3      	subs	r3, r6, r3
 800cbee:	2f00      	cmp	r7, #0
 800cbf0:	bf08      	it	eq
 800cbf2:	462f      	moveq	r7, r5
 800cbf4:	2d10      	cmp	r5, #16
 800cbf6:	9306      	str	r3, [sp, #24]
 800cbf8:	46a8      	mov	r8, r5
 800cbfa:	bfa8      	it	ge
 800cbfc:	f04f 0810 	movge.w	r8, #16
 800cc00:	f7f3 fc80 	bl	8000504 <__aeabi_ui2d>
 800cc04:	2d09      	cmp	r5, #9
 800cc06:	4682      	mov	sl, r0
 800cc08:	468b      	mov	fp, r1
 800cc0a:	dd13      	ble.n	800cc34 <_strtod_l+0x3dc>
 800cc0c:	4b7b      	ldr	r3, [pc, #492]	; (800cdfc <_strtod_l+0x5a4>)
 800cc0e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800cc12:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800cc16:	f7f3 fcef 	bl	80005f8 <__aeabi_dmul>
 800cc1a:	4682      	mov	sl, r0
 800cc1c:	4648      	mov	r0, r9
 800cc1e:	468b      	mov	fp, r1
 800cc20:	f7f3 fc70 	bl	8000504 <__aeabi_ui2d>
 800cc24:	4602      	mov	r2, r0
 800cc26:	460b      	mov	r3, r1
 800cc28:	4650      	mov	r0, sl
 800cc2a:	4659      	mov	r1, fp
 800cc2c:	f7f3 fb2e 	bl	800028c <__adddf3>
 800cc30:	4682      	mov	sl, r0
 800cc32:	468b      	mov	fp, r1
 800cc34:	2d0f      	cmp	r5, #15
 800cc36:	dc38      	bgt.n	800ccaa <_strtod_l+0x452>
 800cc38:	9b06      	ldr	r3, [sp, #24]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	f43f ae50 	beq.w	800c8e0 <_strtod_l+0x88>
 800cc40:	dd24      	ble.n	800cc8c <_strtod_l+0x434>
 800cc42:	2b16      	cmp	r3, #22
 800cc44:	dc0b      	bgt.n	800cc5e <_strtod_l+0x406>
 800cc46:	496d      	ldr	r1, [pc, #436]	; (800cdfc <_strtod_l+0x5a4>)
 800cc48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cc4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc50:	4652      	mov	r2, sl
 800cc52:	465b      	mov	r3, fp
 800cc54:	f7f3 fcd0 	bl	80005f8 <__aeabi_dmul>
 800cc58:	4682      	mov	sl, r0
 800cc5a:	468b      	mov	fp, r1
 800cc5c:	e640      	b.n	800c8e0 <_strtod_l+0x88>
 800cc5e:	9a06      	ldr	r2, [sp, #24]
 800cc60:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800cc64:	4293      	cmp	r3, r2
 800cc66:	db20      	blt.n	800ccaa <_strtod_l+0x452>
 800cc68:	4c64      	ldr	r4, [pc, #400]	; (800cdfc <_strtod_l+0x5a4>)
 800cc6a:	f1c5 050f 	rsb	r5, r5, #15
 800cc6e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cc72:	4652      	mov	r2, sl
 800cc74:	465b      	mov	r3, fp
 800cc76:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc7a:	f7f3 fcbd 	bl	80005f8 <__aeabi_dmul>
 800cc7e:	9b06      	ldr	r3, [sp, #24]
 800cc80:	1b5d      	subs	r5, r3, r5
 800cc82:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cc86:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cc8a:	e7e3      	b.n	800cc54 <_strtod_l+0x3fc>
 800cc8c:	9b06      	ldr	r3, [sp, #24]
 800cc8e:	3316      	adds	r3, #22
 800cc90:	db0b      	blt.n	800ccaa <_strtod_l+0x452>
 800cc92:	9b05      	ldr	r3, [sp, #20]
 800cc94:	1b9e      	subs	r6, r3, r6
 800cc96:	4b59      	ldr	r3, [pc, #356]	; (800cdfc <_strtod_l+0x5a4>)
 800cc98:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800cc9c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cca0:	4650      	mov	r0, sl
 800cca2:	4659      	mov	r1, fp
 800cca4:	f7f3 fdd2 	bl	800084c <__aeabi_ddiv>
 800cca8:	e7d6      	b.n	800cc58 <_strtod_l+0x400>
 800ccaa:	9b06      	ldr	r3, [sp, #24]
 800ccac:	eba5 0808 	sub.w	r8, r5, r8
 800ccb0:	4498      	add	r8, r3
 800ccb2:	f1b8 0f00 	cmp.w	r8, #0
 800ccb6:	dd74      	ble.n	800cda2 <_strtod_l+0x54a>
 800ccb8:	f018 030f 	ands.w	r3, r8, #15
 800ccbc:	d00a      	beq.n	800ccd4 <_strtod_l+0x47c>
 800ccbe:	494f      	ldr	r1, [pc, #316]	; (800cdfc <_strtod_l+0x5a4>)
 800ccc0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ccc4:	4652      	mov	r2, sl
 800ccc6:	465b      	mov	r3, fp
 800ccc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cccc:	f7f3 fc94 	bl	80005f8 <__aeabi_dmul>
 800ccd0:	4682      	mov	sl, r0
 800ccd2:	468b      	mov	fp, r1
 800ccd4:	f038 080f 	bics.w	r8, r8, #15
 800ccd8:	d04f      	beq.n	800cd7a <_strtod_l+0x522>
 800ccda:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800ccde:	dd22      	ble.n	800cd26 <_strtod_l+0x4ce>
 800cce0:	2500      	movs	r5, #0
 800cce2:	462e      	mov	r6, r5
 800cce4:	9507      	str	r5, [sp, #28]
 800cce6:	9505      	str	r5, [sp, #20]
 800cce8:	2322      	movs	r3, #34	; 0x22
 800ccea:	f8df b118 	ldr.w	fp, [pc, #280]	; 800ce04 <_strtod_l+0x5ac>
 800ccee:	6023      	str	r3, [r4, #0]
 800ccf0:	f04f 0a00 	mov.w	sl, #0
 800ccf4:	9b07      	ldr	r3, [sp, #28]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	f43f adf2 	beq.w	800c8e0 <_strtod_l+0x88>
 800ccfc:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ccfe:	4620      	mov	r0, r4
 800cd00:	f001 feb0 	bl	800ea64 <_Bfree>
 800cd04:	9905      	ldr	r1, [sp, #20]
 800cd06:	4620      	mov	r0, r4
 800cd08:	f001 feac 	bl	800ea64 <_Bfree>
 800cd0c:	4631      	mov	r1, r6
 800cd0e:	4620      	mov	r0, r4
 800cd10:	f001 fea8 	bl	800ea64 <_Bfree>
 800cd14:	9907      	ldr	r1, [sp, #28]
 800cd16:	4620      	mov	r0, r4
 800cd18:	f001 fea4 	bl	800ea64 <_Bfree>
 800cd1c:	4629      	mov	r1, r5
 800cd1e:	4620      	mov	r0, r4
 800cd20:	f001 fea0 	bl	800ea64 <_Bfree>
 800cd24:	e5dc      	b.n	800c8e0 <_strtod_l+0x88>
 800cd26:	4b36      	ldr	r3, [pc, #216]	; (800ce00 <_strtod_l+0x5a8>)
 800cd28:	9304      	str	r3, [sp, #16]
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800cd30:	4650      	mov	r0, sl
 800cd32:	4659      	mov	r1, fp
 800cd34:	4699      	mov	r9, r3
 800cd36:	f1b8 0f01 	cmp.w	r8, #1
 800cd3a:	dc21      	bgt.n	800cd80 <_strtod_l+0x528>
 800cd3c:	b10b      	cbz	r3, 800cd42 <_strtod_l+0x4ea>
 800cd3e:	4682      	mov	sl, r0
 800cd40:	468b      	mov	fp, r1
 800cd42:	4b2f      	ldr	r3, [pc, #188]	; (800ce00 <_strtod_l+0x5a8>)
 800cd44:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800cd48:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800cd4c:	4652      	mov	r2, sl
 800cd4e:	465b      	mov	r3, fp
 800cd50:	e9d9 0100 	ldrd	r0, r1, [r9]
 800cd54:	f7f3 fc50 	bl	80005f8 <__aeabi_dmul>
 800cd58:	4b2a      	ldr	r3, [pc, #168]	; (800ce04 <_strtod_l+0x5ac>)
 800cd5a:	460a      	mov	r2, r1
 800cd5c:	400b      	ands	r3, r1
 800cd5e:	492a      	ldr	r1, [pc, #168]	; (800ce08 <_strtod_l+0x5b0>)
 800cd60:	428b      	cmp	r3, r1
 800cd62:	4682      	mov	sl, r0
 800cd64:	d8bc      	bhi.n	800cce0 <_strtod_l+0x488>
 800cd66:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800cd6a:	428b      	cmp	r3, r1
 800cd6c:	bf86      	itte	hi
 800cd6e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800ce0c <_strtod_l+0x5b4>
 800cd72:	f04f 3aff 	movhi.w	sl, #4294967295
 800cd76:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	9304      	str	r3, [sp, #16]
 800cd7e:	e084      	b.n	800ce8a <_strtod_l+0x632>
 800cd80:	f018 0f01 	tst.w	r8, #1
 800cd84:	d005      	beq.n	800cd92 <_strtod_l+0x53a>
 800cd86:	9b04      	ldr	r3, [sp, #16]
 800cd88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd8c:	f7f3 fc34 	bl	80005f8 <__aeabi_dmul>
 800cd90:	2301      	movs	r3, #1
 800cd92:	9a04      	ldr	r2, [sp, #16]
 800cd94:	3208      	adds	r2, #8
 800cd96:	f109 0901 	add.w	r9, r9, #1
 800cd9a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800cd9e:	9204      	str	r2, [sp, #16]
 800cda0:	e7c9      	b.n	800cd36 <_strtod_l+0x4de>
 800cda2:	d0ea      	beq.n	800cd7a <_strtod_l+0x522>
 800cda4:	f1c8 0800 	rsb	r8, r8, #0
 800cda8:	f018 020f 	ands.w	r2, r8, #15
 800cdac:	d00a      	beq.n	800cdc4 <_strtod_l+0x56c>
 800cdae:	4b13      	ldr	r3, [pc, #76]	; (800cdfc <_strtod_l+0x5a4>)
 800cdb0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cdb4:	4650      	mov	r0, sl
 800cdb6:	4659      	mov	r1, fp
 800cdb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdbc:	f7f3 fd46 	bl	800084c <__aeabi_ddiv>
 800cdc0:	4682      	mov	sl, r0
 800cdc2:	468b      	mov	fp, r1
 800cdc4:	ea5f 1828 	movs.w	r8, r8, asr #4
 800cdc8:	d0d7      	beq.n	800cd7a <_strtod_l+0x522>
 800cdca:	f1b8 0f1f 	cmp.w	r8, #31
 800cdce:	dd1f      	ble.n	800ce10 <_strtod_l+0x5b8>
 800cdd0:	2500      	movs	r5, #0
 800cdd2:	462e      	mov	r6, r5
 800cdd4:	9507      	str	r5, [sp, #28]
 800cdd6:	9505      	str	r5, [sp, #20]
 800cdd8:	2322      	movs	r3, #34	; 0x22
 800cdda:	f04f 0a00 	mov.w	sl, #0
 800cdde:	f04f 0b00 	mov.w	fp, #0
 800cde2:	6023      	str	r3, [r4, #0]
 800cde4:	e786      	b.n	800ccf4 <_strtod_l+0x49c>
 800cde6:	bf00      	nop
 800cde8:	080234f9 	.word	0x080234f9
 800cdec:	0802353c 	.word	0x0802353c
 800cdf0:	080234f1 	.word	0x080234f1
 800cdf4:	0802367c 	.word	0x0802367c
 800cdf8:	08023928 	.word	0x08023928
 800cdfc:	08023808 	.word	0x08023808
 800ce00:	080237e0 	.word	0x080237e0
 800ce04:	7ff00000 	.word	0x7ff00000
 800ce08:	7ca00000 	.word	0x7ca00000
 800ce0c:	7fefffff 	.word	0x7fefffff
 800ce10:	f018 0310 	ands.w	r3, r8, #16
 800ce14:	bf18      	it	ne
 800ce16:	236a      	movne	r3, #106	; 0x6a
 800ce18:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800d1c8 <_strtod_l+0x970>
 800ce1c:	9304      	str	r3, [sp, #16]
 800ce1e:	4650      	mov	r0, sl
 800ce20:	4659      	mov	r1, fp
 800ce22:	2300      	movs	r3, #0
 800ce24:	f018 0f01 	tst.w	r8, #1
 800ce28:	d004      	beq.n	800ce34 <_strtod_l+0x5dc>
 800ce2a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ce2e:	f7f3 fbe3 	bl	80005f8 <__aeabi_dmul>
 800ce32:	2301      	movs	r3, #1
 800ce34:	ea5f 0868 	movs.w	r8, r8, asr #1
 800ce38:	f109 0908 	add.w	r9, r9, #8
 800ce3c:	d1f2      	bne.n	800ce24 <_strtod_l+0x5cc>
 800ce3e:	b10b      	cbz	r3, 800ce44 <_strtod_l+0x5ec>
 800ce40:	4682      	mov	sl, r0
 800ce42:	468b      	mov	fp, r1
 800ce44:	9b04      	ldr	r3, [sp, #16]
 800ce46:	b1c3      	cbz	r3, 800ce7a <_strtod_l+0x622>
 800ce48:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ce4c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	4659      	mov	r1, fp
 800ce54:	dd11      	ble.n	800ce7a <_strtod_l+0x622>
 800ce56:	2b1f      	cmp	r3, #31
 800ce58:	f340 8124 	ble.w	800d0a4 <_strtod_l+0x84c>
 800ce5c:	2b34      	cmp	r3, #52	; 0x34
 800ce5e:	bfde      	ittt	le
 800ce60:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800ce64:	f04f 33ff 	movle.w	r3, #4294967295
 800ce68:	fa03 f202 	lslle.w	r2, r3, r2
 800ce6c:	f04f 0a00 	mov.w	sl, #0
 800ce70:	bfcc      	ite	gt
 800ce72:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ce76:	ea02 0b01 	andle.w	fp, r2, r1
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	4650      	mov	r0, sl
 800ce80:	4659      	mov	r1, fp
 800ce82:	f7f3 fe21 	bl	8000ac8 <__aeabi_dcmpeq>
 800ce86:	2800      	cmp	r0, #0
 800ce88:	d1a2      	bne.n	800cdd0 <_strtod_l+0x578>
 800ce8a:	9b07      	ldr	r3, [sp, #28]
 800ce8c:	9300      	str	r3, [sp, #0]
 800ce8e:	9908      	ldr	r1, [sp, #32]
 800ce90:	462b      	mov	r3, r5
 800ce92:	463a      	mov	r2, r7
 800ce94:	4620      	mov	r0, r4
 800ce96:	f001 fe4d 	bl	800eb34 <__s2b>
 800ce9a:	9007      	str	r0, [sp, #28]
 800ce9c:	2800      	cmp	r0, #0
 800ce9e:	f43f af1f 	beq.w	800cce0 <_strtod_l+0x488>
 800cea2:	9b05      	ldr	r3, [sp, #20]
 800cea4:	1b9e      	subs	r6, r3, r6
 800cea6:	9b06      	ldr	r3, [sp, #24]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	bfb4      	ite	lt
 800ceac:	4633      	movlt	r3, r6
 800ceae:	2300      	movge	r3, #0
 800ceb0:	930c      	str	r3, [sp, #48]	; 0x30
 800ceb2:	9b06      	ldr	r3, [sp, #24]
 800ceb4:	2500      	movs	r5, #0
 800ceb6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ceba:	9312      	str	r3, [sp, #72]	; 0x48
 800cebc:	462e      	mov	r6, r5
 800cebe:	9b07      	ldr	r3, [sp, #28]
 800cec0:	4620      	mov	r0, r4
 800cec2:	6859      	ldr	r1, [r3, #4]
 800cec4:	f001 fd8e 	bl	800e9e4 <_Balloc>
 800cec8:	9005      	str	r0, [sp, #20]
 800ceca:	2800      	cmp	r0, #0
 800cecc:	f43f af0c 	beq.w	800cce8 <_strtod_l+0x490>
 800ced0:	9b07      	ldr	r3, [sp, #28]
 800ced2:	691a      	ldr	r2, [r3, #16]
 800ced4:	3202      	adds	r2, #2
 800ced6:	f103 010c 	add.w	r1, r3, #12
 800ceda:	0092      	lsls	r2, r2, #2
 800cedc:	300c      	adds	r0, #12
 800cede:	f001 fd73 	bl	800e9c8 <memcpy>
 800cee2:	ec4b ab10 	vmov	d0, sl, fp
 800cee6:	aa1a      	add	r2, sp, #104	; 0x68
 800cee8:	a919      	add	r1, sp, #100	; 0x64
 800ceea:	4620      	mov	r0, r4
 800ceec:	f002 f968 	bl	800f1c0 <__d2b>
 800cef0:	ec4b ab18 	vmov	d8, sl, fp
 800cef4:	9018      	str	r0, [sp, #96]	; 0x60
 800cef6:	2800      	cmp	r0, #0
 800cef8:	f43f aef6 	beq.w	800cce8 <_strtod_l+0x490>
 800cefc:	2101      	movs	r1, #1
 800cefe:	4620      	mov	r0, r4
 800cf00:	f001 feb2 	bl	800ec68 <__i2b>
 800cf04:	4606      	mov	r6, r0
 800cf06:	2800      	cmp	r0, #0
 800cf08:	f43f aeee 	beq.w	800cce8 <_strtod_l+0x490>
 800cf0c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cf0e:	9904      	ldr	r1, [sp, #16]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	bfab      	itete	ge
 800cf14:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800cf16:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800cf18:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800cf1a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800cf1e:	bfac      	ite	ge
 800cf20:	eb03 0902 	addge.w	r9, r3, r2
 800cf24:	1ad7      	sublt	r7, r2, r3
 800cf26:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800cf28:	eba3 0801 	sub.w	r8, r3, r1
 800cf2c:	4490      	add	r8, r2
 800cf2e:	4ba1      	ldr	r3, [pc, #644]	; (800d1b4 <_strtod_l+0x95c>)
 800cf30:	f108 38ff 	add.w	r8, r8, #4294967295
 800cf34:	4598      	cmp	r8, r3
 800cf36:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800cf3a:	f280 80c7 	bge.w	800d0cc <_strtod_l+0x874>
 800cf3e:	eba3 0308 	sub.w	r3, r3, r8
 800cf42:	2b1f      	cmp	r3, #31
 800cf44:	eba2 0203 	sub.w	r2, r2, r3
 800cf48:	f04f 0101 	mov.w	r1, #1
 800cf4c:	f300 80b1 	bgt.w	800d0b2 <_strtod_l+0x85a>
 800cf50:	fa01 f303 	lsl.w	r3, r1, r3
 800cf54:	930d      	str	r3, [sp, #52]	; 0x34
 800cf56:	2300      	movs	r3, #0
 800cf58:	9308      	str	r3, [sp, #32]
 800cf5a:	eb09 0802 	add.w	r8, r9, r2
 800cf5e:	9b04      	ldr	r3, [sp, #16]
 800cf60:	45c1      	cmp	r9, r8
 800cf62:	4417      	add	r7, r2
 800cf64:	441f      	add	r7, r3
 800cf66:	464b      	mov	r3, r9
 800cf68:	bfa8      	it	ge
 800cf6a:	4643      	movge	r3, r8
 800cf6c:	42bb      	cmp	r3, r7
 800cf6e:	bfa8      	it	ge
 800cf70:	463b      	movge	r3, r7
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	bfc2      	ittt	gt
 800cf76:	eba8 0803 	subgt.w	r8, r8, r3
 800cf7a:	1aff      	subgt	r7, r7, r3
 800cf7c:	eba9 0903 	subgt.w	r9, r9, r3
 800cf80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	dd17      	ble.n	800cfb6 <_strtod_l+0x75e>
 800cf86:	4631      	mov	r1, r6
 800cf88:	461a      	mov	r2, r3
 800cf8a:	4620      	mov	r0, r4
 800cf8c:	f001 ff2c 	bl	800ede8 <__pow5mult>
 800cf90:	4606      	mov	r6, r0
 800cf92:	2800      	cmp	r0, #0
 800cf94:	f43f aea8 	beq.w	800cce8 <_strtod_l+0x490>
 800cf98:	4601      	mov	r1, r0
 800cf9a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cf9c:	4620      	mov	r0, r4
 800cf9e:	f001 fe79 	bl	800ec94 <__multiply>
 800cfa2:	900b      	str	r0, [sp, #44]	; 0x2c
 800cfa4:	2800      	cmp	r0, #0
 800cfa6:	f43f ae9f 	beq.w	800cce8 <_strtod_l+0x490>
 800cfaa:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cfac:	4620      	mov	r0, r4
 800cfae:	f001 fd59 	bl	800ea64 <_Bfree>
 800cfb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cfb4:	9318      	str	r3, [sp, #96]	; 0x60
 800cfb6:	f1b8 0f00 	cmp.w	r8, #0
 800cfba:	f300 808c 	bgt.w	800d0d6 <_strtod_l+0x87e>
 800cfbe:	9b06      	ldr	r3, [sp, #24]
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	dd08      	ble.n	800cfd6 <_strtod_l+0x77e>
 800cfc4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cfc6:	9905      	ldr	r1, [sp, #20]
 800cfc8:	4620      	mov	r0, r4
 800cfca:	f001 ff0d 	bl	800ede8 <__pow5mult>
 800cfce:	9005      	str	r0, [sp, #20]
 800cfd0:	2800      	cmp	r0, #0
 800cfd2:	f43f ae89 	beq.w	800cce8 <_strtod_l+0x490>
 800cfd6:	2f00      	cmp	r7, #0
 800cfd8:	dd08      	ble.n	800cfec <_strtod_l+0x794>
 800cfda:	9905      	ldr	r1, [sp, #20]
 800cfdc:	463a      	mov	r2, r7
 800cfde:	4620      	mov	r0, r4
 800cfe0:	f001 ff5c 	bl	800ee9c <__lshift>
 800cfe4:	9005      	str	r0, [sp, #20]
 800cfe6:	2800      	cmp	r0, #0
 800cfe8:	f43f ae7e 	beq.w	800cce8 <_strtod_l+0x490>
 800cfec:	f1b9 0f00 	cmp.w	r9, #0
 800cff0:	dd08      	ble.n	800d004 <_strtod_l+0x7ac>
 800cff2:	4631      	mov	r1, r6
 800cff4:	464a      	mov	r2, r9
 800cff6:	4620      	mov	r0, r4
 800cff8:	f001 ff50 	bl	800ee9c <__lshift>
 800cffc:	4606      	mov	r6, r0
 800cffe:	2800      	cmp	r0, #0
 800d000:	f43f ae72 	beq.w	800cce8 <_strtod_l+0x490>
 800d004:	9a05      	ldr	r2, [sp, #20]
 800d006:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d008:	4620      	mov	r0, r4
 800d00a:	f001 ffd3 	bl	800efb4 <__mdiff>
 800d00e:	4605      	mov	r5, r0
 800d010:	2800      	cmp	r0, #0
 800d012:	f43f ae69 	beq.w	800cce8 <_strtod_l+0x490>
 800d016:	68c3      	ldr	r3, [r0, #12]
 800d018:	930b      	str	r3, [sp, #44]	; 0x2c
 800d01a:	2300      	movs	r3, #0
 800d01c:	60c3      	str	r3, [r0, #12]
 800d01e:	4631      	mov	r1, r6
 800d020:	f001 ffac 	bl	800ef7c <__mcmp>
 800d024:	2800      	cmp	r0, #0
 800d026:	da60      	bge.n	800d0ea <_strtod_l+0x892>
 800d028:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d02a:	ea53 030a 	orrs.w	r3, r3, sl
 800d02e:	f040 8082 	bne.w	800d136 <_strtod_l+0x8de>
 800d032:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d036:	2b00      	cmp	r3, #0
 800d038:	d17d      	bne.n	800d136 <_strtod_l+0x8de>
 800d03a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d03e:	0d1b      	lsrs	r3, r3, #20
 800d040:	051b      	lsls	r3, r3, #20
 800d042:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800d046:	d976      	bls.n	800d136 <_strtod_l+0x8de>
 800d048:	696b      	ldr	r3, [r5, #20]
 800d04a:	b913      	cbnz	r3, 800d052 <_strtod_l+0x7fa>
 800d04c:	692b      	ldr	r3, [r5, #16]
 800d04e:	2b01      	cmp	r3, #1
 800d050:	dd71      	ble.n	800d136 <_strtod_l+0x8de>
 800d052:	4629      	mov	r1, r5
 800d054:	2201      	movs	r2, #1
 800d056:	4620      	mov	r0, r4
 800d058:	f001 ff20 	bl	800ee9c <__lshift>
 800d05c:	4631      	mov	r1, r6
 800d05e:	4605      	mov	r5, r0
 800d060:	f001 ff8c 	bl	800ef7c <__mcmp>
 800d064:	2800      	cmp	r0, #0
 800d066:	dd66      	ble.n	800d136 <_strtod_l+0x8de>
 800d068:	9904      	ldr	r1, [sp, #16]
 800d06a:	4a53      	ldr	r2, [pc, #332]	; (800d1b8 <_strtod_l+0x960>)
 800d06c:	465b      	mov	r3, fp
 800d06e:	2900      	cmp	r1, #0
 800d070:	f000 8081 	beq.w	800d176 <_strtod_l+0x91e>
 800d074:	ea02 010b 	and.w	r1, r2, fp
 800d078:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800d07c:	dc7b      	bgt.n	800d176 <_strtod_l+0x91e>
 800d07e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800d082:	f77f aea9 	ble.w	800cdd8 <_strtod_l+0x580>
 800d086:	4b4d      	ldr	r3, [pc, #308]	; (800d1bc <_strtod_l+0x964>)
 800d088:	4650      	mov	r0, sl
 800d08a:	4659      	mov	r1, fp
 800d08c:	2200      	movs	r2, #0
 800d08e:	f7f3 fab3 	bl	80005f8 <__aeabi_dmul>
 800d092:	460b      	mov	r3, r1
 800d094:	4303      	orrs	r3, r0
 800d096:	bf08      	it	eq
 800d098:	2322      	moveq	r3, #34	; 0x22
 800d09a:	4682      	mov	sl, r0
 800d09c:	468b      	mov	fp, r1
 800d09e:	bf08      	it	eq
 800d0a0:	6023      	streq	r3, [r4, #0]
 800d0a2:	e62b      	b.n	800ccfc <_strtod_l+0x4a4>
 800d0a4:	f04f 32ff 	mov.w	r2, #4294967295
 800d0a8:	fa02 f303 	lsl.w	r3, r2, r3
 800d0ac:	ea03 0a0a 	and.w	sl, r3, sl
 800d0b0:	e6e3      	b.n	800ce7a <_strtod_l+0x622>
 800d0b2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800d0b6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800d0ba:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800d0be:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800d0c2:	fa01 f308 	lsl.w	r3, r1, r8
 800d0c6:	9308      	str	r3, [sp, #32]
 800d0c8:	910d      	str	r1, [sp, #52]	; 0x34
 800d0ca:	e746      	b.n	800cf5a <_strtod_l+0x702>
 800d0cc:	2300      	movs	r3, #0
 800d0ce:	9308      	str	r3, [sp, #32]
 800d0d0:	2301      	movs	r3, #1
 800d0d2:	930d      	str	r3, [sp, #52]	; 0x34
 800d0d4:	e741      	b.n	800cf5a <_strtod_l+0x702>
 800d0d6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d0d8:	4642      	mov	r2, r8
 800d0da:	4620      	mov	r0, r4
 800d0dc:	f001 fede 	bl	800ee9c <__lshift>
 800d0e0:	9018      	str	r0, [sp, #96]	; 0x60
 800d0e2:	2800      	cmp	r0, #0
 800d0e4:	f47f af6b 	bne.w	800cfbe <_strtod_l+0x766>
 800d0e8:	e5fe      	b.n	800cce8 <_strtod_l+0x490>
 800d0ea:	465f      	mov	r7, fp
 800d0ec:	d16e      	bne.n	800d1cc <_strtod_l+0x974>
 800d0ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d0f0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d0f4:	b342      	cbz	r2, 800d148 <_strtod_l+0x8f0>
 800d0f6:	4a32      	ldr	r2, [pc, #200]	; (800d1c0 <_strtod_l+0x968>)
 800d0f8:	4293      	cmp	r3, r2
 800d0fa:	d128      	bne.n	800d14e <_strtod_l+0x8f6>
 800d0fc:	9b04      	ldr	r3, [sp, #16]
 800d0fe:	4651      	mov	r1, sl
 800d100:	b1eb      	cbz	r3, 800d13e <_strtod_l+0x8e6>
 800d102:	4b2d      	ldr	r3, [pc, #180]	; (800d1b8 <_strtod_l+0x960>)
 800d104:	403b      	ands	r3, r7
 800d106:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d10a:	f04f 32ff 	mov.w	r2, #4294967295
 800d10e:	d819      	bhi.n	800d144 <_strtod_l+0x8ec>
 800d110:	0d1b      	lsrs	r3, r3, #20
 800d112:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d116:	fa02 f303 	lsl.w	r3, r2, r3
 800d11a:	4299      	cmp	r1, r3
 800d11c:	d117      	bne.n	800d14e <_strtod_l+0x8f6>
 800d11e:	4b29      	ldr	r3, [pc, #164]	; (800d1c4 <_strtod_l+0x96c>)
 800d120:	429f      	cmp	r7, r3
 800d122:	d102      	bne.n	800d12a <_strtod_l+0x8d2>
 800d124:	3101      	adds	r1, #1
 800d126:	f43f addf 	beq.w	800cce8 <_strtod_l+0x490>
 800d12a:	4b23      	ldr	r3, [pc, #140]	; (800d1b8 <_strtod_l+0x960>)
 800d12c:	403b      	ands	r3, r7
 800d12e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800d132:	f04f 0a00 	mov.w	sl, #0
 800d136:	9b04      	ldr	r3, [sp, #16]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d1a4      	bne.n	800d086 <_strtod_l+0x82e>
 800d13c:	e5de      	b.n	800ccfc <_strtod_l+0x4a4>
 800d13e:	f04f 33ff 	mov.w	r3, #4294967295
 800d142:	e7ea      	b.n	800d11a <_strtod_l+0x8c2>
 800d144:	4613      	mov	r3, r2
 800d146:	e7e8      	b.n	800d11a <_strtod_l+0x8c2>
 800d148:	ea53 030a 	orrs.w	r3, r3, sl
 800d14c:	d08c      	beq.n	800d068 <_strtod_l+0x810>
 800d14e:	9b08      	ldr	r3, [sp, #32]
 800d150:	b1db      	cbz	r3, 800d18a <_strtod_l+0x932>
 800d152:	423b      	tst	r3, r7
 800d154:	d0ef      	beq.n	800d136 <_strtod_l+0x8de>
 800d156:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d158:	9a04      	ldr	r2, [sp, #16]
 800d15a:	4650      	mov	r0, sl
 800d15c:	4659      	mov	r1, fp
 800d15e:	b1c3      	cbz	r3, 800d192 <_strtod_l+0x93a>
 800d160:	f7ff fb5c 	bl	800c81c <sulp>
 800d164:	4602      	mov	r2, r0
 800d166:	460b      	mov	r3, r1
 800d168:	ec51 0b18 	vmov	r0, r1, d8
 800d16c:	f7f3 f88e 	bl	800028c <__adddf3>
 800d170:	4682      	mov	sl, r0
 800d172:	468b      	mov	fp, r1
 800d174:	e7df      	b.n	800d136 <_strtod_l+0x8de>
 800d176:	4013      	ands	r3, r2
 800d178:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d17c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d180:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d184:	f04f 3aff 	mov.w	sl, #4294967295
 800d188:	e7d5      	b.n	800d136 <_strtod_l+0x8de>
 800d18a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d18c:	ea13 0f0a 	tst.w	r3, sl
 800d190:	e7e0      	b.n	800d154 <_strtod_l+0x8fc>
 800d192:	f7ff fb43 	bl	800c81c <sulp>
 800d196:	4602      	mov	r2, r0
 800d198:	460b      	mov	r3, r1
 800d19a:	ec51 0b18 	vmov	r0, r1, d8
 800d19e:	f7f3 f873 	bl	8000288 <__aeabi_dsub>
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	4682      	mov	sl, r0
 800d1a8:	468b      	mov	fp, r1
 800d1aa:	f7f3 fc8d 	bl	8000ac8 <__aeabi_dcmpeq>
 800d1ae:	2800      	cmp	r0, #0
 800d1b0:	d0c1      	beq.n	800d136 <_strtod_l+0x8de>
 800d1b2:	e611      	b.n	800cdd8 <_strtod_l+0x580>
 800d1b4:	fffffc02 	.word	0xfffffc02
 800d1b8:	7ff00000 	.word	0x7ff00000
 800d1bc:	39500000 	.word	0x39500000
 800d1c0:	000fffff 	.word	0x000fffff
 800d1c4:	7fefffff 	.word	0x7fefffff
 800d1c8:	08023550 	.word	0x08023550
 800d1cc:	4631      	mov	r1, r6
 800d1ce:	4628      	mov	r0, r5
 800d1d0:	f002 f852 	bl	800f278 <__ratio>
 800d1d4:	ec59 8b10 	vmov	r8, r9, d0
 800d1d8:	ee10 0a10 	vmov	r0, s0
 800d1dc:	2200      	movs	r2, #0
 800d1de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d1e2:	4649      	mov	r1, r9
 800d1e4:	f7f3 fc84 	bl	8000af0 <__aeabi_dcmple>
 800d1e8:	2800      	cmp	r0, #0
 800d1ea:	d07a      	beq.n	800d2e2 <_strtod_l+0xa8a>
 800d1ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d04a      	beq.n	800d288 <_strtod_l+0xa30>
 800d1f2:	4b95      	ldr	r3, [pc, #596]	; (800d448 <_strtod_l+0xbf0>)
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d1fa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800d448 <_strtod_l+0xbf0>
 800d1fe:	f04f 0800 	mov.w	r8, #0
 800d202:	4b92      	ldr	r3, [pc, #584]	; (800d44c <_strtod_l+0xbf4>)
 800d204:	403b      	ands	r3, r7
 800d206:	930d      	str	r3, [sp, #52]	; 0x34
 800d208:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d20a:	4b91      	ldr	r3, [pc, #580]	; (800d450 <_strtod_l+0xbf8>)
 800d20c:	429a      	cmp	r2, r3
 800d20e:	f040 80b0 	bne.w	800d372 <_strtod_l+0xb1a>
 800d212:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d216:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800d21a:	ec4b ab10 	vmov	d0, sl, fp
 800d21e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d222:	f001 ff51 	bl	800f0c8 <__ulp>
 800d226:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d22a:	ec53 2b10 	vmov	r2, r3, d0
 800d22e:	f7f3 f9e3 	bl	80005f8 <__aeabi_dmul>
 800d232:	4652      	mov	r2, sl
 800d234:	465b      	mov	r3, fp
 800d236:	f7f3 f829 	bl	800028c <__adddf3>
 800d23a:	460b      	mov	r3, r1
 800d23c:	4983      	ldr	r1, [pc, #524]	; (800d44c <_strtod_l+0xbf4>)
 800d23e:	4a85      	ldr	r2, [pc, #532]	; (800d454 <_strtod_l+0xbfc>)
 800d240:	4019      	ands	r1, r3
 800d242:	4291      	cmp	r1, r2
 800d244:	4682      	mov	sl, r0
 800d246:	d960      	bls.n	800d30a <_strtod_l+0xab2>
 800d248:	ee18 3a90 	vmov	r3, s17
 800d24c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800d250:	4293      	cmp	r3, r2
 800d252:	d104      	bne.n	800d25e <_strtod_l+0xa06>
 800d254:	ee18 3a10 	vmov	r3, s16
 800d258:	3301      	adds	r3, #1
 800d25a:	f43f ad45 	beq.w	800cce8 <_strtod_l+0x490>
 800d25e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800d460 <_strtod_l+0xc08>
 800d262:	f04f 3aff 	mov.w	sl, #4294967295
 800d266:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d268:	4620      	mov	r0, r4
 800d26a:	f001 fbfb 	bl	800ea64 <_Bfree>
 800d26e:	9905      	ldr	r1, [sp, #20]
 800d270:	4620      	mov	r0, r4
 800d272:	f001 fbf7 	bl	800ea64 <_Bfree>
 800d276:	4631      	mov	r1, r6
 800d278:	4620      	mov	r0, r4
 800d27a:	f001 fbf3 	bl	800ea64 <_Bfree>
 800d27e:	4629      	mov	r1, r5
 800d280:	4620      	mov	r0, r4
 800d282:	f001 fbef 	bl	800ea64 <_Bfree>
 800d286:	e61a      	b.n	800cebe <_strtod_l+0x666>
 800d288:	f1ba 0f00 	cmp.w	sl, #0
 800d28c:	d11b      	bne.n	800d2c6 <_strtod_l+0xa6e>
 800d28e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d292:	b9f3      	cbnz	r3, 800d2d2 <_strtod_l+0xa7a>
 800d294:	4b6c      	ldr	r3, [pc, #432]	; (800d448 <_strtod_l+0xbf0>)
 800d296:	2200      	movs	r2, #0
 800d298:	4640      	mov	r0, r8
 800d29a:	4649      	mov	r1, r9
 800d29c:	f7f3 fc1e 	bl	8000adc <__aeabi_dcmplt>
 800d2a0:	b9d0      	cbnz	r0, 800d2d8 <_strtod_l+0xa80>
 800d2a2:	4640      	mov	r0, r8
 800d2a4:	4649      	mov	r1, r9
 800d2a6:	4b6c      	ldr	r3, [pc, #432]	; (800d458 <_strtod_l+0xc00>)
 800d2a8:	2200      	movs	r2, #0
 800d2aa:	f7f3 f9a5 	bl	80005f8 <__aeabi_dmul>
 800d2ae:	4680      	mov	r8, r0
 800d2b0:	4689      	mov	r9, r1
 800d2b2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d2b6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800d2ba:	9315      	str	r3, [sp, #84]	; 0x54
 800d2bc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800d2c0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d2c4:	e79d      	b.n	800d202 <_strtod_l+0x9aa>
 800d2c6:	f1ba 0f01 	cmp.w	sl, #1
 800d2ca:	d102      	bne.n	800d2d2 <_strtod_l+0xa7a>
 800d2cc:	2f00      	cmp	r7, #0
 800d2ce:	f43f ad83 	beq.w	800cdd8 <_strtod_l+0x580>
 800d2d2:	4b62      	ldr	r3, [pc, #392]	; (800d45c <_strtod_l+0xc04>)
 800d2d4:	2200      	movs	r2, #0
 800d2d6:	e78e      	b.n	800d1f6 <_strtod_l+0x99e>
 800d2d8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800d458 <_strtod_l+0xc00>
 800d2dc:	f04f 0800 	mov.w	r8, #0
 800d2e0:	e7e7      	b.n	800d2b2 <_strtod_l+0xa5a>
 800d2e2:	4b5d      	ldr	r3, [pc, #372]	; (800d458 <_strtod_l+0xc00>)
 800d2e4:	4640      	mov	r0, r8
 800d2e6:	4649      	mov	r1, r9
 800d2e8:	2200      	movs	r2, #0
 800d2ea:	f7f3 f985 	bl	80005f8 <__aeabi_dmul>
 800d2ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d2f0:	4680      	mov	r8, r0
 800d2f2:	4689      	mov	r9, r1
 800d2f4:	b933      	cbnz	r3, 800d304 <_strtod_l+0xaac>
 800d2f6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d2fa:	900e      	str	r0, [sp, #56]	; 0x38
 800d2fc:	930f      	str	r3, [sp, #60]	; 0x3c
 800d2fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d302:	e7dd      	b.n	800d2c0 <_strtod_l+0xa68>
 800d304:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800d308:	e7f9      	b.n	800d2fe <_strtod_l+0xaa6>
 800d30a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800d30e:	9b04      	ldr	r3, [sp, #16]
 800d310:	2b00      	cmp	r3, #0
 800d312:	d1a8      	bne.n	800d266 <_strtod_l+0xa0e>
 800d314:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d318:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d31a:	0d1b      	lsrs	r3, r3, #20
 800d31c:	051b      	lsls	r3, r3, #20
 800d31e:	429a      	cmp	r2, r3
 800d320:	d1a1      	bne.n	800d266 <_strtod_l+0xa0e>
 800d322:	4640      	mov	r0, r8
 800d324:	4649      	mov	r1, r9
 800d326:	f7f3 fcc7 	bl	8000cb8 <__aeabi_d2lz>
 800d32a:	f7f3 f937 	bl	800059c <__aeabi_l2d>
 800d32e:	4602      	mov	r2, r0
 800d330:	460b      	mov	r3, r1
 800d332:	4640      	mov	r0, r8
 800d334:	4649      	mov	r1, r9
 800d336:	f7f2 ffa7 	bl	8000288 <__aeabi_dsub>
 800d33a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d33c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d340:	ea43 030a 	orr.w	r3, r3, sl
 800d344:	4313      	orrs	r3, r2
 800d346:	4680      	mov	r8, r0
 800d348:	4689      	mov	r9, r1
 800d34a:	d055      	beq.n	800d3f8 <_strtod_l+0xba0>
 800d34c:	a336      	add	r3, pc, #216	; (adr r3, 800d428 <_strtod_l+0xbd0>)
 800d34e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d352:	f7f3 fbc3 	bl	8000adc <__aeabi_dcmplt>
 800d356:	2800      	cmp	r0, #0
 800d358:	f47f acd0 	bne.w	800ccfc <_strtod_l+0x4a4>
 800d35c:	a334      	add	r3, pc, #208	; (adr r3, 800d430 <_strtod_l+0xbd8>)
 800d35e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d362:	4640      	mov	r0, r8
 800d364:	4649      	mov	r1, r9
 800d366:	f7f3 fbd7 	bl	8000b18 <__aeabi_dcmpgt>
 800d36a:	2800      	cmp	r0, #0
 800d36c:	f43f af7b 	beq.w	800d266 <_strtod_l+0xa0e>
 800d370:	e4c4      	b.n	800ccfc <_strtod_l+0x4a4>
 800d372:	9b04      	ldr	r3, [sp, #16]
 800d374:	b333      	cbz	r3, 800d3c4 <_strtod_l+0xb6c>
 800d376:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d378:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d37c:	d822      	bhi.n	800d3c4 <_strtod_l+0xb6c>
 800d37e:	a32e      	add	r3, pc, #184	; (adr r3, 800d438 <_strtod_l+0xbe0>)
 800d380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d384:	4640      	mov	r0, r8
 800d386:	4649      	mov	r1, r9
 800d388:	f7f3 fbb2 	bl	8000af0 <__aeabi_dcmple>
 800d38c:	b1a0      	cbz	r0, 800d3b8 <_strtod_l+0xb60>
 800d38e:	4649      	mov	r1, r9
 800d390:	4640      	mov	r0, r8
 800d392:	f7f3 fc09 	bl	8000ba8 <__aeabi_d2uiz>
 800d396:	2801      	cmp	r0, #1
 800d398:	bf38      	it	cc
 800d39a:	2001      	movcc	r0, #1
 800d39c:	f7f3 f8b2 	bl	8000504 <__aeabi_ui2d>
 800d3a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3a2:	4680      	mov	r8, r0
 800d3a4:	4689      	mov	r9, r1
 800d3a6:	bb23      	cbnz	r3, 800d3f2 <_strtod_l+0xb9a>
 800d3a8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d3ac:	9010      	str	r0, [sp, #64]	; 0x40
 800d3ae:	9311      	str	r3, [sp, #68]	; 0x44
 800d3b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d3b4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d3b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d3bc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d3c0:	1a9b      	subs	r3, r3, r2
 800d3c2:	9309      	str	r3, [sp, #36]	; 0x24
 800d3c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d3c8:	eeb0 0a48 	vmov.f32	s0, s16
 800d3cc:	eef0 0a68 	vmov.f32	s1, s17
 800d3d0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d3d4:	f001 fe78 	bl	800f0c8 <__ulp>
 800d3d8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d3dc:	ec53 2b10 	vmov	r2, r3, d0
 800d3e0:	f7f3 f90a 	bl	80005f8 <__aeabi_dmul>
 800d3e4:	ec53 2b18 	vmov	r2, r3, d8
 800d3e8:	f7f2 ff50 	bl	800028c <__adddf3>
 800d3ec:	4682      	mov	sl, r0
 800d3ee:	468b      	mov	fp, r1
 800d3f0:	e78d      	b.n	800d30e <_strtod_l+0xab6>
 800d3f2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800d3f6:	e7db      	b.n	800d3b0 <_strtod_l+0xb58>
 800d3f8:	a311      	add	r3, pc, #68	; (adr r3, 800d440 <_strtod_l+0xbe8>)
 800d3fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3fe:	f7f3 fb6d 	bl	8000adc <__aeabi_dcmplt>
 800d402:	e7b2      	b.n	800d36a <_strtod_l+0xb12>
 800d404:	2300      	movs	r3, #0
 800d406:	930a      	str	r3, [sp, #40]	; 0x28
 800d408:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d40a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d40c:	6013      	str	r3, [r2, #0]
 800d40e:	f7ff ba6b 	b.w	800c8e8 <_strtod_l+0x90>
 800d412:	2a65      	cmp	r2, #101	; 0x65
 800d414:	f43f ab5f 	beq.w	800cad6 <_strtod_l+0x27e>
 800d418:	2a45      	cmp	r2, #69	; 0x45
 800d41a:	f43f ab5c 	beq.w	800cad6 <_strtod_l+0x27e>
 800d41e:	2301      	movs	r3, #1
 800d420:	f7ff bb94 	b.w	800cb4c <_strtod_l+0x2f4>
 800d424:	f3af 8000 	nop.w
 800d428:	94a03595 	.word	0x94a03595
 800d42c:	3fdfffff 	.word	0x3fdfffff
 800d430:	35afe535 	.word	0x35afe535
 800d434:	3fe00000 	.word	0x3fe00000
 800d438:	ffc00000 	.word	0xffc00000
 800d43c:	41dfffff 	.word	0x41dfffff
 800d440:	94a03595 	.word	0x94a03595
 800d444:	3fcfffff 	.word	0x3fcfffff
 800d448:	3ff00000 	.word	0x3ff00000
 800d44c:	7ff00000 	.word	0x7ff00000
 800d450:	7fe00000 	.word	0x7fe00000
 800d454:	7c9fffff 	.word	0x7c9fffff
 800d458:	3fe00000 	.word	0x3fe00000
 800d45c:	bff00000 	.word	0xbff00000
 800d460:	7fefffff 	.word	0x7fefffff

0800d464 <_strtod_r>:
 800d464:	4b01      	ldr	r3, [pc, #4]	; (800d46c <_strtod_r+0x8>)
 800d466:	f7ff b9f7 	b.w	800c858 <_strtod_l>
 800d46a:	bf00      	nop
 800d46c:	20000074 	.word	0x20000074

0800d470 <_strtol_l.constprop.0>:
 800d470:	2b01      	cmp	r3, #1
 800d472:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d476:	d001      	beq.n	800d47c <_strtol_l.constprop.0+0xc>
 800d478:	2b24      	cmp	r3, #36	; 0x24
 800d47a:	d906      	bls.n	800d48a <_strtol_l.constprop.0+0x1a>
 800d47c:	f7fe fac8 	bl	800ba10 <__errno>
 800d480:	2316      	movs	r3, #22
 800d482:	6003      	str	r3, [r0, #0]
 800d484:	2000      	movs	r0, #0
 800d486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d48a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800d570 <_strtol_l.constprop.0+0x100>
 800d48e:	460d      	mov	r5, r1
 800d490:	462e      	mov	r6, r5
 800d492:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d496:	f814 700c 	ldrb.w	r7, [r4, ip]
 800d49a:	f017 0708 	ands.w	r7, r7, #8
 800d49e:	d1f7      	bne.n	800d490 <_strtol_l.constprop.0+0x20>
 800d4a0:	2c2d      	cmp	r4, #45	; 0x2d
 800d4a2:	d132      	bne.n	800d50a <_strtol_l.constprop.0+0x9a>
 800d4a4:	782c      	ldrb	r4, [r5, #0]
 800d4a6:	2701      	movs	r7, #1
 800d4a8:	1cb5      	adds	r5, r6, #2
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d05b      	beq.n	800d566 <_strtol_l.constprop.0+0xf6>
 800d4ae:	2b10      	cmp	r3, #16
 800d4b0:	d109      	bne.n	800d4c6 <_strtol_l.constprop.0+0x56>
 800d4b2:	2c30      	cmp	r4, #48	; 0x30
 800d4b4:	d107      	bne.n	800d4c6 <_strtol_l.constprop.0+0x56>
 800d4b6:	782c      	ldrb	r4, [r5, #0]
 800d4b8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d4bc:	2c58      	cmp	r4, #88	; 0x58
 800d4be:	d14d      	bne.n	800d55c <_strtol_l.constprop.0+0xec>
 800d4c0:	786c      	ldrb	r4, [r5, #1]
 800d4c2:	2310      	movs	r3, #16
 800d4c4:	3502      	adds	r5, #2
 800d4c6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800d4ca:	f108 38ff 	add.w	r8, r8, #4294967295
 800d4ce:	f04f 0c00 	mov.w	ip, #0
 800d4d2:	fbb8 f9f3 	udiv	r9, r8, r3
 800d4d6:	4666      	mov	r6, ip
 800d4d8:	fb03 8a19 	mls	sl, r3, r9, r8
 800d4dc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800d4e0:	f1be 0f09 	cmp.w	lr, #9
 800d4e4:	d816      	bhi.n	800d514 <_strtol_l.constprop.0+0xa4>
 800d4e6:	4674      	mov	r4, lr
 800d4e8:	42a3      	cmp	r3, r4
 800d4ea:	dd24      	ble.n	800d536 <_strtol_l.constprop.0+0xc6>
 800d4ec:	f1bc 0f00 	cmp.w	ip, #0
 800d4f0:	db1e      	blt.n	800d530 <_strtol_l.constprop.0+0xc0>
 800d4f2:	45b1      	cmp	r9, r6
 800d4f4:	d31c      	bcc.n	800d530 <_strtol_l.constprop.0+0xc0>
 800d4f6:	d101      	bne.n	800d4fc <_strtol_l.constprop.0+0x8c>
 800d4f8:	45a2      	cmp	sl, r4
 800d4fa:	db19      	blt.n	800d530 <_strtol_l.constprop.0+0xc0>
 800d4fc:	fb06 4603 	mla	r6, r6, r3, r4
 800d500:	f04f 0c01 	mov.w	ip, #1
 800d504:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d508:	e7e8      	b.n	800d4dc <_strtol_l.constprop.0+0x6c>
 800d50a:	2c2b      	cmp	r4, #43	; 0x2b
 800d50c:	bf04      	itt	eq
 800d50e:	782c      	ldrbeq	r4, [r5, #0]
 800d510:	1cb5      	addeq	r5, r6, #2
 800d512:	e7ca      	b.n	800d4aa <_strtol_l.constprop.0+0x3a>
 800d514:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800d518:	f1be 0f19 	cmp.w	lr, #25
 800d51c:	d801      	bhi.n	800d522 <_strtol_l.constprop.0+0xb2>
 800d51e:	3c37      	subs	r4, #55	; 0x37
 800d520:	e7e2      	b.n	800d4e8 <_strtol_l.constprop.0+0x78>
 800d522:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800d526:	f1be 0f19 	cmp.w	lr, #25
 800d52a:	d804      	bhi.n	800d536 <_strtol_l.constprop.0+0xc6>
 800d52c:	3c57      	subs	r4, #87	; 0x57
 800d52e:	e7db      	b.n	800d4e8 <_strtol_l.constprop.0+0x78>
 800d530:	f04f 3cff 	mov.w	ip, #4294967295
 800d534:	e7e6      	b.n	800d504 <_strtol_l.constprop.0+0x94>
 800d536:	f1bc 0f00 	cmp.w	ip, #0
 800d53a:	da05      	bge.n	800d548 <_strtol_l.constprop.0+0xd8>
 800d53c:	2322      	movs	r3, #34	; 0x22
 800d53e:	6003      	str	r3, [r0, #0]
 800d540:	4646      	mov	r6, r8
 800d542:	b942      	cbnz	r2, 800d556 <_strtol_l.constprop.0+0xe6>
 800d544:	4630      	mov	r0, r6
 800d546:	e79e      	b.n	800d486 <_strtol_l.constprop.0+0x16>
 800d548:	b107      	cbz	r7, 800d54c <_strtol_l.constprop.0+0xdc>
 800d54a:	4276      	negs	r6, r6
 800d54c:	2a00      	cmp	r2, #0
 800d54e:	d0f9      	beq.n	800d544 <_strtol_l.constprop.0+0xd4>
 800d550:	f1bc 0f00 	cmp.w	ip, #0
 800d554:	d000      	beq.n	800d558 <_strtol_l.constprop.0+0xe8>
 800d556:	1e69      	subs	r1, r5, #1
 800d558:	6011      	str	r1, [r2, #0]
 800d55a:	e7f3      	b.n	800d544 <_strtol_l.constprop.0+0xd4>
 800d55c:	2430      	movs	r4, #48	; 0x30
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d1b1      	bne.n	800d4c6 <_strtol_l.constprop.0+0x56>
 800d562:	2308      	movs	r3, #8
 800d564:	e7af      	b.n	800d4c6 <_strtol_l.constprop.0+0x56>
 800d566:	2c30      	cmp	r4, #48	; 0x30
 800d568:	d0a5      	beq.n	800d4b6 <_strtol_l.constprop.0+0x46>
 800d56a:	230a      	movs	r3, #10
 800d56c:	e7ab      	b.n	800d4c6 <_strtol_l.constprop.0+0x56>
 800d56e:	bf00      	nop
 800d570:	08023579 	.word	0x08023579

0800d574 <_strtol_r>:
 800d574:	f7ff bf7c 	b.w	800d470 <_strtol_l.constprop.0>

0800d578 <_vsiprintf_r>:
 800d578:	b500      	push	{lr}
 800d57a:	b09b      	sub	sp, #108	; 0x6c
 800d57c:	9100      	str	r1, [sp, #0]
 800d57e:	9104      	str	r1, [sp, #16]
 800d580:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d584:	9105      	str	r1, [sp, #20]
 800d586:	9102      	str	r1, [sp, #8]
 800d588:	4905      	ldr	r1, [pc, #20]	; (800d5a0 <_vsiprintf_r+0x28>)
 800d58a:	9103      	str	r1, [sp, #12]
 800d58c:	4669      	mov	r1, sp
 800d58e:	f002 f83d 	bl	800f60c <_svfiprintf_r>
 800d592:	9b00      	ldr	r3, [sp, #0]
 800d594:	2200      	movs	r2, #0
 800d596:	701a      	strb	r2, [r3, #0]
 800d598:	b01b      	add	sp, #108	; 0x6c
 800d59a:	f85d fb04 	ldr.w	pc, [sp], #4
 800d59e:	bf00      	nop
 800d5a0:	ffff0208 	.word	0xffff0208

0800d5a4 <vsiprintf>:
 800d5a4:	4613      	mov	r3, r2
 800d5a6:	460a      	mov	r2, r1
 800d5a8:	4601      	mov	r1, r0
 800d5aa:	4802      	ldr	r0, [pc, #8]	; (800d5b4 <vsiprintf+0x10>)
 800d5ac:	6800      	ldr	r0, [r0, #0]
 800d5ae:	f7ff bfe3 	b.w	800d578 <_vsiprintf_r>
 800d5b2:	bf00      	nop
 800d5b4:	2000000c 	.word	0x2000000c

0800d5b8 <quorem>:
 800d5b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5bc:	6903      	ldr	r3, [r0, #16]
 800d5be:	690c      	ldr	r4, [r1, #16]
 800d5c0:	42a3      	cmp	r3, r4
 800d5c2:	4607      	mov	r7, r0
 800d5c4:	f2c0 8081 	blt.w	800d6ca <quorem+0x112>
 800d5c8:	3c01      	subs	r4, #1
 800d5ca:	f101 0814 	add.w	r8, r1, #20
 800d5ce:	f100 0514 	add.w	r5, r0, #20
 800d5d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d5d6:	9301      	str	r3, [sp, #4]
 800d5d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d5dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d5e0:	3301      	adds	r3, #1
 800d5e2:	429a      	cmp	r2, r3
 800d5e4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d5e8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d5ec:	fbb2 f6f3 	udiv	r6, r2, r3
 800d5f0:	d331      	bcc.n	800d656 <quorem+0x9e>
 800d5f2:	f04f 0e00 	mov.w	lr, #0
 800d5f6:	4640      	mov	r0, r8
 800d5f8:	46ac      	mov	ip, r5
 800d5fa:	46f2      	mov	sl, lr
 800d5fc:	f850 2b04 	ldr.w	r2, [r0], #4
 800d600:	b293      	uxth	r3, r2
 800d602:	fb06 e303 	mla	r3, r6, r3, lr
 800d606:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d60a:	b29b      	uxth	r3, r3
 800d60c:	ebaa 0303 	sub.w	r3, sl, r3
 800d610:	f8dc a000 	ldr.w	sl, [ip]
 800d614:	0c12      	lsrs	r2, r2, #16
 800d616:	fa13 f38a 	uxtah	r3, r3, sl
 800d61a:	fb06 e202 	mla	r2, r6, r2, lr
 800d61e:	9300      	str	r3, [sp, #0]
 800d620:	9b00      	ldr	r3, [sp, #0]
 800d622:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d626:	b292      	uxth	r2, r2
 800d628:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d62c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d630:	f8bd 3000 	ldrh.w	r3, [sp]
 800d634:	4581      	cmp	r9, r0
 800d636:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d63a:	f84c 3b04 	str.w	r3, [ip], #4
 800d63e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d642:	d2db      	bcs.n	800d5fc <quorem+0x44>
 800d644:	f855 300b 	ldr.w	r3, [r5, fp]
 800d648:	b92b      	cbnz	r3, 800d656 <quorem+0x9e>
 800d64a:	9b01      	ldr	r3, [sp, #4]
 800d64c:	3b04      	subs	r3, #4
 800d64e:	429d      	cmp	r5, r3
 800d650:	461a      	mov	r2, r3
 800d652:	d32e      	bcc.n	800d6b2 <quorem+0xfa>
 800d654:	613c      	str	r4, [r7, #16]
 800d656:	4638      	mov	r0, r7
 800d658:	f001 fc90 	bl	800ef7c <__mcmp>
 800d65c:	2800      	cmp	r0, #0
 800d65e:	db24      	blt.n	800d6aa <quorem+0xf2>
 800d660:	3601      	adds	r6, #1
 800d662:	4628      	mov	r0, r5
 800d664:	f04f 0c00 	mov.w	ip, #0
 800d668:	f858 2b04 	ldr.w	r2, [r8], #4
 800d66c:	f8d0 e000 	ldr.w	lr, [r0]
 800d670:	b293      	uxth	r3, r2
 800d672:	ebac 0303 	sub.w	r3, ip, r3
 800d676:	0c12      	lsrs	r2, r2, #16
 800d678:	fa13 f38e 	uxtah	r3, r3, lr
 800d67c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d680:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d684:	b29b      	uxth	r3, r3
 800d686:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d68a:	45c1      	cmp	r9, r8
 800d68c:	f840 3b04 	str.w	r3, [r0], #4
 800d690:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d694:	d2e8      	bcs.n	800d668 <quorem+0xb0>
 800d696:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d69a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d69e:	b922      	cbnz	r2, 800d6aa <quorem+0xf2>
 800d6a0:	3b04      	subs	r3, #4
 800d6a2:	429d      	cmp	r5, r3
 800d6a4:	461a      	mov	r2, r3
 800d6a6:	d30a      	bcc.n	800d6be <quorem+0x106>
 800d6a8:	613c      	str	r4, [r7, #16]
 800d6aa:	4630      	mov	r0, r6
 800d6ac:	b003      	add	sp, #12
 800d6ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6b2:	6812      	ldr	r2, [r2, #0]
 800d6b4:	3b04      	subs	r3, #4
 800d6b6:	2a00      	cmp	r2, #0
 800d6b8:	d1cc      	bne.n	800d654 <quorem+0x9c>
 800d6ba:	3c01      	subs	r4, #1
 800d6bc:	e7c7      	b.n	800d64e <quorem+0x96>
 800d6be:	6812      	ldr	r2, [r2, #0]
 800d6c0:	3b04      	subs	r3, #4
 800d6c2:	2a00      	cmp	r2, #0
 800d6c4:	d1f0      	bne.n	800d6a8 <quorem+0xf0>
 800d6c6:	3c01      	subs	r4, #1
 800d6c8:	e7eb      	b.n	800d6a2 <quorem+0xea>
 800d6ca:	2000      	movs	r0, #0
 800d6cc:	e7ee      	b.n	800d6ac <quorem+0xf4>
	...

0800d6d0 <_dtoa_r>:
 800d6d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6d4:	ed2d 8b04 	vpush	{d8-d9}
 800d6d8:	ec57 6b10 	vmov	r6, r7, d0
 800d6dc:	b093      	sub	sp, #76	; 0x4c
 800d6de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d6e0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d6e4:	9106      	str	r1, [sp, #24]
 800d6e6:	ee10 aa10 	vmov	sl, s0
 800d6ea:	4604      	mov	r4, r0
 800d6ec:	9209      	str	r2, [sp, #36]	; 0x24
 800d6ee:	930c      	str	r3, [sp, #48]	; 0x30
 800d6f0:	46bb      	mov	fp, r7
 800d6f2:	b975      	cbnz	r5, 800d712 <_dtoa_r+0x42>
 800d6f4:	2010      	movs	r0, #16
 800d6f6:	f001 f94d 	bl	800e994 <malloc>
 800d6fa:	4602      	mov	r2, r0
 800d6fc:	6260      	str	r0, [r4, #36]	; 0x24
 800d6fe:	b920      	cbnz	r0, 800d70a <_dtoa_r+0x3a>
 800d700:	4ba7      	ldr	r3, [pc, #668]	; (800d9a0 <_dtoa_r+0x2d0>)
 800d702:	21ea      	movs	r1, #234	; 0xea
 800d704:	48a7      	ldr	r0, [pc, #668]	; (800d9a4 <_dtoa_r+0x2d4>)
 800d706:	f002 f8bd 	bl	800f884 <__assert_func>
 800d70a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d70e:	6005      	str	r5, [r0, #0]
 800d710:	60c5      	str	r5, [r0, #12]
 800d712:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d714:	6819      	ldr	r1, [r3, #0]
 800d716:	b151      	cbz	r1, 800d72e <_dtoa_r+0x5e>
 800d718:	685a      	ldr	r2, [r3, #4]
 800d71a:	604a      	str	r2, [r1, #4]
 800d71c:	2301      	movs	r3, #1
 800d71e:	4093      	lsls	r3, r2
 800d720:	608b      	str	r3, [r1, #8]
 800d722:	4620      	mov	r0, r4
 800d724:	f001 f99e 	bl	800ea64 <_Bfree>
 800d728:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d72a:	2200      	movs	r2, #0
 800d72c:	601a      	str	r2, [r3, #0]
 800d72e:	1e3b      	subs	r3, r7, #0
 800d730:	bfaa      	itet	ge
 800d732:	2300      	movge	r3, #0
 800d734:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d738:	f8c8 3000 	strge.w	r3, [r8]
 800d73c:	4b9a      	ldr	r3, [pc, #616]	; (800d9a8 <_dtoa_r+0x2d8>)
 800d73e:	bfbc      	itt	lt
 800d740:	2201      	movlt	r2, #1
 800d742:	f8c8 2000 	strlt.w	r2, [r8]
 800d746:	ea33 030b 	bics.w	r3, r3, fp
 800d74a:	d11b      	bne.n	800d784 <_dtoa_r+0xb4>
 800d74c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d74e:	f242 730f 	movw	r3, #9999	; 0x270f
 800d752:	6013      	str	r3, [r2, #0]
 800d754:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d758:	4333      	orrs	r3, r6
 800d75a:	f000 8592 	beq.w	800e282 <_dtoa_r+0xbb2>
 800d75e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d760:	b963      	cbnz	r3, 800d77c <_dtoa_r+0xac>
 800d762:	4b92      	ldr	r3, [pc, #584]	; (800d9ac <_dtoa_r+0x2dc>)
 800d764:	e022      	b.n	800d7ac <_dtoa_r+0xdc>
 800d766:	4b92      	ldr	r3, [pc, #584]	; (800d9b0 <_dtoa_r+0x2e0>)
 800d768:	9301      	str	r3, [sp, #4]
 800d76a:	3308      	adds	r3, #8
 800d76c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d76e:	6013      	str	r3, [r2, #0]
 800d770:	9801      	ldr	r0, [sp, #4]
 800d772:	b013      	add	sp, #76	; 0x4c
 800d774:	ecbd 8b04 	vpop	{d8-d9}
 800d778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d77c:	4b8b      	ldr	r3, [pc, #556]	; (800d9ac <_dtoa_r+0x2dc>)
 800d77e:	9301      	str	r3, [sp, #4]
 800d780:	3303      	adds	r3, #3
 800d782:	e7f3      	b.n	800d76c <_dtoa_r+0x9c>
 800d784:	2200      	movs	r2, #0
 800d786:	2300      	movs	r3, #0
 800d788:	4650      	mov	r0, sl
 800d78a:	4659      	mov	r1, fp
 800d78c:	f7f3 f99c 	bl	8000ac8 <__aeabi_dcmpeq>
 800d790:	ec4b ab19 	vmov	d9, sl, fp
 800d794:	4680      	mov	r8, r0
 800d796:	b158      	cbz	r0, 800d7b0 <_dtoa_r+0xe0>
 800d798:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d79a:	2301      	movs	r3, #1
 800d79c:	6013      	str	r3, [r2, #0]
 800d79e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	f000 856b 	beq.w	800e27c <_dtoa_r+0xbac>
 800d7a6:	4883      	ldr	r0, [pc, #524]	; (800d9b4 <_dtoa_r+0x2e4>)
 800d7a8:	6018      	str	r0, [r3, #0]
 800d7aa:	1e43      	subs	r3, r0, #1
 800d7ac:	9301      	str	r3, [sp, #4]
 800d7ae:	e7df      	b.n	800d770 <_dtoa_r+0xa0>
 800d7b0:	ec4b ab10 	vmov	d0, sl, fp
 800d7b4:	aa10      	add	r2, sp, #64	; 0x40
 800d7b6:	a911      	add	r1, sp, #68	; 0x44
 800d7b8:	4620      	mov	r0, r4
 800d7ba:	f001 fd01 	bl	800f1c0 <__d2b>
 800d7be:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d7c2:	ee08 0a10 	vmov	s16, r0
 800d7c6:	2d00      	cmp	r5, #0
 800d7c8:	f000 8084 	beq.w	800d8d4 <_dtoa_r+0x204>
 800d7cc:	ee19 3a90 	vmov	r3, s19
 800d7d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d7d4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d7d8:	4656      	mov	r6, sl
 800d7da:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d7de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d7e2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d7e6:	4b74      	ldr	r3, [pc, #464]	; (800d9b8 <_dtoa_r+0x2e8>)
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	4630      	mov	r0, r6
 800d7ec:	4639      	mov	r1, r7
 800d7ee:	f7f2 fd4b 	bl	8000288 <__aeabi_dsub>
 800d7f2:	a365      	add	r3, pc, #404	; (adr r3, 800d988 <_dtoa_r+0x2b8>)
 800d7f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7f8:	f7f2 fefe 	bl	80005f8 <__aeabi_dmul>
 800d7fc:	a364      	add	r3, pc, #400	; (adr r3, 800d990 <_dtoa_r+0x2c0>)
 800d7fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d802:	f7f2 fd43 	bl	800028c <__adddf3>
 800d806:	4606      	mov	r6, r0
 800d808:	4628      	mov	r0, r5
 800d80a:	460f      	mov	r7, r1
 800d80c:	f7f2 fe8a 	bl	8000524 <__aeabi_i2d>
 800d810:	a361      	add	r3, pc, #388	; (adr r3, 800d998 <_dtoa_r+0x2c8>)
 800d812:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d816:	f7f2 feef 	bl	80005f8 <__aeabi_dmul>
 800d81a:	4602      	mov	r2, r0
 800d81c:	460b      	mov	r3, r1
 800d81e:	4630      	mov	r0, r6
 800d820:	4639      	mov	r1, r7
 800d822:	f7f2 fd33 	bl	800028c <__adddf3>
 800d826:	4606      	mov	r6, r0
 800d828:	460f      	mov	r7, r1
 800d82a:	f7f3 f995 	bl	8000b58 <__aeabi_d2iz>
 800d82e:	2200      	movs	r2, #0
 800d830:	9000      	str	r0, [sp, #0]
 800d832:	2300      	movs	r3, #0
 800d834:	4630      	mov	r0, r6
 800d836:	4639      	mov	r1, r7
 800d838:	f7f3 f950 	bl	8000adc <__aeabi_dcmplt>
 800d83c:	b150      	cbz	r0, 800d854 <_dtoa_r+0x184>
 800d83e:	9800      	ldr	r0, [sp, #0]
 800d840:	f7f2 fe70 	bl	8000524 <__aeabi_i2d>
 800d844:	4632      	mov	r2, r6
 800d846:	463b      	mov	r3, r7
 800d848:	f7f3 f93e 	bl	8000ac8 <__aeabi_dcmpeq>
 800d84c:	b910      	cbnz	r0, 800d854 <_dtoa_r+0x184>
 800d84e:	9b00      	ldr	r3, [sp, #0]
 800d850:	3b01      	subs	r3, #1
 800d852:	9300      	str	r3, [sp, #0]
 800d854:	9b00      	ldr	r3, [sp, #0]
 800d856:	2b16      	cmp	r3, #22
 800d858:	d85a      	bhi.n	800d910 <_dtoa_r+0x240>
 800d85a:	9a00      	ldr	r2, [sp, #0]
 800d85c:	4b57      	ldr	r3, [pc, #348]	; (800d9bc <_dtoa_r+0x2ec>)
 800d85e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d866:	ec51 0b19 	vmov	r0, r1, d9
 800d86a:	f7f3 f937 	bl	8000adc <__aeabi_dcmplt>
 800d86e:	2800      	cmp	r0, #0
 800d870:	d050      	beq.n	800d914 <_dtoa_r+0x244>
 800d872:	9b00      	ldr	r3, [sp, #0]
 800d874:	3b01      	subs	r3, #1
 800d876:	9300      	str	r3, [sp, #0]
 800d878:	2300      	movs	r3, #0
 800d87a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d87c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d87e:	1b5d      	subs	r5, r3, r5
 800d880:	1e6b      	subs	r3, r5, #1
 800d882:	9305      	str	r3, [sp, #20]
 800d884:	bf45      	ittet	mi
 800d886:	f1c5 0301 	rsbmi	r3, r5, #1
 800d88a:	9304      	strmi	r3, [sp, #16]
 800d88c:	2300      	movpl	r3, #0
 800d88e:	2300      	movmi	r3, #0
 800d890:	bf4c      	ite	mi
 800d892:	9305      	strmi	r3, [sp, #20]
 800d894:	9304      	strpl	r3, [sp, #16]
 800d896:	9b00      	ldr	r3, [sp, #0]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	db3d      	blt.n	800d918 <_dtoa_r+0x248>
 800d89c:	9b05      	ldr	r3, [sp, #20]
 800d89e:	9a00      	ldr	r2, [sp, #0]
 800d8a0:	920a      	str	r2, [sp, #40]	; 0x28
 800d8a2:	4413      	add	r3, r2
 800d8a4:	9305      	str	r3, [sp, #20]
 800d8a6:	2300      	movs	r3, #0
 800d8a8:	9307      	str	r3, [sp, #28]
 800d8aa:	9b06      	ldr	r3, [sp, #24]
 800d8ac:	2b09      	cmp	r3, #9
 800d8ae:	f200 8089 	bhi.w	800d9c4 <_dtoa_r+0x2f4>
 800d8b2:	2b05      	cmp	r3, #5
 800d8b4:	bfc4      	itt	gt
 800d8b6:	3b04      	subgt	r3, #4
 800d8b8:	9306      	strgt	r3, [sp, #24]
 800d8ba:	9b06      	ldr	r3, [sp, #24]
 800d8bc:	f1a3 0302 	sub.w	r3, r3, #2
 800d8c0:	bfcc      	ite	gt
 800d8c2:	2500      	movgt	r5, #0
 800d8c4:	2501      	movle	r5, #1
 800d8c6:	2b03      	cmp	r3, #3
 800d8c8:	f200 8087 	bhi.w	800d9da <_dtoa_r+0x30a>
 800d8cc:	e8df f003 	tbb	[pc, r3]
 800d8d0:	59383a2d 	.word	0x59383a2d
 800d8d4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d8d8:	441d      	add	r5, r3
 800d8da:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d8de:	2b20      	cmp	r3, #32
 800d8e0:	bfc1      	itttt	gt
 800d8e2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d8e6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d8ea:	fa0b f303 	lslgt.w	r3, fp, r3
 800d8ee:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d8f2:	bfda      	itte	le
 800d8f4:	f1c3 0320 	rsble	r3, r3, #32
 800d8f8:	fa06 f003 	lslle.w	r0, r6, r3
 800d8fc:	4318      	orrgt	r0, r3
 800d8fe:	f7f2 fe01 	bl	8000504 <__aeabi_ui2d>
 800d902:	2301      	movs	r3, #1
 800d904:	4606      	mov	r6, r0
 800d906:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d90a:	3d01      	subs	r5, #1
 800d90c:	930e      	str	r3, [sp, #56]	; 0x38
 800d90e:	e76a      	b.n	800d7e6 <_dtoa_r+0x116>
 800d910:	2301      	movs	r3, #1
 800d912:	e7b2      	b.n	800d87a <_dtoa_r+0x1aa>
 800d914:	900b      	str	r0, [sp, #44]	; 0x2c
 800d916:	e7b1      	b.n	800d87c <_dtoa_r+0x1ac>
 800d918:	9b04      	ldr	r3, [sp, #16]
 800d91a:	9a00      	ldr	r2, [sp, #0]
 800d91c:	1a9b      	subs	r3, r3, r2
 800d91e:	9304      	str	r3, [sp, #16]
 800d920:	4253      	negs	r3, r2
 800d922:	9307      	str	r3, [sp, #28]
 800d924:	2300      	movs	r3, #0
 800d926:	930a      	str	r3, [sp, #40]	; 0x28
 800d928:	e7bf      	b.n	800d8aa <_dtoa_r+0x1da>
 800d92a:	2300      	movs	r3, #0
 800d92c:	9308      	str	r3, [sp, #32]
 800d92e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d930:	2b00      	cmp	r3, #0
 800d932:	dc55      	bgt.n	800d9e0 <_dtoa_r+0x310>
 800d934:	2301      	movs	r3, #1
 800d936:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d93a:	461a      	mov	r2, r3
 800d93c:	9209      	str	r2, [sp, #36]	; 0x24
 800d93e:	e00c      	b.n	800d95a <_dtoa_r+0x28a>
 800d940:	2301      	movs	r3, #1
 800d942:	e7f3      	b.n	800d92c <_dtoa_r+0x25c>
 800d944:	2300      	movs	r3, #0
 800d946:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d948:	9308      	str	r3, [sp, #32]
 800d94a:	9b00      	ldr	r3, [sp, #0]
 800d94c:	4413      	add	r3, r2
 800d94e:	9302      	str	r3, [sp, #8]
 800d950:	3301      	adds	r3, #1
 800d952:	2b01      	cmp	r3, #1
 800d954:	9303      	str	r3, [sp, #12]
 800d956:	bfb8      	it	lt
 800d958:	2301      	movlt	r3, #1
 800d95a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d95c:	2200      	movs	r2, #0
 800d95e:	6042      	str	r2, [r0, #4]
 800d960:	2204      	movs	r2, #4
 800d962:	f102 0614 	add.w	r6, r2, #20
 800d966:	429e      	cmp	r6, r3
 800d968:	6841      	ldr	r1, [r0, #4]
 800d96a:	d93d      	bls.n	800d9e8 <_dtoa_r+0x318>
 800d96c:	4620      	mov	r0, r4
 800d96e:	f001 f839 	bl	800e9e4 <_Balloc>
 800d972:	9001      	str	r0, [sp, #4]
 800d974:	2800      	cmp	r0, #0
 800d976:	d13b      	bne.n	800d9f0 <_dtoa_r+0x320>
 800d978:	4b11      	ldr	r3, [pc, #68]	; (800d9c0 <_dtoa_r+0x2f0>)
 800d97a:	4602      	mov	r2, r0
 800d97c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d980:	e6c0      	b.n	800d704 <_dtoa_r+0x34>
 800d982:	2301      	movs	r3, #1
 800d984:	e7df      	b.n	800d946 <_dtoa_r+0x276>
 800d986:	bf00      	nop
 800d988:	636f4361 	.word	0x636f4361
 800d98c:	3fd287a7 	.word	0x3fd287a7
 800d990:	8b60c8b3 	.word	0x8b60c8b3
 800d994:	3fc68a28 	.word	0x3fc68a28
 800d998:	509f79fb 	.word	0x509f79fb
 800d99c:	3fd34413 	.word	0x3fd34413
 800d9a0:	08023686 	.word	0x08023686
 800d9a4:	0802369d 	.word	0x0802369d
 800d9a8:	7ff00000 	.word	0x7ff00000
 800d9ac:	08023682 	.word	0x08023682
 800d9b0:	08023679 	.word	0x08023679
 800d9b4:	080234fd 	.word	0x080234fd
 800d9b8:	3ff80000 	.word	0x3ff80000
 800d9bc:	08023808 	.word	0x08023808
 800d9c0:	080236f8 	.word	0x080236f8
 800d9c4:	2501      	movs	r5, #1
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	9306      	str	r3, [sp, #24]
 800d9ca:	9508      	str	r5, [sp, #32]
 800d9cc:	f04f 33ff 	mov.w	r3, #4294967295
 800d9d0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d9d4:	2200      	movs	r2, #0
 800d9d6:	2312      	movs	r3, #18
 800d9d8:	e7b0      	b.n	800d93c <_dtoa_r+0x26c>
 800d9da:	2301      	movs	r3, #1
 800d9dc:	9308      	str	r3, [sp, #32]
 800d9de:	e7f5      	b.n	800d9cc <_dtoa_r+0x2fc>
 800d9e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9e2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d9e6:	e7b8      	b.n	800d95a <_dtoa_r+0x28a>
 800d9e8:	3101      	adds	r1, #1
 800d9ea:	6041      	str	r1, [r0, #4]
 800d9ec:	0052      	lsls	r2, r2, #1
 800d9ee:	e7b8      	b.n	800d962 <_dtoa_r+0x292>
 800d9f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d9f2:	9a01      	ldr	r2, [sp, #4]
 800d9f4:	601a      	str	r2, [r3, #0]
 800d9f6:	9b03      	ldr	r3, [sp, #12]
 800d9f8:	2b0e      	cmp	r3, #14
 800d9fa:	f200 809d 	bhi.w	800db38 <_dtoa_r+0x468>
 800d9fe:	2d00      	cmp	r5, #0
 800da00:	f000 809a 	beq.w	800db38 <_dtoa_r+0x468>
 800da04:	9b00      	ldr	r3, [sp, #0]
 800da06:	2b00      	cmp	r3, #0
 800da08:	dd32      	ble.n	800da70 <_dtoa_r+0x3a0>
 800da0a:	4ab7      	ldr	r2, [pc, #732]	; (800dce8 <_dtoa_r+0x618>)
 800da0c:	f003 030f 	and.w	r3, r3, #15
 800da10:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800da14:	e9d3 8900 	ldrd	r8, r9, [r3]
 800da18:	9b00      	ldr	r3, [sp, #0]
 800da1a:	05d8      	lsls	r0, r3, #23
 800da1c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800da20:	d516      	bpl.n	800da50 <_dtoa_r+0x380>
 800da22:	4bb2      	ldr	r3, [pc, #712]	; (800dcec <_dtoa_r+0x61c>)
 800da24:	ec51 0b19 	vmov	r0, r1, d9
 800da28:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800da2c:	f7f2 ff0e 	bl	800084c <__aeabi_ddiv>
 800da30:	f007 070f 	and.w	r7, r7, #15
 800da34:	4682      	mov	sl, r0
 800da36:	468b      	mov	fp, r1
 800da38:	2503      	movs	r5, #3
 800da3a:	4eac      	ldr	r6, [pc, #688]	; (800dcec <_dtoa_r+0x61c>)
 800da3c:	b957      	cbnz	r7, 800da54 <_dtoa_r+0x384>
 800da3e:	4642      	mov	r2, r8
 800da40:	464b      	mov	r3, r9
 800da42:	4650      	mov	r0, sl
 800da44:	4659      	mov	r1, fp
 800da46:	f7f2 ff01 	bl	800084c <__aeabi_ddiv>
 800da4a:	4682      	mov	sl, r0
 800da4c:	468b      	mov	fp, r1
 800da4e:	e028      	b.n	800daa2 <_dtoa_r+0x3d2>
 800da50:	2502      	movs	r5, #2
 800da52:	e7f2      	b.n	800da3a <_dtoa_r+0x36a>
 800da54:	07f9      	lsls	r1, r7, #31
 800da56:	d508      	bpl.n	800da6a <_dtoa_r+0x39a>
 800da58:	4640      	mov	r0, r8
 800da5a:	4649      	mov	r1, r9
 800da5c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800da60:	f7f2 fdca 	bl	80005f8 <__aeabi_dmul>
 800da64:	3501      	adds	r5, #1
 800da66:	4680      	mov	r8, r0
 800da68:	4689      	mov	r9, r1
 800da6a:	107f      	asrs	r7, r7, #1
 800da6c:	3608      	adds	r6, #8
 800da6e:	e7e5      	b.n	800da3c <_dtoa_r+0x36c>
 800da70:	f000 809b 	beq.w	800dbaa <_dtoa_r+0x4da>
 800da74:	9b00      	ldr	r3, [sp, #0]
 800da76:	4f9d      	ldr	r7, [pc, #628]	; (800dcec <_dtoa_r+0x61c>)
 800da78:	425e      	negs	r6, r3
 800da7a:	4b9b      	ldr	r3, [pc, #620]	; (800dce8 <_dtoa_r+0x618>)
 800da7c:	f006 020f 	and.w	r2, r6, #15
 800da80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800da84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da88:	ec51 0b19 	vmov	r0, r1, d9
 800da8c:	f7f2 fdb4 	bl	80005f8 <__aeabi_dmul>
 800da90:	1136      	asrs	r6, r6, #4
 800da92:	4682      	mov	sl, r0
 800da94:	468b      	mov	fp, r1
 800da96:	2300      	movs	r3, #0
 800da98:	2502      	movs	r5, #2
 800da9a:	2e00      	cmp	r6, #0
 800da9c:	d17a      	bne.n	800db94 <_dtoa_r+0x4c4>
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d1d3      	bne.n	800da4a <_dtoa_r+0x37a>
 800daa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	f000 8082 	beq.w	800dbae <_dtoa_r+0x4de>
 800daaa:	4b91      	ldr	r3, [pc, #580]	; (800dcf0 <_dtoa_r+0x620>)
 800daac:	2200      	movs	r2, #0
 800daae:	4650      	mov	r0, sl
 800dab0:	4659      	mov	r1, fp
 800dab2:	f7f3 f813 	bl	8000adc <__aeabi_dcmplt>
 800dab6:	2800      	cmp	r0, #0
 800dab8:	d079      	beq.n	800dbae <_dtoa_r+0x4de>
 800daba:	9b03      	ldr	r3, [sp, #12]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d076      	beq.n	800dbae <_dtoa_r+0x4de>
 800dac0:	9b02      	ldr	r3, [sp, #8]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	dd36      	ble.n	800db34 <_dtoa_r+0x464>
 800dac6:	9b00      	ldr	r3, [sp, #0]
 800dac8:	4650      	mov	r0, sl
 800daca:	4659      	mov	r1, fp
 800dacc:	1e5f      	subs	r7, r3, #1
 800dace:	2200      	movs	r2, #0
 800dad0:	4b88      	ldr	r3, [pc, #544]	; (800dcf4 <_dtoa_r+0x624>)
 800dad2:	f7f2 fd91 	bl	80005f8 <__aeabi_dmul>
 800dad6:	9e02      	ldr	r6, [sp, #8]
 800dad8:	4682      	mov	sl, r0
 800dada:	468b      	mov	fp, r1
 800dadc:	3501      	adds	r5, #1
 800dade:	4628      	mov	r0, r5
 800dae0:	f7f2 fd20 	bl	8000524 <__aeabi_i2d>
 800dae4:	4652      	mov	r2, sl
 800dae6:	465b      	mov	r3, fp
 800dae8:	f7f2 fd86 	bl	80005f8 <__aeabi_dmul>
 800daec:	4b82      	ldr	r3, [pc, #520]	; (800dcf8 <_dtoa_r+0x628>)
 800daee:	2200      	movs	r2, #0
 800daf0:	f7f2 fbcc 	bl	800028c <__adddf3>
 800daf4:	46d0      	mov	r8, sl
 800daf6:	46d9      	mov	r9, fp
 800daf8:	4682      	mov	sl, r0
 800dafa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800dafe:	2e00      	cmp	r6, #0
 800db00:	d158      	bne.n	800dbb4 <_dtoa_r+0x4e4>
 800db02:	4b7e      	ldr	r3, [pc, #504]	; (800dcfc <_dtoa_r+0x62c>)
 800db04:	2200      	movs	r2, #0
 800db06:	4640      	mov	r0, r8
 800db08:	4649      	mov	r1, r9
 800db0a:	f7f2 fbbd 	bl	8000288 <__aeabi_dsub>
 800db0e:	4652      	mov	r2, sl
 800db10:	465b      	mov	r3, fp
 800db12:	4680      	mov	r8, r0
 800db14:	4689      	mov	r9, r1
 800db16:	f7f2 ffff 	bl	8000b18 <__aeabi_dcmpgt>
 800db1a:	2800      	cmp	r0, #0
 800db1c:	f040 8295 	bne.w	800e04a <_dtoa_r+0x97a>
 800db20:	4652      	mov	r2, sl
 800db22:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800db26:	4640      	mov	r0, r8
 800db28:	4649      	mov	r1, r9
 800db2a:	f7f2 ffd7 	bl	8000adc <__aeabi_dcmplt>
 800db2e:	2800      	cmp	r0, #0
 800db30:	f040 8289 	bne.w	800e046 <_dtoa_r+0x976>
 800db34:	ec5b ab19 	vmov	sl, fp, d9
 800db38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	f2c0 8148 	blt.w	800ddd0 <_dtoa_r+0x700>
 800db40:	9a00      	ldr	r2, [sp, #0]
 800db42:	2a0e      	cmp	r2, #14
 800db44:	f300 8144 	bgt.w	800ddd0 <_dtoa_r+0x700>
 800db48:	4b67      	ldr	r3, [pc, #412]	; (800dce8 <_dtoa_r+0x618>)
 800db4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800db4e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800db52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db54:	2b00      	cmp	r3, #0
 800db56:	f280 80d5 	bge.w	800dd04 <_dtoa_r+0x634>
 800db5a:	9b03      	ldr	r3, [sp, #12]
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	f300 80d1 	bgt.w	800dd04 <_dtoa_r+0x634>
 800db62:	f040 826f 	bne.w	800e044 <_dtoa_r+0x974>
 800db66:	4b65      	ldr	r3, [pc, #404]	; (800dcfc <_dtoa_r+0x62c>)
 800db68:	2200      	movs	r2, #0
 800db6a:	4640      	mov	r0, r8
 800db6c:	4649      	mov	r1, r9
 800db6e:	f7f2 fd43 	bl	80005f8 <__aeabi_dmul>
 800db72:	4652      	mov	r2, sl
 800db74:	465b      	mov	r3, fp
 800db76:	f7f2 ffc5 	bl	8000b04 <__aeabi_dcmpge>
 800db7a:	9e03      	ldr	r6, [sp, #12]
 800db7c:	4637      	mov	r7, r6
 800db7e:	2800      	cmp	r0, #0
 800db80:	f040 8245 	bne.w	800e00e <_dtoa_r+0x93e>
 800db84:	9d01      	ldr	r5, [sp, #4]
 800db86:	2331      	movs	r3, #49	; 0x31
 800db88:	f805 3b01 	strb.w	r3, [r5], #1
 800db8c:	9b00      	ldr	r3, [sp, #0]
 800db8e:	3301      	adds	r3, #1
 800db90:	9300      	str	r3, [sp, #0]
 800db92:	e240      	b.n	800e016 <_dtoa_r+0x946>
 800db94:	07f2      	lsls	r2, r6, #31
 800db96:	d505      	bpl.n	800dba4 <_dtoa_r+0x4d4>
 800db98:	e9d7 2300 	ldrd	r2, r3, [r7]
 800db9c:	f7f2 fd2c 	bl	80005f8 <__aeabi_dmul>
 800dba0:	3501      	adds	r5, #1
 800dba2:	2301      	movs	r3, #1
 800dba4:	1076      	asrs	r6, r6, #1
 800dba6:	3708      	adds	r7, #8
 800dba8:	e777      	b.n	800da9a <_dtoa_r+0x3ca>
 800dbaa:	2502      	movs	r5, #2
 800dbac:	e779      	b.n	800daa2 <_dtoa_r+0x3d2>
 800dbae:	9f00      	ldr	r7, [sp, #0]
 800dbb0:	9e03      	ldr	r6, [sp, #12]
 800dbb2:	e794      	b.n	800dade <_dtoa_r+0x40e>
 800dbb4:	9901      	ldr	r1, [sp, #4]
 800dbb6:	4b4c      	ldr	r3, [pc, #304]	; (800dce8 <_dtoa_r+0x618>)
 800dbb8:	4431      	add	r1, r6
 800dbba:	910d      	str	r1, [sp, #52]	; 0x34
 800dbbc:	9908      	ldr	r1, [sp, #32]
 800dbbe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800dbc2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dbc6:	2900      	cmp	r1, #0
 800dbc8:	d043      	beq.n	800dc52 <_dtoa_r+0x582>
 800dbca:	494d      	ldr	r1, [pc, #308]	; (800dd00 <_dtoa_r+0x630>)
 800dbcc:	2000      	movs	r0, #0
 800dbce:	f7f2 fe3d 	bl	800084c <__aeabi_ddiv>
 800dbd2:	4652      	mov	r2, sl
 800dbd4:	465b      	mov	r3, fp
 800dbd6:	f7f2 fb57 	bl	8000288 <__aeabi_dsub>
 800dbda:	9d01      	ldr	r5, [sp, #4]
 800dbdc:	4682      	mov	sl, r0
 800dbde:	468b      	mov	fp, r1
 800dbe0:	4649      	mov	r1, r9
 800dbe2:	4640      	mov	r0, r8
 800dbe4:	f7f2 ffb8 	bl	8000b58 <__aeabi_d2iz>
 800dbe8:	4606      	mov	r6, r0
 800dbea:	f7f2 fc9b 	bl	8000524 <__aeabi_i2d>
 800dbee:	4602      	mov	r2, r0
 800dbf0:	460b      	mov	r3, r1
 800dbf2:	4640      	mov	r0, r8
 800dbf4:	4649      	mov	r1, r9
 800dbf6:	f7f2 fb47 	bl	8000288 <__aeabi_dsub>
 800dbfa:	3630      	adds	r6, #48	; 0x30
 800dbfc:	f805 6b01 	strb.w	r6, [r5], #1
 800dc00:	4652      	mov	r2, sl
 800dc02:	465b      	mov	r3, fp
 800dc04:	4680      	mov	r8, r0
 800dc06:	4689      	mov	r9, r1
 800dc08:	f7f2 ff68 	bl	8000adc <__aeabi_dcmplt>
 800dc0c:	2800      	cmp	r0, #0
 800dc0e:	d163      	bne.n	800dcd8 <_dtoa_r+0x608>
 800dc10:	4642      	mov	r2, r8
 800dc12:	464b      	mov	r3, r9
 800dc14:	4936      	ldr	r1, [pc, #216]	; (800dcf0 <_dtoa_r+0x620>)
 800dc16:	2000      	movs	r0, #0
 800dc18:	f7f2 fb36 	bl	8000288 <__aeabi_dsub>
 800dc1c:	4652      	mov	r2, sl
 800dc1e:	465b      	mov	r3, fp
 800dc20:	f7f2 ff5c 	bl	8000adc <__aeabi_dcmplt>
 800dc24:	2800      	cmp	r0, #0
 800dc26:	f040 80b5 	bne.w	800dd94 <_dtoa_r+0x6c4>
 800dc2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dc2c:	429d      	cmp	r5, r3
 800dc2e:	d081      	beq.n	800db34 <_dtoa_r+0x464>
 800dc30:	4b30      	ldr	r3, [pc, #192]	; (800dcf4 <_dtoa_r+0x624>)
 800dc32:	2200      	movs	r2, #0
 800dc34:	4650      	mov	r0, sl
 800dc36:	4659      	mov	r1, fp
 800dc38:	f7f2 fcde 	bl	80005f8 <__aeabi_dmul>
 800dc3c:	4b2d      	ldr	r3, [pc, #180]	; (800dcf4 <_dtoa_r+0x624>)
 800dc3e:	4682      	mov	sl, r0
 800dc40:	468b      	mov	fp, r1
 800dc42:	4640      	mov	r0, r8
 800dc44:	4649      	mov	r1, r9
 800dc46:	2200      	movs	r2, #0
 800dc48:	f7f2 fcd6 	bl	80005f8 <__aeabi_dmul>
 800dc4c:	4680      	mov	r8, r0
 800dc4e:	4689      	mov	r9, r1
 800dc50:	e7c6      	b.n	800dbe0 <_dtoa_r+0x510>
 800dc52:	4650      	mov	r0, sl
 800dc54:	4659      	mov	r1, fp
 800dc56:	f7f2 fccf 	bl	80005f8 <__aeabi_dmul>
 800dc5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dc5c:	9d01      	ldr	r5, [sp, #4]
 800dc5e:	930f      	str	r3, [sp, #60]	; 0x3c
 800dc60:	4682      	mov	sl, r0
 800dc62:	468b      	mov	fp, r1
 800dc64:	4649      	mov	r1, r9
 800dc66:	4640      	mov	r0, r8
 800dc68:	f7f2 ff76 	bl	8000b58 <__aeabi_d2iz>
 800dc6c:	4606      	mov	r6, r0
 800dc6e:	f7f2 fc59 	bl	8000524 <__aeabi_i2d>
 800dc72:	3630      	adds	r6, #48	; 0x30
 800dc74:	4602      	mov	r2, r0
 800dc76:	460b      	mov	r3, r1
 800dc78:	4640      	mov	r0, r8
 800dc7a:	4649      	mov	r1, r9
 800dc7c:	f7f2 fb04 	bl	8000288 <__aeabi_dsub>
 800dc80:	f805 6b01 	strb.w	r6, [r5], #1
 800dc84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dc86:	429d      	cmp	r5, r3
 800dc88:	4680      	mov	r8, r0
 800dc8a:	4689      	mov	r9, r1
 800dc8c:	f04f 0200 	mov.w	r2, #0
 800dc90:	d124      	bne.n	800dcdc <_dtoa_r+0x60c>
 800dc92:	4b1b      	ldr	r3, [pc, #108]	; (800dd00 <_dtoa_r+0x630>)
 800dc94:	4650      	mov	r0, sl
 800dc96:	4659      	mov	r1, fp
 800dc98:	f7f2 faf8 	bl	800028c <__adddf3>
 800dc9c:	4602      	mov	r2, r0
 800dc9e:	460b      	mov	r3, r1
 800dca0:	4640      	mov	r0, r8
 800dca2:	4649      	mov	r1, r9
 800dca4:	f7f2 ff38 	bl	8000b18 <__aeabi_dcmpgt>
 800dca8:	2800      	cmp	r0, #0
 800dcaa:	d173      	bne.n	800dd94 <_dtoa_r+0x6c4>
 800dcac:	4652      	mov	r2, sl
 800dcae:	465b      	mov	r3, fp
 800dcb0:	4913      	ldr	r1, [pc, #76]	; (800dd00 <_dtoa_r+0x630>)
 800dcb2:	2000      	movs	r0, #0
 800dcb4:	f7f2 fae8 	bl	8000288 <__aeabi_dsub>
 800dcb8:	4602      	mov	r2, r0
 800dcba:	460b      	mov	r3, r1
 800dcbc:	4640      	mov	r0, r8
 800dcbe:	4649      	mov	r1, r9
 800dcc0:	f7f2 ff0c 	bl	8000adc <__aeabi_dcmplt>
 800dcc4:	2800      	cmp	r0, #0
 800dcc6:	f43f af35 	beq.w	800db34 <_dtoa_r+0x464>
 800dcca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800dccc:	1e6b      	subs	r3, r5, #1
 800dcce:	930f      	str	r3, [sp, #60]	; 0x3c
 800dcd0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dcd4:	2b30      	cmp	r3, #48	; 0x30
 800dcd6:	d0f8      	beq.n	800dcca <_dtoa_r+0x5fa>
 800dcd8:	9700      	str	r7, [sp, #0]
 800dcda:	e049      	b.n	800dd70 <_dtoa_r+0x6a0>
 800dcdc:	4b05      	ldr	r3, [pc, #20]	; (800dcf4 <_dtoa_r+0x624>)
 800dcde:	f7f2 fc8b 	bl	80005f8 <__aeabi_dmul>
 800dce2:	4680      	mov	r8, r0
 800dce4:	4689      	mov	r9, r1
 800dce6:	e7bd      	b.n	800dc64 <_dtoa_r+0x594>
 800dce8:	08023808 	.word	0x08023808
 800dcec:	080237e0 	.word	0x080237e0
 800dcf0:	3ff00000 	.word	0x3ff00000
 800dcf4:	40240000 	.word	0x40240000
 800dcf8:	401c0000 	.word	0x401c0000
 800dcfc:	40140000 	.word	0x40140000
 800dd00:	3fe00000 	.word	0x3fe00000
 800dd04:	9d01      	ldr	r5, [sp, #4]
 800dd06:	4656      	mov	r6, sl
 800dd08:	465f      	mov	r7, fp
 800dd0a:	4642      	mov	r2, r8
 800dd0c:	464b      	mov	r3, r9
 800dd0e:	4630      	mov	r0, r6
 800dd10:	4639      	mov	r1, r7
 800dd12:	f7f2 fd9b 	bl	800084c <__aeabi_ddiv>
 800dd16:	f7f2 ff1f 	bl	8000b58 <__aeabi_d2iz>
 800dd1a:	4682      	mov	sl, r0
 800dd1c:	f7f2 fc02 	bl	8000524 <__aeabi_i2d>
 800dd20:	4642      	mov	r2, r8
 800dd22:	464b      	mov	r3, r9
 800dd24:	f7f2 fc68 	bl	80005f8 <__aeabi_dmul>
 800dd28:	4602      	mov	r2, r0
 800dd2a:	460b      	mov	r3, r1
 800dd2c:	4630      	mov	r0, r6
 800dd2e:	4639      	mov	r1, r7
 800dd30:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800dd34:	f7f2 faa8 	bl	8000288 <__aeabi_dsub>
 800dd38:	f805 6b01 	strb.w	r6, [r5], #1
 800dd3c:	9e01      	ldr	r6, [sp, #4]
 800dd3e:	9f03      	ldr	r7, [sp, #12]
 800dd40:	1bae      	subs	r6, r5, r6
 800dd42:	42b7      	cmp	r7, r6
 800dd44:	4602      	mov	r2, r0
 800dd46:	460b      	mov	r3, r1
 800dd48:	d135      	bne.n	800ddb6 <_dtoa_r+0x6e6>
 800dd4a:	f7f2 fa9f 	bl	800028c <__adddf3>
 800dd4e:	4642      	mov	r2, r8
 800dd50:	464b      	mov	r3, r9
 800dd52:	4606      	mov	r6, r0
 800dd54:	460f      	mov	r7, r1
 800dd56:	f7f2 fedf 	bl	8000b18 <__aeabi_dcmpgt>
 800dd5a:	b9d0      	cbnz	r0, 800dd92 <_dtoa_r+0x6c2>
 800dd5c:	4642      	mov	r2, r8
 800dd5e:	464b      	mov	r3, r9
 800dd60:	4630      	mov	r0, r6
 800dd62:	4639      	mov	r1, r7
 800dd64:	f7f2 feb0 	bl	8000ac8 <__aeabi_dcmpeq>
 800dd68:	b110      	cbz	r0, 800dd70 <_dtoa_r+0x6a0>
 800dd6a:	f01a 0f01 	tst.w	sl, #1
 800dd6e:	d110      	bne.n	800dd92 <_dtoa_r+0x6c2>
 800dd70:	4620      	mov	r0, r4
 800dd72:	ee18 1a10 	vmov	r1, s16
 800dd76:	f000 fe75 	bl	800ea64 <_Bfree>
 800dd7a:	2300      	movs	r3, #0
 800dd7c:	9800      	ldr	r0, [sp, #0]
 800dd7e:	702b      	strb	r3, [r5, #0]
 800dd80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dd82:	3001      	adds	r0, #1
 800dd84:	6018      	str	r0, [r3, #0]
 800dd86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	f43f acf1 	beq.w	800d770 <_dtoa_r+0xa0>
 800dd8e:	601d      	str	r5, [r3, #0]
 800dd90:	e4ee      	b.n	800d770 <_dtoa_r+0xa0>
 800dd92:	9f00      	ldr	r7, [sp, #0]
 800dd94:	462b      	mov	r3, r5
 800dd96:	461d      	mov	r5, r3
 800dd98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dd9c:	2a39      	cmp	r2, #57	; 0x39
 800dd9e:	d106      	bne.n	800ddae <_dtoa_r+0x6de>
 800dda0:	9a01      	ldr	r2, [sp, #4]
 800dda2:	429a      	cmp	r2, r3
 800dda4:	d1f7      	bne.n	800dd96 <_dtoa_r+0x6c6>
 800dda6:	9901      	ldr	r1, [sp, #4]
 800dda8:	2230      	movs	r2, #48	; 0x30
 800ddaa:	3701      	adds	r7, #1
 800ddac:	700a      	strb	r2, [r1, #0]
 800ddae:	781a      	ldrb	r2, [r3, #0]
 800ddb0:	3201      	adds	r2, #1
 800ddb2:	701a      	strb	r2, [r3, #0]
 800ddb4:	e790      	b.n	800dcd8 <_dtoa_r+0x608>
 800ddb6:	4ba6      	ldr	r3, [pc, #664]	; (800e050 <_dtoa_r+0x980>)
 800ddb8:	2200      	movs	r2, #0
 800ddba:	f7f2 fc1d 	bl	80005f8 <__aeabi_dmul>
 800ddbe:	2200      	movs	r2, #0
 800ddc0:	2300      	movs	r3, #0
 800ddc2:	4606      	mov	r6, r0
 800ddc4:	460f      	mov	r7, r1
 800ddc6:	f7f2 fe7f 	bl	8000ac8 <__aeabi_dcmpeq>
 800ddca:	2800      	cmp	r0, #0
 800ddcc:	d09d      	beq.n	800dd0a <_dtoa_r+0x63a>
 800ddce:	e7cf      	b.n	800dd70 <_dtoa_r+0x6a0>
 800ddd0:	9a08      	ldr	r2, [sp, #32]
 800ddd2:	2a00      	cmp	r2, #0
 800ddd4:	f000 80d7 	beq.w	800df86 <_dtoa_r+0x8b6>
 800ddd8:	9a06      	ldr	r2, [sp, #24]
 800ddda:	2a01      	cmp	r2, #1
 800dddc:	f300 80ba 	bgt.w	800df54 <_dtoa_r+0x884>
 800dde0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dde2:	2a00      	cmp	r2, #0
 800dde4:	f000 80b2 	beq.w	800df4c <_dtoa_r+0x87c>
 800dde8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ddec:	9e07      	ldr	r6, [sp, #28]
 800ddee:	9d04      	ldr	r5, [sp, #16]
 800ddf0:	9a04      	ldr	r2, [sp, #16]
 800ddf2:	441a      	add	r2, r3
 800ddf4:	9204      	str	r2, [sp, #16]
 800ddf6:	9a05      	ldr	r2, [sp, #20]
 800ddf8:	2101      	movs	r1, #1
 800ddfa:	441a      	add	r2, r3
 800ddfc:	4620      	mov	r0, r4
 800ddfe:	9205      	str	r2, [sp, #20]
 800de00:	f000 ff32 	bl	800ec68 <__i2b>
 800de04:	4607      	mov	r7, r0
 800de06:	2d00      	cmp	r5, #0
 800de08:	dd0c      	ble.n	800de24 <_dtoa_r+0x754>
 800de0a:	9b05      	ldr	r3, [sp, #20]
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	dd09      	ble.n	800de24 <_dtoa_r+0x754>
 800de10:	42ab      	cmp	r3, r5
 800de12:	9a04      	ldr	r2, [sp, #16]
 800de14:	bfa8      	it	ge
 800de16:	462b      	movge	r3, r5
 800de18:	1ad2      	subs	r2, r2, r3
 800de1a:	9204      	str	r2, [sp, #16]
 800de1c:	9a05      	ldr	r2, [sp, #20]
 800de1e:	1aed      	subs	r5, r5, r3
 800de20:	1ad3      	subs	r3, r2, r3
 800de22:	9305      	str	r3, [sp, #20]
 800de24:	9b07      	ldr	r3, [sp, #28]
 800de26:	b31b      	cbz	r3, 800de70 <_dtoa_r+0x7a0>
 800de28:	9b08      	ldr	r3, [sp, #32]
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	f000 80af 	beq.w	800df8e <_dtoa_r+0x8be>
 800de30:	2e00      	cmp	r6, #0
 800de32:	dd13      	ble.n	800de5c <_dtoa_r+0x78c>
 800de34:	4639      	mov	r1, r7
 800de36:	4632      	mov	r2, r6
 800de38:	4620      	mov	r0, r4
 800de3a:	f000 ffd5 	bl	800ede8 <__pow5mult>
 800de3e:	ee18 2a10 	vmov	r2, s16
 800de42:	4601      	mov	r1, r0
 800de44:	4607      	mov	r7, r0
 800de46:	4620      	mov	r0, r4
 800de48:	f000 ff24 	bl	800ec94 <__multiply>
 800de4c:	ee18 1a10 	vmov	r1, s16
 800de50:	4680      	mov	r8, r0
 800de52:	4620      	mov	r0, r4
 800de54:	f000 fe06 	bl	800ea64 <_Bfree>
 800de58:	ee08 8a10 	vmov	s16, r8
 800de5c:	9b07      	ldr	r3, [sp, #28]
 800de5e:	1b9a      	subs	r2, r3, r6
 800de60:	d006      	beq.n	800de70 <_dtoa_r+0x7a0>
 800de62:	ee18 1a10 	vmov	r1, s16
 800de66:	4620      	mov	r0, r4
 800de68:	f000 ffbe 	bl	800ede8 <__pow5mult>
 800de6c:	ee08 0a10 	vmov	s16, r0
 800de70:	2101      	movs	r1, #1
 800de72:	4620      	mov	r0, r4
 800de74:	f000 fef8 	bl	800ec68 <__i2b>
 800de78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	4606      	mov	r6, r0
 800de7e:	f340 8088 	ble.w	800df92 <_dtoa_r+0x8c2>
 800de82:	461a      	mov	r2, r3
 800de84:	4601      	mov	r1, r0
 800de86:	4620      	mov	r0, r4
 800de88:	f000 ffae 	bl	800ede8 <__pow5mult>
 800de8c:	9b06      	ldr	r3, [sp, #24]
 800de8e:	2b01      	cmp	r3, #1
 800de90:	4606      	mov	r6, r0
 800de92:	f340 8081 	ble.w	800df98 <_dtoa_r+0x8c8>
 800de96:	f04f 0800 	mov.w	r8, #0
 800de9a:	6933      	ldr	r3, [r6, #16]
 800de9c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800dea0:	6918      	ldr	r0, [r3, #16]
 800dea2:	f000 fe91 	bl	800ebc8 <__hi0bits>
 800dea6:	f1c0 0020 	rsb	r0, r0, #32
 800deaa:	9b05      	ldr	r3, [sp, #20]
 800deac:	4418      	add	r0, r3
 800deae:	f010 001f 	ands.w	r0, r0, #31
 800deb2:	f000 8092 	beq.w	800dfda <_dtoa_r+0x90a>
 800deb6:	f1c0 0320 	rsb	r3, r0, #32
 800deba:	2b04      	cmp	r3, #4
 800debc:	f340 808a 	ble.w	800dfd4 <_dtoa_r+0x904>
 800dec0:	f1c0 001c 	rsb	r0, r0, #28
 800dec4:	9b04      	ldr	r3, [sp, #16]
 800dec6:	4403      	add	r3, r0
 800dec8:	9304      	str	r3, [sp, #16]
 800deca:	9b05      	ldr	r3, [sp, #20]
 800decc:	4403      	add	r3, r0
 800dece:	4405      	add	r5, r0
 800ded0:	9305      	str	r3, [sp, #20]
 800ded2:	9b04      	ldr	r3, [sp, #16]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	dd07      	ble.n	800dee8 <_dtoa_r+0x818>
 800ded8:	ee18 1a10 	vmov	r1, s16
 800dedc:	461a      	mov	r2, r3
 800dede:	4620      	mov	r0, r4
 800dee0:	f000 ffdc 	bl	800ee9c <__lshift>
 800dee4:	ee08 0a10 	vmov	s16, r0
 800dee8:	9b05      	ldr	r3, [sp, #20]
 800deea:	2b00      	cmp	r3, #0
 800deec:	dd05      	ble.n	800defa <_dtoa_r+0x82a>
 800deee:	4631      	mov	r1, r6
 800def0:	461a      	mov	r2, r3
 800def2:	4620      	mov	r0, r4
 800def4:	f000 ffd2 	bl	800ee9c <__lshift>
 800def8:	4606      	mov	r6, r0
 800defa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800defc:	2b00      	cmp	r3, #0
 800defe:	d06e      	beq.n	800dfde <_dtoa_r+0x90e>
 800df00:	ee18 0a10 	vmov	r0, s16
 800df04:	4631      	mov	r1, r6
 800df06:	f001 f839 	bl	800ef7c <__mcmp>
 800df0a:	2800      	cmp	r0, #0
 800df0c:	da67      	bge.n	800dfde <_dtoa_r+0x90e>
 800df0e:	9b00      	ldr	r3, [sp, #0]
 800df10:	3b01      	subs	r3, #1
 800df12:	ee18 1a10 	vmov	r1, s16
 800df16:	9300      	str	r3, [sp, #0]
 800df18:	220a      	movs	r2, #10
 800df1a:	2300      	movs	r3, #0
 800df1c:	4620      	mov	r0, r4
 800df1e:	f000 fdc3 	bl	800eaa8 <__multadd>
 800df22:	9b08      	ldr	r3, [sp, #32]
 800df24:	ee08 0a10 	vmov	s16, r0
 800df28:	2b00      	cmp	r3, #0
 800df2a:	f000 81b1 	beq.w	800e290 <_dtoa_r+0xbc0>
 800df2e:	2300      	movs	r3, #0
 800df30:	4639      	mov	r1, r7
 800df32:	220a      	movs	r2, #10
 800df34:	4620      	mov	r0, r4
 800df36:	f000 fdb7 	bl	800eaa8 <__multadd>
 800df3a:	9b02      	ldr	r3, [sp, #8]
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	4607      	mov	r7, r0
 800df40:	f300 808e 	bgt.w	800e060 <_dtoa_r+0x990>
 800df44:	9b06      	ldr	r3, [sp, #24]
 800df46:	2b02      	cmp	r3, #2
 800df48:	dc51      	bgt.n	800dfee <_dtoa_r+0x91e>
 800df4a:	e089      	b.n	800e060 <_dtoa_r+0x990>
 800df4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800df4e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800df52:	e74b      	b.n	800ddec <_dtoa_r+0x71c>
 800df54:	9b03      	ldr	r3, [sp, #12]
 800df56:	1e5e      	subs	r6, r3, #1
 800df58:	9b07      	ldr	r3, [sp, #28]
 800df5a:	42b3      	cmp	r3, r6
 800df5c:	bfbf      	itttt	lt
 800df5e:	9b07      	ldrlt	r3, [sp, #28]
 800df60:	9607      	strlt	r6, [sp, #28]
 800df62:	1af2      	sublt	r2, r6, r3
 800df64:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800df66:	bfb6      	itet	lt
 800df68:	189b      	addlt	r3, r3, r2
 800df6a:	1b9e      	subge	r6, r3, r6
 800df6c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800df6e:	9b03      	ldr	r3, [sp, #12]
 800df70:	bfb8      	it	lt
 800df72:	2600      	movlt	r6, #0
 800df74:	2b00      	cmp	r3, #0
 800df76:	bfb7      	itett	lt
 800df78:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800df7c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800df80:	1a9d      	sublt	r5, r3, r2
 800df82:	2300      	movlt	r3, #0
 800df84:	e734      	b.n	800ddf0 <_dtoa_r+0x720>
 800df86:	9e07      	ldr	r6, [sp, #28]
 800df88:	9d04      	ldr	r5, [sp, #16]
 800df8a:	9f08      	ldr	r7, [sp, #32]
 800df8c:	e73b      	b.n	800de06 <_dtoa_r+0x736>
 800df8e:	9a07      	ldr	r2, [sp, #28]
 800df90:	e767      	b.n	800de62 <_dtoa_r+0x792>
 800df92:	9b06      	ldr	r3, [sp, #24]
 800df94:	2b01      	cmp	r3, #1
 800df96:	dc18      	bgt.n	800dfca <_dtoa_r+0x8fa>
 800df98:	f1ba 0f00 	cmp.w	sl, #0
 800df9c:	d115      	bne.n	800dfca <_dtoa_r+0x8fa>
 800df9e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dfa2:	b993      	cbnz	r3, 800dfca <_dtoa_r+0x8fa>
 800dfa4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800dfa8:	0d1b      	lsrs	r3, r3, #20
 800dfaa:	051b      	lsls	r3, r3, #20
 800dfac:	b183      	cbz	r3, 800dfd0 <_dtoa_r+0x900>
 800dfae:	9b04      	ldr	r3, [sp, #16]
 800dfb0:	3301      	adds	r3, #1
 800dfb2:	9304      	str	r3, [sp, #16]
 800dfb4:	9b05      	ldr	r3, [sp, #20]
 800dfb6:	3301      	adds	r3, #1
 800dfb8:	9305      	str	r3, [sp, #20]
 800dfba:	f04f 0801 	mov.w	r8, #1
 800dfbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	f47f af6a 	bne.w	800de9a <_dtoa_r+0x7ca>
 800dfc6:	2001      	movs	r0, #1
 800dfc8:	e76f      	b.n	800deaa <_dtoa_r+0x7da>
 800dfca:	f04f 0800 	mov.w	r8, #0
 800dfce:	e7f6      	b.n	800dfbe <_dtoa_r+0x8ee>
 800dfd0:	4698      	mov	r8, r3
 800dfd2:	e7f4      	b.n	800dfbe <_dtoa_r+0x8ee>
 800dfd4:	f43f af7d 	beq.w	800ded2 <_dtoa_r+0x802>
 800dfd8:	4618      	mov	r0, r3
 800dfda:	301c      	adds	r0, #28
 800dfdc:	e772      	b.n	800dec4 <_dtoa_r+0x7f4>
 800dfde:	9b03      	ldr	r3, [sp, #12]
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	dc37      	bgt.n	800e054 <_dtoa_r+0x984>
 800dfe4:	9b06      	ldr	r3, [sp, #24]
 800dfe6:	2b02      	cmp	r3, #2
 800dfe8:	dd34      	ble.n	800e054 <_dtoa_r+0x984>
 800dfea:	9b03      	ldr	r3, [sp, #12]
 800dfec:	9302      	str	r3, [sp, #8]
 800dfee:	9b02      	ldr	r3, [sp, #8]
 800dff0:	b96b      	cbnz	r3, 800e00e <_dtoa_r+0x93e>
 800dff2:	4631      	mov	r1, r6
 800dff4:	2205      	movs	r2, #5
 800dff6:	4620      	mov	r0, r4
 800dff8:	f000 fd56 	bl	800eaa8 <__multadd>
 800dffc:	4601      	mov	r1, r0
 800dffe:	4606      	mov	r6, r0
 800e000:	ee18 0a10 	vmov	r0, s16
 800e004:	f000 ffba 	bl	800ef7c <__mcmp>
 800e008:	2800      	cmp	r0, #0
 800e00a:	f73f adbb 	bgt.w	800db84 <_dtoa_r+0x4b4>
 800e00e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e010:	9d01      	ldr	r5, [sp, #4]
 800e012:	43db      	mvns	r3, r3
 800e014:	9300      	str	r3, [sp, #0]
 800e016:	f04f 0800 	mov.w	r8, #0
 800e01a:	4631      	mov	r1, r6
 800e01c:	4620      	mov	r0, r4
 800e01e:	f000 fd21 	bl	800ea64 <_Bfree>
 800e022:	2f00      	cmp	r7, #0
 800e024:	f43f aea4 	beq.w	800dd70 <_dtoa_r+0x6a0>
 800e028:	f1b8 0f00 	cmp.w	r8, #0
 800e02c:	d005      	beq.n	800e03a <_dtoa_r+0x96a>
 800e02e:	45b8      	cmp	r8, r7
 800e030:	d003      	beq.n	800e03a <_dtoa_r+0x96a>
 800e032:	4641      	mov	r1, r8
 800e034:	4620      	mov	r0, r4
 800e036:	f000 fd15 	bl	800ea64 <_Bfree>
 800e03a:	4639      	mov	r1, r7
 800e03c:	4620      	mov	r0, r4
 800e03e:	f000 fd11 	bl	800ea64 <_Bfree>
 800e042:	e695      	b.n	800dd70 <_dtoa_r+0x6a0>
 800e044:	2600      	movs	r6, #0
 800e046:	4637      	mov	r7, r6
 800e048:	e7e1      	b.n	800e00e <_dtoa_r+0x93e>
 800e04a:	9700      	str	r7, [sp, #0]
 800e04c:	4637      	mov	r7, r6
 800e04e:	e599      	b.n	800db84 <_dtoa_r+0x4b4>
 800e050:	40240000 	.word	0x40240000
 800e054:	9b08      	ldr	r3, [sp, #32]
 800e056:	2b00      	cmp	r3, #0
 800e058:	f000 80ca 	beq.w	800e1f0 <_dtoa_r+0xb20>
 800e05c:	9b03      	ldr	r3, [sp, #12]
 800e05e:	9302      	str	r3, [sp, #8]
 800e060:	2d00      	cmp	r5, #0
 800e062:	dd05      	ble.n	800e070 <_dtoa_r+0x9a0>
 800e064:	4639      	mov	r1, r7
 800e066:	462a      	mov	r2, r5
 800e068:	4620      	mov	r0, r4
 800e06a:	f000 ff17 	bl	800ee9c <__lshift>
 800e06e:	4607      	mov	r7, r0
 800e070:	f1b8 0f00 	cmp.w	r8, #0
 800e074:	d05b      	beq.n	800e12e <_dtoa_r+0xa5e>
 800e076:	6879      	ldr	r1, [r7, #4]
 800e078:	4620      	mov	r0, r4
 800e07a:	f000 fcb3 	bl	800e9e4 <_Balloc>
 800e07e:	4605      	mov	r5, r0
 800e080:	b928      	cbnz	r0, 800e08e <_dtoa_r+0x9be>
 800e082:	4b87      	ldr	r3, [pc, #540]	; (800e2a0 <_dtoa_r+0xbd0>)
 800e084:	4602      	mov	r2, r0
 800e086:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e08a:	f7ff bb3b 	b.w	800d704 <_dtoa_r+0x34>
 800e08e:	693a      	ldr	r2, [r7, #16]
 800e090:	3202      	adds	r2, #2
 800e092:	0092      	lsls	r2, r2, #2
 800e094:	f107 010c 	add.w	r1, r7, #12
 800e098:	300c      	adds	r0, #12
 800e09a:	f000 fc95 	bl	800e9c8 <memcpy>
 800e09e:	2201      	movs	r2, #1
 800e0a0:	4629      	mov	r1, r5
 800e0a2:	4620      	mov	r0, r4
 800e0a4:	f000 fefa 	bl	800ee9c <__lshift>
 800e0a8:	9b01      	ldr	r3, [sp, #4]
 800e0aa:	f103 0901 	add.w	r9, r3, #1
 800e0ae:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800e0b2:	4413      	add	r3, r2
 800e0b4:	9305      	str	r3, [sp, #20]
 800e0b6:	f00a 0301 	and.w	r3, sl, #1
 800e0ba:	46b8      	mov	r8, r7
 800e0bc:	9304      	str	r3, [sp, #16]
 800e0be:	4607      	mov	r7, r0
 800e0c0:	4631      	mov	r1, r6
 800e0c2:	ee18 0a10 	vmov	r0, s16
 800e0c6:	f7ff fa77 	bl	800d5b8 <quorem>
 800e0ca:	4641      	mov	r1, r8
 800e0cc:	9002      	str	r0, [sp, #8]
 800e0ce:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e0d2:	ee18 0a10 	vmov	r0, s16
 800e0d6:	f000 ff51 	bl	800ef7c <__mcmp>
 800e0da:	463a      	mov	r2, r7
 800e0dc:	9003      	str	r0, [sp, #12]
 800e0de:	4631      	mov	r1, r6
 800e0e0:	4620      	mov	r0, r4
 800e0e2:	f000 ff67 	bl	800efb4 <__mdiff>
 800e0e6:	68c2      	ldr	r2, [r0, #12]
 800e0e8:	f109 3bff 	add.w	fp, r9, #4294967295
 800e0ec:	4605      	mov	r5, r0
 800e0ee:	bb02      	cbnz	r2, 800e132 <_dtoa_r+0xa62>
 800e0f0:	4601      	mov	r1, r0
 800e0f2:	ee18 0a10 	vmov	r0, s16
 800e0f6:	f000 ff41 	bl	800ef7c <__mcmp>
 800e0fa:	4602      	mov	r2, r0
 800e0fc:	4629      	mov	r1, r5
 800e0fe:	4620      	mov	r0, r4
 800e100:	9207      	str	r2, [sp, #28]
 800e102:	f000 fcaf 	bl	800ea64 <_Bfree>
 800e106:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800e10a:	ea43 0102 	orr.w	r1, r3, r2
 800e10e:	9b04      	ldr	r3, [sp, #16]
 800e110:	430b      	orrs	r3, r1
 800e112:	464d      	mov	r5, r9
 800e114:	d10f      	bne.n	800e136 <_dtoa_r+0xa66>
 800e116:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e11a:	d02a      	beq.n	800e172 <_dtoa_r+0xaa2>
 800e11c:	9b03      	ldr	r3, [sp, #12]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	dd02      	ble.n	800e128 <_dtoa_r+0xa58>
 800e122:	9b02      	ldr	r3, [sp, #8]
 800e124:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e128:	f88b a000 	strb.w	sl, [fp]
 800e12c:	e775      	b.n	800e01a <_dtoa_r+0x94a>
 800e12e:	4638      	mov	r0, r7
 800e130:	e7ba      	b.n	800e0a8 <_dtoa_r+0x9d8>
 800e132:	2201      	movs	r2, #1
 800e134:	e7e2      	b.n	800e0fc <_dtoa_r+0xa2c>
 800e136:	9b03      	ldr	r3, [sp, #12]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	db04      	blt.n	800e146 <_dtoa_r+0xa76>
 800e13c:	9906      	ldr	r1, [sp, #24]
 800e13e:	430b      	orrs	r3, r1
 800e140:	9904      	ldr	r1, [sp, #16]
 800e142:	430b      	orrs	r3, r1
 800e144:	d122      	bne.n	800e18c <_dtoa_r+0xabc>
 800e146:	2a00      	cmp	r2, #0
 800e148:	ddee      	ble.n	800e128 <_dtoa_r+0xa58>
 800e14a:	ee18 1a10 	vmov	r1, s16
 800e14e:	2201      	movs	r2, #1
 800e150:	4620      	mov	r0, r4
 800e152:	f000 fea3 	bl	800ee9c <__lshift>
 800e156:	4631      	mov	r1, r6
 800e158:	ee08 0a10 	vmov	s16, r0
 800e15c:	f000 ff0e 	bl	800ef7c <__mcmp>
 800e160:	2800      	cmp	r0, #0
 800e162:	dc03      	bgt.n	800e16c <_dtoa_r+0xa9c>
 800e164:	d1e0      	bne.n	800e128 <_dtoa_r+0xa58>
 800e166:	f01a 0f01 	tst.w	sl, #1
 800e16a:	d0dd      	beq.n	800e128 <_dtoa_r+0xa58>
 800e16c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e170:	d1d7      	bne.n	800e122 <_dtoa_r+0xa52>
 800e172:	2339      	movs	r3, #57	; 0x39
 800e174:	f88b 3000 	strb.w	r3, [fp]
 800e178:	462b      	mov	r3, r5
 800e17a:	461d      	mov	r5, r3
 800e17c:	3b01      	subs	r3, #1
 800e17e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e182:	2a39      	cmp	r2, #57	; 0x39
 800e184:	d071      	beq.n	800e26a <_dtoa_r+0xb9a>
 800e186:	3201      	adds	r2, #1
 800e188:	701a      	strb	r2, [r3, #0]
 800e18a:	e746      	b.n	800e01a <_dtoa_r+0x94a>
 800e18c:	2a00      	cmp	r2, #0
 800e18e:	dd07      	ble.n	800e1a0 <_dtoa_r+0xad0>
 800e190:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e194:	d0ed      	beq.n	800e172 <_dtoa_r+0xaa2>
 800e196:	f10a 0301 	add.w	r3, sl, #1
 800e19a:	f88b 3000 	strb.w	r3, [fp]
 800e19e:	e73c      	b.n	800e01a <_dtoa_r+0x94a>
 800e1a0:	9b05      	ldr	r3, [sp, #20]
 800e1a2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e1a6:	4599      	cmp	r9, r3
 800e1a8:	d047      	beq.n	800e23a <_dtoa_r+0xb6a>
 800e1aa:	ee18 1a10 	vmov	r1, s16
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	220a      	movs	r2, #10
 800e1b2:	4620      	mov	r0, r4
 800e1b4:	f000 fc78 	bl	800eaa8 <__multadd>
 800e1b8:	45b8      	cmp	r8, r7
 800e1ba:	ee08 0a10 	vmov	s16, r0
 800e1be:	f04f 0300 	mov.w	r3, #0
 800e1c2:	f04f 020a 	mov.w	r2, #10
 800e1c6:	4641      	mov	r1, r8
 800e1c8:	4620      	mov	r0, r4
 800e1ca:	d106      	bne.n	800e1da <_dtoa_r+0xb0a>
 800e1cc:	f000 fc6c 	bl	800eaa8 <__multadd>
 800e1d0:	4680      	mov	r8, r0
 800e1d2:	4607      	mov	r7, r0
 800e1d4:	f109 0901 	add.w	r9, r9, #1
 800e1d8:	e772      	b.n	800e0c0 <_dtoa_r+0x9f0>
 800e1da:	f000 fc65 	bl	800eaa8 <__multadd>
 800e1de:	4639      	mov	r1, r7
 800e1e0:	4680      	mov	r8, r0
 800e1e2:	2300      	movs	r3, #0
 800e1e4:	220a      	movs	r2, #10
 800e1e6:	4620      	mov	r0, r4
 800e1e8:	f000 fc5e 	bl	800eaa8 <__multadd>
 800e1ec:	4607      	mov	r7, r0
 800e1ee:	e7f1      	b.n	800e1d4 <_dtoa_r+0xb04>
 800e1f0:	9b03      	ldr	r3, [sp, #12]
 800e1f2:	9302      	str	r3, [sp, #8]
 800e1f4:	9d01      	ldr	r5, [sp, #4]
 800e1f6:	ee18 0a10 	vmov	r0, s16
 800e1fa:	4631      	mov	r1, r6
 800e1fc:	f7ff f9dc 	bl	800d5b8 <quorem>
 800e200:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e204:	9b01      	ldr	r3, [sp, #4]
 800e206:	f805 ab01 	strb.w	sl, [r5], #1
 800e20a:	1aea      	subs	r2, r5, r3
 800e20c:	9b02      	ldr	r3, [sp, #8]
 800e20e:	4293      	cmp	r3, r2
 800e210:	dd09      	ble.n	800e226 <_dtoa_r+0xb56>
 800e212:	ee18 1a10 	vmov	r1, s16
 800e216:	2300      	movs	r3, #0
 800e218:	220a      	movs	r2, #10
 800e21a:	4620      	mov	r0, r4
 800e21c:	f000 fc44 	bl	800eaa8 <__multadd>
 800e220:	ee08 0a10 	vmov	s16, r0
 800e224:	e7e7      	b.n	800e1f6 <_dtoa_r+0xb26>
 800e226:	9b02      	ldr	r3, [sp, #8]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	bfc8      	it	gt
 800e22c:	461d      	movgt	r5, r3
 800e22e:	9b01      	ldr	r3, [sp, #4]
 800e230:	bfd8      	it	le
 800e232:	2501      	movle	r5, #1
 800e234:	441d      	add	r5, r3
 800e236:	f04f 0800 	mov.w	r8, #0
 800e23a:	ee18 1a10 	vmov	r1, s16
 800e23e:	2201      	movs	r2, #1
 800e240:	4620      	mov	r0, r4
 800e242:	f000 fe2b 	bl	800ee9c <__lshift>
 800e246:	4631      	mov	r1, r6
 800e248:	ee08 0a10 	vmov	s16, r0
 800e24c:	f000 fe96 	bl	800ef7c <__mcmp>
 800e250:	2800      	cmp	r0, #0
 800e252:	dc91      	bgt.n	800e178 <_dtoa_r+0xaa8>
 800e254:	d102      	bne.n	800e25c <_dtoa_r+0xb8c>
 800e256:	f01a 0f01 	tst.w	sl, #1
 800e25a:	d18d      	bne.n	800e178 <_dtoa_r+0xaa8>
 800e25c:	462b      	mov	r3, r5
 800e25e:	461d      	mov	r5, r3
 800e260:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e264:	2a30      	cmp	r2, #48	; 0x30
 800e266:	d0fa      	beq.n	800e25e <_dtoa_r+0xb8e>
 800e268:	e6d7      	b.n	800e01a <_dtoa_r+0x94a>
 800e26a:	9a01      	ldr	r2, [sp, #4]
 800e26c:	429a      	cmp	r2, r3
 800e26e:	d184      	bne.n	800e17a <_dtoa_r+0xaaa>
 800e270:	9b00      	ldr	r3, [sp, #0]
 800e272:	3301      	adds	r3, #1
 800e274:	9300      	str	r3, [sp, #0]
 800e276:	2331      	movs	r3, #49	; 0x31
 800e278:	7013      	strb	r3, [r2, #0]
 800e27a:	e6ce      	b.n	800e01a <_dtoa_r+0x94a>
 800e27c:	4b09      	ldr	r3, [pc, #36]	; (800e2a4 <_dtoa_r+0xbd4>)
 800e27e:	f7ff ba95 	b.w	800d7ac <_dtoa_r+0xdc>
 800e282:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e284:	2b00      	cmp	r3, #0
 800e286:	f47f aa6e 	bne.w	800d766 <_dtoa_r+0x96>
 800e28a:	4b07      	ldr	r3, [pc, #28]	; (800e2a8 <_dtoa_r+0xbd8>)
 800e28c:	f7ff ba8e 	b.w	800d7ac <_dtoa_r+0xdc>
 800e290:	9b02      	ldr	r3, [sp, #8]
 800e292:	2b00      	cmp	r3, #0
 800e294:	dcae      	bgt.n	800e1f4 <_dtoa_r+0xb24>
 800e296:	9b06      	ldr	r3, [sp, #24]
 800e298:	2b02      	cmp	r3, #2
 800e29a:	f73f aea8 	bgt.w	800dfee <_dtoa_r+0x91e>
 800e29e:	e7a9      	b.n	800e1f4 <_dtoa_r+0xb24>
 800e2a0:	080236f8 	.word	0x080236f8
 800e2a4:	080234fc 	.word	0x080234fc
 800e2a8:	08023679 	.word	0x08023679

0800e2ac <rshift>:
 800e2ac:	6903      	ldr	r3, [r0, #16]
 800e2ae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e2b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e2b6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e2ba:	f100 0414 	add.w	r4, r0, #20
 800e2be:	dd45      	ble.n	800e34c <rshift+0xa0>
 800e2c0:	f011 011f 	ands.w	r1, r1, #31
 800e2c4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e2c8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e2cc:	d10c      	bne.n	800e2e8 <rshift+0x3c>
 800e2ce:	f100 0710 	add.w	r7, r0, #16
 800e2d2:	4629      	mov	r1, r5
 800e2d4:	42b1      	cmp	r1, r6
 800e2d6:	d334      	bcc.n	800e342 <rshift+0x96>
 800e2d8:	1a9b      	subs	r3, r3, r2
 800e2da:	009b      	lsls	r3, r3, #2
 800e2dc:	1eea      	subs	r2, r5, #3
 800e2de:	4296      	cmp	r6, r2
 800e2e0:	bf38      	it	cc
 800e2e2:	2300      	movcc	r3, #0
 800e2e4:	4423      	add	r3, r4
 800e2e6:	e015      	b.n	800e314 <rshift+0x68>
 800e2e8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e2ec:	f1c1 0820 	rsb	r8, r1, #32
 800e2f0:	40cf      	lsrs	r7, r1
 800e2f2:	f105 0e04 	add.w	lr, r5, #4
 800e2f6:	46a1      	mov	r9, r4
 800e2f8:	4576      	cmp	r6, lr
 800e2fa:	46f4      	mov	ip, lr
 800e2fc:	d815      	bhi.n	800e32a <rshift+0x7e>
 800e2fe:	1a9a      	subs	r2, r3, r2
 800e300:	0092      	lsls	r2, r2, #2
 800e302:	3a04      	subs	r2, #4
 800e304:	3501      	adds	r5, #1
 800e306:	42ae      	cmp	r6, r5
 800e308:	bf38      	it	cc
 800e30a:	2200      	movcc	r2, #0
 800e30c:	18a3      	adds	r3, r4, r2
 800e30e:	50a7      	str	r7, [r4, r2]
 800e310:	b107      	cbz	r7, 800e314 <rshift+0x68>
 800e312:	3304      	adds	r3, #4
 800e314:	1b1a      	subs	r2, r3, r4
 800e316:	42a3      	cmp	r3, r4
 800e318:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e31c:	bf08      	it	eq
 800e31e:	2300      	moveq	r3, #0
 800e320:	6102      	str	r2, [r0, #16]
 800e322:	bf08      	it	eq
 800e324:	6143      	streq	r3, [r0, #20]
 800e326:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e32a:	f8dc c000 	ldr.w	ip, [ip]
 800e32e:	fa0c fc08 	lsl.w	ip, ip, r8
 800e332:	ea4c 0707 	orr.w	r7, ip, r7
 800e336:	f849 7b04 	str.w	r7, [r9], #4
 800e33a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e33e:	40cf      	lsrs	r7, r1
 800e340:	e7da      	b.n	800e2f8 <rshift+0x4c>
 800e342:	f851 cb04 	ldr.w	ip, [r1], #4
 800e346:	f847 cf04 	str.w	ip, [r7, #4]!
 800e34a:	e7c3      	b.n	800e2d4 <rshift+0x28>
 800e34c:	4623      	mov	r3, r4
 800e34e:	e7e1      	b.n	800e314 <rshift+0x68>

0800e350 <__hexdig_fun>:
 800e350:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e354:	2b09      	cmp	r3, #9
 800e356:	d802      	bhi.n	800e35e <__hexdig_fun+0xe>
 800e358:	3820      	subs	r0, #32
 800e35a:	b2c0      	uxtb	r0, r0
 800e35c:	4770      	bx	lr
 800e35e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e362:	2b05      	cmp	r3, #5
 800e364:	d801      	bhi.n	800e36a <__hexdig_fun+0x1a>
 800e366:	3847      	subs	r0, #71	; 0x47
 800e368:	e7f7      	b.n	800e35a <__hexdig_fun+0xa>
 800e36a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e36e:	2b05      	cmp	r3, #5
 800e370:	d801      	bhi.n	800e376 <__hexdig_fun+0x26>
 800e372:	3827      	subs	r0, #39	; 0x27
 800e374:	e7f1      	b.n	800e35a <__hexdig_fun+0xa>
 800e376:	2000      	movs	r0, #0
 800e378:	4770      	bx	lr
	...

0800e37c <__gethex>:
 800e37c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e380:	ed2d 8b02 	vpush	{d8}
 800e384:	b089      	sub	sp, #36	; 0x24
 800e386:	ee08 0a10 	vmov	s16, r0
 800e38a:	9304      	str	r3, [sp, #16]
 800e38c:	4bb4      	ldr	r3, [pc, #720]	; (800e660 <__gethex+0x2e4>)
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	9301      	str	r3, [sp, #4]
 800e392:	4618      	mov	r0, r3
 800e394:	468b      	mov	fp, r1
 800e396:	4690      	mov	r8, r2
 800e398:	f7f1 ff1a 	bl	80001d0 <strlen>
 800e39c:	9b01      	ldr	r3, [sp, #4]
 800e39e:	f8db 2000 	ldr.w	r2, [fp]
 800e3a2:	4403      	add	r3, r0
 800e3a4:	4682      	mov	sl, r0
 800e3a6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e3aa:	9305      	str	r3, [sp, #20]
 800e3ac:	1c93      	adds	r3, r2, #2
 800e3ae:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e3b2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e3b6:	32fe      	adds	r2, #254	; 0xfe
 800e3b8:	18d1      	adds	r1, r2, r3
 800e3ba:	461f      	mov	r7, r3
 800e3bc:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e3c0:	9100      	str	r1, [sp, #0]
 800e3c2:	2830      	cmp	r0, #48	; 0x30
 800e3c4:	d0f8      	beq.n	800e3b8 <__gethex+0x3c>
 800e3c6:	f7ff ffc3 	bl	800e350 <__hexdig_fun>
 800e3ca:	4604      	mov	r4, r0
 800e3cc:	2800      	cmp	r0, #0
 800e3ce:	d13a      	bne.n	800e446 <__gethex+0xca>
 800e3d0:	9901      	ldr	r1, [sp, #4]
 800e3d2:	4652      	mov	r2, sl
 800e3d4:	4638      	mov	r0, r7
 800e3d6:	f001 fa33 	bl	800f840 <strncmp>
 800e3da:	4605      	mov	r5, r0
 800e3dc:	2800      	cmp	r0, #0
 800e3de:	d168      	bne.n	800e4b2 <__gethex+0x136>
 800e3e0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e3e4:	eb07 060a 	add.w	r6, r7, sl
 800e3e8:	f7ff ffb2 	bl	800e350 <__hexdig_fun>
 800e3ec:	2800      	cmp	r0, #0
 800e3ee:	d062      	beq.n	800e4b6 <__gethex+0x13a>
 800e3f0:	4633      	mov	r3, r6
 800e3f2:	7818      	ldrb	r0, [r3, #0]
 800e3f4:	2830      	cmp	r0, #48	; 0x30
 800e3f6:	461f      	mov	r7, r3
 800e3f8:	f103 0301 	add.w	r3, r3, #1
 800e3fc:	d0f9      	beq.n	800e3f2 <__gethex+0x76>
 800e3fe:	f7ff ffa7 	bl	800e350 <__hexdig_fun>
 800e402:	2301      	movs	r3, #1
 800e404:	fab0 f480 	clz	r4, r0
 800e408:	0964      	lsrs	r4, r4, #5
 800e40a:	4635      	mov	r5, r6
 800e40c:	9300      	str	r3, [sp, #0]
 800e40e:	463a      	mov	r2, r7
 800e410:	4616      	mov	r6, r2
 800e412:	3201      	adds	r2, #1
 800e414:	7830      	ldrb	r0, [r6, #0]
 800e416:	f7ff ff9b 	bl	800e350 <__hexdig_fun>
 800e41a:	2800      	cmp	r0, #0
 800e41c:	d1f8      	bne.n	800e410 <__gethex+0x94>
 800e41e:	9901      	ldr	r1, [sp, #4]
 800e420:	4652      	mov	r2, sl
 800e422:	4630      	mov	r0, r6
 800e424:	f001 fa0c 	bl	800f840 <strncmp>
 800e428:	b980      	cbnz	r0, 800e44c <__gethex+0xd0>
 800e42a:	b94d      	cbnz	r5, 800e440 <__gethex+0xc4>
 800e42c:	eb06 050a 	add.w	r5, r6, sl
 800e430:	462a      	mov	r2, r5
 800e432:	4616      	mov	r6, r2
 800e434:	3201      	adds	r2, #1
 800e436:	7830      	ldrb	r0, [r6, #0]
 800e438:	f7ff ff8a 	bl	800e350 <__hexdig_fun>
 800e43c:	2800      	cmp	r0, #0
 800e43e:	d1f8      	bne.n	800e432 <__gethex+0xb6>
 800e440:	1bad      	subs	r5, r5, r6
 800e442:	00ad      	lsls	r5, r5, #2
 800e444:	e004      	b.n	800e450 <__gethex+0xd4>
 800e446:	2400      	movs	r4, #0
 800e448:	4625      	mov	r5, r4
 800e44a:	e7e0      	b.n	800e40e <__gethex+0x92>
 800e44c:	2d00      	cmp	r5, #0
 800e44e:	d1f7      	bne.n	800e440 <__gethex+0xc4>
 800e450:	7833      	ldrb	r3, [r6, #0]
 800e452:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e456:	2b50      	cmp	r3, #80	; 0x50
 800e458:	d13b      	bne.n	800e4d2 <__gethex+0x156>
 800e45a:	7873      	ldrb	r3, [r6, #1]
 800e45c:	2b2b      	cmp	r3, #43	; 0x2b
 800e45e:	d02c      	beq.n	800e4ba <__gethex+0x13e>
 800e460:	2b2d      	cmp	r3, #45	; 0x2d
 800e462:	d02e      	beq.n	800e4c2 <__gethex+0x146>
 800e464:	1c71      	adds	r1, r6, #1
 800e466:	f04f 0900 	mov.w	r9, #0
 800e46a:	7808      	ldrb	r0, [r1, #0]
 800e46c:	f7ff ff70 	bl	800e350 <__hexdig_fun>
 800e470:	1e43      	subs	r3, r0, #1
 800e472:	b2db      	uxtb	r3, r3
 800e474:	2b18      	cmp	r3, #24
 800e476:	d82c      	bhi.n	800e4d2 <__gethex+0x156>
 800e478:	f1a0 0210 	sub.w	r2, r0, #16
 800e47c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e480:	f7ff ff66 	bl	800e350 <__hexdig_fun>
 800e484:	1e43      	subs	r3, r0, #1
 800e486:	b2db      	uxtb	r3, r3
 800e488:	2b18      	cmp	r3, #24
 800e48a:	d91d      	bls.n	800e4c8 <__gethex+0x14c>
 800e48c:	f1b9 0f00 	cmp.w	r9, #0
 800e490:	d000      	beq.n	800e494 <__gethex+0x118>
 800e492:	4252      	negs	r2, r2
 800e494:	4415      	add	r5, r2
 800e496:	f8cb 1000 	str.w	r1, [fp]
 800e49a:	b1e4      	cbz	r4, 800e4d6 <__gethex+0x15a>
 800e49c:	9b00      	ldr	r3, [sp, #0]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	bf14      	ite	ne
 800e4a2:	2700      	movne	r7, #0
 800e4a4:	2706      	moveq	r7, #6
 800e4a6:	4638      	mov	r0, r7
 800e4a8:	b009      	add	sp, #36	; 0x24
 800e4aa:	ecbd 8b02 	vpop	{d8}
 800e4ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4b2:	463e      	mov	r6, r7
 800e4b4:	4625      	mov	r5, r4
 800e4b6:	2401      	movs	r4, #1
 800e4b8:	e7ca      	b.n	800e450 <__gethex+0xd4>
 800e4ba:	f04f 0900 	mov.w	r9, #0
 800e4be:	1cb1      	adds	r1, r6, #2
 800e4c0:	e7d3      	b.n	800e46a <__gethex+0xee>
 800e4c2:	f04f 0901 	mov.w	r9, #1
 800e4c6:	e7fa      	b.n	800e4be <__gethex+0x142>
 800e4c8:	230a      	movs	r3, #10
 800e4ca:	fb03 0202 	mla	r2, r3, r2, r0
 800e4ce:	3a10      	subs	r2, #16
 800e4d0:	e7d4      	b.n	800e47c <__gethex+0x100>
 800e4d2:	4631      	mov	r1, r6
 800e4d4:	e7df      	b.n	800e496 <__gethex+0x11a>
 800e4d6:	1bf3      	subs	r3, r6, r7
 800e4d8:	3b01      	subs	r3, #1
 800e4da:	4621      	mov	r1, r4
 800e4dc:	2b07      	cmp	r3, #7
 800e4de:	dc0b      	bgt.n	800e4f8 <__gethex+0x17c>
 800e4e0:	ee18 0a10 	vmov	r0, s16
 800e4e4:	f000 fa7e 	bl	800e9e4 <_Balloc>
 800e4e8:	4604      	mov	r4, r0
 800e4ea:	b940      	cbnz	r0, 800e4fe <__gethex+0x182>
 800e4ec:	4b5d      	ldr	r3, [pc, #372]	; (800e664 <__gethex+0x2e8>)
 800e4ee:	4602      	mov	r2, r0
 800e4f0:	21de      	movs	r1, #222	; 0xde
 800e4f2:	485d      	ldr	r0, [pc, #372]	; (800e668 <__gethex+0x2ec>)
 800e4f4:	f001 f9c6 	bl	800f884 <__assert_func>
 800e4f8:	3101      	adds	r1, #1
 800e4fa:	105b      	asrs	r3, r3, #1
 800e4fc:	e7ee      	b.n	800e4dc <__gethex+0x160>
 800e4fe:	f100 0914 	add.w	r9, r0, #20
 800e502:	f04f 0b00 	mov.w	fp, #0
 800e506:	f1ca 0301 	rsb	r3, sl, #1
 800e50a:	f8cd 9008 	str.w	r9, [sp, #8]
 800e50e:	f8cd b000 	str.w	fp, [sp]
 800e512:	9306      	str	r3, [sp, #24]
 800e514:	42b7      	cmp	r7, r6
 800e516:	d340      	bcc.n	800e59a <__gethex+0x21e>
 800e518:	9802      	ldr	r0, [sp, #8]
 800e51a:	9b00      	ldr	r3, [sp, #0]
 800e51c:	f840 3b04 	str.w	r3, [r0], #4
 800e520:	eba0 0009 	sub.w	r0, r0, r9
 800e524:	1080      	asrs	r0, r0, #2
 800e526:	0146      	lsls	r6, r0, #5
 800e528:	6120      	str	r0, [r4, #16]
 800e52a:	4618      	mov	r0, r3
 800e52c:	f000 fb4c 	bl	800ebc8 <__hi0bits>
 800e530:	1a30      	subs	r0, r6, r0
 800e532:	f8d8 6000 	ldr.w	r6, [r8]
 800e536:	42b0      	cmp	r0, r6
 800e538:	dd63      	ble.n	800e602 <__gethex+0x286>
 800e53a:	1b87      	subs	r7, r0, r6
 800e53c:	4639      	mov	r1, r7
 800e53e:	4620      	mov	r0, r4
 800e540:	f000 fef0 	bl	800f324 <__any_on>
 800e544:	4682      	mov	sl, r0
 800e546:	b1a8      	cbz	r0, 800e574 <__gethex+0x1f8>
 800e548:	1e7b      	subs	r3, r7, #1
 800e54a:	1159      	asrs	r1, r3, #5
 800e54c:	f003 021f 	and.w	r2, r3, #31
 800e550:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e554:	f04f 0a01 	mov.w	sl, #1
 800e558:	fa0a f202 	lsl.w	r2, sl, r2
 800e55c:	420a      	tst	r2, r1
 800e55e:	d009      	beq.n	800e574 <__gethex+0x1f8>
 800e560:	4553      	cmp	r3, sl
 800e562:	dd05      	ble.n	800e570 <__gethex+0x1f4>
 800e564:	1eb9      	subs	r1, r7, #2
 800e566:	4620      	mov	r0, r4
 800e568:	f000 fedc 	bl	800f324 <__any_on>
 800e56c:	2800      	cmp	r0, #0
 800e56e:	d145      	bne.n	800e5fc <__gethex+0x280>
 800e570:	f04f 0a02 	mov.w	sl, #2
 800e574:	4639      	mov	r1, r7
 800e576:	4620      	mov	r0, r4
 800e578:	f7ff fe98 	bl	800e2ac <rshift>
 800e57c:	443d      	add	r5, r7
 800e57e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e582:	42ab      	cmp	r3, r5
 800e584:	da4c      	bge.n	800e620 <__gethex+0x2a4>
 800e586:	ee18 0a10 	vmov	r0, s16
 800e58a:	4621      	mov	r1, r4
 800e58c:	f000 fa6a 	bl	800ea64 <_Bfree>
 800e590:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e592:	2300      	movs	r3, #0
 800e594:	6013      	str	r3, [r2, #0]
 800e596:	27a3      	movs	r7, #163	; 0xa3
 800e598:	e785      	b.n	800e4a6 <__gethex+0x12a>
 800e59a:	1e73      	subs	r3, r6, #1
 800e59c:	9a05      	ldr	r2, [sp, #20]
 800e59e:	9303      	str	r3, [sp, #12]
 800e5a0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e5a4:	4293      	cmp	r3, r2
 800e5a6:	d019      	beq.n	800e5dc <__gethex+0x260>
 800e5a8:	f1bb 0f20 	cmp.w	fp, #32
 800e5ac:	d107      	bne.n	800e5be <__gethex+0x242>
 800e5ae:	9b02      	ldr	r3, [sp, #8]
 800e5b0:	9a00      	ldr	r2, [sp, #0]
 800e5b2:	f843 2b04 	str.w	r2, [r3], #4
 800e5b6:	9302      	str	r3, [sp, #8]
 800e5b8:	2300      	movs	r3, #0
 800e5ba:	9300      	str	r3, [sp, #0]
 800e5bc:	469b      	mov	fp, r3
 800e5be:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e5c2:	f7ff fec5 	bl	800e350 <__hexdig_fun>
 800e5c6:	9b00      	ldr	r3, [sp, #0]
 800e5c8:	f000 000f 	and.w	r0, r0, #15
 800e5cc:	fa00 f00b 	lsl.w	r0, r0, fp
 800e5d0:	4303      	orrs	r3, r0
 800e5d2:	9300      	str	r3, [sp, #0]
 800e5d4:	f10b 0b04 	add.w	fp, fp, #4
 800e5d8:	9b03      	ldr	r3, [sp, #12]
 800e5da:	e00d      	b.n	800e5f8 <__gethex+0x27c>
 800e5dc:	9b03      	ldr	r3, [sp, #12]
 800e5de:	9a06      	ldr	r2, [sp, #24]
 800e5e0:	4413      	add	r3, r2
 800e5e2:	42bb      	cmp	r3, r7
 800e5e4:	d3e0      	bcc.n	800e5a8 <__gethex+0x22c>
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	9901      	ldr	r1, [sp, #4]
 800e5ea:	9307      	str	r3, [sp, #28]
 800e5ec:	4652      	mov	r2, sl
 800e5ee:	f001 f927 	bl	800f840 <strncmp>
 800e5f2:	9b07      	ldr	r3, [sp, #28]
 800e5f4:	2800      	cmp	r0, #0
 800e5f6:	d1d7      	bne.n	800e5a8 <__gethex+0x22c>
 800e5f8:	461e      	mov	r6, r3
 800e5fa:	e78b      	b.n	800e514 <__gethex+0x198>
 800e5fc:	f04f 0a03 	mov.w	sl, #3
 800e600:	e7b8      	b.n	800e574 <__gethex+0x1f8>
 800e602:	da0a      	bge.n	800e61a <__gethex+0x29e>
 800e604:	1a37      	subs	r7, r6, r0
 800e606:	4621      	mov	r1, r4
 800e608:	ee18 0a10 	vmov	r0, s16
 800e60c:	463a      	mov	r2, r7
 800e60e:	f000 fc45 	bl	800ee9c <__lshift>
 800e612:	1bed      	subs	r5, r5, r7
 800e614:	4604      	mov	r4, r0
 800e616:	f100 0914 	add.w	r9, r0, #20
 800e61a:	f04f 0a00 	mov.w	sl, #0
 800e61e:	e7ae      	b.n	800e57e <__gethex+0x202>
 800e620:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e624:	42a8      	cmp	r0, r5
 800e626:	dd72      	ble.n	800e70e <__gethex+0x392>
 800e628:	1b45      	subs	r5, r0, r5
 800e62a:	42ae      	cmp	r6, r5
 800e62c:	dc36      	bgt.n	800e69c <__gethex+0x320>
 800e62e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e632:	2b02      	cmp	r3, #2
 800e634:	d02a      	beq.n	800e68c <__gethex+0x310>
 800e636:	2b03      	cmp	r3, #3
 800e638:	d02c      	beq.n	800e694 <__gethex+0x318>
 800e63a:	2b01      	cmp	r3, #1
 800e63c:	d11c      	bne.n	800e678 <__gethex+0x2fc>
 800e63e:	42ae      	cmp	r6, r5
 800e640:	d11a      	bne.n	800e678 <__gethex+0x2fc>
 800e642:	2e01      	cmp	r6, #1
 800e644:	d112      	bne.n	800e66c <__gethex+0x2f0>
 800e646:	9a04      	ldr	r2, [sp, #16]
 800e648:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e64c:	6013      	str	r3, [r2, #0]
 800e64e:	2301      	movs	r3, #1
 800e650:	6123      	str	r3, [r4, #16]
 800e652:	f8c9 3000 	str.w	r3, [r9]
 800e656:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e658:	2762      	movs	r7, #98	; 0x62
 800e65a:	601c      	str	r4, [r3, #0]
 800e65c:	e723      	b.n	800e4a6 <__gethex+0x12a>
 800e65e:	bf00      	nop
 800e660:	08023770 	.word	0x08023770
 800e664:	080236f8 	.word	0x080236f8
 800e668:	08023709 	.word	0x08023709
 800e66c:	1e71      	subs	r1, r6, #1
 800e66e:	4620      	mov	r0, r4
 800e670:	f000 fe58 	bl	800f324 <__any_on>
 800e674:	2800      	cmp	r0, #0
 800e676:	d1e6      	bne.n	800e646 <__gethex+0x2ca>
 800e678:	ee18 0a10 	vmov	r0, s16
 800e67c:	4621      	mov	r1, r4
 800e67e:	f000 f9f1 	bl	800ea64 <_Bfree>
 800e682:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e684:	2300      	movs	r3, #0
 800e686:	6013      	str	r3, [r2, #0]
 800e688:	2750      	movs	r7, #80	; 0x50
 800e68a:	e70c      	b.n	800e4a6 <__gethex+0x12a>
 800e68c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d1f2      	bne.n	800e678 <__gethex+0x2fc>
 800e692:	e7d8      	b.n	800e646 <__gethex+0x2ca>
 800e694:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e696:	2b00      	cmp	r3, #0
 800e698:	d1d5      	bne.n	800e646 <__gethex+0x2ca>
 800e69a:	e7ed      	b.n	800e678 <__gethex+0x2fc>
 800e69c:	1e6f      	subs	r7, r5, #1
 800e69e:	f1ba 0f00 	cmp.w	sl, #0
 800e6a2:	d131      	bne.n	800e708 <__gethex+0x38c>
 800e6a4:	b127      	cbz	r7, 800e6b0 <__gethex+0x334>
 800e6a6:	4639      	mov	r1, r7
 800e6a8:	4620      	mov	r0, r4
 800e6aa:	f000 fe3b 	bl	800f324 <__any_on>
 800e6ae:	4682      	mov	sl, r0
 800e6b0:	117b      	asrs	r3, r7, #5
 800e6b2:	2101      	movs	r1, #1
 800e6b4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e6b8:	f007 071f 	and.w	r7, r7, #31
 800e6bc:	fa01 f707 	lsl.w	r7, r1, r7
 800e6c0:	421f      	tst	r7, r3
 800e6c2:	4629      	mov	r1, r5
 800e6c4:	4620      	mov	r0, r4
 800e6c6:	bf18      	it	ne
 800e6c8:	f04a 0a02 	orrne.w	sl, sl, #2
 800e6cc:	1b76      	subs	r6, r6, r5
 800e6ce:	f7ff fded 	bl	800e2ac <rshift>
 800e6d2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e6d6:	2702      	movs	r7, #2
 800e6d8:	f1ba 0f00 	cmp.w	sl, #0
 800e6dc:	d048      	beq.n	800e770 <__gethex+0x3f4>
 800e6de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e6e2:	2b02      	cmp	r3, #2
 800e6e4:	d015      	beq.n	800e712 <__gethex+0x396>
 800e6e6:	2b03      	cmp	r3, #3
 800e6e8:	d017      	beq.n	800e71a <__gethex+0x39e>
 800e6ea:	2b01      	cmp	r3, #1
 800e6ec:	d109      	bne.n	800e702 <__gethex+0x386>
 800e6ee:	f01a 0f02 	tst.w	sl, #2
 800e6f2:	d006      	beq.n	800e702 <__gethex+0x386>
 800e6f4:	f8d9 0000 	ldr.w	r0, [r9]
 800e6f8:	ea4a 0a00 	orr.w	sl, sl, r0
 800e6fc:	f01a 0f01 	tst.w	sl, #1
 800e700:	d10e      	bne.n	800e720 <__gethex+0x3a4>
 800e702:	f047 0710 	orr.w	r7, r7, #16
 800e706:	e033      	b.n	800e770 <__gethex+0x3f4>
 800e708:	f04f 0a01 	mov.w	sl, #1
 800e70c:	e7d0      	b.n	800e6b0 <__gethex+0x334>
 800e70e:	2701      	movs	r7, #1
 800e710:	e7e2      	b.n	800e6d8 <__gethex+0x35c>
 800e712:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e714:	f1c3 0301 	rsb	r3, r3, #1
 800e718:	9315      	str	r3, [sp, #84]	; 0x54
 800e71a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d0f0      	beq.n	800e702 <__gethex+0x386>
 800e720:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e724:	f104 0314 	add.w	r3, r4, #20
 800e728:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e72c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e730:	f04f 0c00 	mov.w	ip, #0
 800e734:	4618      	mov	r0, r3
 800e736:	f853 2b04 	ldr.w	r2, [r3], #4
 800e73a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e73e:	d01c      	beq.n	800e77a <__gethex+0x3fe>
 800e740:	3201      	adds	r2, #1
 800e742:	6002      	str	r2, [r0, #0]
 800e744:	2f02      	cmp	r7, #2
 800e746:	f104 0314 	add.w	r3, r4, #20
 800e74a:	d13f      	bne.n	800e7cc <__gethex+0x450>
 800e74c:	f8d8 2000 	ldr.w	r2, [r8]
 800e750:	3a01      	subs	r2, #1
 800e752:	42b2      	cmp	r2, r6
 800e754:	d10a      	bne.n	800e76c <__gethex+0x3f0>
 800e756:	1171      	asrs	r1, r6, #5
 800e758:	2201      	movs	r2, #1
 800e75a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e75e:	f006 061f 	and.w	r6, r6, #31
 800e762:	fa02 f606 	lsl.w	r6, r2, r6
 800e766:	421e      	tst	r6, r3
 800e768:	bf18      	it	ne
 800e76a:	4617      	movne	r7, r2
 800e76c:	f047 0720 	orr.w	r7, r7, #32
 800e770:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e772:	601c      	str	r4, [r3, #0]
 800e774:	9b04      	ldr	r3, [sp, #16]
 800e776:	601d      	str	r5, [r3, #0]
 800e778:	e695      	b.n	800e4a6 <__gethex+0x12a>
 800e77a:	4299      	cmp	r1, r3
 800e77c:	f843 cc04 	str.w	ip, [r3, #-4]
 800e780:	d8d8      	bhi.n	800e734 <__gethex+0x3b8>
 800e782:	68a3      	ldr	r3, [r4, #8]
 800e784:	459b      	cmp	fp, r3
 800e786:	db19      	blt.n	800e7bc <__gethex+0x440>
 800e788:	6861      	ldr	r1, [r4, #4]
 800e78a:	ee18 0a10 	vmov	r0, s16
 800e78e:	3101      	adds	r1, #1
 800e790:	f000 f928 	bl	800e9e4 <_Balloc>
 800e794:	4681      	mov	r9, r0
 800e796:	b918      	cbnz	r0, 800e7a0 <__gethex+0x424>
 800e798:	4b1a      	ldr	r3, [pc, #104]	; (800e804 <__gethex+0x488>)
 800e79a:	4602      	mov	r2, r0
 800e79c:	2184      	movs	r1, #132	; 0x84
 800e79e:	e6a8      	b.n	800e4f2 <__gethex+0x176>
 800e7a0:	6922      	ldr	r2, [r4, #16]
 800e7a2:	3202      	adds	r2, #2
 800e7a4:	f104 010c 	add.w	r1, r4, #12
 800e7a8:	0092      	lsls	r2, r2, #2
 800e7aa:	300c      	adds	r0, #12
 800e7ac:	f000 f90c 	bl	800e9c8 <memcpy>
 800e7b0:	4621      	mov	r1, r4
 800e7b2:	ee18 0a10 	vmov	r0, s16
 800e7b6:	f000 f955 	bl	800ea64 <_Bfree>
 800e7ba:	464c      	mov	r4, r9
 800e7bc:	6923      	ldr	r3, [r4, #16]
 800e7be:	1c5a      	adds	r2, r3, #1
 800e7c0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e7c4:	6122      	str	r2, [r4, #16]
 800e7c6:	2201      	movs	r2, #1
 800e7c8:	615a      	str	r2, [r3, #20]
 800e7ca:	e7bb      	b.n	800e744 <__gethex+0x3c8>
 800e7cc:	6922      	ldr	r2, [r4, #16]
 800e7ce:	455a      	cmp	r2, fp
 800e7d0:	dd0b      	ble.n	800e7ea <__gethex+0x46e>
 800e7d2:	2101      	movs	r1, #1
 800e7d4:	4620      	mov	r0, r4
 800e7d6:	f7ff fd69 	bl	800e2ac <rshift>
 800e7da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e7de:	3501      	adds	r5, #1
 800e7e0:	42ab      	cmp	r3, r5
 800e7e2:	f6ff aed0 	blt.w	800e586 <__gethex+0x20a>
 800e7e6:	2701      	movs	r7, #1
 800e7e8:	e7c0      	b.n	800e76c <__gethex+0x3f0>
 800e7ea:	f016 061f 	ands.w	r6, r6, #31
 800e7ee:	d0fa      	beq.n	800e7e6 <__gethex+0x46a>
 800e7f0:	4453      	add	r3, sl
 800e7f2:	f1c6 0620 	rsb	r6, r6, #32
 800e7f6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e7fa:	f000 f9e5 	bl	800ebc8 <__hi0bits>
 800e7fe:	42b0      	cmp	r0, r6
 800e800:	dbe7      	blt.n	800e7d2 <__gethex+0x456>
 800e802:	e7f0      	b.n	800e7e6 <__gethex+0x46a>
 800e804:	080236f8 	.word	0x080236f8

0800e808 <L_shift>:
 800e808:	f1c2 0208 	rsb	r2, r2, #8
 800e80c:	0092      	lsls	r2, r2, #2
 800e80e:	b570      	push	{r4, r5, r6, lr}
 800e810:	f1c2 0620 	rsb	r6, r2, #32
 800e814:	6843      	ldr	r3, [r0, #4]
 800e816:	6804      	ldr	r4, [r0, #0]
 800e818:	fa03 f506 	lsl.w	r5, r3, r6
 800e81c:	432c      	orrs	r4, r5
 800e81e:	40d3      	lsrs	r3, r2
 800e820:	6004      	str	r4, [r0, #0]
 800e822:	f840 3f04 	str.w	r3, [r0, #4]!
 800e826:	4288      	cmp	r0, r1
 800e828:	d3f4      	bcc.n	800e814 <L_shift+0xc>
 800e82a:	bd70      	pop	{r4, r5, r6, pc}

0800e82c <__match>:
 800e82c:	b530      	push	{r4, r5, lr}
 800e82e:	6803      	ldr	r3, [r0, #0]
 800e830:	3301      	adds	r3, #1
 800e832:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e836:	b914      	cbnz	r4, 800e83e <__match+0x12>
 800e838:	6003      	str	r3, [r0, #0]
 800e83a:	2001      	movs	r0, #1
 800e83c:	bd30      	pop	{r4, r5, pc}
 800e83e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e842:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e846:	2d19      	cmp	r5, #25
 800e848:	bf98      	it	ls
 800e84a:	3220      	addls	r2, #32
 800e84c:	42a2      	cmp	r2, r4
 800e84e:	d0f0      	beq.n	800e832 <__match+0x6>
 800e850:	2000      	movs	r0, #0
 800e852:	e7f3      	b.n	800e83c <__match+0x10>

0800e854 <__hexnan>:
 800e854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e858:	680b      	ldr	r3, [r1, #0]
 800e85a:	115e      	asrs	r6, r3, #5
 800e85c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e860:	f013 031f 	ands.w	r3, r3, #31
 800e864:	b087      	sub	sp, #28
 800e866:	bf18      	it	ne
 800e868:	3604      	addne	r6, #4
 800e86a:	2500      	movs	r5, #0
 800e86c:	1f37      	subs	r7, r6, #4
 800e86e:	4690      	mov	r8, r2
 800e870:	6802      	ldr	r2, [r0, #0]
 800e872:	9301      	str	r3, [sp, #4]
 800e874:	4682      	mov	sl, r0
 800e876:	f846 5c04 	str.w	r5, [r6, #-4]
 800e87a:	46b9      	mov	r9, r7
 800e87c:	463c      	mov	r4, r7
 800e87e:	9502      	str	r5, [sp, #8]
 800e880:	46ab      	mov	fp, r5
 800e882:	7851      	ldrb	r1, [r2, #1]
 800e884:	1c53      	adds	r3, r2, #1
 800e886:	9303      	str	r3, [sp, #12]
 800e888:	b341      	cbz	r1, 800e8dc <__hexnan+0x88>
 800e88a:	4608      	mov	r0, r1
 800e88c:	9205      	str	r2, [sp, #20]
 800e88e:	9104      	str	r1, [sp, #16]
 800e890:	f7ff fd5e 	bl	800e350 <__hexdig_fun>
 800e894:	2800      	cmp	r0, #0
 800e896:	d14f      	bne.n	800e938 <__hexnan+0xe4>
 800e898:	9904      	ldr	r1, [sp, #16]
 800e89a:	9a05      	ldr	r2, [sp, #20]
 800e89c:	2920      	cmp	r1, #32
 800e89e:	d818      	bhi.n	800e8d2 <__hexnan+0x7e>
 800e8a0:	9b02      	ldr	r3, [sp, #8]
 800e8a2:	459b      	cmp	fp, r3
 800e8a4:	dd13      	ble.n	800e8ce <__hexnan+0x7a>
 800e8a6:	454c      	cmp	r4, r9
 800e8a8:	d206      	bcs.n	800e8b8 <__hexnan+0x64>
 800e8aa:	2d07      	cmp	r5, #7
 800e8ac:	dc04      	bgt.n	800e8b8 <__hexnan+0x64>
 800e8ae:	462a      	mov	r2, r5
 800e8b0:	4649      	mov	r1, r9
 800e8b2:	4620      	mov	r0, r4
 800e8b4:	f7ff ffa8 	bl	800e808 <L_shift>
 800e8b8:	4544      	cmp	r4, r8
 800e8ba:	d950      	bls.n	800e95e <__hexnan+0x10a>
 800e8bc:	2300      	movs	r3, #0
 800e8be:	f1a4 0904 	sub.w	r9, r4, #4
 800e8c2:	f844 3c04 	str.w	r3, [r4, #-4]
 800e8c6:	f8cd b008 	str.w	fp, [sp, #8]
 800e8ca:	464c      	mov	r4, r9
 800e8cc:	461d      	mov	r5, r3
 800e8ce:	9a03      	ldr	r2, [sp, #12]
 800e8d0:	e7d7      	b.n	800e882 <__hexnan+0x2e>
 800e8d2:	2929      	cmp	r1, #41	; 0x29
 800e8d4:	d156      	bne.n	800e984 <__hexnan+0x130>
 800e8d6:	3202      	adds	r2, #2
 800e8d8:	f8ca 2000 	str.w	r2, [sl]
 800e8dc:	f1bb 0f00 	cmp.w	fp, #0
 800e8e0:	d050      	beq.n	800e984 <__hexnan+0x130>
 800e8e2:	454c      	cmp	r4, r9
 800e8e4:	d206      	bcs.n	800e8f4 <__hexnan+0xa0>
 800e8e6:	2d07      	cmp	r5, #7
 800e8e8:	dc04      	bgt.n	800e8f4 <__hexnan+0xa0>
 800e8ea:	462a      	mov	r2, r5
 800e8ec:	4649      	mov	r1, r9
 800e8ee:	4620      	mov	r0, r4
 800e8f0:	f7ff ff8a 	bl	800e808 <L_shift>
 800e8f4:	4544      	cmp	r4, r8
 800e8f6:	d934      	bls.n	800e962 <__hexnan+0x10e>
 800e8f8:	f1a8 0204 	sub.w	r2, r8, #4
 800e8fc:	4623      	mov	r3, r4
 800e8fe:	f853 1b04 	ldr.w	r1, [r3], #4
 800e902:	f842 1f04 	str.w	r1, [r2, #4]!
 800e906:	429f      	cmp	r7, r3
 800e908:	d2f9      	bcs.n	800e8fe <__hexnan+0xaa>
 800e90a:	1b3b      	subs	r3, r7, r4
 800e90c:	f023 0303 	bic.w	r3, r3, #3
 800e910:	3304      	adds	r3, #4
 800e912:	3401      	adds	r4, #1
 800e914:	3e03      	subs	r6, #3
 800e916:	42b4      	cmp	r4, r6
 800e918:	bf88      	it	hi
 800e91a:	2304      	movhi	r3, #4
 800e91c:	4443      	add	r3, r8
 800e91e:	2200      	movs	r2, #0
 800e920:	f843 2b04 	str.w	r2, [r3], #4
 800e924:	429f      	cmp	r7, r3
 800e926:	d2fb      	bcs.n	800e920 <__hexnan+0xcc>
 800e928:	683b      	ldr	r3, [r7, #0]
 800e92a:	b91b      	cbnz	r3, 800e934 <__hexnan+0xe0>
 800e92c:	4547      	cmp	r7, r8
 800e92e:	d127      	bne.n	800e980 <__hexnan+0x12c>
 800e930:	2301      	movs	r3, #1
 800e932:	603b      	str	r3, [r7, #0]
 800e934:	2005      	movs	r0, #5
 800e936:	e026      	b.n	800e986 <__hexnan+0x132>
 800e938:	3501      	adds	r5, #1
 800e93a:	2d08      	cmp	r5, #8
 800e93c:	f10b 0b01 	add.w	fp, fp, #1
 800e940:	dd06      	ble.n	800e950 <__hexnan+0xfc>
 800e942:	4544      	cmp	r4, r8
 800e944:	d9c3      	bls.n	800e8ce <__hexnan+0x7a>
 800e946:	2300      	movs	r3, #0
 800e948:	f844 3c04 	str.w	r3, [r4, #-4]
 800e94c:	2501      	movs	r5, #1
 800e94e:	3c04      	subs	r4, #4
 800e950:	6822      	ldr	r2, [r4, #0]
 800e952:	f000 000f 	and.w	r0, r0, #15
 800e956:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e95a:	6022      	str	r2, [r4, #0]
 800e95c:	e7b7      	b.n	800e8ce <__hexnan+0x7a>
 800e95e:	2508      	movs	r5, #8
 800e960:	e7b5      	b.n	800e8ce <__hexnan+0x7a>
 800e962:	9b01      	ldr	r3, [sp, #4]
 800e964:	2b00      	cmp	r3, #0
 800e966:	d0df      	beq.n	800e928 <__hexnan+0xd4>
 800e968:	f04f 32ff 	mov.w	r2, #4294967295
 800e96c:	f1c3 0320 	rsb	r3, r3, #32
 800e970:	fa22 f303 	lsr.w	r3, r2, r3
 800e974:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e978:	401a      	ands	r2, r3
 800e97a:	f846 2c04 	str.w	r2, [r6, #-4]
 800e97e:	e7d3      	b.n	800e928 <__hexnan+0xd4>
 800e980:	3f04      	subs	r7, #4
 800e982:	e7d1      	b.n	800e928 <__hexnan+0xd4>
 800e984:	2004      	movs	r0, #4
 800e986:	b007      	add	sp, #28
 800e988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e98c <_localeconv_r>:
 800e98c:	4800      	ldr	r0, [pc, #0]	; (800e990 <_localeconv_r+0x4>)
 800e98e:	4770      	bx	lr
 800e990:	20000164 	.word	0x20000164

0800e994 <malloc>:
 800e994:	4b02      	ldr	r3, [pc, #8]	; (800e9a0 <malloc+0xc>)
 800e996:	4601      	mov	r1, r0
 800e998:	6818      	ldr	r0, [r3, #0]
 800e99a:	f000 bd67 	b.w	800f46c <_malloc_r>
 800e99e:	bf00      	nop
 800e9a0:	2000000c 	.word	0x2000000c

0800e9a4 <__ascii_mbtowc>:
 800e9a4:	b082      	sub	sp, #8
 800e9a6:	b901      	cbnz	r1, 800e9aa <__ascii_mbtowc+0x6>
 800e9a8:	a901      	add	r1, sp, #4
 800e9aa:	b142      	cbz	r2, 800e9be <__ascii_mbtowc+0x1a>
 800e9ac:	b14b      	cbz	r3, 800e9c2 <__ascii_mbtowc+0x1e>
 800e9ae:	7813      	ldrb	r3, [r2, #0]
 800e9b0:	600b      	str	r3, [r1, #0]
 800e9b2:	7812      	ldrb	r2, [r2, #0]
 800e9b4:	1e10      	subs	r0, r2, #0
 800e9b6:	bf18      	it	ne
 800e9b8:	2001      	movne	r0, #1
 800e9ba:	b002      	add	sp, #8
 800e9bc:	4770      	bx	lr
 800e9be:	4610      	mov	r0, r2
 800e9c0:	e7fb      	b.n	800e9ba <__ascii_mbtowc+0x16>
 800e9c2:	f06f 0001 	mvn.w	r0, #1
 800e9c6:	e7f8      	b.n	800e9ba <__ascii_mbtowc+0x16>

0800e9c8 <memcpy>:
 800e9c8:	440a      	add	r2, r1
 800e9ca:	4291      	cmp	r1, r2
 800e9cc:	f100 33ff 	add.w	r3, r0, #4294967295
 800e9d0:	d100      	bne.n	800e9d4 <memcpy+0xc>
 800e9d2:	4770      	bx	lr
 800e9d4:	b510      	push	{r4, lr}
 800e9d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e9da:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e9de:	4291      	cmp	r1, r2
 800e9e0:	d1f9      	bne.n	800e9d6 <memcpy+0xe>
 800e9e2:	bd10      	pop	{r4, pc}

0800e9e4 <_Balloc>:
 800e9e4:	b570      	push	{r4, r5, r6, lr}
 800e9e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e9e8:	4604      	mov	r4, r0
 800e9ea:	460d      	mov	r5, r1
 800e9ec:	b976      	cbnz	r6, 800ea0c <_Balloc+0x28>
 800e9ee:	2010      	movs	r0, #16
 800e9f0:	f7ff ffd0 	bl	800e994 <malloc>
 800e9f4:	4602      	mov	r2, r0
 800e9f6:	6260      	str	r0, [r4, #36]	; 0x24
 800e9f8:	b920      	cbnz	r0, 800ea04 <_Balloc+0x20>
 800e9fa:	4b18      	ldr	r3, [pc, #96]	; (800ea5c <_Balloc+0x78>)
 800e9fc:	4818      	ldr	r0, [pc, #96]	; (800ea60 <_Balloc+0x7c>)
 800e9fe:	2166      	movs	r1, #102	; 0x66
 800ea00:	f000 ff40 	bl	800f884 <__assert_func>
 800ea04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ea08:	6006      	str	r6, [r0, #0]
 800ea0a:	60c6      	str	r6, [r0, #12]
 800ea0c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ea0e:	68f3      	ldr	r3, [r6, #12]
 800ea10:	b183      	cbz	r3, 800ea34 <_Balloc+0x50>
 800ea12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea14:	68db      	ldr	r3, [r3, #12]
 800ea16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ea1a:	b9b8      	cbnz	r0, 800ea4c <_Balloc+0x68>
 800ea1c:	2101      	movs	r1, #1
 800ea1e:	fa01 f605 	lsl.w	r6, r1, r5
 800ea22:	1d72      	adds	r2, r6, #5
 800ea24:	0092      	lsls	r2, r2, #2
 800ea26:	4620      	mov	r0, r4
 800ea28:	f000 fc9d 	bl	800f366 <_calloc_r>
 800ea2c:	b160      	cbz	r0, 800ea48 <_Balloc+0x64>
 800ea2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ea32:	e00e      	b.n	800ea52 <_Balloc+0x6e>
 800ea34:	2221      	movs	r2, #33	; 0x21
 800ea36:	2104      	movs	r1, #4
 800ea38:	4620      	mov	r0, r4
 800ea3a:	f000 fc94 	bl	800f366 <_calloc_r>
 800ea3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea40:	60f0      	str	r0, [r6, #12]
 800ea42:	68db      	ldr	r3, [r3, #12]
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d1e4      	bne.n	800ea12 <_Balloc+0x2e>
 800ea48:	2000      	movs	r0, #0
 800ea4a:	bd70      	pop	{r4, r5, r6, pc}
 800ea4c:	6802      	ldr	r2, [r0, #0]
 800ea4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ea52:	2300      	movs	r3, #0
 800ea54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ea58:	e7f7      	b.n	800ea4a <_Balloc+0x66>
 800ea5a:	bf00      	nop
 800ea5c:	08023686 	.word	0x08023686
 800ea60:	08023784 	.word	0x08023784

0800ea64 <_Bfree>:
 800ea64:	b570      	push	{r4, r5, r6, lr}
 800ea66:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ea68:	4605      	mov	r5, r0
 800ea6a:	460c      	mov	r4, r1
 800ea6c:	b976      	cbnz	r6, 800ea8c <_Bfree+0x28>
 800ea6e:	2010      	movs	r0, #16
 800ea70:	f7ff ff90 	bl	800e994 <malloc>
 800ea74:	4602      	mov	r2, r0
 800ea76:	6268      	str	r0, [r5, #36]	; 0x24
 800ea78:	b920      	cbnz	r0, 800ea84 <_Bfree+0x20>
 800ea7a:	4b09      	ldr	r3, [pc, #36]	; (800eaa0 <_Bfree+0x3c>)
 800ea7c:	4809      	ldr	r0, [pc, #36]	; (800eaa4 <_Bfree+0x40>)
 800ea7e:	218a      	movs	r1, #138	; 0x8a
 800ea80:	f000 ff00 	bl	800f884 <__assert_func>
 800ea84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ea88:	6006      	str	r6, [r0, #0]
 800ea8a:	60c6      	str	r6, [r0, #12]
 800ea8c:	b13c      	cbz	r4, 800ea9e <_Bfree+0x3a>
 800ea8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ea90:	6862      	ldr	r2, [r4, #4]
 800ea92:	68db      	ldr	r3, [r3, #12]
 800ea94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ea98:	6021      	str	r1, [r4, #0]
 800ea9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ea9e:	bd70      	pop	{r4, r5, r6, pc}
 800eaa0:	08023686 	.word	0x08023686
 800eaa4:	08023784 	.word	0x08023784

0800eaa8 <__multadd>:
 800eaa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eaac:	690d      	ldr	r5, [r1, #16]
 800eaae:	4607      	mov	r7, r0
 800eab0:	460c      	mov	r4, r1
 800eab2:	461e      	mov	r6, r3
 800eab4:	f101 0c14 	add.w	ip, r1, #20
 800eab8:	2000      	movs	r0, #0
 800eaba:	f8dc 3000 	ldr.w	r3, [ip]
 800eabe:	b299      	uxth	r1, r3
 800eac0:	fb02 6101 	mla	r1, r2, r1, r6
 800eac4:	0c1e      	lsrs	r6, r3, #16
 800eac6:	0c0b      	lsrs	r3, r1, #16
 800eac8:	fb02 3306 	mla	r3, r2, r6, r3
 800eacc:	b289      	uxth	r1, r1
 800eace:	3001      	adds	r0, #1
 800ead0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ead4:	4285      	cmp	r5, r0
 800ead6:	f84c 1b04 	str.w	r1, [ip], #4
 800eada:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800eade:	dcec      	bgt.n	800eaba <__multadd+0x12>
 800eae0:	b30e      	cbz	r6, 800eb26 <__multadd+0x7e>
 800eae2:	68a3      	ldr	r3, [r4, #8]
 800eae4:	42ab      	cmp	r3, r5
 800eae6:	dc19      	bgt.n	800eb1c <__multadd+0x74>
 800eae8:	6861      	ldr	r1, [r4, #4]
 800eaea:	4638      	mov	r0, r7
 800eaec:	3101      	adds	r1, #1
 800eaee:	f7ff ff79 	bl	800e9e4 <_Balloc>
 800eaf2:	4680      	mov	r8, r0
 800eaf4:	b928      	cbnz	r0, 800eb02 <__multadd+0x5a>
 800eaf6:	4602      	mov	r2, r0
 800eaf8:	4b0c      	ldr	r3, [pc, #48]	; (800eb2c <__multadd+0x84>)
 800eafa:	480d      	ldr	r0, [pc, #52]	; (800eb30 <__multadd+0x88>)
 800eafc:	21b5      	movs	r1, #181	; 0xb5
 800eafe:	f000 fec1 	bl	800f884 <__assert_func>
 800eb02:	6922      	ldr	r2, [r4, #16]
 800eb04:	3202      	adds	r2, #2
 800eb06:	f104 010c 	add.w	r1, r4, #12
 800eb0a:	0092      	lsls	r2, r2, #2
 800eb0c:	300c      	adds	r0, #12
 800eb0e:	f7ff ff5b 	bl	800e9c8 <memcpy>
 800eb12:	4621      	mov	r1, r4
 800eb14:	4638      	mov	r0, r7
 800eb16:	f7ff ffa5 	bl	800ea64 <_Bfree>
 800eb1a:	4644      	mov	r4, r8
 800eb1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800eb20:	3501      	adds	r5, #1
 800eb22:	615e      	str	r6, [r3, #20]
 800eb24:	6125      	str	r5, [r4, #16]
 800eb26:	4620      	mov	r0, r4
 800eb28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb2c:	080236f8 	.word	0x080236f8
 800eb30:	08023784 	.word	0x08023784

0800eb34 <__s2b>:
 800eb34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb38:	460c      	mov	r4, r1
 800eb3a:	4615      	mov	r5, r2
 800eb3c:	461f      	mov	r7, r3
 800eb3e:	2209      	movs	r2, #9
 800eb40:	3308      	adds	r3, #8
 800eb42:	4606      	mov	r6, r0
 800eb44:	fb93 f3f2 	sdiv	r3, r3, r2
 800eb48:	2100      	movs	r1, #0
 800eb4a:	2201      	movs	r2, #1
 800eb4c:	429a      	cmp	r2, r3
 800eb4e:	db09      	blt.n	800eb64 <__s2b+0x30>
 800eb50:	4630      	mov	r0, r6
 800eb52:	f7ff ff47 	bl	800e9e4 <_Balloc>
 800eb56:	b940      	cbnz	r0, 800eb6a <__s2b+0x36>
 800eb58:	4602      	mov	r2, r0
 800eb5a:	4b19      	ldr	r3, [pc, #100]	; (800ebc0 <__s2b+0x8c>)
 800eb5c:	4819      	ldr	r0, [pc, #100]	; (800ebc4 <__s2b+0x90>)
 800eb5e:	21ce      	movs	r1, #206	; 0xce
 800eb60:	f000 fe90 	bl	800f884 <__assert_func>
 800eb64:	0052      	lsls	r2, r2, #1
 800eb66:	3101      	adds	r1, #1
 800eb68:	e7f0      	b.n	800eb4c <__s2b+0x18>
 800eb6a:	9b08      	ldr	r3, [sp, #32]
 800eb6c:	6143      	str	r3, [r0, #20]
 800eb6e:	2d09      	cmp	r5, #9
 800eb70:	f04f 0301 	mov.w	r3, #1
 800eb74:	6103      	str	r3, [r0, #16]
 800eb76:	dd16      	ble.n	800eba6 <__s2b+0x72>
 800eb78:	f104 0909 	add.w	r9, r4, #9
 800eb7c:	46c8      	mov	r8, r9
 800eb7e:	442c      	add	r4, r5
 800eb80:	f818 3b01 	ldrb.w	r3, [r8], #1
 800eb84:	4601      	mov	r1, r0
 800eb86:	3b30      	subs	r3, #48	; 0x30
 800eb88:	220a      	movs	r2, #10
 800eb8a:	4630      	mov	r0, r6
 800eb8c:	f7ff ff8c 	bl	800eaa8 <__multadd>
 800eb90:	45a0      	cmp	r8, r4
 800eb92:	d1f5      	bne.n	800eb80 <__s2b+0x4c>
 800eb94:	f1a5 0408 	sub.w	r4, r5, #8
 800eb98:	444c      	add	r4, r9
 800eb9a:	1b2d      	subs	r5, r5, r4
 800eb9c:	1963      	adds	r3, r4, r5
 800eb9e:	42bb      	cmp	r3, r7
 800eba0:	db04      	blt.n	800ebac <__s2b+0x78>
 800eba2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eba6:	340a      	adds	r4, #10
 800eba8:	2509      	movs	r5, #9
 800ebaa:	e7f6      	b.n	800eb9a <__s2b+0x66>
 800ebac:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ebb0:	4601      	mov	r1, r0
 800ebb2:	3b30      	subs	r3, #48	; 0x30
 800ebb4:	220a      	movs	r2, #10
 800ebb6:	4630      	mov	r0, r6
 800ebb8:	f7ff ff76 	bl	800eaa8 <__multadd>
 800ebbc:	e7ee      	b.n	800eb9c <__s2b+0x68>
 800ebbe:	bf00      	nop
 800ebc0:	080236f8 	.word	0x080236f8
 800ebc4:	08023784 	.word	0x08023784

0800ebc8 <__hi0bits>:
 800ebc8:	0c03      	lsrs	r3, r0, #16
 800ebca:	041b      	lsls	r3, r3, #16
 800ebcc:	b9d3      	cbnz	r3, 800ec04 <__hi0bits+0x3c>
 800ebce:	0400      	lsls	r0, r0, #16
 800ebd0:	2310      	movs	r3, #16
 800ebd2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ebd6:	bf04      	itt	eq
 800ebd8:	0200      	lsleq	r0, r0, #8
 800ebda:	3308      	addeq	r3, #8
 800ebdc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ebe0:	bf04      	itt	eq
 800ebe2:	0100      	lsleq	r0, r0, #4
 800ebe4:	3304      	addeq	r3, #4
 800ebe6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ebea:	bf04      	itt	eq
 800ebec:	0080      	lsleq	r0, r0, #2
 800ebee:	3302      	addeq	r3, #2
 800ebf0:	2800      	cmp	r0, #0
 800ebf2:	db05      	blt.n	800ec00 <__hi0bits+0x38>
 800ebf4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ebf8:	f103 0301 	add.w	r3, r3, #1
 800ebfc:	bf08      	it	eq
 800ebfe:	2320      	moveq	r3, #32
 800ec00:	4618      	mov	r0, r3
 800ec02:	4770      	bx	lr
 800ec04:	2300      	movs	r3, #0
 800ec06:	e7e4      	b.n	800ebd2 <__hi0bits+0xa>

0800ec08 <__lo0bits>:
 800ec08:	6803      	ldr	r3, [r0, #0]
 800ec0a:	f013 0207 	ands.w	r2, r3, #7
 800ec0e:	4601      	mov	r1, r0
 800ec10:	d00b      	beq.n	800ec2a <__lo0bits+0x22>
 800ec12:	07da      	lsls	r2, r3, #31
 800ec14:	d423      	bmi.n	800ec5e <__lo0bits+0x56>
 800ec16:	0798      	lsls	r0, r3, #30
 800ec18:	bf49      	itett	mi
 800ec1a:	085b      	lsrmi	r3, r3, #1
 800ec1c:	089b      	lsrpl	r3, r3, #2
 800ec1e:	2001      	movmi	r0, #1
 800ec20:	600b      	strmi	r3, [r1, #0]
 800ec22:	bf5c      	itt	pl
 800ec24:	600b      	strpl	r3, [r1, #0]
 800ec26:	2002      	movpl	r0, #2
 800ec28:	4770      	bx	lr
 800ec2a:	b298      	uxth	r0, r3
 800ec2c:	b9a8      	cbnz	r0, 800ec5a <__lo0bits+0x52>
 800ec2e:	0c1b      	lsrs	r3, r3, #16
 800ec30:	2010      	movs	r0, #16
 800ec32:	b2da      	uxtb	r2, r3
 800ec34:	b90a      	cbnz	r2, 800ec3a <__lo0bits+0x32>
 800ec36:	3008      	adds	r0, #8
 800ec38:	0a1b      	lsrs	r3, r3, #8
 800ec3a:	071a      	lsls	r2, r3, #28
 800ec3c:	bf04      	itt	eq
 800ec3e:	091b      	lsreq	r3, r3, #4
 800ec40:	3004      	addeq	r0, #4
 800ec42:	079a      	lsls	r2, r3, #30
 800ec44:	bf04      	itt	eq
 800ec46:	089b      	lsreq	r3, r3, #2
 800ec48:	3002      	addeq	r0, #2
 800ec4a:	07da      	lsls	r2, r3, #31
 800ec4c:	d403      	bmi.n	800ec56 <__lo0bits+0x4e>
 800ec4e:	085b      	lsrs	r3, r3, #1
 800ec50:	f100 0001 	add.w	r0, r0, #1
 800ec54:	d005      	beq.n	800ec62 <__lo0bits+0x5a>
 800ec56:	600b      	str	r3, [r1, #0]
 800ec58:	4770      	bx	lr
 800ec5a:	4610      	mov	r0, r2
 800ec5c:	e7e9      	b.n	800ec32 <__lo0bits+0x2a>
 800ec5e:	2000      	movs	r0, #0
 800ec60:	4770      	bx	lr
 800ec62:	2020      	movs	r0, #32
 800ec64:	4770      	bx	lr
	...

0800ec68 <__i2b>:
 800ec68:	b510      	push	{r4, lr}
 800ec6a:	460c      	mov	r4, r1
 800ec6c:	2101      	movs	r1, #1
 800ec6e:	f7ff feb9 	bl	800e9e4 <_Balloc>
 800ec72:	4602      	mov	r2, r0
 800ec74:	b928      	cbnz	r0, 800ec82 <__i2b+0x1a>
 800ec76:	4b05      	ldr	r3, [pc, #20]	; (800ec8c <__i2b+0x24>)
 800ec78:	4805      	ldr	r0, [pc, #20]	; (800ec90 <__i2b+0x28>)
 800ec7a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ec7e:	f000 fe01 	bl	800f884 <__assert_func>
 800ec82:	2301      	movs	r3, #1
 800ec84:	6144      	str	r4, [r0, #20]
 800ec86:	6103      	str	r3, [r0, #16]
 800ec88:	bd10      	pop	{r4, pc}
 800ec8a:	bf00      	nop
 800ec8c:	080236f8 	.word	0x080236f8
 800ec90:	08023784 	.word	0x08023784

0800ec94 <__multiply>:
 800ec94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec98:	4691      	mov	r9, r2
 800ec9a:	690a      	ldr	r2, [r1, #16]
 800ec9c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800eca0:	429a      	cmp	r2, r3
 800eca2:	bfb8      	it	lt
 800eca4:	460b      	movlt	r3, r1
 800eca6:	460c      	mov	r4, r1
 800eca8:	bfbc      	itt	lt
 800ecaa:	464c      	movlt	r4, r9
 800ecac:	4699      	movlt	r9, r3
 800ecae:	6927      	ldr	r7, [r4, #16]
 800ecb0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ecb4:	68a3      	ldr	r3, [r4, #8]
 800ecb6:	6861      	ldr	r1, [r4, #4]
 800ecb8:	eb07 060a 	add.w	r6, r7, sl
 800ecbc:	42b3      	cmp	r3, r6
 800ecbe:	b085      	sub	sp, #20
 800ecc0:	bfb8      	it	lt
 800ecc2:	3101      	addlt	r1, #1
 800ecc4:	f7ff fe8e 	bl	800e9e4 <_Balloc>
 800ecc8:	b930      	cbnz	r0, 800ecd8 <__multiply+0x44>
 800ecca:	4602      	mov	r2, r0
 800eccc:	4b44      	ldr	r3, [pc, #272]	; (800ede0 <__multiply+0x14c>)
 800ecce:	4845      	ldr	r0, [pc, #276]	; (800ede4 <__multiply+0x150>)
 800ecd0:	f240 115d 	movw	r1, #349	; 0x15d
 800ecd4:	f000 fdd6 	bl	800f884 <__assert_func>
 800ecd8:	f100 0514 	add.w	r5, r0, #20
 800ecdc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ece0:	462b      	mov	r3, r5
 800ece2:	2200      	movs	r2, #0
 800ece4:	4543      	cmp	r3, r8
 800ece6:	d321      	bcc.n	800ed2c <__multiply+0x98>
 800ece8:	f104 0314 	add.w	r3, r4, #20
 800ecec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ecf0:	f109 0314 	add.w	r3, r9, #20
 800ecf4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ecf8:	9202      	str	r2, [sp, #8]
 800ecfa:	1b3a      	subs	r2, r7, r4
 800ecfc:	3a15      	subs	r2, #21
 800ecfe:	f022 0203 	bic.w	r2, r2, #3
 800ed02:	3204      	adds	r2, #4
 800ed04:	f104 0115 	add.w	r1, r4, #21
 800ed08:	428f      	cmp	r7, r1
 800ed0a:	bf38      	it	cc
 800ed0c:	2204      	movcc	r2, #4
 800ed0e:	9201      	str	r2, [sp, #4]
 800ed10:	9a02      	ldr	r2, [sp, #8]
 800ed12:	9303      	str	r3, [sp, #12]
 800ed14:	429a      	cmp	r2, r3
 800ed16:	d80c      	bhi.n	800ed32 <__multiply+0x9e>
 800ed18:	2e00      	cmp	r6, #0
 800ed1a:	dd03      	ble.n	800ed24 <__multiply+0x90>
 800ed1c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d05a      	beq.n	800edda <__multiply+0x146>
 800ed24:	6106      	str	r6, [r0, #16]
 800ed26:	b005      	add	sp, #20
 800ed28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed2c:	f843 2b04 	str.w	r2, [r3], #4
 800ed30:	e7d8      	b.n	800ece4 <__multiply+0x50>
 800ed32:	f8b3 a000 	ldrh.w	sl, [r3]
 800ed36:	f1ba 0f00 	cmp.w	sl, #0
 800ed3a:	d024      	beq.n	800ed86 <__multiply+0xf2>
 800ed3c:	f104 0e14 	add.w	lr, r4, #20
 800ed40:	46a9      	mov	r9, r5
 800ed42:	f04f 0c00 	mov.w	ip, #0
 800ed46:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ed4a:	f8d9 1000 	ldr.w	r1, [r9]
 800ed4e:	fa1f fb82 	uxth.w	fp, r2
 800ed52:	b289      	uxth	r1, r1
 800ed54:	fb0a 110b 	mla	r1, sl, fp, r1
 800ed58:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ed5c:	f8d9 2000 	ldr.w	r2, [r9]
 800ed60:	4461      	add	r1, ip
 800ed62:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ed66:	fb0a c20b 	mla	r2, sl, fp, ip
 800ed6a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ed6e:	b289      	uxth	r1, r1
 800ed70:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ed74:	4577      	cmp	r7, lr
 800ed76:	f849 1b04 	str.w	r1, [r9], #4
 800ed7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ed7e:	d8e2      	bhi.n	800ed46 <__multiply+0xb2>
 800ed80:	9a01      	ldr	r2, [sp, #4]
 800ed82:	f845 c002 	str.w	ip, [r5, r2]
 800ed86:	9a03      	ldr	r2, [sp, #12]
 800ed88:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ed8c:	3304      	adds	r3, #4
 800ed8e:	f1b9 0f00 	cmp.w	r9, #0
 800ed92:	d020      	beq.n	800edd6 <__multiply+0x142>
 800ed94:	6829      	ldr	r1, [r5, #0]
 800ed96:	f104 0c14 	add.w	ip, r4, #20
 800ed9a:	46ae      	mov	lr, r5
 800ed9c:	f04f 0a00 	mov.w	sl, #0
 800eda0:	f8bc b000 	ldrh.w	fp, [ip]
 800eda4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800eda8:	fb09 220b 	mla	r2, r9, fp, r2
 800edac:	4492      	add	sl, r2
 800edae:	b289      	uxth	r1, r1
 800edb0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800edb4:	f84e 1b04 	str.w	r1, [lr], #4
 800edb8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800edbc:	f8be 1000 	ldrh.w	r1, [lr]
 800edc0:	0c12      	lsrs	r2, r2, #16
 800edc2:	fb09 1102 	mla	r1, r9, r2, r1
 800edc6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800edca:	4567      	cmp	r7, ip
 800edcc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800edd0:	d8e6      	bhi.n	800eda0 <__multiply+0x10c>
 800edd2:	9a01      	ldr	r2, [sp, #4]
 800edd4:	50a9      	str	r1, [r5, r2]
 800edd6:	3504      	adds	r5, #4
 800edd8:	e79a      	b.n	800ed10 <__multiply+0x7c>
 800edda:	3e01      	subs	r6, #1
 800eddc:	e79c      	b.n	800ed18 <__multiply+0x84>
 800edde:	bf00      	nop
 800ede0:	080236f8 	.word	0x080236f8
 800ede4:	08023784 	.word	0x08023784

0800ede8 <__pow5mult>:
 800ede8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800edec:	4615      	mov	r5, r2
 800edee:	f012 0203 	ands.w	r2, r2, #3
 800edf2:	4606      	mov	r6, r0
 800edf4:	460f      	mov	r7, r1
 800edf6:	d007      	beq.n	800ee08 <__pow5mult+0x20>
 800edf8:	4c25      	ldr	r4, [pc, #148]	; (800ee90 <__pow5mult+0xa8>)
 800edfa:	3a01      	subs	r2, #1
 800edfc:	2300      	movs	r3, #0
 800edfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ee02:	f7ff fe51 	bl	800eaa8 <__multadd>
 800ee06:	4607      	mov	r7, r0
 800ee08:	10ad      	asrs	r5, r5, #2
 800ee0a:	d03d      	beq.n	800ee88 <__pow5mult+0xa0>
 800ee0c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ee0e:	b97c      	cbnz	r4, 800ee30 <__pow5mult+0x48>
 800ee10:	2010      	movs	r0, #16
 800ee12:	f7ff fdbf 	bl	800e994 <malloc>
 800ee16:	4602      	mov	r2, r0
 800ee18:	6270      	str	r0, [r6, #36]	; 0x24
 800ee1a:	b928      	cbnz	r0, 800ee28 <__pow5mult+0x40>
 800ee1c:	4b1d      	ldr	r3, [pc, #116]	; (800ee94 <__pow5mult+0xac>)
 800ee1e:	481e      	ldr	r0, [pc, #120]	; (800ee98 <__pow5mult+0xb0>)
 800ee20:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ee24:	f000 fd2e 	bl	800f884 <__assert_func>
 800ee28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ee2c:	6004      	str	r4, [r0, #0]
 800ee2e:	60c4      	str	r4, [r0, #12]
 800ee30:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ee34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ee38:	b94c      	cbnz	r4, 800ee4e <__pow5mult+0x66>
 800ee3a:	f240 2171 	movw	r1, #625	; 0x271
 800ee3e:	4630      	mov	r0, r6
 800ee40:	f7ff ff12 	bl	800ec68 <__i2b>
 800ee44:	2300      	movs	r3, #0
 800ee46:	f8c8 0008 	str.w	r0, [r8, #8]
 800ee4a:	4604      	mov	r4, r0
 800ee4c:	6003      	str	r3, [r0, #0]
 800ee4e:	f04f 0900 	mov.w	r9, #0
 800ee52:	07eb      	lsls	r3, r5, #31
 800ee54:	d50a      	bpl.n	800ee6c <__pow5mult+0x84>
 800ee56:	4639      	mov	r1, r7
 800ee58:	4622      	mov	r2, r4
 800ee5a:	4630      	mov	r0, r6
 800ee5c:	f7ff ff1a 	bl	800ec94 <__multiply>
 800ee60:	4639      	mov	r1, r7
 800ee62:	4680      	mov	r8, r0
 800ee64:	4630      	mov	r0, r6
 800ee66:	f7ff fdfd 	bl	800ea64 <_Bfree>
 800ee6a:	4647      	mov	r7, r8
 800ee6c:	106d      	asrs	r5, r5, #1
 800ee6e:	d00b      	beq.n	800ee88 <__pow5mult+0xa0>
 800ee70:	6820      	ldr	r0, [r4, #0]
 800ee72:	b938      	cbnz	r0, 800ee84 <__pow5mult+0x9c>
 800ee74:	4622      	mov	r2, r4
 800ee76:	4621      	mov	r1, r4
 800ee78:	4630      	mov	r0, r6
 800ee7a:	f7ff ff0b 	bl	800ec94 <__multiply>
 800ee7e:	6020      	str	r0, [r4, #0]
 800ee80:	f8c0 9000 	str.w	r9, [r0]
 800ee84:	4604      	mov	r4, r0
 800ee86:	e7e4      	b.n	800ee52 <__pow5mult+0x6a>
 800ee88:	4638      	mov	r0, r7
 800ee8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee8e:	bf00      	nop
 800ee90:	080238d0 	.word	0x080238d0
 800ee94:	08023686 	.word	0x08023686
 800ee98:	08023784 	.word	0x08023784

0800ee9c <__lshift>:
 800ee9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eea0:	460c      	mov	r4, r1
 800eea2:	6849      	ldr	r1, [r1, #4]
 800eea4:	6923      	ldr	r3, [r4, #16]
 800eea6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800eeaa:	68a3      	ldr	r3, [r4, #8]
 800eeac:	4607      	mov	r7, r0
 800eeae:	4691      	mov	r9, r2
 800eeb0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800eeb4:	f108 0601 	add.w	r6, r8, #1
 800eeb8:	42b3      	cmp	r3, r6
 800eeba:	db0b      	blt.n	800eed4 <__lshift+0x38>
 800eebc:	4638      	mov	r0, r7
 800eebe:	f7ff fd91 	bl	800e9e4 <_Balloc>
 800eec2:	4605      	mov	r5, r0
 800eec4:	b948      	cbnz	r0, 800eeda <__lshift+0x3e>
 800eec6:	4602      	mov	r2, r0
 800eec8:	4b2a      	ldr	r3, [pc, #168]	; (800ef74 <__lshift+0xd8>)
 800eeca:	482b      	ldr	r0, [pc, #172]	; (800ef78 <__lshift+0xdc>)
 800eecc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800eed0:	f000 fcd8 	bl	800f884 <__assert_func>
 800eed4:	3101      	adds	r1, #1
 800eed6:	005b      	lsls	r3, r3, #1
 800eed8:	e7ee      	b.n	800eeb8 <__lshift+0x1c>
 800eeda:	2300      	movs	r3, #0
 800eedc:	f100 0114 	add.w	r1, r0, #20
 800eee0:	f100 0210 	add.w	r2, r0, #16
 800eee4:	4618      	mov	r0, r3
 800eee6:	4553      	cmp	r3, sl
 800eee8:	db37      	blt.n	800ef5a <__lshift+0xbe>
 800eeea:	6920      	ldr	r0, [r4, #16]
 800eeec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800eef0:	f104 0314 	add.w	r3, r4, #20
 800eef4:	f019 091f 	ands.w	r9, r9, #31
 800eef8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800eefc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ef00:	d02f      	beq.n	800ef62 <__lshift+0xc6>
 800ef02:	f1c9 0e20 	rsb	lr, r9, #32
 800ef06:	468a      	mov	sl, r1
 800ef08:	f04f 0c00 	mov.w	ip, #0
 800ef0c:	681a      	ldr	r2, [r3, #0]
 800ef0e:	fa02 f209 	lsl.w	r2, r2, r9
 800ef12:	ea42 020c 	orr.w	r2, r2, ip
 800ef16:	f84a 2b04 	str.w	r2, [sl], #4
 800ef1a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef1e:	4298      	cmp	r0, r3
 800ef20:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ef24:	d8f2      	bhi.n	800ef0c <__lshift+0x70>
 800ef26:	1b03      	subs	r3, r0, r4
 800ef28:	3b15      	subs	r3, #21
 800ef2a:	f023 0303 	bic.w	r3, r3, #3
 800ef2e:	3304      	adds	r3, #4
 800ef30:	f104 0215 	add.w	r2, r4, #21
 800ef34:	4290      	cmp	r0, r2
 800ef36:	bf38      	it	cc
 800ef38:	2304      	movcc	r3, #4
 800ef3a:	f841 c003 	str.w	ip, [r1, r3]
 800ef3e:	f1bc 0f00 	cmp.w	ip, #0
 800ef42:	d001      	beq.n	800ef48 <__lshift+0xac>
 800ef44:	f108 0602 	add.w	r6, r8, #2
 800ef48:	3e01      	subs	r6, #1
 800ef4a:	4638      	mov	r0, r7
 800ef4c:	612e      	str	r6, [r5, #16]
 800ef4e:	4621      	mov	r1, r4
 800ef50:	f7ff fd88 	bl	800ea64 <_Bfree>
 800ef54:	4628      	mov	r0, r5
 800ef56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef5a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ef5e:	3301      	adds	r3, #1
 800ef60:	e7c1      	b.n	800eee6 <__lshift+0x4a>
 800ef62:	3904      	subs	r1, #4
 800ef64:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef68:	f841 2f04 	str.w	r2, [r1, #4]!
 800ef6c:	4298      	cmp	r0, r3
 800ef6e:	d8f9      	bhi.n	800ef64 <__lshift+0xc8>
 800ef70:	e7ea      	b.n	800ef48 <__lshift+0xac>
 800ef72:	bf00      	nop
 800ef74:	080236f8 	.word	0x080236f8
 800ef78:	08023784 	.word	0x08023784

0800ef7c <__mcmp>:
 800ef7c:	b530      	push	{r4, r5, lr}
 800ef7e:	6902      	ldr	r2, [r0, #16]
 800ef80:	690c      	ldr	r4, [r1, #16]
 800ef82:	1b12      	subs	r2, r2, r4
 800ef84:	d10e      	bne.n	800efa4 <__mcmp+0x28>
 800ef86:	f100 0314 	add.w	r3, r0, #20
 800ef8a:	3114      	adds	r1, #20
 800ef8c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ef90:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ef94:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ef98:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ef9c:	42a5      	cmp	r5, r4
 800ef9e:	d003      	beq.n	800efa8 <__mcmp+0x2c>
 800efa0:	d305      	bcc.n	800efae <__mcmp+0x32>
 800efa2:	2201      	movs	r2, #1
 800efa4:	4610      	mov	r0, r2
 800efa6:	bd30      	pop	{r4, r5, pc}
 800efa8:	4283      	cmp	r3, r0
 800efaa:	d3f3      	bcc.n	800ef94 <__mcmp+0x18>
 800efac:	e7fa      	b.n	800efa4 <__mcmp+0x28>
 800efae:	f04f 32ff 	mov.w	r2, #4294967295
 800efb2:	e7f7      	b.n	800efa4 <__mcmp+0x28>

0800efb4 <__mdiff>:
 800efb4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efb8:	460c      	mov	r4, r1
 800efba:	4606      	mov	r6, r0
 800efbc:	4611      	mov	r1, r2
 800efbe:	4620      	mov	r0, r4
 800efc0:	4690      	mov	r8, r2
 800efc2:	f7ff ffdb 	bl	800ef7c <__mcmp>
 800efc6:	1e05      	subs	r5, r0, #0
 800efc8:	d110      	bne.n	800efec <__mdiff+0x38>
 800efca:	4629      	mov	r1, r5
 800efcc:	4630      	mov	r0, r6
 800efce:	f7ff fd09 	bl	800e9e4 <_Balloc>
 800efd2:	b930      	cbnz	r0, 800efe2 <__mdiff+0x2e>
 800efd4:	4b3a      	ldr	r3, [pc, #232]	; (800f0c0 <__mdiff+0x10c>)
 800efd6:	4602      	mov	r2, r0
 800efd8:	f240 2132 	movw	r1, #562	; 0x232
 800efdc:	4839      	ldr	r0, [pc, #228]	; (800f0c4 <__mdiff+0x110>)
 800efde:	f000 fc51 	bl	800f884 <__assert_func>
 800efe2:	2301      	movs	r3, #1
 800efe4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800efe8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efec:	bfa4      	itt	ge
 800efee:	4643      	movge	r3, r8
 800eff0:	46a0      	movge	r8, r4
 800eff2:	4630      	mov	r0, r6
 800eff4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800eff8:	bfa6      	itte	ge
 800effa:	461c      	movge	r4, r3
 800effc:	2500      	movge	r5, #0
 800effe:	2501      	movlt	r5, #1
 800f000:	f7ff fcf0 	bl	800e9e4 <_Balloc>
 800f004:	b920      	cbnz	r0, 800f010 <__mdiff+0x5c>
 800f006:	4b2e      	ldr	r3, [pc, #184]	; (800f0c0 <__mdiff+0x10c>)
 800f008:	4602      	mov	r2, r0
 800f00a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f00e:	e7e5      	b.n	800efdc <__mdiff+0x28>
 800f010:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f014:	6926      	ldr	r6, [r4, #16]
 800f016:	60c5      	str	r5, [r0, #12]
 800f018:	f104 0914 	add.w	r9, r4, #20
 800f01c:	f108 0514 	add.w	r5, r8, #20
 800f020:	f100 0e14 	add.w	lr, r0, #20
 800f024:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f028:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f02c:	f108 0210 	add.w	r2, r8, #16
 800f030:	46f2      	mov	sl, lr
 800f032:	2100      	movs	r1, #0
 800f034:	f859 3b04 	ldr.w	r3, [r9], #4
 800f038:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f03c:	fa1f f883 	uxth.w	r8, r3
 800f040:	fa11 f18b 	uxtah	r1, r1, fp
 800f044:	0c1b      	lsrs	r3, r3, #16
 800f046:	eba1 0808 	sub.w	r8, r1, r8
 800f04a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f04e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f052:	fa1f f888 	uxth.w	r8, r8
 800f056:	1419      	asrs	r1, r3, #16
 800f058:	454e      	cmp	r6, r9
 800f05a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f05e:	f84a 3b04 	str.w	r3, [sl], #4
 800f062:	d8e7      	bhi.n	800f034 <__mdiff+0x80>
 800f064:	1b33      	subs	r3, r6, r4
 800f066:	3b15      	subs	r3, #21
 800f068:	f023 0303 	bic.w	r3, r3, #3
 800f06c:	3304      	adds	r3, #4
 800f06e:	3415      	adds	r4, #21
 800f070:	42a6      	cmp	r6, r4
 800f072:	bf38      	it	cc
 800f074:	2304      	movcc	r3, #4
 800f076:	441d      	add	r5, r3
 800f078:	4473      	add	r3, lr
 800f07a:	469e      	mov	lr, r3
 800f07c:	462e      	mov	r6, r5
 800f07e:	4566      	cmp	r6, ip
 800f080:	d30e      	bcc.n	800f0a0 <__mdiff+0xec>
 800f082:	f10c 0203 	add.w	r2, ip, #3
 800f086:	1b52      	subs	r2, r2, r5
 800f088:	f022 0203 	bic.w	r2, r2, #3
 800f08c:	3d03      	subs	r5, #3
 800f08e:	45ac      	cmp	ip, r5
 800f090:	bf38      	it	cc
 800f092:	2200      	movcc	r2, #0
 800f094:	441a      	add	r2, r3
 800f096:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f09a:	b17b      	cbz	r3, 800f0bc <__mdiff+0x108>
 800f09c:	6107      	str	r7, [r0, #16]
 800f09e:	e7a3      	b.n	800efe8 <__mdiff+0x34>
 800f0a0:	f856 8b04 	ldr.w	r8, [r6], #4
 800f0a4:	fa11 f288 	uxtah	r2, r1, r8
 800f0a8:	1414      	asrs	r4, r2, #16
 800f0aa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f0ae:	b292      	uxth	r2, r2
 800f0b0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f0b4:	f84e 2b04 	str.w	r2, [lr], #4
 800f0b8:	1421      	asrs	r1, r4, #16
 800f0ba:	e7e0      	b.n	800f07e <__mdiff+0xca>
 800f0bc:	3f01      	subs	r7, #1
 800f0be:	e7ea      	b.n	800f096 <__mdiff+0xe2>
 800f0c0:	080236f8 	.word	0x080236f8
 800f0c4:	08023784 	.word	0x08023784

0800f0c8 <__ulp>:
 800f0c8:	b082      	sub	sp, #8
 800f0ca:	ed8d 0b00 	vstr	d0, [sp]
 800f0ce:	9b01      	ldr	r3, [sp, #4]
 800f0d0:	4912      	ldr	r1, [pc, #72]	; (800f11c <__ulp+0x54>)
 800f0d2:	4019      	ands	r1, r3
 800f0d4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800f0d8:	2900      	cmp	r1, #0
 800f0da:	dd05      	ble.n	800f0e8 <__ulp+0x20>
 800f0dc:	2200      	movs	r2, #0
 800f0de:	460b      	mov	r3, r1
 800f0e0:	ec43 2b10 	vmov	d0, r2, r3
 800f0e4:	b002      	add	sp, #8
 800f0e6:	4770      	bx	lr
 800f0e8:	4249      	negs	r1, r1
 800f0ea:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800f0ee:	ea4f 5021 	mov.w	r0, r1, asr #20
 800f0f2:	f04f 0200 	mov.w	r2, #0
 800f0f6:	f04f 0300 	mov.w	r3, #0
 800f0fa:	da04      	bge.n	800f106 <__ulp+0x3e>
 800f0fc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800f100:	fa41 f300 	asr.w	r3, r1, r0
 800f104:	e7ec      	b.n	800f0e0 <__ulp+0x18>
 800f106:	f1a0 0114 	sub.w	r1, r0, #20
 800f10a:	291e      	cmp	r1, #30
 800f10c:	bfda      	itte	le
 800f10e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800f112:	fa20 f101 	lsrle.w	r1, r0, r1
 800f116:	2101      	movgt	r1, #1
 800f118:	460a      	mov	r2, r1
 800f11a:	e7e1      	b.n	800f0e0 <__ulp+0x18>
 800f11c:	7ff00000 	.word	0x7ff00000

0800f120 <__b2d>:
 800f120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f122:	6905      	ldr	r5, [r0, #16]
 800f124:	f100 0714 	add.w	r7, r0, #20
 800f128:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800f12c:	1f2e      	subs	r6, r5, #4
 800f12e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800f132:	4620      	mov	r0, r4
 800f134:	f7ff fd48 	bl	800ebc8 <__hi0bits>
 800f138:	f1c0 0320 	rsb	r3, r0, #32
 800f13c:	280a      	cmp	r0, #10
 800f13e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f1bc <__b2d+0x9c>
 800f142:	600b      	str	r3, [r1, #0]
 800f144:	dc14      	bgt.n	800f170 <__b2d+0x50>
 800f146:	f1c0 0e0b 	rsb	lr, r0, #11
 800f14a:	fa24 f10e 	lsr.w	r1, r4, lr
 800f14e:	42b7      	cmp	r7, r6
 800f150:	ea41 030c 	orr.w	r3, r1, ip
 800f154:	bf34      	ite	cc
 800f156:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f15a:	2100      	movcs	r1, #0
 800f15c:	3015      	adds	r0, #21
 800f15e:	fa04 f000 	lsl.w	r0, r4, r0
 800f162:	fa21 f10e 	lsr.w	r1, r1, lr
 800f166:	ea40 0201 	orr.w	r2, r0, r1
 800f16a:	ec43 2b10 	vmov	d0, r2, r3
 800f16e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f170:	42b7      	cmp	r7, r6
 800f172:	bf3a      	itte	cc
 800f174:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f178:	f1a5 0608 	subcc.w	r6, r5, #8
 800f17c:	2100      	movcs	r1, #0
 800f17e:	380b      	subs	r0, #11
 800f180:	d017      	beq.n	800f1b2 <__b2d+0x92>
 800f182:	f1c0 0c20 	rsb	ip, r0, #32
 800f186:	fa04 f500 	lsl.w	r5, r4, r0
 800f18a:	42be      	cmp	r6, r7
 800f18c:	fa21 f40c 	lsr.w	r4, r1, ip
 800f190:	ea45 0504 	orr.w	r5, r5, r4
 800f194:	bf8c      	ite	hi
 800f196:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800f19a:	2400      	movls	r4, #0
 800f19c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800f1a0:	fa01 f000 	lsl.w	r0, r1, r0
 800f1a4:	fa24 f40c 	lsr.w	r4, r4, ip
 800f1a8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f1ac:	ea40 0204 	orr.w	r2, r0, r4
 800f1b0:	e7db      	b.n	800f16a <__b2d+0x4a>
 800f1b2:	ea44 030c 	orr.w	r3, r4, ip
 800f1b6:	460a      	mov	r2, r1
 800f1b8:	e7d7      	b.n	800f16a <__b2d+0x4a>
 800f1ba:	bf00      	nop
 800f1bc:	3ff00000 	.word	0x3ff00000

0800f1c0 <__d2b>:
 800f1c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f1c4:	4689      	mov	r9, r1
 800f1c6:	2101      	movs	r1, #1
 800f1c8:	ec57 6b10 	vmov	r6, r7, d0
 800f1cc:	4690      	mov	r8, r2
 800f1ce:	f7ff fc09 	bl	800e9e4 <_Balloc>
 800f1d2:	4604      	mov	r4, r0
 800f1d4:	b930      	cbnz	r0, 800f1e4 <__d2b+0x24>
 800f1d6:	4602      	mov	r2, r0
 800f1d8:	4b25      	ldr	r3, [pc, #148]	; (800f270 <__d2b+0xb0>)
 800f1da:	4826      	ldr	r0, [pc, #152]	; (800f274 <__d2b+0xb4>)
 800f1dc:	f240 310a 	movw	r1, #778	; 0x30a
 800f1e0:	f000 fb50 	bl	800f884 <__assert_func>
 800f1e4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f1e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f1ec:	bb35      	cbnz	r5, 800f23c <__d2b+0x7c>
 800f1ee:	2e00      	cmp	r6, #0
 800f1f0:	9301      	str	r3, [sp, #4]
 800f1f2:	d028      	beq.n	800f246 <__d2b+0x86>
 800f1f4:	4668      	mov	r0, sp
 800f1f6:	9600      	str	r6, [sp, #0]
 800f1f8:	f7ff fd06 	bl	800ec08 <__lo0bits>
 800f1fc:	9900      	ldr	r1, [sp, #0]
 800f1fe:	b300      	cbz	r0, 800f242 <__d2b+0x82>
 800f200:	9a01      	ldr	r2, [sp, #4]
 800f202:	f1c0 0320 	rsb	r3, r0, #32
 800f206:	fa02 f303 	lsl.w	r3, r2, r3
 800f20a:	430b      	orrs	r3, r1
 800f20c:	40c2      	lsrs	r2, r0
 800f20e:	6163      	str	r3, [r4, #20]
 800f210:	9201      	str	r2, [sp, #4]
 800f212:	9b01      	ldr	r3, [sp, #4]
 800f214:	61a3      	str	r3, [r4, #24]
 800f216:	2b00      	cmp	r3, #0
 800f218:	bf14      	ite	ne
 800f21a:	2202      	movne	r2, #2
 800f21c:	2201      	moveq	r2, #1
 800f21e:	6122      	str	r2, [r4, #16]
 800f220:	b1d5      	cbz	r5, 800f258 <__d2b+0x98>
 800f222:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f226:	4405      	add	r5, r0
 800f228:	f8c9 5000 	str.w	r5, [r9]
 800f22c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f230:	f8c8 0000 	str.w	r0, [r8]
 800f234:	4620      	mov	r0, r4
 800f236:	b003      	add	sp, #12
 800f238:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f23c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f240:	e7d5      	b.n	800f1ee <__d2b+0x2e>
 800f242:	6161      	str	r1, [r4, #20]
 800f244:	e7e5      	b.n	800f212 <__d2b+0x52>
 800f246:	a801      	add	r0, sp, #4
 800f248:	f7ff fcde 	bl	800ec08 <__lo0bits>
 800f24c:	9b01      	ldr	r3, [sp, #4]
 800f24e:	6163      	str	r3, [r4, #20]
 800f250:	2201      	movs	r2, #1
 800f252:	6122      	str	r2, [r4, #16]
 800f254:	3020      	adds	r0, #32
 800f256:	e7e3      	b.n	800f220 <__d2b+0x60>
 800f258:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f25c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f260:	f8c9 0000 	str.w	r0, [r9]
 800f264:	6918      	ldr	r0, [r3, #16]
 800f266:	f7ff fcaf 	bl	800ebc8 <__hi0bits>
 800f26a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f26e:	e7df      	b.n	800f230 <__d2b+0x70>
 800f270:	080236f8 	.word	0x080236f8
 800f274:	08023784 	.word	0x08023784

0800f278 <__ratio>:
 800f278:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f27c:	4688      	mov	r8, r1
 800f27e:	4669      	mov	r1, sp
 800f280:	4681      	mov	r9, r0
 800f282:	f7ff ff4d 	bl	800f120 <__b2d>
 800f286:	a901      	add	r1, sp, #4
 800f288:	4640      	mov	r0, r8
 800f28a:	ec55 4b10 	vmov	r4, r5, d0
 800f28e:	f7ff ff47 	bl	800f120 <__b2d>
 800f292:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f296:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f29a:	eba3 0c02 	sub.w	ip, r3, r2
 800f29e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f2a2:	1a9b      	subs	r3, r3, r2
 800f2a4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f2a8:	ec51 0b10 	vmov	r0, r1, d0
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	bfd6      	itet	le
 800f2b0:	460a      	movle	r2, r1
 800f2b2:	462a      	movgt	r2, r5
 800f2b4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f2b8:	468b      	mov	fp, r1
 800f2ba:	462f      	mov	r7, r5
 800f2bc:	bfd4      	ite	le
 800f2be:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f2c2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f2c6:	4620      	mov	r0, r4
 800f2c8:	ee10 2a10 	vmov	r2, s0
 800f2cc:	465b      	mov	r3, fp
 800f2ce:	4639      	mov	r1, r7
 800f2d0:	f7f1 fabc 	bl	800084c <__aeabi_ddiv>
 800f2d4:	ec41 0b10 	vmov	d0, r0, r1
 800f2d8:	b003      	add	sp, #12
 800f2da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f2de <__copybits>:
 800f2de:	3901      	subs	r1, #1
 800f2e0:	b570      	push	{r4, r5, r6, lr}
 800f2e2:	1149      	asrs	r1, r1, #5
 800f2e4:	6914      	ldr	r4, [r2, #16]
 800f2e6:	3101      	adds	r1, #1
 800f2e8:	f102 0314 	add.w	r3, r2, #20
 800f2ec:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f2f0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f2f4:	1f05      	subs	r5, r0, #4
 800f2f6:	42a3      	cmp	r3, r4
 800f2f8:	d30c      	bcc.n	800f314 <__copybits+0x36>
 800f2fa:	1aa3      	subs	r3, r4, r2
 800f2fc:	3b11      	subs	r3, #17
 800f2fe:	f023 0303 	bic.w	r3, r3, #3
 800f302:	3211      	adds	r2, #17
 800f304:	42a2      	cmp	r2, r4
 800f306:	bf88      	it	hi
 800f308:	2300      	movhi	r3, #0
 800f30a:	4418      	add	r0, r3
 800f30c:	2300      	movs	r3, #0
 800f30e:	4288      	cmp	r0, r1
 800f310:	d305      	bcc.n	800f31e <__copybits+0x40>
 800f312:	bd70      	pop	{r4, r5, r6, pc}
 800f314:	f853 6b04 	ldr.w	r6, [r3], #4
 800f318:	f845 6f04 	str.w	r6, [r5, #4]!
 800f31c:	e7eb      	b.n	800f2f6 <__copybits+0x18>
 800f31e:	f840 3b04 	str.w	r3, [r0], #4
 800f322:	e7f4      	b.n	800f30e <__copybits+0x30>

0800f324 <__any_on>:
 800f324:	f100 0214 	add.w	r2, r0, #20
 800f328:	6900      	ldr	r0, [r0, #16]
 800f32a:	114b      	asrs	r3, r1, #5
 800f32c:	4298      	cmp	r0, r3
 800f32e:	b510      	push	{r4, lr}
 800f330:	db11      	blt.n	800f356 <__any_on+0x32>
 800f332:	dd0a      	ble.n	800f34a <__any_on+0x26>
 800f334:	f011 011f 	ands.w	r1, r1, #31
 800f338:	d007      	beq.n	800f34a <__any_on+0x26>
 800f33a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f33e:	fa24 f001 	lsr.w	r0, r4, r1
 800f342:	fa00 f101 	lsl.w	r1, r0, r1
 800f346:	428c      	cmp	r4, r1
 800f348:	d10b      	bne.n	800f362 <__any_on+0x3e>
 800f34a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f34e:	4293      	cmp	r3, r2
 800f350:	d803      	bhi.n	800f35a <__any_on+0x36>
 800f352:	2000      	movs	r0, #0
 800f354:	bd10      	pop	{r4, pc}
 800f356:	4603      	mov	r3, r0
 800f358:	e7f7      	b.n	800f34a <__any_on+0x26>
 800f35a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f35e:	2900      	cmp	r1, #0
 800f360:	d0f5      	beq.n	800f34e <__any_on+0x2a>
 800f362:	2001      	movs	r0, #1
 800f364:	e7f6      	b.n	800f354 <__any_on+0x30>

0800f366 <_calloc_r>:
 800f366:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f368:	fba1 2402 	umull	r2, r4, r1, r2
 800f36c:	b94c      	cbnz	r4, 800f382 <_calloc_r+0x1c>
 800f36e:	4611      	mov	r1, r2
 800f370:	9201      	str	r2, [sp, #4]
 800f372:	f000 f87b 	bl	800f46c <_malloc_r>
 800f376:	9a01      	ldr	r2, [sp, #4]
 800f378:	4605      	mov	r5, r0
 800f37a:	b930      	cbnz	r0, 800f38a <_calloc_r+0x24>
 800f37c:	4628      	mov	r0, r5
 800f37e:	b003      	add	sp, #12
 800f380:	bd30      	pop	{r4, r5, pc}
 800f382:	220c      	movs	r2, #12
 800f384:	6002      	str	r2, [r0, #0]
 800f386:	2500      	movs	r5, #0
 800f388:	e7f8      	b.n	800f37c <_calloc_r+0x16>
 800f38a:	4621      	mov	r1, r4
 800f38c:	f7fc fb6a 	bl	800ba64 <memset>
 800f390:	e7f4      	b.n	800f37c <_calloc_r+0x16>
	...

0800f394 <_free_r>:
 800f394:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f396:	2900      	cmp	r1, #0
 800f398:	d044      	beq.n	800f424 <_free_r+0x90>
 800f39a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f39e:	9001      	str	r0, [sp, #4]
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	f1a1 0404 	sub.w	r4, r1, #4
 800f3a6:	bfb8      	it	lt
 800f3a8:	18e4      	addlt	r4, r4, r3
 800f3aa:	f000 fab5 	bl	800f918 <__malloc_lock>
 800f3ae:	4a1e      	ldr	r2, [pc, #120]	; (800f428 <_free_r+0x94>)
 800f3b0:	9801      	ldr	r0, [sp, #4]
 800f3b2:	6813      	ldr	r3, [r2, #0]
 800f3b4:	b933      	cbnz	r3, 800f3c4 <_free_r+0x30>
 800f3b6:	6063      	str	r3, [r4, #4]
 800f3b8:	6014      	str	r4, [r2, #0]
 800f3ba:	b003      	add	sp, #12
 800f3bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f3c0:	f000 bab0 	b.w	800f924 <__malloc_unlock>
 800f3c4:	42a3      	cmp	r3, r4
 800f3c6:	d908      	bls.n	800f3da <_free_r+0x46>
 800f3c8:	6825      	ldr	r5, [r4, #0]
 800f3ca:	1961      	adds	r1, r4, r5
 800f3cc:	428b      	cmp	r3, r1
 800f3ce:	bf01      	itttt	eq
 800f3d0:	6819      	ldreq	r1, [r3, #0]
 800f3d2:	685b      	ldreq	r3, [r3, #4]
 800f3d4:	1949      	addeq	r1, r1, r5
 800f3d6:	6021      	streq	r1, [r4, #0]
 800f3d8:	e7ed      	b.n	800f3b6 <_free_r+0x22>
 800f3da:	461a      	mov	r2, r3
 800f3dc:	685b      	ldr	r3, [r3, #4]
 800f3de:	b10b      	cbz	r3, 800f3e4 <_free_r+0x50>
 800f3e0:	42a3      	cmp	r3, r4
 800f3e2:	d9fa      	bls.n	800f3da <_free_r+0x46>
 800f3e4:	6811      	ldr	r1, [r2, #0]
 800f3e6:	1855      	adds	r5, r2, r1
 800f3e8:	42a5      	cmp	r5, r4
 800f3ea:	d10b      	bne.n	800f404 <_free_r+0x70>
 800f3ec:	6824      	ldr	r4, [r4, #0]
 800f3ee:	4421      	add	r1, r4
 800f3f0:	1854      	adds	r4, r2, r1
 800f3f2:	42a3      	cmp	r3, r4
 800f3f4:	6011      	str	r1, [r2, #0]
 800f3f6:	d1e0      	bne.n	800f3ba <_free_r+0x26>
 800f3f8:	681c      	ldr	r4, [r3, #0]
 800f3fa:	685b      	ldr	r3, [r3, #4]
 800f3fc:	6053      	str	r3, [r2, #4]
 800f3fe:	4421      	add	r1, r4
 800f400:	6011      	str	r1, [r2, #0]
 800f402:	e7da      	b.n	800f3ba <_free_r+0x26>
 800f404:	d902      	bls.n	800f40c <_free_r+0x78>
 800f406:	230c      	movs	r3, #12
 800f408:	6003      	str	r3, [r0, #0]
 800f40a:	e7d6      	b.n	800f3ba <_free_r+0x26>
 800f40c:	6825      	ldr	r5, [r4, #0]
 800f40e:	1961      	adds	r1, r4, r5
 800f410:	428b      	cmp	r3, r1
 800f412:	bf04      	itt	eq
 800f414:	6819      	ldreq	r1, [r3, #0]
 800f416:	685b      	ldreq	r3, [r3, #4]
 800f418:	6063      	str	r3, [r4, #4]
 800f41a:	bf04      	itt	eq
 800f41c:	1949      	addeq	r1, r1, r5
 800f41e:	6021      	streq	r1, [r4, #0]
 800f420:	6054      	str	r4, [r2, #4]
 800f422:	e7ca      	b.n	800f3ba <_free_r+0x26>
 800f424:	b003      	add	sp, #12
 800f426:	bd30      	pop	{r4, r5, pc}
 800f428:	200048c4 	.word	0x200048c4

0800f42c <sbrk_aligned>:
 800f42c:	b570      	push	{r4, r5, r6, lr}
 800f42e:	4e0e      	ldr	r6, [pc, #56]	; (800f468 <sbrk_aligned+0x3c>)
 800f430:	460c      	mov	r4, r1
 800f432:	6831      	ldr	r1, [r6, #0]
 800f434:	4605      	mov	r5, r0
 800f436:	b911      	cbnz	r1, 800f43e <sbrk_aligned+0x12>
 800f438:	f000 f9f2 	bl	800f820 <_sbrk_r>
 800f43c:	6030      	str	r0, [r6, #0]
 800f43e:	4621      	mov	r1, r4
 800f440:	4628      	mov	r0, r5
 800f442:	f000 f9ed 	bl	800f820 <_sbrk_r>
 800f446:	1c43      	adds	r3, r0, #1
 800f448:	d00a      	beq.n	800f460 <sbrk_aligned+0x34>
 800f44a:	1cc4      	adds	r4, r0, #3
 800f44c:	f024 0403 	bic.w	r4, r4, #3
 800f450:	42a0      	cmp	r0, r4
 800f452:	d007      	beq.n	800f464 <sbrk_aligned+0x38>
 800f454:	1a21      	subs	r1, r4, r0
 800f456:	4628      	mov	r0, r5
 800f458:	f000 f9e2 	bl	800f820 <_sbrk_r>
 800f45c:	3001      	adds	r0, #1
 800f45e:	d101      	bne.n	800f464 <sbrk_aligned+0x38>
 800f460:	f04f 34ff 	mov.w	r4, #4294967295
 800f464:	4620      	mov	r0, r4
 800f466:	bd70      	pop	{r4, r5, r6, pc}
 800f468:	200048c8 	.word	0x200048c8

0800f46c <_malloc_r>:
 800f46c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f470:	1ccd      	adds	r5, r1, #3
 800f472:	f025 0503 	bic.w	r5, r5, #3
 800f476:	3508      	adds	r5, #8
 800f478:	2d0c      	cmp	r5, #12
 800f47a:	bf38      	it	cc
 800f47c:	250c      	movcc	r5, #12
 800f47e:	2d00      	cmp	r5, #0
 800f480:	4607      	mov	r7, r0
 800f482:	db01      	blt.n	800f488 <_malloc_r+0x1c>
 800f484:	42a9      	cmp	r1, r5
 800f486:	d905      	bls.n	800f494 <_malloc_r+0x28>
 800f488:	230c      	movs	r3, #12
 800f48a:	603b      	str	r3, [r7, #0]
 800f48c:	2600      	movs	r6, #0
 800f48e:	4630      	mov	r0, r6
 800f490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f494:	4e2e      	ldr	r6, [pc, #184]	; (800f550 <_malloc_r+0xe4>)
 800f496:	f000 fa3f 	bl	800f918 <__malloc_lock>
 800f49a:	6833      	ldr	r3, [r6, #0]
 800f49c:	461c      	mov	r4, r3
 800f49e:	bb34      	cbnz	r4, 800f4ee <_malloc_r+0x82>
 800f4a0:	4629      	mov	r1, r5
 800f4a2:	4638      	mov	r0, r7
 800f4a4:	f7ff ffc2 	bl	800f42c <sbrk_aligned>
 800f4a8:	1c43      	adds	r3, r0, #1
 800f4aa:	4604      	mov	r4, r0
 800f4ac:	d14d      	bne.n	800f54a <_malloc_r+0xde>
 800f4ae:	6834      	ldr	r4, [r6, #0]
 800f4b0:	4626      	mov	r6, r4
 800f4b2:	2e00      	cmp	r6, #0
 800f4b4:	d140      	bne.n	800f538 <_malloc_r+0xcc>
 800f4b6:	6823      	ldr	r3, [r4, #0]
 800f4b8:	4631      	mov	r1, r6
 800f4ba:	4638      	mov	r0, r7
 800f4bc:	eb04 0803 	add.w	r8, r4, r3
 800f4c0:	f000 f9ae 	bl	800f820 <_sbrk_r>
 800f4c4:	4580      	cmp	r8, r0
 800f4c6:	d13a      	bne.n	800f53e <_malloc_r+0xd2>
 800f4c8:	6821      	ldr	r1, [r4, #0]
 800f4ca:	3503      	adds	r5, #3
 800f4cc:	1a6d      	subs	r5, r5, r1
 800f4ce:	f025 0503 	bic.w	r5, r5, #3
 800f4d2:	3508      	adds	r5, #8
 800f4d4:	2d0c      	cmp	r5, #12
 800f4d6:	bf38      	it	cc
 800f4d8:	250c      	movcc	r5, #12
 800f4da:	4629      	mov	r1, r5
 800f4dc:	4638      	mov	r0, r7
 800f4de:	f7ff ffa5 	bl	800f42c <sbrk_aligned>
 800f4e2:	3001      	adds	r0, #1
 800f4e4:	d02b      	beq.n	800f53e <_malloc_r+0xd2>
 800f4e6:	6823      	ldr	r3, [r4, #0]
 800f4e8:	442b      	add	r3, r5
 800f4ea:	6023      	str	r3, [r4, #0]
 800f4ec:	e00e      	b.n	800f50c <_malloc_r+0xa0>
 800f4ee:	6822      	ldr	r2, [r4, #0]
 800f4f0:	1b52      	subs	r2, r2, r5
 800f4f2:	d41e      	bmi.n	800f532 <_malloc_r+0xc6>
 800f4f4:	2a0b      	cmp	r2, #11
 800f4f6:	d916      	bls.n	800f526 <_malloc_r+0xba>
 800f4f8:	1961      	adds	r1, r4, r5
 800f4fa:	42a3      	cmp	r3, r4
 800f4fc:	6025      	str	r5, [r4, #0]
 800f4fe:	bf18      	it	ne
 800f500:	6059      	strne	r1, [r3, #4]
 800f502:	6863      	ldr	r3, [r4, #4]
 800f504:	bf08      	it	eq
 800f506:	6031      	streq	r1, [r6, #0]
 800f508:	5162      	str	r2, [r4, r5]
 800f50a:	604b      	str	r3, [r1, #4]
 800f50c:	4638      	mov	r0, r7
 800f50e:	f104 060b 	add.w	r6, r4, #11
 800f512:	f000 fa07 	bl	800f924 <__malloc_unlock>
 800f516:	f026 0607 	bic.w	r6, r6, #7
 800f51a:	1d23      	adds	r3, r4, #4
 800f51c:	1af2      	subs	r2, r6, r3
 800f51e:	d0b6      	beq.n	800f48e <_malloc_r+0x22>
 800f520:	1b9b      	subs	r3, r3, r6
 800f522:	50a3      	str	r3, [r4, r2]
 800f524:	e7b3      	b.n	800f48e <_malloc_r+0x22>
 800f526:	6862      	ldr	r2, [r4, #4]
 800f528:	42a3      	cmp	r3, r4
 800f52a:	bf0c      	ite	eq
 800f52c:	6032      	streq	r2, [r6, #0]
 800f52e:	605a      	strne	r2, [r3, #4]
 800f530:	e7ec      	b.n	800f50c <_malloc_r+0xa0>
 800f532:	4623      	mov	r3, r4
 800f534:	6864      	ldr	r4, [r4, #4]
 800f536:	e7b2      	b.n	800f49e <_malloc_r+0x32>
 800f538:	4634      	mov	r4, r6
 800f53a:	6876      	ldr	r6, [r6, #4]
 800f53c:	e7b9      	b.n	800f4b2 <_malloc_r+0x46>
 800f53e:	230c      	movs	r3, #12
 800f540:	603b      	str	r3, [r7, #0]
 800f542:	4638      	mov	r0, r7
 800f544:	f000 f9ee 	bl	800f924 <__malloc_unlock>
 800f548:	e7a1      	b.n	800f48e <_malloc_r+0x22>
 800f54a:	6025      	str	r5, [r4, #0]
 800f54c:	e7de      	b.n	800f50c <_malloc_r+0xa0>
 800f54e:	bf00      	nop
 800f550:	200048c4 	.word	0x200048c4

0800f554 <__ssputs_r>:
 800f554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f558:	688e      	ldr	r6, [r1, #8]
 800f55a:	429e      	cmp	r6, r3
 800f55c:	4682      	mov	sl, r0
 800f55e:	460c      	mov	r4, r1
 800f560:	4690      	mov	r8, r2
 800f562:	461f      	mov	r7, r3
 800f564:	d838      	bhi.n	800f5d8 <__ssputs_r+0x84>
 800f566:	898a      	ldrh	r2, [r1, #12]
 800f568:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f56c:	d032      	beq.n	800f5d4 <__ssputs_r+0x80>
 800f56e:	6825      	ldr	r5, [r4, #0]
 800f570:	6909      	ldr	r1, [r1, #16]
 800f572:	eba5 0901 	sub.w	r9, r5, r1
 800f576:	6965      	ldr	r5, [r4, #20]
 800f578:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f57c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f580:	3301      	adds	r3, #1
 800f582:	444b      	add	r3, r9
 800f584:	106d      	asrs	r5, r5, #1
 800f586:	429d      	cmp	r5, r3
 800f588:	bf38      	it	cc
 800f58a:	461d      	movcc	r5, r3
 800f58c:	0553      	lsls	r3, r2, #21
 800f58e:	d531      	bpl.n	800f5f4 <__ssputs_r+0xa0>
 800f590:	4629      	mov	r1, r5
 800f592:	f7ff ff6b 	bl	800f46c <_malloc_r>
 800f596:	4606      	mov	r6, r0
 800f598:	b950      	cbnz	r0, 800f5b0 <__ssputs_r+0x5c>
 800f59a:	230c      	movs	r3, #12
 800f59c:	f8ca 3000 	str.w	r3, [sl]
 800f5a0:	89a3      	ldrh	r3, [r4, #12]
 800f5a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f5a6:	81a3      	strh	r3, [r4, #12]
 800f5a8:	f04f 30ff 	mov.w	r0, #4294967295
 800f5ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5b0:	6921      	ldr	r1, [r4, #16]
 800f5b2:	464a      	mov	r2, r9
 800f5b4:	f7ff fa08 	bl	800e9c8 <memcpy>
 800f5b8:	89a3      	ldrh	r3, [r4, #12]
 800f5ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f5be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f5c2:	81a3      	strh	r3, [r4, #12]
 800f5c4:	6126      	str	r6, [r4, #16]
 800f5c6:	6165      	str	r5, [r4, #20]
 800f5c8:	444e      	add	r6, r9
 800f5ca:	eba5 0509 	sub.w	r5, r5, r9
 800f5ce:	6026      	str	r6, [r4, #0]
 800f5d0:	60a5      	str	r5, [r4, #8]
 800f5d2:	463e      	mov	r6, r7
 800f5d4:	42be      	cmp	r6, r7
 800f5d6:	d900      	bls.n	800f5da <__ssputs_r+0x86>
 800f5d8:	463e      	mov	r6, r7
 800f5da:	6820      	ldr	r0, [r4, #0]
 800f5dc:	4632      	mov	r2, r6
 800f5de:	4641      	mov	r1, r8
 800f5e0:	f000 f980 	bl	800f8e4 <memmove>
 800f5e4:	68a3      	ldr	r3, [r4, #8]
 800f5e6:	1b9b      	subs	r3, r3, r6
 800f5e8:	60a3      	str	r3, [r4, #8]
 800f5ea:	6823      	ldr	r3, [r4, #0]
 800f5ec:	4433      	add	r3, r6
 800f5ee:	6023      	str	r3, [r4, #0]
 800f5f0:	2000      	movs	r0, #0
 800f5f2:	e7db      	b.n	800f5ac <__ssputs_r+0x58>
 800f5f4:	462a      	mov	r2, r5
 800f5f6:	f000 f99b 	bl	800f930 <_realloc_r>
 800f5fa:	4606      	mov	r6, r0
 800f5fc:	2800      	cmp	r0, #0
 800f5fe:	d1e1      	bne.n	800f5c4 <__ssputs_r+0x70>
 800f600:	6921      	ldr	r1, [r4, #16]
 800f602:	4650      	mov	r0, sl
 800f604:	f7ff fec6 	bl	800f394 <_free_r>
 800f608:	e7c7      	b.n	800f59a <__ssputs_r+0x46>
	...

0800f60c <_svfiprintf_r>:
 800f60c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f610:	4698      	mov	r8, r3
 800f612:	898b      	ldrh	r3, [r1, #12]
 800f614:	061b      	lsls	r3, r3, #24
 800f616:	b09d      	sub	sp, #116	; 0x74
 800f618:	4607      	mov	r7, r0
 800f61a:	460d      	mov	r5, r1
 800f61c:	4614      	mov	r4, r2
 800f61e:	d50e      	bpl.n	800f63e <_svfiprintf_r+0x32>
 800f620:	690b      	ldr	r3, [r1, #16]
 800f622:	b963      	cbnz	r3, 800f63e <_svfiprintf_r+0x32>
 800f624:	2140      	movs	r1, #64	; 0x40
 800f626:	f7ff ff21 	bl	800f46c <_malloc_r>
 800f62a:	6028      	str	r0, [r5, #0]
 800f62c:	6128      	str	r0, [r5, #16]
 800f62e:	b920      	cbnz	r0, 800f63a <_svfiprintf_r+0x2e>
 800f630:	230c      	movs	r3, #12
 800f632:	603b      	str	r3, [r7, #0]
 800f634:	f04f 30ff 	mov.w	r0, #4294967295
 800f638:	e0d1      	b.n	800f7de <_svfiprintf_r+0x1d2>
 800f63a:	2340      	movs	r3, #64	; 0x40
 800f63c:	616b      	str	r3, [r5, #20]
 800f63e:	2300      	movs	r3, #0
 800f640:	9309      	str	r3, [sp, #36]	; 0x24
 800f642:	2320      	movs	r3, #32
 800f644:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f648:	f8cd 800c 	str.w	r8, [sp, #12]
 800f64c:	2330      	movs	r3, #48	; 0x30
 800f64e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f7f8 <_svfiprintf_r+0x1ec>
 800f652:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f656:	f04f 0901 	mov.w	r9, #1
 800f65a:	4623      	mov	r3, r4
 800f65c:	469a      	mov	sl, r3
 800f65e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f662:	b10a      	cbz	r2, 800f668 <_svfiprintf_r+0x5c>
 800f664:	2a25      	cmp	r2, #37	; 0x25
 800f666:	d1f9      	bne.n	800f65c <_svfiprintf_r+0x50>
 800f668:	ebba 0b04 	subs.w	fp, sl, r4
 800f66c:	d00b      	beq.n	800f686 <_svfiprintf_r+0x7a>
 800f66e:	465b      	mov	r3, fp
 800f670:	4622      	mov	r2, r4
 800f672:	4629      	mov	r1, r5
 800f674:	4638      	mov	r0, r7
 800f676:	f7ff ff6d 	bl	800f554 <__ssputs_r>
 800f67a:	3001      	adds	r0, #1
 800f67c:	f000 80aa 	beq.w	800f7d4 <_svfiprintf_r+0x1c8>
 800f680:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f682:	445a      	add	r2, fp
 800f684:	9209      	str	r2, [sp, #36]	; 0x24
 800f686:	f89a 3000 	ldrb.w	r3, [sl]
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	f000 80a2 	beq.w	800f7d4 <_svfiprintf_r+0x1c8>
 800f690:	2300      	movs	r3, #0
 800f692:	f04f 32ff 	mov.w	r2, #4294967295
 800f696:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f69a:	f10a 0a01 	add.w	sl, sl, #1
 800f69e:	9304      	str	r3, [sp, #16]
 800f6a0:	9307      	str	r3, [sp, #28]
 800f6a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f6a6:	931a      	str	r3, [sp, #104]	; 0x68
 800f6a8:	4654      	mov	r4, sl
 800f6aa:	2205      	movs	r2, #5
 800f6ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f6b0:	4851      	ldr	r0, [pc, #324]	; (800f7f8 <_svfiprintf_r+0x1ec>)
 800f6b2:	f7f0 fd95 	bl	80001e0 <memchr>
 800f6b6:	9a04      	ldr	r2, [sp, #16]
 800f6b8:	b9d8      	cbnz	r0, 800f6f2 <_svfiprintf_r+0xe6>
 800f6ba:	06d0      	lsls	r0, r2, #27
 800f6bc:	bf44      	itt	mi
 800f6be:	2320      	movmi	r3, #32
 800f6c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f6c4:	0711      	lsls	r1, r2, #28
 800f6c6:	bf44      	itt	mi
 800f6c8:	232b      	movmi	r3, #43	; 0x2b
 800f6ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f6ce:	f89a 3000 	ldrb.w	r3, [sl]
 800f6d2:	2b2a      	cmp	r3, #42	; 0x2a
 800f6d4:	d015      	beq.n	800f702 <_svfiprintf_r+0xf6>
 800f6d6:	9a07      	ldr	r2, [sp, #28]
 800f6d8:	4654      	mov	r4, sl
 800f6da:	2000      	movs	r0, #0
 800f6dc:	f04f 0c0a 	mov.w	ip, #10
 800f6e0:	4621      	mov	r1, r4
 800f6e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f6e6:	3b30      	subs	r3, #48	; 0x30
 800f6e8:	2b09      	cmp	r3, #9
 800f6ea:	d94e      	bls.n	800f78a <_svfiprintf_r+0x17e>
 800f6ec:	b1b0      	cbz	r0, 800f71c <_svfiprintf_r+0x110>
 800f6ee:	9207      	str	r2, [sp, #28]
 800f6f0:	e014      	b.n	800f71c <_svfiprintf_r+0x110>
 800f6f2:	eba0 0308 	sub.w	r3, r0, r8
 800f6f6:	fa09 f303 	lsl.w	r3, r9, r3
 800f6fa:	4313      	orrs	r3, r2
 800f6fc:	9304      	str	r3, [sp, #16]
 800f6fe:	46a2      	mov	sl, r4
 800f700:	e7d2      	b.n	800f6a8 <_svfiprintf_r+0x9c>
 800f702:	9b03      	ldr	r3, [sp, #12]
 800f704:	1d19      	adds	r1, r3, #4
 800f706:	681b      	ldr	r3, [r3, #0]
 800f708:	9103      	str	r1, [sp, #12]
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	bfbb      	ittet	lt
 800f70e:	425b      	neglt	r3, r3
 800f710:	f042 0202 	orrlt.w	r2, r2, #2
 800f714:	9307      	strge	r3, [sp, #28]
 800f716:	9307      	strlt	r3, [sp, #28]
 800f718:	bfb8      	it	lt
 800f71a:	9204      	strlt	r2, [sp, #16]
 800f71c:	7823      	ldrb	r3, [r4, #0]
 800f71e:	2b2e      	cmp	r3, #46	; 0x2e
 800f720:	d10c      	bne.n	800f73c <_svfiprintf_r+0x130>
 800f722:	7863      	ldrb	r3, [r4, #1]
 800f724:	2b2a      	cmp	r3, #42	; 0x2a
 800f726:	d135      	bne.n	800f794 <_svfiprintf_r+0x188>
 800f728:	9b03      	ldr	r3, [sp, #12]
 800f72a:	1d1a      	adds	r2, r3, #4
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	9203      	str	r2, [sp, #12]
 800f730:	2b00      	cmp	r3, #0
 800f732:	bfb8      	it	lt
 800f734:	f04f 33ff 	movlt.w	r3, #4294967295
 800f738:	3402      	adds	r4, #2
 800f73a:	9305      	str	r3, [sp, #20]
 800f73c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f808 <_svfiprintf_r+0x1fc>
 800f740:	7821      	ldrb	r1, [r4, #0]
 800f742:	2203      	movs	r2, #3
 800f744:	4650      	mov	r0, sl
 800f746:	f7f0 fd4b 	bl	80001e0 <memchr>
 800f74a:	b140      	cbz	r0, 800f75e <_svfiprintf_r+0x152>
 800f74c:	2340      	movs	r3, #64	; 0x40
 800f74e:	eba0 000a 	sub.w	r0, r0, sl
 800f752:	fa03 f000 	lsl.w	r0, r3, r0
 800f756:	9b04      	ldr	r3, [sp, #16]
 800f758:	4303      	orrs	r3, r0
 800f75a:	3401      	adds	r4, #1
 800f75c:	9304      	str	r3, [sp, #16]
 800f75e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f762:	4826      	ldr	r0, [pc, #152]	; (800f7fc <_svfiprintf_r+0x1f0>)
 800f764:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f768:	2206      	movs	r2, #6
 800f76a:	f7f0 fd39 	bl	80001e0 <memchr>
 800f76e:	2800      	cmp	r0, #0
 800f770:	d038      	beq.n	800f7e4 <_svfiprintf_r+0x1d8>
 800f772:	4b23      	ldr	r3, [pc, #140]	; (800f800 <_svfiprintf_r+0x1f4>)
 800f774:	bb1b      	cbnz	r3, 800f7be <_svfiprintf_r+0x1b2>
 800f776:	9b03      	ldr	r3, [sp, #12]
 800f778:	3307      	adds	r3, #7
 800f77a:	f023 0307 	bic.w	r3, r3, #7
 800f77e:	3308      	adds	r3, #8
 800f780:	9303      	str	r3, [sp, #12]
 800f782:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f784:	4433      	add	r3, r6
 800f786:	9309      	str	r3, [sp, #36]	; 0x24
 800f788:	e767      	b.n	800f65a <_svfiprintf_r+0x4e>
 800f78a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f78e:	460c      	mov	r4, r1
 800f790:	2001      	movs	r0, #1
 800f792:	e7a5      	b.n	800f6e0 <_svfiprintf_r+0xd4>
 800f794:	2300      	movs	r3, #0
 800f796:	3401      	adds	r4, #1
 800f798:	9305      	str	r3, [sp, #20]
 800f79a:	4619      	mov	r1, r3
 800f79c:	f04f 0c0a 	mov.w	ip, #10
 800f7a0:	4620      	mov	r0, r4
 800f7a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f7a6:	3a30      	subs	r2, #48	; 0x30
 800f7a8:	2a09      	cmp	r2, #9
 800f7aa:	d903      	bls.n	800f7b4 <_svfiprintf_r+0x1a8>
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d0c5      	beq.n	800f73c <_svfiprintf_r+0x130>
 800f7b0:	9105      	str	r1, [sp, #20]
 800f7b2:	e7c3      	b.n	800f73c <_svfiprintf_r+0x130>
 800f7b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800f7b8:	4604      	mov	r4, r0
 800f7ba:	2301      	movs	r3, #1
 800f7bc:	e7f0      	b.n	800f7a0 <_svfiprintf_r+0x194>
 800f7be:	ab03      	add	r3, sp, #12
 800f7c0:	9300      	str	r3, [sp, #0]
 800f7c2:	462a      	mov	r2, r5
 800f7c4:	4b0f      	ldr	r3, [pc, #60]	; (800f804 <_svfiprintf_r+0x1f8>)
 800f7c6:	a904      	add	r1, sp, #16
 800f7c8:	4638      	mov	r0, r7
 800f7ca:	f7fc f9f3 	bl	800bbb4 <_printf_float>
 800f7ce:	1c42      	adds	r2, r0, #1
 800f7d0:	4606      	mov	r6, r0
 800f7d2:	d1d6      	bne.n	800f782 <_svfiprintf_r+0x176>
 800f7d4:	89ab      	ldrh	r3, [r5, #12]
 800f7d6:	065b      	lsls	r3, r3, #25
 800f7d8:	f53f af2c 	bmi.w	800f634 <_svfiprintf_r+0x28>
 800f7dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f7de:	b01d      	add	sp, #116	; 0x74
 800f7e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7e4:	ab03      	add	r3, sp, #12
 800f7e6:	9300      	str	r3, [sp, #0]
 800f7e8:	462a      	mov	r2, r5
 800f7ea:	4b06      	ldr	r3, [pc, #24]	; (800f804 <_svfiprintf_r+0x1f8>)
 800f7ec:	a904      	add	r1, sp, #16
 800f7ee:	4638      	mov	r0, r7
 800f7f0:	f7fc fc84 	bl	800c0fc <_printf_i>
 800f7f4:	e7eb      	b.n	800f7ce <_svfiprintf_r+0x1c2>
 800f7f6:	bf00      	nop
 800f7f8:	080238dc 	.word	0x080238dc
 800f7fc:	080238e6 	.word	0x080238e6
 800f800:	0800bbb5 	.word	0x0800bbb5
 800f804:	0800f555 	.word	0x0800f555
 800f808:	080238e2 	.word	0x080238e2
 800f80c:	00000000 	.word	0x00000000

0800f810 <nan>:
 800f810:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f818 <nan+0x8>
 800f814:	4770      	bx	lr
 800f816:	bf00      	nop
 800f818:	00000000 	.word	0x00000000
 800f81c:	7ff80000 	.word	0x7ff80000

0800f820 <_sbrk_r>:
 800f820:	b538      	push	{r3, r4, r5, lr}
 800f822:	4d06      	ldr	r5, [pc, #24]	; (800f83c <_sbrk_r+0x1c>)
 800f824:	2300      	movs	r3, #0
 800f826:	4604      	mov	r4, r0
 800f828:	4608      	mov	r0, r1
 800f82a:	602b      	str	r3, [r5, #0]
 800f82c:	f7f4 ff4c 	bl	80046c8 <_sbrk>
 800f830:	1c43      	adds	r3, r0, #1
 800f832:	d102      	bne.n	800f83a <_sbrk_r+0x1a>
 800f834:	682b      	ldr	r3, [r5, #0]
 800f836:	b103      	cbz	r3, 800f83a <_sbrk_r+0x1a>
 800f838:	6023      	str	r3, [r4, #0]
 800f83a:	bd38      	pop	{r3, r4, r5, pc}
 800f83c:	200048cc 	.word	0x200048cc

0800f840 <strncmp>:
 800f840:	b510      	push	{r4, lr}
 800f842:	b17a      	cbz	r2, 800f864 <strncmp+0x24>
 800f844:	4603      	mov	r3, r0
 800f846:	3901      	subs	r1, #1
 800f848:	1884      	adds	r4, r0, r2
 800f84a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f84e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f852:	4290      	cmp	r0, r2
 800f854:	d101      	bne.n	800f85a <strncmp+0x1a>
 800f856:	42a3      	cmp	r3, r4
 800f858:	d101      	bne.n	800f85e <strncmp+0x1e>
 800f85a:	1a80      	subs	r0, r0, r2
 800f85c:	bd10      	pop	{r4, pc}
 800f85e:	2800      	cmp	r0, #0
 800f860:	d1f3      	bne.n	800f84a <strncmp+0xa>
 800f862:	e7fa      	b.n	800f85a <strncmp+0x1a>
 800f864:	4610      	mov	r0, r2
 800f866:	e7f9      	b.n	800f85c <strncmp+0x1c>

0800f868 <__ascii_wctomb>:
 800f868:	b149      	cbz	r1, 800f87e <__ascii_wctomb+0x16>
 800f86a:	2aff      	cmp	r2, #255	; 0xff
 800f86c:	bf85      	ittet	hi
 800f86e:	238a      	movhi	r3, #138	; 0x8a
 800f870:	6003      	strhi	r3, [r0, #0]
 800f872:	700a      	strbls	r2, [r1, #0]
 800f874:	f04f 30ff 	movhi.w	r0, #4294967295
 800f878:	bf98      	it	ls
 800f87a:	2001      	movls	r0, #1
 800f87c:	4770      	bx	lr
 800f87e:	4608      	mov	r0, r1
 800f880:	4770      	bx	lr
	...

0800f884 <__assert_func>:
 800f884:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f886:	4614      	mov	r4, r2
 800f888:	461a      	mov	r2, r3
 800f88a:	4b09      	ldr	r3, [pc, #36]	; (800f8b0 <__assert_func+0x2c>)
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	4605      	mov	r5, r0
 800f890:	68d8      	ldr	r0, [r3, #12]
 800f892:	b14c      	cbz	r4, 800f8a8 <__assert_func+0x24>
 800f894:	4b07      	ldr	r3, [pc, #28]	; (800f8b4 <__assert_func+0x30>)
 800f896:	9100      	str	r1, [sp, #0]
 800f898:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f89c:	4906      	ldr	r1, [pc, #24]	; (800f8b8 <__assert_func+0x34>)
 800f89e:	462b      	mov	r3, r5
 800f8a0:	f000 f80e 	bl	800f8c0 <fiprintf>
 800f8a4:	f000 fa8c 	bl	800fdc0 <abort>
 800f8a8:	4b04      	ldr	r3, [pc, #16]	; (800f8bc <__assert_func+0x38>)
 800f8aa:	461c      	mov	r4, r3
 800f8ac:	e7f3      	b.n	800f896 <__assert_func+0x12>
 800f8ae:	bf00      	nop
 800f8b0:	2000000c 	.word	0x2000000c
 800f8b4:	080238ed 	.word	0x080238ed
 800f8b8:	080238fa 	.word	0x080238fa
 800f8bc:	08023928 	.word	0x08023928

0800f8c0 <fiprintf>:
 800f8c0:	b40e      	push	{r1, r2, r3}
 800f8c2:	b503      	push	{r0, r1, lr}
 800f8c4:	4601      	mov	r1, r0
 800f8c6:	ab03      	add	r3, sp, #12
 800f8c8:	4805      	ldr	r0, [pc, #20]	; (800f8e0 <fiprintf+0x20>)
 800f8ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800f8ce:	6800      	ldr	r0, [r0, #0]
 800f8d0:	9301      	str	r3, [sp, #4]
 800f8d2:	f000 f885 	bl	800f9e0 <_vfiprintf_r>
 800f8d6:	b002      	add	sp, #8
 800f8d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800f8dc:	b003      	add	sp, #12
 800f8de:	4770      	bx	lr
 800f8e0:	2000000c 	.word	0x2000000c

0800f8e4 <memmove>:
 800f8e4:	4288      	cmp	r0, r1
 800f8e6:	b510      	push	{r4, lr}
 800f8e8:	eb01 0402 	add.w	r4, r1, r2
 800f8ec:	d902      	bls.n	800f8f4 <memmove+0x10>
 800f8ee:	4284      	cmp	r4, r0
 800f8f0:	4623      	mov	r3, r4
 800f8f2:	d807      	bhi.n	800f904 <memmove+0x20>
 800f8f4:	1e43      	subs	r3, r0, #1
 800f8f6:	42a1      	cmp	r1, r4
 800f8f8:	d008      	beq.n	800f90c <memmove+0x28>
 800f8fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f8fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f902:	e7f8      	b.n	800f8f6 <memmove+0x12>
 800f904:	4402      	add	r2, r0
 800f906:	4601      	mov	r1, r0
 800f908:	428a      	cmp	r2, r1
 800f90a:	d100      	bne.n	800f90e <memmove+0x2a>
 800f90c:	bd10      	pop	{r4, pc}
 800f90e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f912:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f916:	e7f7      	b.n	800f908 <memmove+0x24>

0800f918 <__malloc_lock>:
 800f918:	4801      	ldr	r0, [pc, #4]	; (800f920 <__malloc_lock+0x8>)
 800f91a:	f000 bc11 	b.w	8010140 <__retarget_lock_acquire_recursive>
 800f91e:	bf00      	nop
 800f920:	200048d0 	.word	0x200048d0

0800f924 <__malloc_unlock>:
 800f924:	4801      	ldr	r0, [pc, #4]	; (800f92c <__malloc_unlock+0x8>)
 800f926:	f000 bc0c 	b.w	8010142 <__retarget_lock_release_recursive>
 800f92a:	bf00      	nop
 800f92c:	200048d0 	.word	0x200048d0

0800f930 <_realloc_r>:
 800f930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f934:	4680      	mov	r8, r0
 800f936:	4614      	mov	r4, r2
 800f938:	460e      	mov	r6, r1
 800f93a:	b921      	cbnz	r1, 800f946 <_realloc_r+0x16>
 800f93c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f940:	4611      	mov	r1, r2
 800f942:	f7ff bd93 	b.w	800f46c <_malloc_r>
 800f946:	b92a      	cbnz	r2, 800f954 <_realloc_r+0x24>
 800f948:	f7ff fd24 	bl	800f394 <_free_r>
 800f94c:	4625      	mov	r5, r4
 800f94e:	4628      	mov	r0, r5
 800f950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f954:	f000 fc5c 	bl	8010210 <_malloc_usable_size_r>
 800f958:	4284      	cmp	r4, r0
 800f95a:	4607      	mov	r7, r0
 800f95c:	d802      	bhi.n	800f964 <_realloc_r+0x34>
 800f95e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f962:	d812      	bhi.n	800f98a <_realloc_r+0x5a>
 800f964:	4621      	mov	r1, r4
 800f966:	4640      	mov	r0, r8
 800f968:	f7ff fd80 	bl	800f46c <_malloc_r>
 800f96c:	4605      	mov	r5, r0
 800f96e:	2800      	cmp	r0, #0
 800f970:	d0ed      	beq.n	800f94e <_realloc_r+0x1e>
 800f972:	42bc      	cmp	r4, r7
 800f974:	4622      	mov	r2, r4
 800f976:	4631      	mov	r1, r6
 800f978:	bf28      	it	cs
 800f97a:	463a      	movcs	r2, r7
 800f97c:	f7ff f824 	bl	800e9c8 <memcpy>
 800f980:	4631      	mov	r1, r6
 800f982:	4640      	mov	r0, r8
 800f984:	f7ff fd06 	bl	800f394 <_free_r>
 800f988:	e7e1      	b.n	800f94e <_realloc_r+0x1e>
 800f98a:	4635      	mov	r5, r6
 800f98c:	e7df      	b.n	800f94e <_realloc_r+0x1e>

0800f98e <__sfputc_r>:
 800f98e:	6893      	ldr	r3, [r2, #8]
 800f990:	3b01      	subs	r3, #1
 800f992:	2b00      	cmp	r3, #0
 800f994:	b410      	push	{r4}
 800f996:	6093      	str	r3, [r2, #8]
 800f998:	da08      	bge.n	800f9ac <__sfputc_r+0x1e>
 800f99a:	6994      	ldr	r4, [r2, #24]
 800f99c:	42a3      	cmp	r3, r4
 800f99e:	db01      	blt.n	800f9a4 <__sfputc_r+0x16>
 800f9a0:	290a      	cmp	r1, #10
 800f9a2:	d103      	bne.n	800f9ac <__sfputc_r+0x1e>
 800f9a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f9a8:	f000 b94a 	b.w	800fc40 <__swbuf_r>
 800f9ac:	6813      	ldr	r3, [r2, #0]
 800f9ae:	1c58      	adds	r0, r3, #1
 800f9b0:	6010      	str	r0, [r2, #0]
 800f9b2:	7019      	strb	r1, [r3, #0]
 800f9b4:	4608      	mov	r0, r1
 800f9b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f9ba:	4770      	bx	lr

0800f9bc <__sfputs_r>:
 800f9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9be:	4606      	mov	r6, r0
 800f9c0:	460f      	mov	r7, r1
 800f9c2:	4614      	mov	r4, r2
 800f9c4:	18d5      	adds	r5, r2, r3
 800f9c6:	42ac      	cmp	r4, r5
 800f9c8:	d101      	bne.n	800f9ce <__sfputs_r+0x12>
 800f9ca:	2000      	movs	r0, #0
 800f9cc:	e007      	b.n	800f9de <__sfputs_r+0x22>
 800f9ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f9d2:	463a      	mov	r2, r7
 800f9d4:	4630      	mov	r0, r6
 800f9d6:	f7ff ffda 	bl	800f98e <__sfputc_r>
 800f9da:	1c43      	adds	r3, r0, #1
 800f9dc:	d1f3      	bne.n	800f9c6 <__sfputs_r+0xa>
 800f9de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f9e0 <_vfiprintf_r>:
 800f9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9e4:	460d      	mov	r5, r1
 800f9e6:	b09d      	sub	sp, #116	; 0x74
 800f9e8:	4614      	mov	r4, r2
 800f9ea:	4698      	mov	r8, r3
 800f9ec:	4606      	mov	r6, r0
 800f9ee:	b118      	cbz	r0, 800f9f8 <_vfiprintf_r+0x18>
 800f9f0:	6983      	ldr	r3, [r0, #24]
 800f9f2:	b90b      	cbnz	r3, 800f9f8 <_vfiprintf_r+0x18>
 800f9f4:	f000 fb06 	bl	8010004 <__sinit>
 800f9f8:	4b89      	ldr	r3, [pc, #548]	; (800fc20 <_vfiprintf_r+0x240>)
 800f9fa:	429d      	cmp	r5, r3
 800f9fc:	d11b      	bne.n	800fa36 <_vfiprintf_r+0x56>
 800f9fe:	6875      	ldr	r5, [r6, #4]
 800fa00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fa02:	07d9      	lsls	r1, r3, #31
 800fa04:	d405      	bmi.n	800fa12 <_vfiprintf_r+0x32>
 800fa06:	89ab      	ldrh	r3, [r5, #12]
 800fa08:	059a      	lsls	r2, r3, #22
 800fa0a:	d402      	bmi.n	800fa12 <_vfiprintf_r+0x32>
 800fa0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fa0e:	f000 fb97 	bl	8010140 <__retarget_lock_acquire_recursive>
 800fa12:	89ab      	ldrh	r3, [r5, #12]
 800fa14:	071b      	lsls	r3, r3, #28
 800fa16:	d501      	bpl.n	800fa1c <_vfiprintf_r+0x3c>
 800fa18:	692b      	ldr	r3, [r5, #16]
 800fa1a:	b9eb      	cbnz	r3, 800fa58 <_vfiprintf_r+0x78>
 800fa1c:	4629      	mov	r1, r5
 800fa1e:	4630      	mov	r0, r6
 800fa20:	f000 f960 	bl	800fce4 <__swsetup_r>
 800fa24:	b1c0      	cbz	r0, 800fa58 <_vfiprintf_r+0x78>
 800fa26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fa28:	07dc      	lsls	r4, r3, #31
 800fa2a:	d50e      	bpl.n	800fa4a <_vfiprintf_r+0x6a>
 800fa2c:	f04f 30ff 	mov.w	r0, #4294967295
 800fa30:	b01d      	add	sp, #116	; 0x74
 800fa32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa36:	4b7b      	ldr	r3, [pc, #492]	; (800fc24 <_vfiprintf_r+0x244>)
 800fa38:	429d      	cmp	r5, r3
 800fa3a:	d101      	bne.n	800fa40 <_vfiprintf_r+0x60>
 800fa3c:	68b5      	ldr	r5, [r6, #8]
 800fa3e:	e7df      	b.n	800fa00 <_vfiprintf_r+0x20>
 800fa40:	4b79      	ldr	r3, [pc, #484]	; (800fc28 <_vfiprintf_r+0x248>)
 800fa42:	429d      	cmp	r5, r3
 800fa44:	bf08      	it	eq
 800fa46:	68f5      	ldreq	r5, [r6, #12]
 800fa48:	e7da      	b.n	800fa00 <_vfiprintf_r+0x20>
 800fa4a:	89ab      	ldrh	r3, [r5, #12]
 800fa4c:	0598      	lsls	r0, r3, #22
 800fa4e:	d4ed      	bmi.n	800fa2c <_vfiprintf_r+0x4c>
 800fa50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fa52:	f000 fb76 	bl	8010142 <__retarget_lock_release_recursive>
 800fa56:	e7e9      	b.n	800fa2c <_vfiprintf_r+0x4c>
 800fa58:	2300      	movs	r3, #0
 800fa5a:	9309      	str	r3, [sp, #36]	; 0x24
 800fa5c:	2320      	movs	r3, #32
 800fa5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fa62:	f8cd 800c 	str.w	r8, [sp, #12]
 800fa66:	2330      	movs	r3, #48	; 0x30
 800fa68:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800fc2c <_vfiprintf_r+0x24c>
 800fa6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fa70:	f04f 0901 	mov.w	r9, #1
 800fa74:	4623      	mov	r3, r4
 800fa76:	469a      	mov	sl, r3
 800fa78:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa7c:	b10a      	cbz	r2, 800fa82 <_vfiprintf_r+0xa2>
 800fa7e:	2a25      	cmp	r2, #37	; 0x25
 800fa80:	d1f9      	bne.n	800fa76 <_vfiprintf_r+0x96>
 800fa82:	ebba 0b04 	subs.w	fp, sl, r4
 800fa86:	d00b      	beq.n	800faa0 <_vfiprintf_r+0xc0>
 800fa88:	465b      	mov	r3, fp
 800fa8a:	4622      	mov	r2, r4
 800fa8c:	4629      	mov	r1, r5
 800fa8e:	4630      	mov	r0, r6
 800fa90:	f7ff ff94 	bl	800f9bc <__sfputs_r>
 800fa94:	3001      	adds	r0, #1
 800fa96:	f000 80aa 	beq.w	800fbee <_vfiprintf_r+0x20e>
 800fa9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fa9c:	445a      	add	r2, fp
 800fa9e:	9209      	str	r2, [sp, #36]	; 0x24
 800faa0:	f89a 3000 	ldrb.w	r3, [sl]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	f000 80a2 	beq.w	800fbee <_vfiprintf_r+0x20e>
 800faaa:	2300      	movs	r3, #0
 800faac:	f04f 32ff 	mov.w	r2, #4294967295
 800fab0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fab4:	f10a 0a01 	add.w	sl, sl, #1
 800fab8:	9304      	str	r3, [sp, #16]
 800faba:	9307      	str	r3, [sp, #28]
 800fabc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fac0:	931a      	str	r3, [sp, #104]	; 0x68
 800fac2:	4654      	mov	r4, sl
 800fac4:	2205      	movs	r2, #5
 800fac6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800faca:	4858      	ldr	r0, [pc, #352]	; (800fc2c <_vfiprintf_r+0x24c>)
 800facc:	f7f0 fb88 	bl	80001e0 <memchr>
 800fad0:	9a04      	ldr	r2, [sp, #16]
 800fad2:	b9d8      	cbnz	r0, 800fb0c <_vfiprintf_r+0x12c>
 800fad4:	06d1      	lsls	r1, r2, #27
 800fad6:	bf44      	itt	mi
 800fad8:	2320      	movmi	r3, #32
 800fada:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fade:	0713      	lsls	r3, r2, #28
 800fae0:	bf44      	itt	mi
 800fae2:	232b      	movmi	r3, #43	; 0x2b
 800fae4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fae8:	f89a 3000 	ldrb.w	r3, [sl]
 800faec:	2b2a      	cmp	r3, #42	; 0x2a
 800faee:	d015      	beq.n	800fb1c <_vfiprintf_r+0x13c>
 800faf0:	9a07      	ldr	r2, [sp, #28]
 800faf2:	4654      	mov	r4, sl
 800faf4:	2000      	movs	r0, #0
 800faf6:	f04f 0c0a 	mov.w	ip, #10
 800fafa:	4621      	mov	r1, r4
 800fafc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fb00:	3b30      	subs	r3, #48	; 0x30
 800fb02:	2b09      	cmp	r3, #9
 800fb04:	d94e      	bls.n	800fba4 <_vfiprintf_r+0x1c4>
 800fb06:	b1b0      	cbz	r0, 800fb36 <_vfiprintf_r+0x156>
 800fb08:	9207      	str	r2, [sp, #28]
 800fb0a:	e014      	b.n	800fb36 <_vfiprintf_r+0x156>
 800fb0c:	eba0 0308 	sub.w	r3, r0, r8
 800fb10:	fa09 f303 	lsl.w	r3, r9, r3
 800fb14:	4313      	orrs	r3, r2
 800fb16:	9304      	str	r3, [sp, #16]
 800fb18:	46a2      	mov	sl, r4
 800fb1a:	e7d2      	b.n	800fac2 <_vfiprintf_r+0xe2>
 800fb1c:	9b03      	ldr	r3, [sp, #12]
 800fb1e:	1d19      	adds	r1, r3, #4
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	9103      	str	r1, [sp, #12]
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	bfbb      	ittet	lt
 800fb28:	425b      	neglt	r3, r3
 800fb2a:	f042 0202 	orrlt.w	r2, r2, #2
 800fb2e:	9307      	strge	r3, [sp, #28]
 800fb30:	9307      	strlt	r3, [sp, #28]
 800fb32:	bfb8      	it	lt
 800fb34:	9204      	strlt	r2, [sp, #16]
 800fb36:	7823      	ldrb	r3, [r4, #0]
 800fb38:	2b2e      	cmp	r3, #46	; 0x2e
 800fb3a:	d10c      	bne.n	800fb56 <_vfiprintf_r+0x176>
 800fb3c:	7863      	ldrb	r3, [r4, #1]
 800fb3e:	2b2a      	cmp	r3, #42	; 0x2a
 800fb40:	d135      	bne.n	800fbae <_vfiprintf_r+0x1ce>
 800fb42:	9b03      	ldr	r3, [sp, #12]
 800fb44:	1d1a      	adds	r2, r3, #4
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	9203      	str	r2, [sp, #12]
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	bfb8      	it	lt
 800fb4e:	f04f 33ff 	movlt.w	r3, #4294967295
 800fb52:	3402      	adds	r4, #2
 800fb54:	9305      	str	r3, [sp, #20]
 800fb56:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800fc3c <_vfiprintf_r+0x25c>
 800fb5a:	7821      	ldrb	r1, [r4, #0]
 800fb5c:	2203      	movs	r2, #3
 800fb5e:	4650      	mov	r0, sl
 800fb60:	f7f0 fb3e 	bl	80001e0 <memchr>
 800fb64:	b140      	cbz	r0, 800fb78 <_vfiprintf_r+0x198>
 800fb66:	2340      	movs	r3, #64	; 0x40
 800fb68:	eba0 000a 	sub.w	r0, r0, sl
 800fb6c:	fa03 f000 	lsl.w	r0, r3, r0
 800fb70:	9b04      	ldr	r3, [sp, #16]
 800fb72:	4303      	orrs	r3, r0
 800fb74:	3401      	adds	r4, #1
 800fb76:	9304      	str	r3, [sp, #16]
 800fb78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb7c:	482c      	ldr	r0, [pc, #176]	; (800fc30 <_vfiprintf_r+0x250>)
 800fb7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fb82:	2206      	movs	r2, #6
 800fb84:	f7f0 fb2c 	bl	80001e0 <memchr>
 800fb88:	2800      	cmp	r0, #0
 800fb8a:	d03f      	beq.n	800fc0c <_vfiprintf_r+0x22c>
 800fb8c:	4b29      	ldr	r3, [pc, #164]	; (800fc34 <_vfiprintf_r+0x254>)
 800fb8e:	bb1b      	cbnz	r3, 800fbd8 <_vfiprintf_r+0x1f8>
 800fb90:	9b03      	ldr	r3, [sp, #12]
 800fb92:	3307      	adds	r3, #7
 800fb94:	f023 0307 	bic.w	r3, r3, #7
 800fb98:	3308      	adds	r3, #8
 800fb9a:	9303      	str	r3, [sp, #12]
 800fb9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb9e:	443b      	add	r3, r7
 800fba0:	9309      	str	r3, [sp, #36]	; 0x24
 800fba2:	e767      	b.n	800fa74 <_vfiprintf_r+0x94>
 800fba4:	fb0c 3202 	mla	r2, ip, r2, r3
 800fba8:	460c      	mov	r4, r1
 800fbaa:	2001      	movs	r0, #1
 800fbac:	e7a5      	b.n	800fafa <_vfiprintf_r+0x11a>
 800fbae:	2300      	movs	r3, #0
 800fbb0:	3401      	adds	r4, #1
 800fbb2:	9305      	str	r3, [sp, #20]
 800fbb4:	4619      	mov	r1, r3
 800fbb6:	f04f 0c0a 	mov.w	ip, #10
 800fbba:	4620      	mov	r0, r4
 800fbbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fbc0:	3a30      	subs	r2, #48	; 0x30
 800fbc2:	2a09      	cmp	r2, #9
 800fbc4:	d903      	bls.n	800fbce <_vfiprintf_r+0x1ee>
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d0c5      	beq.n	800fb56 <_vfiprintf_r+0x176>
 800fbca:	9105      	str	r1, [sp, #20]
 800fbcc:	e7c3      	b.n	800fb56 <_vfiprintf_r+0x176>
 800fbce:	fb0c 2101 	mla	r1, ip, r1, r2
 800fbd2:	4604      	mov	r4, r0
 800fbd4:	2301      	movs	r3, #1
 800fbd6:	e7f0      	b.n	800fbba <_vfiprintf_r+0x1da>
 800fbd8:	ab03      	add	r3, sp, #12
 800fbda:	9300      	str	r3, [sp, #0]
 800fbdc:	462a      	mov	r2, r5
 800fbde:	4b16      	ldr	r3, [pc, #88]	; (800fc38 <_vfiprintf_r+0x258>)
 800fbe0:	a904      	add	r1, sp, #16
 800fbe2:	4630      	mov	r0, r6
 800fbe4:	f7fb ffe6 	bl	800bbb4 <_printf_float>
 800fbe8:	4607      	mov	r7, r0
 800fbea:	1c78      	adds	r0, r7, #1
 800fbec:	d1d6      	bne.n	800fb9c <_vfiprintf_r+0x1bc>
 800fbee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fbf0:	07d9      	lsls	r1, r3, #31
 800fbf2:	d405      	bmi.n	800fc00 <_vfiprintf_r+0x220>
 800fbf4:	89ab      	ldrh	r3, [r5, #12]
 800fbf6:	059a      	lsls	r2, r3, #22
 800fbf8:	d402      	bmi.n	800fc00 <_vfiprintf_r+0x220>
 800fbfa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fbfc:	f000 faa1 	bl	8010142 <__retarget_lock_release_recursive>
 800fc00:	89ab      	ldrh	r3, [r5, #12]
 800fc02:	065b      	lsls	r3, r3, #25
 800fc04:	f53f af12 	bmi.w	800fa2c <_vfiprintf_r+0x4c>
 800fc08:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fc0a:	e711      	b.n	800fa30 <_vfiprintf_r+0x50>
 800fc0c:	ab03      	add	r3, sp, #12
 800fc0e:	9300      	str	r3, [sp, #0]
 800fc10:	462a      	mov	r2, r5
 800fc12:	4b09      	ldr	r3, [pc, #36]	; (800fc38 <_vfiprintf_r+0x258>)
 800fc14:	a904      	add	r1, sp, #16
 800fc16:	4630      	mov	r0, r6
 800fc18:	f7fc fa70 	bl	800c0fc <_printf_i>
 800fc1c:	e7e4      	b.n	800fbe8 <_vfiprintf_r+0x208>
 800fc1e:	bf00      	nop
 800fc20:	0802394c 	.word	0x0802394c
 800fc24:	0802396c 	.word	0x0802396c
 800fc28:	0802392c 	.word	0x0802392c
 800fc2c:	080238dc 	.word	0x080238dc
 800fc30:	080238e6 	.word	0x080238e6
 800fc34:	0800bbb5 	.word	0x0800bbb5
 800fc38:	0800f9bd 	.word	0x0800f9bd
 800fc3c:	080238e2 	.word	0x080238e2

0800fc40 <__swbuf_r>:
 800fc40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc42:	460e      	mov	r6, r1
 800fc44:	4614      	mov	r4, r2
 800fc46:	4605      	mov	r5, r0
 800fc48:	b118      	cbz	r0, 800fc52 <__swbuf_r+0x12>
 800fc4a:	6983      	ldr	r3, [r0, #24]
 800fc4c:	b90b      	cbnz	r3, 800fc52 <__swbuf_r+0x12>
 800fc4e:	f000 f9d9 	bl	8010004 <__sinit>
 800fc52:	4b21      	ldr	r3, [pc, #132]	; (800fcd8 <__swbuf_r+0x98>)
 800fc54:	429c      	cmp	r4, r3
 800fc56:	d12b      	bne.n	800fcb0 <__swbuf_r+0x70>
 800fc58:	686c      	ldr	r4, [r5, #4]
 800fc5a:	69a3      	ldr	r3, [r4, #24]
 800fc5c:	60a3      	str	r3, [r4, #8]
 800fc5e:	89a3      	ldrh	r3, [r4, #12]
 800fc60:	071a      	lsls	r2, r3, #28
 800fc62:	d52f      	bpl.n	800fcc4 <__swbuf_r+0x84>
 800fc64:	6923      	ldr	r3, [r4, #16]
 800fc66:	b36b      	cbz	r3, 800fcc4 <__swbuf_r+0x84>
 800fc68:	6923      	ldr	r3, [r4, #16]
 800fc6a:	6820      	ldr	r0, [r4, #0]
 800fc6c:	1ac0      	subs	r0, r0, r3
 800fc6e:	6963      	ldr	r3, [r4, #20]
 800fc70:	b2f6      	uxtb	r6, r6
 800fc72:	4283      	cmp	r3, r0
 800fc74:	4637      	mov	r7, r6
 800fc76:	dc04      	bgt.n	800fc82 <__swbuf_r+0x42>
 800fc78:	4621      	mov	r1, r4
 800fc7a:	4628      	mov	r0, r5
 800fc7c:	f000 f92e 	bl	800fedc <_fflush_r>
 800fc80:	bb30      	cbnz	r0, 800fcd0 <__swbuf_r+0x90>
 800fc82:	68a3      	ldr	r3, [r4, #8]
 800fc84:	3b01      	subs	r3, #1
 800fc86:	60a3      	str	r3, [r4, #8]
 800fc88:	6823      	ldr	r3, [r4, #0]
 800fc8a:	1c5a      	adds	r2, r3, #1
 800fc8c:	6022      	str	r2, [r4, #0]
 800fc8e:	701e      	strb	r6, [r3, #0]
 800fc90:	6963      	ldr	r3, [r4, #20]
 800fc92:	3001      	adds	r0, #1
 800fc94:	4283      	cmp	r3, r0
 800fc96:	d004      	beq.n	800fca2 <__swbuf_r+0x62>
 800fc98:	89a3      	ldrh	r3, [r4, #12]
 800fc9a:	07db      	lsls	r3, r3, #31
 800fc9c:	d506      	bpl.n	800fcac <__swbuf_r+0x6c>
 800fc9e:	2e0a      	cmp	r6, #10
 800fca0:	d104      	bne.n	800fcac <__swbuf_r+0x6c>
 800fca2:	4621      	mov	r1, r4
 800fca4:	4628      	mov	r0, r5
 800fca6:	f000 f919 	bl	800fedc <_fflush_r>
 800fcaa:	b988      	cbnz	r0, 800fcd0 <__swbuf_r+0x90>
 800fcac:	4638      	mov	r0, r7
 800fcae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fcb0:	4b0a      	ldr	r3, [pc, #40]	; (800fcdc <__swbuf_r+0x9c>)
 800fcb2:	429c      	cmp	r4, r3
 800fcb4:	d101      	bne.n	800fcba <__swbuf_r+0x7a>
 800fcb6:	68ac      	ldr	r4, [r5, #8]
 800fcb8:	e7cf      	b.n	800fc5a <__swbuf_r+0x1a>
 800fcba:	4b09      	ldr	r3, [pc, #36]	; (800fce0 <__swbuf_r+0xa0>)
 800fcbc:	429c      	cmp	r4, r3
 800fcbe:	bf08      	it	eq
 800fcc0:	68ec      	ldreq	r4, [r5, #12]
 800fcc2:	e7ca      	b.n	800fc5a <__swbuf_r+0x1a>
 800fcc4:	4621      	mov	r1, r4
 800fcc6:	4628      	mov	r0, r5
 800fcc8:	f000 f80c 	bl	800fce4 <__swsetup_r>
 800fccc:	2800      	cmp	r0, #0
 800fcce:	d0cb      	beq.n	800fc68 <__swbuf_r+0x28>
 800fcd0:	f04f 37ff 	mov.w	r7, #4294967295
 800fcd4:	e7ea      	b.n	800fcac <__swbuf_r+0x6c>
 800fcd6:	bf00      	nop
 800fcd8:	0802394c 	.word	0x0802394c
 800fcdc:	0802396c 	.word	0x0802396c
 800fce0:	0802392c 	.word	0x0802392c

0800fce4 <__swsetup_r>:
 800fce4:	4b32      	ldr	r3, [pc, #200]	; (800fdb0 <__swsetup_r+0xcc>)
 800fce6:	b570      	push	{r4, r5, r6, lr}
 800fce8:	681d      	ldr	r5, [r3, #0]
 800fcea:	4606      	mov	r6, r0
 800fcec:	460c      	mov	r4, r1
 800fcee:	b125      	cbz	r5, 800fcfa <__swsetup_r+0x16>
 800fcf0:	69ab      	ldr	r3, [r5, #24]
 800fcf2:	b913      	cbnz	r3, 800fcfa <__swsetup_r+0x16>
 800fcf4:	4628      	mov	r0, r5
 800fcf6:	f000 f985 	bl	8010004 <__sinit>
 800fcfa:	4b2e      	ldr	r3, [pc, #184]	; (800fdb4 <__swsetup_r+0xd0>)
 800fcfc:	429c      	cmp	r4, r3
 800fcfe:	d10f      	bne.n	800fd20 <__swsetup_r+0x3c>
 800fd00:	686c      	ldr	r4, [r5, #4]
 800fd02:	89a3      	ldrh	r3, [r4, #12]
 800fd04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fd08:	0719      	lsls	r1, r3, #28
 800fd0a:	d42c      	bmi.n	800fd66 <__swsetup_r+0x82>
 800fd0c:	06dd      	lsls	r5, r3, #27
 800fd0e:	d411      	bmi.n	800fd34 <__swsetup_r+0x50>
 800fd10:	2309      	movs	r3, #9
 800fd12:	6033      	str	r3, [r6, #0]
 800fd14:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fd18:	81a3      	strh	r3, [r4, #12]
 800fd1a:	f04f 30ff 	mov.w	r0, #4294967295
 800fd1e:	e03e      	b.n	800fd9e <__swsetup_r+0xba>
 800fd20:	4b25      	ldr	r3, [pc, #148]	; (800fdb8 <__swsetup_r+0xd4>)
 800fd22:	429c      	cmp	r4, r3
 800fd24:	d101      	bne.n	800fd2a <__swsetup_r+0x46>
 800fd26:	68ac      	ldr	r4, [r5, #8]
 800fd28:	e7eb      	b.n	800fd02 <__swsetup_r+0x1e>
 800fd2a:	4b24      	ldr	r3, [pc, #144]	; (800fdbc <__swsetup_r+0xd8>)
 800fd2c:	429c      	cmp	r4, r3
 800fd2e:	bf08      	it	eq
 800fd30:	68ec      	ldreq	r4, [r5, #12]
 800fd32:	e7e6      	b.n	800fd02 <__swsetup_r+0x1e>
 800fd34:	0758      	lsls	r0, r3, #29
 800fd36:	d512      	bpl.n	800fd5e <__swsetup_r+0x7a>
 800fd38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fd3a:	b141      	cbz	r1, 800fd4e <__swsetup_r+0x6a>
 800fd3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fd40:	4299      	cmp	r1, r3
 800fd42:	d002      	beq.n	800fd4a <__swsetup_r+0x66>
 800fd44:	4630      	mov	r0, r6
 800fd46:	f7ff fb25 	bl	800f394 <_free_r>
 800fd4a:	2300      	movs	r3, #0
 800fd4c:	6363      	str	r3, [r4, #52]	; 0x34
 800fd4e:	89a3      	ldrh	r3, [r4, #12]
 800fd50:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fd54:	81a3      	strh	r3, [r4, #12]
 800fd56:	2300      	movs	r3, #0
 800fd58:	6063      	str	r3, [r4, #4]
 800fd5a:	6923      	ldr	r3, [r4, #16]
 800fd5c:	6023      	str	r3, [r4, #0]
 800fd5e:	89a3      	ldrh	r3, [r4, #12]
 800fd60:	f043 0308 	orr.w	r3, r3, #8
 800fd64:	81a3      	strh	r3, [r4, #12]
 800fd66:	6923      	ldr	r3, [r4, #16]
 800fd68:	b94b      	cbnz	r3, 800fd7e <__swsetup_r+0x9a>
 800fd6a:	89a3      	ldrh	r3, [r4, #12]
 800fd6c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fd70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fd74:	d003      	beq.n	800fd7e <__swsetup_r+0x9a>
 800fd76:	4621      	mov	r1, r4
 800fd78:	4630      	mov	r0, r6
 800fd7a:	f000 fa09 	bl	8010190 <__smakebuf_r>
 800fd7e:	89a0      	ldrh	r0, [r4, #12]
 800fd80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fd84:	f010 0301 	ands.w	r3, r0, #1
 800fd88:	d00a      	beq.n	800fda0 <__swsetup_r+0xbc>
 800fd8a:	2300      	movs	r3, #0
 800fd8c:	60a3      	str	r3, [r4, #8]
 800fd8e:	6963      	ldr	r3, [r4, #20]
 800fd90:	425b      	negs	r3, r3
 800fd92:	61a3      	str	r3, [r4, #24]
 800fd94:	6923      	ldr	r3, [r4, #16]
 800fd96:	b943      	cbnz	r3, 800fdaa <__swsetup_r+0xc6>
 800fd98:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fd9c:	d1ba      	bne.n	800fd14 <__swsetup_r+0x30>
 800fd9e:	bd70      	pop	{r4, r5, r6, pc}
 800fda0:	0781      	lsls	r1, r0, #30
 800fda2:	bf58      	it	pl
 800fda4:	6963      	ldrpl	r3, [r4, #20]
 800fda6:	60a3      	str	r3, [r4, #8]
 800fda8:	e7f4      	b.n	800fd94 <__swsetup_r+0xb0>
 800fdaa:	2000      	movs	r0, #0
 800fdac:	e7f7      	b.n	800fd9e <__swsetup_r+0xba>
 800fdae:	bf00      	nop
 800fdb0:	2000000c 	.word	0x2000000c
 800fdb4:	0802394c 	.word	0x0802394c
 800fdb8:	0802396c 	.word	0x0802396c
 800fdbc:	0802392c 	.word	0x0802392c

0800fdc0 <abort>:
 800fdc0:	b508      	push	{r3, lr}
 800fdc2:	2006      	movs	r0, #6
 800fdc4:	f000 fa54 	bl	8010270 <raise>
 800fdc8:	2001      	movs	r0, #1
 800fdca:	f7f4 fc05 	bl	80045d8 <_exit>
	...

0800fdd0 <__sflush_r>:
 800fdd0:	898a      	ldrh	r2, [r1, #12]
 800fdd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdd6:	4605      	mov	r5, r0
 800fdd8:	0710      	lsls	r0, r2, #28
 800fdda:	460c      	mov	r4, r1
 800fddc:	d458      	bmi.n	800fe90 <__sflush_r+0xc0>
 800fdde:	684b      	ldr	r3, [r1, #4]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	dc05      	bgt.n	800fdf0 <__sflush_r+0x20>
 800fde4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	dc02      	bgt.n	800fdf0 <__sflush_r+0x20>
 800fdea:	2000      	movs	r0, #0
 800fdec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdf0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fdf2:	2e00      	cmp	r6, #0
 800fdf4:	d0f9      	beq.n	800fdea <__sflush_r+0x1a>
 800fdf6:	2300      	movs	r3, #0
 800fdf8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fdfc:	682f      	ldr	r7, [r5, #0]
 800fdfe:	602b      	str	r3, [r5, #0]
 800fe00:	d032      	beq.n	800fe68 <__sflush_r+0x98>
 800fe02:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fe04:	89a3      	ldrh	r3, [r4, #12]
 800fe06:	075a      	lsls	r2, r3, #29
 800fe08:	d505      	bpl.n	800fe16 <__sflush_r+0x46>
 800fe0a:	6863      	ldr	r3, [r4, #4]
 800fe0c:	1ac0      	subs	r0, r0, r3
 800fe0e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fe10:	b10b      	cbz	r3, 800fe16 <__sflush_r+0x46>
 800fe12:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fe14:	1ac0      	subs	r0, r0, r3
 800fe16:	2300      	movs	r3, #0
 800fe18:	4602      	mov	r2, r0
 800fe1a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fe1c:	6a21      	ldr	r1, [r4, #32]
 800fe1e:	4628      	mov	r0, r5
 800fe20:	47b0      	blx	r6
 800fe22:	1c43      	adds	r3, r0, #1
 800fe24:	89a3      	ldrh	r3, [r4, #12]
 800fe26:	d106      	bne.n	800fe36 <__sflush_r+0x66>
 800fe28:	6829      	ldr	r1, [r5, #0]
 800fe2a:	291d      	cmp	r1, #29
 800fe2c:	d82c      	bhi.n	800fe88 <__sflush_r+0xb8>
 800fe2e:	4a2a      	ldr	r2, [pc, #168]	; (800fed8 <__sflush_r+0x108>)
 800fe30:	40ca      	lsrs	r2, r1
 800fe32:	07d6      	lsls	r6, r2, #31
 800fe34:	d528      	bpl.n	800fe88 <__sflush_r+0xb8>
 800fe36:	2200      	movs	r2, #0
 800fe38:	6062      	str	r2, [r4, #4]
 800fe3a:	04d9      	lsls	r1, r3, #19
 800fe3c:	6922      	ldr	r2, [r4, #16]
 800fe3e:	6022      	str	r2, [r4, #0]
 800fe40:	d504      	bpl.n	800fe4c <__sflush_r+0x7c>
 800fe42:	1c42      	adds	r2, r0, #1
 800fe44:	d101      	bne.n	800fe4a <__sflush_r+0x7a>
 800fe46:	682b      	ldr	r3, [r5, #0]
 800fe48:	b903      	cbnz	r3, 800fe4c <__sflush_r+0x7c>
 800fe4a:	6560      	str	r0, [r4, #84]	; 0x54
 800fe4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fe4e:	602f      	str	r7, [r5, #0]
 800fe50:	2900      	cmp	r1, #0
 800fe52:	d0ca      	beq.n	800fdea <__sflush_r+0x1a>
 800fe54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fe58:	4299      	cmp	r1, r3
 800fe5a:	d002      	beq.n	800fe62 <__sflush_r+0x92>
 800fe5c:	4628      	mov	r0, r5
 800fe5e:	f7ff fa99 	bl	800f394 <_free_r>
 800fe62:	2000      	movs	r0, #0
 800fe64:	6360      	str	r0, [r4, #52]	; 0x34
 800fe66:	e7c1      	b.n	800fdec <__sflush_r+0x1c>
 800fe68:	6a21      	ldr	r1, [r4, #32]
 800fe6a:	2301      	movs	r3, #1
 800fe6c:	4628      	mov	r0, r5
 800fe6e:	47b0      	blx	r6
 800fe70:	1c41      	adds	r1, r0, #1
 800fe72:	d1c7      	bne.n	800fe04 <__sflush_r+0x34>
 800fe74:	682b      	ldr	r3, [r5, #0]
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d0c4      	beq.n	800fe04 <__sflush_r+0x34>
 800fe7a:	2b1d      	cmp	r3, #29
 800fe7c:	d001      	beq.n	800fe82 <__sflush_r+0xb2>
 800fe7e:	2b16      	cmp	r3, #22
 800fe80:	d101      	bne.n	800fe86 <__sflush_r+0xb6>
 800fe82:	602f      	str	r7, [r5, #0]
 800fe84:	e7b1      	b.n	800fdea <__sflush_r+0x1a>
 800fe86:	89a3      	ldrh	r3, [r4, #12]
 800fe88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fe8c:	81a3      	strh	r3, [r4, #12]
 800fe8e:	e7ad      	b.n	800fdec <__sflush_r+0x1c>
 800fe90:	690f      	ldr	r7, [r1, #16]
 800fe92:	2f00      	cmp	r7, #0
 800fe94:	d0a9      	beq.n	800fdea <__sflush_r+0x1a>
 800fe96:	0793      	lsls	r3, r2, #30
 800fe98:	680e      	ldr	r6, [r1, #0]
 800fe9a:	bf08      	it	eq
 800fe9c:	694b      	ldreq	r3, [r1, #20]
 800fe9e:	600f      	str	r7, [r1, #0]
 800fea0:	bf18      	it	ne
 800fea2:	2300      	movne	r3, #0
 800fea4:	eba6 0807 	sub.w	r8, r6, r7
 800fea8:	608b      	str	r3, [r1, #8]
 800feaa:	f1b8 0f00 	cmp.w	r8, #0
 800feae:	dd9c      	ble.n	800fdea <__sflush_r+0x1a>
 800feb0:	6a21      	ldr	r1, [r4, #32]
 800feb2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800feb4:	4643      	mov	r3, r8
 800feb6:	463a      	mov	r2, r7
 800feb8:	4628      	mov	r0, r5
 800feba:	47b0      	blx	r6
 800febc:	2800      	cmp	r0, #0
 800febe:	dc06      	bgt.n	800fece <__sflush_r+0xfe>
 800fec0:	89a3      	ldrh	r3, [r4, #12]
 800fec2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fec6:	81a3      	strh	r3, [r4, #12]
 800fec8:	f04f 30ff 	mov.w	r0, #4294967295
 800fecc:	e78e      	b.n	800fdec <__sflush_r+0x1c>
 800fece:	4407      	add	r7, r0
 800fed0:	eba8 0800 	sub.w	r8, r8, r0
 800fed4:	e7e9      	b.n	800feaa <__sflush_r+0xda>
 800fed6:	bf00      	nop
 800fed8:	20400001 	.word	0x20400001

0800fedc <_fflush_r>:
 800fedc:	b538      	push	{r3, r4, r5, lr}
 800fede:	690b      	ldr	r3, [r1, #16]
 800fee0:	4605      	mov	r5, r0
 800fee2:	460c      	mov	r4, r1
 800fee4:	b913      	cbnz	r3, 800feec <_fflush_r+0x10>
 800fee6:	2500      	movs	r5, #0
 800fee8:	4628      	mov	r0, r5
 800feea:	bd38      	pop	{r3, r4, r5, pc}
 800feec:	b118      	cbz	r0, 800fef6 <_fflush_r+0x1a>
 800feee:	6983      	ldr	r3, [r0, #24]
 800fef0:	b90b      	cbnz	r3, 800fef6 <_fflush_r+0x1a>
 800fef2:	f000 f887 	bl	8010004 <__sinit>
 800fef6:	4b14      	ldr	r3, [pc, #80]	; (800ff48 <_fflush_r+0x6c>)
 800fef8:	429c      	cmp	r4, r3
 800fefa:	d11b      	bne.n	800ff34 <_fflush_r+0x58>
 800fefc:	686c      	ldr	r4, [r5, #4]
 800fefe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d0ef      	beq.n	800fee6 <_fflush_r+0xa>
 800ff06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ff08:	07d0      	lsls	r0, r2, #31
 800ff0a:	d404      	bmi.n	800ff16 <_fflush_r+0x3a>
 800ff0c:	0599      	lsls	r1, r3, #22
 800ff0e:	d402      	bmi.n	800ff16 <_fflush_r+0x3a>
 800ff10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ff12:	f000 f915 	bl	8010140 <__retarget_lock_acquire_recursive>
 800ff16:	4628      	mov	r0, r5
 800ff18:	4621      	mov	r1, r4
 800ff1a:	f7ff ff59 	bl	800fdd0 <__sflush_r>
 800ff1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ff20:	07da      	lsls	r2, r3, #31
 800ff22:	4605      	mov	r5, r0
 800ff24:	d4e0      	bmi.n	800fee8 <_fflush_r+0xc>
 800ff26:	89a3      	ldrh	r3, [r4, #12]
 800ff28:	059b      	lsls	r3, r3, #22
 800ff2a:	d4dd      	bmi.n	800fee8 <_fflush_r+0xc>
 800ff2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ff2e:	f000 f908 	bl	8010142 <__retarget_lock_release_recursive>
 800ff32:	e7d9      	b.n	800fee8 <_fflush_r+0xc>
 800ff34:	4b05      	ldr	r3, [pc, #20]	; (800ff4c <_fflush_r+0x70>)
 800ff36:	429c      	cmp	r4, r3
 800ff38:	d101      	bne.n	800ff3e <_fflush_r+0x62>
 800ff3a:	68ac      	ldr	r4, [r5, #8]
 800ff3c:	e7df      	b.n	800fefe <_fflush_r+0x22>
 800ff3e:	4b04      	ldr	r3, [pc, #16]	; (800ff50 <_fflush_r+0x74>)
 800ff40:	429c      	cmp	r4, r3
 800ff42:	bf08      	it	eq
 800ff44:	68ec      	ldreq	r4, [r5, #12]
 800ff46:	e7da      	b.n	800fefe <_fflush_r+0x22>
 800ff48:	0802394c 	.word	0x0802394c
 800ff4c:	0802396c 	.word	0x0802396c
 800ff50:	0802392c 	.word	0x0802392c

0800ff54 <std>:
 800ff54:	2300      	movs	r3, #0
 800ff56:	b510      	push	{r4, lr}
 800ff58:	4604      	mov	r4, r0
 800ff5a:	e9c0 3300 	strd	r3, r3, [r0]
 800ff5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ff62:	6083      	str	r3, [r0, #8]
 800ff64:	8181      	strh	r1, [r0, #12]
 800ff66:	6643      	str	r3, [r0, #100]	; 0x64
 800ff68:	81c2      	strh	r2, [r0, #14]
 800ff6a:	6183      	str	r3, [r0, #24]
 800ff6c:	4619      	mov	r1, r3
 800ff6e:	2208      	movs	r2, #8
 800ff70:	305c      	adds	r0, #92	; 0x5c
 800ff72:	f7fb fd77 	bl	800ba64 <memset>
 800ff76:	4b05      	ldr	r3, [pc, #20]	; (800ff8c <std+0x38>)
 800ff78:	6263      	str	r3, [r4, #36]	; 0x24
 800ff7a:	4b05      	ldr	r3, [pc, #20]	; (800ff90 <std+0x3c>)
 800ff7c:	62a3      	str	r3, [r4, #40]	; 0x28
 800ff7e:	4b05      	ldr	r3, [pc, #20]	; (800ff94 <std+0x40>)
 800ff80:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ff82:	4b05      	ldr	r3, [pc, #20]	; (800ff98 <std+0x44>)
 800ff84:	6224      	str	r4, [r4, #32]
 800ff86:	6323      	str	r3, [r4, #48]	; 0x30
 800ff88:	bd10      	pop	{r4, pc}
 800ff8a:	bf00      	nop
 800ff8c:	080102a9 	.word	0x080102a9
 800ff90:	080102cb 	.word	0x080102cb
 800ff94:	08010303 	.word	0x08010303
 800ff98:	08010327 	.word	0x08010327

0800ff9c <_cleanup_r>:
 800ff9c:	4901      	ldr	r1, [pc, #4]	; (800ffa4 <_cleanup_r+0x8>)
 800ff9e:	f000 b8af 	b.w	8010100 <_fwalk_reent>
 800ffa2:	bf00      	nop
 800ffa4:	0800fedd 	.word	0x0800fedd

0800ffa8 <__sfmoreglue>:
 800ffa8:	b570      	push	{r4, r5, r6, lr}
 800ffaa:	2268      	movs	r2, #104	; 0x68
 800ffac:	1e4d      	subs	r5, r1, #1
 800ffae:	4355      	muls	r5, r2
 800ffb0:	460e      	mov	r6, r1
 800ffb2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ffb6:	f7ff fa59 	bl	800f46c <_malloc_r>
 800ffba:	4604      	mov	r4, r0
 800ffbc:	b140      	cbz	r0, 800ffd0 <__sfmoreglue+0x28>
 800ffbe:	2100      	movs	r1, #0
 800ffc0:	e9c0 1600 	strd	r1, r6, [r0]
 800ffc4:	300c      	adds	r0, #12
 800ffc6:	60a0      	str	r0, [r4, #8]
 800ffc8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ffcc:	f7fb fd4a 	bl	800ba64 <memset>
 800ffd0:	4620      	mov	r0, r4
 800ffd2:	bd70      	pop	{r4, r5, r6, pc}

0800ffd4 <__sfp_lock_acquire>:
 800ffd4:	4801      	ldr	r0, [pc, #4]	; (800ffdc <__sfp_lock_acquire+0x8>)
 800ffd6:	f000 b8b3 	b.w	8010140 <__retarget_lock_acquire_recursive>
 800ffda:	bf00      	nop
 800ffdc:	200048d1 	.word	0x200048d1

0800ffe0 <__sfp_lock_release>:
 800ffe0:	4801      	ldr	r0, [pc, #4]	; (800ffe8 <__sfp_lock_release+0x8>)
 800ffe2:	f000 b8ae 	b.w	8010142 <__retarget_lock_release_recursive>
 800ffe6:	bf00      	nop
 800ffe8:	200048d1 	.word	0x200048d1

0800ffec <__sinit_lock_acquire>:
 800ffec:	4801      	ldr	r0, [pc, #4]	; (800fff4 <__sinit_lock_acquire+0x8>)
 800ffee:	f000 b8a7 	b.w	8010140 <__retarget_lock_acquire_recursive>
 800fff2:	bf00      	nop
 800fff4:	200048d2 	.word	0x200048d2

0800fff8 <__sinit_lock_release>:
 800fff8:	4801      	ldr	r0, [pc, #4]	; (8010000 <__sinit_lock_release+0x8>)
 800fffa:	f000 b8a2 	b.w	8010142 <__retarget_lock_release_recursive>
 800fffe:	bf00      	nop
 8010000:	200048d2 	.word	0x200048d2

08010004 <__sinit>:
 8010004:	b510      	push	{r4, lr}
 8010006:	4604      	mov	r4, r0
 8010008:	f7ff fff0 	bl	800ffec <__sinit_lock_acquire>
 801000c:	69a3      	ldr	r3, [r4, #24]
 801000e:	b11b      	cbz	r3, 8010018 <__sinit+0x14>
 8010010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010014:	f7ff bff0 	b.w	800fff8 <__sinit_lock_release>
 8010018:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801001c:	6523      	str	r3, [r4, #80]	; 0x50
 801001e:	4b13      	ldr	r3, [pc, #76]	; (801006c <__sinit+0x68>)
 8010020:	4a13      	ldr	r2, [pc, #76]	; (8010070 <__sinit+0x6c>)
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	62a2      	str	r2, [r4, #40]	; 0x28
 8010026:	42a3      	cmp	r3, r4
 8010028:	bf04      	itt	eq
 801002a:	2301      	moveq	r3, #1
 801002c:	61a3      	streq	r3, [r4, #24]
 801002e:	4620      	mov	r0, r4
 8010030:	f000 f820 	bl	8010074 <__sfp>
 8010034:	6060      	str	r0, [r4, #4]
 8010036:	4620      	mov	r0, r4
 8010038:	f000 f81c 	bl	8010074 <__sfp>
 801003c:	60a0      	str	r0, [r4, #8]
 801003e:	4620      	mov	r0, r4
 8010040:	f000 f818 	bl	8010074 <__sfp>
 8010044:	2200      	movs	r2, #0
 8010046:	60e0      	str	r0, [r4, #12]
 8010048:	2104      	movs	r1, #4
 801004a:	6860      	ldr	r0, [r4, #4]
 801004c:	f7ff ff82 	bl	800ff54 <std>
 8010050:	68a0      	ldr	r0, [r4, #8]
 8010052:	2201      	movs	r2, #1
 8010054:	2109      	movs	r1, #9
 8010056:	f7ff ff7d 	bl	800ff54 <std>
 801005a:	68e0      	ldr	r0, [r4, #12]
 801005c:	2202      	movs	r2, #2
 801005e:	2112      	movs	r1, #18
 8010060:	f7ff ff78 	bl	800ff54 <std>
 8010064:	2301      	movs	r3, #1
 8010066:	61a3      	str	r3, [r4, #24]
 8010068:	e7d2      	b.n	8010010 <__sinit+0xc>
 801006a:	bf00      	nop
 801006c:	080234e8 	.word	0x080234e8
 8010070:	0800ff9d 	.word	0x0800ff9d

08010074 <__sfp>:
 8010074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010076:	4607      	mov	r7, r0
 8010078:	f7ff ffac 	bl	800ffd4 <__sfp_lock_acquire>
 801007c:	4b1e      	ldr	r3, [pc, #120]	; (80100f8 <__sfp+0x84>)
 801007e:	681e      	ldr	r6, [r3, #0]
 8010080:	69b3      	ldr	r3, [r6, #24]
 8010082:	b913      	cbnz	r3, 801008a <__sfp+0x16>
 8010084:	4630      	mov	r0, r6
 8010086:	f7ff ffbd 	bl	8010004 <__sinit>
 801008a:	3648      	adds	r6, #72	; 0x48
 801008c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010090:	3b01      	subs	r3, #1
 8010092:	d503      	bpl.n	801009c <__sfp+0x28>
 8010094:	6833      	ldr	r3, [r6, #0]
 8010096:	b30b      	cbz	r3, 80100dc <__sfp+0x68>
 8010098:	6836      	ldr	r6, [r6, #0]
 801009a:	e7f7      	b.n	801008c <__sfp+0x18>
 801009c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80100a0:	b9d5      	cbnz	r5, 80100d8 <__sfp+0x64>
 80100a2:	4b16      	ldr	r3, [pc, #88]	; (80100fc <__sfp+0x88>)
 80100a4:	60e3      	str	r3, [r4, #12]
 80100a6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80100aa:	6665      	str	r5, [r4, #100]	; 0x64
 80100ac:	f000 f847 	bl	801013e <__retarget_lock_init_recursive>
 80100b0:	f7ff ff96 	bl	800ffe0 <__sfp_lock_release>
 80100b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80100b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80100bc:	6025      	str	r5, [r4, #0]
 80100be:	61a5      	str	r5, [r4, #24]
 80100c0:	2208      	movs	r2, #8
 80100c2:	4629      	mov	r1, r5
 80100c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80100c8:	f7fb fccc 	bl	800ba64 <memset>
 80100cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80100d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80100d4:	4620      	mov	r0, r4
 80100d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80100d8:	3468      	adds	r4, #104	; 0x68
 80100da:	e7d9      	b.n	8010090 <__sfp+0x1c>
 80100dc:	2104      	movs	r1, #4
 80100de:	4638      	mov	r0, r7
 80100e0:	f7ff ff62 	bl	800ffa8 <__sfmoreglue>
 80100e4:	4604      	mov	r4, r0
 80100e6:	6030      	str	r0, [r6, #0]
 80100e8:	2800      	cmp	r0, #0
 80100ea:	d1d5      	bne.n	8010098 <__sfp+0x24>
 80100ec:	f7ff ff78 	bl	800ffe0 <__sfp_lock_release>
 80100f0:	230c      	movs	r3, #12
 80100f2:	603b      	str	r3, [r7, #0]
 80100f4:	e7ee      	b.n	80100d4 <__sfp+0x60>
 80100f6:	bf00      	nop
 80100f8:	080234e8 	.word	0x080234e8
 80100fc:	ffff0001 	.word	0xffff0001

08010100 <_fwalk_reent>:
 8010100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010104:	4606      	mov	r6, r0
 8010106:	4688      	mov	r8, r1
 8010108:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801010c:	2700      	movs	r7, #0
 801010e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010112:	f1b9 0901 	subs.w	r9, r9, #1
 8010116:	d505      	bpl.n	8010124 <_fwalk_reent+0x24>
 8010118:	6824      	ldr	r4, [r4, #0]
 801011a:	2c00      	cmp	r4, #0
 801011c:	d1f7      	bne.n	801010e <_fwalk_reent+0xe>
 801011e:	4638      	mov	r0, r7
 8010120:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010124:	89ab      	ldrh	r3, [r5, #12]
 8010126:	2b01      	cmp	r3, #1
 8010128:	d907      	bls.n	801013a <_fwalk_reent+0x3a>
 801012a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801012e:	3301      	adds	r3, #1
 8010130:	d003      	beq.n	801013a <_fwalk_reent+0x3a>
 8010132:	4629      	mov	r1, r5
 8010134:	4630      	mov	r0, r6
 8010136:	47c0      	blx	r8
 8010138:	4307      	orrs	r7, r0
 801013a:	3568      	adds	r5, #104	; 0x68
 801013c:	e7e9      	b.n	8010112 <_fwalk_reent+0x12>

0801013e <__retarget_lock_init_recursive>:
 801013e:	4770      	bx	lr

08010140 <__retarget_lock_acquire_recursive>:
 8010140:	4770      	bx	lr

08010142 <__retarget_lock_release_recursive>:
 8010142:	4770      	bx	lr

08010144 <__swhatbuf_r>:
 8010144:	b570      	push	{r4, r5, r6, lr}
 8010146:	460e      	mov	r6, r1
 8010148:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801014c:	2900      	cmp	r1, #0
 801014e:	b096      	sub	sp, #88	; 0x58
 8010150:	4614      	mov	r4, r2
 8010152:	461d      	mov	r5, r3
 8010154:	da08      	bge.n	8010168 <__swhatbuf_r+0x24>
 8010156:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801015a:	2200      	movs	r2, #0
 801015c:	602a      	str	r2, [r5, #0]
 801015e:	061a      	lsls	r2, r3, #24
 8010160:	d410      	bmi.n	8010184 <__swhatbuf_r+0x40>
 8010162:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010166:	e00e      	b.n	8010186 <__swhatbuf_r+0x42>
 8010168:	466a      	mov	r2, sp
 801016a:	f000 f903 	bl	8010374 <_fstat_r>
 801016e:	2800      	cmp	r0, #0
 8010170:	dbf1      	blt.n	8010156 <__swhatbuf_r+0x12>
 8010172:	9a01      	ldr	r2, [sp, #4]
 8010174:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010178:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801017c:	425a      	negs	r2, r3
 801017e:	415a      	adcs	r2, r3
 8010180:	602a      	str	r2, [r5, #0]
 8010182:	e7ee      	b.n	8010162 <__swhatbuf_r+0x1e>
 8010184:	2340      	movs	r3, #64	; 0x40
 8010186:	2000      	movs	r0, #0
 8010188:	6023      	str	r3, [r4, #0]
 801018a:	b016      	add	sp, #88	; 0x58
 801018c:	bd70      	pop	{r4, r5, r6, pc}
	...

08010190 <__smakebuf_r>:
 8010190:	898b      	ldrh	r3, [r1, #12]
 8010192:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010194:	079d      	lsls	r5, r3, #30
 8010196:	4606      	mov	r6, r0
 8010198:	460c      	mov	r4, r1
 801019a:	d507      	bpl.n	80101ac <__smakebuf_r+0x1c>
 801019c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80101a0:	6023      	str	r3, [r4, #0]
 80101a2:	6123      	str	r3, [r4, #16]
 80101a4:	2301      	movs	r3, #1
 80101a6:	6163      	str	r3, [r4, #20]
 80101a8:	b002      	add	sp, #8
 80101aa:	bd70      	pop	{r4, r5, r6, pc}
 80101ac:	ab01      	add	r3, sp, #4
 80101ae:	466a      	mov	r2, sp
 80101b0:	f7ff ffc8 	bl	8010144 <__swhatbuf_r>
 80101b4:	9900      	ldr	r1, [sp, #0]
 80101b6:	4605      	mov	r5, r0
 80101b8:	4630      	mov	r0, r6
 80101ba:	f7ff f957 	bl	800f46c <_malloc_r>
 80101be:	b948      	cbnz	r0, 80101d4 <__smakebuf_r+0x44>
 80101c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80101c4:	059a      	lsls	r2, r3, #22
 80101c6:	d4ef      	bmi.n	80101a8 <__smakebuf_r+0x18>
 80101c8:	f023 0303 	bic.w	r3, r3, #3
 80101cc:	f043 0302 	orr.w	r3, r3, #2
 80101d0:	81a3      	strh	r3, [r4, #12]
 80101d2:	e7e3      	b.n	801019c <__smakebuf_r+0xc>
 80101d4:	4b0d      	ldr	r3, [pc, #52]	; (801020c <__smakebuf_r+0x7c>)
 80101d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80101d8:	89a3      	ldrh	r3, [r4, #12]
 80101da:	6020      	str	r0, [r4, #0]
 80101dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80101e0:	81a3      	strh	r3, [r4, #12]
 80101e2:	9b00      	ldr	r3, [sp, #0]
 80101e4:	6163      	str	r3, [r4, #20]
 80101e6:	9b01      	ldr	r3, [sp, #4]
 80101e8:	6120      	str	r0, [r4, #16]
 80101ea:	b15b      	cbz	r3, 8010204 <__smakebuf_r+0x74>
 80101ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80101f0:	4630      	mov	r0, r6
 80101f2:	f000 f8d1 	bl	8010398 <_isatty_r>
 80101f6:	b128      	cbz	r0, 8010204 <__smakebuf_r+0x74>
 80101f8:	89a3      	ldrh	r3, [r4, #12]
 80101fa:	f023 0303 	bic.w	r3, r3, #3
 80101fe:	f043 0301 	orr.w	r3, r3, #1
 8010202:	81a3      	strh	r3, [r4, #12]
 8010204:	89a0      	ldrh	r0, [r4, #12]
 8010206:	4305      	orrs	r5, r0
 8010208:	81a5      	strh	r5, [r4, #12]
 801020a:	e7cd      	b.n	80101a8 <__smakebuf_r+0x18>
 801020c:	0800ff9d 	.word	0x0800ff9d

08010210 <_malloc_usable_size_r>:
 8010210:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010214:	1f18      	subs	r0, r3, #4
 8010216:	2b00      	cmp	r3, #0
 8010218:	bfbc      	itt	lt
 801021a:	580b      	ldrlt	r3, [r1, r0]
 801021c:	18c0      	addlt	r0, r0, r3
 801021e:	4770      	bx	lr

08010220 <_raise_r>:
 8010220:	291f      	cmp	r1, #31
 8010222:	b538      	push	{r3, r4, r5, lr}
 8010224:	4604      	mov	r4, r0
 8010226:	460d      	mov	r5, r1
 8010228:	d904      	bls.n	8010234 <_raise_r+0x14>
 801022a:	2316      	movs	r3, #22
 801022c:	6003      	str	r3, [r0, #0]
 801022e:	f04f 30ff 	mov.w	r0, #4294967295
 8010232:	bd38      	pop	{r3, r4, r5, pc}
 8010234:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010236:	b112      	cbz	r2, 801023e <_raise_r+0x1e>
 8010238:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801023c:	b94b      	cbnz	r3, 8010252 <_raise_r+0x32>
 801023e:	4620      	mov	r0, r4
 8010240:	f000 f830 	bl	80102a4 <_getpid_r>
 8010244:	462a      	mov	r2, r5
 8010246:	4601      	mov	r1, r0
 8010248:	4620      	mov	r0, r4
 801024a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801024e:	f000 b817 	b.w	8010280 <_kill_r>
 8010252:	2b01      	cmp	r3, #1
 8010254:	d00a      	beq.n	801026c <_raise_r+0x4c>
 8010256:	1c59      	adds	r1, r3, #1
 8010258:	d103      	bne.n	8010262 <_raise_r+0x42>
 801025a:	2316      	movs	r3, #22
 801025c:	6003      	str	r3, [r0, #0]
 801025e:	2001      	movs	r0, #1
 8010260:	e7e7      	b.n	8010232 <_raise_r+0x12>
 8010262:	2400      	movs	r4, #0
 8010264:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010268:	4628      	mov	r0, r5
 801026a:	4798      	blx	r3
 801026c:	2000      	movs	r0, #0
 801026e:	e7e0      	b.n	8010232 <_raise_r+0x12>

08010270 <raise>:
 8010270:	4b02      	ldr	r3, [pc, #8]	; (801027c <raise+0xc>)
 8010272:	4601      	mov	r1, r0
 8010274:	6818      	ldr	r0, [r3, #0]
 8010276:	f7ff bfd3 	b.w	8010220 <_raise_r>
 801027a:	bf00      	nop
 801027c:	2000000c 	.word	0x2000000c

08010280 <_kill_r>:
 8010280:	b538      	push	{r3, r4, r5, lr}
 8010282:	4d07      	ldr	r5, [pc, #28]	; (80102a0 <_kill_r+0x20>)
 8010284:	2300      	movs	r3, #0
 8010286:	4604      	mov	r4, r0
 8010288:	4608      	mov	r0, r1
 801028a:	4611      	mov	r1, r2
 801028c:	602b      	str	r3, [r5, #0]
 801028e:	f7f4 f993 	bl	80045b8 <_kill>
 8010292:	1c43      	adds	r3, r0, #1
 8010294:	d102      	bne.n	801029c <_kill_r+0x1c>
 8010296:	682b      	ldr	r3, [r5, #0]
 8010298:	b103      	cbz	r3, 801029c <_kill_r+0x1c>
 801029a:	6023      	str	r3, [r4, #0]
 801029c:	bd38      	pop	{r3, r4, r5, pc}
 801029e:	bf00      	nop
 80102a0:	200048cc 	.word	0x200048cc

080102a4 <_getpid_r>:
 80102a4:	f7f4 b980 	b.w	80045a8 <_getpid>

080102a8 <__sread>:
 80102a8:	b510      	push	{r4, lr}
 80102aa:	460c      	mov	r4, r1
 80102ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102b0:	f000 f894 	bl	80103dc <_read_r>
 80102b4:	2800      	cmp	r0, #0
 80102b6:	bfab      	itete	ge
 80102b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80102ba:	89a3      	ldrhlt	r3, [r4, #12]
 80102bc:	181b      	addge	r3, r3, r0
 80102be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80102c2:	bfac      	ite	ge
 80102c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80102c6:	81a3      	strhlt	r3, [r4, #12]
 80102c8:	bd10      	pop	{r4, pc}

080102ca <__swrite>:
 80102ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102ce:	461f      	mov	r7, r3
 80102d0:	898b      	ldrh	r3, [r1, #12]
 80102d2:	05db      	lsls	r3, r3, #23
 80102d4:	4605      	mov	r5, r0
 80102d6:	460c      	mov	r4, r1
 80102d8:	4616      	mov	r6, r2
 80102da:	d505      	bpl.n	80102e8 <__swrite+0x1e>
 80102dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102e0:	2302      	movs	r3, #2
 80102e2:	2200      	movs	r2, #0
 80102e4:	f000 f868 	bl	80103b8 <_lseek_r>
 80102e8:	89a3      	ldrh	r3, [r4, #12]
 80102ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80102ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80102f2:	81a3      	strh	r3, [r4, #12]
 80102f4:	4632      	mov	r2, r6
 80102f6:	463b      	mov	r3, r7
 80102f8:	4628      	mov	r0, r5
 80102fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80102fe:	f000 b817 	b.w	8010330 <_write_r>

08010302 <__sseek>:
 8010302:	b510      	push	{r4, lr}
 8010304:	460c      	mov	r4, r1
 8010306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801030a:	f000 f855 	bl	80103b8 <_lseek_r>
 801030e:	1c43      	adds	r3, r0, #1
 8010310:	89a3      	ldrh	r3, [r4, #12]
 8010312:	bf15      	itete	ne
 8010314:	6560      	strne	r0, [r4, #84]	; 0x54
 8010316:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801031a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801031e:	81a3      	strheq	r3, [r4, #12]
 8010320:	bf18      	it	ne
 8010322:	81a3      	strhne	r3, [r4, #12]
 8010324:	bd10      	pop	{r4, pc}

08010326 <__sclose>:
 8010326:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801032a:	f000 b813 	b.w	8010354 <_close_r>
	...

08010330 <_write_r>:
 8010330:	b538      	push	{r3, r4, r5, lr}
 8010332:	4d07      	ldr	r5, [pc, #28]	; (8010350 <_write_r+0x20>)
 8010334:	4604      	mov	r4, r0
 8010336:	4608      	mov	r0, r1
 8010338:	4611      	mov	r1, r2
 801033a:	2200      	movs	r2, #0
 801033c:	602a      	str	r2, [r5, #0]
 801033e:	461a      	mov	r2, r3
 8010340:	f7f4 f971 	bl	8004626 <_write>
 8010344:	1c43      	adds	r3, r0, #1
 8010346:	d102      	bne.n	801034e <_write_r+0x1e>
 8010348:	682b      	ldr	r3, [r5, #0]
 801034a:	b103      	cbz	r3, 801034e <_write_r+0x1e>
 801034c:	6023      	str	r3, [r4, #0]
 801034e:	bd38      	pop	{r3, r4, r5, pc}
 8010350:	200048cc 	.word	0x200048cc

08010354 <_close_r>:
 8010354:	b538      	push	{r3, r4, r5, lr}
 8010356:	4d06      	ldr	r5, [pc, #24]	; (8010370 <_close_r+0x1c>)
 8010358:	2300      	movs	r3, #0
 801035a:	4604      	mov	r4, r0
 801035c:	4608      	mov	r0, r1
 801035e:	602b      	str	r3, [r5, #0]
 8010360:	f7f4 f97d 	bl	800465e <_close>
 8010364:	1c43      	adds	r3, r0, #1
 8010366:	d102      	bne.n	801036e <_close_r+0x1a>
 8010368:	682b      	ldr	r3, [r5, #0]
 801036a:	b103      	cbz	r3, 801036e <_close_r+0x1a>
 801036c:	6023      	str	r3, [r4, #0]
 801036e:	bd38      	pop	{r3, r4, r5, pc}
 8010370:	200048cc 	.word	0x200048cc

08010374 <_fstat_r>:
 8010374:	b538      	push	{r3, r4, r5, lr}
 8010376:	4d07      	ldr	r5, [pc, #28]	; (8010394 <_fstat_r+0x20>)
 8010378:	2300      	movs	r3, #0
 801037a:	4604      	mov	r4, r0
 801037c:	4608      	mov	r0, r1
 801037e:	4611      	mov	r1, r2
 8010380:	602b      	str	r3, [r5, #0]
 8010382:	f7f4 f978 	bl	8004676 <_fstat>
 8010386:	1c43      	adds	r3, r0, #1
 8010388:	d102      	bne.n	8010390 <_fstat_r+0x1c>
 801038a:	682b      	ldr	r3, [r5, #0]
 801038c:	b103      	cbz	r3, 8010390 <_fstat_r+0x1c>
 801038e:	6023      	str	r3, [r4, #0]
 8010390:	bd38      	pop	{r3, r4, r5, pc}
 8010392:	bf00      	nop
 8010394:	200048cc 	.word	0x200048cc

08010398 <_isatty_r>:
 8010398:	b538      	push	{r3, r4, r5, lr}
 801039a:	4d06      	ldr	r5, [pc, #24]	; (80103b4 <_isatty_r+0x1c>)
 801039c:	2300      	movs	r3, #0
 801039e:	4604      	mov	r4, r0
 80103a0:	4608      	mov	r0, r1
 80103a2:	602b      	str	r3, [r5, #0]
 80103a4:	f7f4 f977 	bl	8004696 <_isatty>
 80103a8:	1c43      	adds	r3, r0, #1
 80103aa:	d102      	bne.n	80103b2 <_isatty_r+0x1a>
 80103ac:	682b      	ldr	r3, [r5, #0]
 80103ae:	b103      	cbz	r3, 80103b2 <_isatty_r+0x1a>
 80103b0:	6023      	str	r3, [r4, #0]
 80103b2:	bd38      	pop	{r3, r4, r5, pc}
 80103b4:	200048cc 	.word	0x200048cc

080103b8 <_lseek_r>:
 80103b8:	b538      	push	{r3, r4, r5, lr}
 80103ba:	4d07      	ldr	r5, [pc, #28]	; (80103d8 <_lseek_r+0x20>)
 80103bc:	4604      	mov	r4, r0
 80103be:	4608      	mov	r0, r1
 80103c0:	4611      	mov	r1, r2
 80103c2:	2200      	movs	r2, #0
 80103c4:	602a      	str	r2, [r5, #0]
 80103c6:	461a      	mov	r2, r3
 80103c8:	f7f4 f970 	bl	80046ac <_lseek>
 80103cc:	1c43      	adds	r3, r0, #1
 80103ce:	d102      	bne.n	80103d6 <_lseek_r+0x1e>
 80103d0:	682b      	ldr	r3, [r5, #0]
 80103d2:	b103      	cbz	r3, 80103d6 <_lseek_r+0x1e>
 80103d4:	6023      	str	r3, [r4, #0]
 80103d6:	bd38      	pop	{r3, r4, r5, pc}
 80103d8:	200048cc 	.word	0x200048cc

080103dc <_read_r>:
 80103dc:	b538      	push	{r3, r4, r5, lr}
 80103de:	4d07      	ldr	r5, [pc, #28]	; (80103fc <_read_r+0x20>)
 80103e0:	4604      	mov	r4, r0
 80103e2:	4608      	mov	r0, r1
 80103e4:	4611      	mov	r1, r2
 80103e6:	2200      	movs	r2, #0
 80103e8:	602a      	str	r2, [r5, #0]
 80103ea:	461a      	mov	r2, r3
 80103ec:	f7f4 f8fe 	bl	80045ec <_read>
 80103f0:	1c43      	adds	r3, r0, #1
 80103f2:	d102      	bne.n	80103fa <_read_r+0x1e>
 80103f4:	682b      	ldr	r3, [r5, #0]
 80103f6:	b103      	cbz	r3, 80103fa <_read_r+0x1e>
 80103f8:	6023      	str	r3, [r4, #0]
 80103fa:	bd38      	pop	{r3, r4, r5, pc}
 80103fc:	200048cc 	.word	0x200048cc

08010400 <sqrtf>:
 8010400:	b508      	push	{r3, lr}
 8010402:	ed2d 8b02 	vpush	{d8}
 8010406:	eeb0 8a40 	vmov.f32	s16, s0
 801040a:	f000 f817 	bl	801043c <__ieee754_sqrtf>
 801040e:	eeb4 8a48 	vcmp.f32	s16, s16
 8010412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010416:	d60c      	bvs.n	8010432 <sqrtf+0x32>
 8010418:	eddf 8a07 	vldr	s17, [pc, #28]	; 8010438 <sqrtf+0x38>
 801041c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8010420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010424:	d505      	bpl.n	8010432 <sqrtf+0x32>
 8010426:	f7fb faf3 	bl	800ba10 <__errno>
 801042a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801042e:	2321      	movs	r3, #33	; 0x21
 8010430:	6003      	str	r3, [r0, #0]
 8010432:	ecbd 8b02 	vpop	{d8}
 8010436:	bd08      	pop	{r3, pc}
 8010438:	00000000 	.word	0x00000000

0801043c <__ieee754_sqrtf>:
 801043c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010440:	4770      	bx	lr
	...

08010444 <_init>:
 8010444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010446:	bf00      	nop
 8010448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801044a:	bc08      	pop	{r3}
 801044c:	469e      	mov	lr, r3
 801044e:	4770      	bx	lr

08010450 <_fini>:
 8010450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010452:	bf00      	nop
 8010454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010456:	bc08      	pop	{r3}
 8010458:	469e      	mov	lr, r3
 801045a:	4770      	bx	lr
