/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sub_scb.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 6/23/10 3:23p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jun 21 20:21:48 2010
 *                 MD5 Checksum         ca6a65ea070ab31476b927e4308136d1
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_sub_scb.h $
 * 
 * Hydra_Software_Devel/2   6/23/10 3:23p albertl
 * SW7125-1: Updated to match RDB.
 *
 ***************************************************************************/

#ifndef BCHP_SUB_SCB_H__
#define BCHP_SUB_SCB_H__

/***************************************************************************
 *SUB_SCB - Bridge SCB Registers
 ***************************************************************************/
#define BCHP_SUB_SCB_CTL                         0x04000100 /* SCB Control Register */
#define BCHP_SUB_SCB_DDR_XFER_SIZE               0x04000104 /* DDR SCB Transfer Size Register */
#define BCHP_SUB_SCB_DATA_XFER_SIZE              0x04000108 /* Data SCB Transfer Size Register */
#define BCHP_SUB_SCB_MIPS_XFER_SIZE              0x0400010c /* MIPS SCB Transfer Size Register */
#define BCHP_SUB_SCB_BOOT_XFER_SIZE              0x04000110 /* SCB Transfer Size Register */
#define BCHP_SUB_SCB_ERR1_MSK                    0x04000114 /* SCB Error Mask Status Register 1 */
#define BCHP_SUB_SCB_ERR1_STS                    0x04000118 /* SCB Error Mask Status Register 1 */
#define BCHP_SUB_SCB_ERR2_MSK                    0x0400011c /* SCB Error Mask Status Register 2 */
#define BCHP_SUB_SCB_ERR2_STS                    0x04000120 /* SCB Error Mask Status Register 2 */
#define BCHP_SUB_SCB_DIAG_CTL                    0x04000124 /* SCB Diag Control Register */
#define BCHP_SUB_SCB_DIAG                        0x04000128 /* SCB Diag Register */
#define BCHP_SUB_SCB_DDR_REQIN_DIAG              0x04000130 /* SCB DDR Reqin Debug Register */
#define BCHP_SUB_SCB_DDR_REQIN_ADDR              0x04000134 /* SCB DDR Reqin Address Register */
#define BCHP_SUB_SCB_DATA_REQIN_DIAG             0x04000138 /* SCB DATA Reqin Debug Register */
#define BCHP_SUB_SCB_DATA_REQIN_ADDR             0x0400013c /* SCB DATA Reqin Address Register */
#define BCHP_SUB_SCB_MIPS_REQIN_DIAG             0x04000140 /* SCB MIPS Reqin Debug Register */
#define BCHP_SUB_SCB_MIPS_REQIN_ADDR             0x04000144 /* SCB MIPS Reqin Address Register */
#define BCHP_SUB_SCB_BOOT_REQIN_DIAG             0x04000148 /* SCB BOOT Reqin Debug Register */
#define BCHP_SUB_SCB_BOOT_REQIN_ADDR             0x0400014c /* SCB BOOT Reqin Address Register */
#define BCHP_SUB_SCB_RT_TX_CTL                   0x04000150 /* SCB Real Time Transmit Control Register */
#define BCHP_SUB_SCB_RT_RX_CTL                   0x04000154 /* SCB Real Time Receive Control Register */
#define BCHP_SUB_SCB_RT_CTL                      0x04000158 /* SCB Real Time Control Register */
#define BCHP_SUB_SCB_MEM_CTL_0                   0x0400015c /* Bridge Memory Control Register 0 */
#define BCHP_SUB_SCB_MEM_CTL_1                   0x04000160 /* Bridge Memory Control Register 1 */
#define BCHP_SUB_SCB_REQ2ACK_CTL                 0x04000170 /* SCB Request to Ack Control Register */
#define BCHP_SUB_SCB_REQ2ACK_TIM_OUT             0x04000174 /* SCB Request to Ack Timeout Register */
#define BCHP_SUB_SCB_DDR_TOT_RT_TX_REQ2ACK_TIM   0x040001d0 /* DDR SCB Total Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_SCB_DDR_MAX_RT_TX_REQ2ACK_TIM   0x040001d4 /* DDR SCB Max Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_SCB_DDR_TOT_RT_TX_ACK2DON_TIM   0x040001d8 /* DDR SCB Total Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_SCB_DDR_MAX_RT_TX_ACK2DON_TIM   0x040001dc /* DDR SCB Max Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_SCB_DDR_TOT_RT_TX_REQS          0x040001e0 /* DDR SCB Total Real Time Transmit Requests Register */
#define BCHP_SUB_SCB_DDR_TOT_RT_RX_REQ2ACK_TIM   0x040001e4 /* DDR SCB Total Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_SCB_DDR_MAX_RT_RX_REQ2ACK_TIM   0x040001e8 /* DDR SCB Max Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_SCB_DDR_TOT_RT_RX_ACK2DON_TIM   0x040001ec /* DDR SCB Total Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_SCB_DDR_MAX_RT_RX_ACK2DON_TIM   0x040001f0 /* DDR SCB Max Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_SCB_DDR_TOT_RT_RX_REQS          0x040001f4 /* DDR SCB Total Real Time Receive Requests Register */
#define BCHP_SUB_SCB_DATA_TOT_RT_TX_REQ2ACK_TIM  0x040001f8 /* Data SCB Total Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_SCB_DATA_MAX_RT_TX_REQ2ACK_TIM  0x040001fc /* Data SCB Max Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_SCB_DATA_TOT_RT_TX_ACK2DON_TIM  0x04000200 /* Data SCB Total Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_SCB_DATA_MAX_RT_TX_ACK2DON_TIM  0x04000204 /* Data SCB Max Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_SCB_DATA_TOT_RT_TX_REQS         0x04000208 /* Data SCB Total Real Time Transmit Requests Register */
#define BCHP_SUB_SCB_DATA_TOT_RT_RX_REQ2ACK_TIM  0x0400020c /* Data SCB Total Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_SCB_DATA_MAX_RT_RX_REQ2ACK_TIM  0x04000210 /* Data SCB Max Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_SCB_DATA_TOT_RT_RX_ACK2DON_TIM  0x04000214 /* Data SCB Total Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_SCB_DATA_MAX_RT_RX_ACK2DON_TIM  0x04000218 /* Data SCB Max Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_SCB_DATA_TOT_RT_RX_REQS         0x0400021c /* Data SCB Total Real Time Receive Requests Register */
#define BCHP_SUB_SCB_MIPS_TOT_RT_TX_REQ2ACK_TIM  0x04000220 /* MIPS SCB Total Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_SCB_MIPS_MAX_RT_TX_REQ2ACK_TIM  0x04000224 /* MIPS SCB Max Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_SCB_MIPS_TOT_RT_TX_ACK2DON_TIM  0x04000228 /* MIPS SCB Total Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_SCB_MIPS_MAX_RT_TX_ACK2DON_TIM  0x0400022c /* MIPS SCB Max Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_SCB_MIPS_TOT_RT_TX_REQS         0x04000230 /* MIPS SCB Total Real Time Transmit Requests Register */
#define BCHP_SUB_SCB_MIPS_TOT_RT_RX_REQ2ACK_TIM  0x04000234 /* MIPS SCB Total Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_SCB_MIPS_MAX_RT_RX_REQ2ACK_TIM  0x04000238 /* MIPS SCB Max Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_SCB_MIPS_TOT_RT_RX_ACK2DON_TIM  0x0400023c /* MIPS SCB Total Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_SCB_MIPS_MAX_RT_RX_ACK2DON_TIM  0x04000240 /* MIPS SCB Max Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_SCB_MIPS_TOT_RT_RX_REQS         0x04000244 /* MIPS SCB Total Real Time Receive Requests Register */
#define BCHP_SUB_SCB_BOOT_TOT_RT_TX_REQ2ACK_TIM  0x04000248 /* Boot SCB Total Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_SCB_BOOT_MAX_RT_TX_REQ2ACK_TIM  0x0400024c /* Boot SCB Max Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_SCB_BOOT_TOT_RT_TX_ACK2DON_TIM  0x04000250 /* Boot SCB Total Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_SCB_BOOT_MAX_RT_TX_ACK2DON_TIM  0x04000254 /* Boot SCB Max Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_SCB_BOOT_TOT_RT_TX_REQS         0x04000258 /* Boot SCB Total Real Time Transmit Requests Register */
#define BCHP_SUB_SCB_BOOT_TOT_RT_RX_REQ2ACK_TIM  0x0400025c /* Boot SCB Total Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_SCB_BOOT_MAX_RT_RX_REQ2ACK_TIM  0x04000260 /* Boot SCB Max Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_SCB_BOOT_TOT_RT_RX_ACK2DON_TIM  0x04000264 /* Boot SCB Total Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_SCB_BOOT_MAX_RT_RX_ACK2DON_TIM  0x04000268 /* Boot SCB Max Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_SCB_BOOT_TOT_RT_RX_REQS         0x0400026c /* Boot SCB Total Real Time Receive Requests Register */
#define BCHP_SUB_SCB_FAILED_REQ_BD_CNT           0x04000270 /* Total failed requests for BD from the Host MIPS */

/***************************************************************************
 *CTL - SCB Control Register
 ***************************************************************************/
/* SUB_SCB :: CTL :: reserved_for_eco0 [31:00] */
#define BCHP_SUB_SCB_CTL_reserved_for_eco0_MASK                    0xffffffff
#define BCHP_SUB_SCB_CTL_reserved_for_eco0_SHIFT                   0

/***************************************************************************
 *DDR_XFER_SIZE - DDR SCB Transfer Size Register
 ***************************************************************************/
/* SUB_SCB :: DDR_XFER_SIZE :: reserved0 [31:23] */
#define BCHP_SUB_SCB_DDR_XFER_SIZE_reserved0_MASK                  0xff800000
#define BCHP_SUB_SCB_DDR_XFER_SIZE_reserved0_SHIFT                 23

/* SUB_SCB :: DDR_XFER_SIZE :: RT_MAX_XFER_SCB [22:20] */
#define BCHP_SUB_SCB_DDR_XFER_SIZE_RT_MAX_XFER_SCB_MASK            0x00700000
#define BCHP_SUB_SCB_DDR_XFER_SIZE_RT_MAX_XFER_SCB_SHIFT           20

/* SUB_SCB :: DDR_XFER_SIZE :: reserved1 [19:19] */
#define BCHP_SUB_SCB_DDR_XFER_SIZE_reserved1_MASK                  0x00080000
#define BCHP_SUB_SCB_DDR_XFER_SIZE_reserved1_SHIFT                 19

/* SUB_SCB :: DDR_XFER_SIZE :: RT_MIN_XFER_SCB [18:16] */
#define BCHP_SUB_SCB_DDR_XFER_SIZE_RT_MIN_XFER_SCB_MASK            0x00070000
#define BCHP_SUB_SCB_DDR_XFER_SIZE_RT_MIN_XFER_SCB_SHIFT           16

/* SUB_SCB :: DDR_XFER_SIZE :: reserved2 [15:06] */
#define BCHP_SUB_SCB_DDR_XFER_SIZE_reserved2_MASK                  0x0000ffc0
#define BCHP_SUB_SCB_DDR_XFER_SIZE_reserved2_SHIFT                 6

/* SUB_SCB :: DDR_XFER_SIZE :: RT_MAX_XFER_UBUS [05:00] */
#define BCHP_SUB_SCB_DDR_XFER_SIZE_RT_MAX_XFER_UBUS_MASK           0x0000003f
#define BCHP_SUB_SCB_DDR_XFER_SIZE_RT_MAX_XFER_UBUS_SHIFT          0

/***************************************************************************
 *DATA_XFER_SIZE - Data SCB Transfer Size Register
 ***************************************************************************/
/* SUB_SCB :: DATA_XFER_SIZE :: reserved0 [31:23] */
#define BCHP_SUB_SCB_DATA_XFER_SIZE_reserved0_MASK                 0xff800000
#define BCHP_SUB_SCB_DATA_XFER_SIZE_reserved0_SHIFT                23

/* SUB_SCB :: DATA_XFER_SIZE :: RT_MAX_XFER_SCB [22:20] */
#define BCHP_SUB_SCB_DATA_XFER_SIZE_RT_MAX_XFER_SCB_MASK           0x00700000
#define BCHP_SUB_SCB_DATA_XFER_SIZE_RT_MAX_XFER_SCB_SHIFT          20

/* SUB_SCB :: DATA_XFER_SIZE :: reserved1 [19:19] */
#define BCHP_SUB_SCB_DATA_XFER_SIZE_reserved1_MASK                 0x00080000
#define BCHP_SUB_SCB_DATA_XFER_SIZE_reserved1_SHIFT                19

/* SUB_SCB :: DATA_XFER_SIZE :: RT_MIN_XFER_SCB [18:16] */
#define BCHP_SUB_SCB_DATA_XFER_SIZE_RT_MIN_XFER_SCB_MASK           0x00070000
#define BCHP_SUB_SCB_DATA_XFER_SIZE_RT_MIN_XFER_SCB_SHIFT          16

/* SUB_SCB :: DATA_XFER_SIZE :: reserved2 [15:06] */
#define BCHP_SUB_SCB_DATA_XFER_SIZE_reserved2_MASK                 0x0000ffc0
#define BCHP_SUB_SCB_DATA_XFER_SIZE_reserved2_SHIFT                6

/* SUB_SCB :: DATA_XFER_SIZE :: RT_MAX_XFER_UBUS [05:00] */
#define BCHP_SUB_SCB_DATA_XFER_SIZE_RT_MAX_XFER_UBUS_MASK          0x0000003f
#define BCHP_SUB_SCB_DATA_XFER_SIZE_RT_MAX_XFER_UBUS_SHIFT         0

/***************************************************************************
 *MIPS_XFER_SIZE - MIPS SCB Transfer Size Register
 ***************************************************************************/
/* SUB_SCB :: MIPS_XFER_SIZE :: reserved0 [31:23] */
#define BCHP_SUB_SCB_MIPS_XFER_SIZE_reserved0_MASK                 0xff800000
#define BCHP_SUB_SCB_MIPS_XFER_SIZE_reserved0_SHIFT                23

/* SUB_SCB :: MIPS_XFER_SIZE :: RT_MAX_XFER_SCB [22:20] */
#define BCHP_SUB_SCB_MIPS_XFER_SIZE_RT_MAX_XFER_SCB_MASK           0x00700000
#define BCHP_SUB_SCB_MIPS_XFER_SIZE_RT_MAX_XFER_SCB_SHIFT          20

/* SUB_SCB :: MIPS_XFER_SIZE :: reserved1 [19:19] */
#define BCHP_SUB_SCB_MIPS_XFER_SIZE_reserved1_MASK                 0x00080000
#define BCHP_SUB_SCB_MIPS_XFER_SIZE_reserved1_SHIFT                19

/* SUB_SCB :: MIPS_XFER_SIZE :: RT_MIN_XFER_SCB [18:16] */
#define BCHP_SUB_SCB_MIPS_XFER_SIZE_RT_MIN_XFER_SCB_MASK           0x00070000
#define BCHP_SUB_SCB_MIPS_XFER_SIZE_RT_MIN_XFER_SCB_SHIFT          16

/* SUB_SCB :: MIPS_XFER_SIZE :: reserved2 [15:06] */
#define BCHP_SUB_SCB_MIPS_XFER_SIZE_reserved2_MASK                 0x0000ffc0
#define BCHP_SUB_SCB_MIPS_XFER_SIZE_reserved2_SHIFT                6

/* SUB_SCB :: MIPS_XFER_SIZE :: RT_MAX_XFER_UBUS [05:00] */
#define BCHP_SUB_SCB_MIPS_XFER_SIZE_RT_MAX_XFER_UBUS_MASK          0x0000003f
#define BCHP_SUB_SCB_MIPS_XFER_SIZE_RT_MAX_XFER_UBUS_SHIFT         0

/***************************************************************************
 *BOOT_XFER_SIZE - SCB Transfer Size Register
 ***************************************************************************/
/* SUB_SCB :: BOOT_XFER_SIZE :: reserved0 [31:23] */
#define BCHP_SUB_SCB_BOOT_XFER_SIZE_reserved0_MASK                 0xff800000
#define BCHP_SUB_SCB_BOOT_XFER_SIZE_reserved0_SHIFT                23

/* SUB_SCB :: BOOT_XFER_SIZE :: RT_MAX_XFER_SCB [22:20] */
#define BCHP_SUB_SCB_BOOT_XFER_SIZE_RT_MAX_XFER_SCB_MASK           0x00700000
#define BCHP_SUB_SCB_BOOT_XFER_SIZE_RT_MAX_XFER_SCB_SHIFT          20

/* SUB_SCB :: BOOT_XFER_SIZE :: reserved1 [19:19] */
#define BCHP_SUB_SCB_BOOT_XFER_SIZE_reserved1_MASK                 0x00080000
#define BCHP_SUB_SCB_BOOT_XFER_SIZE_reserved1_SHIFT                19

/* SUB_SCB :: BOOT_XFER_SIZE :: RT_MIN_XFER_SCB [18:16] */
#define BCHP_SUB_SCB_BOOT_XFER_SIZE_RT_MIN_XFER_SCB_MASK           0x00070000
#define BCHP_SUB_SCB_BOOT_XFER_SIZE_RT_MIN_XFER_SCB_SHIFT          16

/* SUB_SCB :: BOOT_XFER_SIZE :: reserved2 [15:06] */
#define BCHP_SUB_SCB_BOOT_XFER_SIZE_reserved2_MASK                 0x0000ffc0
#define BCHP_SUB_SCB_BOOT_XFER_SIZE_reserved2_SHIFT                6

/* SUB_SCB :: BOOT_XFER_SIZE :: RT_MAX_XFER_UBUS [05:00] */
#define BCHP_SUB_SCB_BOOT_XFER_SIZE_RT_MAX_XFER_UBUS_MASK          0x0000003f
#define BCHP_SUB_SCB_BOOT_XFER_SIZE_RT_MAX_XFER_UBUS_SHIFT         0

/***************************************************************************
 *ERR1_MSK - SCB Error Mask Status Register 1
 ***************************************************************************/
/* SUB_SCB :: ERR1_MSK :: SCB_ERR_BOOT_TX_QUEU_UFLW_MSK [31:31] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_BOOT_TX_QUEU_UFLW_MSK_MASK   0x80000000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_BOOT_TX_QUEU_UFLW_MSK_SHIFT  31

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_BOOT_TX_QUEU_OFLW_MSK [30:30] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_BOOT_TX_QUEU_OFLW_MSK_MASK   0x40000000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_BOOT_TX_QUEU_OFLW_MSK_SHIFT  30

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_BOOT_RX_QUEU_UFLW_MSK [29:29] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_BOOT_RX_QUEU_UFLW_MSK_MASK   0x20000000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_BOOT_RX_QUEU_UFLW_MSK_SHIFT  29

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_BOOT_RX_QUEU_OFLW_MSK [28:28] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_BOOT_RX_QUEU_OFLW_MSK_MASK   0x10000000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_BOOT_RX_QUEU_OFLW_MSK_SHIFT  28

/* SUB_SCB :: ERR1_MSK :: reserved0 [27:27] */
#define BCHP_SUB_SCB_ERR1_MSK_reserved0_MASK                       0x08000000
#define BCHP_SUB_SCB_ERR1_MSK_reserved0_SHIFT                      27

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_BOOT_TX_SM_MSK [26:26] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_BOOT_TX_SM_MSK_MASK          0x04000000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_BOOT_TX_SM_MSK_SHIFT         26

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_BOOT_RX_SM_MSK [25:25] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_BOOT_RX_SM_MSK_MASK          0x02000000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_BOOT_RX_SM_MSK_SHIFT         25

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_BOOT_WINDOW_ADDRESS_MSK [24:24] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_BOOT_WINDOW_ADDRESS_MSK_MASK 0x01000000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_BOOT_WINDOW_ADDRESS_MSK_SHIFT 24

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_MIPS_TX_QUEU_UFLW_MSK [23:23] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_MIPS_TX_QUEU_UFLW_MSK_MASK   0x00800000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_MIPS_TX_QUEU_UFLW_MSK_SHIFT  23

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_MIPS_TX_QUEU_OFLW_MSK [22:22] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_MIPS_TX_QUEU_OFLW_MSK_MASK   0x00400000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_MIPS_TX_QUEU_OFLW_MSK_SHIFT  22

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_MIPS_RX_QUEU_UFLW_MSK [21:21] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_MIPS_RX_QUEU_UFLW_MSK_MASK   0x00200000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_MIPS_RX_QUEU_UFLW_MSK_SHIFT  21

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_MIPS_RX_QUEU_OFLW_MSK [20:20] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_MIPS_RX_QUEU_OFLW_MSK_MASK   0x00100000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_MIPS_RX_QUEU_OFLW_MSK_SHIFT  20

/* SUB_SCB :: ERR1_MSK :: reserved1 [19:19] */
#define BCHP_SUB_SCB_ERR1_MSK_reserved1_MASK                       0x00080000
#define BCHP_SUB_SCB_ERR1_MSK_reserved1_SHIFT                      19

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_MIPS_TX_SM_MSK [18:18] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_MIPS_TX_SM_MSK_MASK          0x00040000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_MIPS_TX_SM_MSK_SHIFT         18

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_MIPS_RX_SM_MSK [17:17] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_MIPS_RX_SM_MSK_MASK          0x00020000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_MIPS_RX_SM_MSK_SHIFT         17

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_MIPS_WINDOW_ADDRESS_MSK [16:16] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_MIPS_WINDOW_ADDRESS_MSK_MASK 0x00010000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_MIPS_WINDOW_ADDRESS_MSK_SHIFT 16

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_DATA_TX_QUEU_UFLW_MSK [15:15] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DATA_TX_QUEU_UFLW_MSK_MASK   0x00008000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DATA_TX_QUEU_UFLW_MSK_SHIFT  15

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_DATA_TX_QUEU_OFLW_MSK [14:14] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DATA_TX_QUEU_OFLW_MSK_MASK   0x00004000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DATA_TX_QUEU_OFLW_MSK_SHIFT  14

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_DATA_RX_QUEU_UFLW_MSK [13:13] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DATA_RX_QUEU_UFLW_MSK_MASK   0x00002000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DATA_RX_QUEU_UFLW_MSK_SHIFT  13

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_DATA_RX_QUEU_OFLW_MSK [12:12] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DATA_RX_QUEU_OFLW_MSK_MASK   0x00001000
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DATA_RX_QUEU_OFLW_MSK_SHIFT  12

/* SUB_SCB :: ERR1_MSK :: reserved2 [11:11] */
#define BCHP_SUB_SCB_ERR1_MSK_reserved2_MASK                       0x00000800
#define BCHP_SUB_SCB_ERR1_MSK_reserved2_SHIFT                      11

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_DATA_TX_SM_MSK [10:10] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DATA_TX_SM_MSK_MASK          0x00000400
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DATA_TX_SM_MSK_SHIFT         10

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_DATA_RX_SM_MSK [09:09] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DATA_RX_SM_MSK_MASK          0x00000200
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DATA_RX_SM_MSK_SHIFT         9

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_DATA_WINDOW_ADDRESS_MSK [08:08] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DATA_WINDOW_ADDRESS_MSK_MASK 0x00000100
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DATA_WINDOW_ADDRESS_MSK_SHIFT 8

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_DDR_TX_QUEU_UFLW_MSK [07:07] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DDR_TX_QUEU_UFLW_MSK_MASK    0x00000080
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DDR_TX_QUEU_UFLW_MSK_SHIFT   7

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_DDR_TX_QUEU_OFLW_MSK [06:06] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DDR_TX_QUEU_OFLW_MSK_MASK    0x00000040
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DDR_TX_QUEU_OFLW_MSK_SHIFT   6

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_DDR_RX_QUEU_UFLW_MSK [05:05] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DDR_RX_QUEU_UFLW_MSK_MASK    0x00000020
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DDR_RX_QUEU_UFLW_MSK_SHIFT   5

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_DDR_RX_QUEU_OFLW_MSK [04:04] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DDR_RX_QUEU_OFLW_MSK_MASK    0x00000010
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DDR_RX_QUEU_OFLW_MSK_SHIFT   4

/* SUB_SCB :: ERR1_MSK :: reserved3 [03:03] */
#define BCHP_SUB_SCB_ERR1_MSK_reserved3_MASK                       0x00000008
#define BCHP_SUB_SCB_ERR1_MSK_reserved3_SHIFT                      3

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_DDR_TX_SM_MSK [02:02] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DDR_TX_SM_MSK_MASK           0x00000004
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DDR_TX_SM_MSK_SHIFT          2

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_DDR_RX_SM_MSK [01:01] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DDR_RX_SM_MSK_MASK           0x00000002
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DDR_RX_SM_MSK_SHIFT          1

/* SUB_SCB :: ERR1_MSK :: SCB_ERR_DDR_WINDOW_ADDRESS_MSK [00:00] */
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DDR_WINDOW_ADDRESS_MSK_MASK  0x00000001
#define BCHP_SUB_SCB_ERR1_MSK_SCB_ERR_DDR_WINDOW_ADDRESS_MSK_SHIFT 0

/***************************************************************************
 *ERR1_STS - SCB Error Mask Status Register 1
 ***************************************************************************/
/* SUB_SCB :: ERR1_STS :: SCB_ERR_BOOT_TX_QUEU_UFLW_STS [31:31] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_BOOT_TX_QUEU_UFLW_STS_MASK   0x80000000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_BOOT_TX_QUEU_UFLW_STS_SHIFT  31

/* SUB_SCB :: ERR1_STS :: SCB_ERR_BOOT_TX_QUEU_OFLW_STS [30:30] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_BOOT_TX_QUEU_OFLW_STS_MASK   0x40000000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_BOOT_TX_QUEU_OFLW_STS_SHIFT  30

/* SUB_SCB :: ERR1_STS :: SCB_ERR_BOOT_RX_QUEU_UFLW_STS [29:29] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_BOOT_RX_QUEU_UFLW_STS_MASK   0x20000000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_BOOT_RX_QUEU_UFLW_STS_SHIFT  29

/* SUB_SCB :: ERR1_STS :: SCB_ERR_BOOT_RX_QUEU_OFLW_STS [28:28] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_BOOT_RX_QUEU_OFLW_STS_MASK   0x10000000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_BOOT_RX_QUEU_OFLW_STS_SHIFT  28

/* SUB_SCB :: ERR1_STS :: reserved0 [27:27] */
#define BCHP_SUB_SCB_ERR1_STS_reserved0_MASK                       0x08000000
#define BCHP_SUB_SCB_ERR1_STS_reserved0_SHIFT                      27

/* SUB_SCB :: ERR1_STS :: SCB_ERR_BOOT_TX_SM_STS [26:26] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_BOOT_TX_SM_STS_MASK          0x04000000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_BOOT_TX_SM_STS_SHIFT         26

/* SUB_SCB :: ERR1_STS :: SCB_ERR_BOOT_RX_SM_STS [25:25] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_BOOT_RX_SM_STS_MASK          0x02000000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_BOOT_RX_SM_STS_SHIFT         25

/* SUB_SCB :: ERR1_STS :: SCB_ERR_BOOT_WINDOW_ADDRESS_STS [24:24] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_BOOT_WINDOW_ADDRESS_STS_MASK 0x01000000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_BOOT_WINDOW_ADDRESS_STS_SHIFT 24

/* SUB_SCB :: ERR1_STS :: SCB_ERR_MIPS_TX_QUEU_UFLW_STS [23:23] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_MIPS_TX_QUEU_UFLW_STS_MASK   0x00800000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_MIPS_TX_QUEU_UFLW_STS_SHIFT  23

/* SUB_SCB :: ERR1_STS :: SCB_ERR_MIPS_TX_QUEU_OFLW_STS [22:22] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_MIPS_TX_QUEU_OFLW_STS_MASK   0x00400000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_MIPS_TX_QUEU_OFLW_STS_SHIFT  22

/* SUB_SCB :: ERR1_STS :: SCB_ERR_MIPS_RX_QUEU_UFLW_STS [21:21] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_MIPS_RX_QUEU_UFLW_STS_MASK   0x00200000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_MIPS_RX_QUEU_UFLW_STS_SHIFT  21

/* SUB_SCB :: ERR1_STS :: SCB_ERR_MIPS_RX_QUEU_OFLW_STS [20:20] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_MIPS_RX_QUEU_OFLW_STS_MASK   0x00100000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_MIPS_RX_QUEU_OFLW_STS_SHIFT  20

/* SUB_SCB :: ERR1_STS :: reserved1 [19:19] */
#define BCHP_SUB_SCB_ERR1_STS_reserved1_MASK                       0x00080000
#define BCHP_SUB_SCB_ERR1_STS_reserved1_SHIFT                      19

/* SUB_SCB :: ERR1_STS :: SCB_ERR_MIPS_TX_SM_STS [18:18] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_MIPS_TX_SM_STS_MASK          0x00040000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_MIPS_TX_SM_STS_SHIFT         18

/* SUB_SCB :: ERR1_STS :: SCB_ERR_MIPS_RX_SM_STS [17:17] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_MIPS_RX_SM_STS_MASK          0x00020000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_MIPS_RX_SM_STS_SHIFT         17

/* SUB_SCB :: ERR1_STS :: SCB_ERR_MIPS_WINDOW_ADDRESS_STS [16:16] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_MIPS_WINDOW_ADDRESS_STS_MASK 0x00010000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_MIPS_WINDOW_ADDRESS_STS_SHIFT 16

/* SUB_SCB :: ERR1_STS :: SCB_ERR_DATA_TX_QUEU_UFLW_STS [15:15] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DATA_TX_QUEU_UFLW_STS_MASK   0x00008000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DATA_TX_QUEU_UFLW_STS_SHIFT  15

/* SUB_SCB :: ERR1_STS :: SCB_ERR_DATA_TX_QUEU_OFLW_STS [14:14] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DATA_TX_QUEU_OFLW_STS_MASK   0x00004000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DATA_TX_QUEU_OFLW_STS_SHIFT  14

/* SUB_SCB :: ERR1_STS :: SCB_ERR_DATA_RX_QUEU_UFLW_STS [13:13] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DATA_RX_QUEU_UFLW_STS_MASK   0x00002000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DATA_RX_QUEU_UFLW_STS_SHIFT  13

/* SUB_SCB :: ERR1_STS :: SCB_ERR_DATA_RX_QUEU_OFLW_STS [12:12] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DATA_RX_QUEU_OFLW_STS_MASK   0x00001000
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DATA_RX_QUEU_OFLW_STS_SHIFT  12

/* SUB_SCB :: ERR1_STS :: reserved2 [11:11] */
#define BCHP_SUB_SCB_ERR1_STS_reserved2_MASK                       0x00000800
#define BCHP_SUB_SCB_ERR1_STS_reserved2_SHIFT                      11

/* SUB_SCB :: ERR1_STS :: SCB_ERR_DATA_TX_SM_STS [10:10] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DATA_TX_SM_STS_MASK          0x00000400
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DATA_TX_SM_STS_SHIFT         10

/* SUB_SCB :: ERR1_STS :: SCB_ERR_DATA_RX_SM_STS [09:09] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DATA_RX_SM_STS_MASK          0x00000200
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DATA_RX_SM_STS_SHIFT         9

/* SUB_SCB :: ERR1_STS :: SCB_ERR_DATA_WINDOW_ADDRESS_STS [08:08] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DATA_WINDOW_ADDRESS_STS_MASK 0x00000100
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DATA_WINDOW_ADDRESS_STS_SHIFT 8

/* SUB_SCB :: ERR1_STS :: SCB_ERR_DDR_TX_QUEU_UFLW_STS [07:07] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DDR_TX_QUEU_UFLW_STS_MASK    0x00000080
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DDR_TX_QUEU_UFLW_STS_SHIFT   7

/* SUB_SCB :: ERR1_STS :: SCB_ERR_DDR_TX_QUEU_OFLW_STS [06:06] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DDR_TX_QUEU_OFLW_STS_MASK    0x00000040
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DDR_TX_QUEU_OFLW_STS_SHIFT   6

/* SUB_SCB :: ERR1_STS :: SCB_ERR_DDR_RX_QUEU_UFLW_STS [05:05] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DDR_RX_QUEU_UFLW_STS_MASK    0x00000020
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DDR_RX_QUEU_UFLW_STS_SHIFT   5

/* SUB_SCB :: ERR1_STS :: SCB_ERR_DDR_RX_QUEU_OFLW_STS [04:04] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DDR_RX_QUEU_OFLW_STS_MASK    0x00000010
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DDR_RX_QUEU_OFLW_STS_SHIFT   4

/* SUB_SCB :: ERR1_STS :: reserved3 [03:03] */
#define BCHP_SUB_SCB_ERR1_STS_reserved3_MASK                       0x00000008
#define BCHP_SUB_SCB_ERR1_STS_reserved3_SHIFT                      3

/* SUB_SCB :: ERR1_STS :: SCB_ERR_DDR_TX_SM_STS [02:02] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DDR_TX_SM_STS_MASK           0x00000004
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DDR_TX_SM_STS_SHIFT          2

/* SUB_SCB :: ERR1_STS :: SCB_ERR_DDR_RX_SM_STS [01:01] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DDR_RX_SM_STS_MASK           0x00000002
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DDR_RX_SM_STS_SHIFT          1

/* SUB_SCB :: ERR1_STS :: SCB_ERR_DDR_WINDOW_ADDRESS_STS [00:00] */
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DDR_WINDOW_ADDRESS_STS_MASK  0x00000001
#define BCHP_SUB_SCB_ERR1_STS_SCB_ERR_DDR_WINDOW_ADDRESS_STS_SHIFT 0

/***************************************************************************
 *ERR2_MSK - SCB Error Mask Status Register 2
 ***************************************************************************/
/* SUB_SCB :: ERR2_MSK :: reserved0 [31:08] */
#define BCHP_SUB_SCB_ERR2_MSK_reserved0_MASK                       0xffffff00
#define BCHP_SUB_SCB_ERR2_MSK_reserved0_SHIFT                      8

/* SUB_SCB :: ERR2_MSK :: SCB_ERR_BOOT_TX_REQ2ACK_TIMEOUT_MSK [07:07] */
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_BOOT_TX_REQ2ACK_TIMEOUT_MSK_MASK 0x00000080
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_BOOT_TX_REQ2ACK_TIMEOUT_MSK_SHIFT 7

/* SUB_SCB :: ERR2_MSK :: SCB_ERR_BOOT_RX_REQ2ACK_TIMEOUT_MSK [06:06] */
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_BOOT_RX_REQ2ACK_TIMEOUT_MSK_MASK 0x00000040
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_BOOT_RX_REQ2ACK_TIMEOUT_MSK_SHIFT 6

/* SUB_SCB :: ERR2_MSK :: SCB_ERR_MIPS_TX_REQ2ACK_TIMEOUT_MSK [05:05] */
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_MIPS_TX_REQ2ACK_TIMEOUT_MSK_MASK 0x00000020
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_MIPS_TX_REQ2ACK_TIMEOUT_MSK_SHIFT 5

/* SUB_SCB :: ERR2_MSK :: SCB_ERR_MIPS_RX_REQ2ACK_TIMEOUT_MSK [04:04] */
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_MIPS_RX_REQ2ACK_TIMEOUT_MSK_MASK 0x00000010
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_MIPS_RX_REQ2ACK_TIMEOUT_MSK_SHIFT 4

/* SUB_SCB :: ERR2_MSK :: SCB_ERR_DATA_TX_REQ2ACK_TIMEOUT_MSK [03:03] */
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_DATA_TX_REQ2ACK_TIMEOUT_MSK_MASK 0x00000008
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_DATA_TX_REQ2ACK_TIMEOUT_MSK_SHIFT 3

/* SUB_SCB :: ERR2_MSK :: SCB_ERR_DATA_RX_REQ2ACK_TIMEOUT_MSK [02:02] */
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_DATA_RX_REQ2ACK_TIMEOUT_MSK_MASK 0x00000004
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_DATA_RX_REQ2ACK_TIMEOUT_MSK_SHIFT 2

/* SUB_SCB :: ERR2_MSK :: SCB_ERR_DDR_TX_REQ2ACK_TIMEOUT_MSK [01:01] */
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_DDR_TX_REQ2ACK_TIMEOUT_MSK_MASK 0x00000002
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_DDR_TX_REQ2ACK_TIMEOUT_MSK_SHIFT 1

/* SUB_SCB :: ERR2_MSK :: SCB_ERR_DDR_RX_REQ2ACK_TIMEOUT_MSK [00:00] */
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_DDR_RX_REQ2ACK_TIMEOUT_MSK_MASK 0x00000001
#define BCHP_SUB_SCB_ERR2_MSK_SCB_ERR_DDR_RX_REQ2ACK_TIMEOUT_MSK_SHIFT 0

/***************************************************************************
 *ERR2_STS - SCB Error Mask Status Register 2
 ***************************************************************************/
/* SUB_SCB :: ERR2_STS :: reserved0 [31:08] */
#define BCHP_SUB_SCB_ERR2_STS_reserved0_MASK                       0xffffff00
#define BCHP_SUB_SCB_ERR2_STS_reserved0_SHIFT                      8

/* SUB_SCB :: ERR2_STS :: SCB_ERR_BOOT_TX_REQ2ACK_TIMEOUT_STS [07:07] */
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_BOOT_TX_REQ2ACK_TIMEOUT_STS_MASK 0x00000080
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_BOOT_TX_REQ2ACK_TIMEOUT_STS_SHIFT 7

/* SUB_SCB :: ERR2_STS :: SCB_ERR_BOOT_RX_REQ2ACK_TIMEOUT_STS [06:06] */
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_BOOT_RX_REQ2ACK_TIMEOUT_STS_MASK 0x00000040
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_BOOT_RX_REQ2ACK_TIMEOUT_STS_SHIFT 6

/* SUB_SCB :: ERR2_STS :: SCB_ERR_MIPS_TX_REQ2ACK_TIMEOUT_STS [05:05] */
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_MIPS_TX_REQ2ACK_TIMEOUT_STS_MASK 0x00000020
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_MIPS_TX_REQ2ACK_TIMEOUT_STS_SHIFT 5

/* SUB_SCB :: ERR2_STS :: SCB_ERR_MIPS_RX_REQ2ACK_TIMEOUT_STS [04:04] */
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_MIPS_RX_REQ2ACK_TIMEOUT_STS_MASK 0x00000010
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_MIPS_RX_REQ2ACK_TIMEOUT_STS_SHIFT 4

/* SUB_SCB :: ERR2_STS :: SCB_ERR_DATA_TX_REQ2ACK_TIMEOUT_STS [03:03] */
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_DATA_TX_REQ2ACK_TIMEOUT_STS_MASK 0x00000008
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_DATA_TX_REQ2ACK_TIMEOUT_STS_SHIFT 3

/* SUB_SCB :: ERR2_STS :: SCB_ERR_DATA_RX_REQ2ACK_TIMEOUT_STS [02:02] */
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_DATA_RX_REQ2ACK_TIMEOUT_STS_MASK 0x00000004
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_DATA_RX_REQ2ACK_TIMEOUT_STS_SHIFT 2

/* SUB_SCB :: ERR2_STS :: SCB_ERR_DDR_TX_REQ2ACK_TIMEOUT_STS [01:01] */
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_DDR_TX_REQ2ACK_TIMEOUT_STS_MASK 0x00000002
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_DDR_TX_REQ2ACK_TIMEOUT_STS_SHIFT 1

/* SUB_SCB :: ERR2_STS :: SCB_ERR_DDR_RX_REQ2ACK_TIMEOUT_STS [00:00] */
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_DDR_RX_REQ2ACK_TIMEOUT_STS_MASK 0x00000001
#define BCHP_SUB_SCB_ERR2_STS_SCB_ERR_DDR_RX_REQ2ACK_TIMEOUT_STS_SHIFT 0

/***************************************************************************
 *DIAG_CTL - SCB Diag Control Register
 ***************************************************************************/
/* SUB_SCB :: DIAG_CTL :: SCB_DIAG_CTL_HI [31:24] */
#define BCHP_SUB_SCB_DIAG_CTL_SCB_DIAG_CTL_HI_MASK                 0xff000000
#define BCHP_SUB_SCB_DIAG_CTL_SCB_DIAG_CTL_HI_SHIFT                24

/* SUB_SCB :: DIAG_CTL :: SCB_DIAG_CTL_LO [23:16] */
#define BCHP_SUB_SCB_DIAG_CTL_SCB_DIAG_CTL_LO_MASK                 0x00ff0000
#define BCHP_SUB_SCB_DIAG_CTL_SCB_DIAG_CTL_LO_SHIFT                16

/* SUB_SCB :: DIAG_CTL :: reserved0 [15:00] */
#define BCHP_SUB_SCB_DIAG_CTL_reserved0_MASK                       0x0000ffff
#define BCHP_SUB_SCB_DIAG_CTL_reserved0_SHIFT                      0

/***************************************************************************
 *DIAG - SCB Diag Register
 ***************************************************************************/
/* SUB_SCB :: DIAG :: SCB_DIAG_HI [31:16] */
#define BCHP_SUB_SCB_DIAG_SCB_DIAG_HI_MASK                         0xffff0000
#define BCHP_SUB_SCB_DIAG_SCB_DIAG_HI_SHIFT                        16

/* SUB_SCB :: DIAG :: SCB_DIAG_LO [15:00] */
#define BCHP_SUB_SCB_DIAG_SCB_DIAG_LO_MASK                         0x0000ffff
#define BCHP_SUB_SCB_DIAG_SCB_DIAG_LO_SHIFT                        0

/***************************************************************************
 *DDR_REQIN_DIAG - SCB DDR Reqin Debug Register
 ***************************************************************************/
/* SUB_SCB :: DDR_REQIN_DIAG :: SCB_REQIN_BYTEEN [31:24] */
#define BCHP_SUB_SCB_DDR_REQIN_DIAG_SCB_REQIN_BYTEEN_MASK          0xff000000
#define BCHP_SUB_SCB_DDR_REQIN_DIAG_SCB_REQIN_BYTEEN_SHIFT         24

/* SUB_SCB :: DDR_REQIN_DIAG :: SCB_REQIN_LASTADD [23:21] */
#define BCHP_SUB_SCB_DDR_REQIN_DIAG_SCB_REQIN_LASTADD_MASK         0x00e00000
#define BCHP_SUB_SCB_DDR_REQIN_DIAG_SCB_REQIN_LASTADD_SHIFT        21

/* SUB_SCB :: DDR_REQIN_DIAG :: SCB_REQIN_DLEN [20:13] */
#define BCHP_SUB_SCB_DDR_REQIN_DIAG_SCB_REQIN_DLEN_MASK            0x001fe000
#define BCHP_SUB_SCB_DDR_REQIN_DIAG_SCB_REQIN_DLEN_SHIFT           13

/* SUB_SCB :: DDR_REQIN_DIAG :: SCB_REQIN_CMND [12:10] */
#define BCHP_SUB_SCB_DDR_REQIN_DIAG_SCB_REQIN_CMND_MASK            0x00001c00
#define BCHP_SUB_SCB_DDR_REQIN_DIAG_SCB_REQIN_CMND_SHIFT           10

/* SUB_SCB :: DDR_REQIN_DIAG :: SCB_REQIN_SRCID [09:00] */
#define BCHP_SUB_SCB_DDR_REQIN_DIAG_SCB_REQIN_SRCID_MASK           0x000003ff
#define BCHP_SUB_SCB_DDR_REQIN_DIAG_SCB_REQIN_SRCID_SHIFT          0

/***************************************************************************
 *DDR_REQIN_ADDR - SCB DDR Reqin Address Register
 ***************************************************************************/
/* SUB_SCB :: DDR_REQIN_ADDR :: SCB_REQIN_ADDR [31:00] */
#define BCHP_SUB_SCB_DDR_REQIN_ADDR_SCB_REQIN_ADDR_MASK            0xffffffff
#define BCHP_SUB_SCB_DDR_REQIN_ADDR_SCB_REQIN_ADDR_SHIFT           0

/***************************************************************************
 *DATA_REQIN_DIAG - SCB DATA Reqin Debug Register
 ***************************************************************************/
/* SUB_SCB :: DATA_REQIN_DIAG :: SCB_REQIN_BYTEEN [31:24] */
#define BCHP_SUB_SCB_DATA_REQIN_DIAG_SCB_REQIN_BYTEEN_MASK         0xff000000
#define BCHP_SUB_SCB_DATA_REQIN_DIAG_SCB_REQIN_BYTEEN_SHIFT        24

/* SUB_SCB :: DATA_REQIN_DIAG :: SCB_REQIN_LASTADD [23:21] */
#define BCHP_SUB_SCB_DATA_REQIN_DIAG_SCB_REQIN_LASTADD_MASK        0x00e00000
#define BCHP_SUB_SCB_DATA_REQIN_DIAG_SCB_REQIN_LASTADD_SHIFT       21

/* SUB_SCB :: DATA_REQIN_DIAG :: SCB_REQIN_DLEN [20:13] */
#define BCHP_SUB_SCB_DATA_REQIN_DIAG_SCB_REQIN_DLEN_MASK           0x001fe000
#define BCHP_SUB_SCB_DATA_REQIN_DIAG_SCB_REQIN_DLEN_SHIFT          13

/* SUB_SCB :: DATA_REQIN_DIAG :: SCB_REQIN_CMND [12:10] */
#define BCHP_SUB_SCB_DATA_REQIN_DIAG_SCB_REQIN_CMND_MASK           0x00001c00
#define BCHP_SUB_SCB_DATA_REQIN_DIAG_SCB_REQIN_CMND_SHIFT          10

/* SUB_SCB :: DATA_REQIN_DIAG :: SCB_REQIN_SRCID [09:00] */
#define BCHP_SUB_SCB_DATA_REQIN_DIAG_SCB_REQIN_SRCID_MASK          0x000003ff
#define BCHP_SUB_SCB_DATA_REQIN_DIAG_SCB_REQIN_SRCID_SHIFT         0

/***************************************************************************
 *DATA_REQIN_ADDR - SCB DATA Reqin Address Register
 ***************************************************************************/
/* SUB_SCB :: DATA_REQIN_ADDR :: SCB_REQIN_ADDR [31:00] */
#define BCHP_SUB_SCB_DATA_REQIN_ADDR_SCB_REQIN_ADDR_MASK           0xffffffff
#define BCHP_SUB_SCB_DATA_REQIN_ADDR_SCB_REQIN_ADDR_SHIFT          0

/***************************************************************************
 *MIPS_REQIN_DIAG - SCB MIPS Reqin Debug Register
 ***************************************************************************/
/* SUB_SCB :: MIPS_REQIN_DIAG :: SCB_REQIN_BYTEEN [31:24] */
#define BCHP_SUB_SCB_MIPS_REQIN_DIAG_SCB_REQIN_BYTEEN_MASK         0xff000000
#define BCHP_SUB_SCB_MIPS_REQIN_DIAG_SCB_REQIN_BYTEEN_SHIFT        24

/* SUB_SCB :: MIPS_REQIN_DIAG :: SCB_REQIN_LASTADD [23:21] */
#define BCHP_SUB_SCB_MIPS_REQIN_DIAG_SCB_REQIN_LASTADD_MASK        0x00e00000
#define BCHP_SUB_SCB_MIPS_REQIN_DIAG_SCB_REQIN_LASTADD_SHIFT       21

/* SUB_SCB :: MIPS_REQIN_DIAG :: SCB_REQIN_DLEN [20:13] */
#define BCHP_SUB_SCB_MIPS_REQIN_DIAG_SCB_REQIN_DLEN_MASK           0x001fe000
#define BCHP_SUB_SCB_MIPS_REQIN_DIAG_SCB_REQIN_DLEN_SHIFT          13

/* SUB_SCB :: MIPS_REQIN_DIAG :: SCB_REQIN_CMND [12:10] */
#define BCHP_SUB_SCB_MIPS_REQIN_DIAG_SCB_REQIN_CMND_MASK           0x00001c00
#define BCHP_SUB_SCB_MIPS_REQIN_DIAG_SCB_REQIN_CMND_SHIFT          10

/* SUB_SCB :: MIPS_REQIN_DIAG :: SCB_REQIN_SRCID [09:00] */
#define BCHP_SUB_SCB_MIPS_REQIN_DIAG_SCB_REQIN_SRCID_MASK          0x000003ff
#define BCHP_SUB_SCB_MIPS_REQIN_DIAG_SCB_REQIN_SRCID_SHIFT         0

/***************************************************************************
 *MIPS_REQIN_ADDR - SCB MIPS Reqin Address Register
 ***************************************************************************/
/* SUB_SCB :: MIPS_REQIN_ADDR :: SCB_REQIN_ADDR [31:00] */
#define BCHP_SUB_SCB_MIPS_REQIN_ADDR_SCB_REQIN_ADDR_MASK           0xffffffff
#define BCHP_SUB_SCB_MIPS_REQIN_ADDR_SCB_REQIN_ADDR_SHIFT          0

/***************************************************************************
 *BOOT_REQIN_DIAG - SCB BOOT Reqin Debug Register
 ***************************************************************************/
/* SUB_SCB :: BOOT_REQIN_DIAG :: SCB_REQIN_BYTEEN [31:24] */
#define BCHP_SUB_SCB_BOOT_REQIN_DIAG_SCB_REQIN_BYTEEN_MASK         0xff000000
#define BCHP_SUB_SCB_BOOT_REQIN_DIAG_SCB_REQIN_BYTEEN_SHIFT        24

/* SUB_SCB :: BOOT_REQIN_DIAG :: SCB_REQIN_LASTADD [23:21] */
#define BCHP_SUB_SCB_BOOT_REQIN_DIAG_SCB_REQIN_LASTADD_MASK        0x00e00000
#define BCHP_SUB_SCB_BOOT_REQIN_DIAG_SCB_REQIN_LASTADD_SHIFT       21

/* SUB_SCB :: BOOT_REQIN_DIAG :: SCB_REQIN_DLEN [20:13] */
#define BCHP_SUB_SCB_BOOT_REQIN_DIAG_SCB_REQIN_DLEN_MASK           0x001fe000
#define BCHP_SUB_SCB_BOOT_REQIN_DIAG_SCB_REQIN_DLEN_SHIFT          13

/* SUB_SCB :: BOOT_REQIN_DIAG :: SCB_REQIN_CMND [12:10] */
#define BCHP_SUB_SCB_BOOT_REQIN_DIAG_SCB_REQIN_CMND_MASK           0x00001c00
#define BCHP_SUB_SCB_BOOT_REQIN_DIAG_SCB_REQIN_CMND_SHIFT          10

/* SUB_SCB :: BOOT_REQIN_DIAG :: SCB_REQIN_SRCID [09:00] */
#define BCHP_SUB_SCB_BOOT_REQIN_DIAG_SCB_REQIN_SRCID_MASK          0x000003ff
#define BCHP_SUB_SCB_BOOT_REQIN_DIAG_SCB_REQIN_SRCID_SHIFT         0

/***************************************************************************
 *BOOT_REQIN_ADDR - SCB BOOT Reqin Address Register
 ***************************************************************************/
/* SUB_SCB :: BOOT_REQIN_ADDR :: SCB_REQIN_ADDR [31:00] */
#define BCHP_SUB_SCB_BOOT_REQIN_ADDR_SCB_REQIN_ADDR_MASK           0xffffffff
#define BCHP_SUB_SCB_BOOT_REQIN_ADDR_SCB_REQIN_ADDR_SHIFT          0

/***************************************************************************
 *RT_TX_CTL - SCB Real Time Transmit Control Register
 ***************************************************************************/
/* SUB_SCB :: RT_TX_CTL :: reserved0 [31:05] */
#define BCHP_SUB_SCB_RT_TX_CTL_reserved0_MASK                      0xffffffe0
#define BCHP_SUB_SCB_RT_TX_CTL_reserved0_SHIFT                     5

/* SUB_SCB :: RT_TX_CTL :: rt_scb_use_reg_le [04:04] */
#define BCHP_SUB_SCB_RT_TX_CTL_rt_scb_use_reg_le_MASK              0x00000010
#define BCHP_SUB_SCB_RT_TX_CTL_rt_scb_use_reg_le_SHIFT             4

/* SUB_SCB :: RT_TX_CTL :: boot_rt_scb_le [03:03] */
#define BCHP_SUB_SCB_RT_TX_CTL_boot_rt_scb_le_MASK                 0x00000008
#define BCHP_SUB_SCB_RT_TX_CTL_boot_rt_scb_le_SHIFT                3

/* SUB_SCB :: RT_TX_CTL :: mips_rt_scb_le [02:02] */
#define BCHP_SUB_SCB_RT_TX_CTL_mips_rt_scb_le_MASK                 0x00000004
#define BCHP_SUB_SCB_RT_TX_CTL_mips_rt_scb_le_SHIFT                2

/* SUB_SCB :: RT_TX_CTL :: data_rt_scb_le [01:01] */
#define BCHP_SUB_SCB_RT_TX_CTL_data_rt_scb_le_MASK                 0x00000002
#define BCHP_SUB_SCB_RT_TX_CTL_data_rt_scb_le_SHIFT                1

/* SUB_SCB :: RT_TX_CTL :: ddr_rt_scb_le [00:00] */
#define BCHP_SUB_SCB_RT_TX_CTL_ddr_rt_scb_le_MASK                  0x00000001
#define BCHP_SUB_SCB_RT_TX_CTL_ddr_rt_scb_le_SHIFT                 0

/***************************************************************************
 *RT_RX_CTL - SCB Real Time Receive Control Register
 ***************************************************************************/
/* SUB_SCB :: RT_RX_CTL :: reserved0 [31:05] */
#define BCHP_SUB_SCB_RT_RX_CTL_reserved0_MASK                      0xffffffe0
#define BCHP_SUB_SCB_RT_RX_CTL_reserved0_SHIFT                     5

/* SUB_SCB :: RT_RX_CTL :: rt_scb_use_reg_le [04:04] */
#define BCHP_SUB_SCB_RT_RX_CTL_rt_scb_use_reg_le_MASK              0x00000010
#define BCHP_SUB_SCB_RT_RX_CTL_rt_scb_use_reg_le_SHIFT             4

/* SUB_SCB :: RT_RX_CTL :: boot_rt_scb_le [03:03] */
#define BCHP_SUB_SCB_RT_RX_CTL_boot_rt_scb_le_MASK                 0x00000008
#define BCHP_SUB_SCB_RT_RX_CTL_boot_rt_scb_le_SHIFT                3

/* SUB_SCB :: RT_RX_CTL :: mips_rt_scb_le [02:02] */
#define BCHP_SUB_SCB_RT_RX_CTL_mips_rt_scb_le_MASK                 0x00000004
#define BCHP_SUB_SCB_RT_RX_CTL_mips_rt_scb_le_SHIFT                2

/* SUB_SCB :: RT_RX_CTL :: data_rt_scb_le [01:01] */
#define BCHP_SUB_SCB_RT_RX_CTL_data_rt_scb_le_MASK                 0x00000002
#define BCHP_SUB_SCB_RT_RX_CTL_data_rt_scb_le_SHIFT                1

/* SUB_SCB :: RT_RX_CTL :: ddr_rt_scb_le [00:00] */
#define BCHP_SUB_SCB_RT_RX_CTL_ddr_rt_scb_le_MASK                  0x00000001
#define BCHP_SUB_SCB_RT_RX_CTL_ddr_rt_scb_le_SHIFT                 0

/***************************************************************************
 *RT_CTL - SCB Real Time Control Register
 ***************************************************************************/
/* SUB_SCB :: RT_CTL :: mips_cache_thresh [31:16] */
#define BCHP_SUB_SCB_RT_CTL_mips_cache_thresh_MASK                 0xffff0000
#define BCHP_SUB_SCB_RT_CTL_mips_cache_thresh_SHIFT                16

/* SUB_SCB :: RT_CTL :: reserved0 [15:05] */
#define BCHP_SUB_SCB_RT_CTL_reserved0_MASK                         0x0000ffe0
#define BCHP_SUB_SCB_RT_CTL_reserved0_SHIFT                        5

/* SUB_SCB :: RT_CTL :: boot_wr_aggr_en [04:04] */
#define BCHP_SUB_SCB_RT_CTL_boot_wr_aggr_en_MASK                   0x00000010
#define BCHP_SUB_SCB_RT_CTL_boot_wr_aggr_en_SHIFT                  4

/* SUB_SCB :: RT_CTL :: mips_wr_aggr_en [03:03] */
#define BCHP_SUB_SCB_RT_CTL_mips_wr_aggr_en_MASK                   0x00000008
#define BCHP_SUB_SCB_RT_CTL_mips_wr_aggr_en_SHIFT                  3

/* SUB_SCB :: RT_CTL :: data_wr_aggr_en [02:02] */
#define BCHP_SUB_SCB_RT_CTL_data_wr_aggr_en_MASK                   0x00000004
#define BCHP_SUB_SCB_RT_CTL_data_wr_aggr_en_SHIFT                  2

/* SUB_SCB :: RT_CTL :: ddr_wr_aggr_en [01:01] */
#define BCHP_SUB_SCB_RT_CTL_ddr_wr_aggr_en_MASK                    0x00000002
#define BCHP_SUB_SCB_RT_CTL_ddr_wr_aggr_en_SHIFT                   1

/* SUB_SCB :: RT_CTL :: rt_lmb_rac_en [00:00] */
#define BCHP_SUB_SCB_RT_CTL_rt_lmb_rac_en_MASK                     0x00000001
#define BCHP_SUB_SCB_RT_CTL_rt_lmb_rac_en_SHIFT                    0

/***************************************************************************
 *MEM_CTL_0 - Bridge Memory Control Register 0
 ***************************************************************************/
/* SUB_SCB :: MEM_CTL_0 :: reserved0 [31:08] */
#define BCHP_SUB_SCB_MEM_CTL_0_reserved0_MASK                      0xffffff00
#define BCHP_SUB_SCB_MEM_CTL_0_reserved0_SHIFT                     8

/* SUB_SCB :: MEM_CTL_0 :: mips_rt_cfifo_tma [07:04] */
#define BCHP_SUB_SCB_MEM_CTL_0_mips_rt_cfifo_tma_MASK              0x000000f0
#define BCHP_SUB_SCB_MEM_CTL_0_mips_rt_cfifo_tma_SHIFT             4

/* SUB_SCB :: MEM_CTL_0 :: mips_rt_cfifo_tmb [03:00] */
#define BCHP_SUB_SCB_MEM_CTL_0_mips_rt_cfifo_tmb_MASK              0x0000000f
#define BCHP_SUB_SCB_MEM_CTL_0_mips_rt_cfifo_tmb_SHIFT             0

/***************************************************************************
 *MEM_CTL_1 - Bridge Memory Control Register 1
 ***************************************************************************/
/* SUB_SCB :: MEM_CTL_1 :: reserved0 [31:08] */
#define BCHP_SUB_SCB_MEM_CTL_1_reserved0_MASK                      0xffffff00
#define BCHP_SUB_SCB_MEM_CTL_1_reserved0_SHIFT                     8

/* SUB_SCB :: MEM_CTL_1 :: mips_rt_cfifo_tma [07:04] */
#define BCHP_SUB_SCB_MEM_CTL_1_mips_rt_cfifo_tma_MASK              0x000000f0
#define BCHP_SUB_SCB_MEM_CTL_1_mips_rt_cfifo_tma_SHIFT             4

/* SUB_SCB :: MEM_CTL_1 :: mips_rt_cfifo_tmb [03:00] */
#define BCHP_SUB_SCB_MEM_CTL_1_mips_rt_cfifo_tmb_MASK              0x0000000f
#define BCHP_SUB_SCB_MEM_CTL_1_mips_rt_cfifo_tmb_SHIFT             0

/***************************************************************************
 *REQ2ACK_CTL - SCB Request to Ack Control Register
 ***************************************************************************/
/* SUB_SCB :: REQ2ACK_CTL :: reserved_for_eco0 [31:02] */
#define BCHP_SUB_SCB_REQ2ACK_CTL_reserved_for_eco0_MASK            0xfffffffc
#define BCHP_SUB_SCB_REQ2ACK_CTL_reserved_for_eco0_SHIFT           2

/* SUB_SCB :: REQ2ACK_CTL :: scb_req2ack_timeout_rx_mask [01:01] */
#define BCHP_SUB_SCB_REQ2ACK_CTL_scb_req2ack_timeout_rx_mask_MASK  0x00000002
#define BCHP_SUB_SCB_REQ2ACK_CTL_scb_req2ack_timeout_rx_mask_SHIFT 1

/* SUB_SCB :: REQ2ACK_CTL :: scb_req2ack_timeout_tx_mask [00:00] */
#define BCHP_SUB_SCB_REQ2ACK_CTL_scb_req2ack_timeout_tx_mask_MASK  0x00000001
#define BCHP_SUB_SCB_REQ2ACK_CTL_scb_req2ack_timeout_tx_mask_SHIFT 0

/***************************************************************************
 *REQ2ACK_TIM_OUT - SCB Request to Ack Timeout Register
 ***************************************************************************/
/* SUB_SCB :: REQ2ACK_TIM_OUT :: scb_req2ack_timeout [31:00] */
#define BCHP_SUB_SCB_REQ2ACK_TIM_OUT_scb_req2ack_timeout_MASK      0xffffffff
#define BCHP_SUB_SCB_REQ2ACK_TIM_OUT_scb_req2ack_timeout_SHIFT     0

/***************************************************************************
 *DDR_TOT_RT_TX_REQ2ACK_TIM - DDR SCB Total Real Time Transmit Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: DDR_TOT_RT_TX_REQ2ACK_TIM :: stat_rt_scb_req2ack [31:00] */
#define BCHP_SUB_SCB_DDR_TOT_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_MASK 0xffffffff
#define BCHP_SUB_SCB_DDR_TOT_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_SHIFT 0

/***************************************************************************
 *DDR_MAX_RT_TX_REQ2ACK_TIM - DDR SCB Max Real Time Transmit Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: DDR_MAX_RT_TX_REQ2ACK_TIM :: stat_rt_scb_req2ack_max [31:00] */
#define BCHP_SUB_SCB_DDR_MAX_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_MASK 0xffffffff
#define BCHP_SUB_SCB_DDR_MAX_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_SHIFT 0

/***************************************************************************
 *DDR_TOT_RT_TX_ACK2DON_TIM - DDR SCB Total Real Time Transmit Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: DDR_TOT_RT_TX_ACK2DON_TIM :: stat_rt_scb_dataxfer [31:00] */
#define BCHP_SUB_SCB_DDR_TOT_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_MASK 0xffffffff
#define BCHP_SUB_SCB_DDR_TOT_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_SHIFT 0

/***************************************************************************
 *DDR_MAX_RT_TX_ACK2DON_TIM - DDR SCB Max Real Time Transmit Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: DDR_MAX_RT_TX_ACK2DON_TIM :: stat_rt_scb_dataxfer_max [31:00] */
#define BCHP_SUB_SCB_DDR_MAX_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_MASK 0xffffffff
#define BCHP_SUB_SCB_DDR_MAX_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_SHIFT 0

/***************************************************************************
 *DDR_TOT_RT_TX_REQS - DDR SCB Total Real Time Transmit Requests Register
 ***************************************************************************/
/* SUB_SCB :: DDR_TOT_RT_TX_REQS :: stat_rt_scb_num_req [31:00] */
#define BCHP_SUB_SCB_DDR_TOT_RT_TX_REQS_stat_rt_scb_num_req_MASK   0xffffffff
#define BCHP_SUB_SCB_DDR_TOT_RT_TX_REQS_stat_rt_scb_num_req_SHIFT  0

/***************************************************************************
 *DDR_TOT_RT_RX_REQ2ACK_TIM - DDR SCB Total Real Time Receive Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: DDR_TOT_RT_RX_REQ2ACK_TIM :: stat_rt_scb_req2ack [31:00] */
#define BCHP_SUB_SCB_DDR_TOT_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_MASK 0xffffffff
#define BCHP_SUB_SCB_DDR_TOT_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_SHIFT 0

/***************************************************************************
 *DDR_MAX_RT_RX_REQ2ACK_TIM - DDR SCB Max Real Time Receive Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: DDR_MAX_RT_RX_REQ2ACK_TIM :: stat_rt_scb_req2ack_max [31:00] */
#define BCHP_SUB_SCB_DDR_MAX_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_MASK 0xffffffff
#define BCHP_SUB_SCB_DDR_MAX_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_SHIFT 0

/***************************************************************************
 *DDR_TOT_RT_RX_ACK2DON_TIM - DDR SCB Total Real Time Receive Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: DDR_TOT_RT_RX_ACK2DON_TIM :: stat_rt_scb_dataxfer [31:00] */
#define BCHP_SUB_SCB_DDR_TOT_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_MASK 0xffffffff
#define BCHP_SUB_SCB_DDR_TOT_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_SHIFT 0

/***************************************************************************
 *DDR_MAX_RT_RX_ACK2DON_TIM - DDR SCB Max Real Time Receive Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: DDR_MAX_RT_RX_ACK2DON_TIM :: stat_rt_scb_dataxfer_max [31:00] */
#define BCHP_SUB_SCB_DDR_MAX_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_MASK 0xffffffff
#define BCHP_SUB_SCB_DDR_MAX_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_SHIFT 0

/***************************************************************************
 *DDR_TOT_RT_RX_REQS - DDR SCB Total Real Time Receive Requests Register
 ***************************************************************************/
/* SUB_SCB :: DDR_TOT_RT_RX_REQS :: stat_rt_scb_num_req [31:00] */
#define BCHP_SUB_SCB_DDR_TOT_RT_RX_REQS_stat_rt_scb_num_req_MASK   0xffffffff
#define BCHP_SUB_SCB_DDR_TOT_RT_RX_REQS_stat_rt_scb_num_req_SHIFT  0

/***************************************************************************
 *DATA_TOT_RT_TX_REQ2ACK_TIM - Data SCB Total Real Time Transmit Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: DATA_TOT_RT_TX_REQ2ACK_TIM :: stat_rt_scb_req2ack [31:00] */
#define BCHP_SUB_SCB_DATA_TOT_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_MASK 0xffffffff
#define BCHP_SUB_SCB_DATA_TOT_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_SHIFT 0

/***************************************************************************
 *DATA_MAX_RT_TX_REQ2ACK_TIM - Data SCB Max Real Time Transmit Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: DATA_MAX_RT_TX_REQ2ACK_TIM :: stat_rt_scb_req2ack_max [31:00] */
#define BCHP_SUB_SCB_DATA_MAX_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_MASK 0xffffffff
#define BCHP_SUB_SCB_DATA_MAX_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_SHIFT 0

/***************************************************************************
 *DATA_TOT_RT_TX_ACK2DON_TIM - Data SCB Total Real Time Transmit Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: DATA_TOT_RT_TX_ACK2DON_TIM :: stat_rt_scb_dataxfer [31:00] */
#define BCHP_SUB_SCB_DATA_TOT_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_MASK 0xffffffff
#define BCHP_SUB_SCB_DATA_TOT_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_SHIFT 0

/***************************************************************************
 *DATA_MAX_RT_TX_ACK2DON_TIM - Data SCB Max Real Time Transmit Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: DATA_MAX_RT_TX_ACK2DON_TIM :: stat_rt_scb_dataxfer_max [31:00] */
#define BCHP_SUB_SCB_DATA_MAX_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_MASK 0xffffffff
#define BCHP_SUB_SCB_DATA_MAX_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_SHIFT 0

/***************************************************************************
 *DATA_TOT_RT_TX_REQS - Data SCB Total Real Time Transmit Requests Register
 ***************************************************************************/
/* SUB_SCB :: DATA_TOT_RT_TX_REQS :: stat_rt_scb_num_req [31:00] */
#define BCHP_SUB_SCB_DATA_TOT_RT_TX_REQS_stat_rt_scb_num_req_MASK  0xffffffff
#define BCHP_SUB_SCB_DATA_TOT_RT_TX_REQS_stat_rt_scb_num_req_SHIFT 0

/***************************************************************************
 *DATA_TOT_RT_RX_REQ2ACK_TIM - Data SCB Total Real Time Receive Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: DATA_TOT_RT_RX_REQ2ACK_TIM :: stat_rt_scb_req2ack [31:00] */
#define BCHP_SUB_SCB_DATA_TOT_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_MASK 0xffffffff
#define BCHP_SUB_SCB_DATA_TOT_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_SHIFT 0

/***************************************************************************
 *DATA_MAX_RT_RX_REQ2ACK_TIM - Data SCB Max Real Time Receive Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: DATA_MAX_RT_RX_REQ2ACK_TIM :: stat_rt_scb_req2ack_max [31:00] */
#define BCHP_SUB_SCB_DATA_MAX_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_MASK 0xffffffff
#define BCHP_SUB_SCB_DATA_MAX_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_SHIFT 0

/***************************************************************************
 *DATA_TOT_RT_RX_ACK2DON_TIM - Data SCB Total Real Time Receive Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: DATA_TOT_RT_RX_ACK2DON_TIM :: stat_rt_scb_dataxfer [31:00] */
#define BCHP_SUB_SCB_DATA_TOT_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_MASK 0xffffffff
#define BCHP_SUB_SCB_DATA_TOT_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_SHIFT 0

/***************************************************************************
 *DATA_MAX_RT_RX_ACK2DON_TIM - Data SCB Max Real Time Receive Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: DATA_MAX_RT_RX_ACK2DON_TIM :: stat_rt_scb_dataxfer_max [31:00] */
#define BCHP_SUB_SCB_DATA_MAX_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_MASK 0xffffffff
#define BCHP_SUB_SCB_DATA_MAX_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_SHIFT 0

/***************************************************************************
 *DATA_TOT_RT_RX_REQS - Data SCB Total Real Time Receive Requests Register
 ***************************************************************************/
/* SUB_SCB :: DATA_TOT_RT_RX_REQS :: stat_rt_scb_num_req [31:00] */
#define BCHP_SUB_SCB_DATA_TOT_RT_RX_REQS_stat_rt_scb_num_req_MASK  0xffffffff
#define BCHP_SUB_SCB_DATA_TOT_RT_RX_REQS_stat_rt_scb_num_req_SHIFT 0

/***************************************************************************
 *MIPS_TOT_RT_TX_REQ2ACK_TIM - MIPS SCB Total Real Time Transmit Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: MIPS_TOT_RT_TX_REQ2ACK_TIM :: stat_rt_scb_req2ack [31:00] */
#define BCHP_SUB_SCB_MIPS_TOT_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_MASK 0xffffffff
#define BCHP_SUB_SCB_MIPS_TOT_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_SHIFT 0

/***************************************************************************
 *MIPS_MAX_RT_TX_REQ2ACK_TIM - MIPS SCB Max Real Time Transmit Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: MIPS_MAX_RT_TX_REQ2ACK_TIM :: stat_rt_scb_req2ack_max [31:00] */
#define BCHP_SUB_SCB_MIPS_MAX_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_MASK 0xffffffff
#define BCHP_SUB_SCB_MIPS_MAX_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_SHIFT 0

/***************************************************************************
 *MIPS_TOT_RT_TX_ACK2DON_TIM - MIPS SCB Total Real Time Transmit Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: MIPS_TOT_RT_TX_ACK2DON_TIM :: stat_rt_scb_dataxfer [31:00] */
#define BCHP_SUB_SCB_MIPS_TOT_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_MASK 0xffffffff
#define BCHP_SUB_SCB_MIPS_TOT_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_SHIFT 0

/***************************************************************************
 *MIPS_MAX_RT_TX_ACK2DON_TIM - MIPS SCB Max Real Time Transmit Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: MIPS_MAX_RT_TX_ACK2DON_TIM :: stat_rt_scb_dataxfer_max [31:00] */
#define BCHP_SUB_SCB_MIPS_MAX_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_MASK 0xffffffff
#define BCHP_SUB_SCB_MIPS_MAX_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_SHIFT 0

/***************************************************************************
 *MIPS_TOT_RT_TX_REQS - MIPS SCB Total Real Time Transmit Requests Register
 ***************************************************************************/
/* SUB_SCB :: MIPS_TOT_RT_TX_REQS :: stat_rt_scb_num_req [31:00] */
#define BCHP_SUB_SCB_MIPS_TOT_RT_TX_REQS_stat_rt_scb_num_req_MASK  0xffffffff
#define BCHP_SUB_SCB_MIPS_TOT_RT_TX_REQS_stat_rt_scb_num_req_SHIFT 0

/***************************************************************************
 *MIPS_TOT_RT_RX_REQ2ACK_TIM - MIPS SCB Total Real Time Receive Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: MIPS_TOT_RT_RX_REQ2ACK_TIM :: stat_rt_scb_req2ack [31:00] */
#define BCHP_SUB_SCB_MIPS_TOT_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_MASK 0xffffffff
#define BCHP_SUB_SCB_MIPS_TOT_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_SHIFT 0

/***************************************************************************
 *MIPS_MAX_RT_RX_REQ2ACK_TIM - MIPS SCB Max Real Time Receive Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: MIPS_MAX_RT_RX_REQ2ACK_TIM :: stat_rt_scb_req2ack_max [31:00] */
#define BCHP_SUB_SCB_MIPS_MAX_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_MASK 0xffffffff
#define BCHP_SUB_SCB_MIPS_MAX_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_SHIFT 0

/***************************************************************************
 *MIPS_TOT_RT_RX_ACK2DON_TIM - MIPS SCB Total Real Time Receive Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: MIPS_TOT_RT_RX_ACK2DON_TIM :: stat_rt_scb_dataxfer [31:00] */
#define BCHP_SUB_SCB_MIPS_TOT_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_MASK 0xffffffff
#define BCHP_SUB_SCB_MIPS_TOT_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_SHIFT 0

/***************************************************************************
 *MIPS_MAX_RT_RX_ACK2DON_TIM - MIPS SCB Max Real Time Receive Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: MIPS_MAX_RT_RX_ACK2DON_TIM :: stat_rt_scb_dataxfer_max [31:00] */
#define BCHP_SUB_SCB_MIPS_MAX_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_MASK 0xffffffff
#define BCHP_SUB_SCB_MIPS_MAX_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_SHIFT 0

/***************************************************************************
 *MIPS_TOT_RT_RX_REQS - MIPS SCB Total Real Time Receive Requests Register
 ***************************************************************************/
/* SUB_SCB :: MIPS_TOT_RT_RX_REQS :: stat_rt_scb_num_req [31:00] */
#define BCHP_SUB_SCB_MIPS_TOT_RT_RX_REQS_stat_rt_scb_num_req_MASK  0xffffffff
#define BCHP_SUB_SCB_MIPS_TOT_RT_RX_REQS_stat_rt_scb_num_req_SHIFT 0

/***************************************************************************
 *BOOT_TOT_RT_TX_REQ2ACK_TIM - Boot SCB Total Real Time Transmit Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: BOOT_TOT_RT_TX_REQ2ACK_TIM :: stat_rt_scb_req2ack [31:00] */
#define BCHP_SUB_SCB_BOOT_TOT_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_MASK 0xffffffff
#define BCHP_SUB_SCB_BOOT_TOT_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_SHIFT 0

/***************************************************************************
 *BOOT_MAX_RT_TX_REQ2ACK_TIM - Boot SCB Max Real Time Transmit Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: BOOT_MAX_RT_TX_REQ2ACK_TIM :: stat_rt_scb_req2ack_max [31:00] */
#define BCHP_SUB_SCB_BOOT_MAX_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_MASK 0xffffffff
#define BCHP_SUB_SCB_BOOT_MAX_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_SHIFT 0

/***************************************************************************
 *BOOT_TOT_RT_TX_ACK2DON_TIM - Boot SCB Total Real Time Transmit Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: BOOT_TOT_RT_TX_ACK2DON_TIM :: stat_rt_scb_dataxfer [31:00] */
#define BCHP_SUB_SCB_BOOT_TOT_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_MASK 0xffffffff
#define BCHP_SUB_SCB_BOOT_TOT_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_SHIFT 0

/***************************************************************************
 *BOOT_MAX_RT_TX_ACK2DON_TIM - Boot SCB Max Real Time Transmit Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: BOOT_MAX_RT_TX_ACK2DON_TIM :: stat_rt_scb_dataxfer_max [31:00] */
#define BCHP_SUB_SCB_BOOT_MAX_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_MASK 0xffffffff
#define BCHP_SUB_SCB_BOOT_MAX_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_SHIFT 0

/***************************************************************************
 *BOOT_TOT_RT_TX_REQS - Boot SCB Total Real Time Transmit Requests Register
 ***************************************************************************/
/* SUB_SCB :: BOOT_TOT_RT_TX_REQS :: stat_rt_scb_num_req [31:00] */
#define BCHP_SUB_SCB_BOOT_TOT_RT_TX_REQS_stat_rt_scb_num_req_MASK  0xffffffff
#define BCHP_SUB_SCB_BOOT_TOT_RT_TX_REQS_stat_rt_scb_num_req_SHIFT 0

/***************************************************************************
 *BOOT_TOT_RT_RX_REQ2ACK_TIM - Boot SCB Total Real Time Receive Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: BOOT_TOT_RT_RX_REQ2ACK_TIM :: stat_rt_scb_req2ack [31:00] */
#define BCHP_SUB_SCB_BOOT_TOT_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_MASK 0xffffffff
#define BCHP_SUB_SCB_BOOT_TOT_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_SHIFT 0

/***************************************************************************
 *BOOT_MAX_RT_RX_REQ2ACK_TIM - Boot SCB Max Real Time Receive Request to Ack Time Register
 ***************************************************************************/
/* SUB_SCB :: BOOT_MAX_RT_RX_REQ2ACK_TIM :: stat_rt_scb_req2ack_max [31:00] */
#define BCHP_SUB_SCB_BOOT_MAX_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_MASK 0xffffffff
#define BCHP_SUB_SCB_BOOT_MAX_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_SHIFT 0

/***************************************************************************
 *BOOT_TOT_RT_RX_ACK2DON_TIM - Boot SCB Total Real Time Receive Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: BOOT_TOT_RT_RX_ACK2DON_TIM :: stat_rt_scb_dataxfer [31:00] */
#define BCHP_SUB_SCB_BOOT_TOT_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_MASK 0xffffffff
#define BCHP_SUB_SCB_BOOT_TOT_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_SHIFT 0

/***************************************************************************
 *BOOT_MAX_RT_RX_ACK2DON_TIM - Boot SCB Max Real Time Receive Ack to Done Time Register
 ***************************************************************************/
/* SUB_SCB :: BOOT_MAX_RT_RX_ACK2DON_TIM :: stat_rt_scb_dataxfer_max [31:00] */
#define BCHP_SUB_SCB_BOOT_MAX_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_MASK 0xffffffff
#define BCHP_SUB_SCB_BOOT_MAX_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_SHIFT 0

/***************************************************************************
 *BOOT_TOT_RT_RX_REQS - Boot SCB Total Real Time Receive Requests Register
 ***************************************************************************/
/* SUB_SCB :: BOOT_TOT_RT_RX_REQS :: stat_rt_scb_num_req [31:00] */
#define BCHP_SUB_SCB_BOOT_TOT_RT_RX_REQS_stat_rt_scb_num_req_MASK  0xffffffff
#define BCHP_SUB_SCB_BOOT_TOT_RT_RX_REQS_stat_rt_scb_num_req_SHIFT 0

/***************************************************************************
 *FAILED_REQ_BD_CNT - Total failed requests for BD from the Host MIPS
 ***************************************************************************/
/* SUB_SCB :: FAILED_REQ_BD_CNT :: tot_fail_bd_reqs [31:00] */
#define BCHP_SUB_SCB_FAILED_REQ_BD_CNT_tot_fail_bd_reqs_MASK       0xffffffff
#define BCHP_SUB_SCB_FAILED_REQ_BD_CNT_tot_fail_bd_reqs_SHIFT      0

#endif /* #ifndef BCHP_SUB_SCB_H__ */

/* End of File */
