

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_149_11'
================================================================
* Date:           Thu May  2 22:09:29 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.593 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      145|      145|  1.160 us|  1.160 us|  145|  145|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_149_11  |      143|      143|         5|          1|          1|   140|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.80>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1"   --->   Operation 8 'alloca' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 140, i12 %i_10"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body371"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i12 %i_10"   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.54ns)   --->   "%icmp_ln149 = icmp_ult  i12 %i, i12 2380" [receiver.cpp:149]   --->   Operation 13 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %for.end394.exitStub, void %for.body371.split" [receiver.cpp:149]   --->   Operation 14 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i12 %i"   --->   Operation 15 'trunc' 'empty' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %i, i32 5, i32 11" [receiver.cpp:149]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i7 %lshr_ln" [receiver.cpp:149]   --->   Operation 17 'zext' 'zext_ln149' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.54ns)   --->   "%add_ln151 = add i12 %i, i12 3956" [receiver.cpp:151]   --->   Operation 18 'add' 'add_ln151' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i12 %add_ln151" [receiver.cpp:151]   --->   Operation 19 'zext' 'zext_ln151' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 20 'partselect' 'lshr_ln5' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%matched_I_0_addr = getelementptr i18 %matched_I_0, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 21 'getelementptr' 'matched_I_0_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%matched_I_4_addr = getelementptr i18 %matched_I_4, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 22 'getelementptr' 'matched_I_4_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%matched_I_8_addr = getelementptr i18 %matched_I_8, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 23 'getelementptr' 'matched_I_8_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%matched_I_12_addr_1 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 24 'getelementptr' 'matched_I_12_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%matched_I_16_addr = getelementptr i18 %matched_I_16, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 25 'getelementptr' 'matched_I_16_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%matched_I_20_addr = getelementptr i18 %matched_I_20, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 26 'getelementptr' 'matched_I_20_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%matched_I_24_addr = getelementptr i18 %matched_I_24, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 27 'getelementptr' 'matched_I_24_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%matched_I_28_addr = getelementptr i18 %matched_I_28, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 28 'getelementptr' 'matched_I_28_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%matched_I_0_load = load i8 %matched_I_0_addr" [receiver.cpp:151]   --->   Operation 29 'load' 'matched_I_0_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%matched_I_4_load = load i8 %matched_I_4_addr" [receiver.cpp:151]   --->   Operation 30 'load' 'matched_I_4_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%matched_I_8_load = load i8 %matched_I_8_addr" [receiver.cpp:151]   --->   Operation 31 'load' 'matched_I_8_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1" [receiver.cpp:151]   --->   Operation 32 'load' 'matched_I_12_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%matched_I_16_load = load i8 %matched_I_16_addr" [receiver.cpp:151]   --->   Operation 33 'load' 'matched_I_16_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%matched_I_20_load = load i8 %matched_I_20_addr" [receiver.cpp:151]   --->   Operation 34 'load' 'matched_I_20_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%matched_I_24_load = load i8 %matched_I_24_addr" [receiver.cpp:151]   --->   Operation 35 'load' 'matched_I_24_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%matched_I_28_load = load i8 %matched_I_28_addr" [receiver.cpp:151]   --->   Operation 36 'load' 'matched_I_28_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151" [receiver.cpp:151]   --->   Operation 37 'getelementptr' 'preamble_upsampled_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%preamble_upsampled_load = load i12 %preamble_upsampled_addr" [receiver.cpp:151]   --->   Operation 38 'load' 'preamble_upsampled_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_1 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 39 'getelementptr' 'matched_Q_12_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%matched_Q_28_addr = getelementptr i18 %matched_Q_28, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 40 'getelementptr' 'matched_Q_28_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.54ns)   --->   "%add_ln151_1 = add i12 %i, i12 3957" [receiver.cpp:151]   --->   Operation 41 'add' 'add_ln151_1' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln151_2 = zext i12 %add_ln151_1" [receiver.cpp:151]   --->   Operation 42 'zext' 'zext_ln151_2' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln151_2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151_1, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 43 'partselect' 'lshr_ln151_2' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%matched_I_1_addr = getelementptr i18 %matched_I_1, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 44 'getelementptr' 'matched_I_1_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%matched_I_5_addr = getelementptr i18 %matched_I_5, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 45 'getelementptr' 'matched_I_5_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%matched_I_9_addr = getelementptr i18 %matched_I_9, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 46 'getelementptr' 'matched_I_9_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%matched_I_13_addr = getelementptr i18 %matched_I_13, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 47 'getelementptr' 'matched_I_13_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%matched_I_17_addr = getelementptr i18 %matched_I_17, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 48 'getelementptr' 'matched_I_17_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%matched_I_21_addr = getelementptr i18 %matched_I_21, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 49 'getelementptr' 'matched_I_21_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%matched_I_25_addr = getelementptr i18 %matched_I_25, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 50 'getelementptr' 'matched_I_25_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%matched_I_29_addr = getelementptr i18 %matched_I_29, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 51 'getelementptr' 'matched_I_29_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_1 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_2" [receiver.cpp:151]   --->   Operation 52 'getelementptr' 'preamble_upsampled_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_1 = load i12 %preamble_upsampled_addr_1" [receiver.cpp:151]   --->   Operation 53 'load' 'preamble_upsampled_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%matched_Q_13_addr = getelementptr i18 %matched_Q_13, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 54 'getelementptr' 'matched_Q_13_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%matched_Q_29_addr = getelementptr i18 %matched_Q_29, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 55 'getelementptr' 'matched_Q_29_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.54ns)   --->   "%add_ln151_2 = add i12 %i, i12 3958" [receiver.cpp:151]   --->   Operation 56 'add' 'add_ln151_2' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln151_4 = zext i12 %add_ln151_2" [receiver.cpp:151]   --->   Operation 57 'zext' 'zext_ln151_4' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%lshr_ln151_3 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151_2, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 58 'partselect' 'lshr_ln151_3' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%matched_I_2_addr = getelementptr i18 %matched_I_2, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 59 'getelementptr' 'matched_I_2_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%matched_I_6_addr = getelementptr i18 %matched_I_6, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 60 'getelementptr' 'matched_I_6_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%matched_I_10_addr = getelementptr i18 %matched_I_10, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 61 'getelementptr' 'matched_I_10_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%matched_I_14_addr = getelementptr i18 %matched_I_14, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 62 'getelementptr' 'matched_I_14_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%matched_I_18_addr = getelementptr i18 %matched_I_18, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 63 'getelementptr' 'matched_I_18_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%matched_I_22_addr = getelementptr i18 %matched_I_22, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 64 'getelementptr' 'matched_I_22_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%matched_I_26_addr = getelementptr i18 %matched_I_26, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 65 'getelementptr' 'matched_I_26_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%matched_I_30_addr = getelementptr i18 %matched_I_30, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 66 'getelementptr' 'matched_I_30_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_2 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_4" [receiver.cpp:151]   --->   Operation 67 'getelementptr' 'preamble_upsampled_addr_2' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_2 = load i12 %preamble_upsampled_addr_2" [receiver.cpp:151]   --->   Operation 68 'load' 'preamble_upsampled_load_2' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%matched_Q_14_addr = getelementptr i18 %matched_Q_14, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 69 'getelementptr' 'matched_Q_14_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%matched_Q_30_addr = getelementptr i18 %matched_Q_30, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 70 'getelementptr' 'matched_Q_30_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.54ns)   --->   "%add_ln151_3 = add i12 %i, i12 3959" [receiver.cpp:151]   --->   Operation 71 'add' 'add_ln151_3' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln151_6 = zext i12 %add_ln151_3" [receiver.cpp:151]   --->   Operation 72 'zext' 'zext_ln151_6' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%lshr_ln151_4 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151_3, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 73 'partselect' 'lshr_ln151_4' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%matched_I_3_addr = getelementptr i18 %matched_I_3, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 74 'getelementptr' 'matched_I_3_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%matched_I_7_addr = getelementptr i18 %matched_I_7, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 75 'getelementptr' 'matched_I_7_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%matched_I_11_addr = getelementptr i18 %matched_I_11, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 76 'getelementptr' 'matched_I_11_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%matched_I_15_addr = getelementptr i18 %matched_I_15, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 77 'getelementptr' 'matched_I_15_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%matched_I_19_addr = getelementptr i18 %matched_I_19, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 78 'getelementptr' 'matched_I_19_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%matched_I_23_addr = getelementptr i18 %matched_I_23, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 79 'getelementptr' 'matched_I_23_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%matched_I_27_addr = getelementptr i18 %matched_I_27, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 80 'getelementptr' 'matched_I_27_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%matched_I_31_addr = getelementptr i18 %matched_I_31, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 81 'getelementptr' 'matched_I_31_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_3 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_6" [receiver.cpp:151]   --->   Operation 82 'getelementptr' 'preamble_upsampled_addr_3' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_3 = load i12 %preamble_upsampled_addr_3" [receiver.cpp:151]   --->   Operation 83 'load' 'preamble_upsampled_load_3' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%matched_Q_15_addr = getelementptr i18 %matched_Q_15, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 84 'getelementptr' 'matched_Q_15_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%matched_Q_31_addr = getelementptr i18 %matched_Q_31, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 85 'getelementptr' 'matched_Q_31_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.54ns)   --->   "%add_ln149 = add i12 %i, i12 4" [receiver.cpp:149]   --->   Operation 86 'add' 'add_ln149' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%lshr_ln151_5 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 87 'partselect' 'lshr_ln151_5' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln151_8 = zext i7 %lshr_ln151_5" [receiver.cpp:151]   --->   Operation 88 'zext' 'zext_ln151_8' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.54ns)   --->   "%add_ln151_4 = add i12 %i, i12 3960" [receiver.cpp:151]   --->   Operation 89 'add' 'add_ln151_4' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln151_9 = zext i12 %add_ln151_4" [receiver.cpp:151]   --->   Operation 90 'zext' 'zext_ln151_9' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%lshr_ln151_6 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151_4, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 91 'partselect' 'lshr_ln151_6' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%matched_I_0_addr_1 = getelementptr i18 %matched_I_0, i64 0, i64 %zext_ln151_8" [receiver.cpp:151]   --->   Operation 92 'getelementptr' 'matched_I_0_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%matched_I_4_addr_1 = getelementptr i18 %matched_I_4, i64 0, i64 %zext_ln151_8" [receiver.cpp:151]   --->   Operation 93 'getelementptr' 'matched_I_4_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%matched_I_8_addr_1 = getelementptr i18 %matched_I_8, i64 0, i64 %zext_ln151_8" [receiver.cpp:151]   --->   Operation 94 'getelementptr' 'matched_I_8_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%matched_I_12_addr_2 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln151_8" [receiver.cpp:151]   --->   Operation 95 'getelementptr' 'matched_I_12_addr_2' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%matched_I_16_addr_1 = getelementptr i18 %matched_I_16, i64 0, i64 %zext_ln151_8" [receiver.cpp:151]   --->   Operation 96 'getelementptr' 'matched_I_16_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%matched_I_20_addr_1 = getelementptr i18 %matched_I_20, i64 0, i64 %zext_ln151_8" [receiver.cpp:151]   --->   Operation 97 'getelementptr' 'matched_I_20_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%matched_I_24_addr_1 = getelementptr i18 %matched_I_24, i64 0, i64 %zext_ln151_8" [receiver.cpp:151]   --->   Operation 98 'getelementptr' 'matched_I_24_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%matched_I_28_addr_1 = getelementptr i18 %matched_I_28, i64 0, i64 %zext_ln151_8" [receiver.cpp:151]   --->   Operation 99 'getelementptr' 'matched_I_28_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_4 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_9" [receiver.cpp:151]   --->   Operation 100 'getelementptr' 'preamble_upsampled_addr_4' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_4 = load i12 %preamble_upsampled_addr_4" [receiver.cpp:151]   --->   Operation 101 'load' 'preamble_upsampled_load_4' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%matched_Q_0_addr = getelementptr i18 %matched_Q_0, i64 0, i64 %zext_ln151_8" [receiver.cpp:152]   --->   Operation 102 'getelementptr' 'matched_Q_0_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%matched_Q_16_addr = getelementptr i18 %matched_Q_16, i64 0, i64 %zext_ln151_8" [receiver.cpp:152]   --->   Operation 103 'getelementptr' 'matched_Q_16_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.54ns)   --->   "%add_ln149_1 = add i12 %i, i12 5" [receiver.cpp:149]   --->   Operation 104 'add' 'add_ln149_1' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%lshr_ln151_7 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_1, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 105 'partselect' 'lshr_ln151_7' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln151_11 = zext i7 %lshr_ln151_7" [receiver.cpp:151]   --->   Operation 106 'zext' 'zext_ln151_11' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.54ns)   --->   "%add_ln151_5 = add i12 %i, i12 3961" [receiver.cpp:151]   --->   Operation 107 'add' 'add_ln151_5' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln151_12 = zext i12 %add_ln151_5" [receiver.cpp:151]   --->   Operation 108 'zext' 'zext_ln151_12' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%lshr_ln151_8 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151_5, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 109 'partselect' 'lshr_ln151_8' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%matched_I_1_addr_1 = getelementptr i18 %matched_I_1, i64 0, i64 %zext_ln151_11" [receiver.cpp:151]   --->   Operation 110 'getelementptr' 'matched_I_1_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%matched_I_5_addr_1 = getelementptr i18 %matched_I_5, i64 0, i64 %zext_ln151_11" [receiver.cpp:151]   --->   Operation 111 'getelementptr' 'matched_I_5_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%matched_I_9_addr_1 = getelementptr i18 %matched_I_9, i64 0, i64 %zext_ln151_11" [receiver.cpp:151]   --->   Operation 112 'getelementptr' 'matched_I_9_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%matched_I_13_addr_1 = getelementptr i18 %matched_I_13, i64 0, i64 %zext_ln151_11" [receiver.cpp:151]   --->   Operation 113 'getelementptr' 'matched_I_13_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%matched_I_17_addr_1 = getelementptr i18 %matched_I_17, i64 0, i64 %zext_ln151_11" [receiver.cpp:151]   --->   Operation 114 'getelementptr' 'matched_I_17_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%matched_I_21_addr_1 = getelementptr i18 %matched_I_21, i64 0, i64 %zext_ln151_11" [receiver.cpp:151]   --->   Operation 115 'getelementptr' 'matched_I_21_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%matched_I_25_addr_1 = getelementptr i18 %matched_I_25, i64 0, i64 %zext_ln151_11" [receiver.cpp:151]   --->   Operation 116 'getelementptr' 'matched_I_25_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%matched_I_29_addr_1 = getelementptr i18 %matched_I_29, i64 0, i64 %zext_ln151_11" [receiver.cpp:151]   --->   Operation 117 'getelementptr' 'matched_I_29_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_5 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_12" [receiver.cpp:151]   --->   Operation 118 'getelementptr' 'preamble_upsampled_addr_5' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_5 = load i12 %preamble_upsampled_addr_5" [receiver.cpp:151]   --->   Operation 119 'load' 'preamble_upsampled_load_5' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%matched_Q_1_addr = getelementptr i18 %matched_Q_1, i64 0, i64 %zext_ln151_11" [receiver.cpp:152]   --->   Operation 120 'getelementptr' 'matched_Q_1_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%matched_Q_17_addr = getelementptr i18 %matched_Q_17, i64 0, i64 %zext_ln151_11" [receiver.cpp:152]   --->   Operation 121 'getelementptr' 'matched_Q_17_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.54ns)   --->   "%add_ln149_2 = add i12 %i, i12 6" [receiver.cpp:149]   --->   Operation 122 'add' 'add_ln149_2' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%lshr_ln151_9 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_2, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 123 'partselect' 'lshr_ln151_9' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln151_14 = zext i7 %lshr_ln151_9" [receiver.cpp:151]   --->   Operation 124 'zext' 'zext_ln151_14' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.54ns)   --->   "%add_ln151_6 = add i12 %i, i12 3962" [receiver.cpp:151]   --->   Operation 125 'add' 'add_ln151_6' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln151_15 = zext i12 %add_ln151_6" [receiver.cpp:151]   --->   Operation 126 'zext' 'zext_ln151_15' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%lshr_ln151_s = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151_6, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 127 'partselect' 'lshr_ln151_s' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%matched_I_2_addr_1 = getelementptr i18 %matched_I_2, i64 0, i64 %zext_ln151_14" [receiver.cpp:151]   --->   Operation 128 'getelementptr' 'matched_I_2_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%matched_I_6_addr_1 = getelementptr i18 %matched_I_6, i64 0, i64 %zext_ln151_14" [receiver.cpp:151]   --->   Operation 129 'getelementptr' 'matched_I_6_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%matched_I_10_addr_1 = getelementptr i18 %matched_I_10, i64 0, i64 %zext_ln151_14" [receiver.cpp:151]   --->   Operation 130 'getelementptr' 'matched_I_10_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%matched_I_14_addr_1 = getelementptr i18 %matched_I_14, i64 0, i64 %zext_ln151_14" [receiver.cpp:151]   --->   Operation 131 'getelementptr' 'matched_I_14_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%matched_I_18_addr_1 = getelementptr i18 %matched_I_18, i64 0, i64 %zext_ln151_14" [receiver.cpp:151]   --->   Operation 132 'getelementptr' 'matched_I_18_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%matched_I_22_addr_1 = getelementptr i18 %matched_I_22, i64 0, i64 %zext_ln151_14" [receiver.cpp:151]   --->   Operation 133 'getelementptr' 'matched_I_22_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%matched_I_26_addr_1 = getelementptr i18 %matched_I_26, i64 0, i64 %zext_ln151_14" [receiver.cpp:151]   --->   Operation 134 'getelementptr' 'matched_I_26_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%matched_I_30_addr_1 = getelementptr i18 %matched_I_30, i64 0, i64 %zext_ln151_14" [receiver.cpp:151]   --->   Operation 135 'getelementptr' 'matched_I_30_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_6 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_15" [receiver.cpp:151]   --->   Operation 136 'getelementptr' 'preamble_upsampled_addr_6' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 137 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_6 = load i12 %preamble_upsampled_addr_6" [receiver.cpp:151]   --->   Operation 137 'load' 'preamble_upsampled_load_6' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%matched_Q_2_addr = getelementptr i18 %matched_Q_2, i64 0, i64 %zext_ln151_14" [receiver.cpp:152]   --->   Operation 138 'getelementptr' 'matched_Q_2_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%matched_Q_18_addr = getelementptr i18 %matched_Q_18, i64 0, i64 %zext_ln151_14" [receiver.cpp:152]   --->   Operation 139 'getelementptr' 'matched_Q_18_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.54ns)   --->   "%add_ln149_3 = add i12 %i, i12 7" [receiver.cpp:149]   --->   Operation 140 'add' 'add_ln149_3' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%lshr_ln151_1 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_3, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 141 'partselect' 'lshr_ln151_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln151_17 = zext i7 %lshr_ln151_1" [receiver.cpp:151]   --->   Operation 142 'zext' 'zext_ln151_17' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.54ns)   --->   "%add_ln151_7 = add i12 %i, i12 3963" [receiver.cpp:151]   --->   Operation 143 'add' 'add_ln151_7' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln151_18 = zext i12 %add_ln151_7" [receiver.cpp:151]   --->   Operation 144 'zext' 'zext_ln151_18' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%lshr_ln151_10 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151_7, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 145 'partselect' 'lshr_ln151_10' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%matched_I_3_addr_1 = getelementptr i18 %matched_I_3, i64 0, i64 %zext_ln151_17" [receiver.cpp:151]   --->   Operation 146 'getelementptr' 'matched_I_3_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%matched_I_7_addr_1 = getelementptr i18 %matched_I_7, i64 0, i64 %zext_ln151_17" [receiver.cpp:151]   --->   Operation 147 'getelementptr' 'matched_I_7_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%matched_I_11_addr_1 = getelementptr i18 %matched_I_11, i64 0, i64 %zext_ln151_17" [receiver.cpp:151]   --->   Operation 148 'getelementptr' 'matched_I_11_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%matched_I_15_addr_1 = getelementptr i18 %matched_I_15, i64 0, i64 %zext_ln151_17" [receiver.cpp:151]   --->   Operation 149 'getelementptr' 'matched_I_15_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%matched_I_19_addr_1 = getelementptr i18 %matched_I_19, i64 0, i64 %zext_ln151_17" [receiver.cpp:151]   --->   Operation 150 'getelementptr' 'matched_I_19_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%matched_I_23_addr_1 = getelementptr i18 %matched_I_23, i64 0, i64 %zext_ln151_17" [receiver.cpp:151]   --->   Operation 151 'getelementptr' 'matched_I_23_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%matched_I_27_addr_1 = getelementptr i18 %matched_I_27, i64 0, i64 %zext_ln151_17" [receiver.cpp:151]   --->   Operation 152 'getelementptr' 'matched_I_27_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%matched_I_31_addr_1 = getelementptr i18 %matched_I_31, i64 0, i64 %zext_ln151_17" [receiver.cpp:151]   --->   Operation 153 'getelementptr' 'matched_I_31_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_7 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_18" [receiver.cpp:151]   --->   Operation 154 'getelementptr' 'preamble_upsampled_addr_7' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 155 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_7 = load i12 %preamble_upsampled_addr_7" [receiver.cpp:151]   --->   Operation 155 'load' 'preamble_upsampled_load_7' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%matched_Q_3_addr = getelementptr i18 %matched_Q_3, i64 0, i64 %zext_ln151_17" [receiver.cpp:152]   --->   Operation 156 'getelementptr' 'matched_Q_3_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%matched_Q_19_addr = getelementptr i18 %matched_Q_19, i64 0, i64 %zext_ln151_17" [receiver.cpp:152]   --->   Operation 157 'getelementptr' 'matched_Q_19_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (1.54ns)   --->   "%add_ln149_4 = add i12 %i, i12 8" [receiver.cpp:149]   --->   Operation 158 'add' 'add_ln149_4' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%lshr_ln151_11 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_4, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 159 'partselect' 'lshr_ln151_11' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln151_20 = zext i7 %lshr_ln151_11" [receiver.cpp:151]   --->   Operation 160 'zext' 'zext_ln151_20' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (1.54ns)   --->   "%add_ln151_8 = add i12 %i, i12 3964" [receiver.cpp:151]   --->   Operation 161 'add' 'add_ln151_8' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln151_21 = zext i12 %add_ln151_8" [receiver.cpp:151]   --->   Operation 162 'zext' 'zext_ln151_21' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%lshr_ln151_12 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151_8, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 163 'partselect' 'lshr_ln151_12' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_8 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_21" [receiver.cpp:151]   --->   Operation 164 'getelementptr' 'preamble_upsampled_addr_8' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 165 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_8 = load i12 %preamble_upsampled_addr_8" [receiver.cpp:151]   --->   Operation 165 'load' 'preamble_upsampled_load_8' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%matched_Q_4_addr = getelementptr i18 %matched_Q_4, i64 0, i64 %zext_ln151_20" [receiver.cpp:152]   --->   Operation 166 'getelementptr' 'matched_Q_4_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%matched_Q_20_addr = getelementptr i18 %matched_Q_20, i64 0, i64 %zext_ln151_20" [receiver.cpp:152]   --->   Operation 167 'getelementptr' 'matched_Q_20_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.54ns)   --->   "%add_ln149_5 = add i12 %i, i12 9" [receiver.cpp:149]   --->   Operation 168 'add' 'add_ln149_5' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%lshr_ln151_13 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_5, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 169 'partselect' 'lshr_ln151_13' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln151_23 = zext i7 %lshr_ln151_13" [receiver.cpp:151]   --->   Operation 170 'zext' 'zext_ln151_23' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (1.54ns)   --->   "%add_ln151_9 = add i12 %i, i12 3965" [receiver.cpp:151]   --->   Operation 171 'add' 'add_ln151_9' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln151_24 = zext i12 %add_ln151_9" [receiver.cpp:151]   --->   Operation 172 'zext' 'zext_ln151_24' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%lshr_ln151_14 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151_9, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 173 'partselect' 'lshr_ln151_14' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_9 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_24" [receiver.cpp:151]   --->   Operation 174 'getelementptr' 'preamble_upsampled_addr_9' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 175 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_9 = load i12 %preamble_upsampled_addr_9" [receiver.cpp:151]   --->   Operation 175 'load' 'preamble_upsampled_load_9' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%matched_Q_5_addr = getelementptr i18 %matched_Q_5, i64 0, i64 %zext_ln151_23" [receiver.cpp:152]   --->   Operation 176 'getelementptr' 'matched_Q_5_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%matched_Q_21_addr = getelementptr i18 %matched_Q_21, i64 0, i64 %zext_ln151_23" [receiver.cpp:152]   --->   Operation 177 'getelementptr' 'matched_Q_21_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (1.54ns)   --->   "%add_ln149_6 = add i12 %i, i12 10" [receiver.cpp:149]   --->   Operation 178 'add' 'add_ln149_6' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%lshr_ln151_15 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_6, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 179 'partselect' 'lshr_ln151_15' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln151_26 = zext i7 %lshr_ln151_15" [receiver.cpp:151]   --->   Operation 180 'zext' 'zext_ln151_26' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (1.54ns)   --->   "%add_ln151_10 = add i12 %i, i12 3966" [receiver.cpp:151]   --->   Operation 181 'add' 'add_ln151_10' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln151_27 = zext i12 %add_ln151_10" [receiver.cpp:151]   --->   Operation 182 'zext' 'zext_ln151_27' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%lshr_ln151_16 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151_10, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 183 'partselect' 'lshr_ln151_16' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_10 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_27" [receiver.cpp:151]   --->   Operation 184 'getelementptr' 'preamble_upsampled_addr_10' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 185 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_10 = load i12 %preamble_upsampled_addr_10" [receiver.cpp:151]   --->   Operation 185 'load' 'preamble_upsampled_load_10' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%matched_Q_6_addr = getelementptr i18 %matched_Q_6, i64 0, i64 %zext_ln151_26" [receiver.cpp:152]   --->   Operation 186 'getelementptr' 'matched_Q_6_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%matched_Q_22_addr = getelementptr i18 %matched_Q_22, i64 0, i64 %zext_ln151_26" [receiver.cpp:152]   --->   Operation 187 'getelementptr' 'matched_Q_22_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (1.54ns)   --->   "%add_ln149_7 = add i12 %i, i12 11" [receiver.cpp:149]   --->   Operation 188 'add' 'add_ln149_7' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%lshr_ln151_17 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_7, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 189 'partselect' 'lshr_ln151_17' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln151_29 = zext i7 %lshr_ln151_17" [receiver.cpp:151]   --->   Operation 190 'zext' 'zext_ln151_29' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.54ns)   --->   "%add_ln151_11 = add i12 %i, i12 3967" [receiver.cpp:151]   --->   Operation 191 'add' 'add_ln151_11' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln151_30 = zext i12 %add_ln151_11" [receiver.cpp:151]   --->   Operation 192 'zext' 'zext_ln151_30' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%lshr_ln151_18 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151_11, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 193 'partselect' 'lshr_ln151_18' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_11 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_30" [receiver.cpp:151]   --->   Operation 194 'getelementptr' 'preamble_upsampled_addr_11' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 195 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_11 = load i12 %preamble_upsampled_addr_11" [receiver.cpp:151]   --->   Operation 195 'load' 'preamble_upsampled_load_11' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%matched_Q_7_addr = getelementptr i18 %matched_Q_7, i64 0, i64 %zext_ln151_29" [receiver.cpp:152]   --->   Operation 196 'getelementptr' 'matched_Q_7_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%matched_Q_23_addr = getelementptr i18 %matched_Q_23, i64 0, i64 %zext_ln151_29" [receiver.cpp:152]   --->   Operation 197 'getelementptr' 'matched_Q_23_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (1.54ns)   --->   "%add_ln149_8 = add i12 %i, i12 12" [receiver.cpp:149]   --->   Operation 198 'add' 'add_ln149_8' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%lshr_ln151_19 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_8, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 199 'partselect' 'lshr_ln151_19' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln151_32 = zext i7 %lshr_ln151_19" [receiver.cpp:151]   --->   Operation 200 'zext' 'zext_ln151_32' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (1.54ns)   --->   "%add_ln151_12 = add i12 %i, i12 3968" [receiver.cpp:151]   --->   Operation 201 'add' 'add_ln151_12' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln151_33 = zext i12 %add_ln151_12" [receiver.cpp:151]   --->   Operation 202 'zext' 'zext_ln151_33' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%lshr_ln151_20 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151_12, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 203 'partselect' 'lshr_ln151_20' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_12 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_33" [receiver.cpp:151]   --->   Operation 204 'getelementptr' 'preamble_upsampled_addr_12' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 205 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_12 = load i12 %preamble_upsampled_addr_12" [receiver.cpp:151]   --->   Operation 205 'load' 'preamble_upsampled_load_12' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%matched_Q_8_addr = getelementptr i18 %matched_Q_8, i64 0, i64 %zext_ln151_32" [receiver.cpp:152]   --->   Operation 206 'getelementptr' 'matched_Q_8_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%matched_Q_24_addr = getelementptr i18 %matched_Q_24, i64 0, i64 %zext_ln151_32" [receiver.cpp:152]   --->   Operation 207 'getelementptr' 'matched_Q_24_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (1.54ns)   --->   "%add_ln149_9 = add i12 %i, i12 13" [receiver.cpp:149]   --->   Operation 208 'add' 'add_ln149_9' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%lshr_ln151_21 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_9, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 209 'partselect' 'lshr_ln151_21' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln151_35 = zext i7 %lshr_ln151_21" [receiver.cpp:151]   --->   Operation 210 'zext' 'zext_ln151_35' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (1.54ns)   --->   "%add_ln151_13 = add i12 %i, i12 3969" [receiver.cpp:151]   --->   Operation 211 'add' 'add_ln151_13' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln151_36 = zext i12 %add_ln151_13" [receiver.cpp:151]   --->   Operation 212 'zext' 'zext_ln151_36' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%lshr_ln151_22 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151_13, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 213 'partselect' 'lshr_ln151_22' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_13 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_36" [receiver.cpp:151]   --->   Operation 214 'getelementptr' 'preamble_upsampled_addr_13' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 215 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_13 = load i12 %preamble_upsampled_addr_13" [receiver.cpp:151]   --->   Operation 215 'load' 'preamble_upsampled_load_13' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%matched_Q_9_addr = getelementptr i18 %matched_Q_9, i64 0, i64 %zext_ln151_35" [receiver.cpp:152]   --->   Operation 216 'getelementptr' 'matched_Q_9_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%matched_Q_25_addr = getelementptr i18 %matched_Q_25, i64 0, i64 %zext_ln151_35" [receiver.cpp:152]   --->   Operation 217 'getelementptr' 'matched_Q_25_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (1.54ns)   --->   "%add_ln149_10 = add i12 %i, i12 14" [receiver.cpp:149]   --->   Operation 218 'add' 'add_ln149_10' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%lshr_ln151_23 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_10, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 219 'partselect' 'lshr_ln151_23' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln151_38 = zext i7 %lshr_ln151_23" [receiver.cpp:151]   --->   Operation 220 'zext' 'zext_ln151_38' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (1.54ns)   --->   "%add_ln151_14 = add i12 %i, i12 3970" [receiver.cpp:151]   --->   Operation 221 'add' 'add_ln151_14' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln151_39 = zext i12 %add_ln151_14" [receiver.cpp:151]   --->   Operation 222 'zext' 'zext_ln151_39' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%lshr_ln151_24 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151_14, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 223 'partselect' 'lshr_ln151_24' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_14 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_39" [receiver.cpp:151]   --->   Operation 224 'getelementptr' 'preamble_upsampled_addr_14' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 225 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_14 = load i12 %preamble_upsampled_addr_14" [receiver.cpp:151]   --->   Operation 225 'load' 'preamble_upsampled_load_14' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%matched_Q_10_addr = getelementptr i18 %matched_Q_10, i64 0, i64 %zext_ln151_38" [receiver.cpp:152]   --->   Operation 226 'getelementptr' 'matched_Q_10_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%matched_Q_26_addr = getelementptr i18 %matched_Q_26, i64 0, i64 %zext_ln151_38" [receiver.cpp:152]   --->   Operation 227 'getelementptr' 'matched_Q_26_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (1.54ns)   --->   "%add_ln149_11 = add i12 %i, i12 15" [receiver.cpp:149]   --->   Operation 228 'add' 'add_ln149_11' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%lshr_ln151_25 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_11, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 229 'partselect' 'lshr_ln151_25' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln151_41 = zext i7 %lshr_ln151_25" [receiver.cpp:151]   --->   Operation 230 'zext' 'zext_ln151_41' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (1.54ns)   --->   "%add_ln151_15 = add i12 %i, i12 3971" [receiver.cpp:151]   --->   Operation 231 'add' 'add_ln151_15' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln151_42 = zext i12 %add_ln151_15" [receiver.cpp:151]   --->   Operation 232 'zext' 'zext_ln151_42' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%lshr_ln151_26 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln151_15, i32 4, i32 11" [receiver.cpp:151]   --->   Operation 233 'partselect' 'lshr_ln151_26' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 234 [2/2] (3.25ns)   --->   "%matched_I_1_load = load i8 %matched_I_1_addr" [receiver.cpp:151]   --->   Operation 234 'load' 'matched_I_1_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 235 [2/2] (3.25ns)   --->   "%matched_I_5_load = load i8 %matched_I_5_addr" [receiver.cpp:151]   --->   Operation 235 'load' 'matched_I_5_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 236 [2/2] (3.25ns)   --->   "%matched_I_9_load = load i8 %matched_I_9_addr" [receiver.cpp:151]   --->   Operation 236 'load' 'matched_I_9_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 237 [2/2] (3.25ns)   --->   "%matched_I_13_load = load i8 %matched_I_13_addr" [receiver.cpp:151]   --->   Operation 237 'load' 'matched_I_13_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 238 [2/2] (3.25ns)   --->   "%matched_I_17_load = load i8 %matched_I_17_addr" [receiver.cpp:151]   --->   Operation 238 'load' 'matched_I_17_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 239 [2/2] (3.25ns)   --->   "%matched_I_21_load = load i8 %matched_I_21_addr" [receiver.cpp:151]   --->   Operation 239 'load' 'matched_I_21_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 240 [2/2] (3.25ns)   --->   "%matched_I_25_load = load i8 %matched_I_25_addr" [receiver.cpp:151]   --->   Operation 240 'load' 'matched_I_25_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 241 [2/2] (3.25ns)   --->   "%matched_I_29_load = load i8 %matched_I_29_addr" [receiver.cpp:151]   --->   Operation 241 'load' 'matched_I_29_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 242 [2/2] (3.25ns)   --->   "%matched_I_2_load = load i8 %matched_I_2_addr" [receiver.cpp:151]   --->   Operation 242 'load' 'matched_I_2_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 243 [2/2] (3.25ns)   --->   "%matched_I_6_load = load i8 %matched_I_6_addr" [receiver.cpp:151]   --->   Operation 243 'load' 'matched_I_6_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 244 [2/2] (3.25ns)   --->   "%matched_I_10_load = load i8 %matched_I_10_addr" [receiver.cpp:151]   --->   Operation 244 'load' 'matched_I_10_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 245 [2/2] (3.25ns)   --->   "%matched_I_14_load = load i8 %matched_I_14_addr" [receiver.cpp:151]   --->   Operation 245 'load' 'matched_I_14_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 246 [2/2] (3.25ns)   --->   "%matched_I_18_load = load i8 %matched_I_18_addr" [receiver.cpp:151]   --->   Operation 246 'load' 'matched_I_18_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 247 [2/2] (3.25ns)   --->   "%matched_I_22_load = load i8 %matched_I_22_addr" [receiver.cpp:151]   --->   Operation 247 'load' 'matched_I_22_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 248 [2/2] (3.25ns)   --->   "%matched_I_26_load = load i8 %matched_I_26_addr" [receiver.cpp:151]   --->   Operation 248 'load' 'matched_I_26_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 249 [2/2] (3.25ns)   --->   "%matched_I_30_load = load i8 %matched_I_30_addr" [receiver.cpp:151]   --->   Operation 249 'load' 'matched_I_30_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 250 [2/2] (3.25ns)   --->   "%matched_I_3_load = load i8 %matched_I_3_addr" [receiver.cpp:151]   --->   Operation 250 'load' 'matched_I_3_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 251 [2/2] (3.25ns)   --->   "%matched_I_7_load = load i8 %matched_I_7_addr" [receiver.cpp:151]   --->   Operation 251 'load' 'matched_I_7_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 252 [2/2] (3.25ns)   --->   "%matched_I_11_load = load i8 %matched_I_11_addr" [receiver.cpp:151]   --->   Operation 252 'load' 'matched_I_11_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 253 [2/2] (3.25ns)   --->   "%matched_I_15_load = load i8 %matched_I_15_addr" [receiver.cpp:151]   --->   Operation 253 'load' 'matched_I_15_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 254 [2/2] (3.25ns)   --->   "%matched_I_19_load = load i8 %matched_I_19_addr" [receiver.cpp:151]   --->   Operation 254 'load' 'matched_I_19_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 255 [2/2] (3.25ns)   --->   "%matched_I_23_load = load i8 %matched_I_23_addr" [receiver.cpp:151]   --->   Operation 255 'load' 'matched_I_23_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 256 [2/2] (3.25ns)   --->   "%matched_I_27_load = load i8 %matched_I_27_addr" [receiver.cpp:151]   --->   Operation 256 'load' 'matched_I_27_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 257 [2/2] (3.25ns)   --->   "%matched_I_31_load = load i8 %matched_I_31_addr" [receiver.cpp:151]   --->   Operation 257 'load' 'matched_I_31_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 258 [2/2] (3.25ns)   --->   "%matched_I_0_load_1 = load i8 %matched_I_0_addr_1" [receiver.cpp:151]   --->   Operation 258 'load' 'matched_I_0_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 259 [2/2] (3.25ns)   --->   "%matched_I_4_load_1 = load i8 %matched_I_4_addr_1" [receiver.cpp:151]   --->   Operation 259 'load' 'matched_I_4_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 260 [2/2] (3.25ns)   --->   "%matched_I_8_load_1 = load i8 %matched_I_8_addr_1" [receiver.cpp:151]   --->   Operation 260 'load' 'matched_I_8_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 261 [2/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2" [receiver.cpp:151]   --->   Operation 261 'load' 'matched_I_12_load_2' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 262 [2/2] (3.25ns)   --->   "%matched_I_16_load_1 = load i8 %matched_I_16_addr_1" [receiver.cpp:151]   --->   Operation 262 'load' 'matched_I_16_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 263 [2/2] (3.25ns)   --->   "%matched_I_20_load_1 = load i8 %matched_I_20_addr_1" [receiver.cpp:151]   --->   Operation 263 'load' 'matched_I_20_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 264 [2/2] (3.25ns)   --->   "%matched_I_24_load_1 = load i8 %matched_I_24_addr_1" [receiver.cpp:151]   --->   Operation 264 'load' 'matched_I_24_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 265 [2/2] (3.25ns)   --->   "%matched_I_28_load_1 = load i8 %matched_I_28_addr_1" [receiver.cpp:151]   --->   Operation 265 'load' 'matched_I_28_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 266 [2/2] (3.25ns)   --->   "%matched_I_1_load_1 = load i8 %matched_I_1_addr_1" [receiver.cpp:151]   --->   Operation 266 'load' 'matched_I_1_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 267 [2/2] (3.25ns)   --->   "%matched_I_5_load_1 = load i8 %matched_I_5_addr_1" [receiver.cpp:151]   --->   Operation 267 'load' 'matched_I_5_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 268 [2/2] (3.25ns)   --->   "%matched_I_9_load_1 = load i8 %matched_I_9_addr_1" [receiver.cpp:151]   --->   Operation 268 'load' 'matched_I_9_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 269 [2/2] (3.25ns)   --->   "%matched_I_13_load_1 = load i8 %matched_I_13_addr_1" [receiver.cpp:151]   --->   Operation 269 'load' 'matched_I_13_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 270 [2/2] (3.25ns)   --->   "%matched_I_17_load_1 = load i8 %matched_I_17_addr_1" [receiver.cpp:151]   --->   Operation 270 'load' 'matched_I_17_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 271 [2/2] (3.25ns)   --->   "%matched_I_21_load_1 = load i8 %matched_I_21_addr_1" [receiver.cpp:151]   --->   Operation 271 'load' 'matched_I_21_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 272 [2/2] (3.25ns)   --->   "%matched_I_25_load_1 = load i8 %matched_I_25_addr_1" [receiver.cpp:151]   --->   Operation 272 'load' 'matched_I_25_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 273 [2/2] (3.25ns)   --->   "%matched_I_29_load_1 = load i8 %matched_I_29_addr_1" [receiver.cpp:151]   --->   Operation 273 'load' 'matched_I_29_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 274 [2/2] (3.25ns)   --->   "%matched_I_2_load_1 = load i8 %matched_I_2_addr_1" [receiver.cpp:151]   --->   Operation 274 'load' 'matched_I_2_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 275 [2/2] (3.25ns)   --->   "%matched_I_6_load_1 = load i8 %matched_I_6_addr_1" [receiver.cpp:151]   --->   Operation 275 'load' 'matched_I_6_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 276 [2/2] (3.25ns)   --->   "%matched_I_10_load_1 = load i8 %matched_I_10_addr_1" [receiver.cpp:151]   --->   Operation 276 'load' 'matched_I_10_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 277 [2/2] (3.25ns)   --->   "%matched_I_14_load_1 = load i8 %matched_I_14_addr_1" [receiver.cpp:151]   --->   Operation 277 'load' 'matched_I_14_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 278 [2/2] (3.25ns)   --->   "%matched_I_18_load_1 = load i8 %matched_I_18_addr_1" [receiver.cpp:151]   --->   Operation 278 'load' 'matched_I_18_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 279 [2/2] (3.25ns)   --->   "%matched_I_22_load_1 = load i8 %matched_I_22_addr_1" [receiver.cpp:151]   --->   Operation 279 'load' 'matched_I_22_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 280 [2/2] (3.25ns)   --->   "%matched_I_26_load_1 = load i8 %matched_I_26_addr_1" [receiver.cpp:151]   --->   Operation 280 'load' 'matched_I_26_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 281 [2/2] (3.25ns)   --->   "%matched_I_30_load_1 = load i8 %matched_I_30_addr_1" [receiver.cpp:151]   --->   Operation 281 'load' 'matched_I_30_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 282 [2/2] (3.25ns)   --->   "%matched_I_3_load_1 = load i8 %matched_I_3_addr_1" [receiver.cpp:151]   --->   Operation 282 'load' 'matched_I_3_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 283 [2/2] (3.25ns)   --->   "%matched_I_7_load_1 = load i8 %matched_I_7_addr_1" [receiver.cpp:151]   --->   Operation 283 'load' 'matched_I_7_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 284 [2/2] (3.25ns)   --->   "%matched_I_11_load_1 = load i8 %matched_I_11_addr_1" [receiver.cpp:151]   --->   Operation 284 'load' 'matched_I_11_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 285 [2/2] (3.25ns)   --->   "%matched_I_15_load_1 = load i8 %matched_I_15_addr_1" [receiver.cpp:151]   --->   Operation 285 'load' 'matched_I_15_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 286 [2/2] (3.25ns)   --->   "%matched_I_19_load_1 = load i8 %matched_I_19_addr_1" [receiver.cpp:151]   --->   Operation 286 'load' 'matched_I_19_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 287 [2/2] (3.25ns)   --->   "%matched_I_23_load_1 = load i8 %matched_I_23_addr_1" [receiver.cpp:151]   --->   Operation 287 'load' 'matched_I_23_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 288 [2/2] (3.25ns)   --->   "%matched_I_27_load_1 = load i8 %matched_I_27_addr_1" [receiver.cpp:151]   --->   Operation 288 'load' 'matched_I_27_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 289 [2/2] (3.25ns)   --->   "%matched_I_31_load_1 = load i8 %matched_I_31_addr_1" [receiver.cpp:151]   --->   Operation 289 'load' 'matched_I_31_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_15 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_42" [receiver.cpp:151]   --->   Operation 290 'getelementptr' 'preamble_upsampled_addr_15' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 291 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_15 = load i12 %preamble_upsampled_addr_15" [receiver.cpp:151]   --->   Operation 291 'load' 'preamble_upsampled_load_15' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%matched_Q_11_addr = getelementptr i18 %matched_Q_11, i64 0, i64 %zext_ln151_41" [receiver.cpp:152]   --->   Operation 292 'getelementptr' 'matched_Q_11_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%matched_Q_27_addr = getelementptr i18 %matched_Q_27, i64 0, i64 %zext_ln151_41" [receiver.cpp:152]   --->   Operation 293 'getelementptr' 'matched_Q_27_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 294 [2/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1" [receiver.cpp:152]   --->   Operation 294 'load' 'matched_Q_12_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 295 [2/2] (3.25ns)   --->   "%matched_Q_28_load = load i8 %matched_Q_28_addr" [receiver.cpp:152]   --->   Operation 295 'load' 'matched_Q_28_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 296 [2/2] (3.25ns)   --->   "%matched_Q_13_load = load i8 %matched_Q_13_addr" [receiver.cpp:152]   --->   Operation 296 'load' 'matched_Q_13_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 297 [2/2] (3.25ns)   --->   "%matched_Q_29_load = load i8 %matched_Q_29_addr" [receiver.cpp:152]   --->   Operation 297 'load' 'matched_Q_29_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 298 [2/2] (3.25ns)   --->   "%matched_Q_14_load = load i8 %matched_Q_14_addr" [receiver.cpp:152]   --->   Operation 298 'load' 'matched_Q_14_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 299 [2/2] (3.25ns)   --->   "%matched_Q_30_load = load i8 %matched_Q_30_addr" [receiver.cpp:152]   --->   Operation 299 'load' 'matched_Q_30_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 300 [2/2] (3.25ns)   --->   "%matched_Q_15_load = load i8 %matched_Q_15_addr" [receiver.cpp:152]   --->   Operation 300 'load' 'matched_Q_15_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 301 [2/2] (3.25ns)   --->   "%matched_Q_31_load = load i8 %matched_Q_31_addr" [receiver.cpp:152]   --->   Operation 301 'load' 'matched_Q_31_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 302 [2/2] (3.25ns)   --->   "%matched_Q_0_load = load i8 %matched_Q_0_addr" [receiver.cpp:152]   --->   Operation 302 'load' 'matched_Q_0_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 303 [2/2] (3.25ns)   --->   "%matched_Q_16_load = load i8 %matched_Q_16_addr" [receiver.cpp:152]   --->   Operation 303 'load' 'matched_Q_16_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 304 [2/2] (3.25ns)   --->   "%matched_Q_1_load = load i8 %matched_Q_1_addr" [receiver.cpp:152]   --->   Operation 304 'load' 'matched_Q_1_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 305 [2/2] (3.25ns)   --->   "%matched_Q_17_load = load i8 %matched_Q_17_addr" [receiver.cpp:152]   --->   Operation 305 'load' 'matched_Q_17_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 306 [2/2] (3.25ns)   --->   "%matched_Q_2_load = load i8 %matched_Q_2_addr" [receiver.cpp:152]   --->   Operation 306 'load' 'matched_Q_2_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 307 [2/2] (3.25ns)   --->   "%matched_Q_18_load = load i8 %matched_Q_18_addr" [receiver.cpp:152]   --->   Operation 307 'load' 'matched_Q_18_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 308 [2/2] (3.25ns)   --->   "%matched_Q_3_load = load i8 %matched_Q_3_addr" [receiver.cpp:152]   --->   Operation 308 'load' 'matched_Q_3_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 309 [2/2] (3.25ns)   --->   "%matched_Q_19_load = load i8 %matched_Q_19_addr" [receiver.cpp:152]   --->   Operation 309 'load' 'matched_Q_19_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 310 [2/2] (3.25ns)   --->   "%matched_Q_4_load = load i8 %matched_Q_4_addr" [receiver.cpp:152]   --->   Operation 310 'load' 'matched_Q_4_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 311 [2/2] (3.25ns)   --->   "%matched_Q_20_load = load i8 %matched_Q_20_addr" [receiver.cpp:152]   --->   Operation 311 'load' 'matched_Q_20_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 312 [2/2] (3.25ns)   --->   "%matched_Q_5_load = load i8 %matched_Q_5_addr" [receiver.cpp:152]   --->   Operation 312 'load' 'matched_Q_5_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 313 [2/2] (3.25ns)   --->   "%matched_Q_21_load = load i8 %matched_Q_21_addr" [receiver.cpp:152]   --->   Operation 313 'load' 'matched_Q_21_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 314 [2/2] (3.25ns)   --->   "%matched_Q_6_load = load i8 %matched_Q_6_addr" [receiver.cpp:152]   --->   Operation 314 'load' 'matched_Q_6_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 315 [2/2] (3.25ns)   --->   "%matched_Q_22_load = load i8 %matched_Q_22_addr" [receiver.cpp:152]   --->   Operation 315 'load' 'matched_Q_22_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 316 [2/2] (3.25ns)   --->   "%matched_Q_7_load = load i8 %matched_Q_7_addr" [receiver.cpp:152]   --->   Operation 316 'load' 'matched_Q_7_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 317 [2/2] (3.25ns)   --->   "%matched_Q_23_load = load i8 %matched_Q_23_addr" [receiver.cpp:152]   --->   Operation 317 'load' 'matched_Q_23_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 318 [2/2] (3.25ns)   --->   "%matched_Q_8_load = load i8 %matched_Q_8_addr" [receiver.cpp:152]   --->   Operation 318 'load' 'matched_Q_8_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 319 [2/2] (3.25ns)   --->   "%matched_Q_24_load = load i8 %matched_Q_24_addr" [receiver.cpp:152]   --->   Operation 319 'load' 'matched_Q_24_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 320 [2/2] (3.25ns)   --->   "%matched_Q_9_load = load i8 %matched_Q_9_addr" [receiver.cpp:152]   --->   Operation 320 'load' 'matched_Q_9_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 321 [2/2] (3.25ns)   --->   "%matched_Q_25_load = load i8 %matched_Q_25_addr" [receiver.cpp:152]   --->   Operation 321 'load' 'matched_Q_25_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 322 [2/2] (3.25ns)   --->   "%matched_Q_10_load = load i8 %matched_Q_10_addr" [receiver.cpp:152]   --->   Operation 322 'load' 'matched_Q_10_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 323 [2/2] (3.25ns)   --->   "%matched_Q_26_load = load i8 %matched_Q_26_addr" [receiver.cpp:152]   --->   Operation 323 'load' 'matched_Q_26_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 324 [2/2] (3.25ns)   --->   "%matched_Q_11_load = load i8 %matched_Q_11_addr" [receiver.cpp:152]   --->   Operation 324 'load' 'matched_Q_11_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 325 [2/2] (3.25ns)   --->   "%matched_Q_27_load = load i8 %matched_Q_27_addr" [receiver.cpp:152]   --->   Operation 325 'load' 'matched_Q_27_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 326 [1/1] (1.54ns)   --->   "%add_ln149_12 = add i12 %i, i12 16" [receiver.cpp:149]   --->   Operation 326 'add' 'add_ln149_12' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (1.58ns)   --->   "%store_ln149 = store i12 %add_ln149_12, i12 %i_10" [receiver.cpp:149]   --->   Operation 327 'store' 'store_ln149' <Predicate = (icmp_ln149)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 328 [1/2] (3.25ns)   --->   "%matched_I_0_load = load i8 %matched_I_0_addr" [receiver.cpp:151]   --->   Operation 328 'load' 'matched_I_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 329 [1/2] (3.25ns)   --->   "%matched_I_4_load = load i8 %matched_I_4_addr" [receiver.cpp:151]   --->   Operation 329 'load' 'matched_I_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 330 [1/2] (3.25ns)   --->   "%matched_I_8_load = load i8 %matched_I_8_addr" [receiver.cpp:151]   --->   Operation 330 'load' 'matched_I_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 331 [1/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1" [receiver.cpp:151]   --->   Operation 331 'load' 'matched_I_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 332 [1/2] (3.25ns)   --->   "%matched_I_16_load = load i8 %matched_I_16_addr" [receiver.cpp:151]   --->   Operation 332 'load' 'matched_I_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 333 [1/2] (3.25ns)   --->   "%matched_I_20_load = load i8 %matched_I_20_addr" [receiver.cpp:151]   --->   Operation 333 'load' 'matched_I_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 334 [1/2] (3.25ns)   --->   "%matched_I_24_load = load i8 %matched_I_24_addr" [receiver.cpp:151]   --->   Operation 334 'load' 'matched_I_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 335 [1/2] (3.25ns)   --->   "%matched_I_28_load = load i8 %matched_I_28_addr" [receiver.cpp:151]   --->   Operation 335 'load' 'matched_I_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 336 [1/2] (3.25ns)   --->   "%preamble_upsampled_load = load i12 %preamble_upsampled_addr" [receiver.cpp:151]   --->   Operation 336 'load' 'preamble_upsampled_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 337 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_1 = load i12 %preamble_upsampled_addr_1" [receiver.cpp:151]   --->   Operation 337 'load' 'preamble_upsampled_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 338 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_2 = load i12 %preamble_upsampled_addr_2" [receiver.cpp:151]   --->   Operation 338 'load' 'preamble_upsampled_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 339 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_3 = load i12 %preamble_upsampled_addr_3" [receiver.cpp:151]   --->   Operation 339 'load' 'preamble_upsampled_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 340 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_4 = load i12 %preamble_upsampled_addr_4" [receiver.cpp:151]   --->   Operation 340 'load' 'preamble_upsampled_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 341 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_5 = load i12 %preamble_upsampled_addr_5" [receiver.cpp:151]   --->   Operation 341 'load' 'preamble_upsampled_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 342 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_6 = load i12 %preamble_upsampled_addr_6" [receiver.cpp:151]   --->   Operation 342 'load' 'preamble_upsampled_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 343 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_7 = load i12 %preamble_upsampled_addr_7" [receiver.cpp:151]   --->   Operation 343 'load' 'preamble_upsampled_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 344 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_8 = load i12 %preamble_upsampled_addr_8" [receiver.cpp:151]   --->   Operation 344 'load' 'preamble_upsampled_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 345 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_9 = load i12 %preamble_upsampled_addr_9" [receiver.cpp:151]   --->   Operation 345 'load' 'preamble_upsampled_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 346 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_10 = load i12 %preamble_upsampled_addr_10" [receiver.cpp:151]   --->   Operation 346 'load' 'preamble_upsampled_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 347 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_11 = load i12 %preamble_upsampled_addr_11" [receiver.cpp:151]   --->   Operation 347 'load' 'preamble_upsampled_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 348 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_12 = load i12 %preamble_upsampled_addr_12" [receiver.cpp:151]   --->   Operation 348 'load' 'preamble_upsampled_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 349 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_13 = load i12 %preamble_upsampled_addr_13" [receiver.cpp:151]   --->   Operation 349 'load' 'preamble_upsampled_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 350 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_14 = load i12 %preamble_upsampled_addr_14" [receiver.cpp:151]   --->   Operation 350 'load' 'preamble_upsampled_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 351 [1/2] (3.25ns)   --->   "%matched_I_1_load = load i8 %matched_I_1_addr" [receiver.cpp:151]   --->   Operation 351 'load' 'matched_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 352 [1/2] (3.25ns)   --->   "%matched_I_5_load = load i8 %matched_I_5_addr" [receiver.cpp:151]   --->   Operation 352 'load' 'matched_I_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 353 [1/2] (3.25ns)   --->   "%matched_I_9_load = load i8 %matched_I_9_addr" [receiver.cpp:151]   --->   Operation 353 'load' 'matched_I_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 354 [1/2] (3.25ns)   --->   "%matched_I_13_load = load i8 %matched_I_13_addr" [receiver.cpp:151]   --->   Operation 354 'load' 'matched_I_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 355 [1/2] (3.25ns)   --->   "%matched_I_17_load = load i8 %matched_I_17_addr" [receiver.cpp:151]   --->   Operation 355 'load' 'matched_I_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 356 [1/2] (3.25ns)   --->   "%matched_I_21_load = load i8 %matched_I_21_addr" [receiver.cpp:151]   --->   Operation 356 'load' 'matched_I_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 357 [1/2] (3.25ns)   --->   "%matched_I_25_load = load i8 %matched_I_25_addr" [receiver.cpp:151]   --->   Operation 357 'load' 'matched_I_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 358 [1/2] (3.25ns)   --->   "%matched_I_29_load = load i8 %matched_I_29_addr" [receiver.cpp:151]   --->   Operation 358 'load' 'matched_I_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 359 [1/2] (3.25ns)   --->   "%matched_I_2_load = load i8 %matched_I_2_addr" [receiver.cpp:151]   --->   Operation 359 'load' 'matched_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 360 [1/2] (3.25ns)   --->   "%matched_I_6_load = load i8 %matched_I_6_addr" [receiver.cpp:151]   --->   Operation 360 'load' 'matched_I_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 361 [1/2] (3.25ns)   --->   "%matched_I_10_load = load i8 %matched_I_10_addr" [receiver.cpp:151]   --->   Operation 361 'load' 'matched_I_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 362 [1/2] (3.25ns)   --->   "%matched_I_14_load = load i8 %matched_I_14_addr" [receiver.cpp:151]   --->   Operation 362 'load' 'matched_I_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 363 [1/2] (3.25ns)   --->   "%matched_I_18_load = load i8 %matched_I_18_addr" [receiver.cpp:151]   --->   Operation 363 'load' 'matched_I_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 364 [1/2] (3.25ns)   --->   "%matched_I_22_load = load i8 %matched_I_22_addr" [receiver.cpp:151]   --->   Operation 364 'load' 'matched_I_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 365 [1/2] (3.25ns)   --->   "%matched_I_26_load = load i8 %matched_I_26_addr" [receiver.cpp:151]   --->   Operation 365 'load' 'matched_I_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 366 [1/2] (3.25ns)   --->   "%matched_I_30_load = load i8 %matched_I_30_addr" [receiver.cpp:151]   --->   Operation 366 'load' 'matched_I_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 367 [1/2] (3.25ns)   --->   "%matched_I_3_load = load i8 %matched_I_3_addr" [receiver.cpp:151]   --->   Operation 367 'load' 'matched_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 368 [1/2] (3.25ns)   --->   "%matched_I_7_load = load i8 %matched_I_7_addr" [receiver.cpp:151]   --->   Operation 368 'load' 'matched_I_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 369 [1/2] (3.25ns)   --->   "%matched_I_11_load = load i8 %matched_I_11_addr" [receiver.cpp:151]   --->   Operation 369 'load' 'matched_I_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 370 [1/2] (3.25ns)   --->   "%matched_I_15_load = load i8 %matched_I_15_addr" [receiver.cpp:151]   --->   Operation 370 'load' 'matched_I_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 371 [1/2] (3.25ns)   --->   "%matched_I_19_load = load i8 %matched_I_19_addr" [receiver.cpp:151]   --->   Operation 371 'load' 'matched_I_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 372 [1/2] (3.25ns)   --->   "%matched_I_23_load = load i8 %matched_I_23_addr" [receiver.cpp:151]   --->   Operation 372 'load' 'matched_I_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 373 [1/2] (3.25ns)   --->   "%matched_I_27_load = load i8 %matched_I_27_addr" [receiver.cpp:151]   --->   Operation 373 'load' 'matched_I_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 374 [1/2] (3.25ns)   --->   "%matched_I_31_load = load i8 %matched_I_31_addr" [receiver.cpp:151]   --->   Operation 374 'load' 'matched_I_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 375 [1/2] (3.25ns)   --->   "%matched_I_0_load_1 = load i8 %matched_I_0_addr_1" [receiver.cpp:151]   --->   Operation 375 'load' 'matched_I_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 376 [1/2] (3.25ns)   --->   "%matched_I_4_load_1 = load i8 %matched_I_4_addr_1" [receiver.cpp:151]   --->   Operation 376 'load' 'matched_I_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 377 [1/2] (3.25ns)   --->   "%matched_I_8_load_1 = load i8 %matched_I_8_addr_1" [receiver.cpp:151]   --->   Operation 377 'load' 'matched_I_8_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 378 [1/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2" [receiver.cpp:151]   --->   Operation 378 'load' 'matched_I_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 379 [1/2] (3.25ns)   --->   "%matched_I_16_load_1 = load i8 %matched_I_16_addr_1" [receiver.cpp:151]   --->   Operation 379 'load' 'matched_I_16_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 380 [1/2] (3.25ns)   --->   "%matched_I_20_load_1 = load i8 %matched_I_20_addr_1" [receiver.cpp:151]   --->   Operation 380 'load' 'matched_I_20_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 381 [1/2] (3.25ns)   --->   "%matched_I_24_load_1 = load i8 %matched_I_24_addr_1" [receiver.cpp:151]   --->   Operation 381 'load' 'matched_I_24_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 382 [1/2] (3.25ns)   --->   "%matched_I_28_load_1 = load i8 %matched_I_28_addr_1" [receiver.cpp:151]   --->   Operation 382 'load' 'matched_I_28_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 383 [1/2] (3.25ns)   --->   "%matched_I_1_load_1 = load i8 %matched_I_1_addr_1" [receiver.cpp:151]   --->   Operation 383 'load' 'matched_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 384 [1/2] (3.25ns)   --->   "%matched_I_5_load_1 = load i8 %matched_I_5_addr_1" [receiver.cpp:151]   --->   Operation 384 'load' 'matched_I_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 385 [1/2] (3.25ns)   --->   "%matched_I_9_load_1 = load i8 %matched_I_9_addr_1" [receiver.cpp:151]   --->   Operation 385 'load' 'matched_I_9_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 386 [1/2] (3.25ns)   --->   "%matched_I_13_load_1 = load i8 %matched_I_13_addr_1" [receiver.cpp:151]   --->   Operation 386 'load' 'matched_I_13_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 387 [1/2] (3.25ns)   --->   "%matched_I_17_load_1 = load i8 %matched_I_17_addr_1" [receiver.cpp:151]   --->   Operation 387 'load' 'matched_I_17_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 388 [1/2] (3.25ns)   --->   "%matched_I_21_load_1 = load i8 %matched_I_21_addr_1" [receiver.cpp:151]   --->   Operation 388 'load' 'matched_I_21_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 389 [1/2] (3.25ns)   --->   "%matched_I_25_load_1 = load i8 %matched_I_25_addr_1" [receiver.cpp:151]   --->   Operation 389 'load' 'matched_I_25_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 390 [1/2] (3.25ns)   --->   "%matched_I_29_load_1 = load i8 %matched_I_29_addr_1" [receiver.cpp:151]   --->   Operation 390 'load' 'matched_I_29_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 391 [1/2] (3.25ns)   --->   "%matched_I_2_load_1 = load i8 %matched_I_2_addr_1" [receiver.cpp:151]   --->   Operation 391 'load' 'matched_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 392 [1/2] (3.25ns)   --->   "%matched_I_6_load_1 = load i8 %matched_I_6_addr_1" [receiver.cpp:151]   --->   Operation 392 'load' 'matched_I_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 393 [1/2] (3.25ns)   --->   "%matched_I_10_load_1 = load i8 %matched_I_10_addr_1" [receiver.cpp:151]   --->   Operation 393 'load' 'matched_I_10_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 394 [1/2] (3.25ns)   --->   "%matched_I_14_load_1 = load i8 %matched_I_14_addr_1" [receiver.cpp:151]   --->   Operation 394 'load' 'matched_I_14_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 395 [1/2] (3.25ns)   --->   "%matched_I_18_load_1 = load i8 %matched_I_18_addr_1" [receiver.cpp:151]   --->   Operation 395 'load' 'matched_I_18_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 396 [1/2] (3.25ns)   --->   "%matched_I_22_load_1 = load i8 %matched_I_22_addr_1" [receiver.cpp:151]   --->   Operation 396 'load' 'matched_I_22_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 397 [1/2] (3.25ns)   --->   "%matched_I_26_load_1 = load i8 %matched_I_26_addr_1" [receiver.cpp:151]   --->   Operation 397 'load' 'matched_I_26_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 398 [1/2] (3.25ns)   --->   "%matched_I_30_load_1 = load i8 %matched_I_30_addr_1" [receiver.cpp:151]   --->   Operation 398 'load' 'matched_I_30_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 399 [1/2] (3.25ns)   --->   "%matched_I_3_load_1 = load i8 %matched_I_3_addr_1" [receiver.cpp:151]   --->   Operation 399 'load' 'matched_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 400 [1/2] (3.25ns)   --->   "%matched_I_7_load_1 = load i8 %matched_I_7_addr_1" [receiver.cpp:151]   --->   Operation 400 'load' 'matched_I_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 401 [1/2] (3.25ns)   --->   "%matched_I_11_load_1 = load i8 %matched_I_11_addr_1" [receiver.cpp:151]   --->   Operation 401 'load' 'matched_I_11_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 402 [1/2] (3.25ns)   --->   "%matched_I_15_load_1 = load i8 %matched_I_15_addr_1" [receiver.cpp:151]   --->   Operation 402 'load' 'matched_I_15_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 403 [1/2] (3.25ns)   --->   "%matched_I_19_load_1 = load i8 %matched_I_19_addr_1" [receiver.cpp:151]   --->   Operation 403 'load' 'matched_I_19_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 404 [1/2] (3.25ns)   --->   "%matched_I_23_load_1 = load i8 %matched_I_23_addr_1" [receiver.cpp:151]   --->   Operation 404 'load' 'matched_I_23_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 405 [1/2] (3.25ns)   --->   "%matched_I_27_load_1 = load i8 %matched_I_27_addr_1" [receiver.cpp:151]   --->   Operation 405 'load' 'matched_I_27_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 406 [1/2] (3.25ns)   --->   "%matched_I_31_load_1 = load i8 %matched_I_31_addr_1" [receiver.cpp:151]   --->   Operation 406 'load' 'matched_I_31_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 407 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_15 = load i12 %preamble_upsampled_addr_15" [receiver.cpp:151]   --->   Operation 407 'load' 'preamble_upsampled_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 408 [1/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1" [receiver.cpp:152]   --->   Operation 408 'load' 'matched_Q_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 409 [1/2] (3.25ns)   --->   "%matched_Q_28_load = load i8 %matched_Q_28_addr" [receiver.cpp:152]   --->   Operation 409 'load' 'matched_Q_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 410 [1/1] (1.78ns)   --->   "%icmp_ln152 = icmp_eq  i5 %empty, i5 28" [receiver.cpp:152]   --->   Operation 410 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.75ns)   --->   "%select_ln152 = select i1 %icmp_ln152, i18 %matched_Q_28_load, i18 %matched_Q_12_load_1" [receiver.cpp:152]   --->   Operation 411 'select' 'select_ln152' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 412 [1/2] (3.25ns)   --->   "%matched_Q_13_load = load i8 %matched_Q_13_addr" [receiver.cpp:152]   --->   Operation 412 'load' 'matched_Q_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 413 [1/2] (3.25ns)   --->   "%matched_Q_29_load = load i8 %matched_Q_29_addr" [receiver.cpp:152]   --->   Operation 413 'load' 'matched_Q_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 414 [1/1] (0.75ns)   --->   "%select_ln152_1 = select i1 %icmp_ln152, i18 %matched_Q_29_load, i18 %matched_Q_13_load" [receiver.cpp:152]   --->   Operation 414 'select' 'select_ln152_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 415 [1/2] (3.25ns)   --->   "%matched_Q_14_load = load i8 %matched_Q_14_addr" [receiver.cpp:152]   --->   Operation 415 'load' 'matched_Q_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 416 [1/2] (3.25ns)   --->   "%matched_Q_30_load = load i8 %matched_Q_30_addr" [receiver.cpp:152]   --->   Operation 416 'load' 'matched_Q_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 417 [1/1] (0.75ns)   --->   "%select_ln152_2 = select i1 %icmp_ln152, i18 %matched_Q_30_load, i18 %matched_Q_14_load" [receiver.cpp:152]   --->   Operation 417 'select' 'select_ln152_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 418 [1/2] (3.25ns)   --->   "%matched_Q_15_load = load i8 %matched_Q_15_addr" [receiver.cpp:152]   --->   Operation 418 'load' 'matched_Q_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 419 [1/2] (3.25ns)   --->   "%matched_Q_31_load = load i8 %matched_Q_31_addr" [receiver.cpp:152]   --->   Operation 419 'load' 'matched_Q_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 420 [1/1] (0.75ns)   --->   "%select_ln152_3 = select i1 %icmp_ln152, i18 %matched_Q_31_load, i18 %matched_Q_15_load" [receiver.cpp:152]   --->   Operation 420 'select' 'select_ln152_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 421 [1/2] (3.25ns)   --->   "%matched_Q_0_load = load i8 %matched_Q_0_addr" [receiver.cpp:152]   --->   Operation 421 'load' 'matched_Q_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 422 [1/2] (3.25ns)   --->   "%matched_Q_16_load = load i8 %matched_Q_16_addr" [receiver.cpp:152]   --->   Operation 422 'load' 'matched_Q_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 423 [1/1] (0.75ns)   --->   "%select_ln152_4 = select i1 %icmp_ln152, i18 %matched_Q_0_load, i18 %matched_Q_16_load" [receiver.cpp:152]   --->   Operation 423 'select' 'select_ln152_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 424 [1/2] (3.25ns)   --->   "%matched_Q_1_load = load i8 %matched_Q_1_addr" [receiver.cpp:152]   --->   Operation 424 'load' 'matched_Q_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 425 [1/2] (3.25ns)   --->   "%matched_Q_17_load = load i8 %matched_Q_17_addr" [receiver.cpp:152]   --->   Operation 425 'load' 'matched_Q_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 426 [1/1] (0.75ns)   --->   "%select_ln152_5 = select i1 %icmp_ln152, i18 %matched_Q_1_load, i18 %matched_Q_17_load" [receiver.cpp:152]   --->   Operation 426 'select' 'select_ln152_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 427 [1/2] (3.25ns)   --->   "%matched_Q_2_load = load i8 %matched_Q_2_addr" [receiver.cpp:152]   --->   Operation 427 'load' 'matched_Q_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 428 [1/2] (3.25ns)   --->   "%matched_Q_18_load = load i8 %matched_Q_18_addr" [receiver.cpp:152]   --->   Operation 428 'load' 'matched_Q_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 429 [1/1] (0.75ns)   --->   "%select_ln152_6 = select i1 %icmp_ln152, i18 %matched_Q_2_load, i18 %matched_Q_18_load" [receiver.cpp:152]   --->   Operation 429 'select' 'select_ln152_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 430 [1/2] (3.25ns)   --->   "%matched_Q_3_load = load i8 %matched_Q_3_addr" [receiver.cpp:152]   --->   Operation 430 'load' 'matched_Q_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 431 [1/2] (3.25ns)   --->   "%matched_Q_19_load = load i8 %matched_Q_19_addr" [receiver.cpp:152]   --->   Operation 431 'load' 'matched_Q_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 432 [1/1] (0.75ns)   --->   "%select_ln152_7 = select i1 %icmp_ln152, i18 %matched_Q_3_load, i18 %matched_Q_19_load" [receiver.cpp:152]   --->   Operation 432 'select' 'select_ln152_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 433 [1/2] (3.25ns)   --->   "%matched_Q_4_load = load i8 %matched_Q_4_addr" [receiver.cpp:152]   --->   Operation 433 'load' 'matched_Q_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 434 [1/2] (3.25ns)   --->   "%matched_Q_20_load = load i8 %matched_Q_20_addr" [receiver.cpp:152]   --->   Operation 434 'load' 'matched_Q_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 435 [1/1] (0.75ns)   --->   "%select_ln152_8 = select i1 %icmp_ln152, i18 %matched_Q_4_load, i18 %matched_Q_20_load" [receiver.cpp:152]   --->   Operation 435 'select' 'select_ln152_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 436 [1/2] (3.25ns)   --->   "%matched_Q_5_load = load i8 %matched_Q_5_addr" [receiver.cpp:152]   --->   Operation 436 'load' 'matched_Q_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 437 [1/2] (3.25ns)   --->   "%matched_Q_21_load = load i8 %matched_Q_21_addr" [receiver.cpp:152]   --->   Operation 437 'load' 'matched_Q_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 438 [1/1] (0.75ns)   --->   "%select_ln152_9 = select i1 %icmp_ln152, i18 %matched_Q_5_load, i18 %matched_Q_21_load" [receiver.cpp:152]   --->   Operation 438 'select' 'select_ln152_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 439 [1/2] (3.25ns)   --->   "%matched_Q_6_load = load i8 %matched_Q_6_addr" [receiver.cpp:152]   --->   Operation 439 'load' 'matched_Q_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 440 [1/2] (3.25ns)   --->   "%matched_Q_22_load = load i8 %matched_Q_22_addr" [receiver.cpp:152]   --->   Operation 440 'load' 'matched_Q_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 441 [1/1] (0.75ns)   --->   "%select_ln152_10 = select i1 %icmp_ln152, i18 %matched_Q_6_load, i18 %matched_Q_22_load" [receiver.cpp:152]   --->   Operation 441 'select' 'select_ln152_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 442 [1/2] (3.25ns)   --->   "%matched_Q_7_load = load i8 %matched_Q_7_addr" [receiver.cpp:152]   --->   Operation 442 'load' 'matched_Q_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 443 [1/2] (3.25ns)   --->   "%matched_Q_23_load = load i8 %matched_Q_23_addr" [receiver.cpp:152]   --->   Operation 443 'load' 'matched_Q_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 444 [1/1] (0.75ns)   --->   "%select_ln152_11 = select i1 %icmp_ln152, i18 %matched_Q_7_load, i18 %matched_Q_23_load" [receiver.cpp:152]   --->   Operation 444 'select' 'select_ln152_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 445 [1/2] (3.25ns)   --->   "%matched_Q_8_load = load i8 %matched_Q_8_addr" [receiver.cpp:152]   --->   Operation 445 'load' 'matched_Q_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 446 [1/2] (3.25ns)   --->   "%matched_Q_24_load = load i8 %matched_Q_24_addr" [receiver.cpp:152]   --->   Operation 446 'load' 'matched_Q_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 447 [1/1] (0.75ns)   --->   "%select_ln152_12 = select i1 %icmp_ln152, i18 %matched_Q_8_load, i18 %matched_Q_24_load" [receiver.cpp:152]   --->   Operation 447 'select' 'select_ln152_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 448 [1/2] (3.25ns)   --->   "%matched_Q_9_load = load i8 %matched_Q_9_addr" [receiver.cpp:152]   --->   Operation 448 'load' 'matched_Q_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 449 [1/2] (3.25ns)   --->   "%matched_Q_25_load = load i8 %matched_Q_25_addr" [receiver.cpp:152]   --->   Operation 449 'load' 'matched_Q_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 450 [1/1] (0.75ns)   --->   "%select_ln152_13 = select i1 %icmp_ln152, i18 %matched_Q_9_load, i18 %matched_Q_25_load" [receiver.cpp:152]   --->   Operation 450 'select' 'select_ln152_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 451 [1/2] (3.25ns)   --->   "%matched_Q_10_load = load i8 %matched_Q_10_addr" [receiver.cpp:152]   --->   Operation 451 'load' 'matched_Q_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 452 [1/2] (3.25ns)   --->   "%matched_Q_26_load = load i8 %matched_Q_26_addr" [receiver.cpp:152]   --->   Operation 452 'load' 'matched_Q_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 453 [1/1] (0.75ns)   --->   "%select_ln152_14 = select i1 %icmp_ln152, i18 %matched_Q_10_load, i18 %matched_Q_26_load" [receiver.cpp:152]   --->   Operation 453 'select' 'select_ln152_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 454 [1/2] (3.25ns)   --->   "%matched_Q_11_load = load i8 %matched_Q_11_addr" [receiver.cpp:152]   --->   Operation 454 'load' 'matched_Q_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 455 [1/2] (3.25ns)   --->   "%matched_Q_27_load = load i8 %matched_Q_27_addr" [receiver.cpp:152]   --->   Operation 455 'load' 'matched_Q_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 456 [1/1] (0.75ns)   --->   "%select_ln152_15 = select i1 %icmp_ln152, i18 %matched_Q_11_load, i18 %matched_Q_27_load" [receiver.cpp:152]   --->   Operation 456 'select' 'select_ln152_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.59>
ST_3 : Operation 457 [1/1] (3.20ns)   --->   "%tmp_4 = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_0_load, i18 0, i18 0, i18 0, i18 %matched_I_4_load, i18 0, i18 0, i18 0, i18 %matched_I_8_load, i18 0, i18 0, i18 0, i18 %matched_I_12_load_1, i18 0, i18 0, i18 0, i18 %matched_I_16_load, i18 0, i18 0, i18 0, i18 %matched_I_20_load, i18 0, i18 0, i18 0, i18 %matched_I_24_load, i18 0, i18 0, i18 0, i18 %matched_I_28_load, i5 %empty" [receiver.cpp:151]   --->   Operation 457 'mux' 'tmp_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln151_1 = sext i16 %preamble_upsampled_load" [receiver.cpp:151]   --->   Operation 458 'sext' 'sext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln151_2 = sext i16 %preamble_upsampled_load_1" [receiver.cpp:151]   --->   Operation 459 'sext' 'sext_ln151_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln151_3 = sext i16 %preamble_upsampled_load_2" [receiver.cpp:151]   --->   Operation 460 'sext' 'sext_ln151_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln151_4 = sext i16 %preamble_upsampled_load_3" [receiver.cpp:151]   --->   Operation 461 'sext' 'sext_ln151_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln151_5 = sext i16 %preamble_upsampled_load_4" [receiver.cpp:151]   --->   Operation 462 'sext' 'sext_ln151_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln151_6 = sext i16 %preamble_upsampled_load_5" [receiver.cpp:151]   --->   Operation 463 'sext' 'sext_ln151_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln151_7 = sext i16 %preamble_upsampled_load_6" [receiver.cpp:151]   --->   Operation 464 'sext' 'sext_ln151_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln151_8 = sext i16 %preamble_upsampled_load_7" [receiver.cpp:151]   --->   Operation 465 'sext' 'sext_ln151_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln151_9 = sext i16 %preamble_upsampled_load_8" [receiver.cpp:151]   --->   Operation 466 'sext' 'sext_ln151_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln151_10 = sext i16 %preamble_upsampled_load_9" [receiver.cpp:151]   --->   Operation 467 'sext' 'sext_ln151_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln151_11 = sext i16 %preamble_upsampled_load_10" [receiver.cpp:151]   --->   Operation 468 'sext' 'sext_ln151_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln151_12 = sext i16 %preamble_upsampled_load_11" [receiver.cpp:151]   --->   Operation 469 'sext' 'sext_ln151_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln151_13 = sext i16 %preamble_upsampled_load_12" [receiver.cpp:151]   --->   Operation 470 'sext' 'sext_ln151_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln151_14 = sext i16 %preamble_upsampled_load_13" [receiver.cpp:151]   --->   Operation 471 'sext' 'sext_ln151_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln151_15 = sext i16 %preamble_upsampled_load_14" [receiver.cpp:151]   --->   Operation 472 'sext' 'sext_ln151_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (3.20ns)   --->   "%tmp_5 = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_1_load, i18 0, i18 0, i18 0, i18 %matched_I_5_load, i18 0, i18 0, i18 0, i18 %matched_I_9_load, i18 0, i18 0, i18 0, i18 %matched_I_13_load, i18 0, i18 0, i18 0, i18 %matched_I_17_load, i18 0, i18 0, i18 0, i18 %matched_I_21_load, i18 0, i18 0, i18 0, i18 %matched_I_25_load, i18 0, i18 0, i18 0, i18 %matched_I_29_load, i5 %empty" [receiver.cpp:151]   --->   Operation 473 'mux' 'tmp_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (3.20ns)   --->   "%tmp_6 = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_2_load, i18 0, i18 0, i18 0, i18 %matched_I_6_load, i18 0, i18 0, i18 0, i18 %matched_I_10_load, i18 0, i18 0, i18 0, i18 %matched_I_14_load, i18 0, i18 0, i18 0, i18 %matched_I_18_load, i18 0, i18 0, i18 0, i18 %matched_I_22_load, i18 0, i18 0, i18 0, i18 %matched_I_26_load, i18 0, i18 0, i18 0, i18 %matched_I_30_load, i5 %empty" [receiver.cpp:151]   --->   Operation 474 'mux' 'tmp_6' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (3.20ns)   --->   "%tmp_7 = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_3_load, i18 0, i18 0, i18 0, i18 %matched_I_7_load, i18 0, i18 0, i18 0, i18 %matched_I_11_load, i18 0, i18 0, i18 0, i18 %matched_I_15_load, i18 0, i18 0, i18 0, i18 %matched_I_19_load, i18 0, i18 0, i18 0, i18 %matched_I_23_load, i18 0, i18 0, i18 0, i18 %matched_I_27_load, i18 0, i18 0, i18 0, i18 %matched_I_31_load, i5 %empty" [receiver.cpp:151]   --->   Operation 475 'mux' 'tmp_7' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (3.20ns)   --->   "%tmp_8 = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_4_load_1, i18 0, i18 0, i18 0, i18 %matched_I_8_load_1, i18 0, i18 0, i18 0, i18 %matched_I_12_load_2, i18 0, i18 0, i18 0, i18 %matched_I_16_load_1, i18 0, i18 0, i18 0, i18 %matched_I_20_load_1, i18 0, i18 0, i18 0, i18 %matched_I_24_load_1, i18 0, i18 0, i18 0, i18 %matched_I_28_load_1, i18 0, i18 0, i18 0, i18 %matched_I_0_load_1, i5 %empty" [receiver.cpp:151]   --->   Operation 476 'mux' 'tmp_8' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 477 [1/1] (3.20ns)   --->   "%tmp_9 = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_5_load_1, i18 0, i18 0, i18 0, i18 %matched_I_9_load_1, i18 0, i18 0, i18 0, i18 %matched_I_13_load_1, i18 0, i18 0, i18 0, i18 %matched_I_17_load_1, i18 0, i18 0, i18 0, i18 %matched_I_21_load_1, i18 0, i18 0, i18 0, i18 %matched_I_25_load_1, i18 0, i18 0, i18 0, i18 %matched_I_29_load_1, i18 0, i18 0, i18 0, i18 %matched_I_1_load_1, i5 %empty" [receiver.cpp:151]   --->   Operation 477 'mux' 'tmp_9' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (3.20ns)   --->   "%tmp_s = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_6_load_1, i18 0, i18 0, i18 0, i18 %matched_I_10_load_1, i18 0, i18 0, i18 0, i18 %matched_I_14_load_1, i18 0, i18 0, i18 0, i18 %matched_I_18_load_1, i18 0, i18 0, i18 0, i18 %matched_I_22_load_1, i18 0, i18 0, i18 0, i18 %matched_I_26_load_1, i18 0, i18 0, i18 0, i18 %matched_I_30_load_1, i18 0, i18 0, i18 0, i18 %matched_I_2_load_1, i5 %empty" [receiver.cpp:151]   --->   Operation 478 'mux' 'tmp_s' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (3.20ns)   --->   "%tmp_1 = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_7_load_1, i18 0, i18 0, i18 0, i18 %matched_I_11_load_1, i18 0, i18 0, i18 0, i18 %matched_I_15_load_1, i18 0, i18 0, i18 0, i18 %matched_I_19_load_1, i18 0, i18 0, i18 0, i18 %matched_I_23_load_1, i18 0, i18 0, i18 0, i18 %matched_I_27_load_1, i18 0, i18 0, i18 0, i18 %matched_I_31_load_1, i18 0, i18 0, i18 0, i18 %matched_I_3_load_1, i5 %empty" [receiver.cpp:151]   --->   Operation 479 'mux' 'tmp_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 480 [1/1] (3.20ns)   --->   "%tmp_2 = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_8_load_1, i18 0, i18 0, i18 0, i18 %matched_I_12_load_2, i18 0, i18 0, i18 0, i18 %matched_I_16_load_1, i18 0, i18 0, i18 0, i18 %matched_I_20_load_1, i18 0, i18 0, i18 0, i18 %matched_I_24_load_1, i18 0, i18 0, i18 0, i18 %matched_I_28_load_1, i18 0, i18 0, i18 0, i18 %matched_I_0_load_1, i18 0, i18 0, i18 0, i18 %matched_I_4_load_1, i5 %empty" [receiver.cpp:151]   --->   Operation 480 'mux' 'tmp_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [1/1] (3.20ns)   --->   "%tmp_3 = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_9_load_1, i18 0, i18 0, i18 0, i18 %matched_I_13_load_1, i18 0, i18 0, i18 0, i18 %matched_I_17_load_1, i18 0, i18 0, i18 0, i18 %matched_I_21_load_1, i18 0, i18 0, i18 0, i18 %matched_I_25_load_1, i18 0, i18 0, i18 0, i18 %matched_I_29_load_1, i18 0, i18 0, i18 0, i18 %matched_I_1_load_1, i18 0, i18 0, i18 0, i18 %matched_I_5_load_1, i5 %empty" [receiver.cpp:151]   --->   Operation 481 'mux' 'tmp_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (3.20ns)   --->   "%tmp_10 = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_10_load_1, i18 0, i18 0, i18 0, i18 %matched_I_14_load_1, i18 0, i18 0, i18 0, i18 %matched_I_18_load_1, i18 0, i18 0, i18 0, i18 %matched_I_22_load_1, i18 0, i18 0, i18 0, i18 %matched_I_26_load_1, i18 0, i18 0, i18 0, i18 %matched_I_30_load_1, i18 0, i18 0, i18 0, i18 %matched_I_2_load_1, i18 0, i18 0, i18 0, i18 %matched_I_6_load_1, i5 %empty" [receiver.cpp:151]   --->   Operation 482 'mux' 'tmp_10' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (3.20ns)   --->   "%tmp_11 = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_11_load_1, i18 0, i18 0, i18 0, i18 %matched_I_15_load_1, i18 0, i18 0, i18 0, i18 %matched_I_19_load_1, i18 0, i18 0, i18 0, i18 %matched_I_23_load_1, i18 0, i18 0, i18 0, i18 %matched_I_27_load_1, i18 0, i18 0, i18 0, i18 %matched_I_31_load_1, i18 0, i18 0, i18 0, i18 %matched_I_3_load_1, i18 0, i18 0, i18 0, i18 %matched_I_7_load_1, i5 %empty" [receiver.cpp:151]   --->   Operation 483 'mux' 'tmp_11' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (3.20ns)   --->   "%tmp_12 = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_12_load_2, i18 0, i18 0, i18 0, i18 %matched_I_16_load_1, i18 0, i18 0, i18 0, i18 %matched_I_20_load_1, i18 0, i18 0, i18 0, i18 %matched_I_24_load_1, i18 0, i18 0, i18 0, i18 %matched_I_28_load_1, i18 0, i18 0, i18 0, i18 %matched_I_0_load_1, i18 0, i18 0, i18 0, i18 %matched_I_4_load_1, i18 0, i18 0, i18 0, i18 %matched_I_8_load_1, i5 %empty" [receiver.cpp:151]   --->   Operation 484 'mux' 'tmp_12' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (3.20ns)   --->   "%tmp_13 = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_13_load_1, i18 0, i18 0, i18 0, i18 %matched_I_17_load_1, i18 0, i18 0, i18 0, i18 %matched_I_21_load_1, i18 0, i18 0, i18 0, i18 %matched_I_25_load_1, i18 0, i18 0, i18 0, i18 %matched_I_29_load_1, i18 0, i18 0, i18 0, i18 %matched_I_1_load_1, i18 0, i18 0, i18 0, i18 %matched_I_5_load_1, i18 0, i18 0, i18 0, i18 %matched_I_9_load_1, i5 %empty" [receiver.cpp:151]   --->   Operation 485 'mux' 'tmp_13' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (3.20ns)   --->   "%tmp_14 = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_14_load_1, i18 0, i18 0, i18 0, i18 %matched_I_18_load_1, i18 0, i18 0, i18 0, i18 %matched_I_22_load_1, i18 0, i18 0, i18 0, i18 %matched_I_26_load_1, i18 0, i18 0, i18 0, i18 %matched_I_30_load_1, i18 0, i18 0, i18 0, i18 %matched_I_2_load_1, i18 0, i18 0, i18 0, i18 %matched_I_6_load_1, i18 0, i18 0, i18 0, i18 %matched_I_10_load_1, i5 %empty" [receiver.cpp:151]   --->   Operation 486 'mux' 'tmp_14' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (3.20ns)   --->   "%tmp_15 = mux i18 @_ssdm_op_Mux.ap_auto.29i18.i5, i18 %matched_I_15_load_1, i18 0, i18 0, i18 0, i18 %matched_I_19_load_1, i18 0, i18 0, i18 0, i18 %matched_I_23_load_1, i18 0, i18 0, i18 0, i18 %matched_I_27_load_1, i18 0, i18 0, i18 0, i18 %matched_I_31_load_1, i18 0, i18 0, i18 0, i18 %matched_I_3_load_1, i18 0, i18 0, i18 0, i18 %matched_I_7_load_1, i18 0, i18 0, i18 0, i18 %matched_I_11_load_1, i5 %empty" [receiver.cpp:151]   --->   Operation 487 'mux' 'tmp_15' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln151_31 = sext i16 %preamble_upsampled_load_15" [receiver.cpp:151]   --->   Operation 488 'sext' 'sext_ln151_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln152 = sext i18 %select_ln152" [receiver.cpp:152]   --->   Operation 489 'sext' 'sext_ln152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (5.59ns)   --->   "%mul_ln152 = mul i34 %sext_ln152, i34 %sext_ln151_1" [receiver.cpp:152]   --->   Operation 490 'mul' 'mul_ln152' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 491 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln152_1 = sext i18 %select_ln152_1" [receiver.cpp:152]   --->   Operation 492 'sext' 'sext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (5.59ns)   --->   "%mul_ln152_1 = mul i34 %sext_ln152_1, i34 %sext_ln151_2" [receiver.cpp:152]   --->   Operation 493 'mul' 'mul_ln152_1' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln152_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_1, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 494 'partselect' 'trunc_ln152_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln152_2 = sext i18 %select_ln152_2" [receiver.cpp:152]   --->   Operation 495 'sext' 'sext_ln152_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (5.59ns)   --->   "%mul_ln152_2 = mul i34 %sext_ln152_2, i34 %sext_ln151_3" [receiver.cpp:152]   --->   Operation 496 'mul' 'mul_ln152_2' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln152_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_2, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 497 'partselect' 'trunc_ln152_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln152_3 = sext i18 %select_ln152_3" [receiver.cpp:152]   --->   Operation 498 'sext' 'sext_ln152_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (5.59ns)   --->   "%mul_ln152_3 = mul i34 %sext_ln152_3, i34 %sext_ln151_4" [receiver.cpp:152]   --->   Operation 499 'mul' 'mul_ln152_3' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln152_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_3, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 500 'partselect' 'trunc_ln152_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln152_4 = sext i18 %select_ln152_4" [receiver.cpp:152]   --->   Operation 501 'sext' 'sext_ln152_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (5.59ns)   --->   "%mul_ln152_4 = mul i34 %sext_ln152_4, i34 %sext_ln151_5" [receiver.cpp:152]   --->   Operation 502 'mul' 'mul_ln152_4' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln152_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_4, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 503 'partselect' 'trunc_ln152_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln152_5 = sext i18 %select_ln152_5" [receiver.cpp:152]   --->   Operation 504 'sext' 'sext_ln152_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (5.59ns)   --->   "%mul_ln152_5 = mul i34 %sext_ln152_5, i34 %sext_ln151_6" [receiver.cpp:152]   --->   Operation 505 'mul' 'mul_ln152_5' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln152_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_5, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 506 'partselect' 'trunc_ln152_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln152_6 = sext i18 %select_ln152_6" [receiver.cpp:152]   --->   Operation 507 'sext' 'sext_ln152_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (5.59ns)   --->   "%mul_ln152_6 = mul i34 %sext_ln152_6, i34 %sext_ln151_7" [receiver.cpp:152]   --->   Operation 508 'mul' 'mul_ln152_6' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln152_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_6, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 509 'partselect' 'trunc_ln152_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln152_7 = sext i18 %select_ln152_7" [receiver.cpp:152]   --->   Operation 510 'sext' 'sext_ln152_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 511 [1/1] (5.59ns)   --->   "%mul_ln152_7 = mul i34 %sext_ln152_7, i34 %sext_ln151_8" [receiver.cpp:152]   --->   Operation 511 'mul' 'mul_ln152_7' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln152_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_7, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 512 'partselect' 'trunc_ln152_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln152_8 = sext i18 %select_ln152_8" [receiver.cpp:152]   --->   Operation 513 'sext' 'sext_ln152_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 514 [1/1] (5.59ns)   --->   "%mul_ln152_8 = mul i34 %sext_ln152_8, i34 %sext_ln151_9" [receiver.cpp:152]   --->   Operation 514 'mul' 'mul_ln152_8' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln152_8 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_8, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 515 'partselect' 'trunc_ln152_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln152_9 = sext i18 %select_ln152_9" [receiver.cpp:152]   --->   Operation 516 'sext' 'sext_ln152_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (5.59ns)   --->   "%mul_ln152_9 = mul i34 %sext_ln152_9, i34 %sext_ln151_10" [receiver.cpp:152]   --->   Operation 517 'mul' 'mul_ln152_9' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln152_9 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_9, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 518 'partselect' 'trunc_ln152_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln152_10 = sext i18 %select_ln152_10" [receiver.cpp:152]   --->   Operation 519 'sext' 'sext_ln152_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 520 [1/1] (5.59ns)   --->   "%mul_ln152_10 = mul i34 %sext_ln152_10, i34 %sext_ln151_11" [receiver.cpp:152]   --->   Operation 520 'mul' 'mul_ln152_10' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln152_s = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_10, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 521 'partselect' 'trunc_ln152_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln152_11 = sext i18 %select_ln152_11" [receiver.cpp:152]   --->   Operation 522 'sext' 'sext_ln152_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (5.59ns)   --->   "%mul_ln152_11 = mul i34 %sext_ln152_11, i34 %sext_ln151_12" [receiver.cpp:152]   --->   Operation 523 'mul' 'mul_ln152_11' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln152_10 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_11, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 524 'partselect' 'trunc_ln152_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln152_12 = sext i18 %select_ln152_12" [receiver.cpp:152]   --->   Operation 525 'sext' 'sext_ln152_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (5.59ns)   --->   "%mul_ln152_12 = mul i34 %sext_ln152_12, i34 %sext_ln151_13" [receiver.cpp:152]   --->   Operation 526 'mul' 'mul_ln152_12' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln152_11 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_12, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 527 'partselect' 'trunc_ln152_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln152_13 = sext i18 %select_ln152_13" [receiver.cpp:152]   --->   Operation 528 'sext' 'sext_ln152_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (5.59ns)   --->   "%mul_ln152_13 = mul i34 %sext_ln152_13, i34 %sext_ln151_14" [receiver.cpp:152]   --->   Operation 529 'mul' 'mul_ln152_13' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln152_12 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_13, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 530 'partselect' 'trunc_ln152_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln152_14 = sext i18 %select_ln152_14" [receiver.cpp:152]   --->   Operation 531 'sext' 'sext_ln152_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (5.59ns)   --->   "%mul_ln152_14 = mul i34 %sext_ln152_14, i34 %sext_ln151_15" [receiver.cpp:152]   --->   Operation 532 'mul' 'mul_ln152_14' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln152_13 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_14, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 533 'partselect' 'trunc_ln152_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln152_15 = sext i18 %select_ln152_15" [receiver.cpp:152]   --->   Operation 534 'sext' 'sext_ln152_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 535 [1/1] (5.59ns)   --->   "%mul_ln152_15 = mul i34 %sext_ln152_15, i34 %sext_ln151_31" [receiver.cpp:152]   --->   Operation 535 'mul' 'mul_ln152_15' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln152_14 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_15, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 536 'partselect' 'trunc_ln152_14' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.59>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i8 %lshr_ln5" [receiver.cpp:151]   --->   Operation 537 'zext' 'zext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i18 %tmp_4" [receiver.cpp:151]   --->   Operation 538 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (5.59ns)   --->   "%mul_ln151 = mul i34 %sext_ln151_1, i34 %sext_ln151" [receiver.cpp:151]   --->   Operation 539 'mul' 'mul_ln151' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 540 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%arr_Q_addr_1 = getelementptr i18 %arr_Q, i64 0, i64 %zext_ln151_1" [receiver.cpp:152]   --->   Operation 541 'getelementptr' 'arr_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln151_3 = zext i8 %lshr_ln151_2" [receiver.cpp:151]   --->   Operation 542 'zext' 'zext_ln151_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%arr_Q_1_addr = getelementptr i18 %arr_Q_1, i64 0, i64 %zext_ln151_3" [receiver.cpp:152]   --->   Operation 543 'getelementptr' 'arr_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln151_5 = zext i8 %lshr_ln151_3" [receiver.cpp:151]   --->   Operation 544 'zext' 'zext_ln151_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%arr_Q_2_addr = getelementptr i18 %arr_Q_2, i64 0, i64 %zext_ln151_5" [receiver.cpp:152]   --->   Operation 545 'getelementptr' 'arr_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln151_7 = zext i8 %lshr_ln151_4" [receiver.cpp:151]   --->   Operation 546 'zext' 'zext_ln151_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%arr_Q_3_addr = getelementptr i18 %arr_Q_3, i64 0, i64 %zext_ln151_7" [receiver.cpp:152]   --->   Operation 547 'getelementptr' 'arr_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln151_10 = zext i8 %lshr_ln151_6" [receiver.cpp:151]   --->   Operation 548 'zext' 'zext_ln151_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%arr_Q_4_addr = getelementptr i18 %arr_Q_4, i64 0, i64 %zext_ln151_10" [receiver.cpp:152]   --->   Operation 549 'getelementptr' 'arr_Q_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln151_13 = zext i8 %lshr_ln151_8" [receiver.cpp:151]   --->   Operation 550 'zext' 'zext_ln151_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 551 [1/1] (0.00ns)   --->   "%arr_Q_5_addr = getelementptr i18 %arr_Q_5, i64 0, i64 %zext_ln151_13" [receiver.cpp:152]   --->   Operation 551 'getelementptr' 'arr_Q_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln151_16 = zext i8 %lshr_ln151_s" [receiver.cpp:151]   --->   Operation 552 'zext' 'zext_ln151_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%arr_Q_6_addr = getelementptr i18 %arr_Q_6, i64 0, i64 %zext_ln151_16" [receiver.cpp:152]   --->   Operation 553 'getelementptr' 'arr_Q_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln151_19 = zext i8 %lshr_ln151_10" [receiver.cpp:151]   --->   Operation 554 'zext' 'zext_ln151_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%arr_Q_7_addr = getelementptr i18 %arr_Q_7, i64 0, i64 %zext_ln151_19" [receiver.cpp:152]   --->   Operation 555 'getelementptr' 'arr_Q_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln151_22 = zext i8 %lshr_ln151_12" [receiver.cpp:151]   --->   Operation 556 'zext' 'zext_ln151_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 557 [1/1] (0.00ns)   --->   "%arr_Q_8_addr = getelementptr i18 %arr_Q_8, i64 0, i64 %zext_ln151_22" [receiver.cpp:152]   --->   Operation 557 'getelementptr' 'arr_Q_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln151_25 = zext i8 %lshr_ln151_14" [receiver.cpp:151]   --->   Operation 558 'zext' 'zext_ln151_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%arr_Q_9_addr = getelementptr i18 %arr_Q_9, i64 0, i64 %zext_ln151_25" [receiver.cpp:152]   --->   Operation 559 'getelementptr' 'arr_Q_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln151_28 = zext i8 %lshr_ln151_16" [receiver.cpp:151]   --->   Operation 560 'zext' 'zext_ln151_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 561 [1/1] (0.00ns)   --->   "%arr_Q_10_addr = getelementptr i18 %arr_Q_10, i64 0, i64 %zext_ln151_28" [receiver.cpp:152]   --->   Operation 561 'getelementptr' 'arr_Q_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln151_31 = zext i8 %lshr_ln151_18" [receiver.cpp:151]   --->   Operation 562 'zext' 'zext_ln151_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 563 [1/1] (0.00ns)   --->   "%arr_Q_11_addr = getelementptr i18 %arr_Q_11, i64 0, i64 %zext_ln151_31" [receiver.cpp:152]   --->   Operation 563 'getelementptr' 'arr_Q_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln151_34 = zext i8 %lshr_ln151_20" [receiver.cpp:151]   --->   Operation 564 'zext' 'zext_ln151_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%arr_Q_12_addr = getelementptr i18 %arr_Q_12, i64 0, i64 %zext_ln151_34" [receiver.cpp:152]   --->   Operation 565 'getelementptr' 'arr_Q_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln151_37 = zext i8 %lshr_ln151_22" [receiver.cpp:151]   --->   Operation 566 'zext' 'zext_ln151_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "%arr_Q_13_addr = getelementptr i18 %arr_Q_13, i64 0, i64 %zext_ln151_37" [receiver.cpp:152]   --->   Operation 567 'getelementptr' 'arr_Q_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln151_40 = zext i8 %lshr_ln151_24" [receiver.cpp:151]   --->   Operation 568 'zext' 'zext_ln151_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%arr_Q_14_addr = getelementptr i18 %arr_Q_14, i64 0, i64 %zext_ln151_40" [receiver.cpp:152]   --->   Operation 569 'getelementptr' 'arr_Q_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln151_43 = zext i8 %lshr_ln151_26" [receiver.cpp:151]   --->   Operation 570 'zext' 'zext_ln151_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln151_16 = sext i18 %tmp_5" [receiver.cpp:151]   --->   Operation 571 'sext' 'sext_ln151_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 572 [1/1] (5.59ns)   --->   "%mul_ln151_1 = mul i34 %sext_ln151_16, i34 %sext_ln151_2" [receiver.cpp:151]   --->   Operation 572 'mul' 'mul_ln151_1' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln151_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_1, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 573 'partselect' 'trunc_ln151_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln151_17 = sext i18 %tmp_6" [receiver.cpp:151]   --->   Operation 574 'sext' 'sext_ln151_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 575 [1/1] (5.59ns)   --->   "%mul_ln151_2 = mul i34 %sext_ln151_17, i34 %sext_ln151_3" [receiver.cpp:151]   --->   Operation 575 'mul' 'mul_ln151_2' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln151_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_2, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 576 'partselect' 'trunc_ln151_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln151_18 = sext i18 %tmp_7" [receiver.cpp:151]   --->   Operation 577 'sext' 'sext_ln151_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (5.59ns)   --->   "%mul_ln151_3 = mul i34 %sext_ln151_18, i34 %sext_ln151_4" [receiver.cpp:151]   --->   Operation 578 'mul' 'mul_ln151_3' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln151_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_3, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 579 'partselect' 'trunc_ln151_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln151_19 = sext i18 %tmp_8" [receiver.cpp:151]   --->   Operation 580 'sext' 'sext_ln151_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 581 [1/1] (5.59ns)   --->   "%mul_ln151_4 = mul i34 %sext_ln151_19, i34 %sext_ln151_5" [receiver.cpp:151]   --->   Operation 581 'mul' 'mul_ln151_4' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln151_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_4, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 582 'partselect' 'trunc_ln151_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln151_20 = sext i18 %tmp_9" [receiver.cpp:151]   --->   Operation 583 'sext' 'sext_ln151_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 584 [1/1] (5.59ns)   --->   "%mul_ln151_5 = mul i34 %sext_ln151_20, i34 %sext_ln151_6" [receiver.cpp:151]   --->   Operation 584 'mul' 'mul_ln151_5' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln151_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_5, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 585 'partselect' 'trunc_ln151_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln151_21 = sext i18 %tmp_s" [receiver.cpp:151]   --->   Operation 586 'sext' 'sext_ln151_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 587 [1/1] (5.59ns)   --->   "%mul_ln151_6 = mul i34 %sext_ln151_21, i34 %sext_ln151_7" [receiver.cpp:151]   --->   Operation 587 'mul' 'mul_ln151_6' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln151_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_6, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 588 'partselect' 'trunc_ln151_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln151_22 = sext i18 %tmp_1" [receiver.cpp:151]   --->   Operation 589 'sext' 'sext_ln151_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 590 [1/1] (5.59ns)   --->   "%mul_ln151_7 = mul i34 %sext_ln151_22, i34 %sext_ln151_8" [receiver.cpp:151]   --->   Operation 590 'mul' 'mul_ln151_7' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln151_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_7, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 591 'partselect' 'trunc_ln151_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln151_23 = sext i18 %tmp_2" [receiver.cpp:151]   --->   Operation 592 'sext' 'sext_ln151_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 593 [1/1] (5.59ns)   --->   "%mul_ln151_8 = mul i34 %sext_ln151_23, i34 %sext_ln151_9" [receiver.cpp:151]   --->   Operation 593 'mul' 'mul_ln151_8' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln151_8 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_8, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 594 'partselect' 'trunc_ln151_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln151_24 = sext i18 %tmp_3" [receiver.cpp:151]   --->   Operation 595 'sext' 'sext_ln151_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 596 [1/1] (5.59ns)   --->   "%mul_ln151_9 = mul i34 %sext_ln151_24, i34 %sext_ln151_10" [receiver.cpp:151]   --->   Operation 596 'mul' 'mul_ln151_9' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln151_9 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_9, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 597 'partselect' 'trunc_ln151_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln151_25 = sext i18 %tmp_10" [receiver.cpp:151]   --->   Operation 598 'sext' 'sext_ln151_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 599 [1/1] (5.59ns)   --->   "%mul_ln151_10 = mul i34 %sext_ln151_25, i34 %sext_ln151_11" [receiver.cpp:151]   --->   Operation 599 'mul' 'mul_ln151_10' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln151_s = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_10, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 600 'partselect' 'trunc_ln151_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln151_26 = sext i18 %tmp_11" [receiver.cpp:151]   --->   Operation 601 'sext' 'sext_ln151_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 602 [1/1] (5.59ns)   --->   "%mul_ln151_11 = mul i34 %sext_ln151_26, i34 %sext_ln151_12" [receiver.cpp:151]   --->   Operation 602 'mul' 'mul_ln151_11' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln151_10 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_11, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 603 'partselect' 'trunc_ln151_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln151_27 = sext i18 %tmp_12" [receiver.cpp:151]   --->   Operation 604 'sext' 'sext_ln151_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 605 [1/1] (5.59ns)   --->   "%mul_ln151_12 = mul i34 %sext_ln151_27, i34 %sext_ln151_13" [receiver.cpp:151]   --->   Operation 605 'mul' 'mul_ln151_12' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln151_11 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_12, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 606 'partselect' 'trunc_ln151_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln151_28 = sext i18 %tmp_13" [receiver.cpp:151]   --->   Operation 607 'sext' 'sext_ln151_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (5.59ns)   --->   "%mul_ln151_13 = mul i34 %sext_ln151_28, i34 %sext_ln151_14" [receiver.cpp:151]   --->   Operation 608 'mul' 'mul_ln151_13' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln151_12 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_13, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 609 'partselect' 'trunc_ln151_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln151_29 = sext i18 %tmp_14" [receiver.cpp:151]   --->   Operation 610 'sext' 'sext_ln151_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (5.59ns)   --->   "%mul_ln151_14 = mul i34 %sext_ln151_29, i34 %sext_ln151_15" [receiver.cpp:151]   --->   Operation 611 'mul' 'mul_ln151_14' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln151_13 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_14, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 612 'partselect' 'trunc_ln151_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln151_30 = sext i18 %tmp_15" [receiver.cpp:151]   --->   Operation 613 'sext' 'sext_ln151_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (5.59ns)   --->   "%mul_ln151_15 = mul i34 %sext_ln151_31, i34 %sext_ln151_30" [receiver.cpp:151]   --->   Operation 614 'mul' 'mul_ln151_15' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln151_14 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_15, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 615 'partselect' 'trunc_ln151_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 616 [1/1] (0.00ns)   --->   "%arr_Q_15_addr = getelementptr i18 %arr_Q_15, i64 0, i64 %zext_ln151_43" [receiver.cpp:152]   --->   Operation 616 'getelementptr' 'arr_Q_15_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 617 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln6, i8 %arr_Q_addr_1" [receiver.cpp:152]   --->   Operation 617 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 618 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln152_1, i8 %arr_Q_1_addr" [receiver.cpp:152]   --->   Operation 618 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 619 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln152_2, i8 %arr_Q_2_addr" [receiver.cpp:152]   --->   Operation 619 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 620 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln152_3, i8 %arr_Q_3_addr" [receiver.cpp:152]   --->   Operation 620 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 621 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln152_4, i8 %arr_Q_4_addr" [receiver.cpp:152]   --->   Operation 621 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 622 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln152_5, i8 %arr_Q_5_addr" [receiver.cpp:152]   --->   Operation 622 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 623 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln152_6, i8 %arr_Q_6_addr" [receiver.cpp:152]   --->   Operation 623 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 624 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln152_7, i8 %arr_Q_7_addr" [receiver.cpp:152]   --->   Operation 624 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 625 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln152_8, i8 %arr_Q_8_addr" [receiver.cpp:152]   --->   Operation 625 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 626 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln152_9, i8 %arr_Q_9_addr" [receiver.cpp:152]   --->   Operation 626 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 627 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln152_s, i8 %arr_Q_10_addr" [receiver.cpp:152]   --->   Operation 627 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 628 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln152_10, i8 %arr_Q_11_addr" [receiver.cpp:152]   --->   Operation 628 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 629 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln152_11, i8 %arr_Q_12_addr" [receiver.cpp:152]   --->   Operation 629 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 630 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln152_12, i8 %arr_Q_13_addr" [receiver.cpp:152]   --->   Operation 630 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 631 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln152_13, i8 %arr_Q_14_addr" [receiver.cpp:152]   --->   Operation 631 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 632 [1/1] (3.25ns)   --->   "%store_ln152 = store i18 %trunc_ln152_14, i8 %arr_Q_15_addr" [receiver.cpp:152]   --->   Operation 632 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 668 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 668 'ret' 'ret_ln0' <Predicate = (!icmp_ln149)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 633 [1/1] (0.00ns)   --->   "%speclooptripcount_ln149 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 140, i64 140, i64 140" [receiver.cpp:149]   --->   Operation 633 'speclooptripcount' 'speclooptripcount_ln149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 634 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [receiver.cpp:149]   --->   Operation 634 'specloopname' 'specloopname_ln149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 635 [1/1] (0.00ns)   --->   "%arr_I_addr_1 = getelementptr i18 %arr_I, i64 0, i64 %zext_ln151_1" [receiver.cpp:151]   --->   Operation 635 'getelementptr' 'arr_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 636 [1/1] (0.00ns)   --->   "%arr_I_1_addr = getelementptr i18 %arr_I_1, i64 0, i64 %zext_ln151_3" [receiver.cpp:151]   --->   Operation 636 'getelementptr' 'arr_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 637 [1/1] (0.00ns)   --->   "%arr_I_2_addr = getelementptr i18 %arr_I_2, i64 0, i64 %zext_ln151_5" [receiver.cpp:151]   --->   Operation 637 'getelementptr' 'arr_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 638 [1/1] (0.00ns)   --->   "%arr_I_3_addr = getelementptr i18 %arr_I_3, i64 0, i64 %zext_ln151_7" [receiver.cpp:151]   --->   Operation 638 'getelementptr' 'arr_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 639 [1/1] (0.00ns)   --->   "%arr_I_4_addr = getelementptr i18 %arr_I_4, i64 0, i64 %zext_ln151_10" [receiver.cpp:151]   --->   Operation 639 'getelementptr' 'arr_I_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 640 [1/1] (0.00ns)   --->   "%arr_I_5_addr = getelementptr i18 %arr_I_5, i64 0, i64 %zext_ln151_13" [receiver.cpp:151]   --->   Operation 640 'getelementptr' 'arr_I_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 641 [1/1] (0.00ns)   --->   "%arr_I_6_addr = getelementptr i18 %arr_I_6, i64 0, i64 %zext_ln151_16" [receiver.cpp:151]   --->   Operation 641 'getelementptr' 'arr_I_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 642 [1/1] (0.00ns)   --->   "%arr_I_7_addr = getelementptr i18 %arr_I_7, i64 0, i64 %zext_ln151_19" [receiver.cpp:151]   --->   Operation 642 'getelementptr' 'arr_I_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 643 [1/1] (0.00ns)   --->   "%arr_I_8_addr = getelementptr i18 %arr_I_8, i64 0, i64 %zext_ln151_22" [receiver.cpp:151]   --->   Operation 643 'getelementptr' 'arr_I_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%arr_I_9_addr = getelementptr i18 %arr_I_9, i64 0, i64 %zext_ln151_25" [receiver.cpp:151]   --->   Operation 644 'getelementptr' 'arr_I_9_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "%arr_I_10_addr = getelementptr i18 %arr_I_10, i64 0, i64 %zext_ln151_28" [receiver.cpp:151]   --->   Operation 645 'getelementptr' 'arr_I_10_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 646 [1/1] (0.00ns)   --->   "%arr_I_11_addr = getelementptr i18 %arr_I_11, i64 0, i64 %zext_ln151_31" [receiver.cpp:151]   --->   Operation 646 'getelementptr' 'arr_I_11_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 647 [1/1] (0.00ns)   --->   "%arr_I_12_addr = getelementptr i18 %arr_I_12, i64 0, i64 %zext_ln151_34" [receiver.cpp:151]   --->   Operation 647 'getelementptr' 'arr_I_12_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 648 [1/1] (0.00ns)   --->   "%arr_I_13_addr = getelementptr i18 %arr_I_13, i64 0, i64 %zext_ln151_37" [receiver.cpp:151]   --->   Operation 648 'getelementptr' 'arr_I_13_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%arr_I_14_addr = getelementptr i18 %arr_I_14, i64 0, i64 %zext_ln151_40" [receiver.cpp:151]   --->   Operation 649 'getelementptr' 'arr_I_14_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 650 [1/1] (0.00ns)   --->   "%arr_I_15_addr = getelementptr i18 %arr_I_15, i64 0, i64 %zext_ln151_43" [receiver.cpp:151]   --->   Operation 650 'getelementptr' 'arr_I_15_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 651 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln5, i8 %arr_I_addr_1" [receiver.cpp:151]   --->   Operation 651 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 652 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln151_1, i8 %arr_I_1_addr" [receiver.cpp:151]   --->   Operation 652 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 653 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln151_2, i8 %arr_I_2_addr" [receiver.cpp:151]   --->   Operation 653 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 654 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln151_3, i8 %arr_I_3_addr" [receiver.cpp:151]   --->   Operation 654 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 655 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln151_4, i8 %arr_I_4_addr" [receiver.cpp:151]   --->   Operation 655 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 656 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln151_5, i8 %arr_I_5_addr" [receiver.cpp:151]   --->   Operation 656 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 657 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln151_6, i8 %arr_I_6_addr" [receiver.cpp:151]   --->   Operation 657 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 658 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln151_7, i8 %arr_I_7_addr" [receiver.cpp:151]   --->   Operation 658 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 659 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln151_8, i8 %arr_I_8_addr" [receiver.cpp:151]   --->   Operation 659 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 660 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln151_9, i8 %arr_I_9_addr" [receiver.cpp:151]   --->   Operation 660 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 661 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln151_s, i8 %arr_I_10_addr" [receiver.cpp:151]   --->   Operation 661 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 662 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln151_10, i8 %arr_I_11_addr" [receiver.cpp:151]   --->   Operation 662 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 663 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln151_11, i8 %arr_I_12_addr" [receiver.cpp:151]   --->   Operation 663 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 664 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln151_12, i8 %arr_I_13_addr" [receiver.cpp:151]   --->   Operation 664 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 665 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln151_13, i8 %arr_I_14_addr" [receiver.cpp:151]   --->   Operation 665 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 666 [1/1] (3.25ns)   --->   "%store_ln151 = store i18 %trunc_ln151_14, i8 %arr_I_15_addr" [receiver.cpp:151]   --->   Operation 666 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 667 [1/1] (0.00ns)   --->   "%br_ln149 = br void %for.body371" [receiver.cpp:149]   --->   Operation 667 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 4.801ns
The critical path consists of the following:
	'alloca' operation ('i') [98]  (0.000 ns)
	'load' operation ('i') on local variable 'i' [102]  (0.000 ns)
	'add' operation ('add_ln151', receiver.cpp:151) [112]  (1.547 ns)
	'getelementptr' operation ('preamble_upsampled_addr', receiver.cpp:151) [134]  (0.000 ns)
	'load' operation ('preamble_upsampled_load', receiver.cpp:151) on array 'preamble_upsampled' [135]  (3.254 ns)

 <State 2>: 4.011ns
The critical path consists of the following:
	'load' operation ('matched_Q_12_load_1', receiver.cpp:152) on array 'matched_Q_12' [531]  (3.254 ns)
	'select' operation ('select_ln152', receiver.cpp:152) [534]  (0.756 ns)

 <State 3>: 5.593ns
The critical path consists of the following:
	'mul' operation ('mul_ln152', receiver.cpp:152) [536]  (5.593 ns)

 <State 4>: 5.593ns
The critical path consists of the following:
	'mul' operation ('mul_ln151', receiver.cpp:151) [137]  (5.593 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('arr_I_addr_1', receiver.cpp:151) [139]  (0.000 ns)
	'store' operation ('store_ln151', receiver.cpp:151) of variable 'trunc_ln5', receiver.cpp:151 on array 'arr_I' [513]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
