# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../minisys1_1.srcs/sources_1/ip/cpuclk" \
"../../../../minisys1_1.srcs/sources_1/ip/prgrom/sim/prgrom.v" \
"../../../../minisys1_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v" \
"../../../../minisys1_1.srcs/sources_1/ip/uart_bmpg_0/upg.v" \
"../../../../minisys1_1.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" \
"../../../../minisys1_1.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" \
"../../../../minisys1_1.srcs/sources_1/ip/cpuclk/cpuclk.v" \
"../../../../minisys1_1.srcs/sources_1/imports/minisys/control32.v" \
"../../../../minisys1_1.srcs/sources_1/new/exe_mem_reg.v" \
"../../../../minisys1_1.srcs/sources_1/imports/minisys/executs32.v" \
"../../../../minisys1_1.srcs/sources_1/new/id_exe_reg.v" \
"../../../../minisys1_1.srcs/sources_1/imports/minisys/idecode32.v" \
"../../../../minisys1_1.srcs/sources_1/new/if_id_reg.v" \
"../../../../minisys1_1.srcs/sources_1/imports/minisys/ifetc32.v" \
"../../../../minisys1_1.srcs/sources_1/new/mem_wb_reg.v" \
"../../../../minisys1_1.srcs/sources_1/imports/minisys/minisys.v" \
"../../../../minisys1_1.srcs/sources_1/imports/minisys/programrom.v" \
"../../../../../../../../minisys1_1_classfiles/minisys/sim/minisys_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
