<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req</name>
		<resource>
			<latency>0</latency>
			<delay>0.1267</delay>
			<module_name>fir_N_Muxb_1_2_8_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>1.7640</unit_area>
			<comb_area>1.7640</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.7640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>3.5280</total_area>
			<unit_area>3.5280</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.5280</seq_area>
			<latency>1</latency>
			<delay>0.2072</delay>
			<setup_time>0.0455</setup_time>
		</resource>
		<mux_area>1.9492</mux_area>
		<control_area>0.0000</control_area>
		<total_area>7.2412</total_area>
		<comb_area>3.7132</comb_area>
		<seq_area>3.5280</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>3.5280</total_area>
			<unit_area>3.5280</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.5280</seq_area>
			<latency>1</latency>
			<delay>0.2072</delay>
			<setup_time>0.0455</setup_time>
		</resource>
		<mux_area>1.9492</mux_area>
		<control_area>0.0000</control_area>
		<total_area>5.4772</total_area>
		<comb_area>1.9492</comb_area>
		<seq_area>3.5280</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<thread>
		<name>gen_busy</name>
		<resource>
			<latency>0</latency>
			<delay>0.1399</delay>
			<module_name>fir_gen_busy_r_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>8.1144</unit_area>
			<comb_area>8.1144</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.1144</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>3.5280</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.5280</seq_area>
			<latency>1</latency>
			<delay>0.2072</delay>
			<setup_time>0.0455</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.1144</total_area>
		<comb_area>8.1144</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.1267</delay>
			<module_name>fir_N_Muxb_1_2_8_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>1.7640</unit_area>
			<comb_area>1.7640</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.7640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>3.5280</total_area>
			<unit_area>3.5280</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.5280</seq_area>
			<latency>1</latency>
			<delay>0.2072</delay>
			<setup_time>0.0455</setup_time>
		</resource>
		<mux_area>1.9492</mux_area>
		<control_area>0.0000</control_area>
		<total_area>7.2412</total_area>
		<comb_area>3.7132</comb_area>
		<seq_area>3.5280</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active</thread>
	</reg_ops>
	<thread>
		<name>gen_active</name>
		<resource>
			<latency>0</latency>
			<delay>0.0782</delay>
			<module_name>fir_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>5.6448</unit_area>
			<comb_area>5.6448</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>5.6448</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>3.5280</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.5280</seq_area>
			<latency>1</latency>
			<delay>0.2072</delay>
			<setup_time>0.0455</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>5.6448</total_area>
		<comb_area>5.6448</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0950</delay>
			<module_name>fir_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.0584</unit_area>
			<comb_area>1.0584</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.0584</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>3.5280</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.5280</seq_area>
			<latency>1</latency>
			<delay>0.2072</delay>
			<setup_time>0.0455</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.0584</total_area>
		<comb_area>1.0584</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling</name>
		<resource>
			<latency>0</latency>
			<delay>0.0537</delay>
			<module_name>fir_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>7.0560</unit_area>
			<comb_area>7.0560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.0560</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>3.5280</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.5280</seq_area>
			<latency>1</latency>
			<delay>0.2072</delay>
			<setup_time>0.0455</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>7.0560</total_area>
		<comb_area>7.0560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>3.5280</total_area>
			<unit_area>3.5280</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.5280</seq_area>
			<latency>1</latency>
			<delay>0.2072</delay>
			<setup_time>0.0455</setup_time>
		</resource>
		<mux_area>1.9492</mux_area>
		<control_area>0.0000</control_area>
		<total_area>5.4772</total_area>
		<comb_area>1.9492</comb_area>
		<seq_area>3.5280</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg</name>
		<resource>
			<latency>0</latency>
			<delay>0.0218</delay>
			<module_name>fir_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>1.5876</unit_area>
			<comb_area>1.5876</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.5876</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>3.5280</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.5280</seq_area>
			<latency>1</latency>
			<delay>0.2072</delay>
			<setup_time>0.0455</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.5876</total_area>
		<comb_area>1.5876</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<loop>
		<thread>FirThread</thread>
		<id>24</id>
		<cycle>
			<cycle_id>4</cycle_id>
			<start_cycle>0</start_cycle>
			<extra_cycle/>
		</cycle>
	</loop>
	<cycle>
		<cycle_id>5</cycle_id>
		<start_cycle>0</start_cycle>
		<empty/>
	</cycle>
	<loop>
		<thread>FirThread</thread>
		<id>24</id>
		<cycle>
			<cycle_id>6</cycle_id>
			<start_cycle>0</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>7</cycle_id>
			<start_cycle>1</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>8</cycle_id>
			<start_cycle>2</start_cycle>
			<empty/>
		</cycle>
	</loop>
	<reg_ops>
		<thread>FirThread</thread>
	</reg_ops>
	<thread>
		<name>FirThread</name>
		<resource>
			<latency>0</latency>
			<delay>1.5301</delay>
			<module_name>fir_Mul_8Ux8U_11U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>8</count>
			<label>*</label>
			<unit_area>247.3128</unit_area>
			<comb_area>247.3128</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1978.5024</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8718</delay>
			<module_name>fir_Add_11Ux11U_11U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>7</count>
			<label>+</label>
			<unit_area>58.0356</unit_area>
			<comb_area>58.0356</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>406.2492</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1836</delay>
			<module_name>fir_N_Mux_8_2_10_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>13.2300</unit_area>
			<comb_area>13.2300</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.2300</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>80</reg_bits>
		<reg_count>18</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>80</count>
			<total_area>282.2400</total_area>
			<unit_area>3.5280</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.5280</seq_area>
			<latency>1</latency>
			<delay>0.2072</delay>
			<setup_time>0.0455</setup_time>
		</resource>
		<mux_area>103.3089</mux_area>
		<control_area>0.0000</control_area>
		<total_area>2783.5305</total_area>
		<comb_area>2501.2905</comb_area>
		<seq_area>282.2400</seq_area>
		<total_bits>80</total_bits>
		<state_count>9</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg</name>
		<resource>
			<latency>0</latency>
			<delay>0.0785</delay>
			<module_name>fir_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&amp;</label>
			<unit_area>1.0584</unit_area>
			<comb_area>1.0584</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.1168</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0332</delay>
			<module_name>fir_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.5292</unit_area>
			<comb_area>0.5292</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.5292</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>8</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>8</count>
			<total_area>28.2240</total_area>
			<unit_area>3.5280</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.5280</seq_area>
			<latency>1</latency>
			<delay>0.2072</delay>
			<setup_time>0.0455</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>30.8700</total_area>
		<comb_area>2.6460</comb_area>
		<seq_area>28.2240</seq_area>
		<total_bits>8</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full</name>
		<resource>
			<latency>0</latency>
			<delay>0.0785</delay>
			<module_name>fir_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.0584</unit_area>
			<comb_area>1.0584</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.0584</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>3.5280</total_area>
			<unit_area>3.5280</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.5280</seq_area>
			<latency>1</latency>
			<delay>0.2072</delay>
			<setup_time>0.0455</setup_time>
		</resource>
		<mux_area>1.9492</mux_area>
		<control_area>0.0000</control_area>
		<total_area>6.5356</total_area>
		<comb_area>3.0076</comb_area>
		<seq_area>3.5280</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<message>
		<code_num>3169</code_num>
		<severity>WARNING</severity>
		<message_text>--output_style_reset_all_async was specified in a design with only synchronous resets. This flag will have no effect.</message_text>
		<phase>rtl</phase>
		<order>1</order>
	</message>
	<state_encoding>
		<thread>FirThread</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>5</cycle_id>
			</value>
			<state_reg>
				<name>cycle2_state</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>3</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>8</cycle_id>
				</value>
			</state_reg>
			<state_reg>
				<name>cycle1_state</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>2</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>7</cycle_id>
				</value>
			</state_reg>
			<state_reg>
				<name>drain</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>4</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>6</cycle_id>
				</value>
			</state_reg>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>t_1</survivor>
		<absorbed>t_5</absorbed>
	</reg_share>
	<reg_share>
		<survivor>t_1</survivor>
		<absorbed>t_6</absorbed>
	</reg_share>
	<reg_share>
		<survivor>t_1</survivor>
		<absorbed>t_7</absorbed>
	</reg_share>
	<reg_share>
		<survivor>t_1</survivor>
		<absorbed>t_8</absorbed>
	</reg_share>
	<reg_share>
		<survivor>t_1</survivor>
		<absorbed>t_9</absorbed>
	</reg_share>
	<reg_share>
		<survivor>t_1</survivor>
		<absorbed>t_10</absorbed>
	</reg_share>
	<reg_share>
		<survivor>t_1</survivor>
		<absorbed>t_16</absorbed>
	</reg_share>
	<reg_share>
		<survivor>t_2</survivor>
		<absorbed>t_4</absorbed>
	</reg_share>
	<reg_share>
		<survivor>t_15</survivor>
		<absorbed>t_17</absorbed>
	</reg_share>
	<resource>
		<latency>0</latency>
		<delay>1.5301</delay>
		<module_name>fir_Mul_8Ux8U_11U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>8</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>247.3128</unit_area>
		<comb_area>247.3128</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1978.5024</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8718</delay>
		<module_name>fir_Add_11Ux11U_11U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>7</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>58.0356</unit_area>
		<comb_area>58.0356</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>406.2492</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1836</delay>
		<module_name>fir_N_Mux_8_2_10_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>13.2300</unit_area>
		<comb_area>13.2300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.2300</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1399</delay>
		<module_name>fir_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>8.1144</unit_area>
		<comb_area>8.1144</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.1144</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0537</delay>
		<module_name>fir_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>7.0560</unit_area>
		<comb_area>7.0560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>7.0560</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0782</delay>
		<module_name>fir_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>5.6448</unit_area>
		<comb_area>5.6448</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.6448</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0785</delay>
		<module_name>fir_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.0584</unit_area>
		<comb_area>1.0584</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>3.1752</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1267</delay>
		<module_name>fir_N_Muxb_1_2_8_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>1.7640</unit_area>
		<comb_area>1.7640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.7640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0218</delay>
		<module_name>fir_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>1.5876</unit_area>
		<comb_area>1.5876</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.5876</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0950</delay>
		<module_name>fir_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.0584</unit_area>
		<comb_area>1.0584</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.0584</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0332</delay>
		<module_name>fir_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.5292</unit_area>
		<comb_area>0.5292</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>0.5292</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>85</reg_bits>
	<reg_count>20</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>85</count>
		<total_area>442.7640</total_area>
		<unit_area>5.2090</unit_area>
		<comb_area>0.3279</comb_area>
		<seq_area>4.8811</seq_area>
		<latency>1</latency>
		<delay>0.2072</delay>
		<setup_time>0.0455</setup_time>
	</resource>
	<mux_area>29.5210</mux_area>
	<control_area>30.5741</control_area>
	<total_area>2929.7704</total_area>
	<comb_area>2514.8776</comb_area>
	<seq_area>414.8928</seq_area>
	<total_bits>85</total_bits>
	<state_count>31</state_count>
	<netlist>
		<module_name>fir</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>1057</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>1058</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>coeffs_table_0</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5765</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>coeffs_table_1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5764</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>coeffs_table_2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5763</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>coeffs_table_3</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5762</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>coeffs_table_4</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5761</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>coeffs_table_5</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5760</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>coeffs_table_6</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5759</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>coeffs_table_7</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5758</source_loc>
		</port>
		<source_loc>
			<id>5604</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14664,5599</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>din_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>5604</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>6042</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5948,14663,5561,5590,5621</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>6042</source_loc>
		</port>
		<source_loc>
			<id>5455</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11562,14392</sub_loc>
		</source_loc>
		<source_loc>
			<id>6038</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5455,5754,5921</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6038</source_loc>
		</port>
		<source_loc>
			<id>5664</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14661,5660</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>dout_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>5664</source_loc>
		</port>
		<source_loc>
			<id>6057</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8165,14660,5649</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dout_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>6057</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>5823</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5781,5824</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dout_data</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5823</source_loc>
		</port>
		<source_loc>
			<id>5578</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14765,5575,5577</sub_loc>
		</source_loc>
		<source_loc>
			<id>5580</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5578,5581,5582,5636</sub_loc>
		</source_loc>
		<signal>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>5580</source_loc>
			<area>3.8808</area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.8808</seq_area>
			<delay>0.2121</delay>
			<setup_time>0.1077</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>5640</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14746,5639,5646,5638</sub_loc>
		</source_loc>
		<signal>
			<name>fir_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5640</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5650</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14747,5647,5668,5670</sub_loc>
		</source_loc>
		<source_loc>
			<id>5671</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5650,5672,5673</sub_loc>
		</source_loc>
		<signal>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>5671</source_loc>
			<area>3.8808</area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.8808</seq_area>
			<delay>0.2121</delay>
			<setup_time>0.1077</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>fir_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5648</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_And_1Ux1U_1U_4_27_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5975</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_And_1Ux1U_1U_4_25_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5917</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_Not_1U_1U_4_24_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5916</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_And_1Ux1U_1U_4_26_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5918</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_N_Muxb_1_2_8_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5562</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6040</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15064,14729,5557,5558,5563,5571,5572,5592</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>6040</source_loc>
			<area>4.5864</area>
			<comb_area>0.7056</comb_area>
			<seq_area>3.8808</seq_area>
			<delay>0.2503</delay>
			<setup_time>0.0964</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<source_loc>
			<id>2878</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>4621</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1060,936,2878</sub_loc>
		</source_loc>
		<signal>
			<name>fir_gen_busy_r_1_2_gnew_req</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4621</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_gen_busy_r_1_2_gen_busy_din_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14706</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2880</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>4624</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1060,936,2880</sub_loc>
		</source_loc>
		<signal>
			<name>fir_gen_busy_r_1_2_gdiv</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4624</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2879</id>
			<loc_kind>DECL</loc_kind>
			<label>new_busy</label>
			<file_id>3</file_id>
			<line>1769</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>4623</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1060,936,2879</sub_loc>
		</source_loc>
		<signal>
			<name>fir_gen_busy_r_1_2_gnew_busy</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4623</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5605</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14707,5600,5913,5974</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_data_is_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>5605</source_loc>
			<async/>
		</signal>
		<signal>
			<name>t_18</name>
			<datatype W="1">sc_uint</datatype>
		</signal>
		<signal>
			<name>t_15</name>
			<datatype W="1">sc_uint</datatype>
		</signal>
		<signal>
			<name>rdy_0</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>vld_0</name>
			<datatype W="1">sc_uint</datatype>
			<area>3.5280</area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.5280</seq_area>
			<delay>0.2072</delay>
			<setup_time>0.0455</setup_time>
			<module_name>regr_1</module_name>
		</signal>
		<signal>
			<name>rdy_1</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>t_11</name>
			<datatype W="1">sc_uint</datatype>
		</signal>
		<source_loc>
			<id>5606</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14706,5601,5750,5594</sub_loc>
		</source_loc>
		<signal>
			<name>fir_gen_busy_r_1_2_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>5606</source_loc>
			<async/>
		</signal>
		<signal>
			<name>vld_1</name>
			<datatype W="1">sc_uint</datatype>
			<area>3.5280</area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.5280</seq_area>
			<delay>0.2072</delay>
			<setup_time>0.0455</setup_time>
			<module_name>regr_1</module_name>
		</signal>
		<signal>
			<name>rdy_2</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2566</source_loc>
			<state_reg/>
			<area>3.8808</area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.8808</seq_area>
			<delay>0.2121</delay>
			<setup_time>0.1077</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>t_13</name>
			<datatype W="1">sc_uint</datatype>
		</signal>
		<signal>
			<name>cycle2_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2504</source_loc>
			<state_reg/>
			<area>4.7628</area>
			<comb_area>0.0000</comb_area>
			<seq_area>4.7628</seq_area>
			<delay>0.2096</delay>
			<setup_time>0.1738</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>5665</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14714,5662,5669,5784,5661</sub_loc>
		</source_loc>
		<signal>
			<name>fir_And_1Ux1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5665</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_Mul_8Ux8U_11U_4_22_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5779</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5602</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14709,5591,5753,5910,5972,5976</sub_loc>
		</source_loc>
		<source_loc>
			<id>5979</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5602,5980,5981</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<source_loc>5979</source_loc>
			<area>3.8808</area>
			<comb_area>0.0000</comb_area>
			<seq_area>3.8808</seq_area>
			<delay>0.2121</delay>
			<setup_time>0.1077</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>5941</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5755,5906,5924</sub_loc>
		</source_loc>
		<source_loc>
			<id>5945</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5941,5946</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5945</source_loc>
			<area>38.1024</area>
			<comb_area>0.0000</comb_area>
			<seq_area>38.1024</seq_area>
			<delay>0.2096</delay>
			<setup_time>0.1738</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>fir_Mul_8Ux8U_11U_4_19_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5777</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_Add_11Ux11U_11U_4_18_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5776</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_Mul_8Ux8U_11U_4_17_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5775</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_Add_11Ux11U_11U_4_16_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5774</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_Mul_8Ux8U_11U_4_15_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5773</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_Add_11Ux11U_11U_4_14_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5772</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_Mul_8Ux8U_11U_4_13_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5771</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_Add_11Ux11U_11U_4_12_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5770</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_Mul_8Ux8U_11U_4_11_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5769</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_Add_11Ux11U_11U_4_10_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5768</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_Mul_8Ux8U_11U_4_9_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5767</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fir_Mul_8Ux8U_11U_4_8_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5766</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5351</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>15543,2469,2547</sub_loc>
		</source_loc>
		<source_loc>
			<id>6030</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5351,5318,5848,5849</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_9</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6030</source_loc>
			<area>45.1584</area>
			<comb_area>4.2336</comb_area>
			<seq_area>40.9248</seq_area>
			<delay>0.2060</delay>
			<setup_time>0.2691</setup_time>
			<module_name>regr_en_sc_8</module_name>
		</signal>
		<source_loc>
			<id>5387</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>15736,2469,2547</sub_loc>
		</source_loc>
		<source_loc>
			<id>6033</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5387,5313,5845,5846</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_8</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6033</source_loc>
			<area>45.1584</area>
			<comb_area>4.2336</comb_area>
			<seq_area>40.9248</seq_area>
			<delay>0.2060</delay>
			<setup_time>0.2691</setup_time>
			<module_name>regr_en_sc_8</module_name>
		</signal>
		<signal>
			<name>fir_Add_11Ux11U_11U_4_20_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5841</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_14</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5841</source_loc>
			<area>52.3908</area>
			<comb_area>0.0000</comb_area>
			<seq_area>52.3908</seq_area>
			<delay>0.2096</delay>
			<setup_time>0.1738</setup_time>
			<module_name>regr_en_11</module_name>
		</signal>
		<signal>
			<name>en_0</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<source_loc>
			<id>5374</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>15639,2469,2547</sub_loc>
		</source_loc>
		<source_loc>
			<id>6021</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5374,5339,5838,5839</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_13</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6021</source_loc>
			<area>45.1584</area>
			<comb_area>4.2336</comb_area>
			<seq_area>40.9248</seq_area>
			<delay>0.2060</delay>
			<setup_time>0.2691</setup_time>
			<module_name>regr_en_sc_8</module_name>
		</signal>
		<source_loc>
			<id>5369</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>15615,2469,2547</sub_loc>
		</source_loc>
		<source_loc>
			<id>6018</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5369,5333,5835,5836</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_12</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6018</source_loc>
			<area>45.1584</area>
			<comb_area>4.2336</comb_area>
			<seq_area>40.9248</seq_area>
			<delay>0.2060</delay>
			<setup_time>0.2691</setup_time>
			<module_name>regr_en_sc_8</module_name>
		</signal>
		<source_loc>
			<id>5363</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>15591,2469,2547</sub_loc>
		</source_loc>
		<source_loc>
			<id>6015</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5363,5328,5832,5833</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_11</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6015</source_loc>
			<area>45.1584</area>
			<comb_area>4.2336</comb_area>
			<seq_area>40.9248</seq_area>
			<delay>0.2060</delay>
			<setup_time>0.2691</setup_time>
			<module_name>regr_en_sc_8</module_name>
		</signal>
		<source_loc>
			<id>5358</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>15567,2469,2547</sub_loc>
		</source_loc>
		<source_loc>
			<id>6012</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5358,5323,5829,5830</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_10</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6012</source_loc>
			<area>45.1584</area>
			<comb_area>4.2336</comb_area>
			<seq_area>40.9248</seq_area>
			<delay>0.2060</delay>
			<setup_time>0.2691</setup_time>
			<module_name>regr_en_sc_8</module_name>
		</signal>
		<source_loc>
			<id>5379</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>15663,2469,2547</sub_loc>
		</source_loc>
		<source_loc>
			<id>6024</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5379,14405</sub_loc>
		</source_loc>
		<signal>
			<name>shift_reg_7_mi12</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6024</source_loc>
			<async/>
		</signal>
		<signal>
			<name>cycle1_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2504</source_loc>
			<state_reg/>
			<area>4.7628</area>
			<comb_area>0.0000</comb_area>
			<seq_area>4.7628</seq_area>
			<delay>0.2096</delay>
			<setup_time>0.1738</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>5457</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>14363,14407</sub_loc>
		</source_loc>
		<source_loc>
			<id>6027</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5457,5756</sub_loc>
		</source_loc>
		<signal>
			<name>fir_N_Mux_8_2_10_4_21_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6027</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5680</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14726,5679,5782,5678</sub_loc>
		</source_loc>
		<signal>
			<name>fir_Not_1U_1U_1_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5680</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5579</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14697,5576,5637,5677,5727,5783</sub_loc>
		</source_loc>
		<source_loc>
			<id>5825</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5579,5826,5827</sub_loc>
		</source_loc>
		<signal>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>5825</source_loc>
			<area>5.6448</area>
			<comb_area>0.5292</comb_area>
			<seq_area>5.1156</seq_area>
			<delay>0.2060</delay>
			<setup_time>0.2691</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>5943</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5726,5912,5973</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stalling</name>
			<datatype W="1">bool</datatype>
			<source_loc>5943</source_loc>
			<async/>
		</signal>
		<signal>
			<name>t_2</name>
			<datatype W="1">sc_uint</datatype>
		</signal>
		<signal>
			<name>t_3</name>
			<datatype W="1">sc_uint</datatype>
		</signal>
		<signal>
			<name>t_1</name>
			<datatype W="1">sc_uint</datatype>
		</signal>
		<signal>
			<name>t_0</name>
			<datatype W="1">sc_uint</datatype>
		</signal>
		<source_loc>
			<id>5568</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14692,5560,5593,5725,5749,5752</sub_loc>
		</source_loc>
		<source_loc>
			<id>5819</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5568,5820,5821,5822</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>5819</source_loc>
			<area>5.6448</area>
			<comb_area>1.2348</comb_area>
			<seq_area>4.4100</seq_area>
			<delay>0.1935</delay>
			<setup_time>0.2686</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>fir_Add_11Ux11U_11U_4_23_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5780</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dout_data_slice</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>5823</source_loc>
			<area>33.3396</area>
			<comb_area>0.0000</comb_area>
			<seq_area>33.3396</seq_area>
			<delay>0.2096</delay>
			<setup_time>0.1738</setup_time>
			<module_name>regr_en_7</module_name>
		</signal>
		<signal>
			<name>en_1</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<source_loc>
			<id>2067</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>50</line>
			<col>25</col>
		</source_loc>
		<source_loc>
			<id>5428</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1058,2067</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dout_data_slice</name>
			<clock>clk</clock>
			<controller_delay>0.0332</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>fir_Add_11Ux11U_11U_4_23_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>dout_data_slice</name>
			</lhs>
			<cond>
				<name>en_1</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_din_m_busy_req_0</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.3825</mux_area>
			<mux_delay>0.0624</mux_delay>
			<control_delay>0.0668</control_delay>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>din_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>t_0</name>
				<name>t_1</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_din_m_stalling</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.3825</mux_area>
			<mux_delay>0.0624</mux_delay>
			<control_delay>0.0668</control_delay>
			<controller_delay>0.0910</controller_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>din_m_stalling</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>t_2</name>
				<name>t_3</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_dout_m_req_m_trig_req</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0332</controller_delay>
			<lhs>
				<name>dout_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>fir_Not_1U_1U_1_7_out1</name>
			</rhs>
			<cond>
				<name>t_2</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_shift_reg_7_mi12</name>
			<async/>
			<module_name>mux_8bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>12.9036</mux_area>
			<mux_delay>0.0690</mux_delay>
			<control_delay>0.0745</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value W="8">0</value>
			</rhs>
			<lhs>
				<name>shift_reg_7_mi12</name>
			</lhs>
			<rhs>
				<name>fir_N_Mux_8_2_10_4_21_out1</name>
			</rhs>
			<cond>
				<name>cycle1_state</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_s_reg_10</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="8">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0332</controller_delay>
			<lhs>
				<name>s_reg_10</name>
			</lhs>
			<rhs>
				<name>s_reg_11</name>
			</rhs>
			<cond>
				<name>t_1</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_s_reg_11</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="8">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0332</controller_delay>
			<lhs>
				<name>s_reg_11</name>
			</lhs>
			<rhs>
				<name>s_reg_12</name>
			</rhs>
			<cond>
				<name>t_1</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_s_reg_12</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="8">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0332</controller_delay>
			<lhs>
				<name>s_reg_12</name>
			</lhs>
			<rhs>
				<name>s_reg_13</name>
			</rhs>
			<cond>
				<name>t_1</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_s_reg_13</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="8">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0332</controller_delay>
			<lhs>
				<name>s_reg_13</name>
			</lhs>
			<rhs>
				<name>shift_reg_7_mi12</name>
			</rhs>
			<cond>
				<name>t_1</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_s_reg_14</name>
			<clock>clk</clock>
			<controller_delay>0.0332</controller_delay>
			<rhs>
				<name>fir_Add_11Ux11U_11U_4_20_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_14</name>
			</lhs>
			<cond>
				<name>en_0</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_s_reg_8</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="8">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0332</controller_delay>
			<lhs>
				<name>s_reg_8</name>
			</lhs>
			<rhs>
				<name>s_reg_9</name>
			</rhs>
			<cond>
				<name>t_1</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_s_reg_9</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="8">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0332</controller_delay>
			<lhs>
				<name>s_reg_9</name>
			</lhs>
			<rhs>
				<name>s_reg_10</name>
			</rhs>
			<cond>
				<name>t_1</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_Mul_8Ux8U_11U_4_8</name>
			<dissolved_from>fir_Mul_8Ux8U_11U_4_8</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_9</name>
			</rhs>
			<rhs>
				<name>coeffs_table_1</name>
			</rhs>
			<lhs>
				<name>fir_Mul_8Ux8U_11U_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15553</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_Mul_8Ux8U_11U_4_9</name>
			<dissolved_from>fir_Mul_8Ux8U_11U_4_9</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_8</name>
			</rhs>
			<rhs>
				<name>coeffs_table_0</name>
			</rhs>
			<lhs>
				<name>fir_Mul_8Ux8U_11U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15553</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_Add_11Ux11U_11U_4_10</name>
			<dissolved_from>fir_Add_11Ux11U_11U_4_10</dissolved_from>
			<async/>
			<rhs>
				<name>fir_Mul_8Ux8U_11U_4_8_out1</name>
			</rhs>
			<rhs>
				<name>fir_Mul_8Ux8U_11U_4_9_out1</name>
			</rhs>
			<lhs>
				<name>fir_Add_11Ux11U_11U_4_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15551</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_Mul_8Ux8U_11U_4_11</name>
			<dissolved_from>fir_Mul_8Ux8U_11U_4_11</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_10</name>
			</rhs>
			<rhs>
				<name>coeffs_table_2</name>
			</rhs>
			<lhs>
				<name>fir_Mul_8Ux8U_11U_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15553</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_Add_11Ux11U_11U_4_12</name>
			<dissolved_from>fir_Add_11Ux11U_11U_4_12</dissolved_from>
			<async/>
			<rhs>
				<name>fir_Add_11Ux11U_11U_4_10_out1</name>
			</rhs>
			<rhs>
				<name>fir_Mul_8Ux8U_11U_4_11_out1</name>
			</rhs>
			<lhs>
				<name>fir_Add_11Ux11U_11U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15551</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_Mul_8Ux8U_11U_4_13</name>
			<dissolved_from>fir_Mul_8Ux8U_11U_4_13</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_11</name>
			</rhs>
			<rhs>
				<name>coeffs_table_3</name>
			</rhs>
			<lhs>
				<name>fir_Mul_8Ux8U_11U_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15553</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_Add_11Ux11U_11U_4_14</name>
			<dissolved_from>fir_Add_11Ux11U_11U_4_14</dissolved_from>
			<async/>
			<rhs>
				<name>fir_Add_11Ux11U_11U_4_12_out1</name>
			</rhs>
			<rhs>
				<name>fir_Mul_8Ux8U_11U_4_13_out1</name>
			</rhs>
			<lhs>
				<name>fir_Add_11Ux11U_11U_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15551</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_Mul_8Ux8U_11U_4_15</name>
			<dissolved_from>fir_Mul_8Ux8U_11U_4_15</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_12</name>
			</rhs>
			<rhs>
				<name>coeffs_table_4</name>
			</rhs>
			<lhs>
				<name>fir_Mul_8Ux8U_11U_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15553</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_Add_11Ux11U_11U_4_16</name>
			<dissolved_from>fir_Add_11Ux11U_11U_4_16</dissolved_from>
			<async/>
			<rhs>
				<name>fir_Add_11Ux11U_11U_4_14_out1</name>
			</rhs>
			<rhs>
				<name>fir_Mul_8Ux8U_11U_4_15_out1</name>
			</rhs>
			<lhs>
				<name>fir_Add_11Ux11U_11U_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15551</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_Mul_8Ux8U_11U_4_17</name>
			<dissolved_from>fir_Mul_8Ux8U_11U_4_17</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_13</name>
			</rhs>
			<rhs>
				<name>coeffs_table_5</name>
			</rhs>
			<lhs>
				<name>fir_Mul_8Ux8U_11U_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15553</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_Add_11Ux11U_11U_4_18</name>
			<dissolved_from>fir_Add_11Ux11U_11U_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>fir_Add_11Ux11U_11U_4_16_out1</name>
			</rhs>
			<rhs>
				<name>fir_Mul_8Ux8U_11U_4_17_out1</name>
			</rhs>
			<lhs>
				<name>fir_Add_11Ux11U_11U_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15551</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_Mul_8Ux8U_11U_4_19</name>
			<dissolved_from>fir_Mul_8Ux8U_11U_4_19</dissolved_from>
			<async/>
			<rhs>
				<name>shift_reg_7_mi12</name>
			</rhs>
			<rhs>
				<name>coeffs_table_6</name>
			</rhs>
			<lhs>
				<name>fir_Mul_8Ux8U_11U_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15553</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_Add_11Ux11U_11U_4_20</name>
			<dissolved_from>fir_Add_11Ux11U_11U_4_20</dissolved_from>
			<async/>
			<rhs>
				<name>fir_Add_11Ux11U_11U_4_18_out1</name>
			</rhs>
			<rhs>
				<name>fir_Mul_8Ux8U_11U_4_19_out1</name>
			</rhs>
			<lhs>
				<name>fir_Add_11Ux11U_11U_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15551</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_N_Mux_8_2_10_4_21</name>
			<dissolved_from>fir_N_Mux_8_2_10_4_21</dissolved_from>
			<async/>
			<mux_area>13.2300</mux_area>
			<mux_delay>0.1205</mux_delay>
			<control_delay>0.1836</control_delay>
			<rhs>
				<name>din_m_stall_reg</name>
			</rhs>
			<lhs>
				<name>fir_N_Mux_8_2_10_4_21_out1</name>
			</lhs>
			<rhs>
				<name>din_data</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15775</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_Mul_8Ux8U_11U_4_22</name>
			<dissolved_from>fir_Mul_8Ux8U_11U_4_22</dissolved_from>
			<async/>
			<rhs>
				<name>fir_N_Mux_8_2_10_4_21_out1</name>
			</rhs>
			<rhs>
				<name>coeffs_table_7</name>
			</rhs>
			<lhs>
				<name>fir_Mul_8Ux8U_11U_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15553</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>fir_Add_11Ux11U_11U_4_23</name>
			<dissolved_from>fir_Add_11Ux11U_11U_4_23</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<rhs>
				<name>fir_Mul_8Ux8U_11U_4_22_out1</name>
			</rhs>
			<lhs>
				<name>fir_Add_11Ux11U_11U_4_23_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15551</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_rdy_2</name>
			<async/>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>2.0976</mux_area>
			<mux_delay>0.1222</mux_delay>
			<control_delay>0.1298</control_delay>
			<controller_delay>0.1695</controller_delay>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<lhs>
				<name>rdy_2</name>
			</lhs>
			<rhs>
				<name>fir_And_1Ux1U_1U_1_6_out1</name>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>t_13</name>
				<name>cycle2_state</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_vld_1</name>
			<clock>clk</clock>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.6130</mux_area>
			<mux_delay>0.0624</mux_delay>
			<control_delay>0.0668</control_delay>
			<controller_delay>0.0332</controller_delay>
			<rhs>
				<name>rdy_2</name>
				<name>vld_1</name>
				<name>en_1</name>
			</rhs>
			<lhs>
				<name>vld_1</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_rdy_1</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>2.3074</mux_area>
			<mux_delay>0.1222</mux_delay>
			<control_delay>0.1298</control_delay>
			<controller_delay>0.1695</controller_delay>
			<rhs>
				<name>rdy_2</name>
				<name>vld_1</name>
			</rhs>
			<lhs>
				<name>rdy_1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>fir_gen_busy_r_1_2_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
				<name>rdy_2</name>
				<name>vld_1</name>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>t_11</name>
				<name>cycle1_state</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_vld_0</name>
			<clock>clk</clock>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.6130</mux_area>
			<mux_delay>0.0624</mux_delay>
			<control_delay>0.0668</control_delay>
			<controller_delay>0.0332</controller_delay>
			<rhs>
				<name>rdy_1</name>
				<name>vld_0</name>
				<name>en_0</name>
			</rhs>
			<lhs>
				<name>vld_0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_rdy_0</name>
			<async/>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>rdy_1</name>
			</rhs>
			<rhs>
				<name>vld_0</name>
			</rhs>
			<lhs>
				<name>rdy_0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_en_0</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.6130</mux_area>
			<mux_delay>0.0624</mux_delay>
			<control_delay>0.0668</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>rdy_0</name>
			</rhs>
			<lhs>
				<name>en_0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_en_1</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.6130</mux_area>
			<mux_delay>0.0624</mux_delay>
			<control_delay>0.0668</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>rdy_1</name>
				<name>vld_0</name>
			</rhs>
			<lhs>
				<name>en_1</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_cycle1_state</name>
			<clock>clk</clock>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.3825</mux_area>
			<mux_delay>0.0624</mux_delay>
			<control_delay>0.0668</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<lhs>
				<name>cycle1_state</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>t_15</name>
				<name>t_1</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_cycle2_state</name>
			<clock>clk</clock>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.6130</mux_area>
			<mux_delay>0.0624</mux_delay>
			<control_delay>0.0668</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<lhs>
				<name>cycle2_state</name>
			</lhs>
			<rhs>
				<name>cycle1_state</name>
			</rhs>
			<cond>
				<name>t_15</name>
				<name>t_18</name>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
			</cond>
			<source_loc>5428</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_t_0</name>
			<async/>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>global_state</name>
			</rhs>
			<rhs>
				<name>en_1</name>
			</rhs>
			<rhs>
				<name>cycle1_state</name>
			</rhs>
			<rhs>
				<name>en_0</name>
			</rhs>
			<lhs>
				<name>t_0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11692</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_t_1</name>
			<async/>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>global_state</name>
			</rhs>
			<rhs>
				<name>en_0</name>
			</rhs>
			<lhs>
				<name>t_1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11557</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_t_2</name>
			<async/>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>global_state</name>
			</rhs>
			<rhs>
				<name>en_1</name>
			</rhs>
			<rhs>
				<name>cycle1_state</name>
			</rhs>
			<lhs>
				<name>t_2</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11683</source_loc>
			<thread>FirThread</thread>
		</thread>
		<thread>
			<name>drive_t_3</name>
			<async/>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>en_1</name>
			</rhs>
			<rhs>
				<name>cycle1_state</name>
			</rhs>
			<rhs>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>t_3</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11683</source_loc>
			<thread>FirThread</thread>
		</thread>
		<assign>
			<name>drive_t_11</name>
			<lhs>
				<name>t_11</name>
			</lhs>
			<rhs>
				<name>cycle1_state</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_t_13</name>
			<lhs>
				<name>t_13</name>
			</lhs>
			<rhs>
				<name>cycle2_state</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_t_15</name>
			<lhs>
				<name>t_15</name>
			</lhs>
			<rhs>
				<name>global_state</name>
			</rhs>
		</assign>
		<thread>
			<name>drive_t_18</name>
			<async/>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>global_state</name>
			</rhs>
			<rhs>
				<name>en_1</name>
			</rhs>
			<lhs>
				<name>t_18</name>
			</lhs>
			<cond>
			</cond>
			<thread>FirThread</thread>
		</thread>
		<assign>
			<name>drive_din_busy</name>
			<lhs>
				<name>din_busy</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>fir_gen_busy_r_1_2_out1</name>
					</rhs>
					<lsb>2</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
		</assign>
		<assign>
			<name>drive_din_m_data_is_valid</name>
			<lhs>
				<name>din_m_data_is_valid</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>fir_gen_busy_r_1_2_out1</name>
					</rhs>
					<lsb>1</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
		</assign>
		<thread>
			<name>fir_gen_busy_r_1_2_p9</name>
			<dissolved_from>fir_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>fir_gen_busy_r_1_2_gnew_busy</name>
				<name>fir_gen_busy_r_1_2_gdiv</name>
				<name>fir_gen_busy_r_1_2_gen_busy_din_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>fir_gen_busy_r_1_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10773</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>fir_gen_busy_r_1_2_p8</name>
			<dissolved_from>fir_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>fir_gen_busy_r_1_2_gdiv</name>
			</rhs>
			<lhs>
				<name>fir_gen_busy_r_1_2_gen_busy_din_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10772</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>fir_gen_busy_r_1_2_p7</name>
			<dissolved_from>fir_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>din_m_stall_reg_full</name>
			</rhs>
			<rhs>
				<name>fir_gen_busy_r_1_2_gnew_req</name>
			</rhs>
			<rhs>
				<name>din_vld</name>
			</rhs>
			<lhs>
				<name>fir_gen_busy_r_1_2_gdiv</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10760</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>fir_gen_busy_r_1_2_p6</name>
			<dissolved_from>fir_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>din_m_stall_reg_full</name>
			</rhs>
			<rhs>
				<name>fir_gen_busy_r_1_2_gnew_req</name>
			</rhs>
			<lhs>
				<name>fir_gen_busy_r_1_2_gnew_busy</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10740</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>fir_gen_busy_r_1_2_p5</name>
			<dissolved_from>fir_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>din_vld</name>
			</rhs>
			<rhs>
				<name>din_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>din_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>fir_gen_busy_r_1_2_gnew_req</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10729</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>drive_din_m_unvalidated_req</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>din_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>fir_N_Muxb_1_2_8_4_1_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10499</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>fir_N_Muxb_1_2_8_4_1</name>
			<dissolved_from>fir_N_Muxb_1_2_8_4_1</dissolved_from>
			<async/>
			<mux_area>1.7640</mux_area>
			<mux_delay>0.1216</mux_delay>
			<control_delay>0.1267</control_delay>
			<rhs>
				<name>din_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>fir_N_Muxb_1_2_8_4_1_out1</name>
			</lhs>
			<rhs>
				<name>din_vld</name>
			</rhs>
			<cond>
				<name>din_m_busy_req_0</name>
			</cond>
			<source_loc>15778</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg</name>
			<clock>clk</clock>
			<controller_delay>0.0332</controller_delay>
			<rhs>
				<name>din_data</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg</name>
			</lhs>
			<cond>
				<name>fir_And_1Ux1U_1U_4_26_out1</name>
			</cond>
			<source_loc>10015</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>fir_Not_1U_1U_4_24</name>
			<dissolved_from>fir_Not_1U_1U_4_24</dissolved_from>
			<async/>
			<rhs>
				<name>din_m_stall_reg_full</name>
			</rhs>
			<lhs>
				<name>fir_Not_1U_1U_4_24_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10139</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>fir_And_1Ux1U_1U_4_25</name>
			<dissolved_from>fir_And_1Ux1U_1U_4_25</dissolved_from>
			<async/>
			<rhs>
				<name>din_m_stalling</name>
			</rhs>
			<rhs>
				<name>din_m_data_is_valid</name>
			</rhs>
			<lhs>
				<name>fir_And_1Ux1U_1U_4_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10137</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>fir_And_1Ux1U_1U_4_26</name>
			<dissolved_from>fir_And_1Ux1U_1U_4_26</dissolved_from>
			<async/>
			<rhs>
				<name>fir_Not_1U_1U_4_24_out1</name>
			</rhs>
			<rhs>
				<name>fir_And_1Ux1U_1U_4_25_out1</name>
			</rhs>
			<lhs>
				<name>fir_And_1Ux1U_1U_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10137</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_full</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>din_m_stall_reg_full</name>
			</lhs>
			<rhs>
				<name>fir_And_1Ux1U_1U_4_27_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9677</source_loc>
			<thread>gen_do_stall_reg_full</thread>
		</thread>
		<thread>
			<name>fir_And_1Ux1U_1U_4_27</name>
			<dissolved_from>fir_And_1Ux1U_1U_4_27</dissolved_from>
			<async/>
			<rhs>
				<name>din_m_stalling</name>
			</rhs>
			<rhs>
				<name>din_m_data_is_valid</name>
			</rhs>
			<lhs>
				<name>fir_And_1Ux1U_1U_4_27_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10137</source_loc>
			<thread>gen_do_stall_reg_full</thread>
		</thread>
		<assign>
			<name>drive_dout_vld</name>
			<lhs>
				<name>dout_vld</name>
			</lhs>
			<rhs>
				<name>fir_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>fir_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>fir_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>fir_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>dout_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>fir_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>8662</source_loc>
			<thread>gen_vld</thread>
		</thread>
		<thread>
			<name>drive_dout_m_unacked_req</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dout_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>fir_And_1Ux1U_1U_1_6_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8514</source_loc>
			<thread>gen_unacked_req</thread>
		</thread>
		<thread>
			<name>fir_And_1Ux1U_1U_1_6</name>
			<dissolved_from>fir_And_1Ux1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>dout_vld</name>
			</rhs>
			<rhs>
				<name>dout_busy</name>
			</rhs>
			<lhs>
				<name>fir_And_1Ux1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10137</source_loc>
			<thread>gen_stalling</thread>
		</thread>
		<thread>
			<name>fir_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>fir_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>dout_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>dout_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>fir_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>8015</source_loc>
			<thread>gen_active</thread>
		</thread>
		<thread>
			<name>drive_dout_m_req_m_prev_trig_req</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dout_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>dout_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7832</source_loc>
			<thread>gen_prev_trig_reg</thread>
		</thread>
		<thread>
			<name>fir_Not_1U_1U_1_7</name>
			<dissolved_from>fir_Not_1U_1U_1_7</dissolved_from>
			<async/>
			<rhs>
				<name>dout_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>fir_Not_1U_1U_1_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10139</source_loc>
			<thread>gen_next_trig_reg</thread>
		</thread>
		<assign>
			<name>drive_dout_data</name>
			<lhs>
				<name>dout_data</name>
			</lhs>
			<rhs>
				<name>dout_data_slice</name>
			</rhs>
		</assign>
		<source_loc>
			<id>5862</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5768</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Add_11Ux11U_11U_4</module_name>
			<name>fir_Add_11Ux11U_11U_4_10</name>
			<instance_name>fir_Add_11Ux11U_11U_4_10</instance_name>
			<source_loc>5862</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_Add_11Ux11U_11U_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5681</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5678</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Not_1U_1U_1</module_name>
			<name>fir_Not_1U_1U_1_7</name>
			<instance_name>fir_Not_1U_1U_1_7</instance_name>
			<source_loc>5681</source_loc>
			<thread>gen_next_trig_reg</thread>
			<dissolved_to>fir_Not_1U_1U_1_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5666</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5661</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_And_1Ux1U_1U_1</module_name>
			<name>fir_And_1Ux1U_1U_1_6</name>
			<instance_name>fir_And_1Ux1U_1U_1_6</instance_name>
			<source_loc>5666</source_loc>
			<thread>gen_stalling</thread>
			<dissolved_to>fir_And_1Ux1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5652</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5648</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Or_1Ux1U_1U_4</module_name>
			<name>fir_Or_1Ux1U_1U_4_5</name>
			<instance_name>fir_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>5652</source_loc>
			<thread>gen_vld</thread>
			<dissolved_to>fir_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5641</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5638</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Xor_1Ux1U_1U_1</module_name>
			<name>fir_Xor_1Ux1U_1U_1_4</name>
			<instance_name>fir_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>5641</source_loc>
			<thread>gen_active</thread>
			<dissolved_to>fir_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5607</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5594</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_gen_busy_r_1</module_name>
			<name>fir_gen_busy_r_1_2</name>
			<instance_name>fir_gen_busy_r_1_2</instance_name>
			<source_loc>5607</source_loc>
			<thread>gen_busy</thread>
			<dissolved_to>fir_gen_busy_r_1_2_p9</dissolved_to>
			<dissolved_to>fir_gen_busy_r_1_2_p8</dissolved_to>
			<dissolved_to>fir_gen_busy_r_1_2_p7</dissolved_to>
			<dissolved_to>fir_gen_busy_r_1_2_p6</dissolved_to>
			<dissolved_to>fir_gen_busy_r_1_2_p5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5863</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5770</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Add_11Ux11U_11U_4</module_name>
			<name>fir_Add_11Ux11U_11U_4_12</name>
			<instance_name>fir_Add_11Ux11U_11U_4_12</instance_name>
			<source_loc>5863</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_Add_11Ux11U_11U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5864</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5772</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Add_11Ux11U_11U_4</module_name>
			<name>fir_Add_11Ux11U_11U_4_14</name>
			<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			<source_loc>5864</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_Add_11Ux11U_11U_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5865</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5774</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Add_11Ux11U_11U_4</module_name>
			<name>fir_Add_11Ux11U_11U_4_16</name>
			<instance_name>fir_Add_11Ux11U_11U_4_16</instance_name>
			<source_loc>5865</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_Add_11Ux11U_11U_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5866</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5776</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Add_11Ux11U_11U_4</module_name>
			<name>fir_Add_11Ux11U_11U_4_18</name>
			<instance_name>fir_Add_11Ux11U_11U_4_18</instance_name>
			<source_loc>5866</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_Add_11Ux11U_11U_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5867</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5841</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Add_11Ux11U_11U_4</module_name>
			<name>fir_Add_11Ux11U_11U_4_20</name>
			<instance_name>fir_Add_11Ux11U_11U_4_20</instance_name>
			<source_loc>5867</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_Add_11Ux11U_11U_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5868</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5780</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Add_11Ux11U_11U_4</module_name>
			<name>fir_Add_11Ux11U_11U_4_23</name>
			<instance_name>fir_Add_11Ux11U_11U_4_23</instance_name>
			<source_loc>5868</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_Add_11Ux11U_11U_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5869</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5769</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Mul_8Ux8U_11U_4</module_name>
			<name>fir_Mul_8Ux8U_11U_4_11</name>
			<instance_name>fir_Mul_8Ux8U_11U_4_11</instance_name>
			<source_loc>5869</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_Mul_8Ux8U_11U_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5870</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5771</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Mul_8Ux8U_11U_4</module_name>
			<name>fir_Mul_8Ux8U_11U_4_13</name>
			<instance_name>fir_Mul_8Ux8U_11U_4_13</instance_name>
			<source_loc>5870</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_Mul_8Ux8U_11U_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5871</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5773</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Mul_8Ux8U_11U_4</module_name>
			<name>fir_Mul_8Ux8U_11U_4_15</name>
			<instance_name>fir_Mul_8Ux8U_11U_4_15</instance_name>
			<source_loc>5871</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_Mul_8Ux8U_11U_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5872</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5775</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Mul_8Ux8U_11U_4</module_name>
			<name>fir_Mul_8Ux8U_11U_4_17</name>
			<instance_name>fir_Mul_8Ux8U_11U_4_17</instance_name>
			<source_loc>5872</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_Mul_8Ux8U_11U_4_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5873</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5777</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Mul_8Ux8U_11U_4</module_name>
			<name>fir_Mul_8Ux8U_11U_4_19</name>
			<instance_name>fir_Mul_8Ux8U_11U_4_19</instance_name>
			<source_loc>5873</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_Mul_8Ux8U_11U_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5874</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5779</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Mul_8Ux8U_11U_4</module_name>
			<name>fir_Mul_8Ux8U_11U_4_22</name>
			<instance_name>fir_Mul_8Ux8U_11U_4_22</instance_name>
			<source_loc>5874</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_Mul_8Ux8U_11U_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5875</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5766</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Mul_8Ux8U_11U_4</module_name>
			<name>fir_Mul_8Ux8U_11U_4_8</name>
			<instance_name>fir_Mul_8Ux8U_11U_4_8</instance_name>
			<source_loc>5875</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_Mul_8Ux8U_11U_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5876</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5767</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Mul_8Ux8U_11U_4</module_name>
			<name>fir_Mul_8Ux8U_11U_4_9</name>
			<instance_name>fir_Mul_8Ux8U_11U_4_9</instance_name>
			<source_loc>5876</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_Mul_8Ux8U_11U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5877</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5756</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_N_Mux_8_2_10_4</module_name>
			<name>fir_N_Mux_8_2_10_4_21</name>
			<instance_name>fir_N_Mux_8_2_10_4_21</instance_name>
			<source_loc>5877</source_loc>
			<thread>FirThread</thread>
			<dissolved_to>fir_N_Mux_8_2_10_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5573</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5562</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_N_Muxb_1_2_8_4</module_name>
			<name>fir_N_Muxb_1_2_8_4_1</name>
			<instance_name>fir_N_Muxb_1_2_8_4_1</instance_name>
			<source_loc>5573</source_loc>
			<thread>gen_unvalidated_req</thread>
			<dissolved_to>fir_N_Muxb_1_2_8_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5963</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5917</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_And_1Ux1U_1U_4</module_name>
			<name>fir_And_1Ux1U_1U_4_25</name>
			<instance_name>fir_And_1Ux1U_1U_4_25</instance_name>
			<source_loc>5963</source_loc>
			<thread>gen_do_stall_reg</thread>
			<dissolved_to>fir_And_1Ux1U_1U_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5964</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5918</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_And_1Ux1U_1U_4</module_name>
			<name>fir_And_1Ux1U_1U_4_26</name>
			<instance_name>fir_And_1Ux1U_1U_4_26</instance_name>
			<source_loc>5964</source_loc>
			<thread>gen_do_stall_reg</thread>
			<dissolved_to>fir_And_1Ux1U_1U_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5982</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5975</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_And_1Ux1U_1U_4</module_name>
			<name>fir_And_1Ux1U_1U_4_27</name>
			<instance_name>fir_And_1Ux1U_1U_4_27</instance_name>
			<source_loc>5982</source_loc>
			<thread>gen_do_stall_reg_full</thread>
			<dissolved_to>fir_And_1Ux1U_1U_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5965</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5916</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fir_Not_1U_1U_4</module_name>
			<name>fir_Not_1U_1U_4_24</name>
			<instance_name>fir_Not_1U_1U_4_24</instance_name>
			<source_loc>5965</source_loc>
			<thread>gen_do_stall_reg</thread>
			<dissolved_to>fir_Not_1U_1U_4_24</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 1 warnings, area=2929, bits=85</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>3169</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>579</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>258</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>288</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>141</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>141</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>109</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>52</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>19</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1131</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1158</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1159</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1161</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>19</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>152</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>72</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>20</count>
		</message_count>
		<message_count>
			<code_num>2826</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>12</count>
		</message_count>
	</message_counts>
	<end_time>Tue Sep  6 17:30:11 2022</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>6</real_time>
			<cpu_time>5</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>1</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>16</real_time>
			<cpu_time>7</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>16</real_time>
			<cpu_time>7</cpu_time>
		</phase>
	</timers>
	<footprint>472796</footprint>
	<subprocess_footprint>632716</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
