# Implementation Checklist — Folder 2 / Part 1

## Part 1 Topics
- [x] Majority detector (3-input)
- [x] Minority detector (3-input)
- [x] Half adder
- [x] Half subtractor
- [x] Full adder (propagate/generate form)
- [x] Full adder from two half adders
- [x] XOR using NAND gates
- [x] Invalid BCD detector (10–15)
- [x] Automobile alarm with active-low output

## Part 2 Topics
- [x] Full subtractor (direct equation)
- [x] Full subtractor using half subtractors
- [x] Ripple-carry adder (parameterisable)
- [x] Two's-complement adder/subtractor (mode controlled)
- [x] Carry look-ahead adder (4-bit)
- [x] Serial adder using shift registers

## Part 4 Topics
- [x] Binary to BCD digit converter with invalid detection
- [x] BCD to Excess-3 converter
- [x] Magnitude comparator (parameterisable)
- [x] Parity generator (even/odd configurable)
- [x] Parity checker (even/odd configurable)
