# compile verilog/system verilog design source files
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/full_adder.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/adder_4bits.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/mux_adder.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/adder_32bits.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog dist_mem_gen_v8_0_10  "../../../Pipeline.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/ip/instructionROM/sim/instructionROM.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/Zero_test.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/RsSel_RtSel.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/Registers.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/Hazard_detector.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/ff_lib.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/Decode.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/ALU.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/ip/dataRAM/sim/dataRAM.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/ip/clk_div/clk_div.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/seg.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/IF.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/ID.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/EX.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/MipsPipelineCPU.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/top_tb.v" --include "../../../Pipeline.ip_user_files/ipstatic/clk_wiz_v5_3_1"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
