$date
	Sun Oct 23 08:50:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#847146
b10000 &
b10000 %
1$
b10000 !
1"
#847147
0"
#847150
b1000 &
b1000 %
#847154
b100 &
b100 %
#847158
b10 &
b10 %
#847162
b1 &
b1 %
1#
#847166
b0 &
0#
b0 %
0$
#1850741
b11000 !
1"
#1850742
b11000 &
b11000 %
1$
#1850743
0"
#1850746
b1100 &
b1100 %
#1850750
b110 &
b110 %
#1850754
b11 &
b11 %
#1850758
b1010 &
b1010 %
#1850762
b101 &
b101 %
#1850766
b10000 &
b10000 %
#1850770
b1000 &
b1000 %
#1850774
b100 &
b100 %
#1850778
b10 &
b10 %
#1850782
b1 &
1#
b1 %
#1850786
b0 &
b0 %
0#
0$
#2867063
b11100 !
1"
#2867066
b11100 &
b11100 %
1$
#2867067
0"
#2867070
b1110 &
b1110 %
#2867074
b111 &
b111 %
#2867078
b10110 &
b10110 %
#2867082
b1011 &
b1011 %
#2867086
b100010 &
b100010 %
#2867090
b10001 &
b10001 %
#2867094
b110100 &
b110100 %
#2867098
b11010 &
b11010 %
#2867102
b1101 &
b1101 %
#2867106
b101000 &
b101000 %
#2867110
b10100 &
b10100 %
#2867114
b1010 &
b1010 %
#2867118
b101 &
b101 %
#2867122
b10000 &
b10000 %
#2867126
b1000 &
b1000 %
#2867130
b100 &
b100 %
#2867134
b10 &
b10 %
#2867138
b1 &
b1 %
1#
#2867142
b0 &
0#
b0 %
0$
#4500012
