Mafijul Md Islam , Sally A McKee , Per Stenstrom, Cancellation of loads that return zero using zero-value caches, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA
Kimish Patel , Luca Benini , Enrico Macii , Massimo Poncino, STV-Cache: a leakage energy-efficient architecture for data caches, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA
Mihir Choudhury , Kyle Ringgenberg , Scott Rixner , Kartik Mohanram, Interactive presentation: Single-ended coding techniques for off-chip interconnects to commodity memory, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Jun Yang , Rajiv Gupta, Energy efficient frequent value data cache design, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Jun Yang , Rajiv Gupta , Chuanjun Zhang, Frequent value encoding for low power data buses, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.3, p.354-384, July 2004
Chuanjun Zhang , Jun Yang , Frank Vahid, Low Static-Power Frequent-Value Data Caches, Proceedings of the conference on Design, automation and test in Europe, p.10214, February 16-20, 2004
Guangyu Sun , Dimin Niu , Jin Ouyang , Yuan Xie, A frequent-value based PRAM memory architecture, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.211-216, January 25-28, 2011, Yokohama, Japan
Somayeh Sardashti , André Seznec , David A. Wood, Skewed Compressed Caches, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom
Magnus Ekman , Per Stenstrom, A Robust Main-Memory Compression Scheme, ACM SIGARCH Computer Architecture News, v.33 n.2, p.74-85, May 2005
Timothy Sherwood , Suleyman Sair , Brad Calder, Phase tracking and prediction, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
Mafijul Md. Islam , Per Stenstrom, A unified approach to eliminate memory accesses early, Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems, October 09-14, 2011, Taipei, Taiwan
Xiangyu Zhang , Rajiv Gupta, Whole Execution Traces, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.105-116, December 04-08, 2004, Portland, Oregon
Julien Dusser , Thomas Piquet , André Seznec, Zero-content augmented caches, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA
Mafijul Md Islam , Per Stenstrom, Characterization and exploitation of narrow-width loads: the narrow-width cache approach, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA
Georgios Keramidas , Konstantinos Aisopos , Stefanos Kaxiras, Dynamic dictionary-based data compression for level-1 caches, Proceedings of the 19th international conference on Architecture of Computing Systems, March 13-16, 2006, Frankfurt, Germany
Weidong Shi , Hsien-Hsin S. Lee , Mrinmoy Ghosh , Chenghuai Lu , Alexandra Boldyreva, High Efficiency Counter Mode Security Architecture via Prediction and Precomputation, ACM SIGARCH Computer Architecture News, v.33 n.2, p.14-24, May 2005
Weidong Shi , Hsien-Hsin S. Lee, Authentication Control Point and Its Implications For Secure Processor Design, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.103-112, December 09-13, 2006
Yu Du , Miao Zhou , Bruce R. Childers , Daniel Mossé , Rami Melhem, Bit mapping for balanced PCM cell programming, ACM SIGARCH Computer Architecture News, v.41 n.3, June 2013
Khader Mohammad , Ahsan Kabeer , Tarek Taha, On-Chip power minimization using serialization-widening with frequent value encoding, VLSI Design, 2014, p.6-6, January 2014
Weidong Shi , Hsien-Hsin S. Lee, Accelerating memory decryption and authentication with frequent value prediction, Proceedings of the 4th international conference on Computing frontiers, May 07-09, 2007, Ischia, Italy
Mafijul Md. Islam , Per Stenstrom, Zero loads: canceling load requests by tracking zero values, Proceedings of the 9th workshop on MEmory performance: DEaling with Applications, systems and architecture, p.16-23, October 26-26, 2008, Toronto, Canada
Xiangyu Zhang , Rajiv Gupta, Whole execution traces and their applications, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.3, p.301-334, September 2005
Somayeh Sardashti , David A. Wood, Decoupled compressed cache: exploiting spatial locality for energy-optimized compressed caching, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California
Khanh Nguyen , Guoqing Xu, Cachetor: detecting cacheable data to remove bloat, Proceedings of the 2013 9th Joint Meeting on Foundations of Software Engineering, August 18-26, 2013, Saint Petersburg, Russia
Shashidhar Mysore , Banit Agrawal , Timothy Sherwood , Nisheeth Shrivastava , Subhash Suri, Profiling over Adaptive Ranges, Proceedings of the International Symposium on Code Generation and Optimization, p.147-158, March 26-29, 2006
Alaa R. Alameldeen , David A. Wood, Adaptive Cache Compression for High-Performance Processors, ACM SIGARCH Computer Architecture News, v.32 n.2, p.212, March 2004
Shashidhar Mysore , Banit Agrawal , Rodolfo Neuber , Timothy Sherwood , Nisheeth Shrivastava , Subhash Suri, Formulating and implementing profiling over adaptive ranges, ACM Transactions on Architecture and Code Optimization (TACO), v.5 n.1, p.1-32, May 2008
Guoqing Xu , Nick Mitchell , Matthew Arnold , Atanas Rountev , Edith Schonberg , Gary Sevitsky, Scalable Runtime Bloat Detection Using Abstract Dynamic Slicing, ACM Transactions on Software Engineering and Methodology (TOSEM), v.23 n.3, p.1-50, May 2014
