Warning (10268): Verilog HDL information at part1.v(29): always construct contains both blocking and non-blocking assignments File: C:/AlteraPrj/Project_3/Module-2/Lab12_Part2/lab12verilog/starterkit/DE1-SoC/part1.v Line: 29
