OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/register_file/runs/RUN_2025.05.25_19.14.43/tmp/18-register_file.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Propagating all clocks
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.61 ^ _493_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][3] (net)
                  0.06    0.00    0.61 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.12 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net62 (net)
                  0.05    0.00    1.12 ^ _367_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.23 ^ _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _171_ (net)
                  0.04    0.00    1.23 ^ _368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.30 ^ _368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.04    0.00    1.30 ^ _493_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.35 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.61 ^ _541_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][3] (net)
                  0.06    0.00    0.61 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.12 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net78 (net)
                  0.05    0.00    1.12 ^ _472_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.23 ^ _472_/X (sky130_fd_sc_hd__mux2_1)
                                         _228_ (net)
                  0.04    0.00    1.23 ^ _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    1.31 ^ _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _059_ (net)
                  0.05    0.00    1.31 ^ _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.31   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.35 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14    0.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.31 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.31    0.62 ^ _512_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][6] (net)
                  0.07    0.00    0.62 ^ hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    1.13 ^ hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net86 (net)
                  0.04    0.00    1.13 ^ _408_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.11    1.24 ^ _408_/X (sky130_fd_sc_hd__mux2_1)
                                         _193_ (net)
                  0.05    0.00    1.24 ^ _409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.31 ^ _409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _030_ (net)
                  0.04    0.00    1.31 ^ _512_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.31   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.35 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14    0.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.31 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.63 ^ _504_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][6] (net)
                  0.08    0.00    0.63 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.14 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net72 (net)
                  0.05    0.00    1.14 ^ _390_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.25 ^ _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _183_ (net)
                  0.04    0.00    1.25 ^ _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _022_ (net)
                  0.04    0.00    1.32 ^ _504_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.35 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _540_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][2] (net)
                  0.08    0.00    0.62 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.13 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net59 (net)
                  0.05    0.00    1.13 ^ _470_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.24 ^ _470_/X (sky130_fd_sc_hd__mux2_1)
                                         _227_ (net)
                  0.04    0.00    1.24 ^ _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.31 ^ _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _058_ (net)
                  0.04    0.00    1.31 ^ _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.31   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.32 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.61 ^ _542_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][4] (net)
                  0.06    0.00    0.61 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    1.13 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net81 (net)
                  0.06    0.00    1.13 ^ _474_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.25 ^ _474_/X (sky130_fd_sc_hd__mux2_1)
                                         _229_ (net)
                  0.05    0.00    1.25 ^ _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _060_ (net)
                  0.04    0.00    1.32 ^ _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.35 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.31    0.62 ^ _544_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][6] (net)
                  0.07    0.00    0.62 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.13 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net38 (net)
                  0.05    0.00    1.13 ^ _478_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.24 ^ _478_/X (sky130_fd_sc_hd__mux2_1)
                                         _231_ (net)
                  0.04    0.00    1.24 ^ _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    1.31 ^ _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.05    0.00    1.31 ^ _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.31   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.15    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.34 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14    0.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.32 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.63 ^ _482_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][0] (net)
                  0.08    0.00    0.63 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.15 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net36 (net)
                  0.05    0.00    1.15 ^ _343_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.26 ^ _343_/X (sky130_fd_sc_hd__mux2_1)
                                         _158_ (net)
                  0.04    0.00    1.26 ^ _344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.04    0.00    1.32 ^ _482_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.16    0.35 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.35 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14    0.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.32 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.31    0.63 ^ _514_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][0] (net)
                  0.07    0.00    0.63 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    1.15 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net41 (net)
                  0.06    0.00    1.15 ^ _413_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.26 ^ _413_/X (sky130_fd_sc_hd__mux2_1)
                                         _196_ (net)
                  0.04    0.00    1.26 ^ _414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.33 ^ _414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _032_ (net)
                  0.04    0.00    1.33 ^ _514_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.16    0.35 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.35 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14    0.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.32 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.31    0.63 ^ _515_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][1] (net)
                  0.07    0.00    0.63 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    1.15 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net43 (net)
                  0.06    0.00    1.15 ^ _415_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.26 ^ _415_/X (sky130_fd_sc_hd__mux2_1)
                                         _197_ (net)
                  0.04    0.00    1.26 ^ _416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.33 ^ _416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _033_ (net)
                  0.04    0.00    1.33 ^ _515_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.16    0.35 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.35 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.63 ^ _501_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][3] (net)
                  0.08    0.00    0.63 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.14 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net68 (net)
                  0.05    0.00    1.14 ^ _384_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.25 ^ _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.04    0.00    1.25 ^ _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _019_ (net)
                  0.04    0.00    1.32 ^ _501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.35 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.32    0.63 ^ _498_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][0] (net)
                  0.09    0.00    0.63 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.14 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net84 (net)
                  0.05    0.00    1.14 ^ _378_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.25 ^ _378_/X (sky130_fd_sc_hd__mux2_1)
                                         _177_ (net)
                  0.04    0.00    1.25 ^ _379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.04    0.00    1.32 ^ _498_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.35 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.31    0.62 ^ _491_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][1] (net)
                  0.07    0.00    0.62 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.13 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net35 (net)
                  0.05    0.00    1.13 ^ _363_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.24 ^ _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _169_ (net)
                  0.05    0.00    1.24 ^ _364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.04    0.00    1.32 ^ _491_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _516_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][2] (net)
                  0.08    0.00    0.62 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.13 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net47 (net)
                  0.05    0.00    1.13 ^ _417_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.25 ^ _417_/X (sky130_fd_sc_hd__mux2_1)
                                         _198_ (net)
                  0.05    0.00    1.25 ^ _418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _034_ (net)
                  0.04    0.00    1.32 ^ _516_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.32    0.63 ^ _496_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][6] (net)
                  0.09    0.00    0.63 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.14 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net74 (net)
                  0.05    0.00    1.14 ^ _373_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.25 ^ _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _174_ (net)
                  0.04    0.00    1.25 ^ _374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _014_ (net)
                  0.04    0.00    1.32 ^ _496_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.15    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.34 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.63 ^ _485_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][3] (net)
                  0.08    0.00    0.63 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.14 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net37 (net)
                  0.05    0.00    1.14 ^ _349_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.25 ^ _349_/X (sky130_fd_sc_hd__mux2_1)
                                         _161_ (net)
                  0.04    0.00    1.25 ^ _350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.04    0.00    1.32 ^ _485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.35 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _499_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][1] (net)
                  0.08    0.00    0.62 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.13 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net64 (net)
                  0.05    0.00    1.13 ^ _380_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.24 ^ _380_/X (sky130_fd_sc_hd__mux2_1)
                                         _178_ (net)
                  0.04    0.00    1.24 ^ _381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.04    0.00    1.32 ^ _499_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.34 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _545_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][7] (net)
                  0.08    0.00    0.62 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.14 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net54 (net)
                  0.05    0.00    1.14 ^ _480_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.24 ^ _480_/X (sky130_fd_sc_hd__mux2_1)
                                         _232_ (net)
                  0.04    0.00    1.24 ^ _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.04    0.00    1.32 ^ _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.34 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14    0.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.32 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.63 ^ _531_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][1] (net)
                  0.08    0.00    0.63 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.15 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net40 (net)
                  0.05    0.00    1.15 ^ _450_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.11    1.26 ^ _450_/X (sky130_fd_sc_hd__mux2_1)
                                         _216_ (net)
                  0.05    0.00    1.26 ^ _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.33 ^ _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _049_ (net)
                  0.04    0.00    1.33 ^ _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.16    0.35 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.35 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.32 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.63 ^ _495_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][5] (net)
                  0.08    0.00    0.63 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.15 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net45 (net)
                  0.05    0.00    1.15 ^ _371_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.26 ^ _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _173_ (net)
                  0.04    0.00    1.26 ^ _372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.33 ^ _372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _013_ (net)
                  0.04    0.00    1.33 ^ _495_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.35 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _536_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][6] (net)
                  0.08    0.00    0.62 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.14 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net66 (net)
                  0.05    0.00    1.14 ^ _460_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.25 ^ _460_/X (sky130_fd_sc_hd__mux2_1)
                                         _221_ (net)
                  0.04    0.00    1.25 ^ _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _054_ (net)
                  0.04    0.00    1.32 ^ _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.15    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.34 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _539_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][1] (net)
                  0.08    0.00    0.62 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.14 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net53 (net)
                  0.05    0.00    1.14 ^ _468_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.25 ^ _468_/X (sky130_fd_sc_hd__mux2_1)
                                         _226_ (net)
                  0.04    0.00    1.25 ^ _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _057_ (net)
                  0.04    0.00    1.32 ^ _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.32    0.63 ^ _533_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][3] (net)
                  0.09    0.00    0.63 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.14 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net58 (net)
                  0.05    0.00    1.14 ^ _454_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.25 ^ _454_/X (sky130_fd_sc_hd__mux2_1)
                                         _218_ (net)
                  0.04    0.00    1.25 ^ _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.33 ^ _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _051_ (net)
                  0.04    0.00    1.33 ^ _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.34 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _497_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][7] (net)
                  0.08    0.00    0.62 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.14 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net51 (net)
                  0.05    0.00    1.14 ^ _375_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.25 ^ _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _175_ (net)
                  0.04    0.00    1.25 ^ _376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.04    0.00    1.32 ^ _497_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.34 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.32    0.63 ^ _509_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][3] (net)
                  0.08    0.00    0.63 ^ hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.15 ^ hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net85 (net)
                  0.05    0.00    1.15 ^ _402_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.26 ^ _402_/X (sky130_fd_sc_hd__mux2_1)
                                         _190_ (net)
                  0.04    0.00    1.26 ^ _403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.33 ^ _403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _027_ (net)
                  0.04    0.00    1.33 ^ _509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.34 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.32    0.63 ^ _483_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][1] (net)
                  0.09    0.00    0.63 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.14 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net73 (net)
                  0.05    0.00    1.14 ^ _345_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.25 ^ _345_/X (sky130_fd_sc_hd__mux2_1)
                                         _159_ (net)
                  0.04    0.00    1.25 ^ _346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.04    0.00    1.32 ^ _483_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14    0.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.31 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.63 ^ _520_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][6] (net)
                  0.08    0.00    0.63 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.15 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net76 (net)
                  0.05    0.00    1.15 ^ _425_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.26 ^ _425_/X (sky130_fd_sc_hd__mux2_1)
                                         _202_ (net)
                  0.04    0.00    1.26 ^ _426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.33 ^ _426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _038_ (net)
                  0.04    0.00    1.33 ^ _520_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.35 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.32 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.32    0.63 ^ _487_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][5] (net)
                  0.08    0.00    0.63 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.15 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net42 (net)
                  0.05    0.00    1.15 ^ _353_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.26 ^ _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _163_ (net)
                  0.04    0.00    1.26 ^ _354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.33 ^ _354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _005_ (net)
                  0.04    0.00    1.33 ^ _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.35 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _489_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][7] (net)
                  0.08    0.00    0.62 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.13 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net44 (net)
                  0.05    0.00    1.13 ^ _357_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.25 ^ _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _165_ (net)
                  0.04    0.00    1.25 ^ _358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    1.32 ^ _358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _007_ (net)
                  0.05    0.00    1.32 ^ _489_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.34 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.32 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.32    0.63 ^ _543_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][5] (net)
                  0.08    0.00    0.63 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.15 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net49 (net)
                  0.05    0.00    1.15 ^ _476_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.26 ^ _476_/X (sky130_fd_sc_hd__mux2_1)
                                         _230_ (net)
                  0.04    0.00    1.26 ^ _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.33 ^ _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.04    0.00    1.33 ^ _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.35 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _537_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][7] (net)
                  0.08    0.00    0.62 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    1.14 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net61 (net)
                  0.06    0.00    1.14 ^ _462_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.25 ^ _462_/X (sky130_fd_sc_hd__mux2_1)
                                         _222_ (net)
                  0.04    0.00    1.25 ^ _463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.32 ^ _463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _055_ (net)
                  0.04    0.00    1.32 ^ _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.34 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.31 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.63 ^ _519_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][5] (net)
                  0.08    0.00    0.63 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.14 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net52 (net)
                  0.05    0.00    1.14 ^ _423_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.26 ^ _423_/X (sky130_fd_sc_hd__mux2_1)
                                         _201_ (net)
                  0.04    0.00    1.26 ^ _424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    1.33 ^ _424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _037_ (net)
                  0.04    0.00    1.33 ^ _519_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.35 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _488_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][6] (net)
                  0.08    0.00    0.62 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.14 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net48 (net)
                  0.05    0.00    1.14 ^ _355_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.26 ^ _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.04    0.00    1.26 ^ _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.33 ^ _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.04    0.00    1.33 ^ _488_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.15    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.34 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _532_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][2] (net)
                  0.08    0.00    0.62 ^ hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.13 ^ hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net89 (net)
                  0.05    0.00    1.13 ^ _452_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.25 ^ _452_/X (sky130_fd_sc_hd__mux2_1)
                                         _217_ (net)
                  0.05    0.00    1.25 ^ _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    1.33 ^ _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _050_ (net)
                  0.04    0.00    1.33 ^ _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14    0.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.32 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.32    0.64 ^ _530_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][0] (net)
                  0.08    0.00    0.64 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.15 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net56 (net)
                  0.05    0.00    1.15 ^ _448_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.26 ^ _448_/X (sky130_fd_sc_hd__mux2_1)
                                         _215_ (net)
                  0.04    0.00    1.26 ^ _449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    1.34 ^ _449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _048_ (net)
                  0.05    0.00    1.34 ^ _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.16    0.35 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.35 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.32    0.63 ^ _500_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][2] (net)
                  0.09    0.00    0.63 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.14 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net67 (net)
                  0.05    0.00    1.14 ^ _382_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.25 ^ _382_/X (sky130_fd_sc_hd__mux2_1)
                                         _179_ (net)
                  0.04    0.00    1.25 ^ _383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.33 ^ _383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.04    0.00    1.33 ^ _500_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.34 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.32 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.63 ^ _535_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][5] (net)
                  0.08    0.00    0.63 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    1.15 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net57 (net)
                  0.06    0.00    1.15 ^ _458_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.27 ^ _458_/X (sky130_fd_sc_hd__mux2_1)
                                         _220_ (net)
                  0.04    0.00    1.27 ^ _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.34 ^ _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _053_ (net)
                  0.04    0.00    1.34 ^ _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.35 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.31 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.32    0.63 ^ _518_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][4] (net)
                  0.08    0.00    0.63 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.15 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net55 (net)
                  0.05    0.00    1.15 ^ _421_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.26 ^ _421_/X (sky130_fd_sc_hd__mux2_1)
                                         _200_ (net)
                  0.05    0.00    1.26 ^ _422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.34 ^ _422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _036_ (net)
                  0.04    0.00    1.34 ^ _518_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.35 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _505_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][7] (net)
                  0.08    0.00    0.62 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    1.14 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net75 (net)
                  0.06    0.00    1.14 ^ _392_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.25 ^ _392_/X (sky130_fd_sc_hd__mux2_1)
                                         _184_ (net)
                  0.04    0.00    1.25 ^ _393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    1.33 ^ _393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _023_ (net)
                  0.05    0.00    1.33 ^ _505_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.15    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.34 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.32    0.62 ^ _508_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][2] (net)
                  0.09    0.00    0.63 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.14 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net82 (net)
                  0.05    0.00    1.14 ^ _400_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.26 ^ _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _189_ (net)
                  0.05    0.00    1.26 ^ _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.33 ^ _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _026_ (net)
                  0.04    0.00    1.33 ^ _508_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14    0.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.32 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.63 ^ _506_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][0] (net)
                  0.08    0.00    0.63 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.15 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net70 (net)
                  0.05    0.00    1.15 ^ _396_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.27 ^ _396_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.04    0.00    1.27 ^ _397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    1.34 ^ _397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _024_ (net)
                  0.04    0.00    1.34 ^ _506_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.16    0.35 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.35 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14    0.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.32 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.32    0.64 ^ _490_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][0] (net)
                  0.09    0.00    0.64 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.16 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net50 (net)
                  0.05    0.00    1.16 ^ _361_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    1.28 ^ _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _168_ (net)
                  0.04    0.00    1.28 ^ _362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.35 ^ _362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _008_ (net)
                  0.04    0.00    1.35 ^ _490_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.16    0.35 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.35 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _492_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][2] (net)
                  0.08    0.00    0.62 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    1.15 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net46 (net)
                  0.06    0.00    1.15 ^ _365_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    1.26 ^ _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.04    0.00    1.26 ^ _366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.33 ^ _366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.04    0.00    1.33 ^ _492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.32 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.63 ^ _534_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][4] (net)
                  0.08    0.00    0.63 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.14 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net63 (net)
                  0.05    0.00    1.14 ^ _456_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.26 ^ _456_/X (sky130_fd_sc_hd__mux2_1)
                                         _219_ (net)
                  0.05    0.00    1.26 ^ _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    1.34 ^ _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _052_ (net)
                  0.05    0.00    1.34 ^ _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.35 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.63 ^ _517_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][3] (net)
                  0.08    0.00    0.63 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    1.15 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net77 (net)
                  0.06    0.00    1.15 ^ _419_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    1.26 ^ _419_/X (sky130_fd_sc_hd__mux2_1)
                                         _199_ (net)
                  0.04    0.00    1.26 ^ _420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    1.34 ^ _420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _035_ (net)
                  0.05    0.00    1.34 ^ _517_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.34 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.32 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.32    0.63 ^ _486_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][4] (net)
                  0.08    0.00    0.63 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    1.16 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net69 (net)
                  0.06    0.00    1.16 ^ _351_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.27 ^ _351_/X (sky130_fd_sc_hd__mux2_1)
                                         _162_ (net)
                  0.04    0.00    1.27 ^ _352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.35 ^ _352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _004_ (net)
                  0.04    0.00    1.35 ^ _486_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.35 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.31 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.32    0.63 ^ _494_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][4] (net)
                  0.09    0.00    0.63 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.15 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net71 (net)
                  0.05    0.00    1.15 ^ _369_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.27 ^ _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _172_ (net)
                  0.05    0.00    1.27 ^ _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    1.34 ^ _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.04    0.00    1.34 ^ _494_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.35 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.31 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.10    0.33    0.64 ^ _510_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][4] (net)
                  0.10    0.00    0.64 ^ hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.16 ^ hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net88 (net)
                  0.05    0.00    1.16 ^ _404_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.28 ^ _404_/X (sky130_fd_sc_hd__mux2_1)
                                         _191_ (net)
                  0.04    0.00    1.28 ^ _405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.35 ^ _405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _028_ (net)
                  0.04    0.00    1.35 ^ _510_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.35 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.31 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.63 ^ _502_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][4] (net)
                  0.08    0.00    0.63 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    1.15 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net39 (net)
                  0.06    0.00    1.15 ^ _386_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.27 ^ _386_/X (sky130_fd_sc_hd__mux2_1)
                                         _181_ (net)
                  0.04    0.00    1.27 ^ _387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    1.34 ^ _387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.05    0.00    1.34 ^ _502_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.35 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.31 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.10    0.33    0.64 ^ _511_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][5] (net)
                  0.10    0.00    0.64 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.16 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net83 (net)
                  0.05    0.00    1.16 ^ _406_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.11    1.27 ^ _406_/X (sky130_fd_sc_hd__mux2_1)
                                         _192_ (net)
                  0.05    0.00    1.27 ^ _407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.35 ^ _407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _029_ (net)
                  0.04    0.00    1.35 ^ _511_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.35 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14    0.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.32 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.32    0.64 ^ _538_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][0] (net)
                  0.09    0.00    0.64 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.16 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net60 (net)
                  0.05    0.00    1.16 ^ _466_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.27 ^ _466_/X (sky130_fd_sc_hd__mux2_1)
                                         _225_ (net)
                  0.04    0.00    1.27 ^ _467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    1.35 ^ _467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _056_ (net)
                  0.05    0.00    1.35 ^ _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.16    0.35 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.35 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _484_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][2] (net)
                  0.08    0.00    0.62 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.14 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net65 (net)
                  0.05    0.00    1.14 ^ _347_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.26 ^ _347_/X (sky130_fd_sc_hd__mux2_1)
                                         _160_ (net)
                  0.05    0.00    1.26 ^ _348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    1.34 ^ _348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _002_ (net)
                  0.05    0.00    1.34 ^ _484_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.34 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.31 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.10    0.33    0.64 ^ _503_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][5] (net)
                  0.10    0.00    0.64 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.17 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net80 (net)
                  0.05    0.00    1.17 ^ _388_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.28 ^ _388_/X (sky130_fd_sc_hd__mux2_1)
                                         _182_ (net)
                  0.04    0.00    1.28 ^ _389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.35 ^ _389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.04    0.00    1.35 ^ _503_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.35 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.10    0.32    0.63 ^ _524_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][2] (net)
                  0.10    0.00    0.63 ^ hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.15 ^ hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net95 (net)
                  0.05    0.00    1.15 ^ _435_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    1.26 ^ _435_/X (sky130_fd_sc_hd__mux2_1)
                                         _208_ (net)
                  0.04    0.00    1.26 ^ _436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    1.34 ^ _436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _042_ (net)
                  0.05    0.00    1.34 ^ _524_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.14    0.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.34 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14    0.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.32 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.32    0.64 ^ _507_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][1] (net)
                  0.09    0.00    0.64 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    1.16 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net79 (net)
                  0.06    0.00    1.16 ^ _398_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.28 ^ _398_/X (sky130_fd_sc_hd__mux2_1)
                                         _188_ (net)
                  0.05    0.00    1.28 ^ _399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    1.36 ^ _399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.05    0.00    1.36 ^ _507_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.36   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.16    0.35 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00    0.35 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14    0.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.31 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.11    0.33    0.65 ^ _527_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][5] (net)
                  0.11    0.00    0.65 ^ hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.17 ^ hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net91 (net)
                  0.05    0.00    1.17 ^ _441_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    1.28 ^ _441_/X (sky130_fd_sc_hd__mux2_1)
                                         _211_ (net)
                  0.04    0.00    1.28 ^ _442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.36 ^ _442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _045_ (net)
                  0.04    0.00    1.36 ^ _527_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.36   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.35 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14    0.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.31 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.32    0.64 ^ _521_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][7] (net)
                  0.09    0.00    0.64 ^ hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    1.17 ^ hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net87 (net)
                  0.06    0.00    1.17 ^ _427_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    1.28 ^ _427_/X (sky130_fd_sc_hd__mux2_1)
                                         _203_ (net)
                  0.04    0.00    1.28 ^ _428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    1.36 ^ _428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _039_ (net)
                  0.05    0.00    1.36 ^ _521_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.36   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.35 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.10    0.33    0.64 ^ _523_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][1] (net)
                  0.10    0.00    0.64 ^ hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.16 ^ hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net94 (net)
                  0.05    0.00    1.16 ^ _433_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.28 ^ _433_/X (sky130_fd_sc_hd__mux2_1)
                                         _207_ (net)
                  0.05    0.00    1.28 ^ _434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    1.36 ^ _434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _041_ (net)
                  0.05    0.00    1.36 ^ _523_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.36   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.34 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.10    0.33    0.64 ^ _529_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][7] (net)
                  0.10    0.00    0.64 ^ hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.16 ^ hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net98 (net)
                  0.05    0.00    1.16 ^ _445_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.28 ^ _445_/X (sky130_fd_sc_hd__mux2_1)
                                         _213_ (net)
                  0.05    0.00    1.28 ^ _446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    1.36 ^ _446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _047_ (net)
                  0.04    0.00    1.36 ^ _529_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.36   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.15    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.34 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.59   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.32 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.10    0.33    0.64 ^ _525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][3] (net)
                  0.10    0.00    0.64 ^ hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.17 ^ hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net97 (net)
                  0.05    0.00    1.17 ^ _437_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.29 ^ _437_/X (sky130_fd_sc_hd__mux2_1)
                                         _209_ (net)
                  0.05    0.00    1.29 ^ _438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    1.37 ^ _438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _043_ (net)
                  0.04    0.00    1.37 ^ _525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.35 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.31 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.10    0.33    0.64 ^ _526_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][4] (net)
                  0.10    0.00    0.64 ^ hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    1.17 ^ hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net93 (net)
                  0.06    0.00    1.17 ^ _439_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.29 ^ _439_/X (sky130_fd_sc_hd__mux2_1)
                                         _210_ (net)
                  0.05    0.00    1.29 ^ _440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    1.37 ^ _440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _044_ (net)
                  0.04    0.00    1.37 ^ _526_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00    0.35 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.84   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.10    0.32    0.64 ^ _522_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][0] (net)
                  0.10    0.00    0.64 ^ hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    1.17 ^ hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net92 (net)
                  0.06    0.00    1.17 ^ _431_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.29 ^ _431_/X (sky130_fd_sc_hd__mux2_1)
                                         _206_ (net)
                  0.05    0.00    1.29 ^ _432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    1.37 ^ _432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _040_ (net)
                  0.05    0.00    1.37 ^ _522_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.15    0.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.35 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.84   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14    0.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.31 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.10    0.33    0.65 ^ _528_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][6] (net)
                  0.10    0.00    0.65 ^ hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    1.18 ^ hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net96 (net)
                  0.06    0.00    1.18 ^ _443_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.30 ^ _443_/X (sky130_fd_sc_hd__mux2_1)
                                         _212_ (net)
                  0.05    0.00    1.30 ^ _444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    1.37 ^ _444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _046_ (net)
                  0.04    0.00    1.37 ^ _528_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.35 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.84   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14    0.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.31 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.10    0.33    0.64 ^ _513_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][7] (net)
                  0.10    0.00    0.64 ^ hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.17 ^ hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net90 (net)
                  0.05    0.00    1.17 ^ _410_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    1.29 ^ _410_/X (sky130_fd_sc_hd__mux2_1)
                                         _194_ (net)
                  0.05    0.00    1.29 ^ _411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    1.37 ^ _411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _031_ (net)
                  0.05    0.00    1.37 ^ _513_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.17    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.20 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.35 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.60   clock uncertainty
                         -0.03    0.56   clock reconvergence pessimism
                         -0.03    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.84   slack (MET)


Startpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.32 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.32    0.63 ^ _543_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][5] (net)
                  0.08    0.00    0.63 ^ _323_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.20    0.84 ^ _323_/X (sky130_fd_sc_hd__mux4_1)
                                         _141_ (net)
                  0.05    0.00    0.84 ^ _328_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.09    0.93 ^ _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.04    0.00    0.93 ^ output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    1.10 ^ output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.11    0.00    1.10 ^ readData1[5] (out)
                                  1.10   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  2.85   slack (MET)


Startpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.61 ^ _541_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][3] (net)
                  0.06    0.00    0.61 ^ _257_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.81 ^ _257_/X (sky130_fd_sc_hd__mux4_1)
                                         _085_ (net)
                  0.06    0.00    0.81 ^ _262_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.11    0.92 ^ _262_/X (sky130_fd_sc_hd__o21a_1)
                                         net30 (net)
                  0.05    0.00    0.92 ^ output30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.18    1.10 ^ output30/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData2[3] (net)
                  0.11    0.00    1.10 ^ readData2[3] (out)
                                  1.10   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  2.85   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _532_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][2] (net)
                  0.08    0.00    0.62 ^ _306_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.09    0.71 ^ _306_/X (sky130_fd_sc_hd__or2b_1)
                                         _127_ (net)
                  0.04    0.00    0.71 ^ _309_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.12    0.83 ^ _309_/X (sky130_fd_sc_hd__a221o_1)
                                         _130_ (net)
                  0.04    0.00    0.83 ^ _310_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.93 ^ _310_/X (sky130_fd_sc_hd__o21a_1)
                                         net21 (net)
                  0.03    0.00    0.93 ^ output21/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    1.11 ^ output21/X (sky130_fd_sc_hd__buf_2)
                                         readData1[2] (net)
                  0.17    0.00    1.11 ^ readData1[2] (out)
                                  1.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  2.86   slack (MET)


Startpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _545_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][7] (net)
                  0.08    0.00    0.62 ^ _335_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.83 ^ _335_/X (sky130_fd_sc_hd__mux4_1)
                                         _151_ (net)
                  0.06    0.00    0.83 ^ _340_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.92 ^ _340_/X (sky130_fd_sc_hd__o21a_1)
                                         net26 (net)
                  0.03    0.00    0.92 ^ output26/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.18    0.19    1.11 ^ output26/X (sky130_fd_sc_hd__buf_2)
                                         readData1[7] (net)
                  0.18    0.00    1.11 ^ readData1[7] (out)
                                  1.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  2.86   slack (MET)


Startpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.61 ^ _541_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][3] (net)
                  0.06    0.00    0.61 ^ _311_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.82 ^ _311_/X (sky130_fd_sc_hd__mux4_1)
                                         _131_ (net)
                  0.06    0.00    0.82 ^ _316_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.11    0.93 ^ _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.05    0.00    0.93 ^ output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.12    0.18    1.11 ^ output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.12    0.00    1.11 ^ readData1[3] (out)
                                  1.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  2.86   slack (MET)


Startpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.32 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.61 ^ _542_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][4] (net)
                  0.06    0.00    0.61 ^ _317_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.82 ^ _317_/X (sky130_fd_sc_hd__mux4_1)
                                         _136_ (net)
                  0.06    0.00    0.82 ^ _322_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.11    0.93 ^ _322_/X (sky130_fd_sc_hd__o21a_1)
                                         net23 (net)
                  0.05    0.00    0.93 ^ output23/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    1.12 ^ output23/X (sky130_fd_sc_hd__buf_2)
                                         readData1[4] (net)
                  0.17    0.00    1.12 ^ readData1[4] (out)
                                  1.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  2.87   slack (MET)


Startpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00    0.31 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _540_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][2] (net)
                  0.08    0.00    0.62 ^ _251_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.22    0.84 ^ _251_/X (sky130_fd_sc_hd__mux4_1)
                                         _080_ (net)
                  0.06    0.00    0.84 ^ _256_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.93 ^ _256_/X (sky130_fd_sc_hd__o21a_1)
                                         net29 (net)
                  0.03    0.00    0.93 ^ output29/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.18    0.19    1.12 ^ output29/X (sky130_fd_sc_hd__buf_2)
                                         readData2[2] (net)
                  0.18    0.00    1.12 ^ readData2[2] (out)
                                  1.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  2.87   slack (MET)


Startpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _545_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][7] (net)
                  0.08    0.00    0.62 ^ _281_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.07    0.22    0.84 ^ _281_/X (sky130_fd_sc_hd__mux4_1)
                                         _105_ (net)
                  0.07    0.00    0.84 ^ _286_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    0.93 ^ _286_/X (sky130_fd_sc_hd__o21a_1)
                                         net34 (net)
                  0.03    0.00    0.93 ^ output34/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.18    0.19    1.12 ^ output34/X (sky130_fd_sc_hd__buf_2)
                                         readData2[7] (net)
                  0.18    0.00    1.12 ^ readData2[7] (out)
                                  1.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  2.87   slack (MET)


Startpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.31    0.62 ^ _544_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][6] (net)
                  0.07    0.00    0.62 ^ _329_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.83 ^ _329_/X (sky130_fd_sc_hd__mux4_1)
                                         _146_ (net)
                  0.06    0.00    0.83 ^ _334_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.10    0.93 ^ _334_/X (sky130_fd_sc_hd__o21a_1)
                                         net25 (net)
                  0.05    0.00    0.93 ^ output25/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    1.12 ^ output25/X (sky130_fd_sc_hd__buf_2)
                                         readData1[6] (net)
                  0.17    0.00    1.12 ^ readData1[6] (out)
                                  1.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  2.87   slack (MET)


Startpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.31 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.31    0.62 ^ _544_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][6] (net)
                  0.07    0.00    0.62 ^ _275_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.83 ^ _275_/X (sky130_fd_sc_hd__mux4_1)
                                         _100_ (net)
                  0.06    0.00    0.83 ^ _280_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.10    0.93 ^ _280_/X (sky130_fd_sc_hd__o21a_1)
                                         net33 (net)
                  0.05    0.00    0.93 ^ output33/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    1.12 ^ output33/X (sky130_fd_sc_hd__buf_2)
                                         readData2[6] (net)
                  0.17    0.00    1.12 ^ readData2[6] (out)
                                  1.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  2.87   slack (MET)


Startpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _499_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][1] (net)
                  0.08    0.00    0.62 ^ _245_/A0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.83 ^ _245_/X (sky130_fd_sc_hd__mux4_1)
                                         _075_ (net)
                  0.06    0.00    0.83 ^ _250_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.06    0.11    0.94 ^ _250_/X (sky130_fd_sc_hd__o21a_1)
                                         net28 (net)
                  0.06    0.00    0.94 ^ output28/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    1.13 ^ output28/X (sky130_fd_sc_hd__buf_2)
                                         readData2[1] (net)
                  0.17    0.00    1.13 ^ readData2[1] (out)
                                  1.13   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  2.88   slack (MET)


Startpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.32    0.63 ^ _498_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][0] (net)
                  0.09    0.00    0.63 ^ _291_/A0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.05    0.21    0.84 ^ _291_/X (sky130_fd_sc_hd__mux4_1)
                                         _114_ (net)
                  0.05    0.00    0.84 ^ _298_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.06    0.11    0.95 ^ _298_/X (sky130_fd_sc_hd__o21a_1)
                                         net19 (net)
                  0.06    0.00    0.95 ^ output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    1.14 ^ output19/X (sky130_fd_sc_hd__buf_2)
                                         readData1[0] (net)
                  0.17    0.00    1.14 ^ readData1[0] (out)
                                  1.14   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  2.89   slack (MET)


Startpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.32 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.30    0.61 ^ _542_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][4] (net)
                  0.06    0.00    0.61 ^ _263_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.82 ^ _263_/X (sky130_fd_sc_hd__mux4_1)
                                         _090_ (net)
                  0.06    0.00    0.82 ^ _268_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.06    0.11    0.94 ^ _268_/X (sky130_fd_sc_hd__o21a_1)
                                         net31 (net)
                  0.06    0.00    0.94 ^ output31/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.18    0.20    1.14 ^ output31/X (sky130_fd_sc_hd__buf_2)
                                         readData2[4] (net)
                  0.19    0.00    1.14 ^ readData2[4] (out)
                                  1.14   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  2.89   slack (MET)


Startpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13    0.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00    0.31 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.62 ^ _499_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][1] (net)
                  0.08    0.00    0.62 ^ _299_/A0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.22    0.83 ^ _299_/X (sky130_fd_sc_hd__mux4_1)
                                         _121_ (net)
                  0.06    0.00    0.83 ^ _304_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.06    0.11    0.95 ^ _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.06    0.00    0.95 ^ output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    1.14 ^ output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.17    0.00    1.14 ^ readData1[1] (out)
                                  1.14   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  2.89   slack (MET)


Startpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14    0.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00    0.31 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.32    0.63 ^ _498_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][0] (net)
                  0.09    0.00    0.63 ^ _237_/A0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.22    0.85 ^ _237_/X (sky130_fd_sc_hd__mux4_1)
                                         _068_ (net)
                  0.06    0.00    0.85 ^ _244_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.11    0.96 ^ _244_/X (sky130_fd_sc_hd__o21a_1)
                                         net27 (net)
                  0.05    0.00    0.96 ^ output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    1.15 ^ output27/X (sky130_fd_sc_hd__buf_2)
                                         readData2[0] (net)
                  0.17    0.00    1.15 ^ readData2[0] (out)
                                  1.15   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  2.90   slack (MET)


Startpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14    0.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00    0.32 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.32    0.63 ^ _543_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][5] (net)
                  0.08    0.00    0.63 ^ _269_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.85 ^ _269_/X (sky130_fd_sc_hd__mux4_1)
                                         _095_ (net)
                  0.06    0.00    0.85 ^ _274_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.06    0.11    0.96 ^ _274_/X (sky130_fd_sc_hd__o21a_1)
                                         net32 (net)
                  0.06    0.00    0.96 ^ output32/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    1.15 ^ output32/X (sky130_fd_sc_hd__buf_2)
                                         readData2[5] (net)
                  0.17    0.00    1.15 ^ readData2[5] (out)
                                  1.15   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  2.90   slack (MET)



worst slack corner Typical: 0.7698
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    2.21 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.26    2.47 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.12    0.00    2.47 ^ _302_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    2.82 v _302_/X (sky130_fd_sc_hd__mux2_1)
                                         _124_ (net)
                  0.06    0.00    2.82 v _303_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.32    3.14 v _303_/X (sky130_fd_sc_hd__a221o_1)
                                         _125_ (net)
                  0.06    0.00    3.14 v _304_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.12    3.26 v _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.05    0.00    3.26 v output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.45 v output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.09    0.00    3.45 v readData1[1] (out)
                                  3.45   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                  4.30   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    2.21 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.26    2.47 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.12    0.00    2.47 ^ _326_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    2.83 v _326_/X (sky130_fd_sc_hd__mux2_1)
                                         _144_ (net)
                  0.06    0.00    2.83 v _327_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.01    0.06    0.32    3.15 v _327_/X (sky130_fd_sc_hd__a221o_1)
                                         _145_ (net)
                  0.06    0.00    3.15 v _328_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.11    3.26 v _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.03    0.00    3.26 v output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.44 v output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.08    0.00    3.45 v readData1[5] (out)
                                  3.45   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                  4.30   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    2.21 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.26    2.47 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.12    0.00    2.47 ^ _320_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    2.82 v _320_/X (sky130_fd_sc_hd__mux2_1)
                                         _139_ (net)
                  0.06    0.00    2.82 v _321_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.13 v _321_/X (sky130_fd_sc_hd__a221o_1)
                                         _140_ (net)
                  0.06    0.00    3.13 v _322_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.25 v _322_/X (sky130_fd_sc_hd__o21a_1)
                                         net23 (net)
                  0.04    0.00    3.25 v output23/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.44 v output23/X (sky130_fd_sc_hd__buf_2)
                                         readData1[4] (net)
                  0.09    0.00    3.44 v readData1[4] (out)
                                  3.44   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                  4.31   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    2.21 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.26    2.47 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.12    0.00    2.47 ^ _296_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.82 v _296_/X (sky130_fd_sc_hd__mux2_1)
                                         _119_ (net)
                  0.06    0.00    2.82 v _297_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.13 v _297_/X (sky130_fd_sc_hd__a221o_1)
                                         _120_ (net)
                  0.05    0.00    3.13 v _298_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.25 v _298_/X (sky130_fd_sc_hd__o21a_1)
                                         net19 (net)
                  0.04    0.00    3.25 v output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.43 v output19/X (sky130_fd_sc_hd__buf_2)
                                         readData1[0] (net)
                  0.09    0.00    3.43 v readData1[0] (out)
                                  3.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                  4.32   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.20    0.00    2.21 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.25    2.45 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.11    0.00    2.45 ^ _266_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.81 v _266_/X (sky130_fd_sc_hd__mux2_1)
                                         _093_ (net)
                  0.06    0.00    2.81 v _267_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.12 v _267_/X (sky130_fd_sc_hd__a221o_1)
                                         _094_ (net)
                  0.05    0.00    3.12 v _268_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.23 v _268_/X (sky130_fd_sc_hd__o21a_1)
                                         net31 (net)
                  0.04    0.00    3.23 v output31/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.09    0.19    3.43 v output31/X (sky130_fd_sc_hd__buf_2)
                                         readData2[4] (net)
                  0.09    0.00    3.43 v readData2[4] (out)
                                  3.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                  4.32   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    2.21 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.26    2.47 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.12    0.00    2.47 ^ _314_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.81 v _314_/X (sky130_fd_sc_hd__mux2_1)
                                         _134_ (net)
                  0.05    0.00    2.81 v _315_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.12 v _315_/X (sky130_fd_sc_hd__a221o_1)
                                         _135_ (net)
                  0.05    0.00    3.12 v _316_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.23 v _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.04    0.00    3.23 v output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.19    3.43 v output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.08    0.00    3.43 v readData1[3] (out)
                                  3.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                  4.32   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.20    0.00    2.21 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.25    2.45 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.11    0.00    2.45 ^ _242_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    2.81 v _242_/X (sky130_fd_sc_hd__mux2_1)
                                         _073_ (net)
                  0.06    0.00    2.81 v _243_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.12 v _243_/X (sky130_fd_sc_hd__a221o_1)
                                         _074_ (net)
                  0.05    0.00    3.12 v _244_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.23 v _244_/X (sky130_fd_sc_hd__o21a_1)
                                         net27 (net)
                  0.04    0.00    3.23 v output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.42 v output27/X (sky130_fd_sc_hd__buf_2)
                                         readData2[0] (net)
                  0.09    0.00    3.42 v readData2[0] (out)
                                  3.42   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  4.33   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.20    0.00    2.21 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.25    2.45 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.11    0.00    2.45 ^ _260_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.80 v _260_/X (sky130_fd_sc_hd__mux2_1)
                                         _088_ (net)
                  0.06    0.00    2.80 v _261_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.11 v _261_/X (sky130_fd_sc_hd__a221o_1)
                                         _089_ (net)
                  0.05    0.00    3.11 v _262_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.23 v _262_/X (sky130_fd_sc_hd__o21a_1)
                                         net30 (net)
                  0.04    0.00    3.23 v output30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.42 v output30/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData2[3] (net)
                  0.08    0.00    3.42 v readData2[3] (out)
                                  3.42   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  4.33   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.20    0.00    2.21 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.25    2.45 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.11    0.00    2.45 ^ _248_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.81 v _248_/X (sky130_fd_sc_hd__mux2_1)
                                         _078_ (net)
                  0.06    0.00    2.81 v _249_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.11 v _249_/X (sky130_fd_sc_hd__a221o_1)
                                         _079_ (net)
                  0.05    0.00    3.11 v _250_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.23 v _250_/X (sky130_fd_sc_hd__o21a_1)
                                         net28 (net)
                  0.04    0.00    3.23 v output28/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.41 v output28/X (sky130_fd_sc_hd__buf_2)
                                         readData2[1] (net)
                  0.09    0.00    3.42 v readData2[1] (out)
                                  3.42   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  4.33   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.20    0.00    2.21 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.25    2.45 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.11    0.00    2.45 ^ _272_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.80 v _272_/X (sky130_fd_sc_hd__mux2_1)
                                         _098_ (net)
                  0.06    0.00    2.80 v _273_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.10 v _273_/X (sky130_fd_sc_hd__a221o_1)
                                         _099_ (net)
                  0.05    0.00    3.10 v _274_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.22 v _274_/X (sky130_fd_sc_hd__o21a_1)
                                         net32 (net)
                  0.04    0.00    3.22 v output32/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.41 v output32/X (sky130_fd_sc_hd__buf_2)
                                         readData2[5] (net)
                  0.09    0.00    3.41 v readData2[5] (out)
                                  3.41   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.41   data arrival time
-----------------------------------------------------------------------------
                                  4.34   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    2.21 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.26    2.47 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.12    0.00    2.47 ^ _308_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.82 v _308_/X (sky130_fd_sc_hd__mux2_1)
                                         _129_ (net)
                  0.06    0.00    2.82 v _309_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.13 v _309_/X (sky130_fd_sc_hd__a221o_1)
                                         _130_ (net)
                  0.05    0.00    3.13 v _310_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.10    3.22 v _310_/X (sky130_fd_sc_hd__o21a_1)
                                         net21 (net)
                  0.03    0.00    3.22 v output21/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.41 v output21/X (sky130_fd_sc_hd__buf_2)
                                         readData1[2] (net)
                  0.09    0.00    3.41 v readData1[2] (out)
                                  3.41   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.41   data arrival time
-----------------------------------------------------------------------------
                                  4.34   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.20    0.00    2.21 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.25    2.45 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.11    0.00    2.45 ^ _254_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.80 v _254_/X (sky130_fd_sc_hd__mux2_1)
                                         _083_ (net)
                  0.06    0.00    2.80 v _255_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.11 v _255_/X (sky130_fd_sc_hd__a221o_1)
                                         _084_ (net)
                  0.05    0.00    3.11 v _256_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.10    3.21 v _256_/X (sky130_fd_sc_hd__o21a_1)
                                         net29 (net)
                  0.03    0.00    3.21 v output29/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.09    0.19    3.39 v output29/X (sky130_fd_sc_hd__buf_2)
                                         readData2[2] (net)
                  0.09    0.00    3.40 v readData2[2] (out)
                                  3.40   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.40   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.20    0.00    2.21 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.22    2.43 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.11    0.00    2.43 ^ _281_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.59    3.02 v _281_/X (sky130_fd_sc_hd__mux4_1)
                                         _105_ (net)
                  0.09    0.00    3.02 v _286_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.18    3.21 v _286_/X (sky130_fd_sc_hd__o21a_1)
                                         net34 (net)
                  0.03    0.00    3.21 v output34/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.09    0.19    3.39 v output34/X (sky130_fd_sc_hd__buf_2)
                                         readData2[7] (net)
                  0.09    0.00    3.39 v readData2[7] (out)
                                  3.39   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  4.36   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.20    0.00    2.21 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.22    2.43 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.11    0.00    2.43 ^ _275_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.58    3.01 v _275_/X (sky130_fd_sc_hd__mux4_1)
                                         _100_ (net)
                  0.09    0.00    3.01 v _280_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.19    3.21 v _280_/X (sky130_fd_sc_hd__o21a_1)
                                         net33 (net)
                  0.04    0.00    3.21 v output33/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.39 v output33/X (sky130_fd_sc_hd__buf_2)
                                         readData2[6] (net)
                  0.09    0.00    3.39 v readData2[6] (out)
                                  3.39   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  4.36   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    2.21 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.22    2.43 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.11    0.00    2.43 ^ _329_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.58    3.01 v _329_/X (sky130_fd_sc_hd__mux4_1)
                                         _146_ (net)
                  0.09    0.00    3.01 v _334_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.19    3.21 v _334_/X (sky130_fd_sc_hd__o21a_1)
                                         net25 (net)
                  0.04    0.00    3.21 v output25/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.39 v output25/X (sky130_fd_sc_hd__buf_2)
                                         readData1[6] (net)
                  0.09    0.00    3.39 v readData1[6] (out)
                                  3.39   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  4.36   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    2.21 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.22    2.43 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.11    0.00    2.43 ^ _335_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.59    3.02 v _335_/X (sky130_fd_sc_hd__mux4_1)
                                         _151_ (net)
                  0.09    0.00    3.02 v _340_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.18    3.20 v _340_/X (sky130_fd_sc_hd__o21a_1)
                                         net26 (net)
                  0.03    0.00    3.20 v output26/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.09    0.19    3.39 v output26/X (sky130_fd_sc_hd__buf_2)
                                         readData1[7] (net)
                  0.09    0.00    3.39 v readData1[7] (out)
                                  3.39   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  4.36   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.55    2.75 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.75 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.20    2.95 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.95 v _445_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.29 v _445_/X (sky130_fd_sc_hd__mux2_1)
                                         _213_ (net)
                  0.06    0.00    3.29 v _446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.39 v _446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _047_ (net)
                  0.03    0.00    3.39 v _529_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.39   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13   10.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.31 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.55    2.75 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.75 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.20    2.95 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.95 v _431_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.29 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                         _206_ (net)
                  0.06    0.00    3.29 v _432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.39 v _432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _040_ (net)
                  0.03    0.00    3.39 v _522_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.39   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.55    2.75 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.75 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.20    2.95 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.95 v _435_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    3.28 v _435_/X (sky130_fd_sc_hd__mux2_1)
                                         _208_ (net)
                  0.06    0.00    3.28 v _436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.38 v _436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _042_ (net)
                  0.03    0.00    3.38 v _524_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.38   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.31 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.95   library setup time
                                  9.95   data required time
-----------------------------------------------------------------------------
                                  9.95   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.55    2.75 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.75 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.20    2.95 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.95 v _437_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.29 v _437_/X (sky130_fd_sc_hd__mux2_1)
                                         _209_ (net)
                  0.06    0.00    3.29 v _438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.39 v _438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _043_ (net)
                  0.03    0.00    3.39 v _525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.39   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.32 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.55    2.75 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.75 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.20    2.95 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.95 v _439_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.29 v _439_/X (sky130_fd_sc_hd__mux2_1)
                                         _210_ (net)
                  0.06    0.00    3.29 v _440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.39 v _440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _044_ (net)
                  0.03    0.00    3.39 v _526_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.39   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.31 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.55    2.75 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.75 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.20    2.95 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.95 v _433_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    3.28 v _433_/X (sky130_fd_sc_hd__mux2_1)
                                         _207_ (net)
                  0.06    0.00    3.28 v _434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.38 v _434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _041_ (net)
                  0.03    0.00    3.38 v _523_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.38   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.55    2.75 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.75 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.20    2.95 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.95 v _443_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    3.28 v _443_/X (sky130_fd_sc_hd__mux2_1)
                                         _212_ (net)
                  0.06    0.00    3.28 v _444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.38 v _444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _046_ (net)
                  0.03    0.00    3.38 v _528_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.38   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14   10.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.31 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.55    2.75 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.75 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.07    0.20    2.95 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.95 v _441_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    3.28 v _441_/X (sky130_fd_sc_hd__mux2_1)
                                         _211_ (net)
                  0.05    0.00    3.28 v _442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.37 v _442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _045_ (net)
                  0.03    0.00    3.37 v _527_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.37   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14   10.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.31 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.37   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.28    2.48 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.48 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.15    0.23    2.71 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.72 ^ _363_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.07 v _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _169_ (net)
                  0.06    0.00    3.07 v _364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    3.17 v _364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.02    0.00    3.17 v _491_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.28    2.48 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.48 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.15    0.23    2.71 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.72 ^ _369_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.07 v _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _172_ (net)
                  0.06    0.00    3.07 v _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.17 v _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.03    0.00    3.17 v _494_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.31 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.28    2.48 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.48 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.15    0.23    2.71 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.72 ^ _365_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.07 v _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.05    0.00    3.07 v _366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.16 v _366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.02    0.00    3.16 v _492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  6.80   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.28    2.48 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.48 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.15    0.23    2.71 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.72 ^ _375_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.06 v _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _175_ (net)
                  0.05    0.00    3.06 v _376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.16 v _376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.03    0.00    3.16 v _497_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.31 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.95   library setup time
                                  9.95   data required time
-----------------------------------------------------------------------------
                                  9.95   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  6.80   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.28    2.48 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.48 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.15    0.23    2.71 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.72 ^ _373_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.07 v _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _174_ (net)
                  0.06    0.00    3.07 v _374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.16 v _374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _014_ (net)
                  0.02    0.00    3.16 v _496_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13   10.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.31 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  6.80   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.28    2.48 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.48 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.15    0.23    2.71 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.72 ^ _367_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.07 v _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _171_ (net)
                  0.06    0.00    3.07 v _368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.16 v _368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.02    0.00    3.16 v _493_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  6.80   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.28    2.48 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.48 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.15    0.23    2.71 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.72 ^ _371_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.07 v _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _173_ (net)
                  0.06    0.00    3.07 v _372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.16 v _372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _013_ (net)
                  0.02    0.00    3.16 v _495_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.32 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  6.80   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.28    2.48 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.48 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.15    0.23    2.71 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.72 ^ _361_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.07 v _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _168_ (net)
                  0.06    0.00    3.07 v _362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.16 v _362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _008_ (net)
                  0.02    0.00    3.16 v _490_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14   10.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.32 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  6.81   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.47 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.11    0.19    2.66 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.11    0.00    2.66 ^ _410_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.01 v _410_/X (sky130_fd_sc_hd__mux2_1)
                                         _194_ (net)
                  0.06    0.00    3.01 v _411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.12 v _411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _031_ (net)
                  0.03    0.00    3.12 v _513_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.12   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14   10.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.31 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.12   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.47 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.19    2.66 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.66 ^ _347_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.01 v _347_/X (sky130_fd_sc_hd__mux2_1)
                                         _160_ (net)
                  0.06    0.00    3.01 v _348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.11 v _348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _002_ (net)
                  0.03    0.00    3.11 v _484_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.95   library setup time
                                  9.95   data required time
-----------------------------------------------------------------------------
                                  9.95   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.47 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.11    0.19    2.66 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.11    0.00    2.66 ^ _400_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.01 v _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _189_ (net)
                  0.06    0.00    3.01 v _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    3.10 v _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _026_ (net)
                  0.02    0.00    3.10 v _508_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.47 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.19    2.66 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.66 ^ _357_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.00 v _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _165_ (net)
                  0.06    0.00    3.00 v _358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.10 v _358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _007_ (net)
                  0.03    0.00    3.10 v _489_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.31 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.95   library setup time
                                  9.95   data required time
-----------------------------------------------------------------------------
                                  9.95   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.47 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.11    0.19    2.66 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.11    0.00    2.66 ^ _408_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.01 v _408_/X (sky130_fd_sc_hd__mux2_1)
                                         _193_ (net)
                  0.06    0.00    3.01 v _409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    3.10 v _409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _030_ (net)
                  0.02    0.00    3.10 v _512_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14   10.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.31 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.47 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.11    0.19    2.66 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.11    0.00    2.66 ^ _398_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.01 v _398_/X (sky130_fd_sc_hd__mux2_1)
                                         _188_ (net)
                  0.06    0.00    3.01 v _399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.11 v _399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.03    0.00    3.11 v _507_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14   10.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.32 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.47 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.11    0.19    2.66 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.11    0.00    2.66 ^ _406_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.01 v _406_/X (sky130_fd_sc_hd__mux2_1)
                                         _192_ (net)
                  0.06    0.00    3.01 v _407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _029_ (net)
                  0.02    0.00    3.10 v _511_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.31 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.47 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.11    0.19    2.66 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.11    0.00    2.66 ^ _396_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.01 v _396_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.06    0.00    3.01 v _397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.10 v _397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _024_ (net)
                  0.03    0.00    3.10 v _506_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14   10.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.32 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.47 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.19    2.66 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.66 ^ _355_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.00 v _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.06    0.00    3.00 v _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.02    0.00    3.09 v _488_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13   10.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.31 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.47 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.11    0.19    2.66 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.11    0.00    2.66 ^ _402_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.00 v _402_/X (sky130_fd_sc_hd__mux2_1)
                                         _190_ (net)
                  0.05    0.00    3.00 v _403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _027_ (net)
                  0.02    0.00    3.10 v _509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.64 ^ _417_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    2.99 v _417_/X (sky130_fd_sc_hd__mux2_1)
                                         _198_ (net)
                  0.06    0.00    2.99 v _418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    3.09 v _418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _034_ (net)
                  0.02    0.00    3.09 v _516_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.47 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.19    2.66 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.66 ^ _345_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.00 v _345_/X (sky130_fd_sc_hd__mux2_1)
                                         _159_ (net)
                  0.05    0.00    3.00 v _346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.02    0.00    3.09 v _483_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.64 ^ _452_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.99 v _452_/X (sky130_fd_sc_hd__mux2_1)
                                         _217_ (net)
                  0.06    0.00    2.99 v _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.09 v _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _050_ (net)
                  0.03    0.00    3.09 v _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.20 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.47 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.11    0.19    2.66 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.11    0.00    2.66 ^ _404_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.00 v _404_/X (sky130_fd_sc_hd__mux2_1)
                                         _191_ (net)
                  0.05    0.00    3.00 v _405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _028_ (net)
                  0.02    0.00    3.10 v _510_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.31 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.64 ^ _456_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.99 v _456_/X (sky130_fd_sc_hd__mux2_1)
                                         _219_ (net)
                  0.06    0.00    2.99 v _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.09 v _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _052_ (net)
                  0.03    0.00    3.09 v _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.32 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.64 ^ _380_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.99 v _380_/X (sky130_fd_sc_hd__mux2_1)
                                         _178_ (net)
                  0.06    0.00    2.99 v _381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.08 v _381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.03    0.00    3.08 v _499_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.31 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.95   library setup time
                                  9.95   data required time
-----------------------------------------------------------------------------
                                  9.95   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.64 ^ _419_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.99 v _419_/X (sky130_fd_sc_hd__mux2_1)
                                         _199_ (net)
                  0.06    0.00    2.99 v _420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.09 v _420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _035_ (net)
                  0.03    0.00    3.09 v _517_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.64 ^ _382_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.99 v _382_/X (sky130_fd_sc_hd__mux2_1)
                                         _179_ (net)
                  0.06    0.00    2.99 v _383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.08 v _383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.03    0.00    3.08 v _500_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.31 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.95   library setup time
                                  9.95   data required time
-----------------------------------------------------------------------------
                                  9.95   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.64 ^ _392_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.98 v _392_/X (sky130_fd_sc_hd__mux2_1)
                                         _184_ (net)
                  0.05    0.00    2.98 v _393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.08 v _393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _023_ (net)
                  0.03    0.00    3.08 v _505_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13   10.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.31 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.47 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.19    2.66 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.66 ^ _349_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.99 v _349_/X (sky130_fd_sc_hd__mux2_1)
                                         _161_ (net)
                  0.05    0.00    2.99 v _350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.02    0.00    3.09 v _485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.47 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.19    2.66 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.66 ^ _351_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.00 v _351_/X (sky130_fd_sc_hd__mux2_1)
                                         _162_ (net)
                  0.05    0.00    3.00 v _352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _004_ (net)
                  0.02    0.00    3.09 v _486_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.32 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.64 ^ _427_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.99 v _427_/X (sky130_fd_sc_hd__mux2_1)
                                         _203_ (net)
                  0.06    0.00    2.99 v _428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.09 v _428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _039_ (net)
                  0.03    0.00    3.09 v _521_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14   10.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.31 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.47 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.19    2.66 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.66 ^ _353_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.99 v _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _163_ (net)
                  0.05    0.00    2.99 v _354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.09 v _354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _005_ (net)
                  0.03    0.00    3.09 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.32 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.64 ^ _386_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.99 v _386_/X (sky130_fd_sc_hd__mux2_1)
                                         _181_ (net)
                  0.06    0.00    2.99 v _387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.08 v _387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.03    0.00    3.09 v _502_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.31 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.64 ^ _421_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.99 v _421_/X (sky130_fd_sc_hd__mux2_1)
                                         _200_ (net)
                  0.06    0.00    2.99 v _422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _036_ (net)
                  0.02    0.00    3.09 v _518_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.31 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.64 ^ _423_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.99 v _423_/X (sky130_fd_sc_hd__mux2_1)
                                         _201_ (net)
                  0.06    0.00    2.99 v _424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.09 v _424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _037_ (net)
                  0.03    0.00    3.09 v _519_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.31 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.64 ^ _460_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.99 v _460_/X (sky130_fd_sc_hd__mux2_1)
                                         _221_ (net)
                  0.05    0.00    2.99 v _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.08 v _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _054_ (net)
                  0.02    0.00    3.08 v _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13   10.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.31 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.64 ^ _462_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.98 v _462_/X (sky130_fd_sc_hd__mux2_1)
                                         _222_ (net)
                  0.05    0.00    2.98 v _463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.08 v _463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _055_ (net)
                  0.03    0.00    3.08 v _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.31 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.95   library setup time
                                  9.95   data required time
-----------------------------------------------------------------------------
                                  9.95   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.03    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.21    2.23 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.23 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.45 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.45 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.64 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.64 ^ _472_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    2.98 v _472_/X (sky130_fd_sc_hd__mux2_1)
                                         _228_ (net)
                  0.06    0.00    2.98 v _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.08 v _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _059_ (net)
                  0.03    0.00    3.08 v _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.47 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.47 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.19    2.66 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.10    0.00    2.66 ^ _343_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.00 v _343_/X (sky130_fd_sc_hd__mux2_1)
                                         _158_ (net)
                  0.05    0.00    3.00 v _344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.02    0.00    3.09 v _482_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14   10.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.32 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.64 ^ _448_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.99 v _448_/X (sky130_fd_sc_hd__mux2_1)
                                         _215_ (net)
                  0.06    0.00    2.99 v _449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.08 v _449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _048_ (net)
                  0.03    0.00    3.08 v _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14   10.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.32 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.64 ^ _450_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.99 v _450_/X (sky130_fd_sc_hd__mux2_1)
                                         _216_ (net)
                  0.06    0.00    2.99 v _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    3.09 v _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _049_ (net)
                  0.02    0.00    3.09 v _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14   10.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.32 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.64 ^ _454_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.98 v _454_/X (sky130_fd_sc_hd__mux2_1)
                                         _218_ (net)
                  0.05    0.00    2.98 v _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.08 v _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _051_ (net)
                  0.03    0.00    3.08 v _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.03    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.21    2.23 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.23 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.45 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.45 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.64 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.64 ^ _478_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.98 v _478_/X (sky130_fd_sc_hd__mux2_1)
                                         _231_ (net)
                  0.05    0.00    2.98 v _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.07 v _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.03    0.00    3.07 v _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13   10.31 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.31 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.64 ^ _388_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.99 v _388_/X (sky130_fd_sc_hd__mux2_1)
                                         _182_ (net)
                  0.06    0.00    2.99 v _389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.08 v _389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.02    0.00    3.08 v _503_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.31 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.31 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.03    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.21    2.23 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.23 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.45 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.45 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.64 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.64 ^ _468_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    2.98 v _468_/X (sky130_fd_sc_hd__mux2_1)
                                         _226_ (net)
                  0.06    0.00    2.98 v _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.07 v _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _057_ (net)
                  0.02    0.00    3.07 v _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.64 ^ _384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.98 v _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.05    0.00    2.98 v _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.07 v _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _019_ (net)
                  0.03    0.00    3.07 v _501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.64 ^ _378_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.98 v _378_/X (sky130_fd_sc_hd__mux2_1)
                                         _177_ (net)
                  0.05    0.00    2.98 v _379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.07 v _379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.02    0.00    3.07 v _498_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.14   10.31 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.31 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.03    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.21    2.23 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.23 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.45 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.45 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.64 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.64 ^ _480_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.97 v _480_/X (sky130_fd_sc_hd__mux2_1)
                                         _232_ (net)
                  0.05    0.00    2.97 v _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.07 v _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.03    0.00    3.07 v _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.04    0.13   10.31 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.31 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.95   library setup time
                                  9.95   data required time
-----------------------------------------------------------------------------
                                  9.95   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.19    2.20 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.11    0.00    2.20 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.64 ^ _458_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.99 v _458_/X (sky130_fd_sc_hd__mux2_1)
                                         _220_ (net)
                  0.05    0.00    2.99 v _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.08 v _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _053_ (net)
                  0.02    0.00    3.08 v _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.32 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.64 ^ _425_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.98 v _425_/X (sky130_fd_sc_hd__mux2_1)
                                         _202_ (net)
                  0.05    0.00    2.98 v _426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.07 v _426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _038_ (net)
                  0.03    0.00    3.07 v _520_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14   10.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.31 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.03    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.21    2.23 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.23 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.45 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.45 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.64 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.64 ^ _474_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    2.98 v _474_/X (sky130_fd_sc_hd__mux2_1)
                                         _229_ (net)
                  0.06    0.00    2.98 v _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.08 v _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _060_ (net)
                  0.02    0.00    3.08 v _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.32 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.03    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.21    2.23 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.23 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.45 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.45 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.64 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.64 ^ _470_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.97 v _470_/X (sky130_fd_sc_hd__mux2_1)
                                         _227_ (net)
                  0.05    0.00    2.97 v _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.07 v _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _058_ (net)
                  0.02    0.00    3.07 v _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13   10.31 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.31 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.13    0.00    2.64 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.98 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _183_ (net)
                  0.05    0.00    2.98 v _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.07 v _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _022_ (net)
                  0.02    0.00    3.07 v _504_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14   10.31 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.31 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.06   clock uncertainty
                          0.00   10.06   clock reconvergence pessimism
                         -0.10    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.03    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.21    2.23 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.23 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.45 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.45 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.64 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.64 ^ _466_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.98 v _466_/X (sky130_fd_sc_hd__mux2_1)
                                         _225_ (net)
                  0.05    0.00    2.98 v _467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.07 v _467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _056_ (net)
                  0.03    0.00    3.08 v _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14   10.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.32 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.03    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.21    2.23 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.23 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.45 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.45 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.10    0.18    2.64 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.10    0.00    2.64 ^ _476_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.98 v _476_/X (sky130_fd_sc_hd__mux2_1)
                                         _230_ (net)
                  0.05    0.00    2.98 v _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.07 v _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.03    0.00    3.07 v _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.14   10.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.32 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.64 ^ _415_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.98 v _415_/X (sky130_fd_sc_hd__mux2_1)
                                         _197_ (net)
                  0.05    0.00    2.98 v _416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.08 v _416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _033_ (net)
                  0.02    0.00    3.08 v _515_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14   10.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.32 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.20 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.20 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.03    0.13    0.44    2.64 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.13    0.00    2.64 ^ _413_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.98 v _413_/X (sky130_fd_sc_hd__mux2_1)
                                         _196_ (net)
                  0.05    0.00    2.98 v _414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.07 v _414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _032_ (net)
                  0.02    0.00    3.07 v _514_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.15   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14   10.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.32 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.10    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  6.90   slack (MET)



worst slack corner Typical: 4.3023
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.20    2.21 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    2.21 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.26    2.47 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.12    0.00    2.47 ^ _302_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    2.82 v _302_/X (sky130_fd_sc_hd__mux2_1)
                                         _124_ (net)
                  0.06    0.00    2.82 v _303_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.32    3.14 v _303_/X (sky130_fd_sc_hd__a221o_1)
                                         _125_ (net)
                  0.06    0.00    3.14 v _304_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.12    3.26 v _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.05    0.00    3.26 v output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.45 v output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.09    0.00    3.45 v readData1[1] (out)
                                  3.45   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                  4.30   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 7 unannotated drivers.
 clkload0/X
 clkload1/Y
 clkload2/X
 clkload3/Y
 clkload4/Y
 clkload5/Y
 clkload6/Y
Found 47 partially unannotated drivers.
 clk
 writeData[1]
 _233_/Y
 _234_/X
 _235_/X
 _239_/X
 _241_/X
 _249_/X
 _256_/X
 _273_/X
 _279_/X
 _286_/X
 _287_/Y
 _288_/X
 _289_/X
 _290_/X
 _295_/X
 _310_/X
 _323_/X
 _328_/X
 _333_/X
 _340_/X
 _342_/X
 _377_/X
 _395_/X
 _412_/X
 _430_/X
 _447_/X
 _465_/X
 _493_/Q
 _512_/Q
 _541_/Q
 _542_/Q
 clkbuf_0_clk/X
 clkbuf_3_0__f_clk/X
 clkbuf_3_1__f_clk/X
 clkbuf_3_3__f_clk/X
 clkbuf_3_4__f_clk/X
 hold52/X
 input11/X
 input13/X
 input3/X
 input6/X
 input8/X
 input9/X
 output19/X
 output20/X

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.12e-04   3.20e-05   5.37e-10   3.44e-04  38.0%
Combinational          1.84e-04   1.03e-04   1.57e-09   2.87e-04  31.6%
Clock                  1.94e-04   8.16e-05   3.38e-10   2.76e-04  30.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.90e-04   2.17e-04   2.45e-09   9.07e-04 100.0%
                          76.1%      23.9%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
   0.35 source latency _543_/CLK ^
  -0.32 target latency _543_/CLK ^
   0.25 clock uncertainty
  -0.03 CRPR
--------------
   0.25 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 4.30

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.77
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 4903 u^2 68% utilization.
area_report_end
check_nonpropagated_clocks
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/register_file/runs/RUN_2025.05.25_19.14.43/results/signoff/register_file.sdf'…
Writing timing model to '/openlane/designs/register_file/runs/RUN_2025.05.25_19.14.43/results/signoff/register_file.lib'…
