$date
	Mon Mar 10 17:46:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module control_unit_tb $end
$var wire 2 ! ResultSrc [1:0] $end
$var wire 1 " RegWrite $end
$var wire 2 # PCSrc [1:0] $end
$var wire 1 $ MemWrite $end
$var wire 3 % ImmSrc [2:0] $end
$var wire 1 & ALUSrc $end
$var wire 5 ' ALUControl [4:0] $end
$var reg 32 ( Instr [31:0] $end
$scope module uut $end
$var wire 32 ) Instr [31:0] $end
$var reg 5 * ALUControl [4:0] $end
$var reg 1 & ALUSrc $end
$var reg 3 + ImmSrc [2:0] $end
$var reg 1 $ MemWrite $end
$var reg 2 , PCSrc [1:0] $end
$var reg 1 " RegWrite $end
$var reg 2 - ResultSrc [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
x&
bx %
x$
bx #
x"
bx !
$end
#10000
b0 %
b0 +
b0 #
b0 ,
b1 !
b1 -
0$
bx0x10 '
bx0x10 *
0&
1"
b110011 (
b110011 )
#21000
1&
b1 !
b1 -
bx0x10 '
bx0x10 *
1"
b10011 (
b10011 )
#32000
b10 !
b10 -
bx0x10 '
bx0x10 *
1&
1"
b11 (
b11 )
#43000
b10 %
b10 +
1$
b0 !
b0 -
bx0x10 '
bx0x10 *
1&
0"
b100011 (
b100011 )
#54000
b1 #
b1 ,
b10 %
b10 +
0$
bx1x10 '
bx1x10 *
0&
b1100011 (
b1100011 )
#65000
1"
b11 %
b11 +
b11 #
b11 ,
bx '
bx *
b1101111 (
b1101111 )
#76000
b0 %
b0 +
b10 #
b10 ,
bx0x10 '
bx0x10 *
1"
b1100111 (
b1100111 )
#87000
b10 !
b10 -
b100 %
b100 +
b0 #
b0 ,
bx '
bx *
1"
b110111 (
b110111 )
#98000
