git clone --depth 1 --no-tags https://github.com/dstn-m/Verilog_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661674597
git clone --depth 1 --no-tags https://github.com/Byesol/Computer-Science-and-Engineering-Laboratory-II-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659000327
git clone --depth 1 --no-tags https://github.com/JimmyTauH/PipelinedCPU_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658208677
git clone --depth 1 --no-tags https://github.com/JuniorBrice/JR-COLLEGE-8BitFastCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663188874
git clone --depth 1 --no-tags https://github.com/sharathkrish55/RISCV_Network_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663939793
git clone --depth 1 --no-tags https://github.com/Intelectron6/FIFO-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663955955
git clone --depth 1 --no-tags https://github.com/paolovasquezg/single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664066199
git clone --depth 1 --no-tags https://github.com/NikitaAgeev/HDL_MCST_tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662472324
git clone --depth 1 --no-tags https://github.com/danielforever/Canney_Edge_Detection_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663295939
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/PIPO-Day-88-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663154473
git clone --depth 1 --no-tags https://github.com/Gitefu/Miso-Soup-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663404858
git clone --depth 1 --no-tags https://github.com/TengHui/AddMulDiv-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663411456
git clone --depth 1 --no-tags https://github.com/ahmed531998/Breakout-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658110932
git clone --depth 1 --no-tags https://github.com/Pegasushi30/CSE224-VSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658048830
git clone --depth 1 --no-tags https://github.com/koenenwmn/fail-operational-noc-demonstrator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660796471
git clone --depth 1 --no-tags https://github.com/QuratulainG/Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661030091
git clone --depth 1 --no-tags https://github.com/ThatLastCrash/PipeLineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661542939
git clone --depth 1 --no-tags https://github.com/pantulwars/KGP-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661712076
git clone --depth 1 --no-tags https://github.com/Roshanteja21/RISC-V-R32I-VLSI-TOP-SUBBLOCKS-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660886826
git clone --depth 1 --no-tags https://github.com/Kshitiz44/Hack_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660514246
git clone --depth 1 --no-tags https://github.com/GaryMatthews/efab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661257028
git clone --depth 1 --no-tags https://github.com/Shiningzxl/test_image.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661264512
git clone --depth 1 --no-tags https://github.com/Phantom1003/verilator-issue-4242.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661389848
git clone --depth 1 --no-tags https://github.com/Apoorvag21/CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661372617
git clone --depth 1 --no-tags https://github.com/sicajc/EECS_LAB_TRAINING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662096855
git clone --depth 1 --no-tags https://github.com/Zh0uzZ/cram_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662042309
git clone --depth 1 --no-tags https://github.com/kjakx/cpu15.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662035075
git clone --depth 1 --no-tags https://github.com/doeksul/AMD-SummerPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659233682
git clone --depth 1 --no-tags https://github.com/Alexm-picard/Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659486059
git clone --depth 1 --no-tags https://github.com/BSkim26/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659135887
git clone --depth 1 --no-tags https://github.com/ProyectoArcade/Lesson01_Piezas_Basicas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658299440
git clone --depth 1 --no-tags https://github.com/Dyumnin-Interns/interfaces-Sar070999.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658376200
git clone --depth 1 --no-tags https://github.com/cao-jw/xjtu_COMP461805_mipscpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658238234
git clone --depth 1 --no-tags https://github.com/Jewonkaa/Szybka_odwrotnosc_pierwiastka_kwadratowego.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658474109
git clone --depth 1 --no-tags https://github.com/iemreyerli/unlocking-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659585034
git clone --depth 1 --no-tags https://github.com/Chanchal-Mandal/UART-CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659712112
git clone --depth 1 --no-tags https://github.com/RonishNadar/FPGA-based-Modular-3D-Printer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659887915
git clone --depth 1 --no-tags https://github.com/DhruvAgg03/CS2610-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657196993
git clone --depth 1 --no-tags https://github.com/gowthami-codes/demux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660218197
git clone --depth 1 --no-tags https://github.com/HalchalKirti/parity_checker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662698893
git clone --depth 1 --no-tags https://github.com/akash172002/intelrepo_ATM_FSM_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663454460
git clone --depth 1 --no-tags https://github.com/warrebe/ALU-SV-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658908676
git clone --depth 1 --no-tags https://github.com/zhaohaisun/electronic-test-platform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660693982
git clone --depth 1 --no-tags https://github.com/mplimonta/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659481125
git clone --depth 1 --no-tags https://github.com/asimkhan8107/VerilogHDL-30DAYS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661970613
git clone --depth 1 --no-tags https://github.com/GSaiManoj3/8-bit-vedic-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659295237
git clone --depth 1 --no-tags https://github.com/teddy5566/IC_contest_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659358659
git clone --depth 1 --no-tags https://github.com/santiagoruizvt/PONG_Game_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659992041
git clone --depth 1 --no-tags https://github.com/Harsh-Singh007/intelrepo_ATM-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663076039
git clone --depth 1 --no-tags https://github.com/25Aditya25/AsynchronousFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663348924
git clone --depth 1 --no-tags https://github.com/jianningzhuang/CG3207-Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662128556
git clone --depth 1 --no-tags https://github.com/Rubee149/Basic-Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662241340
git clone --depth 1 --no-tags https://github.com/DavidZyy/nju_digital_design_chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662950092
git clone --depth 1 --no-tags https://github.com/LautaroVeliz/ArquitecturaDeComputadoras_TP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661479409
git clone --depth 1 --no-tags https://github.com/neoworld09/labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661467577
git clone --depth 1 --no-tags https://github.com/Suibeom/pmod-keypad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662660563
git clone --depth 1 --no-tags https://github.com/Varad13/Day001-Clock-generator-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659077299
git clone --depth 1 --no-tags https://github.com/mrsai21/Serial-Peripheral-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659121523
git clone --depth 1 --no-tags https://github.com/hacksh4w/verilog-delab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658513247
git clone --depth 1 --no-tags https://github.com/anushaupadhya/Verilog-Memory-design-and-fsm-sequence-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658393474
git clone --depth 1 --no-tags https://github.com/Chetan-G-Gokhale/Signed-and-Unsigned-Carry-Save-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657608333
git clone --depth 1 --no-tags https://github.com/somerhanna/Verilog-Elevator-Basys-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659877236
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Palindrome-Detector-Day-090-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664021736
git clone --depth 1 --no-tags https://github.com/Ibroad/caravel_start.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663738995
git clone --depth 1 --no-tags https://github.com/tanphandev/Graduation_Thesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663959276
git clone --depth 1 --no-tags https://github.com/Mohak-Singh-Rana/CSE_Bubble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664067088
git clone --depth 1 --no-tags https://github.com/vincentkwok21/EE-371-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663724305
git clone --depth 1 --no-tags https://github.com/AsianLord/quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657241601
git clone --depth 1 --no-tags https://github.com/sangamanathpuncham/ring_counter_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662874453
git clone --depth 1 --no-tags https://github.com/BatyaPng/ClimbingElbrus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662933843
git clone --depth 1 --no-tags https://github.com/AdhithyanSivakumar/NxN-NOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663357703
git clone --depth 1 --no-tags https://github.com/HonestJack/RingOscillators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661450604
git clone --depth 1 --no-tags https://github.com/ankitkanwar2003/SequenceGen-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659581202
git clone --depth 1 --no-tags https://github.com/ZakiyaAbuMurra/Architecture-Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658471734
git clone --depth 1 --no-tags https://github.com/Megna1703/Image-Enhancement-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659909303
git clone --depth 1 --no-tags https://github.com/p2fassini/FPU_SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660002737
git clone --depth 1 --no-tags https://github.com/Mohamed-Ayman27/RSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658377003
git clone --depth 1 --no-tags https://github.com/moghazym31/verilog-risc-v-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660396040
git clone --depth 1 --no-tags https://github.com/Parsa-Nassery/DLD-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661590421
git clone --depth 1 --no-tags https://github.com/anmutechsupport/hdl-bits-sols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661610864
git clone --depth 1 --no-tags https://github.com/ClaraIsaac/UART-Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661683381
git clone --depth 1 --no-tags https://github.com/ahmedmaher198/SPI-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660876473
git clone --depth 1 --no-tags https://github.com/123happycoder/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662633073
git clone --depth 1 --no-tags https://github.com/aaryangupta/VSD-TCL-workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663040255
git clone --depth 1 --no-tags https://github.com/vinithreddyvarala/tclworkshop_vsdsynth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663182824
git clone --depth 1 --no-tags https://github.com/25Aditya25/SynchronousFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663348246
git clone --depth 1 --no-tags https://github.com/Gnanaprasanna-korada/name.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664000872
git clone --depth 1 --no-tags https://github.com/Kolossql/FreshStart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658095240
git clone --depth 1 --no-tags https://github.com/TinyTapeout/caravel-firmware-rs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658001305
git clone --depth 1 --no-tags https://github.com/thereversed/Verilog_miniprojects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658234714
git clone --depth 1 --no-tags https://github.com/CatKingWoof/iclab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657155657
git clone --depth 1 --no-tags https://github.com/RajeshKuna39/router1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657275956
git clone --depth 1 --no-tags https://github.com/ArnauvGilotra/verilog_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661294593
git clone --depth 1 --no-tags https://github.com/MmMahdiiii/mips-pipeline-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660987187
git clone --depth 1 --no-tags https://github.com/venkys8/VSD-TCL_Workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663085142
git clone --depth 1 --no-tags https://github.com/apurvaaddula/BATSYNTHESIS-Automation-tool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662952498
git clone --depth 1 --no-tags https://github.com/brian1062/verilog_practica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662730195
git clone --depth 1 --no-tags https://github.com/jeffdi/8-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661897161
git clone --depth 1 --no-tags https://github.com/MakarenaLabs/Centipede-KR260.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662110608
